
CAN_Diagnostic.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006908  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000009b0  08006a98  08006a98  00016a98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007448  08007448  000200ac  2**0
                  CONTENTS
  4 .ARM          00000008  08007448  08007448  00017448  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007450  08007450  000200ac  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007450  08007450  00017450  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007454  08007454  00017454  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000ac  20000000  08007458  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200ac  2**0
                  CONTENTS
 10 .bss          00000288  200000ac  200000ac  000200ac  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000334  20000334  000200ac  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 13 .debug_info   000145ae  00000000  00000000  000200dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002a5d  00000000  00000000  0003468a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010a0  00000000  00000000  000370e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000f50  00000000  00000000  00038188  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00022863  00000000  00000000  000390d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001215c  00000000  00000000  0005b93b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1ac3  00000000  00000000  0006da97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0013f55a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005124  00000000  00000000  0013f5b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .stab         00000024  00000000  00000000  001446d4  2**2
                  CONTENTS, READONLY, DEBUGGING
 23 .stabstr      0000004e  00000000  00000000  001446f8  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000ac 	.word	0x200000ac
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006a80 	.word	0x08006a80

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000b0 	.word	0x200000b0
 80001cc:	08006a80 	.word	0x08006a80

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96e 	b.w	8000564 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	4604      	mov	r4, r0
 80002a8:	468c      	mov	ip, r1
 80002aa:	2b00      	cmp	r3, #0
 80002ac:	f040 8083 	bne.w	80003b6 <__udivmoddi4+0x116>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d947      	bls.n	8000346 <__udivmoddi4+0xa6>
 80002b6:	fab2 f282 	clz	r2, r2
 80002ba:	b142      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002bc:	f1c2 0020 	rsb	r0, r2, #32
 80002c0:	fa24 f000 	lsr.w	r0, r4, r0
 80002c4:	4091      	lsls	r1, r2
 80002c6:	4097      	lsls	r7, r2
 80002c8:	ea40 0c01 	orr.w	ip, r0, r1
 80002cc:	4094      	lsls	r4, r2
 80002ce:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002d2:	0c23      	lsrs	r3, r4, #16
 80002d4:	fbbc f6f8 	udiv	r6, ip, r8
 80002d8:	fa1f fe87 	uxth.w	lr, r7
 80002dc:	fb08 c116 	mls	r1, r8, r6, ip
 80002e0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e4:	fb06 f10e 	mul.w	r1, r6, lr
 80002e8:	4299      	cmp	r1, r3
 80002ea:	d909      	bls.n	8000300 <__udivmoddi4+0x60>
 80002ec:	18fb      	adds	r3, r7, r3
 80002ee:	f106 30ff 	add.w	r0, r6, #4294967295
 80002f2:	f080 8119 	bcs.w	8000528 <__udivmoddi4+0x288>
 80002f6:	4299      	cmp	r1, r3
 80002f8:	f240 8116 	bls.w	8000528 <__udivmoddi4+0x288>
 80002fc:	3e02      	subs	r6, #2
 80002fe:	443b      	add	r3, r7
 8000300:	1a5b      	subs	r3, r3, r1
 8000302:	b2a4      	uxth	r4, r4
 8000304:	fbb3 f0f8 	udiv	r0, r3, r8
 8000308:	fb08 3310 	mls	r3, r8, r0, r3
 800030c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000310:	fb00 fe0e 	mul.w	lr, r0, lr
 8000314:	45a6      	cmp	lr, r4
 8000316:	d909      	bls.n	800032c <__udivmoddi4+0x8c>
 8000318:	193c      	adds	r4, r7, r4
 800031a:	f100 33ff 	add.w	r3, r0, #4294967295
 800031e:	f080 8105 	bcs.w	800052c <__udivmoddi4+0x28c>
 8000322:	45a6      	cmp	lr, r4
 8000324:	f240 8102 	bls.w	800052c <__udivmoddi4+0x28c>
 8000328:	3802      	subs	r0, #2
 800032a:	443c      	add	r4, r7
 800032c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000330:	eba4 040e 	sub.w	r4, r4, lr
 8000334:	2600      	movs	r6, #0
 8000336:	b11d      	cbz	r5, 8000340 <__udivmoddi4+0xa0>
 8000338:	40d4      	lsrs	r4, r2
 800033a:	2300      	movs	r3, #0
 800033c:	e9c5 4300 	strd	r4, r3, [r5]
 8000340:	4631      	mov	r1, r6
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	b902      	cbnz	r2, 800034a <__udivmoddi4+0xaa>
 8000348:	deff      	udf	#255	; 0xff
 800034a:	fab2 f282 	clz	r2, r2
 800034e:	2a00      	cmp	r2, #0
 8000350:	d150      	bne.n	80003f4 <__udivmoddi4+0x154>
 8000352:	1bcb      	subs	r3, r1, r7
 8000354:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000358:	fa1f f887 	uxth.w	r8, r7
 800035c:	2601      	movs	r6, #1
 800035e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000362:	0c21      	lsrs	r1, r4, #16
 8000364:	fb0e 331c 	mls	r3, lr, ip, r3
 8000368:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800036c:	fb08 f30c 	mul.w	r3, r8, ip
 8000370:	428b      	cmp	r3, r1
 8000372:	d907      	bls.n	8000384 <__udivmoddi4+0xe4>
 8000374:	1879      	adds	r1, r7, r1
 8000376:	f10c 30ff 	add.w	r0, ip, #4294967295
 800037a:	d202      	bcs.n	8000382 <__udivmoddi4+0xe2>
 800037c:	428b      	cmp	r3, r1
 800037e:	f200 80e9 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 8000382:	4684      	mov	ip, r0
 8000384:	1ac9      	subs	r1, r1, r3
 8000386:	b2a3      	uxth	r3, r4
 8000388:	fbb1 f0fe 	udiv	r0, r1, lr
 800038c:	fb0e 1110 	mls	r1, lr, r0, r1
 8000390:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000394:	fb08 f800 	mul.w	r8, r8, r0
 8000398:	45a0      	cmp	r8, r4
 800039a:	d907      	bls.n	80003ac <__udivmoddi4+0x10c>
 800039c:	193c      	adds	r4, r7, r4
 800039e:	f100 33ff 	add.w	r3, r0, #4294967295
 80003a2:	d202      	bcs.n	80003aa <__udivmoddi4+0x10a>
 80003a4:	45a0      	cmp	r8, r4
 80003a6:	f200 80d9 	bhi.w	800055c <__udivmoddi4+0x2bc>
 80003aa:	4618      	mov	r0, r3
 80003ac:	eba4 0408 	sub.w	r4, r4, r8
 80003b0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003b4:	e7bf      	b.n	8000336 <__udivmoddi4+0x96>
 80003b6:	428b      	cmp	r3, r1
 80003b8:	d909      	bls.n	80003ce <__udivmoddi4+0x12e>
 80003ba:	2d00      	cmp	r5, #0
 80003bc:	f000 80b1 	beq.w	8000522 <__udivmoddi4+0x282>
 80003c0:	2600      	movs	r6, #0
 80003c2:	e9c5 0100 	strd	r0, r1, [r5]
 80003c6:	4630      	mov	r0, r6
 80003c8:	4631      	mov	r1, r6
 80003ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ce:	fab3 f683 	clz	r6, r3
 80003d2:	2e00      	cmp	r6, #0
 80003d4:	d14a      	bne.n	800046c <__udivmoddi4+0x1cc>
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d302      	bcc.n	80003e0 <__udivmoddi4+0x140>
 80003da:	4282      	cmp	r2, r0
 80003dc:	f200 80b8 	bhi.w	8000550 <__udivmoddi4+0x2b0>
 80003e0:	1a84      	subs	r4, r0, r2
 80003e2:	eb61 0103 	sbc.w	r1, r1, r3
 80003e6:	2001      	movs	r0, #1
 80003e8:	468c      	mov	ip, r1
 80003ea:	2d00      	cmp	r5, #0
 80003ec:	d0a8      	beq.n	8000340 <__udivmoddi4+0xa0>
 80003ee:	e9c5 4c00 	strd	r4, ip, [r5]
 80003f2:	e7a5      	b.n	8000340 <__udivmoddi4+0xa0>
 80003f4:	f1c2 0320 	rsb	r3, r2, #32
 80003f8:	fa20 f603 	lsr.w	r6, r0, r3
 80003fc:	4097      	lsls	r7, r2
 80003fe:	fa01 f002 	lsl.w	r0, r1, r2
 8000402:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000406:	40d9      	lsrs	r1, r3
 8000408:	4330      	orrs	r0, r6
 800040a:	0c03      	lsrs	r3, r0, #16
 800040c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000410:	fa1f f887 	uxth.w	r8, r7
 8000414:	fb0e 1116 	mls	r1, lr, r6, r1
 8000418:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800041c:	fb06 f108 	mul.w	r1, r6, r8
 8000420:	4299      	cmp	r1, r3
 8000422:	fa04 f402 	lsl.w	r4, r4, r2
 8000426:	d909      	bls.n	800043c <__udivmoddi4+0x19c>
 8000428:	18fb      	adds	r3, r7, r3
 800042a:	f106 3cff 	add.w	ip, r6, #4294967295
 800042e:	f080 808d 	bcs.w	800054c <__udivmoddi4+0x2ac>
 8000432:	4299      	cmp	r1, r3
 8000434:	f240 808a 	bls.w	800054c <__udivmoddi4+0x2ac>
 8000438:	3e02      	subs	r6, #2
 800043a:	443b      	add	r3, r7
 800043c:	1a5b      	subs	r3, r3, r1
 800043e:	b281      	uxth	r1, r0
 8000440:	fbb3 f0fe 	udiv	r0, r3, lr
 8000444:	fb0e 3310 	mls	r3, lr, r0, r3
 8000448:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800044c:	fb00 f308 	mul.w	r3, r0, r8
 8000450:	428b      	cmp	r3, r1
 8000452:	d907      	bls.n	8000464 <__udivmoddi4+0x1c4>
 8000454:	1879      	adds	r1, r7, r1
 8000456:	f100 3cff 	add.w	ip, r0, #4294967295
 800045a:	d273      	bcs.n	8000544 <__udivmoddi4+0x2a4>
 800045c:	428b      	cmp	r3, r1
 800045e:	d971      	bls.n	8000544 <__udivmoddi4+0x2a4>
 8000460:	3802      	subs	r0, #2
 8000462:	4439      	add	r1, r7
 8000464:	1acb      	subs	r3, r1, r3
 8000466:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800046a:	e778      	b.n	800035e <__udivmoddi4+0xbe>
 800046c:	f1c6 0c20 	rsb	ip, r6, #32
 8000470:	fa03 f406 	lsl.w	r4, r3, r6
 8000474:	fa22 f30c 	lsr.w	r3, r2, ip
 8000478:	431c      	orrs	r4, r3
 800047a:	fa20 f70c 	lsr.w	r7, r0, ip
 800047e:	fa01 f306 	lsl.w	r3, r1, r6
 8000482:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000486:	fa21 f10c 	lsr.w	r1, r1, ip
 800048a:	431f      	orrs	r7, r3
 800048c:	0c3b      	lsrs	r3, r7, #16
 800048e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000492:	fa1f f884 	uxth.w	r8, r4
 8000496:	fb0e 1119 	mls	r1, lr, r9, r1
 800049a:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800049e:	fb09 fa08 	mul.w	sl, r9, r8
 80004a2:	458a      	cmp	sl, r1
 80004a4:	fa02 f206 	lsl.w	r2, r2, r6
 80004a8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ac:	d908      	bls.n	80004c0 <__udivmoddi4+0x220>
 80004ae:	1861      	adds	r1, r4, r1
 80004b0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004b4:	d248      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 80004b6:	458a      	cmp	sl, r1
 80004b8:	d946      	bls.n	8000548 <__udivmoddi4+0x2a8>
 80004ba:	f1a9 0902 	sub.w	r9, r9, #2
 80004be:	4421      	add	r1, r4
 80004c0:	eba1 010a 	sub.w	r1, r1, sl
 80004c4:	b2bf      	uxth	r7, r7
 80004c6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004ca:	fb0e 1110 	mls	r1, lr, r0, r1
 80004ce:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004d2:	fb00 f808 	mul.w	r8, r0, r8
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d907      	bls.n	80004ea <__udivmoddi4+0x24a>
 80004da:	19e7      	adds	r7, r4, r7
 80004dc:	f100 31ff 	add.w	r1, r0, #4294967295
 80004e0:	d22e      	bcs.n	8000540 <__udivmoddi4+0x2a0>
 80004e2:	45b8      	cmp	r8, r7
 80004e4:	d92c      	bls.n	8000540 <__udivmoddi4+0x2a0>
 80004e6:	3802      	subs	r0, #2
 80004e8:	4427      	add	r7, r4
 80004ea:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004ee:	eba7 0708 	sub.w	r7, r7, r8
 80004f2:	fba0 8902 	umull	r8, r9, r0, r2
 80004f6:	454f      	cmp	r7, r9
 80004f8:	46c6      	mov	lr, r8
 80004fa:	4649      	mov	r1, r9
 80004fc:	d31a      	bcc.n	8000534 <__udivmoddi4+0x294>
 80004fe:	d017      	beq.n	8000530 <__udivmoddi4+0x290>
 8000500:	b15d      	cbz	r5, 800051a <__udivmoddi4+0x27a>
 8000502:	ebb3 020e 	subs.w	r2, r3, lr
 8000506:	eb67 0701 	sbc.w	r7, r7, r1
 800050a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800050e:	40f2      	lsrs	r2, r6
 8000510:	ea4c 0202 	orr.w	r2, ip, r2
 8000514:	40f7      	lsrs	r7, r6
 8000516:	e9c5 2700 	strd	r2, r7, [r5]
 800051a:	2600      	movs	r6, #0
 800051c:	4631      	mov	r1, r6
 800051e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000522:	462e      	mov	r6, r5
 8000524:	4628      	mov	r0, r5
 8000526:	e70b      	b.n	8000340 <__udivmoddi4+0xa0>
 8000528:	4606      	mov	r6, r0
 800052a:	e6e9      	b.n	8000300 <__udivmoddi4+0x60>
 800052c:	4618      	mov	r0, r3
 800052e:	e6fd      	b.n	800032c <__udivmoddi4+0x8c>
 8000530:	4543      	cmp	r3, r8
 8000532:	d2e5      	bcs.n	8000500 <__udivmoddi4+0x260>
 8000534:	ebb8 0e02 	subs.w	lr, r8, r2
 8000538:	eb69 0104 	sbc.w	r1, r9, r4
 800053c:	3801      	subs	r0, #1
 800053e:	e7df      	b.n	8000500 <__udivmoddi4+0x260>
 8000540:	4608      	mov	r0, r1
 8000542:	e7d2      	b.n	80004ea <__udivmoddi4+0x24a>
 8000544:	4660      	mov	r0, ip
 8000546:	e78d      	b.n	8000464 <__udivmoddi4+0x1c4>
 8000548:	4681      	mov	r9, r0
 800054a:	e7b9      	b.n	80004c0 <__udivmoddi4+0x220>
 800054c:	4666      	mov	r6, ip
 800054e:	e775      	b.n	800043c <__udivmoddi4+0x19c>
 8000550:	4630      	mov	r0, r6
 8000552:	e74a      	b.n	80003ea <__udivmoddi4+0x14a>
 8000554:	f1ac 0c02 	sub.w	ip, ip, #2
 8000558:	4439      	add	r1, r7
 800055a:	e713      	b.n	8000384 <__udivmoddi4+0xe4>
 800055c:	3802      	subs	r0, #2
 800055e:	443c      	add	r4, r7
 8000560:	e724      	b.n	80003ac <__udivmoddi4+0x10c>
 8000562:	bf00      	nop

08000564 <__aeabi_idiv0>:
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop

08000568 <spi1_communication>:
function :	SPI1 send data
parameter:
send_char:	sned data
******************************************************************************/
uint8_t spi1_communication(uint8_t send_char)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b084      	sub	sp, #16
 800056c:	af00      	add	r7, sp, #0
 800056e:	4603      	mov	r3, r0
 8000570:	71fb      	strb	r3, [r7, #7]
	uint8_t chRetry = 0;
 8000572:	2300      	movs	r3, #0
 8000574:	73fb      	strb	r3, [r7, #15]
	uint8_t chTemp = 0;
 8000576:	2300      	movs	r3, #0
 8000578:	73bb      	strb	r3, [r7, #14]

	while (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY_TX) {
 800057a:	e007      	b.n	800058c <spi1_communication+0x24>
		if (++ chRetry > 200) {
 800057c:	7bfb      	ldrb	r3, [r7, #15]
 800057e:	3301      	adds	r3, #1
 8000580:	73fb      	strb	r3, [r7, #15]
 8000582:	7bfb      	ldrb	r3, [r7, #15]
 8000584:	2bc8      	cmp	r3, #200	; 0xc8
 8000586:	d901      	bls.n	800058c <spi1_communication+0x24>
			return 0;
 8000588:	2300      	movs	r3, #0
 800058a:	e02d      	b.n	80005e8 <spi1_communication+0x80>
	while (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY_TX) {
 800058c:	4818      	ldr	r0, [pc, #96]	; (80005f0 <spi1_communication+0x88>)
 800058e:	f004 fa8f 	bl	8004ab0 <HAL_SPI_GetState>
 8000592:	4603      	mov	r3, r0
 8000594:	2b03      	cmp	r3, #3
 8000596:	d0f1      	beq.n	800057c <spi1_communication+0x14>
		}
	}

	HAL_SPI_Transmit(&hspi1, &send_char, 1, 1000);
 8000598:	1df9      	adds	r1, r7, #7
 800059a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800059e:	2201      	movs	r2, #1
 80005a0:	4813      	ldr	r0, [pc, #76]	; (80005f0 <spi1_communication+0x88>)
 80005a2:	f003 fe96 	bl	80042d2 <HAL_SPI_Transmit>

	chRetry=0;
 80005a6:	2300      	movs	r3, #0
 80005a8:	73fb      	strb	r3, [r7, #15]
	while (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY_RX) {
 80005aa:	e007      	b.n	80005bc <spi1_communication+0x54>
		if (++ chRetry > 200) {
 80005ac:	7bfb      	ldrb	r3, [r7, #15]
 80005ae:	3301      	adds	r3, #1
 80005b0:	73fb      	strb	r3, [r7, #15]
 80005b2:	7bfb      	ldrb	r3, [r7, #15]
 80005b4:	2bc8      	cmp	r3, #200	; 0xc8
 80005b6:	d901      	bls.n	80005bc <spi1_communication+0x54>
			return 0;
 80005b8:	2300      	movs	r3, #0
 80005ba:	e015      	b.n	80005e8 <spi1_communication+0x80>
	while (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY_RX) {
 80005bc:	480c      	ldr	r0, [pc, #48]	; (80005f0 <spi1_communication+0x88>)
 80005be:	f004 fa77 	bl	8004ab0 <HAL_SPI_GetState>
 80005c2:	4603      	mov	r3, r0
 80005c4:	2b04      	cmp	r3, #4
 80005c6:	d0f1      	beq.n	80005ac <spi1_communication+0x44>
		}
	}

	HAL_SPI_Receive(&hspi1, &chTemp, 1, 1000);
 80005c8:	f107 010e 	add.w	r1, r7, #14
 80005cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80005d0:	2201      	movs	r2, #1
 80005d2:	4807      	ldr	r0, [pc, #28]	; (80005f0 <spi1_communication+0x88>)
 80005d4:	f003 ffb9 	bl	800454a <HAL_SPI_Receive>

	/* Wait until the BSY flag is set */
	while(HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_BUSY) {
 80005d8:	bf00      	nop
 80005da:	4805      	ldr	r0, [pc, #20]	; (80005f0 <spi1_communication+0x88>)
 80005dc:	f004 fa68 	bl	8004ab0 <HAL_SPI_GetState>
 80005e0:	4603      	mov	r3, r0
 80005e2:	2b02      	cmp	r3, #2
 80005e4:	d0f9      	beq.n	80005da <spi1_communication+0x72>

	}

	return chTemp;
 80005e6:	7bbb      	ldrb	r3, [r7, #14]
}
 80005e8:	4618      	mov	r0, r3
 80005ea:	3710      	adds	r7, #16
 80005ec:	46bd      	mov	sp, r7
 80005ee:	bd80      	pop	{r7, pc}
 80005f0:	2000021c 	.word	0x2000021c

080005f4 <lcd_write_byte>:
parameter:
  chByte : send data
  chCmd  : command or data
******************************************************************************/
void lcd_write_byte(uint8_t chByte, uint8_t chCmd)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b082      	sub	sp, #8
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	460a      	mov	r2, r1
 80005fe:	71fb      	strb	r3, [r7, #7]
 8000600:	4613      	mov	r3, r2
 8000602:	71bb      	strb	r3, [r7, #6]
    if (chCmd) {
 8000604:	79bb      	ldrb	r3, [r7, #6]
 8000606:	2b00      	cmp	r3, #0
 8000608:	d006      	beq.n	8000618 <lcd_write_byte+0x24>
        LCD_DC_H();
 800060a:	2201      	movs	r2, #1
 800060c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000610:	480d      	ldr	r0, [pc, #52]	; (8000648 <lcd_write_byte+0x54>)
 8000612:	f003 f9a7 	bl	8003964 <HAL_GPIO_WritePin>
 8000616:	e005      	b.n	8000624 <lcd_write_byte+0x30>
    } else {
        LCD_DC_L();
 8000618:	2200      	movs	r2, #0
 800061a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800061e:	480a      	ldr	r0, [pc, #40]	; (8000648 <lcd_write_byte+0x54>)
 8000620:	f003 f9a0 	bl	8003964 <HAL_GPIO_WritePin>
    }

    LCD_CS_L();
 8000624:	2200      	movs	r2, #0
 8000626:	2180      	movs	r1, #128	; 0x80
 8000628:	4807      	ldr	r0, [pc, #28]	; (8000648 <lcd_write_byte+0x54>)
 800062a:	f003 f99b 	bl	8003964 <HAL_GPIO_WritePin>
    spi1_communication(chByte);
 800062e:	79fb      	ldrb	r3, [r7, #7]
 8000630:	4618      	mov	r0, r3
 8000632:	f7ff ff99 	bl	8000568 <spi1_communication>
    LCD_CS_H();
 8000636:	2201      	movs	r2, #1
 8000638:	2180      	movs	r1, #128	; 0x80
 800063a:	4803      	ldr	r0, [pc, #12]	; (8000648 <lcd_write_byte+0x54>)
 800063c:	f003 f992 	bl	8003964 <HAL_GPIO_WritePin>
}
 8000640:	bf00      	nop
 8000642:	3708      	adds	r7, #8
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}
 8000648:	40020400 	.word	0x40020400

0800064c <lcd_write_command>:
parameter:
     chByte : send data
		 chCmd  : command or data
******************************************************************************/
void lcd_write_command(uint8_t chRegister, uint8_t chValue)
{
 800064c:	b580      	push	{r7, lr}
 800064e:	b082      	sub	sp, #8
 8000650:	af00      	add	r7, sp, #0
 8000652:	4603      	mov	r3, r0
 8000654:	460a      	mov	r2, r1
 8000656:	71fb      	strb	r3, [r7, #7]
 8000658:	4613      	mov	r3, r2
 800065a:	71bb      	strb	r3, [r7, #6]
	lcd_write_byte(chRegister, LCD_CMD);
 800065c:	79fb      	ldrb	r3, [r7, #7]
 800065e:	2100      	movs	r1, #0
 8000660:	4618      	mov	r0, r3
 8000662:	f7ff ffc7 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(chValue, LCD_DATA);
 8000666:	79bb      	ldrb	r3, [r7, #6]
 8000668:	2101      	movs	r1, #1
 800066a:	4618      	mov	r0, r3
 800066c:	f7ff ffc2 	bl	80005f4 <lcd_write_byte>
}
 8000670:	bf00      	nop
 8000672:	3708      	adds	r7, #8
 8000674:	46bd      	mov	sp, r7
 8000676:	bd80      	pop	{r7, pc}

08000678 <delay_ms>:
/******************************************************************************
Function Name  : delay
			parameter: ms
******************************************************************************/
void delay_ms(uint32_t ms)
{
 8000678:	b480      	push	{r7}
 800067a:	b085      	sub	sp, #20
 800067c:	af00      	add	r7, sp, #0
 800067e:	6078      	str	r0, [r7, #4]
	uint32_t j=5000;
 8000680:	f241 3388 	movw	r3, #5000	; 0x1388
 8000684:	60fb      	str	r3, [r7, #12]
	for(;ms>2;ms--)
 8000686:	e008      	b.n	800069a <delay_ms+0x22>
		for(;j>2;j--){
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	3b01      	subs	r3, #1
 800068c:	60fb      	str	r3, [r7, #12]
 800068e:	68fb      	ldr	r3, [r7, #12]
 8000690:	2b02      	cmp	r3, #2
 8000692:	d8f9      	bhi.n	8000688 <delay_ms+0x10>
	for(;ms>2;ms--)
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	3b01      	subs	r3, #1
 8000698:	607b      	str	r3, [r7, #4]
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	2b02      	cmp	r3, #2
 800069e:	d8f6      	bhi.n	800068e <delay_ms+0x16>

		}
}
 80006a0:	bf00      	nop
 80006a2:	bf00      	nop
 80006a4:	3714      	adds	r7, #20
 80006a6:	46bd      	mov	sp, r7
 80006a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ac:	4770      	bx	lr
	...

080006b0 <lcd_init>:
/******************************************************************************
Function Name  : initials lcd control pin
			parameter:
******************************************************************************/
void lcd_init(void)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	af00      	add	r7, sp, #0
	LCD_RST_H();
 80006b4:	2201      	movs	r2, #1
 80006b6:	2104      	movs	r1, #4
 80006b8:	4881      	ldr	r0, [pc, #516]	; (80008c0 <lcd_init+0x210>)
 80006ba:	f003 f953 	bl	8003964 <HAL_GPIO_WritePin>
	LCD_CS_H();
 80006be:	2201      	movs	r2, #1
 80006c0:	2180      	movs	r1, #128	; 0x80
 80006c2:	487f      	ldr	r0, [pc, #508]	; (80008c0 <lcd_init+0x210>)
 80006c4:	f003 f94e 	bl	8003964 <HAL_GPIO_WritePin>
	LCD_BKL_H();
 80006c8:	2201      	movs	r2, #1
 80006ca:	2140      	movs	r1, #64	; 0x40
 80006cc:	487c      	ldr	r0, [pc, #496]	; (80008c0 <lcd_init+0x210>)
 80006ce:	f003 f949 	bl	8003964 <HAL_GPIO_WritePin>
#ifdef 	ST7789_DEVICE
	LCD_RST_H();
 80006d2:	2201      	movs	r2, #1
 80006d4:	2104      	movs	r1, #4
 80006d6:	487a      	ldr	r0, [pc, #488]	; (80008c0 <lcd_init+0x210>)
 80006d8:	f003 f944 	bl	8003964 <HAL_GPIO_WritePin>
	delay_ms(5);
 80006dc:	2005      	movs	r0, #5
 80006de:	f7ff ffcb 	bl	8000678 <delay_ms>
	LCD_RST_L();
 80006e2:	2200      	movs	r2, #0
 80006e4:	2104      	movs	r1, #4
 80006e6:	4876      	ldr	r0, [pc, #472]	; (80008c0 <lcd_init+0x210>)
 80006e8:	f003 f93c 	bl	8003964 <HAL_GPIO_WritePin>
	delay_ms(5);
 80006ec:	2005      	movs	r0, #5
 80006ee:	f7ff ffc3 	bl	8000678 <delay_ms>
	LCD_RST_H();
 80006f2:	2201      	movs	r2, #1
 80006f4:	2104      	movs	r1, #4
 80006f6:	4872      	ldr	r0, [pc, #456]	; (80008c0 <lcd_init+0x210>)
 80006f8:	f003 f934 	bl	8003964 <HAL_GPIO_WritePin>
	delay_ms(5);
 80006fc:	2005      	movs	r0, #5
 80006fe:	f7ff ffbb 	bl	8000678 <delay_ms>
	LCD_CS_H();
 8000702:	2201      	movs	r2, #1
 8000704:	2180      	movs	r1, #128	; 0x80
 8000706:	486e      	ldr	r0, [pc, #440]	; (80008c0 <lcd_init+0x210>)
 8000708:	f003 f92c 	bl	8003964 <HAL_GPIO_WritePin>
	lcd_write_command(0x07,0x00);
	lcd_write_command(0x08,0x01);
	lcd_write_command(0x09,0x3F);

#elif defined ST7789_DEVICE
	lcd_write_byte(0x11,LCD_CMD);
 800070c:	2100      	movs	r1, #0
 800070e:	2011      	movs	r0, #17
 8000710:	f7ff ff70 	bl	80005f4 <lcd_write_byte>
	delay_ms(10);
 8000714:	200a      	movs	r0, #10
 8000716:	f7ff ffaf 	bl	8000678 <delay_ms>
	lcd_write_command(0x36,0x00);
 800071a:	2100      	movs	r1, #0
 800071c:	2036      	movs	r0, #54	; 0x36
 800071e:	f7ff ff95 	bl	800064c <lcd_write_command>
	lcd_write_command(0x3a,0x05);
 8000722:	2105      	movs	r1, #5
 8000724:	203a      	movs	r0, #58	; 0x3a
 8000726:	f7ff ff91 	bl	800064c <lcd_write_command>
	lcd_write_byte(0xb2,LCD_CMD);
 800072a:	2100      	movs	r1, #0
 800072c:	20b2      	movs	r0, #178	; 0xb2
 800072e:	f7ff ff61 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x0c,LCD_DATA);
 8000732:	2101      	movs	r1, #1
 8000734:	200c      	movs	r0, #12
 8000736:	f7ff ff5d 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x0c,LCD_DATA);
 800073a:	2101      	movs	r1, #1
 800073c:	200c      	movs	r0, #12
 800073e:	f7ff ff59 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x00,LCD_DATA);
 8000742:	2101      	movs	r1, #1
 8000744:	2000      	movs	r0, #0
 8000746:	f7ff ff55 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x33,LCD_DATA);
 800074a:	2101      	movs	r1, #1
 800074c:	2033      	movs	r0, #51	; 0x33
 800074e:	f7ff ff51 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x33,LCD_DATA);
 8000752:	2101      	movs	r1, #1
 8000754:	2033      	movs	r0, #51	; 0x33
 8000756:	f7ff ff4d 	bl	80005f4 <lcd_write_byte>
	lcd_write_command(0xb7,0x35);
 800075a:	2135      	movs	r1, #53	; 0x35
 800075c:	20b7      	movs	r0, #183	; 0xb7
 800075e:	f7ff ff75 	bl	800064c <lcd_write_command>
	lcd_write_command(0xbb,0x28);
 8000762:	2128      	movs	r1, #40	; 0x28
 8000764:	20bb      	movs	r0, #187	; 0xbb
 8000766:	f7ff ff71 	bl	800064c <lcd_write_command>
	lcd_write_command(0xc0,0x3c);
 800076a:	213c      	movs	r1, #60	; 0x3c
 800076c:	20c0      	movs	r0, #192	; 0xc0
 800076e:	f7ff ff6d 	bl	800064c <lcd_write_command>
	lcd_write_command(0xc2,0x01);
 8000772:	2101      	movs	r1, #1
 8000774:	20c2      	movs	r0, #194	; 0xc2
 8000776:	f7ff ff69 	bl	800064c <lcd_write_command>
	lcd_write_command(0xc3,0x0b);
 800077a:	210b      	movs	r1, #11
 800077c:	20c3      	movs	r0, #195	; 0xc3
 800077e:	f7ff ff65 	bl	800064c <lcd_write_command>
	lcd_write_command(0xc4,0x20);
 8000782:	2120      	movs	r1, #32
 8000784:	20c4      	movs	r0, #196	; 0xc4
 8000786:	f7ff ff61 	bl	800064c <lcd_write_command>
	lcd_write_command(0xc6,0x0f);
 800078a:	210f      	movs	r1, #15
 800078c:	20c6      	movs	r0, #198	; 0xc6
 800078e:	f7ff ff5d 	bl	800064c <lcd_write_command>
	lcd_write_byte(0xD0,LCD_CMD);
 8000792:	2100      	movs	r1, #0
 8000794:	20d0      	movs	r0, #208	; 0xd0
 8000796:	f7ff ff2d 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0xa4,LCD_DATA);
 800079a:	2101      	movs	r1, #1
 800079c:	20a4      	movs	r0, #164	; 0xa4
 800079e:	f7ff ff29 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0xa1,LCD_DATA);
 80007a2:	2101      	movs	r1, #1
 80007a4:	20a1      	movs	r0, #161	; 0xa1
 80007a6:	f7ff ff25 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0xe0,LCD_CMD);
 80007aa:	2100      	movs	r1, #0
 80007ac:	20e0      	movs	r0, #224	; 0xe0
 80007ae:	f7ff ff21 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0xd0,LCD_DATA);
 80007b2:	2101      	movs	r1, #1
 80007b4:	20d0      	movs	r0, #208	; 0xd0
 80007b6:	f7ff ff1d 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x01,LCD_DATA);
 80007ba:	2101      	movs	r1, #1
 80007bc:	2001      	movs	r0, #1
 80007be:	f7ff ff19 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x08,LCD_DATA);
 80007c2:	2101      	movs	r1, #1
 80007c4:	2008      	movs	r0, #8
 80007c6:	f7ff ff15 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x0f,LCD_DATA);
 80007ca:	2101      	movs	r1, #1
 80007cc:	200f      	movs	r0, #15
 80007ce:	f7ff ff11 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x11,LCD_DATA);
 80007d2:	2101      	movs	r1, #1
 80007d4:	2011      	movs	r0, #17
 80007d6:	f7ff ff0d 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x2a,LCD_DATA);
 80007da:	2101      	movs	r1, #1
 80007dc:	202a      	movs	r0, #42	; 0x2a
 80007de:	f7ff ff09 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x36,LCD_DATA);
 80007e2:	2101      	movs	r1, #1
 80007e4:	2036      	movs	r0, #54	; 0x36
 80007e6:	f7ff ff05 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x55,LCD_DATA);
 80007ea:	2101      	movs	r1, #1
 80007ec:	2055      	movs	r0, #85	; 0x55
 80007ee:	f7ff ff01 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x44,LCD_DATA);
 80007f2:	2101      	movs	r1, #1
 80007f4:	2044      	movs	r0, #68	; 0x44
 80007f6:	f7ff fefd 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x3a,LCD_DATA);
 80007fa:	2101      	movs	r1, #1
 80007fc:	203a      	movs	r0, #58	; 0x3a
 80007fe:	f7ff fef9 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x0b,LCD_DATA);
 8000802:	2101      	movs	r1, #1
 8000804:	200b      	movs	r0, #11
 8000806:	f7ff fef5 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x06,LCD_DATA);
 800080a:	2101      	movs	r1, #1
 800080c:	2006      	movs	r0, #6
 800080e:	f7ff fef1 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x11,LCD_DATA);
 8000812:	2101      	movs	r1, #1
 8000814:	2011      	movs	r0, #17
 8000816:	f7ff feed 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x20,LCD_DATA);
 800081a:	2101      	movs	r1, #1
 800081c:	2020      	movs	r0, #32
 800081e:	f7ff fee9 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0xe1,LCD_CMD);
 8000822:	2100      	movs	r1, #0
 8000824:	20e1      	movs	r0, #225	; 0xe1
 8000826:	f7ff fee5 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0xd0,LCD_DATA);
 800082a:	2101      	movs	r1, #1
 800082c:	20d0      	movs	r0, #208	; 0xd0
 800082e:	f7ff fee1 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x02,LCD_DATA);
 8000832:	2101      	movs	r1, #1
 8000834:	2002      	movs	r0, #2
 8000836:	f7ff fedd 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x07,LCD_DATA);
 800083a:	2101      	movs	r1, #1
 800083c:	2007      	movs	r0, #7
 800083e:	f7ff fed9 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x0a,LCD_DATA);
 8000842:	2101      	movs	r1, #1
 8000844:	200a      	movs	r0, #10
 8000846:	f7ff fed5 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x0b,LCD_DATA);
 800084a:	2101      	movs	r1, #1
 800084c:	200b      	movs	r0, #11
 800084e:	f7ff fed1 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x18,LCD_DATA);
 8000852:	2101      	movs	r1, #1
 8000854:	2018      	movs	r0, #24
 8000856:	f7ff fecd 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x34,LCD_DATA);
 800085a:	2101      	movs	r1, #1
 800085c:	2034      	movs	r0, #52	; 0x34
 800085e:	f7ff fec9 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x43,LCD_DATA);
 8000862:	2101      	movs	r1, #1
 8000864:	2043      	movs	r0, #67	; 0x43
 8000866:	f7ff fec5 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x4a,LCD_DATA);
 800086a:	2101      	movs	r1, #1
 800086c:	204a      	movs	r0, #74	; 0x4a
 800086e:	f7ff fec1 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x2b,LCD_DATA);
 8000872:	2101      	movs	r1, #1
 8000874:	202b      	movs	r0, #43	; 0x2b
 8000876:	f7ff febd 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x1b,LCD_DATA);
 800087a:	2101      	movs	r1, #1
 800087c:	201b      	movs	r0, #27
 800087e:	f7ff feb9 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x1c,LCD_DATA);
 8000882:	2101      	movs	r1, #1
 8000884:	201c      	movs	r0, #28
 8000886:	f7ff feb5 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x22,LCD_DATA);
 800088a:	2101      	movs	r1, #1
 800088c:	2022      	movs	r0, #34	; 0x22
 800088e:	f7ff feb1 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x1f,LCD_DATA);
 8000892:	2101      	movs	r1, #1
 8000894:	201f      	movs	r0, #31
 8000896:	f7ff fead 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x29,LCD_CMD);
 800089a:	2100      	movs	r1, #0
 800089c:	2029      	movs	r0, #41	; 0x29
 800089e:	f7ff fea9 	bl	80005f4 <lcd_write_byte>
	lcd_write_command(0x51,0xff);
 80008a2:	21ff      	movs	r1, #255	; 0xff
 80008a4:	2051      	movs	r0, #81	; 0x51
 80008a6:	f7ff fed1 	bl	800064c <lcd_write_command>
	lcd_write_command(0x55,0xB0);
 80008aa:	21b0      	movs	r1, #176	; 0xb0
 80008ac:	2055      	movs	r0, #85	; 0x55
 80008ae:	f7ff fecd 	bl	800064c <lcd_write_command>
#endif

	lcd_clear_screen(WHITE);
 80008b2:	f64f 70ff 	movw	r0, #65535	; 0xffff
 80008b6:	f000 f805 	bl	80008c4 <lcd_clear_screen>
}
 80008ba:	bf00      	nop
 80008bc:	bd80      	pop	{r7, pc}
 80008be:	bf00      	nop
 80008c0:	40020400 	.word	0x40020400

080008c4 <lcd_clear_screen>:
Function Name  : clear lcd screen
			parameter:
				hwColor: background color
******************************************************************************/
void lcd_clear_screen(uint16_t hwColor)
{
 80008c4:	b580      	push	{r7, lr}
 80008c6:	b084      	sub	sp, #16
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	4603      	mov	r3, r0
 80008cc:	80fb      	strh	r3, [r7, #6]
	uint32_t i, wCount = LCD_WIDTH;
 80008ce:	23f0      	movs	r3, #240	; 0xf0
 80008d0:	60bb      	str	r3, [r7, #8]
	wCount *= LCD_HEIGHT;
 80008d2:	68ba      	ldr	r2, [r7, #8]
 80008d4:	4613      	mov	r3, r2
 80008d6:	009b      	lsls	r3, r3, #2
 80008d8:	4413      	add	r3, r2
 80008da:	019b      	lsls	r3, r3, #6
 80008dc:	60bb      	str	r3, [r7, #8]

#ifdef HX8347D_DEVICE
	lcd_set_cursor(0, 0);
	lcd_write_byte(0x22, LCD_CMD);
#elif defined ST7789_DEVICE
	lcd_write_byte(0x2A,LCD_CMD);
 80008de:	2100      	movs	r1, #0
 80008e0:	202a      	movs	r0, #42	; 0x2a
 80008e2:	f7ff fe87 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x00,LCD_DATA);
 80008e6:	2101      	movs	r1, #1
 80008e8:	2000      	movs	r0, #0
 80008ea:	f7ff fe83 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x00,LCD_DATA);
 80008ee:	2101      	movs	r1, #1
 80008f0:	2000      	movs	r0, #0
 80008f2:	f7ff fe7f 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x00,LCD_DATA);
 80008f6:	2101      	movs	r1, #1
 80008f8:	2000      	movs	r0, #0
 80008fa:	f7ff fe7b 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte((LCD_WIDTH-1)&0xff,LCD_DATA);
 80008fe:	2101      	movs	r1, #1
 8000900:	20ef      	movs	r0, #239	; 0xef
 8000902:	f7ff fe77 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x2B,LCD_CMD);
 8000906:	2100      	movs	r1, #0
 8000908:	202b      	movs	r0, #43	; 0x2b
 800090a:	f7ff fe73 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x00,LCD_DATA);
 800090e:	2101      	movs	r1, #1
 8000910:	2000      	movs	r0, #0
 8000912:	f7ff fe6f 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x00,LCD_DATA);
 8000916:	2101      	movs	r1, #1
 8000918:	2000      	movs	r0, #0
 800091a:	f7ff fe6b 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(((LCD_HEIGHT-1)>>8)&0xff,LCD_DATA);
 800091e:	2101      	movs	r1, #1
 8000920:	2001      	movs	r0, #1
 8000922:	f7ff fe67 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte((LCD_HEIGHT-1)&0xff,LCD_DATA);
 8000926:	2101      	movs	r1, #1
 8000928:	203f      	movs	r0, #63	; 0x3f
 800092a:	f7ff fe63 	bl	80005f4 <lcd_write_byte>
	lcd_write_byte(0x2C,LCD_CMD);
 800092e:	2100      	movs	r1, #0
 8000930:	202c      	movs	r0, #44	; 0x2c
 8000932:	f7ff fe5f 	bl	80005f4 <lcd_write_byte>
#endif
	LCD_CS_L();
 8000936:	2200      	movs	r2, #0
 8000938:	2180      	movs	r1, #128	; 0x80
 800093a:	4814      	ldr	r0, [pc, #80]	; (800098c <lcd_clear_screen+0xc8>)
 800093c:	f003 f812 	bl	8003964 <HAL_GPIO_WritePin>
	LCD_DC_H();
 8000940:	2201      	movs	r2, #1
 8000942:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000946:	4811      	ldr	r0, [pc, #68]	; (800098c <lcd_clear_screen+0xc8>)
 8000948:	f003 f80c 	bl	8003964 <HAL_GPIO_WritePin>
	for(i=0;i<wCount;i++){
 800094c:	2300      	movs	r3, #0
 800094e:	60fb      	str	r3, [r7, #12]
 8000950:	e00e      	b.n	8000970 <lcd_clear_screen+0xac>
//		spi1_communication(hwColor>>8);

		spi1_communication(hwColor>>8);
		spi1_communication((uint8_t)(hwColor&0xff));
#elif defined ST7789_DEVICE
		spi1_communication(hwColor>>8);
 8000952:	88fb      	ldrh	r3, [r7, #6]
 8000954:	0a1b      	lsrs	r3, r3, #8
 8000956:	b29b      	uxth	r3, r3
 8000958:	b2db      	uxtb	r3, r3
 800095a:	4618      	mov	r0, r3
 800095c:	f7ff fe04 	bl	8000568 <spi1_communication>
		spi1_communication((uint8_t)(hwColor&0xff));
 8000960:	88fb      	ldrh	r3, [r7, #6]
 8000962:	b2db      	uxtb	r3, r3
 8000964:	4618      	mov	r0, r3
 8000966:	f7ff fdff 	bl	8000568 <spi1_communication>
	for(i=0;i<wCount;i++){
 800096a:	68fb      	ldr	r3, [r7, #12]
 800096c:	3301      	adds	r3, #1
 800096e:	60fb      	str	r3, [r7, #12]
 8000970:	68fa      	ldr	r2, [r7, #12]
 8000972:	68bb      	ldr	r3, [r7, #8]
 8000974:	429a      	cmp	r2, r3
 8000976:	d3ec      	bcc.n	8000952 <lcd_clear_screen+0x8e>
#endif
	}
	LCD_CS_H();
 8000978:	2201      	movs	r2, #1
 800097a:	2180      	movs	r1, #128	; 0x80
 800097c:	4803      	ldr	r0, [pc, #12]	; (800098c <lcd_clear_screen+0xc8>)
 800097e:	f002 fff1 	bl	8003964 <HAL_GPIO_WritePin>
}
 8000982:	bf00      	nop
 8000984:	3710      	adds	r7, #16
 8000986:	46bd      	mov	sp, r7
 8000988:	bd80      	pop	{r7, pc}
 800098a:	bf00      	nop
 800098c:	40020400 	.word	0x40020400

08000990 <get_joystick>:
		return 1;
	}
	return 0;
}

void get_joystick(){
 8000990:	b580      	push	{r7, lr}
 8000992:	af00      	add	r7, sp, #0
	//left joy
	temp3[JOY_LEFT] = temp2[JOY_LEFT];
 8000994:	4b65      	ldr	r3, [pc, #404]	; (8000b2c <get_joystick+0x19c>)
 8000996:	685b      	ldr	r3, [r3, #4]
 8000998:	4a65      	ldr	r2, [pc, #404]	; (8000b30 <get_joystick+0x1a0>)
 800099a:	6053      	str	r3, [r2, #4]
	temp2[JOY_LEFT] = temp1[JOY_LEFT];
 800099c:	4b65      	ldr	r3, [pc, #404]	; (8000b34 <get_joystick+0x1a4>)
 800099e:	685b      	ldr	r3, [r3, #4]
 80009a0:	4a62      	ldr	r2, [pc, #392]	; (8000b2c <get_joystick+0x19c>)
 80009a2:	6053      	str	r3, [r2, #4]
	temp1[JOY_LEFT] = HAL_GPIO_ReadPin(GPIOC, JOY_LEFT_PIN);
 80009a4:	2110      	movs	r1, #16
 80009a6:	4864      	ldr	r0, [pc, #400]	; (8000b38 <get_joystick+0x1a8>)
 80009a8:	f002 ffc4 	bl	8003934 <HAL_GPIO_ReadPin>
 80009ac:	4603      	mov	r3, r0
 80009ae:	461a      	mov	r2, r3
 80009b0:	4b60      	ldr	r3, [pc, #384]	; (8000b34 <get_joystick+0x1a4>)
 80009b2:	605a      	str	r2, [r3, #4]

	if((temp3[JOY_LEFT] == temp2[JOY_LEFT]) && (temp2[JOY_LEFT] == temp1[JOY_LEFT])){
 80009b4:	4b5e      	ldr	r3, [pc, #376]	; (8000b30 <get_joystick+0x1a0>)
 80009b6:	685a      	ldr	r2, [r3, #4]
 80009b8:	4b5c      	ldr	r3, [pc, #368]	; (8000b2c <get_joystick+0x19c>)
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d12c      	bne.n	8000a1a <get_joystick+0x8a>
 80009c0:	4b5a      	ldr	r3, [pc, #360]	; (8000b2c <get_joystick+0x19c>)
 80009c2:	685a      	ldr	r2, [r3, #4]
 80009c4:	4b5b      	ldr	r3, [pc, #364]	; (8000b34 <get_joystick+0x1a4>)
 80009c6:	685b      	ldr	r3, [r3, #4]
 80009c8:	429a      	cmp	r2, r3
 80009ca:	d126      	bne.n	8000a1a <get_joystick+0x8a>
		if(joy_state[JOY_LEFT] != temp3[JOY_LEFT]){
 80009cc:	4b5b      	ldr	r3, [pc, #364]	; (8000b3c <get_joystick+0x1ac>)
 80009ce:	685a      	ldr	r2, [r3, #4]
 80009d0:	4b57      	ldr	r3, [pc, #348]	; (8000b30 <get_joystick+0x1a0>)
 80009d2:	685b      	ldr	r3, [r3, #4]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	d014      	beq.n	8000a02 <get_joystick+0x72>
			joy_state[JOY_LEFT] = temp3[JOY_LEFT];
 80009d8:	4b55      	ldr	r3, [pc, #340]	; (8000b30 <get_joystick+0x1a0>)
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	4a57      	ldr	r2, [pc, #348]	; (8000b3c <get_joystick+0x1ac>)
 80009de:	6053      	str	r3, [r2, #4]

			if(joy_state[JOY_LEFT] == PRESSED_STATE){
 80009e0:	4b56      	ldr	r3, [pc, #344]	; (8000b3c <get_joystick+0x1ac>)
 80009e2:	685b      	ldr	r3, [r3, #4]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d118      	bne.n	8000a1a <get_joystick+0x8a>
				timeOutForKeyPress = TIME_OUT;
 80009e8:	4b55      	ldr	r3, [pc, #340]	; (8000b40 <get_joystick+0x1b0>)
 80009ea:	2264      	movs	r2, #100	; 0x64
 80009ec:	601a      	str	r2, [r3, #0]
				joy_flag[JOY_LEFT] = 1;
 80009ee:	4b55      	ldr	r3, [pc, #340]	; (8000b44 <get_joystick+0x1b4>)
 80009f0:	2201      	movs	r2, #1
 80009f2:	605a      	str	r2, [r3, #4]
				joy_flag[JOY_CTR] = 0;
 80009f4:	4b53      	ldr	r3, [pc, #332]	; (8000b44 <get_joystick+0x1b4>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	601a      	str	r2, [r3, #0]
				joy_flag[JOY_RIGHT] = 0;
 80009fa:	4b52      	ldr	r3, [pc, #328]	; (8000b44 <get_joystick+0x1b4>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	609a      	str	r2, [r3, #8]
 8000a00:	e00b      	b.n	8000a1a <get_joystick+0x8a>
			}
		}else{
			timeOutForKeyPress--;
 8000a02:	4b4f      	ldr	r3, [pc, #316]	; (8000b40 <get_joystick+0x1b0>)
 8000a04:	681b      	ldr	r3, [r3, #0]
 8000a06:	3b01      	subs	r3, #1
 8000a08:	4a4d      	ldr	r2, [pc, #308]	; (8000b40 <get_joystick+0x1b0>)
 8000a0a:	6013      	str	r3, [r2, #0]
			if(timeOutForKeyPress == 0){
 8000a0c:	4b4c      	ldr	r3, [pc, #304]	; (8000b40 <get_joystick+0x1b0>)
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	2b00      	cmp	r3, #0
 8000a12:	d102      	bne.n	8000a1a <get_joystick+0x8a>
				joy_state[JOY_LEFT] = NORMAL_STATE;
 8000a14:	4b49      	ldr	r3, [pc, #292]	; (8000b3c <get_joystick+0x1ac>)
 8000a16:	2201      	movs	r2, #1
 8000a18:	605a      	str	r2, [r3, #4]
			}
		}
	}

	//right joy
	temp3[JOY_RIGHT] = temp2[JOY_RIGHT];
 8000a1a:	4b44      	ldr	r3, [pc, #272]	; (8000b2c <get_joystick+0x19c>)
 8000a1c:	689b      	ldr	r3, [r3, #8]
 8000a1e:	4a44      	ldr	r2, [pc, #272]	; (8000b30 <get_joystick+0x1a0>)
 8000a20:	6093      	str	r3, [r2, #8]
	temp2[JOY_RIGHT] = temp1[JOY_RIGHT];
 8000a22:	4b44      	ldr	r3, [pc, #272]	; (8000b34 <get_joystick+0x1a4>)
 8000a24:	689b      	ldr	r3, [r3, #8]
 8000a26:	4a41      	ldr	r2, [pc, #260]	; (8000b2c <get_joystick+0x19c>)
 8000a28:	6093      	str	r3, [r2, #8]
	temp1[JOY_RIGHT] = HAL_GPIO_ReadPin(GPIOC, JOY_RIGHT_PIN);
 8000a2a:	2180      	movs	r1, #128	; 0x80
 8000a2c:	4842      	ldr	r0, [pc, #264]	; (8000b38 <get_joystick+0x1a8>)
 8000a2e:	f002 ff81 	bl	8003934 <HAL_GPIO_ReadPin>
 8000a32:	4603      	mov	r3, r0
 8000a34:	461a      	mov	r2, r3
 8000a36:	4b3f      	ldr	r3, [pc, #252]	; (8000b34 <get_joystick+0x1a4>)
 8000a38:	609a      	str	r2, [r3, #8]

	if((temp3[JOY_RIGHT] == temp2[JOY_RIGHT]) && (temp2[JOY_RIGHT] == temp1[JOY_RIGHT])){
 8000a3a:	4b3d      	ldr	r3, [pc, #244]	; (8000b30 <get_joystick+0x1a0>)
 8000a3c:	689a      	ldr	r2, [r3, #8]
 8000a3e:	4b3b      	ldr	r3, [pc, #236]	; (8000b2c <get_joystick+0x19c>)
 8000a40:	689b      	ldr	r3, [r3, #8]
 8000a42:	429a      	cmp	r2, r3
 8000a44:	d12c      	bne.n	8000aa0 <get_joystick+0x110>
 8000a46:	4b39      	ldr	r3, [pc, #228]	; (8000b2c <get_joystick+0x19c>)
 8000a48:	689a      	ldr	r2, [r3, #8]
 8000a4a:	4b3a      	ldr	r3, [pc, #232]	; (8000b34 <get_joystick+0x1a4>)
 8000a4c:	689b      	ldr	r3, [r3, #8]
 8000a4e:	429a      	cmp	r2, r3
 8000a50:	d126      	bne.n	8000aa0 <get_joystick+0x110>
		if(joy_state[JOY_RIGHT] != temp3[JOY_RIGHT]){
 8000a52:	4b3a      	ldr	r3, [pc, #232]	; (8000b3c <get_joystick+0x1ac>)
 8000a54:	689a      	ldr	r2, [r3, #8]
 8000a56:	4b36      	ldr	r3, [pc, #216]	; (8000b30 <get_joystick+0x1a0>)
 8000a58:	689b      	ldr	r3, [r3, #8]
 8000a5a:	429a      	cmp	r2, r3
 8000a5c:	d014      	beq.n	8000a88 <get_joystick+0xf8>
			joy_state[JOY_RIGHT] = temp3[JOY_RIGHT];
 8000a5e:	4b34      	ldr	r3, [pc, #208]	; (8000b30 <get_joystick+0x1a0>)
 8000a60:	689b      	ldr	r3, [r3, #8]
 8000a62:	4a36      	ldr	r2, [pc, #216]	; (8000b3c <get_joystick+0x1ac>)
 8000a64:	6093      	str	r3, [r2, #8]

			if(joy_state[JOY_RIGHT] == PRESSED_STATE){
 8000a66:	4b35      	ldr	r3, [pc, #212]	; (8000b3c <get_joystick+0x1ac>)
 8000a68:	689b      	ldr	r3, [r3, #8]
 8000a6a:	2b00      	cmp	r3, #0
 8000a6c:	d118      	bne.n	8000aa0 <get_joystick+0x110>
				timeOutForKeyPress = TIME_OUT;
 8000a6e:	4b34      	ldr	r3, [pc, #208]	; (8000b40 <get_joystick+0x1b0>)
 8000a70:	2264      	movs	r2, #100	; 0x64
 8000a72:	601a      	str	r2, [r3, #0]
				joy_flag[JOY_RIGHT] = 1;
 8000a74:	4b33      	ldr	r3, [pc, #204]	; (8000b44 <get_joystick+0x1b4>)
 8000a76:	2201      	movs	r2, #1
 8000a78:	609a      	str	r2, [r3, #8]
				joy_flag[JOY_LEFT] = 0;
 8000a7a:	4b32      	ldr	r3, [pc, #200]	; (8000b44 <get_joystick+0x1b4>)
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	605a      	str	r2, [r3, #4]
				joy_flag[JOY_CTR] = 0;
 8000a80:	4b30      	ldr	r3, [pc, #192]	; (8000b44 <get_joystick+0x1b4>)
 8000a82:	2200      	movs	r2, #0
 8000a84:	601a      	str	r2, [r3, #0]
 8000a86:	e00b      	b.n	8000aa0 <get_joystick+0x110>
			}
		}else{
			timeOutForKeyPress--;
 8000a88:	4b2d      	ldr	r3, [pc, #180]	; (8000b40 <get_joystick+0x1b0>)
 8000a8a:	681b      	ldr	r3, [r3, #0]
 8000a8c:	3b01      	subs	r3, #1
 8000a8e:	4a2c      	ldr	r2, [pc, #176]	; (8000b40 <get_joystick+0x1b0>)
 8000a90:	6013      	str	r3, [r2, #0]
			if(timeOutForKeyPress == 0){
 8000a92:	4b2b      	ldr	r3, [pc, #172]	; (8000b40 <get_joystick+0x1b0>)
 8000a94:	681b      	ldr	r3, [r3, #0]
 8000a96:	2b00      	cmp	r3, #0
 8000a98:	d102      	bne.n	8000aa0 <get_joystick+0x110>
				joy_state[JOY_RIGHT] = NORMAL_STATE;
 8000a9a:	4b28      	ldr	r3, [pc, #160]	; (8000b3c <get_joystick+0x1ac>)
 8000a9c:	2201      	movs	r2, #1
 8000a9e:	609a      	str	r2, [r3, #8]
			}
		}
	}

	// center joy
	temp3[JOY_CTR] = temp2[JOY_CTR];
 8000aa0:	4b22      	ldr	r3, [pc, #136]	; (8000b2c <get_joystick+0x19c>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	4a22      	ldr	r2, [pc, #136]	; (8000b30 <get_joystick+0x1a0>)
 8000aa6:	6013      	str	r3, [r2, #0]
	temp2[JOY_CTR] = temp1[JOY_CTR];
 8000aa8:	4b22      	ldr	r3, [pc, #136]	; (8000b34 <get_joystick+0x1a4>)
 8000aaa:	681b      	ldr	r3, [r3, #0]
 8000aac:	4a1f      	ldr	r2, [pc, #124]	; (8000b2c <get_joystick+0x19c>)
 8000aae:	6013      	str	r3, [r2, #0]
	temp1[JOY_CTR] = HAL_GPIO_ReadPin(GPIOC, JOY_CTR_PIN);
 8000ab0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ab4:	4820      	ldr	r0, [pc, #128]	; (8000b38 <get_joystick+0x1a8>)
 8000ab6:	f002 ff3d 	bl	8003934 <HAL_GPIO_ReadPin>
 8000aba:	4603      	mov	r3, r0
 8000abc:	461a      	mov	r2, r3
 8000abe:	4b1d      	ldr	r3, [pc, #116]	; (8000b34 <get_joystick+0x1a4>)
 8000ac0:	601a      	str	r2, [r3, #0]

	if((temp3[JOY_CTR] == temp2[JOY_CTR]) && (temp2[JOY_CTR] == temp1[JOY_CTR])){
 8000ac2:	4b1b      	ldr	r3, [pc, #108]	; (8000b30 <get_joystick+0x1a0>)
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	4b19      	ldr	r3, [pc, #100]	; (8000b2c <get_joystick+0x19c>)
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	429a      	cmp	r2, r3
 8000acc:	d12c      	bne.n	8000b28 <get_joystick+0x198>
 8000ace:	4b17      	ldr	r3, [pc, #92]	; (8000b2c <get_joystick+0x19c>)
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	4b18      	ldr	r3, [pc, #96]	; (8000b34 <get_joystick+0x1a4>)
 8000ad4:	681b      	ldr	r3, [r3, #0]
 8000ad6:	429a      	cmp	r2, r3
 8000ad8:	d126      	bne.n	8000b28 <get_joystick+0x198>
		if(joy_state[JOY_CTR] != temp3[JOY_CTR]){
 8000ada:	4b18      	ldr	r3, [pc, #96]	; (8000b3c <get_joystick+0x1ac>)
 8000adc:	681a      	ldr	r2, [r3, #0]
 8000ade:	4b14      	ldr	r3, [pc, #80]	; (8000b30 <get_joystick+0x1a0>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	429a      	cmp	r2, r3
 8000ae4:	d014      	beq.n	8000b10 <get_joystick+0x180>
			joy_state[JOY_CTR] = temp3[JOY_CTR];
 8000ae6:	4b12      	ldr	r3, [pc, #72]	; (8000b30 <get_joystick+0x1a0>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	4a14      	ldr	r2, [pc, #80]	; (8000b3c <get_joystick+0x1ac>)
 8000aec:	6013      	str	r3, [r2, #0]

			if(joy_state[JOY_CTR] == PRESSED_STATE){
 8000aee:	4b13      	ldr	r3, [pc, #76]	; (8000b3c <get_joystick+0x1ac>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d118      	bne.n	8000b28 <get_joystick+0x198>
				timeOutForKeyPress = TIME_OUT;
 8000af6:	4b12      	ldr	r3, [pc, #72]	; (8000b40 <get_joystick+0x1b0>)
 8000af8:	2264      	movs	r2, #100	; 0x64
 8000afa:	601a      	str	r2, [r3, #0]
				joy_flag[JOY_CTR] = 1;
 8000afc:	4b11      	ldr	r3, [pc, #68]	; (8000b44 <get_joystick+0x1b4>)
 8000afe:	2201      	movs	r2, #1
 8000b00:	601a      	str	r2, [r3, #0]
				joy_flag[JOY_RIGHT] = 0;
 8000b02:	4b10      	ldr	r3, [pc, #64]	; (8000b44 <get_joystick+0x1b4>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
				joy_flag[JOY_LEFT] = 0;
 8000b08:	4b0e      	ldr	r3, [pc, #56]	; (8000b44 <get_joystick+0x1b4>)
 8000b0a:	2200      	movs	r2, #0
 8000b0c:	605a      	str	r2, [r3, #4]
			if(timeOutForKeyPress == 0){
				joy_state[JOY_CTR] = NORMAL_STATE;
			}
		}
	}
}
 8000b0e:	e00b      	b.n	8000b28 <get_joystick+0x198>
			timeOutForKeyPress--;
 8000b10:	4b0b      	ldr	r3, [pc, #44]	; (8000b40 <get_joystick+0x1b0>)
 8000b12:	681b      	ldr	r3, [r3, #0]
 8000b14:	3b01      	subs	r3, #1
 8000b16:	4a0a      	ldr	r2, [pc, #40]	; (8000b40 <get_joystick+0x1b0>)
 8000b18:	6013      	str	r3, [r2, #0]
			if(timeOutForKeyPress == 0){
 8000b1a:	4b09      	ldr	r3, [pc, #36]	; (8000b40 <get_joystick+0x1b0>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d102      	bne.n	8000b28 <get_joystick+0x198>
				joy_state[JOY_CTR] = NORMAL_STATE;
 8000b22:	4b06      	ldr	r3, [pc, #24]	; (8000b3c <get_joystick+0x1ac>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	601a      	str	r2, [r3, #0]
}
 8000b28:	bf00      	nop
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	20000014 	.word	0x20000014
 8000b30:	20000020 	.word	0x20000020
 8000b34:	20000008 	.word	0x20000008
 8000b38:	40020800 	.word	0x40020800
 8000b3c:	20000030 	.word	0x20000030
 8000b40:	2000002c 	.word	0x2000002c
 8000b44:	200000c8 	.word	0x200000c8

08000b48 <rq_sv22>:
int		keySent			= 0;

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan);
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim);

void rq_sv22(){
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	af00      	add	r7, sp, #0
	TxData2[0] = 0x03;
 8000b4c:	4b09      	ldr	r3, [pc, #36]	; (8000b74 <rq_sv22+0x2c>)
 8000b4e:	2203      	movs	r2, #3
 8000b50:	701a      	strb	r2, [r3, #0]
	TxData2[1] = 0x22;
 8000b52:	4b08      	ldr	r3, [pc, #32]	; (8000b74 <rq_sv22+0x2c>)
 8000b54:	2222      	movs	r2, #34	; 0x22
 8000b56:	705a      	strb	r2, [r3, #1]
	TxData2[2] = 0xF0;
 8000b58:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <rq_sv22+0x2c>)
 8000b5a:	22f0      	movs	r2, #240	; 0xf0
 8000b5c:	709a      	strb	r2, [r3, #2]
	TxData2[3] = 0x01;
 8000b5e:	4b05      	ldr	r3, [pc, #20]	; (8000b74 <rq_sv22+0x2c>)
 8000b60:	2201      	movs	r2, #1
 8000b62:	70da      	strb	r2, [r3, #3]

	HAL_CAN_AddTxMessage(&hcan2, &TxHeader2, TxData2, &TxMailbox2);
 8000b64:	4b04      	ldr	r3, [pc, #16]	; (8000b78 <rq_sv22+0x30>)
 8000b66:	4a03      	ldr	r2, [pc, #12]	; (8000b74 <rq_sv22+0x2c>)
 8000b68:	4904      	ldr	r1, [pc, #16]	; (8000b7c <rq_sv22+0x34>)
 8000b6a:	4805      	ldr	r0, [pc, #20]	; (8000b80 <rq_sv22+0x38>)
 8000b6c:	f001 fff2 	bl	8002b54 <HAL_CAN_AddTxMessage>
}
 8000b70:	bf00      	nop
 8000b72:	bd80      	pop	{r7, pc}
 8000b74:	200000dc 	.word	0x200000dc
 8000b78:	200001e0 	.word	0x200001e0
 8000b7c:	2000012c 	.word	0x2000012c
 8000b80:	200001b8 	.word	0x200001b8

08000b84 <do_sv22>:

void do_sv22(){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8000b88:	4819      	ldr	r0, [pc, #100]	; (8000bf0 <do_sv22+0x6c>)
 8000b8a:	f001 fac5 	bl	8002118 <HAL_ADC_Start>
	ADCValue = HAL_ADC_GetValue(&hadc1);
 8000b8e:	4818      	ldr	r0, [pc, #96]	; (8000bf0 <do_sv22+0x6c>)
 8000b90:	f001 fb94 	bl	80022bc <HAL_ADC_GetValue>
 8000b94:	4603      	mov	r3, r0
 8000b96:	4a17      	ldr	r2, [pc, #92]	; (8000bf4 <do_sv22+0x70>)
 8000b98:	6013      	str	r3, [r2, #0]
	TxData[0] = 0x07;
 8000b9a:	4b17      	ldr	r3, [pc, #92]	; (8000bf8 <do_sv22+0x74>)
 8000b9c:	2207      	movs	r2, #7
 8000b9e:	701a      	strb	r2, [r3, #0]
	TxData[1] = 0x62;
 8000ba0:	4b15      	ldr	r3, [pc, #84]	; (8000bf8 <do_sv22+0x74>)
 8000ba2:	2262      	movs	r2, #98	; 0x62
 8000ba4:	705a      	strb	r2, [r3, #1]
	TxData[2] = 0xF0;
 8000ba6:	4b14      	ldr	r3, [pc, #80]	; (8000bf8 <do_sv22+0x74>)
 8000ba8:	22f0      	movs	r2, #240	; 0xf0
 8000baa:	709a      	strb	r2, [r3, #2]
	TxData[3] = 0x01;
 8000bac:	4b12      	ldr	r3, [pc, #72]	; (8000bf8 <do_sv22+0x74>)
 8000bae:	2201      	movs	r2, #1
 8000bb0:	70da      	strb	r2, [r3, #3]

	TxData[4] = ADCValue >> 24;
 8000bb2:	4b10      	ldr	r3, [pc, #64]	; (8000bf4 <do_sv22+0x70>)
 8000bb4:	681b      	ldr	r3, [r3, #0]
 8000bb6:	0e1b      	lsrs	r3, r3, #24
 8000bb8:	b2da      	uxtb	r2, r3
 8000bba:	4b0f      	ldr	r3, [pc, #60]	; (8000bf8 <do_sv22+0x74>)
 8000bbc:	711a      	strb	r2, [r3, #4]
	TxData[5] = ADCValue >> 16;
 8000bbe:	4b0d      	ldr	r3, [pc, #52]	; (8000bf4 <do_sv22+0x70>)
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	0c1b      	lsrs	r3, r3, #16
 8000bc4:	b2da      	uxtb	r2, r3
 8000bc6:	4b0c      	ldr	r3, [pc, #48]	; (8000bf8 <do_sv22+0x74>)
 8000bc8:	715a      	strb	r2, [r3, #5]
	TxData[6] = ADCValue >> 8;
 8000bca:	4b0a      	ldr	r3, [pc, #40]	; (8000bf4 <do_sv22+0x70>)
 8000bcc:	681b      	ldr	r3, [r3, #0]
 8000bce:	0a1b      	lsrs	r3, r3, #8
 8000bd0:	b2da      	uxtb	r2, r3
 8000bd2:	4b09      	ldr	r3, [pc, #36]	; (8000bf8 <do_sv22+0x74>)
 8000bd4:	719a      	strb	r2, [r3, #6]
	TxData[7] = ADCValue;
 8000bd6:	4b07      	ldr	r3, [pc, #28]	; (8000bf4 <do_sv22+0x70>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	b2da      	uxtb	r2, r3
 8000bdc:	4b06      	ldr	r3, [pc, #24]	; (8000bf8 <do_sv22+0x74>)
 8000bde:	71da      	strb	r2, [r3, #7]

	HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 8000be0:	4b06      	ldr	r3, [pc, #24]	; (8000bfc <do_sv22+0x78>)
 8000be2:	4a05      	ldr	r2, [pc, #20]	; (8000bf8 <do_sv22+0x74>)
 8000be4:	4906      	ldr	r1, [pc, #24]	; (8000c00 <do_sv22+0x7c>)
 8000be6:	4807      	ldr	r0, [pc, #28]	; (8000c04 <do_sv22+0x80>)
 8000be8:	f001 ffb4 	bl	8002b54 <HAL_CAN_AddTxMessage>
}
 8000bec:	bf00      	nop
 8000bee:	bd80      	pop	{r7, pc}
 8000bf0:	20000170 	.word	0x20000170
 8000bf4:	200000f0 	.word	0x200000f0
 8000bf8:	200000d4 	.word	0x200000d4
 8000bfc:	20000218 	.word	0x20000218
 8000c00:	200002ec 	.word	0x200002ec
 8000c04:	200002c4 	.word	0x200002c4

08000c08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	b086      	sub	sp, #24
 8000c0c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c0e:	f001 f9a9 	bl	8001f64 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000c12:	f000 f8bd 	bl	8000d90 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c16:	f000 fa91 	bl	800113c <MX_GPIO_Init>
  MX_CAN1_Init();
 8000c1a:	f000 f969 	bl	8000ef0 <MX_CAN1_Init>
  MX_TIM2_Init();
 8000c1e:	f000 fa41 	bl	80010a4 <MX_TIM2_Init>
  MX_SPI1_Init();
 8000c22:	f000 fa09 	bl	8001038 <MX_SPI1_Init>
  MX_CAN2_Init();
 8000c26:	f000 f9b5 	bl	8000f94 <MX_CAN2_Init>
  MX_ADC1_Init();
 8000c2a:	f000 f90f 	bl	8000e4c <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
//  HAL_ADC_Start_IT(&hadc1);
  HAL_CAN_Start(&hcan1);
 8000c2e:	484a      	ldr	r0, [pc, #296]	; (8000d58 <main+0x150>)
 8000c30:	f001 ff4c 	bl	8002acc <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 8000c34:	4849      	ldr	r0, [pc, #292]	; (8000d5c <main+0x154>)
 8000c36:	f001 ff49 	bl	8002acc <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000c3a:	2102      	movs	r1, #2
 8000c3c:	4846      	ldr	r0, [pc, #280]	; (8000d58 <main+0x150>)
 8000c3e:	f002 f976 	bl	8002f2e <HAL_CAN_ActivateNotification>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000c42:	2102      	movs	r1, #2
 8000c44:	4845      	ldr	r0, [pc, #276]	; (8000d5c <main+0x154>)
 8000c46:	f002 f972 	bl	8002f2e <HAL_CAN_ActivateNotification>

  HAL_TIM_Base_Start_IT(&htim2);
 8000c4a:	4845      	ldr	r0, [pc, #276]	; (8000d60 <main+0x158>)
 8000c4c:	f004 f8be 	bl	8004dcc <HAL_TIM_Base_Start_IT>
  HAL_ADC_Start(&hadc1);
 8000c50:	4844      	ldr	r0, [pc, #272]	; (8000d64 <main+0x15c>)
 8000c52:	f001 fa61 	bl	8002118 <HAL_ADC_Start>

  TxHeader.DLC = 8;
 8000c56:	4b44      	ldr	r3, [pc, #272]	; (8000d68 <main+0x160>)
 8000c58:	2208      	movs	r2, #8
 8000c5a:	611a      	str	r2, [r3, #16]
  TxHeader.IDE = CAN_ID_STD;
 8000c5c:	4b42      	ldr	r3, [pc, #264]	; (8000d68 <main+0x160>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	609a      	str	r2, [r3, #8]
  TxHeader.RTR = CAN_RTR_DATA;
 8000c62:	4b41      	ldr	r3, [pc, #260]	; (8000d68 <main+0x160>)
 8000c64:	2200      	movs	r2, #0
 8000c66:	60da      	str	r2, [r3, #12]
  TxHeader.StdId = 0x7A2;		//response ID
 8000c68:	4b3f      	ldr	r3, [pc, #252]	; (8000d68 <main+0x160>)
 8000c6a:	f240 72a2 	movw	r2, #1954	; 0x7a2
 8000c6e:	601a      	str	r2, [r3, #0]

  TxHeader2.DLC = 8;
 8000c70:	4b3e      	ldr	r3, [pc, #248]	; (8000d6c <main+0x164>)
 8000c72:	2208      	movs	r2, #8
 8000c74:	611a      	str	r2, [r3, #16]
  TxHeader2.IDE = CAN_ID_STD;
 8000c76:	4b3d      	ldr	r3, [pc, #244]	; (8000d6c <main+0x164>)
 8000c78:	2200      	movs	r2, #0
 8000c7a:	609a      	str	r2, [r3, #8]
  TxHeader2.RTR = CAN_RTR_DATA;
 8000c7c:	4b3b      	ldr	r3, [pc, #236]	; (8000d6c <main+0x164>)
 8000c7e:	2200      	movs	r2, #0
 8000c80:	60da      	str	r2, [r3, #12]
  TxHeader2.StdId = 0x712;		//request ID
 8000c82:	4b3a      	ldr	r3, [pc, #232]	; (8000d6c <main+0x164>)
 8000c84:	f240 7212 	movw	r2, #1810	; 0x712
 8000c88:	601a      	str	r2, [r3, #0]

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  srand(time(NULL)); // Call for initialize random function
 8000c8a:	2000      	movs	r0, #0
 8000c8c:	f004 fd50 	bl	8005730 <time>
 8000c90:	4602      	mov	r2, r0
 8000c92:	460b      	mov	r3, r1
 8000c94:	4613      	mov	r3, r2
 8000c96:	4618      	mov	r0, r3
 8000c98:	f004 fcfc 	bl	8005694 <srand>
  set_timer0(1000);
 8000c9c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000ca0:	f000 fb60 	bl	8001364 <set_timer0>



  // service 27 key variable

  lcd_init();
 8000ca4:	f7ff fd04 	bl	80006b0 <lcd_init>
  ST7789_Init();
 8000ca8:	f000 fcb8 	bl	800161c <ST7789_Init>

  sprintf(buffer, "HELLO WORLD");
 8000cac:	4930      	ldr	r1, [pc, #192]	; (8000d70 <main+0x168>)
 8000cae:	4831      	ldr	r0, [pc, #196]	; (8000d74 <main+0x16c>)
 8000cb0:	f004 fd1e 	bl	80056f0 <siprintf>
  ST7789_WriteString(10, 20, buffer, Font_7x10, WHITE, BLACK);
 8000cb4:	4b30      	ldr	r3, [pc, #192]	; (8000d78 <main+0x170>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	9202      	str	r2, [sp, #8]
 8000cba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000cbe:	9201      	str	r2, [sp, #4]
 8000cc0:	685a      	ldr	r2, [r3, #4]
 8000cc2:	9200      	str	r2, [sp, #0]
 8000cc4:	681b      	ldr	r3, [r3, #0]
 8000cc6:	4a2b      	ldr	r2, [pc, #172]	; (8000d74 <main+0x16c>)
 8000cc8:	2114      	movs	r1, #20
 8000cca:	200a      	movs	r0, #10
 8000ccc:	f000 fe02 	bl	80018d4 <ST7789_WriteString>

    /* USER CODE BEGIN 3 */
	  //todo:ECU
	  switch(CURRENT_SERVICE){
	  case SERVICE_22:
		  if(dataflag){
 8000cd0:	4b2a      	ldr	r3, [pc, #168]	; (8000d7c <main+0x174>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	2b00      	cmp	r3, #0
 8000cd6:	d004      	beq.n	8000ce2 <main+0xda>
			  dataflag = 0;
 8000cd8:	4b28      	ldr	r3, [pc, #160]	; (8000d7c <main+0x174>)
 8000cda:	2200      	movs	r2, #0
 8000cdc:	601a      	str	r2, [r3, #0]
			  do_sv22();
 8000cde:	f7ff ff51 	bl	8000b84 <do_sv22>
		  }
		  break;
 8000ce2:	bf00      	nop
	  }
	  //todo: TESTER

	  switch(CURRENT_SERVICE){
	  case SERVICE_22:
		  if(timer0Flag){
 8000ce4:	4b26      	ldr	r3, [pc, #152]	; (8000d80 <main+0x178>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	2b00      	cmp	r3, #0
 8000cea:	d005      	beq.n	8000cf8 <main+0xf0>
			  set_timer0(1000);
 8000cec:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000cf0:	f000 fb38 	bl	8001364 <set_timer0>
			  rq_sv22();
 8000cf4:	f7ff ff28 	bl	8000b48 <rq_sv22>
		  }
		  if(dataflag2){
 8000cf8:	4b22      	ldr	r3, [pc, #136]	; (8000d84 <main+0x17c>)
 8000cfa:	681b      	ldr	r3, [r3, #0]
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d029      	beq.n	8000d54 <main+0x14c>
			  dataflag2 = 0;
 8000d00:	4b20      	ldr	r3, [pc, #128]	; (8000d84 <main+0x17c>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	601a      	str	r2, [r3, #0]
			  uint32_t received;
			  for(int i = 0 ; i<4; i++){
 8000d06:	2300      	movs	r3, #0
 8000d08:	603b      	str	r3, [r7, #0]
 8000d0a:	e00d      	b.n	8000d28 <main+0x120>
				  received = received << 8;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	021b      	lsls	r3, r3, #8
 8000d10:	607b      	str	r3, [r7, #4]
				  received = received + RxData2[i+4];
 8000d12:	683b      	ldr	r3, [r7, #0]
 8000d14:	3304      	adds	r3, #4
 8000d16:	4a1c      	ldr	r2, [pc, #112]	; (8000d88 <main+0x180>)
 8000d18:	5cd3      	ldrb	r3, [r2, r3]
 8000d1a:	461a      	mov	r2, r3
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	4413      	add	r3, r2
 8000d20:	607b      	str	r3, [r7, #4]
			  for(int i = 0 ; i<4; i++){
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	3301      	adds	r3, #1
 8000d26:	603b      	str	r3, [r7, #0]
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	2b03      	cmp	r3, #3
 8000d2c:	ddee      	ble.n	8000d0c <main+0x104>
			  }
			  sprintf(buffer, "ADC Value: %ld", received);
 8000d2e:	687a      	ldr	r2, [r7, #4]
 8000d30:	4916      	ldr	r1, [pc, #88]	; (8000d8c <main+0x184>)
 8000d32:	4810      	ldr	r0, [pc, #64]	; (8000d74 <main+0x16c>)
 8000d34:	f004 fcdc 	bl	80056f0 <siprintf>
			  ST7789_WriteString(10, 40, buffer, Font_7x10, WHITE, BLACK);
 8000d38:	4b0f      	ldr	r3, [pc, #60]	; (8000d78 <main+0x170>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	9202      	str	r2, [sp, #8]
 8000d3e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000d42:	9201      	str	r2, [sp, #4]
 8000d44:	685a      	ldr	r2, [r3, #4]
 8000d46:	9200      	str	r2, [sp, #0]
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a0a      	ldr	r2, [pc, #40]	; (8000d74 <main+0x16c>)
 8000d4c:	2128      	movs	r1, #40	; 0x28
 8000d4e:	200a      	movs	r0, #10
 8000d50:	f000 fdc0 	bl	80018d4 <ST7789_WriteString>
		  }
		  break;
 8000d54:	bf00      	nop
	  switch(CURRENT_SERVICE){
 8000d56:	e7bb      	b.n	8000cd0 <main+0xc8>
 8000d58:	200002c4 	.word	0x200002c4
 8000d5c:	200001b8 	.word	0x200001b8
 8000d60:	2000027c 	.word	0x2000027c
 8000d64:	20000170 	.word	0x20000170
 8000d68:	200002ec 	.word	0x200002ec
 8000d6c:	2000012c 	.word	0x2000012c
 8000d70:	08006acc 	.word	0x08006acc
 8000d74:	200001e4 	.word	0x200001e4
 8000d78:	20000000 	.word	0x20000000
 8000d7c:	200000e4 	.word	0x200000e4
 8000d80:	2000010c 	.word	0x2000010c
 8000d84:	200000e8 	.word	0x200000e8
 8000d88:	20000144 	.word	0x20000144
 8000d8c:	08006ad8 	.word	0x08006ad8

08000d90 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b094      	sub	sp, #80	; 0x50
 8000d94:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d96:	f107 0320 	add.w	r3, r7, #32
 8000d9a:	2230      	movs	r2, #48	; 0x30
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f004 fc70 	bl	8005684 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000da4:	f107 030c 	add.w	r3, r7, #12
 8000da8:	2200      	movs	r2, #0
 8000daa:	601a      	str	r2, [r3, #0]
 8000dac:	605a      	str	r2, [r3, #4]
 8000dae:	609a      	str	r2, [r3, #8]
 8000db0:	60da      	str	r2, [r3, #12]
 8000db2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000db4:	2300      	movs	r3, #0
 8000db6:	60bb      	str	r3, [r7, #8]
 8000db8:	4b22      	ldr	r3, [pc, #136]	; (8000e44 <SystemClock_Config+0xb4>)
 8000dba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dbc:	4a21      	ldr	r2, [pc, #132]	; (8000e44 <SystemClock_Config+0xb4>)
 8000dbe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000dc2:	6413      	str	r3, [r2, #64]	; 0x40
 8000dc4:	4b1f      	ldr	r3, [pc, #124]	; (8000e44 <SystemClock_Config+0xb4>)
 8000dc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000dc8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000dcc:	60bb      	str	r3, [r7, #8]
 8000dce:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	607b      	str	r3, [r7, #4]
 8000dd4:	4b1c      	ldr	r3, [pc, #112]	; (8000e48 <SystemClock_Config+0xb8>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a1b      	ldr	r2, [pc, #108]	; (8000e48 <SystemClock_Config+0xb8>)
 8000dda:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000dde:	6013      	str	r3, [r2, #0]
 8000de0:	4b19      	ldr	r3, [pc, #100]	; (8000e48 <SystemClock_Config+0xb8>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000de8:	607b      	str	r3, [r7, #4]
 8000dea:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000dec:	2302      	movs	r3, #2
 8000dee:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000df0:	2301      	movs	r3, #1
 8000df2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000df4:	2310      	movs	r3, #16
 8000df6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dfc:	f107 0320 	add.w	r3, r7, #32
 8000e00:	4618      	mov	r0, r3
 8000e02:	f002 fdc9 	bl	8003998 <HAL_RCC_OscConfig>
 8000e06:	4603      	mov	r3, r0
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <SystemClock_Config+0x80>
  {
    Error_Handler();
 8000e0c:	f000 faa4 	bl	8001358 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e10:	230f      	movs	r3, #15
 8000e12:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e14:	2300      	movs	r3, #0
 8000e16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e18:	2300      	movs	r3, #0
 8000e1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e20:	2300      	movs	r3, #0
 8000e22:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000e24:	f107 030c 	add.w	r3, r7, #12
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4618      	mov	r0, r3
 8000e2c:	f003 f82c 	bl	8003e88 <HAL_RCC_ClockConfig>
 8000e30:	4603      	mov	r3, r0
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d001      	beq.n	8000e3a <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8000e36:	f000 fa8f 	bl	8001358 <Error_Handler>
  }
}
 8000e3a:	bf00      	nop
 8000e3c:	3750      	adds	r7, #80	; 0x50
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40023800 	.word	0x40023800
 8000e48:	40007000 	.word	0x40007000

08000e4c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b084      	sub	sp, #16
 8000e50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000e52:	463b      	mov	r3, r7
 8000e54:	2200      	movs	r2, #0
 8000e56:	601a      	str	r2, [r3, #0]
 8000e58:	605a      	str	r2, [r3, #4]
 8000e5a:	609a      	str	r2, [r3, #8]
 8000e5c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000e5e:	4b21      	ldr	r3, [pc, #132]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000e60:	4a21      	ldr	r2, [pc, #132]	; (8000ee8 <MX_ADC1_Init+0x9c>)
 8000e62:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000e64:	4b1f      	ldr	r3, [pc, #124]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000e6a:	4b1e      	ldr	r3, [pc, #120]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000e70:	4b1c      	ldr	r3, [pc, #112]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000e76:	4b1b      	ldr	r3, [pc, #108]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000e7c:	4b19      	ldr	r3, [pc, #100]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000e7e:	2200      	movs	r2, #0
 8000e80:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000e84:	4b17      	ldr	r3, [pc, #92]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000e8a:	4b16      	ldr	r3, [pc, #88]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000e8c:	4a17      	ldr	r2, [pc, #92]	; (8000eec <MX_ADC1_Init+0xa0>)
 8000e8e:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000e90:	4b14      	ldr	r3, [pc, #80]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000e96:	4b13      	ldr	r3, [pc, #76]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000e98:	2201      	movs	r2, #1
 8000e9a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000e9c:	4b11      	ldr	r3, [pc, #68]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000e9e:	2200      	movs	r2, #0
 8000ea0:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ea4:	4b0f      	ldr	r3, [pc, #60]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000ea6:	2201      	movs	r2, #1
 8000ea8:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000eaa:	480e      	ldr	r0, [pc, #56]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000eac:	f001 f8f0 	bl	8002090 <HAL_ADC_Init>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000eb6:	f000 fa4f 	bl	8001358 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ec6:	463b      	mov	r3, r7
 8000ec8:	4619      	mov	r1, r3
 8000eca:	4806      	ldr	r0, [pc, #24]	; (8000ee4 <MX_ADC1_Init+0x98>)
 8000ecc:	f001 fa04 	bl	80022d8 <HAL_ADC_ConfigChannel>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	d001      	beq.n	8000eda <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000ed6:	f000 fa3f 	bl	8001358 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000eda:	bf00      	nop
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}
 8000ee2:	bf00      	nop
 8000ee4:	20000170 	.word	0x20000170
 8000ee8:	40012000 	.word	0x40012000
 8000eec:	0f000001 	.word	0x0f000001

08000ef0 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b08a      	sub	sp, #40	; 0x28
 8000ef4:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8000ef6:	4b25      	ldr	r3, [pc, #148]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000ef8:	4a25      	ldr	r2, [pc, #148]	; (8000f90 <MX_CAN1_Init+0xa0>)
 8000efa:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 8000efc:	4b23      	ldr	r3, [pc, #140]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000efe:	2208      	movs	r2, #8
 8000f00:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8000f02:	4b22      	ldr	r3, [pc, #136]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000f08:	4b20      	ldr	r3, [pc, #128]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000f0e:	4b1f      	ldr	r3, [pc, #124]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000f10:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000f14:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000f16:	4b1d      	ldr	r3, [pc, #116]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8000f1c:	4b1b      	ldr	r3, [pc, #108]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8000f22:	4b1a      	ldr	r3, [pc, #104]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000f24:	2200      	movs	r2, #0
 8000f26:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8000f28:	4b18      	ldr	r3, [pc, #96]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8000f2e:	4b17      	ldr	r3, [pc, #92]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8000f34:	4b15      	ldr	r3, [pc, #84]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000f36:	2200      	movs	r2, #0
 8000f38:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000f3a:	4b14      	ldr	r3, [pc, #80]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000f40:	4812      	ldr	r0, [pc, #72]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000f42:	f001 fbe7 	bl	8002714 <HAL_CAN_Init>
 8000f46:	4603      	mov	r3, r0
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d001      	beq.n	8000f50 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8000f4c:	f000 fa04 	bl	8001358 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */
  CAN_FilterTypeDef canfilterconfig1;

  canfilterconfig1.FilterActivation = CAN_FILTER_ENABLE;
 8000f50:	2301      	movs	r3, #1
 8000f52:	623b      	str	r3, [r7, #32]
  canfilterconfig1.FilterBank = 0;  // which filter bank to use from the assigned ones
 8000f54:	2300      	movs	r3, #0
 8000f56:	617b      	str	r3, [r7, #20]
  canfilterconfig1.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000f58:	2300      	movs	r3, #0
 8000f5a:	613b      	str	r3, [r7, #16]
  canfilterconfig1.FilterIdHigh = 0;
 8000f5c:	2300      	movs	r3, #0
 8000f5e:	603b      	str	r3, [r7, #0]
  canfilterconfig1.FilterIdLow = 0;
 8000f60:	2300      	movs	r3, #0
 8000f62:	607b      	str	r3, [r7, #4]
  canfilterconfig1.FilterMaskIdHigh = 0;
 8000f64:	2300      	movs	r3, #0
 8000f66:	60bb      	str	r3, [r7, #8]
  canfilterconfig1.FilterMaskIdLow = 0x0000;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	60fb      	str	r3, [r7, #12]
  canfilterconfig1.FilterMode = CAN_FILTERMODE_IDMASK;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	61bb      	str	r3, [r7, #24]
  canfilterconfig1.FilterScale = CAN_FILTERSCALE_32BIT;
 8000f70:	2301      	movs	r3, #1
 8000f72:	61fb      	str	r3, [r7, #28]
  canfilterconfig1.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8000f74:	230e      	movs	r3, #14
 8000f76:	627b      	str	r3, [r7, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan1, &canfilterconfig1);
 8000f78:	463b      	mov	r3, r7
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	4803      	ldr	r0, [pc, #12]	; (8000f8c <MX_CAN1_Init+0x9c>)
 8000f7e:	f001 fcc5 	bl	800290c <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN1_Init 2 */

}
 8000f82:	bf00      	nop
 8000f84:	3728      	adds	r7, #40	; 0x28
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	200002c4 	.word	0x200002c4
 8000f90:	40006400 	.word	0x40006400

08000f94 <MX_CAN2_Init>:
  * @brief CAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN2_Init(void)
{
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b08a      	sub	sp, #40	; 0x28
 8000f98:	af00      	add	r7, sp, #0
  /* USER CODE END CAN2_Init 0 */

  /* USER CODE BEGIN CAN2_Init 1 */

  /* USER CODE END CAN2_Init 1 */
  hcan2.Instance = CAN2;
 8000f9a:	4b25      	ldr	r3, [pc, #148]	; (8001030 <MX_CAN2_Init+0x9c>)
 8000f9c:	4a25      	ldr	r2, [pc, #148]	; (8001034 <MX_CAN2_Init+0xa0>)
 8000f9e:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 8;
 8000fa0:	4b23      	ldr	r3, [pc, #140]	; (8001030 <MX_CAN2_Init+0x9c>)
 8000fa2:	2208      	movs	r2, #8
 8000fa4:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 8000fa6:	4b22      	ldr	r3, [pc, #136]	; (8001030 <MX_CAN2_Init+0x9c>)
 8000fa8:	2200      	movs	r2, #0
 8000faa:	609a      	str	r2, [r3, #8]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000fac:	4b20      	ldr	r3, [pc, #128]	; (8001030 <MX_CAN2_Init+0x9c>)
 8000fae:	2200      	movs	r2, #0
 8000fb0:	60da      	str	r2, [r3, #12]
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000fb2:	4b1f      	ldr	r3, [pc, #124]	; (8001030 <MX_CAN2_Init+0x9c>)
 8000fb4:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000fb8:	611a      	str	r2, [r3, #16]
  hcan2.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000fba:	4b1d      	ldr	r3, [pc, #116]	; (8001030 <MX_CAN2_Init+0x9c>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	615a      	str	r2, [r3, #20]
  hcan2.Init.TimeTriggeredMode = DISABLE;
 8000fc0:	4b1b      	ldr	r3, [pc, #108]	; (8001030 <MX_CAN2_Init+0x9c>)
 8000fc2:	2200      	movs	r2, #0
 8000fc4:	761a      	strb	r2, [r3, #24]
  hcan2.Init.AutoBusOff = DISABLE;
 8000fc6:	4b1a      	ldr	r3, [pc, #104]	; (8001030 <MX_CAN2_Init+0x9c>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	765a      	strb	r2, [r3, #25]
  hcan2.Init.AutoWakeUp = DISABLE;
 8000fcc:	4b18      	ldr	r3, [pc, #96]	; (8001030 <MX_CAN2_Init+0x9c>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	769a      	strb	r2, [r3, #26]
  hcan2.Init.AutoRetransmission = DISABLE;
 8000fd2:	4b17      	ldr	r3, [pc, #92]	; (8001030 <MX_CAN2_Init+0x9c>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	76da      	strb	r2, [r3, #27]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 8000fd8:	4b15      	ldr	r3, [pc, #84]	; (8001030 <MX_CAN2_Init+0x9c>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	771a      	strb	r2, [r3, #28]
  hcan2.Init.TransmitFifoPriority = DISABLE;
 8000fde:	4b14      	ldr	r3, [pc, #80]	; (8001030 <MX_CAN2_Init+0x9c>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 8000fe4:	4812      	ldr	r0, [pc, #72]	; (8001030 <MX_CAN2_Init+0x9c>)
 8000fe6:	f001 fb95 	bl	8002714 <HAL_CAN_Init>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_CAN2_Init+0x60>
  {
    Error_Handler();
 8000ff0:	f000 f9b2 	bl	8001358 <Error_Handler>
  }
  /* USER CODE BEGIN CAN2_Init 2 */
  CAN_FilterTypeDef canfilterconfig2;

    canfilterconfig2.FilterActivation = CAN_FILTER_ENABLE;
 8000ff4:	2301      	movs	r3, #1
 8000ff6:	623b      	str	r3, [r7, #32]
    canfilterconfig2.FilterBank = 14;  // which filter bank to use from the assigned ones
 8000ff8:	230e      	movs	r3, #14
 8000ffa:	617b      	str	r3, [r7, #20]
    canfilterconfig2.FilterFIFOAssignment = CAN_FILTER_FIFO0;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	613b      	str	r3, [r7, #16]
    canfilterconfig2.FilterIdHigh = 0;
 8001000:	2300      	movs	r3, #0
 8001002:	603b      	str	r3, [r7, #0]
    canfilterconfig2.FilterIdLow = 0;
 8001004:	2300      	movs	r3, #0
 8001006:	607b      	str	r3, [r7, #4]
    canfilterconfig2.FilterMaskIdHigh = 0;
 8001008:	2300      	movs	r3, #0
 800100a:	60bb      	str	r3, [r7, #8]
    canfilterconfig2.FilterMaskIdLow = 0x0000;
 800100c:	2300      	movs	r3, #0
 800100e:	60fb      	str	r3, [r7, #12]
    canfilterconfig2.FilterMode = CAN_FILTERMODE_IDMASK;
 8001010:	2300      	movs	r3, #0
 8001012:	61bb      	str	r3, [r7, #24]
    canfilterconfig2.FilterScale = CAN_FILTERSCALE_32BIT;
 8001014:	2301      	movs	r3, #1
 8001016:	61fb      	str	r3, [r7, #28]
    canfilterconfig2.SlaveStartFilterBank = 14;  // how many filters to assign to the CAN1 (master can)
 8001018:	230e      	movs	r3, #14
 800101a:	627b      	str	r3, [r7, #36]	; 0x24

    HAL_CAN_ConfigFilter(&hcan2, &canfilterconfig2);
 800101c:	463b      	mov	r3, r7
 800101e:	4619      	mov	r1, r3
 8001020:	4803      	ldr	r0, [pc, #12]	; (8001030 <MX_CAN2_Init+0x9c>)
 8001022:	f001 fc73 	bl	800290c <HAL_CAN_ConfigFilter>

  /* USER CODE END CAN2_Init 2 */

}
 8001026:	bf00      	nop
 8001028:	3728      	adds	r7, #40	; 0x28
 800102a:	46bd      	mov	sp, r7
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	200001b8 	.word	0x200001b8
 8001034:	40006800 	.word	0x40006800

08001038 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800103c:	4b17      	ldr	r3, [pc, #92]	; (800109c <MX_SPI1_Init+0x64>)
 800103e:	4a18      	ldr	r2, [pc, #96]	; (80010a0 <MX_SPI1_Init+0x68>)
 8001040:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001042:	4b16      	ldr	r3, [pc, #88]	; (800109c <MX_SPI1_Init+0x64>)
 8001044:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001048:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800104a:	4b14      	ldr	r3, [pc, #80]	; (800109c <MX_SPI1_Init+0x64>)
 800104c:	2200      	movs	r2, #0
 800104e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001050:	4b12      	ldr	r3, [pc, #72]	; (800109c <MX_SPI1_Init+0x64>)
 8001052:	2200      	movs	r2, #0
 8001054:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001056:	4b11      	ldr	r3, [pc, #68]	; (800109c <MX_SPI1_Init+0x64>)
 8001058:	2202      	movs	r2, #2
 800105a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800105c:	4b0f      	ldr	r3, [pc, #60]	; (800109c <MX_SPI1_Init+0x64>)
 800105e:	2200      	movs	r2, #0
 8001060:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001062:	4b0e      	ldr	r3, [pc, #56]	; (800109c <MX_SPI1_Init+0x64>)
 8001064:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001068:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800106a:	4b0c      	ldr	r3, [pc, #48]	; (800109c <MX_SPI1_Init+0x64>)
 800106c:	2208      	movs	r2, #8
 800106e:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001070:	4b0a      	ldr	r3, [pc, #40]	; (800109c <MX_SPI1_Init+0x64>)
 8001072:	2200      	movs	r2, #0
 8001074:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001076:	4b09      	ldr	r3, [pc, #36]	; (800109c <MX_SPI1_Init+0x64>)
 8001078:	2200      	movs	r2, #0
 800107a:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800107c:	4b07      	ldr	r3, [pc, #28]	; (800109c <MX_SPI1_Init+0x64>)
 800107e:	2200      	movs	r2, #0
 8001080:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001082:	4b06      	ldr	r3, [pc, #24]	; (800109c <MX_SPI1_Init+0x64>)
 8001084:	220a      	movs	r2, #10
 8001086:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001088:	4804      	ldr	r0, [pc, #16]	; (800109c <MX_SPI1_Init+0x64>)
 800108a:	f003 f899 	bl	80041c0 <HAL_SPI_Init>
 800108e:	4603      	mov	r3, r0
 8001090:	2b00      	cmp	r3, #0
 8001092:	d001      	beq.n	8001098 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001094:	f000 f960 	bl	8001358 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001098:	bf00      	nop
 800109a:	bd80      	pop	{r7, pc}
 800109c:	2000021c 	.word	0x2000021c
 80010a0:	40013000 	.word	0x40013000

080010a4 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b086      	sub	sp, #24
 80010a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80010aa:	f107 0308 	add.w	r3, r7, #8
 80010ae:	2200      	movs	r2, #0
 80010b0:	601a      	str	r2, [r3, #0]
 80010b2:	605a      	str	r2, [r3, #4]
 80010b4:	609a      	str	r2, [r3, #8]
 80010b6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80010b8:	463b      	mov	r3, r7
 80010ba:	2200      	movs	r2, #0
 80010bc:	601a      	str	r2, [r3, #0]
 80010be:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010c0:	4b1d      	ldr	r3, [pc, #116]	; (8001138 <MX_TIM2_Init+0x94>)
 80010c2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010c6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;
 80010c8:	4b1b      	ldr	r3, [pc, #108]	; (8001138 <MX_TIM2_Init+0x94>)
 80010ca:	220f      	movs	r2, #15
 80010cc:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010ce:	4b1a      	ldr	r3, [pc, #104]	; (8001138 <MX_TIM2_Init+0x94>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9999;
 80010d4:	4b18      	ldr	r3, [pc, #96]	; (8001138 <MX_TIM2_Init+0x94>)
 80010d6:	f242 720f 	movw	r2, #9999	; 0x270f
 80010da:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010dc:	4b16      	ldr	r3, [pc, #88]	; (8001138 <MX_TIM2_Init+0x94>)
 80010de:	2200      	movs	r2, #0
 80010e0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010e2:	4b15      	ldr	r3, [pc, #84]	; (8001138 <MX_TIM2_Init+0x94>)
 80010e4:	2200      	movs	r2, #0
 80010e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010e8:	4813      	ldr	r0, [pc, #76]	; (8001138 <MX_TIM2_Init+0x94>)
 80010ea:	f003 fe1f 	bl	8004d2c <HAL_TIM_Base_Init>
 80010ee:	4603      	mov	r3, r0
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d001      	beq.n	80010f8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80010f4:	f000 f930 	bl	8001358 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010fc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010fe:	f107 0308 	add.w	r3, r7, #8
 8001102:	4619      	mov	r1, r3
 8001104:	480c      	ldr	r0, [pc, #48]	; (8001138 <MX_TIM2_Init+0x94>)
 8001106:	f003 ffd9 	bl	80050bc <HAL_TIM_ConfigClockSource>
 800110a:	4603      	mov	r3, r0
 800110c:	2b00      	cmp	r3, #0
 800110e:	d001      	beq.n	8001114 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001110:	f000 f922 	bl	8001358 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001114:	2300      	movs	r3, #0
 8001116:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001118:	2300      	movs	r3, #0
 800111a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800111c:	463b      	mov	r3, r7
 800111e:	4619      	mov	r1, r3
 8001120:	4805      	ldr	r0, [pc, #20]	; (8001138 <MX_TIM2_Init+0x94>)
 8001122:	f004 f9f5 	bl	8005510 <HAL_TIMEx_MasterConfigSynchronization>
 8001126:	4603      	mov	r3, r0
 8001128:	2b00      	cmp	r3, #0
 800112a:	d001      	beq.n	8001130 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800112c:	f000 f914 	bl	8001358 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001130:	bf00      	nop
 8001132:	3718      	adds	r7, #24
 8001134:	46bd      	mov	sp, r7
 8001136:	bd80      	pop	{r7, pc}
 8001138:	2000027c 	.word	0x2000027c

0800113c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b088      	sub	sp, #32
 8001140:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001142:	f107 030c 	add.w	r3, r7, #12
 8001146:	2200      	movs	r2, #0
 8001148:	601a      	str	r2, [r3, #0]
 800114a:	605a      	str	r2, [r3, #4]
 800114c:	609a      	str	r2, [r3, #8]
 800114e:	60da      	str	r2, [r3, #12]
 8001150:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	60bb      	str	r3, [r7, #8]
 8001156:	4b2f      	ldr	r3, [pc, #188]	; (8001214 <MX_GPIO_Init+0xd8>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800115a:	4a2e      	ldr	r2, [pc, #184]	; (8001214 <MX_GPIO_Init+0xd8>)
 800115c:	f043 0304 	orr.w	r3, r3, #4
 8001160:	6313      	str	r3, [r2, #48]	; 0x30
 8001162:	4b2c      	ldr	r3, [pc, #176]	; (8001214 <MX_GPIO_Init+0xd8>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001166:	f003 0304 	and.w	r3, r3, #4
 800116a:	60bb      	str	r3, [r7, #8]
 800116c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	607b      	str	r3, [r7, #4]
 8001172:	4b28      	ldr	r3, [pc, #160]	; (8001214 <MX_GPIO_Init+0xd8>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001176:	4a27      	ldr	r2, [pc, #156]	; (8001214 <MX_GPIO_Init+0xd8>)
 8001178:	f043 0301 	orr.w	r3, r3, #1
 800117c:	6313      	str	r3, [r2, #48]	; 0x30
 800117e:	4b25      	ldr	r3, [pc, #148]	; (8001214 <MX_GPIO_Init+0xd8>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001182:	f003 0301 	and.w	r3, r3, #1
 8001186:	607b      	str	r3, [r7, #4]
 8001188:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	603b      	str	r3, [r7, #0]
 800118e:	4b21      	ldr	r3, [pc, #132]	; (8001214 <MX_GPIO_Init+0xd8>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001192:	4a20      	ldr	r2, [pc, #128]	; (8001214 <MX_GPIO_Init+0xd8>)
 8001194:	f043 0302 	orr.w	r3, r3, #2
 8001198:	6313      	str	r3, [r2, #48]	; 0x30
 800119a:	4b1e      	ldr	r3, [pc, #120]	; (8001214 <MX_GPIO_Init+0xd8>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800119e:	f003 0302 	and.w	r3, r3, #2
 80011a2:	603b      	str	r3, [r7, #0]
 80011a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_8
 80011a6:	2200      	movs	r2, #0
 80011a8:	f240 3185 	movw	r1, #901	; 0x385
 80011ac:	481a      	ldr	r0, [pc, #104]	; (8001218 <MX_GPIO_Init+0xdc>)
 80011ae:	f002 fbd9 	bl	8003964 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pins : JOY_CTR_Pin JOY_A_Pin JOY_B_Pin JOY_C_Pin
                           JOY_D_Pin */
  GPIO_InitStruct.Pin = JOY_CTR_Pin|JOY_A_Pin|JOY_B_Pin|JOY_C_Pin
 80011b2:	f242 03f0 	movw	r3, #8432	; 0x20f0
 80011b6:	60fb      	str	r3, [r7, #12]
                          |JOY_D_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011b8:	2300      	movs	r3, #0
 80011ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80011bc:	2301      	movs	r3, #1
 80011be:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80011c0:	f107 030c 	add.w	r3, r7, #12
 80011c4:	4619      	mov	r1, r3
 80011c6:	4815      	ldr	r0, [pc, #84]	; (800121c <MX_GPIO_Init+0xe0>)
 80011c8:	f002 fa18 	bl	80035fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB2 PB7 PB8
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_7|GPIO_PIN_8
 80011cc:	f240 3385 	movw	r3, #901	; 0x385
 80011d0:	60fb      	str	r3, [r7, #12]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011d2:	2301      	movs	r3, #1
 80011d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d6:	2300      	movs	r3, #0
 80011d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011da:	2300      	movs	r3, #0
 80011dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011de:	f107 030c 	add.w	r3, r7, #12
 80011e2:	4619      	mov	r1, r3
 80011e4:	480c      	ldr	r0, [pc, #48]	; (8001218 <MX_GPIO_Init+0xdc>)
 80011e6:	f002 fa09 	bl	80035fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80011ea:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80011ee:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f0:	2302      	movs	r3, #2
 80011f2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011f8:	2303      	movs	r3, #3
 80011fa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80011fc:	2307      	movs	r3, #7
 80011fe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001200:	f107 030c 	add.w	r3, r7, #12
 8001204:	4619      	mov	r1, r3
 8001206:	4805      	ldr	r0, [pc, #20]	; (800121c <MX_GPIO_Init+0xe0>)
 8001208:	f002 f9f8 	bl	80035fc <HAL_GPIO_Init>

}
 800120c:	bf00      	nop
 800120e:	3720      	adds	r7, #32
 8001210:	46bd      	mov	sp, r7
 8001212:	bd80      	pop	{r7, pc}
 8001214:	40023800 	.word	0x40023800
 8001218:	40020400 	.word	0x40020400
 800121c:	40020800 	.word	0x40020800

08001220 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8001220:	b580      	push	{r7, lr}
 8001222:	b082      	sub	sp, #8
 8001224:	af00      	add	r7, sp, #0
 8001226:	6078      	str	r0, [r7, #4]
	get_joystick();
 8001228:	f7ff fbb2 	bl	8000990 <get_joystick>
	timer_run();
 800122c:	f000 f8b6 	bl	800139c <timer_run>
}
 8001230:	bf00      	nop
 8001232:	3708      	adds	r7, #8
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}

08001238 <HAL_CAN_RxFifo0MsgPendingCallback>:

void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan){
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
	if(hcan->Instance == CAN1){
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a36      	ldr	r2, [pc, #216]	; (8001320 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d151      	bne.n	80012ee <HAL_CAN_RxFifo0MsgPendingCallback+0xb6>
		if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData)==HAL_OK){
 800124a:	4b36      	ldr	r3, [pc, #216]	; (8001324 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 800124c:	4a36      	ldr	r2, [pc, #216]	; (8001328 <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 800124e:	2100      	movs	r1, #0
 8001250:	6878      	ldr	r0, [r7, #4]
 8001252:	f001 fd5a 	bl	8002d0a <HAL_CAN_GetRxMessage>
 8001256:	4603      	mov	r3, r0
 8001258:	2b00      	cmp	r3, #0
 800125a:	d146      	bne.n	80012ea <HAL_CAN_RxFifo0MsgPendingCallback+0xb2>
			dataflag = 1;
 800125c:	4b33      	ldr	r3, [pc, #204]	; (800132c <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 800125e:	2201      	movs	r2, #1
 8001260:	601a      	str	r2, [r3, #0]
			if(isFf){
 8001262:	4b33      	ldr	r3, [pc, #204]	; (8001330 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	2b00      	cmp	r3, #0
 8001268:	d014      	beq.n	8001294 <HAL_CAN_RxFifo0MsgPendingCallback+0x5c>
				isFf = 0;
 800126a:	4b31      	ldr	r3, [pc, #196]	; (8001330 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]
				for(int i = 1; i<4; i++){
 8001270:	2301      	movs	r3, #1
 8001272:	60fb      	str	r3, [r7, #12]
 8001274:	e00a      	b.n	800128c <HAL_CAN_RxFifo0MsgPendingCallback+0x54>
					dataStorage[i+7] = RxData[i];
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	3307      	adds	r3, #7
 800127a:	492a      	ldr	r1, [pc, #168]	; (8001324 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 800127c:	68fa      	ldr	r2, [r7, #12]
 800127e:	440a      	add	r2, r1
 8001280:	7811      	ldrb	r1, [r2, #0]
 8001282:	4a2c      	ldr	r2, [pc, #176]	; (8001334 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 8001284:	54d1      	strb	r1, [r2, r3]
				for(int i = 1; i<4; i++){
 8001286:	68fb      	ldr	r3, [r7, #12]
 8001288:	3301      	adds	r3, #1
 800128a:	60fb      	str	r3, [r7, #12]
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	2b03      	cmp	r3, #3
 8001290:	ddf1      	ble.n	8001276 <HAL_CAN_RxFifo0MsgPendingCallback+0x3e>
 8001292:	e011      	b.n	80012b8 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>
				}
			}else{
				for(int i = 0; i<8; i++){
 8001294:	2300      	movs	r3, #0
 8001296:	60bb      	str	r3, [r7, #8]
 8001298:	e00b      	b.n	80012b2 <HAL_CAN_RxFifo0MsgPendingCallback+0x7a>
					dataStorage[i] = RxData[i];
 800129a:	4a22      	ldr	r2, [pc, #136]	; (8001324 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 800129c:	68bb      	ldr	r3, [r7, #8]
 800129e:	4413      	add	r3, r2
 80012a0:	7819      	ldrb	r1, [r3, #0]
 80012a2:	4a24      	ldr	r2, [pc, #144]	; (8001334 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 80012a4:	68bb      	ldr	r3, [r7, #8]
 80012a6:	4413      	add	r3, r2
 80012a8:	460a      	mov	r2, r1
 80012aa:	701a      	strb	r2, [r3, #0]
				for(int i = 0; i<8; i++){
 80012ac:	68bb      	ldr	r3, [r7, #8]
 80012ae:	3301      	adds	r3, #1
 80012b0:	60bb      	str	r3, [r7, #8]
 80012b2:	68bb      	ldr	r3, [r7, #8]
 80012b4:	2b07      	cmp	r3, #7
 80012b6:	ddf0      	ble.n	800129a <HAL_CAN_RxFifo0MsgPendingCallback+0x62>
				}
			}
			if(((dataStorage[0])&0xF0 )== 0x10){
 80012b8:	4b1e      	ldr	r3, [pc, #120]	; (8001334 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
 80012ba:	781b      	ldrb	r3, [r3, #0]
 80012bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012c0:	2b10      	cmp	r3, #16
 80012c2:	d114      	bne.n	80012ee <HAL_CAN_RxFifo0MsgPendingCallback+0xb6>
				isFf = 1;
 80012c4:	4b1a      	ldr	r3, [pc, #104]	; (8001330 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	601a      	str	r2, [r3, #0]
				TxData[0] = 0x30; 	//FT: flow control, Frame State: continue to send
 80012ca:	4b1b      	ldr	r3, [pc, #108]	; (8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 80012cc:	2230      	movs	r2, #48	; 0x30
 80012ce:	701a      	strb	r2, [r3, #0]
				TxData[1] = 0x08;	//BS: max 8 CFs till next FC
 80012d0:	4b19      	ldr	r3, [pc, #100]	; (8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 80012d2:	2208      	movs	r2, #8
 80012d4:	705a      	strb	r2, [r3, #1]
				TxData[2] = 0x19; 	//STmin: 25ms
 80012d6:	4b18      	ldr	r3, [pc, #96]	; (8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 80012d8:	2219      	movs	r2, #25
 80012da:	709a      	strb	r2, [r3, #2]
				HAL_CAN_AddTxMessage(&hcan1, &TxHeader, TxData, &TxMailbox);
 80012dc:	4b17      	ldr	r3, [pc, #92]	; (800133c <HAL_CAN_RxFifo0MsgPendingCallback+0x104>)
 80012de:	4a16      	ldr	r2, [pc, #88]	; (8001338 <HAL_CAN_RxFifo0MsgPendingCallback+0x100>)
 80012e0:	4917      	ldr	r1, [pc, #92]	; (8001340 <HAL_CAN_RxFifo0MsgPendingCallback+0x108>)
 80012e2:	4818      	ldr	r0, [pc, #96]	; (8001344 <HAL_CAN_RxFifo0MsgPendingCallback+0x10c>)
 80012e4:	f001 fc36 	bl	8002b54 <HAL_CAN_AddTxMessage>
 80012e8:	e001      	b.n	80012ee <HAL_CAN_RxFifo0MsgPendingCallback+0xb6>
			}
		}else{
			Error_Handler();
 80012ea:	f000 f835 	bl	8001358 <Error_Handler>
		}
	}
	if(hcan->Instance == CAN2){
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4a15      	ldr	r2, [pc, #84]	; (8001348 <HAL_CAN_RxFifo0MsgPendingCallback+0x110>)
 80012f4:	4293      	cmp	r3, r2
 80012f6:	d10e      	bne.n	8001316 <HAL_CAN_RxFifo0MsgPendingCallback+0xde>
		if(HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader2, RxData2)==HAL_OK){
 80012f8:	4b14      	ldr	r3, [pc, #80]	; (800134c <HAL_CAN_RxFifo0MsgPendingCallback+0x114>)
 80012fa:	4a15      	ldr	r2, [pc, #84]	; (8001350 <HAL_CAN_RxFifo0MsgPendingCallback+0x118>)
 80012fc:	2100      	movs	r1, #0
 80012fe:	6878      	ldr	r0, [r7, #4]
 8001300:	f001 fd03 	bl	8002d0a <HAL_CAN_GetRxMessage>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d103      	bne.n	8001312 <HAL_CAN_RxFifo0MsgPendingCallback+0xda>
			dataflag2 = 1;
 800130a:	4b12      	ldr	r3, [pc, #72]	; (8001354 <HAL_CAN_RxFifo0MsgPendingCallback+0x11c>)
 800130c:	2201      	movs	r2, #1
 800130e:	601a      	str	r2, [r3, #0]
		}else{
			Error_Handler();
		}
	}
}
 8001310:	e001      	b.n	8001316 <HAL_CAN_RxFifo0MsgPendingCallback+0xde>
			Error_Handler();
 8001312:	f000 f821 	bl	8001358 <Error_Handler>
}
 8001316:	bf00      	nop
 8001318:	3710      	adds	r7, #16
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40006400 	.word	0x40006400
 8001324:	20000274 	.word	0x20000274
 8001328:	20000304 	.word	0x20000304
 800132c:	200000e4 	.word	0x200000e4
 8001330:	200000ec 	.word	0x200000ec
 8001334:	200000f4 	.word	0x200000f4
 8001338:	200000d4 	.word	0x200000d4
 800133c:	20000218 	.word	0x20000218
 8001340:	200002ec 	.word	0x200002ec
 8001344:	200002c4 	.word	0x200002c4
 8001348:	40006800 	.word	0x40006800
 800134c:	20000144 	.word	0x20000144
 8001350:	20000154 	.word	0x20000154
 8001354:	200000e8 	.word	0x200000e8

08001358 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001358:	b480      	push	{r7}
 800135a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800135c:	b672      	cpsid	i
}
 800135e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001360:	e7fe      	b.n	8001360 <Error_Handler+0x8>
	...

08001364 <set_timer0>:
void set_s27delay_timer(){
	s27delayFlag = 1;
	s27delayCount = 1000; //10 second
}

void set_timer0(int milisecond){
 8001364:	b480      	push	{r7}
 8001366:	b083      	sub	sp, #12
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
	timer0Flag = 0;
 800136c:	4b08      	ldr	r3, [pc, #32]	; (8001390 <set_timer0+0x2c>)
 800136e:	2200      	movs	r2, #0
 8001370:	601a      	str	r2, [r3, #0]
	timer0Count = milisecond/TIMER_CYCLE;
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a07      	ldr	r2, [pc, #28]	; (8001394 <set_timer0+0x30>)
 8001376:	fb82 1203 	smull	r1, r2, r2, r3
 800137a:	1092      	asrs	r2, r2, #2
 800137c:	17db      	asrs	r3, r3, #31
 800137e:	1ad3      	subs	r3, r2, r3
 8001380:	4a05      	ldr	r2, [pc, #20]	; (8001398 <set_timer0+0x34>)
 8001382:	6013      	str	r3, [r2, #0]
}
 8001384:	bf00      	nop
 8001386:	370c      	adds	r7, #12
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	2000010c 	.word	0x2000010c
 8001394:	66666667 	.word	0x66666667
 8001398:	20000110 	.word	0x20000110

0800139c <timer_run>:
void set_timer1(int milisecond){
	timer1Flag = 0;
	timer1Count = milisecond/TIMER_CYCLE;
}

void timer_run(){
 800139c:	b480      	push	{r7}
 800139e:	af00      	add	r7, sp, #0
	s27delayCount--;
 80013a0:	4b14      	ldr	r3, [pc, #80]	; (80013f4 <timer_run+0x58>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	3b01      	subs	r3, #1
 80013a6:	4a13      	ldr	r2, [pc, #76]	; (80013f4 <timer_run+0x58>)
 80013a8:	6013      	str	r3, [r2, #0]
	if(s27delayCount <= 0){
 80013aa:	4b12      	ldr	r3, [pc, #72]	; (80013f4 <timer_run+0x58>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	dc02      	bgt.n	80013b8 <timer_run+0x1c>
		s27delayFlag = 0;
 80013b2:	4b11      	ldr	r3, [pc, #68]	; (80013f8 <timer_run+0x5c>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
	}

	timer0Count--;
 80013b8:	4b10      	ldr	r3, [pc, #64]	; (80013fc <timer_run+0x60>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	3b01      	subs	r3, #1
 80013be:	4a0f      	ldr	r2, [pc, #60]	; (80013fc <timer_run+0x60>)
 80013c0:	6013      	str	r3, [r2, #0]
	if(timer0Count <= 0){
 80013c2:	4b0e      	ldr	r3, [pc, #56]	; (80013fc <timer_run+0x60>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	dc02      	bgt.n	80013d0 <timer_run+0x34>
		timer0Flag = 1;
 80013ca:	4b0d      	ldr	r3, [pc, #52]	; (8001400 <timer_run+0x64>)
 80013cc:	2201      	movs	r2, #1
 80013ce:	601a      	str	r2, [r3, #0]
	}

	timer1Count--;
 80013d0:	4b0c      	ldr	r3, [pc, #48]	; (8001404 <timer_run+0x68>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	3b01      	subs	r3, #1
 80013d6:	4a0b      	ldr	r2, [pc, #44]	; (8001404 <timer_run+0x68>)
 80013d8:	6013      	str	r3, [r2, #0]
	if(timer1Count <= 0){
 80013da:	4b0a      	ldr	r3, [pc, #40]	; (8001404 <timer_run+0x68>)
 80013dc:	681b      	ldr	r3, [r3, #0]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	dc02      	bgt.n	80013e8 <timer_run+0x4c>
		timer1Flag = 1;
 80013e2:	4b09      	ldr	r3, [pc, #36]	; (8001408 <timer_run+0x6c>)
 80013e4:	2201      	movs	r2, #1
 80013e6:	601a      	str	r2, [r3, #0]
	}
}
 80013e8:	bf00      	nop
 80013ea:	46bd      	mov	sp, r7
 80013ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013f0:	4770      	bx	lr
 80013f2:	bf00      	nop
 80013f4:	20000108 	.word	0x20000108
 80013f8:	20000104 	.word	0x20000104
 80013fc:	20000110 	.word	0x20000110
 8001400:	2000010c 	.word	0x2000010c
 8001404:	20000118 	.word	0x20000118
 8001408:	20000114 	.word	0x20000114

0800140c <ST7789_WriteCommand>:
 * @brief Write command to ST7789 controller
 * @param cmd -> command to write
 * @return none
 */
static void ST7789_WriteCommand(uint8_t cmd)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	4603      	mov	r3, r0
 8001414:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 8001416:	2200      	movs	r2, #0
 8001418:	2180      	movs	r1, #128	; 0x80
 800141a:	480c      	ldr	r0, [pc, #48]	; (800144c <ST7789_WriteCommand+0x40>)
 800141c:	f002 faa2 	bl	8003964 <HAL_GPIO_WritePin>
	ST7789_DC_Clr();
 8001420:	2200      	movs	r2, #0
 8001422:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001426:	4809      	ldr	r0, [pc, #36]	; (800144c <ST7789_WriteCommand+0x40>)
 8001428:	f002 fa9c 	bl	8003964 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 800142c:	1df9      	adds	r1, r7, #7
 800142e:	f04f 33ff 	mov.w	r3, #4294967295
 8001432:	2201      	movs	r2, #1
 8001434:	4806      	ldr	r0, [pc, #24]	; (8001450 <ST7789_WriteCommand+0x44>)
 8001436:	f002 ff4c 	bl	80042d2 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 800143a:	2201      	movs	r2, #1
 800143c:	2180      	movs	r1, #128	; 0x80
 800143e:	4803      	ldr	r0, [pc, #12]	; (800144c <ST7789_WriteCommand+0x40>)
 8001440:	f002 fa90 	bl	8003964 <HAL_GPIO_WritePin>
}
 8001444:	bf00      	nop
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	40020400 	.word	0x40020400
 8001450:	2000021c 	.word	0x2000021c

08001454 <ST7789_WriteData>:
 * @param buff -> pointer of data buffer
 * @param buff_size -> size of the data buffer
 * @return none
 */
static void ST7789_WriteData(uint8_t *buff, size_t buff_size)
{
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	6078      	str	r0, [r7, #4]
 800145c:	6039      	str	r1, [r7, #0]
	ST7789_Select();
 800145e:	2200      	movs	r2, #0
 8001460:	2180      	movs	r1, #128	; 0x80
 8001462:	4816      	ldr	r0, [pc, #88]	; (80014bc <ST7789_WriteData+0x68>)
 8001464:	f002 fa7e 	bl	8003964 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 8001468:	2201      	movs	r2, #1
 800146a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800146e:	4813      	ldr	r0, [pc, #76]	; (80014bc <ST7789_WriteData+0x68>)
 8001470:	f002 fa78 	bl	8003964 <HAL_GPIO_WritePin>

	// split data in small chunks because HAL can't send more than 64K at once

	while (buff_size > 0) {
 8001474:	e015      	b.n	80014a2 <ST7789_WriteData+0x4e>
		uint16_t chunk_size = buff_size > 65535 ? 65535 : buff_size;
 8001476:	683b      	ldr	r3, [r7, #0]
 8001478:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800147c:	4293      	cmp	r3, r2
 800147e:	bf28      	it	cs
 8001480:	4613      	movcs	r3, r2
 8001482:	81fb      	strh	r3, [r7, #14]
				{}
			}
			else
				HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
		#else
			HAL_SPI_Transmit(&ST7789_SPI_PORT, buff, chunk_size, HAL_MAX_DELAY);
 8001484:	89fa      	ldrh	r2, [r7, #14]
 8001486:	f04f 33ff 	mov.w	r3, #4294967295
 800148a:	6879      	ldr	r1, [r7, #4]
 800148c:	480c      	ldr	r0, [pc, #48]	; (80014c0 <ST7789_WriteData+0x6c>)
 800148e:	f002 ff20 	bl	80042d2 <HAL_SPI_Transmit>
		#endif
		buff += chunk_size;
 8001492:	89fb      	ldrh	r3, [r7, #14]
 8001494:	687a      	ldr	r2, [r7, #4]
 8001496:	4413      	add	r3, r2
 8001498:	607b      	str	r3, [r7, #4]
		buff_size -= chunk_size;
 800149a:	89fb      	ldrh	r3, [r7, #14]
 800149c:	683a      	ldr	r2, [r7, #0]
 800149e:	1ad3      	subs	r3, r2, r3
 80014a0:	603b      	str	r3, [r7, #0]
	while (buff_size > 0) {
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d1e6      	bne.n	8001476 <ST7789_WriteData+0x22>
	}

	ST7789_UnSelect();
 80014a8:	2201      	movs	r2, #1
 80014aa:	2180      	movs	r1, #128	; 0x80
 80014ac:	4803      	ldr	r0, [pc, #12]	; (80014bc <ST7789_WriteData+0x68>)
 80014ae:	f002 fa59 	bl	8003964 <HAL_GPIO_WritePin>
}
 80014b2:	bf00      	nop
 80014b4:	3710      	adds	r7, #16
 80014b6:	46bd      	mov	sp, r7
 80014b8:	bd80      	pop	{r7, pc}
 80014ba:	bf00      	nop
 80014bc:	40020400 	.word	0x40020400
 80014c0:	2000021c 	.word	0x2000021c

080014c4 <ST7789_WriteSmallData>:
 * @brief Write data to ST7789 controller, simplify for 8bit data.
 * data -> data to write
 * @return none
 */
static void ST7789_WriteSmallData(uint8_t data)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
	ST7789_Select();
 80014ce:	2200      	movs	r2, #0
 80014d0:	2180      	movs	r1, #128	; 0x80
 80014d2:	480c      	ldr	r0, [pc, #48]	; (8001504 <ST7789_WriteSmallData+0x40>)
 80014d4:	f002 fa46 	bl	8003964 <HAL_GPIO_WritePin>
	ST7789_DC_Set();
 80014d8:	2201      	movs	r2, #1
 80014da:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014de:	4809      	ldr	r0, [pc, #36]	; (8001504 <ST7789_WriteSmallData+0x40>)
 80014e0:	f002 fa40 	bl	8003964 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&ST7789_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 80014e4:	1df9      	adds	r1, r7, #7
 80014e6:	f04f 33ff 	mov.w	r3, #4294967295
 80014ea:	2201      	movs	r2, #1
 80014ec:	4806      	ldr	r0, [pc, #24]	; (8001508 <ST7789_WriteSmallData+0x44>)
 80014ee:	f002 fef0 	bl	80042d2 <HAL_SPI_Transmit>
	ST7789_UnSelect();
 80014f2:	2201      	movs	r2, #1
 80014f4:	2180      	movs	r1, #128	; 0x80
 80014f6:	4803      	ldr	r0, [pc, #12]	; (8001504 <ST7789_WriteSmallData+0x40>)
 80014f8:	f002 fa34 	bl	8003964 <HAL_GPIO_WritePin>
}
 80014fc:	bf00      	nop
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40020400 	.word	0x40020400
 8001508:	2000021c 	.word	0x2000021c

0800150c <ST7789_SetRotation>:
 * @brief Set the rotation direction of the display
 * @param m -> rotation parameter(please refer it in st7789.h)
 * @return none
 */
void ST7789_SetRotation(uint8_t m)
{
 800150c:	b580      	push	{r7, lr}
 800150e:	b082      	sub	sp, #8
 8001510:	af00      	add	r7, sp, #0
 8001512:	4603      	mov	r3, r0
 8001514:	71fb      	strb	r3, [r7, #7]
	ST7789_WriteCommand(ST7789_MADCTL);	// MADCTL
 8001516:	2036      	movs	r0, #54	; 0x36
 8001518:	f7ff ff78 	bl	800140c <ST7789_WriteCommand>
	switch (m) {
 800151c:	79fb      	ldrb	r3, [r7, #7]
 800151e:	2b03      	cmp	r3, #3
 8001520:	d81a      	bhi.n	8001558 <ST7789_SetRotation+0x4c>
 8001522:	a201      	add	r2, pc, #4	; (adr r2, 8001528 <ST7789_SetRotation+0x1c>)
 8001524:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001528:	08001539 	.word	0x08001539
 800152c:	08001541 	.word	0x08001541
 8001530:	08001549 	.word	0x08001549
 8001534:	08001551 	.word	0x08001551
	case 0:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MY | ST7789_MADCTL_RGB);
 8001538:	20c0      	movs	r0, #192	; 0xc0
 800153a:	f7ff ffc3 	bl	80014c4 <ST7789_WriteSmallData>
		break;
 800153e:	e00c      	b.n	800155a <ST7789_SetRotation+0x4e>
	case 1:
		ST7789_WriteSmallData(ST7789_MADCTL_MY | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8001540:	20a0      	movs	r0, #160	; 0xa0
 8001542:	f7ff ffbf 	bl	80014c4 <ST7789_WriteSmallData>
		break;
 8001546:	e008      	b.n	800155a <ST7789_SetRotation+0x4e>
	case 2:
		ST7789_WriteSmallData(ST7789_MADCTL_RGB);
 8001548:	2000      	movs	r0, #0
 800154a:	f7ff ffbb 	bl	80014c4 <ST7789_WriteSmallData>
		break;
 800154e:	e004      	b.n	800155a <ST7789_SetRotation+0x4e>
	case 3:
		ST7789_WriteSmallData(ST7789_MADCTL_MX | ST7789_MADCTL_MV | ST7789_MADCTL_RGB);
 8001550:	2060      	movs	r0, #96	; 0x60
 8001552:	f7ff ffb7 	bl	80014c4 <ST7789_WriteSmallData>
		break;
 8001556:	e000      	b.n	800155a <ST7789_SetRotation+0x4e>
	default:
		break;
 8001558:	bf00      	nop
	}
}
 800155a:	bf00      	nop
 800155c:	3708      	adds	r7, #8
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop

08001564 <ST7789_SetAddressWindow>:
 * @brief Set address of DisplayWindow
 * @param xi&yi -> coordinates of window
 * @return none
 */
static void ST7789_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 8001564:	b590      	push	{r4, r7, lr}
 8001566:	b087      	sub	sp, #28
 8001568:	af00      	add	r7, sp, #0
 800156a:	4604      	mov	r4, r0
 800156c:	4608      	mov	r0, r1
 800156e:	4611      	mov	r1, r2
 8001570:	461a      	mov	r2, r3
 8001572:	4623      	mov	r3, r4
 8001574:	80fb      	strh	r3, [r7, #6]
 8001576:	4603      	mov	r3, r0
 8001578:	80bb      	strh	r3, [r7, #4]
 800157a:	460b      	mov	r3, r1
 800157c:	807b      	strh	r3, [r7, #2]
 800157e:	4613      	mov	r3, r2
 8001580:	803b      	strh	r3, [r7, #0]
	ST7789_Select();
 8001582:	2200      	movs	r2, #0
 8001584:	2180      	movs	r1, #128	; 0x80
 8001586:	4824      	ldr	r0, [pc, #144]	; (8001618 <ST7789_SetAddressWindow+0xb4>)
 8001588:	f002 f9ec 	bl	8003964 <HAL_GPIO_WritePin>
	uint16_t x_start = x0 + X_SHIFT, x_end = x1 + X_SHIFT;
 800158c:	88fb      	ldrh	r3, [r7, #6]
 800158e:	82fb      	strh	r3, [r7, #22]
 8001590:	887b      	ldrh	r3, [r7, #2]
 8001592:	82bb      	strh	r3, [r7, #20]
	uint16_t y_start = y0 + Y_SHIFT, y_end = y1 + Y_SHIFT;
 8001594:	88bb      	ldrh	r3, [r7, #4]
 8001596:	827b      	strh	r3, [r7, #18]
 8001598:	883b      	ldrh	r3, [r7, #0]
 800159a:	823b      	strh	r3, [r7, #16]

	/* Column Address set */
	ST7789_WriteCommand(ST7789_CASET);
 800159c:	202a      	movs	r0, #42	; 0x2a
 800159e:	f7ff ff35 	bl	800140c <ST7789_WriteCommand>
	{
		uint8_t data[] = {x_start >> 8, x_start & 0xFF, x_end >> 8, x_end & 0xFF};
 80015a2:	8afb      	ldrh	r3, [r7, #22]
 80015a4:	0a1b      	lsrs	r3, r3, #8
 80015a6:	b29b      	uxth	r3, r3
 80015a8:	b2db      	uxtb	r3, r3
 80015aa:	733b      	strb	r3, [r7, #12]
 80015ac:	8afb      	ldrh	r3, [r7, #22]
 80015ae:	b2db      	uxtb	r3, r3
 80015b0:	737b      	strb	r3, [r7, #13]
 80015b2:	8abb      	ldrh	r3, [r7, #20]
 80015b4:	0a1b      	lsrs	r3, r3, #8
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	b2db      	uxtb	r3, r3
 80015ba:	73bb      	strb	r3, [r7, #14]
 80015bc:	8abb      	ldrh	r3, [r7, #20]
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	73fb      	strb	r3, [r7, #15]
		ST7789_WriteData(data, sizeof(data));
 80015c2:	f107 030c 	add.w	r3, r7, #12
 80015c6:	2104      	movs	r1, #4
 80015c8:	4618      	mov	r0, r3
 80015ca:	f7ff ff43 	bl	8001454 <ST7789_WriteData>
	}

	/* Row Address set */
	ST7789_WriteCommand(ST7789_RASET);
 80015ce:	202b      	movs	r0, #43	; 0x2b
 80015d0:	f7ff ff1c 	bl	800140c <ST7789_WriteCommand>
	{
		uint8_t data[] = {y_start >> 8, y_start & 0xFF, y_end >> 8, y_end & 0xFF};
 80015d4:	8a7b      	ldrh	r3, [r7, #18]
 80015d6:	0a1b      	lsrs	r3, r3, #8
 80015d8:	b29b      	uxth	r3, r3
 80015da:	b2db      	uxtb	r3, r3
 80015dc:	723b      	strb	r3, [r7, #8]
 80015de:	8a7b      	ldrh	r3, [r7, #18]
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	727b      	strb	r3, [r7, #9]
 80015e4:	8a3b      	ldrh	r3, [r7, #16]
 80015e6:	0a1b      	lsrs	r3, r3, #8
 80015e8:	b29b      	uxth	r3, r3
 80015ea:	b2db      	uxtb	r3, r3
 80015ec:	72bb      	strb	r3, [r7, #10]
 80015ee:	8a3b      	ldrh	r3, [r7, #16]
 80015f0:	b2db      	uxtb	r3, r3
 80015f2:	72fb      	strb	r3, [r7, #11]
		ST7789_WriteData(data, sizeof(data));
 80015f4:	f107 0308 	add.w	r3, r7, #8
 80015f8:	2104      	movs	r1, #4
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7ff ff2a 	bl	8001454 <ST7789_WriteData>
	}
	/* Write to RAM */
	ST7789_WriteCommand(ST7789_RAMWR);
 8001600:	202c      	movs	r0, #44	; 0x2c
 8001602:	f7ff ff03 	bl	800140c <ST7789_WriteCommand>
	ST7789_UnSelect();
 8001606:	2201      	movs	r2, #1
 8001608:	2180      	movs	r1, #128	; 0x80
 800160a:	4803      	ldr	r0, [pc, #12]	; (8001618 <ST7789_SetAddressWindow+0xb4>)
 800160c:	f002 f9aa 	bl	8003964 <HAL_GPIO_WritePin>
}
 8001610:	bf00      	nop
 8001612:	371c      	adds	r7, #28
 8001614:	46bd      	mov	sp, r7
 8001616:	bd90      	pop	{r4, r7, pc}
 8001618:	40020400 	.word	0x40020400

0800161c <ST7789_Init>:
 * @brief Initialize ST7789 controller
 * @param none
 * @return none
 */
void ST7789_Init(void)
{
 800161c:	b590      	push	{r4, r7, lr}
 800161e:	b08b      	sub	sp, #44	; 0x2c
 8001620:	af00      	add	r7, sp, #0
	#ifdef USE_DMA
		memset(disp_buf, 0, sizeof(disp_buf));
	#endif
	HAL_Delay(25);
 8001622:	2019      	movs	r0, #25
 8001624:	f000 fd10 	bl	8002048 <HAL_Delay>
    ST7789_RST_Clr();
 8001628:	2200      	movs	r2, #0
 800162a:	2104      	movs	r1, #4
 800162c:	4846      	ldr	r0, [pc, #280]	; (8001748 <ST7789_Init+0x12c>)
 800162e:	f002 f999 	bl	8003964 <HAL_GPIO_WritePin>
    HAL_Delay(25);
 8001632:	2019      	movs	r0, #25
 8001634:	f000 fd08 	bl	8002048 <HAL_Delay>
    ST7789_RST_Set();
 8001638:	2201      	movs	r2, #1
 800163a:	2104      	movs	r1, #4
 800163c:	4842      	ldr	r0, [pc, #264]	; (8001748 <ST7789_Init+0x12c>)
 800163e:	f002 f991 	bl	8003964 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8001642:	2032      	movs	r0, #50	; 0x32
 8001644:	f000 fd00 	bl	8002048 <HAL_Delay>

    ST7789_WriteCommand(ST7789_COLMOD);		//	Set color mode
 8001648:	203a      	movs	r0, #58	; 0x3a
 800164a:	f7ff fedf 	bl	800140c <ST7789_WriteCommand>
    ST7789_WriteSmallData(ST7789_COLOR_MODE_16bit);
 800164e:	2055      	movs	r0, #85	; 0x55
 8001650:	f7ff ff38 	bl	80014c4 <ST7789_WriteSmallData>
  	ST7789_WriteCommand(0xB2);				//	Porch control
 8001654:	20b2      	movs	r0, #178	; 0xb2
 8001656:	f7ff fed9 	bl	800140c <ST7789_WriteCommand>
	{
		uint8_t data[] = {0x0C, 0x0C, 0x00, 0x33, 0x33};
 800165a:	4a3c      	ldr	r2, [pc, #240]	; (800174c <ST7789_Init+0x130>)
 800165c:	f107 0320 	add.w	r3, r7, #32
 8001660:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001664:	6018      	str	r0, [r3, #0]
 8001666:	3304      	adds	r3, #4
 8001668:	7019      	strb	r1, [r3, #0]
		ST7789_WriteData(data, sizeof(data));
 800166a:	f107 0320 	add.w	r3, r7, #32
 800166e:	2105      	movs	r1, #5
 8001670:	4618      	mov	r0, r3
 8001672:	f7ff feef 	bl	8001454 <ST7789_WriteData>
	}
	ST7789_SetRotation(ST7789_ROTATION);	//	MADCTL (Display Rotation)
 8001676:	2001      	movs	r0, #1
 8001678:	f7ff ff48 	bl	800150c <ST7789_SetRotation>

	/* Internal LCD Voltage generator settings */
    ST7789_WriteCommand(0XB7);				//	Gate Control
 800167c:	20b7      	movs	r0, #183	; 0xb7
 800167e:	f7ff fec5 	bl	800140c <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x35);			//	Default value
 8001682:	2035      	movs	r0, #53	; 0x35
 8001684:	f7ff ff1e 	bl	80014c4 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xBB);				//	VCOM setting
 8001688:	20bb      	movs	r0, #187	; 0xbb
 800168a:	f7ff febf 	bl	800140c <ST7789_WriteCommand>
    ST7789_WriteSmallData(0x19);			//	0.725v (default 0.75v for 0x20)
 800168e:	2019      	movs	r0, #25
 8001690:	f7ff ff18 	bl	80014c4 <ST7789_WriteSmallData>
    ST7789_WriteCommand(0xC0);				//	LCMCTRL
 8001694:	20c0      	movs	r0, #192	; 0xc0
 8001696:	f7ff feb9 	bl	800140c <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x2C);			//	Default value
 800169a:	202c      	movs	r0, #44	; 0x2c
 800169c:	f7ff ff12 	bl	80014c4 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC2);				//	VDV and VRH command Enable
 80016a0:	20c2      	movs	r0, #194	; 0xc2
 80016a2:	f7ff feb3 	bl	800140c <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x01);			//	Default value
 80016a6:	2001      	movs	r0, #1
 80016a8:	f7ff ff0c 	bl	80014c4 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC3);				//	VRH set
 80016ac:	20c3      	movs	r0, #195	; 0xc3
 80016ae:	f7ff fead 	bl	800140c <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x12);			//	+-4.45v (defalut +-4.1v for 0x0B)
 80016b2:	2012      	movs	r0, #18
 80016b4:	f7ff ff06 	bl	80014c4 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC4);				//	VDV set
 80016b8:	20c4      	movs	r0, #196	; 0xc4
 80016ba:	f7ff fea7 	bl	800140c <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x20);			//	Default value
 80016be:	2020      	movs	r0, #32
 80016c0:	f7ff ff00 	bl	80014c4 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xC6);				//	Frame rate control in normal mode
 80016c4:	20c6      	movs	r0, #198	; 0xc6
 80016c6:	f7ff fea1 	bl	800140c <ST7789_WriteCommand>
    ST7789_WriteSmallData (0x0F);			//	Default value (60HZ)
 80016ca:	200f      	movs	r0, #15
 80016cc:	f7ff fefa 	bl	80014c4 <ST7789_WriteSmallData>
    ST7789_WriteCommand (0xD0);				//	Power control
 80016d0:	20d0      	movs	r0, #208	; 0xd0
 80016d2:	f7ff fe9b 	bl	800140c <ST7789_WriteCommand>
    ST7789_WriteSmallData (0xA4);			//	Default value
 80016d6:	20a4      	movs	r0, #164	; 0xa4
 80016d8:	f7ff fef4 	bl	80014c4 <ST7789_WriteSmallData>
    ST7789_WriteSmallData (0xA1);			//	Default value
 80016dc:	20a1      	movs	r0, #161	; 0xa1
 80016de:	f7ff fef1 	bl	80014c4 <ST7789_WriteSmallData>
	/**************** Division line ****************/

	ST7789_WriteCommand(0xE0);
 80016e2:	20e0      	movs	r0, #224	; 0xe0
 80016e4:	f7ff fe92 	bl	800140c <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0D, 0x11, 0x13, 0x2B, 0x3F, 0x54, 0x4C, 0x18, 0x0D, 0x0B, 0x1F, 0x23};
 80016e8:	4b19      	ldr	r3, [pc, #100]	; (8001750 <ST7789_Init+0x134>)
 80016ea:	f107 0410 	add.w	r4, r7, #16
 80016ee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016f0:	c407      	stmia	r4!, {r0, r1, r2}
 80016f2:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 80016f4:	f107 0310 	add.w	r3, r7, #16
 80016f8:	210e      	movs	r1, #14
 80016fa:	4618      	mov	r0, r3
 80016fc:	f7ff feaa 	bl	8001454 <ST7789_WriteData>
	}

    ST7789_WriteCommand(0xE1);
 8001700:	20e1      	movs	r0, #225	; 0xe1
 8001702:	f7ff fe83 	bl	800140c <ST7789_WriteCommand>
	{
		uint8_t data[] = {0xD0, 0x04, 0x0C, 0x11, 0x13, 0x2C, 0x3F, 0x44, 0x51, 0x2F, 0x1F, 0x1F, 0x20, 0x23};
 8001706:	4b13      	ldr	r3, [pc, #76]	; (8001754 <ST7789_Init+0x138>)
 8001708:	463c      	mov	r4, r7
 800170a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800170c:	c407      	stmia	r4!, {r0, r1, r2}
 800170e:	8023      	strh	r3, [r4, #0]
		ST7789_WriteData(data, sizeof(data));
 8001710:	463b      	mov	r3, r7
 8001712:	210e      	movs	r1, #14
 8001714:	4618      	mov	r0, r3
 8001716:	f7ff fe9d 	bl	8001454 <ST7789_WriteData>
	}
    ST7789_WriteCommand (ST7789_INVON);		//	Inversion ON
 800171a:	2021      	movs	r0, #33	; 0x21
 800171c:	f7ff fe76 	bl	800140c <ST7789_WriteCommand>
	ST7789_WriteCommand (ST7789_SLPOUT);	//	Out of sleep mode
 8001720:	2011      	movs	r0, #17
 8001722:	f7ff fe73 	bl	800140c <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_NORON);		//	Normal Display on
 8001726:	2013      	movs	r0, #19
 8001728:	f7ff fe70 	bl	800140c <ST7789_WriteCommand>
  	ST7789_WriteCommand (ST7789_DISPON);	//	Main screen turned on
 800172c:	2029      	movs	r0, #41	; 0x29
 800172e:	f7ff fe6d 	bl	800140c <ST7789_WriteCommand>

	HAL_Delay(50);
 8001732:	2032      	movs	r0, #50	; 0x32
 8001734:	f000 fc88 	bl	8002048 <HAL_Delay>
	ST7789_Fill_Color(BLACK);				//	Fill with Black.
 8001738:	2000      	movs	r0, #0
 800173a:	f000 f80d 	bl	8001758 <ST7789_Fill_Color>
}
 800173e:	bf00      	nop
 8001740:	372c      	adds	r7, #44	; 0x2c
 8001742:	46bd      	mov	sp, r7
 8001744:	bd90      	pop	{r4, r7, pc}
 8001746:	bf00      	nop
 8001748:	40020400 	.word	0x40020400
 800174c:	08006ae8 	.word	0x08006ae8
 8001750:	08006af0 	.word	0x08006af0
 8001754:	08006b00 	.word	0x08006b00

08001758 <ST7789_Fill_Color>:
 * @brief Fill the DisplayWindow with single color
 * @param color -> color to Fill with
 * @return none
 */
void ST7789_Fill_Color(uint16_t color)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b084      	sub	sp, #16
 800175c:	af00      	add	r7, sp, #0
 800175e:	4603      	mov	r3, r0
 8001760:	80fb      	strh	r3, [r7, #6]
	uint16_t i;
	ST7789_SetAddressWindow(0, 0, ST7789_WIDTH - 1, ST7789_HEIGHT - 1);
 8001762:	23ef      	movs	r3, #239	; 0xef
 8001764:	f240 123f 	movw	r2, #319	; 0x13f
 8001768:	2100      	movs	r1, #0
 800176a:	2000      	movs	r0, #0
 800176c:	f7ff fefa 	bl	8001564 <ST7789_SetAddressWindow>
	ST7789_Select();
 8001770:	2200      	movs	r2, #0
 8001772:	2180      	movs	r1, #128	; 0x80
 8001774:	4816      	ldr	r0, [pc, #88]	; (80017d0 <ST7789_Fill_Color+0x78>)
 8001776:	f002 f8f5 	bl	8003964 <HAL_GPIO_WritePin>
			memset(disp_buf, color, sizeof(disp_buf));
			ST7789_WriteData(disp_buf, sizeof(disp_buf));
		}
	#else
		uint16_t j;
		for (i = 0; i < ST7789_WIDTH; i++)
 800177a:	2300      	movs	r3, #0
 800177c:	81fb      	strh	r3, [r7, #14]
 800177e:	e019      	b.n	80017b4 <ST7789_Fill_Color+0x5c>
				for (j = 0; j < ST7789_HEIGHT; j++) {
 8001780:	2300      	movs	r3, #0
 8001782:	81bb      	strh	r3, [r7, #12]
 8001784:	e010      	b.n	80017a8 <ST7789_Fill_Color+0x50>
					uint8_t data[] = {color >> 8, color & 0xFF};
 8001786:	88fb      	ldrh	r3, [r7, #6]
 8001788:	0a1b      	lsrs	r3, r3, #8
 800178a:	b29b      	uxth	r3, r3
 800178c:	b2db      	uxtb	r3, r3
 800178e:	723b      	strb	r3, [r7, #8]
 8001790:	88fb      	ldrh	r3, [r7, #6]
 8001792:	b2db      	uxtb	r3, r3
 8001794:	727b      	strb	r3, [r7, #9]
					ST7789_WriteData(data, sizeof(data));
 8001796:	f107 0308 	add.w	r3, r7, #8
 800179a:	2102      	movs	r1, #2
 800179c:	4618      	mov	r0, r3
 800179e:	f7ff fe59 	bl	8001454 <ST7789_WriteData>
				for (j = 0; j < ST7789_HEIGHT; j++) {
 80017a2:	89bb      	ldrh	r3, [r7, #12]
 80017a4:	3301      	adds	r3, #1
 80017a6:	81bb      	strh	r3, [r7, #12]
 80017a8:	89bb      	ldrh	r3, [r7, #12]
 80017aa:	2bef      	cmp	r3, #239	; 0xef
 80017ac:	d9eb      	bls.n	8001786 <ST7789_Fill_Color+0x2e>
		for (i = 0; i < ST7789_WIDTH; i++)
 80017ae:	89fb      	ldrh	r3, [r7, #14]
 80017b0:	3301      	adds	r3, #1
 80017b2:	81fb      	strh	r3, [r7, #14]
 80017b4:	89fb      	ldrh	r3, [r7, #14]
 80017b6:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80017ba:	d3e1      	bcc.n	8001780 <ST7789_Fill_Color+0x28>
				}
	#endif
	ST7789_UnSelect();
 80017bc:	2201      	movs	r2, #1
 80017be:	2180      	movs	r1, #128	; 0x80
 80017c0:	4803      	ldr	r0, [pc, #12]	; (80017d0 <ST7789_Fill_Color+0x78>)
 80017c2:	f002 f8cf 	bl	8003964 <HAL_GPIO_WritePin>
}
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40020400 	.word	0x40020400

080017d4 <ST7789_WriteChar>:
 * @param color -> color of the char
 * @param bgcolor -> background color of the char
 * @return  none
 */
void ST7789_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor)
{
 80017d4:	b082      	sub	sp, #8
 80017d6:	b590      	push	{r4, r7, lr}
 80017d8:	b089      	sub	sp, #36	; 0x24
 80017da:	af00      	add	r7, sp, #0
 80017dc:	637b      	str	r3, [r7, #52]	; 0x34
 80017de:	4603      	mov	r3, r0
 80017e0:	80fb      	strh	r3, [r7, #6]
 80017e2:	460b      	mov	r3, r1
 80017e4:	80bb      	strh	r3, [r7, #4]
 80017e6:	4613      	mov	r3, r2
 80017e8:	70fb      	strb	r3, [r7, #3]
	uint32_t i, b, j;
	ST7789_Select();
 80017ea:	2200      	movs	r2, #0
 80017ec:	2180      	movs	r1, #128	; 0x80
 80017ee:	4838      	ldr	r0, [pc, #224]	; (80018d0 <ST7789_WriteChar+0xfc>)
 80017f0:	f002 f8b8 	bl	8003964 <HAL_GPIO_WritePin>
	ST7789_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 80017f4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80017f8:	b29a      	uxth	r2, r3
 80017fa:	88fb      	ldrh	r3, [r7, #6]
 80017fc:	4413      	add	r3, r2
 80017fe:	b29b      	uxth	r3, r3
 8001800:	3b01      	subs	r3, #1
 8001802:	b29c      	uxth	r4, r3
 8001804:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8001808:	b29a      	uxth	r2, r3
 800180a:	88bb      	ldrh	r3, [r7, #4]
 800180c:	4413      	add	r3, r2
 800180e:	b29b      	uxth	r3, r3
 8001810:	3b01      	subs	r3, #1
 8001812:	b29b      	uxth	r3, r3
 8001814:	88b9      	ldrh	r1, [r7, #4]
 8001816:	88f8      	ldrh	r0, [r7, #6]
 8001818:	4622      	mov	r2, r4
 800181a:	f7ff fea3 	bl	8001564 <ST7789_SetAddressWindow>

	for (i = 0; i < font.height; i++) {
 800181e:	2300      	movs	r3, #0
 8001820:	61fb      	str	r3, [r7, #28]
 8001822:	e043      	b.n	80018ac <ST7789_WriteChar+0xd8>
		b = font.data[(ch - 32) * font.height + i];
 8001824:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001826:	78fb      	ldrb	r3, [r7, #3]
 8001828:	3b20      	subs	r3, #32
 800182a:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 800182e:	fb01 f303 	mul.w	r3, r1, r3
 8001832:	4619      	mov	r1, r3
 8001834:	69fb      	ldr	r3, [r7, #28]
 8001836:	440b      	add	r3, r1
 8001838:	005b      	lsls	r3, r3, #1
 800183a:	4413      	add	r3, r2
 800183c:	881b      	ldrh	r3, [r3, #0]
 800183e:	617b      	str	r3, [r7, #20]
		for (j = 0; j < font.width; j++) {
 8001840:	2300      	movs	r3, #0
 8001842:	61bb      	str	r3, [r7, #24]
 8001844:	e029      	b.n	800189a <ST7789_WriteChar+0xc6>
			if ((b << j) & 0x8000) {
 8001846:	697a      	ldr	r2, [r7, #20]
 8001848:	69bb      	ldr	r3, [r7, #24]
 800184a:	fa02 f303 	lsl.w	r3, r2, r3
 800184e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001852:	2b00      	cmp	r3, #0
 8001854:	d00e      	beq.n	8001874 <ST7789_WriteChar+0xa0>
				uint8_t data[] = {color >> 8, color & 0xFF};
 8001856:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001858:	0a1b      	lsrs	r3, r3, #8
 800185a:	b29b      	uxth	r3, r3
 800185c:	b2db      	uxtb	r3, r3
 800185e:	743b      	strb	r3, [r7, #16]
 8001860:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8001862:	b2db      	uxtb	r3, r3
 8001864:	747b      	strb	r3, [r7, #17]
				ST7789_WriteData(data, sizeof(data));
 8001866:	f107 0310 	add.w	r3, r7, #16
 800186a:	2102      	movs	r1, #2
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff fdf1 	bl	8001454 <ST7789_WriteData>
 8001872:	e00f      	b.n	8001894 <ST7789_WriteChar+0xc0>
			}
			else {
				uint8_t data[] = {bgcolor >> 8, bgcolor & 0xFF};
 8001874:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001878:	0a1b      	lsrs	r3, r3, #8
 800187a:	b29b      	uxth	r3, r3
 800187c:	b2db      	uxtb	r3, r3
 800187e:	733b      	strb	r3, [r7, #12]
 8001880:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8001884:	b2db      	uxtb	r3, r3
 8001886:	737b      	strb	r3, [r7, #13]
				ST7789_WriteData(data, sizeof(data));
 8001888:	f107 030c 	add.w	r3, r7, #12
 800188c:	2102      	movs	r1, #2
 800188e:	4618      	mov	r0, r3
 8001890:	f7ff fde0 	bl	8001454 <ST7789_WriteData>
		for (j = 0; j < font.width; j++) {
 8001894:	69bb      	ldr	r3, [r7, #24]
 8001896:	3301      	adds	r3, #1
 8001898:	61bb      	str	r3, [r7, #24]
 800189a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800189e:	461a      	mov	r2, r3
 80018a0:	69bb      	ldr	r3, [r7, #24]
 80018a2:	4293      	cmp	r3, r2
 80018a4:	d3cf      	bcc.n	8001846 <ST7789_WriteChar+0x72>
	for (i = 0; i < font.height; i++) {
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	3301      	adds	r3, #1
 80018aa:	61fb      	str	r3, [r7, #28]
 80018ac:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 80018b0:	461a      	mov	r2, r3
 80018b2:	69fb      	ldr	r3, [r7, #28]
 80018b4:	4293      	cmp	r3, r2
 80018b6:	d3b5      	bcc.n	8001824 <ST7789_WriteChar+0x50>
			}
		}
	}
	ST7789_UnSelect();
 80018b8:	2201      	movs	r2, #1
 80018ba:	2180      	movs	r1, #128	; 0x80
 80018bc:	4804      	ldr	r0, [pc, #16]	; (80018d0 <ST7789_WriteChar+0xfc>)
 80018be:	f002 f851 	bl	8003964 <HAL_GPIO_WritePin>
}
 80018c2:	bf00      	nop
 80018c4:	3724      	adds	r7, #36	; 0x24
 80018c6:	46bd      	mov	sp, r7
 80018c8:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 80018cc:	b002      	add	sp, #8
 80018ce:	4770      	bx	lr
 80018d0:	40020400 	.word	0x40020400

080018d4 <ST7789_WriteString>:
 * @param color -> color of the string
 * @param bgcolor -> background color of the string
 * @return  none
 */
void ST7789_WriteString(uint16_t x, uint16_t y, const char *str, FontDef font, uint16_t color, uint16_t bgcolor)
{
 80018d4:	b082      	sub	sp, #8
 80018d6:	b580      	push	{r7, lr}
 80018d8:	b086      	sub	sp, #24
 80018da:	af04      	add	r7, sp, #16
 80018dc:	603a      	str	r2, [r7, #0]
 80018de:	617b      	str	r3, [r7, #20]
 80018e0:	4603      	mov	r3, r0
 80018e2:	80fb      	strh	r3, [r7, #6]
 80018e4:	460b      	mov	r3, r1
 80018e6:	80bb      	strh	r3, [r7, #4]
	ST7789_Select();
 80018e8:	2200      	movs	r2, #0
 80018ea:	2180      	movs	r1, #128	; 0x80
 80018ec:	4822      	ldr	r0, [pc, #136]	; (8001978 <ST7789_WriteString+0xa4>)
 80018ee:	f002 f839 	bl	8003964 <HAL_GPIO_WritePin>
	while (*str) {
 80018f2:	e02e      	b.n	8001952 <ST7789_WriteString+0x7e>
		if (x + font.width >= ST7789_WIDTH) {
 80018f4:	88fb      	ldrh	r3, [r7, #6]
 80018f6:	7d3a      	ldrb	r2, [r7, #20]
 80018f8:	4413      	add	r3, r2
 80018fa:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80018fe:	db13      	blt.n	8001928 <ST7789_WriteString+0x54>
			x = 0;
 8001900:	2300      	movs	r3, #0
 8001902:	80fb      	strh	r3, [r7, #6]
			y += font.height;
 8001904:	7d7b      	ldrb	r3, [r7, #21]
 8001906:	b29a      	uxth	r2, r3
 8001908:	88bb      	ldrh	r3, [r7, #4]
 800190a:	4413      	add	r3, r2
 800190c:	80bb      	strh	r3, [r7, #4]
			if (y + font.height >= ST7789_HEIGHT) {
 800190e:	88bb      	ldrh	r3, [r7, #4]
 8001910:	7d7a      	ldrb	r2, [r7, #21]
 8001912:	4413      	add	r3, r2
 8001914:	2bef      	cmp	r3, #239	; 0xef
 8001916:	dc21      	bgt.n	800195c <ST7789_WriteString+0x88>
				break;
			}

			if (*str == ' ') {
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	2b20      	cmp	r3, #32
 800191e:	d103      	bne.n	8001928 <ST7789_WriteString+0x54>
				// skip spaces in the beginning of the new line
				str++;
 8001920:	683b      	ldr	r3, [r7, #0]
 8001922:	3301      	adds	r3, #1
 8001924:	603b      	str	r3, [r7, #0]
				continue;
 8001926:	e014      	b.n	8001952 <ST7789_WriteString+0x7e>
			}
		}
		ST7789_WriteChar(x, y, *str, font, color, bgcolor);
 8001928:	683b      	ldr	r3, [r7, #0]
 800192a:	781a      	ldrb	r2, [r3, #0]
 800192c:	88b9      	ldrh	r1, [r7, #4]
 800192e:	88f8      	ldrh	r0, [r7, #6]
 8001930:	8c3b      	ldrh	r3, [r7, #32]
 8001932:	9302      	str	r3, [sp, #8]
 8001934:	8bbb      	ldrh	r3, [r7, #28]
 8001936:	9301      	str	r3, [sp, #4]
 8001938:	69bb      	ldr	r3, [r7, #24]
 800193a:	9300      	str	r3, [sp, #0]
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	f7ff ff49 	bl	80017d4 <ST7789_WriteChar>
		x += font.width;
 8001942:	7d3b      	ldrb	r3, [r7, #20]
 8001944:	b29a      	uxth	r2, r3
 8001946:	88fb      	ldrh	r3, [r7, #6]
 8001948:	4413      	add	r3, r2
 800194a:	80fb      	strh	r3, [r7, #6]
		str++;
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	3301      	adds	r3, #1
 8001950:	603b      	str	r3, [r7, #0]
	while (*str) {
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	781b      	ldrb	r3, [r3, #0]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d1cc      	bne.n	80018f4 <ST7789_WriteString+0x20>
 800195a:	e000      	b.n	800195e <ST7789_WriteString+0x8a>
				break;
 800195c:	bf00      	nop
	}
	ST7789_UnSelect();
 800195e:	2201      	movs	r2, #1
 8001960:	2180      	movs	r1, #128	; 0x80
 8001962:	4805      	ldr	r0, [pc, #20]	; (8001978 <ST7789_WriteString+0xa4>)
 8001964:	f001 fffe 	bl	8003964 <HAL_GPIO_WritePin>
}
 8001968:	bf00      	nop
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001972:	b002      	add	sp, #8
 8001974:	4770      	bx	lr
 8001976:	bf00      	nop
 8001978:	40020400 	.word	0x40020400

0800197c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800197c:	b480      	push	{r7}
 800197e:	b083      	sub	sp, #12
 8001980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001982:	2300      	movs	r3, #0
 8001984:	607b      	str	r3, [r7, #4]
 8001986:	4b10      	ldr	r3, [pc, #64]	; (80019c8 <HAL_MspInit+0x4c>)
 8001988:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800198a:	4a0f      	ldr	r2, [pc, #60]	; (80019c8 <HAL_MspInit+0x4c>)
 800198c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001990:	6453      	str	r3, [r2, #68]	; 0x44
 8001992:	4b0d      	ldr	r3, [pc, #52]	; (80019c8 <HAL_MspInit+0x4c>)
 8001994:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001996:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800199a:	607b      	str	r3, [r7, #4]
 800199c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800199e:	2300      	movs	r3, #0
 80019a0:	603b      	str	r3, [r7, #0]
 80019a2:	4b09      	ldr	r3, [pc, #36]	; (80019c8 <HAL_MspInit+0x4c>)
 80019a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a6:	4a08      	ldr	r2, [pc, #32]	; (80019c8 <HAL_MspInit+0x4c>)
 80019a8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019ac:	6413      	str	r3, [r2, #64]	; 0x40
 80019ae:	4b06      	ldr	r3, [pc, #24]	; (80019c8 <HAL_MspInit+0x4c>)
 80019b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b6:	603b      	str	r3, [r7, #0]
 80019b8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019ba:	bf00      	nop
 80019bc:	370c      	adds	r7, #12
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	40023800 	.word	0x40023800

080019cc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80019cc:	b580      	push	{r7, lr}
 80019ce:	b08a      	sub	sp, #40	; 0x28
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019d4:	f107 0314 	add.w	r3, r7, #20
 80019d8:	2200      	movs	r2, #0
 80019da:	601a      	str	r2, [r3, #0]
 80019dc:	605a      	str	r2, [r3, #4]
 80019de:	609a      	str	r2, [r3, #8]
 80019e0:	60da      	str	r2, [r3, #12]
 80019e2:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	4a17      	ldr	r2, [pc, #92]	; (8001a48 <HAL_ADC_MspInit+0x7c>)
 80019ea:	4293      	cmp	r3, r2
 80019ec:	d127      	bne.n	8001a3e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80019ee:	2300      	movs	r3, #0
 80019f0:	613b      	str	r3, [r7, #16]
 80019f2:	4b16      	ldr	r3, [pc, #88]	; (8001a4c <HAL_ADC_MspInit+0x80>)
 80019f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f6:	4a15      	ldr	r2, [pc, #84]	; (8001a4c <HAL_ADC_MspInit+0x80>)
 80019f8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80019fc:	6453      	str	r3, [r2, #68]	; 0x44
 80019fe:	4b13      	ldr	r3, [pc, #76]	; (8001a4c <HAL_ADC_MspInit+0x80>)
 8001a00:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001a02:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a06:	613b      	str	r3, [r7, #16]
 8001a08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a0a:	2300      	movs	r3, #0
 8001a0c:	60fb      	str	r3, [r7, #12]
 8001a0e:	4b0f      	ldr	r3, [pc, #60]	; (8001a4c <HAL_ADC_MspInit+0x80>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	4a0e      	ldr	r2, [pc, #56]	; (8001a4c <HAL_ADC_MspInit+0x80>)
 8001a14:	f043 0301 	orr.w	r3, r3, #1
 8001a18:	6313      	str	r3, [r2, #48]	; 0x30
 8001a1a:	4b0c      	ldr	r3, [pc, #48]	; (8001a4c <HAL_ADC_MspInit+0x80>)
 8001a1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a1e:	f003 0301 	and.w	r3, r3, #1
 8001a22:	60fb      	str	r3, [r7, #12]
 8001a24:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001a26:	2304      	movs	r3, #4
 8001a28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2e:	2300      	movs	r3, #0
 8001a30:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a32:	f107 0314 	add.w	r3, r7, #20
 8001a36:	4619      	mov	r1, r3
 8001a38:	4805      	ldr	r0, [pc, #20]	; (8001a50 <HAL_ADC_MspInit+0x84>)
 8001a3a:	f001 fddf 	bl	80035fc <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a3e:	bf00      	nop
 8001a40:	3728      	adds	r7, #40	; 0x28
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	40012000 	.word	0x40012000
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40020000 	.word	0x40020000

08001a54 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	b08c      	sub	sp, #48	; 0x30
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a5c:	f107 031c 	add.w	r3, r7, #28
 8001a60:	2200      	movs	r2, #0
 8001a62:	601a      	str	r2, [r3, #0]
 8001a64:	605a      	str	r2, [r3, #4]
 8001a66:	609a      	str	r2, [r3, #8]
 8001a68:	60da      	str	r2, [r3, #12]
 8001a6a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a4a      	ldr	r2, [pc, #296]	; (8001b9c <HAL_CAN_MspInit+0x148>)
 8001a72:	4293      	cmp	r3, r2
 8001a74:	d13e      	bne.n	8001af4 <HAL_CAN_MspInit+0xa0>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001a76:	4b4a      	ldr	r3, [pc, #296]	; (8001ba0 <HAL_CAN_MspInit+0x14c>)
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	3301      	adds	r3, #1
 8001a7c:	4a48      	ldr	r2, [pc, #288]	; (8001ba0 <HAL_CAN_MspInit+0x14c>)
 8001a7e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001a80:	4b47      	ldr	r3, [pc, #284]	; (8001ba0 <HAL_CAN_MspInit+0x14c>)
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	2b01      	cmp	r3, #1
 8001a86:	d10d      	bne.n	8001aa4 <HAL_CAN_MspInit+0x50>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001a88:	2300      	movs	r3, #0
 8001a8a:	61bb      	str	r3, [r7, #24]
 8001a8c:	4b45      	ldr	r3, [pc, #276]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001a8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a90:	4a44      	ldr	r2, [pc, #272]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001a92:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a96:	6413      	str	r3, [r2, #64]	; 0x40
 8001a98:	4b42      	ldr	r3, [pc, #264]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a9c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa0:	61bb      	str	r3, [r7, #24]
 8001aa2:	69bb      	ldr	r3, [r7, #24]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	617b      	str	r3, [r7, #20]
 8001aa8:	4b3e      	ldr	r3, [pc, #248]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001aaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aac:	4a3d      	ldr	r2, [pc, #244]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001aae:	f043 0301 	orr.w	r3, r3, #1
 8001ab2:	6313      	str	r3, [r2, #48]	; 0x30
 8001ab4:	4b3b      	ldr	r3, [pc, #236]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001ab6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ab8:	f003 0301 	and.w	r3, r3, #1
 8001abc:	617b      	str	r3, [r7, #20]
 8001abe:	697b      	ldr	r3, [r7, #20]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001ac0:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8001ac4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac6:	2302      	movs	r3, #2
 8001ac8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001aca:	2301      	movs	r3, #1
 8001acc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001ad2:	2309      	movs	r3, #9
 8001ad4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad6:	f107 031c 	add.w	r3, r7, #28
 8001ada:	4619      	mov	r1, r3
 8001adc:	4832      	ldr	r0, [pc, #200]	; (8001ba8 <HAL_CAN_MspInit+0x154>)
 8001ade:	f001 fd8d 	bl	80035fc <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	2014      	movs	r0, #20
 8001ae8:	f001 fd51 	bl	800358e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001aec:	2014      	movs	r0, #20
 8001aee:	f001 fd6a 	bl	80035c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }

}
 8001af2:	e04f      	b.n	8001b94 <HAL_CAN_MspInit+0x140>
  else if(hcan->Instance==CAN2)
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a2c      	ldr	r2, [pc, #176]	; (8001bac <HAL_CAN_MspInit+0x158>)
 8001afa:	4293      	cmp	r3, r2
 8001afc:	d14a      	bne.n	8001b94 <HAL_CAN_MspInit+0x140>
    __HAL_RCC_CAN2_CLK_ENABLE();
 8001afe:	2300      	movs	r3, #0
 8001b00:	613b      	str	r3, [r7, #16]
 8001b02:	4b28      	ldr	r3, [pc, #160]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b06:	4a27      	ldr	r2, [pc, #156]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001b08:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8001b0c:	6413      	str	r3, [r2, #64]	; 0x40
 8001b0e:	4b25      	ldr	r3, [pc, #148]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b12:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001b16:	613b      	str	r3, [r7, #16]
 8001b18:	693b      	ldr	r3, [r7, #16]
    HAL_RCC_CAN1_CLK_ENABLED++;
 8001b1a:	4b21      	ldr	r3, [pc, #132]	; (8001ba0 <HAL_CAN_MspInit+0x14c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	3301      	adds	r3, #1
 8001b20:	4a1f      	ldr	r2, [pc, #124]	; (8001ba0 <HAL_CAN_MspInit+0x14c>)
 8001b22:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8001b24:	4b1e      	ldr	r3, [pc, #120]	; (8001ba0 <HAL_CAN_MspInit+0x14c>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	2b01      	cmp	r3, #1
 8001b2a:	d10d      	bne.n	8001b48 <HAL_CAN_MspInit+0xf4>
      __HAL_RCC_CAN1_CLK_ENABLE();
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	60fb      	str	r3, [r7, #12]
 8001b30:	4b1c      	ldr	r3, [pc, #112]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001b32:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b34:	4a1b      	ldr	r2, [pc, #108]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001b36:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001b3a:	6413      	str	r3, [r2, #64]	; 0x40
 8001b3c:	4b19      	ldr	r3, [pc, #100]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001b44:	60fb      	str	r3, [r7, #12]
 8001b46:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b48:	2300      	movs	r3, #0
 8001b4a:	60bb      	str	r3, [r7, #8]
 8001b4c:	4b15      	ldr	r3, [pc, #84]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b50:	4a14      	ldr	r2, [pc, #80]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001b52:	f043 0302 	orr.w	r3, r3, #2
 8001b56:	6313      	str	r3, [r2, #48]	; 0x30
 8001b58:	4b12      	ldr	r3, [pc, #72]	; (8001ba4 <HAL_CAN_MspInit+0x150>)
 8001b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5c:	f003 0302 	and.w	r3, r3, #2
 8001b60:	60bb      	str	r3, [r7, #8]
 8001b62:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8001b64:	2360      	movs	r3, #96	; 0x60
 8001b66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b68:	2302      	movs	r3, #2
 8001b6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b70:	2303      	movs	r3, #3
 8001b72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8001b74:	2309      	movs	r3, #9
 8001b76:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b78:	f107 031c 	add.w	r3, r7, #28
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	480c      	ldr	r0, [pc, #48]	; (8001bb0 <HAL_CAN_MspInit+0x15c>)
 8001b80:	f001 fd3c 	bl	80035fc <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8001b84:	2200      	movs	r2, #0
 8001b86:	2100      	movs	r1, #0
 8001b88:	2040      	movs	r0, #64	; 0x40
 8001b8a:	f001 fd00 	bl	800358e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 8001b8e:	2040      	movs	r0, #64	; 0x40
 8001b90:	f001 fd19 	bl	80035c6 <HAL_NVIC_EnableIRQ>
}
 8001b94:	bf00      	nop
 8001b96:	3730      	adds	r7, #48	; 0x30
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}
 8001b9c:	40006400 	.word	0x40006400
 8001ba0:	2000011c 	.word	0x2000011c
 8001ba4:	40023800 	.word	0x40023800
 8001ba8:	40020000 	.word	0x40020000
 8001bac:	40006800 	.word	0x40006800
 8001bb0:	40020400 	.word	0x40020400

08001bb4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b08a      	sub	sp, #40	; 0x28
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bbc:	f107 0314 	add.w	r3, r7, #20
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	601a      	str	r2, [r3, #0]
 8001bc4:	605a      	str	r2, [r3, #4]
 8001bc6:	609a      	str	r2, [r3, #8]
 8001bc8:	60da      	str	r2, [r3, #12]
 8001bca:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	681b      	ldr	r3, [r3, #0]
 8001bd0:	4a28      	ldr	r2, [pc, #160]	; (8001c74 <HAL_SPI_MspInit+0xc0>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d149      	bne.n	8001c6a <HAL_SPI_MspInit+0xb6>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	613b      	str	r3, [r7, #16]
 8001bda:	4b27      	ldr	r3, [pc, #156]	; (8001c78 <HAL_SPI_MspInit+0xc4>)
 8001bdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bde:	4a26      	ldr	r2, [pc, #152]	; (8001c78 <HAL_SPI_MspInit+0xc4>)
 8001be0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001be4:	6453      	str	r3, [r2, #68]	; 0x44
 8001be6:	4b24      	ldr	r3, [pc, #144]	; (8001c78 <HAL_SPI_MspInit+0xc4>)
 8001be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001bee:	613b      	str	r3, [r7, #16]
 8001bf0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	60fb      	str	r3, [r7, #12]
 8001bf6:	4b20      	ldr	r3, [pc, #128]	; (8001c78 <HAL_SPI_MspInit+0xc4>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bfa:	4a1f      	ldr	r2, [pc, #124]	; (8001c78 <HAL_SPI_MspInit+0xc4>)
 8001bfc:	f043 0301 	orr.w	r3, r3, #1
 8001c00:	6313      	str	r3, [r2, #48]	; 0x30
 8001c02:	4b1d      	ldr	r3, [pc, #116]	; (8001c78 <HAL_SPI_MspInit+0xc4>)
 8001c04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c06:	f003 0301 	and.w	r3, r3, #1
 8001c0a:	60fb      	str	r3, [r7, #12]
 8001c0c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	60bb      	str	r3, [r7, #8]
 8001c12:	4b19      	ldr	r3, [pc, #100]	; (8001c78 <HAL_SPI_MspInit+0xc4>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c16:	4a18      	ldr	r2, [pc, #96]	; (8001c78 <HAL_SPI_MspInit+0xc4>)
 8001c18:	f043 0302 	orr.w	r3, r3, #2
 8001c1c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c1e:	4b16      	ldr	r3, [pc, #88]	; (8001c78 <HAL_SPI_MspInit+0xc4>)
 8001c20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	60bb      	str	r3, [r7, #8]
 8001c28:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001c2a:	23c0      	movs	r3, #192	; 0xc0
 8001c2c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c2e:	2302      	movs	r3, #2
 8001c30:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c32:	2300      	movs	r3, #0
 8001c34:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c36:	2303      	movs	r3, #3
 8001c38:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c3a:	2305      	movs	r3, #5
 8001c3c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c3e:	f107 0314 	add.w	r3, r7, #20
 8001c42:	4619      	mov	r1, r3
 8001c44:	480d      	ldr	r0, [pc, #52]	; (8001c7c <HAL_SPI_MspInit+0xc8>)
 8001c46:	f001 fcd9 	bl	80035fc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8001c4a:	2308      	movs	r3, #8
 8001c4c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c4e:	2302      	movs	r3, #2
 8001c50:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c52:	2300      	movs	r3, #0
 8001c54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c56:	2303      	movs	r3, #3
 8001c58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001c5a:	2305      	movs	r3, #5
 8001c5c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c5e:	f107 0314 	add.w	r3, r7, #20
 8001c62:	4619      	mov	r1, r3
 8001c64:	4806      	ldr	r0, [pc, #24]	; (8001c80 <HAL_SPI_MspInit+0xcc>)
 8001c66:	f001 fcc9 	bl	80035fc <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001c6a:	bf00      	nop
 8001c6c:	3728      	adds	r7, #40	; 0x28
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
 8001c72:	bf00      	nop
 8001c74:	40013000 	.word	0x40013000
 8001c78:	40023800 	.word	0x40023800
 8001c7c:	40020000 	.word	0x40020000
 8001c80:	40020400 	.word	0x40020400

08001c84 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001c94:	d115      	bne.n	8001cc2 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001c96:	2300      	movs	r3, #0
 8001c98:	60fb      	str	r3, [r7, #12]
 8001c9a:	4b0c      	ldr	r3, [pc, #48]	; (8001ccc <HAL_TIM_Base_MspInit+0x48>)
 8001c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c9e:	4a0b      	ldr	r2, [pc, #44]	; (8001ccc <HAL_TIM_Base_MspInit+0x48>)
 8001ca0:	f043 0301 	orr.w	r3, r3, #1
 8001ca4:	6413      	str	r3, [r2, #64]	; 0x40
 8001ca6:	4b09      	ldr	r3, [pc, #36]	; (8001ccc <HAL_TIM_Base_MspInit+0x48>)
 8001ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001caa:	f003 0301 	and.w	r3, r3, #1
 8001cae:	60fb      	str	r3, [r7, #12]
 8001cb0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	2100      	movs	r1, #0
 8001cb6:	201c      	movs	r0, #28
 8001cb8:	f001 fc69 	bl	800358e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001cbc:	201c      	movs	r0, #28
 8001cbe:	f001 fc82 	bl	80035c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8001cc2:	bf00      	nop
 8001cc4:	3710      	adds	r7, #16
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	40023800 	.word	0x40023800

08001cd0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cd4:	e7fe      	b.n	8001cd4 <NMI_Handler+0x4>

08001cd6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cda:	e7fe      	b.n	8001cda <HardFault_Handler+0x4>

08001cdc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ce0:	e7fe      	b.n	8001ce0 <MemManage_Handler+0x4>

08001ce2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ce2:	b480      	push	{r7}
 8001ce4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ce6:	e7fe      	b.n	8001ce6 <BusFault_Handler+0x4>

08001ce8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cec:	e7fe      	b.n	8001cec <UsageFault_Handler+0x4>

08001cee <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cee:	b480      	push	{r7}
 8001cf0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cf2:	bf00      	nop
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr

08001cfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d00:	bf00      	nop
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr

08001d0a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d0a:	b480      	push	{r7}
 8001d0c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d0e:	bf00      	nop
 8001d10:	46bd      	mov	sp, r7
 8001d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d16:	4770      	bx	lr

08001d18 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d18:	b580      	push	{r7, lr}
 8001d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d1c:	f000 f974 	bl	8002008 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d20:	bf00      	nop
 8001d22:	bd80      	pop	{r7, pc}

08001d24 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupts.
  */
void CAN1_RX0_IRQHandler(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8001d28:	4802      	ldr	r0, [pc, #8]	; (8001d34 <CAN1_RX0_IRQHandler+0x10>)
 8001d2a:	f001 f926 	bl	8002f7a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}
 8001d32:	bf00      	nop
 8001d34:	200002c4 	.word	0x200002c4

08001d38 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001d3c:	4802      	ldr	r0, [pc, #8]	; (8001d48 <TIM2_IRQHandler+0x10>)
 8001d3e:	f003 f8b5 	bl	8004eac <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001d42:	bf00      	nop
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	2000027c 	.word	0x2000027c

08001d4c <CAN2_RX0_IRQHandler>:

/**
  * @brief This function handles CAN2 RX0 interrupts.
  */
void CAN2_RX0_IRQHandler(void)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8001d50:	4802      	ldr	r0, [pc, #8]	; (8001d5c <CAN2_RX0_IRQHandler+0x10>)
 8001d52:	f001 f912 	bl	8002f7a <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN2_RX0_IRQn 1 */

  /* USER CODE END CAN2_RX0_IRQn 1 */
}
 8001d56:	bf00      	nop
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	200001b8 	.word	0x200001b8

08001d60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d60:	b480      	push	{r7}
 8001d62:	af00      	add	r7, sp, #0
	return 1;
 8001d64:	2301      	movs	r3, #1
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	46bd      	mov	sp, r7
 8001d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6e:	4770      	bx	lr

08001d70 <_kill>:

int _kill(int pid, int sig)
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b082      	sub	sp, #8
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
 8001d78:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d7a:	f003 fc59 	bl	8005630 <__errno>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2216      	movs	r2, #22
 8001d82:	601a      	str	r2, [r3, #0]
	return -1;
 8001d84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d88:	4618      	mov	r0, r3
 8001d8a:	3708      	adds	r7, #8
 8001d8c:	46bd      	mov	sp, r7
 8001d8e:	bd80      	pop	{r7, pc}

08001d90 <_exit>:

void _exit (int status)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	b082      	sub	sp, #8
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d98:	f04f 31ff 	mov.w	r1, #4294967295
 8001d9c:	6878      	ldr	r0, [r7, #4]
 8001d9e:	f7ff ffe7 	bl	8001d70 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001da2:	e7fe      	b.n	8001da2 <_exit+0x12>

08001da4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b086      	sub	sp, #24
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	60f8      	str	r0, [r7, #12]
 8001dac:	60b9      	str	r1, [r7, #8]
 8001dae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001db0:	2300      	movs	r3, #0
 8001db2:	617b      	str	r3, [r7, #20]
 8001db4:	e00a      	b.n	8001dcc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001db6:	f3af 8000 	nop.w
 8001dba:	4601      	mov	r1, r0
 8001dbc:	68bb      	ldr	r3, [r7, #8]
 8001dbe:	1c5a      	adds	r2, r3, #1
 8001dc0:	60ba      	str	r2, [r7, #8]
 8001dc2:	b2ca      	uxtb	r2, r1
 8001dc4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dc6:	697b      	ldr	r3, [r7, #20]
 8001dc8:	3301      	adds	r3, #1
 8001dca:	617b      	str	r3, [r7, #20]
 8001dcc:	697a      	ldr	r2, [r7, #20]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	dbf0      	blt.n	8001db6 <_read+0x12>
	}

return len;
 8001dd4:	687b      	ldr	r3, [r7, #4]
}
 8001dd6:	4618      	mov	r0, r3
 8001dd8:	3718      	adds	r7, #24
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}

08001dde <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001dde:	b580      	push	{r7, lr}
 8001de0:	b086      	sub	sp, #24
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	60f8      	str	r0, [r7, #12]
 8001de6:	60b9      	str	r1, [r7, #8]
 8001de8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dea:	2300      	movs	r3, #0
 8001dec:	617b      	str	r3, [r7, #20]
 8001dee:	e009      	b.n	8001e04 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	1c5a      	adds	r2, r3, #1
 8001df4:	60ba      	str	r2, [r7, #8]
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dfe:	697b      	ldr	r3, [r7, #20]
 8001e00:	3301      	adds	r3, #1
 8001e02:	617b      	str	r3, [r7, #20]
 8001e04:	697a      	ldr	r2, [r7, #20]
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	dbf1      	blt.n	8001df0 <_write+0x12>
	}
	return len;
 8001e0c:	687b      	ldr	r3, [r7, #4]
}
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3718      	adds	r7, #24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <_close>:

int _close(int file)
{
 8001e16:	b480      	push	{r7}
 8001e18:	b083      	sub	sp, #12
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
	return -1;
 8001e1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e22:	4618      	mov	r0, r3
 8001e24:	370c      	adds	r7, #12
 8001e26:	46bd      	mov	sp, r7
 8001e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2c:	4770      	bx	lr

08001e2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	b083      	sub	sp, #12
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
 8001e36:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e3e:	605a      	str	r2, [r3, #4]
	return 0;
 8001e40:	2300      	movs	r3, #0
}
 8001e42:	4618      	mov	r0, r3
 8001e44:	370c      	adds	r7, #12
 8001e46:	46bd      	mov	sp, r7
 8001e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4c:	4770      	bx	lr

08001e4e <_isatty>:

int _isatty(int file)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b083      	sub	sp, #12
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
	return 1;
 8001e56:	2301      	movs	r3, #1
}
 8001e58:	4618      	mov	r0, r3
 8001e5a:	370c      	adds	r7, #12
 8001e5c:	46bd      	mov	sp, r7
 8001e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e62:	4770      	bx	lr

08001e64 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b085      	sub	sp, #20
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	60f8      	str	r0, [r7, #12]
 8001e6c:	60b9      	str	r1, [r7, #8]
 8001e6e:	607a      	str	r2, [r7, #4]
	return 0;
 8001e70:	2300      	movs	r3, #0
}
 8001e72:	4618      	mov	r0, r3
 8001e74:	3714      	adds	r7, #20
 8001e76:	46bd      	mov	sp, r7
 8001e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7c:	4770      	bx	lr
	...

08001e80 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0
 8001e86:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e88:	4a14      	ldr	r2, [pc, #80]	; (8001edc <_sbrk+0x5c>)
 8001e8a:	4b15      	ldr	r3, [pc, #84]	; (8001ee0 <_sbrk+0x60>)
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e94:	4b13      	ldr	r3, [pc, #76]	; (8001ee4 <_sbrk+0x64>)
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d102      	bne.n	8001ea2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e9c:	4b11      	ldr	r3, [pc, #68]	; (8001ee4 <_sbrk+0x64>)
 8001e9e:	4a12      	ldr	r2, [pc, #72]	; (8001ee8 <_sbrk+0x68>)
 8001ea0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001ea2:	4b10      	ldr	r3, [pc, #64]	; (8001ee4 <_sbrk+0x64>)
 8001ea4:	681a      	ldr	r2, [r3, #0]
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	4413      	add	r3, r2
 8001eaa:	693a      	ldr	r2, [r7, #16]
 8001eac:	429a      	cmp	r2, r3
 8001eae:	d207      	bcs.n	8001ec0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001eb0:	f003 fbbe 	bl	8005630 <__errno>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	220c      	movs	r2, #12
 8001eb8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001eba:	f04f 33ff 	mov.w	r3, #4294967295
 8001ebe:	e009      	b.n	8001ed4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ec0:	4b08      	ldr	r3, [pc, #32]	; (8001ee4 <_sbrk+0x64>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ec6:	4b07      	ldr	r3, [pc, #28]	; (8001ee4 <_sbrk+0x64>)
 8001ec8:	681a      	ldr	r2, [r3, #0]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4413      	add	r3, r2
 8001ece:	4a05      	ldr	r2, [pc, #20]	; (8001ee4 <_sbrk+0x64>)
 8001ed0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
}
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	3718      	adds	r7, #24
 8001ed8:	46bd      	mov	sp, r7
 8001eda:	bd80      	pop	{r7, pc}
 8001edc:	20020000 	.word	0x20020000
 8001ee0:	00000400 	.word	0x00000400
 8001ee4:	20000120 	.word	0x20000120
 8001ee8:	20000338 	.word	0x20000338

08001eec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ef0:	4b06      	ldr	r3, [pc, #24]	; (8001f0c <SystemInit+0x20>)
 8001ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ef6:	4a05      	ldr	r2, [pc, #20]	; (8001f0c <SystemInit+0x20>)
 8001ef8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001efc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f00:	bf00      	nop
 8001f02:	46bd      	mov	sp, r7
 8001f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f08:	4770      	bx	lr
 8001f0a:	bf00      	nop
 8001f0c:	e000ed00 	.word	0xe000ed00

08001f10 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001f10:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f48 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f14:	480d      	ldr	r0, [pc, #52]	; (8001f4c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f16:	490e      	ldr	r1, [pc, #56]	; (8001f50 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f18:	4a0e      	ldr	r2, [pc, #56]	; (8001f54 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f1a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f1c:	e002      	b.n	8001f24 <LoopCopyDataInit>

08001f1e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f1e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f20:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f22:	3304      	adds	r3, #4

08001f24 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f24:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f26:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f28:	d3f9      	bcc.n	8001f1e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f2a:	4a0b      	ldr	r2, [pc, #44]	; (8001f58 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f2c:	4c0b      	ldr	r4, [pc, #44]	; (8001f5c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f2e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f30:	e001      	b.n	8001f36 <LoopFillZerobss>

08001f32 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f32:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f34:	3204      	adds	r2, #4

08001f36 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f36:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f38:	d3fb      	bcc.n	8001f32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001f3a:	f7ff ffd7 	bl	8001eec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f3e:	f003 fb7d 	bl	800563c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f42:	f7fe fe61 	bl	8000c08 <main>
  bx  lr    
 8001f46:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001f48:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f50:	200000ac 	.word	0x200000ac
  ldr r2, =_sidata
 8001f54:	08007458 	.word	0x08007458
  ldr r2, =_sbss
 8001f58:	200000ac 	.word	0x200000ac
  ldr r4, =_ebss
 8001f5c:	20000334 	.word	0x20000334

08001f60 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f60:	e7fe      	b.n	8001f60 <ADC_IRQHandler>
	...

08001f64 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f64:	b580      	push	{r7, lr}
 8001f66:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f68:	4b0e      	ldr	r3, [pc, #56]	; (8001fa4 <HAL_Init+0x40>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	4a0d      	ldr	r2, [pc, #52]	; (8001fa4 <HAL_Init+0x40>)
 8001f6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f72:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f74:	4b0b      	ldr	r3, [pc, #44]	; (8001fa4 <HAL_Init+0x40>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a0a      	ldr	r2, [pc, #40]	; (8001fa4 <HAL_Init+0x40>)
 8001f7a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f7e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f80:	4b08      	ldr	r3, [pc, #32]	; (8001fa4 <HAL_Init+0x40>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a07      	ldr	r2, [pc, #28]	; (8001fa4 <HAL_Init+0x40>)
 8001f86:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f8a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f8c:	2003      	movs	r0, #3
 8001f8e:	f001 faf3 	bl	8003578 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f92:	200f      	movs	r0, #15
 8001f94:	f000 f808 	bl	8001fa8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f98:	f7ff fcf0 	bl	800197c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40023c00 	.word	0x40023c00

08001fa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b082      	sub	sp, #8
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fb0:	4b12      	ldr	r3, [pc, #72]	; (8001ffc <HAL_InitTick+0x54>)
 8001fb2:	681a      	ldr	r2, [r3, #0]
 8001fb4:	4b12      	ldr	r3, [pc, #72]	; (8002000 <HAL_InitTick+0x58>)
 8001fb6:	781b      	ldrb	r3, [r3, #0]
 8001fb8:	4619      	mov	r1, r3
 8001fba:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fbe:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fc2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f001 fb0b 	bl	80035e2 <HAL_SYSTICK_Config>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	2b00      	cmp	r3, #0
 8001fd0:	d001      	beq.n	8001fd6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	e00e      	b.n	8001ff4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2b0f      	cmp	r3, #15
 8001fda:	d80a      	bhi.n	8001ff2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001fdc:	2200      	movs	r2, #0
 8001fde:	6879      	ldr	r1, [r7, #4]
 8001fe0:	f04f 30ff 	mov.w	r0, #4294967295
 8001fe4:	f001 fad3 	bl	800358e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001fe8:	4a06      	ldr	r2, [pc, #24]	; (8002004 <HAL_InitTick+0x5c>)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	e000      	b.n	8001ff4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001ff2:	2301      	movs	r3, #1
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3708      	adds	r7, #8
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	2000003c 	.word	0x2000003c
 8002000:	20000044 	.word	0x20000044
 8002004:	20000040 	.word	0x20000040

08002008 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002008:	b480      	push	{r7}
 800200a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800200c:	4b06      	ldr	r3, [pc, #24]	; (8002028 <HAL_IncTick+0x20>)
 800200e:	781b      	ldrb	r3, [r3, #0]
 8002010:	461a      	mov	r2, r3
 8002012:	4b06      	ldr	r3, [pc, #24]	; (800202c <HAL_IncTick+0x24>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4413      	add	r3, r2
 8002018:	4a04      	ldr	r2, [pc, #16]	; (800202c <HAL_IncTick+0x24>)
 800201a:	6013      	str	r3, [r2, #0]
}
 800201c:	bf00      	nop
 800201e:	46bd      	mov	sp, r7
 8002020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002024:	4770      	bx	lr
 8002026:	bf00      	nop
 8002028:	20000044 	.word	0x20000044
 800202c:	20000320 	.word	0x20000320

08002030 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002030:	b480      	push	{r7}
 8002032:	af00      	add	r7, sp, #0
  return uwTick;
 8002034:	4b03      	ldr	r3, [pc, #12]	; (8002044 <HAL_GetTick+0x14>)
 8002036:	681b      	ldr	r3, [r3, #0]
}
 8002038:	4618      	mov	r0, r3
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
 8002042:	bf00      	nop
 8002044:	20000320 	.word	0x20000320

08002048 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b084      	sub	sp, #16
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002050:	f7ff ffee 	bl	8002030 <HAL_GetTick>
 8002054:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002060:	d005      	beq.n	800206e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002062:	4b0a      	ldr	r3, [pc, #40]	; (800208c <HAL_Delay+0x44>)
 8002064:	781b      	ldrb	r3, [r3, #0]
 8002066:	461a      	mov	r2, r3
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	4413      	add	r3, r2
 800206c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800206e:	bf00      	nop
 8002070:	f7ff ffde 	bl	8002030 <HAL_GetTick>
 8002074:	4602      	mov	r2, r0
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	1ad3      	subs	r3, r2, r3
 800207a:	68fa      	ldr	r2, [r7, #12]
 800207c:	429a      	cmp	r2, r3
 800207e:	d8f7      	bhi.n	8002070 <HAL_Delay+0x28>
  {
  }
}
 8002080:	bf00      	nop
 8002082:	bf00      	nop
 8002084:	3710      	adds	r7, #16
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}
 800208a:	bf00      	nop
 800208c:	20000044 	.word	0x20000044

08002090 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002098:	2300      	movs	r3, #0
 800209a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d101      	bne.n	80020a6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80020a2:	2301      	movs	r3, #1
 80020a4:	e033      	b.n	800210e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d109      	bne.n	80020c2 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020ae:	6878      	ldr	r0, [r7, #4]
 80020b0:	f7ff fc8c 	bl	80019cc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	2200      	movs	r2, #0
 80020be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c6:	f003 0310 	and.w	r3, r3, #16
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d118      	bne.n	8002100 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020d2:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80020d6:	f023 0302 	bic.w	r3, r3, #2
 80020da:	f043 0202 	orr.w	r2, r3, #2
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80020e2:	6878      	ldr	r0, [r7, #4]
 80020e4:	f000 fa1a 	bl	800251c <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	2200      	movs	r2, #0
 80020ec:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f2:	f023 0303 	bic.w	r3, r3, #3
 80020f6:	f043 0201 	orr.w	r2, r3, #1
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	641a      	str	r2, [r3, #64]	; 0x40
 80020fe:	e001      	b.n	8002104 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002100:	2301      	movs	r3, #1
 8002102:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	2200      	movs	r2, #0
 8002108:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800210c:	7bfb      	ldrb	r3, [r7, #15]
}
 800210e:	4618      	mov	r0, r3
 8002110:	3710      	adds	r7, #16
 8002112:	46bd      	mov	sp, r7
 8002114:	bd80      	pop	{r7, pc}
	...

08002118 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002118:	b480      	push	{r7}
 800211a:	b085      	sub	sp, #20
 800211c:	af00      	add	r7, sp, #0
 800211e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002120:	2300      	movs	r3, #0
 8002122:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800212a:	2b01      	cmp	r3, #1
 800212c:	d101      	bne.n	8002132 <HAL_ADC_Start+0x1a>
 800212e:	2302      	movs	r3, #2
 8002130:	e0b2      	b.n	8002298 <HAL_ADC_Start+0x180>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2201      	movs	r2, #1
 8002136:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f003 0301 	and.w	r3, r3, #1
 8002144:	2b01      	cmp	r3, #1
 8002146:	d018      	beq.n	800217a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	689a      	ldr	r2, [r3, #8]
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	f042 0201 	orr.w	r2, r2, #1
 8002156:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002158:	4b52      	ldr	r3, [pc, #328]	; (80022a4 <HAL_ADC_Start+0x18c>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	4a52      	ldr	r2, [pc, #328]	; (80022a8 <HAL_ADC_Start+0x190>)
 800215e:	fba2 2303 	umull	r2, r3, r2, r3
 8002162:	0c9a      	lsrs	r2, r3, #18
 8002164:	4613      	mov	r3, r2
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	4413      	add	r3, r2
 800216a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800216c:	e002      	b.n	8002174 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800216e:	68bb      	ldr	r3, [r7, #8]
 8002170:	3b01      	subs	r3, #1
 8002172:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002174:	68bb      	ldr	r3, [r7, #8]
 8002176:	2b00      	cmp	r3, #0
 8002178:	d1f9      	bne.n	800216e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	689b      	ldr	r3, [r3, #8]
 8002180:	f003 0301 	and.w	r3, r3, #1
 8002184:	2b01      	cmp	r3, #1
 8002186:	d17a      	bne.n	800227e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800218c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002190:	f023 0301 	bic.w	r3, r3, #1
 8002194:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	685b      	ldr	r3, [r3, #4]
 80021a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d007      	beq.n	80021ba <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80021b2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80021be:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80021c6:	d106      	bne.n	80021d6 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021cc:	f023 0206 	bic.w	r2, r3, #6
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	645a      	str	r2, [r3, #68]	; 0x44
 80021d4:	e002      	b.n	80021dc <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2200      	movs	r2, #0
 80021e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80021e4:	4b31      	ldr	r3, [pc, #196]	; (80022ac <HAL_ADC_Start+0x194>)
 80021e6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80021f0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	685b      	ldr	r3, [r3, #4]
 80021f6:	f003 031f 	and.w	r3, r3, #31
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d12a      	bne.n	8002254 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a2b      	ldr	r2, [pc, #172]	; (80022b0 <HAL_ADC_Start+0x198>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d015      	beq.n	8002234 <HAL_ADC_Start+0x11c>
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	4a29      	ldr	r2, [pc, #164]	; (80022b4 <HAL_ADC_Start+0x19c>)
 800220e:	4293      	cmp	r3, r2
 8002210:	d105      	bne.n	800221e <HAL_ADC_Start+0x106>
 8002212:	4b26      	ldr	r3, [pc, #152]	; (80022ac <HAL_ADC_Start+0x194>)
 8002214:	685b      	ldr	r3, [r3, #4]
 8002216:	f003 031f 	and.w	r3, r3, #31
 800221a:	2b00      	cmp	r3, #0
 800221c:	d00a      	beq.n	8002234 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	4a25      	ldr	r2, [pc, #148]	; (80022b8 <HAL_ADC_Start+0x1a0>)
 8002224:	4293      	cmp	r3, r2
 8002226:	d136      	bne.n	8002296 <HAL_ADC_Start+0x17e>
 8002228:	4b20      	ldr	r3, [pc, #128]	; (80022ac <HAL_ADC_Start+0x194>)
 800222a:	685b      	ldr	r3, [r3, #4]
 800222c:	f003 0310 	and.w	r3, r3, #16
 8002230:	2b00      	cmp	r3, #0
 8002232:	d130      	bne.n	8002296 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	689b      	ldr	r3, [r3, #8]
 800223a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800223e:	2b00      	cmp	r3, #0
 8002240:	d129      	bne.n	8002296 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	689a      	ldr	r2, [r3, #8]
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002250:	609a      	str	r2, [r3, #8]
 8002252:	e020      	b.n	8002296 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	4a15      	ldr	r2, [pc, #84]	; (80022b0 <HAL_ADC_Start+0x198>)
 800225a:	4293      	cmp	r3, r2
 800225c:	d11b      	bne.n	8002296 <HAL_ADC_Start+0x17e>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002268:	2b00      	cmp	r3, #0
 800226a:	d114      	bne.n	8002296 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	689a      	ldr	r2, [r3, #8]
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800227a:	609a      	str	r2, [r3, #8]
 800227c:	e00b      	b.n	8002296 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002282:	f043 0210 	orr.w	r2, r3, #16
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800228e:	f043 0201 	orr.w	r2, r3, #1
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002296:	2300      	movs	r3, #0
}
 8002298:	4618      	mov	r0, r3
 800229a:	3714      	adds	r7, #20
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr
 80022a4:	2000003c 	.word	0x2000003c
 80022a8:	431bde83 	.word	0x431bde83
 80022ac:	40012300 	.word	0x40012300
 80022b0:	40012000 	.word	0x40012000
 80022b4:	40012100 	.word	0x40012100
 80022b8:	40012200 	.word	0x40012200

080022bc <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80022bc:	b480      	push	{r7}
 80022be:	b083      	sub	sp, #12
 80022c0:	af00      	add	r7, sp, #0
 80022c2:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022d4:	4770      	bx	lr
	...

080022d8 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80022d8:	b480      	push	{r7}
 80022da:	b085      	sub	sp, #20
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80022e2:	2300      	movs	r3, #0
 80022e4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80022ec:	2b01      	cmp	r3, #1
 80022ee:	d101      	bne.n	80022f4 <HAL_ADC_ConfigChannel+0x1c>
 80022f0:	2302      	movs	r3, #2
 80022f2:	e105      	b.n	8002500 <HAL_ADC_ConfigChannel+0x228>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	2201      	movs	r2, #1
 80022f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	2b09      	cmp	r3, #9
 8002302:	d925      	bls.n	8002350 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	68d9      	ldr	r1, [r3, #12]
 800230a:	683b      	ldr	r3, [r7, #0]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	b29b      	uxth	r3, r3
 8002310:	461a      	mov	r2, r3
 8002312:	4613      	mov	r3, r2
 8002314:	005b      	lsls	r3, r3, #1
 8002316:	4413      	add	r3, r2
 8002318:	3b1e      	subs	r3, #30
 800231a:	2207      	movs	r2, #7
 800231c:	fa02 f303 	lsl.w	r3, r2, r3
 8002320:	43da      	mvns	r2, r3
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	400a      	ands	r2, r1
 8002328:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	68d9      	ldr	r1, [r3, #12]
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	689a      	ldr	r2, [r3, #8]
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	b29b      	uxth	r3, r3
 800233a:	4618      	mov	r0, r3
 800233c:	4603      	mov	r3, r0
 800233e:	005b      	lsls	r3, r3, #1
 8002340:	4403      	add	r3, r0
 8002342:	3b1e      	subs	r3, #30
 8002344:	409a      	lsls	r2, r3
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	430a      	orrs	r2, r1
 800234c:	60da      	str	r2, [r3, #12]
 800234e:	e022      	b.n	8002396 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	6919      	ldr	r1, [r3, #16]
 8002356:	683b      	ldr	r3, [r7, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	b29b      	uxth	r3, r3
 800235c:	461a      	mov	r2, r3
 800235e:	4613      	mov	r3, r2
 8002360:	005b      	lsls	r3, r3, #1
 8002362:	4413      	add	r3, r2
 8002364:	2207      	movs	r2, #7
 8002366:	fa02 f303 	lsl.w	r3, r2, r3
 800236a:	43da      	mvns	r2, r3
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	400a      	ands	r2, r1
 8002372:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	6919      	ldr	r1, [r3, #16]
 800237a:	683b      	ldr	r3, [r7, #0]
 800237c:	689a      	ldr	r2, [r3, #8]
 800237e:	683b      	ldr	r3, [r7, #0]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	b29b      	uxth	r3, r3
 8002384:	4618      	mov	r0, r3
 8002386:	4603      	mov	r3, r0
 8002388:	005b      	lsls	r3, r3, #1
 800238a:	4403      	add	r3, r0
 800238c:	409a      	lsls	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	430a      	orrs	r2, r1
 8002394:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002396:	683b      	ldr	r3, [r7, #0]
 8002398:	685b      	ldr	r3, [r3, #4]
 800239a:	2b06      	cmp	r3, #6
 800239c:	d824      	bhi.n	80023e8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	685a      	ldr	r2, [r3, #4]
 80023a8:	4613      	mov	r3, r2
 80023aa:	009b      	lsls	r3, r3, #2
 80023ac:	4413      	add	r3, r2
 80023ae:	3b05      	subs	r3, #5
 80023b0:	221f      	movs	r2, #31
 80023b2:	fa02 f303 	lsl.w	r3, r2, r3
 80023b6:	43da      	mvns	r2, r3
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	400a      	ands	r2, r1
 80023be:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80023c6:	683b      	ldr	r3, [r7, #0]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	b29b      	uxth	r3, r3
 80023cc:	4618      	mov	r0, r3
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	685a      	ldr	r2, [r3, #4]
 80023d2:	4613      	mov	r3, r2
 80023d4:	009b      	lsls	r3, r3, #2
 80023d6:	4413      	add	r3, r2
 80023d8:	3b05      	subs	r3, #5
 80023da:	fa00 f203 	lsl.w	r2, r0, r3
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	430a      	orrs	r2, r1
 80023e4:	635a      	str	r2, [r3, #52]	; 0x34
 80023e6:	e04c      	b.n	8002482 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80023e8:	683b      	ldr	r3, [r7, #0]
 80023ea:	685b      	ldr	r3, [r3, #4]
 80023ec:	2b0c      	cmp	r3, #12
 80023ee:	d824      	bhi.n	800243a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	685a      	ldr	r2, [r3, #4]
 80023fa:	4613      	mov	r3, r2
 80023fc:	009b      	lsls	r3, r3, #2
 80023fe:	4413      	add	r3, r2
 8002400:	3b23      	subs	r3, #35	; 0x23
 8002402:	221f      	movs	r2, #31
 8002404:	fa02 f303 	lsl.w	r3, r2, r3
 8002408:	43da      	mvns	r2, r3
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	400a      	ands	r2, r1
 8002410:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	b29b      	uxth	r3, r3
 800241e:	4618      	mov	r0, r3
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685a      	ldr	r2, [r3, #4]
 8002424:	4613      	mov	r3, r2
 8002426:	009b      	lsls	r3, r3, #2
 8002428:	4413      	add	r3, r2
 800242a:	3b23      	subs	r3, #35	; 0x23
 800242c:	fa00 f203 	lsl.w	r2, r0, r3
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	430a      	orrs	r2, r1
 8002436:	631a      	str	r2, [r3, #48]	; 0x30
 8002438:	e023      	b.n	8002482 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	685a      	ldr	r2, [r3, #4]
 8002444:	4613      	mov	r3, r2
 8002446:	009b      	lsls	r3, r3, #2
 8002448:	4413      	add	r3, r2
 800244a:	3b41      	subs	r3, #65	; 0x41
 800244c:	221f      	movs	r2, #31
 800244e:	fa02 f303 	lsl.w	r3, r2, r3
 8002452:	43da      	mvns	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	400a      	ands	r2, r1
 800245a:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002462:	683b      	ldr	r3, [r7, #0]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	b29b      	uxth	r3, r3
 8002468:	4618      	mov	r0, r3
 800246a:	683b      	ldr	r3, [r7, #0]
 800246c:	685a      	ldr	r2, [r3, #4]
 800246e:	4613      	mov	r3, r2
 8002470:	009b      	lsls	r3, r3, #2
 8002472:	4413      	add	r3, r2
 8002474:	3b41      	subs	r3, #65	; 0x41
 8002476:	fa00 f203 	lsl.w	r2, r0, r3
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	430a      	orrs	r2, r1
 8002480:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002482:	4b22      	ldr	r3, [pc, #136]	; (800250c <HAL_ADC_ConfigChannel+0x234>)
 8002484:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	4a21      	ldr	r2, [pc, #132]	; (8002510 <HAL_ADC_ConfigChannel+0x238>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d109      	bne.n	80024a4 <HAL_ADC_ConfigChannel+0x1cc>
 8002490:	683b      	ldr	r3, [r7, #0]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2b12      	cmp	r3, #18
 8002496:	d105      	bne.n	80024a4 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	4a19      	ldr	r2, [pc, #100]	; (8002510 <HAL_ADC_ConfigChannel+0x238>)
 80024aa:	4293      	cmp	r3, r2
 80024ac:	d123      	bne.n	80024f6 <HAL_ADC_ConfigChannel+0x21e>
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	2b10      	cmp	r3, #16
 80024b4:	d003      	beq.n	80024be <HAL_ADC_ConfigChannel+0x1e6>
 80024b6:	683b      	ldr	r3, [r7, #0]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	2b11      	cmp	r3, #17
 80024bc:	d11b      	bne.n	80024f6 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80024ca:	683b      	ldr	r3, [r7, #0]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	2b10      	cmp	r3, #16
 80024d0:	d111      	bne.n	80024f6 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80024d2:	4b10      	ldr	r3, [pc, #64]	; (8002514 <HAL_ADC_ConfigChannel+0x23c>)
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a10      	ldr	r2, [pc, #64]	; (8002518 <HAL_ADC_ConfigChannel+0x240>)
 80024d8:	fba2 2303 	umull	r2, r3, r2, r3
 80024dc:	0c9a      	lsrs	r2, r3, #18
 80024de:	4613      	mov	r3, r2
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	4413      	add	r3, r2
 80024e4:	005b      	lsls	r3, r3, #1
 80024e6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80024e8:	e002      	b.n	80024f0 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	3b01      	subs	r3, #1
 80024ee:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d1f9      	bne.n	80024ea <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	2200      	movs	r2, #0
 80024fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80024fe:	2300      	movs	r3, #0
}
 8002500:	4618      	mov	r0, r3
 8002502:	3714      	adds	r7, #20
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr
 800250c:	40012300 	.word	0x40012300
 8002510:	40012000 	.word	0x40012000
 8002514:	2000003c 	.word	0x2000003c
 8002518:	431bde83 	.word	0x431bde83

0800251c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 800251c:	b480      	push	{r7}
 800251e:	b085      	sub	sp, #20
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002524:	4b79      	ldr	r3, [pc, #484]	; (800270c <ADC_Init+0x1f0>)
 8002526:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002534:	68fb      	ldr	r3, [r7, #12]
 8002536:	685a      	ldr	r2, [r3, #4]
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	431a      	orrs	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	685a      	ldr	r2, [r3, #4]
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002550:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	6859      	ldr	r1, [r3, #4]
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	691b      	ldr	r3, [r3, #16]
 800255c:	021a      	lsls	r2, r3, #8
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	430a      	orrs	r2, r1
 8002564:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	685a      	ldr	r2, [r3, #4]
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8002574:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	6859      	ldr	r1, [r3, #4]
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	689a      	ldr	r2, [r3, #8]
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	430a      	orrs	r2, r1
 8002586:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	689a      	ldr	r2, [r3, #8]
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002596:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	6899      	ldr	r1, [r3, #8]
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	68da      	ldr	r2, [r3, #12]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	430a      	orrs	r2, r1
 80025a8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025ae:	4a58      	ldr	r2, [pc, #352]	; (8002710 <ADC_Init+0x1f4>)
 80025b0:	4293      	cmp	r3, r2
 80025b2:	d022      	beq.n	80025fa <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	689a      	ldr	r2, [r3, #8]
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	681b      	ldr	r3, [r3, #0]
 80025be:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80025c2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	6899      	ldr	r1, [r3, #8]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	430a      	orrs	r2, r1
 80025d4:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689a      	ldr	r2, [r3, #8]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80025e4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6899      	ldr	r1, [r3, #8]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	430a      	orrs	r2, r1
 80025f6:	609a      	str	r2, [r3, #8]
 80025f8:	e00f      	b.n	800261a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	689a      	ldr	r2, [r3, #8]
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002608:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	689a      	ldr	r2, [r3, #8]
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002618:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689a      	ldr	r2, [r3, #8]
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	f022 0202 	bic.w	r2, r2, #2
 8002628:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	6899      	ldr	r1, [r3, #8]
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	7e1b      	ldrb	r3, [r3, #24]
 8002634:	005a      	lsls	r2, r3, #1
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	430a      	orrs	r2, r1
 800263c:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002644:	2b00      	cmp	r3, #0
 8002646:	d01b      	beq.n	8002680 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	685a      	ldr	r2, [r3, #4]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002656:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	685a      	ldr	r2, [r3, #4]
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8002666:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	6859      	ldr	r1, [r3, #4]
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002672:	3b01      	subs	r3, #1
 8002674:	035a      	lsls	r2, r3, #13
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	430a      	orrs	r2, r1
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	e007      	b.n	8002690 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	685a      	ldr	r2, [r3, #4]
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800268e:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 800269e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	69db      	ldr	r3, [r3, #28]
 80026aa:	3b01      	subs	r3, #1
 80026ac:	051a      	lsls	r2, r3, #20
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	430a      	orrs	r2, r1
 80026b4:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	689a      	ldr	r2, [r3, #8]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80026c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	6899      	ldr	r1, [r3, #8]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80026d2:	025a      	lsls	r2, r3, #9
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	430a      	orrs	r2, r1
 80026da:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	689a      	ldr	r2, [r3, #8]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80026ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	6899      	ldr	r1, [r3, #8]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	695b      	ldr	r3, [r3, #20]
 80026f6:	029a      	lsls	r2, r3, #10
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	430a      	orrs	r2, r1
 80026fe:	609a      	str	r2, [r3, #8]
}
 8002700:	bf00      	nop
 8002702:	3714      	adds	r7, #20
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr
 800270c:	40012300 	.word	0x40012300
 8002710:	0f000001 	.word	0x0f000001

08002714 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b084      	sub	sp, #16
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	2b00      	cmp	r3, #0
 8002720:	d101      	bne.n	8002726 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8002722:	2301      	movs	r3, #1
 8002724:	e0ed      	b.n	8002902 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	f893 3020 	ldrb.w	r3, [r3, #32]
 800272c:	b2db      	uxtb	r3, r3
 800272e:	2b00      	cmp	r3, #0
 8002730:	d102      	bne.n	8002738 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	f7ff f98e 	bl	8001a54 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	681a      	ldr	r2, [r3, #0]
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	f042 0201 	orr.w	r2, r2, #1
 8002746:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002748:	f7ff fc72 	bl	8002030 <HAL_GetTick>
 800274c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800274e:	e012      	b.n	8002776 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002750:	f7ff fc6e 	bl	8002030 <HAL_GetTick>
 8002754:	4602      	mov	r2, r0
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	1ad3      	subs	r3, r2, r3
 800275a:	2b0a      	cmp	r3, #10
 800275c:	d90b      	bls.n	8002776 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002762:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	2205      	movs	r2, #5
 800276e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e0c5      	b.n	8002902 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f003 0301 	and.w	r3, r3, #1
 8002780:	2b00      	cmp	r3, #0
 8002782:	d0e5      	beq.n	8002750 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	681a      	ldr	r2, [r3, #0]
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f022 0202 	bic.w	r2, r2, #2
 8002792:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002794:	f7ff fc4c 	bl	8002030 <HAL_GetTick>
 8002798:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800279a:	e012      	b.n	80027c2 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800279c:	f7ff fc48 	bl	8002030 <HAL_GetTick>
 80027a0:	4602      	mov	r2, r0
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	1ad3      	subs	r3, r2, r3
 80027a6:	2b0a      	cmp	r3, #10
 80027a8:	d90b      	bls.n	80027c2 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ae:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	2205      	movs	r2, #5
 80027ba:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80027be:	2301      	movs	r3, #1
 80027c0:	e09f      	b.n	8002902 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	685b      	ldr	r3, [r3, #4]
 80027c8:	f003 0302 	and.w	r3, r3, #2
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d1e5      	bne.n	800279c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	7e1b      	ldrb	r3, [r3, #24]
 80027d4:	2b01      	cmp	r3, #1
 80027d6:	d108      	bne.n	80027ea <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	681a      	ldr	r2, [r3, #0]
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80027e6:	601a      	str	r2, [r3, #0]
 80027e8:	e007      	b.n	80027fa <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	681a      	ldr	r2, [r3, #0]
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80027f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	7e5b      	ldrb	r3, [r3, #25]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d108      	bne.n	8002814 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	681a      	ldr	r2, [r3, #0]
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002810:	601a      	str	r2, [r3, #0]
 8002812:	e007      	b.n	8002824 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	681a      	ldr	r2, [r3, #0]
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002822:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	7e9b      	ldrb	r3, [r3, #26]
 8002828:	2b01      	cmp	r3, #1
 800282a:	d108      	bne.n	800283e <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f042 0220 	orr.w	r2, r2, #32
 800283a:	601a      	str	r2, [r3, #0]
 800283c:	e007      	b.n	800284e <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	681a      	ldr	r2, [r3, #0]
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f022 0220 	bic.w	r2, r2, #32
 800284c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	7edb      	ldrb	r3, [r3, #27]
 8002852:	2b01      	cmp	r3, #1
 8002854:	d108      	bne.n	8002868 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	681a      	ldr	r2, [r3, #0]
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f022 0210 	bic.w	r2, r2, #16
 8002864:	601a      	str	r2, [r3, #0]
 8002866:	e007      	b.n	8002878 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f042 0210 	orr.w	r2, r2, #16
 8002876:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	7f1b      	ldrb	r3, [r3, #28]
 800287c:	2b01      	cmp	r3, #1
 800287e:	d108      	bne.n	8002892 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	681a      	ldr	r2, [r3, #0]
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f042 0208 	orr.w	r2, r2, #8
 800288e:	601a      	str	r2, [r3, #0]
 8002890:	e007      	b.n	80028a2 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f022 0208 	bic.w	r2, r2, #8
 80028a0:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	7f5b      	ldrb	r3, [r3, #29]
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d108      	bne.n	80028bc <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	681a      	ldr	r2, [r3, #0]
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	f042 0204 	orr.w	r2, r2, #4
 80028b8:	601a      	str	r2, [r3, #0]
 80028ba:	e007      	b.n	80028cc <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	681a      	ldr	r2, [r3, #0]
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f022 0204 	bic.w	r2, r2, #4
 80028ca:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	689a      	ldr	r2, [r3, #8]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	68db      	ldr	r3, [r3, #12]
 80028d4:	431a      	orrs	r2, r3
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	691b      	ldr	r3, [r3, #16]
 80028da:	431a      	orrs	r2, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	695b      	ldr	r3, [r3, #20]
 80028e0:	ea42 0103 	orr.w	r1, r2, r3
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	1e5a      	subs	r2, r3, #1
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	430a      	orrs	r2, r1
 80028f0:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	2200      	movs	r2, #0
 80028f6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2201      	movs	r2, #1
 80028fc:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002900:	2300      	movs	r3, #0
}
 8002902:	4618      	mov	r0, r3
 8002904:	3710      	adds	r7, #16
 8002906:	46bd      	mov	sp, r7
 8002908:	bd80      	pop	{r7, pc}
	...

0800290c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800290c:	b480      	push	{r7}
 800290e:	b087      	sub	sp, #28
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
 8002914:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002922:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 8002924:	7cfb      	ldrb	r3, [r7, #19]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d003      	beq.n	8002932 <HAL_CAN_ConfigFilter+0x26>
 800292a:	7cfb      	ldrb	r3, [r7, #19]
 800292c:	2b02      	cmp	r3, #2
 800292e:	f040 80be 	bne.w	8002aae <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 8002932:	4b65      	ldr	r3, [pc, #404]	; (8002ac8 <HAL_CAN_ConfigFilter+0x1bc>)
 8002934:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002936:	697b      	ldr	r3, [r7, #20]
 8002938:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800293c:	f043 0201 	orr.w	r2, r3, #1
 8002940:	697b      	ldr	r3, [r7, #20]
 8002942:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8002946:	697b      	ldr	r3, [r7, #20]
 8002948:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 800294c:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8002950:	697b      	ldr	r3, [r7, #20]
 8002952:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002960:	021b      	lsls	r3, r3, #8
 8002962:	431a      	orrs	r2, r3
 8002964:	697b      	ldr	r3, [r7, #20]
 8002966:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	695b      	ldr	r3, [r3, #20]
 800296e:	f003 031f 	and.w	r3, r3, #31
 8002972:	2201      	movs	r2, #1
 8002974:	fa02 f303 	lsl.w	r3, r2, r3
 8002978:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	43db      	mvns	r3, r3
 8002984:	401a      	ands	r2, r3
 8002986:	697b      	ldr	r3, [r7, #20]
 8002988:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	69db      	ldr	r3, [r3, #28]
 8002990:	2b00      	cmp	r3, #0
 8002992:	d123      	bne.n	80029dc <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8002994:	697b      	ldr	r3, [r7, #20]
 8002996:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	43db      	mvns	r3, r3
 800299e:	401a      	ands	r2, r3
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80029ac:	683b      	ldr	r3, [r7, #0]
 80029ae:	685b      	ldr	r3, [r3, #4]
 80029b0:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80029b2:	683a      	ldr	r2, [r7, #0]
 80029b4:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 80029b6:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	3248      	adds	r2, #72	; 0x48
 80029bc:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80029cc:	683b      	ldr	r3, [r7, #0]
 80029ce:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80029d0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80029d2:	6979      	ldr	r1, [r7, #20]
 80029d4:	3348      	adds	r3, #72	; 0x48
 80029d6:	00db      	lsls	r3, r3, #3
 80029d8:	440b      	add	r3, r1
 80029da:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80029dc:	683b      	ldr	r3, [r7, #0]
 80029de:	69db      	ldr	r3, [r3, #28]
 80029e0:	2b01      	cmp	r3, #1
 80029e2:	d122      	bne.n	8002a2a <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80029e4:	697b      	ldr	r3, [r7, #20]
 80029e6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	431a      	orrs	r2, r3
 80029ee:	697b      	ldr	r3, [r7, #20]
 80029f0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80029fa:	683b      	ldr	r3, [r7, #0]
 80029fc:	685b      	ldr	r3, [r3, #4]
 80029fe:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a00:	683a      	ldr	r2, [r7, #0]
 8002a02:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8002a04:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8002a06:	697b      	ldr	r3, [r7, #20]
 8002a08:	3248      	adds	r2, #72	; 0x48
 8002a0a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	689b      	ldr	r3, [r3, #8]
 8002a12:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	68db      	ldr	r3, [r3, #12]
 8002a18:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a1a:	683b      	ldr	r3, [r7, #0]
 8002a1c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8002a1e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8002a20:	6979      	ldr	r1, [r7, #20]
 8002a22:	3348      	adds	r3, #72	; 0x48
 8002a24:	00db      	lsls	r3, r3, #3
 8002a26:	440b      	add	r3, r1
 8002a28:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8002a2a:	683b      	ldr	r3, [r7, #0]
 8002a2c:	699b      	ldr	r3, [r3, #24]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d109      	bne.n	8002a46 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8002a32:	697b      	ldr	r3, [r7, #20]
 8002a34:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	43db      	mvns	r3, r3
 8002a3c:	401a      	ands	r2, r3
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8002a44:	e007      	b.n	8002a56 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8002a46:	697b      	ldr	r3, [r7, #20]
 8002a48:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	431a      	orrs	r2, r3
 8002a50:	697b      	ldr	r3, [r7, #20]
 8002a52:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8002a56:	683b      	ldr	r3, [r7, #0]
 8002a58:	691b      	ldr	r3, [r3, #16]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d109      	bne.n	8002a72 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8002a5e:	697b      	ldr	r3, [r7, #20]
 8002a60:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	43db      	mvns	r3, r3
 8002a68:	401a      	ands	r2, r3
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8002a70:	e007      	b.n	8002a82 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8002a72:	697b      	ldr	r3, [r7, #20]
 8002a74:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	431a      	orrs	r2, r3
 8002a7c:	697b      	ldr	r3, [r7, #20]
 8002a7e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	6a1b      	ldr	r3, [r3, #32]
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d107      	bne.n	8002a9a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8002a8a:	697b      	ldr	r3, [r7, #20]
 8002a8c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	431a      	orrs	r2, r3
 8002a94:	697b      	ldr	r3, [r7, #20]
 8002a96:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8002a9a:	697b      	ldr	r3, [r7, #20]
 8002a9c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8002aa0:	f023 0201 	bic.w	r2, r3, #1
 8002aa4:	697b      	ldr	r3, [r7, #20]
 8002aa6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8002aaa:	2300      	movs	r3, #0
 8002aac:	e006      	b.n	8002abc <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ab2:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
  }
}
 8002abc:	4618      	mov	r0, r3
 8002abe:	371c      	adds	r7, #28
 8002ac0:	46bd      	mov	sp, r7
 8002ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac6:	4770      	bx	lr
 8002ac8:	40006400 	.word	0x40006400

08002acc <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b084      	sub	sp, #16
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002ada:	b2db      	uxtb	r3, r3
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d12e      	bne.n	8002b3e <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	2202      	movs	r2, #2
 8002ae4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	681a      	ldr	r2, [r3, #0]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f022 0201 	bic.w	r2, r2, #1
 8002af6:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8002af8:	f7ff fa9a 	bl	8002030 <HAL_GetTick>
 8002afc:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002afe:	e012      	b.n	8002b26 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002b00:	f7ff fa96 	bl	8002030 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	2b0a      	cmp	r3, #10
 8002b0c:	d90b      	bls.n	8002b26 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b12:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	2205      	movs	r2, #5
 8002b1e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	e012      	b.n	8002b4c <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f003 0301 	and.w	r3, r3, #1
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d1e5      	bne.n	8002b00 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	2200      	movs	r2, #0
 8002b38:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	e006      	b.n	8002b4c <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b42:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002b4a:	2301      	movs	r3, #1
  }
}
 8002b4c:	4618      	mov	r0, r3
 8002b4e:	3710      	adds	r7, #16
 8002b50:	46bd      	mov	sp, r7
 8002b52:	bd80      	pop	{r7, pc}

08002b54 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8002b54:	b480      	push	{r7}
 8002b56:	b089      	sub	sp, #36	; 0x24
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	60f8      	str	r0, [r7, #12]
 8002b5c:	60b9      	str	r1, [r7, #8]
 8002b5e:	607a      	str	r2, [r7, #4]
 8002b60:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b68:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	689b      	ldr	r3, [r3, #8]
 8002b70:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8002b72:	7ffb      	ldrb	r3, [r7, #31]
 8002b74:	2b01      	cmp	r3, #1
 8002b76:	d003      	beq.n	8002b80 <HAL_CAN_AddTxMessage+0x2c>
 8002b78:	7ffb      	ldrb	r3, [r7, #31]
 8002b7a:	2b02      	cmp	r3, #2
 8002b7c:	f040 80b8 	bne.w	8002cf0 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002b80:	69bb      	ldr	r3, [r7, #24]
 8002b82:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d10a      	bne.n	8002ba0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002b8a:	69bb      	ldr	r3, [r7, #24]
 8002b8c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d105      	bne.n	8002ba0 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8002b94:	69bb      	ldr	r3, [r7, #24]
 8002b96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	f000 80a0 	beq.w	8002ce0 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8002ba0:	69bb      	ldr	r3, [r7, #24]
 8002ba2:	0e1b      	lsrs	r3, r3, #24
 8002ba4:	f003 0303 	and.w	r3, r3, #3
 8002ba8:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	2b02      	cmp	r3, #2
 8002bae:	d907      	bls.n	8002bc0 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bb4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002bbc:	2301      	movs	r3, #1
 8002bbe:	e09e      	b.n	8002cfe <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	697b      	ldr	r3, [r7, #20]
 8002bc4:	409a      	lsls	r2, r3
 8002bc6:	683b      	ldr	r3, [r7, #0]
 8002bc8:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8002bca:	68bb      	ldr	r3, [r7, #8]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10d      	bne.n	8002bee <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002bd2:	68bb      	ldr	r3, [r7, #8]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8002bdc:	68f9      	ldr	r1, [r7, #12]
 8002bde:	6809      	ldr	r1, [r1, #0]
 8002be0:	431a      	orrs	r2, r3
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	3318      	adds	r3, #24
 8002be6:	011b      	lsls	r3, r3, #4
 8002be8:	440b      	add	r3, r1
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	e00f      	b.n	8002c0e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	685b      	ldr	r3, [r3, #4]
 8002bf2:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002bf8:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002bfe:	68f9      	ldr	r1, [r7, #12]
 8002c00:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8002c02:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8002c04:	697b      	ldr	r3, [r7, #20]
 8002c06:	3318      	adds	r3, #24
 8002c08:	011b      	lsls	r3, r3, #4
 8002c0a:	440b      	add	r3, r1
 8002c0c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	6819      	ldr	r1, [r3, #0]
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	691a      	ldr	r2, [r3, #16]
 8002c16:	697b      	ldr	r3, [r7, #20]
 8002c18:	3318      	adds	r3, #24
 8002c1a:	011b      	lsls	r3, r3, #4
 8002c1c:	440b      	add	r3, r1
 8002c1e:	3304      	adds	r3, #4
 8002c20:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8002c22:	68bb      	ldr	r3, [r7, #8]
 8002c24:	7d1b      	ldrb	r3, [r3, #20]
 8002c26:	2b01      	cmp	r3, #1
 8002c28:	d111      	bne.n	8002c4e <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	681a      	ldr	r2, [r3, #0]
 8002c2e:	697b      	ldr	r3, [r7, #20]
 8002c30:	3318      	adds	r3, #24
 8002c32:	011b      	lsls	r3, r3, #4
 8002c34:	4413      	add	r3, r2
 8002c36:	3304      	adds	r3, #4
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	68fa      	ldr	r2, [r7, #12]
 8002c3c:	6811      	ldr	r1, [r2, #0]
 8002c3e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002c42:	697b      	ldr	r3, [r7, #20]
 8002c44:	3318      	adds	r3, #24
 8002c46:	011b      	lsls	r3, r3, #4
 8002c48:	440b      	add	r3, r1
 8002c4a:	3304      	adds	r3, #4
 8002c4c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	3307      	adds	r3, #7
 8002c52:	781b      	ldrb	r3, [r3, #0]
 8002c54:	061a      	lsls	r2, r3, #24
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	3306      	adds	r3, #6
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	041b      	lsls	r3, r3, #16
 8002c5e:	431a      	orrs	r2, r3
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	3305      	adds	r3, #5
 8002c64:	781b      	ldrb	r3, [r3, #0]
 8002c66:	021b      	lsls	r3, r3, #8
 8002c68:	4313      	orrs	r3, r2
 8002c6a:	687a      	ldr	r2, [r7, #4]
 8002c6c:	3204      	adds	r2, #4
 8002c6e:	7812      	ldrb	r2, [r2, #0]
 8002c70:	4610      	mov	r0, r2
 8002c72:	68fa      	ldr	r2, [r7, #12]
 8002c74:	6811      	ldr	r1, [r2, #0]
 8002c76:	ea43 0200 	orr.w	r2, r3, r0
 8002c7a:	697b      	ldr	r3, [r7, #20]
 8002c7c:	011b      	lsls	r3, r3, #4
 8002c7e:	440b      	add	r3, r1
 8002c80:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8002c84:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	3303      	adds	r3, #3
 8002c8a:	781b      	ldrb	r3, [r3, #0]
 8002c8c:	061a      	lsls	r2, r3, #24
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	3302      	adds	r3, #2
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	041b      	lsls	r3, r3, #16
 8002c96:	431a      	orrs	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	781b      	ldrb	r3, [r3, #0]
 8002c9e:	021b      	lsls	r3, r3, #8
 8002ca0:	4313      	orrs	r3, r2
 8002ca2:	687a      	ldr	r2, [r7, #4]
 8002ca4:	7812      	ldrb	r2, [r2, #0]
 8002ca6:	4610      	mov	r0, r2
 8002ca8:	68fa      	ldr	r2, [r7, #12]
 8002caa:	6811      	ldr	r1, [r2, #0]
 8002cac:	ea43 0200 	orr.w	r2, r3, r0
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	011b      	lsls	r3, r3, #4
 8002cb4:	440b      	add	r3, r1
 8002cb6:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8002cba:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681a      	ldr	r2, [r3, #0]
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	3318      	adds	r3, #24
 8002cc4:	011b      	lsls	r3, r3, #4
 8002cc6:	4413      	add	r3, r2
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	68fa      	ldr	r2, [r7, #12]
 8002ccc:	6811      	ldr	r1, [r2, #0]
 8002cce:	f043 0201 	orr.w	r2, r3, #1
 8002cd2:	697b      	ldr	r3, [r7, #20]
 8002cd4:	3318      	adds	r3, #24
 8002cd6:	011b      	lsls	r3, r3, #4
 8002cd8:	440b      	add	r3, r1
 8002cda:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	e00e      	b.n	8002cfe <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ce4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8002cec:	2301      	movs	r3, #1
 8002cee:	e006      	b.n	8002cfe <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cf4:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002cfc:	2301      	movs	r3, #1
  }
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3724      	adds	r7, #36	; 0x24
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr

08002d0a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8002d0a:	b480      	push	{r7}
 8002d0c:	b087      	sub	sp, #28
 8002d0e:	af00      	add	r7, sp, #0
 8002d10:	60f8      	str	r0, [r7, #12]
 8002d12:	60b9      	str	r1, [r7, #8]
 8002d14:	607a      	str	r2, [r7, #4]
 8002d16:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002d1e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8002d20:	7dfb      	ldrb	r3, [r7, #23]
 8002d22:	2b01      	cmp	r3, #1
 8002d24:	d003      	beq.n	8002d2e <HAL_CAN_GetRxMessage+0x24>
 8002d26:	7dfb      	ldrb	r3, [r7, #23]
 8002d28:	2b02      	cmp	r3, #2
 8002d2a:	f040 80f3 	bne.w	8002f14 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002d2e:	68bb      	ldr	r3, [r7, #8]
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d10e      	bne.n	8002d52 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	68db      	ldr	r3, [r3, #12]
 8002d3a:	f003 0303 	and.w	r3, r3, #3
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d116      	bne.n	8002d70 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d46:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e0e7      	b.n	8002f22 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	691b      	ldr	r3, [r3, #16]
 8002d58:	f003 0303 	and.w	r3, r3, #3
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d107      	bne.n	8002d70 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d64:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e0d8      	b.n	8002f22 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681a      	ldr	r2, [r3, #0]
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	331b      	adds	r3, #27
 8002d78:	011b      	lsls	r3, r3, #4
 8002d7a:	4413      	add	r3, r2
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	f003 0204 	and.w	r2, r3, #4
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d10c      	bne.n	8002da8 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	68bb      	ldr	r3, [r7, #8]
 8002d94:	331b      	adds	r3, #27
 8002d96:	011b      	lsls	r3, r3, #4
 8002d98:	4413      	add	r3, r2
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	0d5b      	lsrs	r3, r3, #21
 8002d9e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	601a      	str	r2, [r3, #0]
 8002da6:	e00b      	b.n	8002dc0 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	681a      	ldr	r2, [r3, #0]
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	331b      	adds	r3, #27
 8002db0:	011b      	lsls	r3, r3, #4
 8002db2:	4413      	add	r3, r2
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	08db      	lsrs	r3, r3, #3
 8002db8:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	331b      	adds	r3, #27
 8002dc8:	011b      	lsls	r3, r3, #4
 8002dca:	4413      	add	r3, r2
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0202 	and.w	r2, r3, #2
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681a      	ldr	r2, [r3, #0]
 8002dda:	68bb      	ldr	r3, [r7, #8]
 8002ddc:	331b      	adds	r3, #27
 8002dde:	011b      	lsls	r3, r3, #4
 8002de0:	4413      	add	r3, r2
 8002de2:	3304      	adds	r3, #4
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f003 020f 	and.w	r2, r3, #15
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	681a      	ldr	r2, [r3, #0]
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	331b      	adds	r3, #27
 8002df6:	011b      	lsls	r3, r3, #4
 8002df8:	4413      	add	r3, r2
 8002dfa:	3304      	adds	r3, #4
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	0a1b      	lsrs	r3, r3, #8
 8002e00:	b2da      	uxtb	r2, r3
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681a      	ldr	r2, [r3, #0]
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	331b      	adds	r3, #27
 8002e0e:	011b      	lsls	r3, r3, #4
 8002e10:	4413      	add	r3, r2
 8002e12:	3304      	adds	r3, #4
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	0c1b      	lsrs	r3, r3, #16
 8002e18:	b29a      	uxth	r2, r3
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	681a      	ldr	r2, [r3, #0]
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	011b      	lsls	r3, r3, #4
 8002e26:	4413      	add	r3, r2
 8002e28:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	b2da      	uxtb	r2, r3
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8002e34:	68fb      	ldr	r3, [r7, #12]
 8002e36:	681a      	ldr	r2, [r3, #0]
 8002e38:	68bb      	ldr	r3, [r7, #8]
 8002e3a:	011b      	lsls	r3, r3, #4
 8002e3c:	4413      	add	r3, r2
 8002e3e:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	0a1a      	lsrs	r2, r3, #8
 8002e46:	683b      	ldr	r3, [r7, #0]
 8002e48:	3301      	adds	r3, #1
 8002e4a:	b2d2      	uxtb	r2, r2
 8002e4c:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	011b      	lsls	r3, r3, #4
 8002e56:	4413      	add	r3, r2
 8002e58:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	0c1a      	lsrs	r2, r3, #16
 8002e60:	683b      	ldr	r3, [r7, #0]
 8002e62:	3302      	adds	r3, #2
 8002e64:	b2d2      	uxtb	r2, r2
 8002e66:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	68bb      	ldr	r3, [r7, #8]
 8002e6e:	011b      	lsls	r3, r3, #4
 8002e70:	4413      	add	r3, r2
 8002e72:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	0e1a      	lsrs	r2, r3, #24
 8002e7a:	683b      	ldr	r3, [r7, #0]
 8002e7c:	3303      	adds	r3, #3
 8002e7e:	b2d2      	uxtb	r2, r2
 8002e80:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	68bb      	ldr	r3, [r7, #8]
 8002e88:	011b      	lsls	r3, r3, #4
 8002e8a:	4413      	add	r3, r2
 8002e8c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002e90:	681a      	ldr	r2, [r3, #0]
 8002e92:	683b      	ldr	r3, [r7, #0]
 8002e94:	3304      	adds	r3, #4
 8002e96:	b2d2      	uxtb	r2, r2
 8002e98:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681a      	ldr	r2, [r3, #0]
 8002e9e:	68bb      	ldr	r3, [r7, #8]
 8002ea0:	011b      	lsls	r3, r3, #4
 8002ea2:	4413      	add	r3, r2
 8002ea4:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	0a1a      	lsrs	r2, r3, #8
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	3305      	adds	r3, #5
 8002eb0:	b2d2      	uxtb	r2, r2
 8002eb2:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	68bb      	ldr	r3, [r7, #8]
 8002eba:	011b      	lsls	r3, r3, #4
 8002ebc:	4413      	add	r3, r2
 8002ebe:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	0c1a      	lsrs	r2, r3, #16
 8002ec6:	683b      	ldr	r3, [r7, #0]
 8002ec8:	3306      	adds	r3, #6
 8002eca:	b2d2      	uxtb	r2, r2
 8002ecc:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681a      	ldr	r2, [r3, #0]
 8002ed2:	68bb      	ldr	r3, [r7, #8]
 8002ed4:	011b      	lsls	r3, r3, #4
 8002ed6:	4413      	add	r3, r2
 8002ed8:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	0e1a      	lsrs	r2, r3, #24
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	3307      	adds	r3, #7
 8002ee4:	b2d2      	uxtb	r2, r2
 8002ee6:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8002ee8:	68bb      	ldr	r3, [r7, #8]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d108      	bne.n	8002f00 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	68da      	ldr	r2, [r3, #12]
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f042 0220 	orr.w	r2, r2, #32
 8002efc:	60da      	str	r2, [r3, #12]
 8002efe:	e007      	b.n	8002f10 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	691a      	ldr	r2, [r3, #16]
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f042 0220 	orr.w	r2, r2, #32
 8002f0e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8002f10:	2300      	movs	r3, #0
 8002f12:	e006      	b.n	8002f22 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f18:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
  }
}
 8002f22:	4618      	mov	r0, r3
 8002f24:	371c      	adds	r7, #28
 8002f26:	46bd      	mov	sp, r7
 8002f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2c:	4770      	bx	lr

08002f2e <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8002f2e:	b480      	push	{r7}
 8002f30:	b085      	sub	sp, #20
 8002f32:	af00      	add	r7, sp, #0
 8002f34:	6078      	str	r0, [r7, #4]
 8002f36:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002f3e:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 8002f40:	7bfb      	ldrb	r3, [r7, #15]
 8002f42:	2b01      	cmp	r3, #1
 8002f44:	d002      	beq.n	8002f4c <HAL_CAN_ActivateNotification+0x1e>
 8002f46:	7bfb      	ldrb	r3, [r7, #15]
 8002f48:	2b02      	cmp	r3, #2
 8002f4a:	d109      	bne.n	8002f60 <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 8002f4c:	687b      	ldr	r3, [r7, #4]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	6959      	ldr	r1, [r3, #20]
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	683a      	ldr	r2, [r7, #0]
 8002f58:	430a      	orrs	r2, r1
 8002f5a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	e006      	b.n	8002f6e <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f64:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
  }
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3714      	adds	r7, #20
 8002f72:	46bd      	mov	sp, r7
 8002f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f78:	4770      	bx	lr

08002f7a <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8002f7a:	b580      	push	{r7, lr}
 8002f7c:	b08a      	sub	sp, #40	; 0x28
 8002f7e:	af00      	add	r7, sp, #0
 8002f80:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8002f82:	2300      	movs	r3, #0
 8002f84:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	695b      	ldr	r3, [r3, #20]
 8002f8c:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	685b      	ldr	r3, [r3, #4]
 8002f94:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	689b      	ldr	r3, [r3, #8]
 8002f9c:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	68db      	ldr	r3, [r3, #12]
 8002fa4:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	691b      	ldr	r3, [r3, #16]
 8002fac:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	699b      	ldr	r3, [r3, #24]
 8002fb4:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8002fb6:	6a3b      	ldr	r3, [r7, #32]
 8002fb8:	f003 0301 	and.w	r3, r3, #1
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d07c      	beq.n	80030ba <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8002fc0:	69bb      	ldr	r3, [r7, #24]
 8002fc2:	f003 0301 	and.w	r3, r3, #1
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d023      	beq.n	8003012 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8002fd2:	69bb      	ldr	r3, [r7, #24]
 8002fd4:	f003 0302 	and.w	r3, r3, #2
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d003      	beq.n	8002fe4 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8002fdc:	6878      	ldr	r0, [r7, #4]
 8002fde:	f000 f983 	bl	80032e8 <HAL_CAN_TxMailbox0CompleteCallback>
 8002fe2:	e016      	b.n	8003012 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8002fe4:	69bb      	ldr	r3, [r7, #24]
 8002fe6:	f003 0304 	and.w	r3, r3, #4
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d004      	beq.n	8002ff8 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8002fee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ff0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ff4:	627b      	str	r3, [r7, #36]	; 0x24
 8002ff6:	e00c      	b.n	8003012 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8002ff8:	69bb      	ldr	r3, [r7, #24]
 8002ffa:	f003 0308 	and.w	r3, r3, #8
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d004      	beq.n	800300c <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8003002:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003004:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003008:	627b      	str	r3, [r7, #36]	; 0x24
 800300a:	e002      	b.n	8003012 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 800300c:	6878      	ldr	r0, [r7, #4]
 800300e:	f000 f989 	bl	8003324 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003018:	2b00      	cmp	r3, #0
 800301a:	d024      	beq.n	8003066 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003024:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8003026:	69bb      	ldr	r3, [r7, #24]
 8003028:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800302c:	2b00      	cmp	r3, #0
 800302e:	d003      	beq.n	8003038 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	f000 f963 	bl	80032fc <HAL_CAN_TxMailbox1CompleteCallback>
 8003036:	e016      	b.n	8003066 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8003038:	69bb      	ldr	r3, [r7, #24]
 800303a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800303e:	2b00      	cmp	r3, #0
 8003040:	d004      	beq.n	800304c <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8003042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003044:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003048:	627b      	str	r3, [r7, #36]	; 0x24
 800304a:	e00c      	b.n	8003066 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800304c:	69bb      	ldr	r3, [r7, #24]
 800304e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003052:	2b00      	cmp	r3, #0
 8003054:	d004      	beq.n	8003060 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8003056:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003058:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800305c:	627b      	str	r3, [r7, #36]	; 0x24
 800305e:	e002      	b.n	8003066 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8003060:	6878      	ldr	r0, [r7, #4]
 8003062:	f000 f969 	bl	8003338 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8003066:	69bb      	ldr	r3, [r7, #24]
 8003068:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800306c:	2b00      	cmp	r3, #0
 800306e:	d024      	beq.n	80030ba <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003078:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 800307a:	69bb      	ldr	r3, [r7, #24]
 800307c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003080:	2b00      	cmp	r3, #0
 8003082:	d003      	beq.n	800308c <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8003084:	6878      	ldr	r0, [r7, #4]
 8003086:	f000 f943 	bl	8003310 <HAL_CAN_TxMailbox2CompleteCallback>
 800308a:	e016      	b.n	80030ba <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800308c:	69bb      	ldr	r3, [r7, #24]
 800308e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003092:	2b00      	cmp	r3, #0
 8003094:	d004      	beq.n	80030a0 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8003096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003098:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800309c:	627b      	str	r3, [r7, #36]	; 0x24
 800309e:	e00c      	b.n	80030ba <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80030a0:	69bb      	ldr	r3, [r7, #24]
 80030a2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d004      	beq.n	80030b4 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80030aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030b0:	627b      	str	r3, [r7, #36]	; 0x24
 80030b2:	e002      	b.n	80030ba <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80030b4:	6878      	ldr	r0, [r7, #4]
 80030b6:	f000 f949 	bl	800334c <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80030ba:	6a3b      	ldr	r3, [r7, #32]
 80030bc:	f003 0308 	and.w	r3, r3, #8
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d00c      	beq.n	80030de <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	f003 0310 	and.w	r3, r3, #16
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d007      	beq.n	80030de <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80030ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80030d4:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	2210      	movs	r2, #16
 80030dc:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80030de:	6a3b      	ldr	r3, [r7, #32]
 80030e0:	f003 0304 	and.w	r3, r3, #4
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	d00b      	beq.n	8003100 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 80030e8:	697b      	ldr	r3, [r7, #20]
 80030ea:	f003 0308 	and.w	r3, r3, #8
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d006      	beq.n	8003100 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	2208      	movs	r2, #8
 80030f8:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 80030fa:	6878      	ldr	r0, [r7, #4]
 80030fc:	f000 f930 	bl	8003360 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8003100:	6a3b      	ldr	r3, [r7, #32]
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d009      	beq.n	800311e <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	68db      	ldr	r3, [r3, #12]
 8003110:	f003 0303 	and.w	r3, r3, #3
 8003114:	2b00      	cmp	r3, #0
 8003116:	d002      	beq.n	800311e <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8003118:	6878      	ldr	r0, [r7, #4]
 800311a:	f7fe f88d 	bl	8001238 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800311e:	6a3b      	ldr	r3, [r7, #32]
 8003120:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003124:	2b00      	cmp	r3, #0
 8003126:	d00c      	beq.n	8003142 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8003128:	693b      	ldr	r3, [r7, #16]
 800312a:	f003 0310 	and.w	r3, r3, #16
 800312e:	2b00      	cmp	r3, #0
 8003130:	d007      	beq.n	8003142 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8003132:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003134:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003138:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	2210      	movs	r2, #16
 8003140:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8003142:	6a3b      	ldr	r3, [r7, #32]
 8003144:	f003 0320 	and.w	r3, r3, #32
 8003148:	2b00      	cmp	r3, #0
 800314a:	d00b      	beq.n	8003164 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800314c:	693b      	ldr	r3, [r7, #16]
 800314e:	f003 0308 	and.w	r3, r3, #8
 8003152:	2b00      	cmp	r3, #0
 8003154:	d006      	beq.n	8003164 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	2208      	movs	r2, #8
 800315c:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 f912 	bl	8003388 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8003164:	6a3b      	ldr	r3, [r7, #32]
 8003166:	f003 0310 	and.w	r3, r3, #16
 800316a:	2b00      	cmp	r3, #0
 800316c:	d009      	beq.n	8003182 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	691b      	ldr	r3, [r3, #16]
 8003174:	f003 0303 	and.w	r3, r3, #3
 8003178:	2b00      	cmp	r3, #0
 800317a:	d002      	beq.n	8003182 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800317c:	6878      	ldr	r0, [r7, #4]
 800317e:	f000 f8f9 	bl	8003374 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8003182:	6a3b      	ldr	r3, [r7, #32]
 8003184:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003188:	2b00      	cmp	r3, #0
 800318a:	d00b      	beq.n	80031a4 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800318c:	69fb      	ldr	r3, [r7, #28]
 800318e:	f003 0310 	and.w	r3, r3, #16
 8003192:	2b00      	cmp	r3, #0
 8003194:	d006      	beq.n	80031a4 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2210      	movs	r2, #16
 800319c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800319e:	6878      	ldr	r0, [r7, #4]
 80031a0:	f000 f8fc 	bl	800339c <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80031a4:	6a3b      	ldr	r3, [r7, #32]
 80031a6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d00b      	beq.n	80031c6 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80031ae:	69fb      	ldr	r3, [r7, #28]
 80031b0:	f003 0308 	and.w	r3, r3, #8
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d006      	beq.n	80031c6 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	2208      	movs	r2, #8
 80031be:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80031c0:	6878      	ldr	r0, [r7, #4]
 80031c2:	f000 f8f5 	bl	80033b0 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80031c6:	6a3b      	ldr	r3, [r7, #32]
 80031c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d07b      	beq.n	80032c8 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 80031d0:	69fb      	ldr	r3, [r7, #28]
 80031d2:	f003 0304 	and.w	r3, r3, #4
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d072      	beq.n	80032c0 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80031da:	6a3b      	ldr	r3, [r7, #32]
 80031dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d008      	beq.n	80031f6 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d003      	beq.n	80031f6 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 80031ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031f0:	f043 0301 	orr.w	r3, r3, #1
 80031f4:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80031f6:	6a3b      	ldr	r3, [r7, #32]
 80031f8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d008      	beq.n	8003212 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8003206:	2b00      	cmp	r3, #0
 8003208:	d003      	beq.n	8003212 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800320a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800320c:	f043 0302 	orr.w	r3, r3, #2
 8003210:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003212:	6a3b      	ldr	r3, [r7, #32]
 8003214:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003218:	2b00      	cmp	r3, #0
 800321a:	d008      	beq.n	800322e <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8003222:	2b00      	cmp	r3, #0
 8003224:	d003      	beq.n	800322e <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8003226:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003228:	f043 0304 	orr.w	r3, r3, #4
 800322c:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800322e:	6a3b      	ldr	r3, [r7, #32]
 8003230:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003234:	2b00      	cmp	r3, #0
 8003236:	d043      	beq.n	80032c0 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800323e:	2b00      	cmp	r3, #0
 8003240:	d03e      	beq.n	80032c0 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003248:	2b60      	cmp	r3, #96	; 0x60
 800324a:	d02b      	beq.n	80032a4 <HAL_CAN_IRQHandler+0x32a>
 800324c:	2b60      	cmp	r3, #96	; 0x60
 800324e:	d82e      	bhi.n	80032ae <HAL_CAN_IRQHandler+0x334>
 8003250:	2b50      	cmp	r3, #80	; 0x50
 8003252:	d022      	beq.n	800329a <HAL_CAN_IRQHandler+0x320>
 8003254:	2b50      	cmp	r3, #80	; 0x50
 8003256:	d82a      	bhi.n	80032ae <HAL_CAN_IRQHandler+0x334>
 8003258:	2b40      	cmp	r3, #64	; 0x40
 800325a:	d019      	beq.n	8003290 <HAL_CAN_IRQHandler+0x316>
 800325c:	2b40      	cmp	r3, #64	; 0x40
 800325e:	d826      	bhi.n	80032ae <HAL_CAN_IRQHandler+0x334>
 8003260:	2b30      	cmp	r3, #48	; 0x30
 8003262:	d010      	beq.n	8003286 <HAL_CAN_IRQHandler+0x30c>
 8003264:	2b30      	cmp	r3, #48	; 0x30
 8003266:	d822      	bhi.n	80032ae <HAL_CAN_IRQHandler+0x334>
 8003268:	2b10      	cmp	r3, #16
 800326a:	d002      	beq.n	8003272 <HAL_CAN_IRQHandler+0x2f8>
 800326c:	2b20      	cmp	r3, #32
 800326e:	d005      	beq.n	800327c <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8003270:	e01d      	b.n	80032ae <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8003272:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003274:	f043 0308 	orr.w	r3, r3, #8
 8003278:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800327a:	e019      	b.n	80032b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 800327c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327e:	f043 0310 	orr.w	r3, r3, #16
 8003282:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003284:	e014      	b.n	80032b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8003286:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003288:	f043 0320 	orr.w	r3, r3, #32
 800328c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 800328e:	e00f      	b.n	80032b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8003290:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003292:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003296:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8003298:	e00a      	b.n	80032b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 800329a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80032a0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80032a2:	e005      	b.n	80032b0 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80032a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80032aa:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80032ac:	e000      	b.n	80032b0 <HAL_CAN_IRQHandler+0x336>
            break;
 80032ae:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	699a      	ldr	r2, [r3, #24]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80032be:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	2204      	movs	r2, #4
 80032c6:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80032c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d008      	beq.n	80032e0 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80032d2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032d4:	431a      	orrs	r2, r3
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80032da:	6878      	ldr	r0, [r7, #4]
 80032dc:	f000 f872 	bl	80033c4 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80032e0:	bf00      	nop
 80032e2:	3728      	adds	r7, #40	; 0x28
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}

080032e8 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 80032f0:	bf00      	nop
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8003310:	b480      	push	{r7}
 8003312:	b083      	sub	sp, #12
 8003314:	af00      	add	r7, sp, #0
 8003316:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8003318:	bf00      	nop
 800331a:	370c      	adds	r7, #12
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 800332c:	bf00      	nop
 800332e:	370c      	adds	r7, #12
 8003330:	46bd      	mov	sp, r7
 8003332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003336:	4770      	bx	lr

08003338 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8003340:	bf00      	nop
 8003342:	370c      	adds	r7, #12
 8003344:	46bd      	mov	sp, r7
 8003346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334a:	4770      	bx	lr

0800334c <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8003354:	bf00      	nop
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8003368:	bf00      	nop
 800336a:	370c      	adds	r7, #12
 800336c:	46bd      	mov	sp, r7
 800336e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003372:	4770      	bx	lr

08003374 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8003374:	b480      	push	{r7}
 8003376:	b083      	sub	sp, #12
 8003378:	af00      	add	r7, sp, #0
 800337a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003386:	4770      	bx	lr

08003388 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8003388:	b480      	push	{r7}
 800338a:	b083      	sub	sp, #12
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8003390:	bf00      	nop
 8003392:	370c      	adds	r7, #12
 8003394:	46bd      	mov	sp, r7
 8003396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800339a:	4770      	bx	lr

0800339c <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 800339c:	b480      	push	{r7}
 800339e:	b083      	sub	sp, #12
 80033a0:	af00      	add	r7, sp, #0
 80033a2:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr

080033b0 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80033b0:	b480      	push	{r7}
 80033b2:	b083      	sub	sp, #12
 80033b4:	af00      	add	r7, sp, #0
 80033b6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 80033b8:	bf00      	nop
 80033ba:	370c      	adds	r7, #12
 80033bc:	46bd      	mov	sp, r7
 80033be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c2:	4770      	bx	lr

080033c4 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 80033c4:	b480      	push	{r7}
 80033c6:	b083      	sub	sp, #12
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 80033cc:	bf00      	nop
 80033ce:	370c      	adds	r7, #12
 80033d0:	46bd      	mov	sp, r7
 80033d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d6:	4770      	bx	lr

080033d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80033d8:	b480      	push	{r7}
 80033da:	b085      	sub	sp, #20
 80033dc:	af00      	add	r7, sp, #0
 80033de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	f003 0307 	and.w	r3, r3, #7
 80033e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80033e8:	4b0c      	ldr	r3, [pc, #48]	; (800341c <__NVIC_SetPriorityGrouping+0x44>)
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80033ee:	68ba      	ldr	r2, [r7, #8]
 80033f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80033f4:	4013      	ands	r3, r2
 80033f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003400:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003404:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003408:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800340a:	4a04      	ldr	r2, [pc, #16]	; (800341c <__NVIC_SetPriorityGrouping+0x44>)
 800340c:	68bb      	ldr	r3, [r7, #8]
 800340e:	60d3      	str	r3, [r2, #12]
}
 8003410:	bf00      	nop
 8003412:	3714      	adds	r7, #20
 8003414:	46bd      	mov	sp, r7
 8003416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341a:	4770      	bx	lr
 800341c:	e000ed00 	.word	0xe000ed00

08003420 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003420:	b480      	push	{r7}
 8003422:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003424:	4b04      	ldr	r3, [pc, #16]	; (8003438 <__NVIC_GetPriorityGrouping+0x18>)
 8003426:	68db      	ldr	r3, [r3, #12]
 8003428:	0a1b      	lsrs	r3, r3, #8
 800342a:	f003 0307 	and.w	r3, r3, #7
}
 800342e:	4618      	mov	r0, r3
 8003430:	46bd      	mov	sp, r7
 8003432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003436:	4770      	bx	lr
 8003438:	e000ed00 	.word	0xe000ed00

0800343c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800343c:	b480      	push	{r7}
 800343e:	b083      	sub	sp, #12
 8003440:	af00      	add	r7, sp, #0
 8003442:	4603      	mov	r3, r0
 8003444:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003446:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800344a:	2b00      	cmp	r3, #0
 800344c:	db0b      	blt.n	8003466 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800344e:	79fb      	ldrb	r3, [r7, #7]
 8003450:	f003 021f 	and.w	r2, r3, #31
 8003454:	4907      	ldr	r1, [pc, #28]	; (8003474 <__NVIC_EnableIRQ+0x38>)
 8003456:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800345a:	095b      	lsrs	r3, r3, #5
 800345c:	2001      	movs	r0, #1
 800345e:	fa00 f202 	lsl.w	r2, r0, r2
 8003462:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003466:	bf00      	nop
 8003468:	370c      	adds	r7, #12
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
 8003472:	bf00      	nop
 8003474:	e000e100 	.word	0xe000e100

08003478 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003478:	b480      	push	{r7}
 800347a:	b083      	sub	sp, #12
 800347c:	af00      	add	r7, sp, #0
 800347e:	4603      	mov	r3, r0
 8003480:	6039      	str	r1, [r7, #0]
 8003482:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003484:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003488:	2b00      	cmp	r3, #0
 800348a:	db0a      	blt.n	80034a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800348c:	683b      	ldr	r3, [r7, #0]
 800348e:	b2da      	uxtb	r2, r3
 8003490:	490c      	ldr	r1, [pc, #48]	; (80034c4 <__NVIC_SetPriority+0x4c>)
 8003492:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003496:	0112      	lsls	r2, r2, #4
 8003498:	b2d2      	uxtb	r2, r2
 800349a:	440b      	add	r3, r1
 800349c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034a0:	e00a      	b.n	80034b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034a2:	683b      	ldr	r3, [r7, #0]
 80034a4:	b2da      	uxtb	r2, r3
 80034a6:	4908      	ldr	r1, [pc, #32]	; (80034c8 <__NVIC_SetPriority+0x50>)
 80034a8:	79fb      	ldrb	r3, [r7, #7]
 80034aa:	f003 030f 	and.w	r3, r3, #15
 80034ae:	3b04      	subs	r3, #4
 80034b0:	0112      	lsls	r2, r2, #4
 80034b2:	b2d2      	uxtb	r2, r2
 80034b4:	440b      	add	r3, r1
 80034b6:	761a      	strb	r2, [r3, #24]
}
 80034b8:	bf00      	nop
 80034ba:	370c      	adds	r7, #12
 80034bc:	46bd      	mov	sp, r7
 80034be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034c2:	4770      	bx	lr
 80034c4:	e000e100 	.word	0xe000e100
 80034c8:	e000ed00 	.word	0xe000ed00

080034cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b089      	sub	sp, #36	; 0x24
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	60f8      	str	r0, [r7, #12]
 80034d4:	60b9      	str	r1, [r7, #8]
 80034d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	f003 0307 	and.w	r3, r3, #7
 80034de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80034e0:	69fb      	ldr	r3, [r7, #28]
 80034e2:	f1c3 0307 	rsb	r3, r3, #7
 80034e6:	2b04      	cmp	r3, #4
 80034e8:	bf28      	it	cs
 80034ea:	2304      	movcs	r3, #4
 80034ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80034ee:	69fb      	ldr	r3, [r7, #28]
 80034f0:	3304      	adds	r3, #4
 80034f2:	2b06      	cmp	r3, #6
 80034f4:	d902      	bls.n	80034fc <NVIC_EncodePriority+0x30>
 80034f6:	69fb      	ldr	r3, [r7, #28]
 80034f8:	3b03      	subs	r3, #3
 80034fa:	e000      	b.n	80034fe <NVIC_EncodePriority+0x32>
 80034fc:	2300      	movs	r3, #0
 80034fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003500:	f04f 32ff 	mov.w	r2, #4294967295
 8003504:	69bb      	ldr	r3, [r7, #24]
 8003506:	fa02 f303 	lsl.w	r3, r2, r3
 800350a:	43da      	mvns	r2, r3
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	401a      	ands	r2, r3
 8003510:	697b      	ldr	r3, [r7, #20]
 8003512:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003514:	f04f 31ff 	mov.w	r1, #4294967295
 8003518:	697b      	ldr	r3, [r7, #20]
 800351a:	fa01 f303 	lsl.w	r3, r1, r3
 800351e:	43d9      	mvns	r1, r3
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003524:	4313      	orrs	r3, r2
         );
}
 8003526:	4618      	mov	r0, r3
 8003528:	3724      	adds	r7, #36	; 0x24
 800352a:	46bd      	mov	sp, r7
 800352c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003530:	4770      	bx	lr
	...

08003534 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	3b01      	subs	r3, #1
 8003540:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003544:	d301      	bcc.n	800354a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003546:	2301      	movs	r3, #1
 8003548:	e00f      	b.n	800356a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800354a:	4a0a      	ldr	r2, [pc, #40]	; (8003574 <SysTick_Config+0x40>)
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	3b01      	subs	r3, #1
 8003550:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003552:	210f      	movs	r1, #15
 8003554:	f04f 30ff 	mov.w	r0, #4294967295
 8003558:	f7ff ff8e 	bl	8003478 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800355c:	4b05      	ldr	r3, [pc, #20]	; (8003574 <SysTick_Config+0x40>)
 800355e:	2200      	movs	r2, #0
 8003560:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003562:	4b04      	ldr	r3, [pc, #16]	; (8003574 <SysTick_Config+0x40>)
 8003564:	2207      	movs	r2, #7
 8003566:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3708      	adds	r7, #8
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop
 8003574:	e000e010 	.word	0xe000e010

08003578 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003580:	6878      	ldr	r0, [r7, #4]
 8003582:	f7ff ff29 	bl	80033d8 <__NVIC_SetPriorityGrouping>
}
 8003586:	bf00      	nop
 8003588:	3708      	adds	r7, #8
 800358a:	46bd      	mov	sp, r7
 800358c:	bd80      	pop	{r7, pc}

0800358e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800358e:	b580      	push	{r7, lr}
 8003590:	b086      	sub	sp, #24
 8003592:	af00      	add	r7, sp, #0
 8003594:	4603      	mov	r3, r0
 8003596:	60b9      	str	r1, [r7, #8]
 8003598:	607a      	str	r2, [r7, #4]
 800359a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800359c:	2300      	movs	r3, #0
 800359e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035a0:	f7ff ff3e 	bl	8003420 <__NVIC_GetPriorityGrouping>
 80035a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035a6:	687a      	ldr	r2, [r7, #4]
 80035a8:	68b9      	ldr	r1, [r7, #8]
 80035aa:	6978      	ldr	r0, [r7, #20]
 80035ac:	f7ff ff8e 	bl	80034cc <NVIC_EncodePriority>
 80035b0:	4602      	mov	r2, r0
 80035b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035b6:	4611      	mov	r1, r2
 80035b8:	4618      	mov	r0, r3
 80035ba:	f7ff ff5d 	bl	8003478 <__NVIC_SetPriority>
}
 80035be:	bf00      	nop
 80035c0:	3718      	adds	r7, #24
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bd80      	pop	{r7, pc}

080035c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035c6:	b580      	push	{r7, lr}
 80035c8:	b082      	sub	sp, #8
 80035ca:	af00      	add	r7, sp, #0
 80035cc:	4603      	mov	r3, r0
 80035ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f7ff ff31 	bl	800343c <__NVIC_EnableIRQ>
}
 80035da:	bf00      	nop
 80035dc:	3708      	adds	r7, #8
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80035e2:	b580      	push	{r7, lr}
 80035e4:	b082      	sub	sp, #8
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80035ea:	6878      	ldr	r0, [r7, #4]
 80035ec:	f7ff ffa2 	bl	8003534 <SysTick_Config>
 80035f0:	4603      	mov	r3, r0
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	3708      	adds	r7, #8
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}
	...

080035fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035fc:	b480      	push	{r7}
 80035fe:	b089      	sub	sp, #36	; 0x24
 8003600:	af00      	add	r7, sp, #0
 8003602:	6078      	str	r0, [r7, #4]
 8003604:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003606:	2300      	movs	r3, #0
 8003608:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800360a:	2300      	movs	r3, #0
 800360c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800360e:	2300      	movs	r3, #0
 8003610:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003612:	2300      	movs	r3, #0
 8003614:	61fb      	str	r3, [r7, #28]
 8003616:	e16b      	b.n	80038f0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003618:	2201      	movs	r2, #1
 800361a:	69fb      	ldr	r3, [r7, #28]
 800361c:	fa02 f303 	lsl.w	r3, r2, r3
 8003620:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003622:	683b      	ldr	r3, [r7, #0]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	697a      	ldr	r2, [r7, #20]
 8003628:	4013      	ands	r3, r2
 800362a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800362c:	693a      	ldr	r2, [r7, #16]
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	429a      	cmp	r2, r3
 8003632:	f040 815a 	bne.w	80038ea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f003 0303 	and.w	r3, r3, #3
 800363e:	2b01      	cmp	r3, #1
 8003640:	d005      	beq.n	800364e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003642:	683b      	ldr	r3, [r7, #0]
 8003644:	685b      	ldr	r3, [r3, #4]
 8003646:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800364a:	2b02      	cmp	r3, #2
 800364c:	d130      	bne.n	80036b0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003654:	69fb      	ldr	r3, [r7, #28]
 8003656:	005b      	lsls	r3, r3, #1
 8003658:	2203      	movs	r2, #3
 800365a:	fa02 f303 	lsl.w	r3, r2, r3
 800365e:	43db      	mvns	r3, r3
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	4013      	ands	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	68da      	ldr	r2, [r3, #12]
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	005b      	lsls	r3, r3, #1
 800366e:	fa02 f303 	lsl.w	r3, r2, r3
 8003672:	69ba      	ldr	r2, [r7, #24]
 8003674:	4313      	orrs	r3, r2
 8003676:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	69ba      	ldr	r2, [r7, #24]
 800367c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	685b      	ldr	r3, [r3, #4]
 8003682:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003684:	2201      	movs	r2, #1
 8003686:	69fb      	ldr	r3, [r7, #28]
 8003688:	fa02 f303 	lsl.w	r3, r2, r3
 800368c:	43db      	mvns	r3, r3
 800368e:	69ba      	ldr	r2, [r7, #24]
 8003690:	4013      	ands	r3, r2
 8003692:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003694:	683b      	ldr	r3, [r7, #0]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	091b      	lsrs	r3, r3, #4
 800369a:	f003 0201 	and.w	r2, r3, #1
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	fa02 f303 	lsl.w	r3, r2, r3
 80036a4:	69ba      	ldr	r2, [r7, #24]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	69ba      	ldr	r2, [r7, #24]
 80036ae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	685b      	ldr	r3, [r3, #4]
 80036b4:	f003 0303 	and.w	r3, r3, #3
 80036b8:	2b03      	cmp	r3, #3
 80036ba:	d017      	beq.n	80036ec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	68db      	ldr	r3, [r3, #12]
 80036c0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036c2:	69fb      	ldr	r3, [r7, #28]
 80036c4:	005b      	lsls	r3, r3, #1
 80036c6:	2203      	movs	r2, #3
 80036c8:	fa02 f303 	lsl.w	r3, r2, r3
 80036cc:	43db      	mvns	r3, r3
 80036ce:	69ba      	ldr	r2, [r7, #24]
 80036d0:	4013      	ands	r3, r2
 80036d2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036d4:	683b      	ldr	r3, [r7, #0]
 80036d6:	689a      	ldr	r2, [r3, #8]
 80036d8:	69fb      	ldr	r3, [r7, #28]
 80036da:	005b      	lsls	r3, r3, #1
 80036dc:	fa02 f303 	lsl.w	r3, r2, r3
 80036e0:	69ba      	ldr	r2, [r7, #24]
 80036e2:	4313      	orrs	r3, r2
 80036e4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	69ba      	ldr	r2, [r7, #24]
 80036ea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036ec:	683b      	ldr	r3, [r7, #0]
 80036ee:	685b      	ldr	r3, [r3, #4]
 80036f0:	f003 0303 	and.w	r3, r3, #3
 80036f4:	2b02      	cmp	r3, #2
 80036f6:	d123      	bne.n	8003740 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036f8:	69fb      	ldr	r3, [r7, #28]
 80036fa:	08da      	lsrs	r2, r3, #3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	3208      	adds	r2, #8
 8003700:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003704:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	f003 0307 	and.w	r3, r3, #7
 800370c:	009b      	lsls	r3, r3, #2
 800370e:	220f      	movs	r2, #15
 8003710:	fa02 f303 	lsl.w	r3, r2, r3
 8003714:	43db      	mvns	r3, r3
 8003716:	69ba      	ldr	r2, [r7, #24]
 8003718:	4013      	ands	r3, r2
 800371a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	691a      	ldr	r2, [r3, #16]
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	f003 0307 	and.w	r3, r3, #7
 8003726:	009b      	lsls	r3, r3, #2
 8003728:	fa02 f303 	lsl.w	r3, r2, r3
 800372c:	69ba      	ldr	r2, [r7, #24]
 800372e:	4313      	orrs	r3, r2
 8003730:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	08da      	lsrs	r2, r3, #3
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	3208      	adds	r2, #8
 800373a:	69b9      	ldr	r1, [r7, #24]
 800373c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003746:	69fb      	ldr	r3, [r7, #28]
 8003748:	005b      	lsls	r3, r3, #1
 800374a:	2203      	movs	r2, #3
 800374c:	fa02 f303 	lsl.w	r3, r2, r3
 8003750:	43db      	mvns	r3, r3
 8003752:	69ba      	ldr	r2, [r7, #24]
 8003754:	4013      	ands	r3, r2
 8003756:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	685b      	ldr	r3, [r3, #4]
 800375c:	f003 0203 	and.w	r2, r3, #3
 8003760:	69fb      	ldr	r3, [r7, #28]
 8003762:	005b      	lsls	r3, r3, #1
 8003764:	fa02 f303 	lsl.w	r3, r2, r3
 8003768:	69ba      	ldr	r2, [r7, #24]
 800376a:	4313      	orrs	r3, r2
 800376c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	69ba      	ldr	r2, [r7, #24]
 8003772:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800377c:	2b00      	cmp	r3, #0
 800377e:	f000 80b4 	beq.w	80038ea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003782:	2300      	movs	r3, #0
 8003784:	60fb      	str	r3, [r7, #12]
 8003786:	4b60      	ldr	r3, [pc, #384]	; (8003908 <HAL_GPIO_Init+0x30c>)
 8003788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800378a:	4a5f      	ldr	r2, [pc, #380]	; (8003908 <HAL_GPIO_Init+0x30c>)
 800378c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003790:	6453      	str	r3, [r2, #68]	; 0x44
 8003792:	4b5d      	ldr	r3, [pc, #372]	; (8003908 <HAL_GPIO_Init+0x30c>)
 8003794:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003796:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800379a:	60fb      	str	r3, [r7, #12]
 800379c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800379e:	4a5b      	ldr	r2, [pc, #364]	; (800390c <HAL_GPIO_Init+0x310>)
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	089b      	lsrs	r3, r3, #2
 80037a4:	3302      	adds	r3, #2
 80037a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	f003 0303 	and.w	r3, r3, #3
 80037b2:	009b      	lsls	r3, r3, #2
 80037b4:	220f      	movs	r2, #15
 80037b6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ba:	43db      	mvns	r3, r3
 80037bc:	69ba      	ldr	r2, [r7, #24]
 80037be:	4013      	ands	r3, r2
 80037c0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	4a52      	ldr	r2, [pc, #328]	; (8003910 <HAL_GPIO_Init+0x314>)
 80037c6:	4293      	cmp	r3, r2
 80037c8:	d02b      	beq.n	8003822 <HAL_GPIO_Init+0x226>
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	4a51      	ldr	r2, [pc, #324]	; (8003914 <HAL_GPIO_Init+0x318>)
 80037ce:	4293      	cmp	r3, r2
 80037d0:	d025      	beq.n	800381e <HAL_GPIO_Init+0x222>
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	4a50      	ldr	r2, [pc, #320]	; (8003918 <HAL_GPIO_Init+0x31c>)
 80037d6:	4293      	cmp	r3, r2
 80037d8:	d01f      	beq.n	800381a <HAL_GPIO_Init+0x21e>
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	4a4f      	ldr	r2, [pc, #316]	; (800391c <HAL_GPIO_Init+0x320>)
 80037de:	4293      	cmp	r3, r2
 80037e0:	d019      	beq.n	8003816 <HAL_GPIO_Init+0x21a>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	4a4e      	ldr	r2, [pc, #312]	; (8003920 <HAL_GPIO_Init+0x324>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d013      	beq.n	8003812 <HAL_GPIO_Init+0x216>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	4a4d      	ldr	r2, [pc, #308]	; (8003924 <HAL_GPIO_Init+0x328>)
 80037ee:	4293      	cmp	r3, r2
 80037f0:	d00d      	beq.n	800380e <HAL_GPIO_Init+0x212>
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	4a4c      	ldr	r2, [pc, #304]	; (8003928 <HAL_GPIO_Init+0x32c>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d007      	beq.n	800380a <HAL_GPIO_Init+0x20e>
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	4a4b      	ldr	r2, [pc, #300]	; (800392c <HAL_GPIO_Init+0x330>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d101      	bne.n	8003806 <HAL_GPIO_Init+0x20a>
 8003802:	2307      	movs	r3, #7
 8003804:	e00e      	b.n	8003824 <HAL_GPIO_Init+0x228>
 8003806:	2308      	movs	r3, #8
 8003808:	e00c      	b.n	8003824 <HAL_GPIO_Init+0x228>
 800380a:	2306      	movs	r3, #6
 800380c:	e00a      	b.n	8003824 <HAL_GPIO_Init+0x228>
 800380e:	2305      	movs	r3, #5
 8003810:	e008      	b.n	8003824 <HAL_GPIO_Init+0x228>
 8003812:	2304      	movs	r3, #4
 8003814:	e006      	b.n	8003824 <HAL_GPIO_Init+0x228>
 8003816:	2303      	movs	r3, #3
 8003818:	e004      	b.n	8003824 <HAL_GPIO_Init+0x228>
 800381a:	2302      	movs	r3, #2
 800381c:	e002      	b.n	8003824 <HAL_GPIO_Init+0x228>
 800381e:	2301      	movs	r3, #1
 8003820:	e000      	b.n	8003824 <HAL_GPIO_Init+0x228>
 8003822:	2300      	movs	r3, #0
 8003824:	69fa      	ldr	r2, [r7, #28]
 8003826:	f002 0203 	and.w	r2, r2, #3
 800382a:	0092      	lsls	r2, r2, #2
 800382c:	4093      	lsls	r3, r2
 800382e:	69ba      	ldr	r2, [r7, #24]
 8003830:	4313      	orrs	r3, r2
 8003832:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003834:	4935      	ldr	r1, [pc, #212]	; (800390c <HAL_GPIO_Init+0x310>)
 8003836:	69fb      	ldr	r3, [r7, #28]
 8003838:	089b      	lsrs	r3, r3, #2
 800383a:	3302      	adds	r3, #2
 800383c:	69ba      	ldr	r2, [r7, #24]
 800383e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003842:	4b3b      	ldr	r3, [pc, #236]	; (8003930 <HAL_GPIO_Init+0x334>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	43db      	mvns	r3, r3
 800384c:	69ba      	ldr	r2, [r7, #24]
 800384e:	4013      	ands	r3, r2
 8003850:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800385a:	2b00      	cmp	r3, #0
 800385c:	d003      	beq.n	8003866 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800385e:	69ba      	ldr	r2, [r7, #24]
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	4313      	orrs	r3, r2
 8003864:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003866:	4a32      	ldr	r2, [pc, #200]	; (8003930 <HAL_GPIO_Init+0x334>)
 8003868:	69bb      	ldr	r3, [r7, #24]
 800386a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800386c:	4b30      	ldr	r3, [pc, #192]	; (8003930 <HAL_GPIO_Init+0x334>)
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003872:	693b      	ldr	r3, [r7, #16]
 8003874:	43db      	mvns	r3, r3
 8003876:	69ba      	ldr	r2, [r7, #24]
 8003878:	4013      	ands	r3, r2
 800387a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800387c:	683b      	ldr	r3, [r7, #0]
 800387e:	685b      	ldr	r3, [r3, #4]
 8003880:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003884:	2b00      	cmp	r3, #0
 8003886:	d003      	beq.n	8003890 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003888:	69ba      	ldr	r2, [r7, #24]
 800388a:	693b      	ldr	r3, [r7, #16]
 800388c:	4313      	orrs	r3, r2
 800388e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003890:	4a27      	ldr	r2, [pc, #156]	; (8003930 <HAL_GPIO_Init+0x334>)
 8003892:	69bb      	ldr	r3, [r7, #24]
 8003894:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003896:	4b26      	ldr	r3, [pc, #152]	; (8003930 <HAL_GPIO_Init+0x334>)
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	43db      	mvns	r3, r3
 80038a0:	69ba      	ldr	r2, [r7, #24]
 80038a2:	4013      	ands	r3, r2
 80038a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80038a6:	683b      	ldr	r3, [r7, #0]
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d003      	beq.n	80038ba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	693b      	ldr	r3, [r7, #16]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80038ba:	4a1d      	ldr	r2, [pc, #116]	; (8003930 <HAL_GPIO_Init+0x334>)
 80038bc:	69bb      	ldr	r3, [r7, #24]
 80038be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80038c0:	4b1b      	ldr	r3, [pc, #108]	; (8003930 <HAL_GPIO_Init+0x334>)
 80038c2:	68db      	ldr	r3, [r3, #12]
 80038c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80038c6:	693b      	ldr	r3, [r7, #16]
 80038c8:	43db      	mvns	r3, r3
 80038ca:	69ba      	ldr	r2, [r7, #24]
 80038cc:	4013      	ands	r3, r2
 80038ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80038d0:	683b      	ldr	r3, [r7, #0]
 80038d2:	685b      	ldr	r3, [r3, #4]
 80038d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d003      	beq.n	80038e4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	4313      	orrs	r3, r2
 80038e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80038e4:	4a12      	ldr	r2, [pc, #72]	; (8003930 <HAL_GPIO_Init+0x334>)
 80038e6:	69bb      	ldr	r3, [r7, #24]
 80038e8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038ea:	69fb      	ldr	r3, [r7, #28]
 80038ec:	3301      	adds	r3, #1
 80038ee:	61fb      	str	r3, [r7, #28]
 80038f0:	69fb      	ldr	r3, [r7, #28]
 80038f2:	2b0f      	cmp	r3, #15
 80038f4:	f67f ae90 	bls.w	8003618 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80038f8:	bf00      	nop
 80038fa:	bf00      	nop
 80038fc:	3724      	adds	r7, #36	; 0x24
 80038fe:	46bd      	mov	sp, r7
 8003900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003904:	4770      	bx	lr
 8003906:	bf00      	nop
 8003908:	40023800 	.word	0x40023800
 800390c:	40013800 	.word	0x40013800
 8003910:	40020000 	.word	0x40020000
 8003914:	40020400 	.word	0x40020400
 8003918:	40020800 	.word	0x40020800
 800391c:	40020c00 	.word	0x40020c00
 8003920:	40021000 	.word	0x40021000
 8003924:	40021400 	.word	0x40021400
 8003928:	40021800 	.word	0x40021800
 800392c:	40021c00 	.word	0x40021c00
 8003930:	40013c00 	.word	0x40013c00

08003934 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003934:	b480      	push	{r7}
 8003936:	b085      	sub	sp, #20
 8003938:	af00      	add	r7, sp, #0
 800393a:	6078      	str	r0, [r7, #4]
 800393c:	460b      	mov	r3, r1
 800393e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	691a      	ldr	r2, [r3, #16]
 8003944:	887b      	ldrh	r3, [r7, #2]
 8003946:	4013      	ands	r3, r2
 8003948:	2b00      	cmp	r3, #0
 800394a:	d002      	beq.n	8003952 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800394c:	2301      	movs	r3, #1
 800394e:	73fb      	strb	r3, [r7, #15]
 8003950:	e001      	b.n	8003956 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003952:	2300      	movs	r3, #0
 8003954:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003956:	7bfb      	ldrb	r3, [r7, #15]
}
 8003958:	4618      	mov	r0, r3
 800395a:	3714      	adds	r7, #20
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	460b      	mov	r3, r1
 800396e:	807b      	strh	r3, [r7, #2]
 8003970:	4613      	mov	r3, r2
 8003972:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003974:	787b      	ldrb	r3, [r7, #1]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d003      	beq.n	8003982 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800397a:	887a      	ldrh	r2, [r7, #2]
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003980:	e003      	b.n	800398a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003982:	887b      	ldrh	r3, [r7, #2]
 8003984:	041a      	lsls	r2, r3, #16
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	619a      	str	r2, [r3, #24]
}
 800398a:	bf00      	nop
 800398c:	370c      	adds	r7, #12
 800398e:	46bd      	mov	sp, r7
 8003990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003994:	4770      	bx	lr
	...

08003998 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b086      	sub	sp, #24
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d101      	bne.n	80039aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80039a6:	2301      	movs	r3, #1
 80039a8:	e264      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	f003 0301 	and.w	r3, r3, #1
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d075      	beq.n	8003aa2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039b6:	4ba3      	ldr	r3, [pc, #652]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 80039b8:	689b      	ldr	r3, [r3, #8]
 80039ba:	f003 030c 	and.w	r3, r3, #12
 80039be:	2b04      	cmp	r3, #4
 80039c0:	d00c      	beq.n	80039dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039c2:	4ba0      	ldr	r3, [pc, #640]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 80039c4:	689b      	ldr	r3, [r3, #8]
 80039c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039ca:	2b08      	cmp	r3, #8
 80039cc:	d112      	bne.n	80039f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039ce:	4b9d      	ldr	r3, [pc, #628]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 80039d0:	685b      	ldr	r3, [r3, #4]
 80039d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039da:	d10b      	bne.n	80039f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039dc:	4b99      	ldr	r3, [pc, #612]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d05b      	beq.n	8003aa0 <HAL_RCC_OscConfig+0x108>
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	685b      	ldr	r3, [r3, #4]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d157      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e23f      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039fc:	d106      	bne.n	8003a0c <HAL_RCC_OscConfig+0x74>
 80039fe:	4b91      	ldr	r3, [pc, #580]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a90      	ldr	r2, [pc, #576]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003a04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a08:	6013      	str	r3, [r2, #0]
 8003a0a:	e01d      	b.n	8003a48 <HAL_RCC_OscConfig+0xb0>
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003a14:	d10c      	bne.n	8003a30 <HAL_RCC_OscConfig+0x98>
 8003a16:	4b8b      	ldr	r3, [pc, #556]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	4a8a      	ldr	r2, [pc, #552]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003a1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a20:	6013      	str	r3, [r2, #0]
 8003a22:	4b88      	ldr	r3, [pc, #544]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	4a87      	ldr	r2, [pc, #540]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003a28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a2c:	6013      	str	r3, [r2, #0]
 8003a2e:	e00b      	b.n	8003a48 <HAL_RCC_OscConfig+0xb0>
 8003a30:	4b84      	ldr	r3, [pc, #528]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a83      	ldr	r2, [pc, #524]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003a36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a3a:	6013      	str	r3, [r2, #0]
 8003a3c:	4b81      	ldr	r3, [pc, #516]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	4a80      	ldr	r2, [pc, #512]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003a42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d013      	beq.n	8003a78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a50:	f7fe faee 	bl	8002030 <HAL_GetTick>
 8003a54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a56:	e008      	b.n	8003a6a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a58:	f7fe faea 	bl	8002030 <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b64      	cmp	r3, #100	; 0x64
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e204      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a6a:	4b76      	ldr	r3, [pc, #472]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d0f0      	beq.n	8003a58 <HAL_RCC_OscConfig+0xc0>
 8003a76:	e014      	b.n	8003aa2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a78:	f7fe fada 	bl	8002030 <HAL_GetTick>
 8003a7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a7e:	e008      	b.n	8003a92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a80:	f7fe fad6 	bl	8002030 <HAL_GetTick>
 8003a84:	4602      	mov	r2, r0
 8003a86:	693b      	ldr	r3, [r7, #16]
 8003a88:	1ad3      	subs	r3, r2, r3
 8003a8a:	2b64      	cmp	r3, #100	; 0x64
 8003a8c:	d901      	bls.n	8003a92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a8e:	2303      	movs	r3, #3
 8003a90:	e1f0      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a92:	4b6c      	ldr	r3, [pc, #432]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d1f0      	bne.n	8003a80 <HAL_RCC_OscConfig+0xe8>
 8003a9e:	e000      	b.n	8003aa2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003aa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0302 	and.w	r3, r3, #2
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d063      	beq.n	8003b76 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003aae:	4b65      	ldr	r3, [pc, #404]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003ab0:	689b      	ldr	r3, [r3, #8]
 8003ab2:	f003 030c 	and.w	r3, r3, #12
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d00b      	beq.n	8003ad2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003aba:	4b62      	ldr	r3, [pc, #392]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003abc:	689b      	ldr	r3, [r3, #8]
 8003abe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ac2:	2b08      	cmp	r3, #8
 8003ac4:	d11c      	bne.n	8003b00 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ac6:	4b5f      	ldr	r3, [pc, #380]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d116      	bne.n	8003b00 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ad2:	4b5c      	ldr	r3, [pc, #368]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	f003 0302 	and.w	r3, r3, #2
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d005      	beq.n	8003aea <HAL_RCC_OscConfig+0x152>
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	2b01      	cmp	r3, #1
 8003ae4:	d001      	beq.n	8003aea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ae6:	2301      	movs	r3, #1
 8003ae8:	e1c4      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aea:	4b56      	ldr	r3, [pc, #344]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	691b      	ldr	r3, [r3, #16]
 8003af6:	00db      	lsls	r3, r3, #3
 8003af8:	4952      	ldr	r1, [pc, #328]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003afa:	4313      	orrs	r3, r2
 8003afc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003afe:	e03a      	b.n	8003b76 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	68db      	ldr	r3, [r3, #12]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d020      	beq.n	8003b4a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b08:	4b4f      	ldr	r3, [pc, #316]	; (8003c48 <HAL_RCC_OscConfig+0x2b0>)
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b0e:	f7fe fa8f 	bl	8002030 <HAL_GetTick>
 8003b12:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b14:	e008      	b.n	8003b28 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b16:	f7fe fa8b 	bl	8002030 <HAL_GetTick>
 8003b1a:	4602      	mov	r2, r0
 8003b1c:	693b      	ldr	r3, [r7, #16]
 8003b1e:	1ad3      	subs	r3, r2, r3
 8003b20:	2b02      	cmp	r3, #2
 8003b22:	d901      	bls.n	8003b28 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b24:	2303      	movs	r3, #3
 8003b26:	e1a5      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b28:	4b46      	ldr	r3, [pc, #280]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	f003 0302 	and.w	r3, r3, #2
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d0f0      	beq.n	8003b16 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b34:	4b43      	ldr	r3, [pc, #268]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	691b      	ldr	r3, [r3, #16]
 8003b40:	00db      	lsls	r3, r3, #3
 8003b42:	4940      	ldr	r1, [pc, #256]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003b44:	4313      	orrs	r3, r2
 8003b46:	600b      	str	r3, [r1, #0]
 8003b48:	e015      	b.n	8003b76 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b4a:	4b3f      	ldr	r3, [pc, #252]	; (8003c48 <HAL_RCC_OscConfig+0x2b0>)
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b50:	f7fe fa6e 	bl	8002030 <HAL_GetTick>
 8003b54:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b56:	e008      	b.n	8003b6a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b58:	f7fe fa6a 	bl	8002030 <HAL_GetTick>
 8003b5c:	4602      	mov	r2, r0
 8003b5e:	693b      	ldr	r3, [r7, #16]
 8003b60:	1ad3      	subs	r3, r2, r3
 8003b62:	2b02      	cmp	r3, #2
 8003b64:	d901      	bls.n	8003b6a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b66:	2303      	movs	r3, #3
 8003b68:	e184      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b6a:	4b36      	ldr	r3, [pc, #216]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0302 	and.w	r3, r3, #2
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d1f0      	bne.n	8003b58 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f003 0308 	and.w	r3, r3, #8
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d030      	beq.n	8003be4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	695b      	ldr	r3, [r3, #20]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d016      	beq.n	8003bb8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b8a:	4b30      	ldr	r3, [pc, #192]	; (8003c4c <HAL_RCC_OscConfig+0x2b4>)
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b90:	f7fe fa4e 	bl	8002030 <HAL_GetTick>
 8003b94:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b96:	e008      	b.n	8003baa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b98:	f7fe fa4a 	bl	8002030 <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d901      	bls.n	8003baa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e164      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003baa:	4b26      	ldr	r3, [pc, #152]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003bac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bae:	f003 0302 	and.w	r3, r3, #2
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d0f0      	beq.n	8003b98 <HAL_RCC_OscConfig+0x200>
 8003bb6:	e015      	b.n	8003be4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003bb8:	4b24      	ldr	r3, [pc, #144]	; (8003c4c <HAL_RCC_OscConfig+0x2b4>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003bbe:	f7fe fa37 	bl	8002030 <HAL_GetTick>
 8003bc2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bc4:	e008      	b.n	8003bd8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003bc6:	f7fe fa33 	bl	8002030 <HAL_GetTick>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	2b02      	cmp	r3, #2
 8003bd2:	d901      	bls.n	8003bd8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e14d      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bd8:	4b1a      	ldr	r3, [pc, #104]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003bda:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bdc:	f003 0302 	and.w	r3, r3, #2
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d1f0      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	f003 0304 	and.w	r3, r3, #4
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	f000 80a0 	beq.w	8003d32 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bf2:	2300      	movs	r3, #0
 8003bf4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003bf6:	4b13      	ldr	r3, [pc, #76]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003bf8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bfa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d10f      	bne.n	8003c22 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c02:	2300      	movs	r3, #0
 8003c04:	60bb      	str	r3, [r7, #8]
 8003c06:	4b0f      	ldr	r3, [pc, #60]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003c08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0a:	4a0e      	ldr	r2, [pc, #56]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003c0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c10:	6413      	str	r3, [r2, #64]	; 0x40
 8003c12:	4b0c      	ldr	r3, [pc, #48]	; (8003c44 <HAL_RCC_OscConfig+0x2ac>)
 8003c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c1a:	60bb      	str	r3, [r7, #8]
 8003c1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c22:	4b0b      	ldr	r3, [pc, #44]	; (8003c50 <HAL_RCC_OscConfig+0x2b8>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d121      	bne.n	8003c72 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c2e:	4b08      	ldr	r3, [pc, #32]	; (8003c50 <HAL_RCC_OscConfig+0x2b8>)
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	4a07      	ldr	r2, [pc, #28]	; (8003c50 <HAL_RCC_OscConfig+0x2b8>)
 8003c34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c3a:	f7fe f9f9 	bl	8002030 <HAL_GetTick>
 8003c3e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c40:	e011      	b.n	8003c66 <HAL_RCC_OscConfig+0x2ce>
 8003c42:	bf00      	nop
 8003c44:	40023800 	.word	0x40023800
 8003c48:	42470000 	.word	0x42470000
 8003c4c:	42470e80 	.word	0x42470e80
 8003c50:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c54:	f7fe f9ec 	bl	8002030 <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	693b      	ldr	r3, [r7, #16]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	2b02      	cmp	r3, #2
 8003c60:	d901      	bls.n	8003c66 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003c62:	2303      	movs	r3, #3
 8003c64:	e106      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c66:	4b85      	ldr	r3, [pc, #532]	; (8003e7c <HAL_RCC_OscConfig+0x4e4>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d0f0      	beq.n	8003c54 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	2b01      	cmp	r3, #1
 8003c78:	d106      	bne.n	8003c88 <HAL_RCC_OscConfig+0x2f0>
 8003c7a:	4b81      	ldr	r3, [pc, #516]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003c7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c7e:	4a80      	ldr	r2, [pc, #512]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003c80:	f043 0301 	orr.w	r3, r3, #1
 8003c84:	6713      	str	r3, [r2, #112]	; 0x70
 8003c86:	e01c      	b.n	8003cc2 <HAL_RCC_OscConfig+0x32a>
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	689b      	ldr	r3, [r3, #8]
 8003c8c:	2b05      	cmp	r3, #5
 8003c8e:	d10c      	bne.n	8003caa <HAL_RCC_OscConfig+0x312>
 8003c90:	4b7b      	ldr	r3, [pc, #492]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003c92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c94:	4a7a      	ldr	r2, [pc, #488]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003c96:	f043 0304 	orr.w	r3, r3, #4
 8003c9a:	6713      	str	r3, [r2, #112]	; 0x70
 8003c9c:	4b78      	ldr	r3, [pc, #480]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003c9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ca0:	4a77      	ldr	r2, [pc, #476]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003ca2:	f043 0301 	orr.w	r3, r3, #1
 8003ca6:	6713      	str	r3, [r2, #112]	; 0x70
 8003ca8:	e00b      	b.n	8003cc2 <HAL_RCC_OscConfig+0x32a>
 8003caa:	4b75      	ldr	r3, [pc, #468]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003cac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cae:	4a74      	ldr	r2, [pc, #464]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003cb0:	f023 0301 	bic.w	r3, r3, #1
 8003cb4:	6713      	str	r3, [r2, #112]	; 0x70
 8003cb6:	4b72      	ldr	r3, [pc, #456]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003cb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cba:	4a71      	ldr	r2, [pc, #452]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003cbc:	f023 0304 	bic.w	r3, r3, #4
 8003cc0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d015      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003cca:	f7fe f9b1 	bl	8002030 <HAL_GetTick>
 8003cce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cd0:	e00a      	b.n	8003ce8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cd2:	f7fe f9ad 	bl	8002030 <HAL_GetTick>
 8003cd6:	4602      	mov	r2, r0
 8003cd8:	693b      	ldr	r3, [r7, #16]
 8003cda:	1ad3      	subs	r3, r2, r3
 8003cdc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ce0:	4293      	cmp	r3, r2
 8003ce2:	d901      	bls.n	8003ce8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003ce4:	2303      	movs	r3, #3
 8003ce6:	e0c5      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ce8:	4b65      	ldr	r3, [pc, #404]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003cea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cec:	f003 0302 	and.w	r3, r3, #2
 8003cf0:	2b00      	cmp	r3, #0
 8003cf2:	d0ee      	beq.n	8003cd2 <HAL_RCC_OscConfig+0x33a>
 8003cf4:	e014      	b.n	8003d20 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cf6:	f7fe f99b 	bl	8002030 <HAL_GetTick>
 8003cfa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cfc:	e00a      	b.n	8003d14 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cfe:	f7fe f997 	bl	8002030 <HAL_GetTick>
 8003d02:	4602      	mov	r2, r0
 8003d04:	693b      	ldr	r3, [r7, #16]
 8003d06:	1ad3      	subs	r3, r2, r3
 8003d08:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d901      	bls.n	8003d14 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003d10:	2303      	movs	r3, #3
 8003d12:	e0af      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003d14:	4b5a      	ldr	r3, [pc, #360]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003d16:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003d18:	f003 0302 	and.w	r3, r3, #2
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d1ee      	bne.n	8003cfe <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003d20:	7dfb      	ldrb	r3, [r7, #23]
 8003d22:	2b01      	cmp	r3, #1
 8003d24:	d105      	bne.n	8003d32 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d26:	4b56      	ldr	r3, [pc, #344]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003d28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d2a:	4a55      	ldr	r2, [pc, #340]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003d2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d30:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	699b      	ldr	r3, [r3, #24]
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	f000 809b 	beq.w	8003e72 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d3c:	4b50      	ldr	r3, [pc, #320]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003d3e:	689b      	ldr	r3, [r3, #8]
 8003d40:	f003 030c 	and.w	r3, r3, #12
 8003d44:	2b08      	cmp	r3, #8
 8003d46:	d05c      	beq.n	8003e02 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	699b      	ldr	r3, [r3, #24]
 8003d4c:	2b02      	cmp	r3, #2
 8003d4e:	d141      	bne.n	8003dd4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d50:	4b4c      	ldr	r3, [pc, #304]	; (8003e84 <HAL_RCC_OscConfig+0x4ec>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d56:	f7fe f96b 	bl	8002030 <HAL_GetTick>
 8003d5a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d5c:	e008      	b.n	8003d70 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d5e:	f7fe f967 	bl	8002030 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	2b02      	cmp	r3, #2
 8003d6a:	d901      	bls.n	8003d70 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	e081      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d70:	4b43      	ldr	r3, [pc, #268]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d1f0      	bne.n	8003d5e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	69da      	ldr	r2, [r3, #28]
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	6a1b      	ldr	r3, [r3, #32]
 8003d84:	431a      	orrs	r2, r3
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d8a:	019b      	lsls	r3, r3, #6
 8003d8c:	431a      	orrs	r2, r3
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d92:	085b      	lsrs	r3, r3, #1
 8003d94:	3b01      	subs	r3, #1
 8003d96:	041b      	lsls	r3, r3, #16
 8003d98:	431a      	orrs	r2, r3
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d9e:	061b      	lsls	r3, r3, #24
 8003da0:	4937      	ldr	r1, [pc, #220]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003da2:	4313      	orrs	r3, r2
 8003da4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003da6:	4b37      	ldr	r3, [pc, #220]	; (8003e84 <HAL_RCC_OscConfig+0x4ec>)
 8003da8:	2201      	movs	r2, #1
 8003daa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dac:	f7fe f940 	bl	8002030 <HAL_GetTick>
 8003db0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003db2:	e008      	b.n	8003dc6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003db4:	f7fe f93c 	bl	8002030 <HAL_GetTick>
 8003db8:	4602      	mov	r2, r0
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	1ad3      	subs	r3, r2, r3
 8003dbe:	2b02      	cmp	r3, #2
 8003dc0:	d901      	bls.n	8003dc6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003dc2:	2303      	movs	r3, #3
 8003dc4:	e056      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003dc6:	4b2e      	ldr	r3, [pc, #184]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003dc8:	681b      	ldr	r3, [r3, #0]
 8003dca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d0f0      	beq.n	8003db4 <HAL_RCC_OscConfig+0x41c>
 8003dd2:	e04e      	b.n	8003e72 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dd4:	4b2b      	ldr	r3, [pc, #172]	; (8003e84 <HAL_RCC_OscConfig+0x4ec>)
 8003dd6:	2200      	movs	r2, #0
 8003dd8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003dda:	f7fe f929 	bl	8002030 <HAL_GetTick>
 8003dde:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003de0:	e008      	b.n	8003df4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003de2:	f7fe f925 	bl	8002030 <HAL_GetTick>
 8003de6:	4602      	mov	r2, r0
 8003de8:	693b      	ldr	r3, [r7, #16]
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d901      	bls.n	8003df4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003df0:	2303      	movs	r3, #3
 8003df2:	e03f      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003df4:	4b22      	ldr	r3, [pc, #136]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d1f0      	bne.n	8003de2 <HAL_RCC_OscConfig+0x44a>
 8003e00:	e037      	b.n	8003e72 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	699b      	ldr	r3, [r3, #24]
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d101      	bne.n	8003e0e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e032      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003e0e:	4b1c      	ldr	r3, [pc, #112]	; (8003e80 <HAL_RCC_OscConfig+0x4e8>)
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	699b      	ldr	r3, [r3, #24]
 8003e18:	2b01      	cmp	r3, #1
 8003e1a:	d028      	beq.n	8003e6e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e26:	429a      	cmp	r2, r3
 8003e28:	d121      	bne.n	8003e6e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d11a      	bne.n	8003e6e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e38:	68fa      	ldr	r2, [r7, #12]
 8003e3a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e3e:	4013      	ands	r3, r2
 8003e40:	687a      	ldr	r2, [r7, #4]
 8003e42:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e44:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e46:	4293      	cmp	r3, r2
 8003e48:	d111      	bne.n	8003e6e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e54:	085b      	lsrs	r3, r3, #1
 8003e56:	3b01      	subs	r3, #1
 8003e58:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e5a:	429a      	cmp	r2, r3
 8003e5c:	d107      	bne.n	8003e6e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e68:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e6a:	429a      	cmp	r2, r3
 8003e6c:	d001      	beq.n	8003e72 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e000      	b.n	8003e74 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003e72:	2300      	movs	r3, #0
}
 8003e74:	4618      	mov	r0, r3
 8003e76:	3718      	adds	r7, #24
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bd80      	pop	{r7, pc}
 8003e7c:	40007000 	.word	0x40007000
 8003e80:	40023800 	.word	0x40023800
 8003e84:	42470060 	.word	0x42470060

08003e88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b084      	sub	sp, #16
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
 8003e90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b00      	cmp	r3, #0
 8003e96:	d101      	bne.n	8003e9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e98:	2301      	movs	r3, #1
 8003e9a:	e0cc      	b.n	8004036 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e9c:	4b68      	ldr	r3, [pc, #416]	; (8004040 <HAL_RCC_ClockConfig+0x1b8>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 0307 	and.w	r3, r3, #7
 8003ea4:	683a      	ldr	r2, [r7, #0]
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d90c      	bls.n	8003ec4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003eaa:	4b65      	ldr	r3, [pc, #404]	; (8004040 <HAL_RCC_ClockConfig+0x1b8>)
 8003eac:	683a      	ldr	r2, [r7, #0]
 8003eae:	b2d2      	uxtb	r2, r2
 8003eb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003eb2:	4b63      	ldr	r3, [pc, #396]	; (8004040 <HAL_RCC_ClockConfig+0x1b8>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0307 	and.w	r3, r3, #7
 8003eba:	683a      	ldr	r2, [r7, #0]
 8003ebc:	429a      	cmp	r2, r3
 8003ebe:	d001      	beq.n	8003ec4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e0b8      	b.n	8004036 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f003 0302 	and.w	r3, r3, #2
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d020      	beq.n	8003f12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	f003 0304 	and.w	r3, r3, #4
 8003ed8:	2b00      	cmp	r3, #0
 8003eda:	d005      	beq.n	8003ee8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003edc:	4b59      	ldr	r3, [pc, #356]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	4a58      	ldr	r2, [pc, #352]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003ee6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0308 	and.w	r3, r3, #8
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	d005      	beq.n	8003f00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ef4:	4b53      	ldr	r3, [pc, #332]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef6:	689b      	ldr	r3, [r3, #8]
 8003ef8:	4a52      	ldr	r2, [pc, #328]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003efa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003efe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f00:	4b50      	ldr	r3, [pc, #320]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	689b      	ldr	r3, [r3, #8]
 8003f0c:	494d      	ldr	r1, [pc, #308]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f003 0301 	and.w	r3, r3, #1
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d044      	beq.n	8003fa8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d107      	bne.n	8003f36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f26:	4b47      	ldr	r3, [pc, #284]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d119      	bne.n	8003f66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e07f      	b.n	8004036 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	685b      	ldr	r3, [r3, #4]
 8003f3a:	2b02      	cmp	r3, #2
 8003f3c:	d003      	beq.n	8003f46 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f42:	2b03      	cmp	r3, #3
 8003f44:	d107      	bne.n	8003f56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f46:	4b3f      	ldr	r3, [pc, #252]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d109      	bne.n	8003f66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f52:	2301      	movs	r3, #1
 8003f54:	e06f      	b.n	8004036 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f56:	4b3b      	ldr	r3, [pc, #236]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f003 0302 	and.w	r3, r3, #2
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e067      	b.n	8004036 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f66:	4b37      	ldr	r3, [pc, #220]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003f68:	689b      	ldr	r3, [r3, #8]
 8003f6a:	f023 0203 	bic.w	r2, r3, #3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	4934      	ldr	r1, [pc, #208]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003f74:	4313      	orrs	r3, r2
 8003f76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f78:	f7fe f85a 	bl	8002030 <HAL_GetTick>
 8003f7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f7e:	e00a      	b.n	8003f96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f80:	f7fe f856 	bl	8002030 <HAL_GetTick>
 8003f84:	4602      	mov	r2, r0
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	1ad3      	subs	r3, r2, r3
 8003f8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	d901      	bls.n	8003f96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f92:	2303      	movs	r3, #3
 8003f94:	e04f      	b.n	8004036 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f96:	4b2b      	ldr	r3, [pc, #172]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003f98:	689b      	ldr	r3, [r3, #8]
 8003f9a:	f003 020c 	and.w	r2, r3, #12
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	685b      	ldr	r3, [r3, #4]
 8003fa2:	009b      	lsls	r3, r3, #2
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d1eb      	bne.n	8003f80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003fa8:	4b25      	ldr	r3, [pc, #148]	; (8004040 <HAL_RCC_ClockConfig+0x1b8>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	f003 0307 	and.w	r3, r3, #7
 8003fb0:	683a      	ldr	r2, [r7, #0]
 8003fb2:	429a      	cmp	r2, r3
 8003fb4:	d20c      	bcs.n	8003fd0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003fb6:	4b22      	ldr	r3, [pc, #136]	; (8004040 <HAL_RCC_ClockConfig+0x1b8>)
 8003fb8:	683a      	ldr	r2, [r7, #0]
 8003fba:	b2d2      	uxtb	r2, r2
 8003fbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003fbe:	4b20      	ldr	r3, [pc, #128]	; (8004040 <HAL_RCC_ClockConfig+0x1b8>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	f003 0307 	and.w	r3, r3, #7
 8003fc6:	683a      	ldr	r2, [r7, #0]
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d001      	beq.n	8003fd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003fcc:	2301      	movs	r3, #1
 8003fce:	e032      	b.n	8004036 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	f003 0304 	and.w	r3, r3, #4
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d008      	beq.n	8003fee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fdc:	4b19      	ldr	r3, [pc, #100]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003fde:	689b      	ldr	r3, [r3, #8]
 8003fe0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	68db      	ldr	r3, [r3, #12]
 8003fe8:	4916      	ldr	r1, [pc, #88]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f003 0308 	and.w	r3, r3, #8
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d009      	beq.n	800400e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003ffa:	4b12      	ldr	r3, [pc, #72]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	691b      	ldr	r3, [r3, #16]
 8004006:	00db      	lsls	r3, r3, #3
 8004008:	490e      	ldr	r1, [pc, #56]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 800400a:	4313      	orrs	r3, r2
 800400c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800400e:	f000 f821 	bl	8004054 <HAL_RCC_GetSysClockFreq>
 8004012:	4602      	mov	r2, r0
 8004014:	4b0b      	ldr	r3, [pc, #44]	; (8004044 <HAL_RCC_ClockConfig+0x1bc>)
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	091b      	lsrs	r3, r3, #4
 800401a:	f003 030f 	and.w	r3, r3, #15
 800401e:	490a      	ldr	r1, [pc, #40]	; (8004048 <HAL_RCC_ClockConfig+0x1c0>)
 8004020:	5ccb      	ldrb	r3, [r1, r3]
 8004022:	fa22 f303 	lsr.w	r3, r2, r3
 8004026:	4a09      	ldr	r2, [pc, #36]	; (800404c <HAL_RCC_ClockConfig+0x1c4>)
 8004028:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800402a:	4b09      	ldr	r3, [pc, #36]	; (8004050 <HAL_RCC_ClockConfig+0x1c8>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4618      	mov	r0, r3
 8004030:	f7fd ffba 	bl	8001fa8 <HAL_InitTick>

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3710      	adds	r7, #16
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}
 800403e:	bf00      	nop
 8004040:	40023c00 	.word	0x40023c00
 8004044:	40023800 	.word	0x40023800
 8004048:	080072ec 	.word	0x080072ec
 800404c:	2000003c 	.word	0x2000003c
 8004050:	20000040 	.word	0x20000040

08004054 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004054:	b5b0      	push	{r4, r5, r7, lr}
 8004056:	b084      	sub	sp, #16
 8004058:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800405a:	2100      	movs	r1, #0
 800405c:	6079      	str	r1, [r7, #4]
 800405e:	2100      	movs	r1, #0
 8004060:	60f9      	str	r1, [r7, #12]
 8004062:	2100      	movs	r1, #0
 8004064:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004066:	2100      	movs	r1, #0
 8004068:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800406a:	4952      	ldr	r1, [pc, #328]	; (80041b4 <HAL_RCC_GetSysClockFreq+0x160>)
 800406c:	6889      	ldr	r1, [r1, #8]
 800406e:	f001 010c 	and.w	r1, r1, #12
 8004072:	2908      	cmp	r1, #8
 8004074:	d00d      	beq.n	8004092 <HAL_RCC_GetSysClockFreq+0x3e>
 8004076:	2908      	cmp	r1, #8
 8004078:	f200 8094 	bhi.w	80041a4 <HAL_RCC_GetSysClockFreq+0x150>
 800407c:	2900      	cmp	r1, #0
 800407e:	d002      	beq.n	8004086 <HAL_RCC_GetSysClockFreq+0x32>
 8004080:	2904      	cmp	r1, #4
 8004082:	d003      	beq.n	800408c <HAL_RCC_GetSysClockFreq+0x38>
 8004084:	e08e      	b.n	80041a4 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004086:	4b4c      	ldr	r3, [pc, #304]	; (80041b8 <HAL_RCC_GetSysClockFreq+0x164>)
 8004088:	60bb      	str	r3, [r7, #8]
       break;
 800408a:	e08e      	b.n	80041aa <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800408c:	4b4b      	ldr	r3, [pc, #300]	; (80041bc <HAL_RCC_GetSysClockFreq+0x168>)
 800408e:	60bb      	str	r3, [r7, #8]
      break;
 8004090:	e08b      	b.n	80041aa <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004092:	4948      	ldr	r1, [pc, #288]	; (80041b4 <HAL_RCC_GetSysClockFreq+0x160>)
 8004094:	6849      	ldr	r1, [r1, #4]
 8004096:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800409a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800409c:	4945      	ldr	r1, [pc, #276]	; (80041b4 <HAL_RCC_GetSysClockFreq+0x160>)
 800409e:	6849      	ldr	r1, [r1, #4]
 80040a0:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 80040a4:	2900      	cmp	r1, #0
 80040a6:	d024      	beq.n	80040f2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040a8:	4942      	ldr	r1, [pc, #264]	; (80041b4 <HAL_RCC_GetSysClockFreq+0x160>)
 80040aa:	6849      	ldr	r1, [r1, #4]
 80040ac:	0989      	lsrs	r1, r1, #6
 80040ae:	4608      	mov	r0, r1
 80040b0:	f04f 0100 	mov.w	r1, #0
 80040b4:	f240 14ff 	movw	r4, #511	; 0x1ff
 80040b8:	f04f 0500 	mov.w	r5, #0
 80040bc:	ea00 0204 	and.w	r2, r0, r4
 80040c0:	ea01 0305 	and.w	r3, r1, r5
 80040c4:	493d      	ldr	r1, [pc, #244]	; (80041bc <HAL_RCC_GetSysClockFreq+0x168>)
 80040c6:	fb01 f003 	mul.w	r0, r1, r3
 80040ca:	2100      	movs	r1, #0
 80040cc:	fb01 f102 	mul.w	r1, r1, r2
 80040d0:	1844      	adds	r4, r0, r1
 80040d2:	493a      	ldr	r1, [pc, #232]	; (80041bc <HAL_RCC_GetSysClockFreq+0x168>)
 80040d4:	fba2 0101 	umull	r0, r1, r2, r1
 80040d8:	1863      	adds	r3, r4, r1
 80040da:	4619      	mov	r1, r3
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	461a      	mov	r2, r3
 80040e0:	f04f 0300 	mov.w	r3, #0
 80040e4:	f7fc f8c4 	bl	8000270 <__aeabi_uldivmod>
 80040e8:	4602      	mov	r2, r0
 80040ea:	460b      	mov	r3, r1
 80040ec:	4613      	mov	r3, r2
 80040ee:	60fb      	str	r3, [r7, #12]
 80040f0:	e04a      	b.n	8004188 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80040f2:	4b30      	ldr	r3, [pc, #192]	; (80041b4 <HAL_RCC_GetSysClockFreq+0x160>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	099b      	lsrs	r3, r3, #6
 80040f8:	461a      	mov	r2, r3
 80040fa:	f04f 0300 	mov.w	r3, #0
 80040fe:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004102:	f04f 0100 	mov.w	r1, #0
 8004106:	ea02 0400 	and.w	r4, r2, r0
 800410a:	ea03 0501 	and.w	r5, r3, r1
 800410e:	4620      	mov	r0, r4
 8004110:	4629      	mov	r1, r5
 8004112:	f04f 0200 	mov.w	r2, #0
 8004116:	f04f 0300 	mov.w	r3, #0
 800411a:	014b      	lsls	r3, r1, #5
 800411c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004120:	0142      	lsls	r2, r0, #5
 8004122:	4610      	mov	r0, r2
 8004124:	4619      	mov	r1, r3
 8004126:	1b00      	subs	r0, r0, r4
 8004128:	eb61 0105 	sbc.w	r1, r1, r5
 800412c:	f04f 0200 	mov.w	r2, #0
 8004130:	f04f 0300 	mov.w	r3, #0
 8004134:	018b      	lsls	r3, r1, #6
 8004136:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800413a:	0182      	lsls	r2, r0, #6
 800413c:	1a12      	subs	r2, r2, r0
 800413e:	eb63 0301 	sbc.w	r3, r3, r1
 8004142:	f04f 0000 	mov.w	r0, #0
 8004146:	f04f 0100 	mov.w	r1, #0
 800414a:	00d9      	lsls	r1, r3, #3
 800414c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004150:	00d0      	lsls	r0, r2, #3
 8004152:	4602      	mov	r2, r0
 8004154:	460b      	mov	r3, r1
 8004156:	1912      	adds	r2, r2, r4
 8004158:	eb45 0303 	adc.w	r3, r5, r3
 800415c:	f04f 0000 	mov.w	r0, #0
 8004160:	f04f 0100 	mov.w	r1, #0
 8004164:	0299      	lsls	r1, r3, #10
 8004166:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800416a:	0290      	lsls	r0, r2, #10
 800416c:	4602      	mov	r2, r0
 800416e:	460b      	mov	r3, r1
 8004170:	4610      	mov	r0, r2
 8004172:	4619      	mov	r1, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	461a      	mov	r2, r3
 8004178:	f04f 0300 	mov.w	r3, #0
 800417c:	f7fc f878 	bl	8000270 <__aeabi_uldivmod>
 8004180:	4602      	mov	r2, r0
 8004182:	460b      	mov	r3, r1
 8004184:	4613      	mov	r3, r2
 8004186:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004188:	4b0a      	ldr	r3, [pc, #40]	; (80041b4 <HAL_RCC_GetSysClockFreq+0x160>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	0c1b      	lsrs	r3, r3, #16
 800418e:	f003 0303 	and.w	r3, r3, #3
 8004192:	3301      	adds	r3, #1
 8004194:	005b      	lsls	r3, r3, #1
 8004196:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004198:	68fa      	ldr	r2, [r7, #12]
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	fbb2 f3f3 	udiv	r3, r2, r3
 80041a0:	60bb      	str	r3, [r7, #8]
      break;
 80041a2:	e002      	b.n	80041aa <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80041a4:	4b04      	ldr	r3, [pc, #16]	; (80041b8 <HAL_RCC_GetSysClockFreq+0x164>)
 80041a6:	60bb      	str	r3, [r7, #8]
      break;
 80041a8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80041aa:	68bb      	ldr	r3, [r7, #8]
}
 80041ac:	4618      	mov	r0, r3
 80041ae:	3710      	adds	r7, #16
 80041b0:	46bd      	mov	sp, r7
 80041b2:	bdb0      	pop	{r4, r5, r7, pc}
 80041b4:	40023800 	.word	0x40023800
 80041b8:	00f42400 	.word	0x00f42400
 80041bc:	017d7840 	.word	0x017d7840

080041c0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80041c0:	b580      	push	{r7, lr}
 80041c2:	b082      	sub	sp, #8
 80041c4:	af00      	add	r7, sp, #0
 80041c6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	d101      	bne.n	80041d2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80041ce:	2301      	movs	r3, #1
 80041d0:	e07b      	b.n	80042ca <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d108      	bne.n	80041ec <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	685b      	ldr	r3, [r3, #4]
 80041de:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80041e2:	d009      	beq.n	80041f8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	2200      	movs	r2, #0
 80041e8:	61da      	str	r2, [r3, #28]
 80041ea:	e005      	b.n	80041f8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	2200      	movs	r2, #0
 80041f0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	2200      	movs	r2, #0
 80041f6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	2200      	movs	r2, #0
 80041fc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004204:	b2db      	uxtb	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d106      	bne.n	8004218 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	2200      	movs	r2, #0
 800420e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004212:	6878      	ldr	r0, [r7, #4]
 8004214:	f7fd fcce 	bl	8001bb4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2202      	movs	r2, #2
 800421c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	681b      	ldr	r3, [r3, #0]
 8004224:	681a      	ldr	r2, [r3, #0]
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800422e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	685b      	ldr	r3, [r3, #4]
 8004234:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004240:	431a      	orrs	r2, r3
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800424a:	431a      	orrs	r2, r3
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	691b      	ldr	r3, [r3, #16]
 8004250:	f003 0302 	and.w	r3, r3, #2
 8004254:	431a      	orrs	r2, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	f003 0301 	and.w	r3, r3, #1
 800425e:	431a      	orrs	r2, r3
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	699b      	ldr	r3, [r3, #24]
 8004264:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004268:	431a      	orrs	r2, r3
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004272:	431a      	orrs	r2, r3
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	6a1b      	ldr	r3, [r3, #32]
 8004278:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800427c:	ea42 0103 	orr.w	r1, r2, r3
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004284:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	430a      	orrs	r2, r1
 800428e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	699b      	ldr	r3, [r3, #24]
 8004294:	0c1b      	lsrs	r3, r3, #16
 8004296:	f003 0104 	and.w	r1, r3, #4
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429e:	f003 0210 	and.w	r2, r3, #16
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	430a      	orrs	r2, r1
 80042a8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	69da      	ldr	r2, [r3, #28]
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80042b8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80042c8:	2300      	movs	r3, #0
}
 80042ca:	4618      	mov	r0, r3
 80042cc:	3708      	adds	r7, #8
 80042ce:	46bd      	mov	sp, r7
 80042d0:	bd80      	pop	{r7, pc}

080042d2 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042d2:	b580      	push	{r7, lr}
 80042d4:	b088      	sub	sp, #32
 80042d6:	af00      	add	r7, sp, #0
 80042d8:	60f8      	str	r0, [r7, #12]
 80042da:	60b9      	str	r1, [r7, #8]
 80042dc:	603b      	str	r3, [r7, #0]
 80042de:	4613      	mov	r3, r2
 80042e0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80042e2:	2300      	movs	r3, #0
 80042e4:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d101      	bne.n	80042f4 <HAL_SPI_Transmit+0x22>
 80042f0:	2302      	movs	r3, #2
 80042f2:	e126      	b.n	8004542 <HAL_SPI_Transmit+0x270>
 80042f4:	68fb      	ldr	r3, [r7, #12]
 80042f6:	2201      	movs	r2, #1
 80042f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80042fc:	f7fd fe98 	bl	8002030 <HAL_GetTick>
 8004300:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004302:	88fb      	ldrh	r3, [r7, #6]
 8004304:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800430c:	b2db      	uxtb	r3, r3
 800430e:	2b01      	cmp	r3, #1
 8004310:	d002      	beq.n	8004318 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004312:	2302      	movs	r3, #2
 8004314:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004316:	e10b      	b.n	8004530 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d002      	beq.n	8004324 <HAL_SPI_Transmit+0x52>
 800431e:	88fb      	ldrh	r3, [r7, #6]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d102      	bne.n	800432a <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004328:	e102      	b.n	8004530 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2203      	movs	r2, #3
 800432e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2200      	movs	r2, #0
 8004336:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	88fa      	ldrh	r2, [r7, #6]
 8004342:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	88fa      	ldrh	r2, [r7, #6]
 8004348:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800434a:	68fb      	ldr	r3, [r7, #12]
 800434c:	2200      	movs	r2, #0
 800434e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2200      	movs	r2, #0
 8004354:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	2200      	movs	r2, #0
 800435a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	2200      	movs	r2, #0
 8004360:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	2200      	movs	r2, #0
 8004366:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	689b      	ldr	r3, [r3, #8]
 800436c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004370:	d10f      	bne.n	8004392 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004372:	68fb      	ldr	r3, [r7, #12]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	681a      	ldr	r2, [r3, #0]
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004380:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004390:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800439c:	2b40      	cmp	r3, #64	; 0x40
 800439e:	d007      	beq.n	80043b0 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043ae:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	68db      	ldr	r3, [r3, #12]
 80043b4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043b8:	d14b      	bne.n	8004452 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d002      	beq.n	80043c8 <HAL_SPI_Transmit+0xf6>
 80043c2:	8afb      	ldrh	r3, [r7, #22]
 80043c4:	2b01      	cmp	r3, #1
 80043c6:	d13e      	bne.n	8004446 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043cc:	881a      	ldrh	r2, [r3, #0]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043d8:	1c9a      	adds	r2, r3, #2
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80043e2:	b29b      	uxth	r3, r3
 80043e4:	3b01      	subs	r3, #1
 80043e6:	b29a      	uxth	r2, r3
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80043ec:	e02b      	b.n	8004446 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	689b      	ldr	r3, [r3, #8]
 80043f4:	f003 0302 	and.w	r3, r3, #2
 80043f8:	2b02      	cmp	r3, #2
 80043fa:	d112      	bne.n	8004422 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004400:	881a      	ldrh	r2, [r3, #0]
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800440c:	1c9a      	adds	r2, r3, #2
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004416:	b29b      	uxth	r3, r3
 8004418:	3b01      	subs	r3, #1
 800441a:	b29a      	uxth	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004420:	e011      	b.n	8004446 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004422:	f7fd fe05 	bl	8002030 <HAL_GetTick>
 8004426:	4602      	mov	r2, r0
 8004428:	69bb      	ldr	r3, [r7, #24]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	683a      	ldr	r2, [r7, #0]
 800442e:	429a      	cmp	r2, r3
 8004430:	d803      	bhi.n	800443a <HAL_SPI_Transmit+0x168>
 8004432:	683b      	ldr	r3, [r7, #0]
 8004434:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004438:	d102      	bne.n	8004440 <HAL_SPI_Transmit+0x16e>
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	2b00      	cmp	r3, #0
 800443e:	d102      	bne.n	8004446 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004440:	2303      	movs	r3, #3
 8004442:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004444:	e074      	b.n	8004530 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800444a:	b29b      	uxth	r3, r3
 800444c:	2b00      	cmp	r3, #0
 800444e:	d1ce      	bne.n	80043ee <HAL_SPI_Transmit+0x11c>
 8004450:	e04c      	b.n	80044ec <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	2b00      	cmp	r3, #0
 8004458:	d002      	beq.n	8004460 <HAL_SPI_Transmit+0x18e>
 800445a:	8afb      	ldrh	r3, [r7, #22]
 800445c:	2b01      	cmp	r3, #1
 800445e:	d140      	bne.n	80044e2 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	330c      	adds	r3, #12
 800446a:	7812      	ldrb	r2, [r2, #0]
 800446c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004472:	1c5a      	adds	r2, r3, #1
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800447c:	b29b      	uxth	r3, r3
 800447e:	3b01      	subs	r3, #1
 8004480:	b29a      	uxth	r2, r3
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004486:	e02c      	b.n	80044e2 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	689b      	ldr	r3, [r3, #8]
 800448e:	f003 0302 	and.w	r3, r3, #2
 8004492:	2b02      	cmp	r3, #2
 8004494:	d113      	bne.n	80044be <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	330c      	adds	r3, #12
 80044a0:	7812      	ldrb	r2, [r2, #0]
 80044a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044a8:	1c5a      	adds	r2, r3, #1
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044b2:	b29b      	uxth	r3, r3
 80044b4:	3b01      	subs	r3, #1
 80044b6:	b29a      	uxth	r2, r3
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	86da      	strh	r2, [r3, #54]	; 0x36
 80044bc:	e011      	b.n	80044e2 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044be:	f7fd fdb7 	bl	8002030 <HAL_GetTick>
 80044c2:	4602      	mov	r2, r0
 80044c4:	69bb      	ldr	r3, [r7, #24]
 80044c6:	1ad3      	subs	r3, r2, r3
 80044c8:	683a      	ldr	r2, [r7, #0]
 80044ca:	429a      	cmp	r2, r3
 80044cc:	d803      	bhi.n	80044d6 <HAL_SPI_Transmit+0x204>
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80044d4:	d102      	bne.n	80044dc <HAL_SPI_Transmit+0x20a>
 80044d6:	683b      	ldr	r3, [r7, #0]
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d102      	bne.n	80044e2 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80044dc:	2303      	movs	r3, #3
 80044de:	77fb      	strb	r3, [r7, #31]
          goto error;
 80044e0:	e026      	b.n	8004530 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80044e6:	b29b      	uxth	r3, r3
 80044e8:	2b00      	cmp	r3, #0
 80044ea:	d1cd      	bne.n	8004488 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80044ec:	69ba      	ldr	r2, [r7, #24]
 80044ee:	6839      	ldr	r1, [r7, #0]
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f000 fbd9 	bl	8004ca8 <SPI_EndRxTxTransaction>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d002      	beq.n	8004502 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	2220      	movs	r2, #32
 8004500:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	689b      	ldr	r3, [r3, #8]
 8004506:	2b00      	cmp	r3, #0
 8004508:	d10a      	bne.n	8004520 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800450a:	2300      	movs	r3, #0
 800450c:	613b      	str	r3, [r7, #16]
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	68db      	ldr	r3, [r3, #12]
 8004514:	613b      	str	r3, [r7, #16]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	689b      	ldr	r3, [r3, #8]
 800451c:	613b      	str	r3, [r7, #16]
 800451e:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004524:	2b00      	cmp	r3, #0
 8004526:	d002      	beq.n	800452e <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8004528:	2301      	movs	r3, #1
 800452a:	77fb      	strb	r3, [r7, #31]
 800452c:	e000      	b.n	8004530 <HAL_SPI_Transmit+0x25e>
  }

error:
 800452e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	2200      	movs	r2, #0
 800453c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004540:	7ffb      	ldrb	r3, [r7, #31]
}
 8004542:	4618      	mov	r0, r3
 8004544:	3720      	adds	r7, #32
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b088      	sub	sp, #32
 800454e:	af02      	add	r7, sp, #8
 8004550:	60f8      	str	r0, [r7, #12]
 8004552:	60b9      	str	r1, [r7, #8]
 8004554:	603b      	str	r3, [r7, #0]
 8004556:	4613      	mov	r3, r2
 8004558:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800455a:	2300      	movs	r3, #0
 800455c:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	685b      	ldr	r3, [r3, #4]
 8004562:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004566:	d112      	bne.n	800458e <HAL_SPI_Receive+0x44>
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d10e      	bne.n	800458e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	2204      	movs	r2, #4
 8004574:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004578:	88fa      	ldrh	r2, [r7, #6]
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	9300      	str	r3, [sp, #0]
 800457e:	4613      	mov	r3, r2
 8004580:	68ba      	ldr	r2, [r7, #8]
 8004582:	68b9      	ldr	r1, [r7, #8]
 8004584:	68f8      	ldr	r0, [r7, #12]
 8004586:	f000 f8f1 	bl	800476c <HAL_SPI_TransmitReceive>
 800458a:	4603      	mov	r3, r0
 800458c:	e0ea      	b.n	8004764 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004594:	2b01      	cmp	r3, #1
 8004596:	d101      	bne.n	800459c <HAL_SPI_Receive+0x52>
 8004598:	2302      	movs	r3, #2
 800459a:	e0e3      	b.n	8004764 <HAL_SPI_Receive+0x21a>
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	2201      	movs	r2, #1
 80045a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80045a4:	f7fd fd44 	bl	8002030 <HAL_GetTick>
 80045a8:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80045b0:	b2db      	uxtb	r3, r3
 80045b2:	2b01      	cmp	r3, #1
 80045b4:	d002      	beq.n	80045bc <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80045b6:	2302      	movs	r3, #2
 80045b8:	75fb      	strb	r3, [r7, #23]
    goto error;
 80045ba:	e0ca      	b.n	8004752 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80045bc:	68bb      	ldr	r3, [r7, #8]
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d002      	beq.n	80045c8 <HAL_SPI_Receive+0x7e>
 80045c2:	88fb      	ldrh	r3, [r7, #6]
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d102      	bne.n	80045ce <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80045c8:	2301      	movs	r3, #1
 80045ca:	75fb      	strb	r3, [r7, #23]
    goto error;
 80045cc:	e0c1      	b.n	8004752 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	2204      	movs	r2, #4
 80045d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	2200      	movs	r2, #0
 80045da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	68ba      	ldr	r2, [r7, #8]
 80045e0:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	88fa      	ldrh	r2, [r7, #6]
 80045e6:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	88fa      	ldrh	r2, [r7, #6]
 80045ec:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2200      	movs	r2, #0
 80045f2:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	2200      	movs	r2, #0
 80045f8:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	2200      	movs	r2, #0
 80045fe:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	2200      	movs	r2, #0
 8004604:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	2200      	movs	r2, #0
 800460a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004614:	d10f      	bne.n	8004636 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004616:	68fb      	ldr	r3, [r7, #12]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681a      	ldr	r2, [r3, #0]
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004624:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	681a      	ldr	r2, [r3, #0]
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004634:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004640:	2b40      	cmp	r3, #64	; 0x40
 8004642:	d007      	beq.n	8004654 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	681a      	ldr	r2, [r3, #0]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004652:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	68db      	ldr	r3, [r3, #12]
 8004658:	2b00      	cmp	r3, #0
 800465a:	d162      	bne.n	8004722 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800465c:	e02e      	b.n	80046bc <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	f003 0301 	and.w	r3, r3, #1
 8004668:	2b01      	cmp	r3, #1
 800466a:	d115      	bne.n	8004698 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681b      	ldr	r3, [r3, #0]
 8004670:	f103 020c 	add.w	r2, r3, #12
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004678:	7812      	ldrb	r2, [r2, #0]
 800467a:	b2d2      	uxtb	r2, r2
 800467c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004682:	1c5a      	adds	r2, r3, #1
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800468c:	b29b      	uxth	r3, r3
 800468e:	3b01      	subs	r3, #1
 8004690:	b29a      	uxth	r2, r3
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004696:	e011      	b.n	80046bc <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004698:	f7fd fcca 	bl	8002030 <HAL_GetTick>
 800469c:	4602      	mov	r2, r0
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	1ad3      	subs	r3, r2, r3
 80046a2:	683a      	ldr	r2, [r7, #0]
 80046a4:	429a      	cmp	r2, r3
 80046a6:	d803      	bhi.n	80046b0 <HAL_SPI_Receive+0x166>
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046ae:	d102      	bne.n	80046b6 <HAL_SPI_Receive+0x16c>
 80046b0:	683b      	ldr	r3, [r7, #0]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d102      	bne.n	80046bc <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80046b6:	2303      	movs	r3, #3
 80046b8:	75fb      	strb	r3, [r7, #23]
          goto error;
 80046ba:	e04a      	b.n	8004752 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046c0:	b29b      	uxth	r3, r3
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d1cb      	bne.n	800465e <HAL_SPI_Receive+0x114>
 80046c6:	e031      	b.n	800472c <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	689b      	ldr	r3, [r3, #8]
 80046ce:	f003 0301 	and.w	r3, r3, #1
 80046d2:	2b01      	cmp	r3, #1
 80046d4:	d113      	bne.n	80046fe <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68da      	ldr	r2, [r3, #12]
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e0:	b292      	uxth	r2, r2
 80046e2:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046e8:	1c9a      	adds	r2, r3, #2
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046f2:	b29b      	uxth	r3, r3
 80046f4:	3b01      	subs	r3, #1
 80046f6:	b29a      	uxth	r2, r3
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	87da      	strh	r2, [r3, #62]	; 0x3e
 80046fc:	e011      	b.n	8004722 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80046fe:	f7fd fc97 	bl	8002030 <HAL_GetTick>
 8004702:	4602      	mov	r2, r0
 8004704:	693b      	ldr	r3, [r7, #16]
 8004706:	1ad3      	subs	r3, r2, r3
 8004708:	683a      	ldr	r2, [r7, #0]
 800470a:	429a      	cmp	r2, r3
 800470c:	d803      	bhi.n	8004716 <HAL_SPI_Receive+0x1cc>
 800470e:	683b      	ldr	r3, [r7, #0]
 8004710:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004714:	d102      	bne.n	800471c <HAL_SPI_Receive+0x1d2>
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	2b00      	cmp	r3, #0
 800471a:	d102      	bne.n	8004722 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800471c:	2303      	movs	r3, #3
 800471e:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004720:	e017      	b.n	8004752 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004726:	b29b      	uxth	r3, r3
 8004728:	2b00      	cmp	r3, #0
 800472a:	d1cd      	bne.n	80046c8 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800472c:	693a      	ldr	r2, [r7, #16]
 800472e:	6839      	ldr	r1, [r7, #0]
 8004730:	68f8      	ldr	r0, [r7, #12]
 8004732:	f000 fa53 	bl	8004bdc <SPI_EndRxTransaction>
 8004736:	4603      	mov	r3, r0
 8004738:	2b00      	cmp	r3, #0
 800473a:	d002      	beq.n	8004742 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800473c:	68fb      	ldr	r3, [r7, #12]
 800473e:	2220      	movs	r2, #32
 8004740:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004746:	2b00      	cmp	r3, #0
 8004748:	d002      	beq.n	8004750 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	75fb      	strb	r3, [r7, #23]
 800474e:	e000      	b.n	8004752 <HAL_SPI_Receive+0x208>
  }

error :
 8004750:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	2201      	movs	r2, #1
 8004756:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004762:	7dfb      	ldrb	r3, [r7, #23]
}
 8004764:	4618      	mov	r0, r3
 8004766:	3718      	adds	r7, #24
 8004768:	46bd      	mov	sp, r7
 800476a:	bd80      	pop	{r7, pc}

0800476c <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b08c      	sub	sp, #48	; 0x30
 8004770:	af00      	add	r7, sp, #0
 8004772:	60f8      	str	r0, [r7, #12]
 8004774:	60b9      	str	r1, [r7, #8]
 8004776:	607a      	str	r2, [r7, #4]
 8004778:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800477a:	2301      	movs	r3, #1
 800477c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800477e:	2300      	movs	r3, #0
 8004780:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800478a:	2b01      	cmp	r3, #1
 800478c:	d101      	bne.n	8004792 <HAL_SPI_TransmitReceive+0x26>
 800478e:	2302      	movs	r3, #2
 8004790:	e18a      	b.n	8004aa8 <HAL_SPI_TransmitReceive+0x33c>
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	2201      	movs	r2, #1
 8004796:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800479a:	f7fd fc49 	bl	8002030 <HAL_GetTick>
 800479e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80047a0:	68fb      	ldr	r3, [r7, #12]
 80047a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047a6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80047aa:	68fb      	ldr	r3, [r7, #12]
 80047ac:	685b      	ldr	r3, [r3, #4]
 80047ae:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80047b0:	887b      	ldrh	r3, [r7, #2]
 80047b2:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80047b4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80047b8:	2b01      	cmp	r3, #1
 80047ba:	d00f      	beq.n	80047dc <HAL_SPI_TransmitReceive+0x70>
 80047bc:	69fb      	ldr	r3, [r7, #28]
 80047be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047c2:	d107      	bne.n	80047d4 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	689b      	ldr	r3, [r3, #8]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d103      	bne.n	80047d4 <HAL_SPI_TransmitReceive+0x68>
 80047cc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80047d0:	2b04      	cmp	r3, #4
 80047d2:	d003      	beq.n	80047dc <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80047d4:	2302      	movs	r3, #2
 80047d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80047da:	e15b      	b.n	8004a94 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d005      	beq.n	80047ee <HAL_SPI_TransmitReceive+0x82>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d002      	beq.n	80047ee <HAL_SPI_TransmitReceive+0x82>
 80047e8:	887b      	ldrh	r3, [r7, #2]
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d103      	bne.n	80047f6 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80047ee:	2301      	movs	r3, #1
 80047f0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80047f4:	e14e      	b.n	8004a94 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047fc:	b2db      	uxtb	r3, r3
 80047fe:	2b04      	cmp	r3, #4
 8004800:	d003      	beq.n	800480a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2205      	movs	r2, #5
 8004806:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2200      	movs	r2, #0
 800480e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	887a      	ldrh	r2, [r7, #2]
 800481a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	887a      	ldrh	r2, [r7, #2]
 8004820:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	68ba      	ldr	r2, [r7, #8]
 8004826:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	887a      	ldrh	r2, [r7, #2]
 800482c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	887a      	ldrh	r2, [r7, #2]
 8004832:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	2200      	movs	r2, #0
 8004838:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	2200      	movs	r2, #0
 800483e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800484a:	2b40      	cmp	r3, #64	; 0x40
 800484c:	d007      	beq.n	800485e <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681a      	ldr	r2, [r3, #0]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800485c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004866:	d178      	bne.n	800495a <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	685b      	ldr	r3, [r3, #4]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d002      	beq.n	8004876 <HAL_SPI_TransmitReceive+0x10a>
 8004870:	8b7b      	ldrh	r3, [r7, #26]
 8004872:	2b01      	cmp	r3, #1
 8004874:	d166      	bne.n	8004944 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800487a:	881a      	ldrh	r2, [r3, #0]
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004886:	1c9a      	adds	r2, r3, #2
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004890:	b29b      	uxth	r3, r3
 8004892:	3b01      	subs	r3, #1
 8004894:	b29a      	uxth	r2, r3
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800489a:	e053      	b.n	8004944 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 0302 	and.w	r3, r3, #2
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d11b      	bne.n	80048e2 <HAL_SPI_TransmitReceive+0x176>
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d016      	beq.n	80048e2 <HAL_SPI_TransmitReceive+0x176>
 80048b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d113      	bne.n	80048e2 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048be:	881a      	ldrh	r2, [r3, #0]
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ca:	1c9a      	adds	r2, r3, #2
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	3b01      	subs	r3, #1
 80048d8:	b29a      	uxth	r2, r3
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80048de:	2300      	movs	r3, #0
 80048e0:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	689b      	ldr	r3, [r3, #8]
 80048e8:	f003 0301 	and.w	r3, r3, #1
 80048ec:	2b01      	cmp	r3, #1
 80048ee:	d119      	bne.n	8004924 <HAL_SPI_TransmitReceive+0x1b8>
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d014      	beq.n	8004924 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	68da      	ldr	r2, [r3, #12]
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004904:	b292      	uxth	r2, r2
 8004906:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800490c:	1c9a      	adds	r2, r3, #2
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004916:	b29b      	uxth	r3, r3
 8004918:	3b01      	subs	r3, #1
 800491a:	b29a      	uxth	r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004920:	2301      	movs	r3, #1
 8004922:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004924:	f7fd fb84 	bl	8002030 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004930:	429a      	cmp	r2, r3
 8004932:	d807      	bhi.n	8004944 <HAL_SPI_TransmitReceive+0x1d8>
 8004934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004936:	f1b3 3fff 	cmp.w	r3, #4294967295
 800493a:	d003      	beq.n	8004944 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800493c:	2303      	movs	r3, #3
 800493e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004942:	e0a7      	b.n	8004a94 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004948:	b29b      	uxth	r3, r3
 800494a:	2b00      	cmp	r3, #0
 800494c:	d1a6      	bne.n	800489c <HAL_SPI_TransmitReceive+0x130>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004952:	b29b      	uxth	r3, r3
 8004954:	2b00      	cmp	r3, #0
 8004956:	d1a1      	bne.n	800489c <HAL_SPI_TransmitReceive+0x130>
 8004958:	e07c      	b.n	8004a54 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	2b00      	cmp	r3, #0
 8004960:	d002      	beq.n	8004968 <HAL_SPI_TransmitReceive+0x1fc>
 8004962:	8b7b      	ldrh	r3, [r7, #26]
 8004964:	2b01      	cmp	r3, #1
 8004966:	d16b      	bne.n	8004a40 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	330c      	adds	r3, #12
 8004972:	7812      	ldrb	r2, [r2, #0]
 8004974:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800497a:	1c5a      	adds	r2, r3, #1
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004984:	b29b      	uxth	r3, r3
 8004986:	3b01      	subs	r3, #1
 8004988:	b29a      	uxth	r2, r3
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800498e:	e057      	b.n	8004a40 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	689b      	ldr	r3, [r3, #8]
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b02      	cmp	r3, #2
 800499c:	d11c      	bne.n	80049d8 <HAL_SPI_TransmitReceive+0x26c>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049a2:	b29b      	uxth	r3, r3
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d017      	beq.n	80049d8 <HAL_SPI_TransmitReceive+0x26c>
 80049a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049aa:	2b01      	cmp	r3, #1
 80049ac:	d114      	bne.n	80049d8 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80049ae:	68fb      	ldr	r3, [r7, #12]
 80049b0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	330c      	adds	r3, #12
 80049b8:	7812      	ldrb	r2, [r2, #0]
 80049ba:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049c0:	1c5a      	adds	r2, r3, #1
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049ca:	b29b      	uxth	r3, r3
 80049cc:	3b01      	subs	r3, #1
 80049ce:	b29a      	uxth	r2, r3
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80049d4:	2300      	movs	r3, #0
 80049d6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80049d8:	68fb      	ldr	r3, [r7, #12]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	f003 0301 	and.w	r3, r3, #1
 80049e2:	2b01      	cmp	r3, #1
 80049e4:	d119      	bne.n	8004a1a <HAL_SPI_TransmitReceive+0x2ae>
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	2b00      	cmp	r3, #0
 80049ee:	d014      	beq.n	8004a1a <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	68da      	ldr	r2, [r3, #12]
 80049f6:	68fb      	ldr	r3, [r7, #12]
 80049f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049fa:	b2d2      	uxtb	r2, r2
 80049fc:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a02:	1c5a      	adds	r2, r3, #1
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a0c:	b29b      	uxth	r3, r3
 8004a0e:	3b01      	subs	r3, #1
 8004a10:	b29a      	uxth	r2, r3
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004a16:	2301      	movs	r3, #1
 8004a18:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004a1a:	f7fd fb09 	bl	8002030 <HAL_GetTick>
 8004a1e:	4602      	mov	r2, r0
 8004a20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a22:	1ad3      	subs	r3, r2, r3
 8004a24:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d803      	bhi.n	8004a32 <HAL_SPI_TransmitReceive+0x2c6>
 8004a2a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a30:	d102      	bne.n	8004a38 <HAL_SPI_TransmitReceive+0x2cc>
 8004a32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a34:	2b00      	cmp	r3, #0
 8004a36:	d103      	bne.n	8004a40 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004a38:	2303      	movs	r3, #3
 8004a3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004a3e:	e029      	b.n	8004a94 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004a44:	b29b      	uxth	r3, r3
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d1a2      	bne.n	8004990 <HAL_SPI_TransmitReceive+0x224>
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004a4e:	b29b      	uxth	r3, r3
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	d19d      	bne.n	8004990 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004a54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004a56:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004a58:	68f8      	ldr	r0, [r7, #12]
 8004a5a:	f000 f925 	bl	8004ca8 <SPI_EndRxTxTransaction>
 8004a5e:	4603      	mov	r3, r0
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	d006      	beq.n	8004a72 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004a64:	2301      	movs	r3, #1
 8004a66:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2220      	movs	r2, #32
 8004a6e:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004a70:	e010      	b.n	8004a94 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	689b      	ldr	r3, [r3, #8]
 8004a76:	2b00      	cmp	r3, #0
 8004a78:	d10b      	bne.n	8004a92 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	617b      	str	r3, [r7, #20]
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	68db      	ldr	r3, [r3, #12]
 8004a84:	617b      	str	r3, [r7, #20]
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	617b      	str	r3, [r7, #20]
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	e000      	b.n	8004a94 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004a92:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2200      	movs	r2, #0
 8004aa0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004aa4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	3730      	adds	r7, #48	; 0x30
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004abe:	b2db      	uxtb	r3, r3
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b088      	sub	sp, #32
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	60f8      	str	r0, [r7, #12]
 8004ad4:	60b9      	str	r1, [r7, #8]
 8004ad6:	603b      	str	r3, [r7, #0]
 8004ad8:	4613      	mov	r3, r2
 8004ada:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004adc:	f7fd faa8 	bl	8002030 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ae4:	1a9b      	subs	r3, r3, r2
 8004ae6:	683a      	ldr	r2, [r7, #0]
 8004ae8:	4413      	add	r3, r2
 8004aea:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004aec:	f7fd faa0 	bl	8002030 <HAL_GetTick>
 8004af0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004af2:	4b39      	ldr	r3, [pc, #228]	; (8004bd8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	015b      	lsls	r3, r3, #5
 8004af8:	0d1b      	lsrs	r3, r3, #20
 8004afa:	69fa      	ldr	r2, [r7, #28]
 8004afc:	fb02 f303 	mul.w	r3, r2, r3
 8004b00:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004b02:	e054      	b.n	8004bae <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b0a:	d050      	beq.n	8004bae <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b0c:	f7fd fa90 	bl	8002030 <HAL_GetTick>
 8004b10:	4602      	mov	r2, r0
 8004b12:	69bb      	ldr	r3, [r7, #24]
 8004b14:	1ad3      	subs	r3, r2, r3
 8004b16:	69fa      	ldr	r2, [r7, #28]
 8004b18:	429a      	cmp	r2, r3
 8004b1a:	d902      	bls.n	8004b22 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d13d      	bne.n	8004b9e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	685a      	ldr	r2, [r3, #4]
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004b30:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b3a:	d111      	bne.n	8004b60 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b44:	d004      	beq.n	8004b50 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	689b      	ldr	r3, [r3, #8]
 8004b4a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b4e:	d107      	bne.n	8004b60 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	681a      	ldr	r2, [r3, #0]
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b5e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b64:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004b68:	d10f      	bne.n	8004b8a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	681a      	ldr	r2, [r3, #0]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004b78:	601a      	str	r2, [r3, #0]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	681b      	ldr	r3, [r3, #0]
 8004b7e:	681a      	ldr	r2, [r3, #0]
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004b88:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004b9a:	2303      	movs	r3, #3
 8004b9c:	e017      	b.n	8004bce <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004b9e:	697b      	ldr	r3, [r7, #20]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d101      	bne.n	8004ba8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ba8:	697b      	ldr	r3, [r7, #20]
 8004baa:	3b01      	subs	r3, #1
 8004bac:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004bae:	68fb      	ldr	r3, [r7, #12]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	689a      	ldr	r2, [r3, #8]
 8004bb4:	68bb      	ldr	r3, [r7, #8]
 8004bb6:	4013      	ands	r3, r2
 8004bb8:	68ba      	ldr	r2, [r7, #8]
 8004bba:	429a      	cmp	r2, r3
 8004bbc:	bf0c      	ite	eq
 8004bbe:	2301      	moveq	r3, #1
 8004bc0:	2300      	movne	r3, #0
 8004bc2:	b2db      	uxtb	r3, r3
 8004bc4:	461a      	mov	r2, r3
 8004bc6:	79fb      	ldrb	r3, [r7, #7]
 8004bc8:	429a      	cmp	r2, r3
 8004bca:	d19b      	bne.n	8004b04 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004bcc:	2300      	movs	r3, #0
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3720      	adds	r7, #32
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	2000003c 	.word	0x2000003c

08004bdc <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b086      	sub	sp, #24
 8004be0:	af02      	add	r7, sp, #8
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	60b9      	str	r1, [r7, #8]
 8004be6:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004bf0:	d111      	bne.n	8004c16 <SPI_EndRxTransaction+0x3a>
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004bfa:	d004      	beq.n	8004c06 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	689b      	ldr	r3, [r3, #8]
 8004c00:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c04:	d107      	bne.n	8004c16 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c06:	68fb      	ldr	r3, [r7, #12]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	681a      	ldr	r2, [r3, #0]
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004c14:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c1e:	d12a      	bne.n	8004c76 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004c28:	d012      	beq.n	8004c50 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	9300      	str	r3, [sp, #0]
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	2200      	movs	r2, #0
 8004c32:	2180      	movs	r1, #128	; 0x80
 8004c34:	68f8      	ldr	r0, [r7, #12]
 8004c36:	f7ff ff49 	bl	8004acc <SPI_WaitFlagStateUntilTimeout>
 8004c3a:	4603      	mov	r3, r0
 8004c3c:	2b00      	cmp	r3, #0
 8004c3e:	d02d      	beq.n	8004c9c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c44:	f043 0220 	orr.w	r2, r3, #32
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004c4c:	2303      	movs	r3, #3
 8004c4e:	e026      	b.n	8004c9e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	9300      	str	r3, [sp, #0]
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	2200      	movs	r2, #0
 8004c58:	2101      	movs	r1, #1
 8004c5a:	68f8      	ldr	r0, [r7, #12]
 8004c5c:	f7ff ff36 	bl	8004acc <SPI_WaitFlagStateUntilTimeout>
 8004c60:	4603      	mov	r3, r0
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d01a      	beq.n	8004c9c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c6a:	f043 0220 	orr.w	r2, r3, #32
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004c72:	2303      	movs	r3, #3
 8004c74:	e013      	b.n	8004c9e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	68bb      	ldr	r3, [r7, #8]
 8004c7c:	2200      	movs	r2, #0
 8004c7e:	2101      	movs	r1, #1
 8004c80:	68f8      	ldr	r0, [r7, #12]
 8004c82:	f7ff ff23 	bl	8004acc <SPI_WaitFlagStateUntilTimeout>
 8004c86:	4603      	mov	r3, r0
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d007      	beq.n	8004c9c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c90:	f043 0220 	orr.w	r2, r3, #32
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004c98:	2303      	movs	r3, #3
 8004c9a:	e000      	b.n	8004c9e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004c9c:	2300      	movs	r3, #0
}
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	3710      	adds	r7, #16
 8004ca2:	46bd      	mov	sp, r7
 8004ca4:	bd80      	pop	{r7, pc}
	...

08004ca8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b088      	sub	sp, #32
 8004cac:	af02      	add	r7, sp, #8
 8004cae:	60f8      	str	r0, [r7, #12]
 8004cb0:	60b9      	str	r1, [r7, #8]
 8004cb2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004cb4:	4b1b      	ldr	r3, [pc, #108]	; (8004d24 <SPI_EndRxTxTransaction+0x7c>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a1b      	ldr	r2, [pc, #108]	; (8004d28 <SPI_EndRxTxTransaction+0x80>)
 8004cba:	fba2 2303 	umull	r2, r3, r2, r3
 8004cbe:	0d5b      	lsrs	r3, r3, #21
 8004cc0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004cc4:	fb02 f303 	mul.w	r3, r2, r3
 8004cc8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004cd2:	d112      	bne.n	8004cfa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	9300      	str	r3, [sp, #0]
 8004cd8:	68bb      	ldr	r3, [r7, #8]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	2180      	movs	r1, #128	; 0x80
 8004cde:	68f8      	ldr	r0, [r7, #12]
 8004ce0:	f7ff fef4 	bl	8004acc <SPI_WaitFlagStateUntilTimeout>
 8004ce4:	4603      	mov	r3, r0
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d016      	beq.n	8004d18 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cee:	f043 0220 	orr.w	r2, r3, #32
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004cf6:	2303      	movs	r3, #3
 8004cf8:	e00f      	b.n	8004d1a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d00a      	beq.n	8004d16 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004d00:	697b      	ldr	r3, [r7, #20]
 8004d02:	3b01      	subs	r3, #1
 8004d04:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d10:	2b80      	cmp	r3, #128	; 0x80
 8004d12:	d0f2      	beq.n	8004cfa <SPI_EndRxTxTransaction+0x52>
 8004d14:	e000      	b.n	8004d18 <SPI_EndRxTxTransaction+0x70>
        break;
 8004d16:	bf00      	nop
  }

  return HAL_OK;
 8004d18:	2300      	movs	r3, #0
}
 8004d1a:	4618      	mov	r0, r3
 8004d1c:	3718      	adds	r7, #24
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bd80      	pop	{r7, pc}
 8004d22:	bf00      	nop
 8004d24:	2000003c 	.word	0x2000003c
 8004d28:	165e9f81 	.word	0x165e9f81

08004d2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b082      	sub	sp, #8
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d101      	bne.n	8004d3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	e041      	b.n	8004dc2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d106      	bne.n	8004d58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d52:	6878      	ldr	r0, [r7, #4]
 8004d54:	f7fc ff96 	bl	8001c84 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	2202      	movs	r2, #2
 8004d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681a      	ldr	r2, [r3, #0]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	3304      	adds	r3, #4
 8004d68:	4619      	mov	r1, r3
 8004d6a:	4610      	mov	r0, r2
 8004d6c:	f000 fa96 	bl	800529c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	2201      	movs	r2, #1
 8004d74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	2201      	movs	r2, #1
 8004d7c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2201      	movs	r2, #1
 8004d84:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	2201      	movs	r2, #1
 8004d8c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	2201      	movs	r2, #1
 8004d94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2201      	movs	r2, #1
 8004d9c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2201      	movs	r2, #1
 8004da4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	2201      	movs	r2, #1
 8004dac:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2201      	movs	r2, #1
 8004db4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2201      	movs	r2, #1
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004dc0:	2300      	movs	r3, #0
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3708      	adds	r7, #8
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
	...

08004dcc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004dcc:	b480      	push	{r7}
 8004dce:	b085      	sub	sp, #20
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dda:	b2db      	uxtb	r3, r3
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d001      	beq.n	8004de4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e04e      	b.n	8004e82 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	2202      	movs	r2, #2
 8004de8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	68da      	ldr	r2, [r3, #12]
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	f042 0201 	orr.w	r2, r2, #1
 8004dfa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	4a23      	ldr	r2, [pc, #140]	; (8004e90 <HAL_TIM_Base_Start_IT+0xc4>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d022      	beq.n	8004e4c <HAL_TIM_Base_Start_IT+0x80>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004e0e:	d01d      	beq.n	8004e4c <HAL_TIM_Base_Start_IT+0x80>
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	4a1f      	ldr	r2, [pc, #124]	; (8004e94 <HAL_TIM_Base_Start_IT+0xc8>)
 8004e16:	4293      	cmp	r3, r2
 8004e18:	d018      	beq.n	8004e4c <HAL_TIM_Base_Start_IT+0x80>
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	4a1e      	ldr	r2, [pc, #120]	; (8004e98 <HAL_TIM_Base_Start_IT+0xcc>)
 8004e20:	4293      	cmp	r3, r2
 8004e22:	d013      	beq.n	8004e4c <HAL_TIM_Base_Start_IT+0x80>
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a1c      	ldr	r2, [pc, #112]	; (8004e9c <HAL_TIM_Base_Start_IT+0xd0>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d00e      	beq.n	8004e4c <HAL_TIM_Base_Start_IT+0x80>
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	4a1b      	ldr	r2, [pc, #108]	; (8004ea0 <HAL_TIM_Base_Start_IT+0xd4>)
 8004e34:	4293      	cmp	r3, r2
 8004e36:	d009      	beq.n	8004e4c <HAL_TIM_Base_Start_IT+0x80>
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a19      	ldr	r2, [pc, #100]	; (8004ea4 <HAL_TIM_Base_Start_IT+0xd8>)
 8004e3e:	4293      	cmp	r3, r2
 8004e40:	d004      	beq.n	8004e4c <HAL_TIM_Base_Start_IT+0x80>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	4a18      	ldr	r2, [pc, #96]	; (8004ea8 <HAL_TIM_Base_Start_IT+0xdc>)
 8004e48:	4293      	cmp	r3, r2
 8004e4a:	d111      	bne.n	8004e70 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	f003 0307 	and.w	r3, r3, #7
 8004e56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2b06      	cmp	r3, #6
 8004e5c:	d010      	beq.n	8004e80 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	681a      	ldr	r2, [r3, #0]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	f042 0201 	orr.w	r2, r2, #1
 8004e6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e6e:	e007      	b.n	8004e80 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	681a      	ldr	r2, [r3, #0]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	f042 0201 	orr.w	r2, r2, #1
 8004e7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3714      	adds	r7, #20
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	40010000 	.word	0x40010000
 8004e94:	40000400 	.word	0x40000400
 8004e98:	40000800 	.word	0x40000800
 8004e9c:	40000c00 	.word	0x40000c00
 8004ea0:	40010400 	.word	0x40010400
 8004ea4:	40014000 	.word	0x40014000
 8004ea8:	40001800 	.word	0x40001800

08004eac <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	691b      	ldr	r3, [r3, #16]
 8004eba:	f003 0302 	and.w	r3, r3, #2
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d122      	bne.n	8004f08 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	68db      	ldr	r3, [r3, #12]
 8004ec8:	f003 0302 	and.w	r3, r3, #2
 8004ecc:	2b02      	cmp	r3, #2
 8004ece:	d11b      	bne.n	8004f08 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	f06f 0202 	mvn.w	r2, #2
 8004ed8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2201      	movs	r2, #1
 8004ede:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	699b      	ldr	r3, [r3, #24]
 8004ee6:	f003 0303 	and.w	r3, r3, #3
 8004eea:	2b00      	cmp	r3, #0
 8004eec:	d003      	beq.n	8004ef6 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 f9b5 	bl	800525e <HAL_TIM_IC_CaptureCallback>
 8004ef4:	e005      	b.n	8004f02 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 f9a7 	bl	800524a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004efc:	6878      	ldr	r0, [r7, #4]
 8004efe:	f000 f9b8 	bl	8005272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2200      	movs	r2, #0
 8004f06:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	691b      	ldr	r3, [r3, #16]
 8004f0e:	f003 0304 	and.w	r3, r3, #4
 8004f12:	2b04      	cmp	r3, #4
 8004f14:	d122      	bne.n	8004f5c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	f003 0304 	and.w	r3, r3, #4
 8004f20:	2b04      	cmp	r3, #4
 8004f22:	d11b      	bne.n	8004f5c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	f06f 0204 	mvn.w	r2, #4
 8004f2c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	2202      	movs	r2, #2
 8004f32:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	699b      	ldr	r3, [r3, #24]
 8004f3a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d003      	beq.n	8004f4a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f000 f98b 	bl	800525e <HAL_TIM_IC_CaptureCallback>
 8004f48:	e005      	b.n	8004f56 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f4a:	6878      	ldr	r0, [r7, #4]
 8004f4c:	f000 f97d 	bl	800524a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f50:	6878      	ldr	r0, [r7, #4]
 8004f52:	f000 f98e 	bl	8005272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2200      	movs	r2, #0
 8004f5a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	691b      	ldr	r3, [r3, #16]
 8004f62:	f003 0308 	and.w	r3, r3, #8
 8004f66:	2b08      	cmp	r3, #8
 8004f68:	d122      	bne.n	8004fb0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68db      	ldr	r3, [r3, #12]
 8004f70:	f003 0308 	and.w	r3, r3, #8
 8004f74:	2b08      	cmp	r3, #8
 8004f76:	d11b      	bne.n	8004fb0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f06f 0208 	mvn.w	r2, #8
 8004f80:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	2204      	movs	r2, #4
 8004f86:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	69db      	ldr	r3, [r3, #28]
 8004f8e:	f003 0303 	and.w	r3, r3, #3
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d003      	beq.n	8004f9e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f96:	6878      	ldr	r0, [r7, #4]
 8004f98:	f000 f961 	bl	800525e <HAL_TIM_IC_CaptureCallback>
 8004f9c:	e005      	b.n	8004faa <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f9e:	6878      	ldr	r0, [r7, #4]
 8004fa0:	f000 f953 	bl	800524a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fa4:	6878      	ldr	r0, [r7, #4]
 8004fa6:	f000 f964 	bl	8005272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2200      	movs	r2, #0
 8004fae:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	691b      	ldr	r3, [r3, #16]
 8004fb6:	f003 0310 	and.w	r3, r3, #16
 8004fba:	2b10      	cmp	r3, #16
 8004fbc:	d122      	bne.n	8005004 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	68db      	ldr	r3, [r3, #12]
 8004fc4:	f003 0310 	and.w	r3, r3, #16
 8004fc8:	2b10      	cmp	r3, #16
 8004fca:	d11b      	bne.n	8005004 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f06f 0210 	mvn.w	r2, #16
 8004fd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2208      	movs	r2, #8
 8004fda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	69db      	ldr	r3, [r3, #28]
 8004fe2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d003      	beq.n	8004ff2 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fea:	6878      	ldr	r0, [r7, #4]
 8004fec:	f000 f937 	bl	800525e <HAL_TIM_IC_CaptureCallback>
 8004ff0:	e005      	b.n	8004ffe <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004ff2:	6878      	ldr	r0, [r7, #4]
 8004ff4:	f000 f929 	bl	800524a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ff8:	6878      	ldr	r0, [r7, #4]
 8004ffa:	f000 f93a 	bl	8005272 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	2200      	movs	r2, #0
 8005002:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	f003 0301 	and.w	r3, r3, #1
 800500e:	2b01      	cmp	r3, #1
 8005010:	d10e      	bne.n	8005030 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	f003 0301 	and.w	r3, r3, #1
 800501c:	2b01      	cmp	r3, #1
 800501e:	d107      	bne.n	8005030 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f06f 0201 	mvn.w	r2, #1
 8005028:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f7fc f8f8 	bl	8001220 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800503a:	2b80      	cmp	r3, #128	; 0x80
 800503c:	d10e      	bne.n	800505c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005048:	2b80      	cmp	r3, #128	; 0x80
 800504a:	d107      	bne.n	800505c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005054:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 fae0 	bl	800561c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005066:	2b40      	cmp	r3, #64	; 0x40
 8005068:	d10e      	bne.n	8005088 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005074:	2b40      	cmp	r3, #64	; 0x40
 8005076:	d107      	bne.n	8005088 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005080:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 f8ff 	bl	8005286 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	691b      	ldr	r3, [r3, #16]
 800508e:	f003 0320 	and.w	r3, r3, #32
 8005092:	2b20      	cmp	r3, #32
 8005094:	d10e      	bne.n	80050b4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	68db      	ldr	r3, [r3, #12]
 800509c:	f003 0320 	and.w	r3, r3, #32
 80050a0:	2b20      	cmp	r3, #32
 80050a2:	d107      	bne.n	80050b4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f06f 0220 	mvn.w	r2, #32
 80050ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80050ae:	6878      	ldr	r0, [r7, #4]
 80050b0:	f000 faaa 	bl	8005608 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80050b4:	bf00      	nop
 80050b6:	3708      	adds	r7, #8
 80050b8:	46bd      	mov	sp, r7
 80050ba:	bd80      	pop	{r7, pc}

080050bc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
 80050c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80050c6:	2300      	movs	r3, #0
 80050c8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050d0:	2b01      	cmp	r3, #1
 80050d2:	d101      	bne.n	80050d8 <HAL_TIM_ConfigClockSource+0x1c>
 80050d4:	2302      	movs	r3, #2
 80050d6:	e0b4      	b.n	8005242 <HAL_TIM_ConfigClockSource+0x186>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2202      	movs	r2, #2
 80050e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	689b      	ldr	r3, [r3, #8]
 80050ee:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80050f6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050f8:	68bb      	ldr	r3, [r7, #8]
 80050fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050fe:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	68ba      	ldr	r2, [r7, #8]
 8005106:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005110:	d03e      	beq.n	8005190 <HAL_TIM_ConfigClockSource+0xd4>
 8005112:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005116:	f200 8087 	bhi.w	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 800511a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800511e:	f000 8086 	beq.w	800522e <HAL_TIM_ConfigClockSource+0x172>
 8005122:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005126:	d87f      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005128:	2b70      	cmp	r3, #112	; 0x70
 800512a:	d01a      	beq.n	8005162 <HAL_TIM_ConfigClockSource+0xa6>
 800512c:	2b70      	cmp	r3, #112	; 0x70
 800512e:	d87b      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005130:	2b60      	cmp	r3, #96	; 0x60
 8005132:	d050      	beq.n	80051d6 <HAL_TIM_ConfigClockSource+0x11a>
 8005134:	2b60      	cmp	r3, #96	; 0x60
 8005136:	d877      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005138:	2b50      	cmp	r3, #80	; 0x50
 800513a:	d03c      	beq.n	80051b6 <HAL_TIM_ConfigClockSource+0xfa>
 800513c:	2b50      	cmp	r3, #80	; 0x50
 800513e:	d873      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005140:	2b40      	cmp	r3, #64	; 0x40
 8005142:	d058      	beq.n	80051f6 <HAL_TIM_ConfigClockSource+0x13a>
 8005144:	2b40      	cmp	r3, #64	; 0x40
 8005146:	d86f      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005148:	2b30      	cmp	r3, #48	; 0x30
 800514a:	d064      	beq.n	8005216 <HAL_TIM_ConfigClockSource+0x15a>
 800514c:	2b30      	cmp	r3, #48	; 0x30
 800514e:	d86b      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005150:	2b20      	cmp	r3, #32
 8005152:	d060      	beq.n	8005216 <HAL_TIM_ConfigClockSource+0x15a>
 8005154:	2b20      	cmp	r3, #32
 8005156:	d867      	bhi.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
 8005158:	2b00      	cmp	r3, #0
 800515a:	d05c      	beq.n	8005216 <HAL_TIM_ConfigClockSource+0x15a>
 800515c:	2b10      	cmp	r3, #16
 800515e:	d05a      	beq.n	8005216 <HAL_TIM_ConfigClockSource+0x15a>
 8005160:	e062      	b.n	8005228 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	6818      	ldr	r0, [r3, #0]
 8005166:	683b      	ldr	r3, [r7, #0]
 8005168:	6899      	ldr	r1, [r3, #8]
 800516a:	683b      	ldr	r3, [r7, #0]
 800516c:	685a      	ldr	r2, [r3, #4]
 800516e:	683b      	ldr	r3, [r7, #0]
 8005170:	68db      	ldr	r3, [r3, #12]
 8005172:	f000 f9ad 	bl	80054d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	681b      	ldr	r3, [r3, #0]
 800517a:	689b      	ldr	r3, [r3, #8]
 800517c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005184:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	68ba      	ldr	r2, [r7, #8]
 800518c:	609a      	str	r2, [r3, #8]
      break;
 800518e:	e04f      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6818      	ldr	r0, [r3, #0]
 8005194:	683b      	ldr	r3, [r7, #0]
 8005196:	6899      	ldr	r1, [r3, #8]
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	685a      	ldr	r2, [r3, #4]
 800519c:	683b      	ldr	r3, [r7, #0]
 800519e:	68db      	ldr	r3, [r3, #12]
 80051a0:	f000 f996 	bl	80054d0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	689a      	ldr	r2, [r3, #8]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80051b2:	609a      	str	r2, [r3, #8]
      break;
 80051b4:	e03c      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6818      	ldr	r0, [r3, #0]
 80051ba:	683b      	ldr	r3, [r7, #0]
 80051bc:	6859      	ldr	r1, [r3, #4]
 80051be:	683b      	ldr	r3, [r7, #0]
 80051c0:	68db      	ldr	r3, [r3, #12]
 80051c2:	461a      	mov	r2, r3
 80051c4:	f000 f90a 	bl	80053dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2150      	movs	r1, #80	; 0x50
 80051ce:	4618      	mov	r0, r3
 80051d0:	f000 f963 	bl	800549a <TIM_ITRx_SetConfig>
      break;
 80051d4:	e02c      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	6818      	ldr	r0, [r3, #0]
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	6859      	ldr	r1, [r3, #4]
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	68db      	ldr	r3, [r3, #12]
 80051e2:	461a      	mov	r2, r3
 80051e4:	f000 f929 	bl	800543a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	2160      	movs	r1, #96	; 0x60
 80051ee:	4618      	mov	r0, r3
 80051f0:	f000 f953 	bl	800549a <TIM_ITRx_SetConfig>
      break;
 80051f4:	e01c      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	6818      	ldr	r0, [r3, #0]
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	6859      	ldr	r1, [r3, #4]
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	68db      	ldr	r3, [r3, #12]
 8005202:	461a      	mov	r2, r3
 8005204:	f000 f8ea 	bl	80053dc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	2140      	movs	r1, #64	; 0x40
 800520e:	4618      	mov	r0, r3
 8005210:	f000 f943 	bl	800549a <TIM_ITRx_SetConfig>
      break;
 8005214:	e00c      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4619      	mov	r1, r3
 8005220:	4610      	mov	r0, r2
 8005222:	f000 f93a 	bl	800549a <TIM_ITRx_SetConfig>
      break;
 8005226:	e003      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	73fb      	strb	r3, [r7, #15]
      break;
 800522c:	e000      	b.n	8005230 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800522e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005230:	687b      	ldr	r3, [r7, #4]
 8005232:	2201      	movs	r2, #1
 8005234:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2200      	movs	r2, #0
 800523c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005240:	7bfb      	ldrb	r3, [r7, #15]
}
 8005242:	4618      	mov	r0, r3
 8005244:	3710      	adds	r7, #16
 8005246:	46bd      	mov	sp, r7
 8005248:	bd80      	pop	{r7, pc}

0800524a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800524a:	b480      	push	{r7}
 800524c:	b083      	sub	sp, #12
 800524e:	af00      	add	r7, sp, #0
 8005250:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005252:	bf00      	nop
 8005254:	370c      	adds	r7, #12
 8005256:	46bd      	mov	sp, r7
 8005258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525c:	4770      	bx	lr

0800525e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800525e:	b480      	push	{r7}
 8005260:	b083      	sub	sp, #12
 8005262:	af00      	add	r7, sp, #0
 8005264:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005266:	bf00      	nop
 8005268:	370c      	adds	r7, #12
 800526a:	46bd      	mov	sp, r7
 800526c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005270:	4770      	bx	lr

08005272 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005272:	b480      	push	{r7}
 8005274:	b083      	sub	sp, #12
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800527a:	bf00      	nop
 800527c:	370c      	adds	r7, #12
 800527e:	46bd      	mov	sp, r7
 8005280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005284:	4770      	bx	lr

08005286 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005286:	b480      	push	{r7}
 8005288:	b083      	sub	sp, #12
 800528a:	af00      	add	r7, sp, #0
 800528c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800528e:	bf00      	nop
 8005290:	370c      	adds	r7, #12
 8005292:	46bd      	mov	sp, r7
 8005294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005298:	4770      	bx	lr
	...

0800529c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800529c:	b480      	push	{r7}
 800529e:	b085      	sub	sp, #20
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
 80052a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	4a40      	ldr	r2, [pc, #256]	; (80053b0 <TIM_Base_SetConfig+0x114>)
 80052b0:	4293      	cmp	r3, r2
 80052b2:	d013      	beq.n	80052dc <TIM_Base_SetConfig+0x40>
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052ba:	d00f      	beq.n	80052dc <TIM_Base_SetConfig+0x40>
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	4a3d      	ldr	r2, [pc, #244]	; (80053b4 <TIM_Base_SetConfig+0x118>)
 80052c0:	4293      	cmp	r3, r2
 80052c2:	d00b      	beq.n	80052dc <TIM_Base_SetConfig+0x40>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4a3c      	ldr	r2, [pc, #240]	; (80053b8 <TIM_Base_SetConfig+0x11c>)
 80052c8:	4293      	cmp	r3, r2
 80052ca:	d007      	beq.n	80052dc <TIM_Base_SetConfig+0x40>
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	4a3b      	ldr	r2, [pc, #236]	; (80053bc <TIM_Base_SetConfig+0x120>)
 80052d0:	4293      	cmp	r3, r2
 80052d2:	d003      	beq.n	80052dc <TIM_Base_SetConfig+0x40>
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	4a3a      	ldr	r2, [pc, #232]	; (80053c0 <TIM_Base_SetConfig+0x124>)
 80052d8:	4293      	cmp	r3, r2
 80052da:	d108      	bne.n	80052ee <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052e2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052e4:	683b      	ldr	r3, [r7, #0]
 80052e6:	685b      	ldr	r3, [r3, #4]
 80052e8:	68fa      	ldr	r2, [r7, #12]
 80052ea:	4313      	orrs	r3, r2
 80052ec:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	4a2f      	ldr	r2, [pc, #188]	; (80053b0 <TIM_Base_SetConfig+0x114>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d02b      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052fc:	d027      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	4a2c      	ldr	r2, [pc, #176]	; (80053b4 <TIM_Base_SetConfig+0x118>)
 8005302:	4293      	cmp	r3, r2
 8005304:	d023      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	4a2b      	ldr	r2, [pc, #172]	; (80053b8 <TIM_Base_SetConfig+0x11c>)
 800530a:	4293      	cmp	r3, r2
 800530c:	d01f      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4a2a      	ldr	r2, [pc, #168]	; (80053bc <TIM_Base_SetConfig+0x120>)
 8005312:	4293      	cmp	r3, r2
 8005314:	d01b      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	4a29      	ldr	r2, [pc, #164]	; (80053c0 <TIM_Base_SetConfig+0x124>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d017      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	4a28      	ldr	r2, [pc, #160]	; (80053c4 <TIM_Base_SetConfig+0x128>)
 8005322:	4293      	cmp	r3, r2
 8005324:	d013      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	4a27      	ldr	r2, [pc, #156]	; (80053c8 <TIM_Base_SetConfig+0x12c>)
 800532a:	4293      	cmp	r3, r2
 800532c:	d00f      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	4a26      	ldr	r2, [pc, #152]	; (80053cc <TIM_Base_SetConfig+0x130>)
 8005332:	4293      	cmp	r3, r2
 8005334:	d00b      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	4a25      	ldr	r2, [pc, #148]	; (80053d0 <TIM_Base_SetConfig+0x134>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d007      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a24      	ldr	r2, [pc, #144]	; (80053d4 <TIM_Base_SetConfig+0x138>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d003      	beq.n	800534e <TIM_Base_SetConfig+0xb2>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a23      	ldr	r2, [pc, #140]	; (80053d8 <TIM_Base_SetConfig+0x13c>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d108      	bne.n	8005360 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005354:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	68fa      	ldr	r2, [r7, #12]
 800535c:	4313      	orrs	r3, r2
 800535e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	695b      	ldr	r3, [r3, #20]
 800536a:	4313      	orrs	r3, r2
 800536c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	68fa      	ldr	r2, [r7, #12]
 8005372:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	689a      	ldr	r2, [r3, #8]
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	4a0a      	ldr	r2, [pc, #40]	; (80053b0 <TIM_Base_SetConfig+0x114>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d003      	beq.n	8005394 <TIM_Base_SetConfig+0xf8>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	4a0c      	ldr	r2, [pc, #48]	; (80053c0 <TIM_Base_SetConfig+0x124>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d103      	bne.n	800539c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	691a      	ldr	r2, [r3, #16]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	2201      	movs	r2, #1
 80053a0:	615a      	str	r2, [r3, #20]
}
 80053a2:	bf00      	nop
 80053a4:	3714      	adds	r7, #20
 80053a6:	46bd      	mov	sp, r7
 80053a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053ac:	4770      	bx	lr
 80053ae:	bf00      	nop
 80053b0:	40010000 	.word	0x40010000
 80053b4:	40000400 	.word	0x40000400
 80053b8:	40000800 	.word	0x40000800
 80053bc:	40000c00 	.word	0x40000c00
 80053c0:	40010400 	.word	0x40010400
 80053c4:	40014000 	.word	0x40014000
 80053c8:	40014400 	.word	0x40014400
 80053cc:	40014800 	.word	0x40014800
 80053d0:	40001800 	.word	0x40001800
 80053d4:	40001c00 	.word	0x40001c00
 80053d8:	40002000 	.word	0x40002000

080053dc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053dc:	b480      	push	{r7}
 80053de:	b087      	sub	sp, #28
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	60f8      	str	r0, [r7, #12]
 80053e4:	60b9      	str	r1, [r7, #8]
 80053e6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	6a1b      	ldr	r3, [r3, #32]
 80053ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	f023 0201 	bic.w	r2, r3, #1
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	699b      	ldr	r3, [r3, #24]
 80053fe:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005406:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	011b      	lsls	r3, r3, #4
 800540c:	693a      	ldr	r2, [r7, #16]
 800540e:	4313      	orrs	r3, r2
 8005410:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005412:	697b      	ldr	r3, [r7, #20]
 8005414:	f023 030a 	bic.w	r3, r3, #10
 8005418:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800541a:	697a      	ldr	r2, [r7, #20]
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	4313      	orrs	r3, r2
 8005420:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	693a      	ldr	r2, [r7, #16]
 8005426:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	697a      	ldr	r2, [r7, #20]
 800542c:	621a      	str	r2, [r3, #32]
}
 800542e:	bf00      	nop
 8005430:	371c      	adds	r7, #28
 8005432:	46bd      	mov	sp, r7
 8005434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005438:	4770      	bx	lr

0800543a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800543a:	b480      	push	{r7}
 800543c:	b087      	sub	sp, #28
 800543e:	af00      	add	r7, sp, #0
 8005440:	60f8      	str	r0, [r7, #12]
 8005442:	60b9      	str	r1, [r7, #8]
 8005444:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	6a1b      	ldr	r3, [r3, #32]
 800544a:	f023 0210 	bic.w	r2, r3, #16
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005452:	68fb      	ldr	r3, [r7, #12]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	6a1b      	ldr	r3, [r3, #32]
 800545c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800545e:	697b      	ldr	r3, [r7, #20]
 8005460:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005464:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	031b      	lsls	r3, r3, #12
 800546a:	697a      	ldr	r2, [r7, #20]
 800546c:	4313      	orrs	r3, r2
 800546e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005470:	693b      	ldr	r3, [r7, #16]
 8005472:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005476:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005478:	68bb      	ldr	r3, [r7, #8]
 800547a:	011b      	lsls	r3, r3, #4
 800547c:	693a      	ldr	r2, [r7, #16]
 800547e:	4313      	orrs	r3, r2
 8005480:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	697a      	ldr	r2, [r7, #20]
 8005486:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	693a      	ldr	r2, [r7, #16]
 800548c:	621a      	str	r2, [r3, #32]
}
 800548e:	bf00      	nop
 8005490:	371c      	adds	r7, #28
 8005492:	46bd      	mov	sp, r7
 8005494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005498:	4770      	bx	lr

0800549a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800549a:	b480      	push	{r7}
 800549c:	b085      	sub	sp, #20
 800549e:	af00      	add	r7, sp, #0
 80054a0:	6078      	str	r0, [r7, #4]
 80054a2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054b0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80054b2:	683a      	ldr	r2, [r7, #0]
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	4313      	orrs	r3, r2
 80054b8:	f043 0307 	orr.w	r3, r3, #7
 80054bc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	68fa      	ldr	r2, [r7, #12]
 80054c2:	609a      	str	r2, [r3, #8]
}
 80054c4:	bf00      	nop
 80054c6:	3714      	adds	r7, #20
 80054c8:	46bd      	mov	sp, r7
 80054ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054ce:	4770      	bx	lr

080054d0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054d0:	b480      	push	{r7}
 80054d2:	b087      	sub	sp, #28
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	60f8      	str	r0, [r7, #12]
 80054d8:	60b9      	str	r1, [r7, #8]
 80054da:	607a      	str	r2, [r7, #4]
 80054dc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054de:	68fb      	ldr	r3, [r7, #12]
 80054e0:	689b      	ldr	r3, [r3, #8]
 80054e2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054e4:	697b      	ldr	r3, [r7, #20]
 80054e6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054ea:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	021a      	lsls	r2, r3, #8
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	431a      	orrs	r2, r3
 80054f4:	68bb      	ldr	r3, [r7, #8]
 80054f6:	4313      	orrs	r3, r2
 80054f8:	697a      	ldr	r2, [r7, #20]
 80054fa:	4313      	orrs	r3, r2
 80054fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054fe:	68fb      	ldr	r3, [r7, #12]
 8005500:	697a      	ldr	r2, [r7, #20]
 8005502:	609a      	str	r2, [r3, #8]
}
 8005504:	bf00      	nop
 8005506:	371c      	adds	r7, #28
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr

08005510 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005510:	b480      	push	{r7}
 8005512:	b085      	sub	sp, #20
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
 8005518:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005520:	2b01      	cmp	r3, #1
 8005522:	d101      	bne.n	8005528 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005524:	2302      	movs	r3, #2
 8005526:	e05a      	b.n	80055de <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2201      	movs	r2, #1
 800552c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	2202      	movs	r2, #2
 8005534:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	685b      	ldr	r3, [r3, #4]
 800553e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800554e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	68fa      	ldr	r2, [r7, #12]
 8005556:	4313      	orrs	r3, r2
 8005558:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	68fa      	ldr	r2, [r7, #12]
 8005560:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	4a21      	ldr	r2, [pc, #132]	; (80055ec <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005568:	4293      	cmp	r3, r2
 800556a:	d022      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005574:	d01d      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a1d      	ldr	r2, [pc, #116]	; (80055f0 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800557c:	4293      	cmp	r3, r2
 800557e:	d018      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	4a1b      	ldr	r2, [pc, #108]	; (80055f4 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005586:	4293      	cmp	r3, r2
 8005588:	d013      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	4a1a      	ldr	r2, [pc, #104]	; (80055f8 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d00e      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	4a18      	ldr	r2, [pc, #96]	; (80055fc <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800559a:	4293      	cmp	r3, r2
 800559c:	d009      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	4a17      	ldr	r2, [pc, #92]	; (8005600 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d004      	beq.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	4a15      	ldr	r2, [pc, #84]	; (8005604 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80055ae:	4293      	cmp	r3, r2
 80055b0:	d10c      	bne.n	80055cc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80055b2:	68bb      	ldr	r3, [r7, #8]
 80055b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80055b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80055ba:	683b      	ldr	r3, [r7, #0]
 80055bc:	685b      	ldr	r3, [r3, #4]
 80055be:	68ba      	ldr	r2, [r7, #8]
 80055c0:	4313      	orrs	r3, r2
 80055c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68ba      	ldr	r2, [r7, #8]
 80055ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2200      	movs	r2, #0
 80055d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055dc:	2300      	movs	r3, #0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3714      	adds	r7, #20
 80055e2:	46bd      	mov	sp, r7
 80055e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e8:	4770      	bx	lr
 80055ea:	bf00      	nop
 80055ec:	40010000 	.word	0x40010000
 80055f0:	40000400 	.word	0x40000400
 80055f4:	40000800 	.word	0x40000800
 80055f8:	40000c00 	.word	0x40000c00
 80055fc:	40010400 	.word	0x40010400
 8005600:	40014000 	.word	0x40014000
 8005604:	40001800 	.word	0x40001800

08005608 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005610:	bf00      	nop
 8005612:	370c      	adds	r7, #12
 8005614:	46bd      	mov	sp, r7
 8005616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800561a:	4770      	bx	lr

0800561c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800561c:	b480      	push	{r7}
 800561e:	b083      	sub	sp, #12
 8005620:	af00      	add	r7, sp, #0
 8005622:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005624:	bf00      	nop
 8005626:	370c      	adds	r7, #12
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <__errno>:
 8005630:	4b01      	ldr	r3, [pc, #4]	; (8005638 <__errno+0x8>)
 8005632:	6818      	ldr	r0, [r3, #0]
 8005634:	4770      	bx	lr
 8005636:	bf00      	nop
 8005638:	20000048 	.word	0x20000048

0800563c <__libc_init_array>:
 800563c:	b570      	push	{r4, r5, r6, lr}
 800563e:	4d0d      	ldr	r5, [pc, #52]	; (8005674 <__libc_init_array+0x38>)
 8005640:	4c0d      	ldr	r4, [pc, #52]	; (8005678 <__libc_init_array+0x3c>)
 8005642:	1b64      	subs	r4, r4, r5
 8005644:	10a4      	asrs	r4, r4, #2
 8005646:	2600      	movs	r6, #0
 8005648:	42a6      	cmp	r6, r4
 800564a:	d109      	bne.n	8005660 <__libc_init_array+0x24>
 800564c:	4d0b      	ldr	r5, [pc, #44]	; (800567c <__libc_init_array+0x40>)
 800564e:	4c0c      	ldr	r4, [pc, #48]	; (8005680 <__libc_init_array+0x44>)
 8005650:	f001 fa16 	bl	8006a80 <_init>
 8005654:	1b64      	subs	r4, r4, r5
 8005656:	10a4      	asrs	r4, r4, #2
 8005658:	2600      	movs	r6, #0
 800565a:	42a6      	cmp	r6, r4
 800565c:	d105      	bne.n	800566a <__libc_init_array+0x2e>
 800565e:	bd70      	pop	{r4, r5, r6, pc}
 8005660:	f855 3b04 	ldr.w	r3, [r5], #4
 8005664:	4798      	blx	r3
 8005666:	3601      	adds	r6, #1
 8005668:	e7ee      	b.n	8005648 <__libc_init_array+0xc>
 800566a:	f855 3b04 	ldr.w	r3, [r5], #4
 800566e:	4798      	blx	r3
 8005670:	3601      	adds	r6, #1
 8005672:	e7f2      	b.n	800565a <__libc_init_array+0x1e>
 8005674:	08007450 	.word	0x08007450
 8005678:	08007450 	.word	0x08007450
 800567c:	08007450 	.word	0x08007450
 8005680:	08007454 	.word	0x08007454

08005684 <memset>:
 8005684:	4402      	add	r2, r0
 8005686:	4603      	mov	r3, r0
 8005688:	4293      	cmp	r3, r2
 800568a:	d100      	bne.n	800568e <memset+0xa>
 800568c:	4770      	bx	lr
 800568e:	f803 1b01 	strb.w	r1, [r3], #1
 8005692:	e7f9      	b.n	8005688 <memset+0x4>

08005694 <srand>:
 8005694:	b538      	push	{r3, r4, r5, lr}
 8005696:	4b10      	ldr	r3, [pc, #64]	; (80056d8 <srand+0x44>)
 8005698:	681d      	ldr	r5, [r3, #0]
 800569a:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800569c:	4604      	mov	r4, r0
 800569e:	b9b3      	cbnz	r3, 80056ce <srand+0x3a>
 80056a0:	2018      	movs	r0, #24
 80056a2:	f000 f8a1 	bl	80057e8 <malloc>
 80056a6:	4602      	mov	r2, r0
 80056a8:	63a8      	str	r0, [r5, #56]	; 0x38
 80056aa:	b920      	cbnz	r0, 80056b6 <srand+0x22>
 80056ac:	4b0b      	ldr	r3, [pc, #44]	; (80056dc <srand+0x48>)
 80056ae:	480c      	ldr	r0, [pc, #48]	; (80056e0 <srand+0x4c>)
 80056b0:	2142      	movs	r1, #66	; 0x42
 80056b2:	f000 f857 	bl	8005764 <__assert_func>
 80056b6:	490b      	ldr	r1, [pc, #44]	; (80056e4 <srand+0x50>)
 80056b8:	4b0b      	ldr	r3, [pc, #44]	; (80056e8 <srand+0x54>)
 80056ba:	e9c0 1300 	strd	r1, r3, [r0]
 80056be:	4b0b      	ldr	r3, [pc, #44]	; (80056ec <srand+0x58>)
 80056c0:	6083      	str	r3, [r0, #8]
 80056c2:	230b      	movs	r3, #11
 80056c4:	8183      	strh	r3, [r0, #12]
 80056c6:	2100      	movs	r1, #0
 80056c8:	2001      	movs	r0, #1
 80056ca:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80056ce:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80056d0:	2200      	movs	r2, #0
 80056d2:	611c      	str	r4, [r3, #16]
 80056d4:	615a      	str	r2, [r3, #20]
 80056d6:	bd38      	pop	{r3, r4, r5, pc}
 80056d8:	20000048 	.word	0x20000048
 80056dc:	08007300 	.word	0x08007300
 80056e0:	08007317 	.word	0x08007317
 80056e4:	abcd330e 	.word	0xabcd330e
 80056e8:	e66d1234 	.word	0xe66d1234
 80056ec:	0005deec 	.word	0x0005deec

080056f0 <siprintf>:
 80056f0:	b40e      	push	{r1, r2, r3}
 80056f2:	b500      	push	{lr}
 80056f4:	b09c      	sub	sp, #112	; 0x70
 80056f6:	ab1d      	add	r3, sp, #116	; 0x74
 80056f8:	9002      	str	r0, [sp, #8]
 80056fa:	9006      	str	r0, [sp, #24]
 80056fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8005700:	4809      	ldr	r0, [pc, #36]	; (8005728 <siprintf+0x38>)
 8005702:	9107      	str	r1, [sp, #28]
 8005704:	9104      	str	r1, [sp, #16]
 8005706:	4909      	ldr	r1, [pc, #36]	; (800572c <siprintf+0x3c>)
 8005708:	f853 2b04 	ldr.w	r2, [r3], #4
 800570c:	9105      	str	r1, [sp, #20]
 800570e:	6800      	ldr	r0, [r0, #0]
 8005710:	9301      	str	r3, [sp, #4]
 8005712:	a902      	add	r1, sp, #8
 8005714:	f000 f976 	bl	8005a04 <_svfiprintf_r>
 8005718:	9b02      	ldr	r3, [sp, #8]
 800571a:	2200      	movs	r2, #0
 800571c:	701a      	strb	r2, [r3, #0]
 800571e:	b01c      	add	sp, #112	; 0x70
 8005720:	f85d eb04 	ldr.w	lr, [sp], #4
 8005724:	b003      	add	sp, #12
 8005726:	4770      	bx	lr
 8005728:	20000048 	.word	0x20000048
 800572c:	ffff0208 	.word	0xffff0208

08005730 <time>:
 8005730:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005732:	4b0b      	ldr	r3, [pc, #44]	; (8005760 <time+0x30>)
 8005734:	2200      	movs	r2, #0
 8005736:	4669      	mov	r1, sp
 8005738:	4604      	mov	r4, r0
 800573a:	6818      	ldr	r0, [r3, #0]
 800573c:	f000 f842 	bl	80057c4 <_gettimeofday_r>
 8005740:	2800      	cmp	r0, #0
 8005742:	bfbe      	ittt	lt
 8005744:	f04f 32ff 	movlt.w	r2, #4294967295
 8005748:	f04f 33ff 	movlt.w	r3, #4294967295
 800574c:	e9cd 2300 	strdlt	r2, r3, [sp]
 8005750:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005754:	b10c      	cbz	r4, 800575a <time+0x2a>
 8005756:	e9c4 0100 	strd	r0, r1, [r4]
 800575a:	b004      	add	sp, #16
 800575c:	bd10      	pop	{r4, pc}
 800575e:	bf00      	nop
 8005760:	20000048 	.word	0x20000048

08005764 <__assert_func>:
 8005764:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005766:	4614      	mov	r4, r2
 8005768:	461a      	mov	r2, r3
 800576a:	4b09      	ldr	r3, [pc, #36]	; (8005790 <__assert_func+0x2c>)
 800576c:	681b      	ldr	r3, [r3, #0]
 800576e:	4605      	mov	r5, r0
 8005770:	68d8      	ldr	r0, [r3, #12]
 8005772:	b14c      	cbz	r4, 8005788 <__assert_func+0x24>
 8005774:	4b07      	ldr	r3, [pc, #28]	; (8005794 <__assert_func+0x30>)
 8005776:	9100      	str	r1, [sp, #0]
 8005778:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800577c:	4906      	ldr	r1, [pc, #24]	; (8005798 <__assert_func+0x34>)
 800577e:	462b      	mov	r3, r5
 8005780:	f000 f80e 	bl	80057a0 <fiprintf>
 8005784:	f000 fdfc 	bl	8006380 <abort>
 8005788:	4b04      	ldr	r3, [pc, #16]	; (800579c <__assert_func+0x38>)
 800578a:	461c      	mov	r4, r3
 800578c:	e7f3      	b.n	8005776 <__assert_func+0x12>
 800578e:	bf00      	nop
 8005790:	20000048 	.word	0x20000048
 8005794:	08007376 	.word	0x08007376
 8005798:	08007383 	.word	0x08007383
 800579c:	080073b1 	.word	0x080073b1

080057a0 <fiprintf>:
 80057a0:	b40e      	push	{r1, r2, r3}
 80057a2:	b503      	push	{r0, r1, lr}
 80057a4:	4601      	mov	r1, r0
 80057a6:	ab03      	add	r3, sp, #12
 80057a8:	4805      	ldr	r0, [pc, #20]	; (80057c0 <fiprintf+0x20>)
 80057aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80057ae:	6800      	ldr	r0, [r0, #0]
 80057b0:	9301      	str	r3, [sp, #4]
 80057b2:	f000 fa51 	bl	8005c58 <_vfiprintf_r>
 80057b6:	b002      	add	sp, #8
 80057b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80057bc:	b003      	add	sp, #12
 80057be:	4770      	bx	lr
 80057c0:	20000048 	.word	0x20000048

080057c4 <_gettimeofday_r>:
 80057c4:	b538      	push	{r3, r4, r5, lr}
 80057c6:	4d07      	ldr	r5, [pc, #28]	; (80057e4 <_gettimeofday_r+0x20>)
 80057c8:	2300      	movs	r3, #0
 80057ca:	4604      	mov	r4, r0
 80057cc:	4608      	mov	r0, r1
 80057ce:	4611      	mov	r1, r2
 80057d0:	602b      	str	r3, [r5, #0]
 80057d2:	f001 f94d 	bl	8006a70 <_gettimeofday>
 80057d6:	1c43      	adds	r3, r0, #1
 80057d8:	d102      	bne.n	80057e0 <_gettimeofday_r+0x1c>
 80057da:	682b      	ldr	r3, [r5, #0]
 80057dc:	b103      	cbz	r3, 80057e0 <_gettimeofday_r+0x1c>
 80057de:	6023      	str	r3, [r4, #0]
 80057e0:	bd38      	pop	{r3, r4, r5, pc}
 80057e2:	bf00      	nop
 80057e4:	20000324 	.word	0x20000324

080057e8 <malloc>:
 80057e8:	4b02      	ldr	r3, [pc, #8]	; (80057f4 <malloc+0xc>)
 80057ea:	4601      	mov	r1, r0
 80057ec:	6818      	ldr	r0, [r3, #0]
 80057ee:	f000 b853 	b.w	8005898 <_malloc_r>
 80057f2:	bf00      	nop
 80057f4:	20000048 	.word	0x20000048

080057f8 <_free_r>:
 80057f8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80057fa:	2900      	cmp	r1, #0
 80057fc:	d048      	beq.n	8005890 <_free_r+0x98>
 80057fe:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005802:	9001      	str	r0, [sp, #4]
 8005804:	2b00      	cmp	r3, #0
 8005806:	f1a1 0404 	sub.w	r4, r1, #4
 800580a:	bfb8      	it	lt
 800580c:	18e4      	addlt	r4, r4, r3
 800580e:	f001 f805 	bl	800681c <__malloc_lock>
 8005812:	4a20      	ldr	r2, [pc, #128]	; (8005894 <_free_r+0x9c>)
 8005814:	9801      	ldr	r0, [sp, #4]
 8005816:	6813      	ldr	r3, [r2, #0]
 8005818:	4615      	mov	r5, r2
 800581a:	b933      	cbnz	r3, 800582a <_free_r+0x32>
 800581c:	6063      	str	r3, [r4, #4]
 800581e:	6014      	str	r4, [r2, #0]
 8005820:	b003      	add	sp, #12
 8005822:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005826:	f000 bfff 	b.w	8006828 <__malloc_unlock>
 800582a:	42a3      	cmp	r3, r4
 800582c:	d90b      	bls.n	8005846 <_free_r+0x4e>
 800582e:	6821      	ldr	r1, [r4, #0]
 8005830:	1862      	adds	r2, r4, r1
 8005832:	4293      	cmp	r3, r2
 8005834:	bf04      	itt	eq
 8005836:	681a      	ldreq	r2, [r3, #0]
 8005838:	685b      	ldreq	r3, [r3, #4]
 800583a:	6063      	str	r3, [r4, #4]
 800583c:	bf04      	itt	eq
 800583e:	1852      	addeq	r2, r2, r1
 8005840:	6022      	streq	r2, [r4, #0]
 8005842:	602c      	str	r4, [r5, #0]
 8005844:	e7ec      	b.n	8005820 <_free_r+0x28>
 8005846:	461a      	mov	r2, r3
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	b10b      	cbz	r3, 8005850 <_free_r+0x58>
 800584c:	42a3      	cmp	r3, r4
 800584e:	d9fa      	bls.n	8005846 <_free_r+0x4e>
 8005850:	6811      	ldr	r1, [r2, #0]
 8005852:	1855      	adds	r5, r2, r1
 8005854:	42a5      	cmp	r5, r4
 8005856:	d10b      	bne.n	8005870 <_free_r+0x78>
 8005858:	6824      	ldr	r4, [r4, #0]
 800585a:	4421      	add	r1, r4
 800585c:	1854      	adds	r4, r2, r1
 800585e:	42a3      	cmp	r3, r4
 8005860:	6011      	str	r1, [r2, #0]
 8005862:	d1dd      	bne.n	8005820 <_free_r+0x28>
 8005864:	681c      	ldr	r4, [r3, #0]
 8005866:	685b      	ldr	r3, [r3, #4]
 8005868:	6053      	str	r3, [r2, #4]
 800586a:	4421      	add	r1, r4
 800586c:	6011      	str	r1, [r2, #0]
 800586e:	e7d7      	b.n	8005820 <_free_r+0x28>
 8005870:	d902      	bls.n	8005878 <_free_r+0x80>
 8005872:	230c      	movs	r3, #12
 8005874:	6003      	str	r3, [r0, #0]
 8005876:	e7d3      	b.n	8005820 <_free_r+0x28>
 8005878:	6825      	ldr	r5, [r4, #0]
 800587a:	1961      	adds	r1, r4, r5
 800587c:	428b      	cmp	r3, r1
 800587e:	bf04      	itt	eq
 8005880:	6819      	ldreq	r1, [r3, #0]
 8005882:	685b      	ldreq	r3, [r3, #4]
 8005884:	6063      	str	r3, [r4, #4]
 8005886:	bf04      	itt	eq
 8005888:	1949      	addeq	r1, r1, r5
 800588a:	6021      	streq	r1, [r4, #0]
 800588c:	6054      	str	r4, [r2, #4]
 800588e:	e7c7      	b.n	8005820 <_free_r+0x28>
 8005890:	b003      	add	sp, #12
 8005892:	bd30      	pop	{r4, r5, pc}
 8005894:	20000124 	.word	0x20000124

08005898 <_malloc_r>:
 8005898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800589a:	1ccd      	adds	r5, r1, #3
 800589c:	f025 0503 	bic.w	r5, r5, #3
 80058a0:	3508      	adds	r5, #8
 80058a2:	2d0c      	cmp	r5, #12
 80058a4:	bf38      	it	cc
 80058a6:	250c      	movcc	r5, #12
 80058a8:	2d00      	cmp	r5, #0
 80058aa:	4606      	mov	r6, r0
 80058ac:	db01      	blt.n	80058b2 <_malloc_r+0x1a>
 80058ae:	42a9      	cmp	r1, r5
 80058b0:	d903      	bls.n	80058ba <_malloc_r+0x22>
 80058b2:	230c      	movs	r3, #12
 80058b4:	6033      	str	r3, [r6, #0]
 80058b6:	2000      	movs	r0, #0
 80058b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058ba:	f000 ffaf 	bl	800681c <__malloc_lock>
 80058be:	4921      	ldr	r1, [pc, #132]	; (8005944 <_malloc_r+0xac>)
 80058c0:	680a      	ldr	r2, [r1, #0]
 80058c2:	4614      	mov	r4, r2
 80058c4:	b99c      	cbnz	r4, 80058ee <_malloc_r+0x56>
 80058c6:	4f20      	ldr	r7, [pc, #128]	; (8005948 <_malloc_r+0xb0>)
 80058c8:	683b      	ldr	r3, [r7, #0]
 80058ca:	b923      	cbnz	r3, 80058d6 <_malloc_r+0x3e>
 80058cc:	4621      	mov	r1, r4
 80058ce:	4630      	mov	r0, r6
 80058d0:	f000 fc86 	bl	80061e0 <_sbrk_r>
 80058d4:	6038      	str	r0, [r7, #0]
 80058d6:	4629      	mov	r1, r5
 80058d8:	4630      	mov	r0, r6
 80058da:	f000 fc81 	bl	80061e0 <_sbrk_r>
 80058de:	1c43      	adds	r3, r0, #1
 80058e0:	d123      	bne.n	800592a <_malloc_r+0x92>
 80058e2:	230c      	movs	r3, #12
 80058e4:	6033      	str	r3, [r6, #0]
 80058e6:	4630      	mov	r0, r6
 80058e8:	f000 ff9e 	bl	8006828 <__malloc_unlock>
 80058ec:	e7e3      	b.n	80058b6 <_malloc_r+0x1e>
 80058ee:	6823      	ldr	r3, [r4, #0]
 80058f0:	1b5b      	subs	r3, r3, r5
 80058f2:	d417      	bmi.n	8005924 <_malloc_r+0x8c>
 80058f4:	2b0b      	cmp	r3, #11
 80058f6:	d903      	bls.n	8005900 <_malloc_r+0x68>
 80058f8:	6023      	str	r3, [r4, #0]
 80058fa:	441c      	add	r4, r3
 80058fc:	6025      	str	r5, [r4, #0]
 80058fe:	e004      	b.n	800590a <_malloc_r+0x72>
 8005900:	6863      	ldr	r3, [r4, #4]
 8005902:	42a2      	cmp	r2, r4
 8005904:	bf0c      	ite	eq
 8005906:	600b      	streq	r3, [r1, #0]
 8005908:	6053      	strne	r3, [r2, #4]
 800590a:	4630      	mov	r0, r6
 800590c:	f000 ff8c 	bl	8006828 <__malloc_unlock>
 8005910:	f104 000b 	add.w	r0, r4, #11
 8005914:	1d23      	adds	r3, r4, #4
 8005916:	f020 0007 	bic.w	r0, r0, #7
 800591a:	1ac2      	subs	r2, r0, r3
 800591c:	d0cc      	beq.n	80058b8 <_malloc_r+0x20>
 800591e:	1a1b      	subs	r3, r3, r0
 8005920:	50a3      	str	r3, [r4, r2]
 8005922:	e7c9      	b.n	80058b8 <_malloc_r+0x20>
 8005924:	4622      	mov	r2, r4
 8005926:	6864      	ldr	r4, [r4, #4]
 8005928:	e7cc      	b.n	80058c4 <_malloc_r+0x2c>
 800592a:	1cc4      	adds	r4, r0, #3
 800592c:	f024 0403 	bic.w	r4, r4, #3
 8005930:	42a0      	cmp	r0, r4
 8005932:	d0e3      	beq.n	80058fc <_malloc_r+0x64>
 8005934:	1a21      	subs	r1, r4, r0
 8005936:	4630      	mov	r0, r6
 8005938:	f000 fc52 	bl	80061e0 <_sbrk_r>
 800593c:	3001      	adds	r0, #1
 800593e:	d1dd      	bne.n	80058fc <_malloc_r+0x64>
 8005940:	e7cf      	b.n	80058e2 <_malloc_r+0x4a>
 8005942:	bf00      	nop
 8005944:	20000124 	.word	0x20000124
 8005948:	20000128 	.word	0x20000128

0800594c <__ssputs_r>:
 800594c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005950:	688e      	ldr	r6, [r1, #8]
 8005952:	429e      	cmp	r6, r3
 8005954:	4682      	mov	sl, r0
 8005956:	460c      	mov	r4, r1
 8005958:	4690      	mov	r8, r2
 800595a:	461f      	mov	r7, r3
 800595c:	d838      	bhi.n	80059d0 <__ssputs_r+0x84>
 800595e:	898a      	ldrh	r2, [r1, #12]
 8005960:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8005964:	d032      	beq.n	80059cc <__ssputs_r+0x80>
 8005966:	6825      	ldr	r5, [r4, #0]
 8005968:	6909      	ldr	r1, [r1, #16]
 800596a:	eba5 0901 	sub.w	r9, r5, r1
 800596e:	6965      	ldr	r5, [r4, #20]
 8005970:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005974:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005978:	3301      	adds	r3, #1
 800597a:	444b      	add	r3, r9
 800597c:	106d      	asrs	r5, r5, #1
 800597e:	429d      	cmp	r5, r3
 8005980:	bf38      	it	cc
 8005982:	461d      	movcc	r5, r3
 8005984:	0553      	lsls	r3, r2, #21
 8005986:	d531      	bpl.n	80059ec <__ssputs_r+0xa0>
 8005988:	4629      	mov	r1, r5
 800598a:	f7ff ff85 	bl	8005898 <_malloc_r>
 800598e:	4606      	mov	r6, r0
 8005990:	b950      	cbnz	r0, 80059a8 <__ssputs_r+0x5c>
 8005992:	230c      	movs	r3, #12
 8005994:	f8ca 3000 	str.w	r3, [sl]
 8005998:	89a3      	ldrh	r3, [r4, #12]
 800599a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800599e:	81a3      	strh	r3, [r4, #12]
 80059a0:	f04f 30ff 	mov.w	r0, #4294967295
 80059a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059a8:	6921      	ldr	r1, [r4, #16]
 80059aa:	464a      	mov	r2, r9
 80059ac:	f000 ff0e 	bl	80067cc <memcpy>
 80059b0:	89a3      	ldrh	r3, [r4, #12]
 80059b2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80059b6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80059ba:	81a3      	strh	r3, [r4, #12]
 80059bc:	6126      	str	r6, [r4, #16]
 80059be:	6165      	str	r5, [r4, #20]
 80059c0:	444e      	add	r6, r9
 80059c2:	eba5 0509 	sub.w	r5, r5, r9
 80059c6:	6026      	str	r6, [r4, #0]
 80059c8:	60a5      	str	r5, [r4, #8]
 80059ca:	463e      	mov	r6, r7
 80059cc:	42be      	cmp	r6, r7
 80059ce:	d900      	bls.n	80059d2 <__ssputs_r+0x86>
 80059d0:	463e      	mov	r6, r7
 80059d2:	4632      	mov	r2, r6
 80059d4:	6820      	ldr	r0, [r4, #0]
 80059d6:	4641      	mov	r1, r8
 80059d8:	f000 ff06 	bl	80067e8 <memmove>
 80059dc:	68a3      	ldr	r3, [r4, #8]
 80059de:	6822      	ldr	r2, [r4, #0]
 80059e0:	1b9b      	subs	r3, r3, r6
 80059e2:	4432      	add	r2, r6
 80059e4:	60a3      	str	r3, [r4, #8]
 80059e6:	6022      	str	r2, [r4, #0]
 80059e8:	2000      	movs	r0, #0
 80059ea:	e7db      	b.n	80059a4 <__ssputs_r+0x58>
 80059ec:	462a      	mov	r2, r5
 80059ee:	f000 ff21 	bl	8006834 <_realloc_r>
 80059f2:	4606      	mov	r6, r0
 80059f4:	2800      	cmp	r0, #0
 80059f6:	d1e1      	bne.n	80059bc <__ssputs_r+0x70>
 80059f8:	6921      	ldr	r1, [r4, #16]
 80059fa:	4650      	mov	r0, sl
 80059fc:	f7ff fefc 	bl	80057f8 <_free_r>
 8005a00:	e7c7      	b.n	8005992 <__ssputs_r+0x46>
	...

08005a04 <_svfiprintf_r>:
 8005a04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a08:	4698      	mov	r8, r3
 8005a0a:	898b      	ldrh	r3, [r1, #12]
 8005a0c:	061b      	lsls	r3, r3, #24
 8005a0e:	b09d      	sub	sp, #116	; 0x74
 8005a10:	4607      	mov	r7, r0
 8005a12:	460d      	mov	r5, r1
 8005a14:	4614      	mov	r4, r2
 8005a16:	d50e      	bpl.n	8005a36 <_svfiprintf_r+0x32>
 8005a18:	690b      	ldr	r3, [r1, #16]
 8005a1a:	b963      	cbnz	r3, 8005a36 <_svfiprintf_r+0x32>
 8005a1c:	2140      	movs	r1, #64	; 0x40
 8005a1e:	f7ff ff3b 	bl	8005898 <_malloc_r>
 8005a22:	6028      	str	r0, [r5, #0]
 8005a24:	6128      	str	r0, [r5, #16]
 8005a26:	b920      	cbnz	r0, 8005a32 <_svfiprintf_r+0x2e>
 8005a28:	230c      	movs	r3, #12
 8005a2a:	603b      	str	r3, [r7, #0]
 8005a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a30:	e0d1      	b.n	8005bd6 <_svfiprintf_r+0x1d2>
 8005a32:	2340      	movs	r3, #64	; 0x40
 8005a34:	616b      	str	r3, [r5, #20]
 8005a36:	2300      	movs	r3, #0
 8005a38:	9309      	str	r3, [sp, #36]	; 0x24
 8005a3a:	2320      	movs	r3, #32
 8005a3c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005a40:	f8cd 800c 	str.w	r8, [sp, #12]
 8005a44:	2330      	movs	r3, #48	; 0x30
 8005a46:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8005bf0 <_svfiprintf_r+0x1ec>
 8005a4a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005a4e:	f04f 0901 	mov.w	r9, #1
 8005a52:	4623      	mov	r3, r4
 8005a54:	469a      	mov	sl, r3
 8005a56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005a5a:	b10a      	cbz	r2, 8005a60 <_svfiprintf_r+0x5c>
 8005a5c:	2a25      	cmp	r2, #37	; 0x25
 8005a5e:	d1f9      	bne.n	8005a54 <_svfiprintf_r+0x50>
 8005a60:	ebba 0b04 	subs.w	fp, sl, r4
 8005a64:	d00b      	beq.n	8005a7e <_svfiprintf_r+0x7a>
 8005a66:	465b      	mov	r3, fp
 8005a68:	4622      	mov	r2, r4
 8005a6a:	4629      	mov	r1, r5
 8005a6c:	4638      	mov	r0, r7
 8005a6e:	f7ff ff6d 	bl	800594c <__ssputs_r>
 8005a72:	3001      	adds	r0, #1
 8005a74:	f000 80aa 	beq.w	8005bcc <_svfiprintf_r+0x1c8>
 8005a78:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005a7a:	445a      	add	r2, fp
 8005a7c:	9209      	str	r2, [sp, #36]	; 0x24
 8005a7e:	f89a 3000 	ldrb.w	r3, [sl]
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	f000 80a2 	beq.w	8005bcc <_svfiprintf_r+0x1c8>
 8005a88:	2300      	movs	r3, #0
 8005a8a:	f04f 32ff 	mov.w	r2, #4294967295
 8005a8e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005a92:	f10a 0a01 	add.w	sl, sl, #1
 8005a96:	9304      	str	r3, [sp, #16]
 8005a98:	9307      	str	r3, [sp, #28]
 8005a9a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005a9e:	931a      	str	r3, [sp, #104]	; 0x68
 8005aa0:	4654      	mov	r4, sl
 8005aa2:	2205      	movs	r2, #5
 8005aa4:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005aa8:	4851      	ldr	r0, [pc, #324]	; (8005bf0 <_svfiprintf_r+0x1ec>)
 8005aaa:	f7fa fb91 	bl	80001d0 <memchr>
 8005aae:	9a04      	ldr	r2, [sp, #16]
 8005ab0:	b9d8      	cbnz	r0, 8005aea <_svfiprintf_r+0xe6>
 8005ab2:	06d0      	lsls	r0, r2, #27
 8005ab4:	bf44      	itt	mi
 8005ab6:	2320      	movmi	r3, #32
 8005ab8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005abc:	0711      	lsls	r1, r2, #28
 8005abe:	bf44      	itt	mi
 8005ac0:	232b      	movmi	r3, #43	; 0x2b
 8005ac2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005ac6:	f89a 3000 	ldrb.w	r3, [sl]
 8005aca:	2b2a      	cmp	r3, #42	; 0x2a
 8005acc:	d015      	beq.n	8005afa <_svfiprintf_r+0xf6>
 8005ace:	9a07      	ldr	r2, [sp, #28]
 8005ad0:	4654      	mov	r4, sl
 8005ad2:	2000      	movs	r0, #0
 8005ad4:	f04f 0c0a 	mov.w	ip, #10
 8005ad8:	4621      	mov	r1, r4
 8005ada:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005ade:	3b30      	subs	r3, #48	; 0x30
 8005ae0:	2b09      	cmp	r3, #9
 8005ae2:	d94e      	bls.n	8005b82 <_svfiprintf_r+0x17e>
 8005ae4:	b1b0      	cbz	r0, 8005b14 <_svfiprintf_r+0x110>
 8005ae6:	9207      	str	r2, [sp, #28]
 8005ae8:	e014      	b.n	8005b14 <_svfiprintf_r+0x110>
 8005aea:	eba0 0308 	sub.w	r3, r0, r8
 8005aee:	fa09 f303 	lsl.w	r3, r9, r3
 8005af2:	4313      	orrs	r3, r2
 8005af4:	9304      	str	r3, [sp, #16]
 8005af6:	46a2      	mov	sl, r4
 8005af8:	e7d2      	b.n	8005aa0 <_svfiprintf_r+0x9c>
 8005afa:	9b03      	ldr	r3, [sp, #12]
 8005afc:	1d19      	adds	r1, r3, #4
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	9103      	str	r1, [sp, #12]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	bfbb      	ittet	lt
 8005b06:	425b      	neglt	r3, r3
 8005b08:	f042 0202 	orrlt.w	r2, r2, #2
 8005b0c:	9307      	strge	r3, [sp, #28]
 8005b0e:	9307      	strlt	r3, [sp, #28]
 8005b10:	bfb8      	it	lt
 8005b12:	9204      	strlt	r2, [sp, #16]
 8005b14:	7823      	ldrb	r3, [r4, #0]
 8005b16:	2b2e      	cmp	r3, #46	; 0x2e
 8005b18:	d10c      	bne.n	8005b34 <_svfiprintf_r+0x130>
 8005b1a:	7863      	ldrb	r3, [r4, #1]
 8005b1c:	2b2a      	cmp	r3, #42	; 0x2a
 8005b1e:	d135      	bne.n	8005b8c <_svfiprintf_r+0x188>
 8005b20:	9b03      	ldr	r3, [sp, #12]
 8005b22:	1d1a      	adds	r2, r3, #4
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	9203      	str	r2, [sp, #12]
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	bfb8      	it	lt
 8005b2c:	f04f 33ff 	movlt.w	r3, #4294967295
 8005b30:	3402      	adds	r4, #2
 8005b32:	9305      	str	r3, [sp, #20]
 8005b34:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005c00 <_svfiprintf_r+0x1fc>
 8005b38:	7821      	ldrb	r1, [r4, #0]
 8005b3a:	2203      	movs	r2, #3
 8005b3c:	4650      	mov	r0, sl
 8005b3e:	f7fa fb47 	bl	80001d0 <memchr>
 8005b42:	b140      	cbz	r0, 8005b56 <_svfiprintf_r+0x152>
 8005b44:	2340      	movs	r3, #64	; 0x40
 8005b46:	eba0 000a 	sub.w	r0, r0, sl
 8005b4a:	fa03 f000 	lsl.w	r0, r3, r0
 8005b4e:	9b04      	ldr	r3, [sp, #16]
 8005b50:	4303      	orrs	r3, r0
 8005b52:	3401      	adds	r4, #1
 8005b54:	9304      	str	r3, [sp, #16]
 8005b56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005b5a:	4826      	ldr	r0, [pc, #152]	; (8005bf4 <_svfiprintf_r+0x1f0>)
 8005b5c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005b60:	2206      	movs	r2, #6
 8005b62:	f7fa fb35 	bl	80001d0 <memchr>
 8005b66:	2800      	cmp	r0, #0
 8005b68:	d038      	beq.n	8005bdc <_svfiprintf_r+0x1d8>
 8005b6a:	4b23      	ldr	r3, [pc, #140]	; (8005bf8 <_svfiprintf_r+0x1f4>)
 8005b6c:	bb1b      	cbnz	r3, 8005bb6 <_svfiprintf_r+0x1b2>
 8005b6e:	9b03      	ldr	r3, [sp, #12]
 8005b70:	3307      	adds	r3, #7
 8005b72:	f023 0307 	bic.w	r3, r3, #7
 8005b76:	3308      	adds	r3, #8
 8005b78:	9303      	str	r3, [sp, #12]
 8005b7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005b7c:	4433      	add	r3, r6
 8005b7e:	9309      	str	r3, [sp, #36]	; 0x24
 8005b80:	e767      	b.n	8005a52 <_svfiprintf_r+0x4e>
 8005b82:	fb0c 3202 	mla	r2, ip, r2, r3
 8005b86:	460c      	mov	r4, r1
 8005b88:	2001      	movs	r0, #1
 8005b8a:	e7a5      	b.n	8005ad8 <_svfiprintf_r+0xd4>
 8005b8c:	2300      	movs	r3, #0
 8005b8e:	3401      	adds	r4, #1
 8005b90:	9305      	str	r3, [sp, #20]
 8005b92:	4619      	mov	r1, r3
 8005b94:	f04f 0c0a 	mov.w	ip, #10
 8005b98:	4620      	mov	r0, r4
 8005b9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005b9e:	3a30      	subs	r2, #48	; 0x30
 8005ba0:	2a09      	cmp	r2, #9
 8005ba2:	d903      	bls.n	8005bac <_svfiprintf_r+0x1a8>
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	d0c5      	beq.n	8005b34 <_svfiprintf_r+0x130>
 8005ba8:	9105      	str	r1, [sp, #20]
 8005baa:	e7c3      	b.n	8005b34 <_svfiprintf_r+0x130>
 8005bac:	fb0c 2101 	mla	r1, ip, r1, r2
 8005bb0:	4604      	mov	r4, r0
 8005bb2:	2301      	movs	r3, #1
 8005bb4:	e7f0      	b.n	8005b98 <_svfiprintf_r+0x194>
 8005bb6:	ab03      	add	r3, sp, #12
 8005bb8:	9300      	str	r3, [sp, #0]
 8005bba:	462a      	mov	r2, r5
 8005bbc:	4b0f      	ldr	r3, [pc, #60]	; (8005bfc <_svfiprintf_r+0x1f8>)
 8005bbe:	a904      	add	r1, sp, #16
 8005bc0:	4638      	mov	r0, r7
 8005bc2:	f3af 8000 	nop.w
 8005bc6:	1c42      	adds	r2, r0, #1
 8005bc8:	4606      	mov	r6, r0
 8005bca:	d1d6      	bne.n	8005b7a <_svfiprintf_r+0x176>
 8005bcc:	89ab      	ldrh	r3, [r5, #12]
 8005bce:	065b      	lsls	r3, r3, #25
 8005bd0:	f53f af2c 	bmi.w	8005a2c <_svfiprintf_r+0x28>
 8005bd4:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005bd6:	b01d      	add	sp, #116	; 0x74
 8005bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bdc:	ab03      	add	r3, sp, #12
 8005bde:	9300      	str	r3, [sp, #0]
 8005be0:	462a      	mov	r2, r5
 8005be2:	4b06      	ldr	r3, [pc, #24]	; (8005bfc <_svfiprintf_r+0x1f8>)
 8005be4:	a904      	add	r1, sp, #16
 8005be6:	4638      	mov	r0, r7
 8005be8:	f000 f9d4 	bl	8005f94 <_printf_i>
 8005bec:	e7eb      	b.n	8005bc6 <_svfiprintf_r+0x1c2>
 8005bee:	bf00      	nop
 8005bf0:	080073b2 	.word	0x080073b2
 8005bf4:	080073bc 	.word	0x080073bc
 8005bf8:	00000000 	.word	0x00000000
 8005bfc:	0800594d 	.word	0x0800594d
 8005c00:	080073b8 	.word	0x080073b8

08005c04 <__sfputc_r>:
 8005c04:	6893      	ldr	r3, [r2, #8]
 8005c06:	3b01      	subs	r3, #1
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	b410      	push	{r4}
 8005c0c:	6093      	str	r3, [r2, #8]
 8005c0e:	da08      	bge.n	8005c22 <__sfputc_r+0x1e>
 8005c10:	6994      	ldr	r4, [r2, #24]
 8005c12:	42a3      	cmp	r3, r4
 8005c14:	db01      	blt.n	8005c1a <__sfputc_r+0x16>
 8005c16:	290a      	cmp	r1, #10
 8005c18:	d103      	bne.n	8005c22 <__sfputc_r+0x1e>
 8005c1a:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c1e:	f000 baef 	b.w	8006200 <__swbuf_r>
 8005c22:	6813      	ldr	r3, [r2, #0]
 8005c24:	1c58      	adds	r0, r3, #1
 8005c26:	6010      	str	r0, [r2, #0]
 8005c28:	7019      	strb	r1, [r3, #0]
 8005c2a:	4608      	mov	r0, r1
 8005c2c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005c30:	4770      	bx	lr

08005c32 <__sfputs_r>:
 8005c32:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c34:	4606      	mov	r6, r0
 8005c36:	460f      	mov	r7, r1
 8005c38:	4614      	mov	r4, r2
 8005c3a:	18d5      	adds	r5, r2, r3
 8005c3c:	42ac      	cmp	r4, r5
 8005c3e:	d101      	bne.n	8005c44 <__sfputs_r+0x12>
 8005c40:	2000      	movs	r0, #0
 8005c42:	e007      	b.n	8005c54 <__sfputs_r+0x22>
 8005c44:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005c48:	463a      	mov	r2, r7
 8005c4a:	4630      	mov	r0, r6
 8005c4c:	f7ff ffda 	bl	8005c04 <__sfputc_r>
 8005c50:	1c43      	adds	r3, r0, #1
 8005c52:	d1f3      	bne.n	8005c3c <__sfputs_r+0xa>
 8005c54:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005c58 <_vfiprintf_r>:
 8005c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c5c:	460d      	mov	r5, r1
 8005c5e:	b09d      	sub	sp, #116	; 0x74
 8005c60:	4614      	mov	r4, r2
 8005c62:	4698      	mov	r8, r3
 8005c64:	4606      	mov	r6, r0
 8005c66:	b118      	cbz	r0, 8005c70 <_vfiprintf_r+0x18>
 8005c68:	6983      	ldr	r3, [r0, #24]
 8005c6a:	b90b      	cbnz	r3, 8005c70 <_vfiprintf_r+0x18>
 8005c6c:	f000 fcaa 	bl	80065c4 <__sinit>
 8005c70:	4b89      	ldr	r3, [pc, #548]	; (8005e98 <_vfiprintf_r+0x240>)
 8005c72:	429d      	cmp	r5, r3
 8005c74:	d11b      	bne.n	8005cae <_vfiprintf_r+0x56>
 8005c76:	6875      	ldr	r5, [r6, #4]
 8005c78:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005c7a:	07d9      	lsls	r1, r3, #31
 8005c7c:	d405      	bmi.n	8005c8a <_vfiprintf_r+0x32>
 8005c7e:	89ab      	ldrh	r3, [r5, #12]
 8005c80:	059a      	lsls	r2, r3, #22
 8005c82:	d402      	bmi.n	8005c8a <_vfiprintf_r+0x32>
 8005c84:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005c86:	f000 fd3b 	bl	8006700 <__retarget_lock_acquire_recursive>
 8005c8a:	89ab      	ldrh	r3, [r5, #12]
 8005c8c:	071b      	lsls	r3, r3, #28
 8005c8e:	d501      	bpl.n	8005c94 <_vfiprintf_r+0x3c>
 8005c90:	692b      	ldr	r3, [r5, #16]
 8005c92:	b9eb      	cbnz	r3, 8005cd0 <_vfiprintf_r+0x78>
 8005c94:	4629      	mov	r1, r5
 8005c96:	4630      	mov	r0, r6
 8005c98:	f000 fb04 	bl	80062a4 <__swsetup_r>
 8005c9c:	b1c0      	cbz	r0, 8005cd0 <_vfiprintf_r+0x78>
 8005c9e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005ca0:	07dc      	lsls	r4, r3, #31
 8005ca2:	d50e      	bpl.n	8005cc2 <_vfiprintf_r+0x6a>
 8005ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8005ca8:	b01d      	add	sp, #116	; 0x74
 8005caa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cae:	4b7b      	ldr	r3, [pc, #492]	; (8005e9c <_vfiprintf_r+0x244>)
 8005cb0:	429d      	cmp	r5, r3
 8005cb2:	d101      	bne.n	8005cb8 <_vfiprintf_r+0x60>
 8005cb4:	68b5      	ldr	r5, [r6, #8]
 8005cb6:	e7df      	b.n	8005c78 <_vfiprintf_r+0x20>
 8005cb8:	4b79      	ldr	r3, [pc, #484]	; (8005ea0 <_vfiprintf_r+0x248>)
 8005cba:	429d      	cmp	r5, r3
 8005cbc:	bf08      	it	eq
 8005cbe:	68f5      	ldreq	r5, [r6, #12]
 8005cc0:	e7da      	b.n	8005c78 <_vfiprintf_r+0x20>
 8005cc2:	89ab      	ldrh	r3, [r5, #12]
 8005cc4:	0598      	lsls	r0, r3, #22
 8005cc6:	d4ed      	bmi.n	8005ca4 <_vfiprintf_r+0x4c>
 8005cc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005cca:	f000 fd1a 	bl	8006702 <__retarget_lock_release_recursive>
 8005cce:	e7e9      	b.n	8005ca4 <_vfiprintf_r+0x4c>
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	9309      	str	r3, [sp, #36]	; 0x24
 8005cd4:	2320      	movs	r3, #32
 8005cd6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8005cda:	f8cd 800c 	str.w	r8, [sp, #12]
 8005cde:	2330      	movs	r3, #48	; 0x30
 8005ce0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8005ea4 <_vfiprintf_r+0x24c>
 8005ce4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8005ce8:	f04f 0901 	mov.w	r9, #1
 8005cec:	4623      	mov	r3, r4
 8005cee:	469a      	mov	sl, r3
 8005cf0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005cf4:	b10a      	cbz	r2, 8005cfa <_vfiprintf_r+0xa2>
 8005cf6:	2a25      	cmp	r2, #37	; 0x25
 8005cf8:	d1f9      	bne.n	8005cee <_vfiprintf_r+0x96>
 8005cfa:	ebba 0b04 	subs.w	fp, sl, r4
 8005cfe:	d00b      	beq.n	8005d18 <_vfiprintf_r+0xc0>
 8005d00:	465b      	mov	r3, fp
 8005d02:	4622      	mov	r2, r4
 8005d04:	4629      	mov	r1, r5
 8005d06:	4630      	mov	r0, r6
 8005d08:	f7ff ff93 	bl	8005c32 <__sfputs_r>
 8005d0c:	3001      	adds	r0, #1
 8005d0e:	f000 80aa 	beq.w	8005e66 <_vfiprintf_r+0x20e>
 8005d12:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005d14:	445a      	add	r2, fp
 8005d16:	9209      	str	r2, [sp, #36]	; 0x24
 8005d18:	f89a 3000 	ldrb.w	r3, [sl]
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	f000 80a2 	beq.w	8005e66 <_vfiprintf_r+0x20e>
 8005d22:	2300      	movs	r3, #0
 8005d24:	f04f 32ff 	mov.w	r2, #4294967295
 8005d28:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005d2c:	f10a 0a01 	add.w	sl, sl, #1
 8005d30:	9304      	str	r3, [sp, #16]
 8005d32:	9307      	str	r3, [sp, #28]
 8005d34:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8005d38:	931a      	str	r3, [sp, #104]	; 0x68
 8005d3a:	4654      	mov	r4, sl
 8005d3c:	2205      	movs	r2, #5
 8005d3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005d42:	4858      	ldr	r0, [pc, #352]	; (8005ea4 <_vfiprintf_r+0x24c>)
 8005d44:	f7fa fa44 	bl	80001d0 <memchr>
 8005d48:	9a04      	ldr	r2, [sp, #16]
 8005d4a:	b9d8      	cbnz	r0, 8005d84 <_vfiprintf_r+0x12c>
 8005d4c:	06d1      	lsls	r1, r2, #27
 8005d4e:	bf44      	itt	mi
 8005d50:	2320      	movmi	r3, #32
 8005d52:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d56:	0713      	lsls	r3, r2, #28
 8005d58:	bf44      	itt	mi
 8005d5a:	232b      	movmi	r3, #43	; 0x2b
 8005d5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8005d60:	f89a 3000 	ldrb.w	r3, [sl]
 8005d64:	2b2a      	cmp	r3, #42	; 0x2a
 8005d66:	d015      	beq.n	8005d94 <_vfiprintf_r+0x13c>
 8005d68:	9a07      	ldr	r2, [sp, #28]
 8005d6a:	4654      	mov	r4, sl
 8005d6c:	2000      	movs	r0, #0
 8005d6e:	f04f 0c0a 	mov.w	ip, #10
 8005d72:	4621      	mov	r1, r4
 8005d74:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005d78:	3b30      	subs	r3, #48	; 0x30
 8005d7a:	2b09      	cmp	r3, #9
 8005d7c:	d94e      	bls.n	8005e1c <_vfiprintf_r+0x1c4>
 8005d7e:	b1b0      	cbz	r0, 8005dae <_vfiprintf_r+0x156>
 8005d80:	9207      	str	r2, [sp, #28]
 8005d82:	e014      	b.n	8005dae <_vfiprintf_r+0x156>
 8005d84:	eba0 0308 	sub.w	r3, r0, r8
 8005d88:	fa09 f303 	lsl.w	r3, r9, r3
 8005d8c:	4313      	orrs	r3, r2
 8005d8e:	9304      	str	r3, [sp, #16]
 8005d90:	46a2      	mov	sl, r4
 8005d92:	e7d2      	b.n	8005d3a <_vfiprintf_r+0xe2>
 8005d94:	9b03      	ldr	r3, [sp, #12]
 8005d96:	1d19      	adds	r1, r3, #4
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	9103      	str	r1, [sp, #12]
 8005d9c:	2b00      	cmp	r3, #0
 8005d9e:	bfbb      	ittet	lt
 8005da0:	425b      	neglt	r3, r3
 8005da2:	f042 0202 	orrlt.w	r2, r2, #2
 8005da6:	9307      	strge	r3, [sp, #28]
 8005da8:	9307      	strlt	r3, [sp, #28]
 8005daa:	bfb8      	it	lt
 8005dac:	9204      	strlt	r2, [sp, #16]
 8005dae:	7823      	ldrb	r3, [r4, #0]
 8005db0:	2b2e      	cmp	r3, #46	; 0x2e
 8005db2:	d10c      	bne.n	8005dce <_vfiprintf_r+0x176>
 8005db4:	7863      	ldrb	r3, [r4, #1]
 8005db6:	2b2a      	cmp	r3, #42	; 0x2a
 8005db8:	d135      	bne.n	8005e26 <_vfiprintf_r+0x1ce>
 8005dba:	9b03      	ldr	r3, [sp, #12]
 8005dbc:	1d1a      	adds	r2, r3, #4
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	9203      	str	r2, [sp, #12]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	bfb8      	it	lt
 8005dc6:	f04f 33ff 	movlt.w	r3, #4294967295
 8005dca:	3402      	adds	r4, #2
 8005dcc:	9305      	str	r3, [sp, #20]
 8005dce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8005eb4 <_vfiprintf_r+0x25c>
 8005dd2:	7821      	ldrb	r1, [r4, #0]
 8005dd4:	2203      	movs	r2, #3
 8005dd6:	4650      	mov	r0, sl
 8005dd8:	f7fa f9fa 	bl	80001d0 <memchr>
 8005ddc:	b140      	cbz	r0, 8005df0 <_vfiprintf_r+0x198>
 8005dde:	2340      	movs	r3, #64	; 0x40
 8005de0:	eba0 000a 	sub.w	r0, r0, sl
 8005de4:	fa03 f000 	lsl.w	r0, r3, r0
 8005de8:	9b04      	ldr	r3, [sp, #16]
 8005dea:	4303      	orrs	r3, r0
 8005dec:	3401      	adds	r4, #1
 8005dee:	9304      	str	r3, [sp, #16]
 8005df0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005df4:	482c      	ldr	r0, [pc, #176]	; (8005ea8 <_vfiprintf_r+0x250>)
 8005df6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8005dfa:	2206      	movs	r2, #6
 8005dfc:	f7fa f9e8 	bl	80001d0 <memchr>
 8005e00:	2800      	cmp	r0, #0
 8005e02:	d03f      	beq.n	8005e84 <_vfiprintf_r+0x22c>
 8005e04:	4b29      	ldr	r3, [pc, #164]	; (8005eac <_vfiprintf_r+0x254>)
 8005e06:	bb1b      	cbnz	r3, 8005e50 <_vfiprintf_r+0x1f8>
 8005e08:	9b03      	ldr	r3, [sp, #12]
 8005e0a:	3307      	adds	r3, #7
 8005e0c:	f023 0307 	bic.w	r3, r3, #7
 8005e10:	3308      	adds	r3, #8
 8005e12:	9303      	str	r3, [sp, #12]
 8005e14:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e16:	443b      	add	r3, r7
 8005e18:	9309      	str	r3, [sp, #36]	; 0x24
 8005e1a:	e767      	b.n	8005cec <_vfiprintf_r+0x94>
 8005e1c:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e20:	460c      	mov	r4, r1
 8005e22:	2001      	movs	r0, #1
 8005e24:	e7a5      	b.n	8005d72 <_vfiprintf_r+0x11a>
 8005e26:	2300      	movs	r3, #0
 8005e28:	3401      	adds	r4, #1
 8005e2a:	9305      	str	r3, [sp, #20]
 8005e2c:	4619      	mov	r1, r3
 8005e2e:	f04f 0c0a 	mov.w	ip, #10
 8005e32:	4620      	mov	r0, r4
 8005e34:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005e38:	3a30      	subs	r2, #48	; 0x30
 8005e3a:	2a09      	cmp	r2, #9
 8005e3c:	d903      	bls.n	8005e46 <_vfiprintf_r+0x1ee>
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d0c5      	beq.n	8005dce <_vfiprintf_r+0x176>
 8005e42:	9105      	str	r1, [sp, #20]
 8005e44:	e7c3      	b.n	8005dce <_vfiprintf_r+0x176>
 8005e46:	fb0c 2101 	mla	r1, ip, r1, r2
 8005e4a:	4604      	mov	r4, r0
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e7f0      	b.n	8005e32 <_vfiprintf_r+0x1da>
 8005e50:	ab03      	add	r3, sp, #12
 8005e52:	9300      	str	r3, [sp, #0]
 8005e54:	462a      	mov	r2, r5
 8005e56:	4b16      	ldr	r3, [pc, #88]	; (8005eb0 <_vfiprintf_r+0x258>)
 8005e58:	a904      	add	r1, sp, #16
 8005e5a:	4630      	mov	r0, r6
 8005e5c:	f3af 8000 	nop.w
 8005e60:	4607      	mov	r7, r0
 8005e62:	1c78      	adds	r0, r7, #1
 8005e64:	d1d6      	bne.n	8005e14 <_vfiprintf_r+0x1bc>
 8005e66:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8005e68:	07d9      	lsls	r1, r3, #31
 8005e6a:	d405      	bmi.n	8005e78 <_vfiprintf_r+0x220>
 8005e6c:	89ab      	ldrh	r3, [r5, #12]
 8005e6e:	059a      	lsls	r2, r3, #22
 8005e70:	d402      	bmi.n	8005e78 <_vfiprintf_r+0x220>
 8005e72:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8005e74:	f000 fc45 	bl	8006702 <__retarget_lock_release_recursive>
 8005e78:	89ab      	ldrh	r3, [r5, #12]
 8005e7a:	065b      	lsls	r3, r3, #25
 8005e7c:	f53f af12 	bmi.w	8005ca4 <_vfiprintf_r+0x4c>
 8005e80:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005e82:	e711      	b.n	8005ca8 <_vfiprintf_r+0x50>
 8005e84:	ab03      	add	r3, sp, #12
 8005e86:	9300      	str	r3, [sp, #0]
 8005e88:	462a      	mov	r2, r5
 8005e8a:	4b09      	ldr	r3, [pc, #36]	; (8005eb0 <_vfiprintf_r+0x258>)
 8005e8c:	a904      	add	r1, sp, #16
 8005e8e:	4630      	mov	r0, r6
 8005e90:	f000 f880 	bl	8005f94 <_printf_i>
 8005e94:	e7e4      	b.n	8005e60 <_vfiprintf_r+0x208>
 8005e96:	bf00      	nop
 8005e98:	08007408 	.word	0x08007408
 8005e9c:	08007428 	.word	0x08007428
 8005ea0:	080073e8 	.word	0x080073e8
 8005ea4:	080073b2 	.word	0x080073b2
 8005ea8:	080073bc 	.word	0x080073bc
 8005eac:	00000000 	.word	0x00000000
 8005eb0:	08005c33 	.word	0x08005c33
 8005eb4:	080073b8 	.word	0x080073b8

08005eb8 <_printf_common>:
 8005eb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ebc:	4616      	mov	r6, r2
 8005ebe:	4699      	mov	r9, r3
 8005ec0:	688a      	ldr	r2, [r1, #8]
 8005ec2:	690b      	ldr	r3, [r1, #16]
 8005ec4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	bfb8      	it	lt
 8005ecc:	4613      	movlt	r3, r2
 8005ece:	6033      	str	r3, [r6, #0]
 8005ed0:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005ed4:	4607      	mov	r7, r0
 8005ed6:	460c      	mov	r4, r1
 8005ed8:	b10a      	cbz	r2, 8005ede <_printf_common+0x26>
 8005eda:	3301      	adds	r3, #1
 8005edc:	6033      	str	r3, [r6, #0]
 8005ede:	6823      	ldr	r3, [r4, #0]
 8005ee0:	0699      	lsls	r1, r3, #26
 8005ee2:	bf42      	ittt	mi
 8005ee4:	6833      	ldrmi	r3, [r6, #0]
 8005ee6:	3302      	addmi	r3, #2
 8005ee8:	6033      	strmi	r3, [r6, #0]
 8005eea:	6825      	ldr	r5, [r4, #0]
 8005eec:	f015 0506 	ands.w	r5, r5, #6
 8005ef0:	d106      	bne.n	8005f00 <_printf_common+0x48>
 8005ef2:	f104 0a19 	add.w	sl, r4, #25
 8005ef6:	68e3      	ldr	r3, [r4, #12]
 8005ef8:	6832      	ldr	r2, [r6, #0]
 8005efa:	1a9b      	subs	r3, r3, r2
 8005efc:	42ab      	cmp	r3, r5
 8005efe:	dc26      	bgt.n	8005f4e <_printf_common+0x96>
 8005f00:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005f04:	1e13      	subs	r3, r2, #0
 8005f06:	6822      	ldr	r2, [r4, #0]
 8005f08:	bf18      	it	ne
 8005f0a:	2301      	movne	r3, #1
 8005f0c:	0692      	lsls	r2, r2, #26
 8005f0e:	d42b      	bmi.n	8005f68 <_printf_common+0xb0>
 8005f10:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005f14:	4649      	mov	r1, r9
 8005f16:	4638      	mov	r0, r7
 8005f18:	47c0      	blx	r8
 8005f1a:	3001      	adds	r0, #1
 8005f1c:	d01e      	beq.n	8005f5c <_printf_common+0xa4>
 8005f1e:	6823      	ldr	r3, [r4, #0]
 8005f20:	68e5      	ldr	r5, [r4, #12]
 8005f22:	6832      	ldr	r2, [r6, #0]
 8005f24:	f003 0306 	and.w	r3, r3, #6
 8005f28:	2b04      	cmp	r3, #4
 8005f2a:	bf08      	it	eq
 8005f2c:	1aad      	subeq	r5, r5, r2
 8005f2e:	68a3      	ldr	r3, [r4, #8]
 8005f30:	6922      	ldr	r2, [r4, #16]
 8005f32:	bf0c      	ite	eq
 8005f34:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f38:	2500      	movne	r5, #0
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	bfc4      	itt	gt
 8005f3e:	1a9b      	subgt	r3, r3, r2
 8005f40:	18ed      	addgt	r5, r5, r3
 8005f42:	2600      	movs	r6, #0
 8005f44:	341a      	adds	r4, #26
 8005f46:	42b5      	cmp	r5, r6
 8005f48:	d11a      	bne.n	8005f80 <_printf_common+0xc8>
 8005f4a:	2000      	movs	r0, #0
 8005f4c:	e008      	b.n	8005f60 <_printf_common+0xa8>
 8005f4e:	2301      	movs	r3, #1
 8005f50:	4652      	mov	r2, sl
 8005f52:	4649      	mov	r1, r9
 8005f54:	4638      	mov	r0, r7
 8005f56:	47c0      	blx	r8
 8005f58:	3001      	adds	r0, #1
 8005f5a:	d103      	bne.n	8005f64 <_printf_common+0xac>
 8005f5c:	f04f 30ff 	mov.w	r0, #4294967295
 8005f60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f64:	3501      	adds	r5, #1
 8005f66:	e7c6      	b.n	8005ef6 <_printf_common+0x3e>
 8005f68:	18e1      	adds	r1, r4, r3
 8005f6a:	1c5a      	adds	r2, r3, #1
 8005f6c:	2030      	movs	r0, #48	; 0x30
 8005f6e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005f72:	4422      	add	r2, r4
 8005f74:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005f78:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005f7c:	3302      	adds	r3, #2
 8005f7e:	e7c7      	b.n	8005f10 <_printf_common+0x58>
 8005f80:	2301      	movs	r3, #1
 8005f82:	4622      	mov	r2, r4
 8005f84:	4649      	mov	r1, r9
 8005f86:	4638      	mov	r0, r7
 8005f88:	47c0      	blx	r8
 8005f8a:	3001      	adds	r0, #1
 8005f8c:	d0e6      	beq.n	8005f5c <_printf_common+0xa4>
 8005f8e:	3601      	adds	r6, #1
 8005f90:	e7d9      	b.n	8005f46 <_printf_common+0x8e>
	...

08005f94 <_printf_i>:
 8005f94:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f98:	460c      	mov	r4, r1
 8005f9a:	4691      	mov	r9, r2
 8005f9c:	7e27      	ldrb	r7, [r4, #24]
 8005f9e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005fa0:	2f78      	cmp	r7, #120	; 0x78
 8005fa2:	4680      	mov	r8, r0
 8005fa4:	469a      	mov	sl, r3
 8005fa6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005faa:	d807      	bhi.n	8005fbc <_printf_i+0x28>
 8005fac:	2f62      	cmp	r7, #98	; 0x62
 8005fae:	d80a      	bhi.n	8005fc6 <_printf_i+0x32>
 8005fb0:	2f00      	cmp	r7, #0
 8005fb2:	f000 80d8 	beq.w	8006166 <_printf_i+0x1d2>
 8005fb6:	2f58      	cmp	r7, #88	; 0x58
 8005fb8:	f000 80a3 	beq.w	8006102 <_printf_i+0x16e>
 8005fbc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005fc0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005fc4:	e03a      	b.n	800603c <_printf_i+0xa8>
 8005fc6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005fca:	2b15      	cmp	r3, #21
 8005fcc:	d8f6      	bhi.n	8005fbc <_printf_i+0x28>
 8005fce:	a001      	add	r0, pc, #4	; (adr r0, 8005fd4 <_printf_i+0x40>)
 8005fd0:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8005fd4:	0800602d 	.word	0x0800602d
 8005fd8:	08006041 	.word	0x08006041
 8005fdc:	08005fbd 	.word	0x08005fbd
 8005fe0:	08005fbd 	.word	0x08005fbd
 8005fe4:	08005fbd 	.word	0x08005fbd
 8005fe8:	08005fbd 	.word	0x08005fbd
 8005fec:	08006041 	.word	0x08006041
 8005ff0:	08005fbd 	.word	0x08005fbd
 8005ff4:	08005fbd 	.word	0x08005fbd
 8005ff8:	08005fbd 	.word	0x08005fbd
 8005ffc:	08005fbd 	.word	0x08005fbd
 8006000:	0800614d 	.word	0x0800614d
 8006004:	08006071 	.word	0x08006071
 8006008:	0800612f 	.word	0x0800612f
 800600c:	08005fbd 	.word	0x08005fbd
 8006010:	08005fbd 	.word	0x08005fbd
 8006014:	0800616f 	.word	0x0800616f
 8006018:	08005fbd 	.word	0x08005fbd
 800601c:	08006071 	.word	0x08006071
 8006020:	08005fbd 	.word	0x08005fbd
 8006024:	08005fbd 	.word	0x08005fbd
 8006028:	08006137 	.word	0x08006137
 800602c:	680b      	ldr	r3, [r1, #0]
 800602e:	1d1a      	adds	r2, r3, #4
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	600a      	str	r2, [r1, #0]
 8006034:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006038:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800603c:	2301      	movs	r3, #1
 800603e:	e0a3      	b.n	8006188 <_printf_i+0x1f4>
 8006040:	6825      	ldr	r5, [r4, #0]
 8006042:	6808      	ldr	r0, [r1, #0]
 8006044:	062e      	lsls	r6, r5, #24
 8006046:	f100 0304 	add.w	r3, r0, #4
 800604a:	d50a      	bpl.n	8006062 <_printf_i+0xce>
 800604c:	6805      	ldr	r5, [r0, #0]
 800604e:	600b      	str	r3, [r1, #0]
 8006050:	2d00      	cmp	r5, #0
 8006052:	da03      	bge.n	800605c <_printf_i+0xc8>
 8006054:	232d      	movs	r3, #45	; 0x2d
 8006056:	426d      	negs	r5, r5
 8006058:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800605c:	485e      	ldr	r0, [pc, #376]	; (80061d8 <_printf_i+0x244>)
 800605e:	230a      	movs	r3, #10
 8006060:	e019      	b.n	8006096 <_printf_i+0x102>
 8006062:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006066:	6805      	ldr	r5, [r0, #0]
 8006068:	600b      	str	r3, [r1, #0]
 800606a:	bf18      	it	ne
 800606c:	b22d      	sxthne	r5, r5
 800606e:	e7ef      	b.n	8006050 <_printf_i+0xbc>
 8006070:	680b      	ldr	r3, [r1, #0]
 8006072:	6825      	ldr	r5, [r4, #0]
 8006074:	1d18      	adds	r0, r3, #4
 8006076:	6008      	str	r0, [r1, #0]
 8006078:	0628      	lsls	r0, r5, #24
 800607a:	d501      	bpl.n	8006080 <_printf_i+0xec>
 800607c:	681d      	ldr	r5, [r3, #0]
 800607e:	e002      	b.n	8006086 <_printf_i+0xf2>
 8006080:	0669      	lsls	r1, r5, #25
 8006082:	d5fb      	bpl.n	800607c <_printf_i+0xe8>
 8006084:	881d      	ldrh	r5, [r3, #0]
 8006086:	4854      	ldr	r0, [pc, #336]	; (80061d8 <_printf_i+0x244>)
 8006088:	2f6f      	cmp	r7, #111	; 0x6f
 800608a:	bf0c      	ite	eq
 800608c:	2308      	moveq	r3, #8
 800608e:	230a      	movne	r3, #10
 8006090:	2100      	movs	r1, #0
 8006092:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006096:	6866      	ldr	r6, [r4, #4]
 8006098:	60a6      	str	r6, [r4, #8]
 800609a:	2e00      	cmp	r6, #0
 800609c:	bfa2      	ittt	ge
 800609e:	6821      	ldrge	r1, [r4, #0]
 80060a0:	f021 0104 	bicge.w	r1, r1, #4
 80060a4:	6021      	strge	r1, [r4, #0]
 80060a6:	b90d      	cbnz	r5, 80060ac <_printf_i+0x118>
 80060a8:	2e00      	cmp	r6, #0
 80060aa:	d04d      	beq.n	8006148 <_printf_i+0x1b4>
 80060ac:	4616      	mov	r6, r2
 80060ae:	fbb5 f1f3 	udiv	r1, r5, r3
 80060b2:	fb03 5711 	mls	r7, r3, r1, r5
 80060b6:	5dc7      	ldrb	r7, [r0, r7]
 80060b8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060bc:	462f      	mov	r7, r5
 80060be:	42bb      	cmp	r3, r7
 80060c0:	460d      	mov	r5, r1
 80060c2:	d9f4      	bls.n	80060ae <_printf_i+0x11a>
 80060c4:	2b08      	cmp	r3, #8
 80060c6:	d10b      	bne.n	80060e0 <_printf_i+0x14c>
 80060c8:	6823      	ldr	r3, [r4, #0]
 80060ca:	07df      	lsls	r7, r3, #31
 80060cc:	d508      	bpl.n	80060e0 <_printf_i+0x14c>
 80060ce:	6923      	ldr	r3, [r4, #16]
 80060d0:	6861      	ldr	r1, [r4, #4]
 80060d2:	4299      	cmp	r1, r3
 80060d4:	bfde      	ittt	le
 80060d6:	2330      	movle	r3, #48	; 0x30
 80060d8:	f806 3c01 	strble.w	r3, [r6, #-1]
 80060dc:	f106 36ff 	addle.w	r6, r6, #4294967295
 80060e0:	1b92      	subs	r2, r2, r6
 80060e2:	6122      	str	r2, [r4, #16]
 80060e4:	f8cd a000 	str.w	sl, [sp]
 80060e8:	464b      	mov	r3, r9
 80060ea:	aa03      	add	r2, sp, #12
 80060ec:	4621      	mov	r1, r4
 80060ee:	4640      	mov	r0, r8
 80060f0:	f7ff fee2 	bl	8005eb8 <_printf_common>
 80060f4:	3001      	adds	r0, #1
 80060f6:	d14c      	bne.n	8006192 <_printf_i+0x1fe>
 80060f8:	f04f 30ff 	mov.w	r0, #4294967295
 80060fc:	b004      	add	sp, #16
 80060fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006102:	4835      	ldr	r0, [pc, #212]	; (80061d8 <_printf_i+0x244>)
 8006104:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006108:	6823      	ldr	r3, [r4, #0]
 800610a:	680e      	ldr	r6, [r1, #0]
 800610c:	061f      	lsls	r7, r3, #24
 800610e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006112:	600e      	str	r6, [r1, #0]
 8006114:	d514      	bpl.n	8006140 <_printf_i+0x1ac>
 8006116:	07d9      	lsls	r1, r3, #31
 8006118:	bf44      	itt	mi
 800611a:	f043 0320 	orrmi.w	r3, r3, #32
 800611e:	6023      	strmi	r3, [r4, #0]
 8006120:	b91d      	cbnz	r5, 800612a <_printf_i+0x196>
 8006122:	6823      	ldr	r3, [r4, #0]
 8006124:	f023 0320 	bic.w	r3, r3, #32
 8006128:	6023      	str	r3, [r4, #0]
 800612a:	2310      	movs	r3, #16
 800612c:	e7b0      	b.n	8006090 <_printf_i+0xfc>
 800612e:	6823      	ldr	r3, [r4, #0]
 8006130:	f043 0320 	orr.w	r3, r3, #32
 8006134:	6023      	str	r3, [r4, #0]
 8006136:	2378      	movs	r3, #120	; 0x78
 8006138:	4828      	ldr	r0, [pc, #160]	; (80061dc <_printf_i+0x248>)
 800613a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800613e:	e7e3      	b.n	8006108 <_printf_i+0x174>
 8006140:	065e      	lsls	r6, r3, #25
 8006142:	bf48      	it	mi
 8006144:	b2ad      	uxthmi	r5, r5
 8006146:	e7e6      	b.n	8006116 <_printf_i+0x182>
 8006148:	4616      	mov	r6, r2
 800614a:	e7bb      	b.n	80060c4 <_printf_i+0x130>
 800614c:	680b      	ldr	r3, [r1, #0]
 800614e:	6826      	ldr	r6, [r4, #0]
 8006150:	6960      	ldr	r0, [r4, #20]
 8006152:	1d1d      	adds	r5, r3, #4
 8006154:	600d      	str	r5, [r1, #0]
 8006156:	0635      	lsls	r5, r6, #24
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	d501      	bpl.n	8006160 <_printf_i+0x1cc>
 800615c:	6018      	str	r0, [r3, #0]
 800615e:	e002      	b.n	8006166 <_printf_i+0x1d2>
 8006160:	0671      	lsls	r1, r6, #25
 8006162:	d5fb      	bpl.n	800615c <_printf_i+0x1c8>
 8006164:	8018      	strh	r0, [r3, #0]
 8006166:	2300      	movs	r3, #0
 8006168:	6123      	str	r3, [r4, #16]
 800616a:	4616      	mov	r6, r2
 800616c:	e7ba      	b.n	80060e4 <_printf_i+0x150>
 800616e:	680b      	ldr	r3, [r1, #0]
 8006170:	1d1a      	adds	r2, r3, #4
 8006172:	600a      	str	r2, [r1, #0]
 8006174:	681e      	ldr	r6, [r3, #0]
 8006176:	6862      	ldr	r2, [r4, #4]
 8006178:	2100      	movs	r1, #0
 800617a:	4630      	mov	r0, r6
 800617c:	f7fa f828 	bl	80001d0 <memchr>
 8006180:	b108      	cbz	r0, 8006186 <_printf_i+0x1f2>
 8006182:	1b80      	subs	r0, r0, r6
 8006184:	6060      	str	r0, [r4, #4]
 8006186:	6863      	ldr	r3, [r4, #4]
 8006188:	6123      	str	r3, [r4, #16]
 800618a:	2300      	movs	r3, #0
 800618c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006190:	e7a8      	b.n	80060e4 <_printf_i+0x150>
 8006192:	6923      	ldr	r3, [r4, #16]
 8006194:	4632      	mov	r2, r6
 8006196:	4649      	mov	r1, r9
 8006198:	4640      	mov	r0, r8
 800619a:	47d0      	blx	sl
 800619c:	3001      	adds	r0, #1
 800619e:	d0ab      	beq.n	80060f8 <_printf_i+0x164>
 80061a0:	6823      	ldr	r3, [r4, #0]
 80061a2:	079b      	lsls	r3, r3, #30
 80061a4:	d413      	bmi.n	80061ce <_printf_i+0x23a>
 80061a6:	68e0      	ldr	r0, [r4, #12]
 80061a8:	9b03      	ldr	r3, [sp, #12]
 80061aa:	4298      	cmp	r0, r3
 80061ac:	bfb8      	it	lt
 80061ae:	4618      	movlt	r0, r3
 80061b0:	e7a4      	b.n	80060fc <_printf_i+0x168>
 80061b2:	2301      	movs	r3, #1
 80061b4:	4632      	mov	r2, r6
 80061b6:	4649      	mov	r1, r9
 80061b8:	4640      	mov	r0, r8
 80061ba:	47d0      	blx	sl
 80061bc:	3001      	adds	r0, #1
 80061be:	d09b      	beq.n	80060f8 <_printf_i+0x164>
 80061c0:	3501      	adds	r5, #1
 80061c2:	68e3      	ldr	r3, [r4, #12]
 80061c4:	9903      	ldr	r1, [sp, #12]
 80061c6:	1a5b      	subs	r3, r3, r1
 80061c8:	42ab      	cmp	r3, r5
 80061ca:	dcf2      	bgt.n	80061b2 <_printf_i+0x21e>
 80061cc:	e7eb      	b.n	80061a6 <_printf_i+0x212>
 80061ce:	2500      	movs	r5, #0
 80061d0:	f104 0619 	add.w	r6, r4, #25
 80061d4:	e7f5      	b.n	80061c2 <_printf_i+0x22e>
 80061d6:	bf00      	nop
 80061d8:	080073c3 	.word	0x080073c3
 80061dc:	080073d4 	.word	0x080073d4

080061e0 <_sbrk_r>:
 80061e0:	b538      	push	{r3, r4, r5, lr}
 80061e2:	4d06      	ldr	r5, [pc, #24]	; (80061fc <_sbrk_r+0x1c>)
 80061e4:	2300      	movs	r3, #0
 80061e6:	4604      	mov	r4, r0
 80061e8:	4608      	mov	r0, r1
 80061ea:	602b      	str	r3, [r5, #0]
 80061ec:	f7fb fe48 	bl	8001e80 <_sbrk>
 80061f0:	1c43      	adds	r3, r0, #1
 80061f2:	d102      	bne.n	80061fa <_sbrk_r+0x1a>
 80061f4:	682b      	ldr	r3, [r5, #0]
 80061f6:	b103      	cbz	r3, 80061fa <_sbrk_r+0x1a>
 80061f8:	6023      	str	r3, [r4, #0]
 80061fa:	bd38      	pop	{r3, r4, r5, pc}
 80061fc:	20000324 	.word	0x20000324

08006200 <__swbuf_r>:
 8006200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006202:	460e      	mov	r6, r1
 8006204:	4614      	mov	r4, r2
 8006206:	4605      	mov	r5, r0
 8006208:	b118      	cbz	r0, 8006212 <__swbuf_r+0x12>
 800620a:	6983      	ldr	r3, [r0, #24]
 800620c:	b90b      	cbnz	r3, 8006212 <__swbuf_r+0x12>
 800620e:	f000 f9d9 	bl	80065c4 <__sinit>
 8006212:	4b21      	ldr	r3, [pc, #132]	; (8006298 <__swbuf_r+0x98>)
 8006214:	429c      	cmp	r4, r3
 8006216:	d12b      	bne.n	8006270 <__swbuf_r+0x70>
 8006218:	686c      	ldr	r4, [r5, #4]
 800621a:	69a3      	ldr	r3, [r4, #24]
 800621c:	60a3      	str	r3, [r4, #8]
 800621e:	89a3      	ldrh	r3, [r4, #12]
 8006220:	071a      	lsls	r2, r3, #28
 8006222:	d52f      	bpl.n	8006284 <__swbuf_r+0x84>
 8006224:	6923      	ldr	r3, [r4, #16]
 8006226:	b36b      	cbz	r3, 8006284 <__swbuf_r+0x84>
 8006228:	6923      	ldr	r3, [r4, #16]
 800622a:	6820      	ldr	r0, [r4, #0]
 800622c:	1ac0      	subs	r0, r0, r3
 800622e:	6963      	ldr	r3, [r4, #20]
 8006230:	b2f6      	uxtb	r6, r6
 8006232:	4283      	cmp	r3, r0
 8006234:	4637      	mov	r7, r6
 8006236:	dc04      	bgt.n	8006242 <__swbuf_r+0x42>
 8006238:	4621      	mov	r1, r4
 800623a:	4628      	mov	r0, r5
 800623c:	f000 f92e 	bl	800649c <_fflush_r>
 8006240:	bb30      	cbnz	r0, 8006290 <__swbuf_r+0x90>
 8006242:	68a3      	ldr	r3, [r4, #8]
 8006244:	3b01      	subs	r3, #1
 8006246:	60a3      	str	r3, [r4, #8]
 8006248:	6823      	ldr	r3, [r4, #0]
 800624a:	1c5a      	adds	r2, r3, #1
 800624c:	6022      	str	r2, [r4, #0]
 800624e:	701e      	strb	r6, [r3, #0]
 8006250:	6963      	ldr	r3, [r4, #20]
 8006252:	3001      	adds	r0, #1
 8006254:	4283      	cmp	r3, r0
 8006256:	d004      	beq.n	8006262 <__swbuf_r+0x62>
 8006258:	89a3      	ldrh	r3, [r4, #12]
 800625a:	07db      	lsls	r3, r3, #31
 800625c:	d506      	bpl.n	800626c <__swbuf_r+0x6c>
 800625e:	2e0a      	cmp	r6, #10
 8006260:	d104      	bne.n	800626c <__swbuf_r+0x6c>
 8006262:	4621      	mov	r1, r4
 8006264:	4628      	mov	r0, r5
 8006266:	f000 f919 	bl	800649c <_fflush_r>
 800626a:	b988      	cbnz	r0, 8006290 <__swbuf_r+0x90>
 800626c:	4638      	mov	r0, r7
 800626e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006270:	4b0a      	ldr	r3, [pc, #40]	; (800629c <__swbuf_r+0x9c>)
 8006272:	429c      	cmp	r4, r3
 8006274:	d101      	bne.n	800627a <__swbuf_r+0x7a>
 8006276:	68ac      	ldr	r4, [r5, #8]
 8006278:	e7cf      	b.n	800621a <__swbuf_r+0x1a>
 800627a:	4b09      	ldr	r3, [pc, #36]	; (80062a0 <__swbuf_r+0xa0>)
 800627c:	429c      	cmp	r4, r3
 800627e:	bf08      	it	eq
 8006280:	68ec      	ldreq	r4, [r5, #12]
 8006282:	e7ca      	b.n	800621a <__swbuf_r+0x1a>
 8006284:	4621      	mov	r1, r4
 8006286:	4628      	mov	r0, r5
 8006288:	f000 f80c 	bl	80062a4 <__swsetup_r>
 800628c:	2800      	cmp	r0, #0
 800628e:	d0cb      	beq.n	8006228 <__swbuf_r+0x28>
 8006290:	f04f 37ff 	mov.w	r7, #4294967295
 8006294:	e7ea      	b.n	800626c <__swbuf_r+0x6c>
 8006296:	bf00      	nop
 8006298:	08007408 	.word	0x08007408
 800629c:	08007428 	.word	0x08007428
 80062a0:	080073e8 	.word	0x080073e8

080062a4 <__swsetup_r>:
 80062a4:	4b32      	ldr	r3, [pc, #200]	; (8006370 <__swsetup_r+0xcc>)
 80062a6:	b570      	push	{r4, r5, r6, lr}
 80062a8:	681d      	ldr	r5, [r3, #0]
 80062aa:	4606      	mov	r6, r0
 80062ac:	460c      	mov	r4, r1
 80062ae:	b125      	cbz	r5, 80062ba <__swsetup_r+0x16>
 80062b0:	69ab      	ldr	r3, [r5, #24]
 80062b2:	b913      	cbnz	r3, 80062ba <__swsetup_r+0x16>
 80062b4:	4628      	mov	r0, r5
 80062b6:	f000 f985 	bl	80065c4 <__sinit>
 80062ba:	4b2e      	ldr	r3, [pc, #184]	; (8006374 <__swsetup_r+0xd0>)
 80062bc:	429c      	cmp	r4, r3
 80062be:	d10f      	bne.n	80062e0 <__swsetup_r+0x3c>
 80062c0:	686c      	ldr	r4, [r5, #4]
 80062c2:	89a3      	ldrh	r3, [r4, #12]
 80062c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80062c8:	0719      	lsls	r1, r3, #28
 80062ca:	d42c      	bmi.n	8006326 <__swsetup_r+0x82>
 80062cc:	06dd      	lsls	r5, r3, #27
 80062ce:	d411      	bmi.n	80062f4 <__swsetup_r+0x50>
 80062d0:	2309      	movs	r3, #9
 80062d2:	6033      	str	r3, [r6, #0]
 80062d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80062d8:	81a3      	strh	r3, [r4, #12]
 80062da:	f04f 30ff 	mov.w	r0, #4294967295
 80062de:	e03e      	b.n	800635e <__swsetup_r+0xba>
 80062e0:	4b25      	ldr	r3, [pc, #148]	; (8006378 <__swsetup_r+0xd4>)
 80062e2:	429c      	cmp	r4, r3
 80062e4:	d101      	bne.n	80062ea <__swsetup_r+0x46>
 80062e6:	68ac      	ldr	r4, [r5, #8]
 80062e8:	e7eb      	b.n	80062c2 <__swsetup_r+0x1e>
 80062ea:	4b24      	ldr	r3, [pc, #144]	; (800637c <__swsetup_r+0xd8>)
 80062ec:	429c      	cmp	r4, r3
 80062ee:	bf08      	it	eq
 80062f0:	68ec      	ldreq	r4, [r5, #12]
 80062f2:	e7e6      	b.n	80062c2 <__swsetup_r+0x1e>
 80062f4:	0758      	lsls	r0, r3, #29
 80062f6:	d512      	bpl.n	800631e <__swsetup_r+0x7a>
 80062f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80062fa:	b141      	cbz	r1, 800630e <__swsetup_r+0x6a>
 80062fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006300:	4299      	cmp	r1, r3
 8006302:	d002      	beq.n	800630a <__swsetup_r+0x66>
 8006304:	4630      	mov	r0, r6
 8006306:	f7ff fa77 	bl	80057f8 <_free_r>
 800630a:	2300      	movs	r3, #0
 800630c:	6363      	str	r3, [r4, #52]	; 0x34
 800630e:	89a3      	ldrh	r3, [r4, #12]
 8006310:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006314:	81a3      	strh	r3, [r4, #12]
 8006316:	2300      	movs	r3, #0
 8006318:	6063      	str	r3, [r4, #4]
 800631a:	6923      	ldr	r3, [r4, #16]
 800631c:	6023      	str	r3, [r4, #0]
 800631e:	89a3      	ldrh	r3, [r4, #12]
 8006320:	f043 0308 	orr.w	r3, r3, #8
 8006324:	81a3      	strh	r3, [r4, #12]
 8006326:	6923      	ldr	r3, [r4, #16]
 8006328:	b94b      	cbnz	r3, 800633e <__swsetup_r+0x9a>
 800632a:	89a3      	ldrh	r3, [r4, #12]
 800632c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006330:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006334:	d003      	beq.n	800633e <__swsetup_r+0x9a>
 8006336:	4621      	mov	r1, r4
 8006338:	4630      	mov	r0, r6
 800633a:	f000 fa07 	bl	800674c <__smakebuf_r>
 800633e:	89a0      	ldrh	r0, [r4, #12]
 8006340:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006344:	f010 0301 	ands.w	r3, r0, #1
 8006348:	d00a      	beq.n	8006360 <__swsetup_r+0xbc>
 800634a:	2300      	movs	r3, #0
 800634c:	60a3      	str	r3, [r4, #8]
 800634e:	6963      	ldr	r3, [r4, #20]
 8006350:	425b      	negs	r3, r3
 8006352:	61a3      	str	r3, [r4, #24]
 8006354:	6923      	ldr	r3, [r4, #16]
 8006356:	b943      	cbnz	r3, 800636a <__swsetup_r+0xc6>
 8006358:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800635c:	d1ba      	bne.n	80062d4 <__swsetup_r+0x30>
 800635e:	bd70      	pop	{r4, r5, r6, pc}
 8006360:	0781      	lsls	r1, r0, #30
 8006362:	bf58      	it	pl
 8006364:	6963      	ldrpl	r3, [r4, #20]
 8006366:	60a3      	str	r3, [r4, #8]
 8006368:	e7f4      	b.n	8006354 <__swsetup_r+0xb0>
 800636a:	2000      	movs	r0, #0
 800636c:	e7f7      	b.n	800635e <__swsetup_r+0xba>
 800636e:	bf00      	nop
 8006370:	20000048 	.word	0x20000048
 8006374:	08007408 	.word	0x08007408
 8006378:	08007428 	.word	0x08007428
 800637c:	080073e8 	.word	0x080073e8

08006380 <abort>:
 8006380:	b508      	push	{r3, lr}
 8006382:	2006      	movs	r0, #6
 8006384:	f000 faa4 	bl	80068d0 <raise>
 8006388:	2001      	movs	r0, #1
 800638a:	f7fb fd01 	bl	8001d90 <_exit>
	...

08006390 <__sflush_r>:
 8006390:	898a      	ldrh	r2, [r1, #12]
 8006392:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006396:	4605      	mov	r5, r0
 8006398:	0710      	lsls	r0, r2, #28
 800639a:	460c      	mov	r4, r1
 800639c:	d458      	bmi.n	8006450 <__sflush_r+0xc0>
 800639e:	684b      	ldr	r3, [r1, #4]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	dc05      	bgt.n	80063b0 <__sflush_r+0x20>
 80063a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	dc02      	bgt.n	80063b0 <__sflush_r+0x20>
 80063aa:	2000      	movs	r0, #0
 80063ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80063b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063b2:	2e00      	cmp	r6, #0
 80063b4:	d0f9      	beq.n	80063aa <__sflush_r+0x1a>
 80063b6:	2300      	movs	r3, #0
 80063b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80063bc:	682f      	ldr	r7, [r5, #0]
 80063be:	602b      	str	r3, [r5, #0]
 80063c0:	d032      	beq.n	8006428 <__sflush_r+0x98>
 80063c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80063c4:	89a3      	ldrh	r3, [r4, #12]
 80063c6:	075a      	lsls	r2, r3, #29
 80063c8:	d505      	bpl.n	80063d6 <__sflush_r+0x46>
 80063ca:	6863      	ldr	r3, [r4, #4]
 80063cc:	1ac0      	subs	r0, r0, r3
 80063ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80063d0:	b10b      	cbz	r3, 80063d6 <__sflush_r+0x46>
 80063d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80063d4:	1ac0      	subs	r0, r0, r3
 80063d6:	2300      	movs	r3, #0
 80063d8:	4602      	mov	r2, r0
 80063da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80063dc:	6a21      	ldr	r1, [r4, #32]
 80063de:	4628      	mov	r0, r5
 80063e0:	47b0      	blx	r6
 80063e2:	1c43      	adds	r3, r0, #1
 80063e4:	89a3      	ldrh	r3, [r4, #12]
 80063e6:	d106      	bne.n	80063f6 <__sflush_r+0x66>
 80063e8:	6829      	ldr	r1, [r5, #0]
 80063ea:	291d      	cmp	r1, #29
 80063ec:	d82c      	bhi.n	8006448 <__sflush_r+0xb8>
 80063ee:	4a2a      	ldr	r2, [pc, #168]	; (8006498 <__sflush_r+0x108>)
 80063f0:	40ca      	lsrs	r2, r1
 80063f2:	07d6      	lsls	r6, r2, #31
 80063f4:	d528      	bpl.n	8006448 <__sflush_r+0xb8>
 80063f6:	2200      	movs	r2, #0
 80063f8:	6062      	str	r2, [r4, #4]
 80063fa:	04d9      	lsls	r1, r3, #19
 80063fc:	6922      	ldr	r2, [r4, #16]
 80063fe:	6022      	str	r2, [r4, #0]
 8006400:	d504      	bpl.n	800640c <__sflush_r+0x7c>
 8006402:	1c42      	adds	r2, r0, #1
 8006404:	d101      	bne.n	800640a <__sflush_r+0x7a>
 8006406:	682b      	ldr	r3, [r5, #0]
 8006408:	b903      	cbnz	r3, 800640c <__sflush_r+0x7c>
 800640a:	6560      	str	r0, [r4, #84]	; 0x54
 800640c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800640e:	602f      	str	r7, [r5, #0]
 8006410:	2900      	cmp	r1, #0
 8006412:	d0ca      	beq.n	80063aa <__sflush_r+0x1a>
 8006414:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006418:	4299      	cmp	r1, r3
 800641a:	d002      	beq.n	8006422 <__sflush_r+0x92>
 800641c:	4628      	mov	r0, r5
 800641e:	f7ff f9eb 	bl	80057f8 <_free_r>
 8006422:	2000      	movs	r0, #0
 8006424:	6360      	str	r0, [r4, #52]	; 0x34
 8006426:	e7c1      	b.n	80063ac <__sflush_r+0x1c>
 8006428:	6a21      	ldr	r1, [r4, #32]
 800642a:	2301      	movs	r3, #1
 800642c:	4628      	mov	r0, r5
 800642e:	47b0      	blx	r6
 8006430:	1c41      	adds	r1, r0, #1
 8006432:	d1c7      	bne.n	80063c4 <__sflush_r+0x34>
 8006434:	682b      	ldr	r3, [r5, #0]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d0c4      	beq.n	80063c4 <__sflush_r+0x34>
 800643a:	2b1d      	cmp	r3, #29
 800643c:	d001      	beq.n	8006442 <__sflush_r+0xb2>
 800643e:	2b16      	cmp	r3, #22
 8006440:	d101      	bne.n	8006446 <__sflush_r+0xb6>
 8006442:	602f      	str	r7, [r5, #0]
 8006444:	e7b1      	b.n	80063aa <__sflush_r+0x1a>
 8006446:	89a3      	ldrh	r3, [r4, #12]
 8006448:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800644c:	81a3      	strh	r3, [r4, #12]
 800644e:	e7ad      	b.n	80063ac <__sflush_r+0x1c>
 8006450:	690f      	ldr	r7, [r1, #16]
 8006452:	2f00      	cmp	r7, #0
 8006454:	d0a9      	beq.n	80063aa <__sflush_r+0x1a>
 8006456:	0793      	lsls	r3, r2, #30
 8006458:	680e      	ldr	r6, [r1, #0]
 800645a:	bf08      	it	eq
 800645c:	694b      	ldreq	r3, [r1, #20]
 800645e:	600f      	str	r7, [r1, #0]
 8006460:	bf18      	it	ne
 8006462:	2300      	movne	r3, #0
 8006464:	eba6 0807 	sub.w	r8, r6, r7
 8006468:	608b      	str	r3, [r1, #8]
 800646a:	f1b8 0f00 	cmp.w	r8, #0
 800646e:	dd9c      	ble.n	80063aa <__sflush_r+0x1a>
 8006470:	6a21      	ldr	r1, [r4, #32]
 8006472:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006474:	4643      	mov	r3, r8
 8006476:	463a      	mov	r2, r7
 8006478:	4628      	mov	r0, r5
 800647a:	47b0      	blx	r6
 800647c:	2800      	cmp	r0, #0
 800647e:	dc06      	bgt.n	800648e <__sflush_r+0xfe>
 8006480:	89a3      	ldrh	r3, [r4, #12]
 8006482:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006486:	81a3      	strh	r3, [r4, #12]
 8006488:	f04f 30ff 	mov.w	r0, #4294967295
 800648c:	e78e      	b.n	80063ac <__sflush_r+0x1c>
 800648e:	4407      	add	r7, r0
 8006490:	eba8 0800 	sub.w	r8, r8, r0
 8006494:	e7e9      	b.n	800646a <__sflush_r+0xda>
 8006496:	bf00      	nop
 8006498:	20400001 	.word	0x20400001

0800649c <_fflush_r>:
 800649c:	b538      	push	{r3, r4, r5, lr}
 800649e:	690b      	ldr	r3, [r1, #16]
 80064a0:	4605      	mov	r5, r0
 80064a2:	460c      	mov	r4, r1
 80064a4:	b913      	cbnz	r3, 80064ac <_fflush_r+0x10>
 80064a6:	2500      	movs	r5, #0
 80064a8:	4628      	mov	r0, r5
 80064aa:	bd38      	pop	{r3, r4, r5, pc}
 80064ac:	b118      	cbz	r0, 80064b6 <_fflush_r+0x1a>
 80064ae:	6983      	ldr	r3, [r0, #24]
 80064b0:	b90b      	cbnz	r3, 80064b6 <_fflush_r+0x1a>
 80064b2:	f000 f887 	bl	80065c4 <__sinit>
 80064b6:	4b14      	ldr	r3, [pc, #80]	; (8006508 <_fflush_r+0x6c>)
 80064b8:	429c      	cmp	r4, r3
 80064ba:	d11b      	bne.n	80064f4 <_fflush_r+0x58>
 80064bc:	686c      	ldr	r4, [r5, #4]
 80064be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d0ef      	beq.n	80064a6 <_fflush_r+0xa>
 80064c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80064c8:	07d0      	lsls	r0, r2, #31
 80064ca:	d404      	bmi.n	80064d6 <_fflush_r+0x3a>
 80064cc:	0599      	lsls	r1, r3, #22
 80064ce:	d402      	bmi.n	80064d6 <_fflush_r+0x3a>
 80064d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064d2:	f000 f915 	bl	8006700 <__retarget_lock_acquire_recursive>
 80064d6:	4628      	mov	r0, r5
 80064d8:	4621      	mov	r1, r4
 80064da:	f7ff ff59 	bl	8006390 <__sflush_r>
 80064de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80064e0:	07da      	lsls	r2, r3, #31
 80064e2:	4605      	mov	r5, r0
 80064e4:	d4e0      	bmi.n	80064a8 <_fflush_r+0xc>
 80064e6:	89a3      	ldrh	r3, [r4, #12]
 80064e8:	059b      	lsls	r3, r3, #22
 80064ea:	d4dd      	bmi.n	80064a8 <_fflush_r+0xc>
 80064ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80064ee:	f000 f908 	bl	8006702 <__retarget_lock_release_recursive>
 80064f2:	e7d9      	b.n	80064a8 <_fflush_r+0xc>
 80064f4:	4b05      	ldr	r3, [pc, #20]	; (800650c <_fflush_r+0x70>)
 80064f6:	429c      	cmp	r4, r3
 80064f8:	d101      	bne.n	80064fe <_fflush_r+0x62>
 80064fa:	68ac      	ldr	r4, [r5, #8]
 80064fc:	e7df      	b.n	80064be <_fflush_r+0x22>
 80064fe:	4b04      	ldr	r3, [pc, #16]	; (8006510 <_fflush_r+0x74>)
 8006500:	429c      	cmp	r4, r3
 8006502:	bf08      	it	eq
 8006504:	68ec      	ldreq	r4, [r5, #12]
 8006506:	e7da      	b.n	80064be <_fflush_r+0x22>
 8006508:	08007408 	.word	0x08007408
 800650c:	08007428 	.word	0x08007428
 8006510:	080073e8 	.word	0x080073e8

08006514 <std>:
 8006514:	2300      	movs	r3, #0
 8006516:	b510      	push	{r4, lr}
 8006518:	4604      	mov	r4, r0
 800651a:	e9c0 3300 	strd	r3, r3, [r0]
 800651e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006522:	6083      	str	r3, [r0, #8]
 8006524:	8181      	strh	r1, [r0, #12]
 8006526:	6643      	str	r3, [r0, #100]	; 0x64
 8006528:	81c2      	strh	r2, [r0, #14]
 800652a:	6183      	str	r3, [r0, #24]
 800652c:	4619      	mov	r1, r3
 800652e:	2208      	movs	r2, #8
 8006530:	305c      	adds	r0, #92	; 0x5c
 8006532:	f7ff f8a7 	bl	8005684 <memset>
 8006536:	4b05      	ldr	r3, [pc, #20]	; (800654c <std+0x38>)
 8006538:	6263      	str	r3, [r4, #36]	; 0x24
 800653a:	4b05      	ldr	r3, [pc, #20]	; (8006550 <std+0x3c>)
 800653c:	62a3      	str	r3, [r4, #40]	; 0x28
 800653e:	4b05      	ldr	r3, [pc, #20]	; (8006554 <std+0x40>)
 8006540:	62e3      	str	r3, [r4, #44]	; 0x2c
 8006542:	4b05      	ldr	r3, [pc, #20]	; (8006558 <std+0x44>)
 8006544:	6224      	str	r4, [r4, #32]
 8006546:	6323      	str	r3, [r4, #48]	; 0x30
 8006548:	bd10      	pop	{r4, pc}
 800654a:	bf00      	nop
 800654c:	08006909 	.word	0x08006909
 8006550:	0800692b 	.word	0x0800692b
 8006554:	08006963 	.word	0x08006963
 8006558:	08006987 	.word	0x08006987

0800655c <_cleanup_r>:
 800655c:	4901      	ldr	r1, [pc, #4]	; (8006564 <_cleanup_r+0x8>)
 800655e:	f000 b8af 	b.w	80066c0 <_fwalk_reent>
 8006562:	bf00      	nop
 8006564:	0800649d 	.word	0x0800649d

08006568 <__sfmoreglue>:
 8006568:	b570      	push	{r4, r5, r6, lr}
 800656a:	1e4a      	subs	r2, r1, #1
 800656c:	2568      	movs	r5, #104	; 0x68
 800656e:	4355      	muls	r5, r2
 8006570:	460e      	mov	r6, r1
 8006572:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006576:	f7ff f98f 	bl	8005898 <_malloc_r>
 800657a:	4604      	mov	r4, r0
 800657c:	b140      	cbz	r0, 8006590 <__sfmoreglue+0x28>
 800657e:	2100      	movs	r1, #0
 8006580:	e9c0 1600 	strd	r1, r6, [r0]
 8006584:	300c      	adds	r0, #12
 8006586:	60a0      	str	r0, [r4, #8]
 8006588:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800658c:	f7ff f87a 	bl	8005684 <memset>
 8006590:	4620      	mov	r0, r4
 8006592:	bd70      	pop	{r4, r5, r6, pc}

08006594 <__sfp_lock_acquire>:
 8006594:	4801      	ldr	r0, [pc, #4]	; (800659c <__sfp_lock_acquire+0x8>)
 8006596:	f000 b8b3 	b.w	8006700 <__retarget_lock_acquire_recursive>
 800659a:	bf00      	nop
 800659c:	20000330 	.word	0x20000330

080065a0 <__sfp_lock_release>:
 80065a0:	4801      	ldr	r0, [pc, #4]	; (80065a8 <__sfp_lock_release+0x8>)
 80065a2:	f000 b8ae 	b.w	8006702 <__retarget_lock_release_recursive>
 80065a6:	bf00      	nop
 80065a8:	20000330 	.word	0x20000330

080065ac <__sinit_lock_acquire>:
 80065ac:	4801      	ldr	r0, [pc, #4]	; (80065b4 <__sinit_lock_acquire+0x8>)
 80065ae:	f000 b8a7 	b.w	8006700 <__retarget_lock_acquire_recursive>
 80065b2:	bf00      	nop
 80065b4:	2000032b 	.word	0x2000032b

080065b8 <__sinit_lock_release>:
 80065b8:	4801      	ldr	r0, [pc, #4]	; (80065c0 <__sinit_lock_release+0x8>)
 80065ba:	f000 b8a2 	b.w	8006702 <__retarget_lock_release_recursive>
 80065be:	bf00      	nop
 80065c0:	2000032b 	.word	0x2000032b

080065c4 <__sinit>:
 80065c4:	b510      	push	{r4, lr}
 80065c6:	4604      	mov	r4, r0
 80065c8:	f7ff fff0 	bl	80065ac <__sinit_lock_acquire>
 80065cc:	69a3      	ldr	r3, [r4, #24]
 80065ce:	b11b      	cbz	r3, 80065d8 <__sinit+0x14>
 80065d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065d4:	f7ff bff0 	b.w	80065b8 <__sinit_lock_release>
 80065d8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80065dc:	6523      	str	r3, [r4, #80]	; 0x50
 80065de:	4b13      	ldr	r3, [pc, #76]	; (800662c <__sinit+0x68>)
 80065e0:	4a13      	ldr	r2, [pc, #76]	; (8006630 <__sinit+0x6c>)
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	62a2      	str	r2, [r4, #40]	; 0x28
 80065e6:	42a3      	cmp	r3, r4
 80065e8:	bf04      	itt	eq
 80065ea:	2301      	moveq	r3, #1
 80065ec:	61a3      	streq	r3, [r4, #24]
 80065ee:	4620      	mov	r0, r4
 80065f0:	f000 f820 	bl	8006634 <__sfp>
 80065f4:	6060      	str	r0, [r4, #4]
 80065f6:	4620      	mov	r0, r4
 80065f8:	f000 f81c 	bl	8006634 <__sfp>
 80065fc:	60a0      	str	r0, [r4, #8]
 80065fe:	4620      	mov	r0, r4
 8006600:	f000 f818 	bl	8006634 <__sfp>
 8006604:	2200      	movs	r2, #0
 8006606:	60e0      	str	r0, [r4, #12]
 8006608:	2104      	movs	r1, #4
 800660a:	6860      	ldr	r0, [r4, #4]
 800660c:	f7ff ff82 	bl	8006514 <std>
 8006610:	68a0      	ldr	r0, [r4, #8]
 8006612:	2201      	movs	r2, #1
 8006614:	2109      	movs	r1, #9
 8006616:	f7ff ff7d 	bl	8006514 <std>
 800661a:	68e0      	ldr	r0, [r4, #12]
 800661c:	2202      	movs	r2, #2
 800661e:	2112      	movs	r1, #18
 8006620:	f7ff ff78 	bl	8006514 <std>
 8006624:	2301      	movs	r3, #1
 8006626:	61a3      	str	r3, [r4, #24]
 8006628:	e7d2      	b.n	80065d0 <__sinit+0xc>
 800662a:	bf00      	nop
 800662c:	080072fc 	.word	0x080072fc
 8006630:	0800655d 	.word	0x0800655d

08006634 <__sfp>:
 8006634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006636:	4607      	mov	r7, r0
 8006638:	f7ff ffac 	bl	8006594 <__sfp_lock_acquire>
 800663c:	4b1e      	ldr	r3, [pc, #120]	; (80066b8 <__sfp+0x84>)
 800663e:	681e      	ldr	r6, [r3, #0]
 8006640:	69b3      	ldr	r3, [r6, #24]
 8006642:	b913      	cbnz	r3, 800664a <__sfp+0x16>
 8006644:	4630      	mov	r0, r6
 8006646:	f7ff ffbd 	bl	80065c4 <__sinit>
 800664a:	3648      	adds	r6, #72	; 0x48
 800664c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006650:	3b01      	subs	r3, #1
 8006652:	d503      	bpl.n	800665c <__sfp+0x28>
 8006654:	6833      	ldr	r3, [r6, #0]
 8006656:	b30b      	cbz	r3, 800669c <__sfp+0x68>
 8006658:	6836      	ldr	r6, [r6, #0]
 800665a:	e7f7      	b.n	800664c <__sfp+0x18>
 800665c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006660:	b9d5      	cbnz	r5, 8006698 <__sfp+0x64>
 8006662:	4b16      	ldr	r3, [pc, #88]	; (80066bc <__sfp+0x88>)
 8006664:	60e3      	str	r3, [r4, #12]
 8006666:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800666a:	6665      	str	r5, [r4, #100]	; 0x64
 800666c:	f000 f847 	bl	80066fe <__retarget_lock_init_recursive>
 8006670:	f7ff ff96 	bl	80065a0 <__sfp_lock_release>
 8006674:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006678:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800667c:	6025      	str	r5, [r4, #0]
 800667e:	61a5      	str	r5, [r4, #24]
 8006680:	2208      	movs	r2, #8
 8006682:	4629      	mov	r1, r5
 8006684:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006688:	f7fe fffc 	bl	8005684 <memset>
 800668c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006690:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8006694:	4620      	mov	r0, r4
 8006696:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006698:	3468      	adds	r4, #104	; 0x68
 800669a:	e7d9      	b.n	8006650 <__sfp+0x1c>
 800669c:	2104      	movs	r1, #4
 800669e:	4638      	mov	r0, r7
 80066a0:	f7ff ff62 	bl	8006568 <__sfmoreglue>
 80066a4:	4604      	mov	r4, r0
 80066a6:	6030      	str	r0, [r6, #0]
 80066a8:	2800      	cmp	r0, #0
 80066aa:	d1d5      	bne.n	8006658 <__sfp+0x24>
 80066ac:	f7ff ff78 	bl	80065a0 <__sfp_lock_release>
 80066b0:	230c      	movs	r3, #12
 80066b2:	603b      	str	r3, [r7, #0]
 80066b4:	e7ee      	b.n	8006694 <__sfp+0x60>
 80066b6:	bf00      	nop
 80066b8:	080072fc 	.word	0x080072fc
 80066bc:	ffff0001 	.word	0xffff0001

080066c0 <_fwalk_reent>:
 80066c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80066c4:	4606      	mov	r6, r0
 80066c6:	4688      	mov	r8, r1
 80066c8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80066cc:	2700      	movs	r7, #0
 80066ce:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80066d2:	f1b9 0901 	subs.w	r9, r9, #1
 80066d6:	d505      	bpl.n	80066e4 <_fwalk_reent+0x24>
 80066d8:	6824      	ldr	r4, [r4, #0]
 80066da:	2c00      	cmp	r4, #0
 80066dc:	d1f7      	bne.n	80066ce <_fwalk_reent+0xe>
 80066de:	4638      	mov	r0, r7
 80066e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80066e4:	89ab      	ldrh	r3, [r5, #12]
 80066e6:	2b01      	cmp	r3, #1
 80066e8:	d907      	bls.n	80066fa <_fwalk_reent+0x3a>
 80066ea:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80066ee:	3301      	adds	r3, #1
 80066f0:	d003      	beq.n	80066fa <_fwalk_reent+0x3a>
 80066f2:	4629      	mov	r1, r5
 80066f4:	4630      	mov	r0, r6
 80066f6:	47c0      	blx	r8
 80066f8:	4307      	orrs	r7, r0
 80066fa:	3568      	adds	r5, #104	; 0x68
 80066fc:	e7e9      	b.n	80066d2 <_fwalk_reent+0x12>

080066fe <__retarget_lock_init_recursive>:
 80066fe:	4770      	bx	lr

08006700 <__retarget_lock_acquire_recursive>:
 8006700:	4770      	bx	lr

08006702 <__retarget_lock_release_recursive>:
 8006702:	4770      	bx	lr

08006704 <__swhatbuf_r>:
 8006704:	b570      	push	{r4, r5, r6, lr}
 8006706:	460e      	mov	r6, r1
 8006708:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800670c:	2900      	cmp	r1, #0
 800670e:	b096      	sub	sp, #88	; 0x58
 8006710:	4614      	mov	r4, r2
 8006712:	461d      	mov	r5, r3
 8006714:	da07      	bge.n	8006726 <__swhatbuf_r+0x22>
 8006716:	2300      	movs	r3, #0
 8006718:	602b      	str	r3, [r5, #0]
 800671a:	89b3      	ldrh	r3, [r6, #12]
 800671c:	061a      	lsls	r2, r3, #24
 800671e:	d410      	bmi.n	8006742 <__swhatbuf_r+0x3e>
 8006720:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006724:	e00e      	b.n	8006744 <__swhatbuf_r+0x40>
 8006726:	466a      	mov	r2, sp
 8006728:	f000 f954 	bl	80069d4 <_fstat_r>
 800672c:	2800      	cmp	r0, #0
 800672e:	dbf2      	blt.n	8006716 <__swhatbuf_r+0x12>
 8006730:	9a01      	ldr	r2, [sp, #4]
 8006732:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006736:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800673a:	425a      	negs	r2, r3
 800673c:	415a      	adcs	r2, r3
 800673e:	602a      	str	r2, [r5, #0]
 8006740:	e7ee      	b.n	8006720 <__swhatbuf_r+0x1c>
 8006742:	2340      	movs	r3, #64	; 0x40
 8006744:	2000      	movs	r0, #0
 8006746:	6023      	str	r3, [r4, #0]
 8006748:	b016      	add	sp, #88	; 0x58
 800674a:	bd70      	pop	{r4, r5, r6, pc}

0800674c <__smakebuf_r>:
 800674c:	898b      	ldrh	r3, [r1, #12]
 800674e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006750:	079d      	lsls	r5, r3, #30
 8006752:	4606      	mov	r6, r0
 8006754:	460c      	mov	r4, r1
 8006756:	d507      	bpl.n	8006768 <__smakebuf_r+0x1c>
 8006758:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800675c:	6023      	str	r3, [r4, #0]
 800675e:	6123      	str	r3, [r4, #16]
 8006760:	2301      	movs	r3, #1
 8006762:	6163      	str	r3, [r4, #20]
 8006764:	b002      	add	sp, #8
 8006766:	bd70      	pop	{r4, r5, r6, pc}
 8006768:	ab01      	add	r3, sp, #4
 800676a:	466a      	mov	r2, sp
 800676c:	f7ff ffca 	bl	8006704 <__swhatbuf_r>
 8006770:	9900      	ldr	r1, [sp, #0]
 8006772:	4605      	mov	r5, r0
 8006774:	4630      	mov	r0, r6
 8006776:	f7ff f88f 	bl	8005898 <_malloc_r>
 800677a:	b948      	cbnz	r0, 8006790 <__smakebuf_r+0x44>
 800677c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006780:	059a      	lsls	r2, r3, #22
 8006782:	d4ef      	bmi.n	8006764 <__smakebuf_r+0x18>
 8006784:	f023 0303 	bic.w	r3, r3, #3
 8006788:	f043 0302 	orr.w	r3, r3, #2
 800678c:	81a3      	strh	r3, [r4, #12]
 800678e:	e7e3      	b.n	8006758 <__smakebuf_r+0xc>
 8006790:	4b0d      	ldr	r3, [pc, #52]	; (80067c8 <__smakebuf_r+0x7c>)
 8006792:	62b3      	str	r3, [r6, #40]	; 0x28
 8006794:	89a3      	ldrh	r3, [r4, #12]
 8006796:	6020      	str	r0, [r4, #0]
 8006798:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800679c:	81a3      	strh	r3, [r4, #12]
 800679e:	9b00      	ldr	r3, [sp, #0]
 80067a0:	6163      	str	r3, [r4, #20]
 80067a2:	9b01      	ldr	r3, [sp, #4]
 80067a4:	6120      	str	r0, [r4, #16]
 80067a6:	b15b      	cbz	r3, 80067c0 <__smakebuf_r+0x74>
 80067a8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80067ac:	4630      	mov	r0, r6
 80067ae:	f000 f923 	bl	80069f8 <_isatty_r>
 80067b2:	b128      	cbz	r0, 80067c0 <__smakebuf_r+0x74>
 80067b4:	89a3      	ldrh	r3, [r4, #12]
 80067b6:	f023 0303 	bic.w	r3, r3, #3
 80067ba:	f043 0301 	orr.w	r3, r3, #1
 80067be:	81a3      	strh	r3, [r4, #12]
 80067c0:	89a0      	ldrh	r0, [r4, #12]
 80067c2:	4305      	orrs	r5, r0
 80067c4:	81a5      	strh	r5, [r4, #12]
 80067c6:	e7cd      	b.n	8006764 <__smakebuf_r+0x18>
 80067c8:	0800655d 	.word	0x0800655d

080067cc <memcpy>:
 80067cc:	440a      	add	r2, r1
 80067ce:	4291      	cmp	r1, r2
 80067d0:	f100 33ff 	add.w	r3, r0, #4294967295
 80067d4:	d100      	bne.n	80067d8 <memcpy+0xc>
 80067d6:	4770      	bx	lr
 80067d8:	b510      	push	{r4, lr}
 80067da:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067de:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067e2:	4291      	cmp	r1, r2
 80067e4:	d1f9      	bne.n	80067da <memcpy+0xe>
 80067e6:	bd10      	pop	{r4, pc}

080067e8 <memmove>:
 80067e8:	4288      	cmp	r0, r1
 80067ea:	b510      	push	{r4, lr}
 80067ec:	eb01 0402 	add.w	r4, r1, r2
 80067f0:	d902      	bls.n	80067f8 <memmove+0x10>
 80067f2:	4284      	cmp	r4, r0
 80067f4:	4623      	mov	r3, r4
 80067f6:	d807      	bhi.n	8006808 <memmove+0x20>
 80067f8:	1e43      	subs	r3, r0, #1
 80067fa:	42a1      	cmp	r1, r4
 80067fc:	d008      	beq.n	8006810 <memmove+0x28>
 80067fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006802:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006806:	e7f8      	b.n	80067fa <memmove+0x12>
 8006808:	4402      	add	r2, r0
 800680a:	4601      	mov	r1, r0
 800680c:	428a      	cmp	r2, r1
 800680e:	d100      	bne.n	8006812 <memmove+0x2a>
 8006810:	bd10      	pop	{r4, pc}
 8006812:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006816:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800681a:	e7f7      	b.n	800680c <memmove+0x24>

0800681c <__malloc_lock>:
 800681c:	4801      	ldr	r0, [pc, #4]	; (8006824 <__malloc_lock+0x8>)
 800681e:	f7ff bf6f 	b.w	8006700 <__retarget_lock_acquire_recursive>
 8006822:	bf00      	nop
 8006824:	2000032c 	.word	0x2000032c

08006828 <__malloc_unlock>:
 8006828:	4801      	ldr	r0, [pc, #4]	; (8006830 <__malloc_unlock+0x8>)
 800682a:	f7ff bf6a 	b.w	8006702 <__retarget_lock_release_recursive>
 800682e:	bf00      	nop
 8006830:	2000032c 	.word	0x2000032c

08006834 <_realloc_r>:
 8006834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006836:	4607      	mov	r7, r0
 8006838:	4614      	mov	r4, r2
 800683a:	460e      	mov	r6, r1
 800683c:	b921      	cbnz	r1, 8006848 <_realloc_r+0x14>
 800683e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006842:	4611      	mov	r1, r2
 8006844:	f7ff b828 	b.w	8005898 <_malloc_r>
 8006848:	b922      	cbnz	r2, 8006854 <_realloc_r+0x20>
 800684a:	f7fe ffd5 	bl	80057f8 <_free_r>
 800684e:	4625      	mov	r5, r4
 8006850:	4628      	mov	r0, r5
 8006852:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006854:	f000 f8f2 	bl	8006a3c <_malloc_usable_size_r>
 8006858:	42a0      	cmp	r0, r4
 800685a:	d20f      	bcs.n	800687c <_realloc_r+0x48>
 800685c:	4621      	mov	r1, r4
 800685e:	4638      	mov	r0, r7
 8006860:	f7ff f81a 	bl	8005898 <_malloc_r>
 8006864:	4605      	mov	r5, r0
 8006866:	2800      	cmp	r0, #0
 8006868:	d0f2      	beq.n	8006850 <_realloc_r+0x1c>
 800686a:	4631      	mov	r1, r6
 800686c:	4622      	mov	r2, r4
 800686e:	f7ff ffad 	bl	80067cc <memcpy>
 8006872:	4631      	mov	r1, r6
 8006874:	4638      	mov	r0, r7
 8006876:	f7fe ffbf 	bl	80057f8 <_free_r>
 800687a:	e7e9      	b.n	8006850 <_realloc_r+0x1c>
 800687c:	4635      	mov	r5, r6
 800687e:	e7e7      	b.n	8006850 <_realloc_r+0x1c>

08006880 <_raise_r>:
 8006880:	291f      	cmp	r1, #31
 8006882:	b538      	push	{r3, r4, r5, lr}
 8006884:	4604      	mov	r4, r0
 8006886:	460d      	mov	r5, r1
 8006888:	d904      	bls.n	8006894 <_raise_r+0x14>
 800688a:	2316      	movs	r3, #22
 800688c:	6003      	str	r3, [r0, #0]
 800688e:	f04f 30ff 	mov.w	r0, #4294967295
 8006892:	bd38      	pop	{r3, r4, r5, pc}
 8006894:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006896:	b112      	cbz	r2, 800689e <_raise_r+0x1e>
 8006898:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800689c:	b94b      	cbnz	r3, 80068b2 <_raise_r+0x32>
 800689e:	4620      	mov	r0, r4
 80068a0:	f000 f830 	bl	8006904 <_getpid_r>
 80068a4:	462a      	mov	r2, r5
 80068a6:	4601      	mov	r1, r0
 80068a8:	4620      	mov	r0, r4
 80068aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80068ae:	f000 b817 	b.w	80068e0 <_kill_r>
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d00a      	beq.n	80068cc <_raise_r+0x4c>
 80068b6:	1c59      	adds	r1, r3, #1
 80068b8:	d103      	bne.n	80068c2 <_raise_r+0x42>
 80068ba:	2316      	movs	r3, #22
 80068bc:	6003      	str	r3, [r0, #0]
 80068be:	2001      	movs	r0, #1
 80068c0:	e7e7      	b.n	8006892 <_raise_r+0x12>
 80068c2:	2400      	movs	r4, #0
 80068c4:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80068c8:	4628      	mov	r0, r5
 80068ca:	4798      	blx	r3
 80068cc:	2000      	movs	r0, #0
 80068ce:	e7e0      	b.n	8006892 <_raise_r+0x12>

080068d0 <raise>:
 80068d0:	4b02      	ldr	r3, [pc, #8]	; (80068dc <raise+0xc>)
 80068d2:	4601      	mov	r1, r0
 80068d4:	6818      	ldr	r0, [r3, #0]
 80068d6:	f7ff bfd3 	b.w	8006880 <_raise_r>
 80068da:	bf00      	nop
 80068dc:	20000048 	.word	0x20000048

080068e0 <_kill_r>:
 80068e0:	b538      	push	{r3, r4, r5, lr}
 80068e2:	4d07      	ldr	r5, [pc, #28]	; (8006900 <_kill_r+0x20>)
 80068e4:	2300      	movs	r3, #0
 80068e6:	4604      	mov	r4, r0
 80068e8:	4608      	mov	r0, r1
 80068ea:	4611      	mov	r1, r2
 80068ec:	602b      	str	r3, [r5, #0]
 80068ee:	f7fb fa3f 	bl	8001d70 <_kill>
 80068f2:	1c43      	adds	r3, r0, #1
 80068f4:	d102      	bne.n	80068fc <_kill_r+0x1c>
 80068f6:	682b      	ldr	r3, [r5, #0]
 80068f8:	b103      	cbz	r3, 80068fc <_kill_r+0x1c>
 80068fa:	6023      	str	r3, [r4, #0]
 80068fc:	bd38      	pop	{r3, r4, r5, pc}
 80068fe:	bf00      	nop
 8006900:	20000324 	.word	0x20000324

08006904 <_getpid_r>:
 8006904:	f7fb ba2c 	b.w	8001d60 <_getpid>

08006908 <__sread>:
 8006908:	b510      	push	{r4, lr}
 800690a:	460c      	mov	r4, r1
 800690c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006910:	f000 f89c 	bl	8006a4c <_read_r>
 8006914:	2800      	cmp	r0, #0
 8006916:	bfab      	itete	ge
 8006918:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800691a:	89a3      	ldrhlt	r3, [r4, #12]
 800691c:	181b      	addge	r3, r3, r0
 800691e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006922:	bfac      	ite	ge
 8006924:	6563      	strge	r3, [r4, #84]	; 0x54
 8006926:	81a3      	strhlt	r3, [r4, #12]
 8006928:	bd10      	pop	{r4, pc}

0800692a <__swrite>:
 800692a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800692e:	461f      	mov	r7, r3
 8006930:	898b      	ldrh	r3, [r1, #12]
 8006932:	05db      	lsls	r3, r3, #23
 8006934:	4605      	mov	r5, r0
 8006936:	460c      	mov	r4, r1
 8006938:	4616      	mov	r6, r2
 800693a:	d505      	bpl.n	8006948 <__swrite+0x1e>
 800693c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006940:	2302      	movs	r3, #2
 8006942:	2200      	movs	r2, #0
 8006944:	f000 f868 	bl	8006a18 <_lseek_r>
 8006948:	89a3      	ldrh	r3, [r4, #12]
 800694a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800694e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006952:	81a3      	strh	r3, [r4, #12]
 8006954:	4632      	mov	r2, r6
 8006956:	463b      	mov	r3, r7
 8006958:	4628      	mov	r0, r5
 800695a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800695e:	f000 b817 	b.w	8006990 <_write_r>

08006962 <__sseek>:
 8006962:	b510      	push	{r4, lr}
 8006964:	460c      	mov	r4, r1
 8006966:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800696a:	f000 f855 	bl	8006a18 <_lseek_r>
 800696e:	1c43      	adds	r3, r0, #1
 8006970:	89a3      	ldrh	r3, [r4, #12]
 8006972:	bf15      	itete	ne
 8006974:	6560      	strne	r0, [r4, #84]	; 0x54
 8006976:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800697a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800697e:	81a3      	strheq	r3, [r4, #12]
 8006980:	bf18      	it	ne
 8006982:	81a3      	strhne	r3, [r4, #12]
 8006984:	bd10      	pop	{r4, pc}

08006986 <__sclose>:
 8006986:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800698a:	f000 b813 	b.w	80069b4 <_close_r>
	...

08006990 <_write_r>:
 8006990:	b538      	push	{r3, r4, r5, lr}
 8006992:	4d07      	ldr	r5, [pc, #28]	; (80069b0 <_write_r+0x20>)
 8006994:	4604      	mov	r4, r0
 8006996:	4608      	mov	r0, r1
 8006998:	4611      	mov	r1, r2
 800699a:	2200      	movs	r2, #0
 800699c:	602a      	str	r2, [r5, #0]
 800699e:	461a      	mov	r2, r3
 80069a0:	f7fb fa1d 	bl	8001dde <_write>
 80069a4:	1c43      	adds	r3, r0, #1
 80069a6:	d102      	bne.n	80069ae <_write_r+0x1e>
 80069a8:	682b      	ldr	r3, [r5, #0]
 80069aa:	b103      	cbz	r3, 80069ae <_write_r+0x1e>
 80069ac:	6023      	str	r3, [r4, #0]
 80069ae:	bd38      	pop	{r3, r4, r5, pc}
 80069b0:	20000324 	.word	0x20000324

080069b4 <_close_r>:
 80069b4:	b538      	push	{r3, r4, r5, lr}
 80069b6:	4d06      	ldr	r5, [pc, #24]	; (80069d0 <_close_r+0x1c>)
 80069b8:	2300      	movs	r3, #0
 80069ba:	4604      	mov	r4, r0
 80069bc:	4608      	mov	r0, r1
 80069be:	602b      	str	r3, [r5, #0]
 80069c0:	f7fb fa29 	bl	8001e16 <_close>
 80069c4:	1c43      	adds	r3, r0, #1
 80069c6:	d102      	bne.n	80069ce <_close_r+0x1a>
 80069c8:	682b      	ldr	r3, [r5, #0]
 80069ca:	b103      	cbz	r3, 80069ce <_close_r+0x1a>
 80069cc:	6023      	str	r3, [r4, #0]
 80069ce:	bd38      	pop	{r3, r4, r5, pc}
 80069d0:	20000324 	.word	0x20000324

080069d4 <_fstat_r>:
 80069d4:	b538      	push	{r3, r4, r5, lr}
 80069d6:	4d07      	ldr	r5, [pc, #28]	; (80069f4 <_fstat_r+0x20>)
 80069d8:	2300      	movs	r3, #0
 80069da:	4604      	mov	r4, r0
 80069dc:	4608      	mov	r0, r1
 80069de:	4611      	mov	r1, r2
 80069e0:	602b      	str	r3, [r5, #0]
 80069e2:	f7fb fa24 	bl	8001e2e <_fstat>
 80069e6:	1c43      	adds	r3, r0, #1
 80069e8:	d102      	bne.n	80069f0 <_fstat_r+0x1c>
 80069ea:	682b      	ldr	r3, [r5, #0]
 80069ec:	b103      	cbz	r3, 80069f0 <_fstat_r+0x1c>
 80069ee:	6023      	str	r3, [r4, #0]
 80069f0:	bd38      	pop	{r3, r4, r5, pc}
 80069f2:	bf00      	nop
 80069f4:	20000324 	.word	0x20000324

080069f8 <_isatty_r>:
 80069f8:	b538      	push	{r3, r4, r5, lr}
 80069fa:	4d06      	ldr	r5, [pc, #24]	; (8006a14 <_isatty_r+0x1c>)
 80069fc:	2300      	movs	r3, #0
 80069fe:	4604      	mov	r4, r0
 8006a00:	4608      	mov	r0, r1
 8006a02:	602b      	str	r3, [r5, #0]
 8006a04:	f7fb fa23 	bl	8001e4e <_isatty>
 8006a08:	1c43      	adds	r3, r0, #1
 8006a0a:	d102      	bne.n	8006a12 <_isatty_r+0x1a>
 8006a0c:	682b      	ldr	r3, [r5, #0]
 8006a0e:	b103      	cbz	r3, 8006a12 <_isatty_r+0x1a>
 8006a10:	6023      	str	r3, [r4, #0]
 8006a12:	bd38      	pop	{r3, r4, r5, pc}
 8006a14:	20000324 	.word	0x20000324

08006a18 <_lseek_r>:
 8006a18:	b538      	push	{r3, r4, r5, lr}
 8006a1a:	4d07      	ldr	r5, [pc, #28]	; (8006a38 <_lseek_r+0x20>)
 8006a1c:	4604      	mov	r4, r0
 8006a1e:	4608      	mov	r0, r1
 8006a20:	4611      	mov	r1, r2
 8006a22:	2200      	movs	r2, #0
 8006a24:	602a      	str	r2, [r5, #0]
 8006a26:	461a      	mov	r2, r3
 8006a28:	f7fb fa1c 	bl	8001e64 <_lseek>
 8006a2c:	1c43      	adds	r3, r0, #1
 8006a2e:	d102      	bne.n	8006a36 <_lseek_r+0x1e>
 8006a30:	682b      	ldr	r3, [r5, #0]
 8006a32:	b103      	cbz	r3, 8006a36 <_lseek_r+0x1e>
 8006a34:	6023      	str	r3, [r4, #0]
 8006a36:	bd38      	pop	{r3, r4, r5, pc}
 8006a38:	20000324 	.word	0x20000324

08006a3c <_malloc_usable_size_r>:
 8006a3c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a40:	1f18      	subs	r0, r3, #4
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	bfbc      	itt	lt
 8006a46:	580b      	ldrlt	r3, [r1, r0]
 8006a48:	18c0      	addlt	r0, r0, r3
 8006a4a:	4770      	bx	lr

08006a4c <_read_r>:
 8006a4c:	b538      	push	{r3, r4, r5, lr}
 8006a4e:	4d07      	ldr	r5, [pc, #28]	; (8006a6c <_read_r+0x20>)
 8006a50:	4604      	mov	r4, r0
 8006a52:	4608      	mov	r0, r1
 8006a54:	4611      	mov	r1, r2
 8006a56:	2200      	movs	r2, #0
 8006a58:	602a      	str	r2, [r5, #0]
 8006a5a:	461a      	mov	r2, r3
 8006a5c:	f7fb f9a2 	bl	8001da4 <_read>
 8006a60:	1c43      	adds	r3, r0, #1
 8006a62:	d102      	bne.n	8006a6a <_read_r+0x1e>
 8006a64:	682b      	ldr	r3, [r5, #0]
 8006a66:	b103      	cbz	r3, 8006a6a <_read_r+0x1e>
 8006a68:	6023      	str	r3, [r4, #0]
 8006a6a:	bd38      	pop	{r3, r4, r5, pc}
 8006a6c:	20000324 	.word	0x20000324

08006a70 <_gettimeofday>:
 8006a70:	4b02      	ldr	r3, [pc, #8]	; (8006a7c <_gettimeofday+0xc>)
 8006a72:	2258      	movs	r2, #88	; 0x58
 8006a74:	601a      	str	r2, [r3, #0]
 8006a76:	f04f 30ff 	mov.w	r0, #4294967295
 8006a7a:	4770      	bx	lr
 8006a7c:	20000324 	.word	0x20000324

08006a80 <_init>:
 8006a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a82:	bf00      	nop
 8006a84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a86:	bc08      	pop	{r3}
 8006a88:	469e      	mov	lr, r3
 8006a8a:	4770      	bx	lr

08006a8c <_fini>:
 8006a8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a8e:	bf00      	nop
 8006a90:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a92:	bc08      	pop	{r3}
 8006a94:	469e      	mov	lr, r3
 8006a96:	4770      	bx	lr
