git clone --depth 1 --no-tags https://github.com/vn218/2d_dwt.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391171664
git clone --depth 1 --no-tags https://github.com/kkqqqqqq/ysyx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391921819
git clone --depth 1 --no-tags https://github.com/chiragchinvar/inmovidu_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388877871
git clone --depth 1 --no-tags https://github.com/HarshVardhanSingh261/DCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387736078
git clone --depth 1 --no-tags https://github.com/saikia-bhargav/DCS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387735305
git clone --depth 1 --no-tags https://github.com/Devilnb/Verilog_clk.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391519234
git clone --depth 1 --no-tags https://github.com/kareefardi/spm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391766949
git clone --depth 1 --no-tags https://github.com/csn3rd/UIUCTFGatekeepingWriteup.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392487361
git clone --depth 1 --no-tags https://github.com/flockeyrocks/binary-to-bcd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392843865
git clone --depth 1 --no-tags https://github.com/Varsha3006/EE2026-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393352787
git clone --depth 1 --no-tags https://github.com/anshuman-ritam/CSF342-processor-implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393054445
git clone --depth 1 --no-tags https://github.com/AbrahamAlidadi/Vivado-FPGA-Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394438754
git clone --depth 1 --no-tags https://github.com/AltTether/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395016729
git clone --depth 1 --no-tags https://github.com/MikaVaananen/BinaryCounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395404913
git clone --depth 1 --no-tags https://github.com/NoncreativeUsername/DFR0520_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395430006
git clone --depth 1 --no-tags https://github.com/ericwang994/cse141l_lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385613475
git clone --depth 1 --no-tags https://github.com/nightlanding/why_ysyx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387169833
git clone --depth 1 --no-tags https://github.com/bobere/bobere-i2c_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387388389
git clone --depth 1 --no-tags https://github.com/MeysamAmirsardari/Mips_Pipelined.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387560923
git clone --depth 1 --no-tags https://github.com/zenith-1st/IEEE-754-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387584435
git clone --depth 1 --no-tags https://github.com/Niveddita/Carry-Bypass-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388417863
git clone --depth 1 --no-tags https://github.com/rahul130500/Digital-Communication-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387746955
git clone --depth 1 --no-tags https://github.com/khcsce/Nexys3FPGAProjects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389444282
git clone --depth 1 --no-tags https://github.com/soy567/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388746178
git clone --depth 1 --no-tags https://github.com/abhishekpatil07/Verilog-Programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389271601
git clone --depth 1 --no-tags https://github.com/JesusAlfred/Practice2-MACHINECODE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390597712
git clone --depth 1 --no-tags https://github.com/myeletech/xc7k325t.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393673665
git clone --depth 1 --no-tags https://github.com/MikeMillard/EEE3096S-Tutorials-Pracs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396484766
git clone --depth 1 --no-tags https://github.com/bharath19-gs/Basys3_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396437537
git clone --depth 1 --no-tags https://github.com/Anvesh98/Brentkung-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396345120
git clone --depth 1 --no-tags https://github.com/fookseng/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389402952
git clone --depth 1 --no-tags https://github.com/prism-pro/myRV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388049552
git clone --depth 1 --no-tags https://github.com/dgucik/Drag-Racing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387916024
git clone --depth 1 --no-tags https://github.com/florinradulescu41/Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385818747
git clone --depth 1 --no-tags https://github.com/kyo24111/Verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386680937
git clone --depth 1 --no-tags https://github.com/ngllandry/VLSIProj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386752375
git clone --depth 1 --no-tags https://github.com/SakthiExplorer/FSM_010_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389325480
git clone --depth 1 --no-tags https://github.com/mjneri/coe111-dump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393706936
git clone --depth 1 --no-tags https://github.com/Tea-intelligent/flashADC_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393369498
git clone --depth 1 --no-tags https://github.com/adam-wills/FPRO_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393215367
git clone --depth 1 --no-tags https://github.com/alanswx/Arcade-Subs_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391739276
git clone --depth 1 --no-tags https://github.com/Andy-Buka/compare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391874928
git clone --depth 1 --no-tags https://github.com/ayoubouali/AES-based-Video-Encryption.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391984241
git clone --depth 1 --no-tags https://github.com/snyder-verilog/parking-lot-occupancy-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392851113
git clone --depth 1 --no-tags https://github.com/flockeyrocks/switches-leds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392843317
git clone --depth 1 --no-tags https://github.com/flockeyrocks/stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392845245
git clone --depth 1 --no-tags https://github.com/flockeyrocks/seven-segment-display-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392844398
git clone --depth 1 --no-tags https://github.com/BenardoTang/EE2026-FPGA-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393869668
git clone --depth 1 --no-tags https://github.com/leru-sama/mcu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393920388
git clone --depth 1 --no-tags https://github.com/singds/riscv-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394774975
git clone --depth 1 --no-tags https://github.com/hunga0922/slm_sim.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394641459
git clone --depth 1 --no-tags https://github.com/linh97abc/verilog-coverage.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394622903
git clone --depth 1 --no-tags https://github.com/ZemelZhao/test_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394262056
git clone --depth 1 --no-tags https://github.com/xwang8998/u8sdiodac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395243624
git clone --depth 1 --no-tags https://github.com/gc-na/rtl_stop_watch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395221731
git clone --depth 1 --no-tags https://github.com/KarimWahid/Verilog-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395404532
git clone --depth 1 --no-tags https://github.com/bala9501/4bit_binary_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395703513
git clone --depth 1 --no-tags https://github.com/pradhi331/brent-kung-adder-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396308618
git clone --depth 1 --no-tags https://github.com/jithendra1798/Assignments.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390595357
git clone --depth 1 --no-tags https://github.com/Mayb11/Digital-lock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390686498
git clone --depth 1 --no-tags https://github.com/primitives-2011/Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391014310
git clone --depth 1 --no-tags https://github.com/praneeth-github/RISC-V---Datapath-and-Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390624829
git clone --depth 1 --no-tags https://github.com/Marlon-Lazo-Coronado/Circuitos_Digitales_2_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392470183
git clone --depth 1 --no-tags https://github.com/tornupnegatives/uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385341198
git clone --depth 1 --no-tags https://github.com/SouravB97/BasicCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386928018
git clone --depth 1 --no-tags https://github.com/tim8557/FPGA__ESP8266__Car__Control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386282132
git clone --depth 1 --no-tags https://github.com/mitulty/NxM_Switch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386266315
git clone --depth 1 --no-tags https://github.com/manishburle/DataEncryptionStandard.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/386688605
git clone --depth 1 --no-tags https://github.com/TanmayD23/Shortest-path-algorithm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387095928
git clone --depth 1 --no-tags https://github.com/pravin-sethi/Digital-Communication-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387204846
git clone --depth 1 --no-tags https://github.com/youhurt/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387408046
git clone --depth 1 --no-tags https://github.com/paggeo/Learning_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387298427
git clone --depth 1 --no-tags https://github.com/aTTiny73/LineFollower-PID-DistanceControl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387367072
git clone --depth 1 --no-tags https://github.com/daksh08/CompOrg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387478711
git clone --depth 1 --no-tags https://github.com/HarshVardhanSingh261/UART_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387828269
git clone --depth 1 --no-tags https://github.com/trasterlabs/CPLD-EPM240-Learning01.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387922380
git clone --depth 1 --no-tags https://github.com/junneng-my/stopwatch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388014996
git clone --depth 1 --no-tags https://github.com/naidutangi7/Brentkung-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394867821
git clone --depth 1 --no-tags https://github.com/paranlee/guarded_unsigned_counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395511344
git clone --depth 1 --no-tags https://github.com/K-Suneel-kumar/Asynchronous-FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395733483
git clone --depth 1 --no-tags https://github.com/nankachiisai/tp_tutorial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395965309
git clone --depth 1 --no-tags https://github.com/J-StrawHat/octal-and-decimal-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/387832046
git clone --depth 1 --no-tags https://github.com/im-world/FIFO-Shift-Register-parametrised.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390418837
git clone --depth 1 --no-tags https://github.com/erdem-simsek/FPGA_Based_Point_of_Sale_Terminal.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/385910264
git clone --depth 1 --no-tags https://github.com/Zylanx/SIT239-Week-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390814643
git clone --depth 1 --no-tags https://github.com/lauravmorenoc/ProyectoDigitalII.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390863355
git clone --depth 1 --no-tags https://github.com/Komalika-minkstas/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390786755
git clone --depth 1 --no-tags https://github.com/surajs15/MIPS-SINGLE-CYCLE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390656144
git clone --depth 1 --no-tags https://github.com/praneeth-github/RISC-V---Datapath.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/390622782
git clone --depth 1 --no-tags https://github.com/andrewchandlerramirez/Mips-Single-Cycle-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392450994
git clone --depth 1 --no-tags https://github.com/apurvaaddula/Traffic-lightcontrol-using-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392569741
git clone --depth 1 --no-tags https://github.com/Juanpa1312/PRBS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392592359
git clone --depth 1 --no-tags https://github.com/gvillanovanm/msc-sohard-pvs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/393447262
git clone --depth 1 --no-tags https://github.com/DenizRumet/UART_Rx_Tx.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391617391
git clone --depth 1 --no-tags https://github.com/IonToncu/Radical-de-ordinul-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/392075858
git clone --depth 1 --no-tags https://github.com/gugaguga24678/vector.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/391123737
git clone --depth 1 --no-tags https://github.com/Mojojojooo/Verilog_Codes.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/394575675
git clone --depth 1 --no-tags https://github.com/Niveddita/Carry-Look-Ahead-Adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388420805
git clone --depth 1 --no-tags https://github.com/Niveddita/8-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/388416694
git clone --depth 1 --no-tags https://github.com/Nagasaigoud/Brent-Kung-16bit-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/389322329
