// Seed: 1626959530
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input uwire id_2,
    output uwire id_3,
    output tri0 id_4,
    input supply0 id_5,
    input tri id_6,
    output tri id_7,
    output supply0 id_8,
    output tri1 id_9,
    input supply0 id_10,
    output tri id_11,
    input tri1 id_12,
    output tri id_13
);
  assign id_13 = id_2;
  logic id_15 = id_5;
endmodule
module module_1 #(
    parameter id_11 = 32'd52,
    parameter id_18 = 32'd31,
    parameter id_3  = 32'd87,
    parameter id_9  = 32'd77
) (
    output supply0 id_0,
    output tri1 id_1,
    output uwire id_2
    , id_13#(
        .id_14(1),
        .id_15(1),
        .id_16(1),
        .id_17(1'b0)
    ),
    input tri _id_3,
    input wand id_4,
    output uwire id_5,
    input tri id_6,
    input wor id_7,
    input supply1 id_8,
    input supply1 _id_9,
    output wire id_10,
    input tri1 _id_11
);
  logic [id_9 : id_3] _id_18;
  ;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_4,
      id_2,
      id_0,
      id_8,
      id_6,
      id_1,
      id_2,
      id_5,
      id_4,
      id_0,
      id_8,
      id_1
  );
  assign modCall_1.id_6 = 0;
  wire [id_18  -  -1 : id_11] id_19;
endmodule
