/*
 * Generated by Bluespec Compiler, version 2023.01-6-g034050db (build 034050db)
 * 
 * On Fri Mar 10 16:21:25 EST 2023
 * 
 */

/* Generation options: */
#ifndef __mkpipelined_h__
#define __mkpipelined_h__

#include "bluesim_types.h"
#include "bs_module.h"
#include "bluesim_primitives.h"
#include "bs_vcd.h"


/* Class declaration for the mkpipelined module */
class MOD_mkpipelined : public Module {
 
 /* Clock handles */
 private:
  tClock __clk_handle_0;
 
 /* Clock gate handles */
 public:
  tUInt8 *clk_gate[0];
 
 /* Instantiation parameters */
 public:
 
 /* Module state */
 public:
  MOD_Reg<tUInt64> INST_commit_id;
  MOD_Fifo<tUWide> INST_d2eQueue;
  MOD_Fifo<tUWide> INST_e2wQueue;
  MOD_Reg<tUInt8> INST_epoch;
  MOD_Fifo<tUWide> INST_f2dQueue;
  MOD_Reg<tUInt64> INST_fresh_id;
  MOD_CReg<tUWide> INST_fromDmem_rv;
  MOD_CReg<tUWide> INST_fromImem_rv;
  MOD_CReg<tUWide> INST_fromMMIO_rv;
  MOD_Reg<tUInt32> INST_lfh;
  MOD_Wire<tUInt32> INST_pc_port_0;
  MOD_Wire<tUInt32> INST_pc_port_1;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_pc_readBeforeLaterWrites_1;
  MOD_Reg<tUInt32> INST_pc_register;
  MOD_Fifo<tUInt64> INST_retired;
  MOD_Reg<tUInt32> INST_rf_0;
  MOD_Reg<tUInt32> INST_rf_1;
  MOD_Reg<tUInt32> INST_rf_10;
  MOD_Reg<tUInt32> INST_rf_11;
  MOD_Reg<tUInt32> INST_rf_12;
  MOD_Reg<tUInt32> INST_rf_13;
  MOD_Reg<tUInt32> INST_rf_14;
  MOD_Reg<tUInt32> INST_rf_15;
  MOD_Reg<tUInt32> INST_rf_16;
  MOD_Reg<tUInt32> INST_rf_17;
  MOD_Reg<tUInt32> INST_rf_18;
  MOD_Reg<tUInt32> INST_rf_19;
  MOD_Reg<tUInt32> INST_rf_2;
  MOD_Reg<tUInt32> INST_rf_20;
  MOD_Reg<tUInt32> INST_rf_21;
  MOD_Reg<tUInt32> INST_rf_22;
  MOD_Reg<tUInt32> INST_rf_23;
  MOD_Reg<tUInt32> INST_rf_24;
  MOD_Reg<tUInt32> INST_rf_25;
  MOD_Reg<tUInt32> INST_rf_26;
  MOD_Reg<tUInt32> INST_rf_27;
  MOD_Reg<tUInt32> INST_rf_28;
  MOD_Reg<tUInt32> INST_rf_29;
  MOD_Reg<tUInt32> INST_rf_3;
  MOD_Reg<tUInt32> INST_rf_30;
  MOD_Reg<tUInt32> INST_rf_31;
  MOD_Reg<tUInt32> INST_rf_4;
  MOD_Reg<tUInt32> INST_rf_5;
  MOD_Reg<tUInt32> INST_rf_6;
  MOD_Reg<tUInt32> INST_rf_7;
  MOD_Reg<tUInt32> INST_rf_8;
  MOD_Reg<tUInt32> INST_rf_9;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_0_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_0_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_0_register;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_10_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_10_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_10_register;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_11_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_11_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_11_register;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_12_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_12_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_12_register;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_13_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_13_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_13_register;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_14_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_14_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_14_register;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_15_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_15_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_15_register;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_16_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_16_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_16_register;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_17_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_17_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_17_register;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_18_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_18_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_18_register;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_19_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_19_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_19_register;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_1_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_1_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_1_register;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_20_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_20_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_20_register;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_21_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_21_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_21_register;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_22_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_22_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_22_register;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_23_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_23_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_23_register;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_24_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_24_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_24_register;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_25_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_25_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_25_register;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_26_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_26_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_26_register;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_27_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_27_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_27_register;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_28_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_28_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_28_register;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_29_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_29_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_29_register;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_2_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_2_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_2_register;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_30_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_30_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_30_register;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_31_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_31_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_31_register;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_3_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_3_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_3_register;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_4_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_4_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_4_register;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_5_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_5_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_5_register;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_6_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_6_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_6_register;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_7_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_7_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_7_register;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_8_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_8_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_8_register;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_0;
  MOD_Wire<tUInt8> INST_scoreboard_9_port_1;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_0;
  MOD_Reg<tUInt8> INST_scoreboard_9_readBeforeLaterWrites_1;
  MOD_Reg<tUInt8> INST_scoreboard_9_register;
  MOD_Fifo<tUInt64> INST_squashed;
  MOD_Reg<tUInt8> INST_starting;
  MOD_CReg<tUWide> INST_toDmem_rv;
  MOD_CReg<tUWide> INST_toImem_rv;
  MOD_CReg<tUWide> INST_toMMIO_rv;
 
 /* Constructor */
 public:
  MOD_mkpipelined(tSimStateHdl simHdl, char const *name, Module *parent);
 
 /* Symbol init methods */
 private:
  void init_symbols_0();
 
 /* Reset signal definitions */
 private:
  tUInt8 PORT_RST_N;
 
 /* Port definitions */
 public:
  tUWide PORT_getIResp_a;
  tUWide PORT_getDResp_a;
  tUWide PORT_getMMIOResp_a;
  tUWide PORT_getIReq;
  tUWide PORT_getDReq;
  tUWide PORT_getMMIOReq;
 
 /* Publicly accessible definitions */
 public:
  tUWide DEF_toMMIO_rv_port1__read____d1142;
  tUWide DEF_toDmem_rv_port1__read____d1138;
  tUWide DEF_toImem_rv_port1__read____d1134;
  tUInt8 DEF_rd_idx__h23001;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d427;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d420;
  tUInt8 DEF_SEL_ARR_IF_scoreboard_0_readBeforeLaterWrites__ETC___d423;
  tUInt8 DEF_def__h43909;
  tUInt8 DEF_def__h43863;
  tUInt8 DEF_def__h43817;
  tUInt8 DEF_def__h43771;
  tUInt8 DEF_def__h43725;
  tUInt8 DEF_def__h43679;
  tUInt8 DEF_def__h43633;
  tUInt8 DEF_def__h43587;
  tUInt8 DEF_def__h43541;
  tUInt8 DEF_def__h43495;
  tUInt8 DEF_def__h43449;
  tUInt8 DEF_def__h43403;
  tUInt8 DEF_def__h43357;
  tUInt8 DEF_def__h43311;
  tUInt8 DEF_def__h43265;
  tUInt8 DEF_def__h43219;
  tUInt8 DEF_def__h43173;
  tUInt8 DEF_def__h43127;
  tUInt8 DEF_def__h43081;
  tUInt8 DEF_def__h43035;
  tUInt8 DEF_def__h42989;
  tUInt8 DEF_def__h42943;
  tUInt8 DEF_def__h42897;
  tUInt8 DEF_def__h42851;
  tUInt8 DEF_def__h42805;
  tUInt8 DEF_def__h42759;
  tUInt8 DEF_def__h42713;
  tUInt8 DEF_def__h42667;
  tUInt8 DEF_def__h42621;
  tUInt8 DEF_def__h42575;
  tUInt8 DEF_def__h42529;
  tUInt8 DEF_rs1_idx__h22999;
  tUInt8 DEF_rs2_idx__h23000;
  tUWide DEF_d2eQueue_first____d706;
  tUWide DEF_e2wQueue_first____d893;
  tUWide DEF_fromMMIO_rv_port1__read____d904;
  tUWide DEF_fromMMIO_rv_port0__read____d1144;
  tUWide DEF_toMMIO_rv_port0__read____d761;
  tUWide DEF_fromDmem_rv_port1__read____d906;
  tUWide DEF_fromDmem_rv_port0__read____d1140;
  tUWide DEF_toDmem_rv_port0__read____d764;
  tUWide DEF_fromImem_rv_port1__read____d255;
  tUWide DEF_fromImem_rv_port0__read____d1136;
  tUWide DEF_toImem_rv_port0__read____d235;
  tUInt8 DEF_def__h42483;
  tUInt8 DEF_starting__h21524;
  tUInt8 DEF_y__h36009;
  tUInt32 DEF_rv1__h36013;
  tUInt32 DEF_d2eQueue_first__06_BITS_111_TO_80_14_PLUS_IF_d_ETC___d754;
  tUInt32 DEF_d2eQueue_first__06_BITS_111_TO_80_14_PLUS_IF_d_ETC___d755;
  tUInt32 DEF_x__h36221;
  tUInt8 DEF_rd_idx__h39751;
  tUInt8 DEF_e2wQueue_first__93_BITS_126_TO_124___d916;
  tUInt8 DEF_d2eQueue_first__06_BIT_212___d715;
  tUInt8 DEF_d2eQueue_first__06_BIT_208___d730;
  tUInt8 DEF_d2eQueue_first__06_BIT_183___d709;
  tUInt8 DEF_x__h36008;
  tUInt8 DEF_e2wQueue_first__93_BIT_121___d902;
  tUInt8 DEF_e2wQueue_first__93_BIT_85___d912;
  tUInt8 DEF_e2wQueue_first__93_BIT_55___d897;
  tUInt8 DEF_e2wQueue_first__93_BIT_0___d894;
  tUInt8 DEF_IF_scoreboard_0_readBeforeLaterWrites_0_read___ETC___d262;
  tUInt8 DEF_IF_scoreboard_1_readBeforeLaterWrites_0_read___ETC___d267;
  tUInt8 DEF_IF_scoreboard_2_readBeforeLaterWrites_0_read___ETC___d272;
  tUInt8 DEF_IF_scoreboard_3_readBeforeLaterWrites_0_read___ETC___d277;
  tUInt8 DEF_IF_scoreboard_4_readBeforeLaterWrites_0_read___ETC___d282;
  tUInt8 DEF_IF_scoreboard_5_readBeforeLaterWrites_0_read___ETC___d287;
  tUInt8 DEF_IF_scoreboard_6_readBeforeLaterWrites_0_read___ETC___d292;
  tUInt8 DEF_IF_scoreboard_7_readBeforeLaterWrites_0_read___ETC___d297;
  tUInt8 DEF_IF_scoreboard_8_readBeforeLaterWrites_0_read___ETC___d302;
  tUInt8 DEF_IF_scoreboard_9_readBeforeLaterWrites_0_read___ETC___d307;
  tUInt8 DEF_IF_scoreboard_10_readBeforeLaterWrites_0_read__ETC___d312;
  tUInt8 DEF_IF_scoreboard_11_readBeforeLaterWrites_0_read__ETC___d317;
  tUInt8 DEF_IF_scoreboard_12_readBeforeLaterWrites_0_read__ETC___d322;
  tUInt8 DEF_IF_scoreboard_13_readBeforeLaterWrites_0_read__ETC___d327;
  tUInt8 DEF_IF_scoreboard_14_readBeforeLaterWrites_0_read__ETC___d332;
  tUInt8 DEF_IF_scoreboard_15_readBeforeLaterWrites_0_read__ETC___d337;
  tUInt8 DEF_IF_scoreboard_16_readBeforeLaterWrites_0_read__ETC___d342;
  tUInt8 DEF_IF_scoreboard_17_readBeforeLaterWrites_0_read__ETC___d347;
  tUInt8 DEF_IF_scoreboard_18_readBeforeLaterWrites_0_read__ETC___d352;
  tUInt8 DEF_IF_scoreboard_19_readBeforeLaterWrites_0_read__ETC___d357;
  tUInt8 DEF_IF_scoreboard_20_readBeforeLaterWrites_0_read__ETC___d362;
  tUInt8 DEF_IF_scoreboard_21_readBeforeLaterWrites_0_read__ETC___d367;
  tUInt8 DEF_IF_scoreboard_22_readBeforeLaterWrites_0_read__ETC___d372;
  tUInt8 DEF_IF_scoreboard_23_readBeforeLaterWrites_0_read__ETC___d377;
  tUInt8 DEF_IF_scoreboard_24_readBeforeLaterWrites_0_read__ETC___d382;
  tUInt8 DEF_IF_scoreboard_25_readBeforeLaterWrites_0_read__ETC___d387;
  tUInt8 DEF_IF_scoreboard_26_readBeforeLaterWrites_0_read__ETC___d392;
  tUInt8 DEF_IF_scoreboard_27_readBeforeLaterWrites_0_read__ETC___d397;
  tUInt8 DEF_IF_scoreboard_28_readBeforeLaterWrites_0_read__ETC___d402;
  tUInt8 DEF_IF_scoreboard_29_readBeforeLaterWrites_0_read__ETC___d407;
  tUInt8 DEF_IF_scoreboard_30_readBeforeLaterWrites_0_read__ETC___d412;
  tUInt8 DEF_IF_scoreboard_31_readBeforeLaterWrites_0_read__ETC___d417;
  tUInt32 DEF_imm__h36016;
  tUInt8 DEF_IF_d2eQueue_first__06_BIT_212_15_THEN_d2eQueue_ETC___d717;
  tUInt8 DEF_d2eQueue_first__06_BIT_112_07_EQ_epoch_51___d708;
  tUInt8 DEF_e2wQueue_first__93_BITS_60_TO_56_14_EQ_0___d915;
  tUInt8 DEF_e2wQueue_first__93_BITS_53_TO_52_98_EQ_0b0___d899;
  tUInt8 DEF_d2eQueue_first__06_BITS_181_TO_180_10_EQ_0b0___d711;
  tUInt8 DEF_d2eQueue_first__06_BIT_183_09_OR_NOT_d2eQueue__ETC___d713;
  tUInt32 DEF_x__h36502;
  tUInt32 DEF_x__h36339;
  tUInt32 DEF_x__h36269;
 
 /* Local definitions */
 private:
  tUInt32 DEF_TASK_fopen___d233;
  tUInt32 DEF_signed_0___d244;
  tUWide DEF_f2dQueue_first____d435;
  tUInt32 DEF_def__h38539;
  tUInt32 DEF_x_wget__h1440;
  tUInt32 DEF_lfh___d234;
  tUInt8 DEF_x_wget__h20613;
  tUInt8 DEF_x_wget__h20116;
  tUInt8 DEF_x_wget__h19619;
  tUInt8 DEF_x_wget__h19122;
  tUInt8 DEF_x_wget__h18625;
  tUInt8 DEF_x_wget__h18128;
  tUInt8 DEF_x_wget__h17631;
  tUInt8 DEF_x_wget__h17134;
  tUInt8 DEF_x_wget__h16637;
  tUInt8 DEF_x_wget__h16140;
  tUInt8 DEF_x_wget__h15643;
  tUInt8 DEF_x_wget__h15146;
  tUInt8 DEF_x_wget__h14649;
  tUInt8 DEF_x_wget__h14152;
  tUInt8 DEF_x_wget__h13655;
  tUInt8 DEF_x_wget__h13158;
  tUInt8 DEF_x_wget__h12661;
  tUInt8 DEF_x_wget__h12164;
  tUInt8 DEF_x_wget__h11667;
  tUInt8 DEF_x_wget__h11170;
  tUInt8 DEF_x_wget__h10673;
  tUInt8 DEF_x_wget__h10176;
  tUInt8 DEF_x_wget__h9679;
  tUInt8 DEF_x_wget__h9182;
  tUInt8 DEF_x_wget__h8685;
  tUInt8 DEF_x_wget__h8188;
  tUInt8 DEF_x_wget__h7691;
  tUInt8 DEF_x_wget__h7194;
  tUInt8 DEF_x_wget__h6697;
  tUInt8 DEF_x_wget__h6200;
  tUInt8 DEF_x_wget__h5703;
  tUInt8 DEF_x_wget__h5203;
  tUWide DEF_f2dQueue_first__35_BITS_112_TO_48___d564;
  tUInt32 DEF_def__h1755;
  tUInt8 DEF_def__h20918;
  tUInt8 DEF_def__h20421;
  tUInt8 DEF_def__h19924;
  tUInt8 DEF_def__h19427;
  tUInt8 DEF_def__h18930;
  tUInt8 DEF_def__h18433;
  tUInt8 DEF_def__h17936;
  tUInt8 DEF_def__h17439;
  tUInt8 DEF_def__h16942;
  tUInt8 DEF_def__h16445;
  tUInt8 DEF_def__h15948;
  tUInt8 DEF_def__h15451;
  tUInt8 DEF_def__h14954;
  tUInt8 DEF_def__h14457;
  tUInt8 DEF_def__h13960;
  tUInt8 DEF_def__h13463;
  tUInt8 DEF_def__h12966;
  tUInt8 DEF_def__h12469;
  tUInt8 DEF_def__h11972;
  tUInt8 DEF_def__h11475;
  tUInt8 DEF_def__h10978;
  tUInt8 DEF_def__h10481;
  tUInt8 DEF_def__h9984;
  tUInt8 DEF_def__h9487;
  tUInt8 DEF_def__h8990;
  tUInt8 DEF_def__h8493;
  tUInt8 DEF_def__h7996;
  tUInt8 DEF_def__h7499;
  tUInt8 DEF_def__h7002;
  tUInt8 DEF_def__h6505;
  tUInt8 DEF_def__h6008;
  tUInt8 DEF_def__h5511;
  tUWide DEF_IF_fromImem_rv_port1__read__55_BITS_6_TO_0_40__ETC___d604;
  tUWide DEF_IF_fromImem_rv_port1__read__55_BITS_19_TO_15_1_ETC___d603;
  tUWide DEF_NOT_d2eQueue_first__06_BIT_183_09_75_AND_d2eQu_ETC___d837;
  tUWide DEF_d2eQueue_first__06_BITS_216_TO_177_35_CONCAT_d_ETC___d836;
  tUWide DEF_pc_register_CONCAT_IF_pc_readBeforeLaterWrites_ETC___d253;
  tUWide DEF__16_CONCAT_pc_register_CONCAT_0___d249;
  tUWide DEF__1_CONCAT_IF_d2eQueue_first__06_BIT_182_91_THEN_ETC___d851;
  tUWide DEF__1_CONCAT_getMMIOResp_a___d1143;
  tUWide DEF__1_CONCAT_getDResp_a___d1139;
  tUWide DEF__1_CONCAT_getIResp_a___d1135;
  tUWide DEF__0_CONCAT_DONTCARE___d439;
 
 /* Rules */
 public:
  void RL_pc_canonicalize();
  void RL_scoreboard_0_canonicalize();
  void RL_scoreboard_1_canonicalize();
  void RL_scoreboard_2_canonicalize();
  void RL_scoreboard_3_canonicalize();
  void RL_scoreboard_4_canonicalize();
  void RL_scoreboard_5_canonicalize();
  void RL_scoreboard_6_canonicalize();
  void RL_scoreboard_7_canonicalize();
  void RL_scoreboard_8_canonicalize();
  void RL_scoreboard_9_canonicalize();
  void RL_scoreboard_10_canonicalize();
  void RL_scoreboard_11_canonicalize();
  void RL_scoreboard_12_canonicalize();
  void RL_scoreboard_13_canonicalize();
  void RL_scoreboard_14_canonicalize();
  void RL_scoreboard_15_canonicalize();
  void RL_scoreboard_16_canonicalize();
  void RL_scoreboard_17_canonicalize();
  void RL_scoreboard_18_canonicalize();
  void RL_scoreboard_19_canonicalize();
  void RL_scoreboard_20_canonicalize();
  void RL_scoreboard_21_canonicalize();
  void RL_scoreboard_22_canonicalize();
  void RL_scoreboard_23_canonicalize();
  void RL_scoreboard_24_canonicalize();
  void RL_scoreboard_25_canonicalize();
  void RL_scoreboard_26_canonicalize();
  void RL_scoreboard_27_canonicalize();
  void RL_scoreboard_28_canonicalize();
  void RL_scoreboard_29_canonicalize();
  void RL_scoreboard_30_canonicalize();
  void RL_scoreboard_31_canonicalize();
  void RL_do_tic_logging();
  void RL_fetch();
  void RL_decode();
  void RL_execute();
  void RL_writeback();
  void RL_administrative_konata_commit();
  void RL_administrative_konata_flush();
 
 /* Methods */
 public:
  tUWide METH_getIReq();
  tUInt8 METH_RDY_getIReq();
  void METH_getIResp(tUWide ARG_getIResp_a);
  tUInt8 METH_RDY_getIResp();
  tUWide METH_getDReq();
  tUInt8 METH_RDY_getDReq();
  void METH_getDResp(tUWide ARG_getDResp_a);
  tUInt8 METH_RDY_getDResp();
  tUWide METH_getMMIOReq();
  tUInt8 METH_RDY_getMMIOReq();
  void METH_getMMIOResp(tUWide ARG_getMMIOResp_a);
  tUInt8 METH_RDY_getMMIOResp();
 
 /* Reset routines */
 public:
  void reset_RST_N(tUInt8 ARG_rst_in);
 
 /* Static handles to reset routines */
 public:
 
 /* Pointers to reset fns in parent module for asserting output resets */
 private:
 
 /* Functions for the parent module to register its reset fns */
 public:
 
 /* Functions to set the elaborated clock id */
 public:
  void set_clk_0(char const *s);
 
 /* State dumping routine */
 public:
  void dump_state(unsigned int indent);
 
 /* VCD dumping routines */
 public:
  unsigned int dump_VCD_defs(unsigned int levels);
  void dump_VCD(tVCDDumpType dt, unsigned int levels, MOD_mkpipelined &backing);
  void vcd_defs(tVCDDumpType dt, MOD_mkpipelined &backing);
  void vcd_prims(tVCDDumpType dt, MOD_mkpipelined &backing);
};

#endif /* ifndef __mkpipelined_h__ */
