{
  "design": {
    "design_info": {
      "boundary_crc": "0xE882F681130370ED",
      "device": "xc7z020clg400-1",
      "name": "axi_vp",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2020.1"
    },
    "design_tree": {
      "axi_vip_0": ""
    },
    "interface_ports": {
      "M_AXI_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "memory_map_ref": "M_AXI_0",
        "parameters": {
          "DATA_WIDTH": {
            "value": "32"
          },
          "PROTOCOL": {
            "value": "AXI4"
          },
          "ADDR_WIDTH": {
            "value": "32"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "2"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "2"
          }
        }
      }
    },
    "ports": {
      "aclk_0": {
        "type": "clk",
        "direction": "I"
      }
    },
    "components": {
      "axi_vip_0": {
        "vlnv": "xilinx.com:ip:axi_vip:1.1",
        "xci_name": "axi_vp_axi_vip_0_0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "12"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "HAS_ARESETN": {
            "value": "0"
          },
          "HAS_BRESP": {
            "value": "1"
          },
          "HAS_PROT": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1"
          },
          "HAS_WSTRB": {
            "value": "0"
          },
          "INTERFACE_MODE": {
            "value": "MASTER"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE"
          }
        },
        "addressing": {
          "address_spaces": {
            "Master_AXI": {
              "range": "4K",
              "width": "12"
            }
          },
          "interface_ports": {
            "M_AXI": {
              "mode": "Master",
              "address_space_ref": "Master_AXI",
              "base_address": {
                "minimum": "0x00000000",
                "maximum": "0x00000FFF"
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "axi_vip_0_M_AXI": {
        "interface_ports": [
          "M_AXI_0",
          "axi_vip_0/M_AXI"
        ]
      }
    },
    "nets": {
      "aclk_0_1": {
        "ports": [
          "aclk_0",
          "axi_vip_0/aclk"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "M_AXI_0": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "16",
                "usage": "register"
              }
            }
          }
        }
      },
      "/axi_vip_0": {
        "address_spaces": {
          "Master_AXI": {
            "range": "4K",
            "width": "12",
            "segments": {
              "SEG_M_AXI_0_Reg": {
                "address_block": "/M_AXI_0/Reg",
                "offset": "0x000",
                "range": "4K"
              }
            }
          }
        }
      }
    }
  }
}