[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ParamBitSelect/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<143> s<142> l<1:1> el<1:0>
n<module> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:12>
n<> u<4> t<Port> p<5> l<1:13> el<1:13>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:12> el<1:14>
n<> u<6> t<Module_nonansi_header> p<8> c<2> s<7> l<1:1> el<1:15>
n<> u<7> t<ENDMODULE> p<8> l<3:1> el<3:10>
n<> u<8> t<Module_declaration> p<9> c<6> l<1:1> el<3:10>
n<> u<9> t<Description> p<142> c<8> s<141> l<1:1> el<3:10>
n<module> u<10> t<Module_keyword> p<14> s<11> l<5:1> el<5:7>
n<dut> u<11> t<StringConst> p<14> s<13> l<5:8> el<5:11>
n<> u<12> t<Port> p<13> l<5:12> el<5:12>
n<> u<13> t<List_of_ports> p<14> c<12> l<5:11> el<5:13>
n<> u<14> t<Module_nonansi_header> p<140> c<10> s<31> l<5:1> el<5:14>
n<> u<15> t<Data_type_or_implicit> p<25> s<24> l<7:11> el<7:11>
n<test> u<16> t<StringConst> p<23> s<22> l<7:11> el<7:15>
n<4'b0011> u<17> t<IntConst> p<18> l<7:18> el<7:25>
n<> u<18> t<Primary_literal> p<19> c<17> l<7:18> el<7:25>
n<> u<19> t<Constant_primary> p<20> c<18> l<7:18> el<7:25>
n<> u<20> t<Constant_expression> p<21> c<19> l<7:18> el<7:25>
n<> u<21> t<Constant_mintypmax_expression> p<22> c<20> l<7:18> el<7:25>
n<> u<22> t<Constant_param_expression> p<23> c<21> l<7:18> el<7:25>
n<> u<23> t<Param_assignment> p<24> c<16> l<7:11> el<7:25>
n<> u<24> t<List_of_param_assignments> p<25> c<23> l<7:11> el<7:25>
n<> u<25> t<Parameter_declaration> p<26> c<15> l<7:1> el<7:25>
n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<7:1> el<7:26>
n<> u<27> t<Module_or_generate_item_declaration> p<28> c<26> l<7:1> el<7:26>
n<> u<28> t<Module_common_item> p<29> c<27> l<7:1> el<7:26>
n<> u<29> t<Module_or_generate_item> p<30> c<28> l<7:1> el<7:26>
n<> u<30> t<Non_port_module_item> p<31> c<29> l<7:1> el<7:26>
n<> u<31> t<Module_item> p<140> c<30> s<138> l<7:1> el<7:26>
n<k> u<32> t<StringConst> p<37> s<36> l<9:13> el<9:14>
n<0> u<33> t<IntConst> p<34> l<9:17> el<9:18>
n<> u<34> t<Primary_literal> p<35> c<33> l<9:17> el<9:18>
n<> u<35> t<Constant_primary> p<36> c<34> l<9:17> el<9:18>
n<> u<36> t<Constant_expression> p<37> c<35> l<9:17> el<9:18>
n<> u<37> t<Genvar_initialization> p<134> c<32> s<47> l<9:6> el<9:18>
n<k> u<38> t<StringConst> p<39> l<9:20> el<9:21>
n<> u<39> t<Primary_literal> p<40> c<38> l<9:20> el<9:21>
n<> u<40> t<Constant_primary> p<41> c<39> l<9:20> el<9:21>
n<> u<41> t<Constant_expression> p<47> c<40> s<46> l<9:20> el<9:21>
n<4> u<42> t<IntConst> p<43> l<9:24> el<9:25>
n<> u<43> t<Primary_literal> p<44> c<42> l<9:24> el<9:25>
n<> u<44> t<Constant_primary> p<45> c<43> l<9:24> el<9:25>
n<> u<45> t<Constant_expression> p<47> c<44> l<9:24> el<9:25>
n<> u<46> t<BinOp_Less> p<47> s<45> l<9:22> el<9:23>
n<> u<47> t<Constant_expression> p<134> c<41> s<50> l<9:20> el<9:25>
n<k> u<48> t<StringConst> p<50> s<49> l<9:27> el<9:28>
n<> u<49> t<IncDec_PlusPlus> p<50> l<9:28> el<9:30>
n<> u<50> t<Genvar_iteration> p<134> c<48> s<133> l<9:27> el<9:30>
n<test> u<51> t<StringConst> p<58> s<57> l<10:7> el<10:11>
n<k> u<52> t<StringConst> p<53> l<10:12> el<10:13>
n<> u<53> t<Primary_literal> p<54> c<52> l<10:12> el<10:13>
n<> u<54> t<Constant_primary> p<55> c<53> l<10:12> el<10:13>
n<> u<55> t<Constant_expression> p<56> c<54> l<10:12> el<10:13>
n<> u<56> t<Constant_bit_select> p<57> c<55> l<10:11> el<10:14>
n<> u<57> t<Constant_select> p<58> c<56> l<10:11> el<10:14>
n<> u<58> t<Constant_primary> p<59> c<51> l<10:7> el<10:14>
n<> u<59> t<Constant_expression> p<126> c<58> s<124> l<10:7> el<10:14>
n<MOD> u<60> t<StringConst> p<66> s<65> l<11:5> el<11:8>
n<m> u<61> t<StringConst> p<62> l<11:9> el<11:10>
n<> u<62> t<Name_of_instance> p<65> c<61> s<64> l<11:9> el<11:10>
n<> u<63> t<Ordered_port_connection> p<64> l<11:12> el<11:12>
n<> u<64> t<List_of_port_connections> p<65> c<63> l<11:12> el<11:12>
n<> u<65> t<Hierarchical_instance> p<66> c<62> l<11:9> el<11:13>
n<> u<66> t<Module_instantiation> p<67> c<60> l<11:5> el<11:14>
n<> u<67> t<Module_or_generate_item> p<68> c<66> l<11:5> el<11:14>
n<> u<68> t<Generate_item> p<123> c<67> s<121> l<11:5> el<11:14>
n<k> u<69> t<StringConst> p<70> l<12:9> el<12:10>
n<> u<70> t<Primary_literal> p<71> c<69> l<12:9> el<12:10>
n<> u<71> t<Constant_primary> p<72> c<70> l<12:9> el<12:10>
n<> u<72> t<Constant_expression> p<78> c<71> s<77> l<12:9> el<12:10>
n<0> u<73> t<IntConst> p<74> l<12:14> el<12:15>
n<> u<74> t<Primary_literal> p<75> c<73> l<12:14> el<12:15>
n<> u<75> t<Constant_primary> p<76> c<74> l<12:14> el<12:15>
n<> u<76> t<Constant_expression> p<78> c<75> l<12:14> el<12:15>
n<> u<77> t<BinOp_Equiv> p<78> s<76> l<12:11> el<12:13>
n<> u<78> t<Constant_expression> p<90> c<72> s<89> l<12:9> el<12:15>
n<k> u<79> t<StringConst> p<80> l<12:19> el<12:20>
n<> u<80> t<Primary_literal> p<81> c<79> l<12:19> el<12:20>
n<> u<81> t<Constant_primary> p<82> c<80> l<12:19> el<12:20>
n<> u<82> t<Constant_expression> p<88> c<81> s<87> l<12:19> el<12:20>
n<1> u<83> t<IntConst> p<84> l<12:24> el<12:25>
n<> u<84> t<Primary_literal> p<85> c<83> l<12:24> el<12:25>
n<> u<85> t<Constant_primary> p<86> c<84> l<12:24> el<12:25>
n<> u<86> t<Constant_expression> p<88> c<85> l<12:24> el<12:25>
n<> u<87> t<BinOp_Equiv> p<88> s<86> l<12:21> el<12:23>
n<> u<88> t<Constant_expression> p<90> c<82> l<12:19> el<12:25>
n<> u<89> t<BinOp_LogicOr> p<90> s<88> l<12:16> el<12:18>
n<> u<90> t<Constant_expression> p<117> c<78> s<102> l<12:9> el<12:25>
n<GOOD> u<91> t<StringConst> p<97> s<96> l<13:8> el<13:12>
n<good> u<92> t<StringConst> p<93> l<13:13> el<13:17>
n<> u<93> t<Name_of_instance> p<96> c<92> s<95> l<13:13> el<13:17>
n<> u<94> t<Ordered_port_connection> p<95> l<13:18> el<13:18>
n<> u<95> t<List_of_port_connections> p<96> c<94> l<13:18> el<13:18>
n<> u<96> t<Hierarchical_instance> p<97> c<93> l<13:13> el<13:19>
n<> u<97> t<Module_instantiation> p<98> c<91> l<13:8> el<13:20>
n<> u<98> t<Module_or_generate_item> p<99> c<97> l<13:8> el<13:20>
n<> u<99> t<Generate_item> p<101> c<98> s<100> l<13:8> el<13:20>
n<> u<100> t<END> p<101> l<14:5> el<14:8>
n<> u<101> t<Generate_begin_end_block> p<102> c<99> l<12:27> el<14:8>
n<> u<102> t<Generate_item> p<117> c<101> s<116> l<12:27> el<14:8>
n<BAD> u<103> t<StringConst> p<109> s<108> l<15:8> el<15:11>
n<bad> u<104> t<StringConst> p<105> l<15:12> el<15:15>
n<> u<105> t<Name_of_instance> p<108> c<104> s<107> l<15:12> el<15:15>
n<> u<106> t<Ordered_port_connection> p<107> l<15:16> el<15:16>
n<> u<107> t<List_of_port_connections> p<108> c<106> l<15:16> el<15:16>
n<> u<108> t<Hierarchical_instance> p<109> c<105> l<15:12> el<15:17>
n<> u<109> t<Module_instantiation> p<110> c<103> l<15:8> el<15:18>
n<> u<110> t<Module_or_generate_item> p<111> c<109> l<15:8> el<15:18>
n<> u<111> t<Generate_item> p<113> c<110> s<112> l<15:8> el<15:18>
n<> u<112> t<END> p<113> l<16:5> el<16:8>
n<> u<113> t<Generate_begin_end_block> p<114> c<111> l<14:14> el<16:8>
n<> u<114> t<Generate_item> p<117> c<113> l<14:14> el<16:8>
n<> u<115> t<IF> p<117> s<90> l<12:5> el<12:7>
n<> u<116> t<ELSE> p<117> s<114> l<14:9> el<14:13>
n<> u<117> t<If_generate_construct> p<118> c<115> l<12:5> el<16:8>
n<> u<118> t<Conditional_generate_construct> p<119> c<117> l<12:5> el<16:8>
n<> u<119> t<Module_common_item> p<120> c<118> l<12:5> el<16:8>
n<> u<120> t<Module_or_generate_item> p<121> c<119> l<12:5> el<16:8>
n<> u<121> t<Generate_item> p<123> c<120> s<122> l<12:5> el<16:8>
n<> u<122> t<END> p<123> l<18:3> el<18:6>
n<> u<123> t<Generate_begin_end_block> p<124> c<68> l<10:16> el<18:6>
n<> u<124> t<Generate_item> p<126> c<123> l<10:16> el<18:6>
n<> u<125> t<IF> p<126> s<59> l<10:3> el<10:5>
n<> u<126> t<If_generate_construct> p<127> c<125> l<10:3> el<18:6>
n<> u<127> t<Conditional_generate_construct> p<128> c<126> l<10:3> el<18:6>
n<> u<128> t<Module_common_item> p<129> c<127> l<10:3> el<18:6>
n<> u<129> t<Module_or_generate_item> p<130> c<128> l<10:3> el<18:6>
n<> u<130> t<Generate_item> p<132> c<129> s<131> l<10:3> el<18:6>
n<> u<131> t<END> p<132> l<19:1> el<19:4>
n<> u<132> t<Generate_begin_end_block> p<133> c<130> l<9:32> el<19:4>
n<> u<133> t<Generate_item> p<134> c<132> l<9:32> el<19:4>
n<> u<134> t<Loop_generate_construct> p<135> c<37> l<9:1> el<19:4>
n<> u<135> t<Module_common_item> p<136> c<134> l<9:1> el<19:4>
n<> u<136> t<Module_or_generate_item> p<137> c<135> l<9:1> el<19:4>
n<> u<137> t<Non_port_module_item> p<138> c<136> l<9:1> el<19:4>
n<> u<138> t<Module_item> p<140> c<137> s<139> l<9:1> el<19:4>
n<> u<139> t<ENDMODULE> p<140> l<21:1> el<21:10>
n<> u<140> t<Module_declaration> p<141> c<14> l<5:1> el<21:10>
n<> u<141> t<Description> p<142> c<140> l<5:1> el<21:10>
n<> u<142> t<Source_text> p<143> c<9> l<1:1> el<21:10>
n<> u<143> t<Top_level_rule> c<1> l<1:1> el<22:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:1:1: No timescale set for "GOOD".

[WRN:PA0205] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:5:1: No timescale set for "dut".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:1:1: Compile module "work@GOOD".

[INF:CP0303] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:5:1: Compile module "work@dut".

[INF:EL0526] Design Elaboration...

[INF:CP0335] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:9:32: Compile generate block "work@dut.genblk1[0]".

[INF:CP0335] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:11:5: Compile generate block "work@dut.genblk1[0].genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:13:8: Compile generate block "work@dut.genblk1[0].genblk1.genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:9:32: Compile generate block "work@dut.genblk1[1]".

[INF:CP0335] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:11:5: Compile generate block "work@dut.genblk1[1].genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:13:8: Compile generate block "work@dut.genblk1[1].genblk1.genblk1".

[INF:CP0335] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:9:32: Compile generate block "work@dut.genblk1[2]".

[INF:CP0335] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:9:32: Compile generate block "work@dut.genblk1[3]".

[NTE:EL0503] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:5:1: Top level module "work@dut".

[WRN:EL0500] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:11:5: Cannot find a module definition for "work@dut.genblk1[0].genblk1::MOD".

[WRN:EL0500] ${SURELOG_DIR}/tests/ParamBitSelect/dut.sv:11:5: Cannot find a module definition for "work@dut.genblk1[1].genblk1::MOD".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 4.

[NTE:EL0510] Nb instances: 5.

[NTE:EL0511] Nb leaf instances: 4.

[WRN:EL0512] Nb undefined modules: 2.

[WRN:EL0513] Nb undefined instances: 2.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assign_stmt                                            1
begin                                                  4
bit_select                                             5
constant                                              57
design                                                 1
gen_for                                                1
gen_if                                                 1
gen_if_else                                            1
gen_scope                                             14
gen_scope_array                                       14
int_typespec                                           8
int_var                                                2
logic_net                                              1
logic_typespec                                         4
module_inst                                            9
operation                                             16
param_assign                                           2
parameter                                              6
range                                                  6
ref_module                                             7
ref_obj                                                5
ref_var                                                1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assign_stmt                                            1
begin                                                  4
bit_select                                             5
constant                                              57
design                                                 1
gen_for                                                1
gen_if                                                 1
gen_if_else                                            1
gen_scope                                             20
gen_scope_array                                       20
int_typespec                                           8
int_var                                                2
logic_net                                              1
logic_typespec                                         4
module_inst                                           13
operation                                             16
param_assign                                           2
parameter                                              6
range                                                  6
ref_module                                             7
ref_obj                                                5
ref_var                                                1
unsupported_typespec                                   1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ParamBitSelect/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ParamBitSelect/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ParamBitSelect/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut)
|vpiElaborated:1
|vpiName:work@dut
|uhdmallModules:
\_module_inst: work@GOOD (work@GOOD), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:1:1, endln:3:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@GOOD
  |vpiDefName:work@GOOD
|uhdmallModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
  |vpiParent:
  \_design: (work@dut)
  |vpiFullName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.test), line:7:11, endln:7:15
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
    |BIN:0011
    |vpiTypespec:
    \_int_typespec: , line:7:1, endln:7:25
      |vpiRange:
      \_range: 
        |vpiParent:
        \_int_typespec: , line:7:1, endln:7:25
        |vpiLeftRange:
        \_constant: 
          |INT:3
        |vpiRightRange:
        \_constant: 
          |INT:0
    |vpiName:test
    |vpiFullName:work@dut.test
  |vpiParamAssign:
  \_param_assign: , line:7:11, endln:7:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
    |vpiRhs:
    \_constant: , line:7:18, endln:7:25
      |vpiParent:
      \_param_assign: , line:7:11, endln:7:25
      |vpiDecompile:4'b0011
      |vpiSize:4
      |BIN:0011
      |vpiTypespec:
      \_int_typespec: , line:7:1, endln:7:25
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut.test), line:7:11, endln:7:15
  |vpiDefName:work@dut
  |vpiNet:
  \_logic_net: (work@dut.k), line:9:20, endln:9:21
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
    |vpiName:k
    |vpiFullName:work@dut.k
    |vpiNetType:1
  |vpiGenStmt:
  \_gen_for: 
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
    |vpiForInitStmt:
    \_assign_stmt: , line:9:6, endln:9:18
      |vpiParent:
      \_gen_for: 
      |vpiRhs:
      \_constant: , line:9:17, endln:9:18
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_int_var: (work@dut.k), line:9:13, endln:9:14
        |vpiParent:
        \_assign_stmt: , line:9:6, endln:9:18
        |vpiTypespec:
        \_int_typespec: 
        |vpiName:k
        |vpiFullName:work@dut.k
    |vpiCondition:
    \_operation: , line:9:20, endln:9:25
      |vpiParent:
      \_gen_for: 
      |vpiOpType:20
      |vpiOperand:
      \_ref_obj: (work@dut.k), line:9:20, endln:9:21
        |vpiParent:
        \_operation: , line:9:20, endln:9:25
        |vpiName:k
        |vpiFullName:work@dut.k
        |vpiActual:
        \_logic_net: (work@dut.k), line:9:20, endln:9:21
      |vpiOperand:
      \_constant: , line:9:24, endln:9:25
        |vpiParent:
        \_operation: , line:9:20, endln:9:25
        |vpiDecompile:4
        |vpiSize:64
        |UINT:4
        |vpiConstType:9
    |vpiForIncStmt:
    \_operation: , line:9:27, endln:9:28
      |vpiParent:
      \_gen_for: 
      |vpiOpType:62
      |vpiOperand:
      \_ref_obj: (work@dut.k)
        |vpiParent:
        \_gen_for: 
        |vpiName:k
        |vpiFullName:work@dut.k
        |vpiActual:
        \_logic_net: (work@dut.k), line:9:20, endln:9:21
    |vpiStmt:
    \_begin: (work@dut)
      |vpiParent:
      \_gen_for: 
      |vpiFullName:work@dut
      |vpiStmt:
      \_gen_if: , line:10:3, endln:10:5
        |vpiParent:
        \_begin: (work@dut)
        |vpiCondition:
        \_bit_select: (work@dut.test), line:10:7, endln:10:14
          |vpiParent:
          \_gen_if: , line:10:3, endln:10:5
          |vpiName:test
          |vpiFullName:work@dut.test
          |vpiIndex:
          \_ref_obj: (work@dut.k), line:10:12, endln:10:13
            |vpiParent:
            \_bit_select: (work@dut.test), line:10:7, endln:10:14
            |vpiName:k
            |vpiFullName:work@dut.k
        |vpiStmt:
        \_begin: (work@dut)
          |vpiParent:
          \_gen_if: , line:10:3, endln:10:5
          |vpiFullName:work@dut
          |vpiStmt:
          \_ref_module: work@MOD (m), line:11:9, endln:11:10
            |vpiParent:
            \_begin: (work@dut)
            |vpiName:m
            |vpiDefName:work@MOD
          |vpiStmt:
          \_gen_if_else: , line:12:5, endln:16:8
            |vpiParent:
            \_begin: (work@dut)
            |vpiCondition:
            \_operation: , line:12:9, endln:12:25
              |vpiParent:
              \_gen_if_else: , line:12:5, endln:16:8
              |vpiOpType:27
              |vpiOperand:
              \_operation: , line:12:9, endln:12:15
                |vpiParent:
                \_operation: , line:12:9, endln:12:25
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@dut.k), line:12:9, endln:12:10
                  |vpiParent:
                  \_operation: , line:12:9, endln:12:15
                  |vpiName:k
                  |vpiFullName:work@dut.k
                |vpiOperand:
                \_constant: , line:12:14, endln:12:15
                  |vpiParent:
                  \_operation: , line:12:9, endln:12:15
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
              |vpiOperand:
              \_operation: , line:12:19, endln:12:25
                |vpiParent:
                \_operation: , line:12:9, endln:12:25
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@dut.k), line:12:19, endln:12:20
                  |vpiParent:
                  \_operation: , line:12:19, endln:12:25
                  |vpiName:k
                  |vpiFullName:work@dut.k
                |vpiOperand:
                \_constant: , line:12:24, endln:12:25
                  |vpiParent:
                  \_operation: , line:12:19, endln:12:25
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
            |vpiStmt:
            \_begin: (work@dut)
              |vpiParent:
              \_gen_if_else: , line:12:5, endln:16:8
              |vpiFullName:work@dut
              |vpiStmt:
              \_ref_module: work@GOOD (good), line:13:13, endln:13:17
                |vpiParent:
                \_begin: (work@dut)
                |vpiName:good
                |vpiDefName:work@GOOD
            |vpiElseStmt:
            \_begin: (work@dut)
              |vpiParent:
              \_gen_if_else: , line:12:5, endln:16:8
              |vpiFullName:work@dut
              |vpiStmt:
              \_ref_module: work@BAD (bad), line:15:12, endln:15:15
                |vpiParent:
                \_begin: (work@dut)
                |vpiName:bad
                |vpiDefName:work@BAD
|uhdmtopModules:
\_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
  |vpiName:work@dut
  |vpiParameter:
  \_parameter: (work@dut.test), line:7:11, endln:7:15
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
    |BIN:0011
    |vpiTypespec:
    \_int_typespec: , line:7:1, endln:7:25
      |vpiParent:
      \_parameter: (work@dut.test), line:7:11, endln:7:15
      |vpiRange:
      \_range: 
        |vpiParent:
        \_int_typespec: , line:7:1, endln:7:25
        |vpiLeftRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:3
        |vpiRightRange:
        \_constant: 
          |vpiParent:
          \_range: 
          |INT:0
    |vpiName:test
    |vpiFullName:work@dut.test
  |vpiParamAssign:
  \_param_assign: , line:7:11, endln:7:25
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
    |vpiRhs:
    \_constant: , line:7:18, endln:7:25
      |vpiParent:
      \_param_assign: , line:7:11, endln:7:25
      |vpiDecompile:4'b0011
      |vpiSize:4
      |BIN:0011
      |vpiTypespec:
      \_logic_typespec: 
        |vpiRange:
        \_range: 
          |vpiParent:
          \_logic_typespec: 
          |vpiLeftRange:
          \_constant: 
            |UINT:3
          |vpiRightRange:
          \_constant: 
            |UINT:0
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut.test), line:7:11, endln:7:15
  |vpiDefName:work@dut
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.genblk1[0]), line:9:32, endln:19:4
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
    |vpiName:genblk1[0]
    |vpiFullName:work@dut.genblk1[0]
    |vpiGenScope:
    \_gen_scope: (work@dut.genblk1[0]), line:9:32, endln:19:4
      |vpiParent:
      \_gen_scope_array: (work@dut.genblk1[0]), line:9:32, endln:19:4
      |vpiFullName:work@dut.genblk1[0]
      |vpiParameter:
      \_parameter: (work@dut.genblk1[0].k), line:9:0
        |vpiParent:
        \_gen_scope: (work@dut.genblk1[0]), line:9:32, endln:19:4
        |UINT:0
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:k
        |vpiFullName:work@dut.genblk1[0].k
      |vpiModule:
      \_module_inst: work@dut.genblk1[0].genblk1::MOD (work@dut.genblk1[0].genblk1.m), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:11:5, endln:11:14
        |vpiParent:
        \_gen_scope: (work@dut.genblk1[0]), line:9:32, endln:19:4
        |vpiName:m
        |vpiFullName:work@dut.genblk1[0].genblk1.m
        |vpiDefName:work@dut.genblk1[0].genblk1::MOD
      |vpiGenScopeArray:
      \_gen_scope_array: (work@dut.genblk1[0].genblk1), line:13:8, endln:13:20
        |vpiParent:
        \_gen_scope: (work@dut.genblk1[0]), line:9:32, endln:19:4
        |vpiName:genblk1
        |vpiFullName:work@dut.genblk1[0].genblk1
        |vpiGenScope:
        \_gen_scope: (work@dut.genblk1[0].genblk1), line:13:8, endln:13:20
          |vpiParent:
          \_gen_scope_array: (work@dut.genblk1[0].genblk1), line:13:8, endln:13:20
          |vpiFullName:work@dut.genblk1[0].genblk1
          |vpiModule:
          \_module_inst: work@GOOD (work@dut.genblk1[0].genblk1.good), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:13:8, endln:13:20
            |vpiParent:
            \_gen_scope: (work@dut.genblk1[0].genblk1), line:13:8, endln:13:20
            |vpiName:good
            |vpiFullName:work@dut.genblk1[0].genblk1.good
            |vpiDefName:work@GOOD
            |vpiDefFile:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv
            |vpiDefLineNo:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.genblk1[1]), line:9:32, endln:19:4
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
    |vpiName:genblk1[1]
    |vpiFullName:work@dut.genblk1[1]
    |vpiGenScope:
    \_gen_scope: (work@dut.genblk1[1]), line:9:32, endln:19:4
      |vpiParent:
      \_gen_scope_array: (work@dut.genblk1[1]), line:9:32, endln:19:4
      |vpiFullName:work@dut.genblk1[1]
      |vpiParameter:
      \_parameter: (work@dut.genblk1[1].k), line:9:0
        |vpiParent:
        \_gen_scope: (work@dut.genblk1[1]), line:9:32, endln:19:4
        |UINT:1
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:k
        |vpiFullName:work@dut.genblk1[1].k
      |vpiModule:
      \_module_inst: work@dut.genblk1[1].genblk1::MOD (work@dut.genblk1[1].genblk1.m), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:11:5, endln:11:14
        |vpiParent:
        \_gen_scope: (work@dut.genblk1[1]), line:9:32, endln:19:4
        |vpiName:m
        |vpiFullName:work@dut.genblk1[1].genblk1.m
        |vpiDefName:work@dut.genblk1[1].genblk1::MOD
      |vpiGenScopeArray:
      \_gen_scope_array: (work@dut.genblk1[1].genblk1), line:13:8, endln:13:20
        |vpiParent:
        \_gen_scope: (work@dut.genblk1[1]), line:9:32, endln:19:4
        |vpiName:genblk1
        |vpiFullName:work@dut.genblk1[1].genblk1
        |vpiGenScope:
        \_gen_scope: (work@dut.genblk1[1].genblk1), line:13:8, endln:13:20
          |vpiParent:
          \_gen_scope_array: (work@dut.genblk1[1].genblk1), line:13:8, endln:13:20
          |vpiFullName:work@dut.genblk1[1].genblk1
          |vpiModule:
          \_module_inst: work@GOOD (work@dut.genblk1[1].genblk1.good), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:13:8, endln:13:20
            |vpiParent:
            \_gen_scope: (work@dut.genblk1[1].genblk1), line:13:8, endln:13:20
            |vpiName:good
            |vpiFullName:work@dut.genblk1[1].genblk1.good
            |vpiDefName:work@GOOD
            |vpiDefFile:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv
            |vpiDefLineNo:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.genblk1[2]), line:9:32, endln:19:4
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
    |vpiName:genblk1[2]
    |vpiFullName:work@dut.genblk1[2]
    |vpiGenScope:
    \_gen_scope: (work@dut.genblk1[2]), line:9:32, endln:19:4
      |vpiParent:
      \_gen_scope_array: (work@dut.genblk1[2]), line:9:32, endln:19:4
      |vpiFullName:work@dut.genblk1[2]
      |vpiParameter:
      \_parameter: (work@dut.genblk1[2].k), line:9:0
        |vpiParent:
        \_gen_scope: (work@dut.genblk1[2]), line:9:32, endln:19:4
        |UINT:2
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:k
        |vpiFullName:work@dut.genblk1[2].k
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut.genblk1[3]), line:9:32, endln:19:4
    |vpiParent:
    \_module_inst: work@dut (work@dut), file:${SURELOG_DIR}/tests/ParamBitSelect/dut.sv, line:5:1, endln:21:10
    |vpiName:genblk1[3]
    |vpiFullName:work@dut.genblk1[3]
    |vpiGenScope:
    \_gen_scope: (work@dut.genblk1[3]), line:9:32, endln:19:4
      |vpiParent:
      \_gen_scope_array: (work@dut.genblk1[3]), line:9:32, endln:19:4
      |vpiFullName:work@dut.genblk1[3]
      |vpiParameter:
      \_parameter: (work@dut.genblk1[3].k), line:9:0
        |vpiParent:
        \_gen_scope: (work@dut.genblk1[3]), line:9:32, endln:19:4
        |UINT:3
        |vpiTypespec:
        \_int_typespec: 
        |vpiLocalParam:1
        |vpiName:k
        |vpiFullName:work@dut.genblk1[3].k
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 5
