#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(a049abb)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
S_0x55c8094659b0 .scope module, "PROGRAMABLE_8_BIT_MICROPROCESSOR_TB" "PROGRAMABLE_8_BIT_MICROPROCESSOR_TB" 2 5;
 .timescale -9 -10;
P_0x55c80935fcf0 .param/l "CLKPERIOD" 1 2 52, +C4<00000000000000000000000000010100>;
v0x55c809553860_0 .var "CLK", 0 0;
v0x55c809553920_0 .var "COMMENT", 255 0;
v0x55c809553a00_0 .var/i "COUNT", 31 0;
v0x55c809553ac0_0 .var "DATA_IN_A", 7 0;
v0x55c809553c10_0 .var "DATA_IN_B", 7 0;
v0x55c809553d60_0 .net "DATA_OUT", 7 0, L_0x55c80955e960;  1 drivers
v0x55c809553e20_0 .var "DATA_OUTEXP", 7 0;
v0x55c809553f00_0 .var "ERRORS", 31 0;
v0x55c809553fe0_0 .var/i "FD", 31 0;
v0x55c809554150_0 .var "GO_BAR", 0 0;
v0x55c809554280_0 .var "JAM", 0 0;
v0x55c809554320_0 .net "MICROADDRESS", 7 0, L_0x55c80955d500;  1 drivers
v0x55c809554470_0 .net "MW", 23 0, L_0x55c809575ad0;  1 drivers
v0x55c809554530_0 .var "OPCODE", 3 0;
v0x55c8095545f0_0 .var "RESET", 0 0;
v0x55c809554690_0 .var "VECTORCOUNT", 31 0;
E_0x55c8092b4fc0 .event negedge, v0x55c8094e3700_0;
S_0x55c8094b5070 .scope module, "CS" "control_store" 2 40, 3 5 0, S_0x55c8094659b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "microaddress";
    .port_info 1 /OUTPUT 24 "microword";
v0x55c809451b00_0 .var "ALU_DEST", 23 21;
v0x55c809454d70_0 .var "ALU_FUNC", 19 15;
v0x55c809457ea0_0 .var "A_SOURCE", 0 0;
v0x55c80943d8c0_0 .var "BOP", 12 9;
v0x55c809440f70_0 .var "B_SOURCE", 0 0;
v0x55c8094441e0_0 .var "CIN", 0 0;
v0x55c809362c80_0 .var "COUNT", 0 0;
v0x55c809484960_0 .var "MICRO_AD_HIGH", 7 4;
v0x55c809484510_0 .var "MICRO_AD_LOW", 3 0;
v0x55c8094840d0_0 .net *"_ivl_0", 10 0, L_0x55c809575800;  1 drivers
L_0x7fd1f6566330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55c809483cf0_0 .net *"_ivl_5", 1 0, L_0x7fd1f6566330;  1 drivers
v0x55c809478e10_0 .net *"_ivl_6", 25 0, L_0x55c8095759e0;  1 drivers
v0x55c809478a30_0 .net "control_bits", 23 11, L_0x55c8095758a0;  1 drivers
v0x55c80947b6b0_0 .net "microaddress", 7 0, L_0x55c80955d500;  alias, 1 drivers
v0x55c80947b3a0_0 .net "microword", 23 0, L_0x55c809575ad0;  alias, 1 drivers
E_0x55c809517060 .event anyedge, v0x55c80947b6b0_0;
LS_0x55c809575800_0_0 .concat [ 1 1 5 1], v0x55c809457ea0_0, v0x55c809440f70_0, v0x55c809454d70_0, v0x55c8094441e0_0;
LS_0x55c809575800_0_4 .concat [ 3 0 0 0], v0x55c809451b00_0;
L_0x55c809575800 .concat [ 8 3 0 0], LS_0x55c809575800_0_0, LS_0x55c809575800_0_4;
L_0x55c8095758a0 .concat [ 11 2 0 0], L_0x55c809575800, L_0x7fd1f6566330;
LS_0x55c8095759e0_0_0 .concat [ 4 4 1 4], v0x55c809484510_0, v0x55c809484960_0, v0x55c809362c80_0, v0x55c80943d8c0_0;
LS_0x55c8095759e0_0_4 .concat [ 13 0 0 0], L_0x55c8095758a0;
L_0x55c8095759e0 .concat [ 13 13 0 0], LS_0x55c8095759e0_0_0, LS_0x55c8095759e0_0_4;
L_0x55c809575ad0 .part L_0x55c8095759e0, 0, 24;
S_0x55c8094ea1d0 .scope module, "UUT_programable_8_bit_microprocessor" "programable_8_bit_microprocessor" 2 26, 4 5 0, S_0x55c8094659b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 8 "DATA_IN_A";
    .port_info 2 /INPUT 8 "DATA_IN_B";
    .port_info 3 /INPUT 1 "GO_BAR";
    .port_info 4 /INPUT 1 "RESET";
    .port_info 5 /INPUT 1 "JAM";
    .port_info 6 /INPUT 1 "SYSTEM_CLK";
    .port_info 7 /INPUT 24 "MW";
    .port_info 8 /OUTPUT 8 "MICROADDRESS";
    .port_info 9 /OUTPUT 8 "DATA_OUT";
v0x55c809552cf0_0 .net "CONTROL_BITS", 23 13, L_0x55c809557280;  1 drivers
v0x55c809552e20_0 .net "DATA_IN_A", 7 0, v0x55c809553ac0_0;  1 drivers
v0x55c809552ee0_0 .net "DATA_IN_B", 7 0, v0x55c809553c10_0;  1 drivers
v0x55c809552f80_0 .net "DATA_OUT", 7 0, L_0x55c80955e960;  alias, 1 drivers
v0x55c809553040_0 .net "EIL_BAR", 0 0, L_0x55c80955d5a0;  1 drivers
v0x55c809553130_0 .net "GO_BAR", 0 0, v0x55c809554150_0;  1 drivers
v0x55c8095531d0_0 .net "JAM", 0 0, v0x55c809554280_0;  1 drivers
v0x55c809553270_0 .net "MICROADDRESS", 7 0, L_0x55c80955d500;  alias, 1 drivers
v0x55c809553310_0 .net "MW", 23 0, L_0x55c809575ad0;  alias, 1 drivers
v0x55c8095533d0_0 .net "OPCODE", 3 0, v0x55c809554530_0;  1 drivers
v0x55c809553520_0 .net "RESET", 0 0, v0x55c8095545f0_0;  1 drivers
v0x55c8095535c0_0 .net "STATUS_BITS", 3 0, L_0x55c809575710;  1 drivers
v0x55c809553680_0 .net "SYSTEM_CLK", 0 0, v0x55c809553860_0;  1 drivers
S_0x55c80947a650 .scope module, "CONTROL_SECTION" "control" 4 24, 5 6 0, S_0x55c8094ea1d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 1 "GO_BAR";
    .port_info 2 /INPUT 1 "RESET";
    .port_info 3 /INPUT 1 "JAM";
    .port_info 4 /INPUT 1 "SYSTEM_CLK";
    .port_info 5 /INPUT 4 "STATUS_BITS";
    .port_info 6 /INPUT 24 "MW";
    .port_info 7 /OUTPUT 8 "MICROADDRESS";
    .port_info 8 /OUTPUT 11 "CONTROL_BITS";
    .port_info 9 /OUTPUT 1 "EIL_BAR";
v0x55c809394b80_0 .net "BOP", 12 9, L_0x55c8095571b0;  1 drivers
v0x55c809394c40_0 .net "BUFFER_IN", 7 0, L_0x55c80955cf50;  1 drivers
v0x55c809393a40_0 .net "COND_OUT", 0 0, L_0x55c80955da80;  1 drivers
v0x55c809393ae0_0 .net "CONTROL_BITS", 23 13, L_0x55c809557280;  alias, 1 drivers
v0x55c809393ba0_0 .net "COUNT", 0 0, L_0x55c809557110;  1 drivers
v0x55c809393c90_0 .net "COUNTER_IN_HIGH_SIG", 7 4, v0x55c809493a20_0;  1 drivers
v0x55c809393d50_0 .net "EIL_BAR", 0 0, L_0x55c80955d5a0;  alias, 1 drivers
v0x55c809393df0_0 .net "GO_BAR", 0 0, v0x55c809554150_0;  alias, 1 drivers
L_0x7fd1f6566018 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c809392a10_0 .net "HIGH", 0 0, L_0x7fd1f6566018;  1 drivers
L_0x7fd1f6566060 .functor BUFT 1, C4<11111111>, C4<0>, C4<0>, C4<0>;
v0x55c809392b40_0 .net "HIGH8", 7 0, L_0x7fd1f6566060;  1 drivers
v0x55c809392c00_0 .net "JAM", 0 0, v0x55c809554280_0;  alias, 1 drivers
L_0x7fd1f65660a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c809392ca0_0 .net "LOW", 0 0, L_0x7fd1f65660a8;  1 drivers
v0x55c809392d40_0 .net "MICROADDRESS", 7 0, L_0x55c80955d500;  alias, 1 drivers
v0x55c809392de0_0 .net "MICRO_AD_HIGH", 7 4, L_0x55c809556fe0;  1 drivers
v0x55c809315be0_0 .net "MICRO_AD_LOW", 3 0, L_0x55c809556eb0;  1 drivers
v0x55c809315ca0_0 .net "MPC_LOAD_BAR", 0 0, v0x55c809394aa0_0;  1 drivers
v0x55c809315d40_0 .net "MW", 23 0, L_0x55c809575ad0;  alias, 1 drivers
v0x55c809315ef0_0 .net "NOTHING", 0 0, v0x55c80946ef50_0;  1 drivers
v0x55c809315fe0_0 .net "OPCODE", 3 0, v0x55c809554530_0;  alias, 1 drivers
v0x55c8092d7c90_0 .net "RESET", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c8092d7d30_0 .net "STATUS_BITS", 3 0, L_0x55c809575710;  alias, 1 drivers
v0x55c8092d7e10_0 .net "SYSTEM_CLK", 0 0, v0x55c809553860_0;  alias, 1 drivers
L_0x55c809556eb0 .part L_0x55c809575ad0, 0, 4;
L_0x55c809556fe0 .part L_0x55c809575ad0, 4, 4;
L_0x55c809557110 .part L_0x55c809575ad0, 8, 1;
L_0x55c8095571b0 .part L_0x55c809575ad0, 9, 4;
L_0x55c809557280 .part L_0x55c809575ad0, 13, 11;
L_0x55c80955db80 .part L_0x55c809575710, 2, 1;
L_0x55c80955dc60 .part L_0x55c809575710, 0, 1;
L_0x55c80955dd90 .part L_0x55c809575710, 1, 1;
L_0x55c80955de80 .part L_0x55c809575710, 3, 1;
L_0x55c80955df70 .part L_0x55c8095571b0, 0, 1;
L_0x55c80955e060 .part L_0x55c8095571b0, 1, 1;
L_0x55c80955e210 .part L_0x55c8095571b0, 2, 1;
L_0x55c80955e370 .part L_0x55c8095571b0, 3, 1;
S_0x55c809487f40 .scope module, "COND_SELECT" "ta151_bar" 5 75, 6 7 0, S_0x55c80947a650;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "D0";
    .port_info 1 /INPUT 1 "D1";
    .port_info 2 /INPUT 1 "D2";
    .port_info 3 /INPUT 1 "D3";
    .port_info 4 /INPUT 1 "D4";
    .port_info 5 /INPUT 1 "D5";
    .port_info 6 /INPUT 1 "D6";
    .port_info 7 /INPUT 1 "D7";
    .port_info 8 /INPUT 1 "A";
    .port_info 9 /INPUT 1 "B";
    .port_info 10 /INPUT 1 "C";
    .port_info 11 /INPUT 1 "EN_BAR";
    .port_info 12 /OUTPUT 1 "Y";
    .port_info 13 /OUTPUT 1 "W";
L_0x55c80955da10 .functor NOT 1, L_0x7fd1f65660a8, C4<0>, C4<0>, C4<0>;
v0x55c80946eaf0_0 .net "A", 0 0, L_0x55c80955df70;  1 drivers
v0x55c80946e690_0 .net "B", 0 0, L_0x55c80955e060;  1 drivers
v0x55c80946e730_0 .net "C", 0 0, L_0x55c80955e210;  1 drivers
v0x55c809496300_0 .net "D0", 0 0, L_0x55c80955db80;  1 drivers
v0x55c809494e80_0 .net "D1", 0 0, L_0x7fd1f65660a8;  alias, 1 drivers
v0x55c809493770_0 .net "D2", 0 0, L_0x55c80955dc60;  1 drivers
v0x55c809493810_0 .net "D3", 0 0, L_0x55c80955dd90;  1 drivers
v0x55c8094924a0_0 .net "D4", 0 0, v0x55c809554150_0;  alias, 1 drivers
v0x55c809492540_0 .net "D5", 0 0, L_0x55c80955de80;  1 drivers
v0x55c8094d9aa0_0 .net "D6", 0 0, L_0x7fd1f65660a8;  alias, 1 drivers
v0x55c8094e1f50_0 .net "D7", 0 0, L_0x7fd1f65660a8;  alias, 1 drivers
v0x55c8094e1ae0_0 .net "EN", 0 0, L_0x55c80955da10;  1 drivers
v0x55c8094e1b80_0 .net "EN_BAR", 0 0, L_0x7fd1f65660a8;  alias, 1 drivers
v0x55c8094e4760_0 .net "W", 0 0, L_0x55c80955da80;  alias, 1 drivers
v0x55c8094e4450_0 .net "Y", 0 0, v0x55c80946ef50_0;  alias, 1 drivers
S_0x55c809487460 .scope module, "U1" "jeff_74x151_behavioral" 6 28, 7 4 0, S_0x55c809487f40;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "d0";
    .port_info 1 /INPUT 1 "d1";
    .port_info 2 /INPUT 1 "d2";
    .port_info 3 /INPUT 1 "d3";
    .port_info 4 /INPUT 1 "d4";
    .port_info 5 /INPUT 1 "d5";
    .port_info 6 /INPUT 1 "d6";
    .port_info 7 /INPUT 1 "d7";
    .port_info 8 /INPUT 1 "a";
    .port_info 9 /INPUT 1 "b";
    .port_info 10 /INPUT 1 "c";
    .port_info 11 /INPUT 1 "en";
    .port_info 12 /OUTPUT 1 "y";
    .port_info 13 /OUTPUT 1 "w";
L_0x55c80955da80 .functor NOT 1, v0x55c80946ef50_0, C4<0>, C4<0>, C4<0>;
v0x55c80946ded0_0 .net "a", 0 0, L_0x55c80955df70;  alias, 1 drivers
v0x55c809470b50_0 .net "b", 0 0, L_0x55c80955e060;  alias, 1 drivers
v0x55c809470c10_0 .net "c", 0 0, L_0x55c80955e210;  alias, 1 drivers
v0x55c809470840_0 .net "d0", 0 0, L_0x55c80955db80;  alias, 1 drivers
v0x55c809470900_0 .net "d1", 0 0, L_0x7fd1f65660a8;  alias, 1 drivers
v0x55c80946fe00_0 .net "d2", 0 0, L_0x55c80955dc60;  alias, 1 drivers
v0x55c80946fec0_0 .net "d3", 0 0, L_0x55c80955dd90;  alias, 1 drivers
v0x55c80946faf0_0 .net "d4", 0 0, v0x55c809554150_0;  alias, 1 drivers
v0x55c80946fbb0_0 .net "d5", 0 0, L_0x55c80955de80;  alias, 1 drivers
v0x55c80946f890_0 .net "d6", 0 0, L_0x7fd1f65660a8;  alias, 1 drivers
v0x55c80946f270_0 .net "d7", 0 0, L_0x7fd1f65660a8;  alias, 1 drivers
v0x55c80946f310_0 .net "en", 0 0, L_0x55c80955da10;  alias, 1 drivers
v0x55c80946ee90_0 .net "w", 0 0, L_0x55c80955da80;  alias, 1 drivers
v0x55c80946ef50_0 .var "y", 0 0;
E_0x55c8094841d0/0 .event anyedge, v0x55c80946f310_0, v0x55c809470c10_0, v0x55c809470b50_0, v0x55c80946ded0_0;
E_0x55c8094841d0/1 .event anyedge, v0x55c809470840_0, v0x55c809470900_0, v0x55c80946fe00_0, v0x55c80946fec0_0;
E_0x55c8094841d0/2 .event anyedge, v0x55c80946faf0_0, v0x55c80946fbb0_0, v0x55c809470900_0, v0x55c809470900_0;
E_0x55c8094841d0 .event/or E_0x55c8094841d0/0, E_0x55c8094841d0/1, E_0x55c8094841d0/2;
S_0x55c809488360 .scope module, "COUNTER_8" "counter8" 5 46, 8 4 0, S_0x55c80947a650;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "COUNTER_IN_LOW";
    .port_info 1 /INPUT 4 "COUNTER_IN_HIGH";
    .port_info 2 /INPUT 1 "MPC_LOAD_BAR";
    .port_info 3 /INPUT 1 "RESET";
    .port_info 4 /INPUT 1 "COUNT";
    .port_info 5 /INPUT 1 "SYSTEM_CLK";
    .port_info 6 /OUTPUT 8 "COUNTER_OUT";
v0x55c80943c530_0 .net "CARRY", 0 0, L_0x55c809557760;  1 drivers
v0x55c80943c110_0 .net "COUNT", 0 0, L_0x55c809557110;  alias, 1 drivers
v0x55c80943ad20_0 .net "COUNTER_IN_HIGH", 7 4, v0x55c809493a20_0;  alias, 1 drivers
v0x55c80943adc0_0 .net "COUNTER_IN_LOW", 3 0, L_0x55c809556eb0;  alias, 1 drivers
v0x55c80943c990_0 .net "COUNTER_OUT", 7 0, L_0x55c80955cf50;  alias, 1 drivers
L_0x7fd1f65660f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c80943ca50_0 .net "HIGH", 0 0, L_0x7fd1f65660f0;  1 drivers
v0x55c80943f3f0_0 .net "MPC_LOAD_BAR", 0 0, v0x55c809394aa0_0;  alias, 1 drivers
v0x55c80943ec20_0 .net "NOTHING", 0 0, L_0x55c80955a400;  1 drivers
v0x55c80943ecc0_0 .net "RESET", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c80943fc70_0 .net "SYSTEM_CLK", 0 0, v0x55c809553860_0;  alias, 1 drivers
L_0x55c809559c00 .part L_0x55c809556eb0, 0, 1;
L_0x55c809559cc0 .part L_0x55c809556eb0, 1, 1;
L_0x55c809559e80 .part L_0x55c809556eb0, 2, 1;
L_0x55c809559fb0 .part L_0x55c809556eb0, 3, 1;
L_0x55c80955caa0 .part v0x55c809493a20_0, 0, 1;
L_0x55c80955cb40 .part v0x55c809493a20_0, 1, 1;
L_0x55c80955cc20 .part v0x55c809493a20_0, 2, 1;
L_0x55c80955ccc0 .part v0x55c809493a20_0, 3, 1;
LS_0x55c80955cf50_0_0 .concat8 [ 1 1 1 1], v0x55c8094e2ea0_0, v0x55c8094d6140_0, v0x55c809463370_0, v0x55c809459b30_0;
LS_0x55c80955cf50_0_4 .concat8 [ 1 1 1 1], v0x55c8094e0580_0, v0x55c8094b9f90_0, v0x55c8094ad990_0, v0x55c80944a4c0_0;
L_0x55c80955cf50 .concat8 [ 4 4 0 0], LS_0x55c80955cf50_0_0, LS_0x55c80955cf50_0_4;
S_0x55c80947d100 .scope module, "COUNTER1" "ta161_bar" 8 22, 9 7 0, S_0x55c809488360;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x55c8094694a0_0 .net "A", 0 0, L_0x55c809559c00;  1 drivers
v0x55c809469e90_0 .net "B", 0 0, L_0x55c809559cc0;  1 drivers
v0x55c80946a920_0 .net "C", 0 0, L_0x55c809559e80;  1 drivers
v0x55c80946b3b0_0 .net "CLK", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c80946b450_0 .net "CLR_BAR", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c80946be40_0 .net "D", 0 0, L_0x55c809559fb0;  1 drivers
v0x55c80946c8d0_0 .net "ENP", 0 0, L_0x55c809557110;  alias, 1 drivers
v0x55c80946c970_0 .net "ENT", 0 0, L_0x7fd1f65660f0;  alias, 1 drivers
v0x55c8094da250_0 .net "LD_BAR", 0 0, v0x55c809394aa0_0;  alias, 1 drivers
v0x55c8094da2f0_0 .net "QA", 0 0, v0x55c8094e2ea0_0;  1 drivers
v0x55c8094dc550_0 .net "QB", 0 0, v0x55c8094d6140_0;  1 drivers
v0x55c8094dc5f0_0 .net "QC", 0 0, v0x55c809463370_0;  1 drivers
v0x55c8094dd010_0 .net "QD", 0 0, v0x55c809459b30_0;  1 drivers
v0x55c8094dd0b0_0 .net "RCO", 0 0, L_0x55c809557760;  alias, 1 drivers
S_0x55c80947c6c0 .scope module, "U1" "jeff_74x161" 9 20, 10 7 0, S_0x55c80947d100;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x55c809557430 .functor AND 1, L_0x7fd1f65660f0, v0x55c809459b30_0, C4<1>, C4<1>;
L_0x55c809557530 .functor AND 1, L_0x55c809557430, v0x55c809463370_0, C4<1>, C4<1>;
L_0x55c809557660 .functor AND 1, L_0x55c809557530, v0x55c8094d6140_0, C4<1>, C4<1>;
L_0x55c809557760 .functor AND 1, L_0x55c809557660, v0x55c8094e2ea0_0, C4<1>, C4<1>;
L_0x55c809557890 .functor NOT 1, v0x55c809394aa0_0, C4<0>, C4<0>, C4<0>;
L_0x55c809557900 .functor AND 1, L_0x7fd1f65660f0, L_0x55c809557110, C4<1>, C4<1>;
L_0x55c8095579d0 .functor AND 1, L_0x55c809557900, v0x55c809463370_0, C4<1>, C4<1>;
L_0x55c809557a40 .functor AND 1, L_0x55c8095579d0, v0x55c8094d6140_0, C4<1>, C4<1>;
L_0x55c809557b00 .functor AND 1, L_0x55c809557a40, v0x55c8094e2ea0_0, C4<1>, C4<1>;
L_0x55c809558410 .functor AND 1, L_0x55c809557900, v0x55c8094d6140_0, C4<1>, C4<1>;
L_0x55c809558500 .functor AND 1, L_0x55c809558410, v0x55c8094e2ea0_0, C4<1>, C4<1>;
L_0x55c809558c80 .functor AND 1, L_0x55c809557900, v0x55c8094e2ea0_0, C4<1>, C4<1>;
L_0x55c809559440 .functor BUFZ 1, L_0x55c809557900, C4<0>, C4<0>, C4<0>;
v0x55c80948ae10_0 .net *"_ivl_0", 0 0, L_0x55c809557430;  1 drivers
v0x55c80948b8a0_0 .net *"_ivl_12", 0 0, L_0x55c8095579d0;  1 drivers
v0x55c80948c330_0 .net *"_ivl_14", 0 0, L_0x55c809557a40;  1 drivers
v0x55c80948cdc0_0 .net *"_ivl_18", 0 0, L_0x55c809558410;  1 drivers
v0x55c80947dfa0_0 .net *"_ivl_2", 0 0, L_0x55c809557530;  1 drivers
v0x55c80947ea60_0 .net *"_ivl_4", 0 0, L_0x55c809557660;  1 drivers
v0x55c80947f4f0_0 .net "a", 0 0, L_0x55c809559c00;  alias, 1 drivers
v0x55c80947f590_0 .net "b", 0 0, L_0x55c809559cc0;  alias, 1 drivers
v0x55c80947ff80_0 .net "c", 0 0, L_0x55c809559e80;  alias, 1 drivers
v0x55c809480a10_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c809480ab0_0 .net "clr_bar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c8094734a0_0 .net "d", 0 0, L_0x55c809559fb0;  alias, 1 drivers
v0x55c809473f60_0 .net "enp", 0 0, L_0x55c809557110;  alias, 1 drivers
v0x55c809474000_0 .net "ent", 0 0, L_0x7fd1f65660f0;  alias, 1 drivers
v0x55c8094749f0_0 .net "ent_and_enp", 0 0, L_0x55c809557900;  1 drivers
v0x55c809474a90_0 .net "feedback_qa", 0 0, L_0x55c809559440;  1 drivers
v0x55c809475480_0 .net "feedback_qb", 0 0, L_0x55c809558c80;  1 drivers
v0x55c809475520_0 .net "feedback_qc", 0 0, L_0x55c809558500;  1 drivers
v0x55c8094769a0_0 .net "feedback_qd", 0 0, L_0x55c809557b00;  1 drivers
v0x55c809477430_0 .net "ld", 0 0, L_0x55c809557890;  1 drivers
v0x55c8094774d0_0 .net "ld_bar", 0 0, v0x55c809394aa0_0;  alias, 1 drivers
v0x55c809466740_0 .net "qa", 0 0, v0x55c8094e2ea0_0;  alias, 1 drivers
v0x55c8094667e0_0 .net "qb", 0 0, v0x55c8094d6140_0;  alias, 1 drivers
v0x55c8094689c0_0 .net "qc", 0 0, v0x55c809463370_0;  alias, 1 drivers
v0x55c809468a60_0 .net "qd", 0 0, v0x55c809459b30_0;  alias, 1 drivers
v0x55c809469400_0 .net "rco", 0 0, L_0x55c809557760;  alias, 1 drivers
S_0x55c80947d520 .scope module, "OUTPUT_QA" "output_section" 10 60, 11 4 0, S_0x55c80947c6c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55c809559520 .functor OR 1, L_0x55c809559440, L_0x55c809557890, C4<0>, C4<0>;
L_0x55c8095595b0 .functor AND 1, L_0x55c809557890, L_0x55c809559770, C4<1>, C4<1>;
L_0x55c809559640 .functor NOT 1, L_0x55c8095595b0, C4<0>, C4<0>, C4<0>;
L_0x55c809559700 .functor AND 1, L_0x55c809559c00, L_0x55c809557890, C4<1>, C4<1>;
L_0x55c809559770 .functor NOT 1, L_0x55c809559700, C4<0>, C4<0>, C4<0>;
L_0x55c809559880 .functor AND 1, L_0x55c809559640, L_0x55c809559520, C4<1>, C4<1>;
L_0x55c809559a20 .functor AND 1, L_0x55c809559770, L_0x55c809559520, C4<1>, C4<1>;
v0x55c8094e26c0_0 .net "NOTHING", 0 0, L_0x55c809559b00;  1 drivers
v0x55c8094e22a0_0 .net *"_ivl_2", 0 0, L_0x55c8095595b0;  1 drivers
v0x55c8094e2360_0 .net *"_ivl_6", 0 0, L_0x55c809559700;  1 drivers
v0x55c8094b4c70_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c8094b4890_0 .net "clr_bar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c8094d8cc0_0 .net "data", 0 0, L_0x55c809559c00;  alias, 1 drivers
v0x55c8094d8d60_0 .net "feedback", 0 0, L_0x55c809559440;  alias, 1 drivers
v0x55c8094d89b0_0 .net "j", 0 0, L_0x55c809559880;  1 drivers
v0x55c8094d8590_0 .net "k", 0 0, L_0x55c809559a20;  1 drivers
v0x55c8094d7ca0_0 .net "ld", 0 0, L_0x55c809557890;  alias, 1 drivers
v0x55c8094d7d40_0 .net "q", 0 0, v0x55c8094e2ea0_0;  alias, 1 drivers
v0x55c8094d78c0_0 .net "to_j", 0 0, L_0x55c809559640;  1 drivers
v0x55c8094d7960_0 .net "to_j_and_k", 0 0, L_0x55c809559520;  1 drivers
v0x55c8094d74e0_0 .net "to_k", 0 0, L_0x55c809559770;  1 drivers
S_0x55c809472600 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55c80947d520;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55c80950c170 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55c80950c1b0 .param/l "RESET" 0 12 13, C4<01>;
P_0x55c80950c1f0 .param/l "SET" 0 12 14, C4<10>;
P_0x55c80950c230 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55c809559b00 .functor NOT 1, v0x55c8094e2ea0_0, C4<0>, C4<0>, C4<0>;
v0x55c8094e3700_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c8094e37c0_0 .net "clrbar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c8094e3410_0 .net "j", 0 0, L_0x55c809559880;  alias, 1 drivers
v0x55c8094e34b0_0 .net "k", 0 0, L_0x55c809559a20;  alias, 1 drivers
v0x55c8094e2ea0_0 .var "q", 0 0;
v0x55c8094e2aa0_0 .net "qbar", 0 0, L_0x55c809559b00;  alias, 1 drivers
E_0x55c8094e3af0 .event posedge, v0x55c8094e3700_0;
S_0x55c809471bc0 .scope module, "OUTPUT_QB" "output_section" 10 49, 11 4 0, S_0x55c80947c6c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55c809558dd0 .functor OR 1, L_0x55c809558c80, L_0x55c809557890, C4<0>, C4<0>;
L_0x55c809558e60 .functor AND 1, L_0x55c809557890, L_0x55c809558fd0, C4<1>, C4<1>;
L_0x55c809558ef0 .functor NOT 1, L_0x55c809558e60, C4<0>, C4<0>, C4<0>;
L_0x55c809558f60 .functor AND 1, L_0x55c809559cc0, L_0x55c809557890, C4<1>, C4<1>;
L_0x55c809558fd0 .functor NOT 1, L_0x55c809558f60, C4<0>, C4<0>, C4<0>;
L_0x55c8095590e0 .functor AND 1, L_0x55c809558ef0, L_0x55c809558dd0, C4<1>, C4<1>;
L_0x55c809559280 .functor AND 1, L_0x55c809558fd0, L_0x55c809558dd0, C4<1>, C4<1>;
v0x55c8094d5a00_0 .net "NOTHING", 0 0, L_0x55c809559340;  1 drivers
v0x55c8094b7cb0_0 .net *"_ivl_2", 0 0, L_0x55c809558e60;  1 drivers
v0x55c8094b7d70_0 .net *"_ivl_6", 0 0, L_0x55c809558f60;  1 drivers
v0x55c8094b79c0_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c8094b7a60_0 .net "clr_bar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c8094b75d0_0 .net "data", 0 0, L_0x55c809559cc0;  alias, 1 drivers
v0x55c8094b7010_0 .net "feedback", 0 0, L_0x55c809558c80;  alias, 1 drivers
v0x55c8094b70d0_0 .net "j", 0 0, L_0x55c8095590e0;  1 drivers
v0x55c8094b6c30_0 .net "k", 0 0, L_0x55c809559280;  1 drivers
v0x55c8094b6850_0 .net "ld", 0 0, L_0x55c809557890;  alias, 1 drivers
v0x55c8094b6470_0 .net "q", 0 0, v0x55c8094d6140_0;  alias, 1 drivers
v0x55c8094b6060_0 .net "to_j", 0 0, L_0x55c809558ef0;  1 drivers
v0x55c8094b6100_0 .net "to_j_and_k", 0 0, L_0x55c809558dd0;  1 drivers
v0x55c8094b5c40_0 .net "to_k", 0 0, L_0x55c809558fd0;  1 drivers
S_0x55c809472a20 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55c809471bc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55c80950c060 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55c80950c0a0 .param/l "RESET" 0 12 13, C4<01>;
P_0x55c80950c0e0 .param/l "SET" 0 12 14, C4<10>;
P_0x55c80950c120 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55c809559340 .functor NOT 1, v0x55c8094d6140_0, C4<0>, C4<0>, C4<0>;
v0x55c8094b44d0_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c8094d6900_0 .net "clrbar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c8094d6520_0 .net "j", 0 0, L_0x55c8095590e0;  alias, 1 drivers
v0x55c8094d65c0_0 .net "k", 0 0, L_0x55c809559280;  alias, 1 drivers
v0x55c8094d6140_0 .var "q", 0 0;
v0x55c8094d61e0_0 .net "qbar", 0 0, L_0x55c809559340;  alias, 1 drivers
S_0x55c809467b00 .scope module, "OUTPUT_QC" "output_section" 10 38, 11 4 0, S_0x55c80947c6c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55c8095585c0 .functor OR 1, L_0x55c809558500, L_0x55c809557890, C4<0>, C4<0>;
L_0x55c809558650 .functor AND 1, L_0x55c809557890, L_0x55c809558810, C4<1>, C4<1>;
L_0x55c8095586e0 .functor NOT 1, L_0x55c809558650, C4<0>, C4<0>, C4<0>;
L_0x55c8095587a0 .functor AND 1, L_0x55c809559e80, L_0x55c809557890, C4<1>, C4<1>;
L_0x55c809558810 .functor NOT 1, L_0x55c8095587a0, C4<0>, C4<0>, C4<0>;
L_0x55c809558920 .functor AND 1, L_0x55c8095586e0, L_0x55c8095585c0, C4<1>, C4<1>;
L_0x55c809558ac0 .functor AND 1, L_0x55c809558810, L_0x55c8095585c0, C4<1>, C4<1>;
v0x55c809462bd0_0 .net "NOTHING", 0 0, L_0x55c809558b80;  1 drivers
v0x55c809462c90_0 .net *"_ivl_2", 0 0, L_0x55c809558650;  1 drivers
v0x55c809462810_0 .net *"_ivl_6", 0 0, L_0x55c8095587a0;  1 drivers
v0x55c809462440_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c8094624e0_0 .net "clr_bar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c8094620c0_0 .net "data", 0 0, L_0x55c809559e80;  alias, 1 drivers
v0x55c809462160_0 .net "feedback", 0 0, L_0x55c809558500;  alias, 1 drivers
v0x55c809461d60_0 .net "j", 0 0, L_0x55c809558920;  1 drivers
v0x55c809461e00_0 .net "k", 0 0, L_0x55c809558ac0;  1 drivers
v0x55c809437f30_0 .net "ld", 0 0, L_0x55c809557890;  alias, 1 drivers
v0x55c809437ac0_0 .net "q", 0 0, v0x55c809463370_0;  alias, 1 drivers
v0x55c809437b60_0 .net "to_j", 0 0, L_0x55c8095586e0;  1 drivers
v0x55c809437710_0 .net "to_j_and_k", 0 0, L_0x55c8095585c0;  1 drivers
v0x55c8094377b0_0 .net "to_k", 0 0, L_0x55c809558810;  1 drivers
S_0x55c809466f80 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55c809467b00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55c8094b5480 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55c8094b54c0 .param/l "RESET" 0 12 13, C4<01>;
P_0x55c8094b5500 .param/l "SET" 0 12 14, C4<10>;
P_0x55c8094b5540 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55c809558b80 .functor NOT 1, v0x55c809463370_0, C4<0>, C4<0>, C4<0>;
v0x55c8094375c0_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c809436d10_0 .net "clrbar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c809463c00_0 .net "j", 0 0, L_0x55c809558920;  alias, 1 drivers
v0x55c8094632d0_0 .net "k", 0 0, L_0x55c809558ac0;  alias, 1 drivers
v0x55c809463370_0 .var "q", 0 0;
v0x55c809462f50_0 .net "qbar", 0 0, L_0x55c809558b80;  alias, 1 drivers
S_0x55c809467f20 .scope module, "OUTPUT_QD" "output_section" 10 27, 11 4 0, S_0x55c80947c6c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55c809557c10 .functor OR 1, L_0x55c809557b00, L_0x55c809557890, C4<0>, C4<0>;
L_0x55c809557ca0 .functor AND 1, L_0x55c809557890, L_0x55c809557fa0, C4<1>, C4<1>;
L_0x55c809557d30 .functor NOT 1, L_0x55c809557ca0, C4<0>, C4<0>, C4<0>;
L_0x55c809557df0 .functor AND 1, L_0x55c809559fb0, L_0x55c809557890, C4<1>, C4<1>;
L_0x55c809557fa0 .functor NOT 1, L_0x55c809557df0, C4<0>, C4<0>, C4<0>;
L_0x55c8095580b0 .functor AND 1, L_0x55c809557d30, L_0x55c809557c10, C4<1>, C4<1>;
L_0x55c809558250 .functor AND 1, L_0x55c809557fa0, L_0x55c809557c10, C4<1>, C4<1>;
v0x55c8094592a0_0 .net "NOTHING", 0 0, L_0x55c809558310;  1 drivers
v0x55c809459360_0 .net *"_ivl_2", 0 0, L_0x55c809557ca0;  1 drivers
v0x55c809458ee0_0 .net *"_ivl_6", 0 0, L_0x55c809557df0;  1 drivers
v0x55c809458fa0_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c8094490c0_0 .net "clr_bar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c809448db0_0 .net "data", 0 0, L_0x55c809559fb0;  alias, 1 drivers
v0x55c809448e70_0 .net "feedback", 0 0, L_0x55c809557b00;  alias, 1 drivers
v0x55c809448aa0_0 .net "j", 0 0, L_0x55c8095580b0;  1 drivers
v0x55c809448b40_0 .net "k", 0 0, L_0x55c809558250;  1 drivers
v0x55c809438350_0 .net "ld", 0 0, L_0x55c809557890;  alias, 1 drivers
v0x55c809488e30_0 .net "q", 0 0, v0x55c809459b30_0;  alias, 1 drivers
v0x55c8094898f0_0 .net "to_j", 0 0, L_0x55c809557d30;  1 drivers
v0x55c809489990_0 .net "to_j_and_k", 0 0, L_0x55c809557c10;  1 drivers
v0x55c80948a380_0 .net "to_k", 0 0, L_0x55c809557fa0;  1 drivers
S_0x55c8094db610 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55c809467f20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55c80945f040 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55c80945f080 .param/l "RESET" 0 12 13, C4<01>;
P_0x55c80945f0c0 .param/l "SET" 0 12 14, C4<10>;
P_0x55c80945f100 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55c809558310 .functor NOT 1, v0x55c809459b30_0, C4<0>, C4<0>, C4<0>;
v0x55c80945af60_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c80945b000_0 .net "clrbar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c809448110_0 .net "j", 0 0, L_0x55c8095580b0;  alias, 1 drivers
v0x55c809459a90_0 .net "k", 0 0, L_0x55c809558250;  alias, 1 drivers
v0x55c809459b30_0 .var "q", 0 0;
v0x55c809459780_0 .net "qbar", 0 0, L_0x55c809558310;  alias, 1 drivers
S_0x55c8094daa90 .scope module, "COUNTER2" "ta161_bar" 8 40, 9 7 0, S_0x55c809488360;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "CLR_BAR";
    .port_info 1 /INPUT 1 "LD_BAR";
    .port_info 2 /INPUT 1 "ENT";
    .port_info 3 /INPUT 1 "ENP";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /INPUT 1 "A";
    .port_info 6 /INPUT 1 "B";
    .port_info 7 /INPUT 1 "C";
    .port_info 8 /INPUT 1 "D";
    .port_info 9 /OUTPUT 1 "QA";
    .port_info 10 /OUTPUT 1 "QB";
    .port_info 11 /OUTPUT 1 "QC";
    .port_info 12 /OUTPUT 1 "QD";
    .port_info 13 /OUTPUT 1 "RCO";
v0x55c8094566f0_0 .net "A", 0 0, L_0x55c80955caa0;  1 drivers
v0x55c8094567e0_0 .net "B", 0 0, L_0x55c80955cb40;  1 drivers
v0x55c809456f70_0 .net "C", 0 0, L_0x55c80955cc20;  1 drivers
v0x55c809457060_0 .net "CLK", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c809439840_0 .net "CLR_BAR", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c809439930_0 .net "D", 0 0, L_0x55c80955ccc0;  1 drivers
v0x55c809439430_0 .net "ENP", 0 0, L_0x55c809557110;  alias, 1 drivers
v0x55c8094394d0_0 .net "ENT", 0 0, L_0x55c809557760;  alias, 1 drivers
v0x55c80943a880_0 .net "LD_BAR", 0 0, v0x55c809394aa0_0;  alias, 1 drivers
v0x55c809439c70_0 .net "QA", 0 0, v0x55c8094e0580_0;  1 drivers
v0x55c809439d10_0 .net "QB", 0 0, v0x55c8094b9f90_0;  1 drivers
v0x55c80943bd40_0 .net "QC", 0 0, v0x55c8094ad990_0;  1 drivers
v0x55c80943bde0_0 .net "QD", 0 0, v0x55c80944a4c0_0;  1 drivers
v0x55c80943b570_0 .net "RCO", 0 0, L_0x55c80955a400;  alias, 1 drivers
S_0x55c8094dba30 .scope module, "U1" "jeff_74x161" 9 20, 10 7 0, S_0x55c8094daa90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld_bar";
    .port_info 2 /INPUT 1 "ent";
    .port_info 3 /INPUT 1 "enp";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "a";
    .port_info 6 /INPUT 1 "b";
    .port_info 7 /INPUT 1 "c";
    .port_info 8 /INPUT 1 "d";
    .port_info 9 /OUTPUT 1 "qa";
    .port_info 10 /OUTPUT 1 "qb";
    .port_info 11 /OUTPUT 1 "qc";
    .port_info 12 /OUTPUT 1 "qd";
    .port_info 13 /OUTPUT 1 "rco";
L_0x55c80955a0e0 .functor AND 1, L_0x55c809557760, v0x55c80944a4c0_0, C4<1>, C4<1>;
L_0x55c80955a1e0 .functor AND 1, L_0x55c80955a0e0, v0x55c8094ad990_0, C4<1>, C4<1>;
L_0x55c80955a300 .functor AND 1, L_0x55c80955a1e0, v0x55c8094b9f90_0, C4<1>, C4<1>;
L_0x55c80955a400 .functor AND 1, L_0x55c80955a300, v0x55c8094e0580_0, C4<1>, C4<1>;
L_0x55c80955a500 .functor NOT 1, v0x55c809394aa0_0, C4<0>, C4<0>, C4<0>;
L_0x55c80955a680 .functor AND 1, L_0x55c809557760, L_0x55c809557110, C4<1>, C4<1>;
L_0x55c80955a860 .functor AND 1, L_0x55c80955a680, v0x55c8094ad990_0, C4<1>, C4<1>;
L_0x55c80955a8d0 .functor AND 1, L_0x55c80955a860, v0x55c8094b9f90_0, C4<1>, C4<1>;
L_0x55c80955a990 .functor AND 1, L_0x55c80955a8d0, v0x55c8094e0580_0, C4<1>, C4<1>;
L_0x55c80955b1f0 .functor AND 1, L_0x55c80955a680, v0x55c8094b9f90_0, C4<1>, C4<1>;
L_0x55c80955b2e0 .functor AND 1, L_0x55c80955b1f0, v0x55c8094e0580_0, C4<1>, C4<1>;
L_0x55c80955ba60 .functor AND 1, L_0x55c80955a680, v0x55c8094e0580_0, C4<1>, C4<1>;
L_0x55c80955c190 .functor BUFZ 1, L_0x55c80955a680, C4<0>, C4<0>, C4<0>;
v0x55c80944ff80_0 .net *"_ivl_0", 0 0, L_0x55c80955a0e0;  1 drivers
v0x55c809450080_0 .net *"_ivl_12", 0 0, L_0x55c80955a860;  1 drivers
v0x55c80944f7b0_0 .net *"_ivl_14", 0 0, L_0x55c80955a8d0;  1 drivers
v0x55c80944f8a0_0 .net *"_ivl_18", 0 0, L_0x55c80955b1f0;  1 drivers
v0x55c809450770_0 .net *"_ivl_2", 0 0, L_0x55c80955a1e0;  1 drivers
v0x55c809450850_0 .net *"_ivl_4", 0 0, L_0x55c80955a300;  1 drivers
v0x55c809450350_0 .net "a", 0 0, L_0x55c80955caa0;  alias, 1 drivers
v0x55c8094503f0_0 .net "b", 0 0, L_0x55c80955cb40;  alias, 1 drivers
v0x55c80944ef60_0 .net "c", 0 0, L_0x55c80955cc20;  alias, 1 drivers
v0x55c809450bd0_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c809450c70_0 .net "clr_bar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c8094531f0_0 .net "d", 0 0, L_0x55c80955ccc0;  alias, 1 drivers
v0x55c8094532c0_0 .net "enp", 0 0, L_0x55c809557110;  alias, 1 drivers
v0x55c809452a20_0 .net "ent", 0 0, L_0x55c809557760;  alias, 1 drivers
v0x55c809452b10_0 .net "ent_and_enp", 0 0, L_0x55c80955a680;  1 drivers
v0x55c8094539e0_0 .net "feedback_qa", 0 0, L_0x55c80955c190;  1 drivers
v0x55c809453a80_0 .net "feedback_qb", 0 0, L_0x55c80955ba60;  1 drivers
v0x55c8094535c0_0 .net "feedback_qc", 0 0, L_0x55c80955b2e0;  1 drivers
v0x55c809453660_0 .net "feedback_qd", 0 0, L_0x55c80955a990;  1 drivers
v0x55c809453e40_0 .net "ld", 0 0, L_0x55c80955a500;  1 drivers
v0x55c809453ee0_0 .net "ld_bar", 0 0, v0x55c809394aa0_0;  alias, 1 drivers
v0x55c809456320_0 .net "qa", 0 0, v0x55c8094e0580_0;  alias, 1 drivers
v0x55c809456410_0 .net "qb", 0 0, v0x55c8094b9f90_0;  alias, 1 drivers
v0x55c809455b50_0 .net "qc", 0 0, v0x55c8094ad990_0;  alias, 1 drivers
v0x55c809455c40_0 .net "qd", 0 0, v0x55c80944a4c0_0;  alias, 1 drivers
v0x55c809456b10_0 .net "rco", 0 0, L_0x55c80955a400;  alias, 1 drivers
S_0x55c8094b8290 .scope module, "OUTPUT_QA" "output_section" 10 60, 11 4 0, S_0x55c8094dba30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55c80955c250 .functor OR 1, L_0x55c80955c190, L_0x55c80955a500, C4<0>, C4<0>;
L_0x55c80955c2c0 .functor AND 1, L_0x55c80955a500, L_0x55c80955c670, C4<1>, C4<1>;
L_0x55c80955c540 .functor NOT 1, L_0x55c80955c2c0, C4<0>, C4<0>, C4<0>;
L_0x55c80955c600 .functor AND 1, L_0x55c80955caa0, L_0x55c80955a500, C4<1>, C4<1>;
L_0x55c80955c670 .functor NOT 1, L_0x55c80955c600, C4<0>, C4<0>, C4<0>;
L_0x55c80955c780 .functor AND 1, L_0x55c80955c540, L_0x55c80955c250, C4<1>, C4<1>;
L_0x55c80955c920 .functor AND 1, L_0x55c80955c670, L_0x55c80955c250, C4<1>, C4<1>;
v0x55c8094a42b0_0 .net "NOTHING", 0 0, L_0x55c80955c9e0;  1 drivers
v0x55c80944eb70_0 .net *"_ivl_2", 0 0, L_0x55c80955c2c0;  1 drivers
v0x55c80944ec10_0 .net *"_ivl_6", 0 0, L_0x55c80955c600;  1 drivers
v0x55c8094522a0_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c809452340_0 .net "clr_bar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c809455420_0 .net "data", 0 0, L_0x55c80955caa0;  alias, 1 drivers
v0x55c80943dfe0_0 .net "feedback", 0 0, L_0x55c80955c190;  alias, 1 drivers
v0x55c80943e0a0_0 .net "j", 0 0, L_0x55c80955c780;  1 drivers
v0x55c809441710_0 .net "k", 0 0, L_0x55c80955c920;  1 drivers
v0x55c8094417b0_0 .net "ld", 0 0, L_0x55c80955a500;  alias, 1 drivers
v0x55c8094653c0_0 .net "q", 0 0, v0x55c8094e0580_0;  alias, 1 drivers
v0x55c809516cf0_0 .net "to_j", 0 0, L_0x55c80955c540;  1 drivers
v0x55c809516d90_0 .net "to_j_and_k", 0 0, L_0x55c80955c250;  1 drivers
v0x55c8095166d0_0 .net "to_k", 0 0, L_0x55c80955c670;  1 drivers
S_0x55c8094c9370 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55c8094b8290;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55c8094de530 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55c8094de570 .param/l "RESET" 0 12 13, C4<01>;
P_0x55c8094de5b0 .param/l "SET" 0 12 14, C4<10>;
P_0x55c8094de5f0 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55c80955c9e0 .functor NOT 1, v0x55c8094e0580_0, C4<0>, C4<0>, C4<0>;
v0x55c8094df060_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c8094dfa50_0 .net "clrbar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c8094dfaf0_0 .net "j", 0 0, L_0x55c80955c780;  alias, 1 drivers
v0x55c8094e04e0_0 .net "k", 0 0, L_0x55c80955c920;  alias, 1 drivers
v0x55c8094e0580_0 .var "q", 0 0;
v0x55c8094c5500_0 .net "qbar", 0 0, L_0x55c80955c9e0;  alias, 1 drivers
S_0x55c8094cbf20 .scope module, "OUTPUT_QB" "output_section" 10 49, 11 4 0, S_0x55c8094dba30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55c80955bbb0 .functor OR 1, L_0x55c80955ba60, L_0x55c80955a500, C4<0>, C4<0>;
L_0x55c80955bc40 .functor AND 1, L_0x55c80955a500, L_0x55c80955bdb0, C4<1>, C4<1>;
L_0x55c80955bcd0 .functor NOT 1, L_0x55c80955bc40, C4<0>, C4<0>, C4<0>;
L_0x55c80955bd40 .functor AND 1, L_0x55c80955cb40, L_0x55c80955a500, C4<1>, C4<1>;
L_0x55c80955bdb0 .functor NOT 1, L_0x55c80955bd40, C4<0>, C4<0>, C4<0>;
L_0x55c80955bec0 .functor AND 1, L_0x55c80955bcd0, L_0x55c80955bbb0, C4<1>, C4<1>;
L_0x55c80955c010 .functor AND 1, L_0x55c80955bdb0, L_0x55c80955bbb0, C4<1>, C4<1>;
v0x55c8094bd290_0 .net "NOTHING", 0 0, L_0x55c80955c0d0;  1 drivers
v0x55c8094bd350_0 .net *"_ivl_2", 0 0, L_0x55c80955bc40;  1 drivers
v0x55c8094c1c90_0 .net *"_ivl_6", 0 0, L_0x55c80955bd40;  1 drivers
v0x55c8094c1d60_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c8094c0570_0 .net "clr_bar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c8094c0660_0 .net "data", 0 0, L_0x55c80955cb40;  alias, 1 drivers
v0x55c8094c4f70_0 .net "feedback", 0 0, L_0x55c80955ba60;  alias, 1 drivers
v0x55c8094c5030_0 .net "j", 0 0, L_0x55c80955bec0;  1 drivers
v0x55c8094c3850_0 .net "k", 0 0, L_0x55c80955c010;  1 drivers
v0x55c8094d39c0_0 .net "ld", 0 0, L_0x55c80955a500;  alias, 1 drivers
v0x55c8094d3a90_0 .net "q", 0 0, v0x55c8094b9f90_0;  alias, 1 drivers
v0x55c8094d2a40_0 .net "to_j", 0 0, L_0x55c80955bcd0;  1 drivers
v0x55c8094d2ae0_0 .net "to_j_and_k", 0 0, L_0x55c80955bbb0;  1 drivers
v0x55c8094d12e0_0 .net "to_k", 0 0, L_0x55c80955bdb0;  1 drivers
S_0x55c8094cdae0 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55c8094cbf20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55c8094b7f70 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55c8094b7fb0 .param/l "RESET" 0 12 13, C4<01>;
P_0x55c8094b7ff0 .param/l "SET" 0 12 14, C4<10>;
P_0x55c8094b8030 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55c80955c0d0 .functor NOT 1, v0x55c8094b9f90_0, C4<0>, C4<0>, C4<0>;
v0x55c8094ceb20_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c8094bb610_0 .net "clrbar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c8094bb6b0_0 .net "j", 0 0, L_0x55c80955bec0;  alias, 1 drivers
v0x55c8094b9ef0_0 .net "k", 0 0, L_0x55c80955c010;  alias, 1 drivers
v0x55c8094b9f90_0 .var "q", 0 0;
v0x55c8094be9b0_0 .net "qbar", 0 0, L_0x55c80955c0d0;  alias, 1 drivers
S_0x55c8094d45a0 .scope module, "OUTPUT_QC" "output_section" 10 38, 11 4 0, S_0x55c8094dba30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55c80955b3a0 .functor OR 1, L_0x55c80955b2e0, L_0x55c80955a500, C4<0>, C4<0>;
L_0x55c80955b430 .functor AND 1, L_0x55c80955a500, L_0x55c80955b5f0, C4<1>, C4<1>;
L_0x55c80955b4c0 .functor NOT 1, L_0x55c80955b430, C4<0>, C4<0>, C4<0>;
L_0x55c80955b580 .functor AND 1, L_0x55c80955cc20, L_0x55c80955a500, C4<1>, C4<1>;
L_0x55c80955b5f0 .functor NOT 1, L_0x55c80955b580, C4<0>, C4<0>, C4<0>;
L_0x55c80955b700 .functor AND 1, L_0x55c80955b4c0, L_0x55c80955b3a0, C4<1>, C4<1>;
L_0x55c80955b8a0 .functor AND 1, L_0x55c80955b5f0, L_0x55c80955b3a0, C4<1>, C4<1>;
v0x55c809498c70_0 .net "NOTHING", 0 0, L_0x55c80955b960;  1 drivers
v0x55c809498d60_0 .net *"_ivl_2", 0 0, L_0x55c80955b430;  1 drivers
v0x55c80949d750_0 .net *"_ivl_6", 0 0, L_0x55c80955b580;  1 drivers
v0x55c80949c010_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c80949c0b0_0 .net "clr_bar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c8094a0a10_0 .net "data", 0 0, L_0x55c80955cc20;  alias, 1 drivers
v0x55c8094a0ad0_0 .net "feedback", 0 0, L_0x55c80955b2e0;  alias, 1 drivers
v0x55c80949f2f0_0 .net "j", 0 0, L_0x55c80955b700;  1 drivers
v0x55c80949f390_0 .net "k", 0 0, L_0x55c80955b8a0;  1 drivers
v0x55c8094a3cf0_0 .net "ld", 0 0, L_0x55c80955a500;  alias, 1 drivers
v0x55c8094a3de0_0 .net "q", 0 0, v0x55c8094ad990_0;  alias, 1 drivers
v0x55c8094a25d0_0 .net "to_j", 0 0, L_0x55c80955b4c0;  1 drivers
v0x55c8094a2670_0 .net "to_j_and_k", 0 0, L_0x55c80955b3a0;  1 drivers
v0x55c8094b2830_0 .net "to_k", 0 0, L_0x55c80955b5f0;  1 drivers
S_0x55c809496cd0 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55c8094d45a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55c8094a8150 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55c8094a8190 .param/l "RESET" 0 12 13, C4<01>;
P_0x55c8094a81d0 .param/l "SET" 0 12 14, C4<10>;
P_0x55c8094a8210 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55c80955b960 .functor NOT 1, v0x55c8094ad990_0, C4<0>, C4<0>, C4<0>;
v0x55c8094aadf0_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c8094ac950_0 .net "clrbar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c8094aca10_0 .net "j", 0 0, L_0x55c80955b700;  alias, 1 drivers
v0x55c8094ad8f0_0 .net "k", 0 0, L_0x55c80955b8a0;  alias, 1 drivers
v0x55c8094ad990_0 .var "q", 0 0;
v0x55c80949a3b0_0 .net "qbar", 0 0, L_0x55c80955b960;  alias, 1 drivers
S_0x55c8094b18b0 .scope module, "OUTPUT_QD" "output_section" 10 27, 11 4 0, S_0x55c8094dba30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clr_bar";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 1 "feedback";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "data";
    .port_info 5 /OUTPUT 1 "q";
L_0x55c80955aa00 .functor OR 1, L_0x55c80955a990, L_0x55c80955a500, C4<0>, C4<0>;
L_0x55c80955aa90 .functor AND 1, L_0x55c80955a500, L_0x55c80955ad60, C4<1>, C4<1>;
L_0x55c80955ab20 .functor NOT 1, L_0x55c80955aa90, C4<0>, C4<0>, C4<0>;
L_0x55c80955abe0 .functor AND 1, L_0x55c80955ccc0, L_0x55c80955a500, C4<1>, C4<1>;
L_0x55c80955ad60 .functor NOT 1, L_0x55c80955abe0, C4<0>, C4<0>, C4<0>;
L_0x55c80955ae70 .functor AND 1, L_0x55c80955ab20, L_0x55c80955aa00, C4<1>, C4<1>;
L_0x55c80955b010 .functor AND 1, L_0x55c80955ad60, L_0x55c80955aa00, C4<1>, C4<1>;
v0x55c80944b410_0 .net "NOTHING", 0 0, L_0x55c80955b0f0;  1 drivers
v0x55c80944b4e0_0 .net *"_ivl_2", 0 0, L_0x55c80955aa90;  1 drivers
v0x55c80944a800_0 .net *"_ivl_6", 0 0, L_0x55c80955abe0;  1 drivers
v0x55c80944a8f0_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c80944c8d0_0 .net "clr_bar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c80944c970_0 .net "data", 0 0, L_0x55c80955ccc0;  alias, 1 drivers
v0x55c80944c100_0 .net "feedback", 0 0, L_0x55c80955a990;  alias, 1 drivers
v0x55c80944c1c0_0 .net "j", 0 0, L_0x55c80955ae70;  1 drivers
v0x55c80944d0c0_0 .net "k", 0 0, L_0x55c80955b010;  1 drivers
v0x55c80944cca0_0 .net "ld", 0 0, L_0x55c80955a500;  alias, 1 drivers
v0x55c80944cd40_0 .net "q", 0 0, v0x55c80944a4c0_0;  alias, 1 drivers
v0x55c80944b8b0_0 .net "to_j", 0 0, L_0x55c80955ab20;  1 drivers
v0x55c80944b950_0 .net "to_j_and_k", 0 0, L_0x55c80955aa00;  1 drivers
v0x55c80944d520_0 .net "to_k", 0 0, L_0x55c80955ad60;  1 drivers
S_0x55c8094b34a0 .scope module, "JK" "jk_flip_flop_pos_edge_sync_clear_behavioral" 11 22, 12 3 0, S_0x55c8094b18b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "clrbar";
    .port_info 2 /INPUT 1 "j";
    .port_info 3 /INPUT 1 "k";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qbar";
P_0x55c8094370f0 .param/l "NOCHANGE" 0 12 12, C4<00>;
P_0x55c809437130 .param/l "RESET" 0 12 13, C4<01>;
P_0x55c809437170 .param/l "SET" 0 12 14, C4<10>;
P_0x55c8094371b0 .param/l "TOGGLE" 0 12 15, C4<11>;
L_0x55c80955b0f0 .functor NOT 1, v0x55c80944a4c0_0, C4<0>, C4<0>, C4<0>;
v0x55c809436940_0 .net "clk", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c80945c110_0 .net "clrbar", 0 0, v0x55c8095545f0_0;  alias, 1 drivers
v0x55c80945c1d0_0 .net "j", 0 0, L_0x55c80955ae70;  alias, 1 drivers
v0x55c80944a420_0 .net "k", 0 0, L_0x55c80955b010;  alias, 1 drivers
v0x55c80944a4c0_0 .var "q", 0 0;
v0x55c80944a010_0 .net "qbar", 0 0, L_0x55c80955b0f0;  alias, 1 drivers
S_0x55c80943f7c0 .scope module, "MUX8" "ta157_8" 5 57, 13 7 0, S_0x55c80947a650;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x55c80955d210 .functor NOT 1, L_0x7fd1f65660a8, C4<0>, C4<0>, C4<0>;
v0x55c809444fc0_0 .net "A8", 7 0, L_0x55c80955cf50;  alias, 1 drivers
v0x55c809445080_0 .net "B8", 7 0, L_0x7fd1f6566060;  alias, 1 drivers
v0x55c809445f80_0 .net "EN", 0 0, L_0x55c80955d210;  1 drivers
v0x55c809446070_0 .net "EN_BAR", 0 0, L_0x7fd1f65660a8;  alias, 1 drivers
v0x55c809448530_0 .net "S", 0 0, v0x55c809554280_0;  alias, 1 drivers
v0x55c809464a90_0 .net "Y8", 7 0, L_0x55c80955d500;  alias, 1 drivers
L_0x55c80955d280 .part L_0x55c80955cf50, 0, 4;
L_0x55c80955d320 .part L_0x7fd1f6566060, 0, 4;
L_0x55c80955d3c0 .part L_0x55c80955cf50, 4, 4;
L_0x55c80955d460 .part L_0x7fd1f6566060, 4, 4;
L_0x55c80955d500 .concat8 [ 4 4 0 0], v0x55c809441e90_0, v0x55c809445830_0;
S_0x55c80943e3d0 .scope module, "MUX0" "jeff_74x157_behavioral" 13 20, 14 5 0, S_0x55c80943f7c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55c809440040_0 .net "a", 3 0, L_0x55c80955d280;  1 drivers
v0x55c809440140_0 .net "b", 3 0, L_0x55c80955d320;  1 drivers
v0x55c809442660_0 .net "en", 0 0, L_0x55c80955d210;  alias, 1 drivers
v0x55c809442700_0 .net "s", 0 0, v0x55c809554280_0;  alias, 1 drivers
v0x55c809441e90_0 .var "y", 3 0;
E_0x55c809494f70 .event anyedge, v0x55c809442660_0, v0x55c809442700_0, v0x55c809440040_0, v0x55c809440140_0;
S_0x55c809442e50 .scope module, "MUX1" "jeff_74x157_behavioral" 13 29, 14 5 0, S_0x55c80943f7c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55c809442ae0_0 .net "a", 3 0, L_0x55c80955d3c0;  1 drivers
v0x55c8094432b0_0 .net "b", 3 0, L_0x55c80955d460;  1 drivers
v0x55c809443370_0 .net "en", 0 0, L_0x55c80955d210;  alias, 1 drivers
v0x55c809445790_0 .net "s", 0 0, v0x55c809554280_0;  alias, 1 drivers
v0x55c809445830_0 .var "y", 3 0;
E_0x55c8094a82b0 .event anyedge, v0x55c809442660_0, v0x55c809442700_0, v0x55c809442ae0_0, v0x55c8094432b0_0;
S_0x55c80945cd50 .scope module, "OPCODEDEC0" "opcodedec" 5 66, 15 6 0, S_0x55c80947a650;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "OPCODE";
    .port_info 1 /INPUT 4 "MW_AD_HIGH";
    .port_info 2 /INPUT 4 "MW_BOP";
    .port_info 3 /OUTPUT 4 "TO_COUNTER";
    .port_info 4 /OUTPUT 1 "EIL_BAR";
L_0x55c80955d5a0 .functor BUFZ 1, v0x55c809491530_0, C4<0>, C4<0>, C4<0>;
v0x55c8094916c0_0 .net "EIL_BAR", 0 0, L_0x55c80955d5a0;  alias, 1 drivers
L_0x7fd1f6566138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c80938ea30_0 .net "LOW", 0 0, L_0x7fd1f6566138;  1 drivers
v0x55c80938eaf0_0 .net "MW_AD_HIGH", 7 4, L_0x55c809556fe0;  alias, 1 drivers
v0x55c80938ebe0_0 .net "MW_BOP", 12 9, L_0x55c8095571b0;  alias, 1 drivers
v0x55c80938ec80_0 .net "OPCODE", 3 0, v0x55c809554530_0;  alias, 1 drivers
v0x55c80938ede0_0 .net "TO_COUNTER", 7 4, v0x55c809493a20_0;  alias, 1 drivers
v0x55c809368b90_0 .net "W1", 0 0, v0x55c809491530_0;  1 drivers
L_0x55c80955d790 .part L_0x55c8095571b0, 0, 1;
L_0x55c80955d830 .part L_0x55c8095571b0, 1, 1;
L_0x55c80955d8d0 .part L_0x55c8095571b0, 2, 1;
L_0x55c80955d970 .part L_0x55c8095571b0, 3, 1;
S_0x55c809459da0 .scope module, "U1" "ta157_4" 15 22, 16 7 0, S_0x55c80945cd50;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "A4";
    .port_info 1 /INPUT 4 "B4";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 4 "Y4";
L_0x55c80955d720 .functor NOT 1, L_0x7fd1f6566138, C4<0>, C4<0>, C4<0>;
v0x55c809493be0_0 .net "A4", 3 0, v0x55c809554530_0;  alias, 1 drivers
v0x55c80945b170_0 .net "B4", 3 0, L_0x55c809556fe0;  alias, 1 drivers
v0x55c80945b240_0 .net "EN", 0 0, L_0x55c80955d720;  1 drivers
v0x55c80945b340_0 .net "EN_BAR", 0 0, L_0x7fd1f6566138;  alias, 1 drivers
v0x55c80945c3c0_0 .net "S", 0 0, v0x55c809491530_0;  alias, 1 drivers
v0x55c80945c4b0_0 .net "Y4", 3 0, v0x55c809493a20_0;  alias, 1 drivers
S_0x55c809470420 .scope module, "MUX0" "jeff_74x157_behavioral" 16 19, 14 5 0, S_0x55c809459da0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55c8094701e0_0 .net "a", 3 0, v0x55c809554530_0;  alias, 1 drivers
v0x55c8094926b0_0 .net "b", 3 0, L_0x55c809556fe0;  alias, 1 drivers
v0x55c809492790_0 .net "en", 0 0, L_0x55c80955d720;  alias, 1 drivers
v0x55c809492830_0 .net "s", 0 0, v0x55c809491530_0;  alias, 1 drivers
v0x55c809493a20_0 .var "y", 3 0;
E_0x55c8094d1440 .event anyedge, v0x55c809492790_0, v0x55c809492830_0, v0x55c8094701e0_0, v0x55c8094926b0_0;
S_0x55c809486610 .scope module, "U2" "nand4_behavioral" 15 32, 17 22 0, S_0x55c80945cd50;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
v0x55c8094d9450_0 .net "a", 0 0, L_0x55c80955d790;  1 drivers
v0x55c8094d9510_0 .net "b", 0 0, L_0x55c80955d830;  1 drivers
v0x55c8094d95d0_0 .net "c", 0 0, L_0x55c80955d8d0;  1 drivers
v0x55c8094d9670_0 .net "d", 0 0, L_0x55c80955d970;  1 drivers
v0x55c809491530_0 .var "y", 0 0;
E_0x55c809459f30 .event anyedge, v0x55c8094d9670_0, v0x55c8094d95d0_0, v0x55c8094d9510_0, v0x55c8094d9450_0;
S_0x55c809368cd0 .scope module, "XOR_2" "xor2_behavioral" 5 93, 18 21 0, S_0x55c80947a650;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55c8093948b0_0 .net "a", 0 0, L_0x55c80955e370;  1 drivers
v0x55c809394990_0 .net "b", 0 0, L_0x55c80955da80;  alias, 1 drivers
v0x55c809394aa0_0 .var "y", 0 0;
E_0x55c8094928f0 .event anyedge, v0x55c80946ee90_0, v0x55c8093948b0_0;
S_0x55c80931e550 .scope module, "PROCESSOR_SECTION" "processor" 4 38, 19 4 0, S_0x55c8094ea1d0;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA_IN_A";
    .port_info 1 /INPUT 8 "DATA_IN_B";
    .port_info 2 /INPUT 1 "SYSTEM_CLK";
    .port_info 3 /INPUT 1 "EIL_BAR";
    .port_info 4 /INPUT 11 "CONTROL_BITS";
    .port_info 5 /OUTPUT 4 "STATUS_BITS";
    .port_info 6 /OUTPUT 8 "DATA_OUT";
L_0x55c80955e960 .functor BUFZ 8, L_0x55c809574bf0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x55c8095515b0_0 .net "ALU_DEST", 23 21, L_0x55c80955e7b0;  1 drivers
v0x55c809551690_0 .net "ALU_FUNC", 19 15, L_0x55c80955e670;  1 drivers
v0x55c809551780_0 .net "ALU_IN_A", 7 0, L_0x55c809564cd0;  1 drivers
v0x55c8095518a0_0 .net "ALU_IN_B", 7 0, L_0x55c809565060;  1 drivers
v0x55c809551990_0 .net "ALU_OUT", 7 0, L_0x55c809573230;  1 drivers
v0x55c809551aa0_0 .net "A_SOURCE", 0 0, L_0x55c80955e410;  1 drivers
v0x55c809551b40_0 .net "B_SOURCE", 0 0, L_0x55c80955e540;  1 drivers
v0x55c809551be0_0 .net "CIN", 0 0, L_0x55c80955e710;  1 drivers
v0x55c809551cd0_0 .net "CONTROL_BITS", 23 13, L_0x55c809557280;  alias, 1 drivers
v0x55c809551d90_0 .net "DATA_IN_A", 7 0, v0x55c809553ac0_0;  alias, 1 drivers
v0x55c809551e30_0 .net "DATA_IN_B", 7 0, v0x55c809553c10_0;  alias, 1 drivers
v0x55c809551f40_0 .net "DATA_OUT", 7 0, L_0x55c80955e960;  alias, 1 drivers
v0x55c809552020_0 .net "DATA_OUT_A", 7 0, L_0x55c80955fde0;  1 drivers
v0x55c8095520e0_0 .net "DATA_OUT_B", 7 0, L_0x55c809561500;  1 drivers
v0x55c8095521a0_0 .net "DATA_OUT_TA", 7 0, L_0x55c809562c60;  1 drivers
v0x55c809552260_0 .net "DATA_OUT_TB", 7 0, L_0x55c809564710;  1 drivers
v0x55c809552320_0 .net "EIL_BAR", 0 0, L_0x55c80955d5a0;  alias, 1 drivers
v0x55c8095524d0_0 .net "IN_ZP", 7 0, L_0x55c809574bf0;  1 drivers
L_0x7fd1f6566180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c809552590_0 .net "LOW", 0 0, L_0x7fd1f6566180;  1 drivers
v0x55c809552680_0 .net "STATUS_BITS", 3 0, L_0x55c809575710;  alias, 1 drivers
v0x55c809552740_0 .net "SYSTEM_CLK", 0 0, v0x55c809553860_0;  alias, 1 drivers
L_0x55c80955e410 .part L_0x55c809557280, 0, 1;
L_0x55c80955e540 .part L_0x55c809557280, 1, 1;
L_0x55c80955e670 .part L_0x55c809557280, 2, 5;
L_0x55c80955e710 .part L_0x55c809557280, 7, 1;
L_0x55c80955e7b0 .part L_0x55c809557280, 8, 3;
L_0x55c809562d50 .part L_0x55c80955e7b0, 0, 1;
L_0x55c809564890 .part L_0x55c80955e7b0, 1, 1;
L_0x55c809574c90 .part L_0x55c80955e7b0, 2, 1;
L_0x55c809575710 .concat8 [ 1 1 1 1], L_0x55c809565100, L_0x55c80956be30, v0x55c8092d7ff0_0, v0x55c809551130_0;
S_0x55c80931e800 .scope module, "ALU1" "alu" 19 92, 20 4 0, S_0x55c80931e550;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "IN_A";
    .port_info 1 /INPUT 8 "IN_B";
    .port_info 2 /INPUT 1 "CIN";
    .port_info 3 /INPUT 5 "ALU_FUNC";
    .port_info 4 /OUTPUT 8 "OUT8";
    .port_info 5 /OUTPUT 1 "C4";
    .port_info 6 /OUTPUT 1 "C8";
    .port_info 7 /OUTPUT 1 "Z";
L_0x55c809565100 .functor BUFZ 1, L_0x55c809565170, C4<0>, C4<0>, C4<0>;
v0x55c80952aff0_0 .net "AEQB1", 0 0, L_0x55c80956b480;  1 drivers
v0x55c80952b0b0_0 .net "AEQB2", 0 0, L_0x55c809572290;  1 drivers
v0x55c80952b200_0 .net "ALU_FUNC", 19 15, L_0x55c80955e670;  alias, 1 drivers
v0x55c80952b2a0_0 .net "C4", 0 0, L_0x55c809565100;  1 drivers
v0x55c80952b360_0 .net "C8", 0 0, L_0x55c80956be30;  1 drivers
v0x55c80952b400_0 .net "CARRY", 0 0, L_0x55c809565170;  1 drivers
v0x55c80952b4a0_0 .net "CIN", 0 0, L_0x55c80955e710;  alias, 1 drivers
v0x55c80952b540_0 .net "IN_A", 7 0, L_0x55c809564cd0;  alias, 1 drivers
v0x55c80952b5e0_0 .net "IN_B", 7 0, L_0x55c809565060;  alias, 1 drivers
v0x55c80952b750_0 .net "NOTHING1", 0 0, L_0x55c80956b1f0;  1 drivers
v0x55c80952b7f0_0 .net "NOTHING2", 0 0, L_0x55c80956aa30;  1 drivers
v0x55c80952b890_0 .net "NOTHING3", 0 0, L_0x55c809572000;  1 drivers
v0x55c80952b930_0 .net "NOTHING4", 0 0, L_0x55c8095717e0;  1 drivers
v0x55c80952b9d0_0 .net "OUT8", 7 0, L_0x55c809573230;  alias, 1 drivers
v0x55c80952bab0_0 .net "Z", 0 0, v0x55c8092d7ff0_0;  1 drivers
L_0x55c80956b090 .part L_0x55c809564cd0, 3, 1;
L_0x55c80956b560 .part L_0x55c809564cd0, 2, 1;
L_0x55c80956b600 .part L_0x55c809564cd0, 1, 1;
L_0x55c80956b6a0 .part L_0x55c809564cd0, 0, 1;
L_0x55c80956b740 .part L_0x55c809565060, 3, 1;
L_0x55c80956b7e0 .part L_0x55c809565060, 2, 1;
L_0x55c80956b880 .part L_0x55c809565060, 1, 1;
L_0x55c80956b920 .part L_0x55c809565060, 0, 1;
L_0x55c80956ba10 .part L_0x55c80955e670, 3, 1;
L_0x55c80956bab0 .part L_0x55c80955e670, 2, 1;
L_0x55c80956bb50 .part L_0x55c80955e670, 1, 1;
L_0x55c80956bbf0 .part L_0x55c80955e670, 0, 1;
L_0x55c80956bd00 .part L_0x55c80955e670, 4, 1;
L_0x55c809571ea0 .part L_0x55c809564cd0, 7, 1;
L_0x55c8095724e0 .part L_0x55c809564cd0, 6, 1;
L_0x55c809572580 .part L_0x55c809564cd0, 5, 1;
L_0x55c8095726b0 .part L_0x55c809564cd0, 4, 1;
L_0x55c809572750 .part L_0x55c809565060, 7, 1;
L_0x55c8095729a0 .part L_0x55c809565060, 6, 1;
L_0x55c809572a40 .part L_0x55c809565060, 5, 1;
L_0x55c809572900 .part L_0x55c809565060, 4, 1;
L_0x55c809572b90 .part L_0x55c80955e670, 3, 1;
L_0x55c809572e00 .part L_0x55c80955e670, 2, 1;
L_0x55c809572ea0 .part L_0x55c80955e670, 1, 1;
L_0x55c809573010 .part L_0x55c80955e670, 0, 1;
L_0x55c8095730b0 .part L_0x55c80955e670, 4, 1;
LS_0x55c809573230_0_0 .concat8 [ 1 1 1 1], L_0x55c80956a140, L_0x55c809569c90, L_0x55c809569820, L_0x55c809568e50;
LS_0x55c809573230_0_4 .concat8 [ 1 1 1 1], L_0x55c809570ef0, L_0x55c809570a60, L_0x55c8095705f0, L_0x55c80956fc40;
L_0x55c809573230 .concat8 [ 4 4 0 0], LS_0x55c809573230_0_0, LS_0x55c809573230_0_4;
S_0x55c8093668e0 .scope module, "AND1" "and2_behavioral" 20 73, 21 21 0, S_0x55c80931e800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55c809366b90_0 .net "a", 0 0, L_0x55c80956b480;  alias, 1 drivers
v0x55c809366c70_0 .net "b", 0 0, L_0x55c809572290;  alias, 1 drivers
v0x55c8092d7ff0_0 .var "y", 0 0;
E_0x55c809392e80 .event anyedge, v0x55c809366c70_0, v0x55c809366b90_0;
S_0x55c80938b260 .scope module, "U1" "ta181_bar" 20 23, 22 8 0, S_0x55c80931e800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x55c809565170 .functor NOT 1, L_0x55c80956adf0, C4<0>, C4<0>, C4<0>;
L_0x55c809565270 .functor NOT 1, L_0x55c80955e710, C4<0>, C4<0>, C4<0>;
v0x55c809519f40_0 .net "A0_BAR", 0 0, L_0x55c80956b6a0;  1 drivers
v0x55c80951a000_0 .net "A1_BAR", 0 0, L_0x55c80956b600;  1 drivers
v0x55c80951a0c0_0 .net "A2_BAR", 0 0, L_0x55c80956b560;  1 drivers
v0x55c80951a160_0 .net "A3_BAR", 0 0, L_0x55c80956b090;  1 drivers
v0x55c80951a200_0 .net "AEQB", 0 0, L_0x55c80956b480;  alias, 1 drivers
v0x55c80951a2a0_0 .net "B0_BAR", 0 0, L_0x55c80956b920;  1 drivers
v0x55c80951a340_0 .net "B1_BAR", 0 0, L_0x55c80956b880;  1 drivers
v0x55c80951a430_0 .net "B2_BAR", 0 0, L_0x55c80956b7e0;  1 drivers
v0x55c80951a520_0 .net "B3_BAR", 0 0, L_0x55c80956b740;  1 drivers
v0x55c80951a650_0 .net "CI", 0 0, L_0x55c80955e710;  alias, 1 drivers
v0x55c80951a6f0_0 .net "CI_BAR", 0 0, L_0x55c809565270;  1 drivers
v0x55c80951a790_0 .net "CO", 0 0, L_0x55c809565170;  alias, 1 drivers
v0x55c80951a830_0 .net "CO_BAR", 0 0, L_0x55c80956adf0;  1 drivers
v0x55c80951a920_0 .net "F0_BAR", 0 0, L_0x55c80956a140;  1 drivers
v0x55c80951a9c0_0 .net "F1_BAR", 0 0, L_0x55c809569c90;  1 drivers
v0x55c80951aa60_0 .net "F2_BAR", 0 0, L_0x55c809569820;  1 drivers
v0x55c80951ab00_0 .net "F3_BAR", 0 0, L_0x55c809568e50;  1 drivers
v0x55c80951acb0_0 .net "G_BAR", 0 0, L_0x55c80956aa30;  alias, 1 drivers
v0x55c80951ada0_0 .net "M", 0 0, L_0x55c80956bd00;  1 drivers
v0x55c80951ae90_0 .net "P_BAR", 0 0, L_0x55c80956b1f0;  alias, 1 drivers
v0x55c80951af80_0 .net "S0", 0 0, L_0x55c80956bbf0;  1 drivers
v0x55c80951b020_0 .net "S1", 0 0, L_0x55c80956bb50;  1 drivers
v0x55c80951b0c0_0 .net "S2", 0 0, L_0x55c80956bab0;  1 drivers
v0x55c80951b160_0 .net "S3", 0 0, L_0x55c80956ba10;  1 drivers
S_0x55c80937f6b0 .scope module, "U1" "jeff_74x181" 22 31, 23 16 0, S_0x55c80938b260;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x55c8095184e0_0 .net "a0", 0 0, L_0x55c80956b6a0;  alias, 1 drivers
v0x55c8095185a0_0 .net "a1", 0 0, L_0x55c80956b600;  alias, 1 drivers
v0x55c809518640_0 .net "a2", 0 0, L_0x55c80956b560;  alias, 1 drivers
v0x55c8095186e0_0 .net "a3", 0 0, L_0x55c80956b090;  alias, 1 drivers
v0x55c809518780_0 .net "aeqb", 0 0, L_0x55c80956b480;  alias, 1 drivers
v0x55c809518820_0 .net "b0", 0 0, L_0x55c80956b920;  alias, 1 drivers
v0x55c8095188c0_0 .net "b1", 0 0, L_0x55c80956b880;  alias, 1 drivers
v0x55c809518960_0 .net "b2", 0 0, L_0x55c80956b7e0;  alias, 1 drivers
v0x55c809518a00_0 .net "b3", 0 0, L_0x55c80956b740;  alias, 1 drivers
v0x55c809518b60_0 .net "ci_bar", 0 0, L_0x55c809565270;  alias, 1 drivers
v0x55c809518c00_0 .net "co_bar", 0 0, L_0x55c80956adf0;  alias, 1 drivers
v0x55c809518cd0_0 .net "f0", 0 0, L_0x55c80956a140;  alias, 1 drivers
v0x55c809518d70_0 .net "f1", 0 0, L_0x55c809569c90;  alias, 1 drivers
v0x55c809518e60_0 .net "f2", 0 0, L_0x55c809569820;  alias, 1 drivers
v0x55c809518f50_0 .net "f3", 0 0, L_0x55c809568e50;  alias, 1 drivers
v0x55c809519040_0 .net "input0_out1", 0 0, L_0x55c809567680;  1 drivers
v0x55c8095190e0_0 .net "input0_out2", 0 0, L_0x55c809567b20;  1 drivers
v0x55c809519290_0 .net "input1_out1", 0 0, L_0x55c809566b10;  1 drivers
v0x55c809519330_0 .net "input1_out2", 0 0, L_0x55c8095671f0;  1 drivers
v0x55c8095193d0_0 .net "input2_out1", 0 0, L_0x55c8095661e0;  1 drivers
v0x55c809519470_0 .net "input2_out2", 0 0, L_0x55c809566680;  1 drivers
v0x55c8095195a0_0 .net "input3_out1", 0 0, L_0x55c809565730;  1 drivers
v0x55c809519640_0 .net "input3_out2", 0 0, L_0x55c809565c10;  1 drivers
v0x55c8095196e0_0 .net "m", 0 0, L_0x55c80956bd00;  alias, 1 drivers
v0x55c809519780_0 .net "m_bar", 0 0, L_0x55c809567be0;  1 drivers
v0x55c809519820_0 .net "s0", 0 0, L_0x55c80956bbf0;  alias, 1 drivers
v0x55c809519950_0 .net "s1", 0 0, L_0x55c80956bb50;  alias, 1 drivers
v0x55c809519a80_0 .net "s2", 0 0, L_0x55c80956bab0;  alias, 1 drivers
v0x55c809519bb0_0 .net "s3", 0 0, L_0x55c80956ba10;  alias, 1 drivers
v0x55c809519ce0_0 .net "x", 0 0, L_0x55c80956b1f0;  alias, 1 drivers
v0x55c809519d80_0 .net "y", 0 0, L_0x55c80956aa30;  alias, 1 drivers
S_0x55c809381bd0 .scope module, "AEQB" "aeqb" 23 156, 24 1 0, S_0x55c80937f6b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x55c80956b310 .functor AND 1, L_0x55c809568e50, L_0x55c809569820, C4<1>, C4<1>;
L_0x55c80956b3a0 .functor AND 1, L_0x55c80956b310, L_0x55c809569c90, C4<1>, C4<1>;
L_0x55c80956b480 .functor AND 1, L_0x55c80956b3a0, L_0x55c80956a140, C4<1>, C4<1>;
v0x55c809381e50_0 .net *"_ivl_0", 0 0, L_0x55c80956b310;  1 drivers
v0x55c809381f50_0 .net *"_ivl_2", 0 0, L_0x55c80956b3a0;  1 drivers
v0x55c80938b660_0 .net "aeqb", 0 0, L_0x55c80956b480;  alias, 1 drivers
v0x55c80937fab0_0 .net "f0", 0 0, L_0x55c80956a140;  alias, 1 drivers
v0x55c809345ec0_0 .net "f1", 0 0, L_0x55c809569c90;  alias, 1 drivers
v0x55c809345f60_0 .net "f2", 0 0, L_0x55c809569820;  alias, 1 drivers
v0x55c809346020_0 .net "f3", 0 0, L_0x55c809568e50;  alias, 1 drivers
S_0x55c809346180 .scope module, "GPC" "g_p_carry_section" 23 141, 25 1 0, S_0x55c80937f6b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x55c80956a200 .functor AND 1, L_0x55c809565730, L_0x55c809566680, C4<1>, C4<1>;
L_0x55c80956a270 .functor OR 1, L_0x55c809565c10, L_0x55c80956a200, C4<0>, C4<0>;
L_0x55c80956a350 .functor AND 1, L_0x55c809565730, L_0x55c8095661e0, C4<1>, C4<1>;
L_0x55c80956a3c0 .functor AND 1, L_0x55c80956a350, L_0x55c8095671f0, C4<1>, C4<1>;
L_0x55c80956a480 .functor OR 1, L_0x55c80956a270, L_0x55c80956a3c0, C4<0>, C4<0>;
L_0x55c80956a590 .functor AND 1, L_0x55c809565730, L_0x55c8095661e0, C4<1>, C4<1>;
L_0x55c80956a750 .functor AND 1, L_0x55c80956a590, L_0x55c809566b10, C4<1>, C4<1>;
L_0x55c80956a810 .functor AND 1, L_0x55c80956a750, L_0x55c809567b20, C4<1>, C4<1>;
L_0x55c80956a920 .functor OR 1, L_0x55c80956a480, L_0x55c80956a810, C4<0>, C4<0>;
L_0x55c80956aa30 .functor NOT 1, L_0x55c80956a920, C4<0>, C4<0>, C4<0>;
L_0x55c80956aaa0 .functor NOT 1, L_0x55c80956aa30, C4<0>, C4<0>, C4<0>;
L_0x55c80956ab10 .functor AND 1, L_0x55c809565730, L_0x55c8095661e0, C4<1>, C4<1>;
L_0x55c80956abf0 .functor AND 1, L_0x55c80956ab10, L_0x55c809566b10, C4<1>, C4<1>;
L_0x55c80956ac60 .functor AND 1, L_0x55c80956abf0, L_0x55c809567680, C4<1>, C4<1>;
L_0x55c80956ab80 .functor AND 1, L_0x55c80956ac60, L_0x55c809565270, C4<1>, C4<1>;
L_0x55c80956adf0 .functor OR 1, L_0x55c80956aaa0, L_0x55c80956ab80, C4<0>, C4<0>;
L_0x55c80956af40 .functor AND 1, L_0x55c809565730, L_0x55c8095661e0, C4<1>, C4<1>;
L_0x55c80956afd0 .functor AND 1, L_0x55c80956af40, L_0x55c809566b10, C4<1>, C4<1>;
L_0x55c80956b130 .functor AND 1, L_0x55c80956afd0, L_0x55c809567680, C4<1>, C4<1>;
L_0x55c80956b1f0 .functor NOT 1, L_0x55c80956b130, C4<0>, C4<0>, C4<0>;
v0x55c809336130_0 .net *"_ivl_0", 0 0, L_0x55c80956a200;  1 drivers
v0x55c809336210_0 .net *"_ivl_10", 0 0, L_0x55c80956a590;  1 drivers
v0x55c8093362f0_0 .net *"_ivl_12", 0 0, L_0x55c80956a750;  1 drivers
v0x55c8093363b0_0 .net *"_ivl_14", 0 0, L_0x55c80956a810;  1 drivers
v0x55c809326370_0 .net *"_ivl_16", 0 0, L_0x55c80956a920;  1 drivers
v0x55c809326480_0 .net *"_ivl_2", 0 0, L_0x55c80956a270;  1 drivers
v0x55c809326560_0 .net *"_ivl_20", 0 0, L_0x55c80956aaa0;  1 drivers
v0x55c809326640_0 .net *"_ivl_22", 0 0, L_0x55c80956ab10;  1 drivers
v0x55c809326720_0 .net *"_ivl_24", 0 0, L_0x55c80956abf0;  1 drivers
v0x55c809375650_0 .net *"_ivl_26", 0 0, L_0x55c80956ac60;  1 drivers
v0x55c809375710_0 .net *"_ivl_28", 0 0, L_0x55c80956ab80;  1 drivers
v0x55c8093757f0_0 .net *"_ivl_32", 0 0, L_0x55c80956af40;  1 drivers
v0x55c8093758d0_0 .net *"_ivl_34", 0 0, L_0x55c80956afd0;  1 drivers
v0x55c8093759b0_0 .net *"_ivl_36", 0 0, L_0x55c80956b130;  1 drivers
v0x55c80935fd80_0 .net *"_ivl_4", 0 0, L_0x55c80956a350;  1 drivers
v0x55c80935fe60_0 .net *"_ivl_6", 0 0, L_0x55c80956a3c0;  1 drivers
v0x55c80935ff40_0 .net *"_ivl_8", 0 0, L_0x55c80956a480;  1 drivers
v0x55c809360130_0 .net "ci_bar", 0 0, L_0x55c809565270;  alias, 1 drivers
v0x55c80932fa60_0 .net "co_bar", 0 0, L_0x55c80956adf0;  alias, 1 drivers
v0x55c80932fb20_0 .net "input0_out1", 0 0, L_0x55c809567680;  alias, 1 drivers
v0x55c80932fbe0_0 .net "input0_out2", 0 0, L_0x55c809567b20;  alias, 1 drivers
v0x55c80932fca0_0 .net "input1_out1", 0 0, L_0x55c809566b10;  alias, 1 drivers
v0x55c80932fd60_0 .net "input1_out2", 0 0, L_0x55c8095671f0;  alias, 1 drivers
v0x55c80932fe20_0 .net "input2_out1", 0 0, L_0x55c8095661e0;  alias, 1 drivers
v0x55c809340690_0 .net "input2_out2", 0 0, L_0x55c809566680;  alias, 1 drivers
v0x55c809340750_0 .net "input3_out1", 0 0, L_0x55c809565730;  alias, 1 drivers
v0x55c809340810_0 .net "input3_out2", 0 0, L_0x55c809565c10;  alias, 1 drivers
v0x55c8093408d0_0 .net "x", 0 0, L_0x55c80956b1f0;  alias, 1 drivers
v0x55c809340990_0 .net "y", 0 0, L_0x55c80956aa30;  alias, 1 drivers
S_0x55c80933f1b0 .scope module, "INPUT0" "input_section" 23 81, 26 1 0, S_0x55c80937f6b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55c8095672b0 .functor AND 1, L_0x55c80956b920, L_0x55c80956ba10, C4<1>, C4<1>;
L_0x55c809567340 .functor AND 1, L_0x55c8095672b0, L_0x55c80956b6a0, C4<1>, C4<1>;
L_0x55c809567420 .functor AND 1, L_0x55c80956b6a0, L_0x55c80956bab0, C4<1>, C4<1>;
L_0x55c809567490 .functor NOT 1, L_0x55c80956b920, C4<0>, C4<0>, C4<0>;
L_0x55c809567500 .functor AND 1, L_0x55c809567420, L_0x55c809567490, C4<1>, C4<1>;
L_0x55c809567570 .functor OR 1, L_0x55c809567340, L_0x55c809567500, C4<0>, C4<0>;
L_0x55c809567680 .functor NOT 1, L_0x55c809567570, C4<0>, C4<0>, C4<0>;
L_0x55c809567740 .functor NOT 1, L_0x55c80956b920, C4<0>, C4<0>, C4<0>;
L_0x55c809567800 .functor AND 1, L_0x55c809567740, L_0x55c80956bb50, C4<1>, C4<1>;
L_0x55c8095678c0 .functor AND 1, L_0x55c80956bbf0, L_0x55c80956b920, C4<1>, C4<1>;
L_0x55c809567930 .functor OR 1, L_0x55c809567800, L_0x55c8095678c0, C4<0>, C4<0>;
L_0x55c8095679f0 .functor OR 1, L_0x55c809567930, L_0x55c80956b6a0, C4<0>, C4<0>;
L_0x55c809567b20 .functor NOT 1, L_0x55c8095679f0, C4<0>, C4<0>, C4<0>;
v0x55c80933f390_0 .net *"_ivl_0", 0 0, L_0x55c8095672b0;  1 drivers
v0x55c80933f470_0 .net *"_ivl_10", 0 0, L_0x55c809567570;  1 drivers
v0x55c80933f550_0 .net *"_ivl_14", 0 0, L_0x55c809567740;  1 drivers
v0x55c80933dc30_0 .net *"_ivl_16", 0 0, L_0x55c809567800;  1 drivers
v0x55c80933dcf0_0 .net *"_ivl_18", 0 0, L_0x55c8095678c0;  1 drivers
v0x55c80933de20_0 .net *"_ivl_2", 0 0, L_0x55c809567340;  1 drivers
v0x55c80933df00_0 .net *"_ivl_20", 0 0, L_0x55c809567930;  1 drivers
v0x55c80933dfe0_0 .net *"_ivl_22", 0 0, L_0x55c8095679f0;  1 drivers
v0x55c80939aeb0_0 .net *"_ivl_4", 0 0, L_0x55c809567420;  1 drivers
v0x55c80939af70_0 .net *"_ivl_6", 0 0, L_0x55c809567490;  1 drivers
v0x55c80939b050_0 .net *"_ivl_8", 0 0, L_0x55c809567500;  1 drivers
v0x55c80939b130_0 .net "a", 0 0, L_0x55c80956b6a0;  alias, 1 drivers
v0x55c80939b1f0_0 .net "b", 0 0, L_0x55c80956b920;  alias, 1 drivers
v0x55c80939b2b0_0 .net "out1", 0 0, L_0x55c809567680;  alias, 1 drivers
v0x55c80939a000_0 .net "out2", 0 0, L_0x55c809567b20;  alias, 1 drivers
v0x55c80939a0d0_0 .net "s0", 0 0, L_0x55c80956bbf0;  alias, 1 drivers
v0x55c80939a170_0 .net "s1", 0 0, L_0x55c80956bb50;  alias, 1 drivers
v0x55c80939a320_0 .net "s2", 0 0, L_0x55c80956bab0;  alias, 1 drivers
v0x55c80939a3e0_0 .net "s3", 0 0, L_0x55c80956ba10;  alias, 1 drivers
S_0x55c809399090 .scope module, "INPUT1" "input_section" 23 70, 26 1 0, S_0x55c80937f6b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55c809566740 .functor AND 1, L_0x55c80956b880, L_0x55c80956ba10, C4<1>, C4<1>;
L_0x55c8095667d0 .functor AND 1, L_0x55c809566740, L_0x55c80956b600, C4<1>, C4<1>;
L_0x55c8095668b0 .functor AND 1, L_0x55c80956b600, L_0x55c80956bab0, C4<1>, C4<1>;
L_0x55c809566920 .functor NOT 1, L_0x55c80956b880, C4<0>, C4<0>, C4<0>;
L_0x55c809566990 .functor AND 1, L_0x55c8095668b0, L_0x55c809566920, C4<1>, C4<1>;
L_0x55c809566a00 .functor OR 1, L_0x55c8095667d0, L_0x55c809566990, C4<0>, C4<0>;
L_0x55c809566b10 .functor NOT 1, L_0x55c809566a00, C4<0>, C4<0>, C4<0>;
L_0x55c809566bd0 .functor NOT 1, L_0x55c80956b880, C4<0>, C4<0>, C4<0>;
L_0x55c809566cb0 .functor AND 1, L_0x55c809566bd0, L_0x55c80956bb50, C4<1>, C4<1>;
L_0x55c809566e80 .functor AND 1, L_0x55c80956bbf0, L_0x55c80956b880, C4<1>, C4<1>;
L_0x55c809567000 .functor OR 1, L_0x55c809566cb0, L_0x55c809566e80, C4<0>, C4<0>;
L_0x55c8095670c0 .functor OR 1, L_0x55c809567000, L_0x55c80956b600, C4<0>, C4<0>;
L_0x55c8095671f0 .functor NOT 1, L_0x55c8095670c0, C4<0>, C4<0>, C4<0>;
v0x55c809399340_0 .net *"_ivl_0", 0 0, L_0x55c809566740;  1 drivers
v0x55c809399440_0 .net *"_ivl_10", 0 0, L_0x55c809566a00;  1 drivers
v0x55c8093918c0_0 .net *"_ivl_14", 0 0, L_0x55c809566bd0;  1 drivers
v0x55c8093919b0_0 .net *"_ivl_16", 0 0, L_0x55c809566cb0;  1 drivers
v0x55c809391a90_0 .net *"_ivl_18", 0 0, L_0x55c809566e80;  1 drivers
v0x55c809391bc0_0 .net *"_ivl_2", 0 0, L_0x55c8095667d0;  1 drivers
v0x55c809391ca0_0 .net *"_ivl_20", 0 0, L_0x55c809567000;  1 drivers
v0x55c809390d20_0 .net *"_ivl_22", 0 0, L_0x55c8095670c0;  1 drivers
v0x55c809390de0_0 .net *"_ivl_4", 0 0, L_0x55c8095668b0;  1 drivers
v0x55c809390ec0_0 .net *"_ivl_6", 0 0, L_0x55c809566920;  1 drivers
v0x55c809390fa0_0 .net *"_ivl_8", 0 0, L_0x55c809566990;  1 drivers
v0x55c809391080_0 .net "a", 0 0, L_0x55c80956b600;  alias, 1 drivers
v0x55c809390050_0 .net "b", 0 0, L_0x55c80956b880;  alias, 1 drivers
v0x55c809390110_0 .net "out1", 0 0, L_0x55c809566b10;  alias, 1 drivers
v0x55c8093901b0_0 .net "out2", 0 0, L_0x55c8095671f0;  alias, 1 drivers
v0x55c809390280_0 .net "s0", 0 0, L_0x55c80956bbf0;  alias, 1 drivers
v0x55c809390350_0 .net "s1", 0 0, L_0x55c80956bb50;  alias, 1 drivers
v0x55c809338a50_0 .net "s2", 0 0, L_0x55c80956bab0;  alias, 1 drivers
v0x55c809338b20_0 .net "s3", 0 0, L_0x55c80956ba10;  alias, 1 drivers
S_0x55c809338c50 .scope module, "INPUT2" "input_section" 23 59, 26 1 0, S_0x55c80937f6b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55c809565d10 .functor AND 1, L_0x55c80956b7e0, L_0x55c80956ba10, C4<1>, C4<1>;
L_0x55c809565d80 .functor AND 1, L_0x55c809565d10, L_0x55c80956b560, C4<1>, C4<1>;
L_0x55c809565e60 .functor AND 1, L_0x55c80956b560, L_0x55c80956bab0, C4<1>, C4<1>;
L_0x55c809565f60 .functor NOT 1, L_0x55c80956b7e0, C4<0>, C4<0>, C4<0>;
L_0x55c809566060 .functor AND 1, L_0x55c809565e60, L_0x55c809565f60, C4<1>, C4<1>;
L_0x55c8095660d0 .functor OR 1, L_0x55c809565d80, L_0x55c809566060, C4<0>, C4<0>;
L_0x55c8095661e0 .functor NOT 1, L_0x55c8095660d0, C4<0>, C4<0>, C4<0>;
L_0x55c8095662a0 .functor NOT 1, L_0x55c80956b7e0, C4<0>, C4<0>, C4<0>;
L_0x55c809566360 .functor AND 1, L_0x55c8095662a0, L_0x55c80956bb50, C4<1>, C4<1>;
L_0x55c809566420 .functor AND 1, L_0x55c80956bbf0, L_0x55c80956b7e0, C4<1>, C4<1>;
L_0x55c809566490 .functor OR 1, L_0x55c809566360, L_0x55c809566420, C4<0>, C4<0>;
L_0x55c809566550 .functor OR 1, L_0x55c809566490, L_0x55c80956b560, C4<0>, C4<0>;
L_0x55c809566680 .functor NOT 1, L_0x55c809566550, C4<0>, C4<0>, C4<0>;
v0x55c80935b430_0 .net *"_ivl_0", 0 0, L_0x55c809565d10;  1 drivers
v0x55c80935b530_0 .net *"_ivl_10", 0 0, L_0x55c8095660d0;  1 drivers
v0x55c80935b610_0 .net *"_ivl_14", 0 0, L_0x55c8095662a0;  1 drivers
v0x55c80935b6d0_0 .net *"_ivl_16", 0 0, L_0x55c809566360;  1 drivers
v0x55c80935a4f0_0 .net *"_ivl_18", 0 0, L_0x55c809566420;  1 drivers
v0x55c80935a620_0 .net *"_ivl_2", 0 0, L_0x55c809565d80;  1 drivers
v0x55c80935a700_0 .net *"_ivl_20", 0 0, L_0x55c809566490;  1 drivers
v0x55c80935a7e0_0 .net *"_ivl_22", 0 0, L_0x55c809566550;  1 drivers
v0x55c80935a8c0_0 .net *"_ivl_4", 0 0, L_0x55c809565e60;  1 drivers
v0x55c8093595e0_0 .net *"_ivl_6", 0 0, L_0x55c809565f60;  1 drivers
v0x55c8093596c0_0 .net *"_ivl_8", 0 0, L_0x55c809566060;  1 drivers
v0x55c8093597a0_0 .net "a", 0 0, L_0x55c80956b560;  alias, 1 drivers
v0x55c809359860_0 .net "b", 0 0, L_0x55c80956b7e0;  alias, 1 drivers
v0x55c809359920_0 .net "out1", 0 0, L_0x55c8095661e0;  alias, 1 drivers
v0x55c8093599c0_0 .net "out2", 0 0, L_0x55c809566680;  alias, 1 drivers
v0x55c809389c00_0 .net "s0", 0 0, L_0x55c80956bbf0;  alias, 1 drivers
v0x55c809389ca0_0 .net "s1", 0 0, L_0x55c80956bb50;  alias, 1 drivers
v0x55c809389ea0_0 .net "s2", 0 0, L_0x55c80956bab0;  alias, 1 drivers
v0x55c809389f90_0 .net "s3", 0 0, L_0x55c80956ba10;  alias, 1 drivers
S_0x55c809387e00 .scope module, "INPUT3" "input_section" 23 48, 26 1 0, S_0x55c80937f6b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55c809565370 .functor AND 1, L_0x55c80956b740, L_0x55c80956ba10, C4<1>, C4<1>;
L_0x55c8095653e0 .functor AND 1, L_0x55c809565370, L_0x55c80956b090, C4<1>, C4<1>;
L_0x55c809565450 .functor AND 1, L_0x55c80956b090, L_0x55c80956bab0, C4<1>, C4<1>;
L_0x55c809565550 .functor NOT 1, L_0x55c80956b740, C4<0>, C4<0>, C4<0>;
L_0x55c809565650 .functor AND 1, L_0x55c809565450, L_0x55c809565550, C4<1>, C4<1>;
L_0x55c8095656c0 .functor OR 1, L_0x55c8095653e0, L_0x55c809565650, C4<0>, C4<0>;
L_0x55c809565730 .functor NOT 1, L_0x55c8095656c0, C4<0>, C4<0>, C4<0>;
L_0x55c809565830 .functor NOT 1, L_0x55c80956b740, C4<0>, C4<0>, C4<0>;
L_0x55c8095658f0 .functor AND 1, L_0x55c809565830, L_0x55c80956bb50, C4<1>, C4<1>;
L_0x55c8095659b0 .functor AND 1, L_0x55c80956bbf0, L_0x55c80956b740, C4<1>, C4<1>;
L_0x55c809565a20 .functor OR 1, L_0x55c8095658f0, L_0x55c8095659b0, C4<0>, C4<0>;
L_0x55c809565ae0 .functor OR 1, L_0x55c809565a20, L_0x55c80956b090, C4<0>, C4<0>;
L_0x55c809565c10 .functor NOT 1, L_0x55c809565ae0, C4<0>, C4<0>, C4<0>;
v0x55c8093880b0_0 .net *"_ivl_0", 0 0, L_0x55c809565370;  1 drivers
v0x55c8093881b0_0 .net *"_ivl_10", 0 0, L_0x55c8095656c0;  1 drivers
v0x55c809385870_0 .net *"_ivl_14", 0 0, L_0x55c809565830;  1 drivers
v0x55c809385930_0 .net *"_ivl_16", 0 0, L_0x55c8095658f0;  1 drivers
v0x55c809385a10_0 .net *"_ivl_18", 0 0, L_0x55c8095659b0;  1 drivers
v0x55c809385b40_0 .net *"_ivl_2", 0 0, L_0x55c8095653e0;  1 drivers
v0x55c809385c20_0 .net *"_ivl_20", 0 0, L_0x55c809565a20;  1 drivers
v0x55c8093828f0_0 .net *"_ivl_22", 0 0, L_0x55c809565ae0;  1 drivers
v0x55c8093829b0_0 .net *"_ivl_4", 0 0, L_0x55c809565450;  1 drivers
v0x55c809382a90_0 .net *"_ivl_6", 0 0, L_0x55c809565550;  1 drivers
v0x55c809382b70_0 .net *"_ivl_8", 0 0, L_0x55c809565650;  1 drivers
v0x55c809382c50_0 .net "a", 0 0, L_0x55c80956b090;  alias, 1 drivers
v0x55c80932c770_0 .net "b", 0 0, L_0x55c80956b740;  alias, 1 drivers
v0x55c80932c830_0 .net "out1", 0 0, L_0x55c809565730;  alias, 1 drivers
v0x55c80932c8d0_0 .net "out2", 0 0, L_0x55c809565c10;  alias, 1 drivers
v0x55c80932c970_0 .net "s0", 0 0, L_0x55c80956bbf0;  alias, 1 drivers
v0x55c80932ca10_0 .net "s1", 0 0, L_0x55c80956bb50;  alias, 1 drivers
v0x55c80934df50_0 .net "s2", 0 0, L_0x55c80956bab0;  alias, 1 drivers
v0x55c80934dff0_0 .net "s3", 0 0, L_0x55c80956ba10;  alias, 1 drivers
S_0x55c80934e150 .scope module, "M_BAR" "invert_m" 23 92, 27 1 0, S_0x55c80937f6b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x55c809567be0 .functor NOT 1, L_0x55c80956bd00, C4<0>, C4<0>, C4<0>;
v0x55c80934e300_0 .net "a", 0 0, L_0x55c80956bd00;  alias, 1 drivers
v0x55c8092d3670_0 .net "y", 0 0, L_0x55c809567be0;  alias, 1 drivers
S_0x55c8092d3770 .scope module, "OUT_F0" "out_section_f0" 23 133, 28 1 0, S_0x55c80937f6b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x55c809569d50 .functor XOR 1, L_0x55c809567680, L_0x55c809567b20, C4<0>, C4<0>;
L_0x55c809569dc0 .functor AND 1, L_0x55c809565270, L_0x55c809567be0, C4<1>, C4<1>;
L_0x55c80956a060 .functor NOT 1, L_0x55c809569dc0, C4<0>, C4<0>, C4<0>;
L_0x55c80956a140 .functor XOR 1, L_0x55c809569d50, L_0x55c80956a060, C4<0>, C4<0>;
v0x55c8092d3950_0 .net *"_ivl_0", 0 0, L_0x55c809569d50;  1 drivers
v0x55c8092d3a30_0 .net *"_ivl_2", 0 0, L_0x55c809569dc0;  1 drivers
v0x55c809357440_0 .net *"_ivl_4", 0 0, L_0x55c80956a060;  1 drivers
v0x55c809357500_0 .net "ci_bar", 0 0, L_0x55c809565270;  alias, 1 drivers
v0x55c8093575d0_0 .net "f0", 0 0, L_0x55c80956a140;  alias, 1 drivers
v0x55c8093576c0_0 .net "input0_out1", 0 0, L_0x55c809567680;  alias, 1 drivers
v0x55c8093577b0_0 .net "input0_out2", 0 0, L_0x55c809567b20;  alias, 1 drivers
v0x55c8093424e0_0 .net "m_bar", 0 0, L_0x55c809567be0;  alias, 1 drivers
S_0x55c8093425c0 .scope module, "OUT_F1" "out_section_f1" 23 123, 29 1 0, S_0x55c80937f6b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x55c809569890 .functor XOR 1, L_0x55c809566b10, L_0x55c8095671f0, C4<0>, C4<0>;
L_0x55c809569900 .functor AND 1, L_0x55c809565270, L_0x55c809567680, C4<1>, C4<1>;
L_0x55c809569990 .functor AND 1, L_0x55c809569900, L_0x55c809567be0, C4<1>, C4<1>;
L_0x55c809569a50 .functor AND 1, L_0x55c809567b20, L_0x55c809567be0, C4<1>, C4<1>;
L_0x55c809569ac0 .functor OR 1, L_0x55c809569990, L_0x55c809569a50, C4<0>, C4<0>;
L_0x55c809569bd0 .functor NOT 1, L_0x55c809569ac0, C4<0>, C4<0>, C4<0>;
L_0x55c809569c90 .functor XOR 1, L_0x55c809569890, L_0x55c809569bd0, C4<0>, C4<0>;
v0x55c809342840_0 .net *"_ivl_0", 0 0, L_0x55c809569890;  1 drivers
v0x55c80933baf0_0 .net *"_ivl_10", 0 0, L_0x55c809569bd0;  1 drivers
v0x55c80933bbd0_0 .net *"_ivl_2", 0 0, L_0x55c809569900;  1 drivers
v0x55c80933bc90_0 .net *"_ivl_4", 0 0, L_0x55c809569990;  1 drivers
v0x55c80933bd70_0 .net *"_ivl_6", 0 0, L_0x55c809569a50;  1 drivers
v0x55c80933be50_0 .net *"_ivl_8", 0 0, L_0x55c809569ac0;  1 drivers
v0x55c809333060_0 .net "ci_bar", 0 0, L_0x55c809565270;  alias, 1 drivers
v0x55c809333100_0 .net "f1", 0 0, L_0x55c809569c90;  alias, 1 drivers
v0x55c8093331a0_0 .net "input0_out1", 0 0, L_0x55c809567680;  alias, 1 drivers
v0x55c809333240_0 .net "input0_out2", 0 0, L_0x55c809567b20;  alias, 1 drivers
v0x55c8093332e0_0 .net "input1_out1", 0 0, L_0x55c809566b10;  alias, 1 drivers
v0x55c809333380_0 .net "input1_out2", 0 0, L_0x55c8095671f0;  alias, 1 drivers
v0x55c809333470_0 .net "m_bar", 0 0, L_0x55c809567be0;  alias, 1 drivers
S_0x55c809322f40 .scope module, "OUT_F2" "out_section_f2" 23 111, 30 1 0, S_0x55c80937f6b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x55c809568fa0 .functor XOR 1, L_0x55c8095661e0, L_0x55c809566680, C4<0>, C4<0>;
L_0x55c809569010 .functor AND 1, L_0x55c809565270, L_0x55c809567680, C4<1>, C4<1>;
L_0x55c8095690a0 .functor AND 1, L_0x55c809569010, L_0x55c809566b10, C4<1>, C4<1>;
L_0x55c809569180 .functor AND 1, L_0x55c8095690a0, L_0x55c809567be0, C4<1>, C4<1>;
L_0x55c809569240 .functor AND 1, L_0x55c809566b10, L_0x55c809567b20, C4<1>, C4<1>;
L_0x55c8095692b0 .functor AND 1, L_0x55c809569240, L_0x55c809567be0, C4<1>, C4<1>;
L_0x55c809569370 .functor OR 1, L_0x55c809569180, L_0x55c8095692b0, C4<0>, C4<0>;
L_0x55c809569480 .functor AND 1, L_0x55c8095671f0, L_0x55c809567be0, C4<1>, C4<1>;
L_0x55c809569650 .functor OR 1, L_0x55c809569370, L_0x55c809569480, C4<0>, C4<0>;
L_0x55c809569760 .functor NOT 1, L_0x55c809569650, C4<0>, C4<0>, C4<0>;
L_0x55c809569820 .functor XOR 1, L_0x55c809568fa0, L_0x55c809569760, C4<0>, C4<0>;
v0x55c809323250_0 .net *"_ivl_0", 0 0, L_0x55c809568fa0;  1 drivers
v0x55c809323350_0 .net *"_ivl_10", 0 0, L_0x55c8095692b0;  1 drivers
v0x55c809370070_0 .net *"_ivl_12", 0 0, L_0x55c809569370;  1 drivers
v0x55c809370130_0 .net *"_ivl_14", 0 0, L_0x55c809569480;  1 drivers
v0x55c809370210_0 .net *"_ivl_16", 0 0, L_0x55c809569650;  1 drivers
v0x55c809370340_0 .net *"_ivl_18", 0 0, L_0x55c809569760;  1 drivers
v0x55c809370420_0 .net *"_ivl_2", 0 0, L_0x55c809569010;  1 drivers
v0x55c80935c8e0_0 .net *"_ivl_4", 0 0, L_0x55c8095690a0;  1 drivers
v0x55c80935c9c0_0 .net *"_ivl_6", 0 0, L_0x55c809569180;  1 drivers
v0x55c80935cb30_0 .net *"_ivl_8", 0 0, L_0x55c809569240;  1 drivers
v0x55c80935cc10_0 .net "ci_bar", 0 0, L_0x55c809565270;  alias, 1 drivers
v0x55c80935ccb0_0 .net "f2", 0 0, L_0x55c809569820;  alias, 1 drivers
v0x55c80934c9d0_0 .net "input0_out1", 0 0, L_0x55c809567680;  alias, 1 drivers
v0x55c80934cb00_0 .net "input0_out2", 0 0, L_0x55c809567b20;  alias, 1 drivers
v0x55c80934cc30_0 .net "input1_out1", 0 0, L_0x55c809566b10;  alias, 1 drivers
v0x55c80934ccd0_0 .net "input1_out2", 0 0, L_0x55c8095671f0;  alias, 1 drivers
v0x55c80934cd70_0 .net "input2_out1", 0 0, L_0x55c8095661e0;  alias, 1 drivers
v0x55c80934bc70_0 .net "input2_out2", 0 0, L_0x55c809566680;  alias, 1 drivers
v0x55c80934bd10_0 .net "m_bar", 0 0, L_0x55c809567be0;  alias, 1 drivers
S_0x55c80934ab30 .scope module, "OUT_F3" "out_section_f3" 23 97, 31 1 0, S_0x55c80937f6b0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x55c809567c90 .functor XOR 1, L_0x55c809565730, L_0x55c809565c10, C4<0>, C4<0>;
L_0x55c809567d20 .functor AND 1, L_0x55c809565270, L_0x55c809567680, C4<1>, C4<1>;
L_0x55c809567fd0 .functor AND 1, L_0x55c809567d20, L_0x55c809566b10, C4<1>, C4<1>;
L_0x55c809568090 .functor AND 1, L_0x55c809567fd0, L_0x55c8095661e0, C4<1>, C4<1>;
L_0x55c809568150 .functor AND 1, L_0x55c809568090, L_0x55c809567be0, C4<1>, C4<1>;
L_0x55c809568210 .functor AND 1, L_0x55c809566b10, L_0x55c8095661e0, C4<1>, C4<1>;
L_0x55c809568390 .functor AND 1, L_0x55c809568210, L_0x55c809567b20, C4<1>, C4<1>;
L_0x55c809568560 .functor AND 1, L_0x55c809568390, L_0x55c809567be0, C4<1>, C4<1>;
L_0x55c809568780 .functor OR 1, L_0x55c809568150, L_0x55c809568560, C4<0>, C4<0>;
L_0x55c809568890 .functor AND 1, L_0x55c8095661e0, L_0x55c8095671f0, C4<1>, C4<1>;
L_0x55c809568a10 .functor AND 1, L_0x55c809568890, L_0x55c809567be0, C4<1>, C4<1>;
L_0x55c809568a80 .functor OR 1, L_0x55c809568780, L_0x55c809568a10, C4<0>, C4<0>;
L_0x55c809568c00 .functor AND 1, L_0x55c809566680, L_0x55c809567be0, C4<1>, C4<1>;
L_0x55c809568c70 .functor OR 1, L_0x55c809568a80, L_0x55c809568c00, C4<0>, C4<0>;
L_0x55c809568b90 .functor NOT 1, L_0x55c809568c70, C4<0>, C4<0>, C4<0>;
L_0x55c809568e50 .functor XOR 1, L_0x55c809567c90, L_0x55c809568b90, C4<0>, C4<0>;
v0x55c80934add0_0 .net *"_ivl_0", 0 0, L_0x55c809567c90;  1 drivers
v0x55c80934aed0_0 .net *"_ivl_10", 0 0, L_0x55c809568210;  1 drivers
v0x55c80934beb0_0 .net *"_ivl_12", 0 0, L_0x55c809568390;  1 drivers
v0x55c80934bf70_0 .net *"_ivl_14", 0 0, L_0x55c809568560;  1 drivers
v0x55c809395e30_0 .net *"_ivl_16", 0 0, L_0x55c809568780;  1 drivers
v0x55c809395f40_0 .net *"_ivl_18", 0 0, L_0x55c809568890;  1 drivers
v0x55c809396020_0 .net *"_ivl_2", 0 0, L_0x55c809567d20;  1 drivers
v0x55c809396100_0 .net *"_ivl_20", 0 0, L_0x55c809568a10;  1 drivers
v0x55c8093961e0_0 .net *"_ivl_22", 0 0, L_0x55c809568a80;  1 drivers
v0x55c809291d70_0 .net *"_ivl_24", 0 0, L_0x55c809568c00;  1 drivers
v0x55c809291e30_0 .net *"_ivl_26", 0 0, L_0x55c809568c70;  1 drivers
v0x55c809291f10_0 .net *"_ivl_28", 0 0, L_0x55c809568b90;  1 drivers
v0x55c809291ff0_0 .net *"_ivl_4", 0 0, L_0x55c809567fd0;  1 drivers
v0x55c8092920d0_0 .net *"_ivl_6", 0 0, L_0x55c809568090;  1 drivers
v0x55c809517a20_0 .net *"_ivl_8", 0 0, L_0x55c809568150;  1 drivers
v0x55c809517ac0_0 .net "ci_bar", 0 0, L_0x55c809565270;  alias, 1 drivers
v0x55c809517bf0_0 .net "f3", 0 0, L_0x55c809568e50;  alias, 1 drivers
v0x55c809517da0_0 .net "input0_out1", 0 0, L_0x55c809567680;  alias, 1 drivers
v0x55c809517e40_0 .net "input0_out2", 0 0, L_0x55c809567b20;  alias, 1 drivers
v0x55c809517ee0_0 .net "input1_out1", 0 0, L_0x55c809566b10;  alias, 1 drivers
v0x55c809517f80_0 .net "input1_out2", 0 0, L_0x55c8095671f0;  alias, 1 drivers
v0x55c8095180b0_0 .net "input2_out1", 0 0, L_0x55c8095661e0;  alias, 1 drivers
v0x55c809518150_0 .net "input2_out2", 0 0, L_0x55c809566680;  alias, 1 drivers
v0x55c8095181f0_0 .net "input3_out1", 0 0, L_0x55c809565730;  alias, 1 drivers
v0x55c809518290_0 .net "input3_out2", 0 0, L_0x55c809565c10;  alias, 1 drivers
v0x55c809518330_0 .net "m_bar", 0 0, L_0x55c809567be0;  alias, 1 drivers
S_0x55c80951b4c0 .scope module, "U2" "ta181_bar" 20 48, 22 8 0, S_0x55c80931e800;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "A3_BAR";
    .port_info 1 /INPUT 1 "A2_BAR";
    .port_info 2 /INPUT 1 "A1_BAR";
    .port_info 3 /INPUT 1 "A0_BAR";
    .port_info 4 /INPUT 1 "B3_BAR";
    .port_info 5 /INPUT 1 "B2_BAR";
    .port_info 6 /INPUT 1 "B1_BAR";
    .port_info 7 /INPUT 1 "B0_BAR";
    .port_info 8 /INPUT 1 "S3";
    .port_info 9 /INPUT 1 "S2";
    .port_info 10 /INPUT 1 "S1";
    .port_info 11 /INPUT 1 "S0";
    .port_info 12 /INPUT 1 "M";
    .port_info 13 /INPUT 1 "CI";
    .port_info 14 /OUTPUT 1 "F3_BAR";
    .port_info 15 /OUTPUT 1 "F2_BAR";
    .port_info 16 /OUTPUT 1 "F1_BAR";
    .port_info 17 /OUTPUT 1 "F0_BAR";
    .port_info 18 /OUTPUT 1 "CO";
    .port_info 19 /OUTPUT 1 "AEQB";
    .port_info 20 /OUTPUT 1 "P_BAR";
    .port_info 21 /OUTPUT 1 "G_BAR";
L_0x55c80956be30 .functor NOT 1, L_0x55c809571c00, C4<0>, C4<0>, C4<0>;
L_0x55c80956bec0 .functor NOT 1, L_0x55c809565170, C4<0>, C4<0>, C4<0>;
v0x55c809529ab0_0 .net "A0_BAR", 0 0, L_0x55c8095726b0;  1 drivers
v0x55c809529b70_0 .net "A1_BAR", 0 0, L_0x55c809572580;  1 drivers
v0x55c809529c30_0 .net "A2_BAR", 0 0, L_0x55c8095724e0;  1 drivers
v0x55c809529cd0_0 .net "A3_BAR", 0 0, L_0x55c809571ea0;  1 drivers
v0x55c809529d70_0 .net "AEQB", 0 0, L_0x55c809572290;  alias, 1 drivers
v0x55c809529e10_0 .net "B0_BAR", 0 0, L_0x55c809572900;  1 drivers
v0x55c809529eb0_0 .net "B1_BAR", 0 0, L_0x55c809572a40;  1 drivers
v0x55c809529fa0_0 .net "B2_BAR", 0 0, L_0x55c8095729a0;  1 drivers
v0x55c80952a090_0 .net "B3_BAR", 0 0, L_0x55c809572750;  1 drivers
v0x55c80952a1c0_0 .net "CI", 0 0, L_0x55c809565170;  alias, 1 drivers
v0x55c80952a260_0 .net "CI_BAR", 0 0, L_0x55c80956bec0;  1 drivers
v0x55c80952a300_0 .net "CO", 0 0, L_0x55c80956be30;  alias, 1 drivers
v0x55c80952a3a0_0 .net "CO_BAR", 0 0, L_0x55c809571c00;  1 drivers
v0x55c80952a490_0 .net "F0_BAR", 0 0, L_0x55c809570ef0;  1 drivers
v0x55c80952a530_0 .net "F1_BAR", 0 0, L_0x55c809570a60;  1 drivers
v0x55c80952a5d0_0 .net "F2_BAR", 0 0, L_0x55c8095705f0;  1 drivers
v0x55c80952a670_0 .net "F3_BAR", 0 0, L_0x55c80956fc40;  1 drivers
v0x55c80952a820_0 .net "G_BAR", 0 0, L_0x55c8095717e0;  alias, 1 drivers
v0x55c80952a910_0 .net "M", 0 0, L_0x55c8095730b0;  1 drivers
v0x55c80952aa00_0 .net "P_BAR", 0 0, L_0x55c809572000;  alias, 1 drivers
v0x55c80952aaf0_0 .net "S0", 0 0, L_0x55c809573010;  1 drivers
v0x55c80952ab90_0 .net "S1", 0 0, L_0x55c809572ea0;  1 drivers
v0x55c80952ac30_0 .net "S2", 0 0, L_0x55c809572e00;  1 drivers
v0x55c80952acd0_0 .net "S3", 0 0, L_0x55c809572b90;  1 drivers
S_0x55c80951b8c0 .scope module, "U1" "jeff_74x181" 22 31, 23 16 0, S_0x55c80951b4c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a0";
    .port_info 1 /INPUT 1 "a1";
    .port_info 2 /INPUT 1 "a2";
    .port_info 3 /INPUT 1 "a3";
    .port_info 4 /INPUT 1 "b0";
    .port_info 5 /INPUT 1 "b1";
    .port_info 6 /INPUT 1 "b2";
    .port_info 7 /INPUT 1 "b3";
    .port_info 8 /INPUT 1 "s0";
    .port_info 9 /INPUT 1 "s1";
    .port_info 10 /INPUT 1 "s2";
    .port_info 11 /INPUT 1 "s3";
    .port_info 12 /INPUT 1 "m";
    .port_info 13 /INPUT 1 "ci_bar";
    .port_info 14 /OUTPUT 1 "f0";
    .port_info 15 /OUTPUT 1 "f1";
    .port_info 16 /OUTPUT 1 "f2";
    .port_info 17 /OUTPUT 1 "f3";
    .port_info 18 /OUTPUT 1 "co_bar";
    .port_info 19 /OUTPUT 1 "aeqb";
    .port_info 20 /OUTPUT 1 "x";
    .port_info 21 /OUTPUT 1 "y";
v0x55c809527fe0_0 .net "a0", 0 0, L_0x55c8095726b0;  alias, 1 drivers
v0x55c8095280a0_0 .net "a1", 0 0, L_0x55c809572580;  alias, 1 drivers
v0x55c809528140_0 .net "a2", 0 0, L_0x55c8095724e0;  alias, 1 drivers
v0x55c8095281e0_0 .net "a3", 0 0, L_0x55c809571ea0;  alias, 1 drivers
v0x55c809528280_0 .net "aeqb", 0 0, L_0x55c809572290;  alias, 1 drivers
v0x55c809528320_0 .net "b0", 0 0, L_0x55c809572900;  alias, 1 drivers
v0x55c8095283c0_0 .net "b1", 0 0, L_0x55c809572a40;  alias, 1 drivers
v0x55c809528460_0 .net "b2", 0 0, L_0x55c8095729a0;  alias, 1 drivers
v0x55c809528500_0 .net "b3", 0 0, L_0x55c809572750;  alias, 1 drivers
v0x55c809528660_0 .net "ci_bar", 0 0, L_0x55c80956bec0;  alias, 1 drivers
v0x55c809528700_0 .net "co_bar", 0 0, L_0x55c809571c00;  alias, 1 drivers
v0x55c8095287d0_0 .net "f0", 0 0, L_0x55c809570ef0;  alias, 1 drivers
v0x55c809528870_0 .net "f1", 0 0, L_0x55c809570a60;  alias, 1 drivers
v0x55c809528910_0 .net "f2", 0 0, L_0x55c8095705f0;  alias, 1 drivers
v0x55c809528a00_0 .net "f3", 0 0, L_0x55c80956fc40;  alias, 1 drivers
v0x55c809528af0_0 .net "input0_out1", 0 0, L_0x55c80956e470;  1 drivers
v0x55c809528b90_0 .net "input0_out2", 0 0, L_0x55c80956e910;  1 drivers
v0x55c809528d40_0 .net "input1_out1", 0 0, L_0x55c80956d920;  1 drivers
v0x55c809528de0_0 .net "input1_out2", 0 0, L_0x55c80956dfe0;  1 drivers
v0x55c809528e80_0 .net "input2_out1", 0 0, L_0x55c80956cdd0;  1 drivers
v0x55c809528f20_0 .net "input2_out2", 0 0, L_0x55c80956d270;  1 drivers
v0x55c809529050_0 .net "input3_out1", 0 0, L_0x55c80956c350;  1 drivers
v0x55c8095290f0_0 .net "input3_out2", 0 0, L_0x55c80956c7e0;  1 drivers
v0x55c809529190_0 .net "m", 0 0, L_0x55c8095730b0;  alias, 1 drivers
v0x55c809529230_0 .net "m_bar", 0 0, L_0x55c80956e9d0;  1 drivers
v0x55c8095292d0_0 .net "s0", 0 0, L_0x55c809573010;  alias, 1 drivers
v0x55c809529400_0 .net "s1", 0 0, L_0x55c809572ea0;  alias, 1 drivers
v0x55c809529530_0 .net "s2", 0 0, L_0x55c809572e00;  alias, 1 drivers
v0x55c809529660_0 .net "s3", 0 0, L_0x55c809572b90;  alias, 1 drivers
v0x55c809529790_0 .net "x", 0 0, L_0x55c809572000;  alias, 1 drivers
v0x55c809529830_0 .net "y", 0 0, L_0x55c8095717e0;  alias, 1 drivers
S_0x55c80951bcc0 .scope module, "AEQB" "aeqb" 23 156, 24 1 0, S_0x55c80951b8c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "f3";
    .port_info 1 /INPUT 1 "f2";
    .port_info 2 /INPUT 1 "f1";
    .port_info 3 /INPUT 1 "f0";
    .port_info 4 /OUTPUT 1 "aeqb";
L_0x55c809572120 .functor AND 1, L_0x55c80956fc40, L_0x55c8095705f0, C4<1>, C4<1>;
L_0x55c8095721b0 .functor AND 1, L_0x55c809572120, L_0x55c809570a60, C4<1>, C4<1>;
L_0x55c809572290 .functor AND 1, L_0x55c8095721b0, L_0x55c809570ef0, C4<1>, C4<1>;
v0x55c80951bf40_0 .net *"_ivl_0", 0 0, L_0x55c809572120;  1 drivers
v0x55c80951c040_0 .net *"_ivl_2", 0 0, L_0x55c8095721b0;  1 drivers
v0x55c80951c120_0 .net "aeqb", 0 0, L_0x55c809572290;  alias, 1 drivers
v0x55c80951c1c0_0 .net "f0", 0 0, L_0x55c809570ef0;  alias, 1 drivers
v0x55c80951c260_0 .net "f1", 0 0, L_0x55c809570a60;  alias, 1 drivers
v0x55c80951c350_0 .net "f2", 0 0, L_0x55c8095705f0;  alias, 1 drivers
v0x55c80951c410_0 .net "f3", 0 0, L_0x55c80956fc40;  alias, 1 drivers
S_0x55c80951c570 .scope module, "GPC" "g_p_carry_section" 23 141, 25 1 0, S_0x55c80951b8c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "input3_out1";
    .port_info 1 /INPUT 1 "input3_out2";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /INPUT 1 "ci_bar";
    .port_info 9 /OUTPUT 1 "co_bar";
    .port_info 10 /OUTPUT 1 "x";
    .port_info 11 /OUTPUT 1 "y";
L_0x55c809570fb0 .functor AND 1, L_0x55c80956c350, L_0x55c80956d270, C4<1>, C4<1>;
L_0x55c809571020 .functor OR 1, L_0x55c80956c7e0, L_0x55c809570fb0, C4<0>, C4<0>;
L_0x55c809571100 .functor AND 1, L_0x55c80956c350, L_0x55c80956cdd0, C4<1>, C4<1>;
L_0x55c809571170 .functor AND 1, L_0x55c809571100, L_0x55c80956dfe0, C4<1>, C4<1>;
L_0x55c809571230 .functor OR 1, L_0x55c809571020, L_0x55c809571170, C4<0>, C4<0>;
L_0x55c809571340 .functor AND 1, L_0x55c80956c350, L_0x55c80956cdd0, C4<1>, C4<1>;
L_0x55c809571500 .functor AND 1, L_0x55c809571340, L_0x55c80956d920, C4<1>, C4<1>;
L_0x55c8095715c0 .functor AND 1, L_0x55c809571500, L_0x55c80956e910, C4<1>, C4<1>;
L_0x55c8095716d0 .functor OR 1, L_0x55c809571230, L_0x55c8095715c0, C4<0>, C4<0>;
L_0x55c8095717e0 .functor NOT 1, L_0x55c8095716d0, C4<0>, C4<0>, C4<0>;
L_0x55c8095718b0 .functor NOT 1, L_0x55c8095717e0, C4<0>, C4<0>, C4<0>;
L_0x55c809571920 .functor AND 1, L_0x55c80956c350, L_0x55c80956cdd0, C4<1>, C4<1>;
L_0x55c809571a00 .functor AND 1, L_0x55c809571920, L_0x55c80956d920, C4<1>, C4<1>;
L_0x55c809571a70 .functor AND 1, L_0x55c809571a00, L_0x55c80956e470, C4<1>, C4<1>;
L_0x55c809571990 .functor AND 1, L_0x55c809571a70, L_0x55c80956bec0, C4<1>, C4<1>;
L_0x55c809571c00 .functor OR 1, L_0x55c8095718b0, L_0x55c809571990, C4<0>, C4<0>;
L_0x55c809571d50 .functor AND 1, L_0x55c80956c350, L_0x55c80956cdd0, C4<1>, C4<1>;
L_0x55c809571de0 .functor AND 1, L_0x55c809571d50, L_0x55c80956d920, C4<1>, C4<1>;
L_0x55c809571f40 .functor AND 1, L_0x55c809571de0, L_0x55c80956e470, C4<1>, C4<1>;
L_0x55c809572000 .functor NOT 1, L_0x55c809571f40, C4<0>, C4<0>, C4<0>;
v0x55c80951c8a0_0 .net *"_ivl_0", 0 0, L_0x55c809570fb0;  1 drivers
v0x55c80951c980_0 .net *"_ivl_10", 0 0, L_0x55c809571340;  1 drivers
v0x55c80951ca60_0 .net *"_ivl_12", 0 0, L_0x55c809571500;  1 drivers
v0x55c80951cb20_0 .net *"_ivl_14", 0 0, L_0x55c8095715c0;  1 drivers
v0x55c80951cc00_0 .net *"_ivl_16", 0 0, L_0x55c8095716d0;  1 drivers
v0x55c80951cd30_0 .net *"_ivl_2", 0 0, L_0x55c809571020;  1 drivers
v0x55c80951ce10_0 .net *"_ivl_20", 0 0, L_0x55c8095718b0;  1 drivers
v0x55c80951cef0_0 .net *"_ivl_22", 0 0, L_0x55c809571920;  1 drivers
v0x55c80951cfd0_0 .net *"_ivl_24", 0 0, L_0x55c809571a00;  1 drivers
v0x55c80951d0b0_0 .net *"_ivl_26", 0 0, L_0x55c809571a70;  1 drivers
v0x55c80951d190_0 .net *"_ivl_28", 0 0, L_0x55c809571990;  1 drivers
v0x55c80951d270_0 .net *"_ivl_32", 0 0, L_0x55c809571d50;  1 drivers
v0x55c80951d350_0 .net *"_ivl_34", 0 0, L_0x55c809571de0;  1 drivers
v0x55c80951d430_0 .net *"_ivl_36", 0 0, L_0x55c809571f40;  1 drivers
v0x55c80951d510_0 .net *"_ivl_4", 0 0, L_0x55c809571100;  1 drivers
v0x55c80951d5f0_0 .net *"_ivl_6", 0 0, L_0x55c809571170;  1 drivers
v0x55c80951d6d0_0 .net *"_ivl_8", 0 0, L_0x55c809571230;  1 drivers
v0x55c80951d8c0_0 .net "ci_bar", 0 0, L_0x55c80956bec0;  alias, 1 drivers
v0x55c80951d980_0 .net "co_bar", 0 0, L_0x55c809571c00;  alias, 1 drivers
v0x55c80951da40_0 .net "input0_out1", 0 0, L_0x55c80956e470;  alias, 1 drivers
v0x55c80951db00_0 .net "input0_out2", 0 0, L_0x55c80956e910;  alias, 1 drivers
v0x55c80951dbc0_0 .net "input1_out1", 0 0, L_0x55c80956d920;  alias, 1 drivers
v0x55c80951dc80_0 .net "input1_out2", 0 0, L_0x55c80956dfe0;  alias, 1 drivers
v0x55c80951dd40_0 .net "input2_out1", 0 0, L_0x55c80956cdd0;  alias, 1 drivers
v0x55c80951de00_0 .net "input2_out2", 0 0, L_0x55c80956d270;  alias, 1 drivers
v0x55c80951dec0_0 .net "input3_out1", 0 0, L_0x55c80956c350;  alias, 1 drivers
v0x55c80951df80_0 .net "input3_out2", 0 0, L_0x55c80956c7e0;  alias, 1 drivers
v0x55c80951e040_0 .net "x", 0 0, L_0x55c809572000;  alias, 1 drivers
v0x55c80951e100_0 .net "y", 0 0, L_0x55c8095717e0;  alias, 1 drivers
S_0x55c80951e340 .scope module, "INPUT0" "input_section" 23 81, 26 1 0, S_0x55c80951b8c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55c80956e0a0 .functor AND 1, L_0x55c809572900, L_0x55c809572b90, C4<1>, C4<1>;
L_0x55c80956e130 .functor AND 1, L_0x55c80956e0a0, L_0x55c8095726b0, C4<1>, C4<1>;
L_0x55c80956e210 .functor AND 1, L_0x55c8095726b0, L_0x55c809572e00, C4<1>, C4<1>;
L_0x55c80956e280 .functor NOT 1, L_0x55c809572900, C4<0>, C4<0>, C4<0>;
L_0x55c80956e2f0 .functor AND 1, L_0x55c80956e210, L_0x55c80956e280, C4<1>, C4<1>;
L_0x55c80956e360 .functor OR 1, L_0x55c80956e130, L_0x55c80956e2f0, C4<0>, C4<0>;
L_0x55c80956e470 .functor NOT 1, L_0x55c80956e360, C4<0>, C4<0>, C4<0>;
L_0x55c80956e530 .functor NOT 1, L_0x55c809572900, C4<0>, C4<0>, C4<0>;
L_0x55c80956e5f0 .functor AND 1, L_0x55c80956e530, L_0x55c809572ea0, C4<1>, C4<1>;
L_0x55c80956e6b0 .functor AND 1, L_0x55c809573010, L_0x55c809572900, C4<1>, C4<1>;
L_0x55c80956e720 .functor OR 1, L_0x55c80956e5f0, L_0x55c80956e6b0, C4<0>, C4<0>;
L_0x55c80956e7e0 .functor OR 1, L_0x55c80956e720, L_0x55c8095726b0, C4<0>, C4<0>;
L_0x55c80956e910 .functor NOT 1, L_0x55c80956e7e0, C4<0>, C4<0>, C4<0>;
v0x55c80951e5f0_0 .net *"_ivl_0", 0 0, L_0x55c80956e0a0;  1 drivers
v0x55c80951e6d0_0 .net *"_ivl_10", 0 0, L_0x55c80956e360;  1 drivers
v0x55c80951e7b0_0 .net *"_ivl_14", 0 0, L_0x55c80956e530;  1 drivers
v0x55c80951e870_0 .net *"_ivl_16", 0 0, L_0x55c80956e5f0;  1 drivers
v0x55c80951e950_0 .net *"_ivl_18", 0 0, L_0x55c80956e6b0;  1 drivers
v0x55c80951ea80_0 .net *"_ivl_2", 0 0, L_0x55c80956e130;  1 drivers
v0x55c80951eb60_0 .net *"_ivl_20", 0 0, L_0x55c80956e720;  1 drivers
v0x55c80951ec40_0 .net *"_ivl_22", 0 0, L_0x55c80956e7e0;  1 drivers
v0x55c80951ed20_0 .net *"_ivl_4", 0 0, L_0x55c80956e210;  1 drivers
v0x55c80951ee00_0 .net *"_ivl_6", 0 0, L_0x55c80956e280;  1 drivers
v0x55c80951eee0_0 .net *"_ivl_8", 0 0, L_0x55c80956e2f0;  1 drivers
v0x55c80951efc0_0 .net "a", 0 0, L_0x55c8095726b0;  alias, 1 drivers
v0x55c80951f080_0 .net "b", 0 0, L_0x55c809572900;  alias, 1 drivers
v0x55c80951f140_0 .net "out1", 0 0, L_0x55c80956e470;  alias, 1 drivers
v0x55c80951f1e0_0 .net "out2", 0 0, L_0x55c80956e910;  alias, 1 drivers
v0x55c80951f280_0 .net "s0", 0 0, L_0x55c809573010;  alias, 1 drivers
v0x55c80951f320_0 .net "s1", 0 0, L_0x55c809572ea0;  alias, 1 drivers
v0x55c80951f4d0_0 .net "s2", 0 0, L_0x55c809572e00;  alias, 1 drivers
v0x55c80951f590_0 .net "s3", 0 0, L_0x55c809572b90;  alias, 1 drivers
S_0x55c80951f750 .scope module, "INPUT1" "input_section" 23 70, 26 1 0, S_0x55c80951b8c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55c80956d330 .functor AND 1, L_0x55c809572a40, L_0x55c809572b90, C4<1>, C4<1>;
L_0x55c80956d4d0 .functor AND 1, L_0x55c80956d330, L_0x55c809572580, C4<1>, C4<1>;
L_0x55c80956d5b0 .functor AND 1, L_0x55c809572580, L_0x55c809572e00, C4<1>, C4<1>;
L_0x55c80956d730 .functor NOT 1, L_0x55c809572a40, C4<0>, C4<0>, C4<0>;
L_0x55c80956d7a0 .functor AND 1, L_0x55c80956d5b0, L_0x55c80956d730, C4<1>, C4<1>;
L_0x55c80956d810 .functor OR 1, L_0x55c80956d4d0, L_0x55c80956d7a0, C4<0>, C4<0>;
L_0x55c80956d920 .functor NOT 1, L_0x55c80956d810, C4<0>, C4<0>, C4<0>;
L_0x55c80956d9e0 .functor NOT 1, L_0x55c809572a40, C4<0>, C4<0>, C4<0>;
L_0x55c80956daa0 .functor AND 1, L_0x55c80956d9e0, L_0x55c809572ea0, C4<1>, C4<1>;
L_0x55c80956dc70 .functor AND 1, L_0x55c809573010, L_0x55c809572a40, C4<1>, C4<1>;
L_0x55c80956ddf0 .functor OR 1, L_0x55c80956daa0, L_0x55c80956dc70, C4<0>, C4<0>;
L_0x55c80956deb0 .functor OR 1, L_0x55c80956ddf0, L_0x55c809572580, C4<0>, C4<0>;
L_0x55c80956dfe0 .functor NOT 1, L_0x55c80956deb0, C4<0>, C4<0>, C4<0>;
v0x55c80951fa00_0 .net *"_ivl_0", 0 0, L_0x55c80956d330;  1 drivers
v0x55c80951fb00_0 .net *"_ivl_10", 0 0, L_0x55c80956d810;  1 drivers
v0x55c80951fbe0_0 .net *"_ivl_14", 0 0, L_0x55c80956d9e0;  1 drivers
v0x55c80951fca0_0 .net *"_ivl_16", 0 0, L_0x55c80956daa0;  1 drivers
v0x55c80951fd80_0 .net *"_ivl_18", 0 0, L_0x55c80956dc70;  1 drivers
v0x55c80951feb0_0 .net *"_ivl_2", 0 0, L_0x55c80956d4d0;  1 drivers
v0x55c80951ff90_0 .net *"_ivl_20", 0 0, L_0x55c80956ddf0;  1 drivers
v0x55c809520070_0 .net *"_ivl_22", 0 0, L_0x55c80956deb0;  1 drivers
v0x55c809520150_0 .net *"_ivl_4", 0 0, L_0x55c80956d5b0;  1 drivers
v0x55c809520230_0 .net *"_ivl_6", 0 0, L_0x55c80956d730;  1 drivers
v0x55c809520310_0 .net *"_ivl_8", 0 0, L_0x55c80956d7a0;  1 drivers
v0x55c8095203f0_0 .net "a", 0 0, L_0x55c809572580;  alias, 1 drivers
v0x55c8095204b0_0 .net "b", 0 0, L_0x55c809572a40;  alias, 1 drivers
v0x55c809520570_0 .net "out1", 0 0, L_0x55c80956d920;  alias, 1 drivers
v0x55c809520610_0 .net "out2", 0 0, L_0x55c80956dfe0;  alias, 1 drivers
v0x55c8095206b0_0 .net "s0", 0 0, L_0x55c809573010;  alias, 1 drivers
v0x55c809520750_0 .net "s1", 0 0, L_0x55c809572ea0;  alias, 1 drivers
v0x55c809520900_0 .net "s2", 0 0, L_0x55c809572e00;  alias, 1 drivers
v0x55c8095209a0_0 .net "s3", 0 0, L_0x55c809572b90;  alias, 1 drivers
S_0x55c809520a80 .scope module, "INPUT2" "input_section" 23 59, 26 1 0, S_0x55c80951b8c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55c80956c8e0 .functor AND 1, L_0x55c8095729a0, L_0x55c809572b90, C4<1>, C4<1>;
L_0x55c80956c970 .functor AND 1, L_0x55c80956c8e0, L_0x55c8095724e0, C4<1>, C4<1>;
L_0x55c80956ca50 .functor AND 1, L_0x55c8095724e0, L_0x55c809572e00, C4<1>, C4<1>;
L_0x55c80956cb50 .functor NOT 1, L_0x55c8095729a0, C4<0>, C4<0>, C4<0>;
L_0x55c80956cc50 .functor AND 1, L_0x55c80956ca50, L_0x55c80956cb50, C4<1>, C4<1>;
L_0x55c80956ccc0 .functor OR 1, L_0x55c80956c970, L_0x55c80956cc50, C4<0>, C4<0>;
L_0x55c80956cdd0 .functor NOT 1, L_0x55c80956ccc0, C4<0>, C4<0>, C4<0>;
L_0x55c80956ce90 .functor NOT 1, L_0x55c8095729a0, C4<0>, C4<0>, C4<0>;
L_0x55c80956cf50 .functor AND 1, L_0x55c80956ce90, L_0x55c809572ea0, C4<1>, C4<1>;
L_0x55c80956d010 .functor AND 1, L_0x55c809573010, L_0x55c8095729a0, C4<1>, C4<1>;
L_0x55c80956d080 .functor OR 1, L_0x55c80956cf50, L_0x55c80956d010, C4<0>, C4<0>;
L_0x55c80956d140 .functor OR 1, L_0x55c80956d080, L_0x55c8095724e0, C4<0>, C4<0>;
L_0x55c80956d270 .functor NOT 1, L_0x55c80956d140, C4<0>, C4<0>, C4<0>;
v0x55c809520d80_0 .net *"_ivl_0", 0 0, L_0x55c80956c8e0;  1 drivers
v0x55c809520e80_0 .net *"_ivl_10", 0 0, L_0x55c80956ccc0;  1 drivers
v0x55c809520f60_0 .net *"_ivl_14", 0 0, L_0x55c80956ce90;  1 drivers
v0x55c809521020_0 .net *"_ivl_16", 0 0, L_0x55c80956cf50;  1 drivers
v0x55c809521100_0 .net *"_ivl_18", 0 0, L_0x55c80956d010;  1 drivers
v0x55c809521230_0 .net *"_ivl_2", 0 0, L_0x55c80956c970;  1 drivers
v0x55c809521310_0 .net *"_ivl_20", 0 0, L_0x55c80956d080;  1 drivers
v0x55c8095213f0_0 .net *"_ivl_22", 0 0, L_0x55c80956d140;  1 drivers
v0x55c8095214d0_0 .net *"_ivl_4", 0 0, L_0x55c80956ca50;  1 drivers
v0x55c8095215b0_0 .net *"_ivl_6", 0 0, L_0x55c80956cb50;  1 drivers
v0x55c809521690_0 .net *"_ivl_8", 0 0, L_0x55c80956cc50;  1 drivers
v0x55c809521770_0 .net "a", 0 0, L_0x55c8095724e0;  alias, 1 drivers
v0x55c809521830_0 .net "b", 0 0, L_0x55c8095729a0;  alias, 1 drivers
v0x55c8095218f0_0 .net "out1", 0 0, L_0x55c80956cdd0;  alias, 1 drivers
v0x55c809521990_0 .net "out2", 0 0, L_0x55c80956d270;  alias, 1 drivers
v0x55c809521a30_0 .net "s0", 0 0, L_0x55c809573010;  alias, 1 drivers
v0x55c809521ad0_0 .net "s1", 0 0, L_0x55c809572ea0;  alias, 1 drivers
v0x55c809521cd0_0 .net "s2", 0 0, L_0x55c809572e00;  alias, 1 drivers
v0x55c809521dc0_0 .net "s3", 0 0, L_0x55c809572b90;  alias, 1 drivers
S_0x55c809521fc0 .scope module, "INPUT3" "input_section" 23 48, 26 1 0, S_0x55c80951b8c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "s3";
    .port_info 3 /INPUT 1 "s2";
    .port_info 4 /INPUT 1 "s1";
    .port_info 5 /INPUT 1 "s0";
    .port_info 6 /OUTPUT 1 "out1";
    .port_info 7 /OUTPUT 1 "out2";
L_0x55c80956bf50 .functor AND 1, L_0x55c809572750, L_0x55c809572b90, C4<1>, C4<1>;
L_0x55c80956bfe0 .functor AND 1, L_0x55c80956bf50, L_0x55c809571ea0, C4<1>, C4<1>;
L_0x55c80956c070 .functor AND 1, L_0x55c809571ea0, L_0x55c809572e00, C4<1>, C4<1>;
L_0x55c80956c170 .functor NOT 1, L_0x55c809572750, C4<0>, C4<0>, C4<0>;
L_0x55c80956c270 .functor AND 1, L_0x55c80956c070, L_0x55c80956c170, C4<1>, C4<1>;
L_0x55c80956c2e0 .functor OR 1, L_0x55c80956bfe0, L_0x55c80956c270, C4<0>, C4<0>;
L_0x55c80956c350 .functor NOT 1, L_0x55c80956c2e0, C4<0>, C4<0>, C4<0>;
L_0x55c80956c450 .functor NOT 1, L_0x55c809572750, C4<0>, C4<0>, C4<0>;
L_0x55c80956c510 .functor AND 1, L_0x55c80956c450, L_0x55c809572ea0, C4<1>, C4<1>;
L_0x55c80956c580 .functor AND 1, L_0x55c809573010, L_0x55c809572750, C4<1>, C4<1>;
L_0x55c80956c5f0 .functor OR 1, L_0x55c80956c510, L_0x55c80956c580, C4<0>, C4<0>;
L_0x55c80956c6b0 .functor OR 1, L_0x55c80956c5f0, L_0x55c809571ea0, C4<0>, C4<0>;
L_0x55c80956c7e0 .functor NOT 1, L_0x55c80956c6b0, C4<0>, C4<0>, C4<0>;
v0x55c809522270_0 .net *"_ivl_0", 0 0, L_0x55c80956bf50;  1 drivers
v0x55c809522370_0 .net *"_ivl_10", 0 0, L_0x55c80956c2e0;  1 drivers
v0x55c809522450_0 .net *"_ivl_14", 0 0, L_0x55c80956c450;  1 drivers
v0x55c809522510_0 .net *"_ivl_16", 0 0, L_0x55c80956c510;  1 drivers
v0x55c8095225f0_0 .net *"_ivl_18", 0 0, L_0x55c80956c580;  1 drivers
v0x55c809522720_0 .net *"_ivl_2", 0 0, L_0x55c80956bfe0;  1 drivers
v0x55c809522800_0 .net *"_ivl_20", 0 0, L_0x55c80956c5f0;  1 drivers
v0x55c8095228e0_0 .net *"_ivl_22", 0 0, L_0x55c80956c6b0;  1 drivers
v0x55c8095229c0_0 .net *"_ivl_4", 0 0, L_0x55c80956c070;  1 drivers
v0x55c809522aa0_0 .net *"_ivl_6", 0 0, L_0x55c80956c170;  1 drivers
v0x55c809522b80_0 .net *"_ivl_8", 0 0, L_0x55c80956c270;  1 drivers
v0x55c809522c60_0 .net "a", 0 0, L_0x55c809571ea0;  alias, 1 drivers
v0x55c809522d20_0 .net "b", 0 0, L_0x55c809572750;  alias, 1 drivers
v0x55c809522de0_0 .net "out1", 0 0, L_0x55c80956c350;  alias, 1 drivers
v0x55c809522e80_0 .net "out2", 0 0, L_0x55c80956c7e0;  alias, 1 drivers
v0x55c809522f20_0 .net "s0", 0 0, L_0x55c809573010;  alias, 1 drivers
v0x55c809522fc0_0 .net "s1", 0 0, L_0x55c809572ea0;  alias, 1 drivers
v0x55c809523170_0 .net "s2", 0 0, L_0x55c809572e00;  alias, 1 drivers
v0x55c809523210_0 .net "s3", 0 0, L_0x55c809572b90;  alias, 1 drivers
S_0x55c809523370 .scope module, "M_BAR" "invert_m" 23 92, 27 1 0, S_0x55c80951b8c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
L_0x55c80956e9d0 .functor NOT 1, L_0x55c8095730b0, C4<0>, C4<0>, C4<0>;
v0x55c809523520_0 .net "a", 0 0, L_0x55c8095730b0;  alias, 1 drivers
v0x55c809523600_0 .net "y", 0 0, L_0x55c80956e9d0;  alias, 1 drivers
S_0x55c809523720 .scope module, "OUT_F0" "out_section_f0" 23 133, 28 1 0, S_0x55c80951b8c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input0_out1";
    .port_info 3 /INPUT 1 "input0_out2";
    .port_info 4 /OUTPUT 1 "f0";
L_0x55c809570b20 .functor XOR 1, L_0x55c80956e470, L_0x55c80956e910, C4<0>, C4<0>;
L_0x55c809570b90 .functor AND 1, L_0x55c80956bec0, L_0x55c80956e9d0, C4<1>, C4<1>;
L_0x55c809570e30 .functor NOT 1, L_0x55c809570b90, C4<0>, C4<0>, C4<0>;
L_0x55c809570ef0 .functor XOR 1, L_0x55c809570b20, L_0x55c809570e30, C4<0>, C4<0>;
v0x55c809523980_0 .net *"_ivl_0", 0 0, L_0x55c809570b20;  1 drivers
v0x55c809523a60_0 .net *"_ivl_2", 0 0, L_0x55c809570b90;  1 drivers
v0x55c809523b40_0 .net *"_ivl_4", 0 0, L_0x55c809570e30;  1 drivers
v0x55c809523c00_0 .net "ci_bar", 0 0, L_0x55c80956bec0;  alias, 1 drivers
v0x55c809523cd0_0 .net "f0", 0 0, L_0x55c809570ef0;  alias, 1 drivers
v0x55c809523dc0_0 .net "input0_out1", 0 0, L_0x55c80956e470;  alias, 1 drivers
v0x55c809523eb0_0 .net "input0_out2", 0 0, L_0x55c80956e910;  alias, 1 drivers
v0x55c809523fa0_0 .net "m_bar", 0 0, L_0x55c80956e9d0;  alias, 1 drivers
S_0x55c809524080 .scope module, "OUT_F1" "out_section_f1" 23 123, 29 1 0, S_0x55c80951b8c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input1_out1";
    .port_info 3 /INPUT 1 "input1_out2";
    .port_info 4 /INPUT 1 "input0_out1";
    .port_info 5 /INPUT 1 "input0_out2";
    .port_info 6 /OUTPUT 1 "f1";
L_0x55c809570660 .functor XOR 1, L_0x55c80956d920, L_0x55c80956dfe0, C4<0>, C4<0>;
L_0x55c8095706d0 .functor AND 1, L_0x55c80956bec0, L_0x55c80956e470, C4<1>, C4<1>;
L_0x55c809570760 .functor AND 1, L_0x55c8095706d0, L_0x55c80956e9d0, C4<1>, C4<1>;
L_0x55c809570820 .functor AND 1, L_0x55c80956e910, L_0x55c80956e9d0, C4<1>, C4<1>;
L_0x55c809570890 .functor OR 1, L_0x55c809570760, L_0x55c809570820, C4<0>, C4<0>;
L_0x55c8095709a0 .functor NOT 1, L_0x55c809570890, C4<0>, C4<0>, C4<0>;
L_0x55c809570a60 .functor XOR 1, L_0x55c809570660, L_0x55c8095709a0, C4<0>, C4<0>;
v0x55c809524350_0 .net *"_ivl_0", 0 0, L_0x55c809570660;  1 drivers
v0x55c809524450_0 .net *"_ivl_10", 0 0, L_0x55c8095709a0;  1 drivers
v0x55c809524530_0 .net *"_ivl_2", 0 0, L_0x55c8095706d0;  1 drivers
v0x55c8095245f0_0 .net *"_ivl_4", 0 0, L_0x55c809570760;  1 drivers
v0x55c8095246d0_0 .net *"_ivl_6", 0 0, L_0x55c809570820;  1 drivers
v0x55c8095247b0_0 .net *"_ivl_8", 0 0, L_0x55c809570890;  1 drivers
v0x55c809524890_0 .net "ci_bar", 0 0, L_0x55c80956bec0;  alias, 1 drivers
v0x55c809524980_0 .net "f1", 0 0, L_0x55c809570a60;  alias, 1 drivers
v0x55c809524a20_0 .net "input0_out1", 0 0, L_0x55c80956e470;  alias, 1 drivers
v0x55c809524b50_0 .net "input0_out2", 0 0, L_0x55c80956e910;  alias, 1 drivers
v0x55c809524bf0_0 .net "input1_out1", 0 0, L_0x55c80956d920;  alias, 1 drivers
v0x55c809524c90_0 .net "input1_out2", 0 0, L_0x55c80956dfe0;  alias, 1 drivers
v0x55c809524d80_0 .net "m_bar", 0 0, L_0x55c80956e9d0;  alias, 1 drivers
S_0x55c809524f70 .scope module, "OUT_F2" "out_section_f2" 23 111, 30 1 0, S_0x55c80951b8c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input2_out1";
    .port_info 3 /INPUT 1 "input2_out2";
    .port_info 4 /INPUT 1 "input1_out1";
    .port_info 5 /INPUT 1 "input1_out2";
    .port_info 6 /INPUT 1 "input0_out1";
    .port_info 7 /INPUT 1 "input0_out2";
    .port_info 8 /OUTPUT 1 "f2";
L_0x55c80956fd90 .functor XOR 1, L_0x55c80956cdd0, L_0x55c80956d270, C4<0>, C4<0>;
L_0x55c80956fe00 .functor AND 1, L_0x55c80956bec0, L_0x55c80956e470, C4<1>, C4<1>;
L_0x55c80956fe90 .functor AND 1, L_0x55c80956fe00, L_0x55c80956d920, C4<1>, C4<1>;
L_0x55c80956ff50 .functor AND 1, L_0x55c80956fe90, L_0x55c80956e9d0, C4<1>, C4<1>;
L_0x55c809570010 .functor AND 1, L_0x55c80956d920, L_0x55c80956e910, C4<1>, C4<1>;
L_0x55c809570080 .functor AND 1, L_0x55c809570010, L_0x55c80956e9d0, C4<1>, C4<1>;
L_0x55c809570140 .functor OR 1, L_0x55c80956ff50, L_0x55c809570080, C4<0>, C4<0>;
L_0x55c809570250 .functor AND 1, L_0x55c80956dfe0, L_0x55c80956e9d0, C4<1>, C4<1>;
L_0x55c809570420 .functor OR 1, L_0x55c809570140, L_0x55c809570250, C4<0>, C4<0>;
L_0x55c809570530 .functor NOT 1, L_0x55c809570420, C4<0>, C4<0>, C4<0>;
L_0x55c8095705f0 .functor XOR 1, L_0x55c80956fd90, L_0x55c809570530, C4<0>, C4<0>;
v0x55c809525280_0 .net *"_ivl_0", 0 0, L_0x55c80956fd90;  1 drivers
v0x55c809525380_0 .net *"_ivl_10", 0 0, L_0x55c809570080;  1 drivers
v0x55c809525460_0 .net *"_ivl_12", 0 0, L_0x55c809570140;  1 drivers
v0x55c809525520_0 .net *"_ivl_14", 0 0, L_0x55c809570250;  1 drivers
v0x55c809525600_0 .net *"_ivl_16", 0 0, L_0x55c809570420;  1 drivers
v0x55c809525730_0 .net *"_ivl_18", 0 0, L_0x55c809570530;  1 drivers
v0x55c809525810_0 .net *"_ivl_2", 0 0, L_0x55c80956fe00;  1 drivers
v0x55c8095258f0_0 .net *"_ivl_4", 0 0, L_0x55c80956fe90;  1 drivers
v0x55c8095259d0_0 .net *"_ivl_6", 0 0, L_0x55c80956ff50;  1 drivers
v0x55c809525b40_0 .net *"_ivl_8", 0 0, L_0x55c809570010;  1 drivers
v0x55c809525c20_0 .net "ci_bar", 0 0, L_0x55c80956bec0;  alias, 1 drivers
v0x55c809525cc0_0 .net "f2", 0 0, L_0x55c8095705f0;  alias, 1 drivers
v0x55c809525d60_0 .net "input0_out1", 0 0, L_0x55c80956e470;  alias, 1 drivers
v0x55c809525e90_0 .net "input0_out2", 0 0, L_0x55c80956e910;  alias, 1 drivers
v0x55c809525fc0_0 .net "input1_out1", 0 0, L_0x55c80956d920;  alias, 1 drivers
v0x55c809526060_0 .net "input1_out2", 0 0, L_0x55c80956dfe0;  alias, 1 drivers
v0x55c809526100_0 .net "input2_out1", 0 0, L_0x55c80956cdd0;  alias, 1 drivers
v0x55c8095262b0_0 .net "input2_out2", 0 0, L_0x55c80956d270;  alias, 1 drivers
v0x55c809526350_0 .net "m_bar", 0 0, L_0x55c80956e9d0;  alias, 1 drivers
S_0x55c8095264f0 .scope module, "OUT_F3" "out_section_f3" 23 97, 31 1 0, S_0x55c80951b8c0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "m_bar";
    .port_info 1 /INPUT 1 "ci_bar";
    .port_info 2 /INPUT 1 "input3_out1";
    .port_info 3 /INPUT 1 "input3_out2";
    .port_info 4 /INPUT 1 "input2_out1";
    .port_info 5 /INPUT 1 "input2_out2";
    .port_info 6 /INPUT 1 "input1_out1";
    .port_info 7 /INPUT 1 "input1_out2";
    .port_info 8 /INPUT 1 "input0_out1";
    .port_info 9 /INPUT 1 "input0_out2";
    .port_info 10 /OUTPUT 1 "f3";
L_0x55c80956ea80 .functor XOR 1, L_0x55c80956c350, L_0x55c80956c7e0, C4<0>, C4<0>;
L_0x55c80956eb10 .functor AND 1, L_0x55c80956bec0, L_0x55c80956e470, C4<1>, C4<1>;
L_0x55c80956edc0 .functor AND 1, L_0x55c80956eb10, L_0x55c80956d920, C4<1>, C4<1>;
L_0x55c80956ee80 .functor AND 1, L_0x55c80956edc0, L_0x55c80956cdd0, C4<1>, C4<1>;
L_0x55c80956ef40 .functor AND 1, L_0x55c80956ee80, L_0x55c80956e9d0, C4<1>, C4<1>;
L_0x55c80956f000 .functor AND 1, L_0x55c80956d920, L_0x55c80956cdd0, C4<1>, C4<1>;
L_0x55c80956f180 .functor AND 1, L_0x55c80956f000, L_0x55c80956e910, C4<1>, C4<1>;
L_0x55c80956f350 .functor AND 1, L_0x55c80956f180, L_0x55c80956e9d0, C4<1>, C4<1>;
L_0x55c80956f570 .functor OR 1, L_0x55c80956ef40, L_0x55c80956f350, C4<0>, C4<0>;
L_0x55c80956f680 .functor AND 1, L_0x55c80956cdd0, L_0x55c80956dfe0, C4<1>, C4<1>;
L_0x55c80956f800 .functor AND 1, L_0x55c80956f680, L_0x55c80956e9d0, C4<1>, C4<1>;
L_0x55c80956f870 .functor OR 1, L_0x55c80956f570, L_0x55c80956f800, C4<0>, C4<0>;
L_0x55c80956f9f0 .functor AND 1, L_0x55c80956d270, L_0x55c80956e9d0, C4<1>, C4<1>;
L_0x55c80956fa60 .functor OR 1, L_0x55c80956f870, L_0x55c80956f9f0, C4<0>, C4<0>;
L_0x55c80956f980 .functor NOT 1, L_0x55c80956fa60, C4<0>, C4<0>, C4<0>;
L_0x55c80956fc40 .functor XOR 1, L_0x55c80956ea80, L_0x55c80956f980, C4<0>, C4<0>;
v0x55c809526790_0 .net *"_ivl_0", 0 0, L_0x55c80956ea80;  1 drivers
v0x55c809526890_0 .net *"_ivl_10", 0 0, L_0x55c80956f000;  1 drivers
v0x55c809526970_0 .net *"_ivl_12", 0 0, L_0x55c80956f180;  1 drivers
v0x55c809526a30_0 .net *"_ivl_14", 0 0, L_0x55c80956f350;  1 drivers
v0x55c809526b10_0 .net *"_ivl_16", 0 0, L_0x55c80956f570;  1 drivers
v0x55c809526c40_0 .net *"_ivl_18", 0 0, L_0x55c80956f680;  1 drivers
v0x55c809526d20_0 .net *"_ivl_2", 0 0, L_0x55c80956eb10;  1 drivers
v0x55c809526e00_0 .net *"_ivl_20", 0 0, L_0x55c80956f800;  1 drivers
v0x55c809526ee0_0 .net *"_ivl_22", 0 0, L_0x55c80956f870;  1 drivers
v0x55c809526fc0_0 .net *"_ivl_24", 0 0, L_0x55c80956f9f0;  1 drivers
v0x55c8095270a0_0 .net *"_ivl_26", 0 0, L_0x55c80956fa60;  1 drivers
v0x55c809527180_0 .net *"_ivl_28", 0 0, L_0x55c80956f980;  1 drivers
v0x55c809527260_0 .net *"_ivl_4", 0 0, L_0x55c80956edc0;  1 drivers
v0x55c809527340_0 .net *"_ivl_6", 0 0, L_0x55c80956ee80;  1 drivers
v0x55c809527420_0 .net *"_ivl_8", 0 0, L_0x55c80956ef40;  1 drivers
v0x55c809527500_0 .net "ci_bar", 0 0, L_0x55c80956bec0;  alias, 1 drivers
v0x55c809527630_0 .net "f3", 0 0, L_0x55c80956fc40;  alias, 1 drivers
v0x55c8095277e0_0 .net "input0_out1", 0 0, L_0x55c80956e470;  alias, 1 drivers
v0x55c809527880_0 .net "input0_out2", 0 0, L_0x55c80956e910;  alias, 1 drivers
v0x55c809527920_0 .net "input1_out1", 0 0, L_0x55c80956d920;  alias, 1 drivers
v0x55c8095279c0_0 .net "input1_out2", 0 0, L_0x55c80956dfe0;  alias, 1 drivers
v0x55c809527af0_0 .net "input2_out1", 0 0, L_0x55c80956cdd0;  alias, 1 drivers
v0x55c809527b90_0 .net "input2_out2", 0 0, L_0x55c80956d270;  alias, 1 drivers
v0x55c809527c30_0 .net "input3_out1", 0 0, L_0x55c80956c350;  alias, 1 drivers
v0x55c809527cd0_0 .net "input3_out2", 0 0, L_0x55c80956c7e0;  alias, 1 drivers
v0x55c809527d70_0 .net "m_bar", 0 0, L_0x55c80956e9d0;  alias, 1 drivers
S_0x55c80952bc30 .scope module, "F_REGISTER" "register_ab8" 19 104, 32 6 0, S_0x55c80931e550;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x55c809531dc0_0 .net "DATA_IN", 7 0, L_0x55c809573230;  alias, 1 drivers
v0x55c809531ed0_0 .net "DATA_OUT", 7 0, L_0x55c809574bf0;  alias, 1 drivers
v0x55c809531f90_0 .net "ENABLE_CLK", 0 0, L_0x55c809574c90;  1 drivers
L_0x7fd1f65662e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c809532090_0 .net "LOW", 0 0, L_0x7fd1f65662e8;  1 drivers
v0x55c809532180_0 .net "SYSTEM_CLK", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c809532270_0 .net "W1", 0 0, v0x55c809531cc0_0;  1 drivers
S_0x55c80952be30 .scope module, "DFFS" "ta377_bar" 32 28, 33 7 0, S_0x55c80952bc30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x55c80956bc90 .functor NOT 1, L_0x7fd1f65662e8, C4<0>, C4<0>, C4<0>;
v0x55c80952c210_0 .net "CLK", 0 0, v0x55c809531cc0_0;  alias, 1 drivers
v0x55c8095314c0_0 .net "D", 7 0, L_0x55c809573230;  alias, 1 drivers
v0x55c8095315b0_0 .net "EN", 0 0, L_0x55c80956bc90;  1 drivers
v0x55c809531680_0 .net "EN_BAR", 0 0, L_0x7fd1f65662e8;  alias, 1 drivers
v0x55c809531750_0 .net "Q", 7 0, L_0x55c809574bf0;  alias, 1 drivers
L_0x55c809574040 .part L_0x55c809573230, 0, 1;
L_0x55c809574150 .part L_0x55c809573230, 1, 1;
L_0x55c809574240 .part L_0x55c809573230, 2, 1;
L_0x55c809574330 .part L_0x55c809573230, 3, 1;
L_0x55c809574420 .part L_0x55c809573230, 4, 1;
L_0x55c809574510 .part L_0x55c809573230, 5, 1;
L_0x55c809574600 .part L_0x55c809573230, 6, 1;
L_0x55c8095746f0 .part L_0x55c809573230, 7, 1;
LS_0x55c809574bf0_0_0 .concat8 [ 1 1 1 1], v0x55c80952c970_0, v0x55c80952d040_0, v0x55c80952d730_0, v0x55c80952de30_0;
LS_0x55c809574bf0_0_4 .concat8 [ 1 1 1 1], v0x55c80952e650_0, v0x55c80952ecf0_0, v0x55c80952f350_0, v0x55c80952fa30_0;
L_0x55c809574bf0 .concat8 [ 4 4 0 0], LS_0x55c809574bf0_0_0, LS_0x55c809574bf0_0_4;
S_0x55c80952c010 .scope module, "U1" "jeff_74x377_structural" 33 18, 34 7 0, S_0x55c80952be30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x55c8095732f0 .functor NOT 1, L_0x55c809573540, C4<0>, C4<0>, C4<0>;
L_0x55c809573380 .functor AND 1, v0x55c809531cc0_0, L_0x55c8095732f0, C4<1>, C4<1>;
L_0x55c809573410 .functor NOT 1, L_0x7fd1f65662e8, C4<0>, C4<0>, C4<0>;
L_0x55c809573480 .functor NOT 1, L_0x55c809573380, C4<0>, C4<0>, C4<0>;
L_0x55c809573540 .functor AND 1, L_0x55c809573410, L_0x55c809573480, C4<1>, C4<1>;
RS_0x7fd1f65b9f98 .resolv tri, L_0x55c809573650, L_0x55c809573730, L_0x55c809573830, L_0x55c809573930, L_0x55c809573a30, L_0x55c809573b30, L_0x55c809573c30, L_0x55c809573d30;
v0x55c80952fc60_0 .net8 "NOTHING", 0 0, RS_0x7fd1f65b9f98;  8 drivers
v0x55c80952fe30_0 .net *"_ivl_0", 0 0, L_0x55c8095732f0;  1 drivers
v0x55c80952ff10_0 .net *"_ivl_4", 0 0, L_0x55c809573410;  1 drivers
v0x55c80952ffd0_0 .net *"_ivl_6", 0 0, L_0x55c809573480;  1 drivers
v0x55c8095300b0_0 .net "clk", 0 0, v0x55c809531cc0_0;  alias, 1 drivers
v0x55c8095302b0_0 .net "clk_feedback", 0 0, L_0x55c809573380;  1 drivers
v0x55c809530370_0 .net "d0", 0 0, L_0x55c809574040;  1 drivers
v0x55c809530410_0 .net "d1", 0 0, L_0x55c809574150;  1 drivers
v0x55c8095304e0_0 .net "d2", 0 0, L_0x55c809574240;  1 drivers
v0x55c8095305b0_0 .net "d3", 0 0, L_0x55c809574330;  1 drivers
v0x55c809530680_0 .net "d4", 0 0, L_0x55c809574420;  1 drivers
v0x55c809530750_0 .net "d5", 0 0, L_0x55c809574510;  1 drivers
v0x55c809530820_0 .net "d6", 0 0, L_0x55c809574600;  1 drivers
v0x55c8095308f0_0 .net "d7", 0 0, L_0x55c8095746f0;  1 drivers
v0x55c8095309c0_0 .net "en_bar", 0 0, L_0x7fd1f65662e8;  alias, 1 drivers
v0x55c809530a60_0 .net "en_feedback", 0 0, L_0x55c809573540;  1 drivers
v0x55c809530c10_0 .net "q0", 0 0, v0x55c80952c970_0;  1 drivers
v0x55c809530df0_0 .net "q1", 0 0, v0x55c80952d040_0;  1 drivers
v0x55c809530ec0_0 .net "q2", 0 0, v0x55c80952d730_0;  1 drivers
v0x55c809530f90_0 .net "q3", 0 0, v0x55c80952de30_0;  1 drivers
v0x55c809531060_0 .net "q4", 0 0, v0x55c80952e650_0;  1 drivers
v0x55c809531130_0 .net "q5", 0 0, v0x55c80952ecf0_0;  1 drivers
v0x55c809531200_0 .net "q6", 0 0, v0x55c80952f350_0;  1 drivers
v0x55c8095312d0_0 .net "q7", 0 0, v0x55c80952fa30_0;  1 drivers
S_0x55c80952c470 .scope module, "DFF0" "d_flip_flop_pos_edge_sync_en_behavioral" 34 40, 35 3 0, S_0x55c80952c010;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809573d30 .functor NOT 1, v0x55c80952c970_0, C4<0>, C4<0>, C4<0>;
v0x55c80952c730_0 .net "clk", 0 0, v0x55c809531cc0_0;  alias, 1 drivers
v0x55c80952c810_0 .net "d", 0 0, L_0x55c809574040;  alias, 1 drivers
v0x55c80952c8d0_0 .net "en", 0 0, L_0x55c809573540;  alias, 1 drivers
v0x55c80952c970_0 .var "q", 0 0;
v0x55c80952ca30_0 .net8 "qbar", 0 0, RS_0x7fd1f65b9f98;  alias, 8 drivers
E_0x55c809524260 .event posedge, v0x55c80952c730_0;
S_0x55c80952cbe0 .scope module, "DFF1" "d_flip_flop_pos_edge_sync_en_behavioral" 34 39, 35 3 0, S_0x55c80952c010;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809573c30 .functor NOT 1, v0x55c80952d040_0, C4<0>, C4<0>, C4<0>;
v0x55c80952ce60_0 .net "clk", 0 0, v0x55c809531cc0_0;  alias, 1 drivers
v0x55c80952cf00_0 .net "d", 0 0, L_0x55c809574150;  alias, 1 drivers
v0x55c80952cfa0_0 .net "en", 0 0, L_0x55c809573540;  alias, 1 drivers
v0x55c80952d040_0 .var "q", 0 0;
v0x55c80952d0e0_0 .net8 "qbar", 0 0, RS_0x7fd1f65b9f98;  alias, 8 drivers
S_0x55c80952d230 .scope module, "DFF2" "d_flip_flop_pos_edge_sync_en_behavioral" 34 38, 35 3 0, S_0x55c80952c010;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809573b30 .functor NOT 1, v0x55c80952d730_0, C4<0>, C4<0>, C4<0>;
v0x55c80952d490_0 .net "clk", 0 0, v0x55c809531cc0_0;  alias, 1 drivers
v0x55c80952d580_0 .net "d", 0 0, L_0x55c809574240;  alias, 1 drivers
v0x55c80952d640_0 .net "en", 0 0, L_0x55c809573540;  alias, 1 drivers
v0x55c80952d730_0 .var "q", 0 0;
v0x55c80952d7d0_0 .net8 "qbar", 0 0, RS_0x7fd1f65b9f98;  alias, 8 drivers
S_0x55c80952d9b0 .scope module, "DFF3" "d_flip_flop_pos_edge_sync_en_behavioral" 34 37, 35 3 0, S_0x55c80952c010;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809573a30 .functor NOT 1, v0x55c80952de30_0, C4<0>, C4<0>, C4<0>;
v0x55c80952dc10_0 .net "clk", 0 0, v0x55c809531cc0_0;  alias, 1 drivers
v0x55c80952dcd0_0 .net "d", 0 0, L_0x55c809574330;  alias, 1 drivers
v0x55c80952dd90_0 .net "en", 0 0, L_0x55c809573540;  alias, 1 drivers
v0x55c80952de30_0 .var "q", 0 0;
v0x55c80952ded0_0 .net8 "qbar", 0 0, RS_0x7fd1f65b9f98;  alias, 8 drivers
S_0x55c80952e060 .scope module, "DFF4" "d_flip_flop_pos_edge_sync_en_behavioral" 34 36, 35 3 0, S_0x55c80952c010;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809573930 .functor NOT 1, v0x55c80952e650_0, C4<0>, C4<0>, C4<0>;
v0x55c80952e310_0 .net "clk", 0 0, v0x55c809531cc0_0;  alias, 1 drivers
v0x55c80952e460_0 .net "d", 0 0, L_0x55c809574420;  alias, 1 drivers
v0x55c80952e520_0 .net "en", 0 0, L_0x55c809573540;  alias, 1 drivers
v0x55c80952e650_0 .var "q", 0 0;
v0x55c80952e6f0_0 .net8 "qbar", 0 0, RS_0x7fd1f65b9f98;  alias, 8 drivers
S_0x55c80952e8c0 .scope module, "DFF5" "d_flip_flop_pos_edge_sync_en_behavioral" 34 35, 35 3 0, S_0x55c80952c010;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809573830 .functor NOT 1, v0x55c80952ecf0_0, C4<0>, C4<0>, C4<0>;
v0x55c80952ead0_0 .net "clk", 0 0, v0x55c809531cc0_0;  alias, 1 drivers
v0x55c80952eb90_0 .net "d", 0 0, L_0x55c809574510;  alias, 1 drivers
v0x55c80952ec50_0 .net "en", 0 0, L_0x55c809573540;  alias, 1 drivers
v0x55c80952ecf0_0 .var "q", 0 0;
v0x55c80952ed90_0 .net8 "qbar", 0 0, RS_0x7fd1f65b9f98;  alias, 8 drivers
S_0x55c80952eed0 .scope module, "DFF6" "d_flip_flop_pos_edge_sync_en_behavioral" 34 34, 35 3 0, S_0x55c80952c010;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809573730 .functor NOT 1, v0x55c80952f350_0, C4<0>, C4<0>, C4<0>;
v0x55c80952f130_0 .net "clk", 0 0, v0x55c809531cc0_0;  alias, 1 drivers
v0x55c80952f1f0_0 .net "d", 0 0, L_0x55c809574600;  alias, 1 drivers
v0x55c80952f2b0_0 .net "en", 0 0, L_0x55c809573540;  alias, 1 drivers
v0x55c80952f350_0 .var "q", 0 0;
v0x55c80952f3f0_0 .net8 "qbar", 0 0, RS_0x7fd1f65b9f98;  alias, 8 drivers
S_0x55c80952f580 .scope module, "DFF7" "d_flip_flop_pos_edge_sync_en_behavioral" 34 33, 35 3 0, S_0x55c80952c010;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809573650 .functor NOT 1, v0x55c80952fa30_0, C4<0>, C4<0>, C4<0>;
v0x55c80952f7e0_0 .net "clk", 0 0, v0x55c809531cc0_0;  alias, 1 drivers
v0x55c80952f8a0_0 .net "d", 0 0, L_0x55c8095746f0;  alias, 1 drivers
v0x55c80952f960_0 .net "en", 0 0, L_0x55c809573540;  alias, 1 drivers
v0x55c80952fa30_0 .var "q", 0 0;
v0x55c80952fad0_0 .net8 "qbar", 0 0, RS_0x7fd1f65b9f98;  alias, 8 drivers
S_0x55c809531870 .scope module, "OR1" "or2_behavioral" 32 21, 36 21 0, S_0x55c80952bc30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55c809531b40_0 .net "a", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c809531c00_0 .net "b", 0 0, L_0x55c809574c90;  alias, 1 drivers
v0x55c809531cc0_0 .var "y", 0 0;
E_0x55c809531ac0 .event anyedge, v0x55c809531c00_0, v0x55c8094e3700_0;
S_0x55c809532330 .scope module, "MUX_A" "ta157_8" 19 74, 13 7 0, S_0x55c80931e550;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x55c809564930 .functor NOT 1, L_0x7fd1f6566180, C4<0>, C4<0>, C4<0>;
v0x55c809533600_0 .net "A8", 7 0, L_0x55c809562c60;  alias, 1 drivers
v0x55c809533700_0 .net "B8", 7 0, L_0x55c80955fde0;  alias, 1 drivers
v0x55c8095337e0_0 .net "EN", 0 0, L_0x55c809564930;  1 drivers
v0x55c8095338d0_0 .net "EN_BAR", 0 0, L_0x7fd1f6566180;  alias, 1 drivers
v0x55c809533970_0 .net "S", 0 0, L_0x55c80955e410;  alias, 1 drivers
v0x55c809533ab0_0 .net "Y8", 7 0, L_0x55c809564cd0;  alias, 1 drivers
L_0x55c809564a50 .part L_0x55c809562c60, 0, 4;
L_0x55c809564af0 .part L_0x55c80955fde0, 0, 4;
L_0x55c809564b90 .part L_0x55c809562c60, 4, 4;
L_0x55c809564c30 .part L_0x55c80955fde0, 4, 4;
L_0x55c809564cd0 .concat8 [ 4 4 0 0], v0x55c809532c20_0, v0x55c809533490_0;
S_0x55c809532590 .scope module, "MUX0" "jeff_74x157_behavioral" 13 20, 14 5 0, S_0x55c809532330;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55c8095328b0_0 .net "a", 3 0, L_0x55c809564a50;  1 drivers
v0x55c8095329b0_0 .net "b", 3 0, L_0x55c809564af0;  1 drivers
v0x55c809532a90_0 .net "en", 0 0, L_0x55c809564930;  alias, 1 drivers
v0x55c809532b60_0 .net "s", 0 0, L_0x55c80955e410;  alias, 1 drivers
v0x55c809532c20_0 .var "y", 3 0;
E_0x55c809532820 .event anyedge, v0x55c809532a90_0, v0x55c809532b60_0, v0x55c8095328b0_0, v0x55c8095329b0_0;
S_0x55c809532df0 .scope module, "MUX1" "jeff_74x157_behavioral" 13 29, 14 5 0, S_0x55c809532330;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55c8095330e0_0 .net "a", 3 0, L_0x55c809564b90;  1 drivers
v0x55c8095331e0_0 .net "b", 3 0, L_0x55c809564c30;  1 drivers
v0x55c8095332c0_0 .net "en", 0 0, L_0x55c809564930;  alias, 1 drivers
v0x55c8095333c0_0 .net "s", 0 0, L_0x55c80955e410;  alias, 1 drivers
v0x55c809533490_0 .var "y", 3 0;
E_0x55c809533070 .event anyedge, v0x55c809532a90_0, v0x55c809532b60_0, v0x55c8095330e0_0, v0x55c8095331e0_0;
S_0x55c809533bf0 .scope module, "MUX_B" "ta157_8" 19 83, 13 7 0, S_0x55c80931e550;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "A8";
    .port_info 1 /INPUT 8 "B8";
    .port_info 2 /INPUT 1 "S";
    .port_info 3 /INPUT 1 "EN_BAR";
    .port_info 4 /OUTPUT 8 "Y8";
L_0x55c809564d70 .functor NOT 1, L_0x7fd1f6566180, C4<0>, C4<0>, C4<0>;
v0x55c809534eb0_0 .net "A8", 7 0, L_0x55c809564710;  alias, 1 drivers
v0x55c809534fb0_0 .net "B8", 7 0, L_0x55c809561500;  alias, 1 drivers
v0x55c809535090_0 .net "EN", 0 0, L_0x55c809564d70;  1 drivers
v0x55c809535180_0 .net "EN_BAR", 0 0, L_0x7fd1f6566180;  alias, 1 drivers
v0x55c809535220_0 .net "S", 0 0, L_0x55c80955e540;  alias, 1 drivers
v0x55c809535360_0 .net "Y8", 7 0, L_0x55c809565060;  alias, 1 drivers
L_0x55c809564de0 .part L_0x55c809564710, 0, 4;
L_0x55c809564e80 .part L_0x55c809561500, 0, 4;
L_0x55c809564f20 .part L_0x55c809564710, 4, 4;
L_0x55c809564fc0 .part L_0x55c809561500, 4, 4;
L_0x55c809565060 .concat8 [ 4 4 0 0], v0x55c8095344d0_0, v0x55c809534d40_0;
S_0x55c809533e50 .scope module, "MUX0" "jeff_74x157_behavioral" 13 20, 14 5 0, S_0x55c809533bf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55c809534160_0 .net "a", 3 0, L_0x55c809564de0;  1 drivers
v0x55c809534260_0 .net "b", 3 0, L_0x55c809564e80;  1 drivers
v0x55c809534340_0 .net "en", 0 0, L_0x55c809564d70;  alias, 1 drivers
v0x55c809534410_0 .net "s", 0 0, L_0x55c80955e540;  alias, 1 drivers
v0x55c8095344d0_0 .var "y", 3 0;
E_0x55c8095340d0 .event anyedge, v0x55c809534340_0, v0x55c809534410_0, v0x55c809534160_0, v0x55c809534260_0;
S_0x55c8095346a0 .scope module, "MUX1" "jeff_74x157_behavioral" 13 29, 14 5 0, S_0x55c809533bf0;
 .timescale -9 -10;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /OUTPUT 4 "y";
v0x55c809534990_0 .net "a", 3 0, L_0x55c809564f20;  1 drivers
v0x55c809534a90_0 .net "b", 3 0, L_0x55c809564fc0;  1 drivers
v0x55c809534b70_0 .net "en", 0 0, L_0x55c809564d70;  alias, 1 drivers
v0x55c809534c70_0 .net "s", 0 0, L_0x55c80955e540;  alias, 1 drivers
v0x55c809534d40_0 .var "y", 3 0;
E_0x55c809534920 .event anyedge, v0x55c809534340_0, v0x55c809534410_0, v0x55c809534990_0, v0x55c809534a90_0;
S_0x55c809535460 .scope module, "REGISTERA" "register_ab8" 19 42, 32 6 0, S_0x55c80931e550;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x55c80953b680_0 .net "DATA_IN", 7 0, v0x55c809553ac0_0;  alias, 1 drivers
v0x55c80953b740_0 .net "DATA_OUT", 7 0, L_0x55c80955fde0;  alias, 1 drivers
v0x55c80953b830_0 .net "ENABLE_CLK", 0 0, L_0x55c80955d5a0;  alias, 1 drivers
L_0x7fd1f65661c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c80953b8d0_0 .net "LOW", 0 0, L_0x7fd1f65661c8;  1 drivers
v0x55c80953b9c0_0 .net "SYSTEM_CLK", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c80953bab0_0 .net "W1", 0 0, v0x55c80953b5a0_0;  1 drivers
S_0x55c809535690 .scope module, "DFFS" "ta377_bar" 32 28, 33 7 0, S_0x55c809535460;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x55c80955e9d0 .functor NOT 1, L_0x7fd1f65661c8, C4<0>, C4<0>, C4<0>;
v0x55c809535a90_0 .net "CLK", 0 0, v0x55c80953b5a0_0;  alias, 1 drivers
v0x55c80953ad50_0 .net "D", 7 0, v0x55c809553ac0_0;  alias, 1 drivers
v0x55c80953ae30_0 .net "EN", 0 0, L_0x55c80955e9d0;  1 drivers
v0x55c80953af00_0 .net "EN_BAR", 0 0, L_0x7fd1f65661c8;  alias, 1 drivers
v0x55c80953afd0_0 .net "Q", 7 0, L_0x55c80955fde0;  alias, 1 drivers
L_0x55c80955f5b0 .part v0x55c809553ac0_0, 0, 1;
L_0x55c80955f6c0 .part v0x55c809553ac0_0, 1, 1;
L_0x55c80955f7b0 .part v0x55c809553ac0_0, 2, 1;
L_0x55c80955f8a0 .part v0x55c809553ac0_0, 3, 1;
L_0x55c80955f990 .part v0x55c809553ac0_0, 4, 1;
L_0x55c80955fa80 .part v0x55c809553ac0_0, 5, 1;
L_0x55c80955fbb0 .part v0x55c809553ac0_0, 6, 1;
L_0x55c80955fca0 .part v0x55c809553ac0_0, 7, 1;
LS_0x55c80955fde0_0_0 .concat8 [ 1 1 1 1], v0x55c809536290_0, v0x55c8095369f0_0, v0x55c809537140_0, v0x55c809537840_0;
LS_0x55c80955fde0_0_4 .concat8 [ 1 1 1 1], v0x55c809537f40_0, v0x55c809538550_0, v0x55c809538be0_0, v0x55c8095392c0_0;
L_0x55c80955fde0 .concat8 [ 4 4 0 0], LS_0x55c80955fde0_0_0, LS_0x55c80955fde0_0_4;
S_0x55c809535890 .scope module, "U1" "jeff_74x377_structural" 33 18, 34 7 0, S_0x55c809535690;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x55c80955ead0 .functor NOT 1, L_0x55c80955ec90, C4<0>, C4<0>, C4<0>;
L_0x55c80955eb40 .functor AND 1, v0x55c80953b5a0_0, L_0x55c80955ead0, C4<1>, C4<1>;
L_0x55c80955ebb0 .functor NOT 1, L_0x7fd1f65661c8, C4<0>, C4<0>, C4<0>;
L_0x55c80955ec20 .functor NOT 1, L_0x55c80955eb40, C4<0>, C4<0>, C4<0>;
L_0x55c80955ec90 .functor AND 1, L_0x55c80955ebb0, L_0x55c80955ec20, C4<1>, C4<1>;
RS_0x7fd1f65bbb28 .resolv tri, L_0x55c80955ed00, L_0x55c80955edc0, L_0x55c80955ee80, L_0x55c80955ef40, L_0x55c80955f000, L_0x55c80955f0c0, L_0x55c80955f1a0, L_0x55c80955f2a0;
v0x55c8095394f0_0 .net8 "NOTHING", 0 0, RS_0x7fd1f65bbb28;  8 drivers
v0x55c8095396c0_0 .net *"_ivl_0", 0 0, L_0x55c80955ead0;  1 drivers
v0x55c8095397a0_0 .net *"_ivl_4", 0 0, L_0x55c80955ebb0;  1 drivers
v0x55c809539860_0 .net *"_ivl_6", 0 0, L_0x55c80955ec20;  1 drivers
v0x55c809539940_0 .net "clk", 0 0, v0x55c80953b5a0_0;  alias, 1 drivers
v0x55c809539b40_0 .net "clk_feedback", 0 0, L_0x55c80955eb40;  1 drivers
v0x55c809539c00_0 .net "d0", 0 0, L_0x55c80955f5b0;  1 drivers
v0x55c809539ca0_0 .net "d1", 0 0, L_0x55c80955f6c0;  1 drivers
v0x55c809539d70_0 .net "d2", 0 0, L_0x55c80955f7b0;  1 drivers
v0x55c809539e40_0 .net "d3", 0 0, L_0x55c80955f8a0;  1 drivers
v0x55c809539f10_0 .net "d4", 0 0, L_0x55c80955f990;  1 drivers
v0x55c809539fe0_0 .net "d5", 0 0, L_0x55c80955fa80;  1 drivers
v0x55c80953a0b0_0 .net "d6", 0 0, L_0x55c80955fbb0;  1 drivers
v0x55c80953a180_0 .net "d7", 0 0, L_0x55c80955fca0;  1 drivers
v0x55c80953a250_0 .net "en_bar", 0 0, L_0x7fd1f65661c8;  alias, 1 drivers
v0x55c80953a2f0_0 .net "en_feedback", 0 0, L_0x55c80955ec90;  1 drivers
v0x55c80953a4a0_0 .net "q0", 0 0, v0x55c809536290_0;  1 drivers
v0x55c80953a680_0 .net "q1", 0 0, v0x55c8095369f0_0;  1 drivers
v0x55c80953a750_0 .net "q2", 0 0, v0x55c809537140_0;  1 drivers
v0x55c80953a820_0 .net "q3", 0 0, v0x55c809537840_0;  1 drivers
v0x55c80953a8f0_0 .net "q4", 0 0, v0x55c809537f40_0;  1 drivers
v0x55c80953a9c0_0 .net "q5", 0 0, v0x55c809538550_0;  1 drivers
v0x55c80953aa90_0 .net "q6", 0 0, v0x55c809538be0_0;  1 drivers
v0x55c80953ab60_0 .net "q7", 0 0, v0x55c8095392c0_0;  1 drivers
S_0x55c809535cf0 .scope module, "DFF0" "d_flip_flop_pos_edge_sync_en_behavioral" 34 40, 35 3 0, S_0x55c809535890;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c80955f2a0 .functor NOT 1, v0x55c809536290_0, C4<0>, C4<0>, C4<0>;
v0x55c809536020_0 .net "clk", 0 0, v0x55c80953b5a0_0;  alias, 1 drivers
v0x55c809536100_0 .net "d", 0 0, L_0x55c80955f5b0;  alias, 1 drivers
v0x55c8095361c0_0 .net "en", 0 0, L_0x55c80955ec90;  alias, 1 drivers
v0x55c809536290_0 .var "q", 0 0;
v0x55c809536350_0 .net8 "qbar", 0 0, RS_0x7fd1f65bbb28;  alias, 8 drivers
E_0x55c809535fa0 .event posedge, v0x55c809536020_0;
S_0x55c809536500 .scope module, "DFF1" "d_flip_flop_pos_edge_sync_en_behavioral" 34 39, 35 3 0, S_0x55c809535890;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c80955f1a0 .functor NOT 1, v0x55c8095369f0_0, C4<0>, C4<0>, C4<0>;
v0x55c809536780_0 .net "clk", 0 0, v0x55c80953b5a0_0;  alias, 1 drivers
v0x55c809536850_0 .net "d", 0 0, L_0x55c80955f6c0;  alias, 1 drivers
v0x55c8095368f0_0 .net "en", 0 0, L_0x55c80955ec90;  alias, 1 drivers
v0x55c8095369f0_0 .var "q", 0 0;
v0x55c809536a90_0 .net8 "qbar", 0 0, RS_0x7fd1f65bbb28;  alias, 8 drivers
S_0x55c809536c10 .scope module, "DFF2" "d_flip_flop_pos_edge_sync_en_behavioral" 34 38, 35 3 0, S_0x55c809535890;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c80955f0c0 .functor NOT 1, v0x55c809537140_0, C4<0>, C4<0>, C4<0>;
v0x55c809536ea0_0 .net "clk", 0 0, v0x55c80953b5a0_0;  alias, 1 drivers
v0x55c809536f90_0 .net "d", 0 0, L_0x55c80955f7b0;  alias, 1 drivers
v0x55c809537050_0 .net "en", 0 0, L_0x55c80955ec90;  alias, 1 drivers
v0x55c809537140_0 .var "q", 0 0;
v0x55c8095371e0_0 .net8 "qbar", 0 0, RS_0x7fd1f65bbb28;  alias, 8 drivers
S_0x55c8095373c0 .scope module, "DFF3" "d_flip_flop_pos_edge_sync_en_behavioral" 34 37, 35 3 0, S_0x55c809535890;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c80955f000 .functor NOT 1, v0x55c809537840_0, C4<0>, C4<0>, C4<0>;
v0x55c809537620_0 .net "clk", 0 0, v0x55c80953b5a0_0;  alias, 1 drivers
v0x55c8095376e0_0 .net "d", 0 0, L_0x55c80955f8a0;  alias, 1 drivers
v0x55c8095377a0_0 .net "en", 0 0, L_0x55c80955ec90;  alias, 1 drivers
v0x55c809537840_0 .var "q", 0 0;
v0x55c8095378e0_0 .net8 "qbar", 0 0, RS_0x7fd1f65bbb28;  alias, 8 drivers
S_0x55c809537a70 .scope module, "DFF4" "d_flip_flop_pos_edge_sync_en_behavioral" 34 36, 35 3 0, S_0x55c809535890;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c80955ef40 .functor NOT 1, v0x55c809537f40_0, C4<0>, C4<0>, C4<0>;
v0x55c809537d20_0 .net "clk", 0 0, v0x55c80953b5a0_0;  alias, 1 drivers
v0x55c809537de0_0 .net "d", 0 0, L_0x55c80955f990;  alias, 1 drivers
v0x55c809537ea0_0 .net "en", 0 0, L_0x55c80955ec90;  alias, 1 drivers
v0x55c809537f40_0 .var "q", 0 0;
v0x55c809537fe0_0 .net8 "qbar", 0 0, RS_0x7fd1f65bbb28;  alias, 8 drivers
S_0x55c809538120 .scope module, "DFF5" "d_flip_flop_pos_edge_sync_en_behavioral" 34 35, 35 3 0, S_0x55c809535890;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c80955ee80 .functor NOT 1, v0x55c809538550_0, C4<0>, C4<0>, C4<0>;
v0x55c809538330_0 .net "clk", 0 0, v0x55c80953b5a0_0;  alias, 1 drivers
v0x55c8095383f0_0 .net "d", 0 0, L_0x55c80955fa80;  alias, 1 drivers
v0x55c8095384b0_0 .net "en", 0 0, L_0x55c80955ec90;  alias, 1 drivers
v0x55c809538550_0 .var "q", 0 0;
v0x55c8095385f0_0 .net8 "qbar", 0 0, RS_0x7fd1f65bbb28;  alias, 8 drivers
S_0x55c809538730 .scope module, "DFF6" "d_flip_flop_pos_edge_sync_en_behavioral" 34 34, 35 3 0, S_0x55c809535890;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c80955edc0 .functor NOT 1, v0x55c809538be0_0, C4<0>, C4<0>, C4<0>;
v0x55c809538990_0 .net "clk", 0 0, v0x55c80953b5a0_0;  alias, 1 drivers
v0x55c809538a50_0 .net "d", 0 0, L_0x55c80955fbb0;  alias, 1 drivers
v0x55c809538b10_0 .net "en", 0 0, L_0x55c80955ec90;  alias, 1 drivers
v0x55c809538be0_0 .var "q", 0 0;
v0x55c809538c80_0 .net8 "qbar", 0 0, RS_0x7fd1f65bbb28;  alias, 8 drivers
S_0x55c809538e10 .scope module, "DFF7" "d_flip_flop_pos_edge_sync_en_behavioral" 34 33, 35 3 0, S_0x55c809535890;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c80955ed00 .functor NOT 1, v0x55c8095392c0_0, C4<0>, C4<0>, C4<0>;
v0x55c809539070_0 .net "clk", 0 0, v0x55c80953b5a0_0;  alias, 1 drivers
v0x55c809539130_0 .net "d", 0 0, L_0x55c80955fca0;  alias, 1 drivers
v0x55c8095391f0_0 .net "en", 0 0, L_0x55c80955ec90;  alias, 1 drivers
v0x55c8095392c0_0 .var "q", 0 0;
v0x55c809539360_0 .net8 "qbar", 0 0, RS_0x7fd1f65bbb28;  alias, 8 drivers
S_0x55c80953b100 .scope module, "OR1" "or2_behavioral" 32 21, 36 21 0, S_0x55c809535460;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55c80953b3d0_0 .net "a", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c80953b490_0 .net "b", 0 0, L_0x55c80955d5a0;  alias, 1 drivers
v0x55c80953b5a0_0 .var "y", 0 0;
E_0x55c80953b350 .event anyedge, v0x55c8094916c0_0, v0x55c8094e3700_0;
S_0x55c80953bbb0 .scope module, "REGISTERB" "register_ab8" 19 50, 32 6 0, S_0x55c80931e550;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x55c809541d20_0 .net "DATA_IN", 7 0, v0x55c809553c10_0;  alias, 1 drivers
v0x55c809541e10_0 .net "DATA_OUT", 7 0, L_0x55c809561500;  alias, 1 drivers
v0x55c809541eb0_0 .net "ENABLE_CLK", 0 0, L_0x55c80955d5a0;  alias, 1 drivers
L_0x7fd1f6566210 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c809541f50_0 .net "LOW", 0 0, L_0x7fd1f6566210;  1 drivers
v0x55c809542040_0 .net "SYSTEM_CLK", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c809542130_0 .net "W1", 0 0, v0x55c809541c40_0;  1 drivers
S_0x55c80953bd90 .scope module, "DFFS" "ta377_bar" 32 28, 33 7 0, S_0x55c80953bbb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x55c80955fed0 .functor NOT 1, L_0x7fd1f6566210, C4<0>, C4<0>, C4<0>;
v0x55c80953c200_0 .net "CLK", 0 0, v0x55c809541c40_0;  alias, 1 drivers
v0x55c8095414c0_0 .net "D", 7 0, v0x55c809553c10_0;  alias, 1 drivers
v0x55c8095415a0_0 .net "EN", 0 0, L_0x55c80955fed0;  1 drivers
v0x55c809541670_0 .net "EN_BAR", 0 0, L_0x7fd1f6566210;  alias, 1 drivers
v0x55c809541740_0 .net "Q", 7 0, L_0x55c809561500;  alias, 1 drivers
L_0x55c809560cd0 .part v0x55c809553c10_0, 0, 1;
L_0x55c809560de0 .part v0x55c809553c10_0, 1, 1;
L_0x55c809560ed0 .part v0x55c809553c10_0, 2, 1;
L_0x55c809560fc0 .part v0x55c809553c10_0, 3, 1;
L_0x55c8095610b0 .part v0x55c809553c10_0, 4, 1;
L_0x55c8095611a0 .part v0x55c809553c10_0, 5, 1;
L_0x55c8095612d0 .part v0x55c809553c10_0, 6, 1;
L_0x55c8095613c0 .part v0x55c809553c10_0, 7, 1;
LS_0x55c809561500_0_0 .concat8 [ 1 1 1 1], v0x55c80953ca00_0, v0x55c80953d160_0, v0x55c80953d8b0_0, v0x55c80953dfb0_0;
LS_0x55c809561500_0_4 .concat8 [ 1 1 1 1], v0x55c80953e6b0_0, v0x55c80953ecc0_0, v0x55c80953f350_0, v0x55c80953fa30_0;
L_0x55c809561500 .concat8 [ 4 4 0 0], LS_0x55c809561500_0_0, LS_0x55c809561500_0_4;
S_0x55c80953c000 .scope module, "U1" "jeff_74x377_structural" 33 18, 34 7 0, S_0x55c80953bd90;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x55c80955ffd0 .functor NOT 1, L_0x55c8095601d0, C4<0>, C4<0>, C4<0>;
L_0x55c809560060 .functor AND 1, v0x55c809541c40_0, L_0x55c80955ffd0, C4<1>, C4<1>;
L_0x55c8095600f0 .functor NOT 1, L_0x7fd1f6566210, C4<0>, C4<0>, C4<0>;
L_0x55c809560160 .functor NOT 1, L_0x55c809560060, C4<0>, C4<0>, C4<0>;
L_0x55c8095601d0 .functor AND 1, L_0x55c8095600f0, L_0x55c809560160, C4<1>, C4<1>;
RS_0x7fd1f65bccf8 .resolv tri, L_0x55c8095602e0, L_0x55c8095603c0, L_0x55c8095604c0, L_0x55c8095605c0, L_0x55c8095606c0, L_0x55c8095607c0, L_0x55c8095608c0, L_0x55c8095609c0;
v0x55c80953fc60_0 .net8 "NOTHING", 0 0, RS_0x7fd1f65bccf8;  8 drivers
v0x55c80953fe30_0 .net *"_ivl_0", 0 0, L_0x55c80955ffd0;  1 drivers
v0x55c80953ff10_0 .net *"_ivl_4", 0 0, L_0x55c8095600f0;  1 drivers
v0x55c80953ffd0_0 .net *"_ivl_6", 0 0, L_0x55c809560160;  1 drivers
v0x55c8095400b0_0 .net "clk", 0 0, v0x55c809541c40_0;  alias, 1 drivers
v0x55c8095402b0_0 .net "clk_feedback", 0 0, L_0x55c809560060;  1 drivers
v0x55c809540370_0 .net "d0", 0 0, L_0x55c809560cd0;  1 drivers
v0x55c809540410_0 .net "d1", 0 0, L_0x55c809560de0;  1 drivers
v0x55c8095404e0_0 .net "d2", 0 0, L_0x55c809560ed0;  1 drivers
v0x55c8095405b0_0 .net "d3", 0 0, L_0x55c809560fc0;  1 drivers
v0x55c809540680_0 .net "d4", 0 0, L_0x55c8095610b0;  1 drivers
v0x55c809540750_0 .net "d5", 0 0, L_0x55c8095611a0;  1 drivers
v0x55c809540820_0 .net "d6", 0 0, L_0x55c8095612d0;  1 drivers
v0x55c8095408f0_0 .net "d7", 0 0, L_0x55c8095613c0;  1 drivers
v0x55c8095409c0_0 .net "en_bar", 0 0, L_0x7fd1f6566210;  alias, 1 drivers
v0x55c809540a60_0 .net "en_feedback", 0 0, L_0x55c8095601d0;  1 drivers
v0x55c809540c10_0 .net "q0", 0 0, v0x55c80953ca00_0;  1 drivers
v0x55c809540df0_0 .net "q1", 0 0, v0x55c80953d160_0;  1 drivers
v0x55c809540ec0_0 .net "q2", 0 0, v0x55c80953d8b0_0;  1 drivers
v0x55c809540f90_0 .net "q3", 0 0, v0x55c80953dfb0_0;  1 drivers
v0x55c809541060_0 .net "q4", 0 0, v0x55c80953e6b0_0;  1 drivers
v0x55c809541130_0 .net "q5", 0 0, v0x55c80953ecc0_0;  1 drivers
v0x55c809541200_0 .net "q6", 0 0, v0x55c80953f350_0;  1 drivers
v0x55c8095412d0_0 .net "q7", 0 0, v0x55c80953fa30_0;  1 drivers
S_0x55c80953c460 .scope module, "DFF0" "d_flip_flop_pos_edge_sync_en_behavioral" 34 40, 35 3 0, S_0x55c80953c000;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095609c0 .functor NOT 1, v0x55c80953ca00_0, C4<0>, C4<0>, C4<0>;
v0x55c80953c790_0 .net "clk", 0 0, v0x55c809541c40_0;  alias, 1 drivers
v0x55c80953c870_0 .net "d", 0 0, L_0x55c809560cd0;  alias, 1 drivers
v0x55c80953c930_0 .net "en", 0 0, L_0x55c8095601d0;  alias, 1 drivers
v0x55c80953ca00_0 .var "q", 0 0;
v0x55c80953cac0_0 .net8 "qbar", 0 0, RS_0x7fd1f65bccf8;  alias, 8 drivers
E_0x55c80953c710 .event posedge, v0x55c80953c790_0;
S_0x55c80953cc70 .scope module, "DFF1" "d_flip_flop_pos_edge_sync_en_behavioral" 34 39, 35 3 0, S_0x55c80953c000;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095608c0 .functor NOT 1, v0x55c80953d160_0, C4<0>, C4<0>, C4<0>;
v0x55c80953cef0_0 .net "clk", 0 0, v0x55c809541c40_0;  alias, 1 drivers
v0x55c80953cfc0_0 .net "d", 0 0, L_0x55c809560de0;  alias, 1 drivers
v0x55c80953d060_0 .net "en", 0 0, L_0x55c8095601d0;  alias, 1 drivers
v0x55c80953d160_0 .var "q", 0 0;
v0x55c80953d200_0 .net8 "qbar", 0 0, RS_0x7fd1f65bccf8;  alias, 8 drivers
S_0x55c80953d380 .scope module, "DFF2" "d_flip_flop_pos_edge_sync_en_behavioral" 34 38, 35 3 0, S_0x55c80953c000;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095607c0 .functor NOT 1, v0x55c80953d8b0_0, C4<0>, C4<0>, C4<0>;
v0x55c80953d610_0 .net "clk", 0 0, v0x55c809541c40_0;  alias, 1 drivers
v0x55c80953d700_0 .net "d", 0 0, L_0x55c809560ed0;  alias, 1 drivers
v0x55c80953d7c0_0 .net "en", 0 0, L_0x55c8095601d0;  alias, 1 drivers
v0x55c80953d8b0_0 .var "q", 0 0;
v0x55c80953d950_0 .net8 "qbar", 0 0, RS_0x7fd1f65bccf8;  alias, 8 drivers
S_0x55c80953db30 .scope module, "DFF3" "d_flip_flop_pos_edge_sync_en_behavioral" 34 37, 35 3 0, S_0x55c80953c000;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095606c0 .functor NOT 1, v0x55c80953dfb0_0, C4<0>, C4<0>, C4<0>;
v0x55c80953dd90_0 .net "clk", 0 0, v0x55c809541c40_0;  alias, 1 drivers
v0x55c80953de50_0 .net "d", 0 0, L_0x55c809560fc0;  alias, 1 drivers
v0x55c80953df10_0 .net "en", 0 0, L_0x55c8095601d0;  alias, 1 drivers
v0x55c80953dfb0_0 .var "q", 0 0;
v0x55c80953e050_0 .net8 "qbar", 0 0, RS_0x7fd1f65bccf8;  alias, 8 drivers
S_0x55c80953e1e0 .scope module, "DFF4" "d_flip_flop_pos_edge_sync_en_behavioral" 34 36, 35 3 0, S_0x55c80953c000;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095605c0 .functor NOT 1, v0x55c80953e6b0_0, C4<0>, C4<0>, C4<0>;
v0x55c80953e490_0 .net "clk", 0 0, v0x55c809541c40_0;  alias, 1 drivers
v0x55c80953e550_0 .net "d", 0 0, L_0x55c8095610b0;  alias, 1 drivers
v0x55c80953e610_0 .net "en", 0 0, L_0x55c8095601d0;  alias, 1 drivers
v0x55c80953e6b0_0 .var "q", 0 0;
v0x55c80953e750_0 .net8 "qbar", 0 0, RS_0x7fd1f65bccf8;  alias, 8 drivers
S_0x55c80953e890 .scope module, "DFF5" "d_flip_flop_pos_edge_sync_en_behavioral" 34 35, 35 3 0, S_0x55c80953c000;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095604c0 .functor NOT 1, v0x55c80953ecc0_0, C4<0>, C4<0>, C4<0>;
v0x55c80953eaa0_0 .net "clk", 0 0, v0x55c809541c40_0;  alias, 1 drivers
v0x55c80953eb60_0 .net "d", 0 0, L_0x55c8095611a0;  alias, 1 drivers
v0x55c80953ec20_0 .net "en", 0 0, L_0x55c8095601d0;  alias, 1 drivers
v0x55c80953ecc0_0 .var "q", 0 0;
v0x55c80953ed60_0 .net8 "qbar", 0 0, RS_0x7fd1f65bccf8;  alias, 8 drivers
S_0x55c80953eea0 .scope module, "DFF6" "d_flip_flop_pos_edge_sync_en_behavioral" 34 34, 35 3 0, S_0x55c80953c000;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095603c0 .functor NOT 1, v0x55c80953f350_0, C4<0>, C4<0>, C4<0>;
v0x55c80953f100_0 .net "clk", 0 0, v0x55c809541c40_0;  alias, 1 drivers
v0x55c80953f1c0_0 .net "d", 0 0, L_0x55c8095612d0;  alias, 1 drivers
v0x55c80953f280_0 .net "en", 0 0, L_0x55c8095601d0;  alias, 1 drivers
v0x55c80953f350_0 .var "q", 0 0;
v0x55c80953f3f0_0 .net8 "qbar", 0 0, RS_0x7fd1f65bccf8;  alias, 8 drivers
S_0x55c80953f580 .scope module, "DFF7" "d_flip_flop_pos_edge_sync_en_behavioral" 34 33, 35 3 0, S_0x55c80953c000;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095602e0 .functor NOT 1, v0x55c80953fa30_0, C4<0>, C4<0>, C4<0>;
v0x55c80953f7e0_0 .net "clk", 0 0, v0x55c809541c40_0;  alias, 1 drivers
v0x55c80953f8a0_0 .net "d", 0 0, L_0x55c8095613c0;  alias, 1 drivers
v0x55c80953f960_0 .net "en", 0 0, L_0x55c8095601d0;  alias, 1 drivers
v0x55c80953fa30_0 .var "q", 0 0;
v0x55c80953fad0_0 .net8 "qbar", 0 0, RS_0x7fd1f65bccf8;  alias, 8 drivers
S_0x55c809541870 .scope module, "OR1" "or2_behavioral" 32 21, 36 21 0, S_0x55c80953bbb0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55c809541ac0_0 .net "a", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c809541b80_0 .net "b", 0 0, L_0x55c80955d5a0;  alias, 1 drivers
v0x55c809541c40_0 .var "y", 0 0;
S_0x55c809542230 .scope module, "TEMP_REGISTER_A" "register_ab8" 19 58, 32 6 0, S_0x55c80931e550;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x55c809548520_0 .net "DATA_IN", 7 0, L_0x55c809573230;  alias, 1 drivers
v0x55c8095485e0_0 .net "DATA_OUT", 7 0, L_0x55c809562c60;  alias, 1 drivers
v0x55c8095486a0_0 .net "ENABLE_CLK", 0 0, L_0x55c809562d50;  1 drivers
L_0x7fd1f6566258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c809548770_0 .net "LOW", 0 0, L_0x7fd1f6566258;  1 drivers
v0x55c809548860_0 .net "SYSTEM_CLK", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c809548950_0 .net "W1", 0 0, v0x55c809548420_0;  1 drivers
S_0x55c809542480 .scope module, "DFFS" "ta377_bar" 32 28, 33 7 0, S_0x55c809542230;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x55c809561680 .functor NOT 1, L_0x7fd1f6566258, C4<0>, C4<0>, C4<0>;
v0x55c8095428f0_0 .net "CLK", 0 0, v0x55c809548420_0;  alias, 1 drivers
v0x55c809547c40_0 .net "D", 7 0, L_0x55c809573230;  alias, 1 drivers
v0x55c809547d00_0 .net "EN", 0 0, L_0x55c809561680;  1 drivers
v0x55c809547dd0_0 .net "EN_BAR", 0 0, L_0x7fd1f6566258;  alias, 1 drivers
v0x55c809547ea0_0 .net "Q", 7 0, L_0x55c809562c60;  alias, 1 drivers
L_0x55c809562430 .part L_0x55c809573230, 0, 1;
L_0x55c809562540 .part L_0x55c809573230, 1, 1;
L_0x55c809562630 .part L_0x55c809573230, 2, 1;
L_0x55c809562720 .part L_0x55c809573230, 3, 1;
L_0x55c809562810 .part L_0x55c809573230, 4, 1;
L_0x55c809562900 .part L_0x55c809573230, 5, 1;
L_0x55c809562a30 .part L_0x55c809573230, 6, 1;
L_0x55c809562b20 .part L_0x55c809573230, 7, 1;
LS_0x55c809562c60_0_0 .concat8 [ 1 1 1 1], v0x55c8095430f0_0, v0x55c809543850_0, v0x55c809543fa0_0, v0x55c8095446a0_0;
LS_0x55c809562c60_0_4 .concat8 [ 1 1 1 1], v0x55c809544da0_0, v0x55c809545440_0, v0x55c809545ad0_0, v0x55c8095461b0_0;
L_0x55c809562c60 .concat8 [ 4 4 0 0], LS_0x55c809562c60_0_0, LS_0x55c809562c60_0_4;
S_0x55c8095426f0 .scope module, "U1" "jeff_74x377_structural" 33 18, 34 7 0, S_0x55c809542480;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x55c809561780 .functor NOT 1, L_0x55c809561980, C4<0>, C4<0>, C4<0>;
L_0x55c809561810 .functor AND 1, v0x55c809548420_0, L_0x55c809561780, C4<1>, C4<1>;
L_0x55c8095618a0 .functor NOT 1, L_0x7fd1f6566258, C4<0>, C4<0>, C4<0>;
L_0x55c809561910 .functor NOT 1, L_0x55c809561810, C4<0>, C4<0>, C4<0>;
L_0x55c809561980 .functor AND 1, L_0x55c8095618a0, L_0x55c809561910, C4<1>, C4<1>;
RS_0x7fd1f65bdec8 .resolv tri, L_0x55c809561a40, L_0x55c809561b20, L_0x55c809561c20, L_0x55c809561d20, L_0x55c809561e20, L_0x55c809561f20, L_0x55c809562020, L_0x55c809562120;
v0x55c8095463e0_0 .net8 "NOTHING", 0 0, RS_0x7fd1f65bdec8;  8 drivers
v0x55c8095465b0_0 .net *"_ivl_0", 0 0, L_0x55c809561780;  1 drivers
v0x55c809546690_0 .net *"_ivl_4", 0 0, L_0x55c8095618a0;  1 drivers
v0x55c809546750_0 .net *"_ivl_6", 0 0, L_0x55c809561910;  1 drivers
v0x55c809546830_0 .net "clk", 0 0, v0x55c809548420_0;  alias, 1 drivers
v0x55c809546a30_0 .net "clk_feedback", 0 0, L_0x55c809561810;  1 drivers
v0x55c809546af0_0 .net "d0", 0 0, L_0x55c809562430;  1 drivers
v0x55c809546b90_0 .net "d1", 0 0, L_0x55c809562540;  1 drivers
v0x55c809546c60_0 .net "d2", 0 0, L_0x55c809562630;  1 drivers
v0x55c809546d30_0 .net "d3", 0 0, L_0x55c809562720;  1 drivers
v0x55c809546e00_0 .net "d4", 0 0, L_0x55c809562810;  1 drivers
v0x55c809546ed0_0 .net "d5", 0 0, L_0x55c809562900;  1 drivers
v0x55c809546fa0_0 .net "d6", 0 0, L_0x55c809562a30;  1 drivers
v0x55c809547070_0 .net "d7", 0 0, L_0x55c809562b20;  1 drivers
v0x55c809547140_0 .net "en_bar", 0 0, L_0x7fd1f6566258;  alias, 1 drivers
v0x55c8095471e0_0 .net "en_feedback", 0 0, L_0x55c809561980;  1 drivers
v0x55c809547390_0 .net "q0", 0 0, v0x55c8095430f0_0;  1 drivers
v0x55c809547570_0 .net "q1", 0 0, v0x55c809543850_0;  1 drivers
v0x55c809547640_0 .net "q2", 0 0, v0x55c809543fa0_0;  1 drivers
v0x55c809547710_0 .net "q3", 0 0, v0x55c8095446a0_0;  1 drivers
v0x55c8095477e0_0 .net "q4", 0 0, v0x55c809544da0_0;  1 drivers
v0x55c8095478b0_0 .net "q5", 0 0, v0x55c809545440_0;  1 drivers
v0x55c809547980_0 .net "q6", 0 0, v0x55c809545ad0_0;  1 drivers
v0x55c809547a50_0 .net "q7", 0 0, v0x55c8095461b0_0;  1 drivers
S_0x55c809542b50 .scope module, "DFF0" "d_flip_flop_pos_edge_sync_en_behavioral" 34 40, 35 3 0, S_0x55c8095426f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809562120 .functor NOT 1, v0x55c8095430f0_0, C4<0>, C4<0>, C4<0>;
v0x55c809542e80_0 .net "clk", 0 0, v0x55c809548420_0;  alias, 1 drivers
v0x55c809542f60_0 .net "d", 0 0, L_0x55c809562430;  alias, 1 drivers
v0x55c809543020_0 .net "en", 0 0, L_0x55c809561980;  alias, 1 drivers
v0x55c8095430f0_0 .var "q", 0 0;
v0x55c8095431b0_0 .net8 "qbar", 0 0, RS_0x7fd1f65bdec8;  alias, 8 drivers
E_0x55c809542e00 .event posedge, v0x55c809542e80_0;
S_0x55c809543360 .scope module, "DFF1" "d_flip_flop_pos_edge_sync_en_behavioral" 34 39, 35 3 0, S_0x55c8095426f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809562020 .functor NOT 1, v0x55c809543850_0, C4<0>, C4<0>, C4<0>;
v0x55c8095435e0_0 .net "clk", 0 0, v0x55c809548420_0;  alias, 1 drivers
v0x55c8095436b0_0 .net "d", 0 0, L_0x55c809562540;  alias, 1 drivers
v0x55c809543750_0 .net "en", 0 0, L_0x55c809561980;  alias, 1 drivers
v0x55c809543850_0 .var "q", 0 0;
v0x55c8095438f0_0 .net8 "qbar", 0 0, RS_0x7fd1f65bdec8;  alias, 8 drivers
S_0x55c809543a70 .scope module, "DFF2" "d_flip_flop_pos_edge_sync_en_behavioral" 34 38, 35 3 0, S_0x55c8095426f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809561f20 .functor NOT 1, v0x55c809543fa0_0, C4<0>, C4<0>, C4<0>;
v0x55c809543d00_0 .net "clk", 0 0, v0x55c809548420_0;  alias, 1 drivers
v0x55c809543df0_0 .net "d", 0 0, L_0x55c809562630;  alias, 1 drivers
v0x55c809543eb0_0 .net "en", 0 0, L_0x55c809561980;  alias, 1 drivers
v0x55c809543fa0_0 .var "q", 0 0;
v0x55c809544040_0 .net8 "qbar", 0 0, RS_0x7fd1f65bdec8;  alias, 8 drivers
S_0x55c809544220 .scope module, "DFF3" "d_flip_flop_pos_edge_sync_en_behavioral" 34 37, 35 3 0, S_0x55c8095426f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809561e20 .functor NOT 1, v0x55c8095446a0_0, C4<0>, C4<0>, C4<0>;
v0x55c809544480_0 .net "clk", 0 0, v0x55c809548420_0;  alias, 1 drivers
v0x55c809544540_0 .net "d", 0 0, L_0x55c809562720;  alias, 1 drivers
v0x55c809544600_0 .net "en", 0 0, L_0x55c809561980;  alias, 1 drivers
v0x55c8095446a0_0 .var "q", 0 0;
v0x55c809544740_0 .net8 "qbar", 0 0, RS_0x7fd1f65bdec8;  alias, 8 drivers
S_0x55c8095448d0 .scope module, "DFF4" "d_flip_flop_pos_edge_sync_en_behavioral" 34 36, 35 3 0, S_0x55c8095426f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809561d20 .functor NOT 1, v0x55c809544da0_0, C4<0>, C4<0>, C4<0>;
v0x55c809544b80_0 .net "clk", 0 0, v0x55c809548420_0;  alias, 1 drivers
v0x55c809544c40_0 .net "d", 0 0, L_0x55c809562810;  alias, 1 drivers
v0x55c809544d00_0 .net "en", 0 0, L_0x55c809561980;  alias, 1 drivers
v0x55c809544da0_0 .var "q", 0 0;
v0x55c809544e40_0 .net8 "qbar", 0 0, RS_0x7fd1f65bdec8;  alias, 8 drivers
S_0x55c809545010 .scope module, "DFF5" "d_flip_flop_pos_edge_sync_en_behavioral" 34 35, 35 3 0, S_0x55c8095426f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809561c20 .functor NOT 1, v0x55c809545440_0, C4<0>, C4<0>, C4<0>;
v0x55c809545220_0 .net "clk", 0 0, v0x55c809548420_0;  alias, 1 drivers
v0x55c8095452e0_0 .net "d", 0 0, L_0x55c809562900;  alias, 1 drivers
v0x55c8095453a0_0 .net "en", 0 0, L_0x55c809561980;  alias, 1 drivers
v0x55c809545440_0 .var "q", 0 0;
v0x55c8095454e0_0 .net8 "qbar", 0 0, RS_0x7fd1f65bdec8;  alias, 8 drivers
S_0x55c809545620 .scope module, "DFF6" "d_flip_flop_pos_edge_sync_en_behavioral" 34 34, 35 3 0, S_0x55c8095426f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809561b20 .functor NOT 1, v0x55c809545ad0_0, C4<0>, C4<0>, C4<0>;
v0x55c809545880_0 .net "clk", 0 0, v0x55c809548420_0;  alias, 1 drivers
v0x55c809545940_0 .net "d", 0 0, L_0x55c809562a30;  alias, 1 drivers
v0x55c809545a00_0 .net "en", 0 0, L_0x55c809561980;  alias, 1 drivers
v0x55c809545ad0_0 .var "q", 0 0;
v0x55c809545b70_0 .net8 "qbar", 0 0, RS_0x7fd1f65bdec8;  alias, 8 drivers
S_0x55c809545d00 .scope module, "DFF7" "d_flip_flop_pos_edge_sync_en_behavioral" 34 33, 35 3 0, S_0x55c8095426f0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c809561a40 .functor NOT 1, v0x55c8095461b0_0, C4<0>, C4<0>, C4<0>;
v0x55c809545f60_0 .net "clk", 0 0, v0x55c809548420_0;  alias, 1 drivers
v0x55c809546020_0 .net "d", 0 0, L_0x55c809562b20;  alias, 1 drivers
v0x55c8095460e0_0 .net "en", 0 0, L_0x55c809561980;  alias, 1 drivers
v0x55c8095461b0_0 .var "q", 0 0;
v0x55c809546250_0 .net8 "qbar", 0 0, RS_0x7fd1f65bdec8;  alias, 8 drivers
S_0x55c809547fd0 .scope module, "OR1" "or2_behavioral" 32 21, 36 21 0, S_0x55c809542230;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55c8095482a0_0 .net "a", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c809548360_0 .net "b", 0 0, L_0x55c809562d50;  alias, 1 drivers
v0x55c809548420_0 .var "y", 0 0;
E_0x55c809548220 .event anyedge, v0x55c809548360_0, v0x55c8094e3700_0;
S_0x55c809548a30 .scope module, "TEMP_REGISTER_B" "register_ab8" 19 66, 32 6 0, S_0x55c80931e550;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "DATA_IN";
    .port_info 1 /INPUT 1 "SYSTEM_CLK";
    .port_info 2 /INPUT 1 "ENABLE_CLK";
    .port_info 3 /OUTPUT 8 "DATA_OUT";
v0x55c80954ed20_0 .net "DATA_IN", 7 0, L_0x55c809573230;  alias, 1 drivers
v0x55c80954ede0_0 .net "DATA_OUT", 7 0, L_0x55c809564710;  alias, 1 drivers
v0x55c80954eef0_0 .net "ENABLE_CLK", 0 0, L_0x55c809564890;  1 drivers
L_0x7fd1f65662a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c80954efc0_0 .net "LOW", 0 0, L_0x7fd1f65662a0;  1 drivers
v0x55c80954f0b0_0 .net "SYSTEM_CLK", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c80954f1a0_0 .net "W1", 0 0, v0x55c80954ec20_0;  1 drivers
S_0x55c809548c80 .scope module, "DFFS" "ta377_bar" 32 28, 33 7 0, S_0x55c809548a30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "EN_BAR";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 8 "D";
    .port_info 3 /OUTPUT 8 "Q";
L_0x55c809562e80 .functor NOT 1, L_0x7fd1f65662a0, C4<0>, C4<0>, C4<0>;
v0x55c8095490f0_0 .net "CLK", 0 0, v0x55c80954ec20_0;  alias, 1 drivers
v0x55c80954e440_0 .net "D", 7 0, L_0x55c809573230;  alias, 1 drivers
v0x55c80954e500_0 .net "EN", 0 0, L_0x55c809562e80;  1 drivers
v0x55c80954e5d0_0 .net "EN_BAR", 0 0, L_0x7fd1f65662a0;  alias, 1 drivers
v0x55c80954e6a0_0 .net "Q", 7 0, L_0x55c809564710;  alias, 1 drivers
L_0x55c809563cd0 .part L_0x55c809573230, 0, 1;
L_0x55c809563ff0 .part L_0x55c809573230, 1, 1;
L_0x55c8095640e0 .part L_0x55c809573230, 2, 1;
L_0x55c8095641d0 .part L_0x55c809573230, 3, 1;
L_0x55c8095642c0 .part L_0x55c809573230, 4, 1;
L_0x55c8095643b0 .part L_0x55c809573230, 5, 1;
L_0x55c8095644e0 .part L_0x55c809573230, 6, 1;
L_0x55c8095645d0 .part L_0x55c809573230, 7, 1;
LS_0x55c809564710_0_0 .concat8 [ 1 1 1 1], v0x55c8095498f0_0, v0x55c80954a050_0, v0x55c80954a7a0_0, v0x55c80954aea0_0;
LS_0x55c809564710_0_4 .concat8 [ 1 1 1 1], v0x55c80954b5a0_0, v0x55c80954bc40_0, v0x55c80954c2d0_0, v0x55c80954c9b0_0;
L_0x55c809564710 .concat8 [ 4 4 0 0], LS_0x55c809564710_0_0, LS_0x55c809564710_0_4;
S_0x55c809548ef0 .scope module, "U1" "jeff_74x377_structural" 33 18, 34 7 0, S_0x55c809548c80;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "en_bar";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "d0";
    .port_info 3 /INPUT 1 "d1";
    .port_info 4 /INPUT 1 "d2";
    .port_info 5 /INPUT 1 "d3";
    .port_info 6 /INPUT 1 "d4";
    .port_info 7 /INPUT 1 "d5";
    .port_info 8 /INPUT 1 "d6";
    .port_info 9 /INPUT 1 "d7";
    .port_info 10 /OUTPUT 1 "q0";
    .port_info 11 /OUTPUT 1 "q1";
    .port_info 12 /OUTPUT 1 "q2";
    .port_info 13 /OUTPUT 1 "q3";
    .port_info 14 /OUTPUT 1 "q4";
    .port_info 15 /OUTPUT 1 "q5";
    .port_info 16 /OUTPUT 1 "q6";
    .port_info 17 /OUTPUT 1 "q7";
L_0x55c809562f80 .functor NOT 1, L_0x55c8095631d0, C4<0>, C4<0>, C4<0>;
L_0x55c809563010 .functor AND 1, v0x55c80954ec20_0, L_0x55c809562f80, C4<1>, C4<1>;
L_0x55c8095630a0 .functor NOT 1, L_0x7fd1f65662a0, C4<0>, C4<0>, C4<0>;
L_0x55c809563110 .functor NOT 1, L_0x55c809563010, C4<0>, C4<0>, C4<0>;
L_0x55c8095631d0 .functor AND 1, L_0x55c8095630a0, L_0x55c809563110, C4<1>, C4<1>;
RS_0x7fd1f65bf098 .resolv tri, L_0x55c8095632e0, L_0x55c8095633c0, L_0x55c8095634c0, L_0x55c8095635c0, L_0x55c8095636c0, L_0x55c8095637c0, L_0x55c8095638c0, L_0x55c8095639c0;
v0x55c80954cbe0_0 .net8 "NOTHING", 0 0, RS_0x7fd1f65bf098;  8 drivers
v0x55c80954cdb0_0 .net *"_ivl_0", 0 0, L_0x55c809562f80;  1 drivers
v0x55c80954ce90_0 .net *"_ivl_4", 0 0, L_0x55c8095630a0;  1 drivers
v0x55c80954cf50_0 .net *"_ivl_6", 0 0, L_0x55c809563110;  1 drivers
v0x55c80954d030_0 .net "clk", 0 0, v0x55c80954ec20_0;  alias, 1 drivers
v0x55c80954d230_0 .net "clk_feedback", 0 0, L_0x55c809563010;  1 drivers
v0x55c80954d2f0_0 .net "d0", 0 0, L_0x55c809563cd0;  1 drivers
v0x55c80954d390_0 .net "d1", 0 0, L_0x55c809563ff0;  1 drivers
v0x55c80954d460_0 .net "d2", 0 0, L_0x55c8095640e0;  1 drivers
v0x55c80954d530_0 .net "d3", 0 0, L_0x55c8095641d0;  1 drivers
v0x55c80954d600_0 .net "d4", 0 0, L_0x55c8095642c0;  1 drivers
v0x55c80954d6d0_0 .net "d5", 0 0, L_0x55c8095643b0;  1 drivers
v0x55c80954d7a0_0 .net "d6", 0 0, L_0x55c8095644e0;  1 drivers
v0x55c80954d870_0 .net "d7", 0 0, L_0x55c8095645d0;  1 drivers
v0x55c80954d940_0 .net "en_bar", 0 0, L_0x7fd1f65662a0;  alias, 1 drivers
v0x55c80954d9e0_0 .net "en_feedback", 0 0, L_0x55c8095631d0;  1 drivers
v0x55c80954db90_0 .net "q0", 0 0, v0x55c8095498f0_0;  1 drivers
v0x55c80954dd70_0 .net "q1", 0 0, v0x55c80954a050_0;  1 drivers
v0x55c80954de40_0 .net "q2", 0 0, v0x55c80954a7a0_0;  1 drivers
v0x55c80954df10_0 .net "q3", 0 0, v0x55c80954aea0_0;  1 drivers
v0x55c80954dfe0_0 .net "q4", 0 0, v0x55c80954b5a0_0;  1 drivers
v0x55c80954e0b0_0 .net "q5", 0 0, v0x55c80954bc40_0;  1 drivers
v0x55c80954e180_0 .net "q6", 0 0, v0x55c80954c2d0_0;  1 drivers
v0x55c80954e250_0 .net "q7", 0 0, v0x55c80954c9b0_0;  1 drivers
S_0x55c809549350 .scope module, "DFF0" "d_flip_flop_pos_edge_sync_en_behavioral" 34 40, 35 3 0, S_0x55c809548ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095639c0 .functor NOT 1, v0x55c8095498f0_0, C4<0>, C4<0>, C4<0>;
v0x55c809549680_0 .net "clk", 0 0, v0x55c80954ec20_0;  alias, 1 drivers
v0x55c809549760_0 .net "d", 0 0, L_0x55c809563cd0;  alias, 1 drivers
v0x55c809549820_0 .net "en", 0 0, L_0x55c8095631d0;  alias, 1 drivers
v0x55c8095498f0_0 .var "q", 0 0;
v0x55c8095499b0_0 .net8 "qbar", 0 0, RS_0x7fd1f65bf098;  alias, 8 drivers
E_0x55c809549600 .event posedge, v0x55c809549680_0;
S_0x55c809549b60 .scope module, "DFF1" "d_flip_flop_pos_edge_sync_en_behavioral" 34 39, 35 3 0, S_0x55c809548ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095638c0 .functor NOT 1, v0x55c80954a050_0, C4<0>, C4<0>, C4<0>;
v0x55c809549de0_0 .net "clk", 0 0, v0x55c80954ec20_0;  alias, 1 drivers
v0x55c809549eb0_0 .net "d", 0 0, L_0x55c809563ff0;  alias, 1 drivers
v0x55c809549f50_0 .net "en", 0 0, L_0x55c8095631d0;  alias, 1 drivers
v0x55c80954a050_0 .var "q", 0 0;
v0x55c80954a0f0_0 .net8 "qbar", 0 0, RS_0x7fd1f65bf098;  alias, 8 drivers
S_0x55c80954a270 .scope module, "DFF2" "d_flip_flop_pos_edge_sync_en_behavioral" 34 38, 35 3 0, S_0x55c809548ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095637c0 .functor NOT 1, v0x55c80954a7a0_0, C4<0>, C4<0>, C4<0>;
v0x55c80954a500_0 .net "clk", 0 0, v0x55c80954ec20_0;  alias, 1 drivers
v0x55c80954a5f0_0 .net "d", 0 0, L_0x55c8095640e0;  alias, 1 drivers
v0x55c80954a6b0_0 .net "en", 0 0, L_0x55c8095631d0;  alias, 1 drivers
v0x55c80954a7a0_0 .var "q", 0 0;
v0x55c80954a840_0 .net8 "qbar", 0 0, RS_0x7fd1f65bf098;  alias, 8 drivers
S_0x55c80954aa20 .scope module, "DFF3" "d_flip_flop_pos_edge_sync_en_behavioral" 34 37, 35 3 0, S_0x55c809548ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095636c0 .functor NOT 1, v0x55c80954aea0_0, C4<0>, C4<0>, C4<0>;
v0x55c80954ac80_0 .net "clk", 0 0, v0x55c80954ec20_0;  alias, 1 drivers
v0x55c80954ad40_0 .net "d", 0 0, L_0x55c8095641d0;  alias, 1 drivers
v0x55c80954ae00_0 .net "en", 0 0, L_0x55c8095631d0;  alias, 1 drivers
v0x55c80954aea0_0 .var "q", 0 0;
v0x55c80954af40_0 .net8 "qbar", 0 0, RS_0x7fd1f65bf098;  alias, 8 drivers
S_0x55c80954b0d0 .scope module, "DFF4" "d_flip_flop_pos_edge_sync_en_behavioral" 34 36, 35 3 0, S_0x55c809548ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095635c0 .functor NOT 1, v0x55c80954b5a0_0, C4<0>, C4<0>, C4<0>;
v0x55c80954b380_0 .net "clk", 0 0, v0x55c80954ec20_0;  alias, 1 drivers
v0x55c80954b440_0 .net "d", 0 0, L_0x55c8095642c0;  alias, 1 drivers
v0x55c80954b500_0 .net "en", 0 0, L_0x55c8095631d0;  alias, 1 drivers
v0x55c80954b5a0_0 .var "q", 0 0;
v0x55c80954b640_0 .net8 "qbar", 0 0, RS_0x7fd1f65bf098;  alias, 8 drivers
S_0x55c80954b810 .scope module, "DFF5" "d_flip_flop_pos_edge_sync_en_behavioral" 34 35, 35 3 0, S_0x55c809548ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095634c0 .functor NOT 1, v0x55c80954bc40_0, C4<0>, C4<0>, C4<0>;
v0x55c80954ba20_0 .net "clk", 0 0, v0x55c80954ec20_0;  alias, 1 drivers
v0x55c80954bae0_0 .net "d", 0 0, L_0x55c8095643b0;  alias, 1 drivers
v0x55c80954bba0_0 .net "en", 0 0, L_0x55c8095631d0;  alias, 1 drivers
v0x55c80954bc40_0 .var "q", 0 0;
v0x55c80954bce0_0 .net8 "qbar", 0 0, RS_0x7fd1f65bf098;  alias, 8 drivers
S_0x55c80954be20 .scope module, "DFF6" "d_flip_flop_pos_edge_sync_en_behavioral" 34 34, 35 3 0, S_0x55c809548ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095633c0 .functor NOT 1, v0x55c80954c2d0_0, C4<0>, C4<0>, C4<0>;
v0x55c80954c080_0 .net "clk", 0 0, v0x55c80954ec20_0;  alias, 1 drivers
v0x55c80954c140_0 .net "d", 0 0, L_0x55c8095644e0;  alias, 1 drivers
v0x55c80954c200_0 .net "en", 0 0, L_0x55c8095631d0;  alias, 1 drivers
v0x55c80954c2d0_0 .var "q", 0 0;
v0x55c80954c370_0 .net8 "qbar", 0 0, RS_0x7fd1f65bf098;  alias, 8 drivers
S_0x55c80954c500 .scope module, "DFF7" "d_flip_flop_pos_edge_sync_en_behavioral" 34 33, 35 3 0, S_0x55c809548ef0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /OUTPUT 1 "q";
    .port_info 4 /OUTPUT 1 "qbar";
L_0x55c8095632e0 .functor NOT 1, v0x55c80954c9b0_0, C4<0>, C4<0>, C4<0>;
v0x55c80954c760_0 .net "clk", 0 0, v0x55c80954ec20_0;  alias, 1 drivers
v0x55c80954c820_0 .net "d", 0 0, L_0x55c8095645d0;  alias, 1 drivers
v0x55c80954c8e0_0 .net "en", 0 0, L_0x55c8095631d0;  alias, 1 drivers
v0x55c80954c9b0_0 .var "q", 0 0;
v0x55c80954ca50_0 .net8 "qbar", 0 0, RS_0x7fd1f65bf098;  alias, 8 drivers
S_0x55c80954e7d0 .scope module, "OR1" "or2_behavioral" 32 21, 36 21 0, S_0x55c809548a30;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55c80954eaa0_0 .net "a", 0 0, v0x55c809553860_0;  alias, 1 drivers
v0x55c80954eb60_0 .net "b", 0 0, L_0x55c809564890;  alias, 1 drivers
v0x55c80954ec20_0 .var "y", 0 0;
E_0x55c80954ea20 .event anyedge, v0x55c80954eb60_0, v0x55c8094e3700_0;
S_0x55c80954f280 .scope module, "ZP_BIT1" "zp_bit" 19 112, 37 6 0, S_0x55c80931e550;
 .timescale -9 -10;
    .port_info 0 /INPUT 8 "F8";
    .port_info 1 /OUTPUT 1 "ZP_BAR";
v0x55c8095512e0_0 .net "F8", 7 0, L_0x55c809574bf0;  alias, 1 drivers
v0x55c809551410_0 .net "W", 3 0, L_0x55c809575320;  1 drivers
v0x55c8095514f0_0 .net "ZP_BAR", 0 0, v0x55c809551130_0;  1 drivers
L_0x55c809574dd0 .part L_0x55c809574bf0, 0, 1;
L_0x55c809574e70 .part L_0x55c809574bf0, 1, 1;
L_0x55c809574f10 .part L_0x55c809574bf0, 2, 1;
L_0x55c809574fb0 .part L_0x55c809574bf0, 3, 1;
L_0x55c809575050 .part L_0x55c809574bf0, 4, 1;
L_0x55c8095750f0 .part L_0x55c809574bf0, 5, 1;
L_0x55c809575190 .part L_0x55c809574bf0, 6, 1;
L_0x55c809575230 .part L_0x55c809574bf0, 7, 1;
L_0x55c809575320 .concat8 [ 1 1 1 1], v0x55c80954f900_0, v0x55c80954fe70_0, v0x55c8095503f0_0, v0x55c809550990_0;
L_0x55c8095753c0 .part L_0x55c809575320, 0, 1;
L_0x55c8095754c0 .part L_0x55c809575320, 1, 1;
L_0x55c809575560 .part L_0x55c809575320, 2, 1;
L_0x55c809575670 .part L_0x55c809575320, 3, 1;
S_0x55c80954f4c0 .scope module, "U1" "nor2_behavioral" 37 14, 38 21 0, S_0x55c80954f280;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55c80954f760_0 .net "a", 0 0, L_0x55c809574dd0;  1 drivers
v0x55c80954f840_0 .net "b", 0 0, L_0x55c809574e70;  1 drivers
v0x55c80954f900_0 .var "y", 0 0;
E_0x55c80954f6e0 .event anyedge, v0x55c80954f840_0, v0x55c80954f760_0;
S_0x55c80954fa20 .scope module, "U2" "nor2_behavioral" 37 20, 38 21 0, S_0x55c80954f280;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55c80954fcd0_0 .net "a", 0 0, L_0x55c809574f10;  1 drivers
v0x55c80954fdb0_0 .net "b", 0 0, L_0x55c809574fb0;  1 drivers
v0x55c80954fe70_0 .var "y", 0 0;
E_0x55c80954fc50 .event anyedge, v0x55c80954fdb0_0, v0x55c80954fcd0_0;
S_0x55c80954ff90 .scope module, "U3" "nor2_behavioral" 37 26, 38 21 0, S_0x55c80954f280;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55c809550250_0 .net "a", 0 0, L_0x55c809575050;  1 drivers
v0x55c809550330_0 .net "b", 0 0, L_0x55c8095750f0;  1 drivers
v0x55c8095503f0_0 .var "y", 0 0;
E_0x55c8095501f0 .event anyedge, v0x55c809550330_0, v0x55c809550250_0;
S_0x55c809550540 .scope module, "U4" "nor2_behavioral" 37 32, 38 21 0, S_0x55c80954f280;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
v0x55c8095507f0_0 .net "a", 0 0, L_0x55c809575190;  1 drivers
v0x55c8095508d0_0 .net "b", 0 0, L_0x55c809575230;  1 drivers
v0x55c809550990_0 .var "y", 0 0;
E_0x55c809550770 .event anyedge, v0x55c8095508d0_0, v0x55c8095507f0_0;
S_0x55c809550ae0 .scope module, "U5" "nand4_behavioral" 37 39, 17 22 0, S_0x55c80954f280;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
v0x55c809550e00_0 .net "a", 0 0, L_0x55c8095753c0;  1 drivers
v0x55c809550ee0_0 .net "b", 0 0, L_0x55c8095754c0;  1 drivers
v0x55c809550fa0_0 .net "c", 0 0, L_0x55c809575560;  1 drivers
v0x55c809551070_0 .net "d", 0 0, L_0x55c809575670;  1 drivers
v0x55c809551130_0 .var "y", 0 0;
E_0x55c809550d90 .event anyedge, v0x55c809551070_0, v0x55c809550fa0_0, v0x55c809550ee0_0, v0x55c809550e00_0;
S_0x55c8094d5d40 .scope module, "and2_dataflow" "and2_dataflow" 21 12;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7fd1f65c0d48 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd1f65c0d78 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c809575bc0 .functor AND 1, o0x7fd1f65c0d48, o0x7fd1f65c0d78, C4<1>, C4<1>;
v0x55c809554770_0 .net "a", 0 0, o0x7fd1f65c0d48;  0 drivers
v0x55c809554850_0 .net "b", 0 0, o0x7fd1f65c0d78;  0 drivers
v0x55c809554910_0 .net "y", 0 0, L_0x55c809575bc0;  1 drivers
S_0x55c8094d8080 .scope module, "and2_gate" "and2_gate" 21 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7fd1f65c0e68 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd1f65c0e98 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c809575c30 .functor AND 1, o0x7fd1f65c0e68, o0x7fd1f65c0e98, C4<1>, C4<1>;
v0x55c809554a30_0 .net "a", 0 0, o0x7fd1f65c0e68;  0 drivers
v0x55c809554af0_0 .net "b", 0 0, o0x7fd1f65c0e98;  0 drivers
v0x55c809554bb0_0 .net "y", 0 0, L_0x55c809575c30;  1 drivers
S_0x55c8094e16e0 .scope module, "nand4_dataflow" "nand4_dataflow" 17 12;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
o0x7fd1f65c1018 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd1f65c1048 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c809575ca0 .functor AND 1, o0x7fd1f65c1018, o0x7fd1f65c1048, C4<1>, C4<1>;
o0x7fd1f65c1078 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c809575d10 .functor AND 1, L_0x55c809575ca0, o0x7fd1f65c1078, C4<1>, C4<1>;
o0x7fd1f65c10a8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c809575dd0 .functor AND 1, L_0x55c809575d10, o0x7fd1f65c10a8, C4<1>, C4<1>;
L_0x55c809575e90 .functor NOT 1, L_0x55c809575dd0, C4<0>, C4<0>, C4<0>;
v0x55c809554cd0_0 .net *"_ivl_0", 0 0, L_0x55c809575ca0;  1 drivers
v0x55c809554db0_0 .net *"_ivl_2", 0 0, L_0x55c809575d10;  1 drivers
v0x55c809554e90_0 .net *"_ivl_4", 0 0, L_0x55c809575dd0;  1 drivers
v0x55c809554f50_0 .net "a", 0 0, o0x7fd1f65c1018;  0 drivers
v0x55c809555010_0 .net "b", 0 0, o0x7fd1f65c1048;  0 drivers
v0x55c8095550d0_0 .net "c", 0 0, o0x7fd1f65c1078;  0 drivers
v0x55c809555190_0 .net "d", 0 0, o0x7fd1f65c10a8;  0 drivers
v0x55c809555250_0 .net "y", 0 0, L_0x55c809575e90;  1 drivers
S_0x55c80946dad0 .scope module, "nand4_gate" "nand4_gate" 17 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "y";
o0x7fd1f65c11f8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd1f65c1228 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd1f65c1258 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd1f65c1288 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c809575f50 .functor NAND 1, o0x7fd1f65c11f8, o0x7fd1f65c1228, o0x7fd1f65c1258, o0x7fd1f65c1288;
v0x55c8095553b0_0 .net "a", 0 0, o0x7fd1f65c11f8;  0 drivers
v0x55c809555490_0 .net "b", 0 0, o0x7fd1f65c1228;  0 drivers
v0x55c809555550_0 .net "c", 0 0, o0x7fd1f65c1258;  0 drivers
v0x55c8095555f0_0 .net "d", 0 0, o0x7fd1f65c1288;  0 drivers
v0x55c8095556b0_0 .net "y", 0 0, L_0x55c809575f50;  1 drivers
S_0x55c809478630 .scope module, "nor2_dataflow" "nor2_dataflow" 38 12;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7fd1f65c1408 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd1f65c1438 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c809575fc0 .functor OR 1, o0x7fd1f65c1408, o0x7fd1f65c1438, C4<0>, C4<0>;
L_0x55c809576030 .functor NOT 1, L_0x55c809575fc0, C4<0>, C4<0>, C4<0>;
v0x55c809555810_0 .net *"_ivl_0", 0 0, L_0x55c809575fc0;  1 drivers
v0x55c809555910_0 .net "a", 0 0, o0x7fd1f65c1408;  0 drivers
v0x55c8095559d0_0 .net "b", 0 0, o0x7fd1f65c1438;  0 drivers
v0x55c809555a70_0 .net "y", 0 0, L_0x55c809576030;  1 drivers
S_0x55c809483130 .scope module, "nor2_gate" "nor2_gate" 38 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7fd1f65c1528 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd1f65c1558 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c8095760f0 .functor NOR 1, o0x7fd1f65c1528, o0x7fd1f65c1558, C4<0>, C4<0>;
v0x55c809555bb0_0 .net "a", 0 0, o0x7fd1f65c1528;  0 drivers
v0x55c809555c70_0 .net "b", 0 0, o0x7fd1f65c1558;  0 drivers
v0x55c809555d30_0 .net "y", 0 0, L_0x55c8095760f0;  1 drivers
S_0x55c80948e050 .scope module, "not1_behavioral" "not1_behavioral" 39 21;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x7fd1f65c1648 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c809555e70_0 .net "a", 0 0, o0x7fd1f65c1648;  0 drivers
v0x55c809555f50_0 .var "y", 0 0;
E_0x55c80938eea0 .event anyedge, v0x55c809555e70_0;
S_0x55c8094d55d0 .scope module, "not1_dataflow" "not1_dataflow" 39 12;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x7fd1f65c1708 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c809576160 .functor NOT 1, o0x7fd1f65c1708, C4<0>, C4<0>, C4<0>;
v0x55c809556070_0 .net "a", 0 0, o0x7fd1f65c1708;  0 drivers
v0x55c809556130_0 .net "y", 0 0, L_0x55c809576160;  1 drivers
S_0x55c809471600 .scope module, "not1_gate" "not1_gate" 39 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "y";
o0x7fd1f65c17c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c8095761d0 .functor NOT 1, o0x7fd1f65c17c8, C4<0>, C4<0>, C4<0>;
v0x55c809556250_0 .net "a", 0 0, o0x7fd1f65c17c8;  0 drivers
v0x55c809556310_0 .net "y", 0 0, L_0x55c8095761d0;  1 drivers
S_0x55c80947c0e0 .scope module, "or2_dataflow" "or2_dataflow" 36 12;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7fd1f65c1888 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd1f65c18b8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c809576240 .functor OR 1, o0x7fd1f65c1888, o0x7fd1f65c18b8, C4<0>, C4<0>;
v0x55c809556430_0 .net "a", 0 0, o0x7fd1f65c1888;  0 drivers
v0x55c8095564f0_0 .net "b", 0 0, o0x7fd1f65c18b8;  0 drivers
v0x55c8095565b0_0 .net "y", 0 0, L_0x55c809576240;  1 drivers
S_0x55c809486ea0 .scope module, "or2_gate" "or2_gate" 36 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7fd1f65c19a8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd1f65c19d8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c8095762b0 .functor OR 1, o0x7fd1f65c19a8, o0x7fd1f65c19d8, C4<0>, C4<0>;
v0x55c8095566d0_0 .net "a", 0 0, o0x7fd1f65c19a8;  0 drivers
v0x55c809556790_0 .net "b", 0 0, o0x7fd1f65c19d8;  0 drivers
v0x55c809556850_0 .net "y", 0 0, L_0x55c8095762b0;  1 drivers
S_0x55c80945ec50 .scope module, "xor2_dataflow" "xor2_dataflow" 18 12;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7fd1f65c1ac8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd1f65c1af8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c809576320 .functor XOR 1, o0x7fd1f65c1ac8, o0x7fd1f65c1af8, C4<0>, C4<0>;
v0x55c809556970_0 .net "a", 0 0, o0x7fd1f65c1ac8;  0 drivers
v0x55c809556a30_0 .net "b", 0 0, o0x7fd1f65c1af8;  0 drivers
v0x55c809556af0_0 .net "y", 0 0, L_0x55c809576320;  1 drivers
S_0x55c80945ca50 .scope module, "xor2_gate" "xor2_gate" 18 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "y";
o0x7fd1f65c1be8 .functor BUFZ 1, C4<z>; HiZ drive
o0x7fd1f65c1c18 .functor BUFZ 1, C4<z>; HiZ drive
L_0x55c809576390 .functor XOR 1, o0x7fd1f65c1be8, o0x7fd1f65c1c18, C4<0>, C4<0>;
v0x55c809556c10_0 .net "a", 0 0, o0x7fd1f65c1be8;  0 drivers
v0x55c809556cd0_0 .net "b", 0 0, o0x7fd1f65c1c18;  0 drivers
v0x55c809556d90_0 .net "y", 0 0, L_0x55c809576390;  1 drivers
    .scope S_0x55c8094db610;
T_0 ;
    %wait E_0x55c8094e3af0;
    %load/vec4 v0x55c80945b000_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809459b30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55c809448110_0;
    %load/vec4 v0x55c809459a90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %load/vec4 v0x55c809459b30_0;
    %assign/vec4 v0x55c809459b30_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809459b30_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809459b30_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %load/vec4 v0x55c809459b30_0;
    %inv;
    %assign/vec4 v0x55c809459b30_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55c809466f80;
T_1 ;
    %wait E_0x55c8094e3af0;
    %load/vec4 v0x55c809436d10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809463370_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x55c809463c00_0;
    %load/vec4 v0x55c8094632d0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x55c809463370_0;
    %assign/vec4 v0x55c809463370_0, 0;
    %jmp T_1.6;
T_1.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809463370_0, 0;
    %jmp T_1.6;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809463370_0, 0;
    %jmp T_1.6;
T_1.5 ;
    %load/vec4 v0x55c809463370_0;
    %inv;
    %assign/vec4 v0x55c809463370_0, 0;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55c809472a20;
T_2 ;
    %wait E_0x55c8094e3af0;
    %load/vec4 v0x55c8094d6900_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094d6140_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55c8094d6520_0;
    %load/vec4 v0x55c8094d65c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x55c8094d6140_0;
    %assign/vec4 v0x55c8094d6140_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094d6140_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094d6140_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x55c8094d6140_0;
    %inv;
    %assign/vec4 v0x55c8094d6140_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55c809472600;
T_3 ;
    %wait E_0x55c8094e3af0;
    %load/vec4 v0x55c8094e37c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094e2ea0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c8094e3410_0;
    %load/vec4 v0x55c8094e34b0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x55c8094e2ea0_0;
    %assign/vec4 v0x55c8094e2ea0_0, 0;
    %jmp T_3.6;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094e2ea0_0, 0;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094e2ea0_0, 0;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x55c8094e2ea0_0;
    %inv;
    %assign/vec4 v0x55c8094e2ea0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c8094b34a0;
T_4 ;
    %wait E_0x55c8094e3af0;
    %load/vec4 v0x55c80945c110_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c80944a4c0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55c80945c1d0_0;
    %load/vec4 v0x55c80944a420_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x55c80944a4c0_0;
    %assign/vec4 v0x55c80944a4c0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c80944a4c0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c80944a4c0_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x55c80944a4c0_0;
    %inv;
    %assign/vec4 v0x55c80944a4c0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c809496cd0;
T_5 ;
    %wait E_0x55c8094e3af0;
    %load/vec4 v0x55c8094ac950_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094ad990_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55c8094aca10_0;
    %load/vec4 v0x55c8094ad8f0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x55c8094ad990_0;
    %assign/vec4 v0x55c8094ad990_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094ad990_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094ad990_0, 0;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x55c8094ad990_0;
    %inv;
    %assign/vec4 v0x55c8094ad990_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55c8094cdae0;
T_6 ;
    %wait E_0x55c8094e3af0;
    %load/vec4 v0x55c8094bb610_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094b9f90_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55c8094bb6b0_0;
    %load/vec4 v0x55c8094b9ef0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %jmp T_6.6;
T_6.2 ;
    %load/vec4 v0x55c8094b9f90_0;
    %assign/vec4 v0x55c8094b9f90_0, 0;
    %jmp T_6.6;
T_6.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094b9f90_0, 0;
    %jmp T_6.6;
T_6.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094b9f90_0, 0;
    %jmp T_6.6;
T_6.5 ;
    %load/vec4 v0x55c8094b9f90_0;
    %inv;
    %assign/vec4 v0x55c8094b9f90_0, 0;
    %jmp T_6.6;
T_6.6 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x55c8094c9370;
T_7 ;
    %wait E_0x55c8094e3af0;
    %load/vec4 v0x55c8094dfa50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094e0580_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55c8094dfaf0_0;
    %load/vec4 v0x55c8094e04e0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v0x55c8094e0580_0;
    %assign/vec4 v0x55c8094e0580_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094e0580_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094e0580_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %load/vec4 v0x55c8094e0580_0;
    %inv;
    %assign/vec4 v0x55c8094e0580_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c80943e3d0;
T_8 ;
    %wait E_0x55c809494f70;
    %load/vec4 v0x55c809442660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809441e90_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x55c809442700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x55c809440040_0;
    %assign/vec4 v0x55c809441e90_0, 0;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x55c809440140_0;
    %assign/vec4 v0x55c809441e90_0, 0;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55c809442e50;
T_9 ;
    %wait E_0x55c8094a82b0;
    %load/vec4 v0x55c809443370_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809445830_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x55c809445790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %jmp T_9.4;
T_9.2 ;
    %load/vec4 v0x55c809442ae0_0;
    %assign/vec4 v0x55c809445830_0, 0;
    %jmp T_9.4;
T_9.3 ;
    %load/vec4 v0x55c8094432b0_0;
    %assign/vec4 v0x55c809445830_0, 0;
    %jmp T_9.4;
T_9.4 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x55c809470420;
T_10 ;
    %wait E_0x55c8094d1440;
    %load/vec4 v0x55c809492790_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809493a20_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x55c809492830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0x55c8094701e0_0;
    %assign/vec4 v0x55c809493a20_0, 0;
    %jmp T_10.4;
T_10.3 ;
    %load/vec4 v0x55c8094926b0_0;
    %assign/vec4 v0x55c809493a20_0, 0;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x55c809486610;
T_11 ;
    %wait E_0x55c809459f30;
    %load/vec4 v0x55c8094d9450_0;
    %load/vec4 v0x55c8094d9510_0;
    %and;
    %load/vec4 v0x55c8094d95d0_0;
    %and;
    %load/vec4 v0x55c8094d9670_0;
    %and;
    %inv;
    %assign/vec4 v0x55c809491530_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55c809487460;
T_12 ;
    %wait E_0x55c8094841d0;
    %load/vec4 v0x55c80946f310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x55c809470c10_0;
    %load/vec4 v0x55c809470b50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55c80946ded0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_12.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_12.9, 6;
    %jmp T_12.10;
T_12.2 ;
    %load/vec4 v0x55c809470840_0;
    %assign/vec4 v0x55c80946ef50_0, 0;
    %jmp T_12.10;
T_12.3 ;
    %load/vec4 v0x55c809470900_0;
    %assign/vec4 v0x55c80946ef50_0, 0;
    %jmp T_12.10;
T_12.4 ;
    %load/vec4 v0x55c80946fe00_0;
    %assign/vec4 v0x55c80946ef50_0, 0;
    %jmp T_12.10;
T_12.5 ;
    %load/vec4 v0x55c80946fec0_0;
    %assign/vec4 v0x55c80946ef50_0, 0;
    %jmp T_12.10;
T_12.6 ;
    %load/vec4 v0x55c80946faf0_0;
    %assign/vec4 v0x55c80946ef50_0, 0;
    %jmp T_12.10;
T_12.7 ;
    %load/vec4 v0x55c80946fbb0_0;
    %assign/vec4 v0x55c80946ef50_0, 0;
    %jmp T_12.10;
T_12.8 ;
    %load/vec4 v0x55c80946f890_0;
    %assign/vec4 v0x55c80946ef50_0, 0;
    %jmp T_12.10;
T_12.9 ;
    %load/vec4 v0x55c80946f270_0;
    %assign/vec4 v0x55c80946ef50_0, 0;
    %jmp T_12.10;
T_12.10 ;
    %pop/vec4 1;
    %jmp T_12.1;
T_12.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c80946ef50_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x55c809368cd0;
T_13 ;
    %wait E_0x55c8094928f0;
    %load/vec4 v0x55c8093948b0_0;
    %load/vec4 v0x55c809394990_0;
    %xor;
    %assign/vec4 v0x55c809394aa0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x55c80953b100;
T_14 ;
    %wait E_0x55c80953b350;
    %load/vec4 v0x55c80953b3d0_0;
    %load/vec4 v0x55c80953b490_0;
    %or;
    %assign/vec4 v0x55c80953b5a0_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x55c809538e10;
T_15 ;
    %wait E_0x55c809535fa0;
    %load/vec4 v0x55c8095391f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v0x55c809539130_0;
    %assign/vec4 v0x55c8095392c0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x55c8095392c0_0;
    %assign/vec4 v0x55c8095392c0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x55c809538730;
T_16 ;
    %wait E_0x55c809535fa0;
    %load/vec4 v0x55c809538b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x55c809538a50_0;
    %assign/vec4 v0x55c809538be0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x55c809538be0_0;
    %assign/vec4 v0x55c809538be0_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x55c809538120;
T_17 ;
    %wait E_0x55c809535fa0;
    %load/vec4 v0x55c8095384b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x55c8095383f0_0;
    %assign/vec4 v0x55c809538550_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x55c809538550_0;
    %assign/vec4 v0x55c809538550_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x55c809537a70;
T_18 ;
    %wait E_0x55c809535fa0;
    %load/vec4 v0x55c809537ea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0x55c809537de0_0;
    %assign/vec4 v0x55c809537f40_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0x55c809537f40_0;
    %assign/vec4 v0x55c809537f40_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x55c8095373c0;
T_19 ;
    %wait E_0x55c809535fa0;
    %load/vec4 v0x55c8095377a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %load/vec4 v0x55c8095376e0_0;
    %assign/vec4 v0x55c809537840_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x55c809537840_0;
    %assign/vec4 v0x55c809537840_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x55c809536c10;
T_20 ;
    %wait E_0x55c809535fa0;
    %load/vec4 v0x55c809537050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %load/vec4 v0x55c809536f90_0;
    %assign/vec4 v0x55c809537140_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0x55c809537140_0;
    %assign/vec4 v0x55c809537140_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x55c809536500;
T_21 ;
    %wait E_0x55c809535fa0;
    %load/vec4 v0x55c8095368f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %load/vec4 v0x55c809536850_0;
    %assign/vec4 v0x55c8095369f0_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x55c8095369f0_0;
    %assign/vec4 v0x55c8095369f0_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x55c809535cf0;
T_22 ;
    %wait E_0x55c809535fa0;
    %load/vec4 v0x55c8095361c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x55c809536100_0;
    %assign/vec4 v0x55c809536290_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x55c809536290_0;
    %assign/vec4 v0x55c809536290_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x55c809541870;
T_23 ;
    %wait E_0x55c80953b350;
    %load/vec4 v0x55c809541ac0_0;
    %load/vec4 v0x55c809541b80_0;
    %or;
    %assign/vec4 v0x55c809541c40_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x55c80953f580;
T_24 ;
    %wait E_0x55c80953c710;
    %load/vec4 v0x55c80953f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v0x55c80953f8a0_0;
    %assign/vec4 v0x55c80953fa30_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x55c80953fa30_0;
    %assign/vec4 v0x55c80953fa30_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x55c80953eea0;
T_25 ;
    %wait E_0x55c80953c710;
    %load/vec4 v0x55c80953f280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %load/vec4 v0x55c80953f1c0_0;
    %assign/vec4 v0x55c80953f350_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0x55c80953f350_0;
    %assign/vec4 v0x55c80953f350_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x55c80953e890;
T_26 ;
    %wait E_0x55c80953c710;
    %load/vec4 v0x55c80953ec20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %load/vec4 v0x55c80953eb60_0;
    %assign/vec4 v0x55c80953ecc0_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0x55c80953ecc0_0;
    %assign/vec4 v0x55c80953ecc0_0, 0;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0x55c80953e1e0;
T_27 ;
    %wait E_0x55c80953c710;
    %load/vec4 v0x55c80953e610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %load/vec4 v0x55c80953e550_0;
    %assign/vec4 v0x55c80953e6b0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x55c80953e6b0_0;
    %assign/vec4 v0x55c80953e6b0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x55c80953db30;
T_28 ;
    %wait E_0x55c80953c710;
    %load/vec4 v0x55c80953df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %load/vec4 v0x55c80953de50_0;
    %assign/vec4 v0x55c80953dfb0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x55c80953dfb0_0;
    %assign/vec4 v0x55c80953dfb0_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x55c80953d380;
T_29 ;
    %wait E_0x55c80953c710;
    %load/vec4 v0x55c80953d7c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x55c80953d700_0;
    %assign/vec4 v0x55c80953d8b0_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x55c80953d8b0_0;
    %assign/vec4 v0x55c80953d8b0_0, 0;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x55c80953cc70;
T_30 ;
    %wait E_0x55c80953c710;
    %load/vec4 v0x55c80953d060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v0x55c80953cfc0_0;
    %assign/vec4 v0x55c80953d160_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x55c80953d160_0;
    %assign/vec4 v0x55c80953d160_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x55c80953c460;
T_31 ;
    %wait E_0x55c80953c710;
    %load/vec4 v0x55c80953c930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %load/vec4 v0x55c80953c870_0;
    %assign/vec4 v0x55c80953ca00_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0x55c80953ca00_0;
    %assign/vec4 v0x55c80953ca00_0, 0;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0x55c809547fd0;
T_32 ;
    %wait E_0x55c809548220;
    %load/vec4 v0x55c8095482a0_0;
    %load/vec4 v0x55c809548360_0;
    %or;
    %assign/vec4 v0x55c809548420_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0x55c809545d00;
T_33 ;
    %wait E_0x55c809542e00;
    %load/vec4 v0x55c8095460e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %load/vec4 v0x55c809546020_0;
    %assign/vec4 v0x55c8095461b0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x55c8095461b0_0;
    %assign/vec4 v0x55c8095461b0_0, 0;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x55c809545620;
T_34 ;
    %wait E_0x55c809542e00;
    %load/vec4 v0x55c809545a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %load/vec4 v0x55c809545940_0;
    %assign/vec4 v0x55c809545ad0_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x55c809545ad0_0;
    %assign/vec4 v0x55c809545ad0_0, 0;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x55c809545010;
T_35 ;
    %wait E_0x55c809542e00;
    %load/vec4 v0x55c8095453a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0x55c8095452e0_0;
    %assign/vec4 v0x55c809545440_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x55c809545440_0;
    %assign/vec4 v0x55c809545440_0, 0;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x55c8095448d0;
T_36 ;
    %wait E_0x55c809542e00;
    %load/vec4 v0x55c809544d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v0x55c809544c40_0;
    %assign/vec4 v0x55c809544da0_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0x55c809544da0_0;
    %assign/vec4 v0x55c809544da0_0, 0;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0x55c809544220;
T_37 ;
    %wait E_0x55c809542e00;
    %load/vec4 v0x55c809544600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %load/vec4 v0x55c809544540_0;
    %assign/vec4 v0x55c8095446a0_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x55c8095446a0_0;
    %assign/vec4 v0x55c8095446a0_0, 0;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x55c809543a70;
T_38 ;
    %wait E_0x55c809542e00;
    %load/vec4 v0x55c809543eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %load/vec4 v0x55c809543df0_0;
    %assign/vec4 v0x55c809543fa0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x55c809543fa0_0;
    %assign/vec4 v0x55c809543fa0_0, 0;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x55c809543360;
T_39 ;
    %wait E_0x55c809542e00;
    %load/vec4 v0x55c809543750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %load/vec4 v0x55c8095436b0_0;
    %assign/vec4 v0x55c809543850_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x55c809543850_0;
    %assign/vec4 v0x55c809543850_0, 0;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x55c809542b50;
T_40 ;
    %wait E_0x55c809542e00;
    %load/vec4 v0x55c809543020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %load/vec4 v0x55c809542f60_0;
    %assign/vec4 v0x55c8095430f0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %load/vec4 v0x55c8095430f0_0;
    %assign/vec4 v0x55c8095430f0_0, 0;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0x55c80954e7d0;
T_41 ;
    %wait E_0x55c80954ea20;
    %load/vec4 v0x55c80954eaa0_0;
    %load/vec4 v0x55c80954eb60_0;
    %or;
    %assign/vec4 v0x55c80954ec20_0, 0;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0x55c80954c500;
T_42 ;
    %wait E_0x55c809549600;
    %load/vec4 v0x55c80954c8e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.0, 8;
    %load/vec4 v0x55c80954c820_0;
    %assign/vec4 v0x55c80954c9b0_0, 0;
    %jmp T_42.1;
T_42.0 ;
    %load/vec4 v0x55c80954c9b0_0;
    %assign/vec4 v0x55c80954c9b0_0, 0;
T_42.1 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0x55c80954be20;
T_43 ;
    %wait E_0x55c809549600;
    %load/vec4 v0x55c80954c200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %load/vec4 v0x55c80954c140_0;
    %assign/vec4 v0x55c80954c2d0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x55c80954c2d0_0;
    %assign/vec4 v0x55c80954c2d0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x55c80954b810;
T_44 ;
    %wait E_0x55c809549600;
    %load/vec4 v0x55c80954bba0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %load/vec4 v0x55c80954bae0_0;
    %assign/vec4 v0x55c80954bc40_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0x55c80954bc40_0;
    %assign/vec4 v0x55c80954bc40_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_0x55c80954b0d0;
T_45 ;
    %wait E_0x55c809549600;
    %load/vec4 v0x55c80954b500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %load/vec4 v0x55c80954b440_0;
    %assign/vec4 v0x55c80954b5a0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x55c80954b5a0_0;
    %assign/vec4 v0x55c80954b5a0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x55c80954aa20;
T_46 ;
    %wait E_0x55c809549600;
    %load/vec4 v0x55c80954ae00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %load/vec4 v0x55c80954ad40_0;
    %assign/vec4 v0x55c80954aea0_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x55c80954aea0_0;
    %assign/vec4 v0x55c80954aea0_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x55c80954a270;
T_47 ;
    %wait E_0x55c809549600;
    %load/vec4 v0x55c80954a6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %load/vec4 v0x55c80954a5f0_0;
    %assign/vec4 v0x55c80954a7a0_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x55c80954a7a0_0;
    %assign/vec4 v0x55c80954a7a0_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x55c809549b60;
T_48 ;
    %wait E_0x55c809549600;
    %load/vec4 v0x55c809549f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %load/vec4 v0x55c809549eb0_0;
    %assign/vec4 v0x55c80954a050_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v0x55c80954a050_0;
    %assign/vec4 v0x55c80954a050_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_0x55c809549350;
T_49 ;
    %wait E_0x55c809549600;
    %load/vec4 v0x55c809549820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.0, 8;
    %load/vec4 v0x55c809549760_0;
    %assign/vec4 v0x55c8095498f0_0, 0;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0x55c8095498f0_0;
    %assign/vec4 v0x55c8095498f0_0, 0;
T_49.1 ;
    %jmp T_49;
    .thread T_49;
    .scope S_0x55c809532590;
T_50 ;
    %wait E_0x55c809532820;
    %load/vec4 v0x55c809532a90_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_50.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809532c20_0, 0;
    %jmp T_50.1;
T_50.0 ;
    %load/vec4 v0x55c809532b60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_50.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_50.3, 6;
    %jmp T_50.4;
T_50.2 ;
    %load/vec4 v0x55c8095328b0_0;
    %assign/vec4 v0x55c809532c20_0, 0;
    %jmp T_50.4;
T_50.3 ;
    %load/vec4 v0x55c8095329b0_0;
    %assign/vec4 v0x55c809532c20_0, 0;
    %jmp T_50.4;
T_50.4 ;
    %pop/vec4 1;
T_50.1 ;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_0x55c809532df0;
T_51 ;
    %wait E_0x55c809533070;
    %load/vec4 v0x55c8095332c0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_51.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809533490_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0x55c8095333c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_51.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_51.3, 6;
    %jmp T_51.4;
T_51.2 ;
    %load/vec4 v0x55c8095330e0_0;
    %assign/vec4 v0x55c809533490_0, 0;
    %jmp T_51.4;
T_51.3 ;
    %load/vec4 v0x55c8095331e0_0;
    %assign/vec4 v0x55c809533490_0, 0;
    %jmp T_51.4;
T_51.4 ;
    %pop/vec4 1;
T_51.1 ;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_0x55c809533e50;
T_52 ;
    %wait E_0x55c8095340d0;
    %load/vec4 v0x55c809534340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c8095344d0_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0x55c809534410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_52.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_52.3, 6;
    %jmp T_52.4;
T_52.2 ;
    %load/vec4 v0x55c809534160_0;
    %assign/vec4 v0x55c8095344d0_0, 0;
    %jmp T_52.4;
T_52.3 ;
    %load/vec4 v0x55c809534260_0;
    %assign/vec4 v0x55c8095344d0_0, 0;
    %jmp T_52.4;
T_52.4 ;
    %pop/vec4 1;
T_52.1 ;
    %jmp T_52;
    .thread T_52, $push;
    .scope S_0x55c8095346a0;
T_53 ;
    %wait E_0x55c809534920;
    %load/vec4 v0x55c809534b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_53.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809534d40_0, 0;
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0x55c809534c70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %jmp T_53.4;
T_53.2 ;
    %load/vec4 v0x55c809534990_0;
    %assign/vec4 v0x55c809534d40_0, 0;
    %jmp T_53.4;
T_53.3 ;
    %load/vec4 v0x55c809534a90_0;
    %assign/vec4 v0x55c809534d40_0, 0;
    %jmp T_53.4;
T_53.4 ;
    %pop/vec4 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_0x55c8093668e0;
T_54 ;
    %wait E_0x55c809392e80;
    %load/vec4 v0x55c809366b90_0;
    %load/vec4 v0x55c809366c70_0;
    %and;
    %assign/vec4 v0x55c8092d7ff0_0, 0;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0x55c809531870;
T_55 ;
    %wait E_0x55c809531ac0;
    %load/vec4 v0x55c809531b40_0;
    %load/vec4 v0x55c809531c00_0;
    %or;
    %assign/vec4 v0x55c809531cc0_0, 0;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0x55c80952f580;
T_56 ;
    %wait E_0x55c809524260;
    %load/vec4 v0x55c80952f960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v0x55c80952f8a0_0;
    %assign/vec4 v0x55c80952fa30_0, 0;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0x55c80952fa30_0;
    %assign/vec4 v0x55c80952fa30_0, 0;
T_56.1 ;
    %jmp T_56;
    .thread T_56;
    .scope S_0x55c80952eed0;
T_57 ;
    %wait E_0x55c809524260;
    %load/vec4 v0x55c80952f2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %load/vec4 v0x55c80952f1f0_0;
    %assign/vec4 v0x55c80952f350_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0x55c80952f350_0;
    %assign/vec4 v0x55c80952f350_0, 0;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_0x55c80952e8c0;
T_58 ;
    %wait E_0x55c809524260;
    %load/vec4 v0x55c80952ec50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %load/vec4 v0x55c80952eb90_0;
    %assign/vec4 v0x55c80952ecf0_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0x55c80952ecf0_0;
    %assign/vec4 v0x55c80952ecf0_0, 0;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0x55c80952e060;
T_59 ;
    %wait E_0x55c809524260;
    %load/vec4 v0x55c80952e520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %load/vec4 v0x55c80952e460_0;
    %assign/vec4 v0x55c80952e650_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0x55c80952e650_0;
    %assign/vec4 v0x55c80952e650_0, 0;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0x55c80952d9b0;
T_60 ;
    %wait E_0x55c809524260;
    %load/vec4 v0x55c80952dd90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0x55c80952dcd0_0;
    %assign/vec4 v0x55c80952de30_0, 0;
    %jmp T_60.1;
T_60.0 ;
    %load/vec4 v0x55c80952de30_0;
    %assign/vec4 v0x55c80952de30_0, 0;
T_60.1 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0x55c80952d230;
T_61 ;
    %wait E_0x55c809524260;
    %load/vec4 v0x55c80952d640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v0x55c80952d580_0;
    %assign/vec4 v0x55c80952d730_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v0x55c80952d730_0;
    %assign/vec4 v0x55c80952d730_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_0x55c80952cbe0;
T_62 ;
    %wait E_0x55c809524260;
    %load/vec4 v0x55c80952cfa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %load/vec4 v0x55c80952cf00_0;
    %assign/vec4 v0x55c80952d040_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v0x55c80952d040_0;
    %assign/vec4 v0x55c80952d040_0, 0;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_0x55c80952c470;
T_63 ;
    %wait E_0x55c809524260;
    %load/vec4 v0x55c80952c8d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_63.0, 8;
    %load/vec4 v0x55c80952c810_0;
    %assign/vec4 v0x55c80952c970_0, 0;
    %jmp T_63.1;
T_63.0 ;
    %load/vec4 v0x55c80952c970_0;
    %assign/vec4 v0x55c80952c970_0, 0;
T_63.1 ;
    %jmp T_63;
    .thread T_63;
    .scope S_0x55c80954f4c0;
T_64 ;
    %wait E_0x55c80954f6e0;
    %load/vec4 v0x55c80954f760_0;
    %load/vec4 v0x55c80954f840_0;
    %or;
    %inv;
    %assign/vec4 v0x55c80954f900_0, 0;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_0x55c80954fa20;
T_65 ;
    %wait E_0x55c80954fc50;
    %load/vec4 v0x55c80954fcd0_0;
    %load/vec4 v0x55c80954fdb0_0;
    %or;
    %inv;
    %assign/vec4 v0x55c80954fe70_0, 0;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0x55c80954ff90;
T_66 ;
    %wait E_0x55c8095501f0;
    %load/vec4 v0x55c809550250_0;
    %load/vec4 v0x55c809550330_0;
    %or;
    %inv;
    %assign/vec4 v0x55c8095503f0_0, 0;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_0x55c809550540;
T_67 ;
    %wait E_0x55c809550770;
    %load/vec4 v0x55c8095507f0_0;
    %load/vec4 v0x55c8095508d0_0;
    %or;
    %inv;
    %assign/vec4 v0x55c809550990_0, 0;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_0x55c809550ae0;
T_68 ;
    %wait E_0x55c809550d90;
    %load/vec4 v0x55c809550e00_0;
    %load/vec4 v0x55c809550ee0_0;
    %and;
    %load/vec4 v0x55c809550fa0_0;
    %and;
    %load/vec4 v0x55c809551070_0;
    %and;
    %inv;
    %assign/vec4 v0x55c809551130_0, 0;
    %jmp T_68;
    .thread T_68, $push;
    .scope S_0x55c8094b5070;
T_69 ;
    %wait E_0x55c809517060;
    %load/vec4 v0x55c80947b6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_69.0, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_69.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_69.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_69.3, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_69.4, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_69.5, 6;
    %dup/vec4;
    %pushi/vec4 50, 0, 8;
    %cmp/u;
    %jmp/1 T_69.6, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 8;
    %cmp/u;
    %jmp/1 T_69.7, 6;
    %dup/vec4;
    %pushi/vec4 113, 0, 8;
    %cmp/u;
    %jmp/1 T_69.8, 6;
    %dup/vec4;
    %pushi/vec4 114, 0, 8;
    %cmp/u;
    %jmp/1 T_69.9, 6;
    %dup/vec4;
    %pushi/vec4 115, 0, 8;
    %cmp/u;
    %jmp/1 T_69.10, 6;
    %dup/vec4;
    %pushi/vec4 193, 0, 8;
    %cmp/u;
    %jmp/1 T_69.11, 6;
    %dup/vec4;
    %pushi/vec4 194, 0, 8;
    %cmp/u;
    %jmp/1 T_69.12, 6;
    %dup/vec4;
    %pushi/vec4 195, 0, 8;
    %cmp/u;
    %jmp/1 T_69.13, 6;
    %dup/vec4;
    %pushi/vec4 196, 0, 8;
    %cmp/u;
    %jmp/1 T_69.14, 6;
    %dup/vec4;
    %pushi/vec4 197, 0, 8;
    %cmp/u;
    %jmp/1 T_69.15, 6;
    %dup/vec4;
    %pushi/vec4 198, 0, 8;
    %cmp/u;
    %jmp/1 T_69.16, 6;
    %dup/vec4;
    %pushi/vec4 199, 0, 8;
    %cmp/u;
    %jmp/1 T_69.17, 6;
    %dup/vec4;
    %pushi/vec4 200, 0, 8;
    %cmp/u;
    %jmp/1 T_69.18, 6;
    %dup/vec4;
    %pushi/vec4 225, 0, 8;
    %cmp/u;
    %jmp/1 T_69.19, 6;
    %dup/vec4;
    %pushi/vec4 226, 0, 8;
    %cmp/u;
    %jmp/1 T_69.20, 6;
    %dup/vec4;
    %pushi/vec4 227, 0, 8;
    %cmp/u;
    %jmp/1 T_69.21, 6;
    %dup/vec4;
    %pushi/vec4 228, 0, 8;
    %cmp/u;
    %jmp/1 T_69.22, 6;
    %dup/vec4;
    %pushi/vec4 229, 0, 8;
    %cmp/u;
    %jmp/1 T_69.23, 6;
    %dup/vec4;
    %pushi/vec4 230, 0, 8;
    %cmp/u;
    %jmp/1 T_69.24, 6;
    %dup/vec4;
    %pushi/vec4 231, 0, 8;
    %cmp/u;
    %jmp/1 T_69.25, 6;
    %dup/vec4;
    %pushi/vec4 232, 0, 8;
    %cmp/u;
    %jmp/1 T_69.26, 6;
    %dup/vec4;
    %pushi/vec4 233, 0, 8;
    %cmp/u;
    %jmp/1 T_69.27, 6;
    %dup/vec4;
    %pushi/vec4 234, 0, 8;
    %cmp/u;
    %jmp/1 T_69.28, 6;
    %dup/vec4;
    %pushi/vec4 235, 0, 8;
    %cmp/u;
    %jmp/1 T_69.29, 6;
    %dup/vec4;
    %pushi/vec4 236, 0, 8;
    %cmp/u;
    %jmp/1 T_69.30, 6;
    %dup/vec4;
    %pushi/vec4 237, 0, 8;
    %cmp/u;
    %jmp/1 T_69.31, 6;
    %dup/vec4;
    %pushi/vec4 238, 0, 8;
    %cmp/u;
    %jmp/1 T_69.32, 6;
    %dup/vec4;
    %pushi/vec4 239, 0, 8;
    %cmp/u;
    %jmp/1 T_69.33, 6;
    %dup/vec4;
    %pushi/vec4 240, 0, 8;
    %cmp/u;
    %jmp/1 T_69.34, 6;
    %dup/vec4;
    %pushi/vec4 241, 0, 8;
    %cmp/u;
    %jmp/1 T_69.35, 6;
    %dup/vec4;
    %pushi/vec4 242, 0, 8;
    %cmp/u;
    %jmp/1 T_69.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_69.37, 6;
    %dup/vec4;
    %pushi/vec4 246, 0, 8;
    %cmp/u;
    %jmp/1 T_69.38, 6;
    %dup/vec4;
    %pushi/vec4 247, 0, 8;
    %cmp/u;
    %jmp/1 T_69.39, 6;
    %dup/vec4;
    %pushi/vec4 248, 0, 8;
    %cmp/u;
    %jmp/1 T_69.40, 6;
    %dup/vec4;
    %pushi/vec4 249, 0, 8;
    %cmp/u;
    %jmp/1 T_69.41, 6;
    %dup/vec4;
    %pushi/vec4 250, 0, 8;
    %cmp/u;
    %jmp/1 T_69.42, 6;
    %dup/vec4;
    %pushi/vec4 251, 0, 8;
    %cmp/u;
    %jmp/1 T_69.43, 6;
    %dup/vec4;
    %pushi/vec4 252, 0, 8;
    %cmp/u;
    %jmp/1 T_69.44, 6;
    %dup/vec4;
    %pushi/vec4 253, 0, 8;
    %cmp/u;
    %jmp/1 T_69.45, 6;
    %dup/vec4;
    %pushi/vec4 254, 0, 8;
    %cmp/u;
    %jmp/1 T_69.46, 6;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.0 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.1 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.2 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.4 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.5 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.6 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.7 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.8 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.11 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.12 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.13 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.14 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.15 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 9, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.16 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.17 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 26, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.18 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.19 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.20 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.21 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.22 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.23 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.24 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.25 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.26 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.27 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.28 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.29 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 12, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.30 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.31 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 6, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.32 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.33 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.34 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.35 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.36 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 13, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.37 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.38 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.39 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.40 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.41 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.42 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.43 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.44 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.45 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 28, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.46 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x55c809451b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c8094441e0_0, 0;
    %pushi/vec4 19, 0, 5;
    %assign/vec4 v0x55c809454d70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809440f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809457ea0_0, 0;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0x55c80943d8c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x55c809362c80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x55c809484510_0, 0;
    %jmp T_69.48;
T_69.48 ;
    %pop/vec4 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0x55c8094659b0;
T_70 ;
    %vpi_call 2 47 "$dumpfile", "programable_8_bit_microprocessor_tb.vcd" {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c8094659b0 {0 0 0};
    %end;
    .thread T_70;
    .scope S_0x55c8094659b0;
T_71 ;
    %delay 100, 0;
    %load/vec4 v0x55c809553860_0;
    %inv;
    %store/vec4 v0x55c809553860_0, 0, 1;
    %jmp T_71;
    .thread T_71;
    .scope S_0x55c8094659b0;
T_72 ;
    %vpi_func 2 63 "$fopen" 32, "programable_8_bit_microprocessor_tb.tv", "r" {0 0 0};
    %store/vec4 v0x55c809553fe0_0, 0, 32;
    %vpi_func 2 64 "$fscanf" 32, v0x55c809553fe0_0, "%s", v0x55c809553920_0 {0 0 0};
    %store/vec4 v0x55c809553a00_0, 0, 32;
    %vpi_func 2 68 "$fscanf" 32, v0x55c809553fe0_0, "%s %b %b %b %b %b %b %b", v0x55c809553920_0, v0x55c809554150_0, v0x55c8095545f0_0, v0x55c809554280_0, v0x55c809554530_0, v0x55c809553ac0_0, v0x55c809553c10_0, v0x55c809553e20_0 {0 0 0};
    %store/vec4 v0x55c809553a00_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c809553860_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c809554690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c809553f00_0, 0, 32;
    %vpi_call 2 74 "$display" {0 0 0};
    %vpi_call 2 75 "$display", "TEST START --------------------------------" {0 0 0};
    %vpi_call 2 76 "$display" {0 0 0};
    %vpi_call 2 77 "$display", " " {0 0 0};
    %vpi_call 2 78 "$display", "                 | TIME(ns) | GO_BAR | RESET | JAM | OPCODE | DATA_IN_A | DATA_IN_B | DATA_OUT |" {0 0 0};
    %vpi_call 2 79 "$display", "                 -------------------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 80 "$monitor", "%4d  %10s | %8d |   %1b    |   %1b   |  %1b  |  %1b  | %1b  | %1b  | %1b |", v0x55c809554690_0, v0x55c809553920_0, $time, v0x55c809554150_0, v0x55c8095545f0_0, v0x55c809554280_0, v0x55c809554530_0, v0x55c809553ac0_0, v0x55c809553c10_0, v0x55c809553d60_0 {0 0 0};
    %end;
    .thread T_72;
    .scope S_0x55c8094659b0;
T_73 ;
    %wait E_0x55c8092b4fc0;
    %delay 50, 0;
    %vpi_func 2 91 "$fscanf" 32, v0x55c809553fe0_0, "%s %b %b %b %b %b %b %b", v0x55c809553920_0, v0x55c809554150_0, v0x55c8095545f0_0, v0x55c809554280_0, v0x55c809554530_0, v0x55c809553ac0_0, v0x55c809553c10_0, v0x55c809553e20_0 {0 0 0};
    %store/vec4 v0x55c809553a00_0, 0, 32;
    %load/vec4 v0x55c809553a00_0;
    %cmpi/e 4294967295, 0, 32;
    %jmp/0xz  T_73.0, 4;
    %vpi_call 2 95 "$fclose", v0x55c809553fe0_0 {0 0 0};
    %vpi_call 2 96 "$display" {0 0 0};
    %vpi_call 2 97 "$display", " VECTORS: %4d", v0x55c809554690_0 {0 0 0};
    %vpi_call 2 98 "$display", "  ERRORS: %4d", v0x55c809553f00_0 {0 0 0};
    %vpi_call 2 99 "$display" {0 0 0};
    %vpi_call 2 100 "$display", "TEST END ----------------------------------" {0 0 0};
    %vpi_call 2 101 "$display" {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
T_73.0 ;
    %load/vec4 v0x55c809554690_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c809554690_0, 0, 32;
    %jmp T_73;
    .thread T_73;
    .scope S_0x55c8094659b0;
T_74 ;
    %wait E_0x55c8094e3af0;
    %delay 50, 0;
    %load/vec4 v0x55c809553d60_0;
    %load/vec4 v0x55c809553e20_0;
    %cmp/ne;
    %jmp/0xz  T_74.0, 6;
    %vpi_call 2 118 "$display", "***ERROR (behavioral) - Expected DATA_OUT = %b", v0x55c809553e20_0 {0 0 0};
    %load/vec4 v0x55c809553f00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55c809553f00_0, 0, 32;
T_74.0 ;
    %jmp T_74;
    .thread T_74;
    .scope S_0x55c80948e050;
T_75 ;
    %wait E_0x55c80938eea0;
    %load/vec4 v0x55c809555e70_0;
    %inv;
    %assign/vec4 v0x55c809555f50_0, 0;
    %jmp T_75;
    .thread T_75, $push;
# The file index is used to find the file name in the following table.
:file_names 40;
    "N/A";
    "<interactive>";
    "programable_8_bit_microprocessor_tb.v";
    "./control-store/control_store.v";
    "./programable_8_bit_microprocessor.v";
    "./control/control.v";
    "./core-parts/ta151_bar.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff_74x151/jeff_74x151.v";
    "./core-parts/counter8.v";
    "./core-parts/ta161_bar.v";
    "./../../../sequential-logic/counters/jeff_74x161/jeff_74x161.v";
    "./../../../sequential-logic/counters/jeff_74x161/sections/output_section.v";
    "./../../../basic-code/sequential-logic/jk_flip_flop_pos_edge_sync_clear/jk_flip_flop_pos_edge_sync_clear.v";
    "./core-parts/ta157_8.v";
    "./../../../combinational-logic/multiplexers-and-demultiplexers/jeff_74x157/jeff_74x157.v";
    "./opcode/opcodedec.v";
    "./core-parts/ta157_4.v";
    "./../../../basic-code/combinational-logic/nand4/nand4.v";
    "./../../../basic-code/combinational-logic/xor2/xor2.v";
    "./processor/processor.v";
    "./alu/alu.v";
    "./../../../basic-code/combinational-logic/and2/and2.v";
    "./core-parts/ta181_bar.v";
    "./../../../combinational-logic/alus/jeff_74x181/jeff_74x181.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/aeqb_section.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/g_p_carry_section.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/input_section.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/invert_m.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/out_section_f0.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/out_section_f1.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/out_section_f2.v";
    "./../../../combinational-logic/alus/jeff_74x181/sections/out_section_f3.v";
    "./core-parts/register_ab8.v";
    "./core-parts/ta377_bar.v";
    "./../../../sequential-logic/registers/jeff_74x377/jeff_74x377.v";
    "./../../../basic-code/sequential-logic/d_flip_flop_pos_edge_sync_en/d_flip_flop_pos_edge_sync_en.v";
    "./../../../basic-code/combinational-logic/or2/or2.v";
    "./core-parts/zp_bit.v";
    "./../../../basic-code/combinational-logic/nor2/nor2.v";
    "./../../../basic-code/combinational-logic/not1/not1.v";
