{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1568205810482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1568205810482 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 11 07:43:30 2019 " "Processing started: Wed Sep 11 07:43:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1568205810482 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568205810482 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica4 -c practica4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica4 -c practica4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568205810482 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1568205811154 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1568205811154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-Behavioral " "Found design unit 1: divider-Behavioral" {  } { { "divider.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/divider.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820417 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/divider.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568205820417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_clk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_clk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_clk-Behavioral " "Found design unit 1: mux_clk-Behavioral" {  } { { "mux_clk.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/mux_clk.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820417 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_clk " "Found entity 1: mux_clk" {  } { { "mux_clk.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/mux_clk.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568205820417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensa_boton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sensa_boton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sensa_boton-Behavioral " "Found design unit 1: sensa_boton-Behavioral" {  } { { "sensa_boton.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/sensa_boton.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820433 ""} { "Info" "ISGN_ENTITY_NAME" "1 sensa_boton " "Found entity 1: sensa_boton" {  } { { "sensa_boton.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/sensa_boton.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568205820433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoria.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria-Behavioral " "Found design unit 1: memoria-Behavioral" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/memoria.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820433 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria " "Found entity 1: memoria" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/memoria.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568205820433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro1-Behavioral " "Found design unit 1: registro1-Behavioral" {  } { { "reg1.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/reg1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820433 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro1 " "Found entity 1: registro1" {  } { { "reg1.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/reg1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568205820433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro2-Behavioral " "Found design unit 1: registro2-Behavioral" {  } { { "reg2.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/reg2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820433 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro2 " "Found entity 1: registro2" {  } { { "reg2.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/reg2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568205820433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 practica4 " "Found entity 1: practica4" {  } { { "practica4.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568205820449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux1-Behavioral " "Found design unit 1: mux1-Behavioral" {  } { { "mux1.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/mux1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820449 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux1 " "Found entity 1: mux1" {  } { { "mux1.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/mux1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568205820449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2-Behavioral " "Found design unit 1: mux2-Behavioral" {  } { { "mux2.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/mux2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820464 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/mux2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1568205820464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1568205820464 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica4 " "Elaborating entity \"practica4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1568205820605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro2 registro2:inst3 " "Elaborating entity \"registro2\" for hierarchy \"registro2:inst3\"" {  } { { "practica4.bdf" "inst3" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 416 696 920 560 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568205820699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro1 registro1:inst2 " "Elaborating entity \"registro1\" for hierarchy \"registro1:inst2\"" {  } { { "practica4.bdf" "inst2" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 256 304 512 336 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568205820699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_clk mux_clk:inst7 " "Elaborating entity \"mux_clk\" for hierarchy \"mux_clk:inst7\"" {  } { { "practica4.bdf" "inst7" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 272 32 184 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568205820714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst8 " "Elaborating entity \"divider\" for hierarchy \"divider:inst8\"" {  } { { "practica4.bdf" "inst8" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 272 -232 -88 352 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568205820730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sensa_boton sensa_boton:inst6 " "Elaborating entity \"sensa_boton\" for hierarchy \"sensa_boton:inst6\"" {  } { { "practica4.bdf" "inst6" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 368 -304 -136 448 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568205820745 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CLK sensa_boton.vhd(19) " "VHDL Process Statement warning at sensa_boton.vhd(19): signal \"CLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "sensa_boton.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/sensa_boton.vhd" 19 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568205820745 "|practica4|sensa_boton:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:inst5 " "Elaborating entity \"mux2\" for hierarchy \"mux2:inst5\"" {  } { { "practica4.bdf" "inst5" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 256 1056 1240 368 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568205820745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux1 mux1:inst4 " "Elaborating entity \"mux1\" for hierarchy \"mux1:inst4\"" {  } { { "practica4.bdf" "inst4" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 128 976 1152 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568205820761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria memoria:inst " "Elaborating entity \"memoria\" for hierarchy \"memoria:inst\"" {  } { { "practica4.bdf" "inst" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 256 696 928 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568205820777 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "internal_mem memoria.vhd(37) " "VHDL Process Statement warning at memoria.vhd(37): signal \"internal_mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/memoria.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568205820777 "|practica4|memoria:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp memoria.vhd(38) " "VHDL Process Statement warning at memoria.vhd(38): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/memoria.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568205820777 "|practica4|memoria:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp memoria.vhd(39) " "VHDL Process Statement warning at memoria.vhd(39): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/memoria.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568205820777 "|practica4|memoria:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp memoria.vhd(40) " "VHDL Process Statement warning at memoria.vhd(40): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/memoria.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568205820777 "|practica4|memoria:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "temp memoria.vhd(41) " "VHDL Process Statement warning at memoria.vhd(41): signal \"temp\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/memoria.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1568205820777 "|practica4|memoria:inst"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "internal_mem\[5\] memoria.vhd(18) " "Using initial value X (don't care) for net \"internal_mem\[5\]\" at memoria.vhd(18)" {  } { { "memoria.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/memoria.vhd" 18 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1568205820777 "|practica4|memoria:inst"}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "mux_clk:inst7\|salida " "Found clock multiplexer mux_clk:inst7\|salida" {  } { { "mux_clk.vhd" "" { Text "C:/Users/ramse/Downloads/Practica 4/mux_clk.vhd" 11 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1568205821667 "|practica4|mux_clk:inst7|salida"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1568205821667 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Display2\[7\] VCC " "Pin \"Display2\[7\]\" is stuck at VCC" {  } { { "practica4.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 520 976 1152 536 "Display2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568205822479 "|practica4|Display2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display2\[1\] GND " "Pin \"Display2\[1\]\" is stuck at GND" {  } { { "practica4.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 520 976 1152 536 "Display2\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568205822479 "|practica4|Display2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[7\] VCC " "Pin \"Display3\[7\]\" is stuck at VCC" {  } { { "practica4.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 496 976 1152 512 "Display3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568205822479 "|practica4|Display3[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display3\[1\] GND " "Pin \"Display3\[1\]\" is stuck at GND" {  } { { "practica4.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 496 976 1152 512 "Display3\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568205822479 "|practica4|Display3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[7\] VCC " "Pin \"Display4\[7\]\" is stuck at VCC" {  } { { "practica4.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 472 976 1152 488 "Display4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568205822479 "|practica4|Display4[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Display4\[1\] GND " "Pin \"Display4\[1\]\" is stuck at GND" {  } { { "practica4.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 472 976 1152 488 "Display4\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568205822479 "|practica4|Display4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Salidas\[7\] GND " "Pin \"Salidas\[7\]\" is stuck at GND" {  } { { "practica4.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 544 976 1152 560 "Salidas\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568205822479 "|practica4|Salidas[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Salidas\[2\] GND " "Pin \"Salidas\[2\]\" is stuck at GND" {  } { { "practica4.bdf" "" { Schematic "C:/Users/ramse/Downloads/Practica 4/practica4.bdf" { { 544 976 1152 560 "Salidas\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1568205822479 "|practica4|Salidas[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1568205822479 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1568205822620 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1568205823901 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1568205823901 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "117 " "Implemented 117 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1568205824885 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1568205824885 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1568205824885 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1568205824885 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1568205824901 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 11 07:43:44 2019 " "Processing ended: Wed Sep 11 07:43:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1568205824901 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1568205824901 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1568205824901 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1568205824901 ""}
