# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do Mini_SRC_CPU_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU {D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:51 on Feb 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU" D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v 
# -- Compiling module bus_tb_erik
# 
# Top level modules:
# 	bus_tb_erik
# End time: 09:48:51 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers {D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_64.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:51 on Feb 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers" D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_64.v 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 09:48:51 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers {D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_32.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:51 on Feb 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers" D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_32.v 
# -- Compiling module register_32
# 
# Top level modules:
# 	register_32
# End time: 09:48:51 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers {D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_file.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:51 on Feb 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers" D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_file.v 
# -- Compiling module register_file
# 
# Top level modules:
# 	register_file
# End time: 09:48:51 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU {D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:51 on Feb 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU" D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 09:48:52 on Feb 06,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU {D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_erik.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:52 on Feb 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU" D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_erik.v 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 09:48:52 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers {D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/mdr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:52 on Feb 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers" D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/mdr.v 
# -- Compiling module mdr
# 
# Top level modules:
# 	mdr
# End time: 09:48:52 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU {D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 09:48:52 on Feb 06,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU" D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v 
# -- Compiling module bus_tb_erik
# 
# Top level modules:
# 	bus_tb_erik
# End time: 09:48:52 on Feb 06,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  bus_tb_erik
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" bus_tb_erik 
# Start time: 09:48:52 on Feb 06,2025
# Loading work.bus_tb_erik
# Loading work.datapath
# Loading work.register_file
# Loading work.register_32
# Loading work.register_64
# Loading work.mdr
# Loading work.bus
# ** Warning: (vsim-3017) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Too few port connections. Expected 16, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /bus_tb_erik/DUT File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'incPC'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_PC'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_IR'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_Y'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_Z'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_HI'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_LO'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_MAR'.
# ** Warning: (vsim-3015) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v(55): [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_32.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /bus_tb_erik/DUT/IR File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_32.v
# ** Warning: (vsim-3015) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v(59): [PCDPC] - Port size (64) does not match connection size (32) for port 'D'. The port definition is at: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_64.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /bus_tb_erik/DUT/Z File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_64.v
# ** Warning: (vsim-3015) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v(59): [PCDPC] - Port size (32) does not match connection size (1) for port 'Q_high'. The port definition is at: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_64.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /bus_tb_erik/DUT/Z File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_64.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 50 us
add wave -position end  sim:/bus_tb_erik/DUT/GP_reg/Q0
add wave -position end  sim:/bus_tb_erik/DUT/GP_reg/Q1
add wave -position end  sim:/bus_tb_erik/DUT/GP_reg/Q2
add wave -position end  sim:/bus_tb_erik/DUT/MDR/BusData
add wave -position end  sim:/bus_tb_erik/DUT/MDR/Mdatain
add wave -position end  sim:/bus_tb_erik/DUT/MDR/Q
add wave -position end  sim:/bus_tb_erik/DUT/bus/BusMuxOut
restart
# ** Warning: (vsim-3017) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Too few port connections. Expected 16, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /bus_tb_erik/DUT File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'incPC'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_PC'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_IR'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_Y'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_Z'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_HI'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_LO'.
# ** Warning: (vsim-3722) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/bus_tb_erik.v(15): [TFMPC] - Missing connection for port 'e_MAR'.
# ** Warning: (vsim-3015) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v(55): [PCDPC] - Port size (32) does not match connection size (1) for port 'Q'. The port definition is at: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_32.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /bus_tb_erik/DUT/IR File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_32.v
# ** Warning: (vsim-3015) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v(59): [PCDPC] - Port size (64) does not match connection size (32) for port 'D'. The port definition is at: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_64.v(5).
#    Time: 0 ps  Iteration: 0  Instance: /bus_tb_erik/DUT/Z File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_64.v
# ** Warning: (vsim-3015) D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/datapath.v(59): [PCDPC] - Port size (32) does not match connection size (1) for port 'Q_high'. The port definition is at: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_64.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /bus_tb_erik/DUT/Z File: D:/Users/ejele/Documents/Quartus/Mini_SRC_CPU/Registers/register_64.v
run 50us
# GetModuleFileName: The specified module could not be found.
# 
# 
# End time: 09:57:55 on Feb 06,2025, Elapsed time: 0:09:03
# Errors: 0, Warnings: 24
