

<feed xmlns="http://www.w3.org/2005/Atom">
  <id>http://localhost:4000/</id>
  <title>Ruach</title>
  <subtitle>A minimal, responsive and feature-rich Jekyll theme for technical writing.</subtitle>
  <updated>2023-11-17T17:31:41-05:00</updated>
  <author>
    <name>Jaehyuk Lee</name>
    <uri>http://localhost:4000/</uri>
  </author>
  <link rel="self" type="application/atom+xml" href="http://localhost:4000/feed.xml"/>
  <link rel="alternate" type="text/html" hreflang="en"
    href="http://localhost:4000/"/>
  <generator uri="https://jekyllrb.com/" version="4.3.2">Jekyll</generator>
  <rights> Â© 2023 Jaehyuk Lee </rights>
  <icon>/assets/img/favicons/favicon.ico</icon>
  <logo>/assets/img/favicons/favicon-96x96.png</logo>


  
  <entry>
    <title>Gem5 Interrupt Handling O3</title>
    <link href="http://localhost:4000/posts/gem5-interrupt-handling-o3/" rel="alternate" type="text/html" title="Gem5 Interrupt Handling O3" />
    <published>2021-12-25T00:00:00-05:00</published>
  
    <updated>2021-12-25T00:00:00-05:00</updated>
  
    <id>http://localhost:4000/posts/gem5-interrupt-handling-o3/</id>
    <content src="http://localhost:4000/posts/gem5-interrupt-handling-o3/" />
    <author>
      <name>Jaehyuk Lee</name>
    </author>

  
    
  

  
    <summary>
      





      
Interrupt makes the commit stage stop further instructions fetching
 813 template &amp;lt;class Impl&amp;gt;
 814 void
 815 DefaultCommit&amp;lt;Impl&amp;gt;::commit()
 816 {
 817     if (FullSystem) {
 818         // Check if we have a interrupt and get read to handle it
 819         if (cpu-&amp;gt;checkInterrupts(cpu-&amp;gt;tcBase(0)))
 820             propagateInterrupt();
 821     }


 788 template &amp;lt;class Im...
    </summary>
  

  </entry>

  
  <entry>
    <title>Basecpu</title>
    <link href="http://localhost:4000/posts/basecpu/" rel="alternate" type="text/html" title="Basecpu" />
    <published>2021-08-08T00:00:00-04:00</published>
  
    <updated>2021-08-08T00:00:00-04:00</updated>
  
    <id>http://localhost:4000/posts/basecpu/</id>
    <content src="http://localhost:4000/posts/basecpu/" />
    <author>
      <name>Jaehyuk Lee</name>
    </author>

  
    
    <category term="GEM5" />
    
  

  
    <summary>
      





      gem5/src/cpu/BaseCPU.py
 65 if buildEnv['TARGET_ISA'] == 'alpha':
 66     from m5.objects.AlphaTLB import AlphaDTB as ArchDTB, AlphaITB as ArchITB
 67     from m5.objects.AlphaInterrupts import AlphaInterrupts as ArchInterrupts
 68     from m5.objects.AlphaISA import AlphaISA as ArchISA
 69     ArchISAsParam = VectorParam.AlphaISA
 70 elif buildEnv['TARGET_ISA'] == 'sparc':
 71     from m5.obje...
    </summary>
  

  </entry>

  
  <entry>
    <title>O3 Cache Block</title>
    <link href="http://localhost:4000/posts/O3-cache-block/" rel="alternate" type="text/html" title="O3 Cache Block" />
    <published>2021-06-11T00:00:00-04:00</published>
  
    <updated>2021-06-11T00:00:00-04:00</updated>
  
    <id>http://localhost:4000/posts/O3-cache-block/</id>
    <content src="http://localhost:4000/posts/O3-cache-block/" />
    <author>
      <name>Jaehyuk Lee</name>
    </author>

  
    
  

  
    <summary>
      





      
Cache internal class hierarchies in GEM5
  92 /**
  93  * A basic cache interface. Implements some common functions for speed.
  94  */
  95 class BaseCache : public ClockedObject
  96 {
......
 349     /** Tag and data Storage */
 350     BaseTags *tags;


 70 /**
 71  * A common base class of Cache tagstore objects.
 72  */
 73 class BaseTags : public ClockedObject
 74 {
......
 88     /** I...
    </summary>
  

  </entry>

  
  <entry>
    <title>O3 Cache Recv</title>
    <link href="http://localhost:4000/posts/O3-cache-recv/" rel="alternate" type="text/html" title="O3 Cache Recv" />
    <published>2021-06-10T00:00:00-04:00</published>
  
    <updated>2021-06-10T00:00:00-04:00</updated>
  
    <id>http://localhost:4000/posts/O3-cache-recv/</id>
    <content src="http://localhost:4000/posts/O3-cache-recv/" />
    <author>
      <name>Jaehyuk Lee</name>
    </author>

  
    
  

  
    <summary>
      





      Cache receive
2510 bool
2511 BaseCache::MemSidePort::recvTimingResp(PacketPtr pkt)
2512 {
2513     cache-&amp;gt;recvTimingResp(pkt);
2514     return true;
2515 }


BaseCache::recvTimingResp
 419 void
 420 BaseCache::recvTimingResp(PacketPtr pkt)
 421 {
 422     assert(pkt-&amp;gt;isResponse());
 423 
 424     // all header delay should be paid for by the crossbar, unless
 425     // this is a prefetch...
    </summary>
  

  </entry>

  
  <entry>
    <title>O3 Cpu Commit</title>
    <link href="http://localhost:4000/posts/O3-CPU-commit/" rel="alternate" type="text/html" title="O3 Cpu Commit" />
    <published>2021-06-04T00:00:00-04:00</published>
  
    <updated>2021-06-04T00:00:00-04:00</updated>
  
    <id>http://localhost:4000/posts/O3-CPU-commit/</id>
    <content src="http://localhost:4000/posts/O3-CPU-commit/" />
    <author>
      <name>Jaehyuk Lee</name>
    </author>

  
    
    <category term="GEM5" />
    
    <category term="Pipeline" />
    
    <category term="O3" />
    
  

  
    <summary>
      





      Memory read and write of the O3 CPU

Memory read
621 LSQUnit&amp;lt;Impl&amp;gt;::read(LSQRequest *req, int load_idx)
622 {
623     LQEntry&amp;amp; load_req = loadQueue[load_idx];
624     const DynInstPtr&amp;amp; load_inst = load_req.instruction();
625 
626     load_req.setRequest(req);
627     assert(load_inst);
628 
629     assert(!load_inst-&amp;gt;isExecuted());
630 
631     // Make sure this isn't a strictl...
    </summary>
  

  </entry>

</feed>


