// Seed: 4110097821
module module_0 (
    output wire id_0,
    output wor id_1,
    output tri1 id_2,
    output supply0 id_3,
    output wand id_4,
    output wand id_5,
    input supply1 id_6,
    output tri0 id_7,
    input wire id_8,
    input tri0 id_9,
    input wire id_10,
    output tri0 id_11,
    input tri1 id_12
    , id_20,
    input wor id_13,
    input tri0 id_14,
    output uwire id_15,
    output supply1 id_16,
    output tri id_17,
    input uwire id_18
);
  assign id_0 = 1;
  wire id_21;
  wire id_22;
endmodule
module module_1 (
    input  wand id_0,
    output tri0 id_1,
    input  tri0 id_2,
    input  wand id_3,
    input  tri0 id_4
);
  assign id_1 = 1;
  module_0(
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_3,
      id_4,
      id_2,
      id_1,
      id_3,
      id_0,
      id_3,
      id_1,
      id_1,
      id_1,
      id_0
  );
endmodule
