<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4713" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4713{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4713{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4713{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4713{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t5_4713{left:527px;bottom:998px;letter-spacing:-0.12px;}
#t6_4713{left:527px;bottom:976px;letter-spacing:-0.11px;}
#t7_4713{left:527px;bottom:959px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t8_4713{left:527px;bottom:943px;letter-spacing:-0.11px;}
#t9_4713{left:82px;bottom:918px;letter-spacing:-0.16px;}
#ta_4713{left:139px;bottom:918px;letter-spacing:-0.16px;}
#tb_4713{left:190px;bottom:918px;letter-spacing:-0.14px;}
#tc_4713{left:434px;bottom:918px;letter-spacing:-0.14px;}
#td_4713{left:527px;bottom:918px;letter-spacing:-0.11px;word-spacing:-0.85px;}
#te_4713{left:527px;bottom:901px;letter-spacing:-0.12px;}
#tf_4713{left:527px;bottom:885px;letter-spacing:-0.11px;}
#tg_4713{left:190px;bottom:860px;letter-spacing:-0.14px;}
#th_4713{left:527px;bottom:860px;letter-spacing:-0.12px;}
#ti_4713{left:527px;bottom:839px;letter-spacing:-0.11px;}
#tj_4713{left:527px;bottom:822px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tk_4713{left:527px;bottom:805px;letter-spacing:-0.11px;}
#tl_4713{left:83px;bottom:781px;letter-spacing:-0.16px;}
#tm_4713{left:139px;bottom:781px;letter-spacing:-0.17px;}
#tn_4713{left:190px;bottom:781px;letter-spacing:-0.15px;}
#to_4713{left:434px;bottom:781px;letter-spacing:-0.13px;}
#tp_4713{left:527px;bottom:781px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#tq_4713{left:527px;bottom:764px;letter-spacing:-0.12px;}
#tr_4713{left:527px;bottom:747px;letter-spacing:-0.11px;}
#ts_4713{left:190px;bottom:723px;letter-spacing:-0.13px;}
#tt_4713{left:527px;bottom:723px;letter-spacing:-0.12px;}
#tu_4713{left:527px;bottom:701px;letter-spacing:-0.11px;}
#tv_4713{left:527px;bottom:684px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#tw_4713{left:527px;bottom:668px;letter-spacing:-0.11px;}
#tx_4713{left:82px;bottom:643px;letter-spacing:-0.14px;}
#ty_4713{left:139px;bottom:643px;letter-spacing:-0.17px;}
#tz_4713{left:190px;bottom:643px;letter-spacing:-0.15px;}
#t10_4713{left:434px;bottom:643px;letter-spacing:-0.13px;}
#t11_4713{left:527px;bottom:643px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#t12_4713{left:527px;bottom:626px;letter-spacing:-0.12px;}
#t13_4713{left:527px;bottom:609px;letter-spacing:-0.11px;}
#t14_4713{left:190px;bottom:585px;letter-spacing:-0.13px;}
#t15_4713{left:527px;bottom:585px;letter-spacing:-0.12px;}
#t16_4713{left:527px;bottom:564px;letter-spacing:-0.11px;}
#t17_4713{left:527px;bottom:547px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t18_4713{left:527px;bottom:530px;letter-spacing:-0.11px;}
#t19_4713{left:83px;bottom:506px;letter-spacing:-0.16px;}
#t1a_4713{left:139px;bottom:506px;letter-spacing:-0.17px;}
#t1b_4713{left:190px;bottom:506px;letter-spacing:-0.15px;}
#t1c_4713{left:434px;bottom:506px;letter-spacing:-0.13px;}
#t1d_4713{left:527px;bottom:506px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#t1e_4713{left:527px;bottom:489px;letter-spacing:-0.12px;}
#t1f_4713{left:527px;bottom:472px;letter-spacing:-0.11px;}
#t1g_4713{left:190px;bottom:448px;letter-spacing:-0.13px;}
#t1h_4713{left:527px;bottom:448px;letter-spacing:-0.12px;}
#t1i_4713{left:527px;bottom:426px;letter-spacing:-0.11px;}
#t1j_4713{left:527px;bottom:409px;letter-spacing:-0.11px;word-spacing:-0.09px;}
#t1k_4713{left:527px;bottom:393px;letter-spacing:-0.11px;}
#t1l_4713{left:82px;bottom:368px;letter-spacing:-0.16px;}
#t1m_4713{left:139px;bottom:368px;letter-spacing:-0.16px;}
#t1n_4713{left:190px;bottom:368px;letter-spacing:-0.14px;}
#t1o_4713{left:434px;bottom:368px;letter-spacing:-0.14px;}
#t1p_4713{left:527px;bottom:368px;letter-spacing:-0.11px;}
#t1q_4713{left:709px;bottom:368px;}
#t1r_4713{left:712px;bottom:368px;letter-spacing:-0.13px;}
#t1s_4713{left:82px;bottom:344px;letter-spacing:-0.16px;}
#t1t_4713{left:139px;bottom:344px;letter-spacing:-0.16px;}
#t1u_4713{left:190px;bottom:344px;letter-spacing:-0.14px;}
#t1v_4713{left:434px;bottom:344px;letter-spacing:-0.13px;}
#t1w_4713{left:527px;bottom:344px;letter-spacing:-0.12px;}
#t1x_4713{left:527px;bottom:327px;letter-spacing:-0.12px;}
#t1y_4713{left:82px;bottom:302px;letter-spacing:-0.17px;}
#t1z_4713{left:139px;bottom:302px;letter-spacing:-0.16px;}
#t20_4713{left:190px;bottom:302px;letter-spacing:-0.15px;}
#t21_4713{left:434px;bottom:302px;letter-spacing:-0.13px;}
#t22_4713{left:527px;bottom:302px;letter-spacing:-0.12px;}
#t23_4713{left:82px;bottom:278px;letter-spacing:-0.16px;}
#t24_4713{left:139px;bottom:278px;letter-spacing:-0.16px;}
#t25_4713{left:190px;bottom:278px;letter-spacing:-0.14px;}
#t26_4713{left:434px;bottom:278px;letter-spacing:-0.13px;}
#t27_4713{left:527px;bottom:278px;letter-spacing:-0.11px;}
#t28_4713{left:709px;bottom:278px;}
#t29_4713{left:712px;bottom:278px;letter-spacing:-0.13px;}
#t2a_4713{left:82px;bottom:254px;letter-spacing:-0.16px;}
#t2b_4713{left:139px;bottom:254px;letter-spacing:-0.16px;}
#t2c_4713{left:190px;bottom:254px;letter-spacing:-0.14px;}
#t2d_4713{left:434px;bottom:254px;letter-spacing:-0.14px;}
#t2e_4713{left:527px;bottom:254px;letter-spacing:-0.11px;}
#t2f_4713{left:709px;bottom:253px;}
#t2g_4713{left:712px;bottom:254px;letter-spacing:-0.13px;}
#t2h_4713{left:82px;bottom:229px;letter-spacing:-0.16px;}
#t2i_4713{left:139px;bottom:229px;letter-spacing:-0.16px;}
#t2j_4713{left:190px;bottom:229px;letter-spacing:-0.14px;}
#t2k_4713{left:434px;bottom:229px;letter-spacing:-0.13px;}
#t2l_4713{left:527px;bottom:229px;letter-spacing:-0.12px;}
#t2m_4713{left:527px;bottom:212px;letter-spacing:-0.12px;}
#t2n_4713{left:82px;bottom:188px;letter-spacing:-0.17px;}
#t2o_4713{left:139px;bottom:188px;letter-spacing:-0.16px;}
#t2p_4713{left:190px;bottom:188px;letter-spacing:-0.15px;}
#t2q_4713{left:434px;bottom:188px;letter-spacing:-0.13px;}
#t2r_4713{left:527px;bottom:188px;letter-spacing:-0.12px;}
#t2s_4713{left:82px;bottom:163px;letter-spacing:-0.16px;}
#t2t_4713{left:139px;bottom:163px;letter-spacing:-0.16px;}
#t2u_4713{left:190px;bottom:163px;letter-spacing:-0.14px;}
#t2v_4713{left:434px;bottom:163px;letter-spacing:-0.13px;}
#t2w_4713{left:527px;bottom:163px;letter-spacing:-0.11px;}
#t2x_4713{left:709px;bottom:163px;}
#t2y_4713{left:712px;bottom:163px;letter-spacing:-0.13px;}
#t2z_4713{left:82px;bottom:139px;letter-spacing:-0.16px;}
#t30_4713{left:139px;bottom:139px;letter-spacing:-0.16px;}
#t31_4713{left:190px;bottom:139px;letter-spacing:-0.14px;}
#t32_4713{left:434px;bottom:139px;letter-spacing:-0.14px;}
#t33_4713{left:527px;bottom:139px;letter-spacing:-0.11px;}
#t34_4713{left:709px;bottom:139px;}
#t35_4713{left:712px;bottom:139px;letter-spacing:-0.13px;}
#t36_4713{left:120px;bottom:1086px;letter-spacing:0.1px;word-spacing:-0.06px;}
#t37_4713{left:206px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t38_4713{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t39_4713{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t3a_4713{left:225px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3b_4713{left:455px;bottom:1046px;letter-spacing:-0.14px;}
#t3c_4713{left:641px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t3d_4713{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t3e_4713{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4713{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4713{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4713{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4713{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4713{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4713{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4713" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4713Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4713" style="-webkit-user-select: none;"><object width="935" height="1210" data="4713/4713.svg" type="image/svg+xml" id="pdf4713" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4713" class="t s1_4713">Vol. 4 </span><span id="t2_4713" class="t s1_4713">2-191 </span>
<span id="t3_4713" class="t s2_4713">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4713" class="t s3_4713">63:0 </span><span id="t5_4713" class="t s3_4713">Package C6 Residency Counter. (R/O) </span>
<span id="t6_4713" class="t s3_4713">Value since last reset that this package is in processor- </span>
<span id="t7_4713" class="t s3_4713">specific C6 states. Count at the same frequency as the </span>
<span id="t8_4713" class="t s3_4713">TSC. </span>
<span id="t9_4713" class="t s3_4713">3FAH </span><span id="ta_4713" class="t s3_4713">1018 </span><span id="tb_4713" class="t s3_4713">MSR_PKG_C7_RESIDENCY </span><span id="tc_4713" class="t s3_4713">Package </span><span id="td_4713" class="t s3_4713">Note: C-state values are processor specific C-state code </span>
<span id="te_4713" class="t s3_4713">names, unrelated to MWAIT extension C-state </span>
<span id="tf_4713" class="t s3_4713">parameters or ACPI C-States. </span>
<span id="tg_4713" class="t s3_4713">63:0 </span><span id="th_4713" class="t s3_4713">Package C7 Residency Counter (R/O) </span>
<span id="ti_4713" class="t s3_4713">Value since last reset that this package is in processor- </span>
<span id="tj_4713" class="t s3_4713">specific C7 states. Count at the same frequency as the </span>
<span id="tk_4713" class="t s3_4713">TSC. </span>
<span id="tl_4713" class="t s3_4713">3FCH </span><span id="tm_4713" class="t s3_4713">1020 </span><span id="tn_4713" class="t s3_4713">MSR_CORE_C3_RESIDENCY </span><span id="to_4713" class="t s3_4713">Core </span><span id="tp_4713" class="t s3_4713">Note: C-state values are processor specific C-state code </span>
<span id="tq_4713" class="t s3_4713">names, unrelated to MWAIT extension C-state </span>
<span id="tr_4713" class="t s3_4713">parameters or ACPI C-States. </span>
<span id="ts_4713" class="t s3_4713">63:0 </span><span id="tt_4713" class="t s3_4713">CORE C3 Residency Counter (R/O) </span>
<span id="tu_4713" class="t s3_4713">Value since last reset that this core is in processor- </span>
<span id="tv_4713" class="t s3_4713">specific C3 states. Count at the same frequency as the </span>
<span id="tw_4713" class="t s3_4713">TSC. </span>
<span id="tx_4713" class="t s3_4713">3FDH </span><span id="ty_4713" class="t s3_4713">1021 </span><span id="tz_4713" class="t s3_4713">MSR_CORE_C6_RESIDENCY </span><span id="t10_4713" class="t s3_4713">Core </span><span id="t11_4713" class="t s3_4713">Note: C-state values are processor specific C-state code </span>
<span id="t12_4713" class="t s3_4713">names, unrelated to MWAIT extension C-state </span>
<span id="t13_4713" class="t s3_4713">parameters or ACPI C-States. </span>
<span id="t14_4713" class="t s3_4713">63:0 </span><span id="t15_4713" class="t s3_4713">CORE C6 Residency Counter (R/O) </span>
<span id="t16_4713" class="t s3_4713">Value since last reset that this core is in processor- </span>
<span id="t17_4713" class="t s3_4713">specific C6 states. Count at the same frequency as the </span>
<span id="t18_4713" class="t s3_4713">TSC. </span>
<span id="t19_4713" class="t s3_4713">3FEH </span><span id="t1a_4713" class="t s3_4713">1022 </span><span id="t1b_4713" class="t s3_4713">MSR_CORE_C7_RESIDENCY </span><span id="t1c_4713" class="t s3_4713">Core </span><span id="t1d_4713" class="t s3_4713">Note: C-state values are processor specific C-state code </span>
<span id="t1e_4713" class="t s3_4713">names, unrelated to MWAIT extension C-state </span>
<span id="t1f_4713" class="t s3_4713">parameters or ACPI C-States. </span>
<span id="t1g_4713" class="t s3_4713">63:0 </span><span id="t1h_4713" class="t s3_4713">CORE C7 Residency Counter (R/O) </span>
<span id="t1i_4713" class="t s3_4713">Value since last reset that this core is in processor- </span>
<span id="t1j_4713" class="t s3_4713">specific C7 states. Count at the same frequency as the </span>
<span id="t1k_4713" class="t s3_4713">TSC. </span>
<span id="t1l_4713" class="t s3_4713">400H </span><span id="t1m_4713" class="t s3_4713">1024 </span><span id="t1n_4713" class="t s3_4713">IA32_MC0_CTL </span><span id="t1o_4713" class="t s3_4713">Core </span><span id="t1p_4713" class="t s3_4713">See Section 16.3.2.1, “IA32_MC</span><span id="t1q_4713" class="t s4_4713">i</span><span id="t1r_4713" class="t s3_4713">_CTL MSRs.” </span>
<span id="t1s_4713" class="t s3_4713">401H </span><span id="t1t_4713" class="t s3_4713">1025 </span><span id="t1u_4713" class="t s3_4713">IA32_MC0_STATUS </span><span id="t1v_4713" class="t s3_4713">Core </span><span id="t1w_4713" class="t s3_4713">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t1x_4713" class="t s3_4713">Chapter 17. </span>
<span id="t1y_4713" class="t s3_4713">402H </span><span id="t1z_4713" class="t s3_4713">1026 </span><span id="t20_4713" class="t s3_4713">IA32_MC0_ADDR </span><span id="t21_4713" class="t s3_4713">Core </span><span id="t22_4713" class="t s3_4713">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t23_4713" class="t s3_4713">403H </span><span id="t24_4713" class="t s3_4713">1027 </span><span id="t25_4713" class="t s3_4713">IA32_MC0_MISC </span><span id="t26_4713" class="t s3_4713">Core </span><span id="t27_4713" class="t s3_4713">See Section 16.3.2.4, “IA32_MC</span><span id="t28_4713" class="t s4_4713">i</span><span id="t29_4713" class="t s3_4713">_MISC MSRs.” </span>
<span id="t2a_4713" class="t s3_4713">404H </span><span id="t2b_4713" class="t s3_4713">1028 </span><span id="t2c_4713" class="t s3_4713">IA32_MC1_CTL </span><span id="t2d_4713" class="t s3_4713">Core </span><span id="t2e_4713" class="t s3_4713">See Section 16.3.2.1, “IA32_MC</span><span id="t2f_4713" class="t s4_4713">i</span><span id="t2g_4713" class="t s3_4713">_CTL MSRs.” </span>
<span id="t2h_4713" class="t s3_4713">405H </span><span id="t2i_4713" class="t s3_4713">1029 </span><span id="t2j_4713" class="t s3_4713">IA32_MC1_STATUS </span><span id="t2k_4713" class="t s3_4713">Core </span><span id="t2l_4713" class="t s3_4713">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS,” and </span>
<span id="t2m_4713" class="t s3_4713">Chapter 17. </span>
<span id="t2n_4713" class="t s3_4713">406H </span><span id="t2o_4713" class="t s3_4713">1030 </span><span id="t2p_4713" class="t s3_4713">IA32_MC1_ADDR </span><span id="t2q_4713" class="t s3_4713">Core </span><span id="t2r_4713" class="t s3_4713">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2s_4713" class="t s3_4713">407H </span><span id="t2t_4713" class="t s3_4713">1031 </span><span id="t2u_4713" class="t s3_4713">IA32_MC1_MISC </span><span id="t2v_4713" class="t s3_4713">Core </span><span id="t2w_4713" class="t s3_4713">See Section 16.3.2.4, “IA32_MC</span><span id="t2x_4713" class="t s4_4713">i</span><span id="t2y_4713" class="t s3_4713">_MISC MSRs.” </span>
<span id="t2z_4713" class="t s3_4713">408H </span><span id="t30_4713" class="t s3_4713">1032 </span><span id="t31_4713" class="t s3_4713">IA32_MC2_CTL </span><span id="t32_4713" class="t s3_4713">Core </span><span id="t33_4713" class="t s3_4713">See Section 16.3.2.1, “IA32_MC</span><span id="t34_4713" class="t s4_4713">i</span><span id="t35_4713" class="t s3_4713">_CTL MSRs.” </span>
<span id="t36_4713" class="t s5_4713">Table 2-20. </span><span id="t37_4713" class="t s5_4713">MSRs Supported by Intel® Processors Based on Sandy Bridge Microarchitecture (Contd.) </span>
<span id="t38_4713" class="t s6_4713">Register </span>
<span id="t39_4713" class="t s6_4713">Address </span><span id="t3a_4713" class="t s6_4713">Register Name / Bit Fields </span><span id="t3b_4713" class="t s6_4713">Scope </span><span id="t3c_4713" class="t s6_4713">Bit Description </span>
<span id="t3d_4713" class="t s6_4713">Hex </span><span id="t3e_4713" class="t s6_4713">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
