Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_software/ --output-directory=C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_software/MySoc/ --report-file=bsf:C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_software/MySoc.bsf --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_software/MySoc.qsys
Progress: Loading multiplicador_software/MySoc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios
Progress: Adding jtag [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding ram [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module ram
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 13.0.1.99.2]
Progress: Parameterizing module performance_counter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MySoc.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MySoc.sysid: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_software/ --output-directory=C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_software/MySoc/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_software/MySoc.sopcinfo --report-file=html:C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_software/MySoc.html --report-file=qip:C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_software/MySoc/synthesis/MySoc.qip --report-file=cmp:C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_software/MySoc.cmp --report-file=svd --system-info=DEVICE_FAMILY="Cyclone III" --system-info=DEVICE=EP3C25F324C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_software/MySoc.qsys --language=VHDL
Progress: Loading multiplicador_software/MySoc.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding nios [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios
Progress: Adding jtag [altera_avalon_jtag_uart 13.0.1.99.2]
Progress: Parameterizing module jtag
Progress: Adding sysid [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid
Progress: Adding ram [altera_avalon_onchip_memory2 13.0.1.99.2]
Progress: Parameterizing module ram
Progress: Adding performance_counter_0 [altera_avalon_performance_counter 13.0.1.99.2]
Progress: Parameterizing module performance_counter_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: MySoc.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: MySoc.sysid: Time stamp will be automatically updated when this component is generated.
Info: MySoc: Generating MySoc "MySoc" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 6 modules, 25 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 13 modules, 50 connections
Info: merlin_domain_transform: After transform: 26 modules, 126 connections
Info: merlin_router_transform: After transform: 33 modules, 151 connections
Info: reset_adaptation_transform: After transform: 35 modules, 132 connections
Info: merlin_network_to_switch_transform: After transform: 48 modules, 166 connections
Info: merlin_mm_transform: After transform: 48 modules, 166 connections
Info: merlin_interrupt_mapper_transform: After transform: 49 modules, 169 connections
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Warning: MySoc: "No matching role found for rst_controller_001:reset_out:reset_req (reset_req)"
Info: nios: Starting RTL generation for module 'MySoc_nios'
Info: nios:   Generation command is [exec C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0sp1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=MySoc_nios --dir=C:/Users/1701560011/AppData/Local/Temp/alt9074_1170202548864392408.dir/0001_nios_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/1701560011/AppData/Local/Temp/alt9074_1170202548864392408.dir/0001_nios_gen//MySoc_nios_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios: # 2022.03.23 10:35:57 (*) Starting Nios II generation
Info: nios: # 2022.03.23 10:35:57 (*)   Checking for plaintext license.
Info: nios: # 2022.03.23 10:36:01 (*)   Couldn't query license setup in Quartus directory C:/altera/13.0sp1/quartus
Info: nios: # 2022.03.23 10:36:01 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: nios: # 2022.03.23 10:36:01 (*)   LM_LICENSE_FILE environment variable is empty
Info: nios: # 2022.03.23 10:36:01 (*)   Plaintext license not found.
Info: nios: # 2022.03.23 10:36:01 (*)   No license required to generate encrypted Nios II/e.
Info: nios: # 2022.03.23 10:36:01 (*)   Elaborating CPU configuration settings
Info: nios: # 2022.03.23 10:36:01 (*)   Creating all objects for CPU
Info: nios: # 2022.03.23 10:36:02 (*)   Generating RTL from CPU objects
Info: nios: # 2022.03.23 10:36:02 (*)   Creating plain-text RTL
Info: nios: # 2022.03.23 10:36:04 (*) Done Nios II generation
Info: nios: Done RTL generation for module 'MySoc_nios'
Info: nios: "MySoc" instantiated altera_nios2_qsys "nios"
Info: jtag: Starting RTL generation for module 'MySoc_jtag'
Info: jtag:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=MySoc_jtag --dir=C:/Users/1701560011/AppData/Local/Temp/alt9074_1170202548864392408.dir/0002_jtag_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/1701560011/AppData/Local/Temp/alt9074_1170202548864392408.dir/0002_jtag_gen//MySoc_jtag_component_configuration.pl  --do_build_sim=0  ]
Info: jtag: Done RTL generation for module 'MySoc_jtag'
Info: jtag: "MySoc" instantiated altera_avalon_jtag_uart "jtag"
Info: sysid: "MySoc" instantiated altera_avalon_sysid_qsys "sysid"
Info: ram: Starting RTL generation for module 'MySoc_ram'
Info: ram:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=MySoc_ram --dir=C:/Users/1701560011/AppData/Local/Temp/alt9074_1170202548864392408.dir/0004_ram_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/1701560011/AppData/Local/Temp/alt9074_1170202548864392408.dir/0004_ram_gen//MySoc_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'MySoc_ram'
Info: ram: "MySoc" instantiated altera_avalon_onchip_memory2 "ram"
Info: performance_counter_0: Starting RTL generation for module 'MySoc_performance_counter_0'
Info: performance_counter_0:   Generation command is [exec C:/altera/13.0sp1/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0sp1/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0sp1/quartus/sopc_builder/bin/europa -I C:/altera/13.0sp1/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0sp1/quartus/sopc_builder/bin -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter -- C:/altera/13.0sp1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_performance_counter/generate_rtl.pl --name=MySoc_performance_counter_0 --dir=C:/Users/1701560011/AppData/Local/Temp/alt9074_1170202548864392408.dir/0005_performance_counter_0_gen/ --quartus_dir=C:/altera/13.0sp1/quartus --verilog --config=C:/Users/1701560011/AppData/Local/Temp/alt9074_1170202548864392408.dir/0005_performance_counter_0_gen//MySoc_performance_counter_0_component_configuration.pl  --do_build_sim=0  ]
Info: performance_counter_0: Done RTL generation for module 'MySoc_performance_counter_0'
Info: performance_counter_0: "MySoc" instantiated altera_avalon_performance_counter "performance_counter_0"
Info: nios_data_master_translator: "MySoc" instantiated altera_merlin_master_translator "nios_data_master_translator"
Info: nios_jtag_debug_module_translator: "MySoc" instantiated altera_merlin_slave_translator "nios_jtag_debug_module_translator"
Info: nios_data_master_translator_avalon_universal_master_0_agent: "MySoc" instantiated altera_merlin_master_agent "nios_data_master_translator_avalon_universal_master_0_agent"
Info: nios_jtag_debug_module_translator_avalon_universal_slave_0_agent: "MySoc" instantiated altera_merlin_slave_agent "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "MySoc" instantiated altera_avalon_sc_fifo "nios_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "MySoc" instantiated altera_merlin_router "addr_router"
Info: id_router: "MySoc" instantiated altera_merlin_router "id_router"
Info: rst_controller: "MySoc" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "MySoc" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_mux: "MySoc" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "MySoc" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_mux: "MySoc" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file C:/Users/1701560011/Documentos/multipliyVHDL/multipliyVHDL-main/multiplicador_software/MySoc/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "MySoc" instantiated altera_irq_mapper "irq_mapper"
Info: MySoc: Done MySoc" with 19 modules, 96 files, 1874130 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
