5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (pedge1.vcd) 2 -o (pedge1.cdd) 2 -v (pedge1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 pedge1.v 8 28 1
2 1 3d 12 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
2 2 1 16 1e001e 0 1000 0 0 1 1 b
2 3 27 16 16001e 0 1000 2 0 1 18 0 1 0 0 0 0
2 4 1 16 110011 0 1000 0 0 1 1 a
2 5 27 16 90011 0 1000 4 0 1 18 0 1 0 0 0 0
2 6 2b 16 9001e 1 1002 3 5 1 18 0 1 0 0 0 0
2 7 1 17 70007 0 1010 0 0 1 1 d
2 8 1 17 20002 0 1400 0 0 1 1 c
2 9 38 17 20007 0 22 7 8
1 a 1 10 70004 1 0 0 0 1 17 0 1 0 0 0 0
1 b 2 10 70007 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 10 7000a 1 0 0 0 1 17 0 1 0 0 0 0
1 d 4 10 107000d 1 0 0 0 1 17 0 1 0 0 0 0
4 1 12 8 1 0 0 1
4 6 16 9 1 9 0 6
4 9 17 2 6 6 6 6
3 1 main.$u0 "main.$u0" 0 pedge1.v 0 14 1
2 10 0 13 50008 1 21004 0 0 1 16 0 0
2 11 1 13 10001 0 1410 0 0 1 1 d
2 12 37 13 10008 1 16 10 11
4 12 13 1 11 0 0 12
3 1 main.$u1 "main.$u1" 0 pedge1.v 0 26 1
