\hypertarget{struct_e_x_t_i___type_def}{}\doxysection{EXTI\+\_\+\+Type\+Def结构体 参考}
\label{struct_e_x_t_i___type_def}\index{EXTI\_TypeDef@{EXTI\_TypeDef}}


EXTI Registers Structure Definition  




{\ttfamily \#include $<$reg\+\_\+exti.\+h$>$}

\doxysubsection*{Public 属性}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_e_x_t_i___type_def_a87f2b51d4c35cbb5421d1590d9c1ac75}{CFGR}}
\begin{DoxyCompactList}\small\item\em configuration register, offset\+: 0x00 \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_e_x_t_i___type_def_a911f8ad50b0c1bf9457384343bdc22d3}{Reserved}}
\begin{DoxyCompactList}\small\item\em Reserved offset\+: 0x04 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_e_x_t_i___type_def_aca07593f9e4a2a8fdb3d67c102356411}{CR}} \mbox{[}4\mbox{]}
\begin{DoxyCompactList}\small\item\em External interrupt configuration register, offset\+: 0x08 -\/ 0x14 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_e_x_t_i___type_def_a688e151cea5b24166829ffbba6919c13}{CFGR2}}
\begin{DoxyCompactList}\small\item\em configuration register offset\+: 0x18 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_e_x_t_i___type_def_a16586c5db529e9db8e8af4a125b1f351}{PDETCSR}}
\begin{DoxyCompactList}\small\item\em Power detection configuration status register offset\+: 0x1C \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_e_x_t_i___type_def_aac51cf07f40753e0ce36595478473b05}{VOSDLY}}
\begin{DoxyCompactList}\small\item\em VOS delay time offset\+: 0x20 \end{DoxyCompactList}\item 
\mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_e_x_t_i___type_def_a4a864312e8ac5dba7c773f5bce048317}{Reserved1}} \mbox{[}0x100 -\/ 0x09\mbox{]}
\begin{DoxyCompactList}\small\item\em Reserved space \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_e_x_t_i___type_def_a79f699a5cd3e8ba9043c0caa62ea3843}{IMR}}
\begin{DoxyCompactList}\small\item\em Interrupt Mask Register offset\+: 0x00 + 0x400 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_e_x_t_i___type_def_a636de081ec082c7ced4f56e9af4cf9f6}{EMR}}
\begin{DoxyCompactList}\small\item\em Event Mask Register offset\+: 0x04 + 0x400 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_e_x_t_i___type_def_aa3473f9a241d6191330d7d1c292974f2}{RTSR}}
\begin{DoxyCompactList}\small\item\em Rising Trigger Status Register offset\+: 0x08 + 0x400 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_e_x_t_i___type_def_af243414be85b64224f973802d4e0e4a5}{FTSR}}
\begin{DoxyCompactList}\small\item\em Falling Trigger Status Register offset\+: 0x0C + 0x400 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_e_x_t_i___type_def_aeea4c19b226ec3772f463c315f04985f}{SWIER}}
\begin{DoxyCompactList}\small\item\em Software Interrupt Enable Register offset\+: 0x10 + 0x400 \end{DoxyCompactList}\item 
\mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} \mbox{\hyperlink{struct_e_x_t_i___type_def_aad3c6152a5ba43b4635204184a1137ad}{PR}}
\begin{DoxyCompactList}\small\item\em Pending Register offset\+: 0x14 + 0x400 \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{详细描述}
EXTI Registers Structure Definition 

在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00055}{55}} 行定义.



\doxysubsection{类成员变量说明}
\mbox{\Hypertarget{struct_e_x_t_i___type_def_a87f2b51d4c35cbb5421d1590d9c1ac75}\label{struct_e_x_t_i___type_def_a87f2b51d4c35cbb5421d1590d9c1ac75}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!CFGR@{CFGR}}
\index{CFGR@{CFGR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR}{CFGR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} EXTI\+\_\+\+Type\+Def\+::\+CFGR}



configuration register, offset\+: 0x00 



在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00056}{56}} 行定义.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a688e151cea5b24166829ffbba6919c13}\label{struct_e_x_t_i___type_def_a688e151cea5b24166829ffbba6919c13}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!CFGR2@{CFGR2}}
\index{CFGR2@{CFGR2}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CFGR2}{CFGR2}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} EXTI\+\_\+\+Type\+Def\+::\+CFGR2}



configuration register offset\+: 0x18 



在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00059}{59}} 行定义.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_aca07593f9e4a2a8fdb3d67c102356411}\label{struct_e_x_t_i___type_def_aca07593f9e4a2a8fdb3d67c102356411}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!CR@{CR}}
\index{CR@{CR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} EXTI\+\_\+\+Type\+Def\+::\+CR\mbox{[}4\mbox{]}}



External interrupt configuration register, offset\+: 0x08 -\/ 0x14 



在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00058}{58}} 行定义.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a636de081ec082c7ced4f56e9af4cf9f6}\label{struct_e_x_t_i___type_def_a636de081ec082c7ced4f56e9af4cf9f6}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!EMR@{EMR}}
\index{EMR@{EMR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{EMR}{EMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} EXTI\+\_\+\+Type\+Def\+::\+EMR}



Event Mask Register offset\+: 0x04 + 0x400 



在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00064}{64}} 行定义.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_af243414be85b64224f973802d4e0e4a5}\label{struct_e_x_t_i___type_def_af243414be85b64224f973802d4e0e4a5}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!FTSR@{FTSR}}
\index{FTSR@{FTSR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{FTSR}{FTSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} EXTI\+\_\+\+Type\+Def\+::\+FTSR}



Falling Trigger Status Register offset\+: 0x0C + 0x400 



在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00066}{66}} 行定义.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a79f699a5cd3e8ba9043c0caa62ea3843}\label{struct_e_x_t_i___type_def_a79f699a5cd3e8ba9043c0caa62ea3843}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!IMR@{IMR}}
\index{IMR@{IMR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IMR}{IMR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} EXTI\+\_\+\+Type\+Def\+::\+IMR}



Interrupt Mask Register offset\+: 0x00 + 0x400 



在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00063}{63}} 行定义.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a16586c5db529e9db8e8af4a125b1f351}\label{struct_e_x_t_i___type_def_a16586c5db529e9db8e8af4a125b1f351}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!PDETCSR@{PDETCSR}}
\index{PDETCSR@{PDETCSR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PDETCSR}{PDETCSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} EXTI\+\_\+\+Type\+Def\+::\+PDETCSR}



Power detection configuration status register offset\+: 0x1C 



在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00060}{60}} 行定义.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_aad3c6152a5ba43b4635204184a1137ad}\label{struct_e_x_t_i___type_def_aad3c6152a5ba43b4635204184a1137ad}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!PR@{PR}}
\index{PR@{PR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{PR}{PR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} EXTI\+\_\+\+Type\+Def\+::\+PR}



Pending Register offset\+: 0x14 + 0x400 



在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00068}{68}} 行定义.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a911f8ad50b0c1bf9457384343bdc22d3}\label{struct_e_x_t_i___type_def_a911f8ad50b0c1bf9457384343bdc22d3}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!Reserved@{Reserved}}
\index{Reserved@{Reserved}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved}{Reserved}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} EXTI\+\_\+\+Type\+Def\+::\+Reserved}



Reserved offset\+: 0x04 



在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00057}{57}} 行定义.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_a4a864312e8ac5dba7c773f5bce048317}\label{struct_e_x_t_i___type_def_a4a864312e8ac5dba7c773f5bce048317}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!Reserved1@{Reserved1}}
\index{Reserved1@{Reserved1}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{Reserved1}{Reserved1}}
{\footnotesize\ttfamily \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} EXTI\+\_\+\+Type\+Def\+::\+Reserved1\mbox{[}0x100 -\/ 0x09\mbox{]}}



Reserved space 



在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00062}{62}} 行定义.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_aa3473f9a241d6191330d7d1c292974f2}\label{struct_e_x_t_i___type_def_aa3473f9a241d6191330d7d1c292974f2}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!RTSR@{RTSR}}
\index{RTSR@{RTSR}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{RTSR}{RTSR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} EXTI\+\_\+\+Type\+Def\+::\+RTSR}



Rising Trigger Status Register offset\+: 0x08 + 0x400 



在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00065}{65}} 行定义.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_aeea4c19b226ec3772f463c315f04985f}\label{struct_e_x_t_i___type_def_aeea4c19b226ec3772f463c315f04985f}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!SWIER@{SWIER}}
\index{SWIER@{SWIER}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{SWIER}{SWIER}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} EXTI\+\_\+\+Type\+Def\+::\+SWIER}



Software Interrupt Enable Register offset\+: 0x10 + 0x400 



在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00067}{67}} 行定义.

\mbox{\Hypertarget{struct_e_x_t_i___type_def_aac51cf07f40753e0ce36595478473b05}\label{struct_e_x_t_i___type_def_aac51cf07f40753e0ce36595478473b05}} 
\index{EXTI\_TypeDef@{EXTI\_TypeDef}!VOSDLY@{VOSDLY}}
\index{VOSDLY@{VOSDLY}!EXTI\_TypeDef@{EXTI\_TypeDef}}
\doxysubsubsection{\texorpdfstring{VOSDLY}{VOSDLY}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{types_8h_a10e94b422ef0c20dcdec20d31a1f5049}{u32}} EXTI\+\_\+\+Type\+Def\+::\+VOSDLY}



VOS delay time offset\+: 0x20 



在文件 \mbox{\hyperlink{reg__exti_8h_source}{reg\+\_\+exti.\+h}} 第 \mbox{\hyperlink{reg__exti_8h_source_l00061}{61}} 行定义.



该结构体的文档由以下文件生成\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Xeroly\+Skinner/\+Desktop/\+MM\+\_\+\+Device/\+MM32\+F327x/\+Include/\mbox{\hyperlink{reg__exti_8h}{reg\+\_\+exti.\+h}}\end{DoxyCompactItemize}
