

================================================================
== Vitis HLS Report for 'sha256_Pipeline_VITIS_LOOP_89_3'
================================================================
* Date:           Thu Jul 27 01:32:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        shat
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.720 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_89_3  |       64|       64|         2|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 5 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.38ns)   --->   "%store_ln0 = store i512 0, i512 %p_Val2_s"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc38"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_7 = load i7 %i" [sha256.cpp:90]   --->   Operation 10 'load' 'i_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.59ns)   --->   "%icmp_ln89 = icmp_eq  i7 %i_7, i7 64" [sha256.cpp:89]   --->   Operation 12 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.70ns)   --->   "%i_8 = add i7 %i_7, i7 1" [sha256.cpp:90]   --->   Operation 14 'add' 'i_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln89 = br i1 %icmp_ln89, void %for.inc38.split, void %for.cond.cleanup26.exitStub" [sha256.cpp:89]   --->   Operation 15 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_8_cast = zext i7 %i_7" [sha256.cpp:90]   --->   Operation 16 'zext' 'i_8_cast' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%signature_addr = getelementptr i8 %signature, i64 0, i64 %i_8_cast" [sha256.cpp:90]   --->   Operation 17 'getelementptr' 'signature_addr' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (0.66ns)   --->   "%p_Repl2_s = load i6 %signature_addr" [sha256.cpp:90]   --->   Operation 18 'load' 'p_Repl2_s' <Predicate = (!icmp_ln89)> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln90 = trunc i7 %i_7" [sha256.cpp:90]   --->   Operation 19 'trunc' 'trunc_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln89 = store i7 %i_8, i7 %i" [sha256.cpp:89]   --->   Operation 20 'store' 'store_ln89' <Predicate = (!icmp_ln89)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%p_Val2_load = load i512 %p_Val2_s"   --->   Operation 52 'load' 'p_Val2_load' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i512P0A, i512 %p_Val2_1_out, i512 %p_Val2_load"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.71>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%p_Val2_load_1 = load i512 %p_Val2_s"   --->   Operation 21 'load' 'p_Val2_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln89 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sha256.cpp:89]   --->   Operation 22 'specloopname' 'specloopname_ln89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/2] (0.66ns)   --->   "%p_Repl2_s = load i6 %signature_addr" [sha256.cpp:90]   --->   Operation 23 'load' 'p_Repl2_s' <Predicate = true> <Delay = 0.66> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 64> <RAM>
ST_2 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln90_1 = add i6 %trunc_ln90, i6 1" [sha256.cpp:90]   --->   Operation 24 'add' 'add_ln90_1' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%shl_ln90_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %add_ln90_1, i3 0" [sha256.cpp:90]   --->   Operation 25 'bitconcatenate' 'shl_ln90_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.71ns)   --->   "%add_ln90_2 = add i9 %shl_ln90_1, i9 511" [sha256.cpp:90]   --->   Operation 26 'add' 'add_ln90_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %trunc_ln90, i3 0" [sha256.cpp:90]   --->   Operation 27 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%zext_ln257 = zext i8 %p_Repl2_s"   --->   Operation 28 'zext' 'zext_ln257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.59ns)   --->   "%icmp_ln388 = icmp_ugt  i9 %shl_ln3, i9 %add_ln90_2"   --->   Operation 29 'icmp' 'icmp_ln388' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln388 = zext i9 %shl_ln3"   --->   Operation 30 'zext' 'zext_ln388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln388_1 = zext i9 %add_ln90_2"   --->   Operation 31 'zext' 'zext_ln388_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%xor_ln388 = xor i10 %zext_ln388, i10 511"   --->   Operation 32 'xor' 'xor_ln388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%select_ln388 = select i1 %icmp_ln388, i10 %zext_ln388, i10 %zext_ln388_1"   --->   Operation 33 'select' 'select_ln388' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%select_ln388_1 = select i1 %icmp_ln388, i10 %zext_ln388_1, i10 %zext_ln388"   --->   Operation 34 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%select_ln388_2 = select i1 %icmp_ln388, i10 %xor_ln388, i10 %zext_ln388"   --->   Operation 35 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%xor_ln388_1 = xor i10 %select_ln388, i10 511"   --->   Operation 36 'xor' 'xor_ln388_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.19> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node shl_ln388)   --->   "%zext_ln388_2 = zext i10 %select_ln388_2"   --->   Operation 37 'zext' 'zext_ln388_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%zext_ln388_3 = zext i10 %select_ln388_1"   --->   Operation 38 'zext' 'zext_ln388_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%zext_ln388_4 = zext i10 %xor_ln388_1"   --->   Operation 39 'zext' 'zext_ln388_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.74ns) (out node of the LUT)   --->   "%shl_ln388 = shl i512 %zext_ln257, i512 %zext_ln388_2"   --->   Operation 40 'shl' 'shl_ln388' <Predicate = true> <Delay = 0.74> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp = partselect i512 @llvm.part.select.i512, i512 %shl_ln388, i32 511, i32 0"   --->   Operation 41 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%select_ln388_3 = select i1 %icmp_ln388, i512 %tmp, i512 %shl_ln388"   --->   Operation 42 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%shl_ln388_1 = shl i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln388_3"   --->   Operation 43 'shl' 'shl_ln388_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node and_ln388)   --->   "%lshr_ln388 = lshr i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095, i512 %zext_ln388_4"   --->   Operation 44 'lshr' 'lshr_ln388' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.74ns) (out node of the LUT)   --->   "%and_ln388 = and i512 %shl_ln388_1, i512 %lshr_ln388"   --->   Operation 45 'and' 'and_ln388' <Predicate = true> <Delay = 0.74> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln388_2 = xor i512 %and_ln388, i512 13407807929942597099574024998205846127479365820592393377723561443721764030073546976801874298166903427690031858186486050853753882811946569946433649006084095"   --->   Operation 46 'xor' 'xor_ln388_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln388_1 = and i512 %p_Val2_load_1, i512 %xor_ln388_2"   --->   Operation 47 'and' 'and_ln388_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln388_2 = and i512 %select_ln388_3, i512 %and_ln388"   --->   Operation 48 'and' 'and_ln388_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.57ns) (out node of the LUT)   --->   "%p_Result_s = or i512 %and_ln388_1, i512 %and_ln388_2"   --->   Operation 49 'or' 'p_Result_s' <Predicate = true> <Delay = 0.57> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln89 = store i512 %p_Result_s, i512 %p_Val2_s" [sha256.cpp:89]   --->   Operation 50 'store' 'store_ln89' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln89 = br void %for.inc38" [sha256.cpp:89]   --->   Operation 51 'br' 'br_ln89' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ signature]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ p_Val2_1_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_Val2_s          (alloca           ) [ 011]
i                 (alloca           ) [ 010]
store_ln0         (store            ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i_7               (load             ) [ 000]
specpipeline_ln0  (specpipeline     ) [ 000]
icmp_ln89         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
i_8               (add              ) [ 000]
br_ln89           (br               ) [ 000]
i_8_cast          (zext             ) [ 000]
signature_addr    (getelementptr    ) [ 011]
trunc_ln90        (trunc            ) [ 011]
store_ln89        (store            ) [ 000]
p_Val2_load_1     (load             ) [ 000]
specloopname_ln89 (specloopname     ) [ 000]
p_Repl2_s         (load             ) [ 000]
add_ln90_1        (add              ) [ 000]
shl_ln90_1        (bitconcatenate   ) [ 000]
add_ln90_2        (add              ) [ 000]
shl_ln3           (bitconcatenate   ) [ 000]
zext_ln257        (zext             ) [ 000]
icmp_ln388        (icmp             ) [ 000]
zext_ln388        (zext             ) [ 000]
zext_ln388_1      (zext             ) [ 000]
xor_ln388         (xor              ) [ 000]
select_ln388      (select           ) [ 000]
select_ln388_1    (select           ) [ 000]
select_ln388_2    (select           ) [ 000]
xor_ln388_1       (xor              ) [ 000]
zext_ln388_2      (zext             ) [ 000]
zext_ln388_3      (zext             ) [ 000]
zext_ln388_4      (zext             ) [ 000]
shl_ln388         (shl              ) [ 000]
tmp               (partselect       ) [ 000]
select_ln388_3    (select           ) [ 000]
shl_ln388_1       (shl              ) [ 000]
lshr_ln388        (lshr             ) [ 000]
and_ln388         (and              ) [ 000]
xor_ln388_2       (xor              ) [ 000]
and_ln388_1       (and              ) [ 000]
and_ln388_2       (and              ) [ 000]
p_Result_s        (or               ) [ 000]
store_ln89        (store            ) [ 000]
br_ln89           (br               ) [ 000]
p_Val2_load       (load             ) [ 000]
write_ln0         (write            ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="signature">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signature"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_Val2_1_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_Val2_1_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i512"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i512P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="p_Val2_s_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="write_ln0_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="512" slack="0"/>
<pin id="61" dir="0" index="2" bw="512" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="signature_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="8" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="7" slack="0"/>
<pin id="69" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="signature_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="6" slack="0"/>
<pin id="74" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Repl2_s/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="7" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="store_ln0_store_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="512" slack="0"/>
<pin id="86" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="i_7_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="7" slack="0"/>
<pin id="90" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_7/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="icmp_ln89_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="7" slack="0"/>
<pin id="93" dir="0" index="1" bw="7" slack="0"/>
<pin id="94" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="i_8_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="7" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_8/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_8_cast_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="7" slack="0"/>
<pin id="105" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_8_cast/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="trunc_ln90_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="7" slack="0"/>
<pin id="110" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln90/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="store_ln89_store_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="0"/>
<pin id="114" dir="0" index="1" bw="7" slack="0"/>
<pin id="115" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="p_Val2_load_1_load_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="512" slack="1"/>
<pin id="119" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln90_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="1"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_1/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="shl_ln90_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="9" slack="0"/>
<pin id="127" dir="0" index="1" bw="6" slack="0"/>
<pin id="128" dir="0" index="2" bw="1" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln90_1/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln90_2_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="9" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90_2/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="shl_ln3_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="9" slack="0"/>
<pin id="141" dir="0" index="1" bw="6" slack="1"/>
<pin id="142" dir="0" index="2" bw="1" slack="0"/>
<pin id="143" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln257_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln257/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln388_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="9" slack="0"/>
<pin id="152" dir="0" index="1" bw="9" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="zext_ln388_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="9" slack="0"/>
<pin id="158" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln388_1_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="9" slack="0"/>
<pin id="162" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_1/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="xor_ln388_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="9" slack="0"/>
<pin id="166" dir="0" index="1" bw="10" slack="0"/>
<pin id="167" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln388/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln388_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="9" slack="0"/>
<pin id="173" dir="0" index="2" bw="9" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="select_ln388_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="9" slack="0"/>
<pin id="181" dir="0" index="2" bw="9" slack="0"/>
<pin id="182" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_1/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="select_ln388_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="0"/>
<pin id="189" dir="0" index="2" bw="9" slack="0"/>
<pin id="190" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_2/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="xor_ln388_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="9" slack="0"/>
<pin id="196" dir="0" index="1" bw="10" slack="0"/>
<pin id="197" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln388_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="zext_ln388_2_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="0"/>
<pin id="202" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_2/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln388_3_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_3/2 "/>
</bind>
</comp>

<comp id="208" class="1004" name="zext_ln388_4_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="10" slack="0"/>
<pin id="210" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln388_4/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="shl_ln388_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="10" slack="0"/>
<pin id="215" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln388/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="512" slack="0"/>
<pin id="220" dir="0" index="1" bw="512" slack="0"/>
<pin id="221" dir="0" index="2" bw="10" slack="0"/>
<pin id="222" dir="0" index="3" bw="1" slack="0"/>
<pin id="223" dir="1" index="4" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="select_ln388_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="512" slack="0"/>
<pin id="231" dir="0" index="2" bw="512" slack="0"/>
<pin id="232" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln388_3/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="shl_ln388_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="0"/>
<pin id="238" dir="0" index="1" bw="9" slack="0"/>
<pin id="239" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln388_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="lshr_ln388_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="10" slack="0"/>
<pin id="245" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln388/2 "/>
</bind>
</comp>

<comp id="248" class="1004" name="and_ln388_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="512" slack="0"/>
<pin id="250" dir="0" index="1" bw="512" slack="0"/>
<pin id="251" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="xor_ln388_2_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="512" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln388_2/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="and_ln388_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="512" slack="0"/>
<pin id="262" dir="0" index="1" bw="512" slack="0"/>
<pin id="263" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388_1/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="and_ln388_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="512" slack="0"/>
<pin id="268" dir="0" index="1" bw="512" slack="0"/>
<pin id="269" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln388_2/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_Result_s_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="512" slack="0"/>
<pin id="274" dir="0" index="1" bw="512" slack="0"/>
<pin id="275" dir="1" index="2" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="store_ln89_store_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="512" slack="0"/>
<pin id="280" dir="0" index="1" bw="512" slack="1"/>
<pin id="281" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln89/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_Val2_load_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="512" slack="0"/>
<pin id="285" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/1 "/>
</bind>
</comp>

<comp id="287" class="1005" name="p_Val2_s_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="512" slack="0"/>
<pin id="289" dir="1" index="1" bw="512" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="295" class="1005" name="i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="7" slack="0"/>
<pin id="297" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="305" class="1005" name="signature_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="1"/>
<pin id="307" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="signature_addr "/>
</bind>
</comp>

<comp id="310" class="1005" name="trunc_ln90_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="1"/>
<pin id="312" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln90 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="4" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="48" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="26" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="82"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="95"><net_src comp="88" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="101"><net_src comp="88" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="102"><net_src comp="24" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="106"><net_src comp="88" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="107"><net_src comp="103" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="111"><net_src comp="88" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="116"><net_src comp="97" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="124"><net_src comp="32" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="34" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="120" pin="2"/><net_sink comp="125" pin=1"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="149"><net_src comp="72" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="139" pin="3"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="133" pin="2"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="139" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="133" pin="2"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="156" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="40" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="150" pin="2"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="156" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="160" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="183"><net_src comp="150" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="160" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="156" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="191"><net_src comp="150" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="164" pin="2"/><net_sink comp="186" pin=1"/></net>

<net id="193"><net_src comp="156" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="198"><net_src comp="170" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="186" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="178" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="194" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="216"><net_src comp="146" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="200" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="42" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="212" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="14" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="233"><net_src comp="150" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="218" pin="4"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="212" pin="2"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="204" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="46" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="208" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="252"><net_src comp="236" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="242" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="258"><net_src comp="248" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="46" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="117" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="254" pin="2"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="228" pin="3"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="248" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="260" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="266" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="282"><net_src comp="272" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="286"><net_src comp="283" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="290"><net_src comp="50" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="294"><net_src comp="287" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="298"><net_src comp="54" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="300"><net_src comp="295" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="301"><net_src comp="295" pin="1"/><net_sink comp="112" pin=1"/></net>

<net id="308"><net_src comp="65" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="313"><net_src comp="108" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="315"><net_src comp="310" pin="1"/><net_sink comp="139" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_Val2_1_out | {1 }
 - Input state : 
	Port: sha256_Pipeline_VITIS_LOOP_89_3 : signature | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_7 : 1
		icmp_ln89 : 2
		i_8 : 2
		br_ln89 : 3
		i_8_cast : 2
		signature_addr : 3
		p_Repl2_s : 4
		trunc_ln90 : 2
		store_ln89 : 3
		p_Val2_load : 1
		write_ln0 : 2
	State 2
		shl_ln90_1 : 1
		add_ln90_2 : 2
		zext_ln257 : 1
		icmp_ln388 : 3
		zext_ln388 : 1
		zext_ln388_1 : 3
		xor_ln388 : 2
		select_ln388 : 4
		select_ln388_1 : 4
		select_ln388_2 : 4
		xor_ln388_1 : 5
		zext_ln388_2 : 5
		zext_ln388_3 : 5
		zext_ln388_4 : 5
		shl_ln388 : 6
		tmp : 7
		select_ln388_3 : 8
		shl_ln388_1 : 6
		lshr_ln388 : 6
		and_ln388 : 7
		xor_ln388_2 : 7
		and_ln388_1 : 7
		and_ln388_2 : 7
		p_Result_s : 7
		store_ln89 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|          |    and_ln388_fu_248   |    0    |   511   |
|    and   |   and_ln388_1_fu_260  |    0    |   511   |
|          |   and_ln388_2_fu_266  |    0    |   511   |
|----------|-----------------------|---------|---------|
|          |    xor_ln388_fu_164   |    0    |    10   |
|    xor   |   xor_ln388_1_fu_194  |    0    |    10   |
|          |   xor_ln388_2_fu_254  |    0    |   511   |
|----------|-----------------------|---------|---------|
|    or    |   p_Result_s_fu_272   |    0    |   511   |
|----------|-----------------------|---------|---------|
|          |  select_ln388_fu_170  |    0    |    9    |
|  select  | select_ln388_1_fu_178 |    0    |    9    |
|          | select_ln388_2_fu_186 |    0    |    10   |
|          | select_ln388_3_fu_228 |    0    |   428   |
|----------|-----------------------|---------|---------|
|          |       i_8_fu_97       |    0    |    14   |
|    add   |   add_ln90_1_fu_120   |    0    |    13   |
|          |   add_ln90_2_fu_133   |    0    |    16   |
|----------|-----------------------|---------|---------|
|    shl   |    shl_ln388_fu_212   |    0    |    20   |
|          |   shl_ln388_1_fu_236  |    0    |    18   |
|----------|-----------------------|---------|---------|
|   icmp   |    icmp_ln89_fu_91    |    0    |    10   |
|          |   icmp_ln388_fu_150   |    0    |    11   |
|----------|-----------------------|---------|---------|
|   lshr   |   lshr_ln388_fu_242   |    0    |    20   |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_58 |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    i_8_cast_fu_103    |    0    |    0    |
|          |   zext_ln257_fu_146   |    0    |    0    |
|          |   zext_ln388_fu_156   |    0    |    0    |
|   zext   |  zext_ln388_1_fu_160  |    0    |    0    |
|          |  zext_ln388_2_fu_200  |    0    |    0    |
|          |  zext_ln388_3_fu_204  |    0    |    0    |
|          |  zext_ln388_4_fu_208  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln90_fu_108   |    0    |    0    |
|----------|-----------------------|---------|---------|
|bitconcatenate|   shl_ln90_1_fu_125   |    0    |    0    |
|          |     shl_ln3_fu_139    |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|       tmp_fu_218      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   3153  |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       i_reg_295      |    7   |
|   p_Val2_s_reg_287   |   512  |
|signature_addr_reg_305|    6   |
|  trunc_ln90_reg_310  |    6   |
+----------------------+--------+
|         Total        |   531  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_72 |  p0  |   2  |   6  |   12   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   12   ||  0.387  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  3153  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   531  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   531  |  3162  |
+-----------+--------+--------+--------+
