{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559692629873 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559692629889 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 04 23:57:09 2019 " "Processing started: Tue Jun 04 23:57:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559692629889 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692629889 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DemoFinal -c DemoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off DemoFinal -c DemoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692629889 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559692630201 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559692630201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Demo-shell " "Found design unit 1: Demo-shell" {  } { { "Demo.vhd" "" { Text "D:/LSD/projeto_final/Fase1/Demo.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692638006 ""} { "Info" "ISGN_ENTITY_NAME" "1 Demo " "Found entity 1: Demo" {  } { { "Demo.vhd" "" { Text "D:/LSD/projeto_final/Fase1/Demo.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692638006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692638006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4Bits-RTL " "Found design unit 1: Counter4Bits-RTL" {  } { { "Counter4Bits.vhd" "" { Text "D:/LSD/projeto_final/Fase1/Counter4Bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692638006 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4Bits " "Found entity 1: Counter4Bits" {  } { { "Counter4Bits.vhd" "" { Text "D:/LSD/projeto_final/Fase1/Counter4Bits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692638006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692638006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file en_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 en_gen-beh " "Found design unit 1: en_gen-beh" {  } { { "en_gen.vhd" "" { Text "D:/LSD/projeto_final/Fase1/en_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692638006 ""} { "Info" "ISGN_ENTITY_NAME" "1 en_gen " "Found entity 1: en_gen" {  } { { "en_gen.vhd" "" { Text "D:/LSD/projeto_final/Fase1/en_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692638006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692638006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/LSD/projeto_final/Fase1/Bin7SegDecoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692638022 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/LSD/projeto_final/Fase1/Bin7SegDecoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692638022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692638022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demofinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DemoFinal-shell " "Found design unit 1: DemoFinal-shell" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692638022 ""} { "Info" "ISGN_ENTITY_NAME" "1 DemoFinal " "Found entity 1: DemoFinal" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692638022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692638022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_pulse_seconds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_pulse_seconds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_pulse_seconds-RTL " "Found design unit 1: clk_pulse_seconds-RTL" {  } { { "clk_pulse_seconds.vhd" "" { Text "D:/LSD/projeto_final/Fase1/clk_pulse_seconds.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692638022 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_pulse_seconds " "Found entity 1: clk_pulse_seconds" {  } { { "clk_pulse_seconds.vhd" "" { Text "D:/LSD/projeto_final/Fase1/clk_pulse_seconds.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559692638022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692638022 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DemoFinal " "Elaborating entity \"DemoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559692638038 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..0\] DemoFinal.vhd(9) " "Using initial value X (don't care) for net \"LEDG\[7..0\]\" at DemoFinal.vhd(9)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692638038 "|DemoFinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "en_gen en_gen:clk A:beh " "Elaborating entity \"en_gen\" using architecture \"A:beh\" for hierarchy \"en_gen:clk\"" {  } { { "DemoFinal.vhd" "clk" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 30 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692638053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "clk_pulse_seconds clk_pulse_seconds:pulse_sec A:rtl " "Elaborating entity \"clk_pulse_seconds\" using architecture \"A:rtl\" for hierarchy \"clk_pulse_seconds:pulse_sec\"" {  } { { "DemoFinal.vhd" "pulse_sec" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 36 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692638053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Demo Demo:count A:shell " "Elaborating entity \"Demo\" using architecture \"A:shell\" for hierarchy \"Demo:count\"" {  } { { "DemoFinal.vhd" "count" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692638053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_s_rco2 Demo.vhd(29) " "Verilog HDL or VHDL warning at Demo.vhd(29): object \"s_s_rco2\" assigned a value but never read" {  } { { "Demo.vhd" "" { Text "D:/LSD/projeto_final/Fase1/Demo.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559692638053 "|DemoFinal|Demo:count"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter4Bits Demo:count\|Counter4Bits:ds0 A:rtl " "Elaborating entity \"Counter4Bits\" using architecture \"A:rtl\" for hierarchy \"Demo:count\|Counter4Bits:ds0\"" {  } { { "Demo.vhd" "ds0" { Text "D:/LSD/projeto_final/Fase1/Demo.vhd" 69 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692638069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter4Bits Demo:count\|Counter4Bits:ds1 A:rtl " "Elaborating entity \"Counter4Bits\" using architecture \"A:rtl\" for hierarchy \"Demo:count\|Counter4Bits:ds1\"" {  } { { "Demo.vhd" "ds1" { Text "D:/LSD/projeto_final/Fase1/Demo.vhd" 78 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692638069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter4Bits Demo:count\|Counter4Bits:d1 A:rtl " "Elaborating entity \"Counter4Bits\" using architecture \"A:rtl\" for hierarchy \"Demo:count\|Counter4Bits:d1\"" {  } { { "Demo.vhd" "d1" { Text "D:/LSD/projeto_final/Fase1/Demo.vhd" 97 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692638069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter4Bits Demo:count\|Counter4Bits:d3 A:rtl " "Elaborating entity \"Counter4Bits\" using architecture \"A:rtl\" for hierarchy \"Demo:count\|Counter4Bits:d3\"" {  } { { "Demo.vhd" "d3" { Text "D:/LSD/projeto_final/Fase1/Demo.vhd" 119 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692638084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Counter4Bits Demo:count\|Counter4Bits:d4 A:rtl " "Elaborating entity \"Counter4Bits\" using architecture \"A:rtl\" for hierarchy \"Demo:count\|Counter4Bits:d4\"" {  } { { "Demo.vhd" "d4" { Text "D:/LSD/projeto_final/Fase1/Demo.vhd" 129 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692638084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:s_units_decod A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:s_units_decod\"" {  } { { "DemoFinal.vhd" "s_units_decod" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692638084 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692638569 "|DemoFinal|LEDG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692638569 "|DemoFinal|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692638569 "|DemoFinal|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692638569 "|DemoFinal|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692638569 "|DemoFinal|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692638569 "|DemoFinal|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692638569 "|DemoFinal|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692638569 "|DemoFinal|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1559692638569 "|DemoFinal|HEX3[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1559692638569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1559692638631 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1559692639037 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1559692639037 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692639069 "|DemoFinal|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692639069 "|DemoFinal|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692639069 "|DemoFinal|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase1/DemoFinal.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1559692639069 "|DemoFinal|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1559692639069 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1559692639069 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1559692639069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Implemented 140 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1559692639069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1559692639069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559692639084 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 04 23:57:19 2019 " "Processing ended: Tue Jun 04 23:57:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559692639084 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559692639084 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559692639084 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559692639084 ""}
