{
  "module_name": "irqsrcs_dcn_1_0.h",
  "hash_id": "73d9328dba5d8655a6224a0412d40ae3d21fe5da215e6442d54b7d32951eeb7d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/include/ivsrcid/dcn/irqsrcs_dcn_1_0.h",
  "human_readable_source": " \n\n#ifndef __IRQSRCS_DCN_1_0_H__\n#define __IRQSRCS_DCN_1_0_H__\n\n\n#define DCN_1_0__SRCID__DC_I2C_SW_DONE\t            1\t\n#define DCN_1_0__CTXID__DC_I2C_SW_DONE\t            0\n\n#define DCN_1_0__SRCID__DC_I2C_DDC1_HW_DONE\t        1\t\n#define DCN_1_0__CTXID__DC_I2C_DDC1_HW_DONE\t        1\n\n#define DCN_1_0__SRCID__DC_I2C_DDC2_HW_DONE\t        1\t\n#define DCN_1_0__CTXID__DC_I2C_DDC2_HW_DONE\t        2\n\n#define DCN_1_0__SRCID__DC_I2C_DDC3_HW_DONE\t        1\t\n#define DCN_1_0__CTXID__DC_I2C_DDC3_HW_DONE\t        3\n\n#define DCN_1_0__SRCID__DC_I2C_DDC4_HW_DONE\t        1\t\n#define DCN_1_0__CTXID__DC_I2C_DDC4_HW_DONE         4\n\n#define DCN_1_0__SRCID__DC_I2C_DDC5_HW_DONE\t        1\t\n#define DCN_1_0__CTXID__DC_I2C_DDC5_HW_DONE\t        5\n\n#define DCN_1_0__SRCID__DC_I2C_DDC6_HW_DONE\t        1\t\n#define DCN_1_0__CTXID__DC_I2C_DDC6_HW_DONE\t        6\n\n#define DCN_1_0__SRCID__DC_I2C_DDCVGA_HW_DONE\t    1\t\n#define DCN_1_0__CTXID__DC_I2C_DDCVGA_HW_DONE\t    7\n\n#define DCN_1_0__SRCID__DC_I2C_DDC1_READ_REQUEST\t1   \n#define DCN_1_0__CTXID__DC_I2C_DDC1_READ_REQUEST\t8\n\n#define DCN_1_0__SRCID__DC_I2C_DDC2_READ_REQUEST\t1\t\n#define DCN_1_0__CTXID__DC_I2C_DDC2_READ_REQUEST\t9\n\n#define DCN_1_0__SRCID__DC_I2C_DDC3_READ_REQUEST\t1\t\n#define DCN_1_0__CTXID__DC_I2C_DDC3_READ_REQUEST\t10\n\n#define DCN_1_0__SRCID__DC_I2C_DDC4_READ_REQUEST\t1\t\n#define DCN_1_0__CTXID__DC_I2C_DDC4_READ_REQUEST\t11\n\n#define DCN_1_0__SRCID__DC_I2C_DDC5_READ_REQUEST\t1\t\n#define DCN_1_0__CTXID__DC_I2C_DDC5_READ_REQUEST\t12\n\n#define DCN_1_0__SRCID__DC_I2C_DDC6_READ_REQUEST\t1\t\n#define DCN_1_0__CTXID__DC_I2C_DDC6_READ_REQUEST\t13\n\n#define DCN_1_0__SRCID__DC_I2C_DDCVGA_READ_REQUEST\t1\t\n#define DCN_1_0__CTXID__DC_I2C_DDCVGA_READ_REQUEST\t14\n\n#define DCN_1_0__SRCID__GENERIC_I2C_DDC_READ_REQUEST\t1\t\n#define DCN_1_0__CTXID__GENERIC_I2C_DDC_READ_REQUEST\t15\n\n#define DCN_1_0__SRCID__DCCG_PERFCOUNTER_INT0_STATUS\t2\t\n#define DCN_1_0__CTXID__DCCG_PERFCOUNTER_INT0_STATUS\t7\n\n#define DCN_1_0__SRCID__DCCG_PERFCOUNTER_INT1_STATUS\t2\t\n#define DCN_1_0__CTXID__DCCG_PERFCOUNTER_INT1_STATUS\t8\n\n#define DCN_1_0__SRCID__DMU_PERFCOUNTER_INT0_STATUS\t3\t\n#define DCN_1_0__CTXID__DMU_PERFCOUNTER_INT0_STATUS\t7\n\n#define DCN_1_0__SRCID__DMU_PERFCOUNTER_INT1_STATUS\t3\t\n#define DCN_1_0__CTXID__DMU_PERFCOUNTER_INT1_STATUS\t8\n\n#define DCN_1_0__SRCID__DIO_PERFCOUNTER_INT0_STATUS\t4\t\n#define DCN_1_0__CTXID__DIO_PERFCOUNTER_INT0_STATUS\t7\n\n#define DCN_1_0__SRCID__DIO_PERFCOUNTER_INT1_STATUS\t4\t\n#define DCN_1_0__CTXID__DIO_PERFCOUNTER_INT1_STATUS\t8\n\n#define DCN_1_0__SRCID__RBBMIF_TIMEOUT_INT\t        5\t\n#define DCN_1_0__CTXID__RBBMIF_TIMEOUT_INT\t        12\n\n#define DCN_1_0__SRCID__DMCU_INTERNAL_INT\t        5\t\n#define DCN_1_0__CTXID__DMCU_INTERNAL_INT\t        13\n\n#define DCN_1_0__SRCID__DMCU_SCP_INT\t            5\t\n#define DCN_1_0__CTXID__DMCU_SCP_INT\t            14\n\n#define DCN_1_0__SRCID__DMCU_ABM0_HG_READY_INT\t    6\t\n#define DCN_1_0__CTXID__DMCU_ABM0_HG_READY_INT\t    0\n\n#define DCN_1_0__SRCID__DMCU_ABM0_LS_READY_INT\t    6\t\n#define DCN_1_0__CTXID__DMCU_ABM0_LS_READY_INT\t    1\n\n#define DCN_1_0__SRCID__DMCU_ABM0_BL_UPDATE_INT\t    6\t\n#define DCN_1_0__CTXID__DMCU_ABM0_BL_UPDATE_INT\t    2\n\n#define DCN_1_0__SRCID__DMCU_ABM1_HG_READY_INT\t    6\t\n#define DCN_1_0__CTXID__DMCU_ABM1_HG_READY_INT\t    3\n\n#define DCN_1_0__SRCID__DMCU_ABM1_LS_READY_INT\t    6\t\n#define DCN_1_0__CTXID__DMCU_ABM1_LS_READY_INT\t    4\n\n#define DCN_1_0__SRCID__DMCU_ABM1_BL_UPDATE_INT\t    6\t\n#define DCN_1_0__CTXID__DMCU_ABM1_BL_UPDATE_INT\t    5\n\n#define DCN_1_0__SRCID__WB0_PERFCOUNTER_INT0_STATUS\t6\t\n#define DCN_1_0__CTXID__WB0_PERFCOUNTER_INT0_STATUS\t6\n\n#define DCN_1_0__SRCID__WB0_PERFCOUNTER_INT1_STATUS\t6\t\n#define DCN_1_0__CTXID__WB0_PERFCOUNTER_INT1_STATUS\t7\n\n#define DCN_1_0__SRCID__DPDBG_FIFO_OVERFLOW_INT\t    7\t\n#define DCN_1_0__CTXID__DPDBG_FIFO_OVERFLOW_INT\t    1\n\n#define DCN_1_0__SRCID__DCIO_DPCS_TXA_ERROR_INT\t    8\t\n#define DCN_1_0__CTXID__DCIO_DPCS_TXA_ERROR_INT\t    0\n\n#define DCN_1_0__SRCID__DCIO_DPCS_TXB_ERROR_INT\t    8\t\n#define DCN_1_0__CTXID__DCIO_DPCS_TXB_ERROR_INT\t    1\n\n#define DCN_1_0__SRCID__DCIO_DPCS_TXC_ERROR_INT\t    8\t\n#define DCN_1_0__CTXID__DCIO_DPCS_TXC_ERROR_INT\t    2\n\n#define DCN_1_0__SRCID__DCIO_DPCS_TXD_ERROR_INT\t    8\t\n#define DCN_1_0__CTXID__DCIO_DPCS_TXD_ERROR_INT\t    3\n\n#define DCN_1_0__SRCID__DCIO_DPCS_TXE_ERROR_INT\t    8\t\n#define DCN_1_0__CTXID__DCIO_DPCS_TXE_ERROR_INT\t    4\n\n#define DCN_1_0__SRCID__DCIO_DPCS_TXF_ERROR_INT\t    8\t\n#define DCN_1_0__CTXID__DCIO_DPCS_TXF_ERROR_INT\t    5\n\n#define DCN_1_0__SRCID__DCIO_DPCS_TXG_ERROR_INT\t    8\t\n#define DCN_1_0__CTXID__DCIO_DPCS_TXG_ERROR_INT\t    6\n\n#define DCN_1_0__SRCID__DCIO_DPCS_RXA_ERROR_INT\t    8\t\n#define DCN_1_0__CTXID__DCIO_DPCS_RXA_ERROR_INT\t    7\n\n#define DCN_1_0__SRCID__DC_HPD1_INT\t                9\t\n#define DCN_1_0__CTXID__DC_HPD1_INT\t                0\n\n#define DCN_1_0__SRCID__DC_HPD2_INT\t                9\t\n#define DCN_1_0__CTXID__DC_HPD2_INT\t                1\n\n#define DCN_1_0__SRCID__DC_HPD3_INT\t                9\t\n#define DCN_1_0__CTXID__DC_HPD3_INT\t                2\n\n#define DCN_1_0__SRCID__DC_HPD4_INT\t                9\t\n#define DCN_1_0__CTXID__DC_HPD4_INT\t                3\n\n#define DCN_1_0__SRCID__DC_HPD5_INT\t                9\t\n#define DCN_1_0__CTXID__DC_HPD5_INT\t                4\n\n#define DCN_1_0__SRCID__DC_HPD6_INT\t                9\t\n#define DCN_1_0__CTXID__DC_HPD6_INT\t                5 \n\n#define DCN_1_0__SRCID__DC_HPD1_RX_INT\t            9\t\n#define DCN_1_0__CTXID__DC_HPD1_RX_INT\t            6\n\n#define DCN_1_0__SRCID__DC_HPD2_RX_INT\t            9\t\n#define DCN_1_0__CTXID__DC_HPD2_RX_INT\t            7\n\n#define DCN_1_0__SRCID__DC_HPD3_RX_INT\t            9\t\n#define DCN_1_0__CTXID__DC_HPD3_RX_INT\t            8\n\n#define DCN_1_0__SRCID__DC_HPD4_RX_INT\t            9\t\n#define DCN_1_0__CTXID__DC_HPD4_RX_INT\t            9\n\n#define DCN_1_0__SRCID__DC_HPD5_RX_INT\t            9\t\n#define DCN_1_0__CTXID__DC_HPD5_RX_INT\t            10\n\n#define DCN_1_0__SRCID__DC_HPD6_RX_INT\t            9\t\n#define DCN_1_0__CTXID__DC_HPD6_RX_INT\t            11\n\n#define DCN_1_0__SRCID__DC_DAC_A_AUTO_DET\t        0xA\t\n#define DCN_1_0__CTXID__DC_DAC_A_AUTO_DET\t        0\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT0_AUDIO_FMT_CHANGED_INT\t0xA\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT0_AUDIO_FMT_CHANGED_INT\t2\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT1_AUDIO_FMT_CHANGED_INT\t0xA\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT1_AUDIO_FMT_CHANGED_INT\t3\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT2_AUDIO_FMT_CHANGED_INT\t0xA\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT2_AUDIO_FMT_CHANGED_INT\t4\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT3_AUDIO_FMT_CHANGED_INT\t0xA\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT3_AUDIO_FMT_CHANGED_INT\t5\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT4_AUDIO_FMT_CHANGED_INT\t0xA\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT4_AUDIO_FMT_CHANGED_INT\t6\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT5_AUDIO_FMT_CHANGED_INT\t0xA\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT5_AUDIO_FMT_CHANGED_INT\t7\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT6_AUDIO_FMT_CHANGED_INT\t0xA\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT6_AUDIO_FMT_CHANGED_INT\t8\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT7_AUDIO_FMT_CHANGED_INT\t0xA\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT7_AUDIO_FMT_CHANGED_INT\t9\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT0_AUDIO_ENABLED_INT\t0xB\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT0_AUDIO_ENABLED_INT\t0\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT1_AUDIO_ENABLED_INT\t0xB\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT1_AUDIO_ENABLED_INT\t1\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT2_AUDIO_ENABLED_INT\t0xB\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT2_AUDIO_ENABLED_INT\t2\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT3_AUDIO_ENABLED_INT\t0xB\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT3_AUDIO_ENABLED_INT\t3\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT4_AUDIO_ENABLED_INT\t0xB\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT4_AUDIO_ENABLED_INT\t4\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT5_AUDIO_ENABLED_INT\t0xB\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT5_AUDIO_ENABLED_INT\t5\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT6_AUDIO_ENABLED_INT\t0xB\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT6_AUDIO_ENABLED_INT\t6\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT7_AUDIO_ENABLED_INT\t0xB\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT7_AUDIO_ENABLED_INT\t7\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT0_AUDIO_DISABLED_INT\t0xC\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT0_AUDIO_DISABLED_INT\t0\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT1_AUDIO_DISABLED_INT\t0xC\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT1_AUDIO_DISABLED_INT\t1\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT2_AUDIO_DISABLED_INT\t0xC\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT2_AUDIO_DISABLED_INT\t2\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT3_AUDIO_DISABLED_INT\t0xC\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT3_AUDIO_DISABLED_INT\t3\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT4_AUDIO_DISABLED_INT\t0xC\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT4_AUDIO_DISABLED_INT\t4\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT5_AUDIO_DISABLED_INT\t0xC\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT5_AUDIO_DISABLED_INT\t5\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT6_AUDIO_DISABLED_INT\t0xC\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT6_AUDIO_DISABLED_INT\t6\n\n#define DCN_1_0__SRCID__AZ_ENDPOINT7_AUDIO_DISABLED_INT\t0xC\t\n#define DCN_1_0__CTXID__AZ_ENDPOINT7_AUDIO_DISABLED_INT\t7\n\n#define DCN_1_0__SRCID__DC_AUX1_GTC_SYNC_LOCK_DONE\t0xD\t    \n#define DCN_1_0__CTXID__DC_AUX1_GTC_SYNC_LOCK_DONE\t0\n\n#define DCN_1_0__SRCID__DC_AUX1_GTC_SYNC_ERROR\t    0xD\t    \n#define DCN_1_0__CTXID__DC_AUX1_GTC_SYNC_ERROR\t    1\n\n#define DCN_1_0__SRCID__DC_AUX2_GTC_SYNC_LOCK_DONE\t0xD\t    \n#define DCN_1_0__CTXID__DC_AUX2_GTC_SYNC_LOCK_DONE\t2\n\n#define DCN_1_0__SRCID__DC_AUX2_GTC_SYNC_ERROR\t    0xD\t    \n#define DCN_1_0__CTXID__DC_AUX2_GTC_SYNC_ERROR\t    3\n\n#define DCN_1_0__SRCID__DC_AUX3_GTC_SYNC_LOCK_DONE\t0xD\t    \n#define DCN_1_0__CTXID__DC_AUX3_GTC_SYNC_LOCK_DONE\t4\n\n#define DCN_1_0__SRCID__DC_AUX3_GTC_SYNC_ERROR\t    0xD\t    \n#define DCN_1_0__CTXID__DC_AUX3_GTC_SYNC_ERROR\t    5\n\n#define DCN_1_0__SRCID__DC_DIGA_VID_STRM_DISABLE\t    0xE\t    \n#define DCN_1_0__CTXID__DC_DIGA_VID_STRM_DISABLE\t    0\n\n#define DCN_1_0__SRCID__DC_DIGB_VID_STRM_DISABLE\t    0xE\t    \n#define DCN_1_0__CTXID__DC_DIGB_VID_STRM_DISABLE\t    1\n\n#define DCN_1_0__SRCID__DC_DIGC_VID_STRM_DISABLE\t    0xE\t    \n#define DCN_1_0__CTXID__DC_DIGC_VID_STRM_DISABLE\t    2\n\n#define DCN_1_0__SRCID__DC_DIGD_VID_STRM_DISABLE\t    0xE\t    \n#define DCN_1_0__CTXID__DC_DIGD_VID_STRM_DISABLE\t    3\n\n#define DCN_1_0__SRCID__DC_DIGE_VID_STRM_DISABLE\t    0xE\t    \n#define DCN_1_0__CTXID__DC_DIGE_VID_STRM_DISABLE\t    4\n\n#define DCN_1_0__SRCID__DC_DIGF_VID_STRM_DISABLE\t    0xE\t    \n#define DCN_1_0__CTXID__DC_DIGF_VID_STRM_DISABLE\t    5\n\n#define DCN_1_0__SRCID__DC_DIGG_VID_STRM_DISABLE\t    0xE\t    \n#define DCN_1_0__CTXID__DC_DIGG_VID_STRM_DISABLE\t    6\n\n#define DCN_1_0__SRCID__DC_DIGH_VID_STRM_DISABLE\t    0xE\t    \n#define DCN_1_0__CTXID__DC_DIGH_VID_STRM_DISABLE\t    7\n\n#define DCN_1_0__SRCID__DC_DIGA_FAST_TRAINING_COMPLETE_INT\t0xF\t    \n#define DCN_1_0__CTXID__DC_DIGA_FAST_TRAINING_COMPLETE_INT\t0\n\n#define DCN_1_0__SRCID__DC_DIGB_FAST_TRAINING_COMPLETE_INT\t0xF\t    \n#define DCN_1_0__CTXID__DC_DIGB_FAST_TRAINING_COMPLETE_INT\t1\n\n#define DCN_1_0__SRCID__DC_DIGC_FAST_TRAINING_COMPLETE_INT\t0xF\t    \n#define DCN_1_0__CTXID__DC_DIGC_FAST_TRAINING_COMPLETE_INT\t2\n\n#define DCN_1_0__SRCID__DC_DIGD_FAST_TRAINING_COMPLETE_INT\t0xF\t    \n#define DCN_1_0__CTXID__DC_DIGD_FAST_TRAINING_COMPLETE_INT\t3\n\n#define DCN_1_0__SRCID__DC_DIGE_FAST_TRAINING_COMPLETE_INT\t0xF\t    \n#define DCN_1_0__CTXID__DC_DIGE_FAST_TRAINING_COMPLETE_INT\t4\n\n#define DCN_1_0__SRCID__DC_DIGF_FAST_TRAINING_COMPLETE_INT\t0xF\t    \n#define DCN_1_0__CTXID__DC_DIGF_FAST_TRAINING_COMPLETE_INT\t5\n\n#define DCN_1_0__SRCID__DC_DIGG_FAST_TRAINING_COMPLETE_INT\t0xF\t    \n#define DCN_1_0__CTXID__DC_DIGG_FAST_TRAINING_COMPLETE_INT\t6\n\n#define DCN_1_0__SRCID__DC_DIGH_FAST_TRAINING_COMPLETE_INT\t0xF\t    \n#define DCN_1_0__CTXID__DC_DIGH_FAST_TRAINING_COMPLETE_INT\t7\n\n#define DCN_1_0__SRCID__DC_AUX1_SW_DONE\t                0x10\t\n#define DCN_1_0__CTXID__DC_AUX1_SW_DONE\t                0\n\n#define DCN_1_0__SRCID__DC_AUX1_LS_DONE\t                0x10\t\n#define DCN_1_0__CTXID__DC_AUX1_LS_DONE\t                1\n\n#define DCN_1_0__SRCID__DC_AUX2_SW_DONE\t                0x10\t\n#define DCN_1_0__CTXID__DC_AUX2_SW_DONE\t                2\n\n#define DCN_1_0__SRCID__DC_AUX2_LS_DONE\t                0x10\t\n#define DCN_1_0__CTXID__DC_AUX2_LS_DONE\t                3\n\n#define DCN_1_0__SRCID__DC_AUX3_SW_DONE\t                0x10\t\n#define DCN_1_0__CTXID__DC_AUX3_SW_DONE\t                4\n\n#define DCN_1_0__SRCID__DC_AUX3_LS_DONE\t                0x10\t\n#define DCN_1_0__CTXID__DC_AUX3_LS_DONE\t                5\n\n#define DCN_1_0__SRCID__DC_AUX4_SW_DONE\t                0x10\t\n#define DCN_1_0__CTXID__DC_AUX4_SW_DONE\t                6\n\n#define DCN_1_0__SRCID__DC_AUX4_LS_DONE\t                0x10\t\n#define DCN_1_0__CTXID__DC_AUX4_LS_DONE\t                7\n\n#define DCN_1_0__SRCID__DC_AUX5_SW_DONE\t                0x10\t\n#define DCN_1_0__CTXID__DC_AUX5_SW_DONE\t                8\n\n#define DCN_1_0__SRCID__DC_AUX5_LS_DONE\t                0x10\t\n#define DCN_1_0__CTXID__DC_AUX5_LS_DONE\t                9\n\n#define DCN_1_0__SRCID__DC_AUX6_SW_DONE\t                0x10\t\n#define DCN_1_0__CTXID__DC_AUX6_SW_DONE\t                10\n\n#define DCN_1_0__SRCID__DC_AUX6_LS_DONE\t                0x10\t\n#define DCN_1_0__CTXID__DC_AUX6_LS_DONE\t                11\n\n#define DCN_1_0__SRCID__VGA_CRT_INT\t                    0x10\t\n#define DCN_1_0__CTXID__VGA_CRT_INT\t                    12\n\n#define DCN_1_0__SRCID__DCCG_PERFCOUNTER2_INT0_STATUS\t0x11\t\n#define DCN_1_0__CTXID__DCCG_PERFCOUNTER2_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__DCCG_PERFCOUNTER2_INT1_STATUS\t0x11\t\n#define DCN_1_0__CTXID__DCCG_PERFCOUNTER2_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__BUFMGR_CWB0_IHIF_interrupt\t    0x12\t\n#define DCN_1_0__CTXID__BUFMGR_CWB0_IHIF_interrupt\t    0\n\n#define DCN_1_0__SRCID__BUFMGR_CWB1_IHIF_interrupt\t    0x12\t\n#define DCN_1_0__CTXID__BUFMGR_CWB1_IHIF_interrupt\t    1\n\n#define DCN_1_0__SRCID__MCIF0_BUFMGR_SW_CONTROL_MCIF_BUFMGR_SW_INT\t0x12\t\n#define DCN_1_0__CTXID__MCIF0_BUFMGR_SW_CONTROL_MCIF_BUFMGR_SW_INT\t2\n\n#define DCN_1_0__SRCID__MCIF1_BUFMGR_SW_CONTROL_MCIF_BUFMGR_SW_INT\t0x12\t\n#define DCN_1_0__CTXID__MCIF1_BUFMGR_SW_CONTROL_MCIF_BUFMGR_SW_INT\t3\n\n#define DCN_1_0__SRCID__SISCL0_COEF_RAM_CONFLICT_STATUS\t            0x12\t\n#define DCN_1_0__CTXID__SISCL0_COEF_RAM_CONFLICT_STATUS\t            4\n\n#define DCN_1_0__SRCID__SISCL0_OVERFLOW_STATUS\t        0x12\t\n#define DCN_1_0__CTXID__SISCL0_OVERFLOW_STATUS\t        5\n\n#define DCN_1_0__SRCID__SISCL1_COEF_RAM_CONFLICT_STATUS\t0x12\t\n#define DCN_1_0__CTXID__SISCL1_COEF_RAM_CONFLICT_STATUS\t6\n\n#define DCN_1_0__SRCID__SISCL1_OVERFLOW_STATUS\t        0x12\t\n#define DCN_1_0__CTXID__SISCL1_OVERFLOW_STATUS\t        7\n\n#define DCN_1_0__SRCID__DC_AUX4_GTC_SYNC_LOCK_DONE\t    0x13\t\n#define DCN_1_0__CTXID__DC_AUX4_GTC_SYNC_LOCK_DONE\t    0\n\n#define DCN_1_0__SRCID__DC_AUX4_GTC_SYNC_ERROR\t        0x13\t\n#define DCN_1_0__CTXID__DC_AUX4_GTC_SYNC_ERROR\t        1\n\n#define DCN_1_0__SRCID__DC_AUX5_GTC_SYNC_LOCK_DONE\t    0x13\t\n#define DCN_1_0__CTXID__DC_AUX5_GTC_SYNC_LOCK_DONE\t    2\n\n#define DCN_1_0__SRCID__DC_AUX5_GTC_SYNC_ERROR\t        0x13\t\n#define DCN_1_0__CTXID__DC_AUX5_GTC_SYNC_ERROR\t        3\n\n#define DCN_1_0__SRCID__DC_AUX6_GTC_SYNC_LOCK_DONE\t    0x13\t\n#define DCN_1_0__CTXID__DC_AUX6_GTC_SYNC_LOCK_DONE\t    4\n\n#define DCN_1_0__SRCID__DC_AUX6_GTC_SYNC_ERROR\t        0x13\t\n#define DCN_1_0__CTXID__DC_AUX6_GTC_SYNC_ERROR\t        5\n\n#define DCN_1_0__SRCID__DCPG_DCFE0_POWER_UP_INT\t        0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE0_POWER_UP_INT\t        0\n\n#define DCN_1_0__SRCID__DCPG_DCFE1_POWER_UP_INT\t        0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE1_POWER_UP_INT\t        1\n\n#define DCN_1_0__SRCID__DCPG_DCFE2_POWER_UP_INT\t        0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE2_POWER_UP_INT\t        2\n\n#define DCN_1_0__SRCID__DCPG_DCFE3_POWER_UP_INT\t        0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE3_POWER_UP_INT\t        3\n\n#define DCN_1_0__SRCID__DCPG_DCFE4_POWER_UP_INT\t        0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE4_POWER_UP_INT\t        4\n\n#define DCN_1_0__SRCID__DCPG_DCFE5_POWER_UP_INT\t        0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE5_POWER_UP_INT\t        5\n\n#define DCN_1_0__SRCID__DCPG_DCFE6_POWER_UP_INT\t        0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE6_POWER_UP_INT\t        6\n\n#define DCN_1_0__SRCID__DCPG_DCFE7_POWER_UP_INT\t        0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE7_POWER_UP_INT\t        7\n\n#define DCN_1_0__SRCID__DCPG_DCFE0_POWER_DOWN_INT\t    0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE0_POWER_DOWN_INT\t    8\n\n#define DCN_1_0__SRCID__DCPG_DCFE1_POWER_DOWN_INT\t    0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE1_POWER_DOWN_INT\t    9\n\n#define DCN_1_0__SRCID__DCPG_DCFE2_POWER_DOWN_INT\t    0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE2_POWER_DOWN_INT\t    10\n\n#define DCN_1_0__SRCID__DCPG_DCFE3_POWER_DOWN_INT   \t0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE3_POWER_DOWN_INT\t    11\n\n#define DCN_1_0__SRCID__DCPG_DCFE4_POWER_DOWN_INT\t    0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE4_POWER_DOWN_INT\t    12\n\n#define DCN_1_0__SRCID__DCPG_DCFE5_POWER_DOWN_INT\t    0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE5_POWER_DOWN_INT\t    13\n\n#define DCN_1_0__SRCID__DCPG_DCFE6_POWER_DOWN_INT\t    0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE6_POWER_DOWN_INT\t    14\n\n#define DCN_1_0__SRCID__DCPG_DCFE7_POWER_DOWN_INT\t    0x14\t\n#define DCN_1_0__CTXID__DCPG_DCFE7_POWER_DOWN_INT\t    15\n\n#define DCN_1_0__SRCID__DCCG_IHC_VSYNC_otg0_latch_int\t0x15\t\n#define DCN_1_0__CTXID__DCCG_IHC_VSYNC_otg0_latch_int\t0\n\n#define DCN_1_0__SRCID__DCCG_IHC_VSYNC_otg1_latch_int\t0x15\t\n#define DCN_1_0__CTXID__DCCG_IHC_VSYNC_otg1_latch_int\t1\n\n#define DCN_1_0__SRCID__DCCG_IHC_VSYNC_otg2_latch_int\t0x15\t\n#define DCN_1_0__CTXID__DCCG_IHC_VSYNC_otg2_latch_int\t2\n\n#define DCN_1_0__SRCID__DCCG_IHC_VSYNC_otg3_latch_int\t0x15\t\n#define DCN_1_0__CTXID__DCCG_IHC_VSYNC_otg3_latch_int\t3\n\n#define DCN_1_0__SRCID__DCCG_IHC_VSYNC_otg4_latch_int\t0x15\t\n#define DCN_1_0__CTXID__DCCG_IHC_VSYNC_otg4_latch_int\t4\n\n#define DCN_1_0__SRCID__DCCG_IHC_VSYNC_otg5_latch_int\t0x15\t\n#define DCN_1_0__CTXID__DCCG_IHC_VSYNC_otg5_latch_int\t5\n\n#define DCN_1_0__SRCID__OPTC0_DATA_UNDERFLOW_INT\t    0x15\t\n#define DCN_1_0__CTXID__OPTC0_DATA_UNDERFLOW_INT\t    6\n\n#define DCN_1_0__SRCID__OPTC1_DATA_UNDERFLOW_INT\t    0x15\t\n#define DCN_1_0__CTXID__OPTC1_DATA_UNDERFLOW_INT\t    7\n\n#define DCN_1_0__SRCID__OPTC2_DATA_UNDERFLOW_INT\t    0x15\t\n#define DCN_1_0__CTXID__OPTC2_DATA_UNDERFLOW_INT\t    8\n\n#define DCN_1_0__SRCID__OPTC3_DATA_UNDERFLOW_INT\t    0x15\t\n#define DCN_1_0__CTXID__OPTC3_DATA_UNDERFLOW_INT\t    9\n\n#define DCN_1_0__SRCID__OPTC4_DATA_UNDERFLOW_INT\t    0x15\t\n#define DCN_1_0__CTXID__OPTC4_DATA_UNDERFLOW_INT\t    10\n\n#define DCN_1_0__SRCID__OPTC5_DATA_UNDERFLOW_INT\t    0x15\t\n#define DCN_1_0__CTXID__OPTC5_DATA_UNDERFLOW_INT\t    11\n\n#define DCN_1_0__SRCID__MPCC0_STALL_INTERRUPT\t        0x16\t\n#define DCN_1_0__CTXID__MPCC0_STALL_INTERRUPT\t        0\n\n#define DCN_1_0__SRCID__MPCC1_STALL_INTERRUPT\t        0x16\t\n#define DCN_1_0__CTXID__MPCC1_STALL_INTERRUPT\t        1\n\n#define DCN_1_0__SRCID__MPCC2_STALL_INTERRUPT\t        0x16\t\n#define DCN_1_0__CTXID__MPCC2_STALL_INTERRUPT\t        2\n\n#define DCN_1_0__SRCID__MPCC3_STALL_INTERRUPT\t        0x16\t\n#define DCN_1_0__CTXID__MPCC3_STALL_INTERRUPT\t        3\n\n#define DCN_1_0__SRCID__MPCC4_STALL_INTERRUPT\t        0x16\t\n#define DCN_1_0__CTXID__MPCC4_STALL_INTERRUPT\t        4\n\n#define DCN_1_0__SRCID__MPCC5_STALL_INTERRUPT\t        0x16\t\n#define DCN_1_0__CTXID__MPCC5_STALL_INTERRUPT\t        5\n\n#define DCN_1_0__SRCID__MPCC6_STALL_INTERRUPT\t        0x16\t\n#define DCN_1_0__CTXID__MPCC6_STALL_INTERRUPT\t        6\n\n#define DCN_1_0__SRCID__MPCC7_STALL_INTERRUPT\t        0x16\t\n#define DCN_1_0__CTXID__MPCC7_STALL_INTERRUPT\t        7\n\n#define DCN_1_0__SRCID__OTG1_CPU_SS_INT\t                0x17\t\n#define DCN_1_0__CTXID__OTG1_CPU_SS_INT\t                0\n\n#define DCN_1_0__SRCID__OTG1_RANGE_TIMING_UPDATE\t    0x17\t\n#define DCN_1_0__CTXID__OTG1_RANGE_TIMING_UPDATE\t    1\n\n#define DCN_1_0__SRCID__OTG2_CPU_SS_INT\t0x17\t\n#define DCN_1_0__CTXID__OTG2_CPU_SS_INT\t2\n\n#define DCN_1_0__SRCID__OTG2_RANGE_TIMING_UPDATE\t0x17\t\n#define DCN_1_0__CTXID__OTG2_RANGE_TIMING_UPDATE\t3\n\n#define DCN_1_0__SRCID__OTG3_CPU_SS_INT\t0x17\t\n#define DCN_1_0__CTXID__OTG3_CPU_SS_INT\t4\n\n#define DCN_1_0__SRCID__OTG3_RANGE_TIMING_UPDATE\t0x17\t\n#define DCN_1_0__CTXID__OTG3_RANGE_TIMING_UPDATE\t5\n\n#define DCN_1_0__SRCID__OTG4_CPU_SS_INT\t0x17\t\n#define DCN_1_0__CTXID__OTG4_CPU_SS_INT\t6\n\n#define DCN_1_0__SRCID__OTG4_RANGE_TIMING_UPDATE\t0x17\t\n#define DCN_1_0__CTXID__OTG4_RANGE_TIMING_UPDATE\t7\n\n#define DCN_1_0__SRCID__OTG5_CPU_SS_INT\t0x17\t\n#define DCN_1_0__CTXID__OTG5_CPU_SS_INT\t8\n\n#define DCN_1_0__SRCID__OTG5_RANGE_TIMING_UPDATE\t0x17\t\n#define DCN_1_0__CTXID__OTG5_RANGE_TIMING_UPDATE\t9\n\n#define DCN_1_0__SRCID__OTG6_CPU_SS_INT\t0x17\t\n#define DCN_1_0__CTXID__OTG6_CPU_SS_INT\t10\n\n#define DCN_1_0__SRCID__OTG6_RANGE_TIMING_UPDATE\t0x17\t\n#define DCN_1_0__CTXID__OTG6_RANGE_TIMING_UPDATE\t11\n\n#define DCN_1_0__SRCID__DC_D1_OTG_V_UPDATE\t0x18\t\n#define DCN_1_0__SRCID__DC_D2_OTG_V_UPDATE\t0x19\t\n#define DCN_1_0__SRCID__DC_D3_OTG_V_UPDATE\t0x1A\t\n#define DCN_1_0__SRCID__DC_D4_OTG_V_UPDATE\t0x1B\t\n#define DCN_1_0__SRCID__DC_D5_OTG_V_UPDATE\t0x1C\t\n#define DCN_1_0__SRCID__DC_D6_OTG_V_UPDATE\t0x1D\t\n\n#define DCN_1_0__SRCID__DC_D1_OTG_SNAPSHOT\t0x1E\t\n#define DCN_1_0__CTXID__DC_D1_OTG_SNAPSHOT\t0\n\n#define DCN_1_0__SRCID__DC_D1_FORCE_CNT_W\t0x1E\t\n#define DCN_1_0__CTXID__DC_D1_FORCE_CNT_W\t1\n\n#define DCN_1_0__SRCID__DC_D1_FORCE_VSYNC_NXT_LINE\t0x1E\t\n#define DCN_1_0__CTXID__DC_D1_FORCE_VSYNC_NXT_LINE\t2\n\n#define DCN_1_0__SRCID__DC_D1_OTG_EXTT_TRG_A\t0x1E\t\n#define DCN_1_0__CTXID__DC_D1_OTG_EXTT_TRG_A\t3\n\n#define DCN_1_0__SRCID__DC_D1_OTG_EXTT_TRG_B\t0x1E\t\n#define DCN_1_0__CTXID__DC_D1_OTG_EXTT_TRG_B\t4\n\n#define DCN_1_0__SRCID__DC_D1_OTG_GSL_VSYNC_GAP\t0x1E\t\n#define DCN_1_0__CTXID__DC_D1_OTG_GSL_VSYNC_GAP\t5\n\n#define DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL\t0x1E\t\n#define DCN_1_0__CTXID__OTG1_VERTICAL_INTERRUPT0_CONTROL\t6\n\n#define DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT1_CONTROL\t0x1E\t\n#define DCN_1_0__CTXID__OTG1_VERTICAL_INTERRUPT1_CONTROL\t7\n\n#define DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT2_CONTROL\t0x1E\t\n#define DCN_1_0__CTXID__OTG1_VERTICAL_INTERRUPT2_CONTROL\t8\n\n#define DCN_1_0__SRCID__OTG1_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL\t0x1E\t\n#define DCN_1_0__CTXID__OTG1_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL\t9\n\n#define DCN_1_0__SRCID__OTG1_EXT_TIMING_SYNC_INTERRUPT_CONTROL\t0x1E\t\n#define DCN_1_0__CTXID__OTG1_EXT_TIMING_SYNC_INTERRUPT_CONTROL\t10\n\n#define DCN_1_0__SRCID__OTG1_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL\t0x1E\t\n#define DCN_1_0__CTXID__OTG1_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL\t11\n\n#define DCN_1_0__SRCID__OTG1_SET_VTOTAL_MIN_EVENT_INT\t0x1E\t\n#define DCN_1_0__CTXID__OTG1_SET_VTOTAL_MIN_EVENT_INT\t12\n\n#define DCN_1_0__SRCID__DC_D2_OTG_SNAPSHOT\t0x1F\t\n#define DCN_1_0__CTXID__DC_D2_OTG_SNAPSHOT\t0\n\n#define DCN_1_0__SRCID__DC_D2_FORCE_CNT_W\t0x1F\t\n#define DCN_1_0__CTXID__DC_D2_FORCE_CNT_W\t1\n\n#define DCN_1_0__SRCID__DC_D2_FORCE_VSYNC_NXT_LINE\t0x1F\t\n#define DCN_1_0__CTXID__DC_D2_FORCE_VSYNC_NXT_LINE\t2\n\n#define DCN_1_0__SRCID__DC_D2_OTG_EXTT_TRG_A\t0x1F\t\n#define DCN_1_0__CTXID__DC_D2_OTG_EXTT_TRG_A\t3\n\n#define DCN_1_0__SRCID__DC_D2_OTG_EXTT_TRG_B\t0x1F\t\n#define DCN_1_0__CTXID__DC_D2_OTG_EXTT_TRG_B\t4\n\n#define DCN_1_0__SRCID__DC_D2_OTG_GSL_VSYNC_GAP\t0x1F\t\n#define DCN_1_0__CTXID__DC_D2_OTG_GSL_VSYNC_GAP\t5\n\n#define DCN_1_0__SRCID__OTG2_VERTICAL_INTERRUPT0_CONTROL\t0x1F\t\n#define DCN_1_0__CTXID__OTG2_VERTICAL_INTERRUPT0_CONTROL\t6\n\n#define DCN_1_0__SRCID__OTG2_VERTICAL_INTERRUPT1_CONTROL\t0x1F\t\n#define DCN_1_0__CTXID__OTG2_VERTICAL_INTERRUPT1_CONTROL\t7\n\n#define DCN_1_0__SRCID__OTG2_VERTICAL_INTERRUPT2_CONTROL\t0x1F\t\n#define DCN_1_0__CTXID__OTG2_VERTICAL_INTERRUPT2_CONTROL\t8\n\n#define DCN_1_0__SRCID__OTG2_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL\t0x1F\t\n#define DCN_1_0__CTXID__OTG2_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL\t9\n\n#define DCN_1_0__SRCID__OTG2_EXT_TIMING_SYNC_INTERRUPT_CONTROL\t0x1F\t\n#define DCN_1_0__CTXID__OTG2_EXT_TIMING_SYNC_INTERRUPT_CONTROL\t10\n\n#define DCN_1_0__SRCID__OTG2_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL\t0x1F\t\n#define DCN_1_0__CTXID__OTG2_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL\t11\n\n#define DCN_1_0__SRCID__OTG2_SET_VTOTAL_MIN_EVENT_INT\t0x1F\t\n#define DCN_1_0__CTXID__OTG2_SET_VTOTAL_MIN_EVENT_INT\t12\n\n#define DCN_1_0__SRCID__DC_D3_OTG_SNAPSHOT\t0x20\t\n#define DCN_1_0__CTXID__DC_D3_OTG_SNAPSHOT\t0\n\n#define DCN_1_0__SRCID__DC_D3_FORCE_CNT_W\t0x20\t\n#define DCN_1_0__CTXID__DC_D3_FORCE_CNT_W\t1\n\n#define DCN_1_0__SRCID__DC_D3_FORCE_VSYNC_NXT_LINE\t0x20\t\n#define DCN_1_0__CTXID__DC_D3_FORCE_VSYNC_NXT_LINE\t2\n\n#define DCN_1_0__SRCID__DC_D3_OTG_EXTT_TRG_A\t0x20\t\n#define DCN_1_0__CTXID__DC_D3_OTG_EXTT_TRG_A\t3\n\n#define DCN_1_0__SRCID__DC_D3_OTG_EXTT_TRG_B\t0x20\t\n#define DCN_1_0__CTXID__DC_D3_OTG_EXTT_TRG_B\t4\n\n#define DCN_1_0__SRCID__DC_D3_OTG_GSL_VSYNC_GAP\t0x20\t\n#define DCN_1_0__CTXID__DC_D3_OTG_GSL_VSYNC_GAP\t5\n\n#define DCN_1_0__SRCID__OTG3_VERTICAL_INTERRUPT0_CONTROL\t0x20\t\n#define DCN_1_0__CTXID__OTG3_VERTICAL_INTERRUPT0_CONTROL\t6\n\n#define DCN_1_0__SRCID__OTG3_VERTICAL_INTERRUPT1_CONTROL\t0x20\t\n#define DCN_1_0__CTXID__OTG3_VERTICAL_INTERRUPT1_CONTROL\t7\n\n#define DCN_1_0__SRCID__OTG3_VERTICAL_INTERRUPT2_CONTROL\t0x20\t\n#define DCN_1_0__CTXID__OTG3_VERTICAL_INTERRUPT2_CONTROL\t8\n\n#define DCN_1_0__SRCID__OTG3_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL\t0x20\t\n#define DCN_1_0__CTXID__OTG3_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL\t9\n\n#define DCN_1_0__SRCID__OTG3_EXT_TIMING_SYNC_INTERRUPT_CONTROL\t0x20\t\n#define DCN_1_0__CTXID__OTG3_EXT_TIMING_SYNC_INTERRUPT_CONTROL\t10\n\n#define DCN_1_0__SRCID__OTG3_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL\t0x20\t\n#define DCN_1_0__CTXID__OTG3_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL\t11\n\n#define DCN_1_0__SRCID__OTG3_SET_VTOTAL_MIN_EVENT_INT\t0x20\t\n#define DCN_1_0__CTXID__OTG3_SET_VTOTAL_MIN_EVENT_INT\t12\n\n#define DCN_1_0__SRCID__DC_D4_OTG_SNAPSHOT\t0x21\t\n#define DCN_1_0__CTXID__DC_D4_OTG_SNAPSHOT\t0\n\n#define DCN_1_0__SRCID__DC_D4_FORCE_CNT_W\t0x21\t\n#define DCN_1_0__CTXID__DC_D4_FORCE_CNT_W\t1\n\n#define DCN_1_0__SRCID__DC_D4_FORCE_VSYNC_NXT_LINE\t0x21\t\n#define DCN_1_0__CTXID__DC_D4_FORCE_VSYNC_NXT_LINE\t2\n\n#define DCN_1_0__SRCID__DC_D4_OTG_EXTT_TRG_A\t0x21\t\n#define DCN_1_0__CTXID__DC_D4_OTG_EXTT_TRG_A\t3\n\n#define DCN_1_0__SRCID__DC_D4_OTG_EXTT_TRG_B\t0x21\t\n#define DCN_1_0__CTXID__DC_D4_OTG_EXTT_TRG_B\t4\n\n#define DCN_1_0__SRCID__DC_D4_OTG_GSL_VSYNC_GAP\t0x21\t\n#define DCN_1_0__CTXID__DC_D4_OTG_GSL_VSYNC_GAP\t5\n\n#define DCN_1_0__SRCID__OTG4_VERTICAL_INTERRUPT0_CONTROL\t0x21\t\n#define DCN_1_0__CTXID__OTG4_VERTICAL_INTERRUPT0_CONTROL\t6\n\n#define DCN_1_0__SRCID__OTG4_VERTICAL_INTERRUPT1_CONTROL\t0x21\t\n#define DCN_1_0__CTXID__OTG4_VERTICAL_INTERRUPT1_CONTROL\t7\n\n#define DCN_1_0__SRCID__OTG4_VERTICAL_INTERRUPT2_CONTROL\t0x21\t\n#define DCN_1_0__CTXID__OTG4_VERTICAL_INTERRUPT2_CONTROL\t8\n\n#define DCN_1_0__SRCID__OTG4_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL\t0x21\t\n#define DCN_1_0__CTXID__OTG4_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL\t9\n\n#define DCN_1_0__SRCID__OTG4_EXT_TIMING_SYNC_INTERRUPT_CONTROL\t0x21\t\n#define DCN_1_0__CTXID__OTG4_EXT_TIMING_SYNC_INTERRUPT_CONTROL\t10\n\n#define DCN_1_0__SRCID__OTG4_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL\t0x21\t\n#define DCN_1_0__CTXID__OTG4_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL\t11\n\n#define DCN_1_0__SRCID__OTG4_SET_VTOTAL_MIN_EVENT_INT\t0x21\t\n#define DCN_1_0__CTXID__OTG4_SET_VTOTAL_MIN_EVENT_INT\t12\n\n#define DCN_1_0__SRCID__DC_D5_OTG_SNAPSHOT\t0x22\t\n#define DCN_1_0__CTXID__DC_D5_OTG_SNAPSHOT\t0\n\n#define DCN_1_0__SRCID__DC_D5_FORCE_CNT_W\t0x22\t\n#define DCN_1_0__CTXID__DC_D5_FORCE_CNT_W\t1\n\n#define DCN_1_0__SRCID__DC_D5_FORCE_VSYNC_NXT_LINE\t0x22\t\n#define DCN_1_0__CTXID__DC_D5_FORCE_VSYNC_NXT_LINE\t2\n\n#define DCN_1_0__SRCID__DC_D5_OTG_EXTT_TRG_A\t0x22\t\n#define DCN_1_0__CTXID__DC_D5_OTG_EXTT_TRG_A\t3\n\n#define DCN_1_0__SRCID__DC_D5_OTG_EXTT_TRG_B\t0x22\t\n#define DCN_1_0__CTXID__DC_D5_OTG_EXTT_TRG_B\t4\n\n#define DCN_1_0__SRCID__DC_D5_OTG_GSL_VSYNC_GAP\t0x22\t\n#define DCN_1_0__CTXID__DC_D5_OTG_GSL_VSYNC_GAP\t5\n\n#define DCN_1_0__SRCID__OTG5_VERTICAL_INTERRUPT0_CONTROL\t0x22\t\n#define DCN_1_0__CTXID__OTG5_VERTICAL_INTERRUPT0_CONTROL\t6\n\n#define DCN_1_0__SRCID__OTG5_VERTICAL_INTERRUPT1_CONTROL\t0x22\t\n#define DCN_1_0__CTXID__OTG5_VERTICAL_INTERRUPT1_CONTROL\t7\n\n#define DCN_1_0__SRCID__OTG5_VERTICAL_INTERRUPT2_CONTROL\t0x22\t\n#define DCN_1_0__CTXID__OTG5_VERTICAL_INTERRUPT2_CONTROL\t8\n\n#define DCN_1_0__SRCID__OTG5_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL\t0x22\t\n#define DCN_1_0__CTXID__OTG5_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL\t9\n\n#define DCN_1_0__SRCID__OTG5_EXT_TIMING_SYNC_INTERRUPT_CONTROL\t0x22\t\n#define DCN_1_0__CTXID__OTG5_EXT_TIMING_SYNC_INTERRUPT_CONTROL\t10\n\n#define DCN_1_0__SRCID__OTG5_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL\t0x22\t\n#define DCN_1_0__CTXID__OTG5_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL\t11\n\n#define DCN_1_0__SRCID__OTG5_SET_VTOTAL_MIN_EVENT_INT\t0x22\t\n#define DCN_1_0__CTXID__OTG5_SET_VTOTAL_MIN_EVENT_INT\t12\n\n#define DCN_1_0__SRCID__DC_D1_VBLANK\t0x23\t\n#define DCN_1_0__CTXID__DC_D1_VBLANK\t0\n\n#define DCN_1_0__SRCID__DC_D1_VLINE1\t0x23\t\n#define DCN_1_0__CTXID__DC_D1_VLINE1\t1\n\n#define DCN_1_0__SRCID__DC_D1_VLINE2\t0x23\t\n#define DCN_1_0__CTXID__DC_D1_VLINE2\t2\n\n#define DCN_1_0__SRCID__DC_D2_VBLANK\t0x23\t\n#define DCN_1_0__CTXID__DC_D2_VBLANK\t3\n\n#define DCN_1_0__SRCID__DC_D2_VLINE1\t0x23\t\n#define DCN_1_0__CTXID__DC_D2_VLINE1\t4\n\n#define DCN_1_0__SRCID__DC_D2_VLINE2\t0x23\t\n#define DCN_1_0__CTXID__DC_D2_VLINE2\t5\n\n#define DCN_1_0__SRCID__HUBP0_IHC_VM_CONTEXT_ERROR\t0x23\t\n#define DCN_1_0__CTXID__HUBP0_IHC_VM_CONTEXT_ERROR\t6\n\n#define DCN_1_0__SRCID__HUBP1_IHC_VM_CONTEXT_ERROR\t0x23\t\n#define DCN_1_0__CTXID__HUBP1_IHC_VM_CONTEXT_ERROR\t7\n\n#define DCN_1_0__SRCID__HUBP2_IHC_VM_CONTEXT_ERROR\t0x23\t\n#define DCN_1_0__CTXID__HUBP2_IHC_VM_CONTEXT_ERROR\t8\n\n#define DCN_1_0__SRCID__HUBP3_IHC_VM_CONTEXT_ERROR\t0x23\t\n#define DCN_1_0__CTXID__HUBP3_IHC_VM_CONTEXT_ERROR\t9\n\n#define DCN_1_0__SRCID__HUBP4_IHC_VM_CONTEXT_ERROR\t0x23\t\n#define DCN_1_0__CTXID__HUBP4_IHC_VM_CONTEXT_ERROR\t10\n\n#define DCN_1_0__SRCID__HUBP5_IHC_VM_CONTEXT_ERROR\t0x23\t\n#define DCN_1_0__CTXID__HUBP5_IHC_VM_CONTEXT_ERROR\t11\n\n#define DCN_1_0__SRCID__HUBP6_IHC_VM_CONTEXT_ERROR\t0x23\t\n#define DCN_1_0__CTXID__HUBP6_IHC_VM_CONTEXT_ERROR\t12\n\n#define DCN_1_0__SRCID__HUBP7_IHC_VM_CONTEXT_ERROR\t0x23\t\n#define DCN_1_0__CTXID__HUBP7_IHC_VM_CONTEXT_ERROR\t13\n\n#define DCN_1_0__SRCID__DPP0_PERFCOUNTER_INT0_STATUS\t0x24\t\n#define DCN_1_0__CTXID__DPP0_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__DPP0_PERFCOUNTER_INT1_STATUS\t0x24\t\n#define DCN_1_0__CTXID__DPP0_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__DC_D3_VBLANK\t0x24\t\n#define DCN_1_0__CTXID__DC_D3_VBLANK\t9\n\n#define DCN_1_0__SRCID__DC_D3_VLINE1\t0x24\t\n#define DCN_1_0__CTXID__DC_D3_VLINE1\t10\n\n#define DCN_1_0__SRCID__DC_D3_VLINE2\t0x24\t\n#define DCN_1_0__CTXID__DC_D3_VLINE2\t11\n\n#define DCN_1_0__SRCID__DC_D4_VBLANK\t0x24\t\n#define DCN_1_0__CTXID__DC_D4_VBLANK\t12\n\n#define DCN_1_0__SRCID__DC_D4_VLINE1\t0x24\t\n#define DCN_1_0__CTXID__DC_D4_VLINE1\t13\n\n#define DCN_1_0__SRCID__DC_D4_VLINE2\t0x24\t\n#define DCN_1_0__CTXID__DC_D4_VLINE2\t14\n\n#define DCN_1_0__SRCID__DPP1_PERFCOUNTER_INT0_STATUS\t0x25\t\n#define DCN_1_0__CTXID__DPP1_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__DPP1_PERFCOUNTER_INT1_STATUS\t0x25\t\n#define DCN_1_0__CTXID__DPP1_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__DC_D5_VBLANK\t0x25\t\n#define DCN_1_0__CTXID__DC_D5_VBLANK\t9\n\n#define DCN_1_0__SRCID__DC_D5_VLINE1\t0x25\t\n#define DCN_1_0__CTXID__DC_D5_VLINE1\t10\n\n#define DCN_1_0__SRCID__DC_D5_VLINE2\t0x25\t\n#define DCN_1_0__CTXID__DC_D5_VLINE2\t11\n\n#define DCN_1_0__SRCID__DC_D6_VBLANK\t0x25\t\n#define DCN_1_0__CTXID__DC_D6_VBLANK\t12\n\n#define DCN_1_0__SRCID__DC_D6_VLINE1\t0x25\t\n#define DCN_1_0__CTXID__DC_D6_VLINE1\t13\n\n#define DCN_1_0__SRCID__DC_D6_VLINE2\t0x25\t\n#define DCN_1_0__CTXID__DC_D6_VLINE2\t14\n\n#define DCN_1_0__SRCID__DPP2_PERFCOUNTER_INT0_STATUS\t0x26\t\n#define DCN_1_0__CTXID__DPP2_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__DPP2_PERFCOUNTER_INT1_STATUS\t0x26\t\n#define DCN_1_0__CTXID__DPP2_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__DC_D7_VBLANK\t0x26\t\n#define DCN_1_0__CTXID__DC_D7_VBLANK\t9\n\n#define DCN_1_0__SRCID__DC_D7_VLINE1\t0x26\t\n#define DCN_1_0__CTXID__DC_D7_VLINE1\t10\n\n#define DCN_1_0__SRCID__DC_D7_VLINE2\t0x26\t\n#define DCN_1_0__CTXID__DC_D7_VLINE2\t11\n\n#define DCN_1_0__SRCID__DC_D8_VBLANK\t0x26\t\n#define DCN_1_0__CTXID__DC_D8_VBLANK\t12\n\n#define DCN_1_0__SRCID__DC_D8_VLINE1\t0x26\t\n#define DCN_1_0__CTXID__DC_D8_VLINE1\t13\n\n#define DCN_1_0__SRCID__DC_D8_VLINE2\t0x26\t\n#define DCN_1_0__CTXID__DC_D8_VLINE2\t14\n\n#define DCN_1_0__SRCID__DPP3_PERFCOUNTER_INT0_STATUS\t0x27\t\n#define DCN_1_0__CTXID__DPP3_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__DPP3_PERFCOUNTER_INT1_STATUS\t0x27\t\n#define DCN_1_0__CTXID__DPP3_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__DPP4_PERFCOUNTER_INT0_STATUS\t0x28\t\n#define DCN_1_0__CTXID__DPP4_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__DPP4_PERFCOUNTER_INT1_STATUS\t0x28\t\n#define DCN_1_0__CTXID__DPP4_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__DPP5_PERFCOUNTER_INT0_STATUS\t0x29\t\n#define DCN_1_0__CTXID__DPP5_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__DPP5_PERFCOUNTER_INT1_STATUS\t0x29\t\n#define DCN_1_0__CTXID__DPP5_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__DPP6_PERFCOUNTER_INT0_STATUS\t0x2A\t\n#define DCN_1_0__CTXID__DPP6_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__DPP6_PERFCOUNTER_INT1_STATUS\t0x2A\t\n#define DCN_1_0__CTXID__DPP6_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__DPP7_PERFCOUNTER_INT0_STATUS\t0x2B\t\n#define DCN_1_0__CTXID__DPP7_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__DPP7_PERFCOUNTER_INT1_STATUS\t0x2B\t\n#define DCN_1_0__CTXID__DPP7_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__HUBP0_PERFCOUNTER_INT0_STATUS\t0x2C\t\n#define DCN_1_0__CTXID__HUBP0_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__HUBP0_PERFCOUNTER_INT1_STATUS\t0x2C\t\n#define DCN_1_0__CTXID__HUBP0_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__HUBP1_PERFCOUNTER_INT0_STATUS\t0x2D\t\n#define DCN_1_0__CTXID__HUBP1_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__HUBP1_PERFCOUNTER_INT1_STATUS\t0x2D\t\n#define DCN_1_0__CTXID__HUBP1_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__HUBP2_PERFCOUNTER_INT0_STATUS\t0x2E\t\n#define DCN_1_0__CTXID__HUBP2_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__HUBP2_PERFCOUNTER_INT1_STATUS\t0x2E\t\n#define DCN_1_0__CTXID__HUBP2_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__HUBP3_PERFCOUNTER_INT0_STATUS\t0x2F\t\n#define DCN_1_0__CTXID__HUBP3_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__HUBP3_PERFCOUNTER_INT1_STATUS\t0x2F\t\n#define DCN_1_0__CTXID__HUBP3_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__HUBP4_PERFCOUNTER_INT0_STATUS\t0x30\t\n#define DCN_1_0__CTXID__HUBP4_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__HUBP4_PERFCOUNTER_INT1_STATUS\t0x30\t\n#define DCN_1_0__CTXID__HUBP4_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__HUBP5_PERFCOUNTER_INT0_STATUS\t0x31\t\n#define DCN_1_0__CTXID__HUBP5_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__HUBP5_PERFCOUNTER_INT1_STATUS\t0x31\t\n#define DCN_1_0__CTXID__HUBP5_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__HUBP6_PERFCOUNTER_INT0_STATUS\t0x32\t\n#define DCN_1_0__CTXID__HUBP6_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__HUBP6_PERFCOUNTER_INT1_STATUS\t0x32\t\n#define DCN_1_0__CTXID__HUBP6_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__HUBP7_PERFCOUNTER_INT0_STATUS\t0x33\t\n#define DCN_1_0__CTXID__HUBP7_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__HUBP7_PERFCOUNTER_INT1_STATUS\t0x33\t\n#define DCN_1_0__CTXID__HUBP7_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__WB1_PERFCOUNTER_INT0_STATUS\t0x34\t\n#define DCN_1_0__CTXID__WB1_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__WB1_PERFCOUNTER_INT1_STATUS\t0x34\t\n#define DCN_1_0__CTXID__WB1_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__HUBBUB_PERFCOUNTER_INT0_STATUS\t0x35\t\n#define DCN_1_0__CTXID__HUBBUB_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__HUBBUB_PERFCOUNTER_INT1_STATUS\t0x35\t\n#define DCN_1_0__CTXID__HUBBUB_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__MPC_PERFCOUNTER_INT0_STATUS\t0x36\t\n#define DCN_1_0__CTXID__MPC_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__MPC_PERFCOUNTER_INT1_STATUS\t0x36\t\n#define DCN_1_0__CTXID__MPC_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__OPP_PERFCOUNTER_INT0_STATUS\t0x37\t\n#define DCN_1_0__CTXID__OPP_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__OPP_PERFCOUNTER_INT1_STATUS\t0x37\t\n#define DCN_1_0__CTXID__OPP_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__DC_D6_OTG_SNAPSHOT\t0x38\t\n#define DCN_1_0__CTXID__DC_D6_OTG_SNAPSHOT\t0\n\n#define DCN_1_0__SRCID__DC_D6_FORCE_CNT_W\t0x38\t\n#define DCN_1_0__CTXID__DC_D6_FORCE_CNT_W\t1\n\n#define DCN_1_0__SRCID__DC_D6_FORCE_VSYNC_NXT_LINE\t0x38\t\n#define DCN_1_0__CTXID__DC_D6_FORCE_VSYNC_NXT_LINE\t2\n\n#define DCN_1_0__SRCID__DC_D6_OTG_EXTT_TRG_A\t0x38\t\n#define DCN_1_0__CTXID__DC_D6_OTG_EXTT_TRG_A\t3\n\n#define DCN_1_0__SRCID__DC_D6_OTG_EXTT_TRG_B\t0x38\t\n#define DCN_1_0__CTXID__DC_D6_OTG_EXTT_TRG_B\t4\n\n#define DCN_1_0__SRCID__DC_D6_OTG_GSL_VSYNC_GAP\t0x38\t\n#define DCN_1_0__CTXID__DC_D6_OTG_GSL_VSYNC_GAP\t5\n\n#define DCN_1_0__SRCID__OTG6_VERTICAL_INTERRUPT0_CONTROL\t0x38\t\n#define DCN_1_0__CTXID__OTG6_VERTICAL_INTERRUPT0_CONTROL\t6\n\n#define DCN_1_0__SRCID__OTG6_VERTICAL_INTERRUPT1_CONTROL\t0x38\t\n#define DCN_1_0__CTXID__OTG6_VERTICAL_INTERRUPT1_CONTROL\t7\n\n#define DCN_1_0__SRCID__OTG6_VERTICAL_INTERRUPT2_CONTROL\t0x38\t\n#define DCN_1_0__CTXID__OTG6_VERTICAL_INTERRUPT2_CONTROL\t8\n\n#define DCN_1_0__SRCID__OTG6_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL\t0x38\t\n#define DCN_1_0__CTXID__OTG6_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL\t9\n\n#define DCN_1_0__SRCID__OTG6_EXT_TIMING_SYNC_INTERRUPT_CONTROL\t0x38\t\n#define DCN_1_0__CTXID__OTG6_EXT_TIMING_SYNC_INTERRUPT_CONTROL\t10\n\n#define DCN_1_0__SRCID__OTG6_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL\t0x38\t\n#define DCN_1_0__CTXID__OTG6_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL\t11\n\n#define DCN_1_0__SRCID__OTG6_SET_VTOTAL_MIN_EVENT_INT\t0x38\t\n#define DCN_1_0__CTXID__OTG6_SET_VTOTAL_MIN_EVENT_INT\t12\n\n#define DCN_1_0__SRCID__OPTC_PERFCOUNTER_INT0_STATUS\t0x39\t\n#define DCN_1_0__CTXID__OPTC_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__OPTC_PERFCOUNTER_INT1_STATUS\t0x39\t\n#define DCN_1_0__CTXID__OPTC_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__MMHUBBUB_PERFCOUNTER_INT0_STATUS\t0x3A\t\n#define DCN_1_0__CTXID__MMHUBBUB_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__MMHUBBUB_PERFCOUNTER_INT1_STATUS\t0x3A\t\n#define DCN_1_0__CTXID__MMHUBBUB_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__AZ_PERFCOUNTER_INT0_STATUS\t0x3B\t\n#define DCN_1_0__CTXID__AZ_PERFCOUNTER_INT0_STATUS\t0\n\n#define DCN_1_0__SRCID__AZ_PERFCOUNTER_INT1_STATUS\t0x3B\t\n#define DCN_1_0__CTXID__AZ_PERFCOUNTER_INT1_STATUS\t1\n\n#define DCN_1_0__SRCID__DC_D1_OTG_VSTARTUP\t0x3C\t\n#define DCN_1_0__SRCID__DC_D2_OTG_VSTARTUP\t0x3D\t\n#define DCN_1_0__SRCID__DC_D3_OTG_VSTARTUP\t0x3E\t\n#define DCN_1_0__SRCID__DC_D4_OTG_VSTARTUP\t0x3F\t\n#define DCN_1_0__SRCID__DC_D5_OTG_VSTARTUP\t0x40\t\n#define DCN_1_0__SRCID__DC_D6_OTG_VSTARTUP\t0x41\t\n\n#define DCN_1_0__SRCID__DC_D1_OTG_VREADY\t0x42\t\n#define DCN_1_0__SRCID__DC_D2_OTG_VREADY\t0x43\t\n#define DCN_1_0__SRCID__DC_D3_OTG_VREADY\t0x44\t\n#define DCN_1_0__SRCID__DC_D4_OTG_VREADY\t0x45\t\n#define DCN_1_0__SRCID__DC_D5_OTG_VREADY\t0x46\t\n#define DCN_1_0__SRCID__DC_D6_OTG_VREADY\t0x47\t\n\n#define DCN_1_0__SRCID__OTG0_VSYNC_NOM\t0x48\t\n#define DCN_1_0__SRCID__OTG1_VSYNC_NOM\t0x49\t\n#define DCN_1_0__SRCID__OTG2_VSYNC_NOM\t0x4A\t\n#define DCN_1_0__SRCID__OTG3_VSYNC_NOM\t0x4B\t\n#define DCN_1_0__SRCID__OTG4_VSYNC_NOM\t0x4C\t\n#define DCN_1_0__SRCID__OTG5_VSYNC_NOM\t0x4D\t\n\n#define DCN_1_0__SRCID__DCPG_DCFE8_POWER_UP_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE8_POWER_UP_INT\t0\n\n#define DCN_1_0__SRCID__DCPG_DCFE9_POWER_UP_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE9_POWER_UP_INT\t1\n\n#define DCN_1_0__SRCID__DCPG_DCFE10_POWER_UP_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE10_POWER_UP_INT\t2\n\n#define DCN_1_0__SRCID__DCPG_DCFE11_POWER_UP_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE11_POWER_UP_INT\t3\n\n#define DCN_1_0__SRCID__DCPG_DCFE12_POWER_UP_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE12_POWER_UP_INT\t4\n\n#define DCN_1_0__SRCID__DCPG_DCFE13_POWER_UP_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE13_POWER_UP_INT\t5\n\n#define DCN_1_0__SRCID__DCPG_DCFE14_POWER_UP_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE14_POWER_UP_INT\t6\n\n#define DCN_1_0__SRCID__DCPG_DCFE15_POWER_UP_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE15_POWER_UP_INT\t7\n\n#define DCN_1_0__SRCID__DCPG_DCFE8_POWER_DOWN_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE8_POWER_DOWN_INT\t8\n\n#define DCN_1_0__SRCID__DCPG_DCFE9_POWER_DOWN_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE9_POWER_DOWN_INT\t9\n\n#define DCN_1_0__SRCID__DCPG_DCFE10_POWER_DOWN_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE10_POWER_DOWN_INT\t10\n\n#define DCN_1_0__SRCID__DCPG_DCFE11_POWER_DOWN_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE11_POWER_DOWN_INT\t11\n\n#define DCN_1_0__SRCID__DCPG_DCFE12_POWER_DOWN_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE12_POWER_DOWN_INT\t12\n\n#define DCN_1_0__SRCID__DCPG_DCFE13_POWER_DOWN_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE13_POWER_DOWN_INT\t13\n\n#define DCN_1_0__SRCID__DCPG_DCFE14_POWER_DOWN_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE14_POWER_DOWN_INT\t14\n\n#define DCN_1_0__SRCID__DCPG_DCFE15_POWER_DOWN_INT\t0x4E\t\n#define DCN_1_0__CTXID__DCPG_DCFE15_POWER_DOWN_INT\t15\n\n#define DCN_1_0__SRCID__HUBP0_FLIP_INTERRUPT\t0x4F\t\n#define DCN_1_0__SRCID__HUBP1_FLIP_INTERRUPT\t0x50\t\n#define DCN_1_0__SRCID__HUBP2_FLIP_INTERRUPT\t0x51\t\n#define DCN_1_0__SRCID__HUBP3_FLIP_INTERRUPT\t0x52\t\n#define DCN_1_0__SRCID__HUBP4_FLIP_INTERRUPT\t0x53\t\n#define DCN_1_0__SRCID__HUBP5_FLIP_INTERRUPT\t0x54\t\n#define DCN_1_0__SRCID__HUBP6_FLIP_INTERRUPT\t0x55\t\n#define DCN_1_0__SRCID__HUBP7_FLIP_INTERRUPT\t0x56\t\n\n#define DCN_1_0__SRCID__OTG0_IHC_V_UPDATE_NO_LOCK_INTERRUPT\t0x57\t\n#define DCN_1_0__SRCID__OTG1_IHC_V_UPDATE_NO_LOCK_INTERRUPT\t0x58\t\n#define DCN_1_0__SRCID__OTG2_IHC_V_UPDATE_NO_LOCK_INTERRUPT\t0x59\t\n#define DCN_1_0__SRCID__OTG3_IHC_V_UPDATE_NO_LOCK_INTERRUPT\t0x5A\t\n#define DCN_1_0__SRCID__OTG4_IHC_V_UPDATE_NO_LOCK_INTERRUPT\t0x5B\t\n#define DCN_1_0__SRCID__OTG5_IHC_V_UPDATE_NO_LOCK_INTERRUPT\t0x5C\t\n\n#define DCN_1_0__SRCID__HUBP0_FLIP_AWAY_INTERRUPT\t0x5D\t\n#define DCN_1_0__SRCID__HUBP1_FLIP_AWAY_INTERRUPT\t0x5E\t\n#define DCN_1_0__SRCID__HUBP2_FLIP_AWAY_INTERRUPT\t0x5F\t\n#define DCN_1_0__SRCID__HUBP3_FLIP_AWAY_INTERRUPT\t0x60\t\n#define DCN_1_0__SRCID__HUBP4_FLIP_AWAY_INTERRUPT\t0x61\t\n#define DCN_1_0__SRCID__HUBP5_FLIP_AWAY_INTERRUPT\t0x62\t\n#define DCN_1_0__SRCID__HUBP6_FLIP_AWAY_INTERRUPT\t0x63\t\n#define DCN_1_0__SRCID__HUBP7_FLIP_AWAY_INTERRUPT\t0x64\t\n\n#define DCN_1_0__SRCID__DMCUB_OUTBOX_HIGH_PRIORITY_READY_INT       0x68\n#define DCN_1_0__CTXID__DMCUB_OUTBOX_HIGH_PRIORITY_READY_INT       6\n#define DCN_1_0__SRCID__DMCUB_OUTBOX_LOW_PRIORITY_READY_INT        0x68 \n#define DCN_1_0__CTXID__DMCUB_OUTBOX_LOW_PRIORITY_READY_INT        8\n\n#endif \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}