{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1381815108107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1381815108108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 15 07:31:47 2013 " "Processing started: Tue Oct 15 07:31:47 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1381815108108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1381815108108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off i2cmaster -c i2cmaster " "Command: quartus_map --read_settings_files=on --write_settings_files=off i2cmaster -c i2cmaster" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1381815108108 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1381815108752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd_src/td_i2cmaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd_src/td_i2cmaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_i2cmaster-testbench " "Found design unit 1: tb_i2cmaster-testbench" {  } { { "vhd_src/td_i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/td_i2cmaster.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381815109746 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_i2cmaster " "Found entity 1: tb_i2cmaster" {  } { { "vhd_src/td_i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/td_i2cmaster.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381815109746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381815109746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhd_src/i2cmaster.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhd_src/i2cmaster.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2cmaster-top_level " "Found design unit 1: i2cmaster-top_level" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381815109752 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2cmaster " "Found entity 1: i2cmaster" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1381815109752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1381815109752 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "i2cmaster " "Elaborating entity \"i2cmaster\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1381815109809 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "data_rd i2cmaster.vhd(23) " "VHDL Signal Declaration warning at i2cmaster.vhd(23): used implicit default value for signal \"data_rd\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1381815109812 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "scl_high_ena i2cmaster.vhd(39) " "VHDL Signal Declaration warning at i2cmaster.vhd(39): used explicit default value for signal \"scl_high_ena\" because signal was never assigned a value" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1381815109813 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "rnw_i i2cmaster.vhd(43) " "VHDL Signal Declaration warning at i2cmaster.vhd(43): used explicit default value for signal \"rnw_i\" because signal was never assigned a value" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 43 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1381815109813 "|i2cmaster"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "data_rx i2cmaster.vhd(47) " "VHDL Signal Declaration warning at i2cmaster.vhd(47): used explicit default value for signal \"data_rx\" because signal was never assigned a value" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 47 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1381815109813 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state i2cmaster.vhd(52) " "VHDL Process Statement warning at i2cmaster.vhd(52): inferring latch(es) for signal or variable \"state\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381815109815 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr_rnw i2cmaster.vhd(107) " "VHDL Process Statement warning at i2cmaster.vhd(107): inferring latch(es) for signal or variable \"addr_rnw\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381815109816 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "sda_int i2cmaster.vhd(107) " "VHDL Process Statement warning at i2cmaster.vhd(107): inferring latch(es) for signal or variable \"sda_int\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381815109816 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "bit_count i2cmaster.vhd(107) " "VHDL Process Statement warning at i2cmaster.vhd(107): inferring latch(es) for signal or variable \"bit_count\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381815109816 "|i2cmaster"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_tx i2cmaster.vhd(107) " "VHDL Process Statement warning at i2cmaster.vhd(107): inferring latch(es) for signal or variable \"data_tx\", which holds its previous value in one or more paths through the process" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1381815109817 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[0\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[0\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109822 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[1\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[1\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109822 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[2\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[2\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109823 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[3\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[3\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109823 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[4\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[4\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109823 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[5\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[5\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109823 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[6\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[6\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109823 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_tx\[7\] i2cmaster.vhd(107) " "Inferred latch for \"data_tx\[7\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109824 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[0\] i2cmaster.vhd(107) " "Inferred latch for \"bit_count\[0\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109824 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[1\] i2cmaster.vhd(107) " "Inferred latch for \"bit_count\[1\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109824 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bit_count\[2\] i2cmaster.vhd(107) " "Inferred latch for \"bit_count\[2\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109824 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sda_int i2cmaster.vhd(107) " "Inferred latch for \"sda_int\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109824 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[0\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[0\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109825 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[1\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[1\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109825 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[2\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[2\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109825 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[3\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[3\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109825 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[4\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[4\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109826 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[5\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[5\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109826 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[6\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[6\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109826 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr_rnw\[7\] i2cmaster.vhd(107) " "Inferred latch for \"addr_rnw\[7\]\" at i2cmaster.vhd(107)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109826 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sSTOP i2cmaster.vhd(52) " "Inferred latch for \"state.sSTOP\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109827 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sMACK i2cmaster.vhd(52) " "Inferred latch for \"state.sMACK\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109827 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sADDR i2cmaster.vhd(52) " "Inferred latch for \"state.sADDR\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109828 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sREAD i2cmaster.vhd(52) " "Inferred latch for \"state.sREAD\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109828 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sWRITE i2cmaster.vhd(52) " "Inferred latch for \"state.sWRITE\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109829 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sIDLE i2cmaster.vhd(52) " "Inferred latch for \"state.sIDLE\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109829 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sACK2 i2cmaster.vhd(52) " "Inferred latch for \"state.sACK2\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109830 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sACK1 i2cmaster.vhd(52) " "Inferred latch for \"state.sACK1\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109830 "|i2cmaster"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state.sSTART i2cmaster.vhd(52) " "Inferred latch for \"state.sSTART\" at i2cmaster.vhd(52)" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1381815109831 "|i2cmaster"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "ack_error " "Bidir \"ack_error\" has no driver" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 25 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1381815110707 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 -1 1381815110707 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sMACK_865 " "Latch state.sMACK_865 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sREAD_915 " "Ports D and ENA on the latch are fed by the same signal state.sREAD_915" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381815110715 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381815110715 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sIDLE_965 " "Latch state.sIDLE_965 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sSTOP_840 " "Ports D and ENA on the latch are fed by the same signal state.sSTOP_840" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381815110716 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381815110716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sACK2_990 " "Latch state.sACK2_990 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sWRITE_940 " "Ports D and ENA on the latch are fed by the same signal state.sWRITE_940" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381815110716 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381815110716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sACK1_1015 " "Latch state.sACK1_1015 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sADDR_890 " "Ports D and ENA on the latch are fed by the same signal state.sADDR_890" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381815110716 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381815110716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sREAD_915 " "Latch state.sREAD_915 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sMACK_865 " "Ports D and ENA on the latch are fed by the same signal state.sMACK_865" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381815110716 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381815110716 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sSTOP_840 " "Latch state.sSTOP_840 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state_ena " "Ports D and ENA on the latch are fed by the same signal state_ena" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 38 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381815110717 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381815110717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sWRITE_940 " "Latch state.sWRITE_940 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sACK1_1015 " "Ports D and ENA on the latch are fed by the same signal state.sACK1_1015" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381815110717 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381815110717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sADDR_890 " "Latch state.sADDR_890 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sSTART_1040 " "Ports D and ENA on the latch are fed by the same signal state.sSTART_1040" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381815110717 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381815110717 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state.sSTART_1040 " "Latch state.sSTART_1040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.sIDLE_965 " "Ports D and ENA on the latch are fed by the same signal state.sIDLE_965" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1381815110717 ""}  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 52 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1381815110717 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[0\] GND " "Pin \"data_rd\[0\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381815110783 "|i2cmaster|data_rd[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[1\] GND " "Pin \"data_rd\[1\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381815110783 "|i2cmaster|data_rd[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[2\] GND " "Pin \"data_rd\[2\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381815110783 "|i2cmaster|data_rd[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[3\] GND " "Pin \"data_rd\[3\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381815110783 "|i2cmaster|data_rd[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[4\] GND " "Pin \"data_rd\[4\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381815110783 "|i2cmaster|data_rd[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[5\] GND " "Pin \"data_rd\[5\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381815110783 "|i2cmaster|data_rd[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[6\] GND " "Pin \"data_rd\[6\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381815110783 "|i2cmaster|data_rd[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "data_rd\[7\] GND " "Pin \"data_rd\[7\]\" is stuck at GND" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1381815110783 "|i2cmaster|data_rd[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1381815110783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1381815111194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381815111194 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "areset_n " "No output dependent on input pin \"areset_n\"" {  } { { "vhd_src/i2cmaster.vhd" "" { Text "C:/Users/Natsu/Documents/GitHub/FYS4220---Lab-2/i2cmaster/vhd_src/i2cmaster.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1381815111258 "|i2cmaster|areset_n"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1381815111258 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "170 " "Implemented 170 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1381815111260 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1381815111260 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "3 " "Implemented 3 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1381815111260 ""} { "Info" "ICUT_CUT_TM_LCELLS" "139 " "Implemented 139 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1381815111260 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1381815111260 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "484 " "Peak virtual memory: 484 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1381815111295 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 15 07:31:51 2013 " "Processing ended: Tue Oct 15 07:31:51 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1381815111295 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1381815111295 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1381815111295 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1381815111295 ""}
