# Single-Stage-Pipeline_Register
This repository implements a fully synthesizable single-stage pipeline register in SystemVerilog using a standard valid/ready handshake protocol.
The design correctly handles backpressure, prevents data loss or duplication, and resets to a clean empty state.
Link for the project
https://www.edaplayground.com/x/dz2J
