int
F_1 ( struct V_1 * V_2 )
{
switch ( V_2 -> V_3 ) {
case 0x117 :
V_2 -> V_4 = L_1 ;
V_2 -> V_5 [ V_6 ] = & V_7 ;
V_2 -> V_5 [ V_8 ] = V_9 ;
V_2 -> V_5 [ V_10 ] = V_11 ;
V_2 -> V_5 [ V_12 ] = & V_13 ;
V_2 -> V_5 [ V_14 ] = & V_15 ;
V_2 -> V_5 [ V_16 ] = & V_17 ;
V_2 -> V_5 [ V_18 ] = & V_19 ;
V_2 -> V_5 [ V_20 ] = V_21 ;
V_2 -> V_5 [ V_22 ] = V_23 ;
V_2 -> V_5 [ V_24 ] = V_25 ;
V_2 -> V_5 [ V_26 ] = & V_27 ;
V_2 -> V_5 [ V_28 ] = V_29 ;
V_2 -> V_5 [ V_30 ] = V_31 ;
V_2 -> V_5 [ V_32 ] = & V_33 ;
V_2 -> V_5 [ V_34 ] = V_35 ;
V_2 -> V_5 [ V_36 ] = & V_37 ;
V_2 -> V_5 [ V_38 ] = & V_39 ;
V_2 -> V_5 [ V_40 ] = V_41 ;
#if 0
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
#endif
V_2 -> V_5 [ V_42 ] = V_43 ;
V_2 -> V_5 [ V_44 ] = V_45 ;
V_2 -> V_5 [ V_46 ] = V_47 ;
V_2 -> V_5 [ V_48 ] = V_49 ;
V_2 -> V_5 [ V_50 ] = V_51 ;
V_2 -> V_5 [ V_52 ] = & V_53 ;
#if 0
device->oclass[NVDEV_ENGINE_CE1 ] = &gk104_ce1_oclass;
#endif
V_2 -> V_5 [ V_54 ] = & V_55 ;
#if 0
device->oclass[NVDEV_ENGINE_MSVLD ] = &gk104_msvld_oclass;
device->oclass[NVDEV_ENGINE_MSPDEC ] = &gk104_mspdec_oclass;
device->oclass[NVDEV_ENGINE_MSPPP ] = &gf100_msppp_oclass;
#endif
break;
case 0x124 :
V_2 -> V_4 = L_2 ;
V_2 -> V_5 [ V_6 ] = & V_7 ;
V_2 -> V_5 [ V_8 ] = V_9 ;
V_2 -> V_5 [ V_10 ] = V_56 ;
V_2 -> V_5 [ V_12 ] = & V_13 ;
#if 0
device->oclass[NVDEV_SUBDEV_CLK ] = &gk104_clk_oclass;
device->oclass[NVDEV_SUBDEV_THERM ] = &gm107_therm_oclass;
#endif
V_2 -> V_5 [ V_18 ] = & V_19 ;
V_2 -> V_5 [ V_20 ] = V_57 ;
V_2 -> V_5 [ V_22 ] = V_23 ;
V_2 -> V_5 [ V_24 ] = V_25 ;
V_2 -> V_5 [ V_26 ] = & V_27 ;
V_2 -> V_5 [ V_28 ] = V_29 ;
V_2 -> V_5 [ V_30 ] = V_31 ;
V_2 -> V_5 [ V_32 ] = & V_33 ;
V_2 -> V_5 [ V_34 ] = V_35 ;
V_2 -> V_5 [ V_36 ] = & V_37 ;
V_2 -> V_5 [ V_38 ] = & V_39 ;
V_2 -> V_5 [ V_40 ] = V_41 ;
#if 0
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
#endif
V_2 -> V_5 [ V_42 ] = V_43 ;
V_2 -> V_5 [ V_44 ] = V_58 ;
V_2 -> V_5 [ V_46 ] = V_47 ;
V_2 -> V_5 [ V_48 ] = V_59 ;
V_2 -> V_5 [ V_50 ] = V_60 ;
V_2 -> V_5 [ V_52 ] = & V_61 ;
V_2 -> V_5 [ V_62 ] = & V_63 ;
V_2 -> V_5 [ V_54 ] = & V_64 ;
#if 0
device->oclass[NVDEV_ENGINE_MSVLD ] = &gk104_msvld_oclass;
device->oclass[NVDEV_ENGINE_MSPDEC ] = &gk104_mspdec_oclass;
device->oclass[NVDEV_ENGINE_MSPPP ] = &gf100_msppp_oclass;
#endif
break;
case 0x126 :
V_2 -> V_4 = L_3 ;
V_2 -> V_5 [ V_6 ] = & V_7 ;
V_2 -> V_5 [ V_8 ] = V_9 ;
V_2 -> V_5 [ V_10 ] = V_56 ;
V_2 -> V_5 [ V_12 ] = & V_13 ;
#if 0
device->oclass[NVDEV_SUBDEV_CLK ] = &gk104_clk_oclass;
device->oclass[NVDEV_SUBDEV_THERM ] = &gm107_therm_oclass;
#endif
V_2 -> V_5 [ V_18 ] = & V_19 ;
V_2 -> V_5 [ V_20 ] = V_57 ;
V_2 -> V_5 [ V_22 ] = V_23 ;
V_2 -> V_5 [ V_24 ] = V_25 ;
V_2 -> V_5 [ V_26 ] = & V_27 ;
V_2 -> V_5 [ V_28 ] = V_29 ;
V_2 -> V_5 [ V_30 ] = V_31 ;
V_2 -> V_5 [ V_32 ] = & V_33 ;
V_2 -> V_5 [ V_34 ] = V_35 ;
V_2 -> V_5 [ V_36 ] = & V_37 ;
V_2 -> V_5 [ V_38 ] = & V_39 ;
V_2 -> V_5 [ V_40 ] = V_41 ;
#if 0
device->oclass[NVDEV_SUBDEV_VOLT ] = &nv40_volt_oclass;
#endif
V_2 -> V_5 [ V_42 ] = V_43 ;
V_2 -> V_5 [ V_44 ] = V_58 ;
V_2 -> V_5 [ V_46 ] = V_47 ;
V_2 -> V_5 [ V_48 ] = V_65 ;
V_2 -> V_5 [ V_50 ] = V_60 ;
V_2 -> V_5 [ V_52 ] = & V_61 ;
V_2 -> V_5 [ V_62 ] = & V_63 ;
V_2 -> V_5 [ V_54 ] = & V_64 ;
#if 0
device->oclass[NVDEV_ENGINE_MSVLD ] = &gk104_msvld_oclass;
device->oclass[NVDEV_ENGINE_MSPDEC ] = &gk104_mspdec_oclass;
device->oclass[NVDEV_ENGINE_MSPPP ] = &gf100_msppp_oclass;
#endif
break;
default:
F_2 ( V_2 , L_4 ) ;
return - V_66 ;
}
return 0 ;
}
