INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/Comparaotr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/ControllerUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControllerUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/DwBits.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DwBits
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/Finish.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Finish
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/ForwardUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/GeneralRegister.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GeneralRegister
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/ID.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/IF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/InstallUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstallUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/MemExt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemExt
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/Muxes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MUX2to1
INFO: [VRFC 10-311] analyzing module MUX3to1
INFO: [VRFC 10-311] analyzing module MUX4to1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/PCALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Adder
INFO: [VRFC 10-311] analyzing module NPC
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/ProgramCounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/StageRegisters.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_Reg
INFO: [VRFC 10-311] analyzing module ID_EX_Reg
INFO: [VRFC 10-311] analyzing module EX_MEM_Reg
INFO: [VRFC 10-311] analyzing module MEM_WB_Reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/soda/cpu/pipline/mips50/mips50.srcs/sources_1/new/TopLevel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TopLevel
