{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 11:48:01 2019 " "Info: Processing started: Mon Feb 25 11:48:01 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off rs232_ku -c rs232_ku --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off rs232_ku -c rs232_ku --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 112 80 248 128 "clk" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "clk2 " "Info: Assuming node \"clk2\" is an undefined clock" {  } { { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "rs232_ku:inst1\|m\[2\] " "Info: Detected ripple clock \"rs232_ku:inst1\|m\[2\]\" as buffer" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rs232_ku:inst1\|m\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register BaudTickGen:inst\|Acc\[1\] register BaudTickGen:inst\|Acc\[16\] 350.39 MHz 2.854 ns Internal " "Info: Clock \"clk\" has Internal fmax of 350.39 MHz between source register \"BaudTickGen:inst\|Acc\[1\]\" and destination register \"BaudTickGen:inst\|Acc\[16\]\" (period= 2.854 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.615 ns + Longest register register " "Info: + Longest register to register delay is 2.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns BaudTickGen:inst\|Acc\[1\] 1 REG LCFF_X14_Y9_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X14_Y9_N1; Fanout = 2; REG Node = 'BaudTickGen:inst\|Acc\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.352 ns) + CELL(0.495 ns) 0.847 ns BaudTickGen:inst\|Acc\[1\]~17 2 COMB LCCOMB_X14_Y9_N0 2 " "Info: 2: + IC(0.352 ns) + CELL(0.495 ns) = 0.847 ns; Loc. = LCCOMB_X14_Y9_N0; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[1\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.847 ns" { BaudTickGen:inst|Acc[1] BaudTickGen:inst|Acc[1]~17 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.927 ns BaudTickGen:inst\|Acc\[2\]~19 3 COMB LCCOMB_X14_Y9_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.927 ns; Loc. = LCCOMB_X14_Y9_N2; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[2\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[1]~17 BaudTickGen:inst|Acc[2]~19 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.007 ns BaudTickGen:inst\|Acc\[3\]~21 4 COMB LCCOMB_X14_Y9_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.007 ns; Loc. = LCCOMB_X14_Y9_N4; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[3\]~21'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[2]~19 BaudTickGen:inst|Acc[3]~21 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.087 ns BaudTickGen:inst\|Acc\[4\]~23 5 COMB LCCOMB_X14_Y9_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.087 ns; Loc. = LCCOMB_X14_Y9_N6; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[4\]~23'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[3]~21 BaudTickGen:inst|Acc[4]~23 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.167 ns BaudTickGen:inst\|Acc\[5\]~25 6 COMB LCCOMB_X14_Y9_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.167 ns; Loc. = LCCOMB_X14_Y9_N8; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[5\]~25'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[4]~23 BaudTickGen:inst|Acc[5]~25 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.247 ns BaudTickGen:inst\|Acc\[6\]~27 7 COMB LCCOMB_X14_Y9_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.247 ns; Loc. = LCCOMB_X14_Y9_N10; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[6\]~27'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[5]~25 BaudTickGen:inst|Acc[6]~27 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.327 ns BaudTickGen:inst\|Acc\[7\]~29 8 COMB LCCOMB_X14_Y9_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.327 ns; Loc. = LCCOMB_X14_Y9_N12; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[7\]~29'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[6]~27 BaudTickGen:inst|Acc[7]~29 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.501 ns BaudTickGen:inst\|Acc\[8\]~31 9 COMB LCCOMB_X14_Y9_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 1.501 ns; Loc. = LCCOMB_X14_Y9_N14; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[8\]~31'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { BaudTickGen:inst|Acc[7]~29 BaudTickGen:inst|Acc[8]~31 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.581 ns BaudTickGen:inst\|Acc\[9\]~33 10 COMB LCCOMB_X14_Y9_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.581 ns; Loc. = LCCOMB_X14_Y9_N16; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[9\]~33'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[8]~31 BaudTickGen:inst|Acc[9]~33 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.661 ns BaudTickGen:inst\|Acc\[10\]~35 11 COMB LCCOMB_X14_Y9_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.661 ns; Loc. = LCCOMB_X14_Y9_N18; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[10\]~35'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[9]~33 BaudTickGen:inst|Acc[10]~35 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.741 ns BaudTickGen:inst\|Acc\[11\]~37 12 COMB LCCOMB_X14_Y9_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.741 ns; Loc. = LCCOMB_X14_Y9_N20; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[11\]~37'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[10]~35 BaudTickGen:inst|Acc[11]~37 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.821 ns BaudTickGen:inst\|Acc\[12\]~39 13 COMB LCCOMB_X14_Y9_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 1.821 ns; Loc. = LCCOMB_X14_Y9_N22; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[12\]~39'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[11]~37 BaudTickGen:inst|Acc[12]~39 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.901 ns BaudTickGen:inst\|Acc\[13\]~41 14 COMB LCCOMB_X14_Y9_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 1.901 ns; Loc. = LCCOMB_X14_Y9_N24; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[13\]~41'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[12]~39 BaudTickGen:inst|Acc[13]~41 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.981 ns BaudTickGen:inst\|Acc\[14\]~43 15 COMB LCCOMB_X14_Y9_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 1.981 ns; Loc. = LCCOMB_X14_Y9_N26; Fanout = 2; COMB Node = 'BaudTickGen:inst\|Acc\[14\]~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[13]~41 BaudTickGen:inst|Acc[14]~43 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.061 ns BaudTickGen:inst\|Acc\[15\]~45 16 COMB LCCOMB_X14_Y9_N28 1 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.061 ns; Loc. = LCCOMB_X14_Y9_N28; Fanout = 1; COMB Node = 'BaudTickGen:inst\|Acc\[15\]~45'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { BaudTickGen:inst|Acc[14]~43 BaudTickGen:inst|Acc[15]~45 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.519 ns BaudTickGen:inst\|Acc\[16\]~46 17 COMB LCCOMB_X14_Y9_N30 1 " "Info: 17: + IC(0.000 ns) + CELL(0.458 ns) = 2.519 ns; Loc. = LCCOMB_X14_Y9_N30; Fanout = 1; COMB Node = 'BaudTickGen:inst\|Acc\[16\]~46'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { BaudTickGen:inst|Acc[15]~45 BaudTickGen:inst|Acc[16]~46 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.615 ns BaudTickGen:inst\|Acc\[16\] 18 REG LCFF_X14_Y9_N31 1 " "Info: 18: + IC(0.000 ns) + CELL(0.096 ns) = 2.615 ns; Loc. = LCFF_X14_Y9_N31; Fanout = 1; REG Node = 'BaudTickGen:inst\|Acc\[16\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { BaudTickGen:inst|Acc[16]~46 BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 86.54 % ) " "Info: Total cell delay = 2.263 ns ( 86.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.352 ns ( 13.46 % ) " "Info: Total interconnect delay = 0.352 ns ( 13.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { BaudTickGen:inst|Acc[1] BaudTickGen:inst|Acc[1]~17 BaudTickGen:inst|Acc[2]~19 BaudTickGen:inst|Acc[3]~21 BaudTickGen:inst|Acc[4]~23 BaudTickGen:inst|Acc[5]~25 BaudTickGen:inst|Acc[6]~27 BaudTickGen:inst|Acc[7]~29 BaudTickGen:inst|Acc[8]~31 BaudTickGen:inst|Acc[9]~33 BaudTickGen:inst|Acc[10]~35 BaudTickGen:inst|Acc[11]~37 BaudTickGen:inst|Acc[12]~39 BaudTickGen:inst|Acc[13]~41 BaudTickGen:inst|Acc[14]~43 BaudTickGen:inst|Acc[15]~45 BaudTickGen:inst|Acc[16]~46 BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.615 ns" { BaudTickGen:inst|Acc[1] {} BaudTickGen:inst|Acc[1]~17 {} BaudTickGen:inst|Acc[2]~19 {} BaudTickGen:inst|Acc[3]~21 {} BaudTickGen:inst|Acc[4]~23 {} BaudTickGen:inst|Acc[5]~25 {} BaudTickGen:inst|Acc[6]~27 {} BaudTickGen:inst|Acc[7]~29 {} BaudTickGen:inst|Acc[8]~31 {} BaudTickGen:inst|Acc[9]~33 {} BaudTickGen:inst|Acc[10]~35 {} BaudTickGen:inst|Acc[11]~37 {} BaudTickGen:inst|Acc[12]~39 {} BaudTickGen:inst|Acc[13]~41 {} BaudTickGen:inst|Acc[14]~43 {} BaudTickGen:inst|Acc[15]~45 {} BaudTickGen:inst|Acc[16]~46 {} BaudTickGen:inst|Acc[16] {} } { 0.000ns 0.352ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.834 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 112 80 248 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 112 80 248 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.834 ns BaudTickGen:inst\|Acc\[16\] 3 REG LCFF_X14_Y9_N31 1 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.834 ns; Loc. = LCFF_X14_Y9_N31; Fanout = 1; REG Node = 'BaudTickGen:inst\|Acc\[16\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.74 % ) " "Info: Total cell delay = 1.608 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.226 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[16] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.834 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns clk 1 CLK PIN_D12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_D12; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 112 80 248 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.244 ns clk~clkctrl 2 COMB CLKCTRL_G11 16 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.244 ns; Loc. = CLKCTRL_G11; Fanout = 16; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk clk~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 112 80 248 128 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.834 ns BaudTickGen:inst\|Acc\[1\] 3 REG LCFF_X14_Y9_N1 2 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.834 ns; Loc. = LCFF_X14_Y9_N1; Fanout = 2; REG Node = 'BaudTickGen:inst\|Acc\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clk~clkctrl BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.608 ns ( 56.74 % ) " "Info: Total cell delay = 1.608 ns ( 56.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.226 ns ( 43.26 % ) " "Info: Total interconnect delay = 1.226 ns ( 43.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[16] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 210 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { BaudTickGen:inst|Acc[1] BaudTickGen:inst|Acc[1]~17 BaudTickGen:inst|Acc[2]~19 BaudTickGen:inst|Acc[3]~21 BaudTickGen:inst|Acc[4]~23 BaudTickGen:inst|Acc[5]~25 BaudTickGen:inst|Acc[6]~27 BaudTickGen:inst|Acc[7]~29 BaudTickGen:inst|Acc[8]~31 BaudTickGen:inst|Acc[9]~33 BaudTickGen:inst|Acc[10]~35 BaudTickGen:inst|Acc[11]~37 BaudTickGen:inst|Acc[12]~39 BaudTickGen:inst|Acc[13]~41 BaudTickGen:inst|Acc[14]~43 BaudTickGen:inst|Acc[15]~45 BaudTickGen:inst|Acc[16]~46 BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.615 ns" { BaudTickGen:inst|Acc[1] {} BaudTickGen:inst|Acc[1]~17 {} BaudTickGen:inst|Acc[2]~19 {} BaudTickGen:inst|Acc[3]~21 {} BaudTickGen:inst|Acc[4]~23 {} BaudTickGen:inst|Acc[5]~25 {} BaudTickGen:inst|Acc[6]~27 {} BaudTickGen:inst|Acc[7]~29 {} BaudTickGen:inst|Acc[8]~31 {} BaudTickGen:inst|Acc[9]~33 {} BaudTickGen:inst|Acc[10]~35 {} BaudTickGen:inst|Acc[11]~37 {} BaudTickGen:inst|Acc[12]~39 {} BaudTickGen:inst|Acc[13]~41 {} BaudTickGen:inst|Acc[14]~43 {} BaudTickGen:inst|Acc[15]~45 {} BaudTickGen:inst|Acc[16]~46 {} BaudTickGen:inst|Acc[16] {} } { 0.000ns 0.352ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[16] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[16] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.834 ns" { clk clk~clkctrl BaudTickGen:inst|Acc[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.834 ns" { clk {} clk~combout {} clk~clkctrl {} BaudTickGen:inst|Acc[1] {} } { 0.000ns 0.000ns 0.238ns 0.988ns } { 0.000ns 1.006ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk2 register rs232_ku:inst1\|count2\[0\] register rs232_ku:inst1\|TxD 161.08 MHz 6.208 ns Internal " "Info: Clock \"clk2\" has Internal fmax of 161.08 MHz between source register \"rs232_ku:inst1\|count2\[0\]\" and destination register \"rs232_ku:inst1\|TxD\" (period= 6.208 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.979 ns + Longest register register " "Info: + Longest register to register delay is 5.979 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_ku:inst1\|count2\[0\] 1 REG LCFF_X22_Y8_N31 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y8_N31; Fanout = 4; REG Node = 'rs232_ku:inst1\|count2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_ku:inst1|count2[0] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.322 ns) 2.131 ns rs232_ku:inst1\|TxD~0 2 COMB LCCOMB_X12_Y12_N10 1 " "Info: 2: + IC(1.809 ns) + CELL(0.322 ns) = 2.131 ns; Loc. = LCCOMB_X12_Y12_N10; Fanout = 1; COMB Node = 'rs232_ku:inst1\|TxD~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.131 ns" { rs232_ku:inst1|count2[0] rs232_ku:inst1|TxD~0 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.727 ns) + CELL(0.178 ns) 4.036 ns rs232_ku:inst1\|TxD~1 3 COMB LCCOMB_X22_Y8_N8 1 " "Info: 3: + IC(1.727 ns) + CELL(0.178 ns) = 4.036 ns; Loc. = LCCOMB_X22_Y8_N8; Fanout = 1; COMB Node = 'rs232_ku:inst1\|TxD~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.905 ns" { rs232_ku:inst1|TxD~0 rs232_ku:inst1|TxD~1 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.669 ns) + CELL(0.178 ns) 5.883 ns rs232_ku:inst1\|TxD~2 4 COMB LCCOMB_X6_Y5_N0 1 " "Info: 4: + IC(1.669 ns) + CELL(0.178 ns) = 5.883 ns; Loc. = LCCOMB_X6_Y5_N0; Fanout = 1; COMB Node = 'rs232_ku:inst1\|TxD~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.847 ns" { rs232_ku:inst1|TxD~1 rs232_ku:inst1|TxD~2 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 5.979 ns rs232_ku:inst1\|TxD 5 REG LCFF_X6_Y5_N1 2 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 5.979 ns; Loc. = LCFF_X6_Y5_N1; Fanout = 2; REG Node = 'rs232_ku:inst1\|TxD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rs232_ku:inst1|TxD~2 rs232_ku:inst1|TxD } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.774 ns ( 12.95 % ) " "Info: Total cell delay = 0.774 ns ( 12.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.205 ns ( 87.05 % ) " "Info: Total interconnect delay = 5.205 ns ( 87.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { rs232_ku:inst1|count2[0] rs232_ku:inst1|TxD~0 rs232_ku:inst1|TxD~1 rs232_ku:inst1|TxD~2 rs232_ku:inst1|TxD } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { rs232_ku:inst1|count2[0] {} rs232_ku:inst1|TxD~0 {} rs232_ku:inst1|TxD~1 {} rs232_ku:inst1|TxD~2 {} rs232_ku:inst1|TxD {} } { 0.000ns 1.809ns 1.727ns 1.669ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.010 ns - Smallest " "Info: - Smallest clock skew is 0.010 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 2.856 ns + Shortest register " "Info: + Shortest clock path from clock \"clk2\" to destination register is 2.856 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk2~clkctrl 2 COMB CLKCTRL_G2 64 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.990 ns) + CELL(0.602 ns) 2.856 ns rs232_ku:inst1\|TxD 3 REG LCFF_X6_Y5_N1 2 " "Info: 3: + IC(0.990 ns) + CELL(0.602 ns) = 2.856 ns; Loc. = LCFF_X6_Y5_N1; Fanout = 2; REG Node = 'rs232_ku:inst1\|TxD'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { clk2~clkctrl rs232_ku:inst1|TxD } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.00 % ) " "Info: Total cell delay = 1.628 ns ( 57.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.228 ns ( 43.00 % ) " "Info: Total interconnect delay = 1.228 ns ( 43.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk2 clk2~clkctrl rs232_ku:inst1|TxD } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|TxD {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 2.846 ns - Longest register " "Info: - Longest clock path from clock \"clk2\" to source register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk2~clkctrl 2 COMB CLKCTRL_G2 64 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns rs232_ku:inst1\|count2\[0\] 3 REG LCFF_X22_Y8_N31 4 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X22_Y8_N31; Fanout = 4; REG Node = 'rs232_ku:inst1\|count2\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clk2~clkctrl rs232_ku:inst1|count2[0] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk2 clk2~clkctrl rs232_ku:inst1|count2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|count2[0] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk2 clk2~clkctrl rs232_ku:inst1|TxD } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|TxD {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk2 clk2~clkctrl rs232_ku:inst1|count2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|count2[0] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.979 ns" { rs232_ku:inst1|count2[0] rs232_ku:inst1|TxD~0 rs232_ku:inst1|TxD~1 rs232_ku:inst1|TxD~2 rs232_ku:inst1|TxD } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.979 ns" { rs232_ku:inst1|count2[0] {} rs232_ku:inst1|TxD~0 {} rs232_ku:inst1|TxD~1 {} rs232_ku:inst1|TxD~2 {} rs232_ku:inst1|TxD {} } { 0.000ns 1.809ns 1.727ns 1.669ns 0.000ns } { 0.000ns 0.322ns 0.178ns 0.178ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.856 ns" { clk2 clk2~clkctrl rs232_ku:inst1|TxD } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.856 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|TxD {} } { 0.000ns 0.000ns 0.238ns 0.990ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk2 clk2~clkctrl rs232_ku:inst1|count2[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|count2[0] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk2 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"clk2\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "rs232_ku:inst1\|m\[1\] rs232_ku:inst1\|m\[2\] clk2 117 ps " "Info: Found hold time violation between source  pin or register \"rs232_ku:inst1\|m\[1\]\" and destination pin or register \"rs232_ku:inst1\|m\[2\]\" for clock \"clk2\" (Hold time is 117 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.738 ns + Largest " "Info: + Largest clock skew is 0.738 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 3.597 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to destination register is 3.597 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.602 ns) 3.597 ns rs232_ku:inst1\|m\[2\] 2 REG LCFF_X25_Y24_N1 3 " "Info: 2: + IC(1.969 ns) + CELL(0.602 ns) = 3.597 ns; Loc. = LCFF_X25_Y24_N1; Fanout = 3; REG Node = 'rs232_ku:inst1\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.571 ns" { clk2 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 45.26 % ) " "Info: Total cell delay = 1.628 ns ( 45.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.969 ns ( 54.74 % ) " "Info: Total interconnect delay = 1.969 ns ( 54.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.597 ns" { clk2 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.597 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} } { 0.000ns 0.000ns 1.969ns } { 0.000ns 1.026ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 2.859 ns - Shortest register " "Info: - Shortest clock path from clock \"clk2\" to source register is 2.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk2~clkctrl 2 COMB CLKCTRL_G2 64 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.993 ns) + CELL(0.602 ns) 2.859 ns rs232_ku:inst1\|m\[1\] 3 REG LCFF_X25_Y24_N7 2 " "Info: 3: + IC(0.993 ns) + CELL(0.602 ns) = 2.859 ns; Loc. = LCFF_X25_Y24_N7; Fanout = 2; REG Node = 'rs232_ku:inst1\|m\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.595 ns" { clk2~clkctrl rs232_ku:inst1|m[1] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.94 % ) " "Info: Total cell delay = 1.628 ns ( 56.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.231 ns ( 43.06 % ) " "Info: Total interconnect delay = 1.231 ns ( 43.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk2 clk2~clkctrl rs232_ku:inst1|m[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|m[1] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.597 ns" { clk2 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.597 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} } { 0.000ns 0.000ns 1.969ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk2 clk2~clkctrl rs232_ku:inst1|m[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|m[1] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 54 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.630 ns - Shortest register register " "Info: - Shortest register to register delay is 0.630 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_ku:inst1\|m\[1\] 1 REG LCFF_X25_Y24_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y24_N7; Fanout = 2; REG Node = 'rs232_ku:inst1\|m\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_ku:inst1|m[1] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.356 ns) + CELL(0.178 ns) 0.534 ns rs232_ku:inst1\|m\[2\]~0 2 COMB LCCOMB_X25_Y24_N0 1 " "Info: 2: + IC(0.356 ns) + CELL(0.178 ns) = 0.534 ns; Loc. = LCCOMB_X25_Y24_N0; Fanout = 1; COMB Node = 'rs232_ku:inst1\|m\[2\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { rs232_ku:inst1|m[1] rs232_ku:inst1|m[2]~0 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 0.630 ns rs232_ku:inst1\|m\[2\] 3 REG LCFF_X25_Y24_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 0.630 ns; Loc. = LCFF_X25_Y24_N1; Fanout = 3; REG Node = 'rs232_ku:inst1\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rs232_ku:inst1|m[2]~0 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.274 ns ( 43.49 % ) " "Info: Total cell delay = 0.274 ns ( 43.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.356 ns ( 56.51 % ) " "Info: Total interconnect delay = 0.356 ns ( 56.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { rs232_ku:inst1|m[1] rs232_ku:inst1|m[2]~0 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.630 ns" { rs232_ku:inst1|m[1] {} rs232_ku:inst1|m[2]~0 {} rs232_ku:inst1|m[2] {} } { 0.000ns 0.356ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.597 ns" { clk2 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.597 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} } { 0.000ns 0.000ns 1.969ns } { 0.000ns 1.026ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.859 ns" { clk2 clk2~clkctrl rs232_ku:inst1|m[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.859 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|m[1] {} } { 0.000ns 0.000ns 0.238ns 0.993ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { rs232_ku:inst1|m[1] rs232_ku:inst1|m[2]~0 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.630 ns" { rs232_ku:inst1|m[1] {} rs232_ku:inst1|m[2]~0 {} rs232_ku:inst1|m[2] {} } { 0.000ns 0.356ns 0.000ns } { 0.000ns 0.178ns 0.096ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "rs232_ku:inst1\|TxD_state\[2\] TxD_start clk2 1.814 ns register " "Info: tsu for register \"rs232_ku:inst1\|TxD_state\[2\]\" (data pin = \"TxD_start\", clock pin = \"clk2\") is 1.814 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.698 ns + Longest pin register " "Info: + Longest pin to register delay is 4.698 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns TxD_start 1 PIN PIN_L22 11 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L22; Fanout = 11; PIN Node = 'TxD_start'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { TxD_start } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 192 488 656 208 "TxD_start" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.175 ns) + CELL(0.544 ns) 3.745 ns rs232_ku:inst1\|Mux1~0 2 COMB LCCOMB_X22_Y8_N24 1 " "Info: 2: + IC(2.175 ns) + CELL(0.544 ns) = 3.745 ns; Loc. = LCCOMB_X22_Y8_N24; Fanout = 1; COMB Node = 'rs232_ku:inst1\|Mux1~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.719 ns" { TxD_start rs232_ku:inst1|Mux1~0 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.545 ns) 4.602 ns rs232_ku:inst1\|Mux1~1 3 COMB LCCOMB_X22_Y8_N18 1 " "Info: 3: + IC(0.312 ns) + CELL(0.545 ns) = 4.602 ns; Loc. = LCCOMB_X22_Y8_N18; Fanout = 1; COMB Node = 'rs232_ku:inst1\|Mux1~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.857 ns" { rs232_ku:inst1|Mux1~0 rs232_ku:inst1|Mux1~1 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.698 ns rs232_ku:inst1\|TxD_state\[2\] 4 REG LCFF_X22_Y8_N19 11 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.698 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 11; REG Node = 'rs232_ku:inst1\|TxD_state\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rs232_ku:inst1|Mux1~1 rs232_ku:inst1|TxD_state[2] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.211 ns ( 47.06 % ) " "Info: Total cell delay = 2.211 ns ( 47.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.487 ns ( 52.94 % ) " "Info: Total interconnect delay = 2.487 ns ( 52.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.698 ns" { TxD_start rs232_ku:inst1|Mux1~0 rs232_ku:inst1|Mux1~1 rs232_ku:inst1|TxD_state[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.698 ns" { TxD_start {} TxD_start~combout {} rs232_ku:inst1|Mux1~0 {} rs232_ku:inst1|Mux1~1 {} rs232_ku:inst1|TxD_state[2] {} } { 0.000ns 0.000ns 2.175ns 0.312ns 0.000ns } { 0.000ns 1.026ns 0.544ns 0.545ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 2.846 ns - Shortest register " "Info: - Shortest clock path from clock \"clk2\" to destination register is 2.846 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clk2~clkctrl 2 COMB CLKCTRL_G2 64 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G2; Fanout = 64; COMB Node = 'clk2~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clk2 clk2~clkctrl } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.980 ns) + CELL(0.602 ns) 2.846 ns rs232_ku:inst1\|TxD_state\[2\] 3 REG LCFF_X22_Y8_N19 11 " "Info: 3: + IC(0.980 ns) + CELL(0.602 ns) = 2.846 ns; Loc. = LCFF_X22_Y8_N19; Fanout = 11; REG Node = 'rs232_ku:inst1\|TxD_state\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { clk2~clkctrl rs232_ku:inst1|TxD_state[2] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.20 % ) " "Info: Total cell delay = 1.628 ns ( 57.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.218 ns ( 42.80 % ) " "Info: Total interconnect delay = 1.218 ns ( 42.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk2 clk2~clkctrl rs232_ku:inst1|TxD_state[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|TxD_state[2] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.698 ns" { TxD_start rs232_ku:inst1|Mux1~0 rs232_ku:inst1|Mux1~1 rs232_ku:inst1|TxD_state[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.698 ns" { TxD_start {} TxD_start~combout {} rs232_ku:inst1|Mux1~0 {} rs232_ku:inst1|Mux1~1 {} rs232_ku:inst1|TxD_state[2] {} } { 0.000ns 0.000ns 2.175ns 0.312ns 0.000ns } { 0.000ns 1.026ns 0.544ns 0.545ns 0.096ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.846 ns" { clk2 clk2~clkctrl rs232_ku:inst1|TxD_state[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.846 ns" { clk2 {} clk2~combout {} clk2~clkctrl {} rs232_ku:inst1|TxD_state[2] {} } { 0.000ns 0.000ns 0.238ns 0.980ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk2 SS1 rs232_ku:inst1\|SS1 13.392 ns register " "Info: tco from clock \"clk2\" to destination pin \"SS1\" through register \"rs232_ku:inst1\|SS1\" is 13.392 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 source 7.691 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to source register is 7.691 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.879 ns) 3.874 ns rs232_ku:inst1\|m\[2\] 2 REG LCFF_X25_Y24_N1 3 " "Info: 2: + IC(1.969 ns) + CELL(0.879 ns) = 3.874 ns; Loc. = LCFF_X25_Y24_N1; Fanout = 3; REG Node = 'rs232_ku:inst1\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clk2 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.239 ns) + CELL(0.000 ns) 6.113 ns rs232_ku:inst1\|m\[2\]~clkctrl 3 COMB CLKCTRL_G15 74 " "Info: 3: + IC(2.239 ns) + CELL(0.000 ns) = 6.113 ns; Loc. = CLKCTRL_G15; Fanout = 74; COMB Node = 'rs232_ku:inst1\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { rs232_ku:inst1|m[2] rs232_ku:inst1|m[2]~clkctrl } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.976 ns) + CELL(0.602 ns) 7.691 ns rs232_ku:inst1\|SS1 4 REG LCFF_X34_Y10_N17 1 " "Info: 4: + IC(0.976 ns) + CELL(0.602 ns) = 7.691 ns; Loc. = LCFF_X34_Y10_N17; Fanout = 1; REG Node = 'rs232_ku:inst1\|SS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.578 ns" { rs232_ku:inst1|m[2]~clkctrl rs232_ku:inst1|SS1 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 32.60 % ) " "Info: Total cell delay = 2.507 ns ( 32.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.184 ns ( 67.40 % ) " "Info: Total interconnect delay = 5.184 ns ( 67.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.691 ns" { clk2 rs232_ku:inst1|m[2] rs232_ku:inst1|m[2]~clkctrl rs232_ku:inst1|SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.691 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} rs232_ku:inst1|m[2]~clkctrl {} rs232_ku:inst1|SS1 {} } { 0.000ns 0.000ns 1.969ns 2.239ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 8 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.424 ns + Longest register pin " "Info: + Longest register to pin delay is 5.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns rs232_ku:inst1\|SS1 1 REG LCFF_X34_Y10_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y10_N17; Fanout = 1; REG Node = 'rs232_ku:inst1\|SS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rs232_ku:inst1|SS1 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.448 ns) + CELL(2.976 ns) 5.424 ns SS1 2 PIN PIN_B14 0 " "Info: 2: + IC(2.448 ns) + CELL(2.976 ns) = 5.424 ns; Loc. = PIN_B14; Fanout = 0; PIN Node = 'SS1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { rs232_ku:inst1|SS1 SS1 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 192 808 984 208 "SS1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.976 ns ( 54.87 % ) " "Info: Total cell delay = 2.976 ns ( 54.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.448 ns ( 45.13 % ) " "Info: Total interconnect delay = 2.448 ns ( 45.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { rs232_ku:inst1|SS1 SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { rs232_ku:inst1|SS1 {} SS1 {} } { 0.000ns 2.448ns } { 0.000ns 2.976ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.691 ns" { clk2 rs232_ku:inst1|m[2] rs232_ku:inst1|m[2]~clkctrl rs232_ku:inst1|SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.691 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} rs232_ku:inst1|m[2]~clkctrl {} rs232_ku:inst1|SS1 {} } { 0.000ns 0.000ns 1.969ns 2.239ns 0.976ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.424 ns" { rs232_ku:inst1|SS1 SS1 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.424 ns" { rs232_ku:inst1|SS1 {} SS1 {} } { 0.000ns 2.448ns } { 0.000ns 2.976ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rs232_ku:inst1\|store\[8\] MISO clk2 0.679 ns register " "Info: th for register \"rs232_ku:inst1\|store\[8\]\" (data pin = \"MISO\", clock pin = \"clk2\") is 0.679 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk2 destination 7.714 ns + Longest register " "Info: + Longest clock path from clock \"clk2\" to destination register is 7.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clk2 1 CLK PIN_L1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'clk2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk2 } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 176 488 656 192 "clk2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.879 ns) 3.874 ns rs232_ku:inst1\|m\[2\] 2 REG LCFF_X25_Y24_N1 3 " "Info: 2: + IC(1.969 ns) + CELL(0.879 ns) = 3.874 ns; Loc. = LCFF_X25_Y24_N1; Fanout = 3; REG Node = 'rs232_ku:inst1\|m\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clk2 rs232_ku:inst1|m[2] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.239 ns) + CELL(0.000 ns) 6.113 ns rs232_ku:inst1\|m\[2\]~clkctrl 3 COMB CLKCTRL_G15 74 " "Info: 3: + IC(2.239 ns) + CELL(0.000 ns) = 6.113 ns; Loc. = CLKCTRL_G15; Fanout = 74; COMB Node = 'rs232_ku:inst1\|m\[2\]~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.239 ns" { rs232_ku:inst1|m[2] rs232_ku:inst1|m[2]~clkctrl } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.602 ns) 7.714 ns rs232_ku:inst1\|store\[8\] 4 REG LCFF_X35_Y26_N17 2 " "Info: 4: + IC(0.999 ns) + CELL(0.602 ns) = 7.714 ns; Loc. = LCFF_X35_Y26_N17; Fanout = 2; REG Node = 'rs232_ku:inst1\|store\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.601 ns" { rs232_ku:inst1|m[2]~clkctrl rs232_ku:inst1|store[8] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 32.50 % ) " "Info: Total cell delay = 2.507 ns ( 32.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.207 ns ( 67.50 % ) " "Info: Total interconnect delay = 5.207 ns ( 67.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { clk2 rs232_ku:inst1|m[2] rs232_ku:inst1|m[2]~clkctrl rs232_ku:inst1|store[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} rs232_ku:inst1|m[2]~clkctrl {} rs232_ku:inst1|store[8] {} } { 0.000ns 0.000ns 1.969ns 2.239ns 0.999ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 113 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.321 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.321 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.863 ns) 0.863 ns MISO 1 PIN PIN_A13 9 " "Info: 1: + IC(0.000 ns) + CELL(0.863 ns) = 0.863 ns; Loc. = PIN_A13; Fanout = 9; PIN Node = 'MISO'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { MISO } "NODE_NAME" } } { "Block1.bdf" "" { Schematic "C:/Users/PRAGYA/Desktop/rs232_ku/Block1.bdf" { { 160 488 656 176 "MISO" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.841 ns) + CELL(0.521 ns) 7.225 ns rs232_ku:inst1\|store\[8\]~1 2 COMB LCCOMB_X35_Y26_N16 1 " "Info: 2: + IC(5.841 ns) + CELL(0.521 ns) = 7.225 ns; Loc. = LCCOMB_X35_Y26_N16; Fanout = 1; COMB Node = 'rs232_ku:inst1\|store\[8\]~1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { MISO rs232_ku:inst1|store[8]~1 } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 7.321 ns rs232_ku:inst1\|store\[8\] 3 REG LCFF_X35_Y26_N17 2 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 7.321 ns; Loc. = LCFF_X35_Y26_N17; Fanout = 2; REG Node = 'rs232_ku:inst1\|store\[8\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { rs232_ku:inst1|store[8]~1 rs232_ku:inst1|store[8] } "NODE_NAME" } } { "rs232_ku.v" "" { Text "C:/Users/PRAGYA/Desktop/rs232_ku/rs232_ku.v" 113 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.480 ns ( 20.22 % ) " "Info: Total cell delay = 1.480 ns ( 20.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.841 ns ( 79.78 % ) " "Info: Total interconnect delay = 5.841 ns ( 79.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { MISO rs232_ku:inst1|store[8]~1 rs232_ku:inst1|store[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.321 ns" { MISO {} MISO~combout {} rs232_ku:inst1|store[8]~1 {} rs232_ku:inst1|store[8] {} } { 0.000ns 0.000ns 5.841ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.714 ns" { clk2 rs232_ku:inst1|m[2] rs232_ku:inst1|m[2]~clkctrl rs232_ku:inst1|store[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.714 ns" { clk2 {} clk2~combout {} rs232_ku:inst1|m[2] {} rs232_ku:inst1|m[2]~clkctrl {} rs232_ku:inst1|store[8] {} } { 0.000ns 0.000ns 1.969ns 2.239ns 0.999ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.321 ns" { MISO rs232_ku:inst1|store[8]~1 rs232_ku:inst1|store[8] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.321 ns" { MISO {} MISO~combout {} rs232_ku:inst1|store[8]~1 {} rs232_ku:inst1|store[8] {} } { 0.000ns 0.000ns 5.841ns 0.000ns } { 0.000ns 0.863ns 0.521ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "156 " "Info: Peak virtual memory: 156 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 25 11:48:02 2019 " "Info: Processing ended: Mon Feb 25 11:48:02 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
