// Seed: 4033461214
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output uwire id_2,
    input uwire id_3,
    input tri0 id_4,
    input wand id_5,
    input wire id_6,
    input tri id_7,
    output uwire id_8,
    input wand id_9,
    input wand id_10,
    output uwire id_11,
    output wire id_12,
    output wor id_13,
    input tri1 id_14,
    input supply0 id_15,
    input tri1 id_16,
    input tri id_17,
    input supply1 id_18,
    output tri id_19
);
  assign id_13 = id_17;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    output supply0 id_1,
    output wor id_2,
    input wire id_3,
    output supply1 id_4,
    input wor id_5,
    output supply1 id_6
);
  assign id_4 = -1 * id_3 - 1 || id_5;
  assign id_2 = id_5;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_6,
      id_0,
      id_5,
      id_0,
      id_5,
      id_0,
      id_2,
      id_5,
      id_3,
      id_2,
      id_6,
      id_6,
      id_3,
      id_5,
      id_3,
      id_3,
      id_3,
      id_6
  );
  wire id_8;
  logic id_9, id_10;
endmodule
