#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000f59c60 .scope module, "dut" "dut" 2 28;
 .timescale 0 0;
v0000000000f5e080_0 .var "clock", 0 0;
v0000000000f5e120_0 .net "out", 0 0, v0000000000f5df40_0;  1 drivers
v0000000000f57820_0 .var "reset", 0 0;
v0000000000f578c0_0 .var "x", 0 0;
v0000000000f57960_0 .var "y", 0 0;
v0000000000f57a00_0 .net "z", 0 0, L_0000000000e5adf0;  1 drivers
S_0000000000f5cd00 .scope module, "gate" "and_assign" 2 49, 2 1 0, S_0000000000f59c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0000000000e5adf0 .functor AND 1, v0000000000f578c0_0, v0000000000f57960_0, C4<1>, C4<1>;
v0000000000e5ad50_0 .net "x", 0 0, v0000000000f578c0_0;  1 drivers
v0000000000f5ce90_0 .net "y", 0 0, v0000000000f57960_0;  1 drivers
v0000000000f5cf30_0 .net "z", 0 0, L_0000000000e5adf0;  alias, 1 drivers
S_0000000000f5ddb0 .scope module, "reg_gate" "reg_and" 2 50, 2 7 0, S_0000000000f59c60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "in";
    .port_info 3 /OUTPUT 1 "out";
v0000000000f5b610_0 .net "clock", 0 0, v0000000000f5e080_0;  1 drivers
v0000000000f5b6b0_0 .net "in", 0 0, L_0000000000e5adf0;  alias, 1 drivers
v0000000000f5df40_0 .var "out", 0 0;
v0000000000f5dfe0_0 .net "reset", 0 0, v0000000000f57820_0;  1 drivers
E_0000000000e58bd0 .event posedge, v0000000000f5b610_0;
    .scope S_0000000000f5ddb0;
T_0 ;
    %wait E_0000000000e58bd0;
    %load/vec4 v0000000000f5dfe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f5df40_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000000000f5b6b0_0;
    %assign/vec4 v0000000000f5df40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000f59c60;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f5e080_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0000000000f59c60;
T_2 ;
    %vpi_call 2 34 "$dumpfile", "reg-and.vcd" {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f5cd00 {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000f5ddb0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f57820_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f578c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f57960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000f57820_0, 0;
    %vpi_call 2 41 "$display", "Reset complete" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f578c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f57960_0, 0, 1;
    %vpi_call 2 42 "$display", "set 1 1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f578c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f57960_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f578c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f57960_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000f578c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000f57960_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0000000000f59c60;
T_3 ;
    %delay 5, 0;
    %load/vec4 v0000000000f5e080_0;
    %inv;
    %store/vec4 v0000000000f5e080_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0000000000f59c60;
T_4 ;
    %wait E_0000000000e58bd0;
    %vpi_call 2 56 "$display", "time=%t, reset=%b, x=%b, y=%b, z=%b, out=%b", $time, v0000000000f57820_0, v0000000000f578c0_0, v0000000000f57960_0, v0000000000f57a00_0, v0000000000f5e120_0 {0 0 0};
    %jmp T_4;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "andgate.v";
