# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Baz/asserts-success-before-21-cycles-have-elapsed/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Baz/asserts-success-before-21-cycles-have-elapsed/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+ASSERT_VERBOSE_COND=!svsimTestbench.reset +define+PRINTF_COND=!svsimTestbench.reset +define+STOP_COND=!svsimTestbench.reset +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/verification/layers-Baz-Verification.sv ../primary-sources/verification/assert/layers-Baz-Verification-Assert.sv ../primary-sources/verification/cover/layers-Baz-Verification-Cover.sv ../primary-sources/verification/assume/layers-Baz-Verification-Assume.sv ../primary-sources/Baz.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      3787  2134782  1747309533   457698540  1747309533   457698540 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Baz/asserts-success-before-21-cycles-have-elapsed/primary-sources/../generated-sources/testbench.sv"
S      3530  2134770  1747309533   455698443  1747309533   452698299 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Baz/asserts-success-before-21-cycles-have-elapsed/primary-sources/../primary-sources/Baz.sv"
S       240  2134772  1747309533   456698491  1747309533   452698299 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Baz/asserts-success-before-21-cycles-have-elapsed/primary-sources/../primary-sources/verification/assert/layers-Baz-Verification-Assert.sv"
S       240  2134776  1747309533   456698491  1747309533   452698299 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Baz/asserts-success-before-21-cycles-have-elapsed/primary-sources/../primary-sources/verification/assume/layers-Baz-Verification-Assume.sv"
S       237  2134774  1747309533   456698491  1747309533   452698299 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Baz/asserts-success-before-21-cycles-have-elapsed/primary-sources/../primary-sources/verification/cover/layers-Baz-Verification-Cover.sv"
S       166  2134775  1747309533   456698491  1747309533   452698299 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Baz/asserts-success-before-21-cycles-have-elapsed/primary-sources/../primary-sources/verification/layers-Baz-Verification.sv"
S       166  2134775  1747309533   456698491  1747309533   452698299 "/home/venser/bak-dip/chisel/testings/median_test/build/chiselsim/ChiselSimExample/Baz/asserts-success-before-21-cycles-have-elapsed/primary-sources/verification/layers-Baz-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2134793  1747309533   577704314  1747309533   577704314 "verilated-sources/VsvsimTestbench.cpp"
T      3930  2134792  1747309533   577704314  1747309533   577704314 "verilated-sources/VsvsimTestbench.h"
T      2283  2134803  1747309533   578704363  1747309533   578704363 "verilated-sources/VsvsimTestbench.mk"
T      5241  2134791  1747309533   576704266  1747309533   576704266 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      4540  2134790  1747309533   576704266  1747309533   576704266 "verilated-sources/VsvsimTestbench__Dpi.h"
T      8653  2134794  1747309533   577704314  1747309533   577704314 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      4711  2134788  1747309533   576704266  1747309533   576704266 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      2574  2134789  1747309533   576704266  1747309533   576704266 "verilated-sources/VsvsimTestbench__Syms.h"
T      1556  2134796  1747309533   577704314  1747309533   577704314 "verilated-sources/VsvsimTestbench___024root.h"
T      5899  2134801  1747309533   578704363  1747309533   578704363 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T      9107  2134800  1747309533   578704363  1747309533   578704363 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T      8565  2134798  1747309533   578704363  1747309533   578704363 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      3251  2134799  1747309533   578704363  1747309533   578704363 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2134797  1747309533   577704314  1747309533   577704314 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2134795  1747309533   577704314  1747309533   577704314 "verilated-sources/VsvsimTestbench__pch.h"
T      2357  2134804  1747309533   578704363  1747309533   578704363 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1747309533   578704363  1747309533   578704363 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2134802  1747309533   578704363  1747309533   578704363 "verilated-sources/VsvsimTestbench_classes.mk"
