#! /usr/local/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-595-ge745304c)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x7f83cd800410 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7f83cd800580 .scope module, "Disable_tb" "Disable_tb" 3 3;
 .timescale 0 0;
P_0x7f83cd8006f0 .param/l "addrBits" 1 3 11, +C4<00000000000000000000000000001000>;
P_0x7f83cd800730 .param/l "dataBits" 1 3 12, +C4<00000000000000000000000000010000>;
P_0x7f83cd800770 .param/str "romFile" 0 3 9, "zeroes.hex";
v0x7f83cd813690_0 .net "address", 7 0, v0x7f83cd8111f0_0;  1 drivers
v0x7f83cd813780_0 .var "channel", 7 0;
v0x7f83cd813810_0 .var "clk", 0 0;
v0x7f83cd8138e0_0 .net "dataIn", 15 0, v0x7f83cd811400_0;  1 drivers
v0x7f83cd8139b0_0 .net "dataOut", 15 0, L_0x7f83cd814210;  1 drivers
v0x7f83cd813ac0_0 .net "deliveredMessage", 15 0, v0x7f83cd8115a0_0;  1 drivers
v0x7f83cd813b50_0 .var "enabled", 0 0;
v0x7f83cd813be0_0 .net "finished", 0 0, v0x7f83cd8116f0_0;  1 drivers
v0x7f83cd813c70_0 .net "hasDeliveredMessage", 0 0, v0x7f83cd811800_0;  1 drivers
v0x7f83cd813da0_0 .net "readWriteMode", 0 0, v0x7f83cd8119f0_0;  1 drivers
v0x7f83cd813e30_0 .var "reset", 0 0;
v0x7f83cd813ec0_0 .var "rxHadMessageInAlt", 0 0;
v0x7f83cd813f50_0 .net "rxHasMessageInAlt", 0 0, v0x7f83cd811bd0_0;  1 drivers
v0x7f83cd814000_0 .var "rxPid", 7 0;
v0x7f83cd8140b0_0 .net "scheduleTxPid", 7 0, v0x7f83cd811e00_0;  1 drivers
v0x7f83cd814160_0 .net "shouldScheduleSender", 0 0, v0x7f83cd811e90_0;  1 drivers
S_0x7f83cd8008a0 .scope module, "dis0" "Disable" 3 42, 4 4 0, S_0x7f83cd800580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enabled";
    .port_info 3 /OUTPUT 1 "finished";
    .port_info 4 /OUTPUT 8 "address";
    .port_info 5 /OUTPUT 1 "readWriteMode";
    .port_info 6 /INPUT 16 "dataOut";
    .port_info 7 /OUTPUT 16 "dataIn";
    .port_info 8 /INPUT 8 "channel";
    .port_info 9 /INPUT 8 "rxPid";
    .port_info 10 /INPUT 1 "rxHadMessageInAlt";
    .port_info 11 /OUTPUT 1 "shouldScheduleSender";
    .port_info 12 /OUTPUT 8 "scheduleTxPid";
    .port_info 13 /OUTPUT 1 "hasDeliveredMessage";
    .port_info 14 /OUTPUT 16 "deliveredMessage";
    .port_info 15 /OUTPUT 1 "rxHasMessageInAlt";
P_0x7f83cd800a10 .param/l "STATE_HANDLE_TX_PROC" 1 4 35, C4<010>;
P_0x7f83cd800a50 .param/l "STATE_INIT" 1 4 33, C4<000>;
P_0x7f83cd800a90 .param/l "STATE_READ_MESSAGE_0" 1 4 37, C4<100>;
P_0x7f83cd800ad0 .param/l "STATE_READ_MESSAGE_1" 1 4 38, C4<101>;
P_0x7f83cd800b10 .param/l "STATE_READ_TX_PROC" 1 4 34, C4<001>;
P_0x7f83cd800b50 .param/l "STATE_WRITE_RX_PROC_0" 1 4 36, C4<011>;
P_0x7f83cd800b90 .param/l "addrBits" 0 4 4, +C4<00000000000000000000000000001000>;
P_0x7f83cd800bd0 .param/l "dataBits" 0 4 4, +C4<00000000000000000000000000010000>;
L_0x10d992008 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x7f83cd801130_0 .net/2u *"_s0", 7 0, L_0x10d992008;  1 drivers
v0x7f83cd8111f0_0 .var "address", 7 0;
v0x7f83cd8112a0_0 .net "channel", 7 0, v0x7f83cd813780_0;  1 drivers
v0x7f83cd811360_0 .net "clk", 0 0, v0x7f83cd813810_0;  1 drivers
v0x7f83cd811400_0 .var "dataIn", 15 0;
v0x7f83cd8114f0_0 .net "dataOut", 15 0, L_0x7f83cd814210;  alias, 1 drivers
v0x7f83cd8115a0_0 .var "deliveredMessage", 15 0;
v0x7f83cd811650_0 .net "enabled", 0 0, v0x7f83cd813b50_0;  1 drivers
v0x7f83cd8116f0_0 .var "finished", 0 0;
v0x7f83cd811800_0 .var "hasDeliveredMessage", 0 0;
v0x7f83cd811890_0 .net "messageAddress", 7 0, L_0x7f83cd8142c0;  1 drivers
v0x7f83cd811940_0 .var "rState", 2 0;
v0x7f83cd8119f0_0 .var "readWriteMode", 0 0;
v0x7f83cd811a90_0 .net "reset", 0 0, v0x7f83cd813e30_0;  1 drivers
v0x7f83cd811b30_0 .net "rxHadMessageInAlt", 0 0, v0x7f83cd813ec0_0;  1 drivers
v0x7f83cd811bd0_0 .var "rxHasMessageInAlt", 0 0;
v0x7f83cd811c70_0 .net "rxPid", 7 0, v0x7f83cd814000_0;  1 drivers
v0x7f83cd811e00_0 .var "scheduleTxPid", 7 0;
v0x7f83cd811e90_0 .var "shouldScheduleSender", 0 0;
v0x7f83cd811f30_0 .var "wFinished", 0 0;
v0x7f83cd811fd0_0 .var "wHasMessage", 0 0;
v0x7f83cd812070_0 .var "wMessage", 15 0;
v0x7f83cd812120_0 .var "wNextState", 2 0;
v0x7f83cd8121d0_0 .var "wRxHasMessageInAlt", 0 0;
v0x7f83cd812270_0 .var "wShouldScheduleSender", 0 0;
v0x7f83cd812310_0 .var "wUpdateMessage", 0 0;
v0x7f83cd8123b0_0 .var "wUpdateTx", 0 0;
E_0x7f83cd801080/0 .event edge, v0x7f83cd811940_0, v0x7f83cd811b30_0, v0x7f83cd8112a0_0, v0x7f83cd811e00_0;
E_0x7f83cd801080/1 .event edge, v0x7f83cd811c70_0, v0x7f83cd811800_0, v0x7f83cd811890_0, v0x7f83cd8114f0_0;
E_0x7f83cd801080 .event/or E_0x7f83cd801080/0, E_0x7f83cd801080/1;
E_0x7f83cd8010f0 .event posedge, v0x7f83cd811360_0;
L_0x7f83cd8142c0 .arith/sum 8, v0x7f83cd813780_0, L_0x10d992008;
S_0x7f83cd812550 .scope task, "disableNoSender" "disableNoSender" 3 61, 3 61 0, S_0x7f83cd800580;
 .timescale 0 0;
E_0x7f83cd800e00 .event posedge, v0x7f83cd8116f0_0;
TD_Disable_tb.disableNoSender ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83cd813b50_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x7f83cd813780_0, 0;
    %pushi/vec4 7, 0, 8;
    %assign/vec4 v0x7f83cd814000_0, 0;
    %pushi/vec4 7, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f83cd813500, 0, 4;
    %wait E_0x7f83cd800e00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83cd813b50_0, 0;
    %load/vec4 v0x7f83cd814160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call/w 3 70 "$error", "Shouldn't schedule sender, both should wait" {0 0 0};
T_0.0 ;
    %load/vec4 v0x7f83cd813c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 71 "$error", "Shouldn't have delivered message" {0 0 0};
T_0.2 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f83cd813500, 4;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.4, 4;
    %vpi_call/w 3 72 "$error", "Didn't clear memory" {0 0 0};
T_0.4 ;
    %end;
S_0x7f83cd812720 .scope task, "disableSomeSender" "disableSomeSender" 3 77, 3 77 0, S_0x7f83cd800580;
 .timescale 0 0;
TD_Disable_tb.disableSomeSender ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83cd813b50_0, 0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x7f83cd813780_0, 0;
    %pushi/vec4 8, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f83cd813500, 4, 0;
    %pushi/vec4 42, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f83cd813500, 4, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v0x7f83cd814000_0, 0;
    %wait E_0x7f83cd800e00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83cd813b50_0, 0;
    %load/vec4 v0x7f83cd814160_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %vpi_call/w 3 87 "$error", "Sender should be scheduled" {0 0 0};
T_1.6 ;
    %load/vec4 v0x7f83cd8140b0_0;
    %pad/u 32;
    %cmpi/ne 8, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %vpi_call/w 3 88 "$error", "Scheduled tx pid not sending pid" {0 0 0};
T_1.8 ;
    %load/vec4 v0x7f83cd813c70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %vpi_call/w 3 89 "$error", "Doesn't have message" {0 0 0};
T_1.10 ;
    %load/vec4 v0x7f83cd813ac0_0;
    %pad/u 32;
    %cmpi/ne 42, 0, 32;
    %jmp/0xz  T_1.12, 4;
    %vpi_call/w 3 90 "$error", "Delivered message not as expected" {0 0 0};
T_1.12 ;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7f83cd813500, 4;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_1.14, 4;
    %vpi_call/w 3 91 "$error", "Memory not zeroed" {0 0 0};
T_1.14 ;
    %load/vec4 v0x7f83cd813f50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.16, 8;
    %vpi_call/w 3 92 "$error", "Should have message in alt" {0 0 0};
T_1.16 ;
    %end;
S_0x7f83cd8128e0 .scope task, "disableWithSomeMessageAlready" "disableWithSomeMessageAlready" 3 114, 3 114 0, S_0x7f83cd800580;
 .timescale 0 0;
TD_Disable_tb.disableWithSomeMessageAlready ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83cd813b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83cd813ec0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f83cd813780_0, 0;
    %pushi/vec4 12, 0, 8;
    %assign/vec4 v0x7f83cd814000_0, 0;
    %pushi/vec4 13, 0, 16;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f83cd813500, 0, 4;
    %wait E_0x7f83cd800e00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83cd813b50_0, 0;
    %load/vec4 v0x7f83cd814160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %vpi_call/w 3 124 "$error", "Shouldn't be scheduling a sender" {0 0 0};
T_2.18 ;
    %load/vec4 v0x7f83cd813c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.20, 8;
    %vpi_call/w 3 125 "$error", "Shouldn't have a delivered message" {0 0 0};
T_2.20 ;
    %load/vec4 v0x7f83cd813780_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f83cd813500, 4;
    %pad/u 32;
    %cmpi/ne 13, 0, 32;
    %jmp/0xz  T_2.22, 4;
    %vpi_call/w 3 126 "$error", "Shouldn't have cleared memory" {0 0 0};
T_2.22 ;
    %end;
S_0x7f83cd812aa0 .scope task, "disableWithSomeMessageAlreadyButNotThisChannel" "disableWithSomeMessageAlreadyButNotThisChannel" 3 97, 3 97 0, S_0x7f83cd800580;
 .timescale 0 0;
TD_Disable_tb.disableWithSomeMessageAlreadyButNotThisChannel ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83cd813b50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83cd813ec0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0x7f83cd813780_0, 0;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0x7f83cd814000_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x7f83cd814000_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7f83cd813500, 4, 0;
    %wait E_0x7f83cd800e00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83cd813b50_0, 0;
    %load/vec4 v0x7f83cd814160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %vpi_call/w 3 107 "$error", "Shouldn't be scheduling a sender" {0 0 0};
T_3.24 ;
    %load/vec4 v0x7f83cd813c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.26, 8;
    %vpi_call/w 3 108 "$error", "Shouldn't have a delivered message" {0 0 0};
T_3.26 ;
    %load/vec4 v0x7f83cd813780_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f83cd813500, 4;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.28, 4;
    %load/vec4 v0x7f83cd813780_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f83cd813500, 4;
    %vpi_call/w 3 109 "$error", "Should have cleared memory (not %h)", S<0,vec4,u16> {1 0 0};
T_3.28 ;
    %end;
S_0x7f83cd812ca0 .scope module, "memory" "IceRam" 3 19, 5 6 0, S_0x7f83cd800580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 1 "readWriteMode";
    .port_info 3 /INPUT 16 "dataIn";
    .port_info 4 /OUTPUT 16 "dataOut";
P_0x7f83cd812e60 .param/l "addrBits" 0 5 6, +C4<00000000000000000000000000001000>;
P_0x7f83cd812ea0 .param/l "dataBits" 0 5 6, +C4<00000000000000000000000000010000>;
P_0x7f83cd812ee0 .param/l "ramSize" 1 5 16, +C4<00000000000000000000000100000000>;
P_0x7f83cd812f20 .param/str "romFile" 0 5 14, "zeroes.hex";
L_0x7f83cd814210 .functor BUFZ 16, v0x7f83cd813430_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f83cd813130_0 .net "address", 7 0, v0x7f83cd8111f0_0;  alias, 1 drivers
v0x7f83cd813200_0 .net "clk", 0 0, v0x7f83cd813810_0;  alias, 1 drivers
v0x7f83cd8132b0_0 .net "dataIn", 15 0, v0x7f83cd811400_0;  alias, 1 drivers
v0x7f83cd813380_0 .net "dataOut", 15 0, L_0x7f83cd814210;  alias, 1 drivers
v0x7f83cd813430_0 .var "rDataOut", 15 0;
v0x7f83cd813500 .array "ram", 255 0, 15 0;
v0x7f83cd813590_0 .net "readWriteMode", 0 0, v0x7f83cd8119f0_0;  alias, 1 drivers
    .scope S_0x7f83cd812ca0;
T_4 ;
    %wait E_0x7f83cd8010f0;
    %load/vec4 v0x7f83cd813590_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x7f83cd8132b0_0;
    %load/vec4 v0x7f83cd813130_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f83cd813500, 0, 4;
T_4.0 ;
    %load/vec4 v0x7f83cd813130_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x7f83cd813500, 4;
    %assign/vec4 v0x7f83cd813430_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7f83cd812ca0;
T_5 ;
    %vpi_call/w 5 30 "$readmemh", P_0x7f83cd812f20, v0x7f83cd813500 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x7f83cd8008a0;
T_6 ;
    %wait E_0x7f83cd8010f0;
    %load/vec4 v0x7f83cd811a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83cd811bd0_0, 0;
T_6.0 ;
    %load/vec4 v0x7f83cd811650_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f83cd811940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83cd811e90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83cd8116f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f83cd811800_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x7f83cd812120_0;
    %assign/vec4 v0x7f83cd811940_0, 0;
    %load/vec4 v0x7f83cd811f30_0;
    %assign/vec4 v0x7f83cd8116f0_0, 0;
    %load/vec4 v0x7f83cd8123b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x7f83cd8114f0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x7f83cd811e00_0, 0;
T_6.4 ;
    %load/vec4 v0x7f83cd812270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83cd811e90_0, 0;
T_6.6 ;
    %load/vec4 v0x7f83cd812310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v0x7f83cd812070_0;
    %assign/vec4 v0x7f83cd8115a0_0, 0;
T_6.8 ;
    %load/vec4 v0x7f83cd811fd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83cd811800_0, 0;
T_6.10 ;
    %load/vec4 v0x7f83cd8121d0_0;
    %assign/vec4 v0x7f83cd811bd0_0, 0;
T_6.3 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f83cd8008a0;
T_7 ;
    %wait E_0x7f83cd801080;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x7f83cd8111f0_0, 0, 8;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7f83cd811400_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83cd8119f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83cd811f30_0, 0, 1;
    %load/vec4 v0x7f83cd811940_0;
    %addi 1, 0, 3;
    %store/vec4 v0x7f83cd812120_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83cd811fd0_0, 0, 1;
    %pushi/vec4 65535, 65535, 16;
    %store/vec4 v0x7f83cd812070_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83cd812270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83cd811f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83cd8123b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83cd812310_0, 0, 1;
    %load/vec4 v0x7f83cd811b30_0;
    %store/vec4 v0x7f83cd8121d0_0, 0, 1;
    %load/vec4 v0x7f83cd811940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x7f83cd8112a0_0;
    %store/vec4 v0x7f83cd8111f0_0, 0, 8;
    %load/vec4 v0x7f83cd811b30_0;
    %store/vec4 v0x7f83cd8121d0_0, 0, 1;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83cd8123b0_0, 0, 1;
    %load/vec4 v0x7f83cd8112a0_0;
    %store/vec4 v0x7f83cd8111f0_0, 0, 8;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x7f83cd811e00_0;
    %load/vec4 v0x7f83cd811c70_0;
    %cmp/e;
    %jmp/0xz  T_7.8, 4;
    %load/vec4 v0x7f83cd8112a0_0;
    %store/vec4 v0x7f83cd8111f0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f83cd811400_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83cd8119f0_0, 0, 1;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x7f83cd811b30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83cd811f30_0, 0, 1;
    %jmp T_7.11;
T_7.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83cd812270_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83cd811fd0_0, 0, 1;
    %load/vec4 v0x7f83cd8112a0_0;
    %store/vec4 v0x7f83cd8111f0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f83cd811400_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83cd8119f0_0, 0, 1;
T_7.11 ;
T_7.9 ;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x7f83cd8112a0_0;
    %store/vec4 v0x7f83cd8111f0_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x7f83cd811400_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83cd8119f0_0, 0, 1;
    %load/vec4 v0x7f83cd811800_0;
    %inv;
    %store/vec4 v0x7f83cd811f30_0, 0, 1;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x7f83cd811890_0;
    %store/vec4 v0x7f83cd8111f0_0, 0, 8;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83cd811f30_0, 0, 1;
    %load/vec4 v0x7f83cd811890_0;
    %store/vec4 v0x7f83cd8111f0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83cd812310_0, 0, 1;
    %load/vec4 v0x7f83cd8114f0_0;
    %store/vec4 v0x7f83cd812070_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f83cd8121d0_0, 0, 1;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7f83cd800580;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83cd813e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83cd813b50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7f83cd813780_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f83cd813ec0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x7f83cd800580;
T_9 ;
    %delay 1, 0;
    %load/vec4 v0x7f83cd813810_0;
    %pushi/vec4 1, 0, 1;
    %cmp/ne;
    %flag_get/vec4 6;
    %store/vec4 v0x7f83cd813810_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7f83cd800580;
T_10 ;
    %vpi_call/w 3 134 "$dumpfile", "Disable_tb.vcd" {0 0 0};
    %vpi_call/w 3 135 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7f83cd800580 {0 0 0};
    %delay 2, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f83cd813e30_0, 0;
    %delay 3, 0;
    %fork TD_Disable_tb.disableNoSender, S_0x7f83cd812550;
    %join;
    %delay 2, 0;
    %fork TD_Disable_tb.disableSomeSender, S_0x7f83cd812720;
    %join;
    %delay 2, 0;
    %fork TD_Disable_tb.disableWithSomeMessageAlreadyButNotThisChannel, S_0x7f83cd812aa0;
    %join;
    %delay 2, 0;
    %fork TD_Disable_tb.disableWithSomeMessageAlready, S_0x7f83cd8128e0;
    %join;
    %delay 2, 0;
    %vpi_call/w 3 144 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "Disable_tb.v";
    "Disable.v";
    "IceRam.v";
