// Seed: 1472872096
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  inout wire id_18;
  inout wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_11 = 1;
  id_22(
      .id_0(id_16), .id_1(1), .id_2(id_2 ^ "" ^ id_13 ^ 1'b0), .id_3(), .id_4(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_8 = 1;
  wire id_9;
  module_0(
      id_4,
      id_2,
      id_2,
      id_9,
      id_6,
      id_4,
      id_7,
      id_7,
      id_4,
      id_3,
      id_9,
      id_6,
      id_8,
      id_7,
      id_4,
      id_7,
      id_8,
      id_9,
      id_9,
      id_7,
      id_8
  );
endmodule
