@ARTICLE{Furber2014,
author={Furber, S.B. and Galluppi, F. and Temple, S. and Plana, L.A.},
journal={Proceedings of the IEEE},
title={The {SpiNNaker} {P}roject},
year={2014},
volume={102},
number={5},
pages={652-665},
doi={10.1109/JPROC.2014.2304638},
ISSN={0018-9219},
month={May},}

@article{Boahen2000,
  title={Point-to-point connectivity between neuromorphic chips using address events},
  author={Boahen, Kwabena and others},
  journal={Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on},
  volume={47},
  number={5},
  pages={416--434},
  year={2000},
  publisher={IEEE}
}

@ARTICLE{Liu2002,
author={Huan Liu},
journal={Micro, IEEE},
title={Routing table compaction in ternary CAM},
year={2002},
volume={22},
number={1},
pages={58-64},
doi={10.1109/40.988690},
ISSN={0272-1732},
month={Jan},}

@article{Navaridas2015,
title = {{Spi{NN}aker}: Enhanced multicast routing},
journal = "Parallel Computing ",
volume = "45",
number = "",
pages = "49 - 66",
year = "2015",
note = "Computing Frontiers 2014: Best Papers ",
issn = "0167-8191",
doi = "http://dx.doi.org/10.1016/j.parco.2015.01.002",
url = "http://www.sciencedirect.com/science/article/pii/S0167819115000095",
author = "Javier Navaridas and Mikel Luj\'an and Luis A. Plana and Steve Temple and Steve B. Furber",
}

@book{Brayton1984,
  title={Logic minimization algorithms for VLSI synthesis},
  author={Brayton, Robert K},
  volume={2},
  year={1984},
  publisher={Springer Science \& Business Media}
}

@INPROCEEDINGS{Lysecky2003,
author={Lysecky, R. and Vahid, F.},
booktitle={Design Automation Conference, 2003. Proceedings},
title={On-chip logic minimization},
year={2003},
pages={334-337},
keywords={embedded systems;logic design;minimisation of switching nets;system-on-chip;ARM7 embedded processor;Internet Protocol;Riverside on-chip minimizer;control list reduction;data memory;dynamic hardware partitioning;dynamic optimization;dynamic software partitioning;embedded systems;network access;on-chip logic minimization;routing table;system-on-a-chip;Access control;Access protocols;Application software;Boolean functions;IP networks;Logic;Minimization methods;Network synthesis;Routing protocols;Runtime},
doi={10.1109/DAC.2003.1219019},
month={June},}

@ARTICLE{Ahmad2007,
author={Ahmad, S. and Mahapatra, R.N.},
journal={Very Large Scale Integration (VLSI) Systems, IEEE Transactions on},
title={An Efficient Approach to On-Chip Logic Minimization},
year={2007},
volume={15},
number={9},
pages={1040-1050},
keywords={Boolean functions;logic design;minimisation of switching nets;network routing;tree data structures;Boolean logic minimization;Espresso-II logic minimizer performance comparison;ROCM logic minimizer comparison;data memory;on-chip logic minimization algorithm;routing access control list;routing table compaction;ternary trie;Access control;Application software;Circuit synthesis;Compaction;Databases;Embedded computing;Minimization methods;Multivalued logic;Network synthesis;Routing;Access control list (ACL);Internet protocol (IP);compaction;logic minimization;minimization trie (m-Trie);routing table;ternary content addressable memory (TCAM)},
doi={10.1109/TVLSI.2007.902202},
ISSN={1063-8210},
month={Sept},}
