Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar 26 01:00:45 2019
| Host         : petr-dell running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_control_sets -verbose -file top_module_control_sets_placed.rpt
| Design       : top_module
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    54 |
| Unused register locations in slices containing registers |    80 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            3 |
|      5 |            3 |
|      6 |            1 |
|      8 |           26 |
|     10 |            1 |
|     13 |            1 |
|     14 |            2 |
|    16+ |           15 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             109 |           37 |
| No           | No                    | Yes                    |               6 |            3 |
| No           | Yes                   | No                     |              35 |           17 |
| Yes          | No                    | No                     |             300 |           75 |
| Yes          | No                    | Yes                    |             104 |           20 |
| Yes          | Yes                   | No                     |             222 |           64 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                      Clock Signal                      |                                                                                    Enable Signal                                                                                    |                                                                              Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0               |                1 |              1 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                                            |                1 |              2 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                     | processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                        |                2 |              4 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                     | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                     | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                2 |              5 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                  | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                   | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                                                                                  | processor_wrapper_1/processor_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                  |                1 |              6 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg2[23]_i_1_n_0                                                                                      | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                3 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg3[7]_i_1_n_0                                                                                       | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                3 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg2[31]_i_1_n_0                                                                                      | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                2 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg3[15]_i_1_n_0                                                                                      | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                3 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg3[23]_i_1_n_0                                                                                      | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                4 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg3[31]_i_1_n_0                                                                                      | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                3 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[15]_i_1_n_0                                                                                      | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0                                                                             |                1 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[23]_i_1_n_0                                                                                      | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0                                                                             |                2 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                                            |                2 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                                            |                5 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                                            |                4 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                                            |                3 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[7]_i_1_n_0                                                                                       | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                2 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/p_1_in[31]                                                                                                | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                2 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/p_1_in[7]                                                                                                 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                1 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/p_1_in[15]                                                                                                | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                1 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/p_1_in[23]                                                                                                | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                3 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/E[0]                                                                                                      | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                3 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_2_n_0                                                                                      | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0                                                                             |                2 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[23]_i_1_n_0                                                                                      | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                1 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[7]_i_1_n_0                                                                                       | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg4[31]_i_1_n_0                                                                             |                1 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[15]_i_1_n_0                                                                                      | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                1 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg1[31]_i_1_n_0                                                                                      | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                2 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg2[7]_i_1_n_0                                                                                       | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                1 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg2[15]_i_1_n_0                                                                                      | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                3 |              8 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                     | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                                            |                4 |             13 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                            |                2 |             14 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                                            |                3 |             14 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                                            |                3 |             16 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                          |                                                                                                                                                                            |                7 |             17 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                     | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                7 |             19 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                        |                                                                                                                                                                            |                9 |             21 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                            |                6 |             28 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                                            |                5 |             28 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]       |                                                                                                                                                                            |                6 |             28 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                                            |                5 |             28 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/bit_count[0]_i_1_n_0                                                                                             | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                8 |             32 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                                            |                8 |             32 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/slv_reg_rden                                                                                              | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |               13 |             32 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                                            |                9 |             45 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                                            |                9 |             45 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/jtag_engine_i/tdi_output                                                                                                       | processor_wrapper_1/processor_i/jtag_cable_comm_0/U0/axi_to_jtag_engine_1/s_axi_aresetn_0                                                                                  |                9 |             64 |
|  processor_wrapper_1/processor_i/clk_wiz/inst/clk_out1 |                                                                                                                                                                                     |                                                                                                                                                                            |               38 |            110 |
+--------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


