// Seed: 4291130391
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  integer id_4 = id_4;
  assign module_1.id_13 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    output tri id_2,
    output tri0 id_3,
    output supply1 id_4,
    input tri0 id_5,
    input supply0 id_6
    , id_17,
    input uwire id_7,
    input tri1 id_8,
    input tri0 id_9,
    output wire id_10,
    input wire id_11,
    output wand id_12,
    input tri0 id_13,
    input supply0 id_14,
    input tri1 id_15
);
  logic id_18;
  assign id_3  = 1;
  assign id_10 = id_15 ? 1 : id_7;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18
  );
endmodule
