# Chapter 3.3: Noise Margins

## ğŸ“‹ Chapter Overview

**Noise margins** quantify the immunity of a digital circuit to noiseâ€”unwanted voltage fluctuations that could corrupt logic levels. A well-designed CMOS inverter has large noise margins, ensuring reliable operation in noisy environments. This chapter defines noise margins and explains how to calculate and optimize them.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Define noise margins (NMH and NML) and their significance
- Identify VIL, VIH, VOL, VOH on the VTC
- Calculate noise margins for a given inverter
- Understand the impact of sizing and supply voltage on noise margins

---

## 3.3.1 Definition of Noise Margins

### Basic Concept

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    NOISE MARGIN CONCEPT                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Noise Margin = How much noise can be tolerated without           â”‚
â”‚                  corrupting the logic level                         â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   SIGNAL CHAIN:                                                     â”‚
â”‚                                                                      â”‚
â”‚   Driver                Noise                 Receiver              â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”              â†“â†“â†“â†“â†“                 â”Œâ”€â”€â”€â”€â”€â”               â”‚
â”‚   â”‚     â”‚â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â—â—â—â—â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”‚     â”‚               â”‚
â”‚   â”‚ INV â”‚   Output     â–¼                     â”‚ INV â”‚               â”‚
â”‚   â”‚  1  â”‚              Corrupted?            â”‚  2  â”‚               â”‚
â”‚   â””â”€â”€â”€â”€â”€â”˜                                    â””â”€â”€â”€â”€â”€â”˜               â”‚
â”‚                                                                      â”‚
â”‚   Question: How much noise can be added to the output of           â”‚
â”‚             Inverter 1 before Inverter 2 interprets it wrong?      â”‚
â”‚                                                                      â”‚
â”‚                                                                      â”‚
â”‚   Valid Logic Levels:                                               â”‚
â”‚                                                                      â”‚
â”‚   VDD â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                     â”‚
â”‚       â”‚                                                             â”‚
â”‚   VOH â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Valid HIGH output                     â”‚
â”‚       â”‚â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘                        â”‚
â”‚   VIH â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Min valid HIGH input                  â”‚
â”‚       â”‚                                                             â”‚
â”‚       â”‚        UNDEFINED REGION                                     â”‚
â”‚       â”‚                                                             â”‚
â”‚   VIL â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Max valid LOW input                   â”‚
â”‚       â”‚â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘â–‘                        â”‚
â”‚   VOL â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  Valid LOW output                      â”‚
â”‚       â”‚                                                             â”‚
â”‚   0   â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                     â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Noise Margin Definitions

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    NMH AND NML DEFINITIONS                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   NOISE MARGIN HIGH (NMH):                                  â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   NMH = VOH - VIH                                           â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   â€¢ Noise tolerance when transmitting a HIGH                â”‚   â”‚
â”‚   â”‚   â€¢ Max noise before HIGH becomes undefined                 â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   NOISE MARGIN LOW (NML):                                   â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   NML = VIL - VOL                                           â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   â€¢ Noise tolerance when transmitting a LOW                 â”‚   â”‚
â”‚   â”‚   â€¢ Max noise before LOW becomes undefined                  â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Graphical Representation:                                         â”‚
â”‚                                                                      â”‚
â”‚   VDD â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                            â”‚
â”‚       â”‚                                                             â”‚
â”‚   VOH â”¼â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—                                           â”‚
â”‚       â”‚                 â•‘                                           â”‚
â”‚       â”‚  â—„â”€â”€ NMH â”€â”€â–º    â•‘  HIGH noise margin                       â”‚
â”‚       â”‚                 â•‘                                           â”‚
â”‚   VIH â”¼â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•                                           â”‚
â”‚       â”‚                                                             â”‚
â”‚       â”‚    FORBIDDEN                                                â”‚
â”‚       â”‚                                                             â”‚
â”‚   VIL â”¼â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•—                                           â”‚
â”‚       â”‚                 â•‘                                           â”‚
â”‚       â”‚  â—„â”€â”€ NML â”€â”€â–º    â•‘  LOW noise margin                        â”‚
â”‚       â”‚                 â•‘                                           â”‚
â”‚   VOL â”¼â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•â•                                           â”‚
â”‚       â”‚                                                             â”‚
â”‚   0   â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€                                            â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.3.2 VIL and VIH from VTC

### Unity Gain Points

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    FINDING VIL AND VIH                               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   VIL and VIH are defined where the VTC slope = -1                 â”‚
â”‚   (unity gain points)                                               â”‚
â”‚                                                                      â”‚
â”‚   V_out                                                             â”‚
â”‚      â”‚                                                              â”‚
â”‚  VDD â”¤â—â—â—â—â—â—â—â—â—â—â—â”€â”€â”                                                â”‚
â”‚      â”‚             â”‚                                                â”‚
â”‚  VOH â”¤             â—  â† Slope starts to exceed -1                  â”‚
â”‚      â”‚              â—                                               â”‚
â”‚      â”‚               â—                                              â”‚
â”‚      â”‚                â—â† VIL: slope = -1 (left side)               â”‚
â”‚      â”‚                 â—                                            â”‚
â”‚      â”‚                  â—                                           â”‚
â”‚      â”‚                   â—â† VM: Vin = Vout                         â”‚
â”‚      â”‚                    â—                                         â”‚
â”‚      â”‚                     â—â† VIH: slope = -1 (right side)         â”‚
â”‚      â”‚                      â—                                       â”‚
â”‚      â”‚                       â—                                      â”‚
â”‚  VOL â”¤                        â—â—â—â—â—â—â—â—â—â—â—â—â—                         â”‚
â”‚    0 â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º V_in            â”‚
â”‚      0   VOL   VIL    VM    VIH   VOH    VDD                       â”‚
â”‚                â”‚             â”‚                                      â”‚
â”‚                â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                                      â”‚
â”‚              Transition Region                                      â”‚
â”‚                                                                      â”‚
â”‚   Mathematical Condition:                                           â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   dV_out                                                     â”‚   â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€ = -1  at V_in = VIL and V_in = VIH                â”‚   â”‚
â”‚   â”‚   dV_in                                                      â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Why unity gain? Beyond these points, noise is amplified,         â”‚
â”‚   causing signal degradation.                                      â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.3.3 CMOS Inverter Noise Margins

### Ideal CMOS Values

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    CMOS INVERTER NOISE MARGINS                       â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   For ideal CMOS inverter:                                          â”‚
â”‚                                                                      â”‚
â”‚   VOH = VDD    (PMOS pulls to VDD when ON)                         â”‚
â”‚   VOL = 0      (NMOS pulls to GND when ON)                         â”‚
â”‚                                                                      â”‚
â”‚   Therefore:                                                        â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   NMH = VOH - VIH = VDD - VIH                               â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   NML = VIL - VOL = VIL - 0 = VIL                           â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   For symmetric inverter (VM = VDD/2):                             â”‚
â”‚                                                                      â”‚
â”‚   VIL â‰ˆ 3VDD/8 â‰ˆ 0.375 VDD                                         â”‚
â”‚   VIH â‰ˆ 5VDD/8 â‰ˆ 0.625 VDD                                         â”‚
â”‚                                                                      â”‚
â”‚   NMH = VDD - 0.625 VDD = 0.375 VDD                                â”‚
â”‚   NML = 0.375 VDD - 0 = 0.375 VDD                                  â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Symmetric CMOS: NMH â‰ˆ NML â‰ˆ 0.375 VDD                     â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   This is excellent noise immunity!                         â”‚   â”‚
â”‚   â”‚   (About 37.5% of supply voltage)                           â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### Cascaded Inverters

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    NOISE MARGIN IN CASCADED GATES                    â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   When inverters are cascaded:                                      â”‚
â”‚                                                                      â”‚
â”‚      INV1         INV2         INV3                                 â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”     â”Œâ”€â”€â”€â”€â”€â”€â”                               â”‚
â”‚   â”‚      â”‚â”€â”€â”€â”€â”€â”‚      â”‚â”€â”€â”€â”€â”€â”‚      â”‚â”€â”€â”€â”€â”€                           â”‚
â”‚   â”‚      â”‚     â”‚      â”‚     â”‚      â”‚                                â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”˜     â””â”€â”€â”€â”€â”€â”€â”˜                                â”‚
â”‚                                                                      â”‚
â”‚   The output of INV1 is the input to INV2                          â”‚
â”‚                                                                      â”‚
â”‚   Noise added between stages must satisfy:                          â”‚
â”‚                                                                      â”‚
â”‚   For HIGH signal:  VOH(INV1) - noise > VIH(INV2)                  â”‚
â”‚   For LOW signal:   VOL(INV1) + noise < VIL(INV2)                  â”‚
â”‚                                                                      â”‚
â”‚   If all inverters are identical:                                   â”‚
â”‚   â€¢ Maximum noise = NMH (for HIGH) or NML (for LOW)                â”‚
â”‚   â€¢ Signal is regenerated at each stage                            â”‚
â”‚   â€¢ Noise does not accumulate                                      â”‚
â”‚                                                                      â”‚
â”‚   Regenerative Property:                                            â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Input          After 1 gate       After 2 gates           â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   VDDâ”€â”€â”€â”€â”€â”      0Vâ”€â”€â”€â”€â”           VDDâ”€â”€â”€â”€â”€â”                â”‚   â”‚
â”‚   â”‚           â”‚            â”‚                   â”‚                 â”‚   â”‚
â”‚   â”‚   ~~~~noise~~~~  Inverted        Restored to clean signal   â”‚   â”‚
â”‚   â”‚           â”‚            â”‚                   â”‚                 â”‚   â”‚
â”‚   â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”˜      VDDâ”€â”€â”€â”˜           0Vâ”€â”€â”€â”€â”€â”€â”˜                â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   High gain in transition region regenerates logic levels   â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.3.4 Robustness Criteria

### Static Discipline

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    STATIC DISCIPLINE FOR ROBUSTNESS                  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   For reliable digital operation, a gate must satisfy:              â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   1.  VOH > VIH    (HIGH output exceeds HIGH input need)    â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   2.  VOL < VIL    (LOW output below LOW input threshold)   â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   3.  NMH > 0      (positive noise margin for HIGH)         â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   4.  NML > 0      (positive noise margin for LOW)          â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   5.  |Gain| > 1   in transition region (regeneration)      â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â”‚   Graphical Condition:                                              â”‚
â”‚                                                                      â”‚
â”‚   V_out                 V_out                                       â”‚
â”‚      â”‚   VTC               â”‚   Rotated VTC                          â”‚
â”‚  VDD â”¤â—â—â—â”€â”€â”           VDD â”¤                                        â”‚
â”‚      â”‚     â—               â”‚           â—â—â”€â”€â”                        â”‚
â”‚      â”‚      â—              â”‚          â—    â”‚                        â”‚
â”‚      â”‚       â—             â”‚         â—     â”‚                        â”‚
â”‚      â”‚        â—            â”‚        â—      â”‚                        â”‚
â”‚      â”‚        â”€â—â”€ slope=-1 â”‚       â—       â”‚                        â”‚
â”‚      â”‚          â—          â”‚      â—        â”‚                        â”‚
â”‚      â”‚           â—â—â—â—      â”‚   â—â—â—         â”‚                        â”‚
â”‚    0 â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€   â”‚â—â—â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼                        â”‚
â”‚      0         VDD         0              VDD                       â”‚
â”‚                                                                      â”‚
â”‚   For regeneration: VTC must cross the diagonal Vout = Vin         â”‚
â”‚   at high slope (|gain| >> 1)                                      â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.3.5 Effect of Sizing on Noise Margins

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    NOISE MARGINS vs SIZING                           â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Asymmetric sizing affects NMH and NML differently:               â”‚
â”‚                                                                      â”‚
â”‚   V_out                                                             â”‚
â”‚      â”‚                                                              â”‚
â”‚  VDD â”¤â—â—â”€â”€â”     â—â—â—â—â”€â”€â”     â—â—â—â—â—â—â”€â”€â”                              â”‚
â”‚      â”‚    â—         â—           â—                                   â”‚
â”‚      â”‚     â—         â—           â—                                  â”‚
â”‚      â”‚      â—         â—           â—     Strong PMOS                â”‚
â”‚      â”‚       â—         â—           â—    (VM right)                 â”‚
â”‚      â”‚        â—         â—           â—                              â”‚
â”‚      â”‚         â—         â—           â—                             â”‚
â”‚      â”‚          â—â—â—       â—â—â—         â—â—â—â—â—                        â”‚
â”‚    0 â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º V_in          â”‚
â”‚                Strong                                               â”‚
â”‚                NMOS                                                 â”‚
â”‚               (VM left)                                             â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚
â”‚   â”‚ Configuration      â”‚     NMH      â”‚     NML      â”‚             â”‚
â”‚   â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤             â”‚
â”‚   â”‚ Symmetric          â”‚   ~0.375VDD  â”‚   ~0.375VDD  â”‚             â”‚
â”‚   â”‚ Stronger NMOS      â”‚   Increases  â”‚   Decreases  â”‚             â”‚
â”‚   â”‚ Stronger PMOS      â”‚   Decreases  â”‚   Increases  â”‚             â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚
â”‚                                                                      â”‚
â”‚   Trade-off: Improving one noise margin degrades the other         â”‚
â”‚   Symmetric design maximizes minimum noise margin                  â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.3.6 Effect of Supply Voltage Scaling

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    NOISE MARGINS vs VDD                              â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   NM (V)                                                            â”‚
â”‚      â”‚                                                              â”‚
â”‚   1.0â”¤                                 â—                            â”‚
â”‚      â”‚                             â—                                â”‚
â”‚   0.8â”¤                         â—                                    â”‚
â”‚      â”‚                     â—                                        â”‚
â”‚   0.6â”¤                 â—                                            â”‚
â”‚      â”‚             â—        â† Linear region                         â”‚
â”‚   0.4â”¤         â—               (NM âˆ VDD)                          â”‚
â”‚      â”‚     â—                                                        â”‚
â”‚   0.2â”¤ â—                                                            â”‚
â”‚      â”‚â—    â† Reduced margin at low VDD                             â”‚
â”‚    0 â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â–º VDD           â”‚
â”‚      0   0.5   1.0   1.5   2.0   2.5   3.0                         â”‚
â”‚              â”‚                                                      â”‚
â”‚              â””â”€ Critical: NM becomes too small                     â”‚
â”‚                                                                      â”‚
â”‚   At low VDD:                                                       â”‚
â”‚   â€¢ NM scales roughly with VDD                                     â”‚
â”‚   â€¢ Absolute noise margin decreases                                â”‚
â”‚   â€¢ More susceptible to noise                                      â”‚
â”‚   â€¢ Minimum VDD limited by threshold voltages                      â”‚
â”‚                                                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   Rule of thumb: NM â‰ˆ (VDD - Vtn - |Vtp|)/4                 â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â”‚   For VDD < (Vtn + |Vtp|): Inverter doesn't work properly   â”‚   â”‚
â”‚   â”‚                                                              â”‚   â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 3.3.7 Worked Example

```
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                    NOISE MARGIN CALCULATION                          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                                                                      â”‚
â”‚   Given (from VTC analysis):                                        â”‚
â”‚   â€¢ VDD = 1.8V                                                     â”‚
â”‚   â€¢ VOH = 1.8V, VOL = 0V                                           â”‚
â”‚   â€¢ VIL = 0.7V, VIH = 1.0V                                         â”‚
â”‚                                                                      â”‚
â”‚   â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€  â”‚
â”‚                                                                      â”‚
â”‚   Calculate noise margins:                                          â”‚
â”‚                                                                      â”‚
â”‚   NMH = VOH - VIH                                                   â”‚
â”‚       = 1.8V - 1.0V                                                 â”‚
â”‚       = 0.8V                                                        â”‚
â”‚                                                                      â”‚
â”‚   NML = VIL - VOL                                                   â”‚
â”‚       = 0.7V - 0V                                                   â”‚
â”‚       = 0.7V                                                        â”‚
â”‚                                                                      â”‚
â”‚   As percentage of VDD:                                             â”‚
â”‚   NMH = 0.8/1.8 Ã— 100% = 44.4%                                     â”‚
â”‚   NML = 0.7/1.8 Ã— 100% = 38.9%                                     â”‚
â”‚                                                                      â”‚
â”‚   Minimum noise margin = min(NMH, NML) = 0.7V                      â”‚
â”‚                                                                      â”‚
â”‚   Interpretation:                                                   â”‚
â”‚   â€¢ Can tolerate up to 0.8V noise on HIGH signals                  â”‚
â”‚   â€¢ Can tolerate up to 0.7V noise on LOW signals                   â”‚
â”‚   â€¢ Robust design with good margins                                â”‚
â”‚   â€¢ Slightly asymmetric (NMH > NML) suggests NMOS is stronger     â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## ğŸ“Š Summary Table

| Concept | Key Points |
|---------|------------|
| NMH | VOH - VIH = Noise tolerance for HIGH |
| NML | VIL - VOL = Noise tolerance for LOW |
| VIL/VIH | Unity gain points on VTC (slope = -1) |
| CMOS VOH/VOL | VOH = VDD, VOL = 0 (full swing) |
| Symmetric CMOS | NMH â‰ˆ NML â‰ˆ 0.375 VDD |
| Sizing Effect | Asymmetric sizing trades NMH for NML |
| VDD Scaling | Lower VDD â†’ Lower absolute noise margins |
| Robustness | Requires NMH > 0 and NML > 0 |

---

## â“ Quick Revision Questions

1. **Define noise margin and explain why it is important for digital circuit reliability.**

2. **An inverter has VOH = 3.3V, VOL = 0.1V, VIH = 2.0V, VIL = 0.8V. Calculate NMH and NML.**

3. **What defines VIL and VIH on the VTC curve? Why is this criterion used?**

4. **How do noise margins change when VDD is scaled from 1.8V to 1.0V?**

5. **Why is the symmetric inverter design preferred for maximizing noise immunity?**

6. **Explain the regenerative property of CMOS inverters in a cascade.**

---

## ğŸ”— Navigation

| Previous | Up | Next |
|----------|-------|------|
| â† [Switching Threshold](02-switching-threshold.md) | [Unit 3 Home](README.md) | [Dynamic Characteristics â†’](04-dynamic-characteristics.md) |
