{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1629230359769 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629230359771 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 16:59:19 2021 " "Processing started: Tue Aug 17 16:59:19 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629230359771 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230359771 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230359771 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1629230360023 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1629230360024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU.v 17 17 " "Found 17 design units, including 17 entities, in source file CPU.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_counter " "Found entity 1: Program_counter" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "2 MultiplexULA " "Found entity 2: MultiplexULA" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "3 MuxPC " "Found entity 3: MuxPC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "4 MuxExte " "Found entity 4: MuxExte" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "5 Mux_Desv " "Found entity 5: Mux_Desv" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "6 Muxout " "Found entity 6: Muxout" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "7 ExtensorBit " "Found entity 7: ExtensorBit" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "8 Extensor_bitsB " "Found entity 8: Extensor_bitsB" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "9 Somadordesv " "Found entity 9: Somadordesv" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "10 Somador_Padrao " "Found entity 10: Somador_Padrao" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "11 ULA " "Found entity 11: ULA" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "12 Registradores " "Found entity 12: Registradores" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "13 Mem_instr " "Found entity 13: Mem_instr" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "14 Mem_dados " "Found entity 14: Mem_dados" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "15 datapath " "Found entity 15: datapath" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "16 CPU " "Found entity 16: CPU" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""} { "Info" "ISGN_ENTITY_NAME" "17 Unidade_controle " "Found entity 17: Unidade_controle" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1629230372730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230372730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ResulULA CPU.v(288) " "Verilog HDL Implicit Net warning at CPU.v(288): created implicit net for \"ResulULA\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 288 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230372731 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SinalEscrita CPU.v(289) " "Verilog HDL Implicit Net warning at CPU.v(289): created implicit net for \"SinalEscrita\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 289 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230372731 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Resul CPU.v(297) " "Verilog HDL Implicit Net warning at CPU.v(297): created implicit net for \"Resul\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 297 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230372731 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Sdes CPU.v(317) " "Verilog HDL Implicit Net warning at CPU.v(317): created implicit net for \"Sdes\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 317 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230372731 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1629230372832 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out CPU.v(310) " "Output port \"out\" at CPU.v(310) has no driver" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 310 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1629230372836 "|CPU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:data " "Elaborating entity \"datapath\" for hierarchy \"datapath:data\"" {  } { { "CPU.v" "data" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230372848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA datapath:data\|ULA:ula " "Elaborating entity \"ULA\" for hierarchy \"datapath:data\|ULA:ula\"" {  } { { "CPU.v" "ula" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230372883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_dados datapath:data\|Mem_dados:md " "Elaborating entity \"Mem_dados\" for hierarchy \"datapath:data\|Mem_dados:md\"" {  } { { "CPU.v" "md" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230372909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registradores datapath:data\|Registradores:Regis " "Elaborating entity \"Registradores\" for hierarchy \"datapath:data\|Registradores:Regis\"" {  } { { "CPU.v" "Regis" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230373163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mem_instr datapath:data\|Mem_instr:minst " "Elaborating entity \"Mem_instr\" for hierarchy \"datapath:data\|Mem_instr:minst\"" {  } { { "CPU.v" "minst" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230373478 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "CPU.v(228) " "Verilog HDL error at CPU.v(228): constant value overflow" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 228 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1629230373478 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 CPU.v(228) " "Net \"rom.data_a\" at CPU.v(228) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 228 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629230373481 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a\[0\] 0 CPU.v(228) " "Net \"rom.waddr_a\[0\]\" at CPU.v(228) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 228 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629230373481 "|CPU|datapath:data|Mem_instr:minst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 CPU.v(228) " "Net \"rom.we_a\" at CPU.v(228) has no driver or initial value, using a default initial value '0'" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 228 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1629230373482 "|CPU|datapath:data|Mem_instr:minst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Extensor_bitsB datapath:data\|Extensor_bitsB:dezesseis " "Elaborating entity \"Extensor_bitsB\" for hierarchy \"datapath:data\|Extensor_bitsB:dezesseis\"" {  } { { "CPU.v" "dezesseis" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230373490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensorBit datapath:data\|ExtensorBit:vinteum " "Elaborating entity \"ExtensorBit\" for hierarchy \"datapath:data\|ExtensorBit:vinteum\"" {  } { { "CPU.v" "vinteum" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230373496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxExte datapath:data\|MuxExte:exteout " "Elaborating entity \"MuxExte\" for hierarchy \"datapath:data\|MuxExte:exteout\"" {  } { { "CPU.v" "exteout" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230373502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MultiplexULA datapath:data\|MultiplexULA:muxULA " "Elaborating entity \"MultiplexULA\" for hierarchy \"datapath:data\|MultiplexULA:muxULA\"" {  } { { "CPU.v" "muxULA" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230373509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_Desv datapath:data\|Mux_Desv:mudev " "Elaborating entity \"Mux_Desv\" for hierarchy \"datapath:data\|Mux_Desv:mudev\"" {  } { { "CPU.v" "mudev" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230373515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Muxout datapath:data\|Muxout:muxot " "Elaborating entity \"Muxout\" for hierarchy \"datapath:data\|Muxout:muxot\"" {  } { { "CPU.v" "muxot" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230373523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC datapath:data\|MuxPC:mupc " "Elaborating entity \"MuxPC\" for hierarchy \"datapath:data\|MuxPC:mupc\"" {  } { { "CPU.v" "mupc" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230373534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_counter datapath:data\|Program_counter:Pc " "Elaborating entity \"Program_counter\" for hierarchy \"datapath:data\|Program_counter:Pc\"" {  } { { "CPU.v" "Pc" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230373541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somador_Padrao datapath:data\|Somador_Padrao:SumP " "Elaborating entity \"Somador_Padrao\" for hierarchy \"datapath:data\|Somador_Padrao:SumP\"" {  } { { "CPU.v" "SumP" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230373550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Somadordesv datapath:data\|Somadordesv:Sumdesv " "Elaborating entity \"Somadordesv\" for hierarchy \"datapath:data\|Somadordesv:Sumdesv\"" {  } { { "CPU.v" "Sumdesv" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230373557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_controle Unidade_controle:UC " "Elaborating entity \"Unidade_controle\" for hierarchy \"Unidade_controle:UC\"" {  } { { "CPU.v" "UC" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230373565 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NotFound CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"NotFound\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230373568 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ControleUla CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"ControleUla\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230373568 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SinalMux CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"SinalMux\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230373569 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SelPC CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"SelPC\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230373569 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "regSinalEscritaMem CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"regSinalEscritaMem\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230373569 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Smuxula CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"Smuxula\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230373569 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sdadoext CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"Sdadoext\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230373569 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SinalEscritaReg CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"SinalEscritaReg\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230373569 "|CPU|Unidade_controle:UC"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sdesv CPU.v(345) " "Verilog HDL Always Construct warning at CPU.v(345): inferring latch(es) for variable \"Sdesv\", which holds its previous value in one or more paths through the always construct" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1629230373570 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sdesv CPU.v(345) " "Inferred latch for \"Sdesv\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373571 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SinalEscritaReg CPU.v(345) " "Inferred latch for \"SinalEscritaReg\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373571 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sdadoext CPU.v(345) " "Inferred latch for \"Sdadoext\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373571 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Smuxula CPU.v(345) " "Inferred latch for \"Smuxula\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373572 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "regSinalEscritaMem CPU.v(345) " "Inferred latch for \"regSinalEscritaMem\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373572 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SelPC CPU.v(345) " "Inferred latch for \"SelPC\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373572 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SinalMux\[0\] CPU.v(345) " "Inferred latch for \"SinalMux\[0\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373572 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SinalMux\[1\] CPU.v(345) " "Inferred latch for \"SinalMux\[1\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373572 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[0\] CPU.v(345) " "Inferred latch for \"ControleUla\[0\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373572 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[1\] CPU.v(345) " "Inferred latch for \"ControleUla\[1\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373573 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[2\] CPU.v(345) " "Inferred latch for \"ControleUla\[2\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373573 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[3\] CPU.v(345) " "Inferred latch for \"ControleUla\[3\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373573 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ControleUla\[4\] CPU.v(345) " "Inferred latch for \"ControleUla\[4\]\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373573 "|CPU|Unidade_controle:UC"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NotFound CPU.v(345) " "Inferred latch for \"NotFound\" at CPU.v(345)" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 345 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230373573 "|CPU|Unidade_controle:UC"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[31\] " "Net \"datapath:data\|outmuxMD\[31\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[31\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[30\] " "Net \"datapath:data\|outmuxMD\[30\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[30\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[29\] " "Net \"datapath:data\|outmuxMD\[29\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[29\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[28\] " "Net \"datapath:data\|outmuxMD\[28\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[28\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[27\] " "Net \"datapath:data\|outmuxMD\[27\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[27\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[26\] " "Net \"datapath:data\|outmuxMD\[26\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[26\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[25\] " "Net \"datapath:data\|outmuxMD\[25\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[25\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[24\] " "Net \"datapath:data\|outmuxMD\[24\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[24\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[23\] " "Net \"datapath:data\|outmuxMD\[23\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[23\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[22\] " "Net \"datapath:data\|outmuxMD\[22\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[22\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[21\] " "Net \"datapath:data\|outmuxMD\[21\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[21\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[20\] " "Net \"datapath:data\|outmuxMD\[20\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[20\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[19\] " "Net \"datapath:data\|outmuxMD\[19\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[19\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[18\] " "Net \"datapath:data\|outmuxMD\[18\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[18\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[17\] " "Net \"datapath:data\|outmuxMD\[17\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[17\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[16\] " "Net \"datapath:data\|outmuxMD\[16\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[16\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[15\] " "Net \"datapath:data\|outmuxMD\[15\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[15\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[14\] " "Net \"datapath:data\|outmuxMD\[14\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[14\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[13\] " "Net \"datapath:data\|outmuxMD\[13\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[13\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[12\] " "Net \"datapath:data\|outmuxMD\[12\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[12\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[11\] " "Net \"datapath:data\|outmuxMD\[11\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[11\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[10\] " "Net \"datapath:data\|outmuxMD\[10\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[10\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[9\] " "Net \"datapath:data\|outmuxMD\[9\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[9\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[8\] " "Net \"datapath:data\|outmuxMD\[8\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[8\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[7\] " "Net \"datapath:data\|outmuxMD\[7\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[7\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[6\] " "Net \"datapath:data\|outmuxMD\[6\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[6\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[5\] " "Net \"datapath:data\|outmuxMD\[5\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[5\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[4\] " "Net \"datapath:data\|outmuxMD\[4\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[4\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[3\] " "Net \"datapath:data\|outmuxMD\[3\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[3\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[2\] " "Net \"datapath:data\|outmuxMD\[2\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[2\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[1\] " "Net \"datapath:data\|outmuxMD\[1\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[1\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "datapath:data\|outmuxMD\[0\] " "Net \"datapath:data\|outmuxMD\[0\]\" is missing source, defaulting to GND" {  } { { "CPU.v" "outmuxMD\[0\]" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 281 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1629230373860 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1629230373860 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1629230374652 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[0\] GND " "Pin \"saida\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[1\] GND " "Pin \"saida\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[2\] GND " "Pin \"saida\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[3\] GND " "Pin \"saida\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[4\] GND " "Pin \"saida\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[5\] GND " "Pin \"saida\[5\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[6\] GND " "Pin \"saida\[6\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[7\] GND " "Pin \"saida\[7\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[8\] GND " "Pin \"saida\[8\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[9\] GND " "Pin \"saida\[9\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[10\] GND " "Pin \"saida\[10\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[11\] GND " "Pin \"saida\[11\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[12\] GND " "Pin \"saida\[12\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[13\] GND " "Pin \"saida\[13\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[14\] GND " "Pin \"saida\[14\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[15\] GND " "Pin \"saida\[15\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[16\] GND " "Pin \"saida\[16\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[17\] GND " "Pin \"saida\[17\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[18\] GND " "Pin \"saida\[18\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[19\] GND " "Pin \"saida\[19\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[20\] GND " "Pin \"saida\[20\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[21\] GND " "Pin \"saida\[21\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[22\] GND " "Pin \"saida\[22\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[23\] GND " "Pin \"saida\[23\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[24\] GND " "Pin \"saida\[24\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[25\] GND " "Pin \"saida\[25\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[26\] GND " "Pin \"saida\[26\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[27\] GND " "Pin \"saida\[27\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[28\] GND " "Pin \"saida\[28\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[29\] GND " "Pin \"saida\[29\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[30\] GND " "Pin \"saida\[30\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saida\[31\] GND " "Pin \"saida\[31\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 308 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|saida[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NotF VCC " "Pin \"NotF\" is stuck at VCC" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 309 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|NotF"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[0\] GND " "Pin \"out\[0\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|out[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[1\] GND " "Pin \"out\[1\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|out[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[2\] GND " "Pin \"out\[2\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|out[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[3\] GND " "Pin \"out\[3\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|out[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out\[4\] GND " "Pin \"out\[4\]\" is stuck at GND" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 310 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1629230374682 "|CPU|out[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1629230374682 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1629230374700 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1629230374882 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1629230374882 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629230374950 "|CPU|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "resetPC " "No output dependent on input pin \"resetPC\"" {  } { { "CPU.v" "" { Text "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/CPU.v" 307 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1629230374950 "|CPU|resetPC"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1629230374950 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1629230374950 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1629230374950 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1629230374950 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 95 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 95 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "908 " "Peak virtual memory: 908 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629230374974 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 16:59:34 2021 " "Processing ended: Tue Aug 17 16:59:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629230374974 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629230374974 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629230374974 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1629230374974 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1629230376283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629230376284 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 16:59:35 2021 " "Processing started: Tue Aug 17 16:59:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629230376284 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1629230376284 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1629230376284 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1629230376341 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1629230376343 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1629230376344 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1629230376449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1629230376449 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1629230376454 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629230376551 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1629230376551 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1629230377088 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1629230377095 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629230377182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629230377182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629230377182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629230377182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629230377182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629230377182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629230377182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629230377182 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1629230377182 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1629230377182 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629230377187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629230377187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/" { { 0 { 0 ""} 0 111 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629230377187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629230377187 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/leoenne/intelFPGA_lite/19.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1629230377187 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1629230377187 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1629230377189 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "40 40 " "No exact pin location assignment(s) for 40 pins of 40 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1629230378084 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1629230378310 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1629230378311 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1629230378311 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1629230378312 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1629230378313 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1629230378313 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1629230378314 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1629230378317 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629230378317 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1629230378318 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629230378319 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1629230378319 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1629230378319 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1629230378319 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1629230378320 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1629230378320 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1629230378320 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1629230378320 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "40 unused 2.5V 2 38 0 " "Number of I/O pins in group: 40 (unused VREF, 2.5V VCCIO, 2 input, 38 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1629230378322 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1629230378322 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1629230378322 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629230378324 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629230378324 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629230378324 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629230378324 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629230378324 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629230378324 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629230378324 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1629230378324 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1629230378324 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1629230378324 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629230378403 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1629230378408 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1629230382461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629230382631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1629230382698 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1629230383454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629230383454 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1629230383778 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y24 X10_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36" {  } { { "loc" "" { Generic "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y24 to location X10_Y36"} { { 12 { 0 ""} 0 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1629230388979 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1629230388979 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1629230389216 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1629230389216 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1629230389216 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629230389217 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.01 " "Total time spent on timing analysis during the Fitter is 0.01 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1629230389394 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629230389403 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629230389818 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1629230389818 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1629230390193 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1629230390754 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file /home/leoenne/Documentos/LAB_Comp/Verilog/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1629230391205 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1395 " "Peak virtual memory: 1395 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629230391524 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 16:59:51 2021 " "Processing ended: Tue Aug 17 16:59:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629230391524 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629230391524 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629230391524 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1629230391524 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1629230393041 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629230393043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 16:59:52 2021 " "Processing started: Tue Aug 17 16:59:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629230393043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1629230393043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1629230393043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1629230393339 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1629230396984 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1629230397133 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "807 " "Peak virtual memory: 807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629230397525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 16:59:57 2021 " "Processing ended: Tue Aug 17 16:59:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629230397525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629230397525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629230397525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1629230397525 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1629230397789 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1629230398859 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629230398860 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 16:59:58 2021 " "Processing started: Tue Aug 17 16:59:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629230398860 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1629230398860 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1629230398861 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1629230398921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1629230399039 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1629230399039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629230399159 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1629230399159 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1629230399785 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1629230399786 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1629230399786 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1629230399787 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1629230399787 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1629230399787 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1629230399788 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1629230399795 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1629230399796 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230399797 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230399800 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230399801 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230399802 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230399803 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230399803 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1629230399807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1629230399837 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1629230400249 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1629230400293 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1629230400293 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1629230400293 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1629230400294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230400295 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230400297 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230400298 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230400299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230400300 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230400301 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1629230400305 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1629230400402 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1629230400402 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1629230400402 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1629230400403 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230400405 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230400406 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230400407 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230400408 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1629230400408 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629230400958 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1629230400958 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "862 " "Peak virtual memory: 862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629230400989 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 17:00:00 2021 " "Processing ended: Tue Aug 17 17:00:00 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629230400989 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629230400989 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629230400989 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1629230400989 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1629230402443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1629230402444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 17 17:00:02 2021 " "Processing started: Tue Aug 17 17:00:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1629230402444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1629230402444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1629230402445 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1629230402860 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vo /home/leoenne/Documentos/LAB_Comp/Verilog/CPU/simulation/modelsim/ simulation " "Generated file CPU.vo in folder \"/home/leoenne/Documentos/LAB_Comp/Verilog/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1629230402940 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1032 " "Peak virtual memory: 1032 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1629230402967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 17 17:00:02 2021 " "Processing ended: Tue Aug 17 17:00:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1629230402967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1629230402967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1629230402967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1629230402967 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 108 s " "Quartus Prime Full Compilation was successful. 0 errors, 108 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1629230403167 ""}
