// Seed: 2893010014
module module_0 (
    input wand id_0,
    output supply0 id_1,
    input wand id_2,
    input tri id_3
);
  tri1 id_5, id_6;
  module_2(
      id_2, id_0, id_2
  );
  wire id_7;
  assign id_6 = 1'd0;
endmodule
module module_1 (
    output logic id_0,
    output supply1 id_1,
    input tri id_2,
    output uwire id_3
);
  reg id_5;
  always @(1) begin
    id_0 <= 1'h0;
    id_5 <= 1'b0;
  end
  tri0 id_6 = 1;
  module_0(
      id_2, id_1, id_2, id_2
  );
  wire id_7;
endmodule
module module_2 (
    input uwire id_0,
    input wand  id_1,
    input wire  id_2
);
  always id_4 <= 1'h0;
  reg id_5, id_6 = 1'b0, id_7 = 1;
  initial id_4 <= id_6;
  tri1 id_8 = id_8, id_9;
  assign id_9 = 1;
  wire id_10;
endmodule
