#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Sep 21 10:57:35 2015
# Process ID: 4920
# Log file: /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/vivado.log
# Journal file: /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/vivado.jou
#-----------------------------------------------------------
start_gui
open_project hdmi_test.xpr
open_hw
connect_hw_server -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Xilinx/000010ef936801]
set_property PARAM.FREQUENCY 6000000 [get_hw_targets */xilinx_tcf/Xilinx/000010ef936801]
open_hw_target
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.runs/impl_1/ChipInterface.bit} [lindex [get_hw_devices] 0]
set_property PROBES.FILE {/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
set_property PROBES.FILE {/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.runs/impl_1/ChipInterface.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
refresh_hw_device [lindex [get_hw_devices] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1]
set_property CONTROL.TRIGGER_MODE TRIG_IN_ONLY [get_hw_ilas hw_ila_1]
set_property CONTROL.TRIGGER_MODE BASIC_ONLY [get_hw_ilas hw_ila_1]
run_hw_ila hw_ila_1
run_hw_ila hw_ila_1 -trigger_now
set_property CONTROL.DATA_DEPTH 4 [get_hw_ilas hw_ila_1]
set_property CONTROL.DATA_DEPTH 2 [get_hw_ilas hw_ila_1]
run_hw_ila hw_ila_1
write_hw_ila_data my_hw_ila_data_file.ila [upload_hw_ila_data hw_ila_1]
run_hw_ila hw_ila_1 -trigger_now
run_hw_ila hw_ila_1
set_property CONTROL.TRIGGER_MODE BASIC_OR_TRIG_IN [get_hw_ilas hw_ila_1]
run_hw_ila hw_ila_1
run_hw_ila hw_ila_1 -trigger_now
run_hw_ila hw_ila_1 -trigger_now
run_hw_ila hw_ila_1
run_hw_ila hw_ila_1 -trigger_now
run_hw_ila hw_ila_1 -trigger_now
run_hw_ila hw_ila_1 -trigger_now
open_bd_design {/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/ILA/ILA.bd}
close_hw_target
open_run synth_1 -name synth_1
disconnect_hw_server localhost:3121
connect_hw_server -url localhost:3121
open_bd_design {/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/ILA/ILA.bd}
remove_files /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/ILA/hdl/ILA_wrapper.v
file delete -force /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/ILA/hdl/ILA_wrapper.v
update_compile_order -fileset sources_1
open_bd_design {/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/framebuffer.bd}
startgroup
create_bd_port -dir I -from 12 -to 0 addra
connect_bd_net [get_bd_pins /blk_mem_gen_0/addra] [get_bd_ports addra]
endgroup
startgroup
create_bd_port -dir I clka
connect_bd_net [get_bd_pins /blk_mem_gen_0/clka] [get_bd_ports clka]
endgroup
startgroup
create_bd_port -dir I -from 31 -to 0 dina
connect_bd_net [get_bd_pins /blk_mem_gen_0/dina] [get_bd_ports dina]
endgroup
startgroup
create_bd_port -dir I ena
connect_bd_net [get_bd_pins /blk_mem_gen_0/ena] [get_bd_ports ena]
endgroup
startgroup
create_bd_port -dir I -from 0 -to 0 wea
connect_bd_net [get_bd_pins /blk_mem_gen_0/wea] [get_bd_ports wea]
endgroup
startgroup
create_bd_port -dir I -from 12 -to 0 addrb
connect_bd_net [get_bd_pins /blk_mem_gen_0/addrb] [get_bd_ports addrb]
endgroup
startgroup
create_bd_port -dir I clkb
connect_bd_net [get_bd_pins /blk_mem_gen_0/clkb] [get_bd_ports clkb]
endgroup
startgroup
create_bd_port -dir O -from 31 -to 0 doutb
connect_bd_net [get_bd_pins /blk_mem_gen_0/doutb] [get_bd_ports doutb]
endgroup
startgroup
create_bd_port -dir I enb
connect_bd_net [get_bd_pins /blk_mem_gen_0/enb] [get_bd_ports enb]
endgroup
set_property location {99 294} [get_bd_ports doutb]
set_property location {169 374} [get_bd_ports enb]
set_property location {108 235} [get_bd_ports doutb]
set_property location {110 261} [get_bd_ports enb]
set_property location {105 249} [get_bd_ports enb]
startgroup
set_property -dict [list CONFIG.Write_Depth_A {262144}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {262145}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {262144}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
set_property -dict [list CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Width_A {32} CONFIG.Read_Width_A {32} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32}] [get_bd_cells blk_mem_gen_0]
endgroup
delete_bd_objs [get_bd_nets enb_1] [get_bd_ports enb]
delete_bd_objs [get_bd_nets blk_mem_gen_0_doutb] [get_bd_ports doutb]
delete_bd_objs [get_bd_nets clkb_1] [get_bd_ports clkb]
delete_bd_objs [get_bd_nets addrb_1] [get_bd_ports addrb]
delete_bd_objs [get_bd_nets wea_1] [get_bd_ports wea]
delete_bd_objs [get_bd_nets ena_1] [get_bd_ports ena]
delete_bd_objs [get_bd_nets dina_1] [get_bd_ports dina]
delete_bd_objs [get_bd_nets clka_1] [get_bd_ports clka]
delete_bd_objs [get_bd_nets addra_1] [get_bd_ports addra]
startgroup
create_bd_port -dir I -from 17 -to 0 addra
connect_bd_net [get_bd_pins /blk_mem_gen_0/addra] [get_bd_ports addra]
endgroup
startgroup
create_bd_port -dir I -from 31 -to 0 dina
connect_bd_net [get_bd_pins /blk_mem_gen_0/dina] [get_bd_ports dina]
endgroup
startgroup
create_bd_port -dir I clka
connect_bd_net [get_bd_pins /blk_mem_gen_0/clka] [get_bd_ports clka]
endgroup
startgroup
create_bd_port -dir I ena
connect_bd_net [get_bd_pins /blk_mem_gen_0/ena] [get_bd_ports ena]
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORTA
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTA] [get_bd_intf_ports BRAM_PORTA]
endgroup
undo
startgroup
create_bd_port -dir I -from 17 -to 0 addrb
connect_bd_net [get_bd_pins /blk_mem_gen_0/addrb] [get_bd_ports addrb]
endgroup
startgroup
create_bd_intf_port -mode Slave -vlnv xilinx.com:interface:bram_rtl:1.0 BRAM_PORTB
connect_bd_intf_net [get_bd_intf_pins blk_mem_gen_0/BRAM_PORTB] [get_bd_intf_ports BRAM_PORTB]
endgroup
undo
startgroup
create_bd_port -dir I clkb
connect_bd_net [get_bd_pins /blk_mem_gen_0/clkb] [get_bd_ports clkb]
endgroup
startgroup
create_bd_port -dir O -from 31 -to 0 doutb
connect_bd_net [get_bd_pins /blk_mem_gen_0/doutb] [get_bd_ports doutb]
endgroup
startgroup
create_bd_port -dir I enb
connect_bd_net [get_bd_pins /blk_mem_gen_0/enb] [get_bd_ports enb]
endgroup
generate_target all [get_files  /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/framebuffer.bd]
make_wrapper -files [get_files /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/framebuffer.bd] -top
add_files -norecurse /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/hdl/framebuffer_wrapper.v
update_compile_order -fileset sources_1
close [ open /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/new/video_unit.sv w ]
add_files /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/new/video_unit.sv
update_compile_order -fileset sources_1
create_bd_design "pcie"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:pcie_7x:3.1 pcie_7x_0
endgroup
set_property location {1 166 135} [get_bd_cells pcie_7x_0]
delete_bd_objs [get_bd_cells pcie_7x_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_pcie:2.6 axi_pcie_0
endgroup
set_property location {1 184 59} [get_bd_cells axi_pcie_0]
delete_bd_objs [get_bd_cells axi_pcie_0]
close_bd_design [get_bd_designs pcie]
remove_files /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/pcie/pcie.bd
file delete -force /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/pcie
remove_files /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/ILA/ILA.bd
file delete -force /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/ILA
update_compile_order -fileset sources_1
save_bd_design
update_compile_order -fileset sources_1
open_bd_design {/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/framebuffer.bd}
startgroup
set_property -dict [list CONFIG.Write_Depth_A {32768}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
create_bd_port -dir I -from 3 -to 0 wea
connect_bd_net [get_bd_pins /blk_mem_gen_0/wea] [get_bd_ports wea]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {524288}] [get_bd_cells blk_mem_gen_0]
endgroup
generate_target all [get_files  /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/framebuffer.bd]
remove_files /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/hdl/framebuffer_wrapper.v
file delete -force /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/hdl/framebuffer_wrapper.v
update_compile_order -fileset sources_1
make_wrapper -files [get_files /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/framebuffer.bd] -top
add_files -norecurse /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/hdl/framebuffer_wrapper.v
update_compile_order -fileset sources_1
remove_files /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/hdl/framebuffer_wrapper.v
file delete -force /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/hdl/framebuffer_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/framebuffer.bd]
open_bd_design {/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/framebuffer.bd}
remove_files /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/framebuffer.bd
file delete -force /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer
create_bd_design "framebuffer"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.2 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {32} CONFIG.Write_Depth_A {534288} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Read_Width_A {32} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {32} CONFIG.Read_Width_B {32} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
create_bd_port -dir I -from 19 -to 0 addra
connect_bd_net [get_bd_pins /blk_mem_gen_0/addra] [get_bd_ports addra]
endgroup
startgroup
create_bd_port -dir I clka
connect_bd_net [get_bd_pins /blk_mem_gen_0/clka] [get_bd_ports clka]
endgroup
startgroup
create_bd_port -dir I -from 31 -to 0 dina
connect_bd_net [get_bd_pins /blk_mem_gen_0/dina] [get_bd_ports dina]
endgroup
startgroup
create_bd_port -dir I ena
connect_bd_net [get_bd_pins /blk_mem_gen_0/ena] [get_bd_ports ena]
endgroup
startgroup
create_bd_port -dir I -from 3 -to 0 wea
connect_bd_net [get_bd_pins /blk_mem_gen_0/wea] [get_bd_ports wea]
endgroup
startgroup
create_bd_port -dir I -from 19 -to 0 addrb
connect_bd_net [get_bd_pins /blk_mem_gen_0/addrb] [get_bd_ports addrb]
endgroup
startgroup
create_bd_port -dir I clkb
connect_bd_net [get_bd_pins /blk_mem_gen_0/clkb] [get_bd_ports clkb]
endgroup
startgroup
create_bd_port -dir O -from 31 -to 0 doutb
connect_bd_net [get_bd_pins /blk_mem_gen_0/doutb] [get_bd_ports doutb]
endgroup
startgroup
create_bd_port -dir I enb
connect_bd_net [get_bd_pins /blk_mem_gen_0/enb] [get_bd_ports enb]
endgroup
startgroup
set_property -dict [list CONFIG.Write_Depth_A {524288}] [get_bd_cells blk_mem_gen_0]
endgroup
delete_bd_objs [get_bd_nets addra_1] [get_bd_ports addra]
delete_bd_objs [get_bd_nets addrb_1] [get_bd_ports addrb]
startgroup
create_bd_port -dir I -from 18 -to 0 addra
connect_bd_net [get_bd_pins /blk_mem_gen_0/addra] [get_bd_ports addra]
endgroup
startgroup
create_bd_port -dir I -from 18 -to 0 addrb
connect_bd_net [get_bd_pins /blk_mem_gen_0/addrb] [get_bd_ports addrb]
endgroup
set_property location {106 199} [get_bd_ports clkb]
set_property location {110 179} [get_bd_ports addrb]
set_property location {110 213} [get_bd_ports clkb]
generate_target all [get_files  /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/framebuffer.bd]
open_bd_design {/afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/framebuffer.bd}
make_wrapper -files [get_files /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/framebuffer.bd] -top
add_files -norecurse /afs/ece.cmu.edu/usr/sohils/Private/18545/hdmi_test/hdmi_test.srcs/sources_1/bd/framebuffer/hdl/framebuffer_wrapper.v
update_compile_order -fileset sources_1
save_bd_design
startgroup
set_property -dict [list CONFIG.Load_Init_File {false} CONFIG.Fill_Remaining_Memory_Locations {true} CONFIG.Remaining_Memory_Locations {DEADBEEF}] [get_bd_cells blk_mem_gen_0]
endgroup
startgroup
endgroup
save_bd_design
