/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/g709_rs_decoder_v2_2_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap g709_rs_decoder_v2_2_6 /home/feilong/Storages/fpga/000_vivado_sim_linux32/g709_rs_decoder_v2_2_6
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work g709_rs_decoder_v2_2_6 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/g709_rs_decoder_v2_2_6/.cxl.vhdl.g709_rs_decoder_v2_2_6.g709_rs_decoder_v2_2_6.lin64.cmf
