
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//more_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401950 <.init>:
  401950:	stp	x29, x30, [sp, #-16]!
  401954:	mov	x29, sp
  401958:	bl	401ef0 <tigetstr@plt+0x60>
  40195c:	ldp	x29, x30, [sp], #16
  401960:	ret

Disassembly of section .plt:

0000000000401970 <mbrtowc@plt-0x20>:
  401970:	stp	x16, x30, [sp, #-16]!
  401974:	adrp	x16, 419000 <tigetstr@plt+0x17170>
  401978:	ldr	x17, [x16, #4088]
  40197c:	add	x16, x16, #0xff8
  401980:	br	x17
  401984:	nop
  401988:	nop
  40198c:	nop

0000000000401990 <mbrtowc@plt>:
  401990:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401994:	ldr	x17, [x16]
  401998:	add	x16, x16, #0x0
  40199c:	br	x17

00000000004019a0 <memmove@plt>:
  4019a0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  4019a4:	ldr	x17, [x16, #8]
  4019a8:	add	x16, x16, #0x8
  4019ac:	br	x17

00000000004019b0 <ngettext@plt>:
  4019b0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  4019b4:	ldr	x17, [x16, #16]
  4019b8:	add	x16, x16, #0x10
  4019bc:	br	x17

00000000004019c0 <_exit@plt>:
  4019c0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  4019c4:	ldr	x17, [x16, #24]
  4019c8:	add	x16, x16, #0x18
  4019cc:	br	x17

00000000004019d0 <strlen@plt>:
  4019d0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  4019d4:	ldr	x17, [x16, #32]
  4019d8:	add	x16, x16, #0x20
  4019dc:	br	x17

00000000004019e0 <fputs@plt>:
  4019e0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  4019e4:	ldr	x17, [x16, #40]
  4019e8:	add	x16, x16, #0x28
  4019ec:	br	x17

00000000004019f0 <exit@plt>:
  4019f0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  4019f4:	ldr	x17, [x16, #48]
  4019f8:	add	x16, x16, #0x30
  4019fc:	br	x17

0000000000401a00 <dup@plt>:
  401a00:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a04:	ldr	x17, [x16, #56]
  401a08:	add	x16, x16, #0x38
  401a0c:	br	x17

0000000000401a10 <setupterm@plt>:
  401a10:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a14:	ldr	x17, [x16, #64]
  401a18:	add	x16, x16, #0x40
  401a1c:	br	x17

0000000000401a20 <sigprocmask@plt>:
  401a20:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a24:	ldr	x17, [x16, #72]
  401a28:	add	x16, x16, #0x48
  401a2c:	br	x17

0000000000401a30 <__sigsetjmp@plt>:
  401a30:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a34:	ldr	x17, [x16, #80]
  401a38:	add	x16, x16, #0x50
  401a3c:	br	x17

0000000000401a40 <putp@plt>:
  401a40:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a44:	ldr	x17, [x16, #88]
  401a48:	add	x16, x16, #0x58
  401a4c:	br	x17

0000000000401a50 <sprintf@plt>:
  401a50:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a54:	ldr	x17, [x16, #96]
  401a58:	add	x16, x16, #0x60
  401a5c:	br	x17

0000000000401a60 <__cxa_atexit@plt>:
  401a60:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a64:	ldr	x17, [x16, #104]
  401a68:	add	x16, x16, #0x68
  401a6c:	br	x17

0000000000401a70 <fputc@plt>:
  401a70:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a74:	ldr	x17, [x16, #112]
  401a78:	add	x16, x16, #0x70
  401a7c:	br	x17

0000000000401a80 <kill@plt>:
  401a80:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a84:	ldr	x17, [x16, #120]
  401a88:	add	x16, x16, #0x78
  401a8c:	br	x17

0000000000401a90 <fork@plt>:
  401a90:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401a94:	ldr	x17, [x16, #128]
  401a98:	add	x16, x16, #0x80
  401a9c:	br	x17

0000000000401aa0 <tcgetattr@plt>:
  401aa0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401aa4:	ldr	x17, [x16, #136]
  401aa8:	add	x16, x16, #0x88
  401aac:	br	x17

0000000000401ab0 <fileno@plt>:
  401ab0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ab4:	ldr	x17, [x16, #144]
  401ab8:	add	x16, x16, #0x90
  401abc:	br	x17

0000000000401ac0 <signal@plt>:
  401ac0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ac4:	ldr	x17, [x16, #152]
  401ac8:	add	x16, x16, #0x98
  401acc:	br	x17

0000000000401ad0 <fclose@plt>:
  401ad0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ad4:	ldr	x17, [x16, #160]
  401ad8:	add	x16, x16, #0xa0
  401adc:	br	x17

0000000000401ae0 <fopen@plt>:
  401ae0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ae4:	ldr	x17, [x16, #168]
  401ae8:	add	x16, x16, #0xa8
  401aec:	br	x17

0000000000401af0 <malloc@plt>:
  401af0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401af4:	ldr	x17, [x16, #176]
  401af8:	add	x16, x16, #0xb0
  401afc:	br	x17

0000000000401b00 <wcwidth@plt>:
  401b00:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b04:	ldr	x17, [x16, #184]
  401b08:	add	x16, x16, #0xb8
  401b0c:	br	x17

0000000000401b10 <open@plt>:
  401b10:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b14:	ldr	x17, [x16, #192]
  401b18:	add	x16, x16, #0xc0
  401b1c:	br	x17

0000000000401b20 <tparm@plt>:
  401b20:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b24:	ldr	x17, [x16, #200]
  401b28:	add	x16, x16, #0xc8
  401b2c:	br	x17

0000000000401b30 <sigemptyset@plt>:
  401b30:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b34:	ldr	x17, [x16, #208]
  401b38:	add	x16, x16, #0xd0
  401b3c:	br	x17

0000000000401b40 <bindtextdomain@plt>:
  401b40:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b44:	ldr	x17, [x16, #216]
  401b48:	add	x16, x16, #0xd8
  401b4c:	br	x17

0000000000401b50 <__libc_start_main@plt>:
  401b50:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b54:	ldr	x17, [x16, #224]
  401b58:	add	x16, x16, #0xe0
  401b5c:	br	x17

0000000000401b60 <tigetflag@plt>:
  401b60:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b64:	ldr	x17, [x16, #232]
  401b68:	add	x16, x16, #0xe8
  401b6c:	br	x17

0000000000401b70 <memset@plt>:
  401b70:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b74:	ldr	x17, [x16, #240]
  401b78:	add	x16, x16, #0xf0
  401b7c:	br	x17

0000000000401b80 <sleep@plt>:
  401b80:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b84:	ldr	x17, [x16, #248]
  401b88:	add	x16, x16, #0xf8
  401b8c:	br	x17

0000000000401b90 <realloc@plt>:
  401b90:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401b94:	ldr	x17, [x16, #256]
  401b98:	add	x16, x16, #0x100
  401b9c:	br	x17

0000000000401ba0 <getc@plt>:
  401ba0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ba4:	ldr	x17, [x16, #264]
  401ba8:	add	x16, x16, #0x108
  401bac:	br	x17

0000000000401bb0 <strdup@plt>:
  401bb0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401bb4:	ldr	x17, [x16, #272]
  401bb8:	add	x16, x16, #0x110
  401bbc:	br	x17

0000000000401bc0 <close@plt>:
  401bc0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401bc4:	ldr	x17, [x16, #280]
  401bc8:	add	x16, x16, #0x118
  401bcc:	br	x17

0000000000401bd0 <strrchr@plt>:
  401bd0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401bd4:	ldr	x17, [x16, #288]
  401bd8:	add	x16, x16, #0x120
  401bdc:	br	x17

0000000000401be0 <__gmon_start__@plt>:
  401be0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401be4:	ldr	x17, [x16, #296]
  401be8:	add	x16, x16, #0x128
  401bec:	br	x17

0000000000401bf0 <fseek@plt>:
  401bf0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401bf4:	ldr	x17, [x16, #304]
  401bf8:	add	x16, x16, #0x130
  401bfc:	br	x17

0000000000401c00 <abort@plt>:
  401c00:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c04:	ldr	x17, [x16, #312]
  401c08:	add	x16, x16, #0x138
  401c0c:	br	x17

0000000000401c10 <feof@plt>:
  401c10:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c14:	ldr	x17, [x16, #320]
  401c18:	add	x16, x16, #0x140
  401c1c:	br	x17

0000000000401c20 <puts@plt>:
  401c20:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c24:	ldr	x17, [x16, #328]
  401c28:	add	x16, x16, #0x148
  401c2c:	br	x17

0000000000401c30 <textdomain@plt>:
  401c30:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c34:	ldr	x17, [x16, #336]
  401c38:	add	x16, x16, #0x150
  401c3c:	br	x17

0000000000401c40 <execvp@plt>:
  401c40:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c44:	ldr	x17, [x16, #344]
  401c48:	add	x16, x16, #0x158
  401c4c:	br	x17

0000000000401c50 <strcmp@plt>:
  401c50:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c54:	ldr	x17, [x16, #352]
  401c58:	add	x16, x16, #0x160
  401c5c:	br	x17

0000000000401c60 <warn@plt>:
  401c60:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c64:	ldr	x17, [x16, #360]
  401c68:	add	x16, x16, #0x168
  401c6c:	br	x17

0000000000401c70 <__ctype_b_loc@plt>:
  401c70:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c74:	ldr	x17, [x16, #368]
  401c78:	add	x16, x16, #0x170
  401c7c:	br	x17

0000000000401c80 <fread@plt>:
  401c80:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c84:	ldr	x17, [x16, #376]
  401c88:	add	x16, x16, #0x178
  401c8c:	br	x17

0000000000401c90 <free@plt>:
  401c90:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401c94:	ldr	x17, [x16, #384]
  401c98:	add	x16, x16, #0x180
  401c9c:	br	x17

0000000000401ca0 <ungetc@plt>:
  401ca0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ca4:	ldr	x17, [x16, #392]
  401ca8:	add	x16, x16, #0x188
  401cac:	br	x17

0000000000401cb0 <__ctype_get_mb_cur_max@plt>:
  401cb0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401cb4:	ldr	x17, [x16, #400]
  401cb8:	add	x16, x16, #0x190
  401cbc:	br	x17

0000000000401cc0 <siglongjmp@plt>:
  401cc0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401cc4:	ldr	x17, [x16, #408]
  401cc8:	add	x16, x16, #0x198
  401ccc:	br	x17

0000000000401cd0 <fwrite@plt>:
  401cd0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401cd4:	ldr	x17, [x16, #416]
  401cd8:	add	x16, x16, #0x1a0
  401cdc:	br	x17

0000000000401ce0 <fcntl@plt>:
  401ce0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401ce4:	ldr	x17, [x16, #424]
  401ce8:	add	x16, x16, #0x1a8
  401cec:	br	x17

0000000000401cf0 <wait@plt>:
  401cf0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401cf4:	ldr	x17, [x16, #432]
  401cf8:	add	x16, x16, #0x1b0
  401cfc:	br	x17

0000000000401d00 <fflush@plt>:
  401d00:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d04:	ldr	x17, [x16, #440]
  401d08:	add	x16, x16, #0x1b8
  401d0c:	br	x17

0000000000401d10 <strcpy@plt>:
  401d10:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d14:	ldr	x17, [x16, #448]
  401d18:	add	x16, x16, #0x1c0
  401d1c:	br	x17

0000000000401d20 <warnx@plt>:
  401d20:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d24:	ldr	x17, [x16, #456]
  401d28:	add	x16, x16, #0x1c8
  401d2c:	br	x17

0000000000401d30 <read@plt>:
  401d30:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d34:	ldr	x17, [x16, #464]
  401d38:	add	x16, x16, #0x1d0
  401d3c:	br	x17

0000000000401d40 <tcsetattr@plt>:
  401d40:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d44:	ldr	x17, [x16, #472]
  401d48:	add	x16, x16, #0x1d8
  401d4c:	br	x17

0000000000401d50 <isatty@plt>:
  401d50:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d54:	ldr	x17, [x16, #480]
  401d58:	add	x16, x16, #0x1e0
  401d5c:	br	x17

0000000000401d60 <regexec@plt>:
  401d60:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d64:	ldr	x17, [x16, #488]
  401d68:	add	x16, x16, #0x1e8
  401d6c:	br	x17

0000000000401d70 <regfree@plt>:
  401d70:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d74:	ldr	x17, [x16, #496]
  401d78:	add	x16, x16, #0x1f0
  401d7c:	br	x17

0000000000401d80 <regcomp@plt>:
  401d80:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d84:	ldr	x17, [x16, #504]
  401d88:	add	x16, x16, #0x1f8
  401d8c:	br	x17

0000000000401d90 <strncpy@plt>:
  401d90:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401d94:	ldr	x17, [x16, #512]
  401d98:	add	x16, x16, #0x200
  401d9c:	br	x17

0000000000401da0 <sigaddset@plt>:
  401da0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401da4:	ldr	x17, [x16, #520]
  401da8:	add	x16, x16, #0x208
  401dac:	br	x17

0000000000401db0 <printf@plt>:
  401db0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401db4:	ldr	x17, [x16, #528]
  401db8:	add	x16, x16, #0x210
  401dbc:	br	x17

0000000000401dc0 <__assert_fail@plt>:
  401dc0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401dc4:	ldr	x17, [x16, #536]
  401dc8:	add	x16, x16, #0x218
  401dcc:	br	x17

0000000000401dd0 <__errno_location@plt>:
  401dd0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401dd4:	ldr	x17, [x16, #544]
  401dd8:	add	x16, x16, #0x220
  401ddc:	br	x17

0000000000401de0 <regerror@plt>:
  401de0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401de4:	ldr	x17, [x16, #552]
  401de8:	add	x16, x16, #0x228
  401dec:	br	x17

0000000000401df0 <getenv@plt>:
  401df0:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401df4:	ldr	x17, [x16, #560]
  401df8:	add	x16, x16, #0x230
  401dfc:	br	x17

0000000000401e00 <putchar@plt>:
  401e00:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e04:	ldr	x17, [x16, #568]
  401e08:	add	x16, x16, #0x238
  401e0c:	br	x17

0000000000401e10 <__xstat@plt>:
  401e10:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e14:	ldr	x17, [x16, #576]
  401e18:	add	x16, x16, #0x240
  401e1c:	br	x17

0000000000401e20 <tigetnum@plt>:
  401e20:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e24:	ldr	x17, [x16, #584]
  401e28:	add	x16, x16, #0x248
  401e2c:	br	x17

0000000000401e30 <gettext@plt>:
  401e30:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e34:	ldr	x17, [x16, #592]
  401e38:	add	x16, x16, #0x250
  401e3c:	br	x17

0000000000401e40 <fprintf@plt>:
  401e40:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e44:	ldr	x17, [x16, #600]
  401e48:	add	x16, x16, #0x258
  401e4c:	br	x17

0000000000401e50 <err@plt>:
  401e50:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e54:	ldr	x17, [x16, #608]
  401e58:	add	x16, x16, #0x260
  401e5c:	br	x17

0000000000401e60 <ioctl@plt>:
  401e60:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e64:	ldr	x17, [x16, #616]
  401e68:	add	x16, x16, #0x268
  401e6c:	br	x17

0000000000401e70 <setlocale@plt>:
  401e70:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e74:	ldr	x17, [x16, #624]
  401e78:	add	x16, x16, #0x270
  401e7c:	br	x17

0000000000401e80 <ferror@plt>:
  401e80:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e84:	ldr	x17, [x16, #632]
  401e88:	add	x16, x16, #0x278
  401e8c:	br	x17

0000000000401e90 <tigetstr@plt>:
  401e90:	adrp	x16, 41a000 <tigetstr@plt+0x18170>
  401e94:	ldr	x17, [x16, #640]
  401e98:	add	x16, x16, #0x280
  401e9c:	br	x17

Disassembly of section .text:

0000000000401ea0 <.text>:
  401ea0:	mov	x29, #0x0                   	// #0
  401ea4:	mov	x30, #0x0                   	// #0
  401ea8:	mov	x5, x0
  401eac:	ldr	x1, [sp]
  401eb0:	add	x2, sp, #0x8
  401eb4:	mov	x6, sp
  401eb8:	movz	x0, #0x0, lsl #48
  401ebc:	movk	x0, #0x0, lsl #32
  401ec0:	movk	x0, #0x40, lsl #16
  401ec4:	movk	x0, #0x7548
  401ec8:	movz	x3, #0x0, lsl #48
  401ecc:	movk	x3, #0x0, lsl #32
  401ed0:	movk	x3, #0x40, lsl #16
  401ed4:	movk	x3, #0x7ff8
  401ed8:	movz	x4, #0x0, lsl #48
  401edc:	movk	x4, #0x0, lsl #32
  401ee0:	movk	x4, #0x40, lsl #16
  401ee4:	movk	x4, #0x8078
  401ee8:	bl	401b50 <__libc_start_main@plt>
  401eec:	bl	401c00 <abort@plt>
  401ef0:	adrp	x0, 419000 <tigetstr@plt+0x17170>
  401ef4:	ldr	x0, [x0, #4064]
  401ef8:	cbz	x0, 401f00 <tigetstr@plt+0x70>
  401efc:	b	401be0 <__gmon_start__@plt>
  401f00:	ret
  401f04:	stp	x29, x30, [sp, #-32]!
  401f08:	mov	x29, sp
  401f0c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  401f10:	add	x0, x0, #0x2a0
  401f14:	str	x0, [sp, #24]
  401f18:	ldr	x0, [sp, #24]
  401f1c:	str	x0, [sp, #24]
  401f20:	ldr	x1, [sp, #24]
  401f24:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  401f28:	add	x0, x0, #0x2a0
  401f2c:	cmp	x1, x0
  401f30:	b.eq	401f6c <tigetstr@plt+0xdc>  // b.none
  401f34:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  401f38:	add	x0, x0, #0xb8
  401f3c:	ldr	x0, [x0]
  401f40:	str	x0, [sp, #16]
  401f44:	ldr	x0, [sp, #16]
  401f48:	str	x0, [sp, #16]
  401f4c:	ldr	x0, [sp, #16]
  401f50:	cmp	x0, #0x0
  401f54:	b.eq	401f70 <tigetstr@plt+0xe0>  // b.none
  401f58:	ldr	x1, [sp, #16]
  401f5c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  401f60:	add	x0, x0, #0x2a0
  401f64:	blr	x1
  401f68:	b	401f70 <tigetstr@plt+0xe0>
  401f6c:	nop
  401f70:	ldp	x29, x30, [sp], #32
  401f74:	ret
  401f78:	stp	x29, x30, [sp, #-48]!
  401f7c:	mov	x29, sp
  401f80:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  401f84:	add	x0, x0, #0x2a0
  401f88:	str	x0, [sp, #40]
  401f8c:	ldr	x0, [sp, #40]
  401f90:	str	x0, [sp, #40]
  401f94:	ldr	x1, [sp, #40]
  401f98:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  401f9c:	add	x0, x0, #0x2a0
  401fa0:	sub	x0, x1, x0
  401fa4:	asr	x0, x0, #3
  401fa8:	lsr	x1, x0, #63
  401fac:	add	x0, x1, x0
  401fb0:	asr	x0, x0, #1
  401fb4:	str	x0, [sp, #32]
  401fb8:	ldr	x0, [sp, #32]
  401fbc:	cmp	x0, #0x0
  401fc0:	b.eq	402000 <tigetstr@plt+0x170>  // b.none
  401fc4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  401fc8:	add	x0, x0, #0xc0
  401fcc:	ldr	x0, [x0]
  401fd0:	str	x0, [sp, #24]
  401fd4:	ldr	x0, [sp, #24]
  401fd8:	str	x0, [sp, #24]
  401fdc:	ldr	x0, [sp, #24]
  401fe0:	cmp	x0, #0x0
  401fe4:	b.eq	402004 <tigetstr@plt+0x174>  // b.none
  401fe8:	ldr	x2, [sp, #24]
  401fec:	ldr	x1, [sp, #32]
  401ff0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  401ff4:	add	x0, x0, #0x2a0
  401ff8:	blr	x2
  401ffc:	b	402004 <tigetstr@plt+0x174>
  402000:	nop
  402004:	ldp	x29, x30, [sp], #48
  402008:	ret
  40200c:	stp	x29, x30, [sp, #-16]!
  402010:	mov	x29, sp
  402014:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  402018:	add	x0, x0, #0x2c0
  40201c:	ldrb	w0, [x0]
  402020:	and	x0, x0, #0xff
  402024:	cmp	x0, #0x0
  402028:	b.ne	402044 <tigetstr@plt+0x1b4>  // b.any
  40202c:	bl	401f04 <tigetstr@plt+0x74>
  402030:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  402034:	add	x0, x0, #0x2c0
  402038:	mov	w1, #0x1                   	// #1
  40203c:	strb	w1, [x0]
  402040:	b	402048 <tigetstr@plt+0x1b8>
  402044:	nop
  402048:	ldp	x29, x30, [sp], #16
  40204c:	ret
  402050:	stp	x29, x30, [sp, #-16]!
  402054:	mov	x29, sp
  402058:	bl	401f78 <tigetstr@plt+0xe8>
  40205c:	nop
  402060:	ldp	x29, x30, [sp], #16
  402064:	ret
  402068:	stp	x29, x30, [sp, #-48]!
  40206c:	mov	x29, sp
  402070:	str	x0, [sp, #40]
  402074:	str	x1, [sp, #32]
  402078:	str	x2, [sp, #24]
  40207c:	ldr	x0, [sp, #24]
  402080:	sub	x0, x0, #0x1
  402084:	mov	x2, x0
  402088:	ldr	x1, [sp, #32]
  40208c:	ldr	x0, [sp, #40]
  402090:	bl	401d90 <strncpy@plt>
  402094:	ldr	x0, [sp, #24]
  402098:	sub	x0, x0, #0x1
  40209c:	ldr	x1, [sp, #40]
  4020a0:	add	x0, x1, x0
  4020a4:	strb	wzr, [x0]
  4020a8:	nop
  4020ac:	ldp	x29, x30, [sp], #48
  4020b0:	ret
  4020b4:	stp	x29, x30, [sp, #-48]!
  4020b8:	mov	x29, sp
  4020bc:	str	x0, [sp, #24]
  4020c0:	ldr	x0, [sp, #24]
  4020c4:	bl	401af0 <malloc@plt>
  4020c8:	str	x0, [sp, #40]
  4020cc:	ldr	x0, [sp, #40]
  4020d0:	cmp	x0, #0x0
  4020d4:	b.ne	4020f8 <tigetstr@plt+0x268>  // b.any
  4020d8:	ldr	x0, [sp, #24]
  4020dc:	cmp	x0, #0x0
  4020e0:	b.eq	4020f8 <tigetstr@plt+0x268>  // b.none
  4020e4:	ldr	x2, [sp, #24]
  4020e8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4020ec:	add	x1, x0, #0xc8
  4020f0:	mov	w0, #0x1                   	// #1
  4020f4:	bl	401e50 <err@plt>
  4020f8:	ldr	x0, [sp, #40]
  4020fc:	ldp	x29, x30, [sp], #48
  402100:	ret
  402104:	stp	x29, x30, [sp, #-48]!
  402108:	mov	x29, sp
  40210c:	str	x0, [sp, #24]
  402110:	str	x1, [sp, #16]
  402114:	ldr	x1, [sp, #16]
  402118:	ldr	x0, [sp, #24]
  40211c:	bl	401b90 <realloc@plt>
  402120:	str	x0, [sp, #40]
  402124:	ldr	x0, [sp, #40]
  402128:	cmp	x0, #0x0
  40212c:	b.ne	402150 <tigetstr@plt+0x2c0>  // b.any
  402130:	ldr	x0, [sp, #16]
  402134:	cmp	x0, #0x0
  402138:	b.eq	402150 <tigetstr@plt+0x2c0>  // b.none
  40213c:	ldr	x2, [sp, #16]
  402140:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402144:	add	x1, x0, #0xc8
  402148:	mov	w0, #0x1                   	// #1
  40214c:	bl	401e50 <err@plt>
  402150:	ldr	x0, [sp, #40]
  402154:	ldp	x29, x30, [sp], #48
  402158:	ret
  40215c:	stp	x29, x30, [sp, #-48]!
  402160:	mov	x29, sp
  402164:	str	x0, [sp, #24]
  402168:	ldr	x0, [sp, #24]
  40216c:	cmp	x0, #0x0
  402170:	b.ne	402194 <tigetstr@plt+0x304>  // b.any
  402174:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  402178:	add	x3, x0, #0x68
  40217c:	mov	w2, #0x4a                  	// #74
  402180:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402184:	add	x1, x0, #0xe8
  402188:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40218c:	add	x0, x0, #0x100
  402190:	bl	401dc0 <__assert_fail@plt>
  402194:	ldr	x0, [sp, #24]
  402198:	bl	401bb0 <strdup@plt>
  40219c:	str	x0, [sp, #40]
  4021a0:	ldr	x0, [sp, #40]
  4021a4:	cmp	x0, #0x0
  4021a8:	b.ne	4021bc <tigetstr@plt+0x32c>  // b.any
  4021ac:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4021b0:	add	x1, x0, #0x108
  4021b4:	mov	w0, #0x1                   	// #1
  4021b8:	bl	401e50 <err@plt>
  4021bc:	ldr	x0, [sp, #40]
  4021c0:	ldp	x29, x30, [sp], #48
  4021c4:	ret
  4021c8:	stp	x29, x30, [sp, #-48]!
  4021cc:	mov	x29, sp
  4021d0:	str	x0, [sp, #24]
  4021d4:	bl	401dd0 <__errno_location@plt>
  4021d8:	str	wzr, [x0]
  4021dc:	ldr	x0, [sp, #24]
  4021e0:	bl	401e80 <ferror@plt>
  4021e4:	cmp	w0, #0x0
  4021e8:	b.ne	402244 <tigetstr@plt+0x3b4>  // b.any
  4021ec:	ldr	x0, [sp, #24]
  4021f0:	bl	401d00 <fflush@plt>
  4021f4:	cmp	w0, #0x0
  4021f8:	b.ne	402244 <tigetstr@plt+0x3b4>  // b.any
  4021fc:	ldr	x0, [sp, #24]
  402200:	bl	401ab0 <fileno@plt>
  402204:	str	w0, [sp, #44]
  402208:	ldr	w0, [sp, #44]
  40220c:	cmp	w0, #0x0
  402210:	b.lt	40224c <tigetstr@plt+0x3bc>  // b.tstop
  402214:	ldr	w0, [sp, #44]
  402218:	bl	401a00 <dup@plt>
  40221c:	str	w0, [sp, #44]
  402220:	ldr	w0, [sp, #44]
  402224:	cmp	w0, #0x0
  402228:	b.lt	40224c <tigetstr@plt+0x3bc>  // b.tstop
  40222c:	ldr	w0, [sp, #44]
  402230:	bl	401bc0 <close@plt>
  402234:	cmp	w0, #0x0
  402238:	b.ne	40224c <tigetstr@plt+0x3bc>  // b.any
  40223c:	mov	w0, #0x0                   	// #0
  402240:	b	40226c <tigetstr@plt+0x3dc>
  402244:	nop
  402248:	b	402250 <tigetstr@plt+0x3c0>
  40224c:	nop
  402250:	bl	401dd0 <__errno_location@plt>
  402254:	ldr	w0, [x0]
  402258:	cmp	w0, #0x9
  40225c:	b.ne	402268 <tigetstr@plt+0x3d8>  // b.any
  402260:	mov	w0, #0x0                   	// #0
  402264:	b	40226c <tigetstr@plt+0x3dc>
  402268:	mov	w0, #0xffffffff            	// #-1
  40226c:	ldp	x29, x30, [sp], #48
  402270:	ret
  402274:	stp	x29, x30, [sp, #-16]!
  402278:	mov	x29, sp
  40227c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  402280:	add	x0, x0, #0x2a8
  402284:	ldr	x0, [x0]
  402288:	bl	4021c8 <tigetstr@plt+0x338>
  40228c:	cmp	w0, #0x0
  402290:	b.eq	4022e0 <tigetstr@plt+0x450>  // b.none
  402294:	bl	401dd0 <__errno_location@plt>
  402298:	ldr	w0, [x0]
  40229c:	cmp	w0, #0x20
  4022a0:	b.eq	4022e0 <tigetstr@plt+0x450>  // b.none
  4022a4:	bl	401dd0 <__errno_location@plt>
  4022a8:	ldr	w0, [x0]
  4022ac:	cmp	w0, #0x0
  4022b0:	b.eq	4022c8 <tigetstr@plt+0x438>  // b.none
  4022b4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4022b8:	add	x0, x0, #0x120
  4022bc:	bl	401e30 <gettext@plt>
  4022c0:	bl	401c60 <warn@plt>
  4022c4:	b	4022d8 <tigetstr@plt+0x448>
  4022c8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4022cc:	add	x0, x0, #0x120
  4022d0:	bl	401e30 <gettext@plt>
  4022d4:	bl	401d20 <warnx@plt>
  4022d8:	mov	w0, #0x1                   	// #1
  4022dc:	bl	4019c0 <_exit@plt>
  4022e0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4022e4:	add	x0, x0, #0x2a0
  4022e8:	ldr	x0, [x0]
  4022ec:	bl	4021c8 <tigetstr@plt+0x338>
  4022f0:	cmp	w0, #0x0
  4022f4:	b.eq	402300 <tigetstr@plt+0x470>  // b.none
  4022f8:	mov	w0, #0x1                   	// #1
  4022fc:	bl	4019c0 <_exit@plt>
  402300:	nop
  402304:	ldp	x29, x30, [sp], #16
  402308:	ret
  40230c:	stp	x29, x30, [sp, #-16]!
  402310:	mov	x29, sp
  402314:	adrp	x0, 402000 <tigetstr@plt+0x170>
  402318:	add	x0, x0, #0x274
  40231c:	bl	408080 <tigetstr@plt+0x61f0>
  402320:	nop
  402324:	ldp	x29, x30, [sp], #16
  402328:	ret
  40232c:	stp	x29, x30, [sp, #-32]!
  402330:	mov	x29, sp
  402334:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  402338:	add	x0, x0, #0x2a8
  40233c:	ldr	x0, [x0]
  402340:	str	x0, [sp, #24]
  402344:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402348:	add	x0, x0, #0x130
  40234c:	bl	401e30 <gettext@plt>
  402350:	ldr	x1, [sp, #24]
  402354:	bl	4019e0 <fputs@plt>
  402358:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40235c:	add	x0, x0, #0x140
  402360:	bl	401e30 <gettext@plt>
  402364:	mov	x1, x0
  402368:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  40236c:	add	x0, x0, #0x2b8
  402370:	ldr	x0, [x0]
  402374:	mov	x2, x0
  402378:	ldr	x0, [sp, #24]
  40237c:	bl	401e40 <fprintf@plt>
  402380:	ldr	x1, [sp, #24]
  402384:	mov	w0, #0xa                   	// #10
  402388:	bl	401a70 <fputc@plt>
  40238c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402390:	add	x0, x0, #0x160
  402394:	bl	401e30 <gettext@plt>
  402398:	ldr	x1, [sp, #24]
  40239c:	bl	4019e0 <fputs@plt>
  4023a0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4023a4:	add	x0, x0, #0x188
  4023a8:	bl	401e30 <gettext@plt>
  4023ac:	ldr	x1, [sp, #24]
  4023b0:	bl	4019e0 <fputs@plt>
  4023b4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4023b8:	add	x0, x0, #0x198
  4023bc:	bl	401e30 <gettext@plt>
  4023c0:	ldr	x1, [sp, #24]
  4023c4:	bl	4019e0 <fputs@plt>
  4023c8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4023cc:	add	x0, x0, #0x1d0
  4023d0:	bl	401e30 <gettext@plt>
  4023d4:	ldr	x1, [sp, #24]
  4023d8:	bl	4019e0 <fputs@plt>
  4023dc:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4023e0:	add	x0, x0, #0x208
  4023e4:	bl	401e30 <gettext@plt>
  4023e8:	ldr	x1, [sp, #24]
  4023ec:	bl	4019e0 <fputs@plt>
  4023f0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4023f4:	add	x0, x0, #0x238
  4023f8:	bl	401e30 <gettext@plt>
  4023fc:	ldr	x1, [sp, #24]
  402400:	bl	4019e0 <fputs@plt>
  402404:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402408:	add	x0, x0, #0x278
  40240c:	bl	401e30 <gettext@plt>
  402410:	ldr	x1, [sp, #24]
  402414:	bl	4019e0 <fputs@plt>
  402418:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40241c:	add	x0, x0, #0x2b8
  402420:	bl	401e30 <gettext@plt>
  402424:	ldr	x1, [sp, #24]
  402428:	bl	4019e0 <fputs@plt>
  40242c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402430:	add	x0, x0, #0x2f0
  402434:	bl	401e30 <gettext@plt>
  402438:	ldr	x1, [sp, #24]
  40243c:	bl	4019e0 <fputs@plt>
  402440:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402444:	add	x0, x0, #0x318
  402448:	bl	401e30 <gettext@plt>
  40244c:	ldr	x1, [sp, #24]
  402450:	bl	4019e0 <fputs@plt>
  402454:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402458:	add	x0, x0, #0x348
  40245c:	bl	401e30 <gettext@plt>
  402460:	ldr	x1, [sp, #24]
  402464:	bl	4019e0 <fputs@plt>
  402468:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40246c:	add	x0, x0, #0x380
  402470:	bl	401e30 <gettext@plt>
  402474:	ldr	x1, [sp, #24]
  402478:	bl	4019e0 <fputs@plt>
  40247c:	ldr	x1, [sp, #24]
  402480:	mov	w0, #0xa                   	// #10
  402484:	bl	401a70 <fputc@plt>
  402488:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40248c:	add	x0, x0, #0x3c0
  402490:	bl	401e30 <gettext@plt>
  402494:	mov	x1, x0
  402498:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40249c:	add	x0, x0, #0x3d8
  4024a0:	bl	401db0 <printf@plt>
  4024a4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4024a8:	add	x0, x0, #0x3f0
  4024ac:	bl	401e30 <gettext@plt>
  4024b0:	mov	x1, x0
  4024b4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4024b8:	add	x0, x0, #0x400
  4024bc:	bl	401db0 <printf@plt>
  4024c0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4024c4:	add	x0, x0, #0x418
  4024c8:	bl	401e30 <gettext@plt>
  4024cc:	mov	x2, x0
  4024d0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4024d4:	add	x1, x0, #0x438
  4024d8:	mov	x0, x2
  4024dc:	bl	401db0 <printf@plt>
  4024e0:	mov	w0, #0x0                   	// #0
  4024e4:	bl	4019f0 <exit@plt>
  4024e8:	stp	x29, x30, [sp, #-64]!
  4024ec:	mov	x29, sp
  4024f0:	str	x19, [sp, #16]
  4024f4:	str	x0, [sp, #40]
  4024f8:	str	x1, [sp, #32]
  4024fc:	str	wzr, [sp, #60]
  402500:	b	40274c <tigetstr@plt+0x8bc>
  402504:	ldr	x0, [sp, #32]
  402508:	ldrsb	w0, [x0]
  40250c:	cmp	w0, #0x75
  402510:	b.eq	4026a4 <tigetstr@plt+0x814>  // b.none
  402514:	cmp	w0, #0x75
  402518:	b.gt	4026ec <tigetstr@plt+0x85c>
  40251c:	cmp	w0, #0x73
  402520:	b.eq	402690 <tigetstr@plt+0x800>  // b.none
  402524:	cmp	w0, #0x73
  402528:	b.gt	4026ec <tigetstr@plt+0x85c>
  40252c:	cmp	w0, #0x70
  402530:	b.eq	402668 <tigetstr@plt+0x7d8>  // b.none
  402534:	cmp	w0, #0x70
  402538:	b.gt	4026ec <tigetstr@plt+0x85c>
  40253c:	cmp	w0, #0x6c
  402540:	b.eq	402640 <tigetstr@plt+0x7b0>  // b.none
  402544:	cmp	w0, #0x6c
  402548:	b.gt	4026ec <tigetstr@plt+0x85c>
  40254c:	cmp	w0, #0x66
  402550:	b.eq	402654 <tigetstr@plt+0x7c4>  // b.none
  402554:	cmp	w0, #0x66
  402558:	b.gt	4026ec <tigetstr@plt+0x85c>
  40255c:	cmp	w0, #0x64
  402560:	b.eq	40262c <tigetstr@plt+0x79c>  // b.none
  402564:	cmp	w0, #0x64
  402568:	b.gt	4026ec <tigetstr@plt+0x85c>
  40256c:	cmp	w0, #0x63
  402570:	b.eq	40267c <tigetstr@plt+0x7ec>  // b.none
  402574:	cmp	w0, #0x63
  402578:	b.gt	4026ec <tigetstr@plt+0x85c>
  40257c:	cmp	w0, #0x56
  402580:	b.eq	4026b8 <tigetstr@plt+0x828>  // b.none
  402584:	cmp	w0, #0x56
  402588:	b.gt	4026ec <tigetstr@plt+0x85c>
  40258c:	cmp	w0, #0x2d
  402590:	b.gt	4025cc <tigetstr@plt+0x73c>
  402594:	cmp	w0, #0x9
  402598:	b.lt	4026ec <tigetstr@plt+0x85c>  // b.tstop
  40259c:	mov	w1, w0
  4025a0:	mov	x0, #0x1                   	// #1
  4025a4:	lsl	x1, x0, x1
  4025a8:	mov	x0, #0x200                 	// #512
  4025ac:	movk	x0, #0x2001, lsl #32
  4025b0:	and	x0, x1, x0
  4025b4:	cmp	x0, #0x0
  4025b8:	cset	w0, ne  // ne = any
  4025bc:	and	w0, w0, #0xff
  4025c0:	cmp	w0, #0x0
  4025c4:	b.ne	40273c <tigetstr@plt+0x8ac>  // b.any
  4025c8:	b	4026ec <tigetstr@plt+0x85c>
  4025cc:	sub	w0, w0, #0x30
  4025d0:	cmp	w0, #0x9
  4025d4:	b.hi	4026ec <tigetstr@plt+0x85c>  // b.pmore
  4025d8:	ldr	w0, [sp, #60]
  4025dc:	cmp	w0, #0x0
  4025e0:	b.ne	4025f4 <tigetstr@plt+0x764>  // b.any
  4025e4:	ldr	x0, [sp, #40]
  4025e8:	str	wzr, [x0, #140]
  4025ec:	mov	w0, #0x1                   	// #1
  4025f0:	str	w0, [sp, #60]
  4025f4:	ldr	x0, [sp, #40]
  4025f8:	ldr	w1, [x0, #140]
  4025fc:	mov	w0, w1
  402600:	lsl	w0, w0, #2
  402604:	add	w0, w0, w1
  402608:	lsl	w0, w0, #1
  40260c:	mov	w1, w0
  402610:	ldr	x0, [sp, #32]
  402614:	ldrsb	w0, [x0]
  402618:	add	w0, w1, w0
  40261c:	sub	w1, w0, #0x30
  402620:	ldr	x0, [sp, #40]
  402624:	str	w1, [x0, #140]
  402628:	b	402740 <tigetstr@plt+0x8b0>
  40262c:	ldr	x0, [sp, #40]
  402630:	ldrb	w1, [x0, #1718]
  402634:	orr	w1, w1, #0xffffff80
  402638:	strb	w1, [x0, #1718]
  40263c:	b	402740 <tigetstr@plt+0x8b0>
  402640:	ldr	x0, [sp, #40]
  402644:	ldrb	w1, [x0, #1718]
  402648:	and	w1, w1, #0xffffffbf
  40264c:	strb	w1, [x0, #1718]
  402650:	b	402740 <tigetstr@plt+0x8b0>
  402654:	ldr	x0, [sp, #40]
  402658:	ldrb	w1, [x0, #1717]
  40265c:	and	w1, w1, #0xfffffffd
  402660:	strb	w1, [x0, #1717]
  402664:	b	402740 <tigetstr@plt+0x8b0>
  402668:	ldr	x0, [sp, #40]
  40266c:	ldrb	w1, [x0, #1717]
  402670:	orr	w1, w1, #0x40
  402674:	strb	w1, [x0, #1717]
  402678:	b	402740 <tigetstr@plt+0x8b0>
  40267c:	ldr	x0, [sp, #40]
  402680:	ldrb	w1, [x0, #1716]
  402684:	orr	w1, w1, #0x4
  402688:	strb	w1, [x0, #1716]
  40268c:	b	402740 <tigetstr@plt+0x8b0>
  402690:	ldr	x0, [sp, #40]
  402694:	ldrb	w1, [x0, #1718]
  402698:	orr	w1, w1, #0x8
  40269c:	strb	w1, [x0, #1718]
  4026a0:	b	402740 <tigetstr@plt+0x8b0>
  4026a4:	ldr	x0, [sp, #40]
  4026a8:	ldrb	w1, [x0, #1716]
  4026ac:	and	w1, w1, #0xffffffdf
  4026b0:	strb	w1, [x0, #1716]
  4026b4:	b	402740 <tigetstr@plt+0x8b0>
  4026b8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4026bc:	add	x0, x0, #0x440
  4026c0:	bl	401e30 <gettext@plt>
  4026c4:	mov	x3, x0
  4026c8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4026cc:	add	x0, x0, #0x2b8
  4026d0:	ldr	x1, [x0]
  4026d4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4026d8:	add	x2, x0, #0x450
  4026dc:	mov	x0, x3
  4026e0:	bl	401db0 <printf@plt>
  4026e4:	mov	w0, #0x0                   	// #0
  4026e8:	bl	4019f0 <exit@plt>
  4026ec:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4026f0:	add	x0, x0, #0x468
  4026f4:	bl	401e30 <gettext@plt>
  4026f8:	ldr	x1, [sp, #32]
  4026fc:	bl	401d20 <warnx@plt>
  402700:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  402704:	add	x0, x0, #0x2a0
  402708:	ldr	x19, [x0]
  40270c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402710:	add	x0, x0, #0x480
  402714:	bl	401e30 <gettext@plt>
  402718:	mov	x1, x0
  40271c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  402720:	add	x0, x0, #0x2b8
  402724:	ldr	x0, [x0]
  402728:	mov	x2, x0
  40272c:	mov	x0, x19
  402730:	bl	401e40 <fprintf@plt>
  402734:	mov	w0, #0x1                   	// #1
  402738:	bl	4019f0 <exit@plt>
  40273c:	nop
  402740:	ldr	x0, [sp, #32]
  402744:	add	x0, x0, #0x1
  402748:	str	x0, [sp, #32]
  40274c:	ldr	x0, [sp, #32]
  402750:	ldrsb	w0, [x0]
  402754:	cmp	w0, #0x0
  402758:	b.ne	402504 <tigetstr@plt+0x674>  // b.any
  40275c:	nop
  402760:	nop
  402764:	ldr	x19, [sp, #16]
  402768:	ldp	x29, x30, [sp], #64
  40276c:	ret
  402770:	stp	x29, x30, [sp, #-48]!
  402774:	mov	x29, sp
  402778:	str	x0, [sp, #40]
  40277c:	str	x1, [sp, #32]
  402780:	str	x2, [sp, #24]
  402784:	ldr	x0, [sp, #40]
  402788:	ldr	x1, [sp, #24]
  40278c:	str	x1, [x0, #120]
  402790:	mov	w2, #0x0                   	// #0
  402794:	ldr	x1, [sp, #24]
  402798:	ldr	x0, [sp, #32]
  40279c:	bl	401bf0 <fseek@plt>
  4027a0:	nop
  4027a4:	ldp	x29, x30, [sp], #48
  4027a8:	ret
  4027ac:	stp	x29, x30, [sp, #-32]!
  4027b0:	mov	x29, sp
  4027b4:	str	x0, [sp, #24]
  4027b8:	str	x1, [sp, #16]
  4027bc:	ldr	x0, [sp, #24]
  4027c0:	ldr	x0, [x0, #120]
  4027c4:	add	x1, x0, #0x1
  4027c8:	ldr	x0, [sp, #24]
  4027cc:	str	x1, [x0, #120]
  4027d0:	ldr	x0, [sp, #16]
  4027d4:	bl	401ba0 <getc@plt>
  4027d8:	ldp	x29, x30, [sp], #32
  4027dc:	ret
  4027e0:	stp	x29, x30, [sp, #-48]!
  4027e4:	mov	x29, sp
  4027e8:	str	x0, [sp, #40]
  4027ec:	str	w1, [sp, #36]
  4027f0:	str	x2, [sp, #24]
  4027f4:	ldr	x0, [sp, #40]
  4027f8:	ldr	x0, [x0, #120]
  4027fc:	sub	x1, x0, #0x1
  402800:	ldr	x0, [sp, #40]
  402804:	str	x1, [x0, #120]
  402808:	ldr	x1, [sp, #24]
  40280c:	ldr	w0, [sp, #36]
  402810:	bl	401ca0 <ungetc@plt>
  402814:	ldp	x29, x30, [sp], #48
  402818:	ret
  40281c:	stp	x29, x30, [sp, #-48]!
  402820:	mov	x29, sp
  402824:	str	x0, [sp, #24]
  402828:	str	x1, [sp, #16]
  40282c:	mov	w2, #0x0                   	// #0
  402830:	mov	x1, #0x0                   	// #0
  402834:	ldr	x0, [sp, #24]
  402838:	bl	401bf0 <fseek@plt>
  40283c:	cmp	w0, #0x0
  402840:	b.eq	40284c <tigetstr@plt+0x9bc>  // b.none
  402844:	mov	w0, #0x0                   	// #0
  402848:	b	40290c <tigetstr@plt+0xa7c>
  40284c:	add	x0, sp, #0x28
  402850:	ldr	x3, [sp, #24]
  402854:	mov	x2, #0x1                   	// #1
  402858:	mov	x1, #0x2                   	// #2
  40285c:	bl	401c80 <fread@plt>
  402860:	cmp	x0, #0x1
  402864:	b.ne	4028f8 <tigetstr@plt+0xa68>  // b.any
  402868:	ldrsb	w0, [sp, #40]
  40286c:	mov	w1, w0
  402870:	ldrsb	w0, [sp, #41]
  402874:	lsl	w0, w0, #8
  402878:	add	w0, w1, w0
  40287c:	mov	w1, #0xff65                	// #65381
  402880:	cmp	w0, w1
  402884:	b.eq	4028dc <tigetstr@plt+0xa4c>  // b.none
  402888:	mov	w1, #0xff65                	// #65381
  40288c:	cmp	w0, w1
  402890:	b.gt	4028f8 <tigetstr@plt+0xa68>
  402894:	cmp	w0, #0x10b
  402898:	b.gt	4028d0 <tigetstr@plt+0xa40>
  40289c:	cmp	w0, #0x105
  4028a0:	b.lt	4028f8 <tigetstr@plt+0xa68>  // b.tstop
  4028a4:	sub	w0, w0, #0x105
  4028a8:	mov	x1, #0x1                   	// #1
  4028ac:	lsl	x1, x1, x0
  4028b0:	mov	x0, #0x5d                  	// #93
  4028b4:	and	x0, x1, x0
  4028b8:	cmp	x0, #0x0
  4028bc:	cset	w0, ne  // ne = any
  4028c0:	and	w0, w0, #0xff
  4028c4:	cmp	w0, #0x0
  4028c8:	b.ne	4028dc <tigetstr@plt+0xa4c>  // b.any
  4028cc:	b	4028f8 <tigetstr@plt+0xa68>
  4028d0:	mov	w1, #0x457f                	// #17791
  4028d4:	cmp	w0, w1
  4028d8:	b.ne	4028f8 <tigetstr@plt+0xa68>  // b.any
  4028dc:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4028e0:	add	x0, x0, #0x4a8
  4028e4:	bl	401e30 <gettext@plt>
  4028e8:	ldr	x1, [sp, #16]
  4028ec:	bl	401db0 <printf@plt>
  4028f0:	mov	w0, #0x1                   	// #1
  4028f4:	b	40290c <tigetstr@plt+0xa7c>
  4028f8:	mov	w2, #0x0                   	// #0
  4028fc:	mov	x1, #0x0                   	// #0
  402900:	ldr	x0, [sp, #24]
  402904:	bl	401bf0 <fseek@plt>
  402908:	mov	w0, #0x0                   	// #0
  40290c:	ldp	x29, x30, [sp], #48
  402910:	ret
  402914:	stp	x29, x30, [sp, #-192]!
  402918:	mov	x29, sp
  40291c:	str	x0, [sp, #40]
  402920:	str	x1, [sp, #32]
  402924:	str	x2, [sp, #24]
  402928:	add	x0, sp, #0x30
  40292c:	mov	x1, x0
  402930:	ldr	x0, [sp, #32]
  402934:	bl	408090 <tigetstr@plt+0x6200>
  402938:	cmn	w0, #0x1
  40293c:	b.ne	402990 <tigetstr@plt+0xb00>  // b.any
  402940:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  402944:	add	x0, x0, #0x2a8
  402948:	ldr	x0, [x0]
  40294c:	bl	401d00 <fflush@plt>
  402950:	ldr	x0, [sp, #40]
  402954:	ldrb	w0, [x0, #1716]
  402958:	and	w0, w0, #0x4
  40295c:	and	w0, w0, #0xff
  402960:	cmp	w0, #0x0
  402964:	b.eq	402974 <tigetstr@plt+0xae4>  // b.none
  402968:	ldr	x0, [sp, #40]
  40296c:	ldr	x0, [x0, #536]
  402970:	bl	401a40 <putp@plt>
  402974:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402978:	add	x0, x0, #0x4d8
  40297c:	bl	401e30 <gettext@plt>
  402980:	ldr	x1, [sp, #32]
  402984:	bl	401c60 <warn@plt>
  402988:	mov	x0, #0x0                   	// #0
  40298c:	b	402ab8 <tigetstr@plt+0xc28>
  402990:	ldr	w0, [sp, #64]
  402994:	and	w0, w0, #0xf000
  402998:	cmp	w0, #0x4, lsl #12
  40299c:	b.ne	4029bc <tigetstr@plt+0xb2c>  // b.any
  4029a0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4029a4:	add	x0, x0, #0x4f0
  4029a8:	bl	401e30 <gettext@plt>
  4029ac:	ldr	x1, [sp, #32]
  4029b0:	bl	401db0 <printf@plt>
  4029b4:	mov	x0, #0x0                   	// #0
  4029b8:	b	402ab8 <tigetstr@plt+0xc28>
  4029bc:	ldr	x0, [sp, #40]
  4029c0:	str	wzr, [x0, #152]
  4029c4:	ldr	x0, [sp, #40]
  4029c8:	str	xzr, [x0, #120]
  4029cc:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4029d0:	add	x1, x0, #0x510
  4029d4:	ldr	x0, [sp, #32]
  4029d8:	bl	401ae0 <fopen@plt>
  4029dc:	str	x0, [sp, #184]
  4029e0:	ldr	x0, [sp, #184]
  4029e4:	cmp	x0, #0x0
  4029e8:	b.ne	402a18 <tigetstr@plt+0xb88>  // b.any
  4029ec:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4029f0:	add	x0, x0, #0x2a8
  4029f4:	ldr	x0, [x0]
  4029f8:	bl	401d00 <fflush@plt>
  4029fc:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  402a00:	add	x0, x0, #0x518
  402a04:	bl	401e30 <gettext@plt>
  402a08:	ldr	x1, [sp, #32]
  402a0c:	bl	401c60 <warn@plt>
  402a10:	mov	x0, #0x0                   	// #0
  402a14:	b	402ab8 <tigetstr@plt+0xc28>
  402a18:	ldr	x1, [sp, #32]
  402a1c:	ldr	x0, [sp, #184]
  402a20:	bl	40281c <tigetstr@plt+0x98c>
  402a24:	cmp	w0, #0x0
  402a28:	b.eq	402a3c <tigetstr@plt+0xbac>  // b.none
  402a2c:	ldr	x0, [sp, #184]
  402a30:	bl	401ad0 <fclose@plt>
  402a34:	mov	x0, #0x0                   	// #0
  402a38:	b	402ab8 <tigetstr@plt+0xc28>
  402a3c:	ldr	x0, [sp, #184]
  402a40:	bl	401ab0 <fileno@plt>
  402a44:	mov	w2, #0x1                   	// #1
  402a48:	mov	w1, #0x2                   	// #2
  402a4c:	bl	401ce0 <fcntl@plt>
  402a50:	ldr	x1, [sp, #184]
  402a54:	ldr	x0, [sp, #40]
  402a58:	bl	4027ac <tigetstr@plt+0x91c>
  402a5c:	str	w0, [sp, #180]
  402a60:	ldr	w0, [sp, #180]
  402a64:	cmp	w0, #0xc
  402a68:	cset	w0, eq  // eq = none
  402a6c:	and	w0, w0, #0xff
  402a70:	mov	w1, w0
  402a74:	ldr	x0, [sp, #24]
  402a78:	str	w1, [x0]
  402a7c:	ldr	x2, [sp, #184]
  402a80:	ldr	w1, [sp, #180]
  402a84:	ldr	x0, [sp, #40]
  402a88:	bl	4027e0 <tigetstr@plt+0x950>
  402a8c:	ldr	x1, [sp, #96]
  402a90:	ldr	x0, [sp, #40]
  402a94:	str	x1, [x0, #128]
  402a98:	ldr	x0, [sp, #40]
  402a9c:	ldr	x0, [x0, #128]
  402aa0:	cmp	x0, #0x0
  402aa4:	b.ne	402ab4 <tigetstr@plt+0xc24>  // b.any
  402aa8:	ldr	x0, [sp, #40]
  402aac:	mov	x1, #0x7fffffffffffffff    	// #9223372036854775807
  402ab0:	str	x1, [x0, #128]
  402ab4:	ldr	x0, [sp, #184]
  402ab8:	ldp	x29, x30, [sp], #192
  402abc:	ret
  402ac0:	stp	x29, x30, [sp, #-48]!
  402ac4:	mov	x29, sp
  402ac8:	str	x0, [sp, #24]
  402acc:	ldr	x0, [sp, #24]
  402ad0:	ldr	w0, [x0, #656]
  402ad4:	lsl	w0, w0, #2
  402ad8:	sxtw	x0, w0
  402adc:	str	x0, [sp, #40]
  402ae0:	ldr	x0, [sp, #24]
  402ae4:	ldr	x0, [x0, #512]
  402ae8:	ldr	x1, [sp, #40]
  402aec:	cmp	x1, x0
  402af0:	b.ls	402b40 <tigetstr@plt+0xcb0>  // b.plast
  402af4:	ldr	x0, [sp, #40]
  402af8:	cmp	x0, #0xff
  402afc:	b.hi	402b08 <tigetstr@plt+0xc78>  // b.pmore
  402b00:	mov	x0, #0x100                 	// #256
  402b04:	str	x0, [sp, #40]
  402b08:	ldr	x0, [sp, #24]
  402b0c:	ldr	x2, [x0, #504]
  402b10:	ldr	x0, [sp, #40]
  402b14:	add	x0, x0, #0x2
  402b18:	mov	x1, x0
  402b1c:	mov	x0, x2
  402b20:	bl	402104 <tigetstr@plt+0x274>
  402b24:	mov	x1, x0
  402b28:	ldr	x0, [sp, #24]
  402b2c:	str	x1, [x0, #504]
  402b30:	ldr	x0, [sp, #24]
  402b34:	ldr	x1, [sp, #40]
  402b38:	str	x1, [x0, #512]
  402b3c:	b	402b44 <tigetstr@plt+0xcb4>
  402b40:	nop
  402b44:	ldp	x29, x30, [sp], #48
  402b48:	ret
  402b4c:	stp	x29, x30, [sp, #-160]!
  402b50:	mov	x29, sp
  402b54:	str	x0, [sp, #40]
  402b58:	str	x1, [sp, #32]
  402b5c:	str	x2, [sp, #24]
  402b60:	str	xzr, [sp, #120]
  402b64:	str	wzr, [sp, #116]
  402b68:	str	wzr, [sp, #112]
  402b6c:	ldr	x0, [sp, #40]
  402b70:	ldr	x0, [x0, #120]
  402b74:	str	x0, [sp, #104]
  402b78:	add	x0, sp, #0x48
  402b7c:	mov	x2, #0x8                   	// #8
  402b80:	mov	w1, #0x0                   	// #0
  402b84:	bl	401b70 <memset@plt>
  402b88:	ldr	x0, [sp, #40]
  402b8c:	bl	402ac0 <tigetstr@plt+0xc30>
  402b90:	ldr	x0, [sp, #40]
  402b94:	ldr	x0, [x0, #504]
  402b98:	str	x0, [sp, #144]
  402b9c:	str	wzr, [sp, #140]
  402ba0:	ldr	x1, [sp, #32]
  402ba4:	ldr	x0, [sp, #40]
  402ba8:	bl	4027ac <tigetstr@plt+0x91c>
  402bac:	str	w0, [sp, #156]
  402bb0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  402bb4:	add	x0, x0, #0x2d0
  402bb8:	ldr	w0, [x0]
  402bbc:	cmp	w0, #0x0
  402bc0:	b.eq	40331c <tigetstr@plt+0x148c>  // b.none
  402bc4:	ldr	w0, [sp, #156]
  402bc8:	cmp	w0, #0xa
  402bcc:	b.ne	40331c <tigetstr@plt+0x148c>  // b.any
  402bd0:	ldr	x0, [sp, #40]
  402bd4:	ldr	w0, [x0, #152]
  402bd8:	add	w1, w0, #0x1
  402bdc:	ldr	x0, [sp, #40]
  402be0:	str	w1, [x0, #152]
  402be4:	ldr	x1, [sp, #32]
  402be8:	ldr	x0, [sp, #40]
  402bec:	bl	4027ac <tigetstr@plt+0x91c>
  402bf0:	str	w0, [sp, #156]
  402bf4:	b	40331c <tigetstr@plt+0x148c>
  402bf8:	ldr	x0, [sp, #40]
  402bfc:	ldrb	w0, [x0, #1717]
  402c00:	and	w0, w0, #0x2
  402c04:	and	w0, w0, #0xff
  402c08:	cmp	w0, #0x0
  402c0c:	b.eq	402e3c <tigetstr@plt+0xfac>  // b.none
  402c10:	ldr	w0, [sp, #116]
  402c14:	cmp	w0, #0x0
  402c18:	b.eq	402e3c <tigetstr@plt+0xfac>  // b.none
  402c1c:	bl	401cb0 <__ctype_get_mb_cur_max@plt>
  402c20:	cmp	x0, #0x1
  402c24:	b.ls	402e3c <tigetstr@plt+0xfac>  // b.plast
  402c28:	str	wzr, [sp, #116]
  402c2c:	ldr	x0, [sp, #72]
  402c30:	str	x0, [sp, #64]
  402c34:	ldr	x0, [sp, #120]
  402c38:	add	x1, x0, #0x1
  402c3c:	str	x1, [sp, #120]
  402c40:	ldr	w1, [sp, #156]
  402c44:	sxtb	w2, w1
  402c48:	add	x1, sp, #0x30
  402c4c:	strb	w2, [x1, x0]
  402c50:	add	x2, sp, #0x48
  402c54:	add	x1, sp, #0x30
  402c58:	add	x0, sp, #0x54
  402c5c:	mov	x3, x2
  402c60:	ldr	x2, [sp, #120]
  402c64:	bl	401990 <mbrtowc@plt>
  402c68:	str	x0, [sp, #96]
  402c6c:	ldr	x0, [sp, #96]
  402c70:	cmn	x0, #0x2
  402c74:	b.eq	402c88 <tigetstr@plt+0xdf8>  // b.none
  402c78:	ldr	x0, [sp, #96]
  402c7c:	cmn	x0, #0x1
  402c80:	b.eq	402c9c <tigetstr@plt+0xe0c>  // b.none
  402c84:	b	402d3c <tigetstr@plt+0xeac>
  402c88:	mov	w0, #0x1                   	// #1
  402c8c:	str	w0, [sp, #116]
  402c90:	ldr	x0, [sp, #64]
  402c94:	str	x0, [sp, #72]
  402c98:	b	402e08 <tigetstr@plt+0xf78>
  402c9c:	ldr	x0, [sp, #144]
  402ca0:	add	x1, x0, #0x1
  402ca4:	str	x1, [sp, #144]
  402ca8:	ldrsb	w1, [sp, #48]
  402cac:	strb	w1, [x0]
  402cb0:	ldr	x0, [sp, #64]
  402cb4:	str	x0, [sp, #72]
  402cb8:	ldr	w0, [sp, #140]
  402cbc:	add	w0, w0, #0x1
  402cc0:	str	w0, [sp, #140]
  402cc4:	ldr	x0, [sp, #104]
  402cc8:	add	x0, x0, #0x1
  402ccc:	str	x0, [sp, #104]
  402cd0:	ldr	x0, [sp, #40]
  402cd4:	ldr	w0, [x0, #656]
  402cd8:	ldr	w1, [sp, #140]
  402cdc:	cmp	w1, w0
  402ce0:	b.lt	402cf8 <tigetstr@plt+0xe68>  // b.tstop
  402ce4:	ldr	x2, [sp, #104]
  402ce8:	ldr	x1, [sp, #32]
  402cec:	ldr	x0, [sp, #40]
  402cf0:	bl	402770 <tigetstr@plt+0x8e0>
  402cf4:	b	402e04 <tigetstr@plt+0xf74>
  402cf8:	add	x0, sp, #0x30
  402cfc:	add	x0, x0, #0x1
  402d00:	ldr	x1, [sp, #120]
  402d04:	sub	x1, x1, #0x1
  402d08:	str	x1, [sp, #120]
  402d0c:	add	x3, sp, #0x30
  402d10:	ldr	x2, [sp, #120]
  402d14:	mov	x1, x0
  402d18:	mov	x0, x3
  402d1c:	bl	4019a0 <memmove@plt>
  402d20:	ldr	x0, [sp, #120]
  402d24:	cmp	x0, #0x0
  402d28:	b.eq	402e04 <tigetstr@plt+0xf74>  // b.none
  402d2c:	ldr	x0, [sp, #120]
  402d30:	add	x1, sp, #0x30
  402d34:	strb	wzr, [x1, x0]
  402d38:	b	402c50 <tigetstr@plt+0xdc0>
  402d3c:	ldr	w0, [sp, #84]
  402d40:	bl	401b00 <wcwidth@plt>
  402d44:	str	w0, [sp, #92]
  402d48:	ldr	w1, [sp, #140]
  402d4c:	ldr	w0, [sp, #92]
  402d50:	add	w1, w1, w0
  402d54:	ldr	x0, [sp, #40]
  402d58:	ldr	w0, [x0, #656]
  402d5c:	cmp	w1, w0
  402d60:	b.le	402d80 <tigetstr@plt+0xef0>
  402d64:	ldr	x2, [sp, #104]
  402d68:	ldr	x1, [sp, #32]
  402d6c:	ldr	x0, [sp, #40]
  402d70:	bl	402770 <tigetstr@plt+0x8e0>
  402d74:	mov	w0, #0x1                   	// #1
  402d78:	str	w0, [sp, #112]
  402d7c:	b	402e08 <tigetstr@plt+0xf78>
  402d80:	str	xzr, [sp, #128]
  402d84:	b	402db0 <tigetstr@plt+0xf20>
  402d88:	ldr	x0, [sp, #144]
  402d8c:	add	x1, x0, #0x1
  402d90:	str	x1, [sp, #144]
  402d94:	ldr	x1, [sp, #128]
  402d98:	add	x2, sp, #0x30
  402d9c:	ldrsb	w1, [x2, x1]
  402da0:	strb	w1, [x0]
  402da4:	ldr	x0, [sp, #128]
  402da8:	add	x0, x0, #0x1
  402dac:	str	x0, [sp, #128]
  402db0:	ldr	x0, [sp, #40]
  402db4:	ldr	x1, [x0, #504]
  402db8:	ldr	x0, [sp, #40]
  402dbc:	ldr	x0, [x0, #512]
  402dc0:	sub	x0, x0, #0x1
  402dc4:	add	x0, x1, x0
  402dc8:	ldr	x1, [sp, #144]
  402dcc:	cmp	x1, x0
  402dd0:	b.cs	402de4 <tigetstr@plt+0xf54>  // b.hs, b.nlast
  402dd4:	ldr	x1, [sp, #128]
  402dd8:	ldr	x0, [sp, #120]
  402ddc:	cmp	x1, x0
  402de0:	b.cc	402d88 <tigetstr@plt+0xef8>  // b.lo, b.ul, b.last
  402de4:	ldr	w0, [sp, #92]
  402de8:	cmp	w0, #0x0
  402dec:	b.le	402e08 <tigetstr@plt+0xf78>
  402df0:	ldr	w1, [sp, #140]
  402df4:	ldr	w0, [sp, #92]
  402df8:	add	w0, w1, w0
  402dfc:	str	w0, [sp, #140]
  402e00:	b	402e08 <tigetstr@plt+0xf78>
  402e04:	nop
  402e08:	ldr	w0, [sp, #112]
  402e0c:	cmp	w0, #0x0
  402e10:	b.ne	403350 <tigetstr@plt+0x14c0>  // b.any
  402e14:	ldr	x0, [sp, #40]
  402e18:	ldr	w0, [x0, #656]
  402e1c:	ldr	w1, [sp, #140]
  402e20:	cmp	w1, w0
  402e24:	b.ge	403350 <tigetstr@plt+0x14c0>  // b.tcont
  402e28:	ldr	x1, [sp, #32]
  402e2c:	ldr	x0, [sp, #40]
  402e30:	bl	4027ac <tigetstr@plt+0x91c>
  402e34:	str	w0, [sp, #156]
  402e38:	b	40331c <tigetstr@plt+0x148c>
  402e3c:	ldr	w0, [sp, #156]
  402e40:	cmn	w0, #0x1
  402e44:	b.ne	402eac <tigetstr@plt+0x101c>  // b.any
  402e48:	ldr	x0, [sp, #40]
  402e4c:	ldr	x0, [x0, #504]
  402e50:	ldr	x1, [sp, #144]
  402e54:	cmp	x1, x0
  402e58:	b.ls	402e88 <tigetstr@plt+0xff8>  // b.plast
  402e5c:	ldr	x0, [sp, #144]
  402e60:	strb	wzr, [x0]
  402e64:	ldr	x0, [sp, #40]
  402e68:	ldr	x0, [x0, #504]
  402e6c:	ldr	x1, [sp, #144]
  402e70:	sub	x0, x1, x0
  402e74:	mov	w1, w0
  402e78:	ldr	x0, [sp, #24]
  402e7c:	str	w1, [x0]
  402e80:	ldr	w0, [sp, #140]
  402e84:	b	403464 <tigetstr@plt+0x15d4>
  402e88:	ldr	x0, [sp, #40]
  402e8c:	ldr	x0, [x0, #504]
  402e90:	ldr	x1, [sp, #144]
  402e94:	sub	x0, x1, x0
  402e98:	mov	w1, w0
  402e9c:	ldr	x0, [sp, #24]
  402ea0:	str	w1, [x0]
  402ea4:	mov	w0, #0xffffffff            	// #-1
  402ea8:	b	403464 <tigetstr@plt+0x15d4>
  402eac:	ldr	w0, [sp, #156]
  402eb0:	cmp	w0, #0xa
  402eb4:	b.ne	402ed0 <tigetstr@plt+0x1040>  // b.any
  402eb8:	ldr	x0, [sp, #40]
  402ebc:	ldr	w0, [x0, #152]
  402ec0:	add	w1, w0, #0x1
  402ec4:	ldr	x0, [sp, #40]
  402ec8:	str	w1, [x0, #152]
  402ecc:	b	403350 <tigetstr@plt+0x14c0>
  402ed0:	ldr	x0, [sp, #144]
  402ed4:	add	x1, x0, #0x1
  402ed8:	str	x1, [sp, #144]
  402edc:	ldr	w1, [sp, #156]
  402ee0:	sxtb	w1, w1
  402ee4:	strb	w1, [x0]
  402ee8:	ldr	w0, [sp, #156]
  402eec:	cmp	w0, #0x9
  402ef0:	b.ne	403040 <tigetstr@plt+0x11b0>  // b.any
  402ef4:	ldr	x0, [sp, #40]
  402ef8:	ldrb	w0, [x0, #1717]
  402efc:	and	w0, w0, #0x4
  402f00:	and	w0, w0, #0xff
  402f04:	cmp	w0, #0x0
  402f08:	b.eq	402f38 <tigetstr@plt+0x10a8>  // b.none
  402f0c:	ldr	x0, [sp, #40]
  402f10:	ldr	w0, [x0, #148]
  402f14:	ldr	w1, [sp, #140]
  402f18:	cmp	w1, w0
  402f1c:	b.ge	40302c <tigetstr@plt+0x119c>  // b.tcont
  402f20:	ldr	x0, [sp, #40]
  402f24:	ldrb	w0, [x0, #1717]
  402f28:	and	w0, w0, #0x8
  402f2c:	and	w0, w0, #0xff
  402f30:	cmp	w0, #0x0
  402f34:	b.ne	40302c <tigetstr@plt+0x119c>  // b.any
  402f38:	ldr	x0, [sp, #40]
  402f3c:	ldrb	w0, [x0, #1717]
  402f40:	and	w0, w0, #0x4
  402f44:	and	w0, w0, #0xff
  402f48:	cmp	w0, #0x0
  402f4c:	b.eq	402fa0 <tigetstr@plt+0x1110>  // b.none
  402f50:	ldr	x0, [sp, #40]
  402f54:	ldr	x0, [x0, #536]
  402f58:	cmp	x0, #0x0
  402f5c:	b.eq	402fa0 <tigetstr@plt+0x1110>  // b.none
  402f60:	ldr	x0, [sp, #40]
  402f64:	ldrb	w0, [x0, #1716]
  402f68:	and	w0, w0, #0x8
  402f6c:	and	w0, w0, #0xff
  402f70:	cmp	w0, #0x0
  402f74:	b.ne	402fa0 <tigetstr@plt+0x1110>  // b.any
  402f78:	ldr	w0, [sp, #140]
  402f7c:	orr	w0, w0, #0x7
  402f80:	add	w0, w0, #0x1
  402f84:	str	w0, [sp, #140]
  402f88:	ldr	x0, [sp, #40]
  402f8c:	ldr	x0, [x0, #536]
  402f90:	bl	401a40 <putp@plt>
  402f94:	ldr	x0, [sp, #40]
  402f98:	str	wzr, [x0, #148]
  402f9c:	b	4032a4 <tigetstr@plt+0x1414>
  402fa0:	ldr	x0, [sp, #144]
  402fa4:	sub	x0, x0, #0x1
  402fa8:	str	x0, [sp, #144]
  402fac:	b	402fe0 <tigetstr@plt+0x1150>
  402fb0:	ldr	x0, [sp, #144]
  402fb4:	add	x1, x0, #0x1
  402fb8:	str	x1, [sp, #144]
  402fbc:	mov	w1, #0x20                  	// #32
  402fc0:	strb	w1, [x0]
  402fc4:	ldr	w0, [sp, #140]
  402fc8:	add	w0, w0, #0x1
  402fcc:	str	w0, [sp, #140]
  402fd0:	ldr	w0, [sp, #140]
  402fd4:	and	w0, w0, #0x7
  402fd8:	cmp	w0, #0x0
  402fdc:	b.eq	403008 <tigetstr@plt+0x1178>  // b.none
  402fe0:	ldr	x0, [sp, #40]
  402fe4:	ldr	x1, [x0, #504]
  402fe8:	ldr	x0, [sp, #40]
  402fec:	ldr	x0, [x0, #512]
  402ff0:	sub	x0, x0, #0x1
  402ff4:	add	x0, x1, x0
  402ff8:	ldr	x1, [sp, #144]
  402ffc:	cmp	x1, x0
  403000:	b.cc	402fb0 <tigetstr@plt+0x1120>  // b.lo, b.ul, b.last
  403004:	b	40300c <tigetstr@plt+0x117c>
  403008:	nop
  40300c:	ldr	x0, [sp, #40]
  403010:	ldr	w0, [x0, #148]
  403014:	ldr	w1, [sp, #140]
  403018:	cmp	w1, w0
  40301c:	b.lt	4032a4 <tigetstr@plt+0x1414>  // b.tstop
  403020:	ldr	x0, [sp, #40]
  403024:	str	wzr, [x0, #148]
  403028:	b	4032a4 <tigetstr@plt+0x1414>
  40302c:	ldr	w0, [sp, #140]
  403030:	orr	w0, w0, #0x7
  403034:	add	w0, w0, #0x1
  403038:	str	w0, [sp, #140]
  40303c:	b	4032b0 <tigetstr@plt+0x1420>
  403040:	ldr	w0, [sp, #156]
  403044:	cmp	w0, #0x8
  403048:	b.ne	403068 <tigetstr@plt+0x11d8>  // b.any
  40304c:	ldr	w0, [sp, #140]
  403050:	cmp	w0, #0x0
  403054:	b.le	403068 <tigetstr@plt+0x11d8>
  403058:	ldr	w0, [sp, #140]
  40305c:	sub	w0, w0, #0x1
  403060:	str	w0, [sp, #140]
  403064:	b	4032b0 <tigetstr@plt+0x1420>
  403068:	ldr	w0, [sp, #156]
  40306c:	cmp	w0, #0xd
  403070:	b.ne	4030cc <tigetstr@plt+0x123c>  // b.any
  403074:	ldr	x1, [sp, #32]
  403078:	ldr	x0, [sp, #40]
  40307c:	bl	4027ac <tigetstr@plt+0x91c>
  403080:	str	w0, [sp, #88]
  403084:	ldr	w0, [sp, #88]
  403088:	cmp	w0, #0xa
  40308c:	b.ne	4030b4 <tigetstr@plt+0x1224>  // b.any
  403090:	ldr	x0, [sp, #144]
  403094:	sub	x0, x0, #0x1
  403098:	str	x0, [sp, #144]
  40309c:	ldr	x0, [sp, #40]
  4030a0:	ldr	w0, [x0, #152]
  4030a4:	add	w1, w0, #0x1
  4030a8:	ldr	x0, [sp, #40]
  4030ac:	str	w1, [x0, #152]
  4030b0:	b	403350 <tigetstr@plt+0x14c0>
  4030b4:	ldr	x2, [sp, #32]
  4030b8:	ldr	w1, [sp, #156]
  4030bc:	ldr	x0, [sp, #40]
  4030c0:	bl	4027e0 <tigetstr@plt+0x950>
  4030c4:	str	wzr, [sp, #140]
  4030c8:	b	4032b0 <tigetstr@plt+0x1420>
  4030cc:	ldr	w0, [sp, #156]
  4030d0:	cmp	w0, #0xc
  4030d4:	b.ne	403134 <tigetstr@plt+0x12a4>  // b.any
  4030d8:	ldr	x0, [sp, #40]
  4030dc:	ldrb	w0, [x0, #1718]
  4030e0:	and	w0, w0, #0x40
  4030e4:	and	w0, w0, #0xff
  4030e8:	cmp	w0, #0x0
  4030ec:	b.eq	403134 <tigetstr@plt+0x12a4>  // b.none
  4030f0:	ldr	x0, [sp, #144]
  4030f4:	sub	x0, x0, #0x1
  4030f8:	mov	w1, #0x5e                  	// #94
  4030fc:	strb	w1, [x0]
  403100:	ldr	x0, [sp, #144]
  403104:	add	x1, x0, #0x1
  403108:	str	x1, [sp, #144]
  40310c:	mov	w1, #0x4c                  	// #76
  403110:	strb	w1, [x0]
  403114:	ldr	w0, [sp, #140]
  403118:	add	w0, w0, #0x2
  40311c:	str	w0, [sp, #140]
  403120:	ldr	x0, [sp, #40]
  403124:	ldrb	w1, [x0, #1717]
  403128:	orr	w1, w1, #0x10
  40312c:	strb	w1, [x0, #1717]
  403130:	b	4032b0 <tigetstr@plt+0x1420>
  403134:	ldr	w0, [sp, #156]
  403138:	cmn	w0, #0x1
  40313c:	b.ne	403164 <tigetstr@plt+0x12d4>  // b.any
  403140:	ldr	x0, [sp, #40]
  403144:	ldr	x0, [x0, #504]
  403148:	ldr	x1, [sp, #144]
  40314c:	sub	x0, x1, x0
  403150:	mov	w1, w0
  403154:	ldr	x0, [sp, #24]
  403158:	str	w1, [x0]
  40315c:	ldr	w0, [sp, #140]
  403160:	b	403464 <tigetstr@plt+0x15d4>
  403164:	ldr	x0, [sp, #40]
  403168:	ldrb	w0, [x0, #1717]
  40316c:	and	w0, w0, #0x2
  403170:	and	w0, w0, #0xff
  403174:	cmp	w0, #0x0
  403178:	b.eq	403270 <tigetstr@plt+0x13e0>  // b.none
  40317c:	bl	401cb0 <__ctype_get_mb_cur_max@plt>
  403180:	cmp	x0, #0x1
  403184:	b.ls	403270 <tigetstr@plt+0x13e0>  // b.plast
  403188:	add	x0, sp, #0x30
  40318c:	mov	x2, #0x10                  	// #16
  403190:	mov	w1, #0x0                   	// #0
  403194:	bl	401b70 <memset@plt>
  403198:	str	xzr, [sp, #120]
  40319c:	ldr	x0, [sp, #120]
  4031a0:	add	x1, x0, #0x1
  4031a4:	str	x1, [sp, #120]
  4031a8:	ldr	w1, [sp, #156]
  4031ac:	sxtb	w2, w1
  4031b0:	add	x1, sp, #0x30
  4031b4:	strb	w2, [x1, x0]
  4031b8:	ldr	x0, [sp, #72]
  4031bc:	str	x0, [sp, #64]
  4031c0:	add	x2, sp, #0x48
  4031c4:	add	x1, sp, #0x30
  4031c8:	add	x0, sp, #0x54
  4031cc:	mov	x3, x2
  4031d0:	ldr	x2, [sp, #120]
  4031d4:	bl	401990 <mbrtowc@plt>
  4031d8:	str	x0, [sp, #96]
  4031dc:	ldr	x0, [sp, #96]
  4031e0:	cmn	x0, #0x2
  4031e4:	b.eq	4031f8 <tigetstr@plt+0x1368>  // b.none
  4031e8:	ldr	x0, [sp, #96]
  4031ec:	cmn	x0, #0x1
  4031f0:	b.eq	403228 <tigetstr@plt+0x1398>  // b.none
  4031f4:	b	403240 <tigetstr@plt+0x13b0>
  4031f8:	ldr	x0, [sp, #144]
  4031fc:	sub	x0, x0, #0x1
  403200:	str	x0, [sp, #144]
  403204:	ldr	x0, [sp, #40]
  403208:	ldr	x0, [x0, #120]
  40320c:	sub	x0, x0, #0x1
  403210:	str	x0, [sp, #104]
  403214:	ldr	x0, [sp, #64]
  403218:	str	x0, [sp, #72]
  40321c:	mov	w0, #0x1                   	// #1
  403220:	str	w0, [sp, #116]
  403224:	b	40326c <tigetstr@plt+0x13dc>
  403228:	ldr	x0, [sp, #64]
  40322c:	str	x0, [sp, #72]
  403230:	ldr	w0, [sp, #140]
  403234:	add	w0, w0, #0x1
  403238:	str	w0, [sp, #140]
  40323c:	b	40326c <tigetstr@plt+0x13dc>
  403240:	ldr	w0, [sp, #84]
  403244:	bl	401b00 <wcwidth@plt>
  403248:	str	w0, [sp, #92]
  40324c:	ldr	w0, [sp, #92]
  403250:	cmp	w0, #0x0
  403254:	b.le	4032ac <tigetstr@plt+0x141c>
  403258:	ldr	w1, [sp, #140]
  40325c:	ldr	w0, [sp, #92]
  403260:	add	w0, w1, w0
  403264:	str	w0, [sp, #140]
  403268:	b	4032ac <tigetstr@plt+0x141c>
  40326c:	b	4032ac <tigetstr@plt+0x141c>
  403270:	bl	401c70 <__ctype_b_loc@plt>
  403274:	ldr	x1, [x0]
  403278:	ldrsw	x0, [sp, #156]
  40327c:	lsl	x0, x0, #1
  403280:	add	x0, x1, x0
  403284:	ldrh	w0, [x0]
  403288:	and	w0, w0, #0x4000
  40328c:	cmp	w0, #0x0
  403290:	b.eq	4032b0 <tigetstr@plt+0x1420>  // b.none
  403294:	ldr	w0, [sp, #140]
  403298:	add	w0, w0, #0x1
  40329c:	str	w0, [sp, #140]
  4032a0:	b	4032b0 <tigetstr@plt+0x1420>
  4032a4:	nop
  4032a8:	b	4032b0 <tigetstr@plt+0x1420>
  4032ac:	nop
  4032b0:	ldr	x0, [sp, #40]
  4032b4:	ldr	w0, [x0, #656]
  4032b8:	ldr	w1, [sp, #140]
  4032bc:	cmp	w1, w0
  4032c0:	b.lt	4032dc <tigetstr@plt+0x144c>  // b.tstop
  4032c4:	ldr	x0, [sp, #40]
  4032c8:	ldrb	w0, [x0, #1717]
  4032cc:	and	w0, w0, #0x2
  4032d0:	and	w0, w0, #0xff
  4032d4:	cmp	w0, #0x0
  4032d8:	b.ne	403344 <tigetstr@plt+0x14b4>  // b.any
  4032dc:	ldr	w0, [sp, #116]
  4032e0:	cmp	w0, #0x0
  4032e4:	b.ne	40330c <tigetstr@plt+0x147c>  // b.any
  4032e8:	ldr	x0, [sp, #40]
  4032ec:	ldr	x1, [x0, #504]
  4032f0:	ldr	x0, [sp, #40]
  4032f4:	ldr	x0, [x0, #512]
  4032f8:	sub	x0, x0, #0x5
  4032fc:	add	x0, x1, x0
  403300:	ldr	x1, [sp, #144]
  403304:	cmp	x1, x0
  403308:	b.cs	40334c <tigetstr@plt+0x14bc>  // b.hs, b.nlast
  40330c:	ldr	x1, [sp, #32]
  403310:	ldr	x0, [sp, #40]
  403314:	bl	4027ac <tigetstr@plt+0x91c>
  403318:	str	w0, [sp, #156]
  40331c:	ldr	x0, [sp, #40]
  403320:	ldr	x1, [x0, #504]
  403324:	ldr	x0, [sp, #40]
  403328:	ldr	x0, [x0, #512]
  40332c:	sub	x0, x0, #0x1
  403330:	add	x0, x1, x0
  403334:	ldr	x1, [sp, #144]
  403338:	cmp	x1, x0
  40333c:	b.cc	402bf8 <tigetstr@plt+0xd68>  // b.lo, b.ul, b.last
  403340:	b	403350 <tigetstr@plt+0x14c0>
  403344:	nop
  403348:	b	403350 <tigetstr@plt+0x14c0>
  40334c:	nop
  403350:	ldr	x0, [sp, #40]
  403354:	ldr	w0, [x0, #656]
  403358:	ldr	w1, [sp, #140]
  40335c:	cmp	w1, w0
  403360:	b.lt	4033a0 <tigetstr@plt+0x1510>  // b.tstop
  403364:	ldr	x0, [sp, #40]
  403368:	ldr	w0, [x0, #656]
  40336c:	cmp	w0, #0x0
  403370:	b.le	4033a0 <tigetstr@plt+0x1510>
  403374:	ldr	x0, [sp, #40]
  403378:	ldrb	w0, [x0, #1719]
  40337c:	and	w0, w0, #0x10
  403380:	and	w0, w0, #0xff
  403384:	cmp	w0, #0x0
  403388:	b.ne	4033a0 <tigetstr@plt+0x1510>  // b.any
  40338c:	ldr	x0, [sp, #144]
  403390:	add	x1, x0, #0x1
  403394:	str	x1, [sp, #144]
  403398:	mov	w1, #0xa                   	// #10
  40339c:	strb	w1, [x0]
  4033a0:	ldr	x0, [sp, #40]
  4033a4:	ldr	w0, [x0, #656]
  4033a8:	ldr	w1, [sp, #140]
  4033ac:	cmp	w1, w0
  4033b0:	b.ne	4033d4 <tigetstr@plt+0x1544>  // b.any
  4033b4:	ldr	x0, [sp, #40]
  4033b8:	ldrb	w0, [x0, #1717]
  4033bc:	and	w0, w0, #0x2
  4033c0:	and	w0, w0, #0xff
  4033c4:	cmp	w0, #0x0
  4033c8:	b.eq	4033d4 <tigetstr@plt+0x1544>  // b.none
  4033cc:	mov	w0, #0x1                   	// #1
  4033d0:	b	4033d8 <tigetstr@plt+0x1548>
  4033d4:	mov	w0, #0x0                   	// #0
  4033d8:	adrp	x1, 41a000 <tigetstr@plt+0x18170>
  4033dc:	add	x1, x1, #0x2d0
  4033e0:	str	w0, [x1]
  4033e4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4033e8:	add	x0, x0, #0x2d0
  4033ec:	ldr	w0, [x0]
  4033f0:	cmp	w0, #0x0
  4033f4:	b.eq	40343c <tigetstr@plt+0x15ac>  // b.none
  4033f8:	ldr	x0, [sp, #40]
  4033fc:	ldrb	w0, [x0, #1716]
  403400:	and	w0, w0, #0x10
  403404:	and	w0, w0, #0xff
  403408:	cmp	w0, #0x0
  40340c:	b.eq	40343c <tigetstr@plt+0x15ac>  // b.none
  403410:	ldr	x0, [sp, #40]
  403414:	ldrb	w0, [x0, #1719]
  403418:	and	w0, w0, #0x10
  40341c:	and	w0, w0, #0xff
  403420:	cmp	w0, #0x0
  403424:	b.eq	40343c <tigetstr@plt+0x15ac>  // b.none
  403428:	ldr	x0, [sp, #144]
  40342c:	add	x1, x0, #0x1
  403430:	str	x1, [sp, #144]
  403434:	mov	w1, #0xa                   	// #10
  403438:	strb	w1, [x0]
  40343c:	ldr	x0, [sp, #40]
  403440:	ldr	x0, [x0, #504]
  403444:	ldr	x1, [sp, #144]
  403448:	sub	x0, x1, x0
  40344c:	mov	w1, w0
  403450:	ldr	x0, [sp, #24]
  403454:	str	w1, [x0]
  403458:	ldr	x0, [sp, #144]
  40345c:	strb	wzr, [x0]
  403460:	ldr	w0, [sp, #140]
  403464:	ldp	x29, x30, [sp], #160
  403468:	ret
  40346c:	stp	x29, x30, [sp, #-32]!
  403470:	mov	x29, sp
  403474:	str	x0, [sp, #24]
  403478:	str	w1, [sp, #20]
  40347c:	ldr	x0, [sp, #24]
  403480:	ldr	w0, [x0, #148]
  403484:	cmp	w0, #0x0
  403488:	b.eq	40352c <tigetstr@plt+0x169c>  // b.none
  40348c:	ldr	x0, [sp, #24]
  403490:	ldrb	w0, [x0, #1717]
  403494:	and	w0, w0, #0x8
  403498:	and	w0, w0, #0xff
  40349c:	cmp	w0, #0x0
  4034a0:	b.eq	4034b0 <tigetstr@plt+0x1620>  // b.none
  4034a4:	mov	w0, #0xa                   	// #10
  4034a8:	bl	401e00 <putchar@plt>
  4034ac:	b	403520 <tigetstr@plt+0x1690>
  4034b0:	ldr	w0, [sp, #20]
  4034b4:	cmp	w0, #0x0
  4034b8:	b.ne	4034c4 <tigetstr@plt+0x1634>  // b.any
  4034bc:	mov	w0, #0xd                   	// #13
  4034c0:	bl	401e00 <putchar@plt>
  4034c4:	ldr	x0, [sp, #24]
  4034c8:	ldrb	w0, [x0, #1716]
  4034cc:	and	w0, w0, #0x8
  4034d0:	and	w0, w0, #0xff
  4034d4:	cmp	w0, #0x0
  4034d8:	b.ne	4034fc <tigetstr@plt+0x166c>  // b.any
  4034dc:	ldr	x0, [sp, #24]
  4034e0:	ldr	x0, [x0, #536]
  4034e4:	cmp	x0, #0x0
  4034e8:	b.eq	4034fc <tigetstr@plt+0x166c>  // b.none
  4034ec:	ldr	x0, [sp, #24]
  4034f0:	ldr	x0, [x0, #536]
  4034f4:	bl	401a40 <putp@plt>
  4034f8:	b	403520 <tigetstr@plt+0x1690>
  4034fc:	ldr	x0, [sp, #24]
  403500:	ldr	w1, [x0, #148]
  403504:	ldr	w0, [sp, #20]
  403508:	sub	w1, w1, w0
  40350c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403510:	add	x2, x0, #0x528
  403514:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403518:	add	x0, x0, #0x530
  40351c:	bl	401db0 <printf@plt>
  403520:	ldr	x0, [sp, #24]
  403524:	str	wzr, [x0, #148]
  403528:	b	403530 <tigetstr@plt+0x16a0>
  40352c:	nop
  403530:	ldp	x29, x30, [sp], #32
  403534:	ret
  403538:	stp	x29, x30, [sp, #-64]!
  40353c:	mov	x29, sp
  403540:	str	x0, [sp, #40]
  403544:	str	x1, [sp, #32]
  403548:	str	x2, [sp, #24]
  40354c:	str	x3, [sp, #16]
  403550:	ldr	x3, [sp, #16]
  403554:	ldr	x2, [sp, #24]
  403558:	ldr	x1, [sp, #32]
  40355c:	ldr	x0, [sp, #40]
  403560:	bl	401990 <mbrtowc@plt>
  403564:	str	x0, [sp, #56]
  403568:	ldr	x0, [sp, #56]
  40356c:	cmn	x0, #0x2
  403570:	b.eq	403580 <tigetstr@plt+0x16f0>  // b.none
  403574:	ldr	x0, [sp, #56]
  403578:	cmn	x0, #0x1
  40357c:	b.ne	403588 <tigetstr@plt+0x16f8>  // b.any
  403580:	mov	x0, #0x1                   	// #1
  403584:	b	40358c <tigetstr@plt+0x16fc>
  403588:	ldr	x0, [sp, #56]
  40358c:	ldp	x29, x30, [sp], #64
  403590:	ret
  403594:	sub	sp, sp, #0x10
  403598:	str	x0, [sp, #8]
  40359c:	str	w1, [sp, #4]
  4035a0:	ldr	w0, [sp, #4]
  4035a4:	cmp	w0, #0x1
  4035a8:	b.gt	4035b4 <tigetstr@plt+0x1724>
  4035ac:	mov	w0, #0x0                   	// #0
  4035b0:	b	40360c <tigetstr@plt+0x177c>
  4035b4:	ldr	x0, [sp, #8]
  4035b8:	ldrsb	w0, [x0]
  4035bc:	cmp	w0, #0x5f
  4035c0:	b.ne	4035d8 <tigetstr@plt+0x1748>  // b.any
  4035c4:	ldr	x0, [sp, #8]
  4035c8:	add	x0, x0, #0x1
  4035cc:	ldrsb	w0, [x0]
  4035d0:	cmp	w0, #0x8
  4035d4:	b.eq	403600 <tigetstr@plt+0x1770>  // b.none
  4035d8:	ldr	x0, [sp, #8]
  4035dc:	add	x0, x0, #0x1
  4035e0:	ldrsb	w0, [x0]
  4035e4:	cmp	w0, #0x8
  4035e8:	b.ne	403608 <tigetstr@plt+0x1778>  // b.any
  4035ec:	ldr	x0, [sp, #8]
  4035f0:	add	x0, x0, #0x2
  4035f4:	ldrsb	w0, [x0]
  4035f8:	cmp	w0, #0x5f
  4035fc:	b.ne	403608 <tigetstr@plt+0x1778>  // b.any
  403600:	mov	w0, #0x1                   	// #1
  403604:	b	40360c <tigetstr@plt+0x177c>
  403608:	mov	w0, #0x0                   	// #0
  40360c:	add	sp, sp, #0x10
  403610:	ret
  403614:	stp	x29, x30, [sp, #-80]!
  403618:	mov	x29, sp
  40361c:	str	x0, [sp, #40]
  403620:	str	x1, [sp, #32]
  403624:	str	w2, [sp, #28]
  403628:	b	403918 <tigetstr@plt+0x1a88>
  40362c:	ldr	x0, [sp, #40]
  403630:	ldrb	w0, [x0, #1716]
  403634:	and	w0, w0, #0x20
  403638:	and	w0, w0, #0xff
  40363c:	cmp	w0, #0x0
  403640:	b.ne	40365c <tigetstr@plt+0x17cc>  // b.any
  403644:	ldr	x0, [sp, #32]
  403648:	add	x1, x0, #0x1
  40364c:	str	x1, [sp, #32]
  403650:	ldrsb	w0, [x0]
  403654:	bl	401e00 <putchar@plt>
  403658:	b	403918 <tigetstr@plt+0x1a88>
  40365c:	ldr	x0, [sp, #32]
  403660:	ldrsb	w0, [x0]
  403664:	cmp	w0, #0x20
  403668:	b.ne	4036d0 <tigetstr@plt+0x1840>  // b.any
  40366c:	ldr	x0, [sp, #40]
  403670:	ldrb	w0, [x0, #1719]
  403674:	and	w0, w0, #0x2
  403678:	and	w0, w0, #0xff
  40367c:	cmp	w0, #0x0
  403680:	b.ne	4036d0 <tigetstr@plt+0x1840>  // b.any
  403684:	ldr	x0, [sp, #40]
  403688:	ldrb	w0, [x0, #1719]
  40368c:	and	w0, w0, #0x1
  403690:	and	w0, w0, #0xff
  403694:	cmp	w0, #0x0
  403698:	b.eq	4036d0 <tigetstr@plt+0x1840>  // b.none
  40369c:	ldr	x0, [sp, #32]
  4036a0:	add	x2, x0, #0x1
  4036a4:	ldr	w0, [sp, #28]
  4036a8:	sub	w0, w0, #0x1
  4036ac:	mov	w1, w0
  4036b0:	mov	x0, x2
  4036b4:	bl	403594 <tigetstr@plt+0x1704>
  4036b8:	cmp	w0, #0x0
  4036bc:	b.eq	4036d0 <tigetstr@plt+0x1840>  // b.none
  4036c0:	ldr	x0, [sp, #32]
  4036c4:	add	x0, x0, #0x1
  4036c8:	str	x0, [sp, #32]
  4036cc:	b	403918 <tigetstr@plt+0x1a88>
  4036d0:	ldr	w1, [sp, #28]
  4036d4:	ldr	x0, [sp, #32]
  4036d8:	bl	403594 <tigetstr@plt+0x1704>
  4036dc:	str	w0, [sp, #72]
  4036e0:	ldr	w0, [sp, #72]
  4036e4:	cmp	w0, #0x0
  4036e8:	b.eq	403730 <tigetstr@plt+0x18a0>  // b.none
  4036ec:	ldr	x0, [sp, #32]
  4036f0:	ldrsb	w0, [x0]
  4036f4:	cmp	w0, #0x5f
  4036f8:	b.ne	403708 <tigetstr@plt+0x1878>  // b.any
  4036fc:	ldr	x0, [sp, #32]
  403700:	ldrsb	w0, [x0, #2]
  403704:	b	403710 <tigetstr@plt+0x1880>
  403708:	ldr	x0, [sp, #32]
  40370c:	ldrsb	w0, [x0]
  403710:	strb	w0, [sp, #79]
  403714:	ldr	w0, [sp, #28]
  403718:	sub	w0, w0, #0x2
  40371c:	str	w0, [sp, #28]
  403720:	ldr	x0, [sp, #32]
  403724:	add	x0, x0, #0x3
  403728:	str	x0, [sp, #32]
  40372c:	b	403744 <tigetstr@plt+0x18b4>
  403730:	ldr	x0, [sp, #32]
  403734:	add	x1, x0, #0x1
  403738:	str	x1, [sp, #32]
  40373c:	ldrb	w0, [x0]
  403740:	strb	w0, [sp, #79]
  403744:	ldr	x0, [sp, #40]
  403748:	ldrb	w0, [x0, #1719]
  40374c:	ubfx	x0, x0, #1, #1
  403750:	and	w0, w0, #0xff
  403754:	mov	w1, w0
  403758:	ldr	w0, [sp, #72]
  40375c:	cmp	w0, w1
  403760:	b.eq	4037e0 <tigetstr@plt+0x1950>  // b.none
  403764:	ldrsb	w0, [sp, #79]
  403768:	cmp	w0, #0x20
  40376c:	b.ne	4037bc <tigetstr@plt+0x192c>  // b.any
  403770:	ldr	w0, [sp, #72]
  403774:	cmp	w0, #0x0
  403778:	b.ne	4037bc <tigetstr@plt+0x192c>  // b.any
  40377c:	ldr	x0, [sp, #40]
  403780:	ldrb	w0, [x0, #1719]
  403784:	and	w0, w0, #0x1
  403788:	and	w0, w0, #0xff
  40378c:	cmp	w0, #0x0
  403790:	b.eq	4037bc <tigetstr@plt+0x192c>  // b.none
  403794:	ldr	w0, [sp, #28]
  403798:	sub	w0, w0, #0x1
  40379c:	mov	w1, w0
  4037a0:	ldr	x0, [sp, #32]
  4037a4:	bl	403594 <tigetstr@plt+0x1704>
  4037a8:	cmp	w0, #0x0
  4037ac:	b.eq	4037bc <tigetstr@plt+0x192c>  // b.none
  4037b0:	mov	w0, #0x1                   	// #1
  4037b4:	str	w0, [sp, #72]
  4037b8:	b	4037e0 <tigetstr@plt+0x1950>
  4037bc:	ldr	w0, [sp, #72]
  4037c0:	cmp	w0, #0x0
  4037c4:	b.eq	4037d4 <tigetstr@plt+0x1944>  // b.none
  4037c8:	ldr	x0, [sp, #40]
  4037cc:	ldr	x0, [x0, #560]
  4037d0:	b	4037dc <tigetstr@plt+0x194c>
  4037d4:	ldr	x0, [sp, #40]
  4037d8:	ldr	x0, [x0, #568]
  4037dc:	bl	401a40 <putp@plt>
  4037e0:	ldrsb	w0, [sp, #79]
  4037e4:	cmp	w0, #0x20
  4037e8:	b.ne	403828 <tigetstr@plt+0x1998>  // b.any
  4037ec:	ldr	x0, [sp, #40]
  4037f0:	ldrb	w0, [x0, #1719]
  4037f4:	and	w0, w0, #0x2
  4037f8:	and	w0, w0, #0xff
  4037fc:	cmp	w0, #0x0
  403800:	b.eq	403828 <tigetstr@plt+0x1998>  // b.none
  403804:	ldr	w0, [sp, #72]
  403808:	cmp	w0, #0x0
  40380c:	b.ne	403828 <tigetstr@plt+0x1998>  // b.any
  403810:	ldr	x0, [sp, #40]
  403814:	ldrb	w0, [x0, #1719]
  403818:	and	w0, w0, #0x1
  40381c:	and	w0, w0, #0xff
  403820:	cmp	w0, #0x0
  403824:	b.ne	4038b0 <tigetstr@plt+0x1a20>  // b.any
  403828:	add	x0, sp, #0x30
  40382c:	mov	x2, #0x8                   	// #8
  403830:	mov	w1, #0x0                   	// #0
  403834:	bl	401b70 <memset@plt>
  403838:	ldr	x0, [sp, #32]
  40383c:	sub	x0, x0, #0x1
  403840:	str	x0, [sp, #32]
  403844:	ldr	w0, [sp, #28]
  403848:	add	w0, w0, #0x1
  40384c:	str	w0, [sp, #28]
  403850:	ldrsw	x1, [sp, #28]
  403854:	add	x2, sp, #0x30
  403858:	add	x0, sp, #0x3c
  40385c:	mov	x3, x2
  403860:	mov	x2, x1
  403864:	ldr	x1, [sp, #32]
  403868:	bl	403538 <tigetstr@plt+0x16a8>
  40386c:	str	x0, [sp, #64]
  403870:	b	403888 <tigetstr@plt+0x19f8>
  403874:	ldr	x0, [sp, #32]
  403878:	add	x1, x0, #0x1
  40387c:	str	x1, [sp, #32]
  403880:	ldrsb	w0, [x0]
  403884:	bl	401e00 <putchar@plt>
  403888:	ldr	x0, [sp, #64]
  40388c:	sub	x1, x0, #0x1
  403890:	str	x1, [sp, #64]
  403894:	cmp	x0, #0x0
  403898:	b.ne	403874 <tigetstr@plt+0x19e4>  // b.any
  40389c:	ldr	x0, [sp, #64]
  4038a0:	mov	w1, w0
  4038a4:	ldr	w0, [sp, #28]
  4038a8:	add	w0, w1, w0
  4038ac:	str	w0, [sp, #28]
  4038b0:	ldr	w0, [sp, #72]
  4038b4:	cmp	w0, #0x0
  4038b8:	b.eq	4038fc <tigetstr@plt+0x1a6c>  // b.none
  4038bc:	ldr	x0, [sp, #40]
  4038c0:	ldr	x0, [x0, #576]
  4038c4:	ldrsb	w0, [x0]
  4038c8:	cmp	w0, #0x0
  4038cc:	b.eq	4038fc <tigetstr@plt+0x1a6c>  // b.none
  4038d0:	ldr	x0, [sp, #40]
  4038d4:	ldr	x2, [x0, #584]
  4038d8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4038dc:	add	x0, x0, #0x2a8
  4038e0:	ldr	x0, [x0]
  4038e4:	mov	x1, x0
  4038e8:	mov	x0, x2
  4038ec:	bl	4019e0 <fputs@plt>
  4038f0:	ldr	x0, [sp, #40]
  4038f4:	ldr	x0, [x0, #576]
  4038f8:	bl	401a40 <putp@plt>
  4038fc:	ldr	w0, [sp, #72]
  403900:	and	w0, w0, #0x1
  403904:	and	w2, w0, #0xff
  403908:	ldr	x1, [sp, #40]
  40390c:	ldrb	w0, [x1, #1719]
  403910:	bfi	w0, w2, #1, #1
  403914:	strb	w0, [x1, #1719]
  403918:	ldr	w0, [sp, #28]
  40391c:	sub	w0, w0, #0x1
  403920:	str	w0, [sp, #28]
  403924:	ldr	w0, [sp, #28]
  403928:	cmp	w0, #0x0
  40392c:	b.ge	40362c <tigetstr@plt+0x179c>  // b.tcont
  403930:	nop
  403934:	nop
  403938:	ldp	x29, x30, [sp], #80
  40393c:	ret
  403940:	stp	x29, x30, [sp, #-32]!
  403944:	mov	x29, sp
  403948:	str	x0, [sp, #24]
  40394c:	mov	w1, #0x0                   	// #0
  403950:	ldr	x0, [sp, #24]
  403954:	bl	40346c <tigetstr@plt+0x15dc>
  403958:	ldr	x0, [sp, #24]
  40395c:	ldr	x0, [x0, #536]
  403960:	cmp	x0, #0x0
  403964:	b.eq	403980 <tigetstr@plt+0x1af0>  // b.none
  403968:	ldr	x0, [sp, #24]
  40396c:	ldrb	w0, [x0, #1716]
  403970:	and	w0, w0, #0x8
  403974:	and	w0, w0, #0xff
  403978:	cmp	w0, #0x0
  40397c:	b.eq	403988 <tigetstr@plt+0x1af8>  // b.none
  403980:	mov	w0, #0xd                   	// #13
  403984:	bl	401e00 <putchar@plt>
  403988:	nop
  40398c:	ldp	x29, x30, [sp], #32
  403990:	ret
  403994:	stp	x29, x30, [sp, #-32]!
  403998:	mov	x29, sp
  40399c:	str	x0, [sp, #24]
  4039a0:	str	x1, [sp, #16]
  4039a4:	ldr	x0, [sp, #24]
  4039a8:	ldrb	w0, [x0, #1716]
  4039ac:	and	w0, w0, #0x4
  4039b0:	and	w0, w0, #0xff
  4039b4:	cmp	w0, #0x0
  4039b8:	b.eq	4039cc <tigetstr@plt+0x1b3c>  // b.none
  4039bc:	ldr	x0, [sp, #24]
  4039c0:	ldr	x0, [x0, #536]
  4039c4:	bl	401a40 <putp@plt>
  4039c8:	b	4039e4 <tigetstr@plt+0x1b54>
  4039cc:	ldr	x0, [sp, #24]
  4039d0:	ldr	w0, [x0, #148]
  4039d4:	cmp	w0, #0x0
  4039d8:	b.le	4039e4 <tigetstr@plt+0x1b54>
  4039dc:	ldr	x0, [sp, #24]
  4039e0:	bl	403940 <tigetstr@plt+0x1ab0>
  4039e4:	ldr	x0, [sp, #24]
  4039e8:	ldrb	w0, [x0, #1717]
  4039ec:	and	w0, w0, #0x8
  4039f0:	and	w0, w0, #0xff
  4039f4:	cmp	w0, #0x0
  4039f8:	b.ne	403bf4 <tigetstr@plt+0x1d64>  // b.any
  4039fc:	ldr	x0, [sp, #24]
  403a00:	str	wzr, [x0, #148]
  403a04:	ldr	x0, [sp, #24]
  403a08:	ldr	x0, [x0, #544]
  403a0c:	cmp	x0, #0x0
  403a10:	b.eq	403a58 <tigetstr@plt+0x1bc8>  // b.none
  403a14:	ldr	x0, [sp, #24]
  403a18:	ldr	x0, [x0, #552]
  403a1c:	cmp	x0, #0x0
  403a20:	b.eq	403a58 <tigetstr@plt+0x1bc8>  // b.none
  403a24:	ldr	x0, [sp, #24]
  403a28:	ldr	x0, [x0, #544]
  403a2c:	bl	401a40 <putp@plt>
  403a30:	ldr	x0, [sp, #24]
  403a34:	ldr	w1, [x0, #148]
  403a38:	ldr	x0, [sp, #24]
  403a3c:	ldrb	w0, [x0, #1718]
  403a40:	ubfx	x0, x0, #5, #1
  403a44:	and	w0, w0, #0xff
  403a48:	lsl	w0, w0, #1
  403a4c:	add	w1, w1, w0
  403a50:	ldr	x0, [sp, #24]
  403a54:	str	w1, [x0, #148]
  403a58:	ldr	x0, [sp, #24]
  403a5c:	ldrb	w0, [x0, #1716]
  403a60:	and	w0, w0, #0x4
  403a64:	and	w0, w0, #0xff
  403a68:	cmp	w0, #0x0
  403a6c:	b.eq	403a7c <tigetstr@plt+0x1bec>  // b.none
  403a70:	ldr	x0, [sp, #24]
  403a74:	ldr	x0, [x0, #536]
  403a78:	bl	401a40 <putp@plt>
  403a7c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403a80:	add	x0, x0, #0x538
  403a84:	bl	401e30 <gettext@plt>
  403a88:	bl	401db0 <printf@plt>
  403a8c:	mov	w1, w0
  403a90:	ldr	x0, [sp, #24]
  403a94:	ldr	w0, [x0, #148]
  403a98:	add	w1, w1, w0
  403a9c:	ldr	x0, [sp, #24]
  403aa0:	str	w1, [x0, #148]
  403aa4:	ldr	x0, [sp, #16]
  403aa8:	cmp	x0, #0x0
  403aac:	b.eq	403ae0 <tigetstr@plt+0x1c50>  // b.none
  403ab0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403ab4:	add	x0, x0, #0x548
  403ab8:	bl	401e30 <gettext@plt>
  403abc:	ldr	x1, [sp, #16]
  403ac0:	bl	401db0 <printf@plt>
  403ac4:	mov	w1, w0
  403ac8:	ldr	x0, [sp, #24]
  403acc:	ldr	w0, [x0, #148]
  403ad0:	add	w1, w1, w0
  403ad4:	ldr	x0, [sp, #24]
  403ad8:	str	w1, [x0, #148]
  403adc:	b	403b50 <tigetstr@plt+0x1cc0>
  403ae0:	ldr	x0, [sp, #24]
  403ae4:	ldrb	w0, [x0, #1717]
  403ae8:	and	w0, w0, #0xffffff80
  403aec:	and	w0, w0, #0xff
  403af0:	cmp	w0, #0x0
  403af4:	b.ne	403b50 <tigetstr@plt+0x1cc0>  // b.any
  403af8:	ldr	x0, [sp, #24]
  403afc:	ldr	x1, [x0, #120]
  403b00:	mov	x0, x1
  403b04:	lsl	x0, x0, #1
  403b08:	add	x0, x0, x1
  403b0c:	lsl	x0, x0, #3
  403b10:	add	x0, x0, x1
  403b14:	lsl	x0, x0, #2
  403b18:	mov	x1, x0
  403b1c:	ldr	x0, [sp, #24]
  403b20:	ldr	x0, [x0, #128]
  403b24:	sdiv	x0, x1, x0
  403b28:	mov	w1, w0
  403b2c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403b30:	add	x0, x0, #0x558
  403b34:	bl	401db0 <printf@plt>
  403b38:	mov	w1, w0
  403b3c:	ldr	x0, [sp, #24]
  403b40:	ldr	w0, [x0, #148]
  403b44:	add	w1, w1, w0
  403b48:	ldr	x0, [sp, #24]
  403b4c:	str	w1, [x0, #148]
  403b50:	ldr	x0, [sp, #24]
  403b54:	ldrb	w0, [x0, #1718]
  403b58:	and	w0, w0, #0xffffff80
  403b5c:	and	w0, w0, #0xff
  403b60:	cmp	w0, #0x0
  403b64:	b.eq	403b90 <tigetstr@plt+0x1d00>  // b.none
  403b68:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  403b6c:	add	x0, x0, #0x560
  403b70:	bl	401e30 <gettext@plt>
  403b74:	bl	401db0 <printf@plt>
  403b78:	mov	w1, w0
  403b7c:	ldr	x0, [sp, #24]
  403b80:	ldr	w0, [x0, #148]
  403b84:	add	w1, w1, w0
  403b88:	ldr	x0, [sp, #24]
  403b8c:	str	w1, [x0, #148]
  403b90:	ldr	x0, [sp, #24]
  403b94:	ldr	x0, [x0, #544]
  403b98:	cmp	x0, #0x0
  403b9c:	b.eq	403bbc <tigetstr@plt+0x1d2c>  // b.none
  403ba0:	ldr	x0, [sp, #24]
  403ba4:	ldr	x0, [x0, #552]
  403ba8:	cmp	x0, #0x0
  403bac:	b.eq	403bbc <tigetstr@plt+0x1d2c>  // b.none
  403bb0:	ldr	x0, [sp, #24]
  403bb4:	ldr	x0, [x0, #552]
  403bb8:	bl	401a40 <putp@plt>
  403bbc:	ldr	x0, [sp, #24]
  403bc0:	ldrb	w0, [x0, #1716]
  403bc4:	and	w0, w0, #0x4
  403bc8:	and	w0, w0, #0xff
  403bcc:	cmp	w0, #0x0
  403bd0:	b.eq	403be0 <tigetstr@plt+0x1d50>  // b.none
  403bd4:	ldr	x0, [sp, #24]
  403bd8:	ldr	x0, [x0, #648]
  403bdc:	bl	401a40 <putp@plt>
  403be0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403be4:	add	x0, x0, #0x2a8
  403be8:	ldr	x0, [x0]
  403bec:	bl	401d00 <fflush@plt>
  403bf0:	b	403c0c <tigetstr@plt+0x1d7c>
  403bf4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403bf8:	add	x0, x0, #0x2a0
  403bfc:	ldr	x0, [x0]
  403c00:	mov	x1, x0
  403c04:	mov	w0, #0x7                   	// #7
  403c08:	bl	401a70 <fputc@plt>
  403c0c:	ldr	x0, [sp, #24]
  403c10:	ldrb	w0, [x0, #1719]
  403c14:	ubfx	x0, x0, #2, #1
  403c18:	and	w0, w0, #0xff
  403c1c:	add	w0, w0, #0x1
  403c20:	and	w0, w0, #0x1
  403c24:	and	w2, w0, #0xff
  403c28:	ldr	x1, [sp, #24]
  403c2c:	ldrb	w0, [x1, #1719]
  403c30:	bfi	w0, w2, #2, #1
  403c34:	strb	w0, [x1, #1719]
  403c38:	nop
  403c3c:	ldp	x29, x30, [sp], #32
  403c40:	ret
  403c44:	stp	x29, x30, [sp, #-16]!
  403c48:	mov	x29, sp
  403c4c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403c50:	add	x0, x0, #0x2c8
  403c54:	ldr	x0, [x0]
  403c58:	ldrb	w0, [x0, #1718]
  403c5c:	and	w0, w0, #0x1
  403c60:	and	w0, w0, #0xff
  403c64:	cmp	w0, #0x0
  403c68:	b.ne	403d54 <tigetstr@plt+0x1ec4>  // b.any
  403c6c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403c70:	add	x0, x0, #0x2c8
  403c74:	ldr	x0, [x0]
  403c78:	ldrb	w0, [x0, #1719]
  403c7c:	and	w0, w0, #0x2
  403c80:	and	w0, w0, #0xff
  403c84:	cmp	w0, #0x0
  403c88:	b.eq	403cc8 <tigetstr@plt+0x1e38>  // b.none
  403c8c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403c90:	add	x0, x0, #0x2c8
  403c94:	ldr	x0, [x0]
  403c98:	ldr	x0, [x0, #568]
  403c9c:	bl	401a40 <putp@plt>
  403ca0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403ca4:	add	x0, x0, #0x2a8
  403ca8:	ldr	x0, [x0]
  403cac:	bl	401d00 <fflush@plt>
  403cb0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403cb4:	add	x0, x0, #0x2c8
  403cb8:	ldr	x0, [x0]
  403cbc:	ldrb	w1, [x0, #1719]
  403cc0:	and	w1, w1, #0xfffffffd
  403cc4:	strb	w1, [x0, #1719]
  403cc8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403ccc:	add	x0, x0, #0x2c8
  403cd0:	ldr	x0, [x0]
  403cd4:	ldr	w2, [x0, #12]
  403cd8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403cdc:	add	x0, x0, #0x2c8
  403ce0:	ldr	x0, [x0]
  403ce4:	mov	w1, #0xa                   	// #10
  403ce8:	orr	w1, w2, w1
  403cec:	str	w1, [x0, #12]
  403cf0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403cf4:	add	x0, x0, #0x2c8
  403cf8:	ldr	x1, [x0]
  403cfc:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403d00:	add	x0, x0, #0x2c8
  403d04:	ldr	x0, [x0]
  403d08:	ldrb	w1, [x1, #83]
  403d0c:	strb	w1, [x0, #23]
  403d10:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403d14:	add	x0, x0, #0x2c8
  403d18:	ldr	x1, [x0]
  403d1c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403d20:	add	x0, x0, #0x2c8
  403d24:	ldr	x0, [x0]
  403d28:	ldrb	w1, [x1, #82]
  403d2c:	strb	w1, [x0, #22]
  403d30:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403d34:	add	x0, x0, #0x2c8
  403d38:	ldr	x0, [x0]
  403d3c:	add	x0, x0, #0x3c
  403d40:	mov	x2, x0
  403d44:	mov	w1, #0x0                   	// #0
  403d48:	mov	w0, #0x2                   	// #2
  403d4c:	bl	401d40 <tcsetattr@plt>
  403d50:	b	403d58 <tigetstr@plt+0x1ec8>
  403d54:	nop
  403d58:	ldp	x29, x30, [sp], #16
  403d5c:	ret
  403d60:	stp	x29, x30, [sp, #-32]!
  403d64:	mov	x29, sp
  403d68:	str	w0, [sp, #28]
  403d6c:	mov	x1, #0x1                   	// #1
  403d70:	mov	w0, #0x2                   	// #2
  403d74:	bl	401ac0 <signal@plt>
  403d78:	bl	403c44 <tigetstr@plt+0x1db4>
  403d7c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403d80:	add	x0, x0, #0x2c8
  403d84:	ldr	x0, [x0]
  403d88:	ldrb	w0, [x0, #1716]
  403d8c:	and	w0, w0, #0x4
  403d90:	and	w0, w0, #0xff
  403d94:	cmp	w0, #0x0
  403d98:	b.eq	403dcc <tigetstr@plt+0x1f3c>  // b.none
  403d9c:	mov	w0, #0xd                   	// #13
  403da0:	bl	401e00 <putchar@plt>
  403da4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403da8:	add	x0, x0, #0x2c8
  403dac:	ldr	x0, [x0]
  403db0:	ldr	x0, [x0, #536]
  403db4:	bl	401a40 <putp@plt>
  403db8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403dbc:	add	x0, x0, #0x2a8
  403dc0:	ldr	x0, [x0]
  403dc4:	bl	401d00 <fflush@plt>
  403dc8:	b	403e40 <tigetstr@plt+0x1fb0>
  403dcc:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403dd0:	add	x0, x0, #0x2c8
  403dd4:	ldr	x0, [x0]
  403dd8:	ldrb	w0, [x0, #1716]
  403ddc:	and	w0, w0, #0x4
  403de0:	and	w0, w0, #0xff
  403de4:	cmp	w0, #0x0
  403de8:	b.ne	403e28 <tigetstr@plt+0x1f98>  // b.any
  403dec:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403df0:	add	x0, x0, #0x2c8
  403df4:	ldr	x0, [x0]
  403df8:	ldr	w0, [x0, #148]
  403dfc:	cmp	w0, #0x0
  403e00:	b.le	403e28 <tigetstr@plt+0x1f98>
  403e04:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403e08:	add	x0, x0, #0x2c8
  403e0c:	ldr	x0, [x0]
  403e10:	bl	403940 <tigetstr@plt+0x1ab0>
  403e14:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403e18:	add	x0, x0, #0x2a8
  403e1c:	ldr	x0, [x0]
  403e20:	bl	401d00 <fflush@plt>
  403e24:	b	403e40 <tigetstr@plt+0x1fb0>
  403e28:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403e2c:	add	x0, x0, #0x2a0
  403e30:	ldr	x0, [x0]
  403e34:	mov	x1, x0
  403e38:	mov	w0, #0xa                   	// #10
  403e3c:	bl	401a70 <fputc@plt>
  403e40:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403e44:	add	x0, x0, #0x2c8
  403e48:	ldr	x0, [x0]
  403e4c:	ldr	x0, [x0, #664]
  403e50:	bl	401c90 <free@plt>
  403e54:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  403e58:	add	x0, x0, #0x2c8
  403e5c:	ldr	x0, [x0]
  403e60:	ldr	x0, [x0, #504]
  403e64:	bl	401c90 <free@plt>
  403e68:	mov	w0, #0x0                   	// #0
  403e6c:	bl	4019c0 <_exit@plt>
  403e70:	stp	x29, x30, [sp, #-48]!
  403e74:	mov	x29, sp
  403e78:	str	x0, [sp, #24]
  403e7c:	bl	401dd0 <__errno_location@plt>
  403e80:	str	wzr, [x0]
  403e84:	add	x0, sp, #0x2f
  403e88:	mov	x2, #0x1                   	// #1
  403e8c:	mov	x1, x0
  403e90:	mov	w0, #0x2                   	// #2
  403e94:	bl	401d30 <read@plt>
  403e98:	cmp	x0, #0x0
  403e9c:	b.gt	403ec4 <tigetstr@plt+0x2034>
  403ea0:	bl	401dd0 <__errno_location@plt>
  403ea4:	ldr	w0, [x0]
  403ea8:	cmp	w0, #0x4
  403eac:	b.eq	403eb8 <tigetstr@plt+0x2028>  // b.none
  403eb0:	mov	w0, #0x0                   	// #0
  403eb4:	bl	403d60 <tigetstr@plt+0x1ed0>
  403eb8:	ldr	x0, [sp, #24]
  403ebc:	ldrb	w0, [x0, #20]
  403ec0:	strb	w0, [sp, #47]
  403ec4:	ldrb	w0, [sp, #47]
  403ec8:	ldp	x29, x30, [sp], #48
  403ecc:	ret
  403ed0:	stp	x29, x30, [sp, #-48]!
  403ed4:	mov	x29, sp
  403ed8:	str	x0, [sp, #24]
  403edc:	str	x1, [sp, #16]
  403ee0:	str	wzr, [sp, #44]
  403ee4:	ldr	x0, [sp, #24]
  403ee8:	ldrb	w0, [x0, #20]
  403eec:	strb	w0, [sp, #43]
  403ef0:	ldr	x0, [sp, #24]
  403ef4:	bl	403e70 <tigetstr@plt+0x1fe0>
  403ef8:	strb	w0, [sp, #43]
  403efc:	bl	401c70 <__ctype_b_loc@plt>
  403f00:	ldr	x1, [x0]
  403f04:	ldrsb	x0, [sp, #43]
  403f08:	lsl	x0, x0, #1
  403f0c:	add	x0, x1, x0
  403f10:	ldrh	w0, [x0]
  403f14:	and	w0, w0, #0x800
  403f18:	cmp	w0, #0x0
  403f1c:	b.eq	403f4c <tigetstr@plt+0x20bc>  // b.none
  403f20:	ldr	w1, [sp, #44]
  403f24:	mov	w0, w1
  403f28:	lsl	w0, w0, #2
  403f2c:	add	w0, w0, w1
  403f30:	lsl	w0, w0, #1
  403f34:	mov	w1, w0
  403f38:	ldrsb	w0, [sp, #43]
  403f3c:	add	w0, w1, w0
  403f40:	sub	w0, w0, #0x30
  403f44:	str	w0, [sp, #44]
  403f48:	b	403ef0 <tigetstr@plt+0x2060>
  403f4c:	ldr	x0, [sp, #24]
  403f50:	ldrb	w1, [x0, #20]
  403f54:	ldrb	w0, [sp, #43]
  403f58:	cmp	w1, w0
  403f5c:	b.ne	403f68 <tigetstr@plt+0x20d8>  // b.any
  403f60:	str	wzr, [sp, #44]
  403f64:	b	403ef0 <tigetstr@plt+0x2060>
  403f68:	ldr	x0, [sp, #16]
  403f6c:	ldrb	w1, [sp, #43]
  403f70:	strb	w1, [x0]
  403f74:	nop
  403f78:	ldr	w0, [sp, #44]
  403f7c:	ldp	x29, x30, [sp], #48
  403f80:	ret
  403f84:	stp	x29, x30, [sp, #-32]!
  403f88:	mov	x29, sp
  403f8c:	str	x0, [sp, #24]
  403f90:	str	w1, [sp, #20]
  403f94:	ldr	w0, [sp, #20]
  403f98:	cmp	w0, #0x0
  403f9c:	b.eq	404144 <tigetstr@plt+0x22b4>  // b.none
  403fa0:	ldr	w0, [sp, #20]
  403fa4:	cmp	w0, #0x0
  403fa8:	b.le	403fec <tigetstr@plt+0x215c>
  403fac:	ldr	x0, [sp, #24]
  403fb0:	ldr	w1, [x0, #168]
  403fb4:	ldr	x0, [sp, #24]
  403fb8:	ldr	w2, [x0, #136]
  403fbc:	ldr	w0, [sp, #20]
  403fc0:	add	w0, w2, w0
  403fc4:	cmp	w1, w0
  403fc8:	b.gt	404018 <tigetstr@plt+0x2188>
  403fcc:	ldr	x0, [sp, #24]
  403fd0:	ldr	w1, [x0, #168]
  403fd4:	ldr	x0, [sp, #24]
  403fd8:	ldr	w0, [x0, #136]
  403fdc:	sub	w0, w1, w0
  403fe0:	sub	w0, w0, #0x1
  403fe4:	str	w0, [sp, #20]
  403fe8:	b	404018 <tigetstr@plt+0x2188>
  403fec:	ldr	x0, [sp, #24]
  403ff0:	ldrb	w0, [x0, #1719]
  403ff4:	and	w0, w0, #0x8
  403ff8:	and	w0, w0, #0xff
  403ffc:	cmp	w0, #0x0
  404000:	b.eq	404018 <tigetstr@plt+0x2188>  // b.none
  404004:	ldr	x0, [sp, #24]
  404008:	ldr	w0, [x0, #136]
  40400c:	add	w1, w0, #0x1
  404010:	ldr	x0, [sp, #24]
  404014:	str	w1, [x0, #136]
  404018:	ldr	x0, [sp, #24]
  40401c:	ldr	w1, [x0, #136]
  404020:	ldr	w0, [sp, #20]
  404024:	add	w1, w1, w0
  404028:	ldr	x0, [sp, #24]
  40402c:	str	w1, [x0, #136]
  404030:	ldr	x0, [sp, #24]
  404034:	ldr	w0, [x0, #136]
  404038:	cmp	w0, #0x0
  40403c:	b.ge	404048 <tigetstr@plt+0x21b8>  // b.tcont
  404040:	ldr	x0, [sp, #24]
  404044:	str	wzr, [x0, #136]
  404048:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40404c:	add	x0, x0, #0x588
  404050:	bl	401e30 <gettext@plt>
  404054:	bl	401c20 <puts@plt>
  404058:	ldr	x0, [sp, #24]
  40405c:	ldrb	w0, [x0, #1716]
  404060:	and	w0, w0, #0x4
  404064:	and	w0, w0, #0xff
  404068:	cmp	w0, #0x0
  40406c:	b.eq	40407c <tigetstr@plt+0x21ec>  // b.none
  404070:	ldr	x0, [sp, #24]
  404074:	ldr	x0, [x0, #536]
  404078:	bl	401a40 <putp@plt>
  40407c:	ldr	w0, [sp, #20]
  404080:	cmp	w0, #0x0
  404084:	b.le	4040b4 <tigetstr@plt+0x2224>
  404088:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40408c:	add	x0, x0, #0x598
  404090:	bl	401e30 <gettext@plt>
  404094:	mov	x2, x0
  404098:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  40409c:	add	x0, x0, #0x2a8
  4040a0:	ldr	x0, [x0]
  4040a4:	mov	x1, x0
  4040a8:	mov	x0, x2
  4040ac:	bl	4019e0 <fputs@plt>
  4040b0:	b	4040dc <tigetstr@plt+0x224c>
  4040b4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4040b8:	add	x0, x0, #0x5b0
  4040bc:	bl	401e30 <gettext@plt>
  4040c0:	mov	x2, x0
  4040c4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4040c8:	add	x0, x0, #0x2a8
  4040cc:	ldr	x0, [x0]
  4040d0:	mov	x1, x0
  4040d4:	mov	x0, x2
  4040d8:	bl	4019e0 <fputs@plt>
  4040dc:	ldr	x0, [sp, #24]
  4040e0:	ldr	x1, [x0, #160]
  4040e4:	ldr	x0, [sp, #24]
  4040e8:	ldr	w0, [x0, #136]
  4040ec:	sxtw	x0, w0
  4040f0:	lsl	x0, x0, #3
  4040f4:	add	x0, x1, x0
  4040f8:	ldr	x0, [x0]
  4040fc:	bl	401c20 <puts@plt>
  404100:	ldr	x0, [sp, #24]
  404104:	ldrb	w0, [x0, #1716]
  404108:	and	w0, w0, #0x4
  40410c:	and	w0, w0, #0xff
  404110:	cmp	w0, #0x0
  404114:	b.eq	404124 <tigetstr@plt+0x2294>  // b.none
  404118:	ldr	x0, [sp, #24]
  40411c:	ldr	x0, [x0, #536]
  404120:	bl	401a40 <putp@plt>
  404124:	mov	w0, #0xa                   	// #10
  404128:	bl	401e00 <putchar@plt>
  40412c:	ldr	x0, [sp, #24]
  404130:	ldr	w0, [x0, #136]
  404134:	sub	w1, w0, #0x1
  404138:	ldr	x0, [sp, #24]
  40413c:	str	w1, [x0, #136]
  404140:	b	404148 <tigetstr@plt+0x22b8>
  404144:	nop
  404148:	ldp	x29, x30, [sp], #32
  40414c:	ret
  404150:	stp	x29, x30, [sp, #-32]!
  404154:	mov	x29, sp
  404158:	str	x0, [sp, #24]
  40415c:	strb	w1, [sp, #23]
  404160:	ldrsb	w0, [sp, #23]
  404164:	cmp	w0, #0x1f
  404168:	b.gt	404184 <tigetstr@plt+0x22f4>
  40416c:	ldrsb	w0, [sp, #23]
  404170:	cmp	w0, #0xa
  404174:	b.eq	404184 <tigetstr@plt+0x22f4>  // b.none
  404178:	ldrsb	w0, [sp, #23]
  40417c:	cmp	w0, #0x1b
  404180:	b.ne	404190 <tigetstr@plt+0x2300>  // b.any
  404184:	ldrsb	w0, [sp, #23]
  404188:	cmp	w0, #0x7f
  40418c:	b.ne	4041e4 <tigetstr@plt+0x2354>  // b.any
  404190:	ldrsb	w0, [sp, #23]
  404194:	cmp	w0, #0x7f
  404198:	b.ne	4041a4 <tigetstr@plt+0x2314>  // b.any
  40419c:	mov	w0, #0xc0                  	// #192
  4041a0:	b	4041a8 <tigetstr@plt+0x2318>
  4041a4:	mov	w0, #0x40                  	// #64
  4041a8:	ldrb	w1, [sp, #23]
  4041ac:	add	w0, w0, w1
  4041b0:	and	w0, w0, #0xff
  4041b4:	strb	w0, [sp, #23]
  4041b8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4041bc:	add	x0, x0, #0x2a0
  4041c0:	ldr	x0, [x0]
  4041c4:	mov	x1, x0
  4041c8:	mov	w0, #0x5e                  	// #94
  4041cc:	bl	401a70 <fputc@plt>
  4041d0:	ldr	x0, [sp, #24]
  4041d4:	ldr	w0, [x0, #148]
  4041d8:	add	w1, w0, #0x1
  4041dc:	ldr	x0, [sp, #24]
  4041e0:	str	w1, [x0, #148]
  4041e4:	ldrsb	w2, [sp, #23]
  4041e8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4041ec:	add	x0, x0, #0x2a0
  4041f0:	ldr	x0, [x0]
  4041f4:	mov	x1, x0
  4041f8:	mov	w0, w2
  4041fc:	bl	401a70 <fputc@plt>
  404200:	ldr	x0, [sp, #24]
  404204:	ldr	w0, [x0, #148]
  404208:	add	w1, w0, #0x1
  40420c:	ldr	x0, [sp, #24]
  404210:	str	w1, [x0, #148]
  404214:	nop
  404218:	ldp	x29, x30, [sp], #32
  40421c:	ret
  404220:	stp	x29, x30, [sp, #-48]!
  404224:	mov	x29, sp
  404228:	str	x19, [sp, #16]
  40422c:	str	x0, [sp, #40]
  404230:	str	x1, [sp, #32]
  404234:	ldr	x0, [sp, #40]
  404238:	ldrb	w0, [x0, #1716]
  40423c:	and	w0, w0, #0x4
  404240:	and	w0, w0, #0xff
  404244:	cmp	w0, #0x0
  404248:	b.eq	40425c <tigetstr@plt+0x23cc>  // b.none
  40424c:	ldr	x0, [sp, #40]
  404250:	ldr	x0, [x0, #536]
  404254:	bl	401a40 <putp@plt>
  404258:	b	404264 <tigetstr@plt+0x23d4>
  40425c:	ldr	x0, [sp, #40]
  404260:	bl	403940 <tigetstr@plt+0x1ab0>
  404264:	ldr	x0, [sp, #40]
  404268:	ldr	w0, [x0, #148]
  40426c:	mov	w19, w0
  404270:	ldr	x0, [sp, #32]
  404274:	bl	4019d0 <strlen@plt>
  404278:	add	w0, w19, w0
  40427c:	mov	w1, w0
  404280:	ldr	x0, [sp, #40]
  404284:	str	w1, [x0, #148]
  404288:	ldr	x0, [sp, #40]
  40428c:	ldr	x0, [x0, #544]
  404290:	cmp	x0, #0x0
  404294:	b.eq	4042dc <tigetstr@plt+0x244c>  // b.none
  404298:	ldr	x0, [sp, #40]
  40429c:	ldr	x0, [x0, #552]
  4042a0:	cmp	x0, #0x0
  4042a4:	b.eq	4042dc <tigetstr@plt+0x244c>  // b.none
  4042a8:	ldr	x0, [sp, #40]
  4042ac:	ldr	x0, [x0, #544]
  4042b0:	bl	401a40 <putp@plt>
  4042b4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4042b8:	add	x0, x0, #0x2a8
  4042bc:	ldr	x0, [x0]
  4042c0:	mov	x1, x0
  4042c4:	ldr	x0, [sp, #32]
  4042c8:	bl	4019e0 <fputs@plt>
  4042cc:	ldr	x0, [sp, #40]
  4042d0:	ldr	x0, [x0, #552]
  4042d4:	bl	401a40 <putp@plt>
  4042d8:	b	4042f4 <tigetstr@plt+0x2464>
  4042dc:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4042e0:	add	x0, x0, #0x2a8
  4042e4:	ldr	x0, [x0]
  4042e8:	mov	x1, x0
  4042ec:	ldr	x0, [sp, #32]
  4042f0:	bl	4019e0 <fputs@plt>
  4042f4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4042f8:	add	x0, x0, #0x2a8
  4042fc:	ldr	x0, [x0]
  404300:	bl	401d00 <fflush@plt>
  404304:	ldr	x0, [sp, #40]
  404308:	ldrb	w0, [x0, #1718]
  40430c:	ubfx	x0, x0, #1, #1
  404310:	and	w0, w0, #0xff
  404314:	add	w0, w0, #0x1
  404318:	and	w0, w0, #0x1
  40431c:	and	w2, w0, #0xff
  404320:	ldr	x1, [sp, #40]
  404324:	ldrb	w0, [x1, #1718]
  404328:	bfi	w0, w2, #1, #1
  40432c:	strb	w0, [x1, #1718]
  404330:	ldr	x0, [sp, #40]
  404334:	add	x0, x0, #0xc0
  404338:	mov	w1, #0x1                   	// #1
  40433c:	bl	401cc0 <siglongjmp@plt>
  404340:	stp	x29, x30, [sp, #-32]!
  404344:	mov	x29, sp
  404348:	str	x0, [sp, #24]
  40434c:	ldr	x0, [sp, #24]
  404350:	ldrb	w0, [x0, #1716]
  404354:	and	w0, w0, #0xffffff80
  404358:	and	w0, w0, #0xff
  40435c:	cmp	w0, #0x0
  404360:	b.eq	40438c <tigetstr@plt+0x24fc>  // b.none
  404364:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404368:	add	x0, x0, #0x2a0
  40436c:	ldr	x0, [x0]
  404370:	mov	x3, x0
  404374:	mov	x2, #0x3                   	// #3
  404378:	mov	x1, #0x1                   	// #1
  40437c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  404380:	add	x0, x0, #0x5d0
  404384:	bl	401cd0 <fwrite@plt>
  404388:	b	4043a4 <tigetstr@plt+0x2514>
  40438c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404390:	add	x0, x0, #0x2a0
  404394:	ldr	x0, [x0]
  404398:	mov	x1, x0
  40439c:	mov	w0, #0x8                   	// #8
  4043a0:	bl	401a70 <fputc@plt>
  4043a4:	nop
  4043a8:	ldp	x29, x30, [sp], #32
  4043ac:	ret
  4043b0:	stp	x29, x30, [sp, #-112]!
  4043b4:	mov	x29, sp
  4043b8:	str	x0, [sp, #40]
  4043bc:	str	x1, [sp, #32]
  4043c0:	str	w2, [sp, #28]
  4043c4:	strb	w3, [sp, #27]
  4043c8:	str	wzr, [sp, #96]
  4043cc:	ldr	x0, [sp, #32]
  4043d0:	str	x0, [sp, #104]
  4043d4:	str	wzr, [sp, #92]
  4043d8:	b	4048d0 <tigetstr@plt+0x2a40>
  4043dc:	ldr	x0, [sp, #40]
  4043e0:	ldr	w0, [x0, #148]
  4043e4:	ldr	w1, [sp, #92]
  4043e8:	cmp	w1, w0
  4043ec:	b.ge	4043fc <tigetstr@plt+0x256c>  // b.tcont
  4043f0:	ldr	x0, [sp, #40]
  4043f4:	ldr	w0, [x0, #148]
  4043f8:	str	w0, [sp, #92]
  4043fc:	ldr	x0, [sp, #40]
  404400:	bl	403e70 <tigetstr@plt+0x1fe0>
  404404:	str	w0, [sp, #100]
  404408:	ldr	w0, [sp, #100]
  40440c:	cmp	w0, #0x5c
  404410:	b.ne	404424 <tigetstr@plt+0x2594>  // b.any
  404414:	ldr	w0, [sp, #96]
  404418:	add	w0, w0, #0x1
  40441c:	str	w0, [sp, #96]
  404420:	b	404794 <tigetstr@plt+0x2904>
  404424:	ldr	w0, [sp, #100]
  404428:	and	w1, w0, #0xff
  40442c:	ldr	x0, [sp, #40]
  404430:	ldrb	w0, [x0, #19]
  404434:	cmp	w1, w0
  404438:	b.ne	40467c <tigetstr@plt+0x27ec>  // b.any
  40443c:	ldr	w0, [sp, #96]
  404440:	cmp	w0, #0x0
  404444:	b.ne	40467c <tigetstr@plt+0x27ec>  // b.any
  404448:	ldr	x1, [sp, #104]
  40444c:	ldr	x0, [sp, #32]
  404450:	cmp	x1, x0
  404454:	b.ls	404650 <tigetstr@plt+0x27c0>  // b.plast
  404458:	bl	401cb0 <__ctype_get_mb_cur_max@plt>
  40445c:	cmp	x0, #0x1
  404460:	b.ls	4045d8 <tigetstr@plt+0x2748>  // b.plast
  404464:	str	xzr, [sp, #80]
  404468:	add	x0, sp, #0x38
  40446c:	mov	x2, #0x8                   	// #8
  404470:	mov	w1, #0x0                   	// #0
  404474:	bl	401b70 <memset@plt>
  404478:	ldr	x0, [sp, #56]
  40447c:	str	x0, [sp, #48]
  404480:	ldr	x1, [sp, #32]
  404484:	ldr	x0, [sp, #80]
  404488:	add	x4, x1, x0
  40448c:	ldr	x1, [sp, #104]
  404490:	ldr	x0, [sp, #32]
  404494:	sub	x0, x1, x0
  404498:	mov	x2, x0
  40449c:	add	x1, sp, #0x38
  4044a0:	add	x0, sp, #0x40
  4044a4:	mov	x3, x1
  4044a8:	mov	x1, x4
  4044ac:	bl	401990 <mbrtowc@plt>
  4044b0:	str	x0, [sp, #72]
  4044b4:	ldr	x0, [sp, #72]
  4044b8:	cmn	x0, #0x2
  4044bc:	b.eq	4044cc <tigetstr@plt+0x263c>  // b.none
  4044c0:	ldr	x0, [sp, #72]
  4044c4:	cmn	x0, #0x1
  4044c8:	b.ne	4044d4 <tigetstr@plt+0x2644>  // b.any
  4044cc:	ldr	x0, [sp, #48]
  4044d0:	str	x0, [sp, #56]
  4044d4:	ldr	x0, [sp, #72]
  4044d8:	cmn	x0, #0x2
  4044dc:	b.eq	404500 <tigetstr@plt+0x2670>  // b.none
  4044e0:	ldr	x0, [sp, #72]
  4044e4:	cmn	x0, #0x1
  4044e8:	b.eq	404500 <tigetstr@plt+0x2670>  // b.none
  4044ec:	ldr	x0, [sp, #72]
  4044f0:	cmp	x0, #0x0
  4044f4:	b.eq	404500 <tigetstr@plt+0x2670>  // b.none
  4044f8:	ldr	x0, [sp, #72]
  4044fc:	b	404504 <tigetstr@plt+0x2674>
  404500:	mov	x0, #0x1                   	// #1
  404504:	str	x0, [sp, #72]
  404508:	ldr	x1, [sp, #80]
  40450c:	ldr	x0, [sp, #72]
  404510:	add	x0, x1, x0
  404514:	ldr	x1, [sp, #32]
  404518:	add	x0, x1, x0
  40451c:	ldr	x1, [sp, #104]
  404520:	cmp	x1, x0
  404524:	b.ls	40453c <tigetstr@plt+0x26ac>  // b.plast
  404528:	ldr	x1, [sp, #80]
  40452c:	ldr	x0, [sp, #72]
  404530:	add	x0, x1, x0
  404534:	str	x0, [sp, #80]
  404538:	b	404478 <tigetstr@plt+0x25e8>
  40453c:	nop
  404540:	ldr	x0, [sp, #72]
  404544:	cmp	x0, #0x1
  404548:	b.ne	404558 <tigetstr@plt+0x26c8>  // b.any
  40454c:	ldr	x0, [sp, #40]
  404550:	bl	404340 <tigetstr@plt+0x24b0>
  404554:	b	4045c0 <tigetstr@plt+0x2730>
  404558:	ldr	w0, [sp, #64]
  40455c:	bl	401b00 <wcwidth@plt>
  404560:	str	w0, [sp, #68]
  404564:	ldr	w2, [sp, #68]
  404568:	ldr	w1, [sp, #68]
  40456c:	mov	w0, #0x1                   	// #1
  404570:	cmp	w2, #0x0
  404574:	csel	w0, w1, w0, gt
  404578:	str	w0, [sp, #68]
  40457c:	b	404588 <tigetstr@plt+0x26f8>
  404580:	ldr	x0, [sp, #40]
  404584:	bl	404340 <tigetstr@plt+0x24b0>
  404588:	ldr	w0, [sp, #68]
  40458c:	sub	w1, w0, #0x1
  404590:	str	w1, [sp, #68]
  404594:	cmp	w0, #0x0
  404598:	b.ne	404580 <tigetstr@plt+0x26f0>  // b.any
  40459c:	b	4045c0 <tigetstr@plt+0x2730>
  4045a0:	ldr	x0, [sp, #40]
  4045a4:	ldr	w0, [x0, #148]
  4045a8:	sub	w1, w0, #0x1
  4045ac:	ldr	x0, [sp, #40]
  4045b0:	str	w1, [x0, #148]
  4045b4:	ldr	x0, [sp, #104]
  4045b8:	sub	x0, x0, #0x1
  4045bc:	str	x0, [sp, #104]
  4045c0:	ldr	x0, [sp, #72]
  4045c4:	sub	x1, x0, #0x1
  4045c8:	str	x1, [sp, #72]
  4045cc:	cmp	x0, #0x0
  4045d0:	b.ne	4045a0 <tigetstr@plt+0x2710>  // b.any
  4045d4:	b	404600 <tigetstr@plt+0x2770>
  4045d8:	ldr	x0, [sp, #40]
  4045dc:	ldr	w0, [x0, #148]
  4045e0:	sub	w1, w0, #0x1
  4045e4:	ldr	x0, [sp, #40]
  4045e8:	str	w1, [x0, #148]
  4045ec:	ldr	x0, [sp, #40]
  4045f0:	bl	404340 <tigetstr@plt+0x24b0>
  4045f4:	ldr	x0, [sp, #104]
  4045f8:	sub	x0, x0, #0x1
  4045fc:	str	x0, [sp, #104]
  404600:	ldr	x0, [sp, #104]
  404604:	ldrsb	w0, [x0]
  404608:	cmp	w0, #0x1f
  40460c:	b.gt	404620 <tigetstr@plt+0x2790>
  404610:	ldr	x0, [sp, #104]
  404614:	ldrsb	w0, [x0]
  404618:	cmp	w0, #0xa
  40461c:	b.ne	404630 <tigetstr@plt+0x27a0>  // b.any
  404620:	ldr	x0, [sp, #104]
  404624:	ldrsb	w0, [x0]
  404628:	cmp	w0, #0x7f
  40462c:	b.ne	4048d0 <tigetstr@plt+0x2a40>  // b.any
  404630:	ldr	x0, [sp, #40]
  404634:	ldr	w0, [x0, #148]
  404638:	sub	w1, w0, #0x1
  40463c:	ldr	x0, [sp, #40]
  404640:	str	w1, [x0, #148]
  404644:	ldr	x0, [sp, #40]
  404648:	bl	404340 <tigetstr@plt+0x24b0>
  40464c:	b	4048d0 <tigetstr@plt+0x2a40>
  404650:	ldr	x0, [sp, #40]
  404654:	ldr	x0, [x0, #536]
  404658:	cmp	x0, #0x0
  40465c:	b.ne	40466c <tigetstr@plt+0x27dc>  // b.any
  404660:	ldr	x0, [sp, #40]
  404664:	ldr	w1, [sp, #92]
  404668:	str	w1, [x0, #148]
  40466c:	ldr	x0, [sp, #40]
  404670:	add	x0, x0, #0xc0
  404674:	mov	w1, #0x1                   	// #1
  404678:	bl	401cc0 <siglongjmp@plt>
  40467c:	ldr	w0, [sp, #100]
  404680:	and	w1, w0, #0xff
  404684:	ldr	x0, [sp, #40]
  404688:	ldrb	w0, [x0, #20]
  40468c:	cmp	w1, w0
  404690:	b.ne	404794 <tigetstr@plt+0x2904>  // b.any
  404694:	ldr	w0, [sp, #96]
  404698:	cmp	w0, #0x0
  40469c:	b.ne	404794 <tigetstr@plt+0x2904>  // b.any
  4046a0:	ldr	x0, [sp, #40]
  4046a4:	ldrb	w0, [x0, #1717]
  4046a8:	and	w0, w0, #0x8
  4046ac:	and	w0, w0, #0xff
  4046b0:	cmp	w0, #0x0
  4046b4:	b.eq	4046e0 <tigetstr@plt+0x2850>  // b.none
  4046b8:	ldr	w0, [sp, #100]
  4046bc:	sxtb	w0, w0
  4046c0:	mov	w1, w0
  4046c4:	ldr	x0, [sp, #40]
  4046c8:	bl	404150 <tigetstr@plt+0x22c0>
  4046cc:	mov	w0, #0xa                   	// #10
  4046d0:	bl	401e00 <putchar@plt>
  4046d4:	ldrsb	w0, [sp, #27]
  4046d8:	bl	401e00 <putchar@plt>
  4046dc:	b	404778 <tigetstr@plt+0x28e8>
  4046e0:	mov	w0, #0xd                   	// #13
  4046e4:	bl	401e00 <putchar@plt>
  4046e8:	ldrsb	w0, [sp, #27]
  4046ec:	bl	401e00 <putchar@plt>
  4046f0:	ldr	x0, [sp, #40]
  4046f4:	ldr	x0, [x0, #536]
  4046f8:	cmp	x0, #0x0
  4046fc:	b.eq	404710 <tigetstr@plt+0x2880>  // b.none
  404700:	mov	w1, #0x1                   	// #1
  404704:	ldr	x0, [sp, #40]
  404708:	bl	40346c <tigetstr@plt+0x15dc>
  40470c:	b	40476c <tigetstr@plt+0x28dc>
  404710:	ldr	x0, [sp, #40]
  404714:	ldrb	w0, [x0, #1716]
  404718:	and	w0, w0, #0x40
  40471c:	and	w0, w0, #0xff
  404720:	cmp	w0, #0x0
  404724:	b.eq	40476c <tigetstr@plt+0x28dc>  // b.none
  404728:	b	404750 <tigetstr@plt+0x28c0>
  40472c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404730:	add	x0, x0, #0x2a0
  404734:	ldr	x0, [x0]
  404738:	mov	x3, x0
  40473c:	mov	x2, #0x3                   	// #3
  404740:	mov	x1, #0x1                   	// #1
  404744:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  404748:	add	x0, x0, #0x5d0
  40474c:	bl	401cd0 <fwrite@plt>
  404750:	ldr	x0, [sp, #40]
  404754:	ldr	w0, [x0, #148]
  404758:	sub	w2, w0, #0x1
  40475c:	ldr	x1, [sp, #40]
  404760:	str	w2, [x1, #148]
  404764:	cmp	w0, #0x1
  404768:	b.gt	40472c <tigetstr@plt+0x289c>
  40476c:	ldr	x0, [sp, #40]
  404770:	mov	w1, #0x1                   	// #1
  404774:	str	w1, [x0, #148]
  404778:	ldr	x0, [sp, #32]
  40477c:	str	x0, [sp, #104]
  404780:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404784:	add	x0, x0, #0x2a8
  404788:	ldr	x0, [x0]
  40478c:	bl	401d00 <fflush@plt>
  404790:	b	4048d0 <tigetstr@plt+0x2a40>
  404794:	ldr	w0, [sp, #96]
  404798:	cmp	w0, #0x0
  40479c:	b.eq	4047e4 <tigetstr@plt+0x2954>  // b.none
  4047a0:	ldr	w0, [sp, #100]
  4047a4:	and	w1, w0, #0xff
  4047a8:	ldr	x0, [sp, #40]
  4047ac:	ldrb	w0, [x0, #20]
  4047b0:	cmp	w1, w0
  4047b4:	b.eq	4047d0 <tigetstr@plt+0x2940>  // b.none
  4047b8:	ldr	w0, [sp, #100]
  4047bc:	and	w1, w0, #0xff
  4047c0:	ldr	x0, [sp, #40]
  4047c4:	ldrb	w0, [x0, #19]
  4047c8:	cmp	w1, w0
  4047cc:	b.ne	4047e4 <tigetstr@plt+0x2954>  // b.any
  4047d0:	ldr	x0, [sp, #40]
  4047d4:	bl	404340 <tigetstr@plt+0x24b0>
  4047d8:	ldr	x0, [sp, #104]
  4047dc:	sub	x0, x0, #0x1
  4047e0:	str	x0, [sp, #104]
  4047e4:	ldr	w0, [sp, #100]
  4047e8:	cmp	w0, #0x5c
  4047ec:	b.eq	4047f4 <tigetstr@plt+0x2964>  // b.none
  4047f0:	str	wzr, [sp, #96]
  4047f4:	ldr	x0, [sp, #104]
  4047f8:	add	x1, x0, #0x1
  4047fc:	str	x1, [sp, #104]
  404800:	ldr	w1, [sp, #100]
  404804:	sxtb	w1, w1
  404808:	strb	w1, [x0]
  40480c:	ldr	w0, [sp, #100]
  404810:	cmp	w0, #0x1f
  404814:	b.gt	404830 <tigetstr@plt+0x29a0>
  404818:	ldr	w0, [sp, #100]
  40481c:	cmp	w0, #0xa
  404820:	b.eq	404830 <tigetstr@plt+0x29a0>  // b.none
  404824:	ldr	w0, [sp, #100]
  404828:	cmp	w0, #0x1b
  40482c:	b.ne	40483c <tigetstr@plt+0x29ac>  // b.any
  404830:	ldr	w0, [sp, #100]
  404834:	cmp	w0, #0x7f
  404838:	b.ne	40488c <tigetstr@plt+0x29fc>  // b.any
  40483c:	ldr	w0, [sp, #100]
  404840:	cmp	w0, #0x7f
  404844:	b.ne	404850 <tigetstr@plt+0x29c0>  // b.any
  404848:	mov	w0, #0xffffffc0            	// #-64
  40484c:	b	404854 <tigetstr@plt+0x29c4>
  404850:	mov	w0, #0x40                  	// #64
  404854:	ldr	w1, [sp, #100]
  404858:	add	w0, w1, w0
  40485c:	str	w0, [sp, #100]
  404860:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404864:	add	x0, x0, #0x2a0
  404868:	ldr	x0, [x0]
  40486c:	mov	x1, x0
  404870:	mov	w0, #0x5e                  	// #94
  404874:	bl	401a70 <fputc@plt>
  404878:	ldr	x0, [sp, #40]
  40487c:	ldr	w0, [x0, #148]
  404880:	add	w1, w0, #0x1
  404884:	ldr	x0, [sp, #40]
  404888:	str	w1, [x0, #148]
  40488c:	ldr	w0, [sp, #100]
  404890:	cmp	w0, #0xa
  404894:	b.eq	4048e8 <tigetstr@plt+0x2a58>  // b.none
  404898:	ldr	w0, [sp, #100]
  40489c:	cmp	w0, #0x1b
  4048a0:	b.eq	4048e8 <tigetstr@plt+0x2a58>  // b.none
  4048a4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4048a8:	add	x0, x0, #0x2a0
  4048ac:	ldr	x0, [x0]
  4048b0:	mov	x1, x0
  4048b4:	ldr	w0, [sp, #100]
  4048b8:	bl	401a70 <fputc@plt>
  4048bc:	ldr	x0, [sp, #40]
  4048c0:	ldr	w0, [x0, #148]
  4048c4:	add	w1, w0, #0x1
  4048c8:	ldr	x0, [sp, #40]
  4048cc:	str	w1, [x0, #148]
  4048d0:	ldr	x1, [sp, #104]
  4048d4:	ldr	x0, [sp, #32]
  4048d8:	sub	x1, x1, x0
  4048dc:	ldrsw	x0, [sp, #28]
  4048e0:	cmp	x1, x0
  4048e4:	b.lt	4043dc <tigetstr@plt+0x254c>  // b.tstop
  4048e8:	ldr	x0, [sp, #104]
  4048ec:	sub	x0, x0, #0x1
  4048f0:	str	x0, [sp, #104]
  4048f4:	ldr	x0, [sp, #104]
  4048f8:	strb	wzr, [x0]
  4048fc:	ldr	x0, [sp, #40]
  404900:	ldr	x0, [x0, #536]
  404904:	cmp	x0, #0x0
  404908:	b.ne	404918 <tigetstr@plt+0x2a88>  // b.any
  40490c:	ldr	x0, [sp, #40]
  404910:	ldr	w1, [sp, #92]
  404914:	str	w1, [x0, #148]
  404918:	ldr	x1, [sp, #104]
  40491c:	ldr	x0, [sp, #32]
  404920:	sub	x1, x1, x0
  404924:	ldr	w0, [sp, #28]
  404928:	sub	w0, w0, #0x1
  40492c:	sxtw	x0, w0
  404930:	cmp	x1, x0
  404934:	b.lt	404950 <tigetstr@plt+0x2ac0>  // b.tstop
  404938:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40493c:	add	x0, x0, #0x5d8
  404940:	bl	401e30 <gettext@plt>
  404944:	mov	x1, x0
  404948:	ldr	x0, [sp, #40]
  40494c:	bl	404220 <tigetstr@plt+0x2390>
  404950:	nop
  404954:	ldp	x29, x30, [sp], #112
  404958:	ret
  40495c:	stp	x29, x30, [sp, #-112]!
  404960:	mov	x29, sp
  404964:	str	x19, [sp, #16]
  404968:	str	x0, [sp, #56]
  40496c:	str	x1, [sp, #48]
  404970:	str	x2, [sp, #40]
  404974:	str	wzr, [sp, #84]
  404978:	ldr	x0, [sp, #56]
  40497c:	ldr	x1, [x0, #160]
  404980:	ldr	x0, [sp, #56]
  404984:	ldr	w0, [x0, #136]
  404988:	sxtw	x0, w0
  40498c:	lsl	x0, x0, #3
  404990:	add	x0, x1, x0
  404994:	ldr	x0, [x0]
  404998:	bl	4019d0 <strlen@plt>
  40499c:	mov	w19, w0
  4049a0:	ldr	x0, [sp, #56]
  4049a4:	add	x0, x0, #0x2cc
  4049a8:	bl	4019d0 <strlen@plt>
  4049ac:	add	w0, w19, w0
  4049b0:	add	w0, w0, #0x1
  4049b4:	str	w0, [sp, #76]
  4049b8:	ldr	w0, [sp, #76]
  4049bc:	add	w0, w0, #0xc8
  4049c0:	str	w0, [sp, #80]
  4049c4:	ldrsw	x0, [sp, #80]
  4049c8:	bl	4020b4 <tigetstr@plt+0x224>
  4049cc:	str	x0, [sp, #88]
  4049d0:	ldr	x0, [sp, #40]
  4049d4:	str	x0, [sp, #104]
  4049d8:	ldr	x0, [sp, #88]
  4049dc:	str	x0, [sp, #96]
  4049e0:	b	404bc8 <tigetstr@plt+0x2d38>
  4049e4:	ldr	x1, [sp, #96]
  4049e8:	ldr	x0, [sp, #88]
  4049ec:	sub	x0, x1, x0
  4049f0:	str	w0, [sp, #68]
  4049f4:	ldr	w1, [sp, #80]
  4049f8:	ldr	w0, [sp, #68]
  4049fc:	sub	w0, w1, w0
  404a00:	ldr	w1, [sp, #76]
  404a04:	cmp	w1, w0
  404a08:	b.lt	404a44 <tigetstr@plt+0x2bb4>  // b.tstop
  404a0c:	ldr	w0, [sp, #76]
  404a10:	add	w0, w0, #0xc8
  404a14:	ldr	w1, [sp, #80]
  404a18:	add	w0, w1, w0
  404a1c:	str	w0, [sp, #80]
  404a20:	ldrsw	x0, [sp, #80]
  404a24:	mov	x1, x0
  404a28:	ldr	x0, [sp, #88]
  404a2c:	bl	402104 <tigetstr@plt+0x274>
  404a30:	str	x0, [sp, #88]
  404a34:	ldrsw	x0, [sp, #68]
  404a38:	ldr	x1, [sp, #88]
  404a3c:	add	x0, x1, x0
  404a40:	str	x0, [sp, #96]
  404a44:	ldrsb	w0, [sp, #75]
  404a48:	cmp	w0, #0x5c
  404a4c:	b.eq	404b70 <tigetstr@plt+0x2ce0>  // b.none
  404a50:	cmp	w0, #0x5c
  404a54:	b.gt	404bb4 <tigetstr@plt+0x2d24>
  404a58:	cmp	w0, #0x21
  404a5c:	b.eq	404b08 <tigetstr@plt+0x2c78>  // b.none
  404a60:	cmp	w0, #0x25
  404a64:	b.ne	404bb4 <tigetstr@plt+0x2d24>  // b.any
  404a68:	ldr	x0, [sp, #56]
  404a6c:	ldrb	w0, [x0, #1717]
  404a70:	and	w0, w0, #0xffffff80
  404a74:	and	w0, w0, #0xff
  404a78:	cmp	w0, #0x0
  404a7c:	b.ne	404af0 <tigetstr@plt+0x2c60>  // b.any
  404a80:	ldr	x0, [sp, #56]
  404a84:	ldr	x1, [x0, #160]
  404a88:	ldr	x0, [sp, #56]
  404a8c:	ldr	w0, [x0, #136]
  404a90:	sxtw	x0, w0
  404a94:	lsl	x0, x0, #3
  404a98:	add	x0, x1, x0
  404a9c:	ldr	x0, [x0]
  404aa0:	mov	x1, x0
  404aa4:	ldr	x0, [sp, #96]
  404aa8:	bl	401d10 <strcpy@plt>
  404aac:	ldr	x0, [sp, #56]
  404ab0:	ldr	x1, [x0, #160]
  404ab4:	ldr	x0, [sp, #56]
  404ab8:	ldr	w0, [x0, #136]
  404abc:	sxtw	x0, w0
  404ac0:	lsl	x0, x0, #3
  404ac4:	add	x0, x1, x0
  404ac8:	ldr	x0, [x0]
  404acc:	bl	4019d0 <strlen@plt>
  404ad0:	mov	x1, x0
  404ad4:	ldr	x0, [sp, #96]
  404ad8:	add	x0, x0, x1
  404adc:	str	x0, [sp, #96]
  404ae0:	ldr	w0, [sp, #84]
  404ae4:	add	w0, w0, #0x1
  404ae8:	str	w0, [sp, #84]
  404aec:	b	404bc8 <tigetstr@plt+0x2d38>
  404af0:	ldr	x0, [sp, #96]
  404af4:	add	x1, x0, #0x1
  404af8:	str	x1, [sp, #96]
  404afc:	ldrb	w1, [sp, #75]
  404b00:	strb	w1, [x0]
  404b04:	b	404bc8 <tigetstr@plt+0x2d38>
  404b08:	ldr	x0, [sp, #56]
  404b0c:	ldr	w0, [x0, #184]
  404b10:	cmp	w0, #0x0
  404b14:	b.ne	404b30 <tigetstr@plt+0x2ca0>  // b.any
  404b18:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  404b1c:	add	x0, x0, #0x5e8
  404b20:	bl	401e30 <gettext@plt>
  404b24:	mov	x1, x0
  404b28:	ldr	x0, [sp, #56]
  404b2c:	bl	404220 <tigetstr@plt+0x2390>
  404b30:	ldr	x0, [sp, #56]
  404b34:	add	x0, x0, #0x2cc
  404b38:	mov	x1, x0
  404b3c:	ldr	x0, [sp, #96]
  404b40:	bl	401d10 <strcpy@plt>
  404b44:	ldr	x0, [sp, #56]
  404b48:	add	x0, x0, #0x2cc
  404b4c:	bl	4019d0 <strlen@plt>
  404b50:	mov	x1, x0
  404b54:	ldr	x0, [sp, #96]
  404b58:	add	x0, x0, x1
  404b5c:	str	x0, [sp, #96]
  404b60:	ldr	w0, [sp, #84]
  404b64:	add	w0, w0, #0x1
  404b68:	str	w0, [sp, #84]
  404b6c:	b	404bc8 <tigetstr@plt+0x2d38>
  404b70:	ldr	x0, [sp, #104]
  404b74:	ldrsb	w0, [x0]
  404b78:	cmp	w0, #0x25
  404b7c:	b.eq	404b90 <tigetstr@plt+0x2d00>  // b.none
  404b80:	ldr	x0, [sp, #104]
  404b84:	ldrsb	w0, [x0]
  404b88:	cmp	w0, #0x21
  404b8c:	b.ne	404bb4 <tigetstr@plt+0x2d24>  // b.any
  404b90:	ldr	x1, [sp, #104]
  404b94:	add	x0, x1, #0x1
  404b98:	str	x0, [sp, #104]
  404b9c:	ldr	x0, [sp, #96]
  404ba0:	add	x2, x0, #0x1
  404ba4:	str	x2, [sp, #96]
  404ba8:	ldrsb	w1, [x1]
  404bac:	strb	w1, [x0]
  404bb0:	b	404bc8 <tigetstr@plt+0x2d38>
  404bb4:	ldr	x0, [sp, #96]
  404bb8:	add	x1, x0, #0x1
  404bbc:	str	x1, [sp, #96]
  404bc0:	ldrb	w1, [sp, #75]
  404bc4:	strb	w1, [x0]
  404bc8:	ldr	x0, [sp, #104]
  404bcc:	add	x1, x0, #0x1
  404bd0:	str	x1, [sp, #104]
  404bd4:	ldrb	w0, [x0]
  404bd8:	strb	w0, [sp, #75]
  404bdc:	ldrsb	w0, [sp, #75]
  404be0:	cmp	w0, #0x0
  404be4:	b.ne	4049e4 <tigetstr@plt+0x2b54>  // b.any
  404be8:	ldr	x0, [sp, #96]
  404bec:	add	x1, x0, #0x1
  404bf0:	str	x1, [sp, #96]
  404bf4:	strb	wzr, [x0]
  404bf8:	ldr	x0, [sp, #48]
  404bfc:	ldr	x1, [sp, #88]
  404c00:	str	x1, [x0]
  404c04:	ldr	w0, [sp, #84]
  404c08:	ldr	x19, [sp, #16]
  404c0c:	ldp	x29, x30, [sp], #112
  404c10:	ret
  404c14:	stp	x29, x30, [sp, #-32]!
  404c18:	mov	x29, sp
  404c1c:	str	x0, [sp, #24]
  404c20:	ldr	x0, [sp, #24]
  404c24:	ldr	w1, [x0, #12]
  404c28:	mov	w0, #0xfffffff5            	// #-11
  404c2c:	and	w1, w1, w0
  404c30:	ldr	x0, [sp, #24]
  404c34:	str	w1, [x0, #12]
  404c38:	ldr	x0, [sp, #24]
  404c3c:	mov	w1, #0x1                   	// #1
  404c40:	strb	w1, [x0, #23]
  404c44:	ldr	x0, [sp, #24]
  404c48:	strb	wzr, [x0, #22]
  404c4c:	ldr	x0, [sp, #24]
  404c50:	mov	x2, x0
  404c54:	mov	w1, #0x0                   	// #0
  404c58:	mov	w0, #0x2                   	// #2
  404c5c:	bl	401d40 <tcsetattr@plt>
  404c60:	nop
  404c64:	ldp	x29, x30, [sp], #32
  404c68:	ret
  404c6c:	stp	x29, x30, [sp, #-48]!
  404c70:	mov	x29, sp
  404c74:	str	x19, [sp, #16]
  404c78:	str	w0, [sp, #44]
  404c7c:	mov	x1, #0x1                   	// #1
  404c80:	mov	w0, #0x3                   	// #3
  404c84:	bl	401ac0 <signal@plt>
  404c88:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404c8c:	add	x0, x0, #0x2c8
  404c90:	ldr	x0, [x0]
  404c94:	ldrb	w0, [x0, #1719]
  404c98:	and	w0, w0, #0x4
  404c9c:	and	w0, w0, #0xff
  404ca0:	cmp	w0, #0x0
  404ca4:	b.ne	404d14 <tigetstr@plt+0x2e84>  // b.any
  404ca8:	mov	w0, #0xa                   	// #10
  404cac:	bl	401e00 <putchar@plt>
  404cb0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404cb4:	add	x0, x0, #0x2c8
  404cb8:	ldr	x0, [x0]
  404cbc:	ldrb	w0, [x0, #1718]
  404cc0:	and	w0, w0, #0x10
  404cc4:	and	w0, w0, #0xff
  404cc8:	cmp	w0, #0x0
  404ccc:	b.ne	404cf8 <tigetstr@plt+0x2e68>  // b.any
  404cd0:	adrp	x0, 404000 <tigetstr@plt+0x2170>
  404cd4:	add	x1, x0, #0xc6c
  404cd8:	mov	w0, #0x3                   	// #3
  404cdc:	bl	401ac0 <signal@plt>
  404ce0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404ce4:	add	x0, x0, #0x2c8
  404ce8:	ldr	x0, [x0]
  404cec:	add	x0, x0, #0xc0
  404cf0:	mov	w1, #0x1                   	// #1
  404cf4:	bl	401cc0 <siglongjmp@plt>
  404cf8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404cfc:	add	x0, x0, #0x2c8
  404d00:	ldr	x0, [x0]
  404d04:	ldrb	w1, [x0, #1717]
  404d08:	orr	w1, w1, #0x10
  404d0c:	strb	w1, [x0, #1717]
  404d10:	b	404db8 <tigetstr@plt+0x2f28>
  404d14:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404d18:	add	x0, x0, #0x2c8
  404d1c:	ldr	x0, [x0]
  404d20:	ldrb	w0, [x0, #1718]
  404d24:	and	w0, w0, #0xffffff80
  404d28:	and	w0, w0, #0xff
  404d2c:	cmp	w0, #0x0
  404d30:	b.ne	404db8 <tigetstr@plt+0x2f28>  // b.any
  404d34:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404d38:	add	x0, x0, #0x2c8
  404d3c:	ldr	x0, [x0]
  404d40:	ldrb	w0, [x0, #1717]
  404d44:	and	w0, w0, #0x20
  404d48:	and	w0, w0, #0xff
  404d4c:	cmp	w0, #0x0
  404d50:	b.eq	404db8 <tigetstr@plt+0x2f28>  // b.none
  404d54:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404d58:	add	x0, x0, #0x2a0
  404d5c:	ldr	x19, [x0]
  404d60:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  404d64:	add	x0, x0, #0x610
  404d68:	bl	401e30 <gettext@plt>
  404d6c:	mov	x1, x0
  404d70:	mov	x0, x19
  404d74:	bl	401e40 <fprintf@plt>
  404d78:	mov	w2, w0
  404d7c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404d80:	add	x0, x0, #0x2c8
  404d84:	ldr	x0, [x0]
  404d88:	ldr	w1, [x0, #148]
  404d8c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404d90:	add	x0, x0, #0x2c8
  404d94:	ldr	x0, [x0]
  404d98:	add	w1, w2, w1
  404d9c:	str	w1, [x0, #148]
  404da0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404da4:	add	x0, x0, #0x2c8
  404da8:	ldr	x0, [x0]
  404dac:	ldrb	w1, [x0, #1717]
  404db0:	and	w1, w1, #0xffffffdf
  404db4:	strb	w1, [x0, #1717]
  404db8:	adrp	x0, 404000 <tigetstr@plt+0x2170>
  404dbc:	add	x1, x0, #0xc6c
  404dc0:	mov	w0, #0x3                   	// #3
  404dc4:	bl	401ac0 <signal@plt>
  404dc8:	nop
  404dcc:	ldr	x19, [sp, #16]
  404dd0:	ldp	x29, x30, [sp], #48
  404dd4:	ret
  404dd8:	stp	x29, x30, [sp, #-288]!
  404ddc:	mov	x29, sp
  404de0:	str	w0, [sp, #28]
  404de4:	mov	x1, #0x1                   	// #1
  404de8:	mov	w0, #0x16                  	// #22
  404dec:	bl	401ac0 <signal@plt>
  404df0:	bl	403c44 <tigetstr@plt+0x1db4>
  404df4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404df8:	add	x0, x0, #0x2a8
  404dfc:	ldr	x0, [x0]
  404e00:	bl	401d00 <fflush@plt>
  404e04:	mov	x1, #0x0                   	// #0
  404e08:	mov	w0, #0x16                  	// #22
  404e0c:	bl	401ac0 <signal@plt>
  404e10:	mov	x1, #0x0                   	// #0
  404e14:	mov	w0, #0x14                  	// #20
  404e18:	bl	401ac0 <signal@plt>
  404e1c:	add	x0, sp, #0xa0
  404e20:	bl	401b30 <sigemptyset@plt>
  404e24:	add	x0, sp, #0xa0
  404e28:	mov	w1, #0x14                  	// #20
  404e2c:	bl	401da0 <sigaddset@plt>
  404e30:	add	x1, sp, #0x20
  404e34:	add	x0, sp, #0xa0
  404e38:	mov	x2, x1
  404e3c:	mov	x1, x0
  404e40:	mov	w0, #0x1                   	// #1
  404e44:	bl	401a20 <sigprocmask@plt>
  404e48:	mov	w1, #0x14                  	// #20
  404e4c:	mov	w0, #0x0                   	// #0
  404e50:	bl	401a80 <kill@plt>
  404e54:	add	x0, sp, #0x20
  404e58:	mov	x2, #0x0                   	// #0
  404e5c:	mov	x1, x0
  404e60:	mov	w0, #0x2                   	// #2
  404e64:	bl	401a20 <sigprocmask@plt>
  404e68:	adrp	x0, 404000 <tigetstr@plt+0x2170>
  404e6c:	add	x1, x0, #0xdd8
  404e70:	mov	w0, #0x14                  	// #20
  404e74:	bl	401ac0 <signal@plt>
  404e78:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404e7c:	add	x0, x0, #0x2c8
  404e80:	ldr	x0, [x0]
  404e84:	bl	404c14 <tigetstr@plt+0x2d84>
  404e88:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404e8c:	add	x0, x0, #0x2c8
  404e90:	ldr	x0, [x0]
  404e94:	ldrb	w0, [x0, #1719]
  404e98:	and	w0, w0, #0x4
  404e9c:	and	w0, w0, #0xff
  404ea0:	cmp	w0, #0x0
  404ea4:	b.eq	404ec0 <tigetstr@plt+0x3030>  // b.none
  404ea8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404eac:	add	x0, x0, #0x2c8
  404eb0:	ldr	x0, [x0]
  404eb4:	add	x0, x0, #0xc0
  404eb8:	mov	w1, #0x1                   	// #1
  404ebc:	bl	401cc0 <siglongjmp@plt>
  404ec0:	nop
  404ec4:	ldp	x29, x30, [sp], #288
  404ec8:	ret
  404ecc:	stp	x29, x30, [sp, #-304]!
  404ed0:	mov	x29, sp
  404ed4:	str	x0, [x29, #40]
  404ed8:	str	x1, [x29, #32]
  404edc:	str	x2, [x29, #24]
  404ee0:	str	x3, [x29, #264]
  404ee4:	str	x4, [x29, #272]
  404ee8:	str	x5, [x29, #280]
  404eec:	str	x6, [x29, #288]
  404ef0:	str	x7, [x29, #296]
  404ef4:	str	q0, [x29, #128]
  404ef8:	str	q1, [x29, #144]
  404efc:	str	q2, [x29, #160]
  404f00:	str	q3, [x29, #176]
  404f04:	str	q4, [x29, #192]
  404f08:	str	q5, [x29, #208]
  404f0c:	str	q6, [x29, #224]
  404f10:	str	q7, [x29, #240]
  404f14:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  404f18:	add	x0, x0, #0x2a8
  404f1c:	ldr	x0, [x0]
  404f20:	bl	401d00 <fflush@plt>
  404f24:	bl	403c44 <tigetstr@plt+0x1db4>
  404f28:	mov	w0, #0xa                   	// #10
  404f2c:	str	w0, [x29, #124]
  404f30:	b	404f48 <tigetstr@plt+0x30b8>
  404f34:	mov	w0, #0x5                   	// #5
  404f38:	bl	401b80 <sleep@plt>
  404f3c:	ldr	w0, [x29, #124]
  404f40:	sub	w0, w0, #0x1
  404f44:	str	w0, [x29, #124]
  404f48:	bl	401a90 <fork@plt>
  404f4c:	str	w0, [x29, #104]
  404f50:	ldr	w0, [x29, #104]
  404f54:	cmp	w0, #0x0
  404f58:	b.ge	404f68 <tigetstr@plt+0x30d8>  // b.tcont
  404f5c:	ldr	w0, [x29, #124]
  404f60:	cmp	w0, #0x0
  404f64:	b.gt	404f34 <tigetstr@plt+0x30a4>
  404f68:	ldr	w0, [x29, #104]
  404f6c:	cmp	w0, #0x0
  404f70:	b.ne	405248 <tigetstr@plt+0x33b8>  // b.any
  404f74:	mov	w0, #0x0                   	// #0
  404f78:	bl	401d50 <isatty@plt>
  404f7c:	cmp	w0, #0x0
  404f80:	b.ne	404f9c <tigetstr@plt+0x310c>  // b.any
  404f84:	mov	w0, #0x0                   	// #0
  404f88:	bl	401bc0 <close@plt>
  404f8c:	mov	w1, #0x0                   	// #0
  404f90:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  404f94:	add	x0, x0, #0x628
  404f98:	bl	401b10 <open@plt>
  404f9c:	add	x0, x29, #0x130
  404fa0:	str	x0, [x29, #56]
  404fa4:	add	x0, x29, #0x130
  404fa8:	str	x0, [x29, #64]
  404fac:	add	x0, x29, #0x100
  404fb0:	str	x0, [x29, #72]
  404fb4:	mov	w0, #0xffffffd8            	// #-40
  404fb8:	str	w0, [x29, #80]
  404fbc:	mov	w0, #0xffffff80            	// #-128
  404fc0:	str	w0, [x29, #84]
  404fc4:	ldr	w1, [x29, #80]
  404fc8:	ldr	x0, [x29, #56]
  404fcc:	cmp	w1, #0x0
  404fd0:	b.lt	404fe4 <tigetstr@plt+0x3154>  // b.tstop
  404fd4:	add	x1, x0, #0xf
  404fd8:	and	x1, x1, #0xfffffffffffffff8
  404fdc:	str	x1, [x29, #56]
  404fe0:	b	405014 <tigetstr@plt+0x3184>
  404fe4:	add	w2, w1, #0x8
  404fe8:	str	w2, [x29, #80]
  404fec:	ldr	w2, [x29, #80]
  404ff0:	cmp	w2, #0x0
  404ff4:	b.le	405008 <tigetstr@plt+0x3178>
  404ff8:	add	x1, x0, #0xf
  404ffc:	and	x1, x1, #0xfffffffffffffff8
  405000:	str	x1, [x29, #56]
  405004:	b	405014 <tigetstr@plt+0x3184>
  405008:	ldr	x2, [x29, #64]
  40500c:	sxtw	x0, w1
  405010:	add	x0, x2, x0
  405014:	ldr	x0, [x0]
  405018:	str	x0, [x29, #112]
  40501c:	str	wzr, [x29, #108]
  405020:	b	405088 <tigetstr@plt+0x31f8>
  405024:	ldr	w0, [x29, #108]
  405028:	add	w0, w0, #0x1
  40502c:	str	w0, [x29, #108]
  405030:	ldr	w1, [x29, #80]
  405034:	ldr	x0, [x29, #56]
  405038:	cmp	w1, #0x0
  40503c:	b.lt	405050 <tigetstr@plt+0x31c0>  // b.tstop
  405040:	add	x1, x0, #0xf
  405044:	and	x1, x1, #0xfffffffffffffff8
  405048:	str	x1, [x29, #56]
  40504c:	b	405080 <tigetstr@plt+0x31f0>
  405050:	add	w2, w1, #0x8
  405054:	str	w2, [x29, #80]
  405058:	ldr	w2, [x29, #80]
  40505c:	cmp	w2, #0x0
  405060:	b.le	405074 <tigetstr@plt+0x31e4>
  405064:	add	x1, x0, #0xf
  405068:	and	x1, x1, #0xfffffffffffffff8
  40506c:	str	x1, [x29, #56]
  405070:	b	405080 <tigetstr@plt+0x31f0>
  405074:	ldr	x2, [x29, #64]
  405078:	sxtw	x0, w1
  40507c:	add	x0, x2, x0
  405080:	ldr	x0, [x0]
  405084:	str	x0, [x29, #112]
  405088:	ldr	x0, [x29, #112]
  40508c:	cmp	x0, #0x0
  405090:	b.ne	405024 <tigetstr@plt+0x3194>  // b.any
  405094:	ldr	w0, [x29, #108]
  405098:	add	w0, w0, #0x1
  40509c:	sxtw	x0, w0
  4050a0:	lsl	x0, x0, #3
  4050a4:	add	x0, x0, #0xf
  4050a8:	lsr	x0, x0, #4
  4050ac:	lsl	x0, x0, #4
  4050b0:	sub	sp, sp, x0
  4050b4:	mov	x0, sp
  4050b8:	add	x0, x0, #0xf
  4050bc:	lsr	x0, x0, #4
  4050c0:	lsl	x0, x0, #4
  4050c4:	str	x0, [x29, #96]
  4050c8:	ldrsw	x0, [x29, #108]
  4050cc:	lsl	x0, x0, #3
  4050d0:	ldr	x1, [x29, #96]
  4050d4:	add	x0, x1, x0
  4050d8:	str	xzr, [x0]
  4050dc:	add	x0, x29, #0x130
  4050e0:	str	x0, [x29, #56]
  4050e4:	add	x0, x29, #0x130
  4050e8:	str	x0, [x29, #64]
  4050ec:	add	x0, x29, #0x100
  4050f0:	str	x0, [x29, #72]
  4050f4:	mov	w0, #0xffffffd8            	// #-40
  4050f8:	str	w0, [x29, #80]
  4050fc:	mov	w0, #0xffffff80            	// #-128
  405100:	str	w0, [x29, #84]
  405104:	ldr	w1, [x29, #80]
  405108:	ldr	x0, [x29, #56]
  40510c:	cmp	w1, #0x0
  405110:	b.lt	405124 <tigetstr@plt+0x3294>  // b.tstop
  405114:	add	x1, x0, #0xf
  405118:	and	x1, x1, #0xfffffffffffffff8
  40511c:	str	x1, [x29, #56]
  405120:	b	405154 <tigetstr@plt+0x32c4>
  405124:	add	w2, w1, #0x8
  405128:	str	w2, [x29, #80]
  40512c:	ldr	w2, [x29, #80]
  405130:	cmp	w2, #0x0
  405134:	b.le	405148 <tigetstr@plt+0x32b8>
  405138:	add	x1, x0, #0xf
  40513c:	and	x1, x1, #0xfffffffffffffff8
  405140:	str	x1, [x29, #56]
  405144:	b	405154 <tigetstr@plt+0x32c4>
  405148:	ldr	x2, [x29, #64]
  40514c:	sxtw	x0, w1
  405150:	add	x0, x2, x0
  405154:	ldr	x0, [x0]
  405158:	str	x0, [x29, #112]
  40515c:	str	wzr, [x29, #108]
  405160:	b	4051e0 <tigetstr@plt+0x3350>
  405164:	ldrsw	x0, [x29, #108]
  405168:	lsl	x0, x0, #3
  40516c:	ldr	x1, [x29, #96]
  405170:	add	x0, x1, x0
  405174:	ldr	x1, [x29, #112]
  405178:	str	x1, [x0]
  40517c:	ldr	w0, [x29, #108]
  405180:	add	w0, w0, #0x1
  405184:	str	w0, [x29, #108]
  405188:	ldr	w1, [x29, #80]
  40518c:	ldr	x0, [x29, #56]
  405190:	cmp	w1, #0x0
  405194:	b.lt	4051a8 <tigetstr@plt+0x3318>  // b.tstop
  405198:	add	x1, x0, #0xf
  40519c:	and	x1, x1, #0xfffffffffffffff8
  4051a0:	str	x1, [x29, #56]
  4051a4:	b	4051d8 <tigetstr@plt+0x3348>
  4051a8:	add	w2, w1, #0x8
  4051ac:	str	w2, [x29, #80]
  4051b0:	ldr	w2, [x29, #80]
  4051b4:	cmp	w2, #0x0
  4051b8:	b.le	4051cc <tigetstr@plt+0x333c>
  4051bc:	add	x1, x0, #0xf
  4051c0:	and	x1, x1, #0xfffffffffffffff8
  4051c4:	str	x1, [x29, #56]
  4051c8:	b	4051d8 <tigetstr@plt+0x3348>
  4051cc:	ldr	x2, [x29, #64]
  4051d0:	sxtw	x0, w1
  4051d4:	add	x0, x2, x0
  4051d8:	ldr	x0, [x0]
  4051dc:	str	x0, [x29, #112]
  4051e0:	ldr	x0, [x29, #112]
  4051e4:	cmp	x0, #0x0
  4051e8:	b.ne	405164 <tigetstr@plt+0x32d4>  // b.any
  4051ec:	ldr	x1, [x29, #96]
  4051f0:	ldr	x0, [x29, #24]
  4051f4:	bl	401c40 <execvp@plt>
  4051f8:	bl	401dd0 <__errno_location@plt>
  4051fc:	ldr	w0, [x0]
  405200:	str	w0, [x29, #92]
  405204:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  405208:	add	x0, x0, #0x638
  40520c:	bl	401e30 <gettext@plt>
  405210:	mov	x2, x0
  405214:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  405218:	add	x0, x0, #0x2a0
  40521c:	ldr	x0, [x0]
  405220:	mov	x1, x0
  405224:	mov	x0, x2
  405228:	bl	4019e0 <fputs@plt>
  40522c:	ldr	w0, [x29, #92]
  405230:	cmp	w0, #0x2
  405234:	b.ne	405240 <tigetstr@plt+0x33b0>  // b.any
  405238:	mov	w0, #0x7f                  	// #127
  40523c:	b	405244 <tigetstr@plt+0x33b4>
  405240:	mov	w0, #0x7e                  	// #126
  405244:	bl	4019f0 <exit@plt>
  405248:	ldr	w0, [x29, #104]
  40524c:	cmp	w0, #0x0
  405250:	b.le	4052f0 <tigetstr@plt+0x3460>
  405254:	mov	x1, #0x1                   	// #1
  405258:	mov	w0, #0x2                   	// #2
  40525c:	bl	401ac0 <signal@plt>
  405260:	mov	x1, #0x1                   	// #1
  405264:	mov	w0, #0x3                   	// #3
  405268:	bl	401ac0 <signal@plt>
  40526c:	ldr	x0, [x29, #40]
  405270:	ldrb	w0, [x0, #1716]
  405274:	and	w0, w0, #0x2
  405278:	and	w0, w0, #0xff
  40527c:	cmp	w0, #0x0
  405280:	b.eq	405290 <tigetstr@plt+0x3400>  // b.none
  405284:	mov	x1, #0x0                   	// #0
  405288:	mov	w0, #0x14                  	// #20
  40528c:	bl	401ac0 <signal@plt>
  405290:	nop
  405294:	mov	x0, #0x0                   	// #0
  405298:	bl	401cf0 <wait@plt>
  40529c:	cmp	w0, #0x0
  4052a0:	b.gt	405294 <tigetstr@plt+0x3404>
  4052a4:	adrp	x0, 403000 <tigetstr@plt+0x1170>
  4052a8:	add	x1, x0, #0xd60
  4052ac:	mov	w0, #0x2                   	// #2
  4052b0:	bl	401ac0 <signal@plt>
  4052b4:	adrp	x0, 404000 <tigetstr@plt+0x2170>
  4052b8:	add	x1, x0, #0xc6c
  4052bc:	mov	w0, #0x3                   	// #3
  4052c0:	bl	401ac0 <signal@plt>
  4052c4:	ldr	x0, [x29, #40]
  4052c8:	ldrb	w0, [x0, #1716]
  4052cc:	and	w0, w0, #0x2
  4052d0:	and	w0, w0, #0xff
  4052d4:	cmp	w0, #0x0
  4052d8:	b.eq	405318 <tigetstr@plt+0x3488>  // b.none
  4052dc:	adrp	x0, 404000 <tigetstr@plt+0x2170>
  4052e0:	add	x1, x0, #0xdd8
  4052e4:	mov	w0, #0x14                  	// #20
  4052e8:	bl	401ac0 <signal@plt>
  4052ec:	b	405318 <tigetstr@plt+0x3488>
  4052f0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4052f4:	add	x0, x0, #0x648
  4052f8:	bl	401e30 <gettext@plt>
  4052fc:	mov	x2, x0
  405300:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  405304:	add	x0, x0, #0x2a0
  405308:	ldr	x0, [x0]
  40530c:	mov	x1, x0
  405310:	mov	x0, x2
  405314:	bl	4019e0 <fputs@plt>
  405318:	ldr	x0, [x29, #40]
  40531c:	bl	404c14 <tigetstr@plt+0x2d84>
  405320:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  405324:	add	x0, x0, #0x658
  405328:	bl	401c20 <puts@plt>
  40532c:	ldr	x1, [x29, #32]
  405330:	ldr	x0, [x29, #40]
  405334:	bl	403994 <tigetstr@plt+0x1b04>
  405338:	nop
  40533c:	mov	sp, x29
  405340:	ldp	x29, x30, [sp], #304
  405344:	ret
  405348:	stp	x29, x30, [sp, #-256]!
  40534c:	mov	x29, sp
  405350:	str	x0, [sp, #24]
  405354:	str	x1, [sp, #16]
  405358:	ldr	x0, [sp, #24]
  40535c:	bl	403940 <tigetstr@plt+0x1ab0>
  405360:	mov	w0, #0x21                  	// #33
  405364:	bl	401e00 <putchar@plt>
  405368:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  40536c:	add	x0, x0, #0x2a8
  405370:	ldr	x0, [x0]
  405374:	bl	401d00 <fflush@plt>
  405378:	ldr	x0, [sp, #24]
  40537c:	mov	w1, #0x1                   	// #1
  405380:	str	w1, [x0, #148]
  405384:	ldr	x0, [sp, #24]
  405388:	ldrb	w0, [x0, #1718]
  40538c:	and	w0, w0, #0x4
  405390:	and	w0, w0, #0xff
  405394:	cmp	w0, #0x0
  405398:	b.eq	4053c0 <tigetstr@plt+0x3530>  // b.none
  40539c:	ldr	x0, [sp, #24]
  4053a0:	add	x2, x0, #0x2cc
  4053a4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4053a8:	add	x0, x0, #0x2a8
  4053ac:	ldr	x0, [x0]
  4053b0:	mov	x1, x0
  4053b4:	mov	x0, x2
  4053b8:	bl	4019e0 <fputs@plt>
  4053bc:	b	4054b4 <tigetstr@plt+0x3624>
  4053c0:	add	x0, sp, #0x30
  4053c4:	mov	w3, #0x21                  	// #33
  4053c8:	mov	w2, #0xc6                  	// #198
  4053cc:	mov	x1, x0
  4053d0:	ldr	x0, [sp, #24]
  4053d4:	bl	4043b0 <tigetstr@plt+0x2520>
  4053d8:	str	xzr, [sp, #40]
  4053dc:	add	x1, sp, #0x30
  4053e0:	add	x0, sp, #0x28
  4053e4:	mov	x2, x1
  4053e8:	mov	x1, x0
  4053ec:	ldr	x0, [sp, #24]
  4053f0:	bl	40495c <tigetstr@plt+0x2acc>
  4053f4:	str	w0, [sp, #252]
  4053f8:	ldr	x0, [sp, #40]
  4053fc:	cmp	x0, #0x0
  405400:	b.eq	405438 <tigetstr@plt+0x35a8>  // b.none
  405404:	ldr	x0, [sp, #40]
  405408:	bl	4019d0 <strlen@plt>
  40540c:	cmp	x0, #0x3e7
  405410:	b.hi	405428 <tigetstr@plt+0x3598>  // b.pmore
  405414:	ldr	x0, [sp, #24]
  405418:	add	x0, x0, #0x2cc
  40541c:	ldr	x1, [sp, #40]
  405420:	bl	401d10 <strcpy@plt>
  405424:	b	405430 <tigetstr@plt+0x35a0>
  405428:	mov	w0, #0xffffffff            	// #-1
  40542c:	str	w0, [sp, #252]
  405430:	ldr	x0, [sp, #40]
  405434:	bl	401c90 <free@plt>
  405438:	ldr	w0, [sp, #252]
  40543c:	cmp	w0, #0x0
  405440:	b.ge	40547c <tigetstr@plt+0x35ec>  // b.tcont
  405444:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  405448:	add	x0, x0, #0x678
  40544c:	bl	401e30 <gettext@plt>
  405450:	mov	x2, x0
  405454:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  405458:	add	x0, x0, #0x2a0
  40545c:	ldr	x0, [x0]
  405460:	mov	x1, x0
  405464:	mov	x0, x2
  405468:	bl	4019e0 <fputs@plt>
  40546c:	ldr	x1, [sp, #16]
  405470:	ldr	x0, [sp, #24]
  405474:	bl	403994 <tigetstr@plt+0x1b04>
  405478:	b	40552c <tigetstr@plt+0x369c>
  40547c:	ldr	w0, [sp, #252]
  405480:	cmp	w0, #0x0
  405484:	b.le	4054b4 <tigetstr@plt+0x3624>
  405488:	ldr	x0, [sp, #24]
  40548c:	bl	403940 <tigetstr@plt+0x1ab0>
  405490:	ldr	x0, [sp, #24]
  405494:	add	x0, x0, #0x2cc
  405498:	mov	x1, x0
  40549c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4054a0:	add	x0, x0, #0x688
  4054a4:	bl	401db0 <printf@plt>
  4054a8:	mov	w1, w0
  4054ac:	ldr	x0, [sp, #24]
  4054b0:	str	w1, [x0, #148]
  4054b4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4054b8:	add	x0, x0, #0x2a8
  4054bc:	ldr	x0, [x0]
  4054c0:	bl	401d00 <fflush@plt>
  4054c4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4054c8:	add	x0, x0, #0x2a0
  4054cc:	ldr	x0, [x0]
  4054d0:	mov	x1, x0
  4054d4:	mov	w0, #0xa                   	// #10
  4054d8:	bl	401a70 <fputc@plt>
  4054dc:	ldr	x0, [sp, #24]
  4054e0:	str	wzr, [x0, #148]
  4054e4:	ldr	x0, [sp, #24]
  4054e8:	mov	w1, #0x1                   	// #1
  4054ec:	str	w1, [x0, #184]
  4054f0:	ldr	x0, [sp, #24]
  4054f4:	ldr	x1, [x0, #176]
  4054f8:	ldr	x0, [sp, #24]
  4054fc:	ldr	x2, [x0, #176]
  405500:	ldr	x0, [sp, #24]
  405504:	add	x0, x0, #0x2cc
  405508:	mov	w6, #0x0                   	// #0
  40550c:	mov	x5, x0
  405510:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  405514:	add	x4, x0, #0x690
  405518:	mov	x3, x2
  40551c:	mov	x2, x1
  405520:	ldr	x1, [sp, #16]
  405524:	ldr	x0, [sp, #24]
  405528:	bl	404ecc <tigetstr@plt+0x303c>
  40552c:	ldp	x29, x30, [sp], #256
  405530:	ret
  405534:	stp	x29, x30, [sp, #-64]!
  405538:	mov	x29, sp
  40553c:	str	x0, [sp, #40]
  405540:	str	x1, [sp, #32]
  405544:	str	w2, [sp, #28]
  405548:	str	w3, [sp, #24]
  40554c:	ldr	w0, [sp, #28]
  405550:	cmp	w0, #0x0
  405554:	b.ne	405568 <tigetstr@plt+0x36d8>  // b.any
  405558:	ldr	x0, [sp, #40]
  40555c:	bl	403e70 <tigetstr@plt+0x1fe0>
  405560:	strb	w0, [sp, #63]
  405564:	b	405570 <tigetstr@plt+0x36e0>
  405568:	ldr	w0, [sp, #28]
  40556c:	strb	w0, [sp, #63]
  405570:	ldrsb	w1, [sp, #63]
  405574:	ldr	x0, [sp, #40]
  405578:	str	w1, [x0, #712]
  40557c:	ldrsb	w0, [sp, #63]
  405580:	cmp	w0, #0x71
  405584:	b.eq	405788 <tigetstr@plt+0x38f8>  // b.none
  405588:	cmp	w0, #0x71
  40558c:	b.gt	405790 <tigetstr@plt+0x3900>
  405590:	cmp	w0, #0x70
  405594:	b.eq	4056f4 <tigetstr@plt+0x3864>  // b.none
  405598:	cmp	w0, #0x70
  40559c:	b.gt	405790 <tigetstr@plt+0x3900>
  4055a0:	cmp	w0, #0x6e
  4055a4:	b.eq	405690 <tigetstr@plt+0x3800>  // b.none
  4055a8:	cmp	w0, #0x6e
  4055ac:	b.gt	405790 <tigetstr@plt+0x3900>
  4055b0:	cmp	w0, #0x66
  4055b4:	b.eq	4055d4 <tigetstr@plt+0x3744>  // b.none
  4055b8:	cmp	w0, #0x66
  4055bc:	b.gt	405790 <tigetstr@plt+0x3900>
  4055c0:	cmp	w0, #0x21
  4055c4:	b.eq	405774 <tigetstr@plt+0x38e4>  // b.none
  4055c8:	cmp	w0, #0x51
  4055cc:	b.eq	405788 <tigetstr@plt+0x38f8>  // b.none
  4055d0:	b	405790 <tigetstr@plt+0x3900>
  4055d4:	ldr	x0, [sp, #40]
  4055d8:	bl	403940 <tigetstr@plt+0x1ab0>
  4055dc:	ldr	x0, [sp, #40]
  4055e0:	ldrb	w0, [x0, #1717]
  4055e4:	and	w0, w0, #0xffffff80
  4055e8:	and	w0, w0, #0xff
  4055ec:	cmp	w0, #0x0
  4055f0:	b.ne	405648 <tigetstr@plt+0x37b8>  // b.any
  4055f4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4055f8:	add	x0, x0, #0x698
  4055fc:	bl	401e30 <gettext@plt>
  405600:	mov	x3, x0
  405604:	ldr	x0, [sp, #40]
  405608:	ldr	x1, [x0, #160]
  40560c:	ldr	x0, [sp, #40]
  405610:	ldr	w0, [x0, #136]
  405614:	sxtw	x0, w0
  405618:	lsl	x0, x0, #3
  40561c:	add	x0, x1, x0
  405620:	ldr	x1, [x0]
  405624:	ldr	x0, [sp, #40]
  405628:	ldr	w0, [x0, #152]
  40562c:	mov	w2, w0
  405630:	mov	x0, x3
  405634:	bl	401db0 <printf@plt>
  405638:	mov	w1, w0
  40563c:	ldr	x0, [sp, #40]
  405640:	str	w1, [x0, #148]
  405644:	b	405678 <tigetstr@plt+0x37e8>
  405648:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40564c:	add	x0, x0, #0x6a8
  405650:	bl	401e30 <gettext@plt>
  405654:	mov	x2, x0
  405658:	ldr	x0, [sp, #40]
  40565c:	ldr	w0, [x0, #152]
  405660:	mov	w1, w0
  405664:	mov	x0, x2
  405668:	bl	401db0 <printf@plt>
  40566c:	mov	w1, w0
  405670:	ldr	x0, [sp, #40]
  405674:	str	w1, [x0, #148]
  405678:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  40567c:	add	x0, x0, #0x2a8
  405680:	ldr	x0, [x0]
  405684:	bl	401d00 <fflush@plt>
  405688:	mov	w0, #0xffffffff            	// #-1
  40568c:	b	4057ac <tigetstr@plt+0x391c>
  405690:	ldr	w0, [sp, #24]
  405694:	cmp	w0, #0x0
  405698:	b.ne	4056cc <tigetstr@plt+0x383c>  // b.any
  40569c:	ldr	x0, [sp, #40]
  4056a0:	ldr	w1, [x0, #136]
  4056a4:	ldr	x0, [sp, #40]
  4056a8:	ldr	w0, [x0, #168]
  4056ac:	sub	w0, w0, #0x1
  4056b0:	cmp	w1, w0
  4056b4:	b.lt	4056c0 <tigetstr@plt+0x3830>  // b.tstop
  4056b8:	mov	w0, #0x0                   	// #0
  4056bc:	bl	403d60 <tigetstr@plt+0x1ed0>
  4056c0:	ldr	w0, [sp, #24]
  4056c4:	add	w0, w0, #0x1
  4056c8:	str	w0, [sp, #24]
  4056cc:	mov	w0, #0xd                   	// #13
  4056d0:	bl	401e00 <putchar@plt>
  4056d4:	mov	w1, #0x0                   	// #0
  4056d8:	ldr	x0, [sp, #40]
  4056dc:	bl	40346c <tigetstr@plt+0x15dc>
  4056e0:	ldr	w1, [sp, #24]
  4056e4:	ldr	x0, [sp, #40]
  4056e8:	bl	403f84 <tigetstr@plt+0x20f4>
  4056ec:	mov	w0, #0x0                   	// #0
  4056f0:	b	4057ac <tigetstr@plt+0x391c>
  4056f4:	ldr	x0, [sp, #40]
  4056f8:	ldrb	w0, [x0, #1717]
  4056fc:	and	w0, w0, #0xffffff80
  405700:	and	w0, w0, #0xff
  405704:	cmp	w0, #0x0
  405708:	b.eq	40572c <tigetstr@plt+0x389c>  // b.none
  40570c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  405710:	add	x0, x0, #0x2a0
  405714:	ldr	x0, [x0]
  405718:	mov	x1, x0
  40571c:	mov	w0, #0x7                   	// #7
  405720:	bl	401a70 <fputc@plt>
  405724:	mov	w0, #0xffffffff            	// #-1
  405728:	b	4057ac <tigetstr@plt+0x391c>
  40572c:	mov	w0, #0xd                   	// #13
  405730:	bl	401e00 <putchar@plt>
  405734:	mov	w1, #0x0                   	// #0
  405738:	ldr	x0, [sp, #40]
  40573c:	bl	40346c <tigetstr@plt+0x15dc>
  405740:	ldr	w0, [sp, #24]
  405744:	cmp	w0, #0x0
  405748:	b.ne	405758 <tigetstr@plt+0x38c8>  // b.any
  40574c:	ldr	w0, [sp, #24]
  405750:	add	w0, w0, #0x1
  405754:	str	w0, [sp, #24]
  405758:	ldr	w0, [sp, #24]
  40575c:	neg	w0, w0
  405760:	mov	w1, w0
  405764:	ldr	x0, [sp, #40]
  405768:	bl	403f84 <tigetstr@plt+0x20f4>
  40576c:	mov	w0, #0x0                   	// #0
  405770:	b	4057ac <tigetstr@plt+0x391c>
  405774:	ldr	x1, [sp, #32]
  405778:	ldr	x0, [sp, #40]
  40577c:	bl	405348 <tigetstr@plt+0x34b8>
  405780:	mov	w0, #0xffffffff            	// #-1
  405784:	b	4057ac <tigetstr@plt+0x391c>
  405788:	mov	w0, #0x0                   	// #0
  40578c:	bl	403d60 <tigetstr@plt+0x1ed0>
  405790:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  405794:	add	x0, x0, #0x2a0
  405798:	ldr	x0, [x0]
  40579c:	mov	x1, x0
  4057a0:	mov	w0, #0x7                   	// #7
  4057a4:	bl	401a70 <fputc@plt>
  4057a8:	mov	w0, #0xffffffff            	// #-1
  4057ac:	ldp	x29, x30, [sp], #64
  4057b0:	ret
  4057b4:	stp	x29, x30, [sp, #-64]!
  4057b8:	mov	x29, sp
  4057bc:	str	x0, [sp, #40]
  4057c0:	str	w1, [sp, #36]
  4057c4:	str	x2, [sp, #24]
  4057c8:	b	405814 <tigetstr@plt+0x3984>
  4057cc:	ldr	w0, [sp, #60]
  4057d0:	cmn	w0, #0x1
  4057d4:	b.eq	405824 <tigetstr@plt+0x3994>  // b.none
  4057d8:	ldr	x1, [sp, #24]
  4057dc:	ldr	x0, [sp, #40]
  4057e0:	bl	4027ac <tigetstr@plt+0x91c>
  4057e4:	str	w0, [sp, #60]
  4057e8:	ldr	w0, [sp, #60]
  4057ec:	cmp	w0, #0xa
  4057f0:	b.ne	4057cc <tigetstr@plt+0x393c>  // b.any
  4057f4:	ldr	w0, [sp, #36]
  4057f8:	sub	w0, w0, #0x1
  4057fc:	str	w0, [sp, #36]
  405800:	ldr	x0, [sp, #40]
  405804:	ldr	w0, [x0, #152]
  405808:	add	w1, w0, #0x1
  40580c:	ldr	x0, [sp, #40]
  405810:	str	w1, [x0, #152]
  405814:	ldr	w0, [sp, #36]
  405818:	cmp	w0, #0x0
  40581c:	b.gt	4057d8 <tigetstr@plt+0x3948>
  405820:	b	405828 <tigetstr@plt+0x3998>
  405824:	nop
  405828:	ldp	x29, x30, [sp], #64
  40582c:	ret
  405830:	stp	x29, x30, [sp, #-32]!
  405834:	mov	x29, sp
  405838:	str	x0, [sp, #24]
  40583c:	ldr	x0, [sp, #24]
  405840:	ldr	x0, [x0, #528]
  405844:	cmp	x0, #0x0
  405848:	b.eq	405880 <tigetstr@plt+0x39f0>  // b.none
  40584c:	ldr	x0, [sp, #24]
  405850:	ldrb	w0, [x0, #1717]
  405854:	and	w0, w0, #0x8
  405858:	and	w0, w0, #0xff
  40585c:	cmp	w0, #0x0
  405860:	b.ne	405880 <tigetstr@plt+0x39f0>  // b.any
  405864:	ldr	x0, [sp, #24]
  405868:	ldr	x0, [x0, #528]
  40586c:	bl	401a40 <putp@plt>
  405870:	mov	w0, #0xd                   	// #13
  405874:	bl	401e00 <putchar@plt>
  405878:	ldr	x0, [sp, #24]
  40587c:	str	wzr, [x0, #148]
  405880:	nop
  405884:	ldp	x29, x30, [sp], #32
  405888:	ret
  40588c:	stp	x29, x30, [sp, #-48]!
  405890:	mov	x29, sp
  405894:	str	x0, [sp, #24]
  405898:	str	x1, [sp, #16]
  40589c:	ldr	x0, [sp, #24]
  4058a0:	bl	402ac0 <tigetstr@plt+0xc30>
  4058a4:	ldr	x0, [sp, #24]
  4058a8:	ldr	x0, [x0, #504]
  4058ac:	str	x0, [sp, #40]
  4058b0:	b	4058cc <tigetstr@plt+0x3a3c>
  4058b4:	ldr	x0, [sp, #40]
  4058b8:	add	x1, x0, #0x1
  4058bc:	str	x1, [sp, #40]
  4058c0:	ldr	w1, [sp, #36]
  4058c4:	sxtb	w1, w1
  4058c8:	strb	w1, [x0]
  4058cc:	ldr	x1, [sp, #16]
  4058d0:	ldr	x0, [sp, #24]
  4058d4:	bl	4027ac <tigetstr@plt+0x91c>
  4058d8:	str	w0, [sp, #36]
  4058dc:	ldr	w0, [sp, #36]
  4058e0:	cmp	w0, #0xa
  4058e4:	b.eq	40591c <tigetstr@plt+0x3a8c>  // b.none
  4058e8:	ldr	w0, [sp, #36]
  4058ec:	cmn	w0, #0x1
  4058f0:	b.eq	40591c <tigetstr@plt+0x3a8c>  // b.none
  4058f4:	ldr	x0, [sp, #24]
  4058f8:	ldr	x0, [x0, #504]
  4058fc:	ldr	x1, [sp, #40]
  405900:	sub	x0, x1, x0
  405904:	mov	x1, x0
  405908:	ldr	x0, [sp, #24]
  40590c:	ldr	x0, [x0, #512]
  405910:	sub	x0, x0, #0x1
  405914:	cmp	x1, x0
  405918:	b.cc	4058b4 <tigetstr@plt+0x3a24>  // b.lo, b.ul, b.last
  40591c:	ldr	w0, [sp, #36]
  405920:	cmp	w0, #0xa
  405924:	b.ne	40593c <tigetstr@plt+0x3aac>  // b.any
  405928:	ldr	x0, [sp, #24]
  40592c:	ldr	w0, [x0, #152]
  405930:	add	w1, w0, #0x1
  405934:	ldr	x0, [sp, #24]
  405938:	str	w1, [x0, #152]
  40593c:	ldr	x0, [sp, #40]
  405940:	strb	wzr, [x0]
  405944:	nop
  405948:	ldp	x29, x30, [sp], #48
  40594c:	ret
  405950:	stp	x29, x30, [sp, #-240]!
  405954:	mov	x29, sp
  405958:	str	x0, [sp, #40]
  40595c:	str	x1, [sp, #32]
  405960:	str	x2, [sp, #24]
  405964:	str	w3, [sp, #20]
  405968:	ldr	x0, [sp, #40]
  40596c:	ldr	x0, [x0, #120]
  405970:	str	x0, [sp, #208]
  405974:	ldr	x0, [sp, #208]
  405978:	str	x0, [sp, #232]
  40597c:	ldr	x0, [sp, #208]
  405980:	str	x0, [sp, #224]
  405984:	ldr	x0, [sp, #40]
  405988:	ldr	w0, [x0, #152]
  40598c:	str	w0, [sp, #204]
  405990:	ldrsw	x1, [sp, #204]
  405994:	ldr	x0, [sp, #40]
  405998:	str	x1, [x0, #680]
  40599c:	ldr	x0, [sp, #40]
  4059a0:	ldr	x1, [sp, #208]
  4059a4:	str	x1, [x0, #672]
  4059a8:	str	wzr, [sp, #220]
  4059ac:	ldr	x0, [sp, #32]
  4059b0:	cmp	x0, #0x0
  4059b4:	b.eq	405cbc <tigetstr@plt+0x3e2c>  // b.none
  4059b8:	add	x0, sp, #0x80
  4059bc:	mov	w2, #0x8                   	// #8
  4059c0:	ldr	x1, [sp, #32]
  4059c4:	bl	401d80 <regcomp@plt>
  4059c8:	str	w0, [sp, #200]
  4059cc:	ldr	w0, [sp, #200]
  4059d0:	cmp	w0, #0x0
  4059d4:	b.eq	405c10 <tigetstr@plt+0x3d80>  // b.none
  4059d8:	add	x1, sp, #0x30
  4059dc:	add	x0, sp, #0x80
  4059e0:	mov	x3, #0x50                  	// #80
  4059e4:	mov	x2, x1
  4059e8:	mov	x1, x0
  4059ec:	ldr	w0, [sp, #200]
  4059f0:	bl	401de0 <regerror@plt>
  4059f4:	add	x0, sp, #0x30
  4059f8:	mov	x1, x0
  4059fc:	ldr	x0, [sp, #40]
  405a00:	bl	404220 <tigetstr@plt+0x2390>
  405a04:	b	405c10 <tigetstr@plt+0x3d80>
  405a08:	ldr	x0, [sp, #224]
  405a0c:	str	x0, [sp, #192]
  405a10:	ldr	x0, [sp, #232]
  405a14:	str	x0, [sp, #224]
  405a18:	ldr	x0, [sp, #40]
  405a1c:	ldr	x0, [x0, #120]
  405a20:	str	x0, [sp, #232]
  405a24:	ldr	x1, [sp, #24]
  405a28:	ldr	x0, [sp, #40]
  405a2c:	bl	40588c <tigetstr@plt+0x39fc>
  405a30:	ldr	w0, [sp, #220]
  405a34:	add	w0, w0, #0x1
  405a38:	str	w0, [sp, #220]
  405a3c:	ldr	x0, [sp, #40]
  405a40:	ldr	x1, [x0, #504]
  405a44:	add	x0, sp, #0x80
  405a48:	mov	w4, #0x0                   	// #0
  405a4c:	mov	x3, #0x0                   	// #0
  405a50:	mov	x2, #0x0                   	// #0
  405a54:	bl	401d60 <regexec@plt>
  405a58:	cmp	w0, #0x0
  405a5c:	b.ne	405c10 <tigetstr@plt+0x3d80>  // b.any
  405a60:	ldr	w0, [sp, #20]
  405a64:	sub	w0, w0, #0x1
  405a68:	str	w0, [sp, #20]
  405a6c:	ldr	w0, [sp, #20]
  405a70:	cmp	w0, #0x0
  405a74:	b.ne	405c10 <tigetstr@plt+0x3d80>  // b.any
  405a78:	ldr	w0, [sp, #220]
  405a7c:	cmp	w0, #0x3
  405a80:	b.gt	405aa8 <tigetstr@plt+0x3c18>
  405a84:	ldr	w0, [sp, #220]
  405a88:	cmp	w0, #0x1
  405a8c:	b.le	405afc <tigetstr@plt+0x3c6c>
  405a90:	ldr	x0, [sp, #40]
  405a94:	ldrb	w0, [x0, #1717]
  405a98:	and	w0, w0, #0xffffff80
  405a9c:	and	w0, w0, #0xff
  405aa0:	cmp	w0, #0x0
  405aa4:	b.eq	405afc <tigetstr@plt+0x3c6c>  // b.none
  405aa8:	mov	w0, #0xa                   	// #10
  405aac:	bl	401e00 <putchar@plt>
  405ab0:	ldr	x0, [sp, #40]
  405ab4:	ldrb	w0, [x0, #1716]
  405ab8:	and	w0, w0, #0x4
  405abc:	and	w0, w0, #0xff
  405ac0:	cmp	w0, #0x0
  405ac4:	b.eq	405ad4 <tigetstr@plt+0x3c44>  // b.none
  405ac8:	ldr	x0, [sp, #40]
  405acc:	ldr	x0, [x0, #536]
  405ad0:	bl	401a40 <putp@plt>
  405ad4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  405ad8:	add	x0, x0, #0x6c0
  405adc:	bl	401e30 <gettext@plt>
  405ae0:	mov	x2, x0
  405ae4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  405ae8:	add	x0, x0, #0x2a8
  405aec:	ldr	x0, [x0]
  405af0:	mov	x1, x0
  405af4:	mov	x0, x2
  405af8:	bl	4019e0 <fputs@plt>
  405afc:	ldr	x0, [sp, #40]
  405b00:	ldrb	w0, [x0, #1717]
  405b04:	and	w0, w0, #0xffffff80
  405b08:	and	w0, w0, #0xff
  405b0c:	cmp	w0, #0x0
  405b10:	b.ne	405ba4 <tigetstr@plt+0x3d14>  // b.any
  405b14:	ldr	x0, [sp, #40]
  405b18:	ldr	w1, [x0, #152]
  405b1c:	ldr	w3, [sp, #220]
  405b20:	ldr	w2, [sp, #220]
  405b24:	mov	w0, #0x3                   	// #3
  405b28:	cmp	w3, #0x3
  405b2c:	csel	w0, w2, w0, le
  405b30:	sub	w1, w1, w0
  405b34:	ldr	x0, [sp, #40]
  405b38:	str	w1, [x0, #152]
  405b3c:	ldr	x2, [sp, #192]
  405b40:	ldr	x1, [sp, #24]
  405b44:	ldr	x0, [sp, #40]
  405b48:	bl	402770 <tigetstr@plt+0x8e0>
  405b4c:	ldr	x0, [sp, #40]
  405b50:	ldrb	w0, [x0, #1717]
  405b54:	and	w0, w0, #0x40
  405b58:	and	w0, w0, #0xff
  405b5c:	cmp	w0, #0x0
  405b60:	b.eq	405c24 <tigetstr@plt+0x3d94>  // b.none
  405b64:	ldr	x0, [sp, #40]
  405b68:	ldrb	w0, [x0, #1716]
  405b6c:	and	w0, w0, #0x4
  405b70:	and	w0, w0, #0xff
  405b74:	cmp	w0, #0x0
  405b78:	b.eq	405b98 <tigetstr@plt+0x3d08>  // b.none
  405b7c:	ldr	x0, [sp, #40]
  405b80:	ldr	x0, [x0, #592]
  405b84:	bl	401a40 <putp@plt>
  405b88:	ldr	x0, [sp, #40]
  405b8c:	ldr	x0, [x0, #536]
  405b90:	bl	401a40 <putp@plt>
  405b94:	b	405c24 <tigetstr@plt+0x3d94>
  405b98:	ldr	x0, [sp, #40]
  405b9c:	bl	405830 <tigetstr@plt+0x39a0>
  405ba0:	b	405c24 <tigetstr@plt+0x3d94>
  405ba4:	ldr	x0, [sp, #40]
  405ba8:	bl	403940 <tigetstr@plt+0x1ab0>
  405bac:	ldr	x0, [sp, #40]
  405bb0:	ldrb	w0, [x0, #1717]
  405bb4:	and	w0, w0, #0x40
  405bb8:	and	w0, w0, #0xff
  405bbc:	cmp	w0, #0x0
  405bc0:	b.eq	405c00 <tigetstr@plt+0x3d70>  // b.none
  405bc4:	ldr	x0, [sp, #40]
  405bc8:	ldrb	w0, [x0, #1716]
  405bcc:	and	w0, w0, #0x4
  405bd0:	and	w0, w0, #0xff
  405bd4:	cmp	w0, #0x0
  405bd8:	b.eq	405bf8 <tigetstr@plt+0x3d68>  // b.none
  405bdc:	ldr	x0, [sp, #40]
  405be0:	ldr	x0, [x0, #592]
  405be4:	bl	401a40 <putp@plt>
  405be8:	ldr	x0, [sp, #40]
  405bec:	ldr	x0, [x0, #536]
  405bf0:	bl	401a40 <putp@plt>
  405bf4:	b	405c00 <tigetstr@plt+0x3d70>
  405bf8:	ldr	x0, [sp, #40]
  405bfc:	bl	405830 <tigetstr@plt+0x39a0>
  405c00:	ldr	x0, [sp, #40]
  405c04:	ldr	x0, [x0, #504]
  405c08:	bl	401c20 <puts@plt>
  405c0c:	b	405c24 <tigetstr@plt+0x3d94>
  405c10:	ldr	x0, [sp, #24]
  405c14:	bl	401c10 <feof@plt>
  405c18:	cmp	w0, #0x0
  405c1c:	b.eq	405a08 <tigetstr@plt+0x3b78>  // b.none
  405c20:	b	405c28 <tigetstr@plt+0x3d98>
  405c24:	nop
  405c28:	add	x0, sp, #0x80
  405c2c:	bl	401d70 <regfree@plt>
  405c30:	ldr	x0, [sp, #24]
  405c34:	bl	401c10 <feof@plt>
  405c38:	cmp	w0, #0x0
  405c3c:	b.eq	405cd8 <tigetstr@plt+0x3e48>  // b.none
  405c40:	ldr	x0, [sp, #40]
  405c44:	ldrb	w0, [x0, #1717]
  405c48:	and	w0, w0, #0xffffff80
  405c4c:	and	w0, w0, #0xff
  405c50:	cmp	w0, #0x0
  405c54:	b.ne	405c8c <tigetstr@plt+0x3dfc>  // b.any
  405c58:	ldr	x0, [sp, #40]
  405c5c:	ldr	w1, [sp, #204]
  405c60:	str	w1, [x0, #152]
  405c64:	ldr	x2, [sp, #208]
  405c68:	ldr	x1, [sp, #24]
  405c6c:	ldr	x0, [sp, #40]
  405c70:	bl	402770 <tigetstr@plt+0x8e0>
  405c74:	ldr	x0, [sp, #40]
  405c78:	ldr	x0, [x0, #664]
  405c7c:	bl	401c90 <free@plt>
  405c80:	ldr	x0, [sp, #40]
  405c84:	str	xzr, [x0, #664]
  405c88:	b	405cc0 <tigetstr@plt+0x3e30>
  405c8c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  405c90:	add	x0, x0, #0x6d0
  405c94:	bl	401e30 <gettext@plt>
  405c98:	mov	x2, x0
  405c9c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  405ca0:	add	x0, x0, #0x2a8
  405ca4:	ldr	x0, [x0]
  405ca8:	mov	x1, x0
  405cac:	mov	x0, x2
  405cb0:	bl	4019e0 <fputs@plt>
  405cb4:	mov	w0, #0x0                   	// #0
  405cb8:	bl	403d60 <tigetstr@plt+0x1ed0>
  405cbc:	nop
  405cc0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  405cc4:	add	x0, x0, #0x6e8
  405cc8:	bl	401e30 <gettext@plt>
  405ccc:	mov	x1, x0
  405cd0:	ldr	x0, [sp, #40]
  405cd4:	bl	404220 <tigetstr@plt+0x2390>
  405cd8:	nop
  405cdc:	ldp	x29, x30, [sp], #240
  405ce0:	ret
  405ce4:	stp	x29, x30, [sp, #-192]!
  405ce8:	mov	x29, sp
  405cec:	str	x0, [sp, #40]
  405cf0:	str	x1, [sp, #32]
  405cf4:	str	x2, [sp, #24]
  405cf8:	str	wzr, [sp, #184]
  405cfc:	str	wzr, [sp, #176]
  405d00:	ldr	x0, [sp, #40]
  405d04:	ldrb	w0, [x0, #1718]
  405d08:	and	w0, w0, #0x2
  405d0c:	and	w0, w0, #0xff
  405d10:	cmp	w0, #0x0
  405d14:	b.ne	405d28 <tigetstr@plt+0x3e98>  // b.any
  405d18:	ldr	x1, [sp, #32]
  405d1c:	ldr	x0, [sp, #40]
  405d20:	bl	403994 <tigetstr@plt+0x1b04>
  405d24:	b	405d38 <tigetstr@plt+0x3ea8>
  405d28:	ldr	x0, [sp, #40]
  405d2c:	ldrb	w1, [x0, #1718]
  405d30:	and	w1, w1, #0xfffffffd
  405d34:	strb	w1, [x0, #1718]
  405d38:	add	x0, sp, #0x8b
  405d3c:	mov	x1, x0
  405d40:	ldr	x0, [sp, #40]
  405d44:	bl	403ed0 <tigetstr@plt+0x2040>
  405d48:	str	w0, [sp, #188]
  405d4c:	strb	wzr, [sp, #183]
  405d50:	ldr	x0, [sp, #40]
  405d54:	ldrb	w1, [x0, #1718]
  405d58:	and	w1, w1, #0xfffffffb
  405d5c:	strb	w1, [x0, #1718]
  405d60:	ldrsb	w0, [sp, #139]
  405d64:	cmp	w0, #0x2e
  405d68:	b.ne	405dd0 <tigetstr@plt+0x3f40>  // b.any
  405d6c:	ldr	x0, [sp, #40]
  405d70:	ldrb	w0, [x0, #1718]
  405d74:	ubfx	x0, x0, #2, #1
  405d78:	and	w0, w0, #0xff
  405d7c:	add	w0, w0, #0x1
  405d80:	and	w0, w0, #0x1
  405d84:	and	w2, w0, #0xff
  405d88:	ldr	x1, [sp, #40]
  405d8c:	ldrb	w0, [x1, #1718]
  405d90:	bfi	w0, w2, #2, #1
  405d94:	strb	w0, [x1, #1718]
  405d98:	ldr	x0, [sp, #40]
  405d9c:	ldr	w0, [x0, #704]
  405da0:	sxtb	w0, w0
  405da4:	strb	w0, [sp, #139]
  405da8:	ldr	x0, [sp, #40]
  405dac:	ldr	w0, [x0, #708]
  405db0:	str	w0, [sp, #188]
  405db4:	ldr	x0, [sp, #40]
  405db8:	ldr	w0, [x0, #704]
  405dbc:	cmp	w0, #0x3a
  405dc0:	b.ne	405dd0 <tigetstr@plt+0x3f40>  // b.any
  405dc4:	ldr	x0, [sp, #40]
  405dc8:	ldr	w0, [x0, #712]
  405dcc:	strb	w0, [sp, #183]
  405dd0:	ldrsb	w0, [sp, #139]
  405dd4:	mov	w1, w0
  405dd8:	ldr	x0, [sp, #40]
  405ddc:	str	w1, [x0, #704]
  405de0:	ldr	x0, [sp, #40]
  405de4:	ldr	w1, [sp, #188]
  405de8:	str	w1, [x0, #708]
  405dec:	ldr	x0, [sp, #40]
  405df0:	ldrb	w1, [x0, #19]
  405df4:	ldrsb	w0, [sp, #139]
  405df8:	and	w0, w0, #0xff
  405dfc:	cmp	w1, w0
  405e00:	b.ne	405e1c <tigetstr@plt+0x3f8c>  // b.any
  405e04:	ldr	x0, [sp, #40]
  405e08:	bl	403940 <tigetstr@plt+0x1ab0>
  405e0c:	ldr	x1, [sp, #32]
  405e10:	ldr	x0, [sp, #40]
  405e14:	bl	403994 <tigetstr@plt+0x1b04>
  405e18:	b	4068f0 <tigetstr@plt+0x4a60>
  405e1c:	ldrsb	w0, [sp, #139]
  405e20:	sub	w0, w0, #0x2
  405e24:	cmp	w0, #0x78
  405e28:	b.hi	406804 <tigetstr@plt+0x4974>  // b.pmore
  405e2c:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  405e30:	add	x1, x1, #0xd38
  405e34:	ldr	w0, [x1, w0, uxtw #2]
  405e38:	adr	x1, 405e44 <tigetstr@plt+0x3fb4>
  405e3c:	add	x0, x1, w0, sxtw #2
  405e40:	br	x0
  405e44:	ldrsb	w0, [sp, #183]
  405e48:	ldr	w3, [sp, #188]
  405e4c:	mov	w2, w0
  405e50:	ldr	x1, [sp, #32]
  405e54:	ldr	x0, [sp, #40]
  405e58:	bl	405534 <tigetstr@plt+0x36a4>
  405e5c:	str	w0, [sp, #184]
  405e60:	ldr	w0, [sp, #184]
  405e64:	cmp	w0, #0x0
  405e68:	b.lt	4068e0 <tigetstr@plt+0x4a50>  // b.tstop
  405e6c:	ldr	w0, [sp, #176]
  405e70:	add	w0, w0, #0x1
  405e74:	str	w0, [sp, #176]
  405e78:	b	4068e0 <tigetstr@plt+0x4a50>
  405e7c:	ldr	x0, [sp, #40]
  405e80:	ldrb	w0, [x0, #1717]
  405e84:	and	w0, w0, #0xffffff80
  405e88:	and	w0, w0, #0xff
  405e8c:	cmp	w0, #0x0
  405e90:	b.eq	405eb4 <tigetstr@plt+0x4024>  // b.none
  405e94:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  405e98:	add	x0, x0, #0x2a0
  405e9c:	ldr	x0, [x0]
  405ea0:	mov	x1, x0
  405ea4:	mov	w0, #0x7                   	// #7
  405ea8:	bl	401a70 <fputc@plt>
  405eac:	mov	w0, #0xffffffff            	// #-1
  405eb0:	b	406924 <tigetstr@plt+0x4a94>
  405eb4:	ldr	w0, [sp, #188]
  405eb8:	cmp	w0, #0x0
  405ebc:	b.ne	405ecc <tigetstr@plt+0x403c>  // b.any
  405ec0:	ldr	w0, [sp, #188]
  405ec4:	add	w0, w0, #0x1
  405ec8:	str	w0, [sp, #188]
  405ecc:	mov	w0, #0xd                   	// #13
  405ed0:	bl	401e00 <putchar@plt>
  405ed4:	mov	w1, #0x0                   	// #0
  405ed8:	ldr	x0, [sp, #40]
  405edc:	bl	40346c <tigetstr@plt+0x15dc>
  405ee0:	mov	w0, #0xa                   	// #10
  405ee4:	bl	401e00 <putchar@plt>
  405ee8:	ldr	x0, [sp, #40]
  405eec:	ldrb	w0, [x0, #1716]
  405ef0:	and	w0, w0, #0x4
  405ef4:	and	w0, w0, #0xff
  405ef8:	cmp	w0, #0x0
  405efc:	b.eq	405f0c <tigetstr@plt+0x407c>  // b.none
  405f00:	ldr	x0, [sp, #40]
  405f04:	ldr	x0, [x0, #536]
  405f08:	bl	401a40 <putp@plt>
  405f0c:	ldrsw	x0, [sp, #188]
  405f10:	mov	x2, x0
  405f14:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  405f18:	add	x1, x0, #0x700
  405f1c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  405f20:	add	x0, x0, #0x718
  405f24:	bl	4019b0 <ngettext@plt>
  405f28:	ldr	w1, [sp, #188]
  405f2c:	bl	401db0 <printf@plt>
  405f30:	ldr	x0, [sp, #40]
  405f34:	ldrb	w0, [x0, #1716]
  405f38:	and	w0, w0, #0x4
  405f3c:	and	w0, w0, #0xff
  405f40:	cmp	w0, #0x0
  405f44:	b.eq	405f54 <tigetstr@plt+0x40c4>  // b.none
  405f48:	ldr	x0, [sp, #40]
  405f4c:	ldr	x0, [x0, #536]
  405f50:	bl	401a40 <putp@plt>
  405f54:	mov	w0, #0xa                   	// #10
  405f58:	bl	401e00 <putchar@plt>
  405f5c:	ldr	x0, [sp, #40]
  405f60:	ldr	w1, [x0, #152]
  405f64:	ldr	x0, [sp, #40]
  405f68:	ldr	w2, [x0, #140]
  405f6c:	ldr	w0, [sp, #188]
  405f70:	add	w0, w0, #0x1
  405f74:	mul	w0, w2, w0
  405f78:	sub	w0, w1, w0
  405f7c:	str	w0, [sp, #172]
  405f80:	ldr	x0, [sp, #40]
  405f84:	ldrb	w0, [x0, #1717]
  405f88:	and	w0, w0, #0x40
  405f8c:	and	w0, w0, #0xff
  405f90:	cmp	w0, #0x0
  405f94:	b.ne	405fa4 <tigetstr@plt+0x4114>  // b.any
  405f98:	ldr	w0, [sp, #172]
  405f9c:	sub	w0, w0, #0x1
  405fa0:	str	w0, [sp, #172]
  405fa4:	ldr	w0, [sp, #172]
  405fa8:	cmp	w0, #0x0
  405fac:	b.ge	405fb4 <tigetstr@plt+0x4124>  // b.tcont
  405fb0:	str	wzr, [sp, #172]
  405fb4:	mov	x2, #0x0                   	// #0
  405fb8:	ldr	x1, [sp, #24]
  405fbc:	ldr	x0, [sp, #40]
  405fc0:	bl	402770 <tigetstr@plt+0x8e0>
  405fc4:	ldr	x0, [sp, #40]
  405fc8:	str	wzr, [x0, #152]
  405fcc:	ldr	x2, [sp, #24]
  405fd0:	ldr	w1, [sp, #172]
  405fd4:	ldr	x0, [sp, #40]
  405fd8:	bl	4057b4 <tigetstr@plt+0x3924>
  405fdc:	ldr	x0, [sp, #40]
  405fe0:	ldrb	w0, [x0, #1717]
  405fe4:	and	w0, w0, #0x40
  405fe8:	and	w0, w0, #0xff
  405fec:	cmp	w0, #0x0
  405ff0:	b.ne	406008 <tigetstr@plt+0x4178>  // b.any
  405ff4:	ldr	x0, [sp, #40]
  405ff8:	ldr	w0, [x0, #140]
  405ffc:	add	w0, w0, #0x1
  406000:	str	w0, [sp, #184]
  406004:	b	406014 <tigetstr@plt+0x4184>
  406008:	ldr	x0, [sp, #40]
  40600c:	ldr	w0, [x0, #140]
  406010:	str	w0, [sp, #184]
  406014:	mov	w0, #0x1                   	// #1
  406018:	str	w0, [sp, #176]
  40601c:	b	4068e4 <tigetstr@plt+0x4a54>
  406020:	ldr	w0, [sp, #188]
  406024:	cmp	w0, #0x0
  406028:	b.ne	40603c <tigetstr@plt+0x41ac>  // b.any
  40602c:	ldr	x0, [sp, #40]
  406030:	ldr	w0, [x0, #140]
  406034:	str	w0, [sp, #188]
  406038:	b	406054 <tigetstr@plt+0x41c4>
  40603c:	ldrsb	w0, [sp, #139]
  406040:	cmp	w0, #0x7a
  406044:	b.ne	406054 <tigetstr@plt+0x41c4>  // b.any
  406048:	ldr	x0, [sp, #40]
  40604c:	ldr	w1, [sp, #188]
  406050:	str	w1, [x0, #140]
  406054:	ldr	w0, [sp, #188]
  406058:	str	w0, [sp, #184]
  40605c:	mov	w0, #0x1                   	// #1
  406060:	str	w0, [sp, #176]
  406064:	b	4068e4 <tigetstr@plt+0x4a54>
  406068:	ldr	w0, [sp, #188]
  40606c:	cmp	w0, #0x0
  406070:	b.eq	406080 <tigetstr@plt+0x41f0>  // b.none
  406074:	ldr	x0, [sp, #40]
  406078:	ldr	w1, [sp, #188]
  40607c:	str	w1, [x0, #144]
  406080:	ldr	x0, [sp, #40]
  406084:	ldr	w0, [x0, #144]
  406088:	str	w0, [sp, #184]
  40608c:	mov	w0, #0x1                   	// #1
  406090:	str	w0, [sp, #176]
  406094:	b	4068e4 <tigetstr@plt+0x4a54>
  406098:	mov	w0, #0x0                   	// #0
  40609c:	bl	403d60 <tigetstr@plt+0x1ed0>
  4060a0:	ldr	w0, [sp, #188]
  4060a4:	cmp	w0, #0x0
  4060a8:	b.ne	4060b8 <tigetstr@plt+0x4228>  // b.any
  4060ac:	ldr	w0, [sp, #188]
  4060b0:	add	w0, w0, #0x1
  4060b4:	str	w0, [sp, #188]
  4060b8:	ldrsb	w0, [sp, #139]
  4060bc:	cmp	w0, #0x66
  4060c0:	b.ne	4060d8 <tigetstr@plt+0x4248>  // b.any
  4060c4:	ldr	x0, [sp, #40]
  4060c8:	ldr	w0, [x0, #140]
  4060cc:	ldr	w1, [sp, #188]
  4060d0:	mul	w0, w1, w0
  4060d4:	str	w0, [sp, #188]
  4060d8:	mov	w0, #0xd                   	// #13
  4060dc:	bl	401e00 <putchar@plt>
  4060e0:	mov	w1, #0x0                   	// #0
  4060e4:	ldr	x0, [sp, #40]
  4060e8:	bl	40346c <tigetstr@plt+0x15dc>
  4060ec:	mov	w0, #0xa                   	// #10
  4060f0:	bl	401e00 <putchar@plt>
  4060f4:	ldr	x0, [sp, #40]
  4060f8:	ldrb	w0, [x0, #1716]
  4060fc:	and	w0, w0, #0x4
  406100:	and	w0, w0, #0xff
  406104:	cmp	w0, #0x0
  406108:	b.eq	406118 <tigetstr@plt+0x4288>  // b.none
  40610c:	ldr	x0, [sp, #40]
  406110:	ldr	x0, [x0, #536]
  406114:	bl	401a40 <putp@plt>
  406118:	ldrsw	x0, [sp, #188]
  40611c:	mov	x2, x0
  406120:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406124:	add	x1, x0, #0x728
  406128:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40612c:	add	x0, x0, #0x740
  406130:	bl	4019b0 <ngettext@plt>
  406134:	ldr	w1, [sp, #188]
  406138:	bl	401db0 <printf@plt>
  40613c:	ldr	x0, [sp, #40]
  406140:	ldrb	w0, [x0, #1716]
  406144:	and	w0, w0, #0x4
  406148:	and	w0, w0, #0xff
  40614c:	cmp	w0, #0x0
  406150:	b.eq	406160 <tigetstr@plt+0x42d0>  // b.none
  406154:	ldr	x0, [sp, #40]
  406158:	ldr	x0, [x0, #536]
  40615c:	bl	401a40 <putp@plt>
  406160:	mov	w0, #0xa                   	// #10
  406164:	bl	401e00 <putchar@plt>
  406168:	b	4061c8 <tigetstr@plt+0x4338>
  40616c:	ldr	w0, [sp, #140]
  406170:	cmn	w0, #0x1
  406174:	b.ne	40618c <tigetstr@plt+0x42fc>  // b.any
  406178:	str	wzr, [sp, #184]
  40617c:	ldr	w0, [sp, #176]
  406180:	add	w0, w0, #0x1
  406184:	str	w0, [sp, #176]
  406188:	b	406900 <tigetstr@plt+0x4a70>
  40618c:	ldr	x1, [sp, #24]
  406190:	ldr	x0, [sp, #40]
  406194:	bl	4027ac <tigetstr@plt+0x91c>
  406198:	str	w0, [sp, #140]
  40619c:	ldr	w0, [sp, #140]
  4061a0:	cmp	w0, #0xa
  4061a4:	b.ne	40616c <tigetstr@plt+0x42dc>  // b.any
  4061a8:	ldr	x0, [sp, #40]
  4061ac:	ldr	w0, [x0, #152]
  4061b0:	add	w1, w0, #0x1
  4061b4:	ldr	x0, [sp, #40]
  4061b8:	str	w1, [x0, #152]
  4061bc:	ldr	w0, [sp, #188]
  4061c0:	sub	w0, w0, #0x1
  4061c4:	str	w0, [sp, #188]
  4061c8:	ldr	w0, [sp, #188]
  4061cc:	cmp	w0, #0x0
  4061d0:	b.gt	40618c <tigetstr@plt+0x42fc>
  4061d4:	ldr	x0, [sp, #40]
  4061d8:	ldr	w0, [x0, #140]
  4061dc:	str	w0, [sp, #184]
  4061e0:	mov	w0, #0x1                   	// #1
  4061e4:	str	w0, [sp, #176]
  4061e8:	b	4068e4 <tigetstr@plt+0x4a54>
  4061ec:	ldr	w0, [sp, #188]
  4061f0:	cmp	w0, #0x0
  4061f4:	b.eq	406208 <tigetstr@plt+0x4378>  // b.none
  4061f8:	ldr	x0, [sp, #40]
  4061fc:	ldr	w1, [sp, #188]
  406200:	str	w1, [x0, #140]
  406204:	b	406210 <tigetstr@plt+0x4380>
  406208:	mov	w0, #0x1                   	// #1
  40620c:	str	w0, [sp, #188]
  406210:	ldr	w0, [sp, #188]
  406214:	str	w0, [sp, #184]
  406218:	mov	w0, #0x1                   	// #1
  40621c:	str	w0, [sp, #176]
  406220:	b	4068e4 <tigetstr@plt+0x4a54>
  406224:	ldr	x0, [sp, #40]
  406228:	ldrb	w0, [x0, #1717]
  40622c:	and	w0, w0, #0xffffff80
  406230:	and	w0, w0, #0xff
  406234:	cmp	w0, #0x0
  406238:	b.ne	406288 <tigetstr@plt+0x43f8>  // b.any
  40623c:	ldr	x0, [sp, #40]
  406240:	bl	405830 <tigetstr@plt+0x39a0>
  406244:	ldr	x0, [sp, #40]
  406248:	ldr	x0, [x0, #688]
  40624c:	mov	x2, x0
  406250:	ldr	x1, [sp, #24]
  406254:	ldr	x0, [sp, #40]
  406258:	bl	402770 <tigetstr@plt+0x8e0>
  40625c:	ldr	x0, [sp, #40]
  406260:	ldr	x0, [x0, #696]
  406264:	mov	w1, w0
  406268:	ldr	x0, [sp, #40]
  40626c:	str	w1, [x0, #152]
  406270:	ldr	x0, [sp, #40]
  406274:	ldr	w0, [x0, #140]
  406278:	str	w0, [sp, #184]
  40627c:	mov	w0, #0x1                   	// #1
  406280:	str	w0, [sp, #176]
  406284:	b	4068e4 <tigetstr@plt+0x4a54>
  406288:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  40628c:	add	x0, x0, #0x2a0
  406290:	ldr	x0, [x0]
  406294:	mov	x1, x0
  406298:	mov	w0, #0x7                   	// #7
  40629c:	bl	401a70 <fputc@plt>
  4062a0:	b	4068e4 <tigetstr@plt+0x4a54>
  4062a4:	ldr	x0, [sp, #40]
  4062a8:	ldrb	w0, [x0, #1717]
  4062ac:	and	w0, w0, #0xffffff80
  4062b0:	and	w0, w0, #0xff
  4062b4:	cmp	w0, #0x0
  4062b8:	b.ne	406330 <tigetstr@plt+0x44a0>  // b.any
  4062bc:	ldr	x0, [sp, #40]
  4062c0:	bl	403940 <tigetstr@plt+0x1ab0>
  4062c4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4062c8:	add	x0, x0, #0x758
  4062cc:	bl	401e30 <gettext@plt>
  4062d0:	mov	x2, x0
  4062d4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4062d8:	add	x0, x0, #0x2a8
  4062dc:	ldr	x0, [x0]
  4062e0:	mov	x1, x0
  4062e4:	mov	x0, x2
  4062e8:	bl	4019e0 <fputs@plt>
  4062ec:	ldr	x0, [sp, #40]
  4062f0:	ldr	x0, [x0, #672]
  4062f4:	mov	x2, x0
  4062f8:	ldr	x1, [sp, #24]
  4062fc:	ldr	x0, [sp, #40]
  406300:	bl	402770 <tigetstr@plt+0x8e0>
  406304:	ldr	x0, [sp, #40]
  406308:	ldr	x0, [x0, #680]
  40630c:	mov	w1, w0
  406310:	ldr	x0, [sp, #40]
  406314:	str	w1, [x0, #152]
  406318:	ldr	x0, [sp, #40]
  40631c:	ldr	w0, [x0, #140]
  406320:	str	w0, [sp, #184]
  406324:	mov	w0, #0x1                   	// #1
  406328:	str	w0, [sp, #176]
  40632c:	b	4068e4 <tigetstr@plt+0x4a54>
  406330:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406334:	add	x0, x0, #0x2a0
  406338:	ldr	x0, [x0]
  40633c:	mov	x1, x0
  406340:	mov	w0, #0x7                   	// #7
  406344:	bl	401a70 <fputc@plt>
  406348:	b	4068e4 <tigetstr@plt+0x4a54>
  40634c:	ldr	x0, [sp, #40]
  406350:	bl	403940 <tigetstr@plt+0x1ab0>
  406354:	ldr	x0, [sp, #40]
  406358:	ldr	w0, [x0, #152]
  40635c:	mov	w1, w0
  406360:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406364:	add	x0, x0, #0x768
  406368:	bl	401db0 <printf@plt>
  40636c:	mov	w1, w0
  406370:	ldr	x0, [sp, #40]
  406374:	str	w1, [x0, #148]
  406378:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  40637c:	add	x0, x0, #0x2a8
  406380:	ldr	x0, [x0]
  406384:	bl	401d00 <fflush@plt>
  406388:	b	4068e4 <tigetstr@plt+0x4a54>
  40638c:	ldr	x0, [sp, #40]
  406390:	ldr	x0, [x0, #664]
  406394:	cmp	x0, #0x0
  406398:	b.ne	4063b8 <tigetstr@plt+0x4528>  // b.any
  40639c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4063a0:	add	x0, x0, #0x770
  4063a4:	bl	401e30 <gettext@plt>
  4063a8:	mov	x1, x0
  4063ac:	ldr	x0, [sp, #40]
  4063b0:	bl	404220 <tigetstr@plt+0x2390>
  4063b4:	b	4068e4 <tigetstr@plt+0x4a54>
  4063b8:	ldr	x0, [sp, #40]
  4063bc:	ldrb	w0, [x0, #1718]
  4063c0:	ubfx	x0, x0, #2, #1
  4063c4:	and	w0, w0, #0xff
  4063c8:	add	w0, w0, #0x1
  4063cc:	and	w0, w0, #0x1
  4063d0:	and	w2, w0, #0xff
  4063d4:	ldr	x1, [sp, #40]
  4063d8:	ldrb	w0, [x1, #1718]
  4063dc:	bfi	w0, w2, #2, #1
  4063e0:	strb	w0, [x1, #1718]
  4063e4:	ldr	w0, [sp, #188]
  4063e8:	cmp	w0, #0x0
  4063ec:	b.ne	4063fc <tigetstr@plt+0x456c>  // b.any
  4063f0:	ldr	w0, [sp, #188]
  4063f4:	add	w0, w0, #0x1
  4063f8:	str	w0, [sp, #188]
  4063fc:	ldr	x0, [sp, #40]
  406400:	bl	403940 <tigetstr@plt+0x1ab0>
  406404:	mov	w0, #0x2f                  	// #47
  406408:	bl	401e00 <putchar@plt>
  40640c:	ldr	x0, [sp, #40]
  406410:	mov	w1, #0x1                   	// #1
  406414:	str	w1, [x0, #148]
  406418:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  40641c:	add	x0, x0, #0x2a8
  406420:	ldr	x0, [x0]
  406424:	bl	401d00 <fflush@plt>
  406428:	ldr	x0, [sp, #40]
  40642c:	ldrb	w0, [x0, #1718]
  406430:	and	w0, w0, #0x4
  406434:	and	w0, w0, #0xff
  406438:	cmp	w0, #0x0
  40643c:	b.eq	406478 <tigetstr@plt+0x45e8>  // b.none
  406440:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406444:	add	x0, x0, #0x2a0
  406448:	ldr	x0, [x0]
  40644c:	mov	x1, x0
  406450:	mov	w0, #0xd                   	// #13
  406454:	bl	401a70 <fputc@plt>
  406458:	ldr	x0, [sp, #40]
  40645c:	ldr	x0, [x0, #664]
  406460:	ldr	w3, [sp, #188]
  406464:	ldr	x2, [sp, #24]
  406468:	mov	x1, x0
  40646c:	ldr	x0, [sp, #40]
  406470:	bl	405950 <tigetstr@plt+0x3ac0>
  406474:	b	4064e0 <tigetstr@plt+0x4650>
  406478:	add	x0, sp, #0x38
  40647c:	mov	w3, #0x2f                  	// #47
  406480:	mov	w2, #0x4e                  	// #78
  406484:	mov	x1, x0
  406488:	ldr	x0, [sp, #40]
  40648c:	bl	4043b0 <tigetstr@plt+0x2520>
  406490:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406494:	add	x0, x0, #0x2a0
  406498:	ldr	x0, [x0]
  40649c:	mov	x1, x0
  4064a0:	mov	w0, #0xd                   	// #13
  4064a4:	bl	401a70 <fputc@plt>
  4064a8:	ldr	x0, [sp, #40]
  4064ac:	ldr	x0, [x0, #664]
  4064b0:	bl	401c90 <free@plt>
  4064b4:	add	x0, sp, #0x38
  4064b8:	bl	40215c <tigetstr@plt+0x2cc>
  4064bc:	mov	x1, x0
  4064c0:	ldr	x0, [sp, #40]
  4064c4:	str	x1, [x0, #664]
  4064c8:	add	x0, sp, #0x38
  4064cc:	ldr	w3, [sp, #188]
  4064d0:	ldr	x2, [sp, #24]
  4064d4:	mov	x1, x0
  4064d8:	ldr	x0, [sp, #40]
  4064dc:	bl	405950 <tigetstr@plt+0x3ac0>
  4064e0:	ldr	x0, [sp, #40]
  4064e4:	ldr	w0, [x0, #140]
  4064e8:	sub	w0, w0, #0x1
  4064ec:	str	w0, [sp, #184]
  4064f0:	mov	w0, #0x1                   	// #1
  4064f4:	str	w0, [sp, #176]
  4064f8:	b	4068e4 <tigetstr@plt+0x4a54>
  4064fc:	ldr	x1, [sp, #32]
  406500:	ldr	x0, [sp, #40]
  406504:	bl	405348 <tigetstr@plt+0x34b8>
  406508:	b	4068e4 <tigetstr@plt+0x4a54>
  40650c:	ldr	x0, [sp, #40]
  406510:	ldrb	w0, [x0, #1717]
  406514:	and	w0, w0, #0x40
  406518:	and	w0, w0, #0xff
  40651c:	cmp	w0, #0x0
  406520:	b.eq	40652c <tigetstr@plt+0x469c>  // b.none
  406524:	ldr	x0, [sp, #40]
  406528:	bl	405830 <tigetstr@plt+0x39a0>
  40652c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406530:	add	x0, x0, #0x790
  406534:	bl	401e30 <gettext@plt>
  406538:	mov	x2, x0
  40653c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406540:	add	x0, x0, #0x2a8
  406544:	ldr	x0, [x0]
  406548:	mov	x1, x0
  40654c:	mov	x0, x2
  406550:	bl	4019e0 <fputs@plt>
  406554:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406558:	add	x0, x0, #0x818
  40655c:	bl	401c20 <puts@plt>
  406560:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406564:	add	x0, x0, #0x868
  406568:	bl	401e30 <gettext@plt>
  40656c:	mov	x2, x0
  406570:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406574:	add	x0, x0, #0x2a8
  406578:	ldr	x0, [x0]
  40657c:	mov	x1, x0
  406580:	mov	x0, x2
  406584:	bl	4019e0 <fputs@plt>
  406588:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40658c:	add	x0, x0, #0x818
  406590:	bl	401c20 <puts@plt>
  406594:	ldr	x1, [sp, #32]
  406598:	ldr	x0, [sp, #40]
  40659c:	bl	403994 <tigetstr@plt+0x1b04>
  4065a0:	b	4068e4 <tigetstr@plt+0x4a54>
  4065a4:	ldr	x0, [sp, #40]
  4065a8:	ldrb	w0, [x0, #1717]
  4065ac:	and	w0, w0, #0xffffff80
  4065b0:	and	w0, w0, #0xff
  4065b4:	cmp	w0, #0x0
  4065b8:	b.ne	406804 <tigetstr@plt+0x4974>  // b.any
  4065bc:	ldr	x0, [sp, #40]
  4065c0:	ldr	w1, [x0, #152]
  4065c4:	ldr	x0, [sp, #40]
  4065c8:	ldr	w0, [x0, #140]
  4065cc:	sub	w0, w1, w0
  4065d0:	cmp	w0, #0x0
  4065d4:	b.le	406604 <tigetstr@plt+0x4774>
  4065d8:	ldr	x0, [sp, #40]
  4065dc:	ldr	w1, [x0, #152]
  4065e0:	ldr	x0, [sp, #40]
  4065e4:	ldr	w0, [x0, #140]
  4065e8:	add	w0, w0, #0x1
  4065ec:	lsr	w2, w0, #31
  4065f0:	add	w0, w2, w0
  4065f4:	asr	w0, w0, #1
  4065f8:	neg	w0, w0
  4065fc:	add	w0, w1, w0
  406600:	b	406608 <tigetstr@plt+0x4778>
  406604:	mov	w0, #0x1                   	// #1
  406608:	str	w0, [sp, #144]
  40660c:	str	wzr, [sp, #148]
  406610:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406614:	add	x0, x0, #0xcd8
  406618:	bl	401df0 <getenv@plt>
  40661c:	str	x0, [sp, #160]
  406620:	ldr	x0, [sp, #160]
  406624:	cmp	x0, #0x0
  406628:	b.eq	40663c <tigetstr@plt+0x47ac>  // b.none
  40662c:	ldr	x0, [sp, #160]
  406630:	ldrsb	w0, [x0]
  406634:	cmp	w0, #0x0
  406638:	b.ne	40664c <tigetstr@plt+0x47bc>  // b.any
  40663c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406640:	add	x0, x0, #0xce0
  406644:	bl	401df0 <getenv@plt>
  406648:	str	x0, [sp, #160]
  40664c:	ldr	x0, [sp, #160]
  406650:	cmp	x0, #0x0
  406654:	b.eq	406668 <tigetstr@plt+0x47d8>  // b.none
  406658:	ldr	x0, [sp, #160]
  40665c:	ldrsb	w0, [x0]
  406660:	cmp	w0, #0x0
  406664:	b.ne	406674 <tigetstr@plt+0x47e4>  // b.any
  406668:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40666c:	add	x0, x0, #0xce8
  406670:	str	x0, [sp, #160]
  406674:	mov	w1, #0x2f                  	// #47
  406678:	ldr	x0, [sp, #160]
  40667c:	bl	401bd0 <strrchr@plt>
  406680:	str	x0, [sp, #152]
  406684:	ldr	x0, [sp, #152]
  406688:	cmp	x0, #0x0
  40668c:	b.eq	4066a0 <tigetstr@plt+0x4810>  // b.none
  406690:	ldr	x0, [sp, #152]
  406694:	add	x0, x0, #0x1
  406698:	str	x0, [sp, #152]
  40669c:	b	4066a8 <tigetstr@plt+0x4818>
  4066a0:	ldr	x0, [sp, #160]
  4066a4:	str	x0, [sp, #152]
  4066a8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4066ac:	add	x1, x0, #0xce8
  4066b0:	ldr	x0, [sp, #152]
  4066b4:	bl	401c50 <strcmp@plt>
  4066b8:	cmp	w0, #0x0
  4066bc:	b.eq	4066d8 <tigetstr@plt+0x4848>  // b.none
  4066c0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4066c4:	add	x1, x0, #0xcf0
  4066c8:	ldr	x0, [sp, #152]
  4066cc:	bl	401c50 <strcmp@plt>
  4066d0:	cmp	w0, #0x0
  4066d4:	b.ne	4066fc <tigetstr@plt+0x486c>  // b.any
  4066d8:	add	x3, sp, #0x38
  4066dc:	ldr	w2, [sp, #144]
  4066e0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4066e4:	add	x1, x0, #0xcf8
  4066e8:	mov	x0, x3
  4066ec:	bl	401a50 <sprintf@plt>
  4066f0:	mov	w0, #0x1                   	// #1
  4066f4:	str	w0, [sp, #148]
  4066f8:	b	406714 <tigetstr@plt+0x4884>
  4066fc:	add	x3, sp, #0x38
  406700:	ldr	w2, [sp, #144]
  406704:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406708:	add	x1, x0, #0xd00
  40670c:	mov	x0, x3
  406710:	bl	401a50 <sprintf@plt>
  406714:	ldr	x0, [sp, #40]
  406718:	bl	403940 <tigetstr@plt+0x1ab0>
  40671c:	ldr	x0, [sp, #40]
  406720:	ldr	x1, [x0, #160]
  406724:	ldr	x0, [sp, #40]
  406728:	ldr	w0, [x0, #136]
  40672c:	sxtw	x0, w0
  406730:	lsl	x0, x0, #3
  406734:	add	x0, x1, x0
  406738:	ldr	x1, [x0]
  40673c:	add	x0, sp, #0x38
  406740:	mov	x3, x1
  406744:	mov	x2, x0
  406748:	ldr	x1, [sp, #160]
  40674c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406750:	add	x0, x0, #0xd08
  406754:	bl	401db0 <printf@plt>
  406758:	ldr	w0, [sp, #148]
  40675c:	cmp	w0, #0x0
  406760:	b.eq	4067bc <tigetstr@plt+0x492c>  // b.none
  406764:	strb	wzr, [sp, #58]
  406768:	add	x0, sp, #0x38
  40676c:	add	x0, x0, #0x3
  406770:	ldr	x1, [sp, #40]
  406774:	ldr	x2, [x1, #160]
  406778:	ldr	x1, [sp, #40]
  40677c:	ldr	w1, [x1, #136]
  406780:	sxtw	x1, w1
  406784:	lsl	x1, x1, #3
  406788:	add	x1, x2, x1
  40678c:	ldr	x2, [x1]
  406790:	add	x1, sp, #0x38
  406794:	mov	x7, #0x0                   	// #0
  406798:	mov	x6, x2
  40679c:	mov	x5, x0
  4067a0:	mov	x4, x1
  4067a4:	ldr	x3, [sp, #160]
  4067a8:	ldr	x2, [sp, #160]
  4067ac:	ldr	x1, [sp, #32]
  4067b0:	ldr	x0, [sp, #40]
  4067b4:	bl	404ecc <tigetstr@plt+0x303c>
  4067b8:	b	4068e4 <tigetstr@plt+0x4a54>
  4067bc:	ldr	x0, [sp, #40]
  4067c0:	ldr	x1, [x0, #160]
  4067c4:	ldr	x0, [sp, #40]
  4067c8:	ldr	w0, [x0, #136]
  4067cc:	sxtw	x0, w0
  4067d0:	lsl	x0, x0, #3
  4067d4:	add	x0, x1, x0
  4067d8:	ldr	x1, [x0]
  4067dc:	add	x0, sp, #0x38
  4067e0:	mov	x6, #0x0                   	// #0
  4067e4:	mov	x5, x1
  4067e8:	mov	x4, x0
  4067ec:	ldr	x3, [sp, #160]
  4067f0:	ldr	x2, [sp, #160]
  4067f4:	ldr	x1, [sp, #32]
  4067f8:	ldr	x0, [sp, #40]
  4067fc:	bl	404ecc <tigetstr@plt+0x303c>
  406800:	b	4068e4 <tigetstr@plt+0x4a54>
  406804:	ldr	x0, [sp, #40]
  406808:	ldrb	w0, [x0, #1718]
  40680c:	and	w0, w0, #0xffffff80
  406810:	and	w0, w0, #0xff
  406814:	cmp	w0, #0x0
  406818:	b.eq	4068c4 <tigetstr@plt+0x4a34>  // b.none
  40681c:	ldr	x0, [sp, #40]
  406820:	bl	403940 <tigetstr@plt+0x1ab0>
  406824:	ldr	x0, [sp, #40]
  406828:	ldr	x0, [x0, #544]
  40682c:	cmp	x0, #0x0
  406830:	b.eq	406894 <tigetstr@plt+0x4a04>  // b.none
  406834:	ldr	x0, [sp, #40]
  406838:	ldr	x0, [x0, #552]
  40683c:	cmp	x0, #0x0
  406840:	b.eq	406894 <tigetstr@plt+0x4a04>  // b.none
  406844:	ldr	x0, [sp, #40]
  406848:	ldr	x0, [x0, #544]
  40684c:	bl	401a40 <putp@plt>
  406850:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406854:	add	x0, x0, #0xd18
  406858:	bl	401e30 <gettext@plt>
  40685c:	bl	401db0 <printf@plt>
  406860:	mov	w1, w0
  406864:	ldr	x0, [sp, #40]
  406868:	ldrb	w0, [x0, #1718]
  40686c:	ubfx	x0, x0, #5, #1
  406870:	and	w0, w0, #0xff
  406874:	lsl	w0, w0, #1
  406878:	add	w1, w1, w0
  40687c:	ldr	x0, [sp, #40]
  406880:	str	w1, [x0, #148]
  406884:	ldr	x0, [sp, #40]
  406888:	ldr	x0, [x0, #552]
  40688c:	bl	401a40 <putp@plt>
  406890:	b	4068b0 <tigetstr@plt+0x4a20>
  406894:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406898:	add	x0, x0, #0xd18
  40689c:	bl	401e30 <gettext@plt>
  4068a0:	bl	401db0 <printf@plt>
  4068a4:	mov	w1, w0
  4068a8:	ldr	x0, [sp, #40]
  4068ac:	str	w1, [x0, #148]
  4068b0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4068b4:	add	x0, x0, #0x2a8
  4068b8:	ldr	x0, [x0]
  4068bc:	bl	401d00 <fflush@plt>
  4068c0:	b	4068e4 <tigetstr@plt+0x4a54>
  4068c4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4068c8:	add	x0, x0, #0x2a0
  4068cc:	ldr	x0, [x0]
  4068d0:	mov	x1, x0
  4068d4:	mov	w0, #0x7                   	// #7
  4068d8:	bl	401a70 <fputc@plt>
  4068dc:	b	4068e4 <tigetstr@plt+0x4a54>
  4068e0:	nop
  4068e4:	ldr	w0, [sp, #176]
  4068e8:	cmp	w0, #0x0
  4068ec:	b.ne	4068f4 <tigetstr@plt+0x4a64>  // b.any
  4068f0:	b	405d38 <tigetstr@plt+0x3ea8>
  4068f4:	nop
  4068f8:	mov	w0, #0xd                   	// #13
  4068fc:	bl	401e00 <putchar@plt>
  406900:	ldr	x0, [sp, #40]
  406904:	ldrb	w1, [x0, #1719]
  406908:	and	w1, w1, #0xfffffffb
  40690c:	strb	w1, [x0, #1719]
  406910:	ldr	x0, [sp, #40]
  406914:	ldrb	w1, [x0, #1717]
  406918:	orr	w1, w1, #0x20
  40691c:	strb	w1, [x0, #1717]
  406920:	ldr	w0, [sp, #184]
  406924:	ldp	x29, x30, [sp], #192
  406928:	ret
  40692c:	stp	x29, x30, [sp, #-64]!
  406930:	mov	x29, sp
  406934:	str	x0, [sp, #40]
  406938:	str	x1, [sp, #32]
  40693c:	str	w2, [sp, #28]
  406940:	b	406aec <tigetstr@plt+0x4c5c>
  406944:	add	x0, sp, #0x34
  406948:	mov	x2, x0
  40694c:	ldr	x1, [sp, #32]
  406950:	ldr	x0, [sp, #40]
  406954:	bl	402b4c <tigetstr@plt+0xcbc>
  406958:	str	w0, [sp, #60]
  40695c:	ldr	w0, [sp, #60]
  406960:	cmn	w0, #0x1
  406964:	b.ne	406990 <tigetstr@plt+0x4b00>  // b.any
  406968:	ldr	x0, [sp, #40]
  40696c:	ldrb	w0, [x0, #1716]
  406970:	and	w0, w0, #0x4
  406974:	and	w0, w0, #0xff
  406978:	cmp	w0, #0x0
  40697c:	b.eq	406cec <tigetstr@plt+0x4e5c>  // b.none
  406980:	ldr	x0, [sp, #40]
  406984:	ldr	x0, [x0, #648]
  406988:	bl	401a40 <putp@plt>
  40698c:	b	406cec <tigetstr@plt+0x4e5c>
  406990:	ldr	x0, [sp, #40]
  406994:	ldrb	w0, [x0, #1718]
  406998:	and	w0, w0, #0x8
  40699c:	and	w0, w0, #0xff
  4069a0:	cmp	w0, #0x0
  4069a4:	b.eq	4069cc <tigetstr@plt+0x4b3c>  // b.none
  4069a8:	ldr	w0, [sp, #52]
  4069ac:	cmp	w0, #0x0
  4069b0:	b.ne	4069cc <tigetstr@plt+0x4b3c>  // b.any
  4069b4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4069b8:	add	x0, x0, #0x298
  4069bc:	ldr	w0, [x0]
  4069c0:	cmp	w0, #0x0
  4069c4:	b.ne	4069cc <tigetstr@plt+0x4b3c>  // b.any
  4069c8:	b	406aec <tigetstr@plt+0x4c5c>
  4069cc:	ldr	w1, [sp, #52]
  4069d0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4069d4:	add	x0, x0, #0x298
  4069d8:	str	w1, [x0]
  4069dc:	ldr	x0, [sp, #40]
  4069e0:	ldrb	w0, [x0, #1716]
  4069e4:	and	w0, w0, #0x1
  4069e8:	and	w0, w0, #0xff
  4069ec:	cmp	w0, #0x0
  4069f0:	b.ne	406a28 <tigetstr@plt+0x4b98>  // b.any
  4069f4:	ldr	x0, [sp, #40]
  4069f8:	ldr	x0, [x0, #544]
  4069fc:	cmp	x0, #0x0
  406a00:	b.eq	406a34 <tigetstr@plt+0x4ba4>  // b.none
  406a04:	ldr	x0, [sp, #40]
  406a08:	ldr	x0, [x0, #544]
  406a0c:	ldrsb	w0, [x0]
  406a10:	cmp	w0, #0x20
  406a14:	b.ne	406a34 <tigetstr@plt+0x4ba4>  // b.any
  406a18:	ldr	x0, [sp, #40]
  406a1c:	ldr	w0, [x0, #148]
  406a20:	cmp	w0, #0x0
  406a24:	b.le	406a34 <tigetstr@plt+0x4ba4>
  406a28:	mov	w1, #0x0                   	// #0
  406a2c:	ldr	x0, [sp, #40]
  406a30:	bl	40346c <tigetstr@plt+0x15dc>
  406a34:	ldr	x0, [sp, #40]
  406a38:	ldrb	w0, [x0, #1716]
  406a3c:	and	w0, w0, #0x4
  406a40:	and	w0, w0, #0xff
  406a44:	cmp	w0, #0x0
  406a48:	b.eq	406a58 <tigetstr@plt+0x4bc8>  // b.none
  406a4c:	ldr	x0, [sp, #40]
  406a50:	ldr	x0, [x0, #536]
  406a54:	bl	401a40 <putp@plt>
  406a58:	ldr	x0, [sp, #40]
  406a5c:	ldr	x0, [x0, #504]
  406a60:	ldr	w1, [sp, #52]
  406a64:	mov	w2, w1
  406a68:	mov	x1, x0
  406a6c:	ldr	x0, [sp, #40]
  406a70:	bl	403614 <tigetstr@plt+0x1784>
  406a74:	ldr	x0, [sp, #40]
  406a78:	ldr	w0, [x0, #148]
  406a7c:	ldr	w1, [sp, #60]
  406a80:	cmp	w1, w0
  406a84:	b.ge	406a98 <tigetstr@plt+0x4c08>  // b.tcont
  406a88:	ldr	w1, [sp, #60]
  406a8c:	ldr	x0, [sp, #40]
  406a90:	bl	40346c <tigetstr@plt+0x15dc>
  406a94:	b	406aa0 <tigetstr@plt+0x4c10>
  406a98:	ldr	x0, [sp, #40]
  406a9c:	str	wzr, [x0, #148]
  406aa0:	ldr	x0, [sp, #40]
  406aa4:	ldr	w0, [x0, #656]
  406aa8:	ldr	w1, [sp, #60]
  406aac:	cmp	w1, w0
  406ab0:	b.lt	406acc <tigetstr@plt+0x4c3c>  // b.tstop
  406ab4:	ldr	x0, [sp, #40]
  406ab8:	ldrb	w0, [x0, #1717]
  406abc:	and	w0, w0, #0x2
  406ac0:	and	w0, w0, #0xff
  406ac4:	cmp	w0, #0x0
  406ac8:	b.ne	406ae0 <tigetstr@plt+0x4c50>  // b.any
  406acc:	mov	w2, #0x1                   	// #1
  406ad0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406ad4:	add	x1, x0, #0xf20
  406ad8:	ldr	x0, [sp, #40]
  406adc:	bl	403614 <tigetstr@plt+0x1784>
  406ae0:	ldr	w0, [sp, #28]
  406ae4:	sub	w0, w0, #0x1
  406ae8:	str	w0, [sp, #28]
  406aec:	ldr	w0, [sp, #28]
  406af0:	cmp	w0, #0x0
  406af4:	b.le	406b10 <tigetstr@plt+0x4c80>
  406af8:	ldr	x0, [sp, #40]
  406afc:	ldrb	w0, [x0, #1717]
  406b00:	and	w0, w0, #0x10
  406b04:	and	w0, w0, #0xff
  406b08:	cmp	w0, #0x0
  406b0c:	b.eq	406944 <tigetstr@plt+0x4ab4>  // b.none
  406b10:	ldr	x0, [sp, #40]
  406b14:	ldrb	w0, [x0, #1719]
  406b18:	and	w0, w0, #0x2
  406b1c:	and	w0, w0, #0xff
  406b20:	cmp	w0, #0x0
  406b24:	b.eq	406b44 <tigetstr@plt+0x4cb4>  // b.none
  406b28:	ldr	x0, [sp, #40]
  406b2c:	ldr	x0, [x0, #568]
  406b30:	bl	401a40 <putp@plt>
  406b34:	ldr	x0, [sp, #40]
  406b38:	ldrb	w1, [x0, #1719]
  406b3c:	and	w1, w1, #0xfffffffd
  406b40:	strb	w1, [x0, #1719]
  406b44:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406b48:	add	x0, x0, #0x2a8
  406b4c:	ldr	x0, [x0]
  406b50:	bl	401d00 <fflush@plt>
  406b54:	ldr	x1, [sp, #32]
  406b58:	ldr	x0, [sp, #40]
  406b5c:	bl	4027ac <tigetstr@plt+0x91c>
  406b60:	str	w0, [sp, #56]
  406b64:	ldr	w0, [sp, #56]
  406b68:	cmn	w0, #0x1
  406b6c:	b.ne	406b98 <tigetstr@plt+0x4d08>  // b.any
  406b70:	ldr	x0, [sp, #40]
  406b74:	ldrb	w0, [x0, #1716]
  406b78:	and	w0, w0, #0x4
  406b7c:	and	w0, w0, #0xff
  406b80:	cmp	w0, #0x0
  406b84:	b.eq	406cf4 <tigetstr@plt+0x4e64>  // b.none
  406b88:	ldr	x0, [sp, #40]
  406b8c:	ldr	x0, [x0, #648]
  406b90:	bl	401a40 <putp@plt>
  406b94:	b	406cf4 <tigetstr@plt+0x4e64>
  406b98:	ldr	x0, [sp, #40]
  406b9c:	ldrb	w0, [x0, #1717]
  406ba0:	and	w0, w0, #0x10
  406ba4:	and	w0, w0, #0xff
  406ba8:	cmp	w0, #0x0
  406bac:	b.eq	406bd4 <tigetstr@plt+0x4d44>  // b.none
  406bb0:	ldr	x0, [sp, #40]
  406bb4:	ldrb	w0, [x0, #1716]
  406bb8:	and	w0, w0, #0x4
  406bbc:	and	w0, w0, #0xff
  406bc0:	cmp	w0, #0x0
  406bc4:	b.eq	406bd4 <tigetstr@plt+0x4d44>  // b.none
  406bc8:	ldr	x0, [sp, #40]
  406bcc:	ldr	x0, [x0, #648]
  406bd0:	bl	401a40 <putp@plt>
  406bd4:	ldr	x2, [sp, #32]
  406bd8:	ldr	w1, [sp, #56]
  406bdc:	ldr	x0, [sp, #40]
  406be0:	bl	4027e0 <tigetstr@plt+0x950>
  406be4:	ldr	x0, [sp, #40]
  406be8:	add	x0, x0, #0xc0
  406bec:	mov	w1, #0x1                   	// #1
  406bf0:	bl	401a30 <__sigsetjmp@plt>
  406bf4:	ldr	x0, [sp, #40]
  406bf8:	ldrb	w1, [x0, #1717]
  406bfc:	and	w1, w1, #0xffffffef
  406c00:	strb	w1, [x0, #1717]
  406c04:	ldr	x0, [sp, #40]
  406c08:	ldrb	w1, [x0, #1718]
  406c0c:	and	w1, w1, #0xffffffef
  406c10:	strb	w1, [x0, #1718]
  406c14:	ldr	x2, [sp, #32]
  406c18:	mov	x1, #0x0                   	// #0
  406c1c:	ldr	x0, [sp, #40]
  406c20:	bl	405ce4 <tigetstr@plt+0x3e54>
  406c24:	str	w0, [sp, #28]
  406c28:	ldr	w0, [sp, #28]
  406c2c:	cmp	w0, #0x0
  406c30:	b.eq	406cfc <tigetstr@plt+0x4e6c>  // b.none
  406c34:	ldr	x0, [sp, #40]
  406c38:	ldrb	w0, [x0, #1717]
  406c3c:	and	w0, w0, #0x8
  406c40:	and	w0, w0, #0xff
  406c44:	cmp	w0, #0x0
  406c48:	b.eq	406c68 <tigetstr@plt+0x4dd8>  // b.none
  406c4c:	ldr	x0, [sp, #40]
  406c50:	ldr	w0, [x0, #148]
  406c54:	cmp	w0, #0x0
  406c58:	b.le	406c68 <tigetstr@plt+0x4dd8>
  406c5c:	mov	w1, #0x0                   	// #0
  406c60:	ldr	x0, [sp, #40]
  406c64:	bl	40346c <tigetstr@plt+0x15dc>
  406c68:	ldr	x0, [sp, #40]
  406c6c:	ldrb	w0, [x0, #1717]
  406c70:	and	w0, w0, #0x40
  406c74:	and	w0, w0, #0xff
  406c78:	cmp	w0, #0x0
  406c7c:	b.eq	406cc4 <tigetstr@plt+0x4e34>  // b.none
  406c80:	ldr	x0, [sp, #40]
  406c84:	ldr	w0, [x0, #140]
  406c88:	ldr	w1, [sp, #28]
  406c8c:	cmp	w1, w0
  406c90:	b.lt	406cc4 <tigetstr@plt+0x4e34>  // b.tstop
  406c94:	ldr	x0, [sp, #40]
  406c98:	ldrb	w0, [x0, #1716]
  406c9c:	and	w0, w0, #0x4
  406ca0:	and	w0, w0, #0xff
  406ca4:	cmp	w0, #0x0
  406ca8:	b.eq	406cbc <tigetstr@plt+0x4e2c>  // b.none
  406cac:	ldr	x0, [sp, #40]
  406cb0:	ldr	x0, [x0, #592]
  406cb4:	bl	401a40 <putp@plt>
  406cb8:	b	406cc4 <tigetstr@plt+0x4e34>
  406cbc:	ldr	x0, [sp, #40]
  406cc0:	bl	405830 <tigetstr@plt+0x39a0>
  406cc4:	ldr	x0, [sp, #40]
  406cc8:	ldr	w0, [x0, #152]
  406ccc:	sxtw	x1, w0
  406cd0:	ldr	x0, [sp, #40]
  406cd4:	str	x1, [x0, #696]
  406cd8:	ldr	x0, [sp, #40]
  406cdc:	ldr	x1, [x0, #120]
  406ce0:	ldr	x0, [sp, #40]
  406ce4:	str	x1, [x0, #688]
  406ce8:	b	406aec <tigetstr@plt+0x4c5c>
  406cec:	nop
  406cf0:	b	406d00 <tigetstr@plt+0x4e70>
  406cf4:	nop
  406cf8:	b	406d00 <tigetstr@plt+0x4e70>
  406cfc:	nop
  406d00:	ldp	x29, x30, [sp], #64
  406d04:	ret
  406d08:	stp	x29, x30, [sp, #-48]!
  406d0c:	mov	x29, sp
  406d10:	str	w0, [sp, #28]
  406d14:	mov	x1, #0x1                   	// #1
  406d18:	mov	w0, #0x1c                  	// #28
  406d1c:	bl	401ac0 <signal@plt>
  406d20:	add	x0, sp, #0x28
  406d24:	mov	x2, x0
  406d28:	mov	x1, #0x5413                	// #21523
  406d2c:	mov	w0, #0x1                   	// #1
  406d30:	bl	401e60 <ioctl@plt>
  406d34:	cmn	w0, #0x1
  406d38:	b.eq	406e00 <tigetstr@plt+0x4f70>  // b.none
  406d3c:	ldrh	w0, [sp, #40]
  406d40:	cmp	w0, #0x0
  406d44:	b.eq	406de0 <tigetstr@plt+0x4f50>  // b.none
  406d48:	ldrh	w1, [sp, #40]
  406d4c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406d50:	add	x0, x0, #0x2c8
  406d54:	ldr	x0, [x0]
  406d58:	str	w1, [x0, #520]
  406d5c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406d60:	add	x0, x0, #0x2c8
  406d64:	ldr	x0, [x0]
  406d68:	ldr	w0, [x0, #520]
  406d6c:	lsr	w1, w0, #31
  406d70:	add	w0, w1, w0
  406d74:	asr	w0, w0, #1
  406d78:	mov	w1, w0
  406d7c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406d80:	add	x0, x0, #0x2c8
  406d84:	ldr	x0, [x0]
  406d88:	sub	w1, w1, #0x1
  406d8c:	str	w1, [x0, #144]
  406d90:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406d94:	add	x0, x0, #0x2c8
  406d98:	ldr	x0, [x0]
  406d9c:	ldr	w0, [x0, #144]
  406da0:	cmp	w0, #0x0
  406da4:	b.gt	406dbc <tigetstr@plt+0x4f2c>
  406da8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406dac:	add	x0, x0, #0x2c8
  406db0:	ldr	x0, [x0]
  406db4:	mov	w1, #0x1                   	// #1
  406db8:	str	w1, [x0, #144]
  406dbc:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406dc0:	add	x0, x0, #0x2c8
  406dc4:	ldr	x0, [x0]
  406dc8:	ldr	w1, [x0, #520]
  406dcc:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406dd0:	add	x0, x0, #0x2c8
  406dd4:	ldr	x0, [x0]
  406dd8:	sub	w1, w1, #0x1
  406ddc:	str	w1, [x0, #140]
  406de0:	ldrh	w0, [sp, #42]
  406de4:	cmp	w0, #0x0
  406de8:	b.eq	406e00 <tigetstr@plt+0x4f70>  // b.none
  406dec:	ldrh	w1, [sp, #42]
  406df0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406df4:	add	x0, x0, #0x2c8
  406df8:	ldr	x0, [x0]
  406dfc:	str	w1, [x0, #656]
  406e00:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  406e04:	add	x1, x0, #0xd08
  406e08:	mov	w0, #0x1c                  	// #28
  406e0c:	bl	401ac0 <signal@plt>
  406e10:	nop
  406e14:	ldp	x29, x30, [sp], #48
  406e18:	ret
  406e1c:	mov	x12, #0x2030                	// #8240
  406e20:	sub	sp, sp, x12
  406e24:	stp	x29, x30, [sp]
  406e28:	mov	x29, sp
  406e2c:	str	x0, [sp, #24]
  406e30:	b	406e54 <tigetstr@plt+0x4fc4>
  406e34:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  406e38:	add	x0, x0, #0x2a8
  406e3c:	ldr	x1, [x0]
  406e40:	add	x0, sp, #0x28
  406e44:	mov	x3, x1
  406e48:	ldr	x2, [sp, #8232]
  406e4c:	mov	x1, #0x1                   	// #1
  406e50:	bl	401cd0 <fwrite@plt>
  406e54:	add	x0, sp, #0x28
  406e58:	ldr	x3, [sp, #24]
  406e5c:	mov	x2, #0x2000                	// #8192
  406e60:	mov	x1, #0x1                   	// #1
  406e64:	bl	401c80 <fread@plt>
  406e68:	str	x0, [sp, #8232]
  406e6c:	ldr	x0, [sp, #8232]
  406e70:	cmp	x0, #0x0
  406e74:	b.ne	406e34 <tigetstr@plt+0x4fa4>  // b.any
  406e78:	nop
  406e7c:	nop
  406e80:	ldp	x29, x30, [sp]
  406e84:	mov	x12, #0x2030                	// #8240
  406e88:	add	sp, sp, x12
  406e8c:	ret
  406e90:	stp	x29, x30, [sp, #-64]!
  406e94:	mov	x29, sp
  406e98:	str	x0, [sp, #24]
  406e9c:	ldr	x0, [sp, #24]
  406ea0:	mov	x1, x0
  406ea4:	mov	w0, #0x1                   	// #1
  406ea8:	bl	401aa0 <tcgetattr@plt>
  406eac:	and	w0, w0, #0x1
  406eb0:	and	w2, w0, #0xff
  406eb4:	ldr	x1, [sp, #24]
  406eb8:	ldrb	w0, [x1, #1718]
  406ebc:	bfxil	w0, w2, #0, #1
  406ec0:	strb	w0, [x1, #1718]
  406ec4:	ldr	x0, [sp, #24]
  406ec8:	ldrb	w0, [x0, #1718]
  406ecc:	and	w0, w0, #0x1
  406ed0:	and	w0, w0, #0xff
  406ed4:	cmp	w0, #0x0
  406ed8:	b.ne	407460 <tigetstr@plt+0x55d0>  // b.any
  406edc:	ldr	x0, [sp, #24]
  406ee0:	ldrb	w0, [x0, #19]
  406ee4:	cmp	w0, #0xff
  406ee8:	cset	w0, ne  // ne = any
  406eec:	and	w2, w0, #0xff
  406ef0:	ldr	x1, [sp, #24]
  406ef4:	ldrb	w0, [x1, #1716]
  406ef8:	bfi	w0, w2, #7, #1
  406efc:	strb	w0, [x1, #1716]
  406f00:	ldr	x0, [sp, #24]
  406f04:	ldrb	w0, [x0, #20]
  406f08:	cmp	w0, #0xff
  406f0c:	cset	w0, ne  // ne = any
  406f10:	and	w2, w0, #0xff
  406f14:	ldr	x1, [sp, #24]
  406f18:	ldrb	w0, [x1, #1716]
  406f1c:	bfi	w0, w2, #6, #1
  406f20:	strb	w0, [x1, #1716]
  406f24:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406f28:	add	x0, x0, #0xf28
  406f2c:	bl	401df0 <getenv@plt>
  406f30:	str	x0, [sp, #56]
  406f34:	ldr	x0, [sp, #56]
  406f38:	cmp	x0, #0x0
  406f3c:	b.ne	406f60 <tigetstr@plt+0x50d0>  // b.any
  406f40:	ldr	x0, [sp, #24]
  406f44:	ldrb	w1, [x0, #1716]
  406f48:	orr	w1, w1, #0x8
  406f4c:	strb	w1, [x0, #1716]
  406f50:	ldr	x0, [sp, #24]
  406f54:	ldrb	w1, [x0, #1716]
  406f58:	and	w1, w1, #0xffffffdf
  406f5c:	strb	w1, [x0, #1716]
  406f60:	add	x0, sp, #0x2c
  406f64:	mov	x2, x0
  406f68:	mov	w1, #0x1                   	// #1
  406f6c:	ldr	x0, [sp, #56]
  406f70:	bl	401a10 <setupterm@plt>
  406f74:	ldr	w0, [sp, #44]
  406f78:	cmp	w0, #0x0
  406f7c:	b.gt	406fa4 <tigetstr@plt+0x5114>
  406f80:	ldr	x0, [sp, #24]
  406f84:	ldrb	w1, [x0, #1716]
  406f88:	orr	w1, w1, #0x8
  406f8c:	strb	w1, [x0, #1716]
  406f90:	ldr	x0, [sp, #24]
  406f94:	ldrb	w1, [x0, #1716]
  406f98:	and	w1, w1, #0xffffffdf
  406f9c:	strb	w1, [x0, #1716]
  406fa0:	b	407428 <tigetstr@plt+0x5598>
  406fa4:	add	x0, sp, #0x20
  406fa8:	mov	x2, x0
  406fac:	mov	x1, #0x5413                	// #21523
  406fb0:	mov	w0, #0x1                   	// #1
  406fb4:	bl	401e60 <ioctl@plt>
  406fb8:	cmp	w0, #0x0
  406fbc:	b.ge	406ff4 <tigetstr@plt+0x5164>  // b.tcont
  406fc0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406fc4:	add	x0, x0, #0xf30
  406fc8:	bl	401e20 <tigetnum@plt>
  406fcc:	mov	w1, w0
  406fd0:	ldr	x0, [sp, #24]
  406fd4:	str	w1, [x0, #520]
  406fd8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  406fdc:	add	x0, x0, #0xf38
  406fe0:	bl	401e20 <tigetnum@plt>
  406fe4:	mov	w1, w0
  406fe8:	ldr	x0, [sp, #24]
  406fec:	str	w1, [x0, #656]
  406ff0:	b	407064 <tigetstr@plt+0x51d4>
  406ff4:	ldrh	w0, [sp, #32]
  406ff8:	mov	w1, w0
  406ffc:	ldr	x0, [sp, #24]
  407000:	str	w1, [x0, #520]
  407004:	ldr	x0, [sp, #24]
  407008:	ldr	w0, [x0, #520]
  40700c:	cmp	w0, #0x0
  407010:	b.ne	40702c <tigetstr@plt+0x519c>  // b.any
  407014:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  407018:	add	x0, x0, #0xf30
  40701c:	bl	401e20 <tigetnum@plt>
  407020:	mov	w1, w0
  407024:	ldr	x0, [sp, #24]
  407028:	str	w1, [x0, #520]
  40702c:	ldrh	w0, [sp, #34]
  407030:	mov	w1, w0
  407034:	ldr	x0, [sp, #24]
  407038:	str	w1, [x0, #656]
  40703c:	ldr	x0, [sp, #24]
  407040:	ldr	w0, [x0, #656]
  407044:	cmp	w0, #0x0
  407048:	b.ne	407064 <tigetstr@plt+0x51d4>  // b.any
  40704c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  407050:	add	x0, x0, #0xf38
  407054:	bl	401e20 <tigetnum@plt>
  407058:	mov	w1, w0
  40705c:	ldr	x0, [sp, #24]
  407060:	str	w1, [x0, #656]
  407064:	ldr	x0, [sp, #24]
  407068:	ldr	w0, [x0, #520]
  40706c:	cmp	w0, #0x0
  407070:	b.le	407088 <tigetstr@plt+0x51f8>
  407074:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  407078:	add	x0, x0, #0xf40
  40707c:	bl	401b60 <tigetflag@plt>
  407080:	cmp	w0, #0x0
  407084:	b.eq	4070a4 <tigetstr@plt+0x5214>  // b.none
  407088:	ldr	x0, [sp, #24]
  40708c:	ldrb	w1, [x0, #1717]
  407090:	orr	w1, w1, #0x8
  407094:	strb	w1, [x0, #1717]
  407098:	ldr	x0, [sp, #24]
  40709c:	mov	w1, #0x18                  	// #24
  4070a0:	str	w1, [x0, #520]
  4070a4:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4070a8:	add	x0, x0, #0xf48
  4070ac:	bl	401b60 <tigetflag@plt>
  4070b0:	cmp	w0, #0x0
  4070b4:	b.eq	4070e4 <tigetstr@plt+0x5254>  // b.none
  4070b8:	ldr	x0, [sp, #24]
  4070bc:	ldrb	w0, [x0, #1716]
  4070c0:	ubfx	x0, x0, #4, #1
  4070c4:	and	w0, w0, #0xff
  4070c8:	add	w0, w0, #0x1
  4070cc:	and	w0, w0, #0x1
  4070d0:	and	w2, w0, #0xff
  4070d4:	ldr	x1, [sp, #24]
  4070d8:	ldrb	w0, [x1, #1716]
  4070dc:	bfi	w0, w2, #4, #1
  4070e0:	strb	w0, [x1, #1716]
  4070e4:	ldr	x0, [sp, #24]
  4070e8:	ldr	w0, [x0, #656]
  4070ec:	cmp	w0, #0x0
  4070f0:	b.gt	407100 <tigetstr@plt+0x5270>
  4070f4:	ldr	x0, [sp, #24]
  4070f8:	mov	w1, #0x50                  	// #80
  4070fc:	str	w1, [x0, #656]
  407100:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  407104:	add	x0, x0, #0xf50
  407108:	bl	401b60 <tigetflag@plt>
  40710c:	and	w0, w0, #0x1
  407110:	and	w2, w0, #0xff
  407114:	ldr	x1, [sp, #24]
  407118:	ldrb	w0, [x1, #1719]
  40711c:	bfi	w0, w2, #4, #1
  407120:	strb	w0, [x1, #1719]
  407124:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  407128:	add	x0, x0, #0xf58
  40712c:	bl	401b60 <tigetflag@plt>
  407130:	and	w0, w0, #0x1
  407134:	and	w2, w0, #0xff
  407138:	ldr	x1, [sp, #24]
  40713c:	ldrb	w0, [x1, #1716]
  407140:	bfxil	w0, w2, #0, #1
  407144:	strb	w0, [x1, #1716]
  407148:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40714c:	add	x0, x0, #0xf60
  407150:	bl	401e90 <tigetstr@plt>
  407154:	mov	x1, x0
  407158:	ldr	x0, [sp, #24]
  40715c:	str	x1, [x0, #536]
  407160:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  407164:	add	x0, x0, #0xf68
  407168:	bl	401e90 <tigetstr@plt>
  40716c:	mov	x1, x0
  407170:	ldr	x0, [sp, #24]
  407174:	str	x1, [x0, #528]
  407178:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40717c:	add	x0, x0, #0xf70
  407180:	bl	401e90 <tigetstr@plt>
  407184:	mov	x1, x0
  407188:	ldr	x0, [sp, #24]
  40718c:	str	x1, [x0, #544]
  407190:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  407194:	add	x0, x0, #0xf78
  407198:	bl	401e90 <tigetstr@plt>
  40719c:	mov	x1, x0
  4071a0:	ldr	x0, [sp, #24]
  4071a4:	str	x1, [x0, #552]
  4071a8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4071ac:	add	x0, x0, #0xf80
  4071b0:	bl	401e20 <tigetnum@plt>
  4071b4:	cmp	w0, #0x0
  4071b8:	b.le	4071cc <tigetstr@plt+0x533c>
  4071bc:	ldr	x0, [sp, #24]
  4071c0:	ldrb	w1, [x0, #1718]
  4071c4:	orr	w1, w1, #0x20
  4071c8:	strb	w1, [x0, #1718]
  4071cc:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4071d0:	add	x0, x0, #0xf88
  4071d4:	bl	401b60 <tigetflag@plt>
  4071d8:	cmp	w0, #0x0
  4071dc:	b.ne	4071f4 <tigetstr@plt+0x5364>  // b.any
  4071e0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4071e4:	add	x0, x0, #0xf90
  4071e8:	bl	401b60 <tigetflag@plt>
  4071ec:	cmp	w0, #0x0
  4071f0:	b.eq	407204 <tigetstr@plt+0x5374>  // b.none
  4071f4:	ldr	x0, [sp, #24]
  4071f8:	ldrb	w1, [x0, #1716]
  4071fc:	and	w1, w1, #0xffffffdf
  407200:	strb	w1, [x0, #1716]
  407204:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  407208:	add	x0, x0, #0xf98
  40720c:	bl	401e90 <tigetstr@plt>
  407210:	mov	x1, x0
  407214:	ldr	x0, [sp, #24]
  407218:	str	x1, [x0, #576]
  40721c:	ldr	x0, [sp, #24]
  407220:	ldr	x0, [x0, #576]
  407224:	cmp	x0, #0x0
  407228:	b.ne	40723c <tigetstr@plt+0x53ac>  // b.any
  40722c:	ldr	x0, [sp, #24]
  407230:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  407234:	add	x1, x1, #0x528
  407238:	str	x1, [x0, #576]
  40723c:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  407240:	add	x0, x0, #0xfa0
  407244:	bl	401e90 <tigetstr@plt>
  407248:	mov	x1, x0
  40724c:	ldr	x0, [sp, #24]
  407250:	str	x1, [x0, #560]
  407254:	ldr	x0, [sp, #24]
  407258:	ldr	x0, [x0, #560]
  40725c:	cmp	x0, #0x0
  407260:	b.eq	40728c <tigetstr@plt+0x53fc>  // b.none
  407264:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  407268:	add	x0, x0, #0xfa8
  40726c:	bl	401e90 <tigetstr@plt>
  407270:	mov	x1, x0
  407274:	ldr	x0, [sp, #24]
  407278:	str	x1, [x0, #568]
  40727c:	ldr	x0, [sp, #24]
  407280:	ldr	x0, [x0, #568]
  407284:	cmp	x0, #0x0
  407288:	b.ne	407328 <tigetstr@plt+0x5498>  // b.any
  40728c:	ldr	x0, [sp, #24]
  407290:	ldr	x0, [x0, #576]
  407294:	ldrsb	w0, [x0]
  407298:	cmp	w0, #0x0
  40729c:	b.ne	407328 <tigetstr@plt+0x5498>  // b.any
  4072a0:	ldr	x0, [sp, #24]
  4072a4:	ldr	x1, [x0, #544]
  4072a8:	ldr	x0, [sp, #24]
  4072ac:	str	x1, [x0, #560]
  4072b0:	ldr	x0, [sp, #24]
  4072b4:	ldr	x0, [x0, #560]
  4072b8:	cmp	x0, #0x0
  4072bc:	b.eq	4072e0 <tigetstr@plt+0x5450>  // b.none
  4072c0:	ldr	x0, [sp, #24]
  4072c4:	ldr	x1, [x0, #552]
  4072c8:	ldr	x0, [sp, #24]
  4072cc:	str	x1, [x0, #568]
  4072d0:	ldr	x0, [sp, #24]
  4072d4:	ldr	x0, [x0, #568]
  4072d8:	cmp	x0, #0x0
  4072dc:	b.ne	407304 <tigetstr@plt+0x5474>  // b.any
  4072e0:	ldr	x0, [sp, #24]
  4072e4:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  4072e8:	add	x1, x1, #0x528
  4072ec:	str	x1, [x0, #560]
  4072f0:	ldr	x0, [sp, #24]
  4072f4:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  4072f8:	add	x1, x1, #0x528
  4072fc:	str	x1, [x0, #568]
  407300:	b	407338 <tigetstr@plt+0x54a8>
  407304:	ldr	x0, [sp, #24]
  407308:	ldrb	w0, [x0, #1718]
  40730c:	ubfx	x0, x0, #5, #1
  407310:	and	w2, w0, #0xff
  407314:	ldr	x1, [sp, #24]
  407318:	ldrb	w0, [x1, #1719]
  40731c:	bfxil	w0, w2, #0, #1
  407320:	strb	w0, [x1, #1719]
  407324:	b	407338 <tigetstr@plt+0x54a8>
  407328:	ldr	x0, [sp, #24]
  40732c:	ldrb	w1, [x0, #1719]
  407330:	and	w1, w1, #0xfffffffe
  407334:	strb	w1, [x0, #1719]
  407338:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40733c:	add	x0, x0, #0xfb0
  407340:	bl	401e90 <tigetstr@plt>
  407344:	mov	x1, x0
  407348:	ldr	x0, [sp, #24]
  40734c:	str	x1, [x0, #592]
  407350:	ldr	x0, [sp, #24]
  407354:	ldr	x0, [x0, #592]
  407358:	cmp	x0, #0x0
  40735c:	b.eq	407374 <tigetstr@plt+0x54e4>  // b.none
  407360:	ldr	x0, [sp, #24]
  407364:	ldr	x0, [x0, #592]
  407368:	ldrsb	w0, [x0]
  40736c:	cmp	w0, #0x0
  407370:	b.ne	4073d8 <tigetstr@plt+0x5548>  // b.any
  407374:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  407378:	add	x0, x0, #0xfb8
  40737c:	bl	401e90 <tigetstr@plt>
  407380:	mov	x1, x0
  407384:	ldr	x0, [sp, #24]
  407388:	str	x1, [x0, #600]
  40738c:	ldr	x0, [sp, #24]
  407390:	ldr	x0, [x0, #600]
  407394:	cmp	x0, #0x0
  407398:	b.eq	4073d8 <tigetstr@plt+0x5548>  // b.none
  40739c:	ldr	x0, [sp, #24]
  4073a0:	ldr	x0, [x0, #600]
  4073a4:	mov	w2, #0x0                   	// #0
  4073a8:	mov	w1, #0x0                   	// #0
  4073ac:	bl	401b20 <tparm@plt>
  4073b0:	str	x0, [sp, #48]
  4073b4:	ldr	x0, [sp, #24]
  4073b8:	add	x0, x0, #0x260
  4073bc:	mov	x2, #0x28                  	// #40
  4073c0:	ldr	x1, [sp, #48]
  4073c4:	bl	402068 <tigetstr@plt+0x1d8>
  4073c8:	ldr	x0, [sp, #24]
  4073cc:	add	x1, x0, #0x260
  4073d0:	ldr	x0, [sp, #24]
  4073d4:	str	x1, [x0, #592]
  4073d8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4073dc:	add	x0, x0, #0xfc0
  4073e0:	bl	401e90 <tigetstr@plt>
  4073e4:	mov	x1, x0
  4073e8:	ldr	x0, [sp, #24]
  4073ec:	str	x1, [x0, #648]
  4073f0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4073f4:	add	x0, x0, #0xfc8
  4073f8:	bl	401e90 <tigetstr@plt>
  4073fc:	mov	x1, x0
  407400:	ldr	x0, [sp, #24]
  407404:	str	x1, [x0, #584]
  407408:	ldr	x0, [sp, #24]
  40740c:	ldr	x0, [x0, #584]
  407410:	cmp	x0, #0x0
  407414:	b.ne	407428 <tigetstr@plt+0x5598>  // b.any
  407418:	ldr	x0, [sp, #24]
  40741c:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  407420:	add	x1, x1, #0xfd0
  407424:	str	x1, [x0, #584]
  407428:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40742c:	add	x0, x0, #0xfd8
  407430:	bl	401df0 <getenv@plt>
  407434:	mov	x1, x0
  407438:	ldr	x0, [sp, #24]
  40743c:	str	x1, [x0, #176]
  407440:	ldr	x0, [sp, #24]
  407444:	ldr	x0, [x0, #176]
  407448:	cmp	x0, #0x0
  40744c:	b.ne	407460 <tigetstr@plt+0x55d0>  // b.any
  407450:	ldr	x0, [sp, #24]
  407454:	adrp	x1, 408000 <tigetstr@plt+0x6170>
  407458:	add	x1, x1, #0xfe0
  40745c:	str	x1, [x0, #176]
  407460:	ldr	x0, [sp, #24]
  407464:	mov	x1, x0
  407468:	mov	w0, #0x0                   	// #0
  40746c:	bl	401aa0 <tcgetattr@plt>
  407470:	and	w0, w0, #0x1
  407474:	and	w2, w0, #0xff
  407478:	ldr	x1, [sp, #24]
  40747c:	ldrb	w0, [x1, #1717]
  407480:	bfi	w0, w2, #7, #1
  407484:	strb	w0, [x1, #1717]
  407488:	ldr	x0, [sp, #24]
  40748c:	mov	x1, x0
  407490:	mov	w0, #0x2                   	// #2
  407494:	bl	401aa0 <tcgetattr@plt>
  407498:	ldr	x0, [sp, #24]
  40749c:	add	x0, x0, #0x3c
  4074a0:	ldr	x1, [sp, #24]
  4074a4:	ldp	x2, x3, [x1]
  4074a8:	stp	x2, x3, [x0]
  4074ac:	ldp	x2, x3, [x1, #16]
  4074b0:	stp	x2, x3, [x0, #16]
  4074b4:	ldp	x2, x3, [x1, #32]
  4074b8:	stp	x2, x3, [x0, #32]
  4074bc:	ldr	x2, [x1, #48]
  4074c0:	str	x2, [x0, #48]
  4074c4:	ldr	w1, [x1, #56]
  4074c8:	str	w1, [x0, #56]
  4074cc:	ldr	x0, [sp, #24]
  4074d0:	ldr	w0, [x0, #4]
  4074d4:	and	w1, w0, #0x1800
  4074d8:	mov	w0, #0x1800                	// #6144
  4074dc:	cmp	w1, w0
  4074e0:	cset	w0, ne  // ne = any
  4074e4:	and	w2, w0, #0xff
  4074e8:	ldr	x1, [sp, #24]
  4074ec:	ldrb	w0, [x1, #1717]
  4074f0:	bfi	w0, w2, #2, #1
  4074f4:	strb	w0, [x1, #1717]
  4074f8:	ldr	x0, [sp, #24]
  4074fc:	ldrb	w0, [x0, #1718]
  407500:	and	w0, w0, #0x1
  407504:	and	w0, w0, #0xff
  407508:	cmp	w0, #0x0
  40750c:	b.ne	40753c <tigetstr@plt+0x56ac>  // b.any
  407510:	ldr	x0, [sp, #24]
  407514:	ldr	w1, [x0, #12]
  407518:	mov	w0, #0xfffffff5            	// #-11
  40751c:	and	w1, w1, w0
  407520:	ldr	x0, [sp, #24]
  407524:	str	w1, [x0, #12]
  407528:	ldr	x0, [sp, #24]
  40752c:	mov	w1, #0x1                   	// #1
  407530:	strb	w1, [x0, #23]
  407534:	ldr	x0, [sp, #24]
  407538:	strb	wzr, [x0, #22]
  40753c:	nop
  407540:	ldp	x29, x30, [sp], #64
  407544:	ret
  407548:	sub	sp, sp, #0x720
  40754c:	stp	x29, x30, [sp]
  407550:	mov	x29, sp
  407554:	str	x19, [sp, #16]
  407558:	str	w0, [sp, #44]
  40755c:	str	x1, [sp, #32]
  407560:	str	wzr, [sp, #1800]
  407564:	str	wzr, [sp, #1796]
  407568:	str	wzr, [sp, #1792]
  40756c:	str	wzr, [sp, #1768]
  407570:	str	wzr, [sp, #1788]
  407574:	str	xzr, [sp, #1776]
  407578:	add	x0, sp, #0x30
  40757c:	mov	x1, #0x6b8                 	// #1720
  407580:	mov	x2, x1
  407584:	mov	w1, #0x0                   	// #0
  407588:	bl	401b70 <memset@plt>
  40758c:	mov	w0, #0xb                   	// #11
  407590:	str	w0, [sp, #192]
  407594:	mov	w0, #0x18                  	// #24
  407598:	str	w0, [sp, #568]
  40759c:	mov	w0, #0x50                  	// #80
  4075a0:	str	w0, [sp, #704]
  4075a4:	ldrb	w0, [sp, #1764]
  4075a8:	orr	w0, w0, #0x20
  4075ac:	strb	w0, [sp, #1764]
  4075b0:	ldrb	w0, [sp, #1765]
  4075b4:	orr	w0, w0, #0x1
  4075b8:	strb	w0, [sp, #1765]
  4075bc:	ldrb	w0, [sp, #1765]
  4075c0:	orr	w0, w0, #0x2
  4075c4:	strb	w0, [sp, #1765]
  4075c8:	ldrb	w0, [sp, #1765]
  4075cc:	orr	w0, w0, #0x20
  4075d0:	strb	w0, [sp, #1765]
  4075d4:	ldrb	w0, [sp, #1766]
  4075d8:	orr	w0, w0, #0x10
  4075dc:	strb	w0, [sp, #1766]
  4075e0:	ldrb	w0, [sp, #1766]
  4075e4:	orr	w0, w0, #0x40
  4075e8:	strb	w0, [sp, #1766]
  4075ec:	ldrb	w0, [sp, #1767]
  4075f0:	orr	w0, w0, #0x10
  4075f4:	strb	w0, [sp, #1767]
  4075f8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4075fc:	add	x0, x0, #0x2c8
  407600:	add	x1, sp, #0x30
  407604:	str	x1, [x0]
  407608:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40760c:	add	x1, x0, #0x528
  407610:	mov	w0, #0x6                   	// #6
  407614:	bl	401e70 <setlocale@plt>
  407618:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  40761c:	add	x1, x0, #0xfe8
  407620:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  407624:	add	x0, x0, #0x0
  407628:	bl	401b40 <bindtextdomain@plt>
  40762c:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  407630:	add	x0, x0, #0x0
  407634:	bl	401c30 <textdomain@plt>
  407638:	bl	40230c <tigetstr@plt+0x47c>
  40763c:	ldr	w0, [sp, #44]
  407640:	cmp	w0, #0x1
  407644:	b.le	4076c8 <tigetstr@plt+0x5838>
  407648:	ldr	x0, [sp, #32]
  40764c:	add	x0, x0, #0x8
  407650:	ldr	x2, [x0]
  407654:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  407658:	add	x1, x0, #0x10
  40765c:	mov	x0, x2
  407660:	bl	401c50 <strcmp@plt>
  407664:	cmp	w0, #0x0
  407668:	b.ne	407670 <tigetstr@plt+0x57e0>  // b.any
  40766c:	bl	40232c <tigetstr@plt+0x49c>
  407670:	ldr	x0, [sp, #32]
  407674:	add	x0, x0, #0x8
  407678:	ldr	x2, [x0]
  40767c:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  407680:	add	x1, x0, #0x18
  407684:	mov	x0, x2
  407688:	bl	401c50 <strcmp@plt>
  40768c:	cmp	w0, #0x0
  407690:	b.ne	4076c8 <tigetstr@plt+0x5838>  // b.any
  407694:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  407698:	add	x0, x0, #0x440
  40769c:	bl	401e30 <gettext@plt>
  4076a0:	mov	x3, x0
  4076a4:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4076a8:	add	x0, x0, #0x2b8
  4076ac:	ldr	x1, [x0]
  4076b0:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4076b4:	add	x2, x0, #0x450
  4076b8:	mov	x0, x3
  4076bc:	bl	401db0 <printf@plt>
  4076c0:	mov	w0, #0x0                   	// #0
  4076c4:	bl	4019f0 <exit@plt>
  4076c8:	ldr	w0, [sp, #44]
  4076cc:	str	w0, [sp, #216]
  4076d0:	ldr	x0, [sp, #32]
  4076d4:	str	x0, [sp, #208]
  4076d8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4076dc:	add	x1, x0, #0x528
  4076e0:	mov	w0, #0x6                   	// #6
  4076e4:	bl	401e70 <setlocale@plt>
  4076e8:	add	x0, sp, #0x30
  4076ec:	bl	406e90 <tigetstr@plt+0x5000>
  4076f0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4076f4:	add	x0, x0, #0x2b8
  4076f8:	ldr	x2, [x0]
  4076fc:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  407700:	add	x1, x0, #0x28
  407704:	mov	x0, x2
  407708:	bl	401c50 <strcmp@plt>
  40770c:	cmp	w0, #0x0
  407710:	b.ne	407738 <tigetstr@plt+0x58a8>  // b.any
  407714:	ldrb	w0, [sp, #1765]
  407718:	ubfx	x0, x0, #6, #1
  40771c:	and	w0, w0, #0xff
  407720:	add	w0, w0, #0x1
  407724:	and	w0, w0, #0x1
  407728:	and	w1, w0, #0xff
  40772c:	ldrb	w0, [sp, #1765]
  407730:	bfi	w0, w1, #6, #1
  407734:	strb	w0, [sp, #1765]
  407738:	add	x0, sp, #0x30
  40773c:	bl	402ac0 <tigetstr@plt+0xc30>
  407740:	ldr	w0, [sp, #568]
  407744:	lsr	w1, w0, #31
  407748:	add	w0, w1, w0
  40774c:	asr	w0, w0, #1
  407750:	sub	w0, w0, #0x1
  407754:	str	w0, [sp, #192]
  407758:	ldr	w0, [sp, #192]
  40775c:	cmp	w0, #0x0
  407760:	b.gt	40776c <tigetstr@plt+0x58dc>
  407764:	mov	w0, #0x1                   	// #1
  407768:	str	w0, [sp, #192]
  40776c:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  407770:	add	x0, x0, #0x30
  407774:	bl	401df0 <getenv@plt>
  407778:	str	x0, [sp, #1808]
  40777c:	ldr	x0, [sp, #1808]
  407780:	cmp	x0, #0x0
  407784:	b.eq	4078c0 <tigetstr@plt+0x5a30>  // b.none
  407788:	add	x0, sp, #0x30
  40778c:	ldr	x1, [sp, #1808]
  407790:	bl	4024e8 <tigetstr@plt+0x658>
  407794:	b	4078c0 <tigetstr@plt+0x5a30>
  407798:	ldr	x0, [sp, #208]
  40779c:	add	x0, x0, #0x8
  4077a0:	str	x0, [sp, #208]
  4077a4:	ldr	x0, [sp, #208]
  4077a8:	ldr	x0, [x0]
  4077ac:	ldrsb	w0, [x0]
  4077b0:	str	w0, [sp, #1772]
  4077b4:	ldr	w0, [sp, #1772]
  4077b8:	cmp	w0, #0x2d
  4077bc:	b.ne	4077d8 <tigetstr@plt+0x5948>  // b.any
  4077c0:	ldr	x0, [sp, #208]
  4077c4:	ldr	x0, [x0]
  4077c8:	add	x1, x0, #0x1
  4077cc:	add	x0, sp, #0x30
  4077d0:	bl	4024e8 <tigetstr@plt+0x658>
  4077d4:	b	4078c0 <tigetstr@plt+0x5a30>
  4077d8:	ldr	w0, [sp, #1772]
  4077dc:	cmp	w0, #0x2b
  4077e0:	b.ne	4078dc <tigetstr@plt+0x5a4c>  // b.any
  4077e4:	ldr	x0, [sp, #208]
  4077e8:	ldr	x0, [x0]
  4077ec:	str	x0, [sp, #1808]
  4077f0:	ldr	x0, [sp, #1808]
  4077f4:	add	x0, x0, #0x1
  4077f8:	str	x0, [sp, #1808]
  4077fc:	ldr	x0, [sp, #1808]
  407800:	ldrsb	w0, [x0]
  407804:	cmp	w0, #0x2f
  407808:	b.ne	40782c <tigetstr@plt+0x599c>  // b.any
  40780c:	ldr	w0, [sp, #1792]
  407810:	add	w0, w0, #0x1
  407814:	str	w0, [sp, #1792]
  407818:	ldr	x0, [sp, #1808]
  40781c:	add	x0, x0, #0x1
  407820:	bl	40215c <tigetstr@plt+0x2cc>
  407824:	str	x0, [sp, #1776]
  407828:	b	4078c0 <tigetstr@plt+0x5a30>
  40782c:	ldr	w0, [sp, #1796]
  407830:	add	w0, w0, #0x1
  407834:	str	w0, [sp, #1796]
  407838:	str	wzr, [sp, #1788]
  40783c:	b	4078a4 <tigetstr@plt+0x5a14>
  407840:	bl	401c70 <__ctype_b_loc@plt>
  407844:	ldr	x1, [x0]
  407848:	ldr	x0, [sp, #1808]
  40784c:	ldrsb	w0, [x0]
  407850:	sxtb	x0, w0
  407854:	lsl	x0, x0, #1
  407858:	add	x0, x1, x0
  40785c:	ldrh	w0, [x0]
  407860:	and	w0, w0, #0x800
  407864:	cmp	w0, #0x0
  407868:	b.eq	407898 <tigetstr@plt+0x5a08>  // b.none
  40786c:	ldr	w1, [sp, #1788]
  407870:	mov	w0, w1
  407874:	lsl	w0, w0, #2
  407878:	add	w0, w0, w1
  40787c:	lsl	w0, w0, #1
  407880:	mov	w1, w0
  407884:	ldr	x0, [sp, #1808]
  407888:	ldrsb	w0, [x0]
  40788c:	add	w0, w1, w0
  407890:	sub	w0, w0, #0x30
  407894:	str	w0, [sp, #1788]
  407898:	ldr	x0, [sp, #1808]
  40789c:	add	x0, x0, #0x1
  4078a0:	str	x0, [sp, #1808]
  4078a4:	ldr	x0, [sp, #1808]
  4078a8:	ldrsb	w0, [x0]
  4078ac:	cmp	w0, #0x0
  4078b0:	b.ne	407840 <tigetstr@plt+0x59b0>  // b.any
  4078b4:	ldr	w0, [sp, #1788]
  4078b8:	sub	w0, w0, #0x1
  4078bc:	str	w0, [sp, #1788]
  4078c0:	ldr	w0, [sp, #216]
  4078c4:	sub	w0, w0, #0x1
  4078c8:	str	w0, [sp, #216]
  4078cc:	ldr	w0, [sp, #216]
  4078d0:	cmp	w0, #0x0
  4078d4:	b.gt	407798 <tigetstr@plt+0x5908>
  4078d8:	b	4078e0 <tigetstr@plt+0x5a50>
  4078dc:	nop
  4078e0:	ldrb	w0, [sp, #1764]
  4078e4:	and	w0, w0, #0x4
  4078e8:	and	w0, w0, #0xff
  4078ec:	cmp	w0, #0x0
  4078f0:	b.eq	407964 <tigetstr@plt+0x5ad4>  // b.none
  4078f4:	ldr	x0, [sp, #640]
  4078f8:	cmp	x0, #0x0
  4078fc:	b.eq	407948 <tigetstr@plt+0x5ab8>  // b.none
  407900:	ldr	x0, [sp, #640]
  407904:	ldrsb	w0, [x0]
  407908:	cmp	w0, #0x0
  40790c:	b.eq	407948 <tigetstr@plt+0x5ab8>  // b.none
  407910:	ldr	x0, [sp, #584]
  407914:	cmp	x0, #0x0
  407918:	b.eq	407948 <tigetstr@plt+0x5ab8>  // b.none
  40791c:	ldr	x0, [sp, #584]
  407920:	ldrsb	w0, [x0]
  407924:	cmp	w0, #0x0
  407928:	b.eq	407948 <tigetstr@plt+0x5ab8>  // b.none
  40792c:	ldr	x0, [sp, #696]
  407930:	cmp	x0, #0x0
  407934:	b.eq	407948 <tigetstr@plt+0x5ab8>  // b.none
  407938:	ldr	x0, [sp, #696]
  40793c:	ldrsb	w0, [x0]
  407940:	cmp	w0, #0x0
  407944:	b.ne	407958 <tigetstr@plt+0x5ac8>  // b.any
  407948:	ldrb	w0, [sp, #1764]
  40794c:	and	w0, w0, #0xfffffffb
  407950:	strb	w0, [sp, #1764]
  407954:	b	407964 <tigetstr@plt+0x5ad4>
  407958:	ldrb	w0, [sp, #1765]
  40795c:	orr	w0, w0, #0x40
  407960:	strb	w0, [sp, #1765]
  407964:	ldr	w0, [sp, #188]
  407968:	cmp	w0, #0x0
  40796c:	b.ne	40797c <tigetstr@plt+0x5aec>  // b.any
  407970:	ldr	w0, [sp, #568]
  407974:	sub	w0, w0, #0x1
  407978:	str	w0, [sp, #188]
  40797c:	ldr	w0, [sp, #188]
  407980:	str	w0, [sp, #1804]
  407984:	ldr	w0, [sp, #216]
  407988:	cmp	w0, #0x1
  40798c:	b.le	40799c <tigetstr@plt+0x5b0c>
  407990:	ldr	w0, [sp, #1800]
  407994:	add	w0, w0, #0x1
  407998:	str	w0, [sp, #1800]
  40799c:	ldrb	w0, [sp, #1765]
  4079a0:	and	w0, w0, #0xffffff80
  4079a4:	and	w0, w0, #0xff
  4079a8:	cmp	w0, #0x0
  4079ac:	b.ne	407a08 <tigetstr@plt+0x5b78>  // b.any
  4079b0:	ldr	w0, [sp, #216]
  4079b4:	cmp	w0, #0x0
  4079b8:	b.ne	407a08 <tigetstr@plt+0x5b78>  // b.any
  4079bc:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  4079c0:	add	x0, x0, #0x38
  4079c4:	bl	401e30 <gettext@plt>
  4079c8:	bl	401d20 <warnx@plt>
  4079cc:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4079d0:	add	x0, x0, #0x2a0
  4079d4:	ldr	x19, [x0]
  4079d8:	adrp	x0, 408000 <tigetstr@plt+0x6170>
  4079dc:	add	x0, x0, #0x480
  4079e0:	bl	401e30 <gettext@plt>
  4079e4:	mov	x1, x0
  4079e8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  4079ec:	add	x0, x0, #0x2b8
  4079f0:	ldr	x0, [x0]
  4079f4:	mov	x2, x0
  4079f8:	mov	x0, x19
  4079fc:	bl	401e40 <fprintf@plt>
  407a00:	mov	w0, #0x1                   	// #1
  407a04:	bl	4019f0 <exit@plt>
  407a08:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  407a0c:	add	x0, x0, #0x2b0
  407a10:	ldr	x0, [x0]
  407a14:	str	x0, [sp, #1816]
  407a18:	ldrb	w0, [sp, #1766]
  407a1c:	and	w0, w0, #0x1
  407a20:	and	w0, w0, #0xff
  407a24:	cmp	w0, #0x0
  407a28:	b.ne	407ab8 <tigetstr@plt+0x5c28>  // b.any
  407a2c:	adrp	x0, 404000 <tigetstr@plt+0x2170>
  407a30:	add	x1, x0, #0xc6c
  407a34:	mov	w0, #0x3                   	// #3
  407a38:	bl	401ac0 <signal@plt>
  407a3c:	adrp	x0, 403000 <tigetstr@plt+0x1170>
  407a40:	add	x1, x0, #0xd60
  407a44:	mov	w0, #0x2                   	// #2
  407a48:	bl	401ac0 <signal@plt>
  407a4c:	adrp	x0, 406000 <tigetstr@plt+0x4170>
  407a50:	add	x1, x0, #0xd08
  407a54:	mov	w0, #0x1c                  	// #28
  407a58:	bl	401ac0 <signal@plt>
  407a5c:	mov	x1, #0x1                   	// #1
  407a60:	mov	w0, #0x14                  	// #20
  407a64:	bl	401ac0 <signal@plt>
  407a68:	cmp	x0, #0x0
  407a6c:	b.ne	407aa4 <tigetstr@plt+0x5c14>  // b.any
  407a70:	adrp	x0, 404000 <tigetstr@plt+0x2170>
  407a74:	add	x1, x0, #0xdd8
  407a78:	mov	w0, #0x14                  	// #20
  407a7c:	bl	401ac0 <signal@plt>
  407a80:	ldrb	w0, [sp, #1764]
  407a84:	ubfx	x0, x0, #1, #1
  407a88:	and	w0, w0, #0xff
  407a8c:	add	w0, w0, #0x1
  407a90:	and	w0, w0, #0x1
  407a94:	and	w1, w0, #0xff
  407a98:	ldrb	w0, [sp, #1764]
  407a9c:	bfi	w0, w1, #1, #1
  407aa0:	strb	w0, [sp, #1764]
  407aa4:	add	x0, sp, #0x30
  407aa8:	mov	x2, x0
  407aac:	mov	w1, #0x0                   	// #0
  407ab0:	mov	w0, #0x2                   	// #2
  407ab4:	bl	401d40 <tcsetattr@plt>
  407ab8:	ldrb	w0, [sp, #1765]
  407abc:	and	w0, w0, #0xffffff80
  407ac0:	and	w0, w0, #0xff
  407ac4:	cmp	w0, #0x0
  407ac8:	b.eq	407fc0 <tigetstr@plt+0x6130>  // b.none
  407acc:	ldrb	w0, [sp, #1766]
  407ad0:	and	w0, w0, #0x1
  407ad4:	and	w0, w0, #0xff
  407ad8:	cmp	w0, #0x0
  407adc:	b.eq	407af4 <tigetstr@plt+0x5c64>  // b.none
  407ae0:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  407ae4:	add	x0, x0, #0x2b0
  407ae8:	ldr	x0, [x0]
  407aec:	bl	406e1c <tigetstr@plt+0x4f8c>
  407af0:	b	407c10 <tigetstr@plt+0x5d80>
  407af4:	ldr	x0, [sp, #1816]
  407af8:	bl	401ba0 <getc@plt>
  407afc:	str	w0, [sp, #1772]
  407b00:	ldr	w0, [sp, #1772]
  407b04:	cmp	w0, #0xc
  407b08:	b.ne	407b18 <tigetstr@plt+0x5c88>  // b.any
  407b0c:	add	x0, sp, #0x30
  407b10:	bl	405830 <tigetstr@plt+0x39a0>
  407b14:	b	407b6c <tigetstr@plt+0x5cdc>
  407b18:	ldr	x1, [sp, #1816]
  407b1c:	ldr	w0, [sp, #1772]
  407b20:	bl	401ca0 <ungetc@plt>
  407b24:	ldrb	w0, [sp, #1765]
  407b28:	and	w0, w0, #0x40
  407b2c:	and	w0, w0, #0xff
  407b30:	cmp	w0, #0x0
  407b34:	b.eq	407b6c <tigetstr@plt+0x5cdc>  // b.none
  407b38:	ldr	w0, [sp, #1772]
  407b3c:	cmn	w0, #0x1
  407b40:	b.eq	407b6c <tigetstr@plt+0x5cdc>  // b.none
  407b44:	ldrb	w0, [sp, #1764]
  407b48:	and	w0, w0, #0x4
  407b4c:	and	w0, w0, #0xff
  407b50:	cmp	w0, #0x0
  407b54:	b.eq	407b64 <tigetstr@plt+0x5cd4>  // b.none
  407b58:	ldr	x0, [sp, #640]
  407b5c:	bl	401a40 <putp@plt>
  407b60:	b	407b6c <tigetstr@plt+0x5cdc>
  407b64:	add	x0, sp, #0x30
  407b68:	bl	405830 <tigetstr@plt+0x39a0>
  407b6c:	ldr	w0, [sp, #1792]
  407b70:	cmp	w0, #0x0
  407b74:	b.eq	407bd0 <tigetstr@plt+0x5d40>  // b.none
  407b78:	ldr	x0, [sp, #712]
  407b7c:	bl	401c90 <free@plt>
  407b80:	ldr	x0, [sp, #1776]
  407b84:	bl	40215c <tigetstr@plt+0x2cc>
  407b88:	str	x0, [sp, #712]
  407b8c:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  407b90:	add	x0, x0, #0x2b0
  407b94:	ldr	x1, [x0]
  407b98:	add	x0, sp, #0x30
  407b9c:	mov	w3, #0x1                   	// #1
  407ba0:	mov	x2, x1
  407ba4:	ldr	x1, [sp, #1776]
  407ba8:	bl	405950 <tigetstr@plt+0x3ac0>
  407bac:	ldrb	w0, [sp, #1765]
  407bb0:	and	w0, w0, #0x40
  407bb4:	and	w0, w0, #0xff
  407bb8:	cmp	w0, #0x0
  407bbc:	b.eq	407bf8 <tigetstr@plt+0x5d68>  // b.none
  407bc0:	ldr	w0, [sp, #1804]
  407bc4:	sub	w0, w0, #0x1
  407bc8:	str	w0, [sp, #1804]
  407bcc:	b	407bf8 <tigetstr@plt+0x5d68>
  407bd0:	ldr	w0, [sp, #1796]
  407bd4:	cmp	w0, #0x0
  407bd8:	b.eq	407bf8 <tigetstr@plt+0x5d68>  // b.none
  407bdc:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  407be0:	add	x0, x0, #0x2b0
  407be4:	ldr	x1, [x0]
  407be8:	add	x0, sp, #0x30
  407bec:	mov	x2, x1
  407bf0:	ldr	w1, [sp, #1788]
  407bf4:	bl	4057b4 <tigetstr@plt+0x3924>
  407bf8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  407bfc:	add	x0, x0, #0x2b0
  407c00:	ldr	x1, [x0]
  407c04:	add	x0, sp, #0x30
  407c08:	ldr	w2, [sp, #1804]
  407c0c:	bl	40692c <tigetstr@plt+0x4a9c>
  407c10:	ldrb	w0, [sp, #1765]
  407c14:	and	w0, w0, #0x7f
  407c18:	strb	w0, [sp, #1765]
  407c1c:	ldr	w0, [sp, #1800]
  407c20:	add	w0, w0, #0x1
  407c24:	str	w0, [sp, #1800]
  407c28:	ldrb	w0, [sp, #1765]
  407c2c:	and	w0, w0, #0xfffffffe
  407c30:	strb	w0, [sp, #1765]
  407c34:	b	407fc0 <tigetstr@plt+0x6130>
  407c38:	ldr	x1, [sp, #208]
  407c3c:	ldr	w0, [sp, #184]
  407c40:	sxtw	x0, w0
  407c44:	lsl	x0, x0, #3
  407c48:	add	x0, x1, x0
  407c4c:	ldr	x1, [x0]
  407c50:	add	x2, sp, #0x6e8
  407c54:	add	x0, sp, #0x30
  407c58:	bl	402914 <tigetstr@plt+0xa84>
  407c5c:	str	x0, [sp, #1816]
  407c60:	ldr	x0, [sp, #1816]
  407c64:	cmp	x0, #0x0
  407c68:	b.eq	407fa4 <tigetstr@plt+0x6114>  // b.none
  407c6c:	str	xzr, [sp, #720]
  407c70:	ldr	x0, [sp, #720]
  407c74:	str	x0, [sp, #728]
  407c78:	str	wzr, [sp, #200]
  407c7c:	ldrb	w0, [sp, #1765]
  407c80:	and	w0, w0, #0x1
  407c84:	and	w0, w0, #0xff
  407c88:	cmp	w0, #0x0
  407c8c:	b.eq	407ca0 <tigetstr@plt+0x5e10>  // b.none
  407c90:	add	x0, sp, #0x30
  407c94:	add	x0, x0, #0xc0
  407c98:	mov	w1, #0x1                   	// #1
  407c9c:	bl	401a30 <__sigsetjmp@plt>
  407ca0:	ldrb	w0, [sp, #1765]
  407ca4:	and	w0, w0, #0x1
  407ca8:	and	w0, w0, #0xff
  407cac:	cmp	w0, #0x0
  407cb0:	b.eq	407d38 <tigetstr@plt+0x5ea8>  // b.none
  407cb4:	ldrb	w0, [sp, #1765]
  407cb8:	and	w0, w0, #0xfffffffe
  407cbc:	strb	w0, [sp, #1765]
  407cc0:	ldr	w0, [sp, #1792]
  407cc4:	cmp	w0, #0x0
  407cc8:	b.eq	407d18 <tigetstr@plt+0x5e88>  // b.none
  407ccc:	ldr	x0, [sp, #712]
  407cd0:	bl	401c90 <free@plt>
  407cd4:	ldr	x0, [sp, #1776]
  407cd8:	bl	40215c <tigetstr@plt+0x2cc>
  407cdc:	str	x0, [sp, #712]
  407ce0:	add	x0, sp, #0x30
  407ce4:	mov	w3, #0x1                   	// #1
  407ce8:	ldr	x2, [sp, #1816]
  407cec:	ldr	x1, [sp, #1776]
  407cf0:	bl	405950 <tigetstr@plt+0x3ac0>
  407cf4:	ldrb	w0, [sp, #1765]
  407cf8:	and	w0, w0, #0x40
  407cfc:	and	w0, w0, #0xff
  407d00:	cmp	w0, #0x0
  407d04:	b.eq	407d94 <tigetstr@plt+0x5f04>  // b.none
  407d08:	ldr	w0, [sp, #1804]
  407d0c:	sub	w0, w0, #0x1
  407d10:	str	w0, [sp, #1804]
  407d14:	b	407d94 <tigetstr@plt+0x5f04>
  407d18:	ldr	w0, [sp, #1796]
  407d1c:	cmp	w0, #0x0
  407d20:	b.eq	407d94 <tigetstr@plt+0x5f04>  // b.none
  407d24:	add	x0, sp, #0x30
  407d28:	ldr	x2, [sp, #1816]
  407d2c:	ldr	w1, [sp, #1788]
  407d30:	bl	4057b4 <tigetstr@plt+0x3924>
  407d34:	b	407d94 <tigetstr@plt+0x5f04>
  407d38:	ldr	w1, [sp, #184]
  407d3c:	ldr	w0, [sp, #216]
  407d40:	cmp	w1, w0
  407d44:	b.ge	407d94 <tigetstr@plt+0x5f04>  // b.tcont
  407d48:	ldrb	w0, [sp, #1766]
  407d4c:	and	w0, w0, #0x1
  407d50:	and	w0, w0, #0xff
  407d54:	cmp	w0, #0x0
  407d58:	b.ne	407d94 <tigetstr@plt+0x5f04>  // b.any
  407d5c:	add	x0, sp, #0x30
  407d60:	add	x0, x0, #0xc0
  407d64:	mov	w1, #0x1                   	// #1
  407d68:	bl	401a30 <__sigsetjmp@plt>
  407d6c:	ldr	x1, [sp, #208]
  407d70:	ldr	w0, [sp, #184]
  407d74:	sxtw	x0, w0
  407d78:	lsl	x0, x0, #3
  407d7c:	add	x0, x1, x0
  407d80:	ldr	x1, [x0]
  407d84:	add	x0, sp, #0x30
  407d88:	ldr	x2, [sp, #1816]
  407d8c:	bl	405ce4 <tigetstr@plt+0x3e54>
  407d90:	str	w0, [sp, #1804]
  407d94:	ldr	w0, [sp, #1804]
  407d98:	cmp	w0, #0x0
  407d9c:	b.eq	407f64 <tigetstr@plt+0x60d4>  // b.none
  407da0:	ldrb	w0, [sp, #1765]
  407da4:	and	w0, w0, #0x40
  407da8:	and	w0, w0, #0xff
  407dac:	cmp	w0, #0x0
  407db0:	b.ne	407dc0 <tigetstr@plt+0x5f30>  // b.any
  407db4:	ldr	w0, [sp, #1768]
  407db8:	cmp	w0, #0x0
  407dbc:	b.eq	407df8 <tigetstr@plt+0x5f68>  // b.none
  407dc0:	ldr	x1, [sp, #176]
  407dc4:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  407dc8:	cmp	x1, x0
  407dcc:	b.eq	407df8 <tigetstr@plt+0x5f68>  // b.none
  407dd0:	ldrb	w0, [sp, #1764]
  407dd4:	and	w0, w0, #0x4
  407dd8:	and	w0, w0, #0xff
  407ddc:	cmp	w0, #0x0
  407de0:	b.eq	407df0 <tigetstr@plt+0x5f60>  // b.none
  407de4:	ldr	x0, [sp, #640]
  407de8:	bl	401a40 <putp@plt>
  407dec:	b	407df8 <tigetstr@plt+0x5f68>
  407df0:	add	x0, sp, #0x30
  407df4:	bl	405830 <tigetstr@plt+0x39a0>
  407df8:	ldr	w0, [sp, #1800]
  407dfc:	cmp	w0, #0x0
  407e00:	b.eq	407f1c <tigetstr@plt+0x608c>  // b.none
  407e04:	ldrb	w0, [sp, #1764]
  407e08:	and	w0, w0, #0x1
  407e0c:	and	w0, w0, #0xff
  407e10:	cmp	w0, #0x0
  407e14:	b.eq	407e24 <tigetstr@plt+0x5f94>  // b.none
  407e18:	add	x0, sp, #0x30
  407e1c:	mov	w1, #0x0                   	// #0
  407e20:	bl	40346c <tigetstr@plt+0x15dc>
  407e24:	ldrb	w0, [sp, #1764]
  407e28:	and	w0, w0, #0x4
  407e2c:	and	w0, w0, #0xff
  407e30:	cmp	w0, #0x0
  407e34:	b.eq	407e40 <tigetstr@plt+0x5fb0>  // b.none
  407e38:	ldr	x0, [sp, #584]
  407e3c:	bl	401a40 <putp@plt>
  407e40:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  407e44:	add	x0, x0, #0x2a8
  407e48:	ldr	x0, [x0]
  407e4c:	mov	x3, x0
  407e50:	mov	x2, #0xe                   	// #14
  407e54:	mov	x1, #0x1                   	// #1
  407e58:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  407e5c:	add	x0, x0, #0x48
  407e60:	bl	401cd0 <fwrite@plt>
  407e64:	ldr	w0, [sp, #196]
  407e68:	cmp	w0, #0xe
  407e6c:	b.le	407e7c <tigetstr@plt+0x5fec>
  407e70:	add	x0, sp, #0x30
  407e74:	mov	w1, #0xe                   	// #14
  407e78:	bl	40346c <tigetstr@plt+0x15dc>
  407e7c:	mov	w0, #0xa                   	// #10
  407e80:	bl	401e00 <putchar@plt>
  407e84:	ldrb	w0, [sp, #1764]
  407e88:	and	w0, w0, #0x4
  407e8c:	and	w0, w0, #0xff
  407e90:	cmp	w0, #0x0
  407e94:	b.eq	407ea0 <tigetstr@plt+0x6010>  // b.none
  407e98:	ldr	x0, [sp, #584]
  407e9c:	bl	401a40 <putp@plt>
  407ea0:	ldr	x1, [sp, #208]
  407ea4:	ldr	w0, [sp, #184]
  407ea8:	sxtw	x0, w0
  407eac:	lsl	x0, x0, #3
  407eb0:	add	x0, x1, x0
  407eb4:	ldr	x0, [x0]
  407eb8:	bl	401c20 <puts@plt>
  407ebc:	ldrb	w0, [sp, #1764]
  407ec0:	and	w0, w0, #0x4
  407ec4:	and	w0, w0, #0xff
  407ec8:	cmp	w0, #0x0
  407ecc:	b.eq	407ed8 <tigetstr@plt+0x6048>  // b.none
  407ed0:	ldr	x0, [sp, #584]
  407ed4:	bl	401a40 <putp@plt>
  407ed8:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  407edc:	add	x0, x0, #0x2a8
  407ee0:	ldr	x0, [x0]
  407ee4:	mov	x3, x0
  407ee8:	mov	x2, #0xf                   	// #15
  407eec:	mov	x1, #0x1                   	// #1
  407ef0:	adrp	x0, 409000 <tigetstr@plt+0x7170>
  407ef4:	add	x0, x0, #0x58
  407ef8:	bl	401cd0 <fwrite@plt>
  407efc:	ldr	w0, [sp, #568]
  407f00:	sub	w0, w0, #0x3
  407f04:	ldr	w1, [sp, #1804]
  407f08:	cmp	w1, w0
  407f0c:	b.lt	407f1c <tigetstr@plt+0x608c>  // b.tstop
  407f10:	ldr	w0, [sp, #568]
  407f14:	sub	w0, w0, #0x4
  407f18:	str	w0, [sp, #1804]
  407f1c:	ldrb	w0, [sp, #1766]
  407f20:	and	w0, w0, #0x1
  407f24:	and	w0, w0, #0xff
  407f28:	cmp	w0, #0x0
  407f2c:	b.eq	407f3c <tigetstr@plt+0x60ac>  // b.none
  407f30:	ldr	x0, [sp, #1816]
  407f34:	bl	406e1c <tigetstr@plt+0x4f8c>
  407f38:	b	407f64 <tigetstr@plt+0x60d4>
  407f3c:	ldrb	w0, [sp, #1767]
  407f40:	orr	w0, w0, #0x8
  407f44:	strb	w0, [sp, #1767]
  407f48:	add	x0, sp, #0x30
  407f4c:	ldr	w2, [sp, #1804]
  407f50:	ldr	x1, [sp, #1816]
  407f54:	bl	40692c <tigetstr@plt+0x4a9c>
  407f58:	ldrb	w0, [sp, #1767]
  407f5c:	and	w0, w0, #0xfffffff7
  407f60:	strb	w0, [sp, #1767]
  407f64:	add	x0, sp, #0x30
  407f68:	add	x0, x0, #0xc0
  407f6c:	mov	w1, #0x1                   	// #1
  407f70:	bl	401a30 <__sigsetjmp@plt>
  407f74:	adrp	x0, 41a000 <tigetstr@plt+0x18170>
  407f78:	add	x0, x0, #0x2a8
  407f7c:	ldr	x0, [x0]
  407f80:	bl	401d00 <fflush@plt>
  407f84:	ldr	x0, [sp, #1816]
  407f88:	bl	401ad0 <fclose@plt>
  407f8c:	str	xzr, [sp, #736]
  407f90:	ldr	x0, [sp, #736]
  407f94:	str	x0, [sp, #744]
  407f98:	str	xzr, [sp, #720]
  407f9c:	ldr	x0, [sp, #720]
  407fa0:	str	x0, [sp, #728]
  407fa4:	ldr	w0, [sp, #184]
  407fa8:	add	w0, w0, #0x1
  407fac:	str	w0, [sp, #184]
  407fb0:	ldrb	w0, [sp, #1765]
  407fb4:	and	w0, w0, #0xfffffffe
  407fb8:	strb	w0, [sp, #1765]
  407fbc:	b	407fc4 <tigetstr@plt+0x6134>
  407fc0:	nop
  407fc4:	ldr	w1, [sp, #184]
  407fc8:	ldr	w0, [sp, #216]
  407fcc:	cmp	w1, w0
  407fd0:	b.lt	407c38 <tigetstr@plt+0x5da8>  // b.tstop
  407fd4:	ldr	x0, [sp, #712]
  407fd8:	bl	401c90 <free@plt>
  407fdc:	ldr	x0, [sp, #1776]
  407fe0:	bl	401c90 <free@plt>
  407fe4:	ldr	x0, [sp, #552]
  407fe8:	bl	401c90 <free@plt>
  407fec:	bl	403c44 <tigetstr@plt+0x1db4>
  407ff0:	mov	w0, #0x0                   	// #0
  407ff4:	bl	4019f0 <exit@plt>
  407ff8:	stp	x29, x30, [sp, #-64]!
  407ffc:	mov	x29, sp
  408000:	stp	x19, x20, [sp, #16]
  408004:	adrp	x20, 419000 <tigetstr@plt+0x17170>
  408008:	add	x20, x20, #0xde0
  40800c:	stp	x21, x22, [sp, #32]
  408010:	adrp	x21, 419000 <tigetstr@plt+0x17170>
  408014:	add	x21, x21, #0xdd8
  408018:	sub	x20, x20, x21
  40801c:	mov	w22, w0
  408020:	stp	x23, x24, [sp, #48]
  408024:	mov	x23, x1
  408028:	mov	x24, x2
  40802c:	bl	401950 <mbrtowc@plt-0x40>
  408030:	cmp	xzr, x20, asr #3
  408034:	b.eq	408060 <tigetstr@plt+0x61d0>  // b.none
  408038:	asr	x20, x20, #3
  40803c:	mov	x19, #0x0                   	// #0
  408040:	ldr	x3, [x21, x19, lsl #3]
  408044:	mov	x2, x24
  408048:	add	x19, x19, #0x1
  40804c:	mov	x1, x23
  408050:	mov	w0, w22
  408054:	blr	x3
  408058:	cmp	x20, x19
  40805c:	b.ne	408040 <tigetstr@plt+0x61b0>  // b.any
  408060:	ldp	x19, x20, [sp, #16]
  408064:	ldp	x21, x22, [sp, #32]
  408068:	ldp	x23, x24, [sp, #48]
  40806c:	ldp	x29, x30, [sp], #64
  408070:	ret
  408074:	nop
  408078:	ret
  40807c:	nop
  408080:	adrp	x2, 41a000 <tigetstr@plt+0x18170>
  408084:	mov	x1, #0x0                   	// #0
  408088:	ldr	x2, [x2, #656]
  40808c:	b	401a60 <__cxa_atexit@plt>
  408090:	mov	x2, x1
  408094:	mov	x1, x0
  408098:	mov	w0, #0x0                   	// #0
  40809c:	b	401e10 <__xstat@plt>

Disassembly of section .fini:

00000000004080a0 <.fini>:
  4080a0:	stp	x29, x30, [sp, #-16]!
  4080a4:	mov	x29, sp
  4080a8:	ldp	x29, x30, [sp], #16
  4080ac:	ret
