--------------------------------------------------------------------------------
Release 14.3 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml lcd_top_flashcart.twx lcd_top_flashcart.ncd -o
lcd_top_flashcart.twr lcd_top_flashcart.pcf -ucf lcd_top.ucf

Design file:              lcd_top_flashcart.ncd
Physical constraint file: lcd_top_flashcart.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2012-10-12, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
8 logic loops found and disabled.

  ----------------------------------------------------------------------
 ! Warning: The following connections close logic loops, and some paths !
 !          through these connections may not be analyzed. To better    !
 !          understand the logic associated with these loops, run a     !
 !          Analyze Against User-Defined End-Point Analysis inside      !
 !          Timing Analyzer (timingan) with the listed signal as a      !
 !          source NET (*signal_name). The Timing Report will display   !
 !          all the paths associated with this signal and the logic     !
 !          loop will be reported.                                      !
 !                                                                      !
 ! Signal                            Driver            Load             !
 ! --------------------------------  ----------------  ---------------- !
 ! data_ext<5>                       SLICE_X75Y76.A    SLICE_X74Y80.A3  !
 ! data_ext<4>                       SLICE_X71Y75.B    SLICE_X71Y78.A4  !
 ! data_ext<7>                       LICE_X73Y79.AMUX  SLICE_X73Y84.B5  !
 ! data_ext<0>                       SLICE_X70Y75.B    SLICE_X71Y79.C5  !
 ! data_ext<1>                       SLICE_X70Y75.D    SLICE_X71Y80.B5  !
 ! data_ext<2>                       SLICE_X73Y81.B    SLICE_X73Y80.B2  !
 ! data_ext<6>                       LICE_X74Y78.AMUX  SLICE_X75Y79.A3  !
 ! data_ext<3>                       SLICE_X68Y75.B    SLICE_X68Y78.A5  !
  ---------------------------------------------------------------------- 


================================================================================
Timing constraint: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1535 paths analyzed, 317 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.952ns.
--------------------------------------------------------------------------------

Paths for end point cont/state_10 (SLICE_X28Y96.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.428ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_17 (FF)
  Destination:          cont/state_10 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.792ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (0.563 - 0.688)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_17 to cont/state_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y98.BQ      Tcko                  0.450   cont/clock_counter<17>
                                                       cont/clock_counter_17
    SLICE_X14Y97.A1      net (fanout=2)        1.055   cont/clock_counter<17>
    SLICE_X14Y97.A       Tilo                  0.094   cont/state_cmp_eq000023
                                                       cont/state_cmp_eq000023
    SLICE_X14Y95.C5      net (fanout=2)        0.556   cont/state_cmp_eq000023
    SLICE_X14Y95.C       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X28Y96.SR      net (fanout=9)        0.996   cont/n_state<15>1
    SLICE_X28Y96.CLK     Tsrck                 0.547   cont/state<11>
                                                       cont/state_10
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (1.185ns logic, 2.607ns route)
                                                       (31.3% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.616ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_7 (FF)
  Destination:          cont/state_10 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.611ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (0.563 - 0.681)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_7 to cont/state_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.DQ      Tcko                  0.450   cont/clock_counter<7>
                                                       cont/clock_counter_7
    SLICE_X14Y96.D1      net (fanout=2)        0.895   cont/clock_counter<7>
    SLICE_X14Y96.D       Tilo                  0.094   cont/state_cmp_eq000059
                                                       cont/state_cmp_eq000059
    SLICE_X14Y95.C4      net (fanout=2)        0.535   cont/state_cmp_eq000059
    SLICE_X14Y95.C       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X28Y96.SR      net (fanout=9)        0.996   cont/n_state<15>1
    SLICE_X28Y96.CLK     Tsrck                 0.547   cont/state<11>
                                                       cont/state_10
    -------------------------------------------------  ---------------------------
    Total                                      3.611ns (1.185ns logic, 2.426ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.719ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_6 (FF)
  Destination:          cont/state_10 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.508ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (0.563 - 0.681)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_6 to cont/state_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.CQ      Tcko                  0.450   cont/clock_counter<7>
                                                       cont/clock_counter_6
    SLICE_X14Y96.D3      net (fanout=2)        0.792   cont/clock_counter<6>
    SLICE_X14Y96.D       Tilo                  0.094   cont/state_cmp_eq000059
                                                       cont/state_cmp_eq000059
    SLICE_X14Y95.C4      net (fanout=2)        0.535   cont/state_cmp_eq000059
    SLICE_X14Y95.C       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X28Y96.SR      net (fanout=9)        0.996   cont/n_state<15>1
    SLICE_X28Y96.CLK     Tsrck                 0.547   cont/state<11>
                                                       cont/state_10
    -------------------------------------------------  ---------------------------
    Total                                      3.508ns (1.185ns logic, 2.323ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------

Paths for end point cont/state_11 (SLICE_X28Y96.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_17 (FF)
  Destination:          cont/state_11 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.790ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (0.563 - 0.688)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_17 to cont/state_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y98.BQ      Tcko                  0.450   cont/clock_counter<17>
                                                       cont/clock_counter_17
    SLICE_X14Y97.A1      net (fanout=2)        1.055   cont/clock_counter<17>
    SLICE_X14Y97.A       Tilo                  0.094   cont/state_cmp_eq000023
                                                       cont/state_cmp_eq000023
    SLICE_X14Y95.C5      net (fanout=2)        0.556   cont/state_cmp_eq000023
    SLICE_X14Y95.C       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X28Y96.SR      net (fanout=9)        0.996   cont/n_state<15>1
    SLICE_X28Y96.CLK     Tsrck                 0.545   cont/state<11>
                                                       cont/state_11
    -------------------------------------------------  ---------------------------
    Total                                      3.790ns (1.183ns logic, 2.607ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_7 (FF)
  Destination:          cont/state_11 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.609ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (0.563 - 0.681)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_7 to cont/state_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.DQ      Tcko                  0.450   cont/clock_counter<7>
                                                       cont/clock_counter_7
    SLICE_X14Y96.D1      net (fanout=2)        0.895   cont/clock_counter<7>
    SLICE_X14Y96.D       Tilo                  0.094   cont/state_cmp_eq000059
                                                       cont/state_cmp_eq000059
    SLICE_X14Y95.C4      net (fanout=2)        0.535   cont/state_cmp_eq000059
    SLICE_X14Y95.C       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X28Y96.SR      net (fanout=9)        0.996   cont/n_state<15>1
    SLICE_X28Y96.CLK     Tsrck                 0.545   cont/state<11>
                                                       cont/state_11
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (1.183ns logic, 2.426ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_6 (FF)
  Destination:          cont/state_11 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.506ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (0.563 - 0.681)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_6 to cont/state_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.CQ      Tcko                  0.450   cont/clock_counter<7>
                                                       cont/clock_counter_6
    SLICE_X14Y96.D3      net (fanout=2)        0.792   cont/clock_counter<6>
    SLICE_X14Y96.D       Tilo                  0.094   cont/state_cmp_eq000059
                                                       cont/state_cmp_eq000059
    SLICE_X14Y95.C4      net (fanout=2)        0.535   cont/state_cmp_eq000059
    SLICE_X14Y95.C       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X28Y96.SR      net (fanout=9)        0.996   cont/n_state<15>1
    SLICE_X28Y96.CLK     Tsrck                 0.545   cont/state<11>
                                                       cont/state_11
    -------------------------------------------------  ---------------------------
    Total                                      3.506ns (1.183ns logic, 2.323ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Paths for end point cont/state_9 (SLICE_X28Y96.SR), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     77.431ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_17 (FF)
  Destination:          cont/state_9 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.789ns (Levels of Logic = 2)
  Clock Path Skew:      -0.125ns (0.563 - 0.688)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_17 to cont/state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y98.BQ      Tcko                  0.450   cont/clock_counter<17>
                                                       cont/clock_counter_17
    SLICE_X14Y97.A1      net (fanout=2)        1.055   cont/clock_counter<17>
    SLICE_X14Y97.A       Tilo                  0.094   cont/state_cmp_eq000023
                                                       cont/state_cmp_eq000023
    SLICE_X14Y95.C5      net (fanout=2)        0.556   cont/state_cmp_eq000023
    SLICE_X14Y95.C       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X28Y96.SR      net (fanout=9)        0.996   cont/n_state<15>1
    SLICE_X28Y96.CLK     Tsrck                 0.544   cont/state<11>
                                                       cont/state_9
    -------------------------------------------------  ---------------------------
    Total                                      3.789ns (1.182ns logic, 2.607ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_7 (FF)
  Destination:          cont/state_9 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.608ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (0.563 - 0.681)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_7 to cont/state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.DQ      Tcko                  0.450   cont/clock_counter<7>
                                                       cont/clock_counter_7
    SLICE_X14Y96.D1      net (fanout=2)        0.895   cont/clock_counter<7>
    SLICE_X14Y96.D       Tilo                  0.094   cont/state_cmp_eq000059
                                                       cont/state_cmp_eq000059
    SLICE_X14Y95.C4      net (fanout=2)        0.535   cont/state_cmp_eq000059
    SLICE_X14Y95.C       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X28Y96.SR      net (fanout=9)        0.996   cont/n_state<15>1
    SLICE_X28Y96.CLK     Tsrck                 0.544   cont/state<11>
                                                       cont/state_9
    -------------------------------------------------  ---------------------------
    Total                                      3.608ns (1.182ns logic, 2.426ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     77.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               cont/clock_counter_6 (FF)
  Destination:          cont/state_9 (FF)
  Requirement:          81.380ns
  Data Path Delay:      3.505ns (Levels of Logic = 2)
  Clock Path Skew:      -0.118ns (0.563 - 0.681)
  Source Clock:         ac97_bitclk_BUFGP rising at 0.000ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: cont/clock_counter_6 to cont/state_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y95.CQ      Tcko                  0.450   cont/clock_counter<7>
                                                       cont/clock_counter_6
    SLICE_X14Y96.D3      net (fanout=2)        0.792   cont/clock_counter<6>
    SLICE_X14Y96.D       Tilo                  0.094   cont/state_cmp_eq000059
                                                       cont/state_cmp_eq000059
    SLICE_X14Y95.C4      net (fanout=2)        0.535   cont/state_cmp_eq000059
    SLICE_X14Y95.C       Tilo                  0.094   cont/state<15>
                                                       cont/state_cmp_eq0000118
    SLICE_X28Y96.SR      net (fanout=9)        0.996   cont/n_state<15>1
    SLICE_X28Y96.CLK     Tsrck                 0.544   cont/state<11>
                                                       cont/state_9
    -------------------------------------------------  ---------------------------
    Total                                      3.505ns (1.182ns logic, 2.323ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point audio/freq3div/counter_6 (SLICE_X44Y89.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.473ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/counter_6 (FF)
  Destination:          audio/freq3div/counter_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.473ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/counter_6 to audio/freq3div/counter_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y89.AQ      Tcko                  0.433   audio/freq3div/counter<6>
                                                       audio/freq3div/counter_6
    SLICE_X44Y89.AX      net (fanout=2)        0.160   audio/freq3div/counter<6>
    SLICE_X44Y89.CLK     Tckdi       (-Th)     0.120   audio/freq3div/counter<6>
                                                       audio/freq3div/Mcount_counter_xor<6>11_f7
                                                       audio/freq3div/counter_6
    -------------------------------------------------  ---------------------------
    Total                                      0.473ns (0.313ns logic, 0.160ns route)
                                                       (66.2% logic, 33.8% route)

--------------------------------------------------------------------------------

Paths for end point audio/gen/rot/level_1 (SLICE_X32Y72.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.491ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/gen/rot/state_FSM_FFd1 (FF)
  Destination:          audio/gen/rot/level_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.500ns (Levels of Logic = 1)
  Clock Path Skew:      0.009ns (0.134 - 0.125)
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/gen/rot/state_FSM_FFd1 to audio/gen/rot/level_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y72.AQ      Tcko                  0.414   audio/gen/rot/state_FSM_FFd2
                                                       audio/gen/rot/state_FSM_FFd1
    SLICE_X32Y72.A6      net (fanout=6)        0.305   audio/gen/rot/state_FSM_FFd1
    SLICE_X32Y72.CLK     Tah         (-Th)     0.219   audio/gen/rot/level<2>
                                                       audio/gen/rot/Mcount_level_xor<1>11
                                                       audio/gen/rot/level_1
    -------------------------------------------------  ---------------------------
    Total                                      0.500ns (0.195ns logic, 0.305ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------

Paths for end point audio/freq3div/clock_out (SLICE_X46Y87.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.498ns (requirement - (clock path skew + uncertainty - data path))
  Source:               audio/freq3div/clock_out (FF)
  Destination:          audio/freq3div/clock_out (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.498ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ac97_bitclk_BUFGP rising at 81.380ns
  Destination Clock:    ac97_bitclk_BUFGP rising at 81.380ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: audio/freq3div/clock_out to audio/freq3div/clock_out
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y87.CQ      Tcko                  0.414   audio/freq3div/clock_out1
                                                       audio/freq3div/clock_out
    SLICE_X46Y87.C6      net (fanout=2)        0.279   audio/freq3div/clock_out1
    SLICE_X46Y87.CLK     Tah         (-Th)     0.195   audio/freq3div/clock_out1
                                                       audio/freq3div/clock_out_rstpot
                                                       audio/freq3div/clock_out
    -------------------------------------------------  ---------------------------
    Total                                      0.498ns (0.219ns logic, 0.279ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ac97_bitclk = PERIOD TIMEGRP "ac97_bitclk" 12.288 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 79.714ns (period - min period limit)
  Period: 81.380ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: ac97_bitclk_BUFGP/BUFG/I0
  Logical resource: ac97_bitclk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y7.I0
  Clock network: ac97_bitclk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min low pulse limit / (low pulse / period)))
  Period: 81.380ns
  Low pulse: 40.690ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR52<7>/SR
  Logical resource: audio/regs/NR52_7/SR
  Location pin: SLICE_X59Y93.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------
Slack: 80.326ns (period - (min high pulse limit / (high pulse / period)))
  Period: 81.380ns
  High pulse: 40.690ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: audio/regs/NR52<7>/SR
  Logical resource: audio/regs/NR52_7/SR
  Location pin: SLICE_X59Y93.SR
  Clock network: GPIO_SW_C_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock ac97_bitclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ac97_bitclk    |    3.952|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1535 paths, 0 nets, and 299 connections

Design statistics:
   Minimum period:   3.952ns{1}   (Maximum frequency: 253.036MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 02 22:08:16 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 519 MB



