#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* I2C_SCB */
#define I2C_SCB__CTRL CYREG_SCB1_CTRL
#define I2C_SCB__EZ_DATA0 CYREG_SCB1_EZ_DATA0
#define I2C_SCB__EZ_DATA1 CYREG_SCB1_EZ_DATA1
#define I2C_SCB__EZ_DATA10 CYREG_SCB1_EZ_DATA10
#define I2C_SCB__EZ_DATA11 CYREG_SCB1_EZ_DATA11
#define I2C_SCB__EZ_DATA12 CYREG_SCB1_EZ_DATA12
#define I2C_SCB__EZ_DATA13 CYREG_SCB1_EZ_DATA13
#define I2C_SCB__EZ_DATA14 CYREG_SCB1_EZ_DATA14
#define I2C_SCB__EZ_DATA15 CYREG_SCB1_EZ_DATA15
#define I2C_SCB__EZ_DATA16 CYREG_SCB1_EZ_DATA16
#define I2C_SCB__EZ_DATA17 CYREG_SCB1_EZ_DATA17
#define I2C_SCB__EZ_DATA18 CYREG_SCB1_EZ_DATA18
#define I2C_SCB__EZ_DATA19 CYREG_SCB1_EZ_DATA19
#define I2C_SCB__EZ_DATA2 CYREG_SCB1_EZ_DATA2
#define I2C_SCB__EZ_DATA20 CYREG_SCB1_EZ_DATA20
#define I2C_SCB__EZ_DATA21 CYREG_SCB1_EZ_DATA21
#define I2C_SCB__EZ_DATA22 CYREG_SCB1_EZ_DATA22
#define I2C_SCB__EZ_DATA23 CYREG_SCB1_EZ_DATA23
#define I2C_SCB__EZ_DATA24 CYREG_SCB1_EZ_DATA24
#define I2C_SCB__EZ_DATA25 CYREG_SCB1_EZ_DATA25
#define I2C_SCB__EZ_DATA26 CYREG_SCB1_EZ_DATA26
#define I2C_SCB__EZ_DATA27 CYREG_SCB1_EZ_DATA27
#define I2C_SCB__EZ_DATA28 CYREG_SCB1_EZ_DATA28
#define I2C_SCB__EZ_DATA29 CYREG_SCB1_EZ_DATA29
#define I2C_SCB__EZ_DATA3 CYREG_SCB1_EZ_DATA3
#define I2C_SCB__EZ_DATA30 CYREG_SCB1_EZ_DATA30
#define I2C_SCB__EZ_DATA31 CYREG_SCB1_EZ_DATA31
#define I2C_SCB__EZ_DATA4 CYREG_SCB1_EZ_DATA4
#define I2C_SCB__EZ_DATA5 CYREG_SCB1_EZ_DATA5
#define I2C_SCB__EZ_DATA6 CYREG_SCB1_EZ_DATA6
#define I2C_SCB__EZ_DATA7 CYREG_SCB1_EZ_DATA7
#define I2C_SCB__EZ_DATA8 CYREG_SCB1_EZ_DATA8
#define I2C_SCB__EZ_DATA9 CYREG_SCB1_EZ_DATA9
#define I2C_SCB__I2C_CFG CYREG_SCB1_I2C_CFG
#define I2C_SCB__I2C_CTRL CYREG_SCB1_I2C_CTRL
#define I2C_SCB__I2C_M_CMD CYREG_SCB1_I2C_M_CMD
#define I2C_SCB__I2C_S_CMD CYREG_SCB1_I2C_S_CMD
#define I2C_SCB__I2C_STATUS CYREG_SCB1_I2C_STATUS
#define I2C_SCB__INTR_CAUSE CYREG_SCB1_INTR_CAUSE
#define I2C_SCB__INTR_I2C_EC CYREG_SCB1_INTR_I2C_EC
#define I2C_SCB__INTR_I2C_EC_MASK CYREG_SCB1_INTR_I2C_EC_MASK
#define I2C_SCB__INTR_I2C_EC_MASKED CYREG_SCB1_INTR_I2C_EC_MASKED
#define I2C_SCB__INTR_M CYREG_SCB1_INTR_M
#define I2C_SCB__INTR_M_MASK CYREG_SCB1_INTR_M_MASK
#define I2C_SCB__INTR_M_MASKED CYREG_SCB1_INTR_M_MASKED
#define I2C_SCB__INTR_M_SET CYREG_SCB1_INTR_M_SET
#define I2C_SCB__INTR_RX CYREG_SCB1_INTR_RX
#define I2C_SCB__INTR_RX_MASK CYREG_SCB1_INTR_RX_MASK
#define I2C_SCB__INTR_RX_MASKED CYREG_SCB1_INTR_RX_MASKED
#define I2C_SCB__INTR_RX_SET CYREG_SCB1_INTR_RX_SET
#define I2C_SCB__INTR_S CYREG_SCB1_INTR_S
#define I2C_SCB__INTR_S_MASK CYREG_SCB1_INTR_S_MASK
#define I2C_SCB__INTR_S_MASKED CYREG_SCB1_INTR_S_MASKED
#define I2C_SCB__INTR_S_SET CYREG_SCB1_INTR_S_SET
#define I2C_SCB__INTR_SPI_EC CYREG_SCB1_INTR_SPI_EC
#define I2C_SCB__INTR_SPI_EC_MASK CYREG_SCB1_INTR_SPI_EC_MASK
#define I2C_SCB__INTR_SPI_EC_MASKED CYREG_SCB1_INTR_SPI_EC_MASKED
#define I2C_SCB__INTR_TX CYREG_SCB1_INTR_TX
#define I2C_SCB__INTR_TX_MASK CYREG_SCB1_INTR_TX_MASK
#define I2C_SCB__INTR_TX_MASKED CYREG_SCB1_INTR_TX_MASKED
#define I2C_SCB__INTR_TX_SET CYREG_SCB1_INTR_TX_SET
#define I2C_SCB__RX_CTRL CYREG_SCB1_RX_CTRL
#define I2C_SCB__RX_FIFO_CTRL CYREG_SCB1_RX_FIFO_CTRL
#define I2C_SCB__RX_FIFO_RD CYREG_SCB1_RX_FIFO_RD
#define I2C_SCB__RX_FIFO_RD_SILENT CYREG_SCB1_RX_FIFO_RD_SILENT
#define I2C_SCB__RX_FIFO_STATUS CYREG_SCB1_RX_FIFO_STATUS
#define I2C_SCB__RX_MATCH CYREG_SCB1_RX_MATCH
#define I2C_SCB__SPI_CTRL CYREG_SCB1_SPI_CTRL
#define I2C_SCB__SPI_STATUS CYREG_SCB1_SPI_STATUS
#define I2C_SCB__SS0_POSISTION 0u
#define I2C_SCB__SS1_POSISTION 1u
#define I2C_SCB__SS2_POSISTION 2u
#define I2C_SCB__SS3_POSISTION 3u
#define I2C_SCB__STATUS CYREG_SCB1_STATUS
#define I2C_SCB__TX_CTRL CYREG_SCB1_TX_CTRL
#define I2C_SCB__TX_FIFO_CTRL CYREG_SCB1_TX_FIFO_CTRL
#define I2C_SCB__TX_FIFO_STATUS CYREG_SCB1_TX_FIFO_STATUS
#define I2C_SCB__TX_FIFO_WR CYREG_SCB1_TX_FIFO_WR
#define I2C_SCB__UART_CTRL CYREG_SCB1_UART_CTRL
#define I2C_SCB__UART_FLOW_CTRL CYREG_SCB1_UART_FLOW_CTRL
#define I2C_SCB__UART_RX_CTRL CYREG_SCB1_UART_RX_CTRL
#define I2C_SCB__UART_RX_STATUS CYREG_SCB1_UART_RX_STATUS
#define I2C_SCB__UART_TX_CTRL CYREG_SCB1_UART_TX_CTRL

/* I2C_SCB_IRQ */
#define I2C_SCB_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define I2C_SCB_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define I2C_SCB_IRQ__INTC_MASK 0x400u
#define I2C_SCB_IRQ__INTC_NUMBER 10u
#define I2C_SCB_IRQ__INTC_PRIOR_MASK 0xC00000u
#define I2C_SCB_IRQ__INTC_PRIOR_NUM 3u
#define I2C_SCB_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR2
#define I2C_SCB_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define I2C_SCB_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* I2C_SCBCLK */
#define I2C_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL2
#define I2C_SCBCLK__DIV_ID 0x00000043u
#define I2C_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL3
#define I2C_SCBCLK__PA_DIV_ID 0x000000FFu

/* I2C_scl */
#define I2C_scl__0__DR CYREG_GPIO_PRT3_DR
#define I2C_scl__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_scl__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_scl__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_scl__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2C_scl__0__HSIOM_MASK 0x00F00000u
#define I2C_scl__0__HSIOM_SHIFT 20u
#define I2C_scl__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_scl__0__INTR CYREG_GPIO_PRT3_INTR
#define I2C_scl__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_scl__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_scl__0__MASK 0x20u
#define I2C_scl__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2C_scl__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2C_scl__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2C_scl__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2C_scl__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2C_scl__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2C_scl__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2C_scl__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2C_scl__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2C_scl__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2C_scl__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2C_scl__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2C_scl__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2C_scl__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2C_scl__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2C_scl__0__PC CYREG_GPIO_PRT3_PC
#define I2C_scl__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_scl__0__PORT 3u
#define I2C_scl__0__PS CYREG_GPIO_PRT3_PS
#define I2C_scl__0__SHIFT 5
#define I2C_scl__DR CYREG_GPIO_PRT3_DR
#define I2C_scl__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_scl__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_scl__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_scl__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_scl__INTR CYREG_GPIO_PRT3_INTR
#define I2C_scl__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_scl__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_scl__MASK 0x20u
#define I2C_scl__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2C_scl__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2C_scl__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2C_scl__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2C_scl__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2C_scl__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2C_scl__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2C_scl__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2C_scl__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2C_scl__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2C_scl__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2C_scl__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2C_scl__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2C_scl__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2C_scl__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2C_scl__PC CYREG_GPIO_PRT3_PC
#define I2C_scl__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_scl__PORT 3u
#define I2C_scl__PS CYREG_GPIO_PRT3_PS
#define I2C_scl__SHIFT 5

/* I2C_sda */
#define I2C_sda__0__DR CYREG_GPIO_PRT3_DR
#define I2C_sda__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_sda__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_sda__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_sda__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define I2C_sda__0__HSIOM_MASK 0x000F0000u
#define I2C_sda__0__HSIOM_SHIFT 16u
#define I2C_sda__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_sda__0__INTR CYREG_GPIO_PRT3_INTR
#define I2C_sda__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_sda__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_sda__0__MASK 0x10u
#define I2C_sda__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2C_sda__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2C_sda__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2C_sda__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2C_sda__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2C_sda__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2C_sda__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2C_sda__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2C_sda__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2C_sda__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2C_sda__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2C_sda__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2C_sda__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2C_sda__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2C_sda__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2C_sda__0__PC CYREG_GPIO_PRT3_PC
#define I2C_sda__0__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_sda__0__PORT 3u
#define I2C_sda__0__PS CYREG_GPIO_PRT3_PS
#define I2C_sda__0__SHIFT 4
#define I2C_sda__DR CYREG_GPIO_PRT3_DR
#define I2C_sda__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define I2C_sda__DR_INV CYREG_GPIO_PRT3_DR_INV
#define I2C_sda__DR_SET CYREG_GPIO_PRT3_DR_SET
#define I2C_sda__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_sda__INTR CYREG_GPIO_PRT3_INTR
#define I2C_sda__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define I2C_sda__INTSTAT CYREG_GPIO_PRT3_INTR
#define I2C_sda__MASK 0x10u
#define I2C_sda__PA__CFG0 CYREG_UDB_PA3_CFG0
#define I2C_sda__PA__CFG1 CYREG_UDB_PA3_CFG1
#define I2C_sda__PA__CFG10 CYREG_UDB_PA3_CFG10
#define I2C_sda__PA__CFG11 CYREG_UDB_PA3_CFG11
#define I2C_sda__PA__CFG12 CYREG_UDB_PA3_CFG12
#define I2C_sda__PA__CFG13 CYREG_UDB_PA3_CFG13
#define I2C_sda__PA__CFG14 CYREG_UDB_PA3_CFG14
#define I2C_sda__PA__CFG2 CYREG_UDB_PA3_CFG2
#define I2C_sda__PA__CFG3 CYREG_UDB_PA3_CFG3
#define I2C_sda__PA__CFG4 CYREG_UDB_PA3_CFG4
#define I2C_sda__PA__CFG5 CYREG_UDB_PA3_CFG5
#define I2C_sda__PA__CFG6 CYREG_UDB_PA3_CFG6
#define I2C_sda__PA__CFG7 CYREG_UDB_PA3_CFG7
#define I2C_sda__PA__CFG8 CYREG_UDB_PA3_CFG8
#define I2C_sda__PA__CFG9 CYREG_UDB_PA3_CFG9
#define I2C_sda__PC CYREG_GPIO_PRT3_PC
#define I2C_sda__PC2 CYREG_GPIO_PRT3_PC2
#define I2C_sda__PORT 3u
#define I2C_sda__PS CYREG_GPIO_PRT3_PS
#define I2C_sda__SHIFT 4

/* UART_rx */
#define UART_rx__0__DR CYREG_GPIO_PRT0_DR
#define UART_rx__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_rx__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_rx__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_rx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define UART_rx__0__HSIOM_MASK 0x000F0000u
#define UART_rx__0__HSIOM_SHIFT 16u
#define UART_rx__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_rx__0__INTR CYREG_GPIO_PRT0_INTR
#define UART_rx__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_rx__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_rx__0__MASK 0x10u
#define UART_rx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_rx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_rx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_rx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_rx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_rx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_rx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_rx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_rx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_rx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_rx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_rx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_rx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_rx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_rx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_rx__0__PC CYREG_GPIO_PRT0_PC
#define UART_rx__0__PC2 CYREG_GPIO_PRT0_PC2
#define UART_rx__0__PORT 0u
#define UART_rx__0__PS CYREG_GPIO_PRT0_PS
#define UART_rx__0__SHIFT 4
#define UART_rx__DR CYREG_GPIO_PRT0_DR
#define UART_rx__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_rx__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_rx__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_rx__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_rx__INTR CYREG_GPIO_PRT0_INTR
#define UART_rx__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_rx__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_rx__MASK 0x10u
#define UART_rx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_rx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_rx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_rx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_rx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_rx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_rx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_rx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_rx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_rx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_rx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_rx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_rx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_rx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_rx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_rx__PC CYREG_GPIO_PRT0_PC
#define UART_rx__PC2 CYREG_GPIO_PRT0_PC2
#define UART_rx__PORT 0u
#define UART_rx__PS CYREG_GPIO_PRT0_PS
#define UART_rx__SHIFT 4

/* UART_SCB */
#define UART_SCB__CTRL CYREG_SCB0_CTRL
#define UART_SCB__EZ_DATA0 CYREG_SCB0_EZ_DATA0
#define UART_SCB__EZ_DATA1 CYREG_SCB0_EZ_DATA1
#define UART_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define UART_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define UART_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define UART_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define UART_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define UART_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define UART_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define UART_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define UART_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define UART_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define UART_SCB__EZ_DATA2 CYREG_SCB0_EZ_DATA2
#define UART_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define UART_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define UART_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define UART_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define UART_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define UART_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define UART_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define UART_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define UART_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define UART_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define UART_SCB__EZ_DATA3 CYREG_SCB0_EZ_DATA3
#define UART_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define UART_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define UART_SCB__EZ_DATA4 CYREG_SCB0_EZ_DATA4
#define UART_SCB__EZ_DATA5 CYREG_SCB0_EZ_DATA5
#define UART_SCB__EZ_DATA6 CYREG_SCB0_EZ_DATA6
#define UART_SCB__EZ_DATA7 CYREG_SCB0_EZ_DATA7
#define UART_SCB__EZ_DATA8 CYREG_SCB0_EZ_DATA8
#define UART_SCB__EZ_DATA9 CYREG_SCB0_EZ_DATA9
#define UART_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define UART_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define UART_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define UART_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define UART_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define UART_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define UART_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define UART_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define UART_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define UART_SCB__INTR_M CYREG_SCB0_INTR_M
#define UART_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define UART_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define UART_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define UART_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define UART_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define UART_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define UART_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define UART_SCB__INTR_S CYREG_SCB0_INTR_S
#define UART_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define UART_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define UART_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define UART_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define UART_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define UART_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define UART_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define UART_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define UART_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define UART_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define UART_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define UART_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define UART_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define UART_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define UART_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define UART_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define UART_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define UART_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define UART_SCB__SS0_POSISTION 0u
#define UART_SCB__SS1_POSISTION 1u
#define UART_SCB__SS2_POSISTION 2u
#define UART_SCB__SS3_POSISTION 3u
#define UART_SCB__STATUS CYREG_SCB0_STATUS
#define UART_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define UART_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define UART_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define UART_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define UART_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define UART_SCB__UART_FLOW_CTRL CYREG_SCB0_UART_FLOW_CTRL
#define UART_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define UART_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define UART_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* UART_SCBCLK */
#define UART_SCBCLK__CTRL_REGISTER CYREG_PERI_PCLK_CTL1
#define UART_SCBCLK__DIV_ID 0x00000044u
#define UART_SCBCLK__DIV_REGISTER CYREG_PERI_DIV_16_CTL4
#define UART_SCBCLK__PA_DIV_ID 0x000000FFu

/* UART_tx */
#define UART_tx__0__DR CYREG_GPIO_PRT0_DR
#define UART_tx__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_tx__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_tx__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_tx__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define UART_tx__0__HSIOM_MASK 0x00F00000u
#define UART_tx__0__HSIOM_SHIFT 20u
#define UART_tx__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_tx__0__INTR CYREG_GPIO_PRT0_INTR
#define UART_tx__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_tx__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_tx__0__MASK 0x20u
#define UART_tx__0__OUT_SEL CYREG_UDB_PA0_CFG10
#define UART_tx__0__OUT_SEL_SHIFT 10u
#define UART_tx__0__OUT_SEL_VAL -1u
#define UART_tx__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_tx__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_tx__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_tx__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_tx__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_tx__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_tx__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_tx__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_tx__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_tx__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_tx__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_tx__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_tx__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_tx__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_tx__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_tx__0__PC CYREG_GPIO_PRT0_PC
#define UART_tx__0__PC2 CYREG_GPIO_PRT0_PC2
#define UART_tx__0__PORT 0u
#define UART_tx__0__PS CYREG_GPIO_PRT0_PS
#define UART_tx__0__SHIFT 5
#define UART_tx__DR CYREG_GPIO_PRT0_DR
#define UART_tx__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define UART_tx__DR_INV CYREG_GPIO_PRT0_DR_INV
#define UART_tx__DR_SET CYREG_GPIO_PRT0_DR_SET
#define UART_tx__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_tx__INTR CYREG_GPIO_PRT0_INTR
#define UART_tx__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define UART_tx__INTSTAT CYREG_GPIO_PRT0_INTR
#define UART_tx__MASK 0x20u
#define UART_tx__PA__CFG0 CYREG_UDB_PA0_CFG0
#define UART_tx__PA__CFG1 CYREG_UDB_PA0_CFG1
#define UART_tx__PA__CFG10 CYREG_UDB_PA0_CFG10
#define UART_tx__PA__CFG11 CYREG_UDB_PA0_CFG11
#define UART_tx__PA__CFG12 CYREG_UDB_PA0_CFG12
#define UART_tx__PA__CFG13 CYREG_UDB_PA0_CFG13
#define UART_tx__PA__CFG14 CYREG_UDB_PA0_CFG14
#define UART_tx__PA__CFG2 CYREG_UDB_PA0_CFG2
#define UART_tx__PA__CFG3 CYREG_UDB_PA0_CFG3
#define UART_tx__PA__CFG4 CYREG_UDB_PA0_CFG4
#define UART_tx__PA__CFG5 CYREG_UDB_PA0_CFG5
#define UART_tx__PA__CFG6 CYREG_UDB_PA0_CFG6
#define UART_tx__PA__CFG7 CYREG_UDB_PA0_CFG7
#define UART_tx__PA__CFG8 CYREG_UDB_PA0_CFG8
#define UART_tx__PA__CFG9 CYREG_UDB_PA0_CFG9
#define UART_tx__PC CYREG_GPIO_PRT0_PC
#define UART_tx__PC2 CYREG_GPIO_PRT0_PC2
#define UART_tx__PORT 0u
#define UART_tx__PS CYREG_GPIO_PRT0_PS
#define UART_tx__SHIFT 5

/* in_1 */
#define in_1__0__DR CYREG_GPIO_PRT3_DR
#define in_1__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define in_1__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define in_1__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define in_1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define in_1__0__HSIOM_MASK 0x000000F0u
#define in_1__0__HSIOM_SHIFT 4u
#define in_1__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define in_1__0__INTR CYREG_GPIO_PRT3_INTR
#define in_1__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define in_1__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define in_1__0__MASK 0x02u
#define in_1__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define in_1__0__OUT_SEL_SHIFT 2u
#define in_1__0__OUT_SEL_VAL 3u
#define in_1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define in_1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define in_1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define in_1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define in_1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define in_1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define in_1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define in_1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define in_1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define in_1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define in_1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define in_1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define in_1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define in_1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define in_1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define in_1__0__PC CYREG_GPIO_PRT3_PC
#define in_1__0__PC2 CYREG_GPIO_PRT3_PC2
#define in_1__0__PORT 3u
#define in_1__0__PS CYREG_GPIO_PRT3_PS
#define in_1__0__SHIFT 1
#define in_1__DR CYREG_GPIO_PRT3_DR
#define in_1__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define in_1__DR_INV CYREG_GPIO_PRT3_DR_INV
#define in_1__DR_SET CYREG_GPIO_PRT3_DR_SET
#define in_1__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define in_1__INTR CYREG_GPIO_PRT3_INTR
#define in_1__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define in_1__INTSTAT CYREG_GPIO_PRT3_INTR
#define in_1__MASK 0x02u
#define in_1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define in_1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define in_1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define in_1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define in_1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define in_1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define in_1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define in_1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define in_1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define in_1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define in_1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define in_1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define in_1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define in_1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define in_1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define in_1__PC CYREG_GPIO_PRT3_PC
#define in_1__PC2 CYREG_GPIO_PRT3_PC2
#define in_1__PORT 3u
#define in_1__PS CYREG_GPIO_PRT3_PS
#define in_1__SHIFT 1

/* in_2 */
#define in_2__0__DR CYREG_GPIO_PRT3_DR
#define in_2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define in_2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define in_2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define in_2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define in_2__0__HSIOM_MASK 0x00000F00u
#define in_2__0__HSIOM_SHIFT 8u
#define in_2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define in_2__0__INTR CYREG_GPIO_PRT3_INTR
#define in_2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define in_2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define in_2__0__MASK 0x04u
#define in_2__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define in_2__0__OUT_SEL_SHIFT 4u
#define in_2__0__OUT_SEL_VAL 2u
#define in_2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define in_2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define in_2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define in_2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define in_2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define in_2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define in_2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define in_2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define in_2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define in_2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define in_2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define in_2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define in_2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define in_2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define in_2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define in_2__0__PC CYREG_GPIO_PRT3_PC
#define in_2__0__PC2 CYREG_GPIO_PRT3_PC2
#define in_2__0__PORT 3u
#define in_2__0__PS CYREG_GPIO_PRT3_PS
#define in_2__0__SHIFT 2
#define in_2__DR CYREG_GPIO_PRT3_DR
#define in_2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define in_2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define in_2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define in_2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define in_2__INTR CYREG_GPIO_PRT3_INTR
#define in_2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define in_2__INTSTAT CYREG_GPIO_PRT3_INTR
#define in_2__MASK 0x04u
#define in_2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define in_2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define in_2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define in_2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define in_2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define in_2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define in_2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define in_2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define in_2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define in_2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define in_2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define in_2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define in_2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define in_2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define in_2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define in_2__PC CYREG_GPIO_PRT3_PC
#define in_2__PC2 CYREG_GPIO_PRT3_PC2
#define in_2__PORT 3u
#define in_2__PS CYREG_GPIO_PRT3_PS
#define in_2__SHIFT 2

/* in_3 */
#define in_3__0__DR CYREG_GPIO_PRT1_DR
#define in_3__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define in_3__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define in_3__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define in_3__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define in_3__0__HSIOM_MASK 0x000000F0u
#define in_3__0__HSIOM_SHIFT 4u
#define in_3__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define in_3__0__INTR CYREG_GPIO_PRT1_INTR
#define in_3__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define in_3__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define in_3__0__MASK 0x02u
#define in_3__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define in_3__0__OUT_SEL_SHIFT 2u
#define in_3__0__OUT_SEL_VAL 2u
#define in_3__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define in_3__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define in_3__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define in_3__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define in_3__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define in_3__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define in_3__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define in_3__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define in_3__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define in_3__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define in_3__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define in_3__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define in_3__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define in_3__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define in_3__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define in_3__0__PC CYREG_GPIO_PRT1_PC
#define in_3__0__PC2 CYREG_GPIO_PRT1_PC2
#define in_3__0__PORT 1u
#define in_3__0__PS CYREG_GPIO_PRT1_PS
#define in_3__0__SHIFT 1
#define in_3__DR CYREG_GPIO_PRT1_DR
#define in_3__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define in_3__DR_INV CYREG_GPIO_PRT1_DR_INV
#define in_3__DR_SET CYREG_GPIO_PRT1_DR_SET
#define in_3__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define in_3__INTR CYREG_GPIO_PRT1_INTR
#define in_3__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define in_3__INTSTAT CYREG_GPIO_PRT1_INTR
#define in_3__MASK 0x02u
#define in_3__PA__CFG0 CYREG_UDB_PA1_CFG0
#define in_3__PA__CFG1 CYREG_UDB_PA1_CFG1
#define in_3__PA__CFG10 CYREG_UDB_PA1_CFG10
#define in_3__PA__CFG11 CYREG_UDB_PA1_CFG11
#define in_3__PA__CFG12 CYREG_UDB_PA1_CFG12
#define in_3__PA__CFG13 CYREG_UDB_PA1_CFG13
#define in_3__PA__CFG14 CYREG_UDB_PA1_CFG14
#define in_3__PA__CFG2 CYREG_UDB_PA1_CFG2
#define in_3__PA__CFG3 CYREG_UDB_PA1_CFG3
#define in_3__PA__CFG4 CYREG_UDB_PA1_CFG4
#define in_3__PA__CFG5 CYREG_UDB_PA1_CFG5
#define in_3__PA__CFG6 CYREG_UDB_PA1_CFG6
#define in_3__PA__CFG7 CYREG_UDB_PA1_CFG7
#define in_3__PA__CFG8 CYREG_UDB_PA1_CFG8
#define in_3__PA__CFG9 CYREG_UDB_PA1_CFG9
#define in_3__PC CYREG_GPIO_PRT1_PC
#define in_3__PC2 CYREG_GPIO_PRT1_PC2
#define in_3__PORT 1u
#define in_3__PS CYREG_GPIO_PRT1_PS
#define in_3__SHIFT 1

/* in_4 */
#define in_4__0__DR CYREG_GPIO_PRT1_DR
#define in_4__0__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define in_4__0__DR_INV CYREG_GPIO_PRT1_DR_INV
#define in_4__0__DR_SET CYREG_GPIO_PRT1_DR_SET
#define in_4__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define in_4__0__HSIOM_MASK 0x0000000Fu
#define in_4__0__HSIOM_SHIFT 0u
#define in_4__0__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define in_4__0__INTR CYREG_GPIO_PRT1_INTR
#define in_4__0__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define in_4__0__INTSTAT CYREG_GPIO_PRT1_INTR
#define in_4__0__MASK 0x01u
#define in_4__0__OUT_SEL CYREG_UDB_PA1_CFG10
#define in_4__0__OUT_SEL_SHIFT 0u
#define in_4__0__OUT_SEL_VAL 0u
#define in_4__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define in_4__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define in_4__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define in_4__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define in_4__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define in_4__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define in_4__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define in_4__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define in_4__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define in_4__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define in_4__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define in_4__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define in_4__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define in_4__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define in_4__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define in_4__0__PC CYREG_GPIO_PRT1_PC
#define in_4__0__PC2 CYREG_GPIO_PRT1_PC2
#define in_4__0__PORT 1u
#define in_4__0__PS CYREG_GPIO_PRT1_PS
#define in_4__0__SHIFT 0
#define in_4__DR CYREG_GPIO_PRT1_DR
#define in_4__DR_CLR CYREG_GPIO_PRT1_DR_CLR
#define in_4__DR_INV CYREG_GPIO_PRT1_DR_INV
#define in_4__DR_SET CYREG_GPIO_PRT1_DR_SET
#define in_4__INTCFG CYREG_GPIO_PRT1_INTR_CFG
#define in_4__INTR CYREG_GPIO_PRT1_INTR
#define in_4__INTR_CFG CYREG_GPIO_PRT1_INTR_CFG
#define in_4__INTSTAT CYREG_GPIO_PRT1_INTR
#define in_4__MASK 0x01u
#define in_4__PA__CFG0 CYREG_UDB_PA1_CFG0
#define in_4__PA__CFG1 CYREG_UDB_PA1_CFG1
#define in_4__PA__CFG10 CYREG_UDB_PA1_CFG10
#define in_4__PA__CFG11 CYREG_UDB_PA1_CFG11
#define in_4__PA__CFG12 CYREG_UDB_PA1_CFG12
#define in_4__PA__CFG13 CYREG_UDB_PA1_CFG13
#define in_4__PA__CFG14 CYREG_UDB_PA1_CFG14
#define in_4__PA__CFG2 CYREG_UDB_PA1_CFG2
#define in_4__PA__CFG3 CYREG_UDB_PA1_CFG3
#define in_4__PA__CFG4 CYREG_UDB_PA1_CFG4
#define in_4__PA__CFG5 CYREG_UDB_PA1_CFG5
#define in_4__PA__CFG6 CYREG_UDB_PA1_CFG6
#define in_4__PA__CFG7 CYREG_UDB_PA1_CFG7
#define in_4__PA__CFG8 CYREG_UDB_PA1_CFG8
#define in_4__PA__CFG9 CYREG_UDB_PA1_CFG9
#define in_4__PC CYREG_GPIO_PRT1_PC
#define in_4__PC2 CYREG_GPIO_PRT1_PC2
#define in_4__PORT 1u
#define in_4__PS CYREG_GPIO_PRT1_PS
#define in_4__SHIFT 0

/* en_1_2 */
#define en_1_2__0__DR CYREG_GPIO_PRT3_DR
#define en_1_2__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define en_1_2__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define en_1_2__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define en_1_2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define en_1_2__0__HSIOM_MASK 0x0000000Fu
#define en_1_2__0__HSIOM_SHIFT 0u
#define en_1_2__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define en_1_2__0__INTR CYREG_GPIO_PRT3_INTR
#define en_1_2__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define en_1_2__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define en_1_2__0__MASK 0x01u
#define en_1_2__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define en_1_2__0__OUT_SEL_SHIFT 0u
#define en_1_2__0__OUT_SEL_VAL 1u
#define en_1_2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define en_1_2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define en_1_2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define en_1_2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define en_1_2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define en_1_2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define en_1_2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define en_1_2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define en_1_2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define en_1_2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define en_1_2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define en_1_2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define en_1_2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define en_1_2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define en_1_2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define en_1_2__0__PC CYREG_GPIO_PRT3_PC
#define en_1_2__0__PC2 CYREG_GPIO_PRT3_PC2
#define en_1_2__0__PORT 3u
#define en_1_2__0__PS CYREG_GPIO_PRT3_PS
#define en_1_2__0__SHIFT 0
#define en_1_2__DR CYREG_GPIO_PRT3_DR
#define en_1_2__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define en_1_2__DR_INV CYREG_GPIO_PRT3_DR_INV
#define en_1_2__DR_SET CYREG_GPIO_PRT3_DR_SET
#define en_1_2__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define en_1_2__INTR CYREG_GPIO_PRT3_INTR
#define en_1_2__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define en_1_2__INTSTAT CYREG_GPIO_PRT3_INTR
#define en_1_2__MASK 0x01u
#define en_1_2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define en_1_2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define en_1_2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define en_1_2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define en_1_2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define en_1_2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define en_1_2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define en_1_2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define en_1_2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define en_1_2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define en_1_2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define en_1_2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define en_1_2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define en_1_2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define en_1_2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define en_1_2__PC CYREG_GPIO_PRT3_PC
#define en_1_2__PC2 CYREG_GPIO_PRT3_PC2
#define en_1_2__PORT 3u
#define en_1_2__PS CYREG_GPIO_PRT3_PS
#define en_1_2__SHIFT 0

/* en_3_4 */
#define en_3_4__0__DR CYREG_GPIO_PRT3_DR
#define en_3_4__0__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define en_3_4__0__DR_INV CYREG_GPIO_PRT3_DR_INV
#define en_3_4__0__DR_SET CYREG_GPIO_PRT3_DR_SET
#define en_3_4__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define en_3_4__0__HSIOM_MASK 0x0000F000u
#define en_3_4__0__HSIOM_SHIFT 12u
#define en_3_4__0__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define en_3_4__0__INTR CYREG_GPIO_PRT3_INTR
#define en_3_4__0__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define en_3_4__0__INTSTAT CYREG_GPIO_PRT3_INTR
#define en_3_4__0__MASK 0x08u
#define en_3_4__0__OUT_SEL CYREG_UDB_PA3_CFG10
#define en_3_4__0__OUT_SEL_SHIFT 6u
#define en_3_4__0__OUT_SEL_VAL 0u
#define en_3_4__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define en_3_4__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define en_3_4__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define en_3_4__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define en_3_4__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define en_3_4__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define en_3_4__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define en_3_4__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define en_3_4__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define en_3_4__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define en_3_4__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define en_3_4__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define en_3_4__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define en_3_4__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define en_3_4__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define en_3_4__0__PC CYREG_GPIO_PRT3_PC
#define en_3_4__0__PC2 CYREG_GPIO_PRT3_PC2
#define en_3_4__0__PORT 3u
#define en_3_4__0__PS CYREG_GPIO_PRT3_PS
#define en_3_4__0__SHIFT 3
#define en_3_4__DR CYREG_GPIO_PRT3_DR
#define en_3_4__DR_CLR CYREG_GPIO_PRT3_DR_CLR
#define en_3_4__DR_INV CYREG_GPIO_PRT3_DR_INV
#define en_3_4__DR_SET CYREG_GPIO_PRT3_DR_SET
#define en_3_4__INTCFG CYREG_GPIO_PRT3_INTR_CFG
#define en_3_4__INTR CYREG_GPIO_PRT3_INTR
#define en_3_4__INTR_CFG CYREG_GPIO_PRT3_INTR_CFG
#define en_3_4__INTSTAT CYREG_GPIO_PRT3_INTR
#define en_3_4__MASK 0x08u
#define en_3_4__PA__CFG0 CYREG_UDB_PA3_CFG0
#define en_3_4__PA__CFG1 CYREG_UDB_PA3_CFG1
#define en_3_4__PA__CFG10 CYREG_UDB_PA3_CFG10
#define en_3_4__PA__CFG11 CYREG_UDB_PA3_CFG11
#define en_3_4__PA__CFG12 CYREG_UDB_PA3_CFG12
#define en_3_4__PA__CFG13 CYREG_UDB_PA3_CFG13
#define en_3_4__PA__CFG14 CYREG_UDB_PA3_CFG14
#define en_3_4__PA__CFG2 CYREG_UDB_PA3_CFG2
#define en_3_4__PA__CFG3 CYREG_UDB_PA3_CFG3
#define en_3_4__PA__CFG4 CYREG_UDB_PA3_CFG4
#define en_3_4__PA__CFG5 CYREG_UDB_PA3_CFG5
#define en_3_4__PA__CFG6 CYREG_UDB_PA3_CFG6
#define en_3_4__PA__CFG7 CYREG_UDB_PA3_CFG7
#define en_3_4__PA__CFG8 CYREG_UDB_PA3_CFG8
#define en_3_4__PA__CFG9 CYREG_UDB_PA3_CFG9
#define en_3_4__PC CYREG_GPIO_PRT3_PC
#define en_3_4__PC2 CYREG_GPIO_PRT3_PC2
#define en_3_4__PORT 3u
#define en_3_4__PS CYREG_GPIO_PRT3_PS
#define en_3_4__SHIFT 3

/* QuadDec_cy_m0s8_tcpwm_1 */
#define QuadDec_cy_m0s8_tcpwm_1__CC CYREG_TCPWM_CNT0_CC
#define QuadDec_cy_m0s8_tcpwm_1__CC_BUFF CYREG_TCPWM_CNT0_CC_BUFF
#define QuadDec_cy_m0s8_tcpwm_1__COUNTER CYREG_TCPWM_CNT0_COUNTER
#define QuadDec_cy_m0s8_tcpwm_1__CTRL CYREG_TCPWM_CNT0_CTRL
#define QuadDec_cy_m0s8_tcpwm_1__INTR CYREG_TCPWM_CNT0_INTR
#define QuadDec_cy_m0s8_tcpwm_1__INTR_MASK CYREG_TCPWM_CNT0_INTR_MASK
#define QuadDec_cy_m0s8_tcpwm_1__INTR_MASKED CYREG_TCPWM_CNT0_INTR_MASKED
#define QuadDec_cy_m0s8_tcpwm_1__INTR_SET CYREG_TCPWM_CNT0_INTR_SET
#define QuadDec_cy_m0s8_tcpwm_1__PERIOD CYREG_TCPWM_CNT0_PERIOD
#define QuadDec_cy_m0s8_tcpwm_1__PERIOD_BUFF CYREG_TCPWM_CNT0_PERIOD_BUFF
#define QuadDec_cy_m0s8_tcpwm_1__STATUS CYREG_TCPWM_CNT0_STATUS
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMD CYREG_TCPWM_CMD
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK 0x01u
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT 0
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK 0x100u
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT 8
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK 0x1000000u
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT 24
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK 0x10000u
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT 16
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL CYREG_TCPWM_CTRL
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK 0x01u
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT 0
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE CYREG_TCPWM_INTR_CAUSE
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK 0x01u
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT 0
#define QuadDec_cy_m0s8_tcpwm_1__TCPWM_NUMBER 0u
#define QuadDec_cy_m0s8_tcpwm_1__TR_CTRL0 CYREG_TCPWM_CNT0_TR_CTRL0
#define QuadDec_cy_m0s8_tcpwm_1__TR_CTRL1 CYREG_TCPWM_CNT0_TR_CTRL1
#define QuadDec_cy_m0s8_tcpwm_1__TR_CTRL2 CYREG_TCPWM_CNT0_TR_CTRL2

/* decoder_A */
#define decoder_A__0__DR CYREG_GPIO_PRT2_DR
#define decoder_A__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define decoder_A__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define decoder_A__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define decoder_A__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define decoder_A__0__HSIOM_MASK 0x0000000Fu
#define decoder_A__0__HSIOM_SHIFT 0u
#define decoder_A__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define decoder_A__0__INTR CYREG_GPIO_PRT2_INTR
#define decoder_A__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define decoder_A__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define decoder_A__0__MASK 0x01u
#define decoder_A__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define decoder_A__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define decoder_A__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define decoder_A__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define decoder_A__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define decoder_A__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define decoder_A__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define decoder_A__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define decoder_A__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define decoder_A__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define decoder_A__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define decoder_A__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define decoder_A__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define decoder_A__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define decoder_A__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define decoder_A__0__PC CYREG_GPIO_PRT2_PC
#define decoder_A__0__PC2 CYREG_GPIO_PRT2_PC2
#define decoder_A__0__PORT 2u
#define decoder_A__0__PS CYREG_GPIO_PRT2_PS
#define decoder_A__0__SHIFT 0
#define decoder_A__DR CYREG_GPIO_PRT2_DR
#define decoder_A__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define decoder_A__DR_INV CYREG_GPIO_PRT2_DR_INV
#define decoder_A__DR_SET CYREG_GPIO_PRT2_DR_SET
#define decoder_A__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define decoder_A__INTR CYREG_GPIO_PRT2_INTR
#define decoder_A__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define decoder_A__INTSTAT CYREG_GPIO_PRT2_INTR
#define decoder_A__MASK 0x01u
#define decoder_A__PA__CFG0 CYREG_UDB_PA2_CFG0
#define decoder_A__PA__CFG1 CYREG_UDB_PA2_CFG1
#define decoder_A__PA__CFG10 CYREG_UDB_PA2_CFG10
#define decoder_A__PA__CFG11 CYREG_UDB_PA2_CFG11
#define decoder_A__PA__CFG12 CYREG_UDB_PA2_CFG12
#define decoder_A__PA__CFG13 CYREG_UDB_PA2_CFG13
#define decoder_A__PA__CFG14 CYREG_UDB_PA2_CFG14
#define decoder_A__PA__CFG2 CYREG_UDB_PA2_CFG2
#define decoder_A__PA__CFG3 CYREG_UDB_PA2_CFG3
#define decoder_A__PA__CFG4 CYREG_UDB_PA2_CFG4
#define decoder_A__PA__CFG5 CYREG_UDB_PA2_CFG5
#define decoder_A__PA__CFG6 CYREG_UDB_PA2_CFG6
#define decoder_A__PA__CFG7 CYREG_UDB_PA2_CFG7
#define decoder_A__PA__CFG8 CYREG_UDB_PA2_CFG8
#define decoder_A__PA__CFG9 CYREG_UDB_PA2_CFG9
#define decoder_A__PC CYREG_GPIO_PRT2_PC
#define decoder_A__PC2 CYREG_GPIO_PRT2_PC2
#define decoder_A__PORT 2u
#define decoder_A__PS CYREG_GPIO_PRT2_PS
#define decoder_A__SHIFT 0

/* decoder_B */
#define decoder_B__0__DR CYREG_GPIO_PRT2_DR
#define decoder_B__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define decoder_B__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define decoder_B__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define decoder_B__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define decoder_B__0__HSIOM_MASK 0x000000F0u
#define decoder_B__0__HSIOM_SHIFT 4u
#define decoder_B__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define decoder_B__0__INTR CYREG_GPIO_PRT2_INTR
#define decoder_B__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define decoder_B__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define decoder_B__0__MASK 0x02u
#define decoder_B__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define decoder_B__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define decoder_B__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define decoder_B__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define decoder_B__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define decoder_B__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define decoder_B__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define decoder_B__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define decoder_B__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define decoder_B__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define decoder_B__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define decoder_B__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define decoder_B__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define decoder_B__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define decoder_B__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define decoder_B__0__PC CYREG_GPIO_PRT2_PC
#define decoder_B__0__PC2 CYREG_GPIO_PRT2_PC2
#define decoder_B__0__PORT 2u
#define decoder_B__0__PS CYREG_GPIO_PRT2_PS
#define decoder_B__0__SHIFT 1
#define decoder_B__DR CYREG_GPIO_PRT2_DR
#define decoder_B__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define decoder_B__DR_INV CYREG_GPIO_PRT2_DR_INV
#define decoder_B__DR_SET CYREG_GPIO_PRT2_DR_SET
#define decoder_B__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define decoder_B__INTR CYREG_GPIO_PRT2_INTR
#define decoder_B__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define decoder_B__INTSTAT CYREG_GPIO_PRT2_INTR
#define decoder_B__MASK 0x02u
#define decoder_B__PA__CFG0 CYREG_UDB_PA2_CFG0
#define decoder_B__PA__CFG1 CYREG_UDB_PA2_CFG1
#define decoder_B__PA__CFG10 CYREG_UDB_PA2_CFG10
#define decoder_B__PA__CFG11 CYREG_UDB_PA2_CFG11
#define decoder_B__PA__CFG12 CYREG_UDB_PA2_CFG12
#define decoder_B__PA__CFG13 CYREG_UDB_PA2_CFG13
#define decoder_B__PA__CFG14 CYREG_UDB_PA2_CFG14
#define decoder_B__PA__CFG2 CYREG_UDB_PA2_CFG2
#define decoder_B__PA__CFG3 CYREG_UDB_PA2_CFG3
#define decoder_B__PA__CFG4 CYREG_UDB_PA2_CFG4
#define decoder_B__PA__CFG5 CYREG_UDB_PA2_CFG5
#define decoder_B__PA__CFG6 CYREG_UDB_PA2_CFG6
#define decoder_B__PA__CFG7 CYREG_UDB_PA2_CFG7
#define decoder_B__PA__CFG8 CYREG_UDB_PA2_CFG8
#define decoder_B__PA__CFG9 CYREG_UDB_PA2_CFG9
#define decoder_B__PC CYREG_GPIO_PRT2_PC
#define decoder_B__PC2 CYREG_GPIO_PRT2_PC2
#define decoder_B__PORT 2u
#define decoder_B__PS CYREG_GPIO_PRT2_PS
#define decoder_B__SHIFT 1

/* pwm_clock */
#define pwm_clock__CTRL_REGISTER CYREG_PERI_PCLK_CTL11
#define pwm_clock__DIV_ID 0x00000041u
#define pwm_clock__DIV_REGISTER CYREG_PERI_DIV_16_CTL1
#define pwm_clock__PA_DIV_ID 0x000000FFu

/* PWM_PWMUDB */
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL0
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL0
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL0
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL0
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK0
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK0
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK0
#define PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK0
#define PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define PWM_PWMUDB_genblk1_ctrlreg__32BIT_CONTROL_REG CYREG_UDB_W32_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__32BIT_COUNT_REG CYREG_UDB_W32_CTL
#define PWM_PWMUDB_genblk1_ctrlreg__32BIT_PERIOD_REG CYREG_UDB_W32_MSK
#define PWM_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_UDB_W8_CTL0
#define PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_UDB_W8_CTL0
#define PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST0
#define PWM_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_UDB_W8_MSK0
#define PWM_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_PWMUDB_genblk8_stsreg__1__MASK 0x02u
#define PWM_PWMUDB_genblk8_stsreg__1__POS 1
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_UDB_W16_ST0
#define PWM_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_PWMUDB_genblk8_stsreg__32BIT_MASK_REG CYREG_UDB_W32_MSK
#define PWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define PWM_PWMUDB_genblk8_stsreg__32BIT_STATUS_REG CYREG_UDB_W32_ST
#define PWM_PWMUDB_genblk8_stsreg__MASK 0x0Fu
#define PWM_PWMUDB_genblk8_stsreg__MASK_REG CYREG_UDB_W8_MSK0
#define PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_UDB_CAT16_CTL_ST0
#define PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_UDB_CAT16_CTL_ST0
#define PWM_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_UDB_W8_ST0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_UDB_W16_A00
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_UDB_W16_A10
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_UDB_W16_D00
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_UDB_W16_D10
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_UDB_W16_ACTL0
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_UDB_W16_F00
#define PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_UDB_W16_F10
#define PWM_PWMUDB_sP8_pwmdp_u0__32BIT_A0_REG CYREG_UDB_W32_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__32BIT_A1_REG CYREG_UDB_W32_A1
#define PWM_PWMUDB_sP8_pwmdp_u0__32BIT_D0_REG CYREG_UDB_W32_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__32BIT_D1_REG CYREG_UDB_W32_D1
#define PWM_PWMUDB_sP8_pwmdp_u0__32BIT_DP_AUX_CTL_REG CYREG_UDB_W32_ACTL
#define PWM_PWMUDB_sP8_pwmdp_u0__32BIT_F0_REG CYREG_UDB_W32_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__32BIT_F1_REG CYREG_UDB_W32_F1
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_UDB_CAT16_A0
#define PWM_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_UDB_W8_A00
#define PWM_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_UDB_W8_A10
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_UDB_CAT16_D0
#define PWM_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_UDB_W8_D00
#define PWM_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_UDB_W8_D10
#define PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_UDB_W8_ACTL0
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_UDB_CAT16_F0
#define PWM_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_UDB_W8_F00
#define PWM_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_UDB_W8_F10
#define PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0
#define PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK0

/* rear_motor */
#define rear_motor_Sync_ctrl_reg__0__MASK 0x01u
#define rear_motor_Sync_ctrl_reg__0__POS 0
#define rear_motor_Sync_ctrl_reg__1__MASK 0x02u
#define rear_motor_Sync_ctrl_reg__1__POS 1
#define rear_motor_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_UDB_W16_ACTL2
#define rear_motor_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_UDB_W16_CTL2
#define rear_motor_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_UDB_W16_CTL2
#define rear_motor_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_UDB_W16_CTL2
#define rear_motor_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_UDB_W16_CTL2
#define rear_motor_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_UDB_W16_MSK2
#define rear_motor_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_UDB_W16_MSK2
#define rear_motor_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_UDB_W16_MSK2
#define rear_motor_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_UDB_W16_MSK2
#define rear_motor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL2
#define rear_motor_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL2
#define rear_motor_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define rear_motor_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL2
#define rear_motor_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST2
#define rear_motor_Sync_ctrl_reg__MASK 0x03u
#define rear_motor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define rear_motor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK2
#define rear_motor_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK2

/* ADC_SAR_SEQ_cy_psoc4_sar */
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_CTRL CYREG_SAR_CTRL
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR CYREG_SAR_INTR
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_CAUSE CYREG_SAR_INTR_CAUSE
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_MASK CYREG_SAR_INTR_MASK
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_MASKED CYREG_SAR_INTR_MASKED
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_INTR_SET CYREG_SAR_INTR_SET
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_NUMBER 0u
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_COND CYREG_SAR_RANGE_COND
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_MASK CYREG_SAR_RANGE_INTR_MASK
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_MASKED CYREG_SAR_RANGE_INTR_MASKED
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_INTR_SET CYREG_SAR_RANGE_INTR_SET
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_RANGE_THRES CYREG_SAR_RANGE_THRES
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_CTRL CYREG_SAR_SAMPLE_CTRL
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_TIME01 CYREG_SAR_SAMPLE_TIME01
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_SAMPLE_TIME23 CYREG_SAR_SAMPLE_TIME23
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_MASK CYREG_SAR_SATURATE_INTR_MASK
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED CYREG_SAR_SATURATE_INTR_MASKED
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_SATURATE_INTR_SET CYREG_SAR_SATURATE_INTR_SET
#define ADC_SAR_SEQ_cy_psoc4_sar__SAR_STATUS CYREG_SAR_STATUS

/* ADC_SAR_SEQ_intClock */
#define ADC_SAR_SEQ_intClock__CTRL_REGISTER CYREG_PERI_PCLK_CTL6
#define ADC_SAR_SEQ_intClock__DIV_ID 0x00000042u
#define ADC_SAR_SEQ_intClock__DIV_REGISTER CYREG_PERI_DIV_16_CTL2
#define ADC_SAR_SEQ_intClock__PA_DIV_ID 0x000000FFu

/* ADC_SAR_SEQ_IRQ */
#define ADC_SAR_SEQ_IRQ__INTC_CLR_EN_REG CYREG_CM0_ICER
#define ADC_SAR_SEQ_IRQ__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define ADC_SAR_SEQ_IRQ__INTC_MASK 0x8000u
#define ADC_SAR_SEQ_IRQ__INTC_NUMBER 15u
#define ADC_SAR_SEQ_IRQ__INTC_PRIOR_MASK 0xC0000000u
#define ADC_SAR_SEQ_IRQ__INTC_PRIOR_NUM 3u
#define ADC_SAR_SEQ_IRQ__INTC_PRIOR_REG CYREG_CM0_IPR3
#define ADC_SAR_SEQ_IRQ__INTC_SET_EN_REG CYREG_CM0_ISER
#define ADC_SAR_SEQ_IRQ__INTC_SET_PD_REG CYREG_CM0_ISPR

/* front_motor */
#define front_motor_Sync_ctrl_reg__0__MASK 0x01u
#define front_motor_Sync_ctrl_reg__0__POS 0
#define front_motor_Sync_ctrl_reg__1__MASK 0x02u
#define front_motor_Sync_ctrl_reg__1__POS 1
#define front_motor_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_UDB_W8_ACTL3
#define front_motor_Sync_ctrl_reg__CONTROL_REG CYREG_UDB_W8_CTL3
#define front_motor_Sync_ctrl_reg__CONTROL_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define front_motor_Sync_ctrl_reg__COUNT_REG CYREG_UDB_W8_CTL3
#define front_motor_Sync_ctrl_reg__COUNT_ST_REG CYREG_UDB_CAT16_CTL_ST3
#define front_motor_Sync_ctrl_reg__MASK 0x03u
#define front_motor_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define front_motor_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_UDB_CAT16_ACTL_MSK3
#define front_motor_Sync_ctrl_reg__PERIOD_REG CYREG_UDB_W8_MSK3

/* shifter_isr */
#define shifter_isr__INTC_CLR_EN_REG CYREG_CM0_ICER
#define shifter_isr__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define shifter_isr__INTC_MASK 0x01u
#define shifter_isr__INTC_NUMBER 0u
#define shifter_isr__INTC_PRIOR_MASK 0xC0u
#define shifter_isr__INTC_PRIOR_NUM 3u
#define shifter_isr__INTC_PRIOR_REG CYREG_CM0_IPR0
#define shifter_isr__INTC_SET_EN_REG CYREG_CM0_ISER
#define shifter_isr__INTC_SET_PD_REG CYREG_CM0_ISPR

/* quad_dec_clk */
#define quad_dec_clk__CTRL_REGISTER CYREG_PERI_PCLK_CTL7
#define quad_dec_clk__DIV_ID 0x00000040u
#define quad_dec_clk__DIV_REGISTER CYREG_PERI_DIV_16_CTL0
#define quad_dec_clk__PA_DIV_ID 0x000000FFu

/* shifter_switches */
#define shifter_switches__0__DR CYREG_GPIO_PRT0_DR
#define shifter_switches__0__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define shifter_switches__0__DR_INV CYREG_GPIO_PRT0_DR_INV
#define shifter_switches__0__DR_SET CYREG_GPIO_PRT0_DR_SET
#define shifter_switches__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define shifter_switches__0__HSIOM_MASK 0x0000000Fu
#define shifter_switches__0__HSIOM_SHIFT 0u
#define shifter_switches__0__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define shifter_switches__0__INTR CYREG_GPIO_PRT0_INTR
#define shifter_switches__0__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define shifter_switches__0__INTSTAT CYREG_GPIO_PRT0_INTR
#define shifter_switches__0__MASK 0x01u
#define shifter_switches__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define shifter_switches__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define shifter_switches__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define shifter_switches__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define shifter_switches__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define shifter_switches__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define shifter_switches__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define shifter_switches__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define shifter_switches__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define shifter_switches__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define shifter_switches__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define shifter_switches__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define shifter_switches__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define shifter_switches__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define shifter_switches__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define shifter_switches__0__PC CYREG_GPIO_PRT0_PC
#define shifter_switches__0__PC2 CYREG_GPIO_PRT0_PC2
#define shifter_switches__0__PORT 0u
#define shifter_switches__0__PS CYREG_GPIO_PRT0_PS
#define shifter_switches__0__SHIFT 0
#define shifter_switches__1__DR CYREG_GPIO_PRT0_DR
#define shifter_switches__1__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define shifter_switches__1__DR_INV CYREG_GPIO_PRT0_DR_INV
#define shifter_switches__1__DR_SET CYREG_GPIO_PRT0_DR_SET
#define shifter_switches__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define shifter_switches__1__HSIOM_MASK 0x000000F0u
#define shifter_switches__1__HSIOM_SHIFT 4u
#define shifter_switches__1__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define shifter_switches__1__INTR CYREG_GPIO_PRT0_INTR
#define shifter_switches__1__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define shifter_switches__1__INTSTAT CYREG_GPIO_PRT0_INTR
#define shifter_switches__1__MASK 0x02u
#define shifter_switches__1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define shifter_switches__1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define shifter_switches__1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define shifter_switches__1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define shifter_switches__1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define shifter_switches__1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define shifter_switches__1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define shifter_switches__1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define shifter_switches__1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define shifter_switches__1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define shifter_switches__1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define shifter_switches__1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define shifter_switches__1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define shifter_switches__1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define shifter_switches__1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define shifter_switches__1__PC CYREG_GPIO_PRT0_PC
#define shifter_switches__1__PC2 CYREG_GPIO_PRT0_PC2
#define shifter_switches__1__PORT 0u
#define shifter_switches__1__PS CYREG_GPIO_PRT0_PS
#define shifter_switches__1__SHIFT 1
#define shifter_switches__2__DR CYREG_GPIO_PRT0_DR
#define shifter_switches__2__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define shifter_switches__2__DR_INV CYREG_GPIO_PRT0_DR_INV
#define shifter_switches__2__DR_SET CYREG_GPIO_PRT0_DR_SET
#define shifter_switches__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define shifter_switches__2__HSIOM_MASK 0x00000F00u
#define shifter_switches__2__HSIOM_SHIFT 8u
#define shifter_switches__2__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define shifter_switches__2__INTR CYREG_GPIO_PRT0_INTR
#define shifter_switches__2__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define shifter_switches__2__INTSTAT CYREG_GPIO_PRT0_INTR
#define shifter_switches__2__MASK 0x04u
#define shifter_switches__2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define shifter_switches__2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define shifter_switches__2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define shifter_switches__2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define shifter_switches__2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define shifter_switches__2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define shifter_switches__2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define shifter_switches__2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define shifter_switches__2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define shifter_switches__2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define shifter_switches__2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define shifter_switches__2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define shifter_switches__2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define shifter_switches__2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define shifter_switches__2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define shifter_switches__2__PC CYREG_GPIO_PRT0_PC
#define shifter_switches__2__PC2 CYREG_GPIO_PRT0_PC2
#define shifter_switches__2__PORT 0u
#define shifter_switches__2__PS CYREG_GPIO_PRT0_PS
#define shifter_switches__2__SHIFT 2
#define shifter_switches__3__DR CYREG_GPIO_PRT0_DR
#define shifter_switches__3__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define shifter_switches__3__DR_INV CYREG_GPIO_PRT0_DR_INV
#define shifter_switches__3__DR_SET CYREG_GPIO_PRT0_DR_SET
#define shifter_switches__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define shifter_switches__3__HSIOM_MASK 0x0000F000u
#define shifter_switches__3__HSIOM_SHIFT 12u
#define shifter_switches__3__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define shifter_switches__3__INTR CYREG_GPIO_PRT0_INTR
#define shifter_switches__3__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define shifter_switches__3__INTSTAT CYREG_GPIO_PRT0_INTR
#define shifter_switches__3__MASK 0x08u
#define shifter_switches__3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define shifter_switches__3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define shifter_switches__3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define shifter_switches__3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define shifter_switches__3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define shifter_switches__3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define shifter_switches__3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define shifter_switches__3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define shifter_switches__3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define shifter_switches__3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define shifter_switches__3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define shifter_switches__3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define shifter_switches__3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define shifter_switches__3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define shifter_switches__3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define shifter_switches__3__PC CYREG_GPIO_PRT0_PC
#define shifter_switches__3__PC2 CYREG_GPIO_PRT0_PC2
#define shifter_switches__3__PORT 0u
#define shifter_switches__3__PS CYREG_GPIO_PRT0_PS
#define shifter_switches__3__SHIFT 3
#define shifter_switches__DR CYREG_GPIO_PRT0_DR
#define shifter_switches__DR_CLR CYREG_GPIO_PRT0_DR_CLR
#define shifter_switches__DR_INV CYREG_GPIO_PRT0_DR_INV
#define shifter_switches__DR_SET CYREG_GPIO_PRT0_DR_SET
#define shifter_switches__INTCFG CYREG_GPIO_PRT0_INTR_CFG
#define shifter_switches__INTR CYREG_GPIO_PRT0_INTR
#define shifter_switches__INTR_CFG CYREG_GPIO_PRT0_INTR_CFG
#define shifter_switches__INTSTAT CYREG_GPIO_PRT0_INTR
#define shifter_switches__MASK 0x0Fu
#define shifter_switches__PA__CFG0 CYREG_UDB_PA0_CFG0
#define shifter_switches__PA__CFG1 CYREG_UDB_PA0_CFG1
#define shifter_switches__PA__CFG10 CYREG_UDB_PA0_CFG10
#define shifter_switches__PA__CFG11 CYREG_UDB_PA0_CFG11
#define shifter_switches__PA__CFG12 CYREG_UDB_PA0_CFG12
#define shifter_switches__PA__CFG13 CYREG_UDB_PA0_CFG13
#define shifter_switches__PA__CFG14 CYREG_UDB_PA0_CFG14
#define shifter_switches__PA__CFG2 CYREG_UDB_PA0_CFG2
#define shifter_switches__PA__CFG3 CYREG_UDB_PA0_CFG3
#define shifter_switches__PA__CFG4 CYREG_UDB_PA0_CFG4
#define shifter_switches__PA__CFG5 CYREG_UDB_PA0_CFG5
#define shifter_switches__PA__CFG6 CYREG_UDB_PA0_CFG6
#define shifter_switches__PA__CFG7 CYREG_UDB_PA0_CFG7
#define shifter_switches__PA__CFG8 CYREG_UDB_PA0_CFG8
#define shifter_switches__PA__CFG9 CYREG_UDB_PA0_CFG9
#define shifter_switches__PC CYREG_GPIO_PRT0_PC
#define shifter_switches__PC2 CYREG_GPIO_PRT0_PC2
#define shifter_switches__PORT 0u
#define shifter_switches__PS CYREG_GPIO_PRT0_PS
#define shifter_switches__SHIFT 0
#define shifter_switches__SNAP CYREG_GPIO_PRT0_INTR

/* rear_pot_feedback */
#define rear_pot_feedback__0__DR CYREG_GPIO_PRT2_DR
#define rear_pot_feedback__0__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define rear_pot_feedback__0__DR_INV CYREG_GPIO_PRT2_DR_INV
#define rear_pot_feedback__0__DR_SET CYREG_GPIO_PRT2_DR_SET
#define rear_pot_feedback__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define rear_pot_feedback__0__HSIOM_MASK 0x00000F00u
#define rear_pot_feedback__0__HSIOM_SHIFT 8u
#define rear_pot_feedback__0__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define rear_pot_feedback__0__INTR CYREG_GPIO_PRT2_INTR
#define rear_pot_feedback__0__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define rear_pot_feedback__0__INTSTAT CYREG_GPIO_PRT2_INTR
#define rear_pot_feedback__0__MASK 0x04u
#define rear_pot_feedback__0__OUT_SEL CYREG_UDB_PA2_CFG10
#define rear_pot_feedback__0__OUT_SEL_SHIFT 4u
#define rear_pot_feedback__0__OUT_SEL_VAL 0u
#define rear_pot_feedback__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define rear_pot_feedback__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define rear_pot_feedback__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define rear_pot_feedback__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define rear_pot_feedback__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define rear_pot_feedback__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define rear_pot_feedback__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define rear_pot_feedback__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define rear_pot_feedback__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define rear_pot_feedback__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define rear_pot_feedback__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define rear_pot_feedback__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define rear_pot_feedback__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define rear_pot_feedback__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define rear_pot_feedback__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define rear_pot_feedback__0__PC CYREG_GPIO_PRT2_PC
#define rear_pot_feedback__0__PC2 CYREG_GPIO_PRT2_PC2
#define rear_pot_feedback__0__PORT 2u
#define rear_pot_feedback__0__PS CYREG_GPIO_PRT2_PS
#define rear_pot_feedback__0__SHIFT 2
#define rear_pot_feedback__DR CYREG_GPIO_PRT2_DR
#define rear_pot_feedback__DR_CLR CYREG_GPIO_PRT2_DR_CLR
#define rear_pot_feedback__DR_INV CYREG_GPIO_PRT2_DR_INV
#define rear_pot_feedback__DR_SET CYREG_GPIO_PRT2_DR_SET
#define rear_pot_feedback__INTCFG CYREG_GPIO_PRT2_INTR_CFG
#define rear_pot_feedback__INTR CYREG_GPIO_PRT2_INTR
#define rear_pot_feedback__INTR_CFG CYREG_GPIO_PRT2_INTR_CFG
#define rear_pot_feedback__INTSTAT CYREG_GPIO_PRT2_INTR
#define rear_pot_feedback__MASK 0x04u
#define rear_pot_feedback__PA__CFG0 CYREG_UDB_PA2_CFG0
#define rear_pot_feedback__PA__CFG1 CYREG_UDB_PA2_CFG1
#define rear_pot_feedback__PA__CFG10 CYREG_UDB_PA2_CFG10
#define rear_pot_feedback__PA__CFG11 CYREG_UDB_PA2_CFG11
#define rear_pot_feedback__PA__CFG12 CYREG_UDB_PA2_CFG12
#define rear_pot_feedback__PA__CFG13 CYREG_UDB_PA2_CFG13
#define rear_pot_feedback__PA__CFG14 CYREG_UDB_PA2_CFG14
#define rear_pot_feedback__PA__CFG2 CYREG_UDB_PA2_CFG2
#define rear_pot_feedback__PA__CFG3 CYREG_UDB_PA2_CFG3
#define rear_pot_feedback__PA__CFG4 CYREG_UDB_PA2_CFG4
#define rear_pot_feedback__PA__CFG5 CYREG_UDB_PA2_CFG5
#define rear_pot_feedback__PA__CFG6 CYREG_UDB_PA2_CFG6
#define rear_pot_feedback__PA__CFG7 CYREG_UDB_PA2_CFG7
#define rear_pot_feedback__PA__CFG8 CYREG_UDB_PA2_CFG8
#define rear_pot_feedback__PA__CFG9 CYREG_UDB_PA2_CFG9
#define rear_pot_feedback__PC CYREG_GPIO_PRT2_PC
#define rear_pot_feedback__PC2 CYREG_GPIO_PRT2_PC2
#define rear_pot_feedback__PORT 2u
#define rear_pot_feedback__PS CYREG_GPIO_PRT2_PS
#define rear_pot_feedback__SHIFT 2

/* Miscellaneous */
#define CY_PROJECT_NAME "electronic_derailleur"
#define CY_VERSION "PSoC Creator  3.3"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x0E34119Eu
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4F
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4F_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 10u
#define CYDEV_DFT_SELECT_CLK1 11u
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_IMO_TRIMMED_BY_USB 0u
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 1
#define CYDEV_VDDA 3.3
#define CYDEV_VDDA_MV 3300
#define CYDEV_VDDD 3.3
#define CYDEV_VDDD_MV 3300
#define CYDEV_VDDR 3.3
#define CYDEV_VDDR_MV 3300
#define CYDEV_WDT_GENERATE_ISR 1u
#define CYIPBLOCK_m0s8bless_VERSION 1
#define CYIPBLOCK_m0s8cpussv2_VERSION 1
#define CYIPBLOCK_m0s8csd_VERSION 1
#define CYIPBLOCK_m0s8ioss_VERSION 1
#define CYIPBLOCK_m0s8lcd_VERSION 2
#define CYIPBLOCK_m0s8lpcomp_VERSION 2
#define CYIPBLOCK_m0s8peri_VERSION 1
#define CYIPBLOCK_m0s8scb_VERSION 2
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 2
#define CYIPBLOCK_m0s8udbif_VERSION 1
#define CYIPBLOCK_s8pass4al_VERSION 1
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
