Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Mon Jul  4 14:44:11 2022
| Host         : graham-Parallels-Virtual-Platform running 64-bit Ubuntu 22.04 LTS
| Command      : report_design_analysis -congestion -timing -logic_level_distribution -max_paths 100 -file route_report_design_analysis_0.rpt
| Design       : FPGA_CPU_32_bits
| Device       : xc7a100t
| Design State : Routed
----------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-100
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-100
-----------------------------------

+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+------------------------------------------------------------------+
|   Paths   | Requirement | Path Delay | Logic Delay |  Net Delay | Clock Skew | Slack | Clock Uncertainty | Clock Relationship | Clock Delay Group | Logic Levels | Routes |                                                 Logical Path                                                | Start Point Clock | End Point Clock | DSP Block | RAM Registers | IO Crossings | Config Crossings | SLR Crossings | PBlocks | High Fanout | Dont Touch | Mark Debug | Start Point Pin Primitive |  End Point Pin Primitive |        Start Point Pin        |                           End Point Pin                          |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+------------------------------------------------------------------+
| Path #1   | 10.000      | 9.399      | 2.187(24%)  | 7.212(76%) | -0.109     | 0.028 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[17]/R                                          |
| Path #2   | 10.000      | 9.399      | 2.187(24%)  | 7.212(76%) | -0.109     | 0.028 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[19]/R                                          |
| Path #3   | 10.000      | 9.399      | 2.187(24%)  | 7.212(76%) | -0.109     | 0.028 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[20]/R                                          |
| Path #4   | 10.000      | 9.399      | 2.187(24%)  | 7.212(76%) | -0.109     | 0.028 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[21]/R                                          |
| Path #5   | 10.000      | 9.399      | 2.187(24%)  | 7.212(76%) | -0.109     | 0.028 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[8]/R                                           |
| Path #6   | 10.000      | 9.399      | 2.187(24%)  | 7.212(76%) | -0.109     | 0.028 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[9]/R                                           |
| Path #7   | 10.000      | 9.394      | 2.187(24%)  | 7.207(76%) | -0.109     | 0.032 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[10]/R                                          |
| Path #8   | 10.000      | 9.394      | 2.187(24%)  | 7.207(76%) | -0.109     | 0.032 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[14]/R                                          |
| Path #9   | 10.000      | 9.394      | 2.187(24%)  | 7.207(76%) | -0.109     | 0.032 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[23]/R                                          |
| Path #10  | 10.000      | 9.769      | 1.959(21%)  | 7.810(79%) | -0.096     | 0.068 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-LUT2-(2)-LUT4-(2)-LUT4-(5)-LUT6-(4)-LUT6-(1)-LUT6-(1)-LUT6-(1)-FDRE/D          | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[23]/C          | r_cache_value_reg[0]/D                                           |
| Path #11  | 10.000      | 9.329      | 2.187(24%)  | 7.142(76%) | -0.109     | 0.098 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[11]/R                                          |
| Path #12  | 10.000      | 9.329      | 2.187(24%)  | 7.142(76%) | -0.109     | 0.098 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[12]/R                                          |
| Path #13  | 10.000      | 9.329      | 2.187(24%)  | 7.142(76%) | -0.109     | 0.098 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[13]/R                                          |
| Path #14  | 10.000      | 9.329      | 2.187(24%)  | 7.142(76%) | -0.109     | 0.098 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[15]/R                                          |
| Path #15  | 10.000      | 9.329      | 2.187(24%)  | 7.142(76%) | -0.109     | 0.098 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[16]/R                                          |
| Path #16  | 10.000      | 9.329      | 2.187(24%)  | 7.142(76%) | -0.109     | 0.098 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[18]/R                                          |
| Path #17  | 10.000      | 9.329      | 2.187(24%)  | 7.142(76%) | -0.109     | 0.098 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[22]/R                                          |
| Path #18  | 10.000      | 9.329      | 2.187(24%)  | 7.142(76%) | -0.109     | 0.098 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT5-(7)-LUT2-(3)-LUT3-(17)-FDRE/R           | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/R                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[7]/R                                           |
| Path #19  | 10.000      | 6.949      | 0.456(7%)   | 6.493(93%) | -2.645     | 0.129 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[4]/C      | cache_val_reg[52][4]/D                                           |
| Path #20  | 10.000      | 6.944      | 0.456(7%)   | 6.488(93%) | -2.644     | 0.140 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[4]/C      | cache_val_reg[119][4]/D                                          |
| Path #21  | 10.000      | 9.335      | 0.456(5%)   | 8.879(95%) | 0.080      | 0.144 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[12]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[12] | read_addr_reg[9]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] |
| Path #22  | 10.000      | 6.957      | 0.518(8%)   | 6.439(92%) | -2.650     | 0.155 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[63]/C     | cache_val_reg[56][63]/D                                          |
| Path #23  | 10.000      | 9.310      | 0.456(5%)   | 8.854(95%) | 0.079      | 0.168 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[12]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[12] | read_addr_reg[9]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] |
| Path #24  | 10.000      | 9.335      | 0.456(5%)   | 8.879(95%) | 0.110      | 0.174 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[9]                                                                         | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[9]  | read_addr_reg[6]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]  |
| Path #25  | 10.000      | 6.916      | 0.518(8%)   | 6.398(92%) | -2.656     | 0.174 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[85]/C     | cache_val_reg[117][85]/D                                         |
| Path #26  | 10.000      | 9.121      | 0.456(5%)   | 8.665(95%) | -0.081     | 0.196 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[12]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[12] | read_addr_reg[9]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] |
| Path #27  | 10.000      | 6.952      | 0.518(8%)   | 6.434(92%) | -2.558     | 0.213 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[63]/C     | cache_val_reg[42][63]/D                                          |
| Path #28  | 10.000      | 9.323      | 0.456(5%)   | 8.867(95%) | 0.139      | 0.215 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[9]                                                                         | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[9]  | read_addr_reg[6]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]  |
| Path #29  | 10.000      | 9.562      | 2.855(30%)  | 6.707(70%) | -0.101     | 0.272 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(161)-LUT6-(3)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[1]/C              | r_register_reg[5][29]/D                                          |
| Path #30  | 10.000      | 9.051      | 0.456(6%)   | 8.595(94%) | -0.071     | 0.276 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[9]                                                                         | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[9]  | read_addr_reg[6]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]  |
| Path #31  | 10.000      | 9.215      | 0.456(5%)   | 8.759(95%) | 0.096      | 0.280 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[12]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[12] | read_addr_reg[9]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] |
| Path #32  | 10.000      | 9.559      | 2.311(25%)  | 7.248(75%) | -0.096     | 0.281 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT4-(1)-LUT4-(2)-LUT5-(7)-LUT6-(4)-LUT5-(6)-LUT5-(1)-LUT5-(1)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[3]/D                                           |
| Path #33  | 10.000      | 6.800      | 0.456(7%)   | 6.344(93%) | -2.678     | 0.282 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-SRL16E/D                                                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | SRL16E/D                 | o_mem_read_data_reg[4]/C      | shifted_data_in_reg[7][333]_srl8/D                               |
| Path #34  | 10.000      | 9.541      | 2.311(25%)  | 7.230(75%) | -0.096     | 0.283 | 0.035             | Safely Timed       | Same Clock        | 10           | 10     | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT4-(1)-LUT4-(2)-LUT5-(7)-LUT6-(4)-LUT5-(6)-LUT4-(1)-LUT6-(1)-FDRE/D   | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[2]/D                                           |
| Path #35  | 10.000      | 9.522      | 2.855(30%)  | 6.667(70%) | -0.101     | 0.283 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(161)-LUT6-(3)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[1]/C              | r_register_reg[6][29]/D                                          |
| Path #36  | 10.000      | 9.133      | 0.456(5%)   | 8.677(95%) | 0.021      | 0.287 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(59)-RAMB36E1/ADDRARDADDR[11]                                                                        | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 59          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRARDADDR[11] | i_intcap.CAP_ADDR_O_reg[8]/C  | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] |
| Path #37  | 10.000      | 9.040      | 0.456(6%)   | 8.584(94%) | -0.065     | 0.293 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[9]                                                                         | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[9]  | read_addr_reg[6]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]  |
| Path #38  | 10.000      | 6.808      | 0.456(7%)   | 6.352(93%) | -2.641     | 0.296 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[4]/C      | cache_val_reg[127][4]/D                                          |
| Path #39  | 10.000      | 9.215      | 0.456(5%)   | 8.759(95%) | 0.115      | 0.299 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[9]                                                                         | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[9]  | read_addr_reg[6]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]  |
| Path #40  | 10.000      | 6.801      | 0.518(8%)   | 6.283(92%) | -2.643     | 0.301 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[63]/C     | cache_val_reg[122][63]/D                                         |
| Path #41  | 10.000      | 6.790      | 0.518(8%)   | 6.272(92%) | -2.661     | 0.308 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[85]/C     | cache_val_reg[121][85]/D                                         |
| Path #42  | 10.000      | 9.493      | 2.855(31%)  | 6.638(69%) | -0.101     | 0.310 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(161)-LUT6-(3)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[1]/C              | r_register_reg[7][29]/D                                          |
| Path #43  | 10.000      | 6.759      | 0.456(7%)   | 6.303(93%) | -2.657     | 0.327 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[11]/C     | cache_val_reg[56][11]/D                                          |
| Path #44  | 10.000      | 6.800      | 0.456(7%)   | 6.344(93%) | -2.641     | 0.332 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[4]/C      | cache_val_reg[118][4]/D                                          |
| Path #45  | 10.000      | 9.482      | 2.063(22%)  | 7.419(78%) | -0.096     | 0.340 | 0.035             | Safely Timed       | Same Clock        | 8            | 8      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT6-(5)-LUT6-(2)-LUT6-(2)-LUT6-(1)-FDRE/D                     | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[4]/C           | state_reg[0]/D                                                   |
| Path #46  | 10.000      | 9.462      | 2.187(24%)  | 7.275(76%) | -0.089     | 0.347 | 0.035             | Safely Timed       | Same Clock        | 9            | 9      | FDRE/C-(259)-LUT6-(1)-CARRY4-CARRY4-LUT2-(4)-LUT5-(4)-LUT6-(5)-LUT6-(1)-LUT6-(1)-LUT6-(1)-FDRE/D            | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 259         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_mem_addr_reg[4]/C           | r_cache_value_reg[1]/D                                           |
| Path #47  | 10.000      | 9.690      | 0.580(6%)   | 9.110(94%) | 0.041      | 0.347 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[7]/D                                             |
| Path #48  | 10.000      | 9.688      | 0.580(6%)   | 9.108(94%) | 0.041      | 0.347 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[13]/D                                            |
| Path #49  | 10.000      | 6.723      | 0.518(8%)   | 6.205(92%) | -2.650     | 0.355 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[63]/C     | cache_val_reg[54][63]/D                                          |
| Path #50  | 10.000      | 9.419      | 2.855(31%)  | 6.564(69%) | -0.104     | 0.360 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(161)-LUT6-(3)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[1]/C              | r_register_reg[12][29]/D                                         |
| Path #51  | 10.000      | 9.718      | 0.608(7%)   | 9.110(93%) | 0.041      | 0.363 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[8]/D                                             |
| Path #52  | 10.000      | 9.716      | 0.608(7%)   | 9.108(93%) | 0.041      | 0.365 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[14]/D                                            |
| Path #53  | 10.000      | 9.501      | 0.580(7%)   | 8.921(93%) | -0.130     | 0.365 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[69]/D                                            |
| Path #54  | 10.000      | 9.499      | 0.580(7%)   | 8.919(93%) | -0.130     | 0.365 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[71]/D                                            |
| Path #55  | 10.000      | 6.746      | 0.518(8%)   | 6.228(92%) | -2.639     | 0.374 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[63]/C     | cache_val_reg[123][63]/D                                         |
| Path #56  | 10.000      | 9.418      | 2.855(31%)  | 6.563(69%) | -0.105     | 0.374 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(161)-LUT6-(3)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[1]/C              | r_register_reg[10][29]/D                                         |
| Path #57  | 10.000      | 9.404      | 2.855(31%)  | 6.549(69%) | -0.105     | 0.374 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(161)-LUT6-(3)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[1]/C              | r_register_reg[11][29]/D                                         |
| Path #58  | 10.000      | 6.705      | 0.518(8%)   | 6.187(92%) | -2.647     | 0.376 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[63]/C     | cache_val_reg[48][63]/D                                          |
| Path #59  | 10.000      | 9.529      | 0.608(7%)   | 8.921(93%) | -0.130     | 0.381 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[70]/D                                            |
| Path #60  | 10.000      | 9.481      | 0.580(7%)   | 8.901(93%) | -0.131     | 0.382 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[55]/D                                            |
| Path #61  | 10.000      | 9.527      | 0.608(7%)   | 8.919(93%) | -0.130     | 0.383 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[72]/D                                            |
| Path #62  | 10.000      | 9.451      | 2.855(31%)  | 6.596(69%) | -0.101     | 0.384 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(161)-LUT6-(3)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[1]/C              | r_register_reg[4][29]/D                                          |
| Path #63  | 10.000      | 9.475      | 0.580(7%)   | 8.895(93%) | -0.130     | 0.389 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[75]/D                                            |
| Path #64  | 10.000      | 9.475      | 0.580(7%)   | 8.895(93%) | -0.130     | 0.391 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[65]/D                                            |
| Path #65  | 10.000      | 9.474      | 0.580(7%)   | 8.894(93%) | -0.130     | 0.392 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[73]/D                                            |
| Path #66  | 10.000      | 9.391      | 2.855(31%)  | 6.536(69%) | -0.099     | 0.393 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(161)-LUT6-(3)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[1]/C              | r_register_reg[3][29]/D                                          |
| Path #67  | 10.000      | 9.509      | 0.608(7%)   | 8.901(93%) | -0.131     | 0.400 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[56]/D                                            |
| Path #68  | 10.000      | 6.856      | 0.580(9%)   | 6.276(91%) | -2.562     | 0.401 | 0.211             | Safely Timed       | Same Group        | 1            | 1      | FDRE/C-(96)-LUT2-(1)-FDRE/D                                                                                 | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[11]/C     | probeDelay1_reg[11]/D                                            |
| Path #69  | 10.000      | 6.639      | 0.456(7%)   | 6.183(93%) | -2.652     | 0.403 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[11]/C     | cache_val_reg[48][11]/D                                          |
| Path #70  | 10.000      | 9.433      | 2.855(31%)  | 6.578(69%) | -0.100     | 0.404 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(161)-LUT6-(3)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[1]/C              | r_register_reg[1][29]/D                                          |
| Path #71  | 10.000      | 9.505      | 0.610(7%)   | 8.895(93%) | -0.130     | 0.405 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[66]/D                                            |
| Path #72  | 10.000      | 6.660      | 0.456(7%)   | 6.204(93%) | -2.642     | 0.406 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[4]/C      | cache_val_reg[113][4]/D                                          |
| Path #73  | 10.000      | 9.503      | 0.608(7%)   | 8.895(93%) | -0.130     | 0.407 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[76]/D                                            |
| Path #74  | 10.000      | 9.502      | 0.608(7%)   | 8.894(93%) | -0.130     | 0.408 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[74]/D                                            |
| Path #75  | 10.000      | 9.390      | 2.855(31%)  | 6.535(69%) | -0.099     | 0.408 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(161)-LUT6-(3)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[1]/C              | r_register_reg[0][29]/D                                          |
| Path #76  | 10.000      | 6.662      | 0.456(7%)   | 6.206(93%) | -2.667     | 0.416 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[38]/C     | cache_val_reg[126][38]/D                                         |
| Path #77  | 10.000      | 6.661      | 0.456(7%)   | 6.205(93%) | -2.666     | 0.418 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[38]/C     | cache_val_reg[115][38]/D                                         |
| Path #78  | 10.000      | 9.441      | 0.580(7%)   | 8.861(93%) | -0.134     | 0.419 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[0]/D                                             |
| Path #79  | 10.000      | 6.677      | 0.456(7%)   | 6.221(93%) | -2.659     | 0.425 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[53]/C     | cache_val_reg[112][53]/D                                         |
| Path #80  | 10.000      | 6.624      | 0.456(7%)   | 6.168(93%) | -2.642     | 0.431 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[4]/C      | cache_val_reg[120][4]/D                                          |
| Path #81  | 10.000      | 9.055      | 0.456(6%)   | 8.599(94%) | 0.088      | 0.432 | 0.035             | Safely Timed       | Same Clock        | 0            | 1      | FDRE/C-(60)-RAMB36E1/ADDRBWRADDR[9]                                                                         | sys_clk_pin       | sys_clk_pin     | None      | None          | 0            | 0                | 0             | 0       | 60          | 0          | 0          | FDRE/C                    | RAMB36E1/ADDRBWRADDR[9]  | read_addr_reg[6]/C            | DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]  |
| Path #82  | 10.000      | 9.401      | 2.855(31%)  | 6.546(69%) | -0.101     | 0.434 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(161)-LUT6-(3)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[1]/C              | r_register_reg[8][29]/D                                          |
| Path #83  | 10.000      | 6.625      | 0.518(8%)   | 6.107(92%) | -2.666     | 0.436 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[57]/C     | cache_val_reg[118][57]/D                                         |
| Path #84  | 10.000      | 9.399      | 2.855(31%)  | 6.544(69%) | -0.101     | 0.436 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(161)-LUT6-(3)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[1]/C              | r_register_reg[13][29]/D                                         |
| Path #85  | 10.000      | 6.643      | 0.456(7%)   | 6.187(93%) | -2.690     | 0.438 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-SRL16E/D                                                                                        | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | SRL16E/D                 | o_mem_read_data_reg[13]/C     | shifted_data_in_reg[7][342]_srl8/D                               |
| Path #86  | 10.000      | 9.467      | 0.606(7%)   | 8.861(93%) | -0.134     | 0.439 | 0.035             | Safely Timed       | Same Clock        | 1            | 1      | FDRE/C-(523)-LUT2-(1)-FDRE/D                                                                                | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 523         | 1          | 0          | FDRE/C                    | FDRE/D                   | use_probe_debug_circuit_reg/C | probeDelay1_reg[0]/D                                             |
| Path #87  | 10.000      | 6.641      | 0.456(7%)   | 6.185(93%) | -2.665     | 0.440 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[38]/C     | cache_val_reg[118][38]/D                                         |
| Path #88  | 10.000      | 6.607      | 0.518(8%)   | 6.089(92%) | -2.649     | 0.441 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[28]/C     | cache_val_reg[113][28]/D                                         |
| Path #89  | 10.000      | 6.689      | 0.518(8%)   | 6.171(92%) | -2.644     | 0.441 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[63]/C     | cache_val_reg[115][63]/D                                         |
| Path #90  | 10.000      | 6.660      | 0.456(7%)   | 6.204(93%) | -2.642     | 0.442 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[4]/C      | cache_val_reg[125][4]/D                                          |
| Path #91  | 10.000      | 6.600      | 0.518(8%)   | 6.082(92%) | -2.653     | 0.444 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[62]/C     | cache_val_reg[48][62]/D                                          |
| Path #92  | 10.000      | 9.347      | 2.855(31%)  | 6.492(69%) | -0.106     | 0.445 | 0.035             | Safely Timed       | Same Clock        | 11           | 10     | FDRE/C-(161)-LUT6-(3)-LUT6-(27)-LUT2-(1)-CARRY4-CARRY4-CARRY4-CARRY4-CARRY4-LUT6-(1)-MUXF7-LUT6-(16)-FDRE/D | sys_clk_pin       | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 161         | 0          | 0          | FDRE/C                    | FDRE/D                   | r_reg_2_reg[1]/C              | r_register_reg[14][29]/D                                         |
| Path #93  | 10.000      | 6.613      | 0.456(7%)   | 6.157(93%) | -2.638     | 0.445 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[59]/C     | cache_val_reg[118][59]/D                                         |
| Path #94  | 10.000      | 6.585      | 0.456(7%)   | 6.129(93%) | -2.731     | 0.445 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[29]/C     | cache_val_reg[125][29]/D                                         |
| Path #95  | 10.000      | 6.556      | 0.456(7%)   | 6.100(93%) | -2.738     | 0.448 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[54]/C     | cache_val_reg[120][54]/D                                         |
| Path #96  | 10.000      | 6.593      | 0.518(8%)   | 6.075(92%) | -2.650     | 0.453 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(96)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 96          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[28]/C     | cache_val_reg[124][28]/D                                         |
| Path #97  | 10.000      | 6.637      | 0.518(8%)   | 6.119(92%) | -2.656     | 0.454 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[62]/C     | cache_val_reg[56][62]/D                                          |
| Path #98  | 10.000      | 6.627      | 0.518(8%)   | 6.109(92%) | -2.657     | 0.462 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[62]/C     | cache_val_reg[52][62]/D                                          |
| Path #99  | 10.000      | 6.564      | 0.456(7%)   | 6.108(93%) | -2.665     | 0.467 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[38]/C     | cache_val_reg[125][38]/D                                         |
| Path #100 | 10.000      | 6.599      | 0.456(7%)   | 6.143(93%) | -2.661     | 0.468 | 0.211             | Safely Timed       | Same Group        | 0            | 1      | FDRE/C-(94)-FDRE/D                                                                                          | clk_pll_i         | sys_clk_pin     | None      |               | 0            | 0                | 0             | 0       | 94          | 0          | 0          | FDRE/C                    | FDRE/D                   | o_mem_read_data_reg[53]/C     | cache_val_reg[56][53]/D                                          |
+-----------+-------------+------------+-------------+------------+------------+-------+-------------------+--------------------+-------------------+--------------+--------+-------------------------------------------------------------------------------------------------------------+-------------------+-----------------+-----------+---------------+--------------+------------------+---------------+---------+-------------+------------+------------+---------------------------+--------------------------+-------------------------------+------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (244, 400)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+---+----+-----+----+----+----+----+-----+----+----+----+----+
| End Point Clock | Requirement |  0  |  1  | 2 |  3 |  4  |  5 |  6 |  7 |  8 |  9  | 10 | 11 | 12 | 13 |
+-----------------+-------------+-----+-----+---+----+-----+----+----+----+----+-----+----+----+----+----+
| (none)          | 5.000ns     |   1 |   0 | 0 |  0 |   0 |  0 |  0 |  0 |  0 |   0 |  0 |  0 |  0 |  0 |
| sys_clk_pin     | 10.000ns    | 447 | 113 | 4 | 19 | 175 | 32 | 15 | 17 | 18 | 116 |  3 | 17 |  7 | 16 |
+-----------------+-------------+-----+-----+---+----+-----+----+----+----+----+-----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+---------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


