Return-Path: <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>
Delivered-To: unknown
Received: from linux.intel.com (10.54.29.200:995) by i7-8700 with POP3-SSL;
  14 Dec 2018 08:38:22 -0000
X-Original-To: like.xu@linux.intel.com
Delivered-To: like.xu@linux.intel.com
Received: from fmsmga004.fm.intel.com (fmsmga004.fm.intel.com [10.253.24.48])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by linux.intel.com (Postfix) with ESMTPS id 4FCAE58079D
	for <like.xu@linux.intel.com>; Thu, 13 Dec 2018 07:16:39 -0800 (PST)
Received: from fmsmga101.fm.intel.com ([10.1.193.65])
  by fmsmga004-1.fm.intel.com with ESMTP/TLS/DHE-RSA-AES256-GCM-SHA384; 13 Dec 2018 07:16:38 -0800
IronPort-PHdr: =?us-ascii?q?9a23=3AAANGkhZWBSx7qHkIHx1uCf//LSx+4OfEezUN459i?=
 =?us-ascii?q?sYplN5qZrs+/bnLW6fgltlLVR4KTs6sC17KG9fi4EUU7or+5+EgYd5JNUxJXwe?=
 =?us-ascii?q?43pCcHRPC/NEvgMfTxZDY7FskRHHVs/nW8LFQHUJ2mPw6arXK99yMdFQviPgRp?=
 =?us-ascii?q?OOv1BpTSj8Oq3Oyu5pHfeQpFiCa+bL9oMBm6sRjau9ULj4dlNqs/0AbCrGFSe+?=
 =?us-ascii?q?RRy2NoJFaTkAj568yt4pNt8Dletuw4+cJYXqr0Y6o3TbpDDDQ7KG81/9HktQPC?=
 =?us-ascii?q?TQSU+HQRVHgdnwdSDAjE6BH6WYrxsjf/u+Fg1iSWIdH6QLYpUjmk8qxlSgLniD?=
 =?us-ascii?q?0fOjA57m/ZhM9+gqVZrxKvqBNxzJPaYJmXOfR8ca7RYN0XSXZfUcZKTCFNHoCx?=
 =?us-ascii?q?YpETA+cbIepUs4/wrEYOoxukAgmsAfvixCVWiX/qw6I6yfkqHwbc0w0gAt0Brn?=
 =?us-ascii?q?DUrNHoP6oVSeC60rXIwivZb/9M3Dfy8ojJfQ0/rvGIWbJ9as7RyUgpFwzflFWQ?=
 =?us-ascii?q?rpbpPzSP1uQCqmWW6fdrW+G3i2M/tQ19vjuiyt0xhoXUhY8Z0E7I+Ct5zYovON?=
 =?us-ascii?q?G1SlZ3bcC4HJdMqi2XMoh7Tdg+T2xtpSo116EKtJu+cSQUzpks2gTRZOadc4eS?=
 =?us-ascii?q?5xLuTOaRLil8hHJiYL+/gxey8VO8yu3nTMW031BKrjdfntnLrHAN2ATf6smBSv?=
 =?us-ascii?q?Rj4keswSiD2xzQ5+1ePEw4iKnWJ4Q/zrM+lpcfq1nPEy3ulEXzlqCWd0Ek+uay?=
 =?us-ascii?q?6+TgZ7XrvoacOJFxigHjK6ghh9KwAfomPQgKRmSU4uO81KDl/ULlXrpKlfo6kq?=
 =?us-ascii?q?3YsJDZO8sXvKG4AxJN34Yn6ha/CSqm0dsCkXkGKlJFZAyIj4zzN17SJ/D4COyy?=
 =?us-ascii?q?g1KrkDdtyPDGOKDhDo/KLnjZn7ftZax95FJEyAov0dBf4IpZCrUAIPLwRED9rt?=
 =?us-ascii?q?PZDgIiPgywwubnDsh914wEVWKOBK+ZLL3dsVuS6u0zJOmMYdxdhTDmNvJw5+Ly?=
 =?us-ascii?q?lWRr3hgZfLK1xt0Rb3a3GOkgJF+WJn/lg9MEGGFNuRIiTevskxqbXDtOInq/Qa?=
 =?us-ascii?q?84tQw9E5+sWILKR4Sxh+6Y0SKmW5FbeG1CT0qBCGrlbJmsXfAKZySPZMh7nWsf?=
 =?us-ascii?q?SLKjRoQ9gAyorxLw0LF9L+DZqREf4Ivu0cUw6+DNmBUa8ztyAMKAlWaXQDJahG?=
 =?us-ascii?q?QNEgc7wK1l6Wl021uO1aww1+RVCdFJofZAQws3MZr0y+18Asr1HAXbcYHaGx6d?=
 =?us-ascii?q?Xty6DGRpHZoKyNgUbhMlFg=3D=3D?=
X-IronPort-Anti-Spam-Filtered: true
X-IronPort-Anti-Spam-Result: =?us-ascii?q?A0CoAgAvdxJcmBHrdtBjHgEfBgeBTAKBL?=
 =?us-ascii?q?4JijHSNQXyWWIFuGRgUh0UiNQgNAQMBAQEBAQECARMBAQEBAQgLCwYbDi+CNgU?=
 =?us-ascii?q?CAxgJglwDAwECLwETCiwDAQIGAQEfKQgDAVMZBYMcggEBBKg5hUCEb4d9hD+BV?=
 =?us-ascii?q?z+BEYJdhH+BBIUOAqEPBwKCJASPJgsYkUosmR2BRwGCDDMaMIMvE4IUF44dQTE?=
 =?us-ascii?q?BgQaJe1aBdwEB?=
X-IPAS-Result: =?us-ascii?q?A0CoAgAvdxJcmBHrdtBjHgEfBgeBTAKBL4JijHSNQXyWWIF?=
 =?us-ascii?q?uGRgUh0UiNQgNAQMBAQEBAQECARMBAQEBAQgLCwYbDi+CNgUCAxgJglwDAwECL?=
 =?us-ascii?q?wETCiwDAQIGAQEfKQgDAVMZBYMcggEBBKg5hUCEb4d9hD+BVz+BEYJdhH+BBIU?=
 =?us-ascii?q?OAqEPBwKCJASPJgsYkUosmR2BRwGCDDMaMIMvE4IUF44dQTEBgQaJe1aBdwEB?=
X-IronPort-AV: E=Sophos;i="5.56,349,1539673200"; 
   d="scan'208";a="66685373"
X-Amp-Result: SKIPPED(no attachment in message)
X-Amp-File-Uploaded: False
Received: from lists.gnu.org ([208.118.235.17])
  by mga01b.intel.com with ESMTP/TLS/AES256-SHA; 13 Dec 2018 07:16:38 -0800
Received: from localhost ([::1]:53200 helo=lists.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>)
	id 1gXSj7-0007QD-LD
	for like.xu@linux.intel.com; Thu, 13 Dec 2018 10:16:37 -0500
Received: from eggs.gnu.org ([2001:4830:134:3::10]:36279)
	by lists.gnu.org with esmtp (Exim 4.71)
	(envelope-from <pm215@archaic.org.uk>) id 1gXSOu-0004py-LG
	for qemu-devel@nongnu.org; Thu, 13 Dec 2018 09:55:45 -0500
Received: from Debian-exim by eggs.gnu.org with spam-scanned (Exim 4.71)
	(envelope-from <pm215@archaic.org.uk>) id 1gXSOs-0008D7-KF
	for qemu-devel@nongnu.org; Thu, 13 Dec 2018 09:55:44 -0500
Received: from orth.archaic.org.uk ([2001:8b0:1d0::2]:53510)
	by eggs.gnu.org with esmtps (TLS1.0:RSA_AES_256_CBC_SHA1:32)
	(Exim 4.71) (envelope-from <pm215@archaic.org.uk>)
	id 1gXSOr-000747-Sr
	for qemu-devel@nongnu.org; Thu, 13 Dec 2018 09:55:42 -0500
Received: from pm215 by orth.archaic.org.uk with local (Exim 4.89)
	(envelope-from <pm215@archaic.org.uk>) id 1gXSOD-0007M0-B1
	for qemu-devel@nongnu.org; Thu, 13 Dec 2018 14:55:01 +0000
From: Peter Maydell <peter.maydell@linaro.org>
To: qemu-devel@nongnu.org
Date: Thu, 13 Dec 2018 14:54:37 +0000
Message-Id: <20181213145445.17935-30-peter.maydell@linaro.org>
X-Mailer: git-send-email 2.19.2
In-Reply-To: <20181213145445.17935-1-peter.maydell@linaro.org>
References: <20181213145445.17935-1-peter.maydell@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
X-detected-operating-system: by eggs.gnu.org: Genre and OS details not
	recognized.
X-Received-From: 2001:8b0:1d0::2
Subject: [Qemu-devel] [PULL 29/37] target/arm: Add HCR_EL2 bits up to ARMv8.5
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.21
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <http://lists.nongnu.org/archive/html/qemu-devel/>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
	<mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org
Sender: "Qemu-devel" <qemu-devel-bounces+like.xu=linux.intel.com@nongnu.org>

From: Richard Henderson <richard.henderson@linaro.org>

Post v8.3 bits taken from SysReg_v85_xml-00bet8.

Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20181203203839.757-3-richard.henderson@linaro.org
Reviewed-by: Peter Maydell <peter.maydell@linaro.org>
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
---
 target/arm/cpu.h | 22 +++++++++++++++++++++-
 1 file changed, 21 insertions(+), 1 deletion(-)

diff --git a/target/arm/cpu.h b/target/arm/cpu.h
index 656a96a8f8f..79d58978f7c 100644
--- a/target/arm/cpu.h
+++ b/target/arm/cpu.h
@@ -1249,7 +1249,7 @@ static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask)
 #define HCR_TIDCP     (1ULL << 20)
 #define HCR_TACR      (1ULL << 21)
 #define HCR_TSW       (1ULL << 22)
-#define HCR_TPC       (1ULL << 23)
+#define HCR_TPCP      (1ULL << 23)
 #define HCR_TPU       (1ULL << 24)
 #define HCR_TTLB      (1ULL << 25)
 #define HCR_TVM       (1ULL << 26)
@@ -1261,6 +1261,26 @@ static inline void xpsr_write(CPUARMState *env, uint32_t val, uint32_t mask)
 #define HCR_CD        (1ULL << 32)
 #define HCR_ID        (1ULL << 33)
 #define HCR_E2H       (1ULL << 34)
+#define HCR_TLOR      (1ULL << 35)
+#define HCR_TERR      (1ULL << 36)
+#define HCR_TEA       (1ULL << 37)
+#define HCR_MIOCNCE   (1ULL << 38)
+#define HCR_APK       (1ULL << 40)
+#define HCR_API       (1ULL << 41)
+#define HCR_NV        (1ULL << 42)
+#define HCR_NV1       (1ULL << 43)
+#define HCR_AT        (1ULL << 44)
+#define HCR_NV2       (1ULL << 45)
+#define HCR_FWB       (1ULL << 46)
+#define HCR_FIEN      (1ULL << 47)
+#define HCR_TID4      (1ULL << 49)
+#define HCR_TICAB     (1ULL << 50)
+#define HCR_TOCU      (1ULL << 52)
+#define HCR_TTLBIS    (1ULL << 54)
+#define HCR_TTLBOS    (1ULL << 55)
+#define HCR_ATA       (1ULL << 56)
+#define HCR_DCT       (1ULL << 57)
+
 /*
  * When we actually implement ARMv8.1-VHE we should add HCR_E2H to
  * HCR_MASK and then clear it again if the feature bit is not set in
-- 
2.19.2


