Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.2.1.217.3

Tue Dec  6 16:42:27 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2022 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt openai_snake_impl_1.twr openai_snake_impl_1.udb -gui

-----------------------------------------
Design:          snake
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================

Operating conditions:
--------------------
    Temperature: 100

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i608_4_lut/Z	->	i2_4_lut_adj_1/Z

++++ Loop2
i603_3_lut/Z	->	i1518_4_lut/Z

++++ Loop3
i1_2_lut_adj_8/Z	->	mux_128_i2_4_lut/Z

++++ Loop4
i603_3_lut/A	->	i603_3_lut/Z

++++ Loop5
i1517_4_lut/Z	->	i218_3_lut/Z

++++ Loop6
i610_3_lut/Z	->	i1518_4_lut/Z

++++ Loop7
i610_3_lut/Z	->	i218_3_lut/Z

++++ Loop8
i1517_4_lut/A	->	i1517_4_lut/Z

++++ Loop9
i610_3_lut/A	->	i610_3_lut/Z

++++ Loop10
i610_3_lut/Z	->	i1_2_lut_adj_6/Z

++++ Loop11
i225_3_lut_4_lut/Z	->	i2_4_lut_adj_1/Z

++++ Loop12
i2_4_lut_adj_1/A	->	i2_4_lut_adj_1/Z

++++ Loop13
i605_3_lut/A	->	i605_3_lut/Z

++++ Loop14
i605_3_lut/Z	->	i1518_4_lut/Z

++++ Loop15
i605_3_lut/Z	->	i1517_4_lut/Z

++++ Loop16
mux_128_i3_4_lut/A	->	mux_128_i3_4_lut/Z

++++ Loop17
i608_4_lut/A	->	i608_4_lut/Z

++++ Loop18
i594_3_lut/A	->	i594_3_lut/Z

++++ Loop19
i1_2_lut/Z	->	mux_120_i1_4_lut/Z

++++ Loop20
i592_3_lut/Z	->	i1513_4_lut/Z

++++ Loop21
i246_3_lut/A	->	i246_3_lut/Z

++++ Loop22
i599_4_lut/A	->	i599_4_lut/Z

++++ Loop23
i2_4_lut/C	->	i2_4_lut/Z

++++ Loop24
i599_4_lut/Z	->	i1513_4_lut/Z

++++ Loop25
i599_4_lut/Z	->	i1515_4_lut/Z

++++ Loop26
i596_3_lut/Z	->	i1513_4_lut/Z

++++ Loop27
i596_3_lut/Z	->	i1515_4_lut/Z

++++ Loop28
i1_2_lut_adj_2/Z	->	mux_120_i3_4_lut/Z

++++ Loop29
i596_3_lut/A	->	i596_3_lut/Z

++++ Loop30
i1_2_lut_adj_3/Z	->	mux_120_i2_4_lut/Z

++++ Loop31
i592_3_lut/A	->	i592_3_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 0%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

--------------------------------------------------
There is no end point satisfying reporting criteria

Total Negative Slack: 0


3.3  Hold Summary Report
=========================

--------------------------------------------------
There is no end point satisfying reporting criteria

Total Negative Slack: 0


3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
input[0]                                |                     input
input[1]                                |                     input
input[2]                                |                     input
input[3]                                |                     input
reset                                   |                     input
clk                                     |                     input
y_coord[0]                              |                    output
y_coord[1]                              |                    output
y_coord[2]                              |                    output
y_coord[3]                              |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        14
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 2 Instance(s)          |           Type           
-------------------------------------------------------------------
state_i0                                |                  No Clock
state_i2                                |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         2
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

