// Seed: 1612333276
module module_0 (
    input wire  id_0,
    input uwire id_1,
    input tri   id_2,
    input uwire id_3,
    input wor   id_4,
    input uwire id_5
);
  wire id_7, id_8;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output tri0 id_2,
    output wire id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output wire id_7,
    input wor id_8,
    output tri0 id_9,
    output supply1 id_10,
    input wor id_11,
    input supply1 id_12,
    input wand id_13,
    input wor id_14
);
  logic [1 : -1 'b0] id_16;
  wire id_17 = id_14;
  and primCall (id_9, id_17, id_1, id_6, id_11, id_12, id_16, id_8);
  module_0 modCall_1 (
      id_6,
      id_11,
      id_13,
      id_5,
      id_1,
      id_5
  );
endmodule
