#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7fbe1af002a0 .scope module, "tb" "tb" 2 9;
 .timescale -9 -9;
v0x7fbe1af10b60_0 .var "WE", 0 0;
v0x7fbe1af10c00_0 .var "address", 3 0;
v0x7fbe1af10cb0_0 .net "bus", 15 0, L_0x7fbe1af10f90;  1 drivers
v0x7fbe1af10d80_0 .var "clock", 0 0;
v0x7fbe1af10e30_0 .var/i "idx", 31 0;
v0x7fbe1af10f00 .array "validator", 0 15, 15 0;
S_0x7fbe1af00410 .scope module, "DUT" "mem" 2 21, 2 92 0, S_0x7fbe1af002a0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "WE";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 4 "ADDR";
    .port_info 3 /INOUT 16 "BUS";
v0x7fbe1af00620_0 .net "ADDR", 3 0, v0x7fbe1af10c00_0;  1 drivers
v0x7fbe1af106e0_0 .net "BUS", 15 0, L_0x7fbe1af10f90;  alias, 1 drivers
v0x7fbe1af10790_0 .net "CLK", 0 0, v0x7fbe1af10d80_0;  1 drivers
v0x7fbe1af10840 .array "RAM", 15 0, 15 0;
v0x7fbe1af108e0_0 .net "WE", 0 0, v0x7fbe1af10b60_0;  1 drivers
o0x10b7ca0c8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x7fbe1af109c0_0 name=_ivl_0
v0x7fbe1af10a70_0 .var "data_out", 15 0;
E_0x7fbe1af005e0 .event posedge, v0x7fbe1af10790_0;
L_0x7fbe1af10f90 .functor MUXZ 16, v0x7fbe1af10a70_0, o0x10b7ca0c8, v0x7fbe1af10b60_0, C4<>;
    .scope S_0x7fbe1af00410;
T_0 ;
    %vpi_call 2 101 "$readmemh", "data.txt", v0x7fbe1af10840 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0x7fbe1af00410;
T_1 ;
    %wait E_0x7fbe1af005e0;
    %load/vec4 v0x7fbe1af108e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x7fbe1af106e0_0;
    %load/vec4 v0x7fbe1af00620_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fbe1af10840, 0, 4;
T_1.0 ;
    %load/vec4 v0x7fbe1af00620_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fbe1af10840, 4;
    %assign/vec4 v0x7fbe1af10a70_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fbe1af002a0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0x7fbe1af10d80_0;
    %inv;
    %store/vec4 v0x7fbe1af10d80_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fbe1af002a0;
T_3 ;
    %vpi_call 2 34 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fbe1af002a0 {0 0 0};
    %vpi_call 2 36 "$readmemh", "data.txt", v0x7fbe1af10f00 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe1af10d80_0, 0, 1;
    %delay 5, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fbe1af10b60_0, 0, 1;
    %vpi_call 2 41 "$write", "\012test the memory initialization from file, WE = 1'b0, reading the values to bus:\012\012" {0 0 0};
    %vpi_call 2 42 "$write", " address  |  bus   \012" {0 0 0};
    %vpi_call 2 43 "$write", "-------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe1af10e30_0, 0, 32;
T_3.0 ;
    %load/vec4 v0x7fbe1af10e30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v0x7fbe1af10e30_0;
    %pad/s 4;
    %assign/vec4 v0x7fbe1af10c00_0, 0;
    %delay 5, 0;
    %delay 5, 0;
    %load/vec4 v0x7fbe1af10cb0_0;
    %load/vec4 v0x7fbe1af10c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fbe1af10f00, 4;
    %cmp/e;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 2 48 "$write", "   %4b   |  %h  \012", v0x7fbe1af10c00_0, v0x7fbe1af10cb0_0 {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 2 51 "$write", "ERROR\012" {0 0 0};
T_3.3 ;
    %load/vec4 v0x7fbe1af10e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbe1af10e30_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %vpi_call 2 55 "$write", "\012\011\011success, these are the original file values, properly read to the bus\012" {0 0 0};
    %vpi_call 2 57 "$write", "\012look inside the RAM...\012\012" {0 0 0};
    %vpi_call 2 58 "$write", " address  |  [15:0]RAM[address]\012" {0 0 0};
    %vpi_call 2 59 "$write", "--------------------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe1af10e30_0, 0, 32;
T_3.4 ;
    %load/vec4 v0x7fbe1af10e30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.5, 5;
    %load/vec4 v0x7fbe1af10e30_0;
    %pad/s 4;
    %assign/vec4 v0x7fbe1af10c00_0, 0;
    %delay 5, 0;
    %delay 5, 0;
    %load/vec4 v0x7fbe1af10c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fbe1af10f00, 4;
    %load/vec4 v0x7fbe1af10c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fbe1af10840, 4;
    %cmp/e;
    %jmp/0xz  T_3.6, 4;
    %load/vec4 v0x7fbe1af10c00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fbe1af10840, 4;
    %vpi_call 2 64 "$write", "   %4b   |  %h  \012", v0x7fbe1af10c00_0, S<0,vec4,u16> {1 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 2 67 "$write", "ERROR\012" {0 0 0};
T_3.7 ;
    %load/vec4 v0x7fbe1af10e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbe1af10e30_0, 0, 32;
    %jmp T_3.4;
T_3.5 ;
    %vpi_call 2 71 "$write", "\012\011\011success, the internal RAM has collected file data\012" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fbe1af10b60_0, 0, 1;
    %vpi_call 2 74 "$write", "\012WE = 1'b1, verify high imp Z:\012\012" {0 0 0};
    %vpi_call 2 75 "$write", " address  |  bus   \012" {0 0 0};
    %vpi_call 2 76 "$write", "-------------------\012" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fbe1af10e30_0, 0, 32;
T_3.8 ;
    %load/vec4 v0x7fbe1af10e30_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x7fbe1af10e30_0;
    %pad/s 4;
    %assign/vec4 v0x7fbe1af10c00_0, 0;
    %delay 5, 0;
    %delay 5, 0;
    %vpi_call 2 80 "$write", "   %4b   |  %h  \012", v0x7fbe1af10c00_0, v0x7fbe1af10cb0_0 {0 0 0};
    %load/vec4 v0x7fbe1af10e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fbe1af10e30_0, 0, 32;
    %jmp T_3.8;
T_3.9 ;
    %vpi_call 2 82 "$write", "\012\011\011success, bus blocked while writting to RAM\012" {0 0 0};
    %vpi_call 2 84 "$write", "\012\012\011\011 ~ ~ ~ TEST COMPLETE ~ ~ ~\012\012" {0 0 0};
    %vpi_call 2 85 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "basic.v";
