package com.cburch.logisim.statemachine.bdd

import com.cburch.logisim.statemachine.fSMDSL.FSM

class FSMSynthesizer {
	
	
	FSM fsm
	
	new(FSM fsm) {
		this.fsm=fsm
	}
	
	def run() {
		for (i : 0..fsm.width-1) {
			
		}
	}
}