<paper id="1520049216"><title>Improving the security of dual-rail circuits</title><year>2004</year><authors><author org="University of Newcastle#TAB#" id="2106589915">Danil Sokolov</author><author org="University of Newcastle#TAB#" id="2099434493">Julian P. Murphy</author><author org="University of Newcastle#TAB#" id="2973401243">Alexandre V. Bystrov</author><author org="University of Newcastle#TAB#" id="2170704296">Alexandre Yakovlev</author></authors><n_citation>54</n_citation><doc_type>Conference</doc_type><references><reference>1510418153</reference><reference>2088643059</reference><reference>2099664430</reference><reference>2103154788</reference><reference>2117299791</reference><reference>2122623069</reference><reference>2144630005</reference><reference>2147779504</reference><reference>2153458792</reference><reference>2157617940</reference></references><venue id="1127098075" type="C">Cryptographic Hardware and Embedded Systems</venue><doi>10.1007/978-3-540-28632-5_21</doi><keywords><keyword weight="0.50106">Power analysis</keyword><keyword weight="0.57811">Pass transistor logic</keyword><keyword weight="0.51777">Advanced Encryption Standard</keyword><keyword weight="0.43615">Computer science</keyword><keyword weight="0.44901">Parallel computing</keyword><keyword weight="0.51147">Encryption</keyword><keyword weight="0.46784">Computer hardware</keyword><keyword weight="0.49141">Electronic circuit</keyword><keyword weight="0.53559">Cycles per instruction</keyword><keyword weight="0.59926">Asynchronous circuit</keyword><keyword weight="0.59089">Common Power Format</keyword><keyword weight="0.45068">Distributed computing</keyword></keywords><publisher>Springer, Berlin, Heidelberg</publisher><abstract>Dual-rail encoding, return-to-spacer protocol and hazard-free logic can be used to resist differential power analysis attacks by making the power consumption independent of processed data. Standard dual-rail logic uses a protocol with a single spacer, e.g. all-zeroes, which gives rise to power balancing problems. We address these problems by incorporating two spacers; the spacers alternate between adjacent clock cycles. This guarantees that all gates switch in each clock cycle regardless of the transmitted data values. To generate these dual-rail circuits an automated tool has been developed. It is capable of converting synchronous netlists into dual-rail circuits and it is interfaced to industry CAD tools. Dual-rail and single-rail benchmarks based upon the Advanced Encryption Standard (AES) have been simulated and compared in order to evaluate the method.</abstract></paper>