

================================================================
== Vitis HLS Report for 'aes_table'
================================================================
* Date:           Sat May 17 12:36:17 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        aes_table
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.629 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  0.170 us|  0.170 us|   35|   35|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                 |                      |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |             Instance            |        Module        |   min   |   max   |    min    |    max    | min | max |   Type  |
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_aes_table_Pipeline_1_fu_292  |aes_table_Pipeline_1  |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
        |grp_aes_table_Pipeline_2_fu_299  |aes_table_Pipeline_2  |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
        |grp_aes_table_Pipeline_3_fu_306  |aes_table_Pipeline_3  |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
        |grp_aes_table_Pipeline_4_fu_313  |aes_table_Pipeline_4  |        6|        6|  30.000 ns|  30.000 ns|    6|    6|       no|
        +---------------------------------+----------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      128|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|       20|      560|    -|
|Memory               |        0|     -|       16|       66|    -|
|Multiplexer          |        -|     -|        -|      325|    -|
|Register             |        -|     -|      239|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      275|     1079|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+----------------------+---------+----+---+-----+-----+
    |             Instance            |        Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +---------------------------------+----------------------+---------+----+---+-----+-----+
    |grp_aes_table_Pipeline_1_fu_292  |aes_table_Pipeline_1  |        0|   0|  5|  138|    0|
    |grp_aes_table_Pipeline_2_fu_299  |aes_table_Pipeline_2  |        0|   0|  5|  142|    0|
    |grp_aes_table_Pipeline_3_fu_306  |aes_table_Pipeline_3  |        0|   0|  5|  138|    0|
    |grp_aes_table_Pipeline_4_fu_313  |aes_table_Pipeline_4  |        0|   0|  5|  142|    0|
    +---------------------------------+----------------------+---------+----+---+-----+-----+
    |Total                            |                      |        0|   0| 20|  560|    0|
    +---------------------------------+----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory|     Module    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |S_U    |S_ROM_AUTO_1R  |        0|  16|  66|    0|   256|    8|     1|         2048|
    +-------+---------------+---------+----+----+-----+------+-----+------+-------------+
    |Total  |               |        0|  16|  66|    0|   256|    8|     1|         2048|
    +-------+---------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------+----------+----+---+----+------------+------------+
    | Variable Name | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------+----------+----+---+----+------------+------------+
    |w_1_fu_471_p2  |       xor|   0|  0|  32|          32|          32|
    |w_2_fu_508_p2  |       xor|   0|  0|  32|          32|          32|
    |w_3_fu_543_p2  |       xor|   0|  0|  32|          32|          32|
    |w_fu_436_p2    |       xor|   0|  0|  32|          32|          32|
    +---------------+----------+----+---+----+------------+------------+
    |Total          |          |   0|  0| 128|         128|         128|
    +---------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+----+-----------+-----+-----------+
    |      Name      | LUT| Input Size| Bits| Total Bits|
    +----------------+----+-----------+-----+-----------+
    |S_address0      |  26|          5|    8|         40|
    |S_address1      |  26|          5|    8|         40|
    |S_address2      |  26|          5|    8|         40|
    |S_address3      |  26|          5|    8|         40|
    |ap_NS_fsm       |  65|         12|    1|         12|
    |out_r_address0  |  26|          5|    4|         20|
    |out_r_ce0       |  26|          5|    1|          5|
    |out_r_d0        |  26|          5|    8|         40|
    |out_r_we0       |  26|          5|    1|          5|
    |rk_address0     |  26|          5|    6|         30|
    |rk_address1     |  26|          5|    6|         30|
    +----------------+----+-----------+-----+-----------+
    |Total           | 325|         62|   59|        302|
    +----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+----+----+-----+-----------+
    |                     Name                     | FF | LUT| Bits| Const Bits|
    +----------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                     |  11|   0|   11|          0|
    |grp_aes_table_Pipeline_1_fu_292_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_table_Pipeline_2_fu_299_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_table_Pipeline_3_fu_306_ap_start_reg  |   1|   0|    1|          0|
    |grp_aes_table_Pipeline_4_fu_313_ap_start_reg  |   1|   0|    1|          0|
    |lshr_ln1_reg_580                              |   8|   0|    8|          0|
    |lshr_ln3_reg_640                              |   8|   0|    8|          0|
    |reg_380                                       |   8|   0|    8|          0|
    |reg_384                                       |   8|   0|    8|          0|
    |trunc_ln115_reg_560                           |   8|   0|    8|          0|
    |trunc_ln120_reg_565                           |   8|   0|    8|          0|
    |trunc_ln125_reg_600                           |   8|   0|    8|          0|
    |trunc_ln3_reg_630                             |   8|   0|    8|          0|
    |trunc_ln4_reg_635                             |   8|   0|    8|          0|
    |trunc_ln6_reg_585                             |   8|   0|    8|          0|
    |trunc_ln7_reg_590                             |   8|   0|    8|          0|
    |trunc_ln8_reg_595                             |   8|   0|    8|          0|
    |w_1_reg_675                                   |  32|   0|   32|          0|
    |w_2_reg_705                                   |  32|   0|   32|          0|
    |w_3_reg_735                                   |  32|   0|   32|          0|
    |w_reg_645                                     |  32|   0|   32|          0|
    +----------------------------------------------+----+----+-----+-----------+
    |Total                                         | 239|   0|  239|          0|
    +----------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|     aes_table|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|     aes_table|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|     aes_table|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|     aes_table|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|     aes_table|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|     aes_table|  return value|
|in_r_address0   |  out|    4|   ap_memory|          in_r|         array|
|in_r_ce0        |  out|    1|   ap_memory|          in_r|         array|
|in_r_we0        |  out|    1|   ap_memory|          in_r|         array|
|in_r_d0         |  out|    8|   ap_memory|          in_r|         array|
|in_r_q0         |   in|    8|   ap_memory|          in_r|         array|
|in_r_address1   |  out|    4|   ap_memory|          in_r|         array|
|in_r_ce1        |  out|    1|   ap_memory|          in_r|         array|
|in_r_we1        |  out|    1|   ap_memory|          in_r|         array|
|in_r_d1         |  out|    8|   ap_memory|          in_r|         array|
|in_r_q1         |   in|    8|   ap_memory|          in_r|         array|
|out_r_address0  |  out|    4|   ap_memory|         out_r|         array|
|out_r_ce0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0       |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0        |  out|    8|   ap_memory|         out_r|         array|
|rk_address0     |  out|    6|   ap_memory|            rk|         array|
|rk_ce0          |  out|    1|   ap_memory|            rk|         array|
|rk_q0           |   in|   32|   ap_memory|            rk|         array|
|rk_address1     |  out|    6|   ap_memory|            rk|         array|
|rk_ce1          |  out|    1|   ap_memory|            rk|         array|
|rk_q1           |   in|   32|   ap_memory|            rk|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.69>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%rk_addr = getelementptr i32 %rk, i64 0, i64 52" [aes_table_fast.c:110]   --->   Operation 12 'getelementptr' 'rk_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (0.69ns)   --->   "%rk_load = load i6 %rk_addr" [aes_table_fast.c:110]   --->   Operation 13 'load' 'rk_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%rk_addr_1 = getelementptr i32 %rk, i64 0, i64 53" [aes_table_fast.c:115]   --->   Operation 14 'getelementptr' 'rk_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (0.69ns)   --->   "%rk_load_1 = load i6 %rk_addr_1" [aes_table_fast.c:115]   --->   Operation 15 'load' 'rk_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 2 <SV = 1> <Delay = 0.69>
ST_2 : Operation 16 [1/2] (0.69ns)   --->   "%rk_load = load i6 %rk_addr" [aes_table_fast.c:110]   --->   Operation 16 'load' 'rk_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln115 = trunc i32 %rk_load" [aes_table_fast.c:115]   --->   Operation 17 'trunc' 'trunc_ln115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/2] (0.69ns)   --->   "%rk_load_1 = load i6 %rk_addr_1" [aes_table_fast.c:115]   --->   Operation 18 'load' 'rk_load_1' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln120 = trunc i32 %rk_load_1" [aes_table_fast.c:120]   --->   Operation 19 'trunc' 'trunc_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%rk_addr_2 = getelementptr i32 %rk, i64 0, i64 54" [aes_table_fast.c:120]   --->   Operation 20 'getelementptr' 'rk_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (0.69ns)   --->   "%rk_load_2 = load i6 %rk_addr_2" [aes_table_fast.c:120]   --->   Operation 21 'load' 'rk_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%rk_addr_3 = getelementptr i32 %rk, i64 0, i64 55" [aes_table_fast.c:125]   --->   Operation 22 'getelementptr' 'rk_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (0.69ns)   --->   "%rk_load_3 = load i6 %rk_addr_3" [aes_table_fast.c:125]   --->   Operation 23 'load' 'rk_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load, i32 24, i32 31" [aes_table_fast.c:132]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_1, i32 16, i32 23" [aes_table_fast.c:133]   --->   Operation 25 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_1, i32 24, i32 31" [aes_table_fast.c:138]   --->   Operation 26 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln6 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load, i32 8, i32 15" [aes_table_fast.c:146]   --->   Operation 27 'partselect' 'trunc_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln7 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load, i32 16, i32 23" [aes_table_fast.c:151]   --->   Operation 28 'partselect' 'trunc_ln7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_1, i32 8, i32 15" [aes_table_fast.c:152]   --->   Operation 29 'partselect' 'trunc_ln8' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.32>
ST_3 : Operation 30 [1/2] (0.69ns)   --->   "%rk_load_2 = load i6 %rk_addr_2" [aes_table_fast.c:120]   --->   Operation 30 'load' 'rk_load_2' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln125 = trunc i32 %rk_load_2" [aes_table_fast.c:125]   --->   Operation 31 'trunc' 'trunc_ln125' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/2] (0.69ns)   --->   "%rk_load_3 = load i6 %rk_addr_3" [aes_table_fast.c:125]   --->   Operation 32 'load' 'rk_load_3' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln132 = trunc i32 %rk_load_3" [aes_table_fast.c:132]   --->   Operation 33 'trunc' 'trunc_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln132 = zext i8 %lshr_ln" [aes_table_fast.c:132]   --->   Operation 34 'zext' 'zext_ln132' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%S_addr = getelementptr i8 %S, i64 0, i64 %zext_ln132" [aes_table_fast.c:132]   --->   Operation 35 'getelementptr' 'S_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [2/2] (0.62ns)   --->   "%S_load = load i8 %S_addr" [aes_table_fast.c:132]   --->   Operation 36 'load' 'S_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln133 = zext i8 %trunc_ln1" [aes_table_fast.c:133]   --->   Operation 37 'zext' 'zext_ln133' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%S_addr_1 = getelementptr i8 %S, i64 0, i64 %zext_ln133" [aes_table_fast.c:133]   --->   Operation 38 'getelementptr' 'S_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (0.62ns)   --->   "%S_load_1 = load i8 %S_addr_1" [aes_table_fast.c:133]   --->   Operation 39 'load' 'S_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_2, i32 8, i32 15" [aes_table_fast.c:134]   --->   Operation 40 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i8 %trunc_ln2" [aes_table_fast.c:134]   --->   Operation 41 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%S_addr_2 = getelementptr i8 %S, i64 0, i64 %zext_ln134" [aes_table_fast.c:134]   --->   Operation 42 'getelementptr' 'S_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [2/2] (0.62ns)   --->   "%S_load_2 = load i8 %S_addr_2" [aes_table_fast.c:134]   --->   Operation 43 'load' 'S_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln135 = zext i8 %trunc_ln132" [aes_table_fast.c:135]   --->   Operation 44 'zext' 'zext_ln135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%S_addr_3 = getelementptr i8 %S, i64 0, i64 %zext_ln135" [aes_table_fast.c:135]   --->   Operation 45 'getelementptr' 'S_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (0.62ns)   --->   "%S_load_3 = load i8 %S_addr_3" [aes_table_fast.c:135]   --->   Operation 46 'load' 'S_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%rk_addr_4 = getelementptr i32 %rk, i64 0, i64 56" [aes_table_fast.c:136]   --->   Operation 47 'getelementptr' 'rk_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (0.69ns)   --->   "%rk_load_4 = load i6 %rk_addr_4" [aes_table_fast.c:136]   --->   Operation 48 'load' 'rk_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_2, i32 16, i32 23" [aes_table_fast.c:139]   --->   Operation 49 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_3, i32 8, i32 15" [aes_table_fast.c:140]   --->   Operation 50 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_2, i32 24, i32 31" [aes_table_fast.c:144]   --->   Operation 51 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_3, i32 16, i32 23" [aes_table_fast.c:145]   --->   Operation 52 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %rk_load_3, i32 24, i32 31" [aes_table_fast.c:150]   --->   Operation 53 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 54 [1/2] (0.62ns)   --->   "%S_load = load i8 %S_addr" [aes_table_fast.c:132]   --->   Operation 54 'load' 'S_load' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 55 [1/2] (0.62ns)   --->   "%S_load_1 = load i8 %S_addr_1" [aes_table_fast.c:133]   --->   Operation 55 'load' 'S_load_1' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 56 [1/2] (0.62ns)   --->   "%S_load_2 = load i8 %S_addr_2" [aes_table_fast.c:134]   --->   Operation 56 'load' 'S_load_2' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 57 [1/2] (0.62ns)   --->   "%S_load_3 = load i8 %S_addr_3" [aes_table_fast.c:135]   --->   Operation 57 'load' 'S_load_3' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %S_load, i8 %S_load_1, i8 %S_load_2, i8 %S_load_3" [aes_table_fast.c:135]   --->   Operation 58 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/2] (0.69ns)   --->   "%rk_load_4 = load i6 %rk_addr_4" [aes_table_fast.c:136]   --->   Operation 59 'load' 'rk_load_4' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_4 : Operation 60 [1/1] (0.21ns)   --->   "%w = xor i32 %rk_load_4, i32 %or_ln" [aes_table_fast.c:136]   --->   Operation 60 'xor' 'w' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [2/2] (1.72ns)   --->   "%call_ln136 = call void @aes_table_Pipeline_1, i32 %w, i8 %out_r" [aes_table_fast.c:136]   --->   Operation 61 'call' 'call_ln136' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.69>
ST_5 : Operation 62 [1/2] (0.00ns)   --->   "%call_ln136 = call void @aes_table_Pipeline_1, i32 %w, i8 %out_r" [aes_table_fast.c:136]   --->   Operation 62 'call' 'call_ln136' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln138 = zext i8 %lshr_ln1" [aes_table_fast.c:138]   --->   Operation 63 'zext' 'zext_ln138' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%S_addr_4 = getelementptr i8 %S, i64 0, i64 %zext_ln138" [aes_table_fast.c:138]   --->   Operation 64 'getelementptr' 'S_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [2/2] (0.62ns)   --->   "%S_load_4 = load i8 %S_addr_4" [aes_table_fast.c:138]   --->   Operation 65 'load' 'S_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i8 %trunc_ln3" [aes_table_fast.c:139]   --->   Operation 66 'zext' 'zext_ln139' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%S_addr_5 = getelementptr i8 %S, i64 0, i64 %zext_ln139" [aes_table_fast.c:139]   --->   Operation 67 'getelementptr' 'S_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [2/2] (0.62ns)   --->   "%S_load_5 = load i8 %S_addr_5" [aes_table_fast.c:139]   --->   Operation 68 'load' 'S_load_5' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln140 = zext i8 %trunc_ln4" [aes_table_fast.c:140]   --->   Operation 69 'zext' 'zext_ln140' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%S_addr_6 = getelementptr i8 %S, i64 0, i64 %zext_ln140" [aes_table_fast.c:140]   --->   Operation 70 'getelementptr' 'S_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (0.62ns)   --->   "%S_load_6 = load i8 %S_addr_6" [aes_table_fast.c:140]   --->   Operation 71 'load' 'S_load_6' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i8 %trunc_ln115" [aes_table_fast.c:141]   --->   Operation 72 'zext' 'zext_ln141' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%S_addr_7 = getelementptr i8 %S, i64 0, i64 %zext_ln141" [aes_table_fast.c:141]   --->   Operation 73 'getelementptr' 'S_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (0.62ns)   --->   "%S_load_7 = load i8 %S_addr_7" [aes_table_fast.c:141]   --->   Operation 74 'load' 'S_load_7' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%rk_addr_5 = getelementptr i32 %rk, i64 0, i64 57" [aes_table_fast.c:142]   --->   Operation 75 'getelementptr' 'rk_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [2/2] (0.69ns)   --->   "%rk_load_5 = load i6 %rk_addr_5" [aes_table_fast.c:142]   --->   Operation 76 'load' 'rk_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 77 [1/2] (0.62ns)   --->   "%S_load_4 = load i8 %S_addr_4" [aes_table_fast.c:138]   --->   Operation 77 'load' 'S_load_4' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 78 [1/2] (0.62ns)   --->   "%S_load_5 = load i8 %S_addr_5" [aes_table_fast.c:139]   --->   Operation 78 'load' 'S_load_5' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 79 [1/2] (0.62ns)   --->   "%S_load_6 = load i8 %S_addr_6" [aes_table_fast.c:140]   --->   Operation 79 'load' 'S_load_6' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 80 [1/2] (0.62ns)   --->   "%S_load_7 = load i8 %S_addr_7" [aes_table_fast.c:141]   --->   Operation 80 'load' 'S_load_7' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %S_load_4, i8 %S_load_5, i8 %S_load_6, i8 %S_load_7" [aes_table_fast.c:141]   --->   Operation 81 'bitconcatenate' 'or_ln1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/2] (0.69ns)   --->   "%rk_load_5 = load i6 %rk_addr_5" [aes_table_fast.c:142]   --->   Operation 82 'load' 'rk_load_5' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_6 : Operation 83 [1/1] (0.21ns)   --->   "%w_1 = xor i32 %rk_load_5, i32 %or_ln1" [aes_table_fast.c:142]   --->   Operation 83 'xor' 'w_1' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [2/2] (1.72ns)   --->   "%call_ln142 = call void @aes_table_Pipeline_2, i32 %w_1, i8 %out_r" [aes_table_fast.c:142]   --->   Operation 84 'call' 'call_ln142' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 85 [1/2] (0.00ns)   --->   "%call_ln142 = call void @aes_table_Pipeline_2, i32 %w_1, i8 %out_r" [aes_table_fast.c:142]   --->   Operation 85 'call' 'call_ln142' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln144 = zext i8 %lshr_ln2" [aes_table_fast.c:144]   --->   Operation 86 'zext' 'zext_ln144' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%S_addr_8 = getelementptr i8 %S, i64 0, i64 %zext_ln144" [aes_table_fast.c:144]   --->   Operation 87 'getelementptr' 'S_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [2/2] (0.62ns)   --->   "%S_load_8 = load i8 %S_addr_8" [aes_table_fast.c:144]   --->   Operation 88 'load' 'S_load_8' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln145 = zext i8 %trunc_ln5" [aes_table_fast.c:145]   --->   Operation 89 'zext' 'zext_ln145' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%S_addr_9 = getelementptr i8 %S, i64 0, i64 %zext_ln145" [aes_table_fast.c:145]   --->   Operation 90 'getelementptr' 'S_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [2/2] (0.62ns)   --->   "%S_load_9 = load i8 %S_addr_9" [aes_table_fast.c:145]   --->   Operation 91 'load' 'S_load_9' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln146 = zext i8 %trunc_ln6" [aes_table_fast.c:146]   --->   Operation 92 'zext' 'zext_ln146' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%S_addr_10 = getelementptr i8 %S, i64 0, i64 %zext_ln146" [aes_table_fast.c:146]   --->   Operation 93 'getelementptr' 'S_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [2/2] (0.62ns)   --->   "%S_load_10 = load i8 %S_addr_10" [aes_table_fast.c:146]   --->   Operation 94 'load' 'S_load_10' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln147 = zext i8 %trunc_ln120" [aes_table_fast.c:147]   --->   Operation 95 'zext' 'zext_ln147' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%S_addr_11 = getelementptr i8 %S, i64 0, i64 %zext_ln147" [aes_table_fast.c:147]   --->   Operation 96 'getelementptr' 'S_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [2/2] (0.62ns)   --->   "%S_load_11 = load i8 %S_addr_11" [aes_table_fast.c:147]   --->   Operation 97 'load' 'S_load_11' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_7 : Operation 98 [1/1] (0.00ns)   --->   "%rk_addr_6 = getelementptr i32 %rk, i64 0, i64 58" [aes_table_fast.c:148]   --->   Operation 98 'getelementptr' 'rk_addr_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 99 [2/2] (0.69ns)   --->   "%rk_load_6 = load i6 %rk_addr_6" [aes_table_fast.c:148]   --->   Operation 99 'load' 'rk_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 100 [1/2] (0.62ns)   --->   "%S_load_8 = load i8 %S_addr_8" [aes_table_fast.c:144]   --->   Operation 100 'load' 'S_load_8' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 101 [1/2] (0.62ns)   --->   "%S_load_9 = load i8 %S_addr_9" [aes_table_fast.c:145]   --->   Operation 101 'load' 'S_load_9' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 102 [1/2] (0.62ns)   --->   "%S_load_10 = load i8 %S_addr_10" [aes_table_fast.c:146]   --->   Operation 102 'load' 'S_load_10' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 103 [1/2] (0.62ns)   --->   "%S_load_11 = load i8 %S_addr_11" [aes_table_fast.c:147]   --->   Operation 103 'load' 'S_load_11' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %S_load_8, i8 %S_load_9, i8 %S_load_10, i8 %S_load_11" [aes_table_fast.c:147]   --->   Operation 104 'bitconcatenate' 'or_ln2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/2] (0.69ns)   --->   "%rk_load_6 = load i6 %rk_addr_6" [aes_table_fast.c:148]   --->   Operation 105 'load' 'rk_load_6' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_8 : Operation 106 [1/1] (0.21ns)   --->   "%w_2 = xor i32 %rk_load_6, i32 %or_ln2" [aes_table_fast.c:148]   --->   Operation 106 'xor' 'w_2' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 107 [2/2] (1.72ns)   --->   "%call_ln148 = call void @aes_table_Pipeline_3, i32 %w_2, i8 %out_r" [aes_table_fast.c:148]   --->   Operation 107 'call' 'call_ln148' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.69>
ST_9 : Operation 108 [1/2] (0.00ns)   --->   "%call_ln148 = call void @aes_table_Pipeline_3, i32 %w_2, i8 %out_r" [aes_table_fast.c:148]   --->   Operation 108 'call' 'call_ln148' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln150 = zext i8 %lshr_ln3" [aes_table_fast.c:150]   --->   Operation 109 'zext' 'zext_ln150' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%S_addr_12 = getelementptr i8 %S, i64 0, i64 %zext_ln150" [aes_table_fast.c:150]   --->   Operation 110 'getelementptr' 'S_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 111 [2/2] (0.62ns)   --->   "%S_load_12 = load i8 %S_addr_12" [aes_table_fast.c:150]   --->   Operation 111 'load' 'S_load_12' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%zext_ln151 = zext i8 %trunc_ln7" [aes_table_fast.c:151]   --->   Operation 112 'zext' 'zext_ln151' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns)   --->   "%S_addr_13 = getelementptr i8 %S, i64 0, i64 %zext_ln151" [aes_table_fast.c:151]   --->   Operation 113 'getelementptr' 'S_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 114 [2/2] (0.62ns)   --->   "%S_load_13 = load i8 %S_addr_13" [aes_table_fast.c:151]   --->   Operation 114 'load' 'S_load_13' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i8 %trunc_ln8" [aes_table_fast.c:152]   --->   Operation 115 'zext' 'zext_ln152' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%S_addr_14 = getelementptr i8 %S, i64 0, i64 %zext_ln152" [aes_table_fast.c:152]   --->   Operation 116 'getelementptr' 'S_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [2/2] (0.62ns)   --->   "%S_load_14 = load i8 %S_addr_14" [aes_table_fast.c:152]   --->   Operation 117 'load' 'S_load_14' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln153 = zext i8 %trunc_ln125" [aes_table_fast.c:153]   --->   Operation 118 'zext' 'zext_ln153' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 119 [1/1] (0.00ns)   --->   "%S_addr_15 = getelementptr i8 %S, i64 0, i64 %zext_ln153" [aes_table_fast.c:153]   --->   Operation 119 'getelementptr' 'S_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 120 [2/2] (0.62ns)   --->   "%S_load_15 = load i8 %S_addr_15" [aes_table_fast.c:153]   --->   Operation 120 'load' 'S_load_15' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_9 : Operation 121 [1/1] (0.00ns)   --->   "%rk_addr_7 = getelementptr i32 %rk, i64 0, i64 59" [aes_table_fast.c:154]   --->   Operation 121 'getelementptr' 'rk_addr_7' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 122 [2/2] (0.69ns)   --->   "%rk_load_7 = load i6 %rk_addr_7" [aes_table_fast.c:154]   --->   Operation 122 'load' 'rk_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>

State 10 <SV = 9> <Delay = 2.62>
ST_10 : Operation 123 [1/2] (0.62ns)   --->   "%S_load_12 = load i8 %S_addr_12" [aes_table_fast.c:150]   --->   Operation 123 'load' 'S_load_12' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 124 [1/2] (0.62ns)   --->   "%S_load_13 = load i8 %S_addr_13" [aes_table_fast.c:151]   --->   Operation 124 'load' 'S_load_13' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 125 [1/2] (0.62ns)   --->   "%S_load_14 = load i8 %S_addr_14" [aes_table_fast.c:152]   --->   Operation 125 'load' 'S_load_14' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 126 [1/2] (0.62ns)   --->   "%S_load_15 = load i8 %S_addr_15" [aes_table_fast.c:153]   --->   Operation 126 'load' 'S_load_15' <Predicate = true> <Delay = 0.62> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 0.62> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_10 : Operation 127 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %S_load_12, i8 %S_load_13, i8 %S_load_14, i8 %S_load_15" [aes_table_fast.c:153]   --->   Operation 127 'bitconcatenate' 'or_ln3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 128 [1/2] (0.69ns)   --->   "%rk_load_7 = load i6 %rk_addr_7" [aes_table_fast.c:154]   --->   Operation 128 'load' 'rk_load_7' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 60> <RAM>
ST_10 : Operation 129 [1/1] (0.21ns)   --->   "%w_3 = xor i32 %rk_load_7, i32 %or_ln3" [aes_table_fast.c:154]   --->   Operation 129 'xor' 'w_3' <Predicate = true> <Delay = 0.21> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 130 [2/2] (1.72ns)   --->   "%call_ln154 = call void @aes_table_Pipeline_4, i32 %w_3, i8 %out_r" [aes_table_fast.c:154]   --->   Operation 130 'call' 'call_ln154' <Predicate = true> <Delay = 1.72> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%spectopmodule_ln91 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [aes_table_fast.c:91]   --->   Operation 131 'spectopmodule' 'spectopmodule_ln91' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %in_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 132 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %in_r"   --->   Operation 133 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 134 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %out_r"   --->   Operation 135 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rk, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 136 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %rk"   --->   Operation 137 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 138 [1/2] (0.00ns)   --->   "%call_ln154 = call void @aes_table_Pipeline_4, i32 %w_3, i8 %out_r" [aes_table_fast.c:154]   --->   Operation 138 'call' 'call_ln154' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%ret_ln156 = ret" [aes_table_fast.c:156]   --->   Operation 139 'ret' 'ret_ln156' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ rk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ S]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
rk_addr            (getelementptr ) [ 001000000000]
rk_addr_1          (getelementptr ) [ 001000000000]
rk_load            (load          ) [ 000000000000]
trunc_ln115        (trunc         ) [ 000111000000]
rk_load_1          (load          ) [ 000000000000]
trunc_ln120        (trunc         ) [ 000111110000]
rk_addr_2          (getelementptr ) [ 000100000000]
rk_addr_3          (getelementptr ) [ 000100000000]
lshr_ln            (partselect    ) [ 000100000000]
trunc_ln1          (partselect    ) [ 000100000000]
lshr_ln1           (partselect    ) [ 000111000000]
trunc_ln6          (partselect    ) [ 000111110000]
trunc_ln7          (partselect    ) [ 000111111100]
trunc_ln8          (partselect    ) [ 000111111100]
rk_load_2          (load          ) [ 000000000000]
trunc_ln125        (trunc         ) [ 000011111100]
rk_load_3          (load          ) [ 000000000000]
trunc_ln132        (trunc         ) [ 000000000000]
zext_ln132         (zext          ) [ 000000000000]
S_addr             (getelementptr ) [ 000010000000]
zext_ln133         (zext          ) [ 000000000000]
S_addr_1           (getelementptr ) [ 000010000000]
trunc_ln2          (partselect    ) [ 000000000000]
zext_ln134         (zext          ) [ 000000000000]
S_addr_2           (getelementptr ) [ 000010000000]
zext_ln135         (zext          ) [ 000000000000]
S_addr_3           (getelementptr ) [ 000010000000]
rk_addr_4          (getelementptr ) [ 000010000000]
trunc_ln3          (partselect    ) [ 000011000000]
trunc_ln4          (partselect    ) [ 000011000000]
lshr_ln2           (partselect    ) [ 000011110000]
trunc_ln5          (partselect    ) [ 000011110000]
lshr_ln3           (partselect    ) [ 000011111100]
S_load             (load          ) [ 000000000000]
S_load_1           (load          ) [ 000000000000]
S_load_2           (load          ) [ 000000000000]
S_load_3           (load          ) [ 000000000000]
or_ln              (bitconcatenate) [ 000000000000]
rk_load_4          (load          ) [ 000000000000]
w                  (xor           ) [ 000001000000]
call_ln136         (call          ) [ 000000000000]
zext_ln138         (zext          ) [ 000000000000]
S_addr_4           (getelementptr ) [ 000000100000]
zext_ln139         (zext          ) [ 000000000000]
S_addr_5           (getelementptr ) [ 000000100000]
zext_ln140         (zext          ) [ 000000000000]
S_addr_6           (getelementptr ) [ 000000100000]
zext_ln141         (zext          ) [ 000000000000]
S_addr_7           (getelementptr ) [ 000000100000]
rk_addr_5          (getelementptr ) [ 000000100000]
S_load_4           (load          ) [ 000000000000]
S_load_5           (load          ) [ 000000000000]
S_load_6           (load          ) [ 000000000000]
S_load_7           (load          ) [ 000000000000]
or_ln1             (bitconcatenate) [ 000000000000]
rk_load_5          (load          ) [ 000000000000]
w_1                (xor           ) [ 000000010000]
call_ln142         (call          ) [ 000000000000]
zext_ln144         (zext          ) [ 000000000000]
S_addr_8           (getelementptr ) [ 000000001000]
zext_ln145         (zext          ) [ 000000000000]
S_addr_9           (getelementptr ) [ 000000001000]
zext_ln146         (zext          ) [ 000000000000]
S_addr_10          (getelementptr ) [ 000000001000]
zext_ln147         (zext          ) [ 000000000000]
S_addr_11          (getelementptr ) [ 000000001000]
rk_addr_6          (getelementptr ) [ 000000001000]
S_load_8           (load          ) [ 000000000000]
S_load_9           (load          ) [ 000000000000]
S_load_10          (load          ) [ 000000000000]
S_load_11          (load          ) [ 000000000000]
or_ln2             (bitconcatenate) [ 000000000000]
rk_load_6          (load          ) [ 000000000000]
w_2                (xor           ) [ 000000000100]
call_ln148         (call          ) [ 000000000000]
zext_ln150         (zext          ) [ 000000000000]
S_addr_12          (getelementptr ) [ 000000000010]
zext_ln151         (zext          ) [ 000000000000]
S_addr_13          (getelementptr ) [ 000000000010]
zext_ln152         (zext          ) [ 000000000000]
S_addr_14          (getelementptr ) [ 000000000010]
zext_ln153         (zext          ) [ 000000000000]
S_addr_15          (getelementptr ) [ 000000000010]
rk_addr_7          (getelementptr ) [ 000000000010]
S_load_12          (load          ) [ 000000000000]
S_load_13          (load          ) [ 000000000000]
S_load_14          (load          ) [ 000000000000]
S_load_15          (load          ) [ 000000000000]
or_ln3             (bitconcatenate) [ 000000000000]
rk_load_7          (load          ) [ 000000000000]
w_3                (xor           ) [ 000000000001]
spectopmodule_ln91 (spectopmodule ) [ 000000000000]
specinterface_ln0  (specinterface ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specinterface_ln0  (specinterface ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
specinterface_ln0  (specinterface ) [ 000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 000000000000]
call_ln154         (call          ) [ 000000000000]
ret_ln156          (ret           ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="rk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="S">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="S"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_table_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_table_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_table_Pipeline_3"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes_table_Pipeline_4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="rk_addr_gep_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="1" slack="0"/>
<pin id="69" dir="0" index="2" bw="7" slack="0"/>
<pin id="70" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="6" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="0" slack="0"/>
<pin id="79" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="80" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
<pin id="82" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="rk_load/1 rk_load_1/1 rk_load_2/2 rk_load_3/2 rk_load_4/3 rk_load_5/5 rk_load_6/7 rk_load_7/9 "/>
</bind>
</comp>

<comp id="84" class="1004" name="rk_addr_1_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="7" slack="0"/>
<pin id="88" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_1/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="rk_addr_2_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="7" slack="0"/>
<pin id="97" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_2/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rk_addr_3_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_3/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="S_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="8" slack="0"/>
<pin id="115" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_access_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="121" dir="0" index="2" bw="0" slack="0"/>
<pin id="123" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="124" dir="0" index="5" bw="8" slack="0"/>
<pin id="125" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="8" bw="8" slack="0"/>
<pin id="128" dir="0" index="9" bw="8" slack="2147483647"/>
<pin id="129" dir="0" index="10" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="12" bw="8" slack="2147483647"/>
<pin id="132" dir="0" index="13" bw="8" slack="2147483647"/>
<pin id="133" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="122" dir="1" index="3" bw="8" slack="0"/>
<pin id="126" dir="1" index="7" bw="8" slack="0"/>
<pin id="130" dir="1" index="11" bw="8" slack="0"/>
<pin id="134" dir="1" index="15" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="S_load/3 S_load_1/3 S_load_2/3 S_load_3/3 S_load_4/5 S_load_5/5 S_load_6/5 S_load_7/5 S_load_8/7 S_load_9/7 S_load_10/7 S_load_11/7 S_load_12/9 S_load_13/9 S_load_14/9 S_load_15/9 "/>
</bind>
</comp>

<comp id="136" class="1004" name="S_addr_1_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="8" slack="0"/>
<pin id="140" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="S_addr_2_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="8" slack="0"/>
<pin id="148" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_2/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="S_addr_3_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="8" slack="0"/>
<pin id="156" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_3/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="rk_addr_4_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_4/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="S_addr_4_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="8" slack="0"/>
<pin id="173" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_4/5 "/>
</bind>
</comp>

<comp id="177" class="1004" name="S_addr_5_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="8" slack="0"/>
<pin id="181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_5/5 "/>
</bind>
</comp>

<comp id="185" class="1004" name="S_addr_6_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="8" slack="0"/>
<pin id="189" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_6/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="S_addr_7_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="8" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="8" slack="0"/>
<pin id="197" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_7/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="rk_addr_5_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="7" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_5/5 "/>
</bind>
</comp>

<comp id="210" class="1004" name="S_addr_8_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="8" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="8" slack="0"/>
<pin id="214" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_8/7 "/>
</bind>
</comp>

<comp id="218" class="1004" name="S_addr_9_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="8" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="8" slack="0"/>
<pin id="222" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_9/7 "/>
</bind>
</comp>

<comp id="226" class="1004" name="S_addr_10_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="8" slack="0"/>
<pin id="230" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_10/7 "/>
</bind>
</comp>

<comp id="234" class="1004" name="S_addr_11_gep_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="8" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="8" slack="0"/>
<pin id="238" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_11/7 "/>
</bind>
</comp>

<comp id="242" class="1004" name="rk_addr_6_gep_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="32" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="7" slack="0"/>
<pin id="246" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_6/7 "/>
</bind>
</comp>

<comp id="251" class="1004" name="S_addr_12_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="8" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="8" slack="0"/>
<pin id="255" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_12/9 "/>
</bind>
</comp>

<comp id="259" class="1004" name="S_addr_13_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="8" slack="0"/>
<pin id="263" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_13/9 "/>
</bind>
</comp>

<comp id="267" class="1004" name="S_addr_14_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="8" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="8" slack="0"/>
<pin id="271" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_14/9 "/>
</bind>
</comp>

<comp id="275" class="1004" name="S_addr_15_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="8" slack="0"/>
<pin id="279" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="S_addr_15/9 "/>
</bind>
</comp>

<comp id="283" class="1004" name="rk_addr_7_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="7" slack="0"/>
<pin id="287" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="rk_addr_7/9 "/>
</bind>
</comp>

<comp id="292" class="1004" name="grp_aes_table_Pipeline_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="0" slack="0"/>
<pin id="294" dir="0" index="1" bw="32" slack="0"/>
<pin id="295" dir="0" index="2" bw="8" slack="0"/>
<pin id="296" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln136/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_aes_table_Pipeline_2_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="0" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="8" slack="0"/>
<pin id="303" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln142/6 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_aes_table_Pipeline_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="0" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="0"/>
<pin id="309" dir="0" index="2" bw="8" slack="0"/>
<pin id="310" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln148/8 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_aes_table_Pipeline_4_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="0" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="0"/>
<pin id="316" dir="0" index="2" bw="8" slack="0"/>
<pin id="317" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln154/10 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="0" index="3" bw="6" slack="0"/>
<pin id="325" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 lshr_ln2/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="0" index="3" bw="6" slack="0"/>
<pin id="335" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/2 trunc_ln5/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="8" slack="0"/>
<pin id="342" dir="0" index="1" bw="32" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="0" index="3" bw="6" slack="0"/>
<pin id="345" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/2 lshr_ln3/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="grp_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="0"/>
<pin id="352" dir="0" index="1" bw="32" slack="0"/>
<pin id="353" dir="0" index="2" bw="5" slack="0"/>
<pin id="354" dir="0" index="3" bw="5" slack="0"/>
<pin id="355" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln6/2 trunc_ln2/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="6" slack="0"/>
<pin id="364" dir="0" index="3" bw="6" slack="0"/>
<pin id="365" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln7/2 trunc_ln3/3 "/>
</bind>
</comp>

<comp id="370" class="1004" name="grp_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="32" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="0" index="3" bw="5" slack="0"/>
<pin id="375" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/2 trunc_ln4/3 "/>
</bind>
</comp>

<comp id="380" class="1005" name="reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln lshr_ln2 "/>
</bind>
</comp>

<comp id="384" class="1005" name="reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 trunc_ln5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="trunc_ln115_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="0"/>
<pin id="390" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln115/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="trunc_ln120_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="0"/>
<pin id="394" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln120/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln125_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln125/3 "/>
</bind>
</comp>

<comp id="400" class="1004" name="trunc_ln132_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="32" slack="0"/>
<pin id="402" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln132/3 "/>
</bind>
</comp>

<comp id="404" class="1004" name="zext_ln132_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="8" slack="1"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln132/3 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln133_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="1"/>
<pin id="411" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln133/3 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln134_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="8" slack="0"/>
<pin id="416" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/3 "/>
</bind>
</comp>

<comp id="419" class="1004" name="zext_ln135_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln135/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="or_ln_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="8" slack="0"/>
<pin id="427" dir="0" index="2" bw="8" slack="0"/>
<pin id="428" dir="0" index="3" bw="8" slack="0"/>
<pin id="429" dir="0" index="4" bw="8" slack="0"/>
<pin id="430" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/4 "/>
</bind>
</comp>

<comp id="436" class="1004" name="w_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="0"/>
<pin id="438" dir="0" index="1" bw="32" slack="0"/>
<pin id="439" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln138_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="3"/>
<pin id="445" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln138/5 "/>
</bind>
</comp>

<comp id="447" class="1004" name="zext_ln139_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="2"/>
<pin id="449" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln139/5 "/>
</bind>
</comp>

<comp id="451" class="1004" name="zext_ln140_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="2"/>
<pin id="453" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln140/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="zext_ln141_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="3"/>
<pin id="457" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/5 "/>
</bind>
</comp>

<comp id="459" class="1004" name="or_ln1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="32" slack="0"/>
<pin id="461" dir="0" index="1" bw="8" slack="0"/>
<pin id="462" dir="0" index="2" bw="8" slack="0"/>
<pin id="463" dir="0" index="3" bw="8" slack="0"/>
<pin id="464" dir="0" index="4" bw="8" slack="0"/>
<pin id="465" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/6 "/>
</bind>
</comp>

<comp id="471" class="1004" name="w_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="32" slack="0"/>
<pin id="473" dir="0" index="1" bw="32" slack="0"/>
<pin id="474" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="w_1/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln144_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="4"/>
<pin id="480" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln144/7 "/>
</bind>
</comp>

<comp id="483" class="1004" name="zext_ln145_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="8" slack="4"/>
<pin id="485" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln145/7 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln146_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="8" slack="5"/>
<pin id="490" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln146/7 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln147_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="8" slack="5"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln147/7 "/>
</bind>
</comp>

<comp id="496" class="1004" name="or_ln2_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="0"/>
<pin id="498" dir="0" index="1" bw="8" slack="0"/>
<pin id="499" dir="0" index="2" bw="8" slack="0"/>
<pin id="500" dir="0" index="3" bw="8" slack="0"/>
<pin id="501" dir="0" index="4" bw="8" slack="0"/>
<pin id="502" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/8 "/>
</bind>
</comp>

<comp id="508" class="1004" name="w_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="0" index="1" bw="32" slack="0"/>
<pin id="511" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="w_2/8 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln150_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="8" slack="6"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln150/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln151_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="8" slack="7"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln151/9 "/>
</bind>
</comp>

<comp id="523" class="1004" name="zext_ln152_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="7"/>
<pin id="525" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln152/9 "/>
</bind>
</comp>

<comp id="527" class="1004" name="zext_ln153_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="6"/>
<pin id="529" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln153/9 "/>
</bind>
</comp>

<comp id="531" class="1004" name="or_ln3_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="32" slack="0"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="0" index="2" bw="8" slack="0"/>
<pin id="535" dir="0" index="3" bw="8" slack="0"/>
<pin id="536" dir="0" index="4" bw="8" slack="0"/>
<pin id="537" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/10 "/>
</bind>
</comp>

<comp id="543" class="1004" name="w_3_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="32" slack="0"/>
<pin id="545" dir="0" index="1" bw="32" slack="0"/>
<pin id="546" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="w_3/10 "/>
</bind>
</comp>

<comp id="550" class="1005" name="rk_addr_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="6" slack="1"/>
<pin id="552" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr "/>
</bind>
</comp>

<comp id="555" class="1005" name="rk_addr_1_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="6" slack="1"/>
<pin id="557" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_1 "/>
</bind>
</comp>

<comp id="560" class="1005" name="trunc_ln115_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="8" slack="3"/>
<pin id="562" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln115 "/>
</bind>
</comp>

<comp id="565" class="1005" name="trunc_ln120_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="5"/>
<pin id="567" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln120 "/>
</bind>
</comp>

<comp id="570" class="1005" name="rk_addr_2_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="6" slack="1"/>
<pin id="572" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_2 "/>
</bind>
</comp>

<comp id="575" class="1005" name="rk_addr_3_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="6" slack="1"/>
<pin id="577" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_3 "/>
</bind>
</comp>

<comp id="580" class="1005" name="lshr_ln1_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="8" slack="3"/>
<pin id="582" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="lshr_ln1 "/>
</bind>
</comp>

<comp id="585" class="1005" name="trunc_ln6_reg_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="8" slack="5"/>
<pin id="587" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="trunc_ln6 "/>
</bind>
</comp>

<comp id="590" class="1005" name="trunc_ln7_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="7"/>
<pin id="592" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln7 "/>
</bind>
</comp>

<comp id="595" class="1005" name="trunc_ln8_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="8" slack="7"/>
<pin id="597" dir="1" index="1" bw="8" slack="7"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="600" class="1005" name="trunc_ln125_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="8" slack="6"/>
<pin id="602" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="trunc_ln125 "/>
</bind>
</comp>

<comp id="605" class="1005" name="S_addr_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="8" slack="1"/>
<pin id="607" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr "/>
</bind>
</comp>

<comp id="610" class="1005" name="S_addr_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_1 "/>
</bind>
</comp>

<comp id="615" class="1005" name="S_addr_2_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="8" slack="1"/>
<pin id="617" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_2 "/>
</bind>
</comp>

<comp id="620" class="1005" name="S_addr_3_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="8" slack="1"/>
<pin id="622" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_3 "/>
</bind>
</comp>

<comp id="625" class="1005" name="rk_addr_4_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="6" slack="1"/>
<pin id="627" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_4 "/>
</bind>
</comp>

<comp id="630" class="1005" name="trunc_ln3_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="8" slack="2"/>
<pin id="632" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="635" class="1005" name="trunc_ln4_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="2"/>
<pin id="637" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln4 "/>
</bind>
</comp>

<comp id="640" class="1005" name="lshr_ln3_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="6"/>
<pin id="642" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="lshr_ln3 "/>
</bind>
</comp>

<comp id="645" class="1005" name="w_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="32" slack="1"/>
<pin id="647" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="650" class="1005" name="S_addr_4_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="1"/>
<pin id="652" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_4 "/>
</bind>
</comp>

<comp id="655" class="1005" name="S_addr_5_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="1"/>
<pin id="657" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_5 "/>
</bind>
</comp>

<comp id="660" class="1005" name="S_addr_6_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="8" slack="1"/>
<pin id="662" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_6 "/>
</bind>
</comp>

<comp id="665" class="1005" name="S_addr_7_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="8" slack="1"/>
<pin id="667" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_7 "/>
</bind>
</comp>

<comp id="670" class="1005" name="rk_addr_5_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="6" slack="1"/>
<pin id="672" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_5 "/>
</bind>
</comp>

<comp id="675" class="1005" name="w_1_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_1 "/>
</bind>
</comp>

<comp id="680" class="1005" name="S_addr_8_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="8" slack="1"/>
<pin id="682" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_8 "/>
</bind>
</comp>

<comp id="685" class="1005" name="S_addr_9_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="8" slack="1"/>
<pin id="687" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_9 "/>
</bind>
</comp>

<comp id="690" class="1005" name="S_addr_10_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="8" slack="1"/>
<pin id="692" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_10 "/>
</bind>
</comp>

<comp id="695" class="1005" name="S_addr_11_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="8" slack="1"/>
<pin id="697" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_11 "/>
</bind>
</comp>

<comp id="700" class="1005" name="rk_addr_6_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="6" slack="1"/>
<pin id="702" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_6 "/>
</bind>
</comp>

<comp id="705" class="1005" name="w_2_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="32" slack="1"/>
<pin id="707" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_2 "/>
</bind>
</comp>

<comp id="710" class="1005" name="S_addr_12_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="1"/>
<pin id="712" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_12 "/>
</bind>
</comp>

<comp id="715" class="1005" name="S_addr_13_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="8" slack="1"/>
<pin id="717" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_13 "/>
</bind>
</comp>

<comp id="720" class="1005" name="S_addr_14_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="8" slack="1"/>
<pin id="722" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_14 "/>
</bind>
</comp>

<comp id="725" class="1005" name="S_addr_15_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="8" slack="1"/>
<pin id="727" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="S_addr_15 "/>
</bind>
</comp>

<comp id="730" class="1005" name="rk_addr_7_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="6" slack="1"/>
<pin id="732" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="rk_addr_7 "/>
</bind>
</comp>

<comp id="735" class="1005" name="w_3_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="83"><net_src comp="66" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="12" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="92"><net_src comp="84" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="101"><net_src comp="93" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="8" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="102" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="8" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="135"><net_src comp="111" pin="3"/><net_sink comp="118" pin=8"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="8" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="143"><net_src comp="136" pin="3"/><net_sink comp="118" pin=5"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="144" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="8" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="165"><net_src comp="4" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="32" pin="0"/><net_sink comp="160" pin=2"/></net>

<net id="168"><net_src comp="160" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="8" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="118" pin=8"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="8" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="118" pin=5"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="8" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="185" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="8" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="193" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="206"><net_src comp="4" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="8" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="38" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="210" pin="3"/><net_sink comp="118" pin=8"/></net>

<net id="223"><net_src comp="6" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="8" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="218" pin="3"/><net_sink comp="118" pin=5"/></net>

<net id="231"><net_src comp="6" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="8" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="233"><net_src comp="226" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="239"><net_src comp="6" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="8" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="234" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="247"><net_src comp="4" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="8" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="250"><net_src comp="242" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="256"><net_src comp="6" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="251" pin="3"/><net_sink comp="118" pin=8"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="8" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="259" pin="3"/><net_sink comp="118" pin=5"/></net>

<net id="272"><net_src comp="6" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="8" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="274"><net_src comp="267" pin="3"/><net_sink comp="118" pin=2"/></net>

<net id="280"><net_src comp="6" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="8" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="275" pin="3"/><net_sink comp="118" pin=0"/></net>

<net id="288"><net_src comp="4" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="8" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="46" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="291"><net_src comp="283" pin="3"/><net_sink comp="74" pin=2"/></net>

<net id="297"><net_src comp="36" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="2" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="304"><net_src comp="40" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="2" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="313" pin=0"/></net>

<net id="319"><net_src comp="2" pin="0"/><net_sink comp="313" pin=2"/></net>

<net id="326"><net_src comp="18" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="74" pin="7"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="22" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="336"><net_src comp="18" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="74" pin="3"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="24" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="26" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="18" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="74" pin="3"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="20" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="22" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="356"><net_src comp="18" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="357"><net_src comp="74" pin="7"/><net_sink comp="350" pin=1"/></net>

<net id="358"><net_src comp="28" pin="0"/><net_sink comp="350" pin=2"/></net>

<net id="359"><net_src comp="30" pin="0"/><net_sink comp="350" pin=3"/></net>

<net id="366"><net_src comp="18" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="74" pin="7"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="24" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="26" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="376"><net_src comp="18" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="74" pin="3"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="28" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="30" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="383"><net_src comp="320" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="330" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="74" pin="7"/><net_sink comp="388" pin=0"/></net>

<net id="395"><net_src comp="74" pin="3"/><net_sink comp="392" pin=0"/></net>

<net id="399"><net_src comp="74" pin="7"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="74" pin="3"/><net_sink comp="400" pin=0"/></net>

<net id="407"><net_src comp="380" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="412"><net_src comp="384" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="413"><net_src comp="409" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="417"><net_src comp="350" pin="4"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="422"><net_src comp="400" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="431"><net_src comp="34" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="432"><net_src comp="118" pin="15"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="118" pin="11"/><net_sink comp="424" pin=2"/></net>

<net id="434"><net_src comp="118" pin="7"/><net_sink comp="424" pin=3"/></net>

<net id="435"><net_src comp="118" pin="3"/><net_sink comp="424" pin=4"/></net>

<net id="440"><net_src comp="74" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="424" pin="5"/><net_sink comp="436" pin=1"/></net>

<net id="442"><net_src comp="436" pin="2"/><net_sink comp="292" pin=1"/></net>

<net id="446"><net_src comp="443" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="450"><net_src comp="447" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="454"><net_src comp="451" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="458"><net_src comp="455" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="466"><net_src comp="34" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="467"><net_src comp="118" pin="15"/><net_sink comp="459" pin=1"/></net>

<net id="468"><net_src comp="118" pin="11"/><net_sink comp="459" pin=2"/></net>

<net id="469"><net_src comp="118" pin="7"/><net_sink comp="459" pin=3"/></net>

<net id="470"><net_src comp="118" pin="3"/><net_sink comp="459" pin=4"/></net>

<net id="475"><net_src comp="74" pin="7"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="459" pin="5"/><net_sink comp="471" pin=1"/></net>

<net id="477"><net_src comp="471" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="481"><net_src comp="380" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="486"><net_src comp="384" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="491"><net_src comp="488" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="495"><net_src comp="492" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="503"><net_src comp="34" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="118" pin="15"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="118" pin="11"/><net_sink comp="496" pin=2"/></net>

<net id="506"><net_src comp="118" pin="7"/><net_sink comp="496" pin=3"/></net>

<net id="507"><net_src comp="118" pin="3"/><net_sink comp="496" pin=4"/></net>

<net id="512"><net_src comp="74" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="496" pin="5"/><net_sink comp="508" pin=1"/></net>

<net id="514"><net_src comp="508" pin="2"/><net_sink comp="306" pin=1"/></net>

<net id="518"><net_src comp="515" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="522"><net_src comp="519" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="526"><net_src comp="523" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="530"><net_src comp="527" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="538"><net_src comp="34" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="539"><net_src comp="118" pin="15"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="118" pin="11"/><net_sink comp="531" pin=2"/></net>

<net id="541"><net_src comp="118" pin="7"/><net_sink comp="531" pin=3"/></net>

<net id="542"><net_src comp="118" pin="3"/><net_sink comp="531" pin=4"/></net>

<net id="547"><net_src comp="74" pin="7"/><net_sink comp="543" pin=0"/></net>

<net id="548"><net_src comp="531" pin="5"/><net_sink comp="543" pin=1"/></net>

<net id="549"><net_src comp="543" pin="2"/><net_sink comp="313" pin=1"/></net>

<net id="553"><net_src comp="66" pin="3"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="558"><net_src comp="84" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="563"><net_src comp="388" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="564"><net_src comp="560" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="568"><net_src comp="392" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="573"><net_src comp="93" pin="3"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="578"><net_src comp="102" pin="3"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="583"><net_src comp="340" pin="4"/><net_sink comp="580" pin=0"/></net>

<net id="584"><net_src comp="580" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="588"><net_src comp="350" pin="4"/><net_sink comp="585" pin=0"/></net>

<net id="589"><net_src comp="585" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="593"><net_src comp="360" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="598"><net_src comp="370" pin="4"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="603"><net_src comp="396" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="608"><net_src comp="111" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="118" pin=8"/></net>

<net id="613"><net_src comp="136" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="118" pin=5"/></net>

<net id="618"><net_src comp="144" pin="3"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="623"><net_src comp="152" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="628"><net_src comp="160" pin="3"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="633"><net_src comp="360" pin="4"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="638"><net_src comp="370" pin="4"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="643"><net_src comp="340" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="515" pin=0"/></net>

<net id="648"><net_src comp="436" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="653"><net_src comp="169" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="118" pin=8"/></net>

<net id="658"><net_src comp="177" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="118" pin=5"/></net>

<net id="663"><net_src comp="185" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="668"><net_src comp="193" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="673"><net_src comp="201" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="678"><net_src comp="471" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="683"><net_src comp="210" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="118" pin=8"/></net>

<net id="688"><net_src comp="218" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="118" pin=5"/></net>

<net id="693"><net_src comp="226" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="698"><net_src comp="234" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="703"><net_src comp="242" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="708"><net_src comp="508" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="713"><net_src comp="251" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="118" pin=8"/></net>

<net id="718"><net_src comp="259" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="118" pin=5"/></net>

<net id="723"><net_src comp="267" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="728"><net_src comp="275" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="733"><net_src comp="283" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="738"><net_src comp="543" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="313" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 5 6 7 8 9 10 11 }
 - Input state : 
	Port: aes_table : rk | {1 2 3 4 5 6 7 8 9 10 }
	Port: aes_table : S | {3 4 5 6 7 8 9 10 }
  - Chain level:
	State 1
		rk_load : 1
		rk_load_1 : 1
	State 2
		trunc_ln115 : 1
		trunc_ln120 : 1
		rk_load_2 : 1
		rk_load_3 : 1
		lshr_ln : 1
		trunc_ln1 : 1
		lshr_ln1 : 1
		trunc_ln6 : 1
		trunc_ln7 : 1
		trunc_ln8 : 1
	State 3
		trunc_ln125 : 1
		trunc_ln132 : 1
		S_addr : 1
		S_load : 2
		S_addr_1 : 1
		S_load_1 : 2
		trunc_ln2 : 1
		zext_ln134 : 2
		S_addr_2 : 3
		S_load_2 : 4
		zext_ln135 : 2
		S_addr_3 : 3
		S_load_3 : 4
		rk_load_4 : 1
		trunc_ln3 : 1
		trunc_ln4 : 1
		lshr_ln2 : 1
		trunc_ln5 : 1
		lshr_ln3 : 1
	State 4
		or_ln : 1
		w : 2
		call_ln136 : 2
	State 5
		S_addr_4 : 1
		S_load_4 : 2
		S_addr_5 : 1
		S_load_5 : 2
		S_addr_6 : 1
		S_load_6 : 2
		S_addr_7 : 1
		S_load_7 : 2
		rk_load_5 : 1
	State 6
		or_ln1 : 1
		w_1 : 2
		call_ln142 : 2
	State 7
		S_addr_8 : 1
		S_load_8 : 2
		S_addr_9 : 1
		S_load_9 : 2
		S_addr_10 : 1
		S_load_10 : 2
		S_addr_11 : 1
		S_load_11 : 2
		rk_load_6 : 1
	State 8
		or_ln2 : 1
		w_2 : 2
		call_ln148 : 2
	State 9
		S_addr_12 : 1
		S_load_12 : 2
		S_addr_13 : 1
		S_load_13 : 2
		S_addr_14 : 1
		S_load_14 : 2
		S_addr_15 : 1
		S_load_15 : 2
		rk_load_7 : 1
	State 10
		or_ln3 : 1
		w_3 : 2
		call_ln154 : 2
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          | grp_aes_table_Pipeline_1_fu_292 |    3    |   110   |
|   call   | grp_aes_table_Pipeline_2_fu_299 |    3    |   113   |
|          | grp_aes_table_Pipeline_3_fu_306 |    3    |   110   |
|          | grp_aes_table_Pipeline_4_fu_313 |    3    |   113   |
|----------|---------------------------------|---------|---------|
|          |             w_fu_436            |    0    |    32   |
|    xor   |            w_1_fu_471           |    0    |    32   |
|          |            w_2_fu_508           |    0    |    32   |
|          |            w_3_fu_543           |    0    |    32   |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_320           |    0    |    0    |
|          |            grp_fu_330           |    0    |    0    |
|partselect|            grp_fu_340           |    0    |    0    |
|          |            grp_fu_350           |    0    |    0    |
|          |            grp_fu_360           |    0    |    0    |
|          |            grp_fu_370           |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        trunc_ln115_fu_388       |    0    |    0    |
|   trunc  |        trunc_ln120_fu_392       |    0    |    0    |
|          |        trunc_ln125_fu_396       |    0    |    0    |
|          |        trunc_ln132_fu_400       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |        zext_ln132_fu_404        |    0    |    0    |
|          |        zext_ln133_fu_409        |    0    |    0    |
|          |        zext_ln134_fu_414        |    0    |    0    |
|          |        zext_ln135_fu_419        |    0    |    0    |
|          |        zext_ln138_fu_443        |    0    |    0    |
|          |        zext_ln139_fu_447        |    0    |    0    |
|          |        zext_ln140_fu_451        |    0    |    0    |
|   zext   |        zext_ln141_fu_455        |    0    |    0    |
|          |        zext_ln144_fu_478        |    0    |    0    |
|          |        zext_ln145_fu_483        |    0    |    0    |
|          |        zext_ln146_fu_488        |    0    |    0    |
|          |        zext_ln147_fu_492        |    0    |    0    |
|          |        zext_ln150_fu_515        |    0    |    0    |
|          |        zext_ln151_fu_519        |    0    |    0    |
|          |        zext_ln152_fu_523        |    0    |    0    |
|          |        zext_ln153_fu_527        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           or_ln_fu_424          |    0    |    0    |
|bitconcatenate|          or_ln1_fu_459          |    0    |    0    |
|          |          or_ln2_fu_496          |    0    |    0    |
|          |          or_ln3_fu_531          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    12   |   574   |
|----------|---------------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  S |    0   |   16   |   66   |
+----+--------+--------+--------+
|Total|    0   |   16   |   66   |
+----+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
| S_addr_10_reg_690 |    8   |
| S_addr_11_reg_695 |    8   |
| S_addr_12_reg_710 |    8   |
| S_addr_13_reg_715 |    8   |
| S_addr_14_reg_720 |    8   |
| S_addr_15_reg_725 |    8   |
|  S_addr_1_reg_610 |    8   |
|  S_addr_2_reg_615 |    8   |
|  S_addr_3_reg_620 |    8   |
|  S_addr_4_reg_650 |    8   |
|  S_addr_5_reg_655 |    8   |
|  S_addr_6_reg_660 |    8   |
|  S_addr_7_reg_665 |    8   |
|  S_addr_8_reg_680 |    8   |
|  S_addr_9_reg_685 |    8   |
|   S_addr_reg_605  |    8   |
|  lshr_ln1_reg_580 |    8   |
|  lshr_ln3_reg_640 |    8   |
|      reg_380      |    8   |
|      reg_384      |    8   |
| rk_addr_1_reg_555 |    6   |
| rk_addr_2_reg_570 |    6   |
| rk_addr_3_reg_575 |    6   |
| rk_addr_4_reg_625 |    6   |
| rk_addr_5_reg_670 |    6   |
| rk_addr_6_reg_700 |    6   |
| rk_addr_7_reg_730 |    6   |
|  rk_addr_reg_550  |    6   |
|trunc_ln115_reg_560|    8   |
|trunc_ln120_reg_565|    8   |
|trunc_ln125_reg_600|    8   |
| trunc_ln3_reg_630 |    8   |
| trunc_ln4_reg_635 |    8   |
| trunc_ln6_reg_585 |    8   |
| trunc_ln7_reg_590 |    8   |
| trunc_ln8_reg_595 |    8   |
|    w_1_reg_675    |   32   |
|    w_2_reg_705    |   32   |
|    w_3_reg_735    |   32   |
|     w_reg_645     |   32   |
+-------------------+--------+
|       Total       |   400  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------|------|------|------|--------||---------||---------|
|               Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------|------|------|------|--------||---------||---------|
|         grp_access_fu_74        |  p0  |   8  |   6  |   48   ||    43   |
|         grp_access_fu_74        |  p2  |   8  |   0  |    0   ||    43   |
|        grp_access_fu_118        |  p0  |   8  |   8  |   64   ||    43   |
|        grp_access_fu_118        |  p2  |   8  |   0  |    0   ||    43   |
|        grp_access_fu_118        |  p5  |   8  |   8  |   64   ||    43   |
|        grp_access_fu_118        |  p8  |   8  |   8  |   64   ||    43   |
| grp_aes_table_Pipeline_1_fu_292 |  p1  |   2  |  32  |   64   ||    9    |
| grp_aes_table_Pipeline_2_fu_299 |  p1  |   2  |  32  |   64   ||    9    |
| grp_aes_table_Pipeline_3_fu_306 |  p1  |   2  |  32  |   64   ||    9    |
| grp_aes_table_Pipeline_4_fu_313 |  p1  |   2  |  32  |   64   ||    9    |
|---------------------------------|------|------|------|--------||---------||---------|
|              Total              |      |      |      |   496  || 5.05286 ||   294   |
|---------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |   12   |   574  |
|   Memory  |    0   |    -   |   16   |   66   |
|Multiplexer|    -   |    5   |    -   |   294  |
|  Register |    -   |    -   |   400  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   428  |   934  |
+-----------+--------+--------+--------+--------+
