Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu Nov 17 14:13:08 2016

All signals are completely routed.

WARNING:ParHelpers:361 - There are 10 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   JA<4>_IBUF
   JA<5>_IBUF
   JA<6>_IBUF
   JA<7>_IBUF
   JC<4>_IBUF
   JC<5>_IBUF
   JC<6>_IBUF
   JC<7>_IBUF
   JD<7>_IBUF
   aclReset_IBUF


