<pre>name: class_test_42
description: Test
should_fail: 0
tags: 6.15 8.3
files: <a href="../../../../tests/generic/class/class_test_42.sv" target="file-frame">tests/generic/class/class_test_42.sv</a>
incdirs: 
top_module: 
rc: 10

%Error: <a href="../../../../tests/generic/class/class_test_42.sv" target="file-frame">tests/generic/class/class_test_42.sv</a>:7: Unsupported: SystemVerilog 2005 reserved word not implemented: class
%Error: <a href="../../../../tests/generic/class/class_test_42.sv" target="file-frame">tests/generic/class/class_test_42.sv</a>:7: syntax error, unexpected IDENTIFIER
%Error: <a href="../../../../tests/generic/class/class_test_42.sv" target="file-frame">tests/generic/class/class_test_42.sv</a>:8: Define or directive not defined: `uvm_object_utils_begin
%Error: <a href="../../../../tests/generic/class/class_test_42.sv" target="file-frame">tests/generic/class/class_test_42.sv</a>:9: Define or directive not defined: `uvm_object_utils
%Error: <a href="../../../../tests/generic/class/class_test_42.sv" target="file-frame">tests/generic/class/class_test_42.sv</a>:10: Define or directive not defined: `uvm_object_utils_end
%Error: <a href="../../../../tests/generic/class/class_test_42.sv" target="file-frame">tests/generic/class/class_test_42.sv</a>:11: Unsupported: SystemVerilog 2005 reserved word not implemented: endclass
%Error: Exiting due to 6 error(s)
%Error: See the manual and http://www.veripool.org/verilator for more assistance.
%Error: Command Failed /usr/bin/verilator_bin -Wno-fatal --cc <a href="../../../../tests/generic/class/class_test_42.sv" target="file-frame">tests/generic/class/class_test_42.sv</a>
</pre>