<profile>

<section name = "Vitis HLS Report for 'v_csc_core'" level="0">
<item name = "Date">Mon Aug 29 12:25:40 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">prj</item>
<item name = "Solution">sol (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.62 ns, 4.106 ns, 1.52 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 4216821, 5.625 ns, 23.720 ms, 1, 4216821, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348">v_csc_core_Pipeline_VITIS_LOOP_91_2, 2, 2057, 11.250 ns, 11.571 us, 2, 2057, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_89_1">0, 4216820, 5 ~ 2060, -, -, 0 ~ 2047, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 76, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 9, 745, 859, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 97, -</column>
<column name="Register">-, -, 44, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348">v_csc_core_Pipeline_VITIS_LOOP_91_2, 0, 9, 745, 859, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln89_1_fu_403_p2">+, 0, 0, 12, 12, 1</column>
<column name="add_ln89_fu_393_p2">+, 0, 0, 12, 12, 1</column>
<column name="y_7_fu_436_p2">+, 0, 0, 12, 12, 1</column>
<column name="cmp17_not_fu_426_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="cmp20_not_fu_431_p2">icmp, 0, 0, 13, 16, 16</column>
<column name="icmp_ln89_fu_421_p2">icmp, 0, 0, 12, 12, 12</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="HwReg_height_c19_blk_n">9, 2, 1, 2</column>
<column name="HwReg_width_c15_blk_n">9, 2, 1, 2</column>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="height_blk_n">9, 2, 1, 2</column>
<column name="stream_csc_write">9, 2, 1, 2</column>
<column name="stream_in_hresampled_read">9, 2, 1, 2</column>
<column name="width_blk_n">9, 2, 1, 2</column>
<column name="y_fu_124">9, 2, 12, 24</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln89_1_reg_619">12, 0, 12, 0</column>
<column name="add_ln89_reg_614">12, 0, 12, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="cmp17_not_reg_627">1, 0, 1, 0</column>
<column name="cmp20_not_reg_632">1, 0, 1, 0</column>
<column name="grp_v_csc_core_Pipeline_VITIS_LOOP_91_2_fu_348_ap_start_reg">1, 0, 1, 0</column>
<column name="y_fu_124">12, 0, 12, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, v_csc_core, return value</column>
<column name="stream_in_hresampled_dout">in, 24, ap_fifo, stream_in_hresampled, pointer</column>
<column name="stream_in_hresampled_num_data_valid">in, 5, ap_fifo, stream_in_hresampled, pointer</column>
<column name="stream_in_hresampled_fifo_cap">in, 5, ap_fifo, stream_in_hresampled, pointer</column>
<column name="stream_in_hresampled_empty_n">in, 1, ap_fifo, stream_in_hresampled, pointer</column>
<column name="stream_in_hresampled_read">out, 1, ap_fifo, stream_in_hresampled, pointer</column>
<column name="height_dout">in, 11, ap_fifo, height, pointer</column>
<column name="height_num_data_valid">in, 2, ap_fifo, height, pointer</column>
<column name="height_fifo_cap">in, 2, ap_fifo, height, pointer</column>
<column name="height_empty_n">in, 1, ap_fifo, height, pointer</column>
<column name="height_read">out, 1, ap_fifo, height, pointer</column>
<column name="width_dout">in, 11, ap_fifo, width, pointer</column>
<column name="width_num_data_valid">in, 2, ap_fifo, width, pointer</column>
<column name="width_fifo_cap">in, 2, ap_fifo, width, pointer</column>
<column name="width_empty_n">in, 1, ap_fifo, width, pointer</column>
<column name="width_read">out, 1, ap_fifo, width, pointer</column>
<column name="p_read">in, 16, ap_none, p_read, scalar</column>
<column name="p_read1">in, 16, ap_none, p_read1, scalar</column>
<column name="p_read2">in, 16, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 16, ap_none, p_read3, scalar</column>
<column name="p_read4">in, 16, ap_none, p_read4, scalar</column>
<column name="p_read5">in, 16, ap_none, p_read5, scalar</column>
<column name="p_read6">in, 16, ap_none, p_read6, scalar</column>
<column name="p_read7">in, 16, ap_none, p_read7, scalar</column>
<column name="p_read8">in, 16, ap_none, p_read8, scalar</column>
<column name="p_read9">in, 16, ap_none, p_read9, scalar</column>
<column name="p_read10">in, 16, ap_none, p_read10, scalar</column>
<column name="p_read11">in, 16, ap_none, p_read11, scalar</column>
<column name="p_read12">in, 16, ap_none, p_read12, scalar</column>
<column name="p_read13">in, 10, ap_none, p_read13, scalar</column>
<column name="p_read14">in, 10, ap_none, p_read14, scalar</column>
<column name="p_read15">in, 10, ap_none, p_read15, scalar</column>
<column name="p_read16">in, 8, ap_none, p_read16, scalar</column>
<column name="p_read17">in, 8, ap_none, p_read17, scalar</column>
<column name="p_read18">in, 16, ap_none, p_read18, scalar</column>
<column name="p_read19">in, 16, ap_none, p_read19, scalar</column>
<column name="p_read20">in, 16, ap_none, p_read20, scalar</column>
<column name="p_read21">in, 16, ap_none, p_read21, scalar</column>
<column name="p_read22">in, 16, ap_none, p_read22, scalar</column>
<column name="p_read23">in, 16, ap_none, p_read23, scalar</column>
<column name="p_read24">in, 16, ap_none, p_read24, scalar</column>
<column name="p_read25">in, 16, ap_none, p_read25, scalar</column>
<column name="p_read26">in, 16, ap_none, p_read26, scalar</column>
<column name="p_read27">in, 10, ap_none, p_read27, scalar</column>
<column name="p_read28">in, 10, ap_none, p_read28, scalar</column>
<column name="p_read29">in, 10, ap_none, p_read29, scalar</column>
<column name="p_read30">in, 8, ap_none, p_read30, scalar</column>
<column name="p_read31">in, 8, ap_none, p_read31, scalar</column>
<column name="stream_csc_din">out, 24, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_num_data_valid">in, 5, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_fifo_cap">in, 5, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_full_n">in, 1, ap_fifo, stream_csc, pointer</column>
<column name="stream_csc_write">out, 1, ap_fifo, stream_csc, pointer</column>
<column name="HwReg_width_c15_din">out, 11, ap_fifo, HwReg_width_c15, pointer</column>
<column name="HwReg_width_c15_num_data_valid">in, 2, ap_fifo, HwReg_width_c15, pointer</column>
<column name="HwReg_width_c15_fifo_cap">in, 2, ap_fifo, HwReg_width_c15, pointer</column>
<column name="HwReg_width_c15_full_n">in, 1, ap_fifo, HwReg_width_c15, pointer</column>
<column name="HwReg_width_c15_write">out, 1, ap_fifo, HwReg_width_c15, pointer</column>
<column name="HwReg_height_c19_din">out, 11, ap_fifo, HwReg_height_c19, pointer</column>
<column name="HwReg_height_c19_num_data_valid">in, 2, ap_fifo, HwReg_height_c19, pointer</column>
<column name="HwReg_height_c19_fifo_cap">in, 2, ap_fifo, HwReg_height_c19, pointer</column>
<column name="HwReg_height_c19_full_n">in, 1, ap_fifo, HwReg_height_c19, pointer</column>
<column name="HwReg_height_c19_write">out, 1, ap_fifo, HwReg_height_c19, pointer</column>
</table>
</item>
</section>
</profile>
