vendor_name = ModelSim
source_file = 1, /home/014/a0147801/hard3/PROJECT/szcv.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/rf.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/rab.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/phase_counter.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/pc.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/out_reg.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/mul7.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/mul6.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/mul5.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/mul4.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/mul3.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/mul2.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/mul1.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/jcalc.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/ir.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/hlt_dff.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/calc.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/adder.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/SIMPLE.bdf
source_file = 1, /home/014/a0147801/hard3/PROJECT/ram1.qip
source_file = 1, /home/014/a0147801/hard3/PROJECT/ram1.v
source_file = 1, /home/014/a0147801/hard3/PROJECT/db/SIMPLE.cbx.xml
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /opt/altera/13.0sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/014/a0147801/hard3/PROJECT/db/altsyncram_s2b1.tdf
design_name = SIMPLE
instance = comp, \clk~I , clk, SIMPLE, 1
instance = comp, \rst~I , rst, SIMPLE, 1
