============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.18-s082_1
  Generated on:           Jul 10 2024  02:29:49 pm
  Module:                 single_port_ram
  Operating conditions:   tsl18cio150_max (worst_case_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-4463 ps) Late External Delay Assertion at pin data_pad[0]
          Group: I2O
     Startpoint: (R) data_pad[0]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[0]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6482                  
             Slack:=   -4463                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_120 
  output_delay             3931            RAM_Constraints.sdc_line_139 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[0]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 2: VIOLATED (-4463 ps) Late External Delay Assertion at pin data_pad[1]
          Group: I2O
     Startpoint: (R) data_pad[1]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[1]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6482                  
             Slack:=   -4463                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_119 
  output_delay             3931            RAM_Constraints.sdc_line_138 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[1]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 3: VIOLATED (-4463 ps) Late External Delay Assertion at pin data_pad[2]
          Group: I2O
     Startpoint: (R) data_pad[2]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[2]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6482                  
             Slack:=   -4463                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_118 
  output_delay             3931            RAM_Constraints.sdc_line_137 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[2]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 4: VIOLATED (-4463 ps) Late External Delay Assertion at pin data_pad[3]
          Group: I2O
     Startpoint: (R) data_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[3]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6482                  
             Slack:=   -4463                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_117 
  output_delay             3931            RAM_Constraints.sdc_line_136 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[3]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 5: VIOLATED (-4463 ps) Late External Delay Assertion at pin data_pad[4]
          Group: I2O
     Startpoint: (R) data_pad[4]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[4]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6482                  
             Slack:=   -4463                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_116 
  output_delay             3931            RAM_Constraints.sdc_line_135 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[4]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 6: VIOLATED (-4463 ps) Late External Delay Assertion at pin data_pad[5]
          Group: I2O
     Startpoint: (R) data_pad[5]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[5]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6482                  
             Slack:=   -4463                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_115 
  output_delay             3931            RAM_Constraints.sdc_line_134 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[5]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 7: VIOLATED (-4463 ps) Late External Delay Assertion at pin data_pad[6]
          Group: I2O
     Startpoint: (R) data_pad[6]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[6]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6482                  
             Slack:=   -4463                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_114 
  output_delay             3931            RAM_Constraints.sdc_line_133 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[6]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 8: VIOLATED (-4463 ps) Late External Delay Assertion at pin data_pad[7]
          Group: I2O
     Startpoint: (R) data_pad[7]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) data_pad[7]
          Clock: (R) wr_vir_clk_i

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
      Output Delay:-    3931                  
       Path Adjust:+   -1300                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    6482                  
             Slack:=   -4463                  

Exceptions/Constraints:
  path_adjust             -1300            PA_I2O                       
  input_delay              7750            RAM_Constraints.sdc_line_113 
  output_delay             3931            RAM_Constraints.sdc_line_132 

#-----------------------------------------------------------------------------------------
# Timing Point   Flags   Arc   Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                      (fF)   (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  data_pad[7]    -       -     R     (arrival)      1 8568.0  2500     0    7750    (-,-) 
#-----------------------------------------------------------------------------------------



Path 9: MET (921 ps) Setup Check with Pin ram_1/tempMem_reg[0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5344                  
             Slack:=     921                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN           -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN         -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1490__6131/ZN   -       A2->ZN   F     nd03d1         4   36.5   767   533   11098    (-,-) 
  ram_1/g1488__6260/ZN   -       A1->ZN   R     nr02d1         8   88.2  2132  1145   12243    (-,-) 
  ram_1/g1442__2883/ZN   -       B1->ZN   F     aoi22d1        1    7.1   486   333   12576    (-,-) 
  ram_1/g1381__1617/ZN   -       A1->ZN   R     nd04d1         1    7.8   419   301   12877    (-,-) 
  ram_1/g1224__4319/Z    -       B->Z     R     aor211d1       1    5.5   169   217   13094    (-,-) 
  ram_1/tempMem_reg[0]/D -       -        R     dfnrq1         1      -     -     0   13094    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 10: MET (921 ps) Setup Check with Pin ram_1/tempMem_reg[1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5344                  
             Slack:=     921                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN           -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN         -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1490__6131/ZN   -       A2->ZN   F     nd03d1         4   36.5   767   533   11098    (-,-) 
  ram_1/g1488__6260/ZN   -       A1->ZN   R     nr02d1         8   88.2  2132  1145   12243    (-,-) 
  ram_1/g1449__2398/ZN   -       B1->ZN   F     aoi22d1        1    7.1   486   333   12576    (-,-) 
  ram_1/g1383__7098/ZN   -       A1->ZN   R     nd04d1         1    7.8   419   301   12877    (-,-) 
  ram_1/g1225__5526/Z    -       B->Z     R     aor211d1       1    5.5   169   217   13094    (-,-) 
  ram_1/tempMem_reg[1]/D -       -        R     dfnrq1         1      -     -     0   13094    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 11: MET (921 ps) Setup Check with Pin ram_1/tempMem_reg[2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5344                  
             Slack:=     921                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN           -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN         -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1490__6131/ZN   -       A2->ZN   F     nd03d1         4   36.5   767   533   11098    (-,-) 
  ram_1/g1488__6260/ZN   -       A1->ZN   R     nr02d1         8   88.2  2132  1145   12243    (-,-) 
  ram_1/g1457__3680/ZN   -       B1->ZN   F     aoi22d1        1    7.1   486   333   12576    (-,-) 
  ram_1/g1379__1705/ZN   -       A1->ZN   R     nd04d1         1    7.8   419   301   12877    (-,-) 
  ram_1/g1226__3680/Z    -       B->Z     R     aor211d1       1    5.5   169   217   13094    (-,-) 
  ram_1/tempMem_reg[2]/D -       -        R     dfnrq1         1      -     -     0   13094    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 12: MET (921 ps) Setup Check with Pin ram_1/tempMem_reg[3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5344                  
             Slack:=     921                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN           -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN         -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1490__6131/ZN   -       A2->ZN   F     nd03d1         4   36.5   767   533   11098    (-,-) 
  ram_1/g1488__6260/ZN   -       A1->ZN   R     nr02d1         8   88.2  2132  1145   12243    (-,-) 
  ram_1/g1424__1617/ZN   -       B1->ZN   F     aoi22d1        1    7.1   486   333   12576    (-,-) 
  ram_1/g1385__6131/ZN   -       A1->ZN   R     nd04d1         1    7.8   419   301   12877    (-,-) 
  ram_1/g1227__6260/Z    -       B->Z     R     aor211d1       1    5.5   169   217   13094    (-,-) 
  ram_1/tempMem_reg[3]/D -       -        R     dfnrq1         1      -     -     0   13094    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 13: MET (921 ps) Setup Check with Pin ram_1/tempMem_reg[7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5344                  
             Slack:=     921                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN           -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN         -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1490__6131/ZN   -       A2->ZN   F     nd03d1         4   36.5   767   533   11098    (-,-) 
  ram_1/g1488__6260/ZN   -       A1->ZN   R     nr02d1         8   88.2  2132  1145   12243    (-,-) 
  ram_1/g1416__5107/ZN   -       B1->ZN   F     aoi22d1        1    7.1   486   333   12576    (-,-) 
  ram_1/g1357__8246/ZN   -       A1->ZN   R     nd04d1         1    7.8   419   301   12877    (-,-) 
  ram_1/g1223__8428/Z    -       B->Z     R     aor211d1       1    5.5   169   217   13094    (-,-) 
  ram_1/tempMem_reg[7]/D -       -        R     dfnrq1         1      -     -     0   13094    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 14: MET (921 ps) Setup Check with Pin ram_1/tempMem_reg[4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5344                  
             Slack:=     921                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN           -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN         -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1490__6131/ZN   -       A2->ZN   F     nd03d1         4   36.5   767   533   11098    (-,-) 
  ram_1/g1488__6260/ZN   -       A1->ZN   R     nr02d1         8   88.2  2132  1145   12243    (-,-) 
  ram_1/g1469__4733/ZN   -       B1->ZN   F     aoi22d1        1    7.1   486   333   12576    (-,-) 
  ram_1/g1387__1881/ZN   -       A1->ZN   R     nd04d1         1    7.8   419   301   12877    (-,-) 
  ram_1/g1228__5107/Z    -       B->Z     R     aor211d1       1    5.5   169   217   13094    (-,-) 
  ram_1/tempMem_reg[4]/D -       -        R     dfnrq1         1      -     -     0   13094    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 15: MET (921 ps) Setup Check with Pin ram_1/tempMem_reg[5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5344                  
             Slack:=     921                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN           -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN         -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1490__6131/ZN   -       A2->ZN   F     nd03d1         4   36.5   767   533   11098    (-,-) 
  ram_1/g1488__6260/ZN   -       A1->ZN   R     nr02d1         8   88.2  2132  1145   12243    (-,-) 
  ram_1/g1408__2883/ZN   -       B1->ZN   F     aoi22d1        1    7.1   486   333   12576    (-,-) 
  ram_1/g1359__2802/ZN   -       A1->ZN   R     nd04d1         1    7.8   419   301   12877    (-,-) 
  ram_1/g1255__2398/Z    -       B->Z     R     aor211d1       1    5.5   169   217   13094    (-,-) 
  ram_1/tempMem_reg[5]/D -       -        R     dfnrq1         1      -     -     0   13094    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 16: MET (921 ps) Setup Check with Pin ram_1/tempMem_reg[6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (R) ram_1/tempMem_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-     110                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14015                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    5344                  
             Slack:=     921                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#----------------------------------------------------------------------------------------------------
#     Timing Point       Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                 (fF)   (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  addr_pad[3]            -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN           -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN         -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1490__6131/ZN   -       A2->ZN   F     nd03d1         4   36.5   767   533   11098    (-,-) 
  ram_1/g1488__6260/ZN   -       A1->ZN   R     nr02d1         8   88.2  2132  1145   12243    (-,-) 
  ram_1/g1417__6260/ZN   -       B1->ZN   F     aoi22d1        1    7.1   486   333   12576    (-,-) 
  ram_1/g1380__5122/ZN   -       A1->ZN   R     nd04d1         1    7.8   419   301   12877    (-,-) 
  ram_1/g1222__6783/Z    -       B->Z     R     aor211d1       1    5.5   169   217   13094    (-,-) 
  ram_1/tempMem_reg[6]/D -       -        R     dfnrq1         1      -     -     0   13094    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 17: MET (1566 ps) Setup Check with Pin ram_1/mem_reg[4][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[4][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4735                  
             Slack:=    1566                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1390__5526/ZN  -       A3->ZN   F     nd04d1         1    7.4   476   300   10865    (-,-) 
  ram_1/g1376__9315/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1179   12044    (-,-) 
  ram_1/g1271__6417/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12485    (-,-) 
  ram_1/mem_reg[4][7]/D -       -        F     dfnrq1         1      -     -     0   12485    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 18: MET (1566 ps) Setup Check with Pin ram_1/mem_reg[4][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[4][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4735                  
             Slack:=    1566                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1390__5526/ZN  -       A3->ZN   F     nd04d1         1    7.4   476   300   10865    (-,-) 
  ram_1/g1376__9315/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1179   12044    (-,-) 
  ram_1/g1270__7410/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12485    (-,-) 
  ram_1/mem_reg[4][6]/D -       -        F     dfnrq1         1      -     -     0   12485    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 19: MET (1566 ps) Setup Check with Pin ram_1/mem_reg[4][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[4][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4735                  
             Slack:=    1566                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1390__5526/ZN  -       A3->ZN   F     nd04d1         1    7.4   476   300   10865    (-,-) 
  ram_1/g1376__9315/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1179   12044    (-,-) 
  ram_1/g1264__9315/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12485    (-,-) 
  ram_1/mem_reg[4][5]/D -       -        F     dfnrq1         1      -     -     0   12485    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 20: MET (1566 ps) Setup Check with Pin ram_1/mem_reg[4][4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[4][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4735                  
             Slack:=    1566                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1390__5526/ZN  -       A3->ZN   F     nd04d1         1    7.4   476   300   10865    (-,-) 
  ram_1/g1376__9315/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1179   12044    (-,-) 
  ram_1/g1262__7482/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12485    (-,-) 
  ram_1/mem_reg[4][4]/D -       -        F     dfnrq1         1      -     -     0   12485    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 21: MET (1566 ps) Setup Check with Pin ram_1/mem_reg[4][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[4][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4735                  
             Slack:=    1566                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1390__5526/ZN  -       A3->ZN   F     nd04d1         1    7.4   476   300   10865    (-,-) 
  ram_1/g1376__9315/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1179   12044    (-,-) 
  ram_1/g1259__6131/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12485    (-,-) 
  ram_1/mem_reg[4][3]/D -       -        F     dfnrq1         1      -     -     0   12485    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 22: MET (1566 ps) Setup Check with Pin ram_1/mem_reg[4][2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[4][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4735                  
             Slack:=    1566                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1390__5526/ZN  -       A3->ZN   F     nd04d1         1    7.4   476   300   10865    (-,-) 
  ram_1/g1376__9315/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1179   12044    (-,-) 
  ram_1/g1257__8246/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12485    (-,-) 
  ram_1/mem_reg[4][2]/D -       -        F     dfnrq1         1      -     -     0   12485    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 23: MET (1566 ps) Setup Check with Pin ram_1/mem_reg[4][1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[4][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4735                  
             Slack:=    1566                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1390__5526/ZN  -       A3->ZN   F     nd04d1         1    7.4   476   300   10865    (-,-) 
  ram_1/g1376__9315/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1179   12044    (-,-) 
  ram_1/g1253__2802/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12485    (-,-) 
  ram_1/mem_reg[4][1]/D -       -        F     dfnrq1         1      -     -     0   12485    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 24: MET (1566 ps) Setup Check with Pin ram_1/mem_reg[4][0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[4][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4735                  
             Slack:=    1566                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1390__5526/ZN  -       A3->ZN   F     nd04d1         1    7.4   476   300   10865    (-,-) 
  ram_1/g1376__9315/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1179   12044    (-,-) 
  ram_1/g1250__6783/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12485    (-,-) 
  ram_1/mem_reg[4][0]/D -       -        F     dfnrq1         1      -     -     0   12485    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 25: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[5][4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[5][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1403__1881/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1364__5107/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1290__4733/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[5][4]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 26: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[5][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[5][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1403__1881/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1364__5107/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1285__8246/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[5][3]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 27: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[5][2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[5][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1403__1881/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1364__5107/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1284__5122/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[5][2]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 28: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[6][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[6][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1404__5115/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1367__5122/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1316__5107/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[6][6]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 29: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[2][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1398__5122/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1334__5477/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[2][7]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 30: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[2][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1398__5122/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1333__7410/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[2][6]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 31: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[2][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1398__5122/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1328__9315/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[2][5]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 32: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[2][4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1398__5122/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1326__5115/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[2][4]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 33: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[2][2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1398__5122/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1321__2802/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[2][2]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 34: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[2][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1398__5122/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1289__5115/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[2][3]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 35: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[2][1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1398__5122/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1315__2398/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[2][1]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 36: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[2][0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[2][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1398__5122/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1369__7098/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1314__5477/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[2][0]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 37: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[6][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[6][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1404__5115/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1367__5122/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1317__6260/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[6][7]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 38: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[1][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[1][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1393__3680/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1363__3680/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1302__6260/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[1][5]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 39: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[6][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[6][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1404__5115/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1367__5122/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1313__7410/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[6][5]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 40: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[6][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[6][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1404__5115/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1367__5122/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1311__5122/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[6][3]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 41: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[6][2]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[6][2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1404__5115/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1367__5122/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1309__2802/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[6][2]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 42: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[1][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[1][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1393__3680/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1363__3680/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1310__1705/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[1][7]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 43: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[6][1]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[6][1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1404__5115/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1367__5122/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1308__1617/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[6][1]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 44: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[6][0]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[6][0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1404__5115/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1367__5122/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1304__8428/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[6][0]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 45: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[1][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[1][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1393__3680/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1363__3680/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1305__5526/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[1][6]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 46: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[5][7]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[5][7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1403__1881/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1364__5107/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1299__6417/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[5][7]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 47: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[5][6]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[5][6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1403__1881/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1364__5107/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1297__1666/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[5][6]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 48: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[1][4]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[1][4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1393__3680/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1363__3680/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1295__2883/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[1][4]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 49: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[5][5]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[5][5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1403__1881/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1364__5107/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1293__9315/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[5][5]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------



Path 50: MET (1588 ps) Setup Check with Pin ram_1/mem_reg[1][3]/CP->D
          Group: I2R
     Startpoint: (F) addr_pad[3]
          Clock: (R) wr_vir_clk_i
       Endpoint: (F) ram_1/mem_reg[1][3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
        Drv Adjust:+       0            0     
       Src Latency:+    1000            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   16000            0     
                                              
             Setup:-      74                  
       Uncertainty:-     375                  
       Path Adjust:+   -1500                  
     Required Time:=   14051                  
      Launch Clock:-       0                  
       Input Delay:-    7750                  
         Data Path:-    4713                  
             Slack:=    1588                  

Exceptions/Constraints:
  path_adjust            -1500            PA_I2C                       
  input_delay             7750            RAM_Constraints.sdc_line_103 

#---------------------------------------------------------------------------------------------------
#     Timing Point      Flags     Arc    Edge   Cell     Fanout  Load  Trans Delay Arrival Instance 
#                                                                (fF)   (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------
  addr_pad[3]           -       -        F     (arrival)      1 3538.0  2500     0    7750    (-,-) 
  pc3d01_5/CIN          -       PAD->CIN F     pc3d01        11  143.0   833  1901    9651    (-,-) 
  ram_1/g1503/ZN        -       I->ZN    R     inv0d1        10  107.1  1529   914   10565    (-,-) 
  ram_1/g1393__3680/ZN  -       A1->ZN   F     nd04d1         1    7.4   443   286   10850    (-,-) 
  ram_1/g1363__3680/ZN  -       A2->ZN   R     nr02d1         8   98.6  2374  1172   12022    (-,-) 
  ram_1/g1323__5122/Z   -       S->Z     F     mx02d1         1    5.6   129   441   12463    (-,-) 
  ram_1/mem_reg[1][3]/D -       -        F     dfnrq1         1      -     -     0   12463    (-,-) 
#---------------------------------------------------------------------------------------------------

