Timing Analyzer report for E2_QQ
Sun Dec 26 08:07:38 2021
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 125C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 125C Model Setup Summary
  8. Slow 1200mV 125C Model Hold Summary
  9. Slow 1200mV 125C Model Recovery Summary
 10. Slow 1200mV 125C Model Removal Summary
 11. Slow 1200mV 125C Model Minimum Pulse Width Summary
 12. Slow 1200mV 125C Model Setup: 'CLK'
 13. Slow 1200mV 125C Model Hold: 'CLK'
 14. Slow 1200mV 125C Model Metastability Summary
 15. Slow 1200mV -40C Model Fmax Summary
 16. Slow 1200mV -40C Model Setup Summary
 17. Slow 1200mV -40C Model Hold Summary
 18. Slow 1200mV -40C Model Recovery Summary
 19. Slow 1200mV -40C Model Removal Summary
 20. Slow 1200mV -40C Model Minimum Pulse Width Summary
 21. Slow 1200mV -40C Model Setup: 'CLK'
 22. Slow 1200mV -40C Model Hold: 'CLK'
 23. Slow 1200mV -40C Model Metastability Summary
 24. Fast 1200mV -40C Model Setup Summary
 25. Fast 1200mV -40C Model Hold Summary
 26. Fast 1200mV -40C Model Recovery Summary
 27. Fast 1200mV -40C Model Removal Summary
 28. Fast 1200mV -40C Model Minimum Pulse Width Summary
 29. Fast 1200mV -40C Model Setup: 'CLK'
 30. Fast 1200mV -40C Model Hold: 'CLK'
 31. Fast 1200mV -40C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv n40c Model)
 36. Signal Integrity Metrics (Slow 1200mv 125c Model)
 37. Signal Integrity Metrics (Fast 1200mv n40c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; E2_QQ                                               ;
; Device Family         ; Cyclone IV GX                                       ;
; Device Name           ; EP4CGX15BF14A7                                      ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 270.12 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 125C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; CLK   ; -2.702 ; -21.237             ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV 125C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK   ; 0.632 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV 125C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 125C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; CLK   ; -3.000 ; -17.856                           ;
+-------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'CLK'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.702 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.624      ;
; -2.702 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.624      ;
; -2.702 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.624      ;
; -2.702 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.624      ;
; -2.702 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.624      ;
; -2.702 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.624      ;
; -2.702 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.624      ;
; -2.635 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.557      ;
; -2.635 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.557      ;
; -2.635 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.557      ;
; -2.635 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.557      ;
; -2.635 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.557      ;
; -2.635 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.557      ;
; -2.635 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.557      ;
; -2.608 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.469     ; 3.136      ;
; -2.608 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.469     ; 3.136      ;
; -2.608 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.469     ; 3.136      ;
; -2.608 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.469     ; 3.136      ;
; -2.608 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.469     ; 3.136      ;
; -2.608 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.469     ; 3.136      ;
; -2.608 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.469     ; 3.136      ;
; -2.570 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.492      ;
; -2.570 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.492      ;
; -2.570 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.492      ;
; -2.570 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.492      ;
; -2.570 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.492      ;
; -2.570 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.492      ;
; -2.570 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.492      ;
; -2.497 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.419      ;
; -2.497 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.419      ;
; -2.497 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.419      ;
; -2.497 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.419      ;
; -2.497 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.419      ;
; -2.497 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.419      ;
; -2.497 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.419      ;
; -2.455 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.377      ;
; -2.455 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.377      ;
; -2.455 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.377      ;
; -2.455 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.377      ;
; -2.455 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.377      ;
; -2.455 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.377      ;
; -2.455 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.377      ;
; -2.352 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.274      ;
; -2.352 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.274      ;
; -2.352 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.274      ;
; -2.352 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.274      ;
; -2.352 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.274      ;
; -2.352 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.274      ;
; -2.352 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.274      ;
; -2.323 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.304      ; 3.624      ;
; -2.307 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.229      ;
; -2.307 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.229      ;
; -2.307 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.229      ;
; -2.307 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.229      ;
; -2.307 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.229      ;
; -2.307 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.229      ;
; -2.307 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.075     ; 3.229      ;
; -2.256 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.304      ; 3.557      ;
; -2.229 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.090     ; 3.136      ;
; -2.191 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.304      ; 3.492      ;
; -2.118 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.304      ; 3.419      ;
; -2.076 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.304      ; 3.377      ;
; -1.973 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.304      ; 3.274      ;
; -1.928 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.304      ; 3.229      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'CLK'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.632 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.469      ; 1.288      ;
; 0.641 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.469      ; 1.297      ;
; 0.673 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.090      ; 0.950      ;
; 0.677 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.939      ;
; 0.678 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.940      ;
; 0.686 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.948      ;
; 0.689 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.951      ;
; 0.701 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.963      ;
; 0.704 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.966      ;
; 0.724 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 0.986      ;
; 0.742 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.469      ; 1.398      ;
; 0.790 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.469      ; 1.446      ;
; 0.876 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.469      ; 1.532      ;
; 0.918 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.469      ; 1.574      ;
; 1.002 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.264      ;
; 1.002 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.264      ;
; 1.033 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.295      ;
; 1.042 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.304      ;
; 1.044 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.306      ;
; 1.048 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.310      ;
; 1.050 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.312      ;
; 1.134 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.396      ;
; 1.134 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.396      ;
; 1.136 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.398      ;
; 1.158 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.420      ;
; 1.167 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.429      ;
; 1.176 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.438      ;
; 1.178 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.440      ;
; 1.182 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.444      ;
; 1.227 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.469      ; 1.883      ;
; 1.268 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.530      ;
; 1.268 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.530      ;
; 1.310 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.572      ;
; 1.316 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.578      ;
; 1.402 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.664      ;
; 1.407 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; -0.304     ; 1.290      ;
; 1.444 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.706      ;
; 1.621 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.883      ;
; 1.621 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.883      ;
; 1.621 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.883      ;
; 1.621 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.883      ;
; 1.621 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.883      ;
; 1.621 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 1.883      ;
; 1.842 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.104      ;
; 1.842 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.104      ;
; 1.842 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.104      ;
; 1.842 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.104      ;
; 2.019 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.281      ;
; 2.019 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.281      ;
; 2.019 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.281      ;
; 2.019 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.281      ;
; 2.019 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.281      ;
; 2.151 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.413      ;
; 2.185 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; -0.304     ; 2.068      ;
; 2.185 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; -0.304     ; 2.068      ;
; 2.185 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; -0.304     ; 2.068      ;
; 2.185 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; -0.304     ; 2.068      ;
; 2.185 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; -0.304     ; 2.068      ;
; 2.185 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; -0.304     ; 2.068      ;
; 2.235 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.497      ;
; 2.235 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.497      ;
; 2.235 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.497      ;
; 2.348 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.610      ;
; 2.348 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.075      ; 2.610      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 321.34 MHz ; 250.0 MHz       ; CLK        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; CLK   ; -2.112 ; -16.569             ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK   ; 0.550 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; CLK   ; -3.000 ; -15.000                           ;
+-------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'CLK'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.112 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.049      ;
; -2.112 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.049      ;
; -2.112 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.049      ;
; -2.112 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.049      ;
; -2.112 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.049      ;
; -2.112 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.049      ;
; -2.112 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 3.049      ;
; -2.069 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.404     ; 2.665      ;
; -2.069 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.404     ; 2.665      ;
; -2.069 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.404     ; 2.665      ;
; -2.069 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.404     ; 2.665      ;
; -2.069 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.404     ; 2.665      ;
; -2.069 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.404     ; 2.665      ;
; -2.069 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.404     ; 2.665      ;
; -2.062 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.999      ;
; -2.062 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.999      ;
; -2.062 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.999      ;
; -2.062 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.999      ;
; -2.062 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.999      ;
; -2.062 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.999      ;
; -2.062 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.999      ;
; -2.008 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.945      ;
; -2.008 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.945      ;
; -2.008 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.945      ;
; -2.008 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.945      ;
; -2.008 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.945      ;
; -2.008 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.945      ;
; -2.008 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.945      ;
; -1.951 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.888      ;
; -1.951 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.888      ;
; -1.951 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.888      ;
; -1.951 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.888      ;
; -1.951 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.888      ;
; -1.951 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.888      ;
; -1.951 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.888      ;
; -1.919 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.856      ;
; -1.919 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.856      ;
; -1.919 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.856      ;
; -1.919 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.856      ;
; -1.919 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.856      ;
; -1.919 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.856      ;
; -1.919 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.856      ;
; -1.833 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.770      ;
; -1.833 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.770      ;
; -1.833 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.770      ;
; -1.833 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.770      ;
; -1.833 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.770      ;
; -1.833 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.770      ;
; -1.833 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.770      ;
; -1.800 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.737      ;
; -1.800 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.737      ;
; -1.800 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.737      ;
; -1.800 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.737      ;
; -1.800 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.737      ;
; -1.800 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.737      ;
; -1.800 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.063     ; 2.737      ;
; -1.785 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.264      ; 3.049      ;
; -1.742 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.077     ; 2.665      ;
; -1.735 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.264      ; 2.999      ;
; -1.681 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.264      ; 2.945      ;
; -1.624 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.264      ; 2.888      ;
; -1.592 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.264      ; 2.856      ;
; -1.506 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.264      ; 2.770      ;
; -1.473 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.264      ; 2.737      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'CLK'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.550 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.404      ; 1.122      ;
; 0.554 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.404      ; 1.126      ;
; 0.588 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.833      ;
; 0.592 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.823      ;
; 0.595 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.826      ;
; 0.601 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.832      ;
; 0.605 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.836      ;
; 0.613 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.844      ;
; 0.615 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.846      ;
; 0.626 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.857      ;
; 0.636 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.404      ; 1.208      ;
; 0.668 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.404      ; 1.240      ;
; 0.736 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.404      ; 1.308      ;
; 0.767 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.404      ; 1.339      ;
; 0.869 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.100      ;
; 0.873 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.104      ;
; 0.881 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.112      ;
; 0.886 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.117      ;
; 0.891 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.122      ;
; 0.900 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.131      ;
; 0.905 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.136      ;
; 0.954 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.185      ;
; 0.959 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.190      ;
; 0.973 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.204      ;
; 0.977 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.208      ;
; 0.985 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.216      ;
; 0.990 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.221      ;
; 0.995 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.226      ;
; 1.004 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.235      ;
; 1.058 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.289      ;
; 1.063 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.294      ;
; 1.088 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.404      ; 1.660      ;
; 1.094 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.325      ;
; 1.099 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.330      ;
; 1.162 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.393      ;
; 1.198 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.429      ;
; 1.202 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; -0.264     ; 1.106      ;
; 1.429 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.660      ;
; 1.429 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.660      ;
; 1.429 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.660      ;
; 1.429 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.660      ;
; 1.429 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.660      ;
; 1.429 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.660      ;
; 1.618 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.849      ;
; 1.618 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.849      ;
; 1.618 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.849      ;
; 1.618 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.849      ;
; 1.783 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.014      ;
; 1.783 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.014      ;
; 1.783 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.014      ;
; 1.783 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.014      ;
; 1.783 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.014      ;
; 1.863 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.094      ;
; 1.873 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; -0.264     ; 1.777      ;
; 1.873 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; -0.264     ; 1.777      ;
; 1.873 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; -0.264     ; 1.777      ;
; 1.873 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; -0.264     ; 1.777      ;
; 1.873 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; -0.264     ; 1.777      ;
; 1.873 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; -0.264     ; 1.777      ;
; 1.918 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.149      ;
; 1.918 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.149      ;
; 1.918 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.149      ;
; 2.016 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.247      ;
; 2.016 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.063      ; 2.247      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; CLK   ; -0.656 ; -5.080              ;
+-------+--------+---------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; CLK   ; 0.268 ; 0.000               ;
+-------+-------+---------------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; CLK   ; -3.000 ; -11.231                           ;
+-------+--------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'CLK'                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.656 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.609      ;
; -0.656 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.609      ;
; -0.656 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.609      ;
; -0.656 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.609      ;
; -0.656 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.609      ;
; -0.656 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.609      ;
; -0.656 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.609      ;
; -0.624 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.577      ;
; -0.624 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.577      ;
; -0.624 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.577      ;
; -0.624 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.577      ;
; -0.624 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.577      ;
; -0.624 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.577      ;
; -0.624 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.577      ;
; -0.605 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.211     ; 1.382      ;
; -0.605 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.211     ; 1.382      ;
; -0.605 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.211     ; 1.382      ;
; -0.605 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.211     ; 1.382      ;
; -0.605 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.211     ; 1.382      ;
; -0.605 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.211     ; 1.382      ;
; -0.605 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.211     ; 1.382      ;
; -0.594 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.547      ;
; -0.594 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.547      ;
; -0.594 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.547      ;
; -0.594 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.547      ;
; -0.594 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.547      ;
; -0.594 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.547      ;
; -0.594 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.547      ;
; -0.561 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.514      ;
; -0.561 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.514      ;
; -0.561 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.514      ;
; -0.561 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.514      ;
; -0.561 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.514      ;
; -0.561 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.514      ;
; -0.561 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.514      ;
; -0.541 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.494      ;
; -0.541 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.494      ;
; -0.541 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.494      ;
; -0.541 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.494      ;
; -0.541 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.494      ;
; -0.541 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.494      ;
; -0.541 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.494      ;
; -0.493 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.446      ;
; -0.493 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.446      ;
; -0.493 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.446      ;
; -0.493 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.446      ;
; -0.493 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.446      ;
; -0.493 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.446      ;
; -0.493 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.446      ;
; -0.488 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.133      ; 1.609      ;
; -0.472 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.425      ;
; -0.472 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.425      ;
; -0.472 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.425      ;
; -0.472 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.425      ;
; -0.472 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.425      ;
; -0.472 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.425      ;
; -0.472 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 1.000        ; -0.035     ; 1.425      ;
; -0.456 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.133      ; 1.577      ;
; -0.437 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; -0.043     ; 1.382      ;
; -0.426 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.133      ; 1.547      ;
; -0.393 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.133      ; 1.514      ;
; -0.373 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.133      ; 1.494      ;
; -0.325 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.133      ; 1.446      ;
; -0.304 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 1.000        ; 0.133      ; 1.425      ;
+--------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'CLK'                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.268 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.211      ; 0.561      ;
; 0.275 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.211      ; 0.568      ;
; 0.289 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.406      ;
; 0.289 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.043      ; 0.414      ;
; 0.291 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.408      ;
; 0.294 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.411      ;
; 0.296 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.413      ;
; 0.300 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.417      ;
; 0.301 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.418      ;
; 0.310 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.427      ;
; 0.317 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.211      ; 0.610      ;
; 0.340 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.211      ; 0.633      ;
; 0.379 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.211      ; 0.672      ;
; 0.400 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.211      ; 0.693      ;
; 0.433 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.550      ;
; 0.435 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.552      ;
; 0.449 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.566      ;
; 0.454 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.571      ;
; 0.454 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.571      ;
; 0.456 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.573      ;
; 0.456 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.573      ;
; 0.491 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.608      ;
; 0.493 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.610      ;
; 0.495 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.612      ;
; 0.502 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.619      ;
; 0.509 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.626      ;
; 0.514 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.631      ;
; 0.514 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.631      ;
; 0.516 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.633      ;
; 0.521 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; CLK          ; CLK         ; 0.000        ; 0.211      ; 0.814      ;
; 0.551 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.668      ;
; 0.553 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.670      ;
; 0.574 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.691      ;
; 0.574 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.691      ;
; 0.613 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.730      ;
; 0.617 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; -0.133     ; 0.566      ;
; 0.634 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.751      ;
; 0.697 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.814      ;
; 0.697 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.814      ;
; 0.697 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.814      ;
; 0.697 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.814      ;
; 0.697 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.814      ;
; 0.697 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[7] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.814      ;
; 0.794 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.911      ;
; 0.794 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.911      ;
; 0.794 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.911      ;
; 0.794 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.911      ;
; 0.864 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.981      ;
; 0.864 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.981      ;
; 0.864 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.981      ;
; 0.864 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.981      ;
; 0.864 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 0.981      ;
; 0.940 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.057      ;
; 0.951 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; -0.133     ; 0.900      ;
; 0.951 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; -0.133     ; 0.900      ;
; 0.951 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; -0.133     ; 0.900      ;
; 0.951 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; -0.133     ; 0.900      ;
; 0.951 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[4] ; CLK          ; CLK         ; 0.000        ; -0.133     ; 0.900      ;
; 0.951 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[6] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[5] ; CLK          ; CLK         ; 0.000        ; -0.133     ; 0.900      ;
; 0.986 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.103      ;
; 0.986 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.103      ;
; 0.986 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[3] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.103      ;
; 1.035 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.152      ;
; 1.035 ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[2] ; COUNTER:inst|lpm_counter:LPM_COUNTER_component|cntr_lgl:auto_generated|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.035      ; 1.152      ;
+-------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.702  ; 0.268 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -2.702  ; 0.268 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -21.237 ; 0.0   ; 0.0      ; 0.0     ; -17.856             ;
;  CLK             ; -21.237 ; 0.000 ; N/A      ; N/A     ; -17.856             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; CO            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; W[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; W[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; W[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; W[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; W[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; W[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; W[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; W[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; CLK            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ARESET         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; EN             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CO            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.41 V              ; -0.0158 V           ; 0.216 V                              ; 0.052 V                              ; 2.75e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.41 V             ; -0.0158 V          ; 0.216 V                             ; 0.052 V                             ; 2.75e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
; W[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; W[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.41 V              ; -0.0158 V           ; 0.216 V                              ; 0.052 V                              ; 2.75e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.41 V             ; -0.0158 V          ; 0.216 V                             ; 0.052 V                             ; 2.75e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
; W[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; W[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; W[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; W[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; W[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.41 V              ; -0.0158 V           ; 0.216 V                              ; 0.052 V                              ; 2.75e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.41 V             ; -0.0158 V          ; 0.216 V                             ; 0.052 V                             ; 2.75e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
; W[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.35 V              ; -0.00566 V          ; 0.203 V                              ; 0.063 V                              ; 1.89e-09 s                  ; 1.76e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.35 V             ; -0.00566 V         ; 0.203 V                             ; 0.063 V                             ; 1.89e-09 s                 ; 1.76e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.37e-09 V                   ; 2.4 V               ; -0.0401 V           ; 0.094 V                              ; 0.061 V                              ; 2.38e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.37e-09 V                  ; 2.4 V              ; -0.0401 V          ; 0.094 V                             ; 0.061 V                             ; 2.38e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.39 V              ; -0.0451 V           ; 0.141 V                              ; 0.088 V                              ; 2.57e-10 s                  ; 2.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.39 V             ; -0.0451 V          ; 0.141 V                             ; 0.088 V                             ; 2.57e-10 s                 ; 2.49e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CO            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.35 V              ; -0.0101 V           ; 0.158 V                              ; 0.025 V                              ; 4.69e-10 s                  ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.35 V             ; -0.0101 V          ; 0.158 V                             ; 0.025 V                             ; 4.69e-10 s                 ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; W[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; W[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.35 V              ; -0.0101 V           ; 0.158 V                              ; 0.025 V                              ; 4.69e-10 s                  ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.35 V             ; -0.0101 V          ; 0.158 V                             ; 0.025 V                             ; 4.69e-10 s                 ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; W[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; W[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; W[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; W[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; W[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.35 V              ; -0.0101 V           ; 0.158 V                              ; 0.025 V                              ; 4.69e-10 s                  ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.35 V             ; -0.0101 V          ; 0.158 V                             ; 0.025 V                             ; 4.69e-10 s                 ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; W[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.33 V              ; -0.0019 V           ; 0.167 V                              ; 0.036 V                              ; 2.62e-09 s                  ; 2.58e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.33 V             ; -0.0019 V          ; 0.167 V                             ; 0.036 V                             ; 2.62e-09 s                 ; 2.58e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.19e-06 V                   ; 2.36 V              ; -0.019 V            ; 0.056 V                              ; 0.054 V                              ; 3.05e-10 s                  ; 4.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.19e-06 V                  ; 2.36 V             ; -0.019 V           ; 0.056 V                             ; 0.054 V                             ; 3.05e-10 s                 ; 4.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.92e-06 V                   ; 2.35 V              ; -0.00603 V          ; 0.108 V                              ; 0.018 V                              ; 4.37e-10 s                  ; 3.93e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.92e-06 V                  ; 2.35 V             ; -0.00603 V         ; 0.108 V                             ; 0.018 V                             ; 4.37e-10 s                 ; 3.93e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; CO            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.76 V              ; -0.0298 V           ; 0.181 V                              ; 0.076 V                              ; 2.54e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.76 V             ; -0.0298 V          ; 0.181 V                             ; 0.076 V                             ; 2.54e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; W[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; W[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.76 V              ; -0.0298 V           ; 0.181 V                              ; 0.076 V                              ; 2.54e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.76 V             ; -0.0298 V          ; 0.181 V                             ; 0.076 V                             ; 2.54e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; W[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; W[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; W[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; W[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; W[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.76 V              ; -0.0298 V           ; 0.181 V                              ; 0.076 V                              ; 2.54e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.76 V             ; -0.0298 V          ; 0.181 V                             ; 0.076 V                             ; 2.54e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; W[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.66 V              ; -0.0174 V           ; 0.264 V                              ; 0.142 V                              ; 1.44e-09 s                  ; 1.43e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.66 V             ; -0.0174 V          ; 0.264 V                             ; 0.142 V                             ; 1.44e-09 s                 ; 1.43e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.63 V                       ; 2.48e-09 V                   ; 2.96 V              ; -0.046 V            ; 0.423 V                              ; 0.125 V                              ; 1e-10 s                     ; 2.25e-10 s                  ; No                         ; Yes                        ; 2.63 V                      ; 2.48e-09 V                  ; 2.96 V             ; -0.046 V           ; 0.423 V                             ; 0.125 V                             ; 1e-10 s                    ; 2.25e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-09 V                   ; 2.76 V              ; -0.0545 V           ; 0.168 V                              ; 0.078 V                              ; 2.52e-10 s                  ; 1.9e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-09 V                  ; 2.76 V             ; -0.0545 V          ; 0.168 V                             ; 0.078 V                             ; 2.52e-10 s                 ; 1.9e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 164      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 164      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 24    ; 24   ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 16    ; 16   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ARESET     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CO          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; ARESET     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; EN         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; CO          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; W[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Dec 26 08:07:36 2021
Info: Command: quartus_sta E2_QQ -c E2_QQ
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'E2_QQ.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.702             -21.237 CLK 
Info (332146): Worst-case hold slack is 0.632
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.632               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -17.856 CLK 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.112
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.112             -16.569 CLK 
Info (332146): Worst-case hold slack is 0.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.550               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -15.000 CLK 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.656
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.656              -5.080 CLK 
Info (332146): Worst-case hold slack is 0.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.268               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -11.231 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4760 megabytes
    Info: Processing ended: Sun Dec 26 08:07:38 2021
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


