Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr 13 10:02:41 2020
| Host         : Jacob-Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mips_fpga_timing_summary_routed.rpt -pb mips_fpga_timing_summary_routed.pb -rpx mips_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : mips_fpga
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 211 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mips_top/mips/dp/pc_reg/q_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1337 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.905        0.000                      0                   33        0.108        0.000                      0                   33        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.905        0.000                      0                   33        0.108        0.000                      0                   33        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.905ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.986ns  (logic 2.247ns (45.068%)  route 2.739ns (54.932%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     4.603    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.059 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     5.900    clk_gen/count2[11]
    SLICE_X12Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.024 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.562     6.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.710 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.335     8.045    clk_gen/count20_carry_i_4_n_1
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.169 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.169    clk_gen/count2_0[4]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.570 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.570    clk_gen/count20_carry_n_1
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.684    clk_gen/count20_carry__0_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.799    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.913    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.027    clk_gen/count20_carry__3_n_1
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.141 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.141    clk_gen/count20_carry__4_n_1
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.255 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.255    clk_gen/count20_carry__5_n_1
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.589 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000     9.589    clk_gen/p_0_in[30]
    SLICE_X13Y54         FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429    14.225    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.242    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X13Y54         FDRE (Setup_fdre_C_D)        0.062    14.494    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.589    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             5.000ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 2.152ns (44.001%)  route 2.739ns (55.999%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     4.603    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.059 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     5.900    clk_gen/count2[11]
    SLICE_X12Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.024 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.562     6.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.710 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.335     8.045    clk_gen/count20_carry_i_4_n_1
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.169 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.169    clk_gen/count2_0[4]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.570 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.570    clk_gen/count20_carry_n_1
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.684    clk_gen/count20_carry__0_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.799    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.913    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.027    clk_gen/count20_carry__3_n_1
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.141 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.141    clk_gen/count20_carry__4_n_1
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.255 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.255    clk_gen/count20_carry__5_n_1
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.494 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.494    clk_gen/p_0_in[31]
    SLICE_X13Y54         FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429    14.225    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.242    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X13Y54         FDRE (Setup_fdre_C_D)        0.062    14.494    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.000    

Slack (MET) :             5.016ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.875ns  (logic 2.136ns (43.817%)  route 2.739ns (56.183%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     4.603    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.059 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     5.900    clk_gen/count2[11]
    SLICE_X12Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.024 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.562     6.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.710 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.335     8.045    clk_gen/count20_carry_i_4_n_1
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.169 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.169    clk_gen/count2_0[4]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.570 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.570    clk_gen/count20_carry_n_1
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.684    clk_gen/count20_carry__0_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.799    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.913    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.027    clk_gen/count20_carry__3_n_1
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.141 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.141    clk_gen/count20_carry__4_n_1
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.255 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.255    clk_gen/count20_carry__5_n_1
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.478 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.478    clk_gen/p_0_in[29]
    SLICE_X13Y54         FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429    14.225    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y54         FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.242    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X13Y54         FDRE (Setup_fdre_C_D)        0.062    14.494    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.478    
  -------------------------------------------------------------------
                         slack                                  5.016    

Slack (MET) :             5.019ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.872ns  (logic 2.133ns (43.783%)  route 2.739ns (56.217%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     4.603    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.059 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     5.900    clk_gen/count2[11]
    SLICE_X12Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.024 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.562     6.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.710 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.335     8.045    clk_gen/count20_carry_i_4_n_1
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.169 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.169    clk_gen/count2_0[4]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.570 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.570    clk_gen/count20_carry_n_1
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.684    clk_gen/count20_carry__0_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.799    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.913    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.027    clk_gen/count20_carry__3_n_1
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.141 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.141    clk_gen/count20_carry__4_n_1
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.475 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.475    clk_gen/p_0_in[26]
    SLICE_X13Y53         FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429    14.225    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.242    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.062    14.494    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.475    
  -------------------------------------------------------------------
                         slack                                  5.019    

Slack (MET) :             5.040ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.851ns  (logic 2.112ns (43.539%)  route 2.739ns (56.461%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     4.603    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.059 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     5.900    clk_gen/count2[11]
    SLICE_X12Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.024 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.562     6.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.710 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.335     8.045    clk_gen/count20_carry_i_4_n_1
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.169 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.169    clk_gen/count2_0[4]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.570 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.570    clk_gen/count20_carry_n_1
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.684    clk_gen/count20_carry__0_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.799    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.913    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.027    clk_gen/count20_carry__3_n_1
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.141 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.141    clk_gen/count20_carry__4_n_1
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.454 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.454    clk_gen/p_0_in[28]
    SLICE_X13Y53         FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429    14.225    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.242    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.062    14.494    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.454    
  -------------------------------------------------------------------
                         slack                                  5.040    

Slack (MET) :             5.114ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.777ns  (logic 2.038ns (42.665%)  route 2.739ns (57.335%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     4.603    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.059 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     5.900    clk_gen/count2[11]
    SLICE_X12Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.024 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.562     6.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.710 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.335     8.045    clk_gen/count20_carry_i_4_n_1
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.169 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.169    clk_gen/count2_0[4]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.570 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.570    clk_gen/count20_carry_n_1
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.684    clk_gen/count20_carry__0_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.799    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.913    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.027    clk_gen/count20_carry__3_n_1
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.141 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.141    clk_gen/count20_carry__4_n_1
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.380 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.380    clk_gen/p_0_in[27]
    SLICE_X13Y53         FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429    14.225    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.242    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.062    14.494    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.380    
  -------------------------------------------------------------------
                         slack                                  5.114    

Slack (MET) :             5.130ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 2.022ns (42.472%)  route 2.739ns (57.528%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.225ns = ( 14.225 - 10.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     4.603    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.059 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     5.900    clk_gen/count2[11]
    SLICE_X12Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.024 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.562     6.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.710 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.335     8.045    clk_gen/count20_carry_i_4_n_1
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.169 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.169    clk_gen/count2_0[4]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.570 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.570    clk_gen/count20_carry_n_1
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.684    clk_gen/count20_carry__0_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.799    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.913    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.027    clk_gen/count20_carry__3_n_1
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.141 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.141    clk_gen/count20_carry__4_n_1
    SLICE_X13Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.364 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.364    clk_gen/p_0_in[25]
    SLICE_X13Y53         FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.429    14.225    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y53         FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.242    14.467    
                         clock uncertainty           -0.035    14.432    
    SLICE_X13Y53         FDRE (Setup_fdre_C_D)        0.062    14.494    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  5.130    

Slack (MET) :             5.134ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.758ns  (logic 2.019ns (42.436%)  route 2.739ns (57.564%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     4.603    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.059 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     5.900    clk_gen/count2[11]
    SLICE_X12Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.024 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.562     6.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.710 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.335     8.045    clk_gen/count20_carry_i_4_n_1
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.169 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.169    clk_gen/count2_0[4]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.570 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.570    clk_gen/count20_carry_n_1
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.684    clk_gen/count20_carry__0_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.799    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.913    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.027    clk_gen/count20_carry__3_n_1
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.361 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.361    clk_gen/p_0_in[22]
    SLICE_X13Y52         FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.430    14.226    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.242    14.468    
                         clock uncertainty           -0.035    14.433    
    SLICE_X13Y52         FDRE (Setup_fdre_C_D)        0.062    14.495    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.361    
  -------------------------------------------------------------------
                         slack                                  5.134    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 1.998ns (42.181%)  route 2.739ns (57.819%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     4.603    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.059 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     5.900    clk_gen/count2[11]
    SLICE_X12Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.024 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.562     6.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.710 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.335     8.045    clk_gen/count20_carry_i_4_n_1
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.169 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.169    clk_gen/count2_0[4]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.570 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.570    clk_gen/count20_carry_n_1
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.684    clk_gen/count20_carry__0_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.799    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.913    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.027    clk_gen/count20_carry__3_n_1
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.340 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.340    clk_gen/p_0_in[24]
    SLICE_X13Y52         FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.430    14.226    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.242    14.468    
                         clock uncertainty           -0.035    14.433    
    SLICE_X13Y52         FDRE (Setup_fdre_C_D)        0.062    14.495    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.340    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 1.924ns (41.263%)  route 2.739ns (58.737%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.226ns = ( 14.226 - 10.000 ) 
    Source Clock Delay      (SCD):    4.603ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.977     0.977 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     2.942    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.038 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.564     4.603    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.456     5.059 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.841     5.900    clk_gen/count2[11]
    SLICE_X12Y48         LUT4 (Prop_lut4_I2_O)        0.124     6.024 r  clk_gen/count20_carry_i_8/O
                         net (fo=1, routed)           0.562     6.586    clk_gen/count20_carry_i_8_n_1
    SLICE_X12Y51         LUT5 (Prop_lut5_I4_O)        0.124     6.710 r  clk_gen/count20_carry_i_4/O
                         net (fo=6, routed)           1.335     8.045    clk_gen/count20_carry_i_4_n_1
    SLICE_X13Y47         LUT5 (Prop_lut5_I2_O)        0.124     8.169 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.169    clk_gen/count2_0[4]
    SLICE_X13Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.570 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     8.570    clk_gen/count20_carry_n_1
    SLICE_X13Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.684 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.684    clk_gen/count20_carry__0_n_1
    SLICE_X13Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.798 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     8.799    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.913 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.913    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.027 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.027    clk_gen/count20_carry__3_n_1
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.266 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.266    clk_gen/p_0_in[23]
    SLICE_X13Y52         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    D13                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.843    10.843 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.705    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    12.796 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.430    14.226    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.242    14.468    
                         clock uncertainty           -0.035    14.433    
    SLICE_X13Y52         FDRE (Setup_fdre_C_D)        0.062    14.495    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         14.495    
                         arrival time                          -9.266    
  -------------------------------------------------------------------
                         slack                                  5.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.566     1.428    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.690    clk_gen/count2[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.850 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.850    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.904 r  clk_gen/count20_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.904    clk_gen/p_0_in[13]
    SLICE_X13Y50         FDRE                                         r  clk_gen/count2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.937    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  clk_gen/count2_reg[13]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.796    clk_gen/count2_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.566     1.428    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.690    clk_gen/count2[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.850 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.850    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.915 r  clk_gen/count20_carry__2/O[2]
                         net (fo=1, routed)           0.000     1.915    clk_gen/p_0_in[15]
    SLICE_X13Y50         FDRE                                         r  clk_gen/count2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.937    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  clk_gen/count2_reg[15]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.796    clk_gen/count2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.566     1.428    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.690    clk_gen/count2[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.850 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.850    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.940 r  clk_gen/count20_carry__2/O[1]
                         net (fo=1, routed)           0.000     1.940    clk_gen/p_0_in[14]
    SLICE_X13Y50         FDRE                                         r  clk_gen/count2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.937    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  clk_gen/count2_reg[14]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.796    clk_gen/count2_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.566     1.428    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.690    clk_gen/count2[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.850 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.850    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.940 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.940    clk_gen/p_0_in[16]
    SLICE_X13Y50         FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.937    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y50         FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X13Y50         FDRE (Hold_fdre_C_D)         0.105     1.796    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.566     1.428    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.690    clk_gen/count2[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.850 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.850    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.889 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.889    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.943 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.943    clk_gen/p_0_in[17]
    SLICE_X13Y51         FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.937    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.105     1.796    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.566     1.428    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.690    clk_gen/count2[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.850 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.850    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.889 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.889    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.954 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.954    clk_gen/p_0_in[19]
    SLICE_X13Y51         FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.937    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.105     1.796    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.566     1.428    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.690    clk_gen/count2[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.850 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.850    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.889 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.889    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.979 r  clk_gen/count20_carry__3/O[1]
                         net (fo=1, routed)           0.000     1.979    clk_gen/p_0_in[18]
    SLICE_X13Y51         FDRE                                         r  clk_gen/count2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.937    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  clk_gen/count2_reg[18]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.105     1.796    clk_gen/count2_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.566     1.428    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.690    clk_gen/count2[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.850 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.850    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.889 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.889    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.979 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.979    clk_gen/p_0_in[20]
    SLICE_X13Y51         FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.937    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y51         FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.105     1.796    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.566     1.428    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.690    clk_gen/count2[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.850 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.850    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.889 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.889    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.928    clk_gen/count20_carry__3_n_1
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  clk_gen/count20_carry__4/O[0]
                         net (fo=1, routed)           0.000     1.982    clk_gen/p_0_in[21]
    SLICE_X13Y52         FDRE                                         r  clk_gen/count2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.937    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  clk_gen/count2_reg[21]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.105     1.796    clk_gen/count2_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.444ns (78.575%)  route 0.121ns (21.425%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.206     0.206 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.837    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.863 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.566     1.428    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y49         FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.141     1.569 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.690    clk_gen/count2[12]
    SLICE_X13Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.850 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.850    clk_gen/count20_carry__1_n_1
    SLICE_X13Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.889 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     1.889    clk_gen/count20_carry__2_n_1
    SLICE_X13Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.928 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     1.928    clk_gen/count20_carry__3_n_1
    SLICE_X13Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.993 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     1.993    clk_gen/p_0_in[23]
    SLICE_X13Y52         FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    D13                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D13                  IBUF (Prop_ibuf_I_O)         0.395     0.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.079    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.108 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.828     1.937    clk_gen/clk_IBUF_BUFG
    SLICE_X13Y52         FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism             -0.246     1.691    
    SLICE_X13Y52         FDRE (Hold_fdre_C_D)         0.105     1.796    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.197    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y48    clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y49    clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y49    clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y49    clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y50    clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y50    clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y50    clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y50    clk_gen/count2_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y51    clk_gen/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y48    clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y49    clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y49    clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y49    clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50    clk_gen/count2_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50    clk_gen/count2_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50    clk_gen/count2_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50    clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y51    clk_gen/count2_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y51    clk_gen/count2_reg[18]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y48    clk_gen/count2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y49    clk_gen/count2_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y49    clk_gen/count2_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y49    clk_gen/count2_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50    clk_gen/count2_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50    clk_gen/count2_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50    clk_gen/count2_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y50    clk_gen/count2_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y51    clk_gen/count2_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y51    clk_gen/count2_reg[18]/C



