0.7
2020.1
May 27 2020
20:09:33
C:/Xilinx/SST/week5/project_1/project_1.ip_user_files/bd/BRAM/ip/BRAM_blk_mem_gen_0_0/sim/BRAM_blk_mem_gen_0_0.v,1701116074,verilog,,C:/Xilinx/SST/week5/project_1/project_1.ip_user_files/bd/BRAM/sim/BRAM.v,,BRAM_blk_mem_gen_0_0,,,,,,,,
C:/Xilinx/SST/week5/project_1/project_1.ip_user_files/bd/BRAM/sim/BRAM.v,1701116074,verilog,,C:/Xilinx/SST/week5/project_1/project_1.srcs/sources_1/new/seq_design.v,,BRAM,,,,,,,,
C:/Xilinx/SST/week5/project_1/project_1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Xilinx/SST/week5/project_1/project_1.srcs/sim_1/new/bram_tb.v,1703704488,verilog,,,,bram_tb,,,,,,,,
C:/Xilinx/SST/week5/project_1/project_1.srcs/sim_1/new/d_latch_tb.v,1701288119,verilog,,,,d_latch_tb,,,,,,,,
C:/Xilinx/SST/week5/project_1/project_1.srcs/sim_1/new/ms_dff_tb.v,1701000700,verilog,,,,ms_dff_tb,,,,,,,,
C:/Xilinx/SST/week5/project_1/project_1.srcs/sim_1/new/register_tb.v,1701007341,verilog,,,,register_tb,,,,,,,,
C:/Xilinx/SST/week5/project_1/project_1.srcs/sim_1/new/sr_latch_tb.v,1700994550,verilog,,,,sr_latch_tb,,,,,,,,
C:/Xilinx/SST/week5/project_1/project_1.srcs/sources_1/imports/new/SSI_Library.v,1698798932,verilog,,C:/Xilinx/SST/week5/project_1/project_1.srcs/sources_1/new/seq_design.v,,AND;EXNOR;EXOR;NAND;NOR;NOT;OR;TRI,,,,,,,,
C:/Xilinx/SST/week5/project_1/project_1.srcs/sources_1/new/seq_design.v,1701293260,verilog,,C:/Xilinx/SST/week5/project_1/project_1.srcs/sim_1/new/bram_tb.v,,D_latch;SR_latch;behavioral_dff;master_slaveDFF;register_8;top_bram,,,,,,,,
