$date
	Thu Jun 29 11:59:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module FA_tb $end
$var wire 1 ! S $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % C $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % C $end
$var wire 1 " Carry $end
$var wire 1 ! Sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#50
0"
1!
1%
0$
0#
#150
0%
1#
#250
1"
0!
1%
1$
0#
#450
