

================================================================
== Vitis HLS Report for 'inverse_matrix_hw_Pipeline_L1_L2'
================================================================
* Date:           Mon Jan 23 11:32:47 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        inverse_matrix_se
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.261 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      109|      109|  1.090 us|  1.090 us|  109|  109|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- L1_L2   |      107|      107|         9|          1|          1|   100|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    121|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|      68|     63|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|     172|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     240|    320|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF | LUT| URAM|
    +------------------------+--------------------+---------+----+----+----+-----+
    |mul_4ns_6ns_9_1_1_U15   |mul_4ns_6ns_9_1_1   |        0|   0|   0|  23|    0|
    |mux_22_32_1_1_U16       |mux_22_32_1_1       |        0|   0|   0|   9|    0|
    |urem_4ns_4ns_4_8_1_U14  |urem_4ns_4ns_4_8_1  |        0|   0|  68|  31|    0|
    +------------------------+--------------------+---------+----+----+----+-----+
    |Total                   |                    |        0|   0|  68|  63|    0|
    +------------------------+--------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln20_1_fu_141_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln20_fu_153_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln21_fu_187_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln22_1_fu_297_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln22_2_fu_232_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln22_3_fu_241_p2   |         +|   0|  0|  13|           6|           6|
    |add_ln22_fu_306_p2     |         +|   0|  0|  15|           8|           8|
    |icmp_ln20_fu_135_p2    |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln21_fu_159_p2    |      icmp|   0|  0|   9|           4|           4|
    |grp_fu_181_p0          |    select|   0|  0|   4|           1|           4|
    |select_ln20_fu_165_p3  |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 121|          55|          46|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_j_load               |   9|          2|    4|          8|
    |i_fu_70                               |   9|          2|    4|          8|
    |indvar_flatten_fu_74                  |   9|          2|    7|         14|
    |j_fu_66                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |i_fu_70                           |   4|   0|    4|          0|
    |indvar_flatten_fu_74              |   7|   0|    7|          0|
    |j_fu_66                           |   4|   0|    4|          0|
    |select_ln20_1_reg_347             |   4|   0|    4|          0|
    |select_ln20_reg_342               |   4|   0|    4|          0|
    |zext_ln22_3_reg_355               |   4|   0|    6|          2|
    |select_ln20_1_reg_347             |  64|  32|    4|          0|
    |select_ln20_reg_342               |  64|  32|    4|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 172|  64|   54|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L1_L2|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L1_L2|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L1_L2|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L1_L2|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L1_L2|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  inverse_matrix_hw_Pipeline_L1_L2|  return value|
|in_0_address0  |  out|    6|   ap_memory|                              in_0|         array|
|in_0_ce0       |  out|    1|   ap_memory|                              in_0|         array|
|in_0_q0        |   in|   32|   ap_memory|                              in_0|         array|
|in_1_address0  |  out|    6|   ap_memory|                              in_1|         array|
|in_1_ce0       |  out|    1|   ap_memory|                              in_1|         array|
|in_1_q0        |   in|   32|   ap_memory|                              in_1|         array|
|temp_address0  |  out|    9|   ap_memory|                              temp|         array|
|temp_ce0       |  out|    1|   ap_memory|                              temp|         array|
|temp_we0       |  out|    1|   ap_memory|                              temp|         array|
|temp_d0        |  out|   32|   ap_memory|                              temp|         array|
+---------------+-----+-----+------------+----------------------------------+--------------+

