<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Mon Feb 28 16:09:16 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     TinyFPGA_A2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 100.000000 -name clk6 [get_nets sampled_modebutton]
            3 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 96.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i0  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i0  (to sampled_modebutton +)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path \statemachine/state_i0 to \statemachine/state_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.364ns

 Path Details: \statemachine/state_i0 to \statemachine/state_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i0 (from sampled_modebutton)
Route         8   e 1.598                                  SMstate[0]
LUT4        ---     0.493              A to Z              i1147_1_lut
Route         1   e 0.941                                  state_1__N_213[0]
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.


Passed:  The following path meets requirements by 96.364ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i0  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i1  (to sampled_modebutton +)

   Delay:                   3.476ns  (27.0% logic, 73.0% route), 2 logic levels.

 Constraint Details:

      3.476ns data_path \statemachine/state_i0 to \statemachine/state_i1 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.364ns

 Path Details: \statemachine/state_i0 to \statemachine/state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i0 (from sampled_modebutton)
Route         8   e 1.598                                  SMstate[0]
LUT4        ---     0.493              A to Z              \statemachine/i1353_2_lut
Route         1   e 0.941                                  \statemachine/state_1__N_213[1]
                  --------
                    3.476  (27.0% logic, 73.0% route), 2 logic levels.


Passed:  The following path meets requirements by 96.403ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \statemachine/state_i1  (from sampled_modebutton +)
   Destination:    FD1S3AX    D              \statemachine/state_i1  (to sampled_modebutton +)

   Delay:                   3.437ns  (27.3% logic, 72.7% route), 2 logic levels.

 Constraint Details:

      3.437ns data_path \statemachine/state_i1 to \statemachine/state_i1 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 96.403ns

 Path Details: \statemachine/state_i1 to \statemachine/state_i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_i1 (from sampled_modebutton)
Route         7   e 1.559                                  SMstate[1]
LUT4        ---     0.493              B to Z              \statemachine/i1353_2_lut
Route         1   e 0.941                                  \statemachine/state_1__N_213[1]
                  --------
                    3.437  (27.3% logic, 72.7% route), 2 logic levels.

Report: 3.636 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk5 [get_nets \POPtimers/piecounter/trigger]
            769 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.101ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.739ns  (60.5% logic, 39.5% route), 10 logic levels.

 Constraint Details:

      6.739ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.101ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         7   e 1.559                                  \POPtimers/AdjustablePieOverTwo[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_729_1227_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8051
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_729_1227_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8052
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_729_1227_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8053
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_729_1227_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8054
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_729_1227_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8055
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_729_1227_add_1_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8056
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_729_1227_add_1_15
Route         1   e 0.020                                  \POPtimers/piecounter/n3235
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1359_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8195
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1359_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_136[15]
                  --------
                    6.739  (60.5% logic, 39.5% route), 10 logic levels.


Passed:  The following path meets requirements by 93.101ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.739ns  (60.5% logic, 39.5% route), 10 logic levels.

 Constraint Details:

      6.739ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.101ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         7   e 1.559                                  \POPtimers/AdjustablePieOverTwo[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_729_1227_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8051
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_729_1227_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8052
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_729_1227_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8053
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_729_1227_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8054
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_729_1227_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n3239
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1359_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8193
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1359_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8194
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1359_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8195
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1359_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_136[15]
                  --------
                    6.739  (60.5% logic, 39.5% route), 10 logic levels.


Passed:  The following path meets requirements by 93.101ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.739ns  (60.5% logic, 39.5% route), 10 logic levels.

 Constraint Details:

      6.739ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.101ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         7   e 1.559                                  \POPtimers/AdjustablePieOverTwo[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_729_1227_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n8051
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_729_1227_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n8052
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_729_1227_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8053
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_729_1227_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n3242
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_1359_7
Route         1   e 0.020                                  \POPtimers/piecounter/n8192
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1359_9
Route         1   e 0.020                                  \POPtimers/piecounter/n8193
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1359_11
Route         1   e 0.020                                  \POPtimers/piecounter/n8194
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_1359_13
Route         1   e 0.020                                  \POPtimers/piecounter/n8195
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_1359_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_136[15]
                  --------
                    6.739  (60.5% logic, 39.5% route), 10 logic levels.

Report: 6.899 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk4 [get_nets \TinyFPGA_A2_reveal_coretop_instance/jtck[0]]
            801 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 82.285ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.555ns  (30.5% logic, 69.5% route), 12 logic levels.

 Constraint Details:

     17.555ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.285ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i17 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        39   e 2.108                                  \TinyFPGA_A2_reveal_coretop_instance/addr[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i6837_2_lut_rep_166
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9502
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i6535_3_lut_4_lut
Route        16   e 1.815                                  n8860
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6592_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8917
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n23
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6593_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n36
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i22_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n19
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6721_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9048
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6722
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_456
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut_adj_179
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_127
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8322
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4098_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_360[0]
                  --------
                   17.555  (30.5% logic, 69.5% route), 12 logic levels.


Passed:  The following path meets requirements by 82.294ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.546ns  (30.5% logic, 69.5% route), 12 logic levels.

 Constraint Details:

     17.546ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.294ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i18 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        33   e 2.099                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/addr[1]
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/tm_u/i6837_2_lut_rep_166
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n9502
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i6535_3_lut_4_lut
Route        16   e 1.815                                  n8860
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6592_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8917
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n23
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6593_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n36
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i22_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n19
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6721_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9048
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6722
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_456
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut_adj_179
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_127
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8322
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4098_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_360[0]
                  --------
                   17.546  (30.5% logic, 69.5% route), 12 logic levels.


Passed:  The following path meets requirements by 82.524ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1P3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i26  (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)
   Destination:    FD1P3BX    D              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0  (to \TinyFPGA_A2_reveal_coretop_instance/jtck[0] +)

   Delay:                  17.316ns  (30.9% logic, 69.1% route), 12 logic levels.

 Constraint Details:

     17.316ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i26 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 82.524ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i26 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_i0_i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/shift_reg__i26 (from \TinyFPGA_A2_reveal_coretop_instance/jtck[0])
Route        15   e 1.869                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/addr[9]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_3_lut_4_lut_adj_146
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n8744
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/tcnt_0/i6535_3_lut_4_lut
Route        16   e 1.815                                  n8860
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6592_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8917
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i7
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n23
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6593_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n36
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i22_3_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n19
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6721_3_lut
Route         1   e 0.020                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9048
MUXL5       ---     0.233           ALUT to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i6722
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/jtdo_N_456
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut_adj_179
Route         2   e 1.141                                  \TinyFPGA_A2_reveal_coretop_instance/er2_tdo[0]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i3_4_lut_adj_127
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n8322
LUT4        ---     0.493              C to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i4098_3_lut_4_lut_4_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/tm_crc_15__N_360[0]
                  --------
                   17.316  (30.9% logic, 69.1% route), 12 logic levels.

Report: 17.715 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk3 [get_nets \POPtimers/freepcounter/trigger]
            644 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.205ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.635ns  (59.1% logic, 40.9% route), 9 logic levels.

 Constraint Details:

      6.635ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.205ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route         9   e 1.632                                  \POPtimers/AdjustableFreePrecession[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_733_1229_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8084
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_733_1229_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8085
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_733_1229_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n3259
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1360_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8060
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1360_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8061
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1360_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8062
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1360_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8063
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1360_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_171[15]
                  --------
                    6.635  (59.1% logic, 40.9% route), 9 logic levels.


Passed:  The following path meets requirements by 93.205ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.635ns  (59.1% logic, 40.9% route), 9 logic levels.

 Constraint Details:

      6.635ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.205ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route         9   e 1.632                                  \POPtimers/AdjustableFreePrecession[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_733_1229_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8084
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_733_1229_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8085
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_733_1229_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8086
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_733_1229_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n3257
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1360_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8061
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1360_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8062
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1360_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8063
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1360_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_171[15]
                  --------
                    6.635  (59.1% logic, 40.9% route), 9 logic levels.


Passed:  The following path meets requirements by 93.205ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.635ns  (59.1% logic, 40.9% route), 9 logic levels.

 Constraint Details:

      6.635ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.205ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route         9   e 1.632                                  \POPtimers/AdjustableFreePrecession[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_733_1229_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8084
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_733_1229_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n3262
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_1360_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n8059
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1360_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n8060
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1360_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n8061
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1360_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n8062
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_1360_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n8063
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_1360_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_171[15]
                  --------
                    6.635  (59.1% logic, 40.9% route), 9 logic levels.

Report: 6.795 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk2 [get_nets clk_2M5]
            1277 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 33.893ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i4  (from clk_2M5 +)
   Destination:    FD1S3DX    CD             \POPtimers/systemcounter/count_749__i15  (to clk_2M5 +)

   Delay:                  15.947ns  (29.0% logic, 71.0% route), 10 logic levels.

 Constraint Details:

     15.947ns data_path \POPtimers/gatedcount_i4 to \POPtimers/systemcounter/count_749__i15 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 33.893ns

 Path Details: \POPtimers/gatedcount_i4 to \POPtimers/systemcounter/count_749__i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i4 (from clk_2M5)
Route        10   e 1.662                                  \POPtimers/gatedcount[4]
LUT4        ---     0.493              A to Z              \POPtimers/loopcounter/a_15__I_0_i9_2_lut_rep_113
Route         1   e 0.941                                  \POPtimers/loopcounter/n9449
LUT4        ---     0.493              B to Z              \POPtimers/loopcounter/i6650_4_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n8977
LUT4        ---     0.493              D to Z              \POPtimers/loopcounter/i6663_4_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n8990
LUT4        ---     0.493              D to Z              \POPtimers/loopcounter/i6678_4_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n9005
LUT4        ---     0.493              D to Z              \POPtimers/loopcounter/i6838_4_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n9127
LUT4        ---     0.493              C to Z              \POPtimers/loopcounter/i6839_2_lut_3_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n9027
MUXL5       ---     0.233             SD to Z              \POPtimers/loopcounter/a_15__I_0_i32
Route         1   e 0.941                                  \POPtimers/loopcounter/a_lt_b
LUT4        ---     0.493              A to Z              \POPtimers/loopcounter/a_lt_b_I_0_1_lut
Route         3   e 1.258                                  reveal_ist_35_N
LUT4        ---     0.493              B to Z              \POPtimers/load_defaults_I_0_2_lut
Route        17   e 1.819                                  reveal_ist_33_N
                  --------
                   15.947  (29.0% logic, 71.0% route), 10 logic levels.


Passed:  The following path meets requirements by 33.893ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i4  (from clk_2M5 +)
   Destination:    FD1S3DX    CD             \POPtimers/systemcounter/count_749__i14  (to clk_2M5 +)

   Delay:                  15.947ns  (29.0% logic, 71.0% route), 10 logic levels.

 Constraint Details:

     15.947ns data_path \POPtimers/gatedcount_i4 to \POPtimers/systemcounter/count_749__i14 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 33.893ns

 Path Details: \POPtimers/gatedcount_i4 to \POPtimers/systemcounter/count_749__i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i4 (from clk_2M5)
Route        10   e 1.662                                  \POPtimers/gatedcount[4]
LUT4        ---     0.493              A to Z              \POPtimers/loopcounter/a_15__I_0_i9_2_lut_rep_113
Route         1   e 0.941                                  \POPtimers/loopcounter/n9449
LUT4        ---     0.493              B to Z              \POPtimers/loopcounter/i6650_4_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n8977
LUT4        ---     0.493              D to Z              \POPtimers/loopcounter/i6663_4_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n8990
LUT4        ---     0.493              D to Z              \POPtimers/loopcounter/i6678_4_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n9005
LUT4        ---     0.493              D to Z              \POPtimers/loopcounter/i6838_4_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n9127
LUT4        ---     0.493              C to Z              \POPtimers/loopcounter/i6839_2_lut_3_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n9027
MUXL5       ---     0.233             SD to Z              \POPtimers/loopcounter/a_15__I_0_i32
Route         1   e 0.941                                  \POPtimers/loopcounter/a_lt_b
LUT4        ---     0.493              A to Z              \POPtimers/loopcounter/a_lt_b_I_0_1_lut
Route         3   e 1.258                                  reveal_ist_35_N
LUT4        ---     0.493              B to Z              \POPtimers/load_defaults_I_0_2_lut
Route        17   e 1.819                                  reveal_ist_33_N
                  --------
                   15.947  (29.0% logic, 71.0% route), 10 logic levels.


Passed:  The following path meets requirements by 33.893ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i4  (from clk_2M5 +)
   Destination:    FD1S3DX    CD             \POPtimers/systemcounter/count_749__i13  (to clk_2M5 +)

   Delay:                  15.947ns  (29.0% logic, 71.0% route), 10 logic levels.

 Constraint Details:

     15.947ns data_path \POPtimers/gatedcount_i4 to \POPtimers/systemcounter/count_749__i13 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 33.893ns

 Path Details: \POPtimers/gatedcount_i4 to \POPtimers/systemcounter/count_749__i13

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i4 (from clk_2M5)
Route        10   e 1.662                                  \POPtimers/gatedcount[4]
LUT4        ---     0.493              A to Z              \POPtimers/loopcounter/a_15__I_0_i9_2_lut_rep_113
Route         1   e 0.941                                  \POPtimers/loopcounter/n9449
LUT4        ---     0.493              B to Z              \POPtimers/loopcounter/i6650_4_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n8977
LUT4        ---     0.493              D to Z              \POPtimers/loopcounter/i6663_4_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n8990
LUT4        ---     0.493              D to Z              \POPtimers/loopcounter/i6678_4_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n9005
LUT4        ---     0.493              D to Z              \POPtimers/loopcounter/i6838_4_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n9127
LUT4        ---     0.493              C to Z              \POPtimers/loopcounter/i6839_2_lut_3_lut
Route         1   e 0.941                                  \POPtimers/loopcounter/n9027
MUXL5       ---     0.233             SD to Z              \POPtimers/loopcounter/a_15__I_0_i32
Route         1   e 0.941                                  \POPtimers/loopcounter/a_lt_b
LUT4        ---     0.493              A to Z              \POPtimers/loopcounter/a_lt_b_I_0_1_lut
Route         3   e 1.258                                  reveal_ist_35_N
LUT4        ---     0.493              B to Z              \POPtimers/load_defaults_I_0_2_lut
Route        17   e 1.819                                  reveal_ist_33_N
                  --------
                   15.947  (29.0% logic, 71.0% route), 10 logic levels.

Report: 16.107 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk1 [get_nets debounce_pulse]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


================================================================================
Constraint: create_clock -period 100.000000 -name clk0 [get_nets clk_debug]
            541 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 86.883ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug +)
   Destination:    FD1P3AX    SP             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i10  (to clk_debug +)

   Delay:                  12.832ns  (26.5% logic, 73.5% route), 7 logic levels.

 Constraint Details:

     12.832ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i10 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 86.883ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i10

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug)
Route         4   e 1.398                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_177
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9513
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_4_lut
Route         7   e 1.502                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/wen_N_475
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i1_2_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/n4
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i2_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n3509
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_4_lut_adj_135
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/n8823
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut_3_lut_3_lut_4_lut_4_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/clk[0]_N_keep_enable_66
                  --------
                   12.832  (26.5% logic, 73.5% route), 7 logic levels.


Passed:  The following path meets requirements by 86.883ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug +)
   Destination:    FD1P3AX    SP             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i14  (to clk_debug +)

   Delay:                  12.832ns  (26.5% logic, 73.5% route), 7 logic levels.

 Constraint Details:

     12.832ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i14 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 86.883ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i14

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug)
Route         4   e 1.398                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_177
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9513
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_4_lut
Route         7   e 1.502                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/wen_N_475
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i1_2_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/n4
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i2_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n3509
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_4_lut_adj_135
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/n8823
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut_3_lut_3_lut_4_lut_4_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/clk[0]_N_keep_enable_66
                  --------
                   12.832  (26.5% logic, 73.5% route), 7 logic levels.


Passed:  The following path meets requirements by 86.883ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3DX    CK             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2  (from clk_debug +)
   Destination:    FD1P3AX    SP             \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i15  (to clk_debug +)

   Delay:                  12.832ns  (26.5% logic, 73.5% route), 7 logic levels.

 Constraint Details:

     12.832ns data_path \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i15 meets
    100.000ns delay constraint less
      0.285ns LCE_S requirement (totaling 99.715ns) by 86.883ns

 Path Details: \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 to \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/te_0/te_precnt_val_i0_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk_i2 (from clk_debug)
Route         4   e 1.398                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/jupdate_reclk[2]
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_2_lut_rep_177
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/n9513
LUT4        ---     0.493              A to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i2_4_lut
Route         7   e 1.502                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/wen_N_475
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i1_2_lut
Route         1   e 0.941                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/n4
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/trig_u/decode_u/i2_4_lut
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/n3509
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/tinyfpga_a2_la0_inst_0/jtag_int_u/i1_4_lut_adj_135
Route         3   e 1.258                                  \TinyFPGA_A2_reveal_coretop_instance/n8823
LUT4        ---     0.493              B to Z              \TinyFPGA_A2_reveal_coretop_instance/i1_2_lut_3_lut_3_lut_4_lut_4_lut
Route        16   e 1.815                                  \TinyFPGA_A2_reveal_coretop_instance/clk[0]_N_keep_enable_66
                  --------
                   12.832  (26.5% logic, 73.5% route), 7 logic levels.

Report: 13.117 ns is the maximum delay for this constraint.


<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk6 [get_nets sampled_modebutton]      |   100.000 ns|     3.636 ns|     2  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk5 [get_nets                          |             |             |
\POPtimers/piecounter/trigger]          |   100.000 ns|     6.899 ns|    10  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk4 [get_nets                          |             |             |
\TinyFPGA_A2_reveal_coretop_instance/jtc|             |             |
k[0]]                                   |   100.000 ns|    17.715 ns|    12  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk3 [get_nets                          |             |             |
\POPtimers/freepcounter/trigger]        |   100.000 ns|     6.795 ns|     9  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk2 [get_nets clk_2M5]                 |   100.000 ns|    32.214 ns|    10  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk1 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk0 [get_nets clk_debug]               |   100.000 ns|    13.117 ns|     7  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  6756 paths, 1047 nets, and 2588 connections (64.3% coverage)


Peak memory: 75419648 bytes, TRCE: 5636096 bytes, DLYMAN: 327680 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
