
Zadanie10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005dc8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001b8  08005f58  08005f58  00015f58  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006110  08006110  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08006110  08006110  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006110  08006110  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006110  08006110  00016110  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006114  08006114  00016114  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08006118  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  20000070  08006188  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000248  08006188  00020248  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000cf66  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002377  00000000  00000000  0002d006  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000de8  00000000  00000000  0002f380  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000cc0  00000000  00000000  00030168  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a08d  00000000  00000000  00030e28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000adbb  00000000  00000000  0004aeb5  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00090167  00000000  00000000  00055c70  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e5dd7  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004340  00000000  00000000  000e5e54  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000070 	.word	0x20000070
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005f40 	.word	0x08005f40

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000074 	.word	0x20000074
 80001cc:	08005f40 	.word	0x08005f40

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_drsub>:
 8000270:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__adddf3>
 8000276:	bf00      	nop

08000278 <__aeabi_dsub>:
 8000278:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800027c <__adddf3>:
 800027c:	b530      	push	{r4, r5, lr}
 800027e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000282:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000286:	ea94 0f05 	teq	r4, r5
 800028a:	bf08      	it	eq
 800028c:	ea90 0f02 	teqeq	r0, r2
 8000290:	bf1f      	itttt	ne
 8000292:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000296:	ea55 0c02 	orrsne.w	ip, r5, r2
 800029a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800029e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002a2:	f000 80e2 	beq.w	800046a <__adddf3+0x1ee>
 80002a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ae:	bfb8      	it	lt
 80002b0:	426d      	neglt	r5, r5
 80002b2:	dd0c      	ble.n	80002ce <__adddf3+0x52>
 80002b4:	442c      	add	r4, r5
 80002b6:	ea80 0202 	eor.w	r2, r0, r2
 80002ba:	ea81 0303 	eor.w	r3, r1, r3
 80002be:	ea82 0000 	eor.w	r0, r2, r0
 80002c2:	ea83 0101 	eor.w	r1, r3, r1
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	2d36      	cmp	r5, #54	; 0x36
 80002d0:	bf88      	it	hi
 80002d2:	bd30      	pophi	{r4, r5, pc}
 80002d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002e4:	d002      	beq.n	80002ec <__adddf3+0x70>
 80002e6:	4240      	negs	r0, r0
 80002e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002f8:	d002      	beq.n	8000300 <__adddf3+0x84>
 80002fa:	4252      	negs	r2, r2
 80002fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000300:	ea94 0f05 	teq	r4, r5
 8000304:	f000 80a7 	beq.w	8000456 <__adddf3+0x1da>
 8000308:	f1a4 0401 	sub.w	r4, r4, #1
 800030c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000310:	db0d      	blt.n	800032e <__adddf3+0xb2>
 8000312:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000316:	fa22 f205 	lsr.w	r2, r2, r5
 800031a:	1880      	adds	r0, r0, r2
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	fa03 f20e 	lsl.w	r2, r3, lr
 8000324:	1880      	adds	r0, r0, r2
 8000326:	fa43 f305 	asr.w	r3, r3, r5
 800032a:	4159      	adcs	r1, r3
 800032c:	e00e      	b.n	800034c <__adddf3+0xd0>
 800032e:	f1a5 0520 	sub.w	r5, r5, #32
 8000332:	f10e 0e20 	add.w	lr, lr, #32
 8000336:	2a01      	cmp	r2, #1
 8000338:	fa03 fc0e 	lsl.w	ip, r3, lr
 800033c:	bf28      	it	cs
 800033e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000342:	fa43 f305 	asr.w	r3, r3, r5
 8000346:	18c0      	adds	r0, r0, r3
 8000348:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800034c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000350:	d507      	bpl.n	8000362 <__adddf3+0xe6>
 8000352:	f04f 0e00 	mov.w	lr, #0
 8000356:	f1dc 0c00 	rsbs	ip, ip, #0
 800035a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800035e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000362:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000366:	d31b      	bcc.n	80003a0 <__adddf3+0x124>
 8000368:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800036c:	d30c      	bcc.n	8000388 <__adddf3+0x10c>
 800036e:	0849      	lsrs	r1, r1, #1
 8000370:	ea5f 0030 	movs.w	r0, r0, rrx
 8000374:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000378:	f104 0401 	add.w	r4, r4, #1
 800037c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000380:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000384:	f080 809a 	bcs.w	80004bc <__adddf3+0x240>
 8000388:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800038c:	bf08      	it	eq
 800038e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000392:	f150 0000 	adcs.w	r0, r0, #0
 8000396:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800039a:	ea41 0105 	orr.w	r1, r1, r5
 800039e:	bd30      	pop	{r4, r5, pc}
 80003a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003a4:	4140      	adcs	r0, r0
 80003a6:	eb41 0101 	adc.w	r1, r1, r1
 80003aa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003ae:	f1a4 0401 	sub.w	r4, r4, #1
 80003b2:	d1e9      	bne.n	8000388 <__adddf3+0x10c>
 80003b4:	f091 0f00 	teq	r1, #0
 80003b8:	bf04      	itt	eq
 80003ba:	4601      	moveq	r1, r0
 80003bc:	2000      	moveq	r0, #0
 80003be:	fab1 f381 	clz	r3, r1
 80003c2:	bf08      	it	eq
 80003c4:	3320      	addeq	r3, #32
 80003c6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ca:	f1b3 0220 	subs.w	r2, r3, #32
 80003ce:	da0c      	bge.n	80003ea <__adddf3+0x16e>
 80003d0:	320c      	adds	r2, #12
 80003d2:	dd08      	ble.n	80003e6 <__adddf3+0x16a>
 80003d4:	f102 0c14 	add.w	ip, r2, #20
 80003d8:	f1c2 020c 	rsb	r2, r2, #12
 80003dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80003e0:	fa21 f102 	lsr.w	r1, r1, r2
 80003e4:	e00c      	b.n	8000400 <__adddf3+0x184>
 80003e6:	f102 0214 	add.w	r2, r2, #20
 80003ea:	bfd8      	it	le
 80003ec:	f1c2 0c20 	rsble	ip, r2, #32
 80003f0:	fa01 f102 	lsl.w	r1, r1, r2
 80003f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003f8:	bfdc      	itt	le
 80003fa:	ea41 010c 	orrle.w	r1, r1, ip
 80003fe:	4090      	lslle	r0, r2
 8000400:	1ae4      	subs	r4, r4, r3
 8000402:	bfa2      	ittt	ge
 8000404:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000408:	4329      	orrge	r1, r5
 800040a:	bd30      	popge	{r4, r5, pc}
 800040c:	ea6f 0404 	mvn.w	r4, r4
 8000410:	3c1f      	subs	r4, #31
 8000412:	da1c      	bge.n	800044e <__adddf3+0x1d2>
 8000414:	340c      	adds	r4, #12
 8000416:	dc0e      	bgt.n	8000436 <__adddf3+0x1ba>
 8000418:	f104 0414 	add.w	r4, r4, #20
 800041c:	f1c4 0220 	rsb	r2, r4, #32
 8000420:	fa20 f004 	lsr.w	r0, r0, r4
 8000424:	fa01 f302 	lsl.w	r3, r1, r2
 8000428:	ea40 0003 	orr.w	r0, r0, r3
 800042c:	fa21 f304 	lsr.w	r3, r1, r4
 8000430:	ea45 0103 	orr.w	r1, r5, r3
 8000434:	bd30      	pop	{r4, r5, pc}
 8000436:	f1c4 040c 	rsb	r4, r4, #12
 800043a:	f1c4 0220 	rsb	r2, r4, #32
 800043e:	fa20 f002 	lsr.w	r0, r0, r2
 8000442:	fa01 f304 	lsl.w	r3, r1, r4
 8000446:	ea40 0003 	orr.w	r0, r0, r3
 800044a:	4629      	mov	r1, r5
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	fa21 f004 	lsr.w	r0, r1, r4
 8000452:	4629      	mov	r1, r5
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f094 0f00 	teq	r4, #0
 800045a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800045e:	bf06      	itte	eq
 8000460:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000464:	3401      	addeq	r4, #1
 8000466:	3d01      	subne	r5, #1
 8000468:	e74e      	b.n	8000308 <__adddf3+0x8c>
 800046a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800046e:	bf18      	it	ne
 8000470:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000474:	d029      	beq.n	80004ca <__adddf3+0x24e>
 8000476:	ea94 0f05 	teq	r4, r5
 800047a:	bf08      	it	eq
 800047c:	ea90 0f02 	teqeq	r0, r2
 8000480:	d005      	beq.n	800048e <__adddf3+0x212>
 8000482:	ea54 0c00 	orrs.w	ip, r4, r0
 8000486:	bf04      	itt	eq
 8000488:	4619      	moveq	r1, r3
 800048a:	4610      	moveq	r0, r2
 800048c:	bd30      	pop	{r4, r5, pc}
 800048e:	ea91 0f03 	teq	r1, r3
 8000492:	bf1e      	ittt	ne
 8000494:	2100      	movne	r1, #0
 8000496:	2000      	movne	r0, #0
 8000498:	bd30      	popne	{r4, r5, pc}
 800049a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800049e:	d105      	bne.n	80004ac <__adddf3+0x230>
 80004a0:	0040      	lsls	r0, r0, #1
 80004a2:	4149      	adcs	r1, r1
 80004a4:	bf28      	it	cs
 80004a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004aa:	bd30      	pop	{r4, r5, pc}
 80004ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004b0:	bf3c      	itt	cc
 80004b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004b6:	bd30      	popcc	{r4, r5, pc}
 80004b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004c4:	f04f 0000 	mov.w	r0, #0
 80004c8:	bd30      	pop	{r4, r5, pc}
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf1a      	itte	ne
 80004d0:	4619      	movne	r1, r3
 80004d2:	4610      	movne	r0, r2
 80004d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004d8:	bf1c      	itt	ne
 80004da:	460b      	movne	r3, r1
 80004dc:	4602      	movne	r2, r0
 80004de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004e2:	bf06      	itte	eq
 80004e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004e8:	ea91 0f03 	teqeq	r1, r3
 80004ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004f0:	bd30      	pop	{r4, r5, pc}
 80004f2:	bf00      	nop

080004f4 <__aeabi_ui2d>:
 80004f4:	f090 0f00 	teq	r0, #0
 80004f8:	bf04      	itt	eq
 80004fa:	2100      	moveq	r1, #0
 80004fc:	4770      	bxeq	lr
 80004fe:	b530      	push	{r4, r5, lr}
 8000500:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000504:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000508:	f04f 0500 	mov.w	r5, #0
 800050c:	f04f 0100 	mov.w	r1, #0
 8000510:	e750      	b.n	80003b4 <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_i2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800052c:	bf48      	it	mi
 800052e:	4240      	negmi	r0, r0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e73e      	b.n	80003b4 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_f2d>:
 8000538:	0042      	lsls	r2, r0, #1
 800053a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800053e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000542:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000546:	bf1f      	itttt	ne
 8000548:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800054c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000550:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000554:	4770      	bxne	lr
 8000556:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800055a:	bf08      	it	eq
 800055c:	4770      	bxeq	lr
 800055e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000562:	bf04      	itt	eq
 8000564:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000568:	4770      	bxeq	lr
 800056a:	b530      	push	{r4, r5, lr}
 800056c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000570:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000574:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000578:	e71c      	b.n	80003b4 <__adddf3+0x138>
 800057a:	bf00      	nop

0800057c <__aeabi_ul2d>:
 800057c:	ea50 0201 	orrs.w	r2, r0, r1
 8000580:	bf08      	it	eq
 8000582:	4770      	bxeq	lr
 8000584:	b530      	push	{r4, r5, lr}
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	e00a      	b.n	80005a2 <__aeabi_l2d+0x16>

0800058c <__aeabi_l2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800059a:	d502      	bpl.n	80005a2 <__aeabi_l2d+0x16>
 800059c:	4240      	negs	r0, r0
 800059e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ae:	f43f aed8 	beq.w	8000362 <__adddf3+0xe6>
 80005b2:	f04f 0203 	mov.w	r2, #3
 80005b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ba:	bf18      	it	ne
 80005bc:	3203      	addne	r2, #3
 80005be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005c2:	bf18      	it	ne
 80005c4:	3203      	addne	r2, #3
 80005c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ca:	f1c2 0320 	rsb	r3, r2, #32
 80005ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80005d2:	fa20 f002 	lsr.w	r0, r0, r2
 80005d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005da:	ea40 000e 	orr.w	r0, r0, lr
 80005de:	fa21 f102 	lsr.w	r1, r1, r2
 80005e2:	4414      	add	r4, r2
 80005e4:	e6bd      	b.n	8000362 <__adddf3+0xe6>
 80005e6:	bf00      	nop

080005e8 <__aeabi_dmul>:
 80005e8:	b570      	push	{r4, r5, r6, lr}
 80005ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005f6:	bf1d      	ittte	ne
 80005f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005fc:	ea94 0f0c 	teqne	r4, ip
 8000600:	ea95 0f0c 	teqne	r5, ip
 8000604:	f000 f8de 	bleq	80007c4 <__aeabi_dmul+0x1dc>
 8000608:	442c      	add	r4, r5
 800060a:	ea81 0603 	eor.w	r6, r1, r3
 800060e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000612:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000616:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800061a:	bf18      	it	ne
 800061c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000620:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000624:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000628:	d038      	beq.n	800069c <__aeabi_dmul+0xb4>
 800062a:	fba0 ce02 	umull	ip, lr, r0, r2
 800062e:	f04f 0500 	mov.w	r5, #0
 8000632:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000636:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800063a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800063e:	f04f 0600 	mov.w	r6, #0
 8000642:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000646:	f09c 0f00 	teq	ip, #0
 800064a:	bf18      	it	ne
 800064c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000650:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000654:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000658:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800065c:	d204      	bcs.n	8000668 <__aeabi_dmul+0x80>
 800065e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000662:	416d      	adcs	r5, r5
 8000664:	eb46 0606 	adc.w	r6, r6, r6
 8000668:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800066c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000670:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000674:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000678:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800067c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000680:	bf88      	it	hi
 8000682:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000686:	d81e      	bhi.n	80006c6 <__aeabi_dmul+0xde>
 8000688:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800068c:	bf08      	it	eq
 800068e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000692:	f150 0000 	adcs.w	r0, r0, #0
 8000696:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006a0:	ea46 0101 	orr.w	r1, r6, r1
 80006a4:	ea40 0002 	orr.w	r0, r0, r2
 80006a8:	ea81 0103 	eor.w	r1, r1, r3
 80006ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006b0:	bfc2      	ittt	gt
 80006b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	popgt	{r4, r5, r6, pc}
 80006bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006c0:	f04f 0e00 	mov.w	lr, #0
 80006c4:	3c01      	subs	r4, #1
 80006c6:	f300 80ab 	bgt.w	8000820 <__aeabi_dmul+0x238>
 80006ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ce:	bfde      	ittt	le
 80006d0:	2000      	movle	r0, #0
 80006d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006d6:	bd70      	pople	{r4, r5, r6, pc}
 80006d8:	f1c4 0400 	rsb	r4, r4, #0
 80006dc:	3c20      	subs	r4, #32
 80006de:	da35      	bge.n	800074c <__aeabi_dmul+0x164>
 80006e0:	340c      	adds	r4, #12
 80006e2:	dc1b      	bgt.n	800071c <__aeabi_dmul+0x134>
 80006e4:	f104 0414 	add.w	r4, r4, #20
 80006e8:	f1c4 0520 	rsb	r5, r4, #32
 80006ec:	fa00 f305 	lsl.w	r3, r0, r5
 80006f0:	fa20 f004 	lsr.w	r0, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea40 0002 	orr.w	r0, r0, r2
 80006fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000700:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000704:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000708:	fa21 f604 	lsr.w	r6, r1, r4
 800070c:	eb42 0106 	adc.w	r1, r2, r6
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f1c4 040c 	rsb	r4, r4, #12
 8000720:	f1c4 0520 	rsb	r5, r4, #32
 8000724:	fa00 f304 	lsl.w	r3, r0, r4
 8000728:	fa20 f005 	lsr.w	r0, r0, r5
 800072c:	fa01 f204 	lsl.w	r2, r1, r4
 8000730:	ea40 0002 	orr.w	r0, r0, r2
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800073c:	f141 0100 	adc.w	r1, r1, #0
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 0520 	rsb	r5, r4, #32
 8000750:	fa00 f205 	lsl.w	r2, r0, r5
 8000754:	ea4e 0e02 	orr.w	lr, lr, r2
 8000758:	fa20 f304 	lsr.w	r3, r0, r4
 800075c:	fa01 f205 	lsl.w	r2, r1, r5
 8000760:	ea43 0302 	orr.w	r3, r3, r2
 8000764:	fa21 f004 	lsr.w	r0, r1, r4
 8000768:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800076c:	fa21 f204 	lsr.w	r2, r1, r4
 8000770:	ea20 0002 	bic.w	r0, r0, r2
 8000774:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000778:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800077c:	bf08      	it	eq
 800077e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000782:	bd70      	pop	{r4, r5, r6, pc}
 8000784:	f094 0f00 	teq	r4, #0
 8000788:	d10f      	bne.n	80007aa <__aeabi_dmul+0x1c2>
 800078a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800078e:	0040      	lsls	r0, r0, #1
 8000790:	eb41 0101 	adc.w	r1, r1, r1
 8000794:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000798:	bf08      	it	eq
 800079a:	3c01      	subeq	r4, #1
 800079c:	d0f7      	beq.n	800078e <__aeabi_dmul+0x1a6>
 800079e:	ea41 0106 	orr.w	r1, r1, r6
 80007a2:	f095 0f00 	teq	r5, #0
 80007a6:	bf18      	it	ne
 80007a8:	4770      	bxne	lr
 80007aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ae:	0052      	lsls	r2, r2, #1
 80007b0:	eb43 0303 	adc.w	r3, r3, r3
 80007b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3d01      	subeq	r5, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1c6>
 80007be:	ea43 0306 	orr.w	r3, r3, r6
 80007c2:	4770      	bx	lr
 80007c4:	ea94 0f0c 	teq	r4, ip
 80007c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007cc:	bf18      	it	ne
 80007ce:	ea95 0f0c 	teqne	r5, ip
 80007d2:	d00c      	beq.n	80007ee <__aeabi_dmul+0x206>
 80007d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007d8:	bf18      	it	ne
 80007da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007de:	d1d1      	bne.n	8000784 <__aeabi_dmul+0x19c>
 80007e0:	ea81 0103 	eor.w	r1, r1, r3
 80007e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e8:	f04f 0000 	mov.w	r0, #0
 80007ec:	bd70      	pop	{r4, r5, r6, pc}
 80007ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f2:	bf06      	itte	eq
 80007f4:	4610      	moveq	r0, r2
 80007f6:	4619      	moveq	r1, r3
 80007f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fc:	d019      	beq.n	8000832 <__aeabi_dmul+0x24a>
 80007fe:	ea94 0f0c 	teq	r4, ip
 8000802:	d102      	bne.n	800080a <__aeabi_dmul+0x222>
 8000804:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000808:	d113      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800080a:	ea95 0f0c 	teq	r5, ip
 800080e:	d105      	bne.n	800081c <__aeabi_dmul+0x234>
 8000810:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000814:	bf1c      	itt	ne
 8000816:	4610      	movne	r0, r2
 8000818:	4619      	movne	r1, r3
 800081a:	d10a      	bne.n	8000832 <__aeabi_dmul+0x24a>
 800081c:	ea81 0103 	eor.w	r1, r1, r3
 8000820:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000824:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000828:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800082c:	f04f 0000 	mov.w	r0, #0
 8000830:	bd70      	pop	{r4, r5, r6, pc}
 8000832:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000836:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800083a:	bd70      	pop	{r4, r5, r6, pc}

0800083c <__aeabi_ddiv>:
 800083c:	b570      	push	{r4, r5, r6, lr}
 800083e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000842:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000846:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800084a:	bf1d      	ittte	ne
 800084c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000850:	ea94 0f0c 	teqne	r4, ip
 8000854:	ea95 0f0c 	teqne	r5, ip
 8000858:	f000 f8a7 	bleq	80009aa <__aeabi_ddiv+0x16e>
 800085c:	eba4 0405 	sub.w	r4, r4, r5
 8000860:	ea81 0e03 	eor.w	lr, r1, r3
 8000864:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000868:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800086c:	f000 8088 	beq.w	8000980 <__aeabi_ddiv+0x144>
 8000870:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000874:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000878:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800087c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000880:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000884:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000888:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800088c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000890:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000894:	429d      	cmp	r5, r3
 8000896:	bf08      	it	eq
 8000898:	4296      	cmpeq	r6, r2
 800089a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800089e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008a2:	d202      	bcs.n	80008aa <__aeabi_ddiv+0x6e>
 80008a4:	085b      	lsrs	r3, r3, #1
 80008a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008aa:	1ab6      	subs	r6, r6, r2
 80008ac:	eb65 0503 	sbc.w	r5, r5, r3
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008be:	ebb6 0e02 	subs.w	lr, r6, r2
 80008c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008c6:	bf22      	ittt	cs
 80008c8:	1ab6      	subcs	r6, r6, r2
 80008ca:	4675      	movcs	r5, lr
 80008cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008de:	bf22      	ittt	cs
 80008e0:	1ab6      	subcs	r6, r6, r2
 80008e2:	4675      	movcs	r5, lr
 80008e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008e8:	085b      	lsrs	r3, r3, #1
 80008ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000918:	ea55 0e06 	orrs.w	lr, r5, r6
 800091c:	d018      	beq.n	8000950 <__aeabi_ddiv+0x114>
 800091e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000922:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000926:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800092a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800092e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000932:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000936:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800093a:	d1c0      	bne.n	80008be <__aeabi_ddiv+0x82>
 800093c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000940:	d10b      	bne.n	800095a <__aeabi_ddiv+0x11e>
 8000942:	ea41 0100 	orr.w	r1, r1, r0
 8000946:	f04f 0000 	mov.w	r0, #0
 800094a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800094e:	e7b6      	b.n	80008be <__aeabi_ddiv+0x82>
 8000950:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000954:	bf04      	itt	eq
 8000956:	4301      	orreq	r1, r0
 8000958:	2000      	moveq	r0, #0
 800095a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800095e:	bf88      	it	hi
 8000960:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000964:	f63f aeaf 	bhi.w	80006c6 <__aeabi_dmul+0xde>
 8000968:	ebb5 0c03 	subs.w	ip, r5, r3
 800096c:	bf04      	itt	eq
 800096e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000972:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000976:	f150 0000 	adcs.w	r0, r0, #0
 800097a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097e:	bd70      	pop	{r4, r5, r6, pc}
 8000980:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000984:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000988:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800098c:	bfc2      	ittt	gt
 800098e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000992:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000996:	bd70      	popgt	{r4, r5, r6, pc}
 8000998:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800099c:	f04f 0e00 	mov.w	lr, #0
 80009a0:	3c01      	subs	r4, #1
 80009a2:	e690      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009a4:	ea45 0e06 	orr.w	lr, r5, r6
 80009a8:	e68d      	b.n	80006c6 <__aeabi_dmul+0xde>
 80009aa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ae:	ea94 0f0c 	teq	r4, ip
 80009b2:	bf08      	it	eq
 80009b4:	ea95 0f0c 	teqeq	r5, ip
 80009b8:	f43f af3b 	beq.w	8000832 <__aeabi_dmul+0x24a>
 80009bc:	ea94 0f0c 	teq	r4, ip
 80009c0:	d10a      	bne.n	80009d8 <__aeabi_ddiv+0x19c>
 80009c2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009c6:	f47f af34 	bne.w	8000832 <__aeabi_dmul+0x24a>
 80009ca:	ea95 0f0c 	teq	r5, ip
 80009ce:	f47f af25 	bne.w	800081c <__aeabi_dmul+0x234>
 80009d2:	4610      	mov	r0, r2
 80009d4:	4619      	mov	r1, r3
 80009d6:	e72c      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009d8:	ea95 0f0c 	teq	r5, ip
 80009dc:	d106      	bne.n	80009ec <__aeabi_ddiv+0x1b0>
 80009de:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009e2:	f43f aefd 	beq.w	80007e0 <__aeabi_dmul+0x1f8>
 80009e6:	4610      	mov	r0, r2
 80009e8:	4619      	mov	r1, r3
 80009ea:	e722      	b.n	8000832 <__aeabi_dmul+0x24a>
 80009ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009f6:	f47f aec5 	bne.w	8000784 <__aeabi_dmul+0x19c>
 80009fa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009fe:	f47f af0d 	bne.w	800081c <__aeabi_dmul+0x234>
 8000a02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a06:	f47f aeeb 	bne.w	80007e0 <__aeabi_dmul+0x1f8>
 8000a0a:	e712      	b.n	8000832 <__aeabi_dmul+0x24a>

08000a0c <__gedf2>:
 8000a0c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a10:	e006      	b.n	8000a20 <__cmpdf2+0x4>
 8000a12:	bf00      	nop

08000a14 <__ledf2>:
 8000a14:	f04f 0c01 	mov.w	ip, #1
 8000a18:	e002      	b.n	8000a20 <__cmpdf2+0x4>
 8000a1a:	bf00      	nop

08000a1c <__cmpdf2>:
 8000a1c:	f04f 0c01 	mov.w	ip, #1
 8000a20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a30:	bf18      	it	ne
 8000a32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a36:	d01b      	beq.n	8000a70 <__cmpdf2+0x54>
 8000a38:	b001      	add	sp, #4
 8000a3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a3e:	bf0c      	ite	eq
 8000a40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a44:	ea91 0f03 	teqne	r1, r3
 8000a48:	bf02      	ittt	eq
 8000a4a:	ea90 0f02 	teqeq	r0, r2
 8000a4e:	2000      	moveq	r0, #0
 8000a50:	4770      	bxeq	lr
 8000a52:	f110 0f00 	cmn.w	r0, #0
 8000a56:	ea91 0f03 	teq	r1, r3
 8000a5a:	bf58      	it	pl
 8000a5c:	4299      	cmppl	r1, r3
 8000a5e:	bf08      	it	eq
 8000a60:	4290      	cmpeq	r0, r2
 8000a62:	bf2c      	ite	cs
 8000a64:	17d8      	asrcs	r0, r3, #31
 8000a66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a6a:	f040 0001 	orr.w	r0, r0, #1
 8000a6e:	4770      	bx	lr
 8000a70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a78:	d102      	bne.n	8000a80 <__cmpdf2+0x64>
 8000a7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7e:	d107      	bne.n	8000a90 <__cmpdf2+0x74>
 8000a80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d1d6      	bne.n	8000a38 <__cmpdf2+0x1c>
 8000a8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8e:	d0d3      	beq.n	8000a38 <__cmpdf2+0x1c>
 8000a90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop

08000a98 <__aeabi_cdrcmple>:
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4610      	mov	r0, r2
 8000a9c:	4662      	mov	r2, ip
 8000a9e:	468c      	mov	ip, r1
 8000aa0:	4619      	mov	r1, r3
 8000aa2:	4663      	mov	r3, ip
 8000aa4:	e000      	b.n	8000aa8 <__aeabi_cdcmpeq>
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdcmpeq>:
 8000aa8:	b501      	push	{r0, lr}
 8000aaa:	f7ff ffb7 	bl	8000a1c <__cmpdf2>
 8000aae:	2800      	cmp	r0, #0
 8000ab0:	bf48      	it	mi
 8000ab2:	f110 0f00 	cmnmi.w	r0, #0
 8000ab6:	bd01      	pop	{r0, pc}

08000ab8 <__aeabi_dcmpeq>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff fff4 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ac0:	bf0c      	ite	eq
 8000ac2:	2001      	moveq	r0, #1
 8000ac4:	2000      	movne	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_dcmplt>:
 8000acc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ad0:	f7ff ffea 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ad4:	bf34      	ite	cc
 8000ad6:	2001      	movcc	r0, #1
 8000ad8:	2000      	movcs	r0, #0
 8000ada:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ade:	bf00      	nop

08000ae0 <__aeabi_dcmple>:
 8000ae0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae4:	f7ff ffe0 	bl	8000aa8 <__aeabi_cdcmpeq>
 8000ae8:	bf94      	ite	ls
 8000aea:	2001      	movls	r0, #1
 8000aec:	2000      	movhi	r0, #0
 8000aee:	f85d fb08 	ldr.w	pc, [sp], #8
 8000af2:	bf00      	nop

08000af4 <__aeabi_dcmpge>:
 8000af4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af8:	f7ff ffce 	bl	8000a98 <__aeabi_cdrcmple>
 8000afc:	bf94      	ite	ls
 8000afe:	2001      	movls	r0, #1
 8000b00:	2000      	movhi	r0, #0
 8000b02:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b06:	bf00      	nop

08000b08 <__aeabi_dcmpgt>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff ffc4 	bl	8000a98 <__aeabi_cdrcmple>
 8000b10:	bf34      	ite	cc
 8000b12:	2001      	movcc	r0, #1
 8000b14:	2000      	movcs	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2iz>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b24:	d215      	bcs.n	8000b52 <__aeabi_d2iz+0x36>
 8000b26:	d511      	bpl.n	8000b4c <__aeabi_d2iz+0x30>
 8000b28:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b2c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b30:	d912      	bls.n	8000b58 <__aeabi_d2iz+0x3c>
 8000b32:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b36:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b3a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b3e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b42:	fa23 f002 	lsr.w	r0, r3, r2
 8000b46:	bf18      	it	ne
 8000b48:	4240      	negne	r0, r0
 8000b4a:	4770      	bx	lr
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b56:	d105      	bne.n	8000b64 <__aeabi_d2iz+0x48>
 8000b58:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	bf08      	it	eq
 8000b5e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b62:	4770      	bx	lr
 8000b64:	f04f 0000 	mov.w	r0, #0
 8000b68:	4770      	bx	lr
 8000b6a:	bf00      	nop

08000b6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	b083      	sub	sp, #12
 8000b70:	af00      	add	r7, sp, #0
 8000b72:	4603      	mov	r3, r0
 8000b74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	db0b      	blt.n	8000b96 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b7e:	79fb      	ldrb	r3, [r7, #7]
 8000b80:	f003 021f 	and.w	r2, r3, #31
 8000b84:	4907      	ldr	r1, [pc, #28]	; (8000ba4 <__NVIC_EnableIRQ+0x38>)
 8000b86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b8a:	095b      	lsrs	r3, r3, #5
 8000b8c:	2001      	movs	r0, #1
 8000b8e:	fa00 f202 	lsl.w	r2, r0, r2
 8000b92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b96:	bf00      	nop
 8000b98:	370c      	adds	r7, #12
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ba0:	4770      	bx	lr
 8000ba2:	bf00      	nop
 8000ba4:	e000e100 	.word	0xe000e100

08000ba8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b083      	sub	sp, #12
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	4603      	mov	r3, r0
 8000bb0:	6039      	str	r1, [r7, #0]
 8000bb2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000bb4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bb8:	2b00      	cmp	r3, #0
 8000bba:	db0a      	blt.n	8000bd2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bbc:	683b      	ldr	r3, [r7, #0]
 8000bbe:	b2da      	uxtb	r2, r3
 8000bc0:	490c      	ldr	r1, [pc, #48]	; (8000bf4 <__NVIC_SetPriority+0x4c>)
 8000bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bc6:	0112      	lsls	r2, r2, #4
 8000bc8:	b2d2      	uxtb	r2, r2
 8000bca:	440b      	add	r3, r1
 8000bcc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000bd0:	e00a      	b.n	8000be8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bd2:	683b      	ldr	r3, [r7, #0]
 8000bd4:	b2da      	uxtb	r2, r3
 8000bd6:	4908      	ldr	r1, [pc, #32]	; (8000bf8 <__NVIC_SetPriority+0x50>)
 8000bd8:	79fb      	ldrb	r3, [r7, #7]
 8000bda:	f003 030f 	and.w	r3, r3, #15
 8000bde:	3b04      	subs	r3, #4
 8000be0:	0112      	lsls	r2, r2, #4
 8000be2:	b2d2      	uxtb	r2, r2
 8000be4:	440b      	add	r3, r1
 8000be6:	761a      	strb	r2, [r3, #24]
}
 8000be8:	bf00      	nop
 8000bea:	370c      	adds	r7, #12
 8000bec:	46bd      	mov	sp, r7
 8000bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf2:	4770      	bx	lr
 8000bf4:	e000e100 	.word	0xe000e100
 8000bf8:	e000ed00 	.word	0xe000ed00

08000bfc <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b085      	sub	sp, #20
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHBENR, Periphs);
 8000c04:	4b08      	ldr	r3, [pc, #32]	; (8000c28 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c06:	695a      	ldr	r2, [r3, #20]
 8000c08:	4907      	ldr	r1, [pc, #28]	; (8000c28 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4313      	orrs	r3, r2
 8000c0e:	614b      	str	r3, [r1, #20]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000c10:	4b05      	ldr	r3, [pc, #20]	; (8000c28 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c12:	695a      	ldr	r2, [r3, #20]
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	4013      	ands	r3, r2
 8000c18:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c1a:	68fb      	ldr	r3, [r7, #12]
}
 8000c1c:	bf00      	nop
 8000c1e:	3714      	adds	r7, #20
 8000c20:	46bd      	mov	sp, r7
 8000c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c26:	4770      	bx	lr
 8000c28:	40021000 	.word	0x40021000

08000c2c <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 8000c30:	2001      	movs	r0, #1
 8000c32:	f7ff ffe3 	bl	8000bfc <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, 0);
 8000c36:	2100      	movs	r1, #0
 8000c38:	2010      	movs	r0, #16
 8000c3a:	f7ff ffb5 	bl	8000ba8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8000c3e:	2010      	movs	r0, #16
 8000c40:	f7ff ff94 	bl	8000b6c <__NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel7_IRQn, 0);
 8000c44:	2100      	movs	r1, #0
 8000c46:	2011      	movs	r0, #17
 8000c48:	f7ff ffae 	bl	8000ba8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 8000c4c:	2011      	movs	r0, #17
 8000c4e:	f7ff ff8d 	bl	8000b6c <__NVIC_EnableIRQ>

}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
	...

08000c58 <LL_AHB1_GRP1_EnableClock>:
{
 8000c58:	b480      	push	{r7}
 8000c5a:	b085      	sub	sp, #20
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8000c60:	4b08      	ldr	r3, [pc, #32]	; (8000c84 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c62:	695a      	ldr	r2, [r3, #20]
 8000c64:	4907      	ldr	r1, [pc, #28]	; (8000c84 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8000c6c:	4b05      	ldr	r3, [pc, #20]	; (8000c84 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000c6e:	695a      	ldr	r2, [r3, #20]
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	4013      	ands	r3, r2
 8000c74:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c76:	68fb      	ldr	r3, [r7, #12]
}
 8000c78:	bf00      	nop
 8000c7a:	3714      	adds	r7, #20
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c82:	4770      	bx	lr
 8000c84:	40021000 	.word	0x40021000

08000c88 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000c8c:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000c90:	f7ff ffe2 	bl	8000c58 <LL_AHB1_GRP1_EnableClock>

}
 8000c94:	bf00      	nop
 8000c96:	bd80      	pop	{r7, pc}

08000c98 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8000c9c:	4b05      	ldr	r3, [pc, #20]	; (8000cb4 <LL_RCC_HSI_Enable+0x1c>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a04      	ldr	r2, [pc, #16]	; (8000cb4 <LL_RCC_HSI_Enable+0x1c>)
 8000ca2:	f043 0301 	orr.w	r3, r3, #1
 8000ca6:	6013      	str	r3, [r2, #0]
}
 8000ca8:	bf00      	nop
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	40021000 	.word	0x40021000

08000cb8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8000cbc:	4b06      	ldr	r3, [pc, #24]	; (8000cd8 <LL_RCC_HSI_IsReady+0x20>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
 8000cc0:	f003 0302 	and.w	r3, r3, #2
 8000cc4:	2b02      	cmp	r3, #2
 8000cc6:	bf0c      	ite	eq
 8000cc8:	2301      	moveq	r3, #1
 8000cca:	2300      	movne	r3, #0
 8000ccc:	b2db      	uxtb	r3, r3
}
 8000cce:	4618      	mov	r0, r3
 8000cd0:	46bd      	mov	sp, r7
 8000cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd6:	4770      	bx	lr
 8000cd8:	40021000 	.word	0x40021000

08000cdc <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value between Min_Data = 0x00 and Max_Data = 0x1F
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	b083      	sub	sp, #12
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8000ce4:	4b07      	ldr	r3, [pc, #28]	; (8000d04 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	00db      	lsls	r3, r3, #3
 8000cf0:	4904      	ldr	r1, [pc, #16]	; (8000d04 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000cf2:	4313      	orrs	r3, r2
 8000cf4:	600b      	str	r3, [r1, #0]
}
 8000cf6:	bf00      	nop
 8000cf8:	370c      	adds	r7, #12
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d00:	4770      	bx	lr
 8000d02:	bf00      	nop
 8000d04:	40021000 	.word	0x40021000

08000d08 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8000d10:	4b06      	ldr	r3, [pc, #24]	; (8000d2c <LL_RCC_SetSysClkSource+0x24>)
 8000d12:	685b      	ldr	r3, [r3, #4]
 8000d14:	f023 0203 	bic.w	r2, r3, #3
 8000d18:	4904      	ldr	r1, [pc, #16]	; (8000d2c <LL_RCC_SetSysClkSource+0x24>)
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	604b      	str	r3, [r1, #4]
}
 8000d20:	bf00      	nop
 8000d22:	370c      	adds	r7, #12
 8000d24:	46bd      	mov	sp, r7
 8000d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2a:	4770      	bx	lr
 8000d2c:	40021000 	.word	0x40021000

08000d30 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8000d30:	b480      	push	{r7}
 8000d32:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8000d34:	4b04      	ldr	r3, [pc, #16]	; (8000d48 <LL_RCC_GetSysClkSource+0x18>)
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	f003 030c 	and.w	r3, r3, #12
}
 8000d3c:	4618      	mov	r0, r3
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	40021000 	.word	0x40021000

08000d4c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8000d4c:	b480      	push	{r7}
 8000d4e:	b083      	sub	sp, #12
 8000d50:	af00      	add	r7, sp, #0
 8000d52:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8000d54:	4b06      	ldr	r3, [pc, #24]	; (8000d70 <LL_RCC_SetAHBPrescaler+0x24>)
 8000d56:	685b      	ldr	r3, [r3, #4]
 8000d58:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000d5c:	4904      	ldr	r1, [pc, #16]	; (8000d70 <LL_RCC_SetAHBPrescaler+0x24>)
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	604b      	str	r3, [r1, #4]
}
 8000d64:	bf00      	nop
 8000d66:	370c      	adds	r7, #12
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	40021000 	.word	0x40021000

08000d74 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000d74:	b480      	push	{r7}
 8000d76:	b083      	sub	sp, #12
 8000d78:	af00      	add	r7, sp, #0
 8000d7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000d7c:	4b06      	ldr	r3, [pc, #24]	; (8000d98 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000d7e:	685b      	ldr	r3, [r3, #4]
 8000d80:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8000d84:	4904      	ldr	r1, [pc, #16]	; (8000d98 <LL_RCC_SetAPB1Prescaler+0x24>)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	4313      	orrs	r3, r2
 8000d8a:	604b      	str	r3, [r1, #4]
}
 8000d8c:	bf00      	nop
 8000d8e:	370c      	adds	r7, #12
 8000d90:	46bd      	mov	sp, r7
 8000d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d96:	4770      	bx	lr
 8000d98:	40021000 	.word	0x40021000

08000d9c <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b083      	sub	sp, #12
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000da4:	4b06      	ldr	r3, [pc, #24]	; (8000dc0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000da6:	685b      	ldr	r3, [r3, #4]
 8000da8:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8000dac:	4904      	ldr	r1, [pc, #16]	; (8000dc0 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4313      	orrs	r3, r2
 8000db2:	604b      	str	r3, [r1, #4]
}
 8000db4:	bf00      	nop
 8000db6:	370c      	adds	r7, #12
 8000db8:	46bd      	mov	sp, r7
 8000dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbe:	4770      	bx	lr
 8000dc0:	40021000 	.word	0x40021000

08000dc4 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8000dcc:	4b06      	ldr	r3, [pc, #24]	; (8000de8 <LL_FLASH_SetLatency+0x24>)
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f023 0207 	bic.w	r2, r3, #7
 8000dd4:	4904      	ldr	r1, [pc, #16]	; (8000de8 <LL_FLASH_SetLatency+0x24>)
 8000dd6:	687b      	ldr	r3, [r7, #4]
 8000dd8:	4313      	orrs	r3, r2
 8000dda:	600b      	str	r3, [r1, #0]
}
 8000ddc:	bf00      	nop
 8000dde:	370c      	adds	r7, #12
 8000de0:	46bd      	mov	sp, r7
 8000de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de6:	4770      	bx	lr
 8000de8:	40022000 	.word	0x40022000

08000dec <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_0
  *         @arg @ref LL_FLASH_LATENCY_1
  *         @arg @ref LL_FLASH_LATENCY_2
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8000dec:	b480      	push	{r7}
 8000dee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 8000df0:	4b04      	ldr	r3, [pc, #16]	; (8000e04 <LL_FLASH_GetLatency+0x18>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	f003 0307 	and.w	r3, r3, #7
}
 8000df8:	4618      	mov	r0, r3
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop
 8000e04:	40022000 	.word	0x40022000

08000e08 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e08:	b5b0      	push	{r4, r5, r7, lr}
 8000e0a:	f5ad 6d8a 	sub.w	sp, sp, #1104	; 0x450
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e10:	f001 f97a 	bl	8002108 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e14:	f000 f8b2 	bl	8000f7c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e18:	f7ff ff36 	bl	8000c88 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e1c:	f7ff ff06 	bl	8000c2c <MX_DMA_Init>
  MX_TIM2_Init();
 8000e20:	f000 fb38 	bl	8001494 <MX_TIM2_Init>
  MX_TIM3_Init();
 8000e24:	f000 fbac 	bl	8001580 <MX_TIM3_Init>
  MX_USART2_UART_Init();
 8000e28:	f000 ffbc 	bl	8001da4 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t tx_data[1000];
  uint8_t tx_data1[] = "Buffer capacity: ";
 8000e2c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000e30:	4a40      	ldr	r2, [pc, #256]	; (8000f34 <main+0x12c>)
 8000e32:	461c      	mov	r4, r3
 8000e34:	4615      	mov	r5, r2
 8000e36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e3a:	682b      	ldr	r3, [r5, #0]
 8000e3c:	8023      	strh	r3, [r4, #0]
  uint8_t tx_data2[] = " bytes, occupied memory: ";
 8000e3e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000e42:	4a3d      	ldr	r2, [pc, #244]	; (8000f38 <main+0x130>)
 8000e44:	461c      	mov	r4, r3
 8000e46:	4615      	mov	r5, r2
 8000e48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e4c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e50:	c403      	stmia	r4!, {r0, r1}
 8000e52:	8022      	strh	r2, [r4, #0]

  uint8_t tx_data3[] = " bytes, load [in %]: ";
 8000e54:	f107 031c 	add.w	r3, r7, #28
 8000e58:	4a38      	ldr	r2, [pc, #224]	; (8000f3c <main+0x134>)
 8000e5a:	461c      	mov	r4, r3
 8000e5c:	4615      	mov	r5, r2
 8000e5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e62:	e895 0003 	ldmia.w	r5, {r0, r1}
 8000e66:	6020      	str	r0, [r4, #0]
 8000e68:	3404      	adds	r4, #4
 8000e6a:	8021      	strh	r1, [r4, #0]

  uint8_t tx_data4[] = "%\r\n";
 8000e6c:	f107 0318 	add.w	r3, r7, #24
 8000e70:	4a33      	ldr	r2, [pc, #204]	; (8000f40 <main+0x138>)
 8000e72:	601a      	str	r2, [r3, #0]

  char buffer_size_string[4];
  char used_memory_string[10];
  char load_string[3];
  int buffer_size_int = DMA_USART2_BUFFER_SIZE;
 8000e74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000e78:	f8c7 344c 	str.w	r3, [r7, #1100]	; 0x44c
  sprintf(buffer_size_string, "%d", buffer_size_int);
 8000e7c:	f107 0314 	add.w	r3, r7, #20
 8000e80:	f8d7 244c 	ldr.w	r2, [r7, #1100]	; 0x44c
 8000e84:	492f      	ldr	r1, [pc, #188]	; (8000f44 <main+0x13c>)
 8000e86:	4618      	mov	r0, r3
 8000e88:	f003 f9ba 	bl	8004200 <siprintf>


  	  //type your code here:
  USART2_RegisterCallback(proccesDmaData);
 8000e8c:	482e      	ldr	r0, [pc, #184]	; (8000f48 <main+0x140>)
 8000e8e:	f000 ff77 	bl	8001d80 <USART2_RegisterCallback>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000e92:	2100      	movs	r1, #0
 8000e94:	482d      	ldr	r0, [pc, #180]	; (8000f4c <main+0x144>)
 8000e96:	f001 fcd5 	bl	8002844 <HAL_TIM_PWM_Start>
    HAL_TIM_Base_Start_IT(&htim3);
 8000e9a:	482d      	ldr	r0, [pc, #180]	; (8000f50 <main+0x148>)
 8000e9c:	f001 fc3e 	bl	800271c <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */
	#if POLLING
  	//Polling for new data, no interrupts
  		USART2_CheckDmaReception();
 8000ea0:	f001 f878 	bl	8001f94 <USART2_CheckDmaReception>
  		LL_mDelay(10);
 8000ea4:	200a      	movs	r0, #10
 8000ea6:	f003 f919 	bl	80040dc <LL_mDelay>
  		LL_mDelay(1000);
	#endif

	//memset(tx_data,0,1000);

	sprintf(used_memory_string, "%d", occupied_memory);
 8000eaa:	4b2a      	ldr	r3, [pc, #168]	; (8000f54 <main+0x14c>)
 8000eac:	781b      	ldrb	r3, [r3, #0]
 8000eae:	461a      	mov	r2, r3
 8000eb0:	f107 0308 	add.w	r3, r7, #8
 8000eb4:	4923      	ldr	r1, [pc, #140]	; (8000f44 <main+0x13c>)
 8000eb6:	4618      	mov	r0, r3
 8000eb8:	f003 f9a2 	bl	8004200 <siprintf>
	//itoa(occupied_memory, used_memory_string, 10);
	gcvt(load, 4, load_string);
 8000ebc:	4b26      	ldr	r3, [pc, #152]	; (8000f58 <main+0x150>)
 8000ebe:	681b      	ldr	r3, [r3, #0]
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f7ff fb39 	bl	8000538 <__aeabi_f2d>
 8000ec6:	4604      	mov	r4, r0
 8000ec8:	460d      	mov	r5, r1
 8000eca:	1d3b      	adds	r3, r7, #4
 8000ecc:	4619      	mov	r1, r3
 8000ece:	2004      	movs	r0, #4
 8000ed0:	ec45 4b10 	vmov	d0, r4, r5
 8000ed4:	f003 f936 	bl	8004144 <gcvt>

	//strcat(tx_data, tx_data1);

	USART2_PutBuffer(tx_data1, sizeof(tx_data1));
 8000ed8:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000edc:	2112      	movs	r1, #18
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f001 f838 	bl	8001f54 <USART2_PutBuffer>
	USART2_PutBuffer(buffer_size_string, sizeof(buffer_size_string));
 8000ee4:	f107 0314 	add.w	r3, r7, #20
 8000ee8:	2104      	movs	r1, #4
 8000eea:	4618      	mov	r0, r3
 8000eec:	f001 f832 	bl	8001f54 <USART2_PutBuffer>
	USART2_PutBuffer(tx_data2, sizeof(tx_data2));
 8000ef0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000ef4:	211a      	movs	r1, #26
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	f001 f82c 	bl	8001f54 <USART2_PutBuffer>
	USART2_PutBuffer(used_memory_string, sizeof(used_memory_string));
 8000efc:	f107 0308 	add.w	r3, r7, #8
 8000f00:	210a      	movs	r1, #10
 8000f02:	4618      	mov	r0, r3
 8000f04:	f001 f826 	bl	8001f54 <USART2_PutBuffer>
	USART2_PutBuffer(tx_data3, sizeof(tx_data3));
 8000f08:	f107 031c 	add.w	r3, r7, #28
 8000f0c:	2116      	movs	r1, #22
 8000f0e:	4618      	mov	r0, r3
 8000f10:	f001 f820 	bl	8001f54 <USART2_PutBuffer>
	USART2_PutBuffer(load_string, sizeof(load_string));
 8000f14:	1d3b      	adds	r3, r7, #4
 8000f16:	2103      	movs	r1, #3
 8000f18:	4618      	mov	r0, r3
 8000f1a:	f001 f81b 	bl	8001f54 <USART2_PutBuffer>
	USART2_PutBuffer(tx_data4, sizeof(tx_data4));
 8000f1e:	f107 0318 	add.w	r3, r7, #24
 8000f22:	2104      	movs	r1, #4
 8000f24:	4618      	mov	r0, r3
 8000f26:	f001 f815 	bl	8001f54 <USART2_PutBuffer>
	LL_mDelay(200);
 8000f2a:	20c8      	movs	r0, #200	; 0xc8
 8000f2c:	f003 f8d6 	bl	80040dc <LL_mDelay>
  {
 8000f30:	e7b6      	b.n	8000ea0 <main+0x98>
 8000f32:	bf00      	nop
 8000f34:	08005f5c 	.word	0x08005f5c
 8000f38:	08005f70 	.word	0x08005f70
 8000f3c:	08005f8c 	.word	0x08005f8c
 8000f40:	000a0d25 	.word	0x000a0d25
 8000f44:	08005f58 	.word	0x08005f58
 8000f48:	08000fed 	.word	0x08000fed
 8000f4c:	20000100 	.word	0x20000100
 8000f50:	200000c0 	.word	0x200000c0
 8000f54:	200000b8 	.word	0x200000b8
 8000f58:	200000bc 	.word	0x200000bc

08000f5c <setDutyCycle>:
  }
  /* USER CODE END 3 */
}


void setDutyCycle(uint8_t D){
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	71fb      	strb	r3, [r7, #7]
    TIM2->CCR1 = D;
 8000f66:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	6353      	str	r3, [r2, #52]	; 0x34
}
 8000f6e:	bf00      	nop
 8000f70:	370c      	adds	r7, #12
 8000f72:	46bd      	mov	sp, r7
 8000f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f78:	4770      	bx	lr
	...

08000f7c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f7c:	b580      	push	{r7, lr}
 8000f7e:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_0);
 8000f80:	2000      	movs	r0, #0
 8000f82:	f7ff ff1f 	bl	8000dc4 <LL_FLASH_SetLatency>

  if(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_0)
 8000f86:	f7ff ff31 	bl	8000dec <LL_FLASH_GetLatency>
 8000f8a:	4603      	mov	r3, r0
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d001      	beq.n	8000f94 <SystemClock_Config+0x18>
  {
  Error_Handler();  
 8000f90:	f000 f8a4 	bl	80010dc <Error_Handler>
  }
  LL_RCC_HSI_Enable();
 8000f94:	f7ff fe80 	bl	8000c98 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 8000f98:	bf00      	nop
 8000f9a:	f7ff fe8d 	bl	8000cb8 <LL_RCC_HSI_IsReady>
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b01      	cmp	r3, #1
 8000fa2:	d1fa      	bne.n	8000f9a <SystemClock_Config+0x1e>
  {
    
  }
  LL_RCC_HSI_SetCalibTrimming(16);
 8000fa4:	2010      	movs	r0, #16
 8000fa6:	f7ff fe99 	bl	8000cdc <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8000faa:	2000      	movs	r0, #0
 8000fac:	f7ff fece 	bl	8000d4c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000fb0:	2000      	movs	r0, #0
 8000fb2:	f7ff fedf 	bl	8000d74 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB1_DIV_1);
 8000fb6:	2000      	movs	r0, #0
 8000fb8:	f7ff fef0 	bl	8000d9c <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_HSI);
 8000fbc:	2000      	movs	r0, #0
 8000fbe:	f7ff fea3 	bl	8000d08 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_HSI)
 8000fc2:	bf00      	nop
 8000fc4:	f7ff feb4 	bl	8000d30 <LL_RCC_GetSysClkSource>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d1fa      	bne.n	8000fc4 <SystemClock_Config+0x48>
  {
  
  }
  LL_SetSystemCoreClock(8000000);
 8000fce:	4806      	ldr	r0, [pc, #24]	; (8000fe8 <SystemClock_Config+0x6c>)
 8000fd0:	f003 f8a8 	bl	8004124 <LL_SetSystemCoreClock>

   /* Update the time base */
  if (HAL_InitTick (TICK_INT_PRIORITY) != HAL_OK)
 8000fd4:	2000      	movs	r0, #0
 8000fd6:	f001 f8ad 	bl	8002134 <HAL_InitTick>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <SystemClock_Config+0x68>
  {
    Error_Handler();  
 8000fe0:	f000 f87c 	bl	80010dc <Error_Handler>
  };
}
 8000fe4:	bf00      	nop
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	007a1200 	.word	0x007a1200

08000fec <proccesDmaData>:

/* USER CODE BEGIN 4 */
void proccesDmaData(const uint8_t* data, uint16_t len)
{
 8000fec:	b480      	push	{r7}
 8000fee:	b085      	sub	sp, #20
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
 8000ff4:	460b      	mov	r3, r1
 8000ff6:	807b      	strh	r3, [r7, #2]
	/* Process received data */

		// type your algorithm here:

	for(uint8_t i = 0; i < len; i++)
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	73fb      	strb	r3, [r7, #15]
 8000ffc:	e05a      	b.n	80010b4 <proccesDmaData+0xc8>
	{
		if(*(data+i) == '#')
 8000ffe:	7bfb      	ldrb	r3, [r7, #15]
 8001000:	687a      	ldr	r2, [r7, #4]
 8001002:	4413      	add	r3, r2
 8001004:	781b      	ldrb	r3, [r3, #0]
 8001006:	2b23      	cmp	r3, #35	; 0x23
 8001008:	d103      	bne.n	8001012 <proccesDmaData+0x26>
		{
			start = 1;
 800100a:	4b30      	ldr	r3, [pc, #192]	; (80010cc <proccesDmaData+0xe0>)
 800100c:	2201      	movs	r2, #1
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	e011      	b.n	8001036 <proccesDmaData+0x4a>
		}
		else if(*(data+i) == '$')
 8001012:	7bfb      	ldrb	r3, [r7, #15]
 8001014:	687a      	ldr	r2, [r7, #4]
 8001016:	4413      	add	r3, r2
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	2b24      	cmp	r3, #36	; 0x24
 800101c:	d10b      	bne.n	8001036 <proccesDmaData+0x4a>
		{
			start = 0;
 800101e:	4b2b      	ldr	r3, [pc, #172]	; (80010cc <proccesDmaData+0xe0>)
 8001020:	2200      	movs	r2, #0
 8001022:	601a      	str	r2, [r3, #0]
			count = 0;
 8001024:	4b2a      	ldr	r3, [pc, #168]	; (80010d0 <proccesDmaData+0xe4>)
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
			lowL = 0;
 800102a:	4b2a      	ldr	r3, [pc, #168]	; (80010d4 <proccesDmaData+0xe8>)
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
		    capL = 0;
 8001030:	4b29      	ldr	r3, [pc, #164]	; (80010d8 <proccesDmaData+0xec>)
 8001032:	2200      	movs	r2, #0
 8001034:	601a      	str	r2, [r3, #0]
		}

		if(start == 1)
 8001036:	4b25      	ldr	r3, [pc, #148]	; (80010cc <proccesDmaData+0xe0>)
 8001038:	681b      	ldr	r3, [r3, #0]
 800103a:	2b01      	cmp	r3, #1
 800103c:	d137      	bne.n	80010ae <proccesDmaData+0xc2>
		{
			count++;
 800103e:	4b24      	ldr	r3, [pc, #144]	; (80010d0 <proccesDmaData+0xe4>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	3301      	adds	r3, #1
 8001044:	4a22      	ldr	r2, [pc, #136]	; (80010d0 <proccesDmaData+0xe4>)
 8001046:	6013      	str	r3, [r2, #0]
			if(count >= 34)
 8001048:	4b21      	ldr	r3, [pc, #132]	; (80010d0 <proccesDmaData+0xe4>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2b21      	cmp	r3, #33	; 0x21
 800104e:	dd0c      	ble.n	800106a <proccesDmaData+0x7e>
			{
				start = 0;
 8001050:	4b1e      	ldr	r3, [pc, #120]	; (80010cc <proccesDmaData+0xe0>)
 8001052:	2200      	movs	r2, #0
 8001054:	601a      	str	r2, [r3, #0]
				count = 0;
 8001056:	4b1e      	ldr	r3, [pc, #120]	; (80010d0 <proccesDmaData+0xe4>)
 8001058:	2200      	movs	r2, #0
 800105a:	601a      	str	r2, [r3, #0]
				lowL = 0;
 800105c:	4b1d      	ldr	r3, [pc, #116]	; (80010d4 <proccesDmaData+0xe8>)
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
				capL = 0;
 8001062:	4b1d      	ldr	r3, [pc, #116]	; (80010d8 <proccesDmaData+0xec>)
 8001064:	2200      	movs	r2, #0
 8001066:	601a      	str	r2, [r3, #0]
 8001068:	e021      	b.n	80010ae <proccesDmaData+0xc2>
			}
			else
			{
				if(*(data+i) > 96 && *(data+i) < 123)
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	687a      	ldr	r2, [r7, #4]
 800106e:	4413      	add	r3, r2
 8001070:	781b      	ldrb	r3, [r3, #0]
 8001072:	2b60      	cmp	r3, #96	; 0x60
 8001074:	d90a      	bls.n	800108c <proccesDmaData+0xa0>
 8001076:	7bfb      	ldrb	r3, [r7, #15]
 8001078:	687a      	ldr	r2, [r7, #4]
 800107a:	4413      	add	r3, r2
 800107c:	781b      	ldrb	r3, [r3, #0]
 800107e:	2b7a      	cmp	r3, #122	; 0x7a
 8001080:	d804      	bhi.n	800108c <proccesDmaData+0xa0>
				{
					lowL++;
 8001082:	4b14      	ldr	r3, [pc, #80]	; (80010d4 <proccesDmaData+0xe8>)
 8001084:	681b      	ldr	r3, [r3, #0]
 8001086:	3301      	adds	r3, #1
 8001088:	4a12      	ldr	r2, [pc, #72]	; (80010d4 <proccesDmaData+0xe8>)
 800108a:	6013      	str	r3, [r2, #0]
				}
				if(*(data+i) > 64 && *(data+i) < 91)
 800108c:	7bfb      	ldrb	r3, [r7, #15]
 800108e:	687a      	ldr	r2, [r7, #4]
 8001090:	4413      	add	r3, r2
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	2b40      	cmp	r3, #64	; 0x40
 8001096:	d90a      	bls.n	80010ae <proccesDmaData+0xc2>
 8001098:	7bfb      	ldrb	r3, [r7, #15]
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	4413      	add	r3, r2
 800109e:	781b      	ldrb	r3, [r3, #0]
 80010a0:	2b5a      	cmp	r3, #90	; 0x5a
 80010a2:	d804      	bhi.n	80010ae <proccesDmaData+0xc2>
				{
					capL++;
 80010a4:	4b0c      	ldr	r3, [pc, #48]	; (80010d8 <proccesDmaData+0xec>)
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	3301      	adds	r3, #1
 80010aa:	4a0b      	ldr	r2, [pc, #44]	; (80010d8 <proccesDmaData+0xec>)
 80010ac:	6013      	str	r3, [r2, #0]
	for(uint8_t i = 0; i < len; i++)
 80010ae:	7bfb      	ldrb	r3, [r7, #15]
 80010b0:	3301      	adds	r3, #1
 80010b2:	73fb      	strb	r3, [r7, #15]
 80010b4:	7bfb      	ldrb	r3, [r7, #15]
 80010b6:	b29b      	uxth	r3, r3
 80010b8:	887a      	ldrh	r2, [r7, #2]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d89f      	bhi.n	8000ffe <proccesDmaData+0x12>

		}


	}
}
 80010be:	bf00      	nop
 80010c0:	3714      	adds	r7, #20
 80010c2:	46bd      	mov	sp, r7
 80010c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c8:	4770      	bx	lr
 80010ca:	bf00      	nop
 80010cc:	2000008c 	.word	0x2000008c
 80010d0:	20000090 	.word	0x20000090
 80010d4:	20000098 	.word	0x20000098
 80010d8:	20000094 	.word	0x20000094

080010dc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80010e0:	bf00      	nop
 80010e2:	46bd      	mov	sp, r7
 80010e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e8:	4770      	bx	lr
	...

080010ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b083      	sub	sp, #12
 80010f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010f2:	4b0f      	ldr	r3, [pc, #60]	; (8001130 <HAL_MspInit+0x44>)
 80010f4:	699b      	ldr	r3, [r3, #24]
 80010f6:	4a0e      	ldr	r2, [pc, #56]	; (8001130 <HAL_MspInit+0x44>)
 80010f8:	f043 0301 	orr.w	r3, r3, #1
 80010fc:	6193      	str	r3, [r2, #24]
 80010fe:	4b0c      	ldr	r3, [pc, #48]	; (8001130 <HAL_MspInit+0x44>)
 8001100:	699b      	ldr	r3, [r3, #24]
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800110a:	4b09      	ldr	r3, [pc, #36]	; (8001130 <HAL_MspInit+0x44>)
 800110c:	69db      	ldr	r3, [r3, #28]
 800110e:	4a08      	ldr	r2, [pc, #32]	; (8001130 <HAL_MspInit+0x44>)
 8001110:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001114:	61d3      	str	r3, [r2, #28]
 8001116:	4b06      	ldr	r3, [pc, #24]	; (8001130 <HAL_MspInit+0x44>)
 8001118:	69db      	ldr	r3, [r3, #28]
 800111a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800111e:	603b      	str	r3, [r7, #0]
 8001120:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001122:	bf00      	nop
 8001124:	370c      	adds	r7, #12
 8001126:	46bd      	mov	sp, r7
 8001128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop
 8001130:	40021000 	.word	0x40021000

08001134 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
 800113c:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800113e:	683b      	ldr	r3, [r7, #0]
 8001140:	3b01      	subs	r3, #1
 8001142:	4a0b      	ldr	r2, [pc, #44]	; (8001170 <LL_DMA_DisableChannel+0x3c>)
 8001144:	5cd3      	ldrb	r3, [r2, r3]
 8001146:	461a      	mov	r2, r3
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	4413      	add	r3, r2
 800114c:	681b      	ldr	r3, [r3, #0]
 800114e:	683a      	ldr	r2, [r7, #0]
 8001150:	3a01      	subs	r2, #1
 8001152:	4907      	ldr	r1, [pc, #28]	; (8001170 <LL_DMA_DisableChannel+0x3c>)
 8001154:	5c8a      	ldrb	r2, [r1, r2]
 8001156:	4611      	mov	r1, r2
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	440a      	add	r2, r1
 800115c:	f023 0301 	bic.w	r3, r3, #1
 8001160:	6013      	str	r3, [r2, #0]
}
 8001162:	bf00      	nop
 8001164:	370c      	adds	r7, #12
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	08005fa4 	.word	0x08005fa4

08001174 <LL_DMA_IsActiveFlag_TC6>:
  * @rmtoll ISR          TCIF6         LL_DMA_IsActiveFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC6(DMA_TypeDef *DMAx)
{
 8001174:	b480      	push	{r7}
 8001176:	b083      	sub	sp, #12
 8001178:	af00      	add	r7, sp, #0
 800117a:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF6) == (DMA_ISR_TCIF6));
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001184:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001188:	bf0c      	ite	eq
 800118a:	2301      	moveq	r3, #1
 800118c:	2300      	movne	r3, #0
 800118e:	b2db      	uxtb	r3, r3
}
 8001190:	4618      	mov	r0, r3
 8001192:	370c      	adds	r7, #12
 8001194:	46bd      	mov	sp, r7
 8001196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800119a:	4770      	bx	lr

0800119c <LL_DMA_IsActiveFlag_TC7>:
  * @rmtoll ISR          TCIF7         LL_DMA_IsActiveFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_TC7(DMA_TypeDef *DMAx)
{
 800119c:	b480      	push	{r7}
 800119e:	b083      	sub	sp, #12
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_TCIF7) == (DMA_ISR_TCIF7));
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011ac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 80011b0:	bf0c      	ite	eq
 80011b2:	2301      	moveq	r3, #1
 80011b4:	2300      	movne	r3, #0
 80011b6:	b2db      	uxtb	r3, r3
}
 80011b8:	4618      	mov	r0, r3
 80011ba:	370c      	adds	r7, #12
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr

080011c4 <LL_DMA_IsActiveFlag_HT6>:
  * @rmtoll ISR          HTIF6         LL_DMA_IsActiveFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_DMA_IsActiveFlag_HT6(DMA_TypeDef *DMAx)
{
 80011c4:	b480      	push	{r7}
 80011c6:	b083      	sub	sp, #12
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  return (READ_BIT(DMAx->ISR, DMA_ISR_HTIF6) == (DMA_ISR_HTIF6));
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80011d4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80011d8:	bf0c      	ite	eq
 80011da:	2301      	moveq	r3, #1
 80011dc:	2300      	movne	r3, #0
 80011de:	b2db      	uxtb	r3, r3
}
 80011e0:	4618      	mov	r0, r3
 80011e2:	370c      	adds	r7, #12
 80011e4:	46bd      	mov	sp, r7
 80011e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ea:	4770      	bx	lr

080011ec <LL_DMA_ClearFlag_TC6>:
  * @rmtoll IFCR         CTCIF6        LL_DMA_ClearFlag_TC6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC6(DMA_TypeDef *DMAx)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF6);
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80011fa:	605a      	str	r2, [r3, #4]
}
 80011fc:	bf00      	nop
 80011fe:	370c      	adds	r7, #12
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr

08001208 <LL_DMA_ClearFlag_TC7>:
  * @rmtoll IFCR         CTCIF7        LL_DMA_ClearFlag_TC7
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_TC7(DMA_TypeDef *DMAx)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CTCIF7);
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001216:	605a      	str	r2, [r3, #4]
}
 8001218:	bf00      	nop
 800121a:	370c      	adds	r7, #12
 800121c:	46bd      	mov	sp, r7
 800121e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001222:	4770      	bx	lr

08001224 <LL_DMA_ClearFlag_HT6>:
  * @rmtoll IFCR         CHTIF6        LL_DMA_ClearFlag_HT6
  * @param  DMAx DMAx Instance
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ClearFlag_HT6(DMA_TypeDef *DMAx)
{
 8001224:	b480      	push	{r7}
 8001226:	b083      	sub	sp, #12
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CHTIF6);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001232:	605a      	str	r2, [r3, #4]
}
 8001234:	bf00      	nop
 8001236:	370c      	adds	r7, #12
 8001238:	46bd      	mov	sp, r7
 800123a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123e:	4770      	bx	lr

08001240 <LL_USART_IsActiveFlag_IDLE>:
  * @rmtoll ISR          IDLE          LL_USART_IsActiveFlag_IDLE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_IDLE(USART_TypeDef *USARTx)
{
 8001240:	b480      	push	{r7}
 8001242:	b083      	sub	sp, #12
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_IDLE) == (USART_ISR_IDLE)) ? 1UL : 0UL);
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	69db      	ldr	r3, [r3, #28]
 800124c:	f003 0310 	and.w	r3, r3, #16
 8001250:	2b10      	cmp	r3, #16
 8001252:	d101      	bne.n	8001258 <LL_USART_IsActiveFlag_IDLE+0x18>
 8001254:	2301      	movs	r3, #1
 8001256:	e000      	b.n	800125a <LL_USART_IsActiveFlag_IDLE+0x1a>
 8001258:	2300      	movs	r3, #0
}
 800125a:	4618      	mov	r0, r3
 800125c:	370c      	adds	r7, #12
 800125e:	46bd      	mov	sp, r7
 8001260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001264:	4770      	bx	lr

08001266 <LL_USART_IsActiveFlag_TC>:
  * @rmtoll ISR          TC            LL_USART_IsActiveFlag_TC
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TC(USART_TypeDef *USARTx)
{
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TC) == (USART_ISR_TC)) ? 1UL : 0UL);
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	69db      	ldr	r3, [r3, #28]
 8001272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001276:	2b40      	cmp	r3, #64	; 0x40
 8001278:	d101      	bne.n	800127e <LL_USART_IsActiveFlag_TC+0x18>
 800127a:	2301      	movs	r3, #1
 800127c:	e000      	b.n	8001280 <LL_USART_IsActiveFlag_TC+0x1a>
 800127e:	2300      	movs	r3, #0
}
 8001280:	4618      	mov	r0, r3
 8001282:	370c      	adds	r7, #12
 8001284:	46bd      	mov	sp, r7
 8001286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800128a:	4770      	bx	lr

0800128c <LL_USART_ClearFlag_IDLE>:
  * @rmtoll ICR          IDLECF        LL_USART_ClearFlag_IDLE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_IDLE(USART_TypeDef *USARTx)
{
 800128c:	b480      	push	{r7}
 800128e:	b083      	sub	sp, #12
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_IDLECF);
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2210      	movs	r2, #16
 8001298:	621a      	str	r2, [r3, #32]
}
 800129a:	bf00      	nop
 800129c:	370c      	adds	r7, #12
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80012a6:	b480      	push	{r7}
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012b8:	e7fe      	b.n	80012b8 <HardFault_Handler+0x4>

080012ba <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80012ba:	b480      	push	{r7}
 80012bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80012be:	e7fe      	b.n	80012be <MemManage_Handler+0x4>

080012c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80012c0:	b480      	push	{r7}
 80012c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012c4:	e7fe      	b.n	80012c4 <BusFault_Handler+0x4>

080012c6 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012ca:	e7fe      	b.n	80012ca <UsageFault_Handler+0x4>

080012cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012d0:	bf00      	nop
 80012d2:	46bd      	mov	sp, r7
 80012d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d8:	4770      	bx	lr

080012da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012da:	b480      	push	{r7}
 80012dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012de:	bf00      	nop
 80012e0:	46bd      	mov	sp, r7
 80012e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e6:	4770      	bx	lr

080012e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012e8:	b480      	push	{r7}
 80012ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ec:	bf00      	nop
 80012ee:	46bd      	mov	sp, r7
 80012f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f4:	4770      	bx	lr

080012f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012f6:	b580      	push	{r7, lr}
 80012f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012fa:	f000 ff4b 	bl	8002194 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012fe:	bf00      	nop
 8001300:	bd80      	pop	{r7, pc}
	...

08001304 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	af00      	add	r7, sp, #0

	if(LL_DMA_IsActiveFlag_TC6(DMA1) == SET)
 8001308:	480c      	ldr	r0, [pc, #48]	; (800133c <DMA1_Channel6_IRQHandler+0x38>)
 800130a:	f7ff ff33 	bl	8001174 <LL_DMA_IsActiveFlag_TC6>
 800130e:	4603      	mov	r3, r0
 8001310:	2b01      	cmp	r3, #1
 8001312:	d105      	bne.n	8001320 <DMA1_Channel6_IRQHandler+0x1c>
	{
		USART2_CheckDmaReception();
 8001314:	f000 fe3e 	bl	8001f94 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_TC6(DMA1);
 8001318:	4808      	ldr	r0, [pc, #32]	; (800133c <DMA1_Channel6_IRQHandler+0x38>)
 800131a:	f7ff ff67 	bl	80011ec <LL_DMA_ClearFlag_TC6>
  /* USER CODE END DMA1_Channel6_IRQn 0 */
  
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 800131e:	e00a      	b.n	8001336 <DMA1_Channel6_IRQHandler+0x32>
	else if(LL_DMA_IsActiveFlag_HT6(DMA1) == SET)
 8001320:	4806      	ldr	r0, [pc, #24]	; (800133c <DMA1_Channel6_IRQHandler+0x38>)
 8001322:	f7ff ff4f 	bl	80011c4 <LL_DMA_IsActiveFlag_HT6>
 8001326:	4603      	mov	r3, r0
 8001328:	2b01      	cmp	r3, #1
 800132a:	d104      	bne.n	8001336 <DMA1_Channel6_IRQHandler+0x32>
		USART2_CheckDmaReception();
 800132c:	f000 fe32 	bl	8001f94 <USART2_CheckDmaReception>
		LL_DMA_ClearFlag_HT6(DMA1);
 8001330:	4802      	ldr	r0, [pc, #8]	; (800133c <DMA1_Channel6_IRQHandler+0x38>)
 8001332:	f7ff ff77 	bl	8001224 <LL_DMA_ClearFlag_HT6>
}
 8001336:	bf00      	nop
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	40020000 	.word	0x40020000

08001340 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0
	if(LL_DMA_IsActiveFlag_TC7(DMA1) == SET)
 8001344:	480a      	ldr	r0, [pc, #40]	; (8001370 <DMA1_Channel7_IRQHandler+0x30>)
 8001346:	f7ff ff29 	bl	800119c <LL_DMA_IsActiveFlag_TC7>
 800134a:	4603      	mov	r3, r0
 800134c:	2b01      	cmp	r3, #1
 800134e:	d10d      	bne.n	800136c <DMA1_Channel7_IRQHandler+0x2c>
		{
			LL_DMA_ClearFlag_TC7(DMA1);
 8001350:	4807      	ldr	r0, [pc, #28]	; (8001370 <DMA1_Channel7_IRQHandler+0x30>)
 8001352:	f7ff ff59 	bl	8001208 <LL_DMA_ClearFlag_TC7>

			while(LL_USART_IsActiveFlag_TC(USART2) == RESET);
 8001356:	bf00      	nop
 8001358:	4806      	ldr	r0, [pc, #24]	; (8001374 <DMA1_Channel7_IRQHandler+0x34>)
 800135a:	f7ff ff84 	bl	8001266 <LL_USART_IsActiveFlag_TC>
 800135e:	4603      	mov	r3, r0
 8001360:	2b00      	cmp	r3, #0
 8001362:	d0f9      	beq.n	8001358 <DMA1_Channel7_IRQHandler+0x18>
			LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_7);
 8001364:	2107      	movs	r1, #7
 8001366:	4802      	ldr	r0, [pc, #8]	; (8001370 <DMA1_Channel7_IRQHandler+0x30>)
 8001368:	f7ff fee4 	bl	8001134 <LL_DMA_DisableChannel>
  /* USER CODE END DMA1_Channel7_IRQn 0 */
  
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 800136c:	bf00      	nop
 800136e:	bd80      	pop	{r7, pc}
 8001370:	40020000 	.word	0x40020000
 8001374:	40004400 	.word	0x40004400

08001378 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
	if(!je_zapnuta){
 800137c:	4b18      	ldr	r3, [pc, #96]	; (80013e0 <TIM3_IRQHandler+0x68>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	2b00      	cmp	r3, #0
 8001382:	d111      	bne.n	80013a8 <TIM3_IRQHandler+0x30>
	            hodnota++;
 8001384:	4b17      	ldr	r3, [pc, #92]	; (80013e4 <TIM3_IRQHandler+0x6c>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	3301      	adds	r3, #1
 800138a:	b2da      	uxtb	r2, r3
 800138c:	4b15      	ldr	r3, [pc, #84]	; (80013e4 <TIM3_IRQHandler+0x6c>)
 800138e:	701a      	strb	r2, [r3, #0]
	            setDutyCycle(hodnota);
 8001390:	4b14      	ldr	r3, [pc, #80]	; (80013e4 <TIM3_IRQHandler+0x6c>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	4618      	mov	r0, r3
 8001396:	f7ff fde1 	bl	8000f5c <setDutyCycle>
	            if(hodnota >= 100){
 800139a:	4b12      	ldr	r3, [pc, #72]	; (80013e4 <TIM3_IRQHandler+0x6c>)
 800139c:	781b      	ldrb	r3, [r3, #0]
 800139e:	2b63      	cmp	r3, #99	; 0x63
 80013a0:	d902      	bls.n	80013a8 <TIM3_IRQHandler+0x30>
	                je_zapnuta = 1;
 80013a2:	4b0f      	ldr	r3, [pc, #60]	; (80013e0 <TIM3_IRQHandler+0x68>)
 80013a4:	2201      	movs	r2, #1
 80013a6:	601a      	str	r2, [r3, #0]
	            }
	        }
	        if(je_zapnuta){
 80013a8:	4b0d      	ldr	r3, [pc, #52]	; (80013e0 <TIM3_IRQHandler+0x68>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d011      	beq.n	80013d4 <TIM3_IRQHandler+0x5c>
	            hodnota--;
 80013b0:	4b0c      	ldr	r3, [pc, #48]	; (80013e4 <TIM3_IRQHandler+0x6c>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	3b01      	subs	r3, #1
 80013b6:	b2da      	uxtb	r2, r3
 80013b8:	4b0a      	ldr	r3, [pc, #40]	; (80013e4 <TIM3_IRQHandler+0x6c>)
 80013ba:	701a      	strb	r2, [r3, #0]
	            setDutyCycle(hodnota);
 80013bc:	4b09      	ldr	r3, [pc, #36]	; (80013e4 <TIM3_IRQHandler+0x6c>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	4618      	mov	r0, r3
 80013c2:	f7ff fdcb 	bl	8000f5c <setDutyCycle>
	            if(hodnota <= 0){
 80013c6:	4b07      	ldr	r3, [pc, #28]	; (80013e4 <TIM3_IRQHandler+0x6c>)
 80013c8:	781b      	ldrb	r3, [r3, #0]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d102      	bne.n	80013d4 <TIM3_IRQHandler+0x5c>
	                je_zapnuta = 0;
 80013ce:	4b04      	ldr	r3, [pc, #16]	; (80013e0 <TIM3_IRQHandler+0x68>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	601a      	str	r2, [r3, #0]
	            }
	        }
  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80013d4:	4804      	ldr	r0, [pc, #16]	; (80013e8 <TIM3_IRQHandler+0x70>)
 80013d6:	f001 fa87 	bl	80028e8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80013da:	bf00      	nop
 80013dc:	bd80      	pop	{r7, pc}
 80013de:	bf00      	nop
 80013e0:	2000009c 	.word	0x2000009c
 80013e4:	200000a0 	.word	0x200000a0
 80013e8:	200000c0 	.word	0x200000c0

080013ec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXT line 26.
  */
void USART2_IRQHandler(void)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	if(LL_USART_IsActiveFlag_IDLE(USART2))
 80013f0:	4806      	ldr	r0, [pc, #24]	; (800140c <USART2_IRQHandler+0x20>)
 80013f2:	f7ff ff25 	bl	8001240 <LL_USART_IsActiveFlag_IDLE>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d004      	beq.n	8001406 <USART2_IRQHandler+0x1a>
	{
		USART2_CheckDmaReception();
 80013fc:	f000 fdca 	bl	8001f94 <USART2_CheckDmaReception>
		LL_USART_ClearFlag_IDLE(USART2);
 8001400:	4802      	ldr	r0, [pc, #8]	; (800140c <USART2_IRQHandler+0x20>)
 8001402:	f7ff ff43 	bl	800128c <LL_USART_ClearFlag_IDLE>
	}
  /* USER CODE END USART2_IRQn 0 */
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001406:	bf00      	nop
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	40004400 	.word	0x40004400

08001410 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001410:	b580      	push	{r7, lr}
 8001412:	b084      	sub	sp, #16
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001418:	4b11      	ldr	r3, [pc, #68]	; (8001460 <_sbrk+0x50>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	2b00      	cmp	r3, #0
 800141e:	d102      	bne.n	8001426 <_sbrk+0x16>
		heap_end = &end;
 8001420:	4b0f      	ldr	r3, [pc, #60]	; (8001460 <_sbrk+0x50>)
 8001422:	4a10      	ldr	r2, [pc, #64]	; (8001464 <_sbrk+0x54>)
 8001424:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001426:	4b0e      	ldr	r3, [pc, #56]	; (8001460 <_sbrk+0x50>)
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800142c:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <_sbrk+0x50>)
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	4413      	add	r3, r2
 8001434:	466a      	mov	r2, sp
 8001436:	4293      	cmp	r3, r2
 8001438:	d907      	bls.n	800144a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800143a:	f002 feaf 	bl	800419c <__errno>
 800143e:	4602      	mov	r2, r0
 8001440:	230c      	movs	r3, #12
 8001442:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8001444:	f04f 33ff 	mov.w	r3, #4294967295
 8001448:	e006      	b.n	8001458 <_sbrk+0x48>
	}

	heap_end += incr;
 800144a:	4b05      	ldr	r3, [pc, #20]	; (8001460 <_sbrk+0x50>)
 800144c:	681a      	ldr	r2, [r3, #0]
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4413      	add	r3, r2
 8001452:	4a03      	ldr	r2, [pc, #12]	; (8001460 <_sbrk+0x50>)
 8001454:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001456:	68fb      	ldr	r3, [r7, #12]
}
 8001458:	4618      	mov	r0, r3
 800145a:	3710      	adds	r7, #16
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	200000a4 	.word	0x200000a4
 8001464:	20000248 	.word	0x20000248

08001468 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001468:	b480      	push	{r7}
 800146a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800146c:	4b08      	ldr	r3, [pc, #32]	; (8001490 <SystemInit+0x28>)
 800146e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001472:	4a07      	ldr	r2, [pc, #28]	; (8001490 <SystemInit+0x28>)
 8001474:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001478:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800147c:	4b04      	ldr	r3, [pc, #16]	; (8001490 <SystemInit+0x28>)
 800147e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001482:	609a      	str	r2, [r3, #8]
#endif
}
 8001484:	bf00      	nop
 8001486:	46bd      	mov	sp, r7
 8001488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop
 8001490:	e000ed00 	.word	0xe000ed00

08001494 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b08e      	sub	sp, #56	; 0x38
 8001498:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800149a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
 80014a6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014a8:	f107 031c 	add.w	r3, r7, #28
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014b4:	463b      	mov	r3, r7
 80014b6:	2200      	movs	r2, #0
 80014b8:	601a      	str	r2, [r3, #0]
 80014ba:	605a      	str	r2, [r3, #4]
 80014bc:	609a      	str	r2, [r3, #8]
 80014be:	60da      	str	r2, [r3, #12]
 80014c0:	611a      	str	r2, [r3, #16]
 80014c2:	615a      	str	r2, [r3, #20]
 80014c4:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 80014c6:	4b2d      	ldr	r3, [pc, #180]	; (800157c <MX_TIM2_Init+0xe8>)
 80014c8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80014cc:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 80014ce:	4b2b      	ldr	r3, [pc, #172]	; (800157c <MX_TIM2_Init+0xe8>)
 80014d0:	f240 321f 	movw	r2, #799	; 0x31f
 80014d4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014d6:	4b29      	ldr	r3, [pc, #164]	; (800157c <MX_TIM2_Init+0xe8>)
 80014d8:	2200      	movs	r2, #0
 80014da:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 80014dc:	4b27      	ldr	r3, [pc, #156]	; (800157c <MX_TIM2_Init+0xe8>)
 80014de:	2263      	movs	r2, #99	; 0x63
 80014e0:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014e2:	4b26      	ldr	r3, [pc, #152]	; (800157c <MX_TIM2_Init+0xe8>)
 80014e4:	2200      	movs	r2, #0
 80014e6:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014e8:	4b24      	ldr	r3, [pc, #144]	; (800157c <MX_TIM2_Init+0xe8>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80014ee:	4823      	ldr	r0, [pc, #140]	; (800157c <MX_TIM2_Init+0xe8>)
 80014f0:	f001 f8e8 	bl	80026c4 <HAL_TIM_Base_Init>
 80014f4:	4603      	mov	r3, r0
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d001      	beq.n	80014fe <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80014fa:	f7ff fdef 	bl	80010dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80014fe:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001502:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001504:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001508:	4619      	mov	r1, r3
 800150a:	481c      	ldr	r0, [pc, #112]	; (800157c <MX_TIM2_Init+0xe8>)
 800150c:	f001 fca2 	bl	8002e54 <HAL_TIM_ConfigClockSource>
 8001510:	4603      	mov	r3, r0
 8001512:	2b00      	cmp	r3, #0
 8001514:	d001      	beq.n	800151a <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001516:	f7ff fde1 	bl	80010dc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800151a:	4818      	ldr	r0, [pc, #96]	; (800157c <MX_TIM2_Init+0xe8>)
 800151c:	f001 f95d 	bl	80027da <HAL_TIM_PWM_Init>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001526:	f7ff fdd9 	bl	80010dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152a:	2300      	movs	r3, #0
 800152c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800152e:	2300      	movs	r3, #0
 8001530:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001532:	f107 031c 	add.w	r3, r7, #28
 8001536:	4619      	mov	r1, r3
 8001538:	4810      	ldr	r0, [pc, #64]	; (800157c <MX_TIM2_Init+0xe8>)
 800153a:	f002 f955 	bl	80037e8 <HAL_TIMEx_MasterConfigSynchronization>
 800153e:	4603      	mov	r3, r0
 8001540:	2b00      	cmp	r3, #0
 8001542:	d001      	beq.n	8001548 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001544:	f7ff fdca 	bl	80010dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001548:	2360      	movs	r3, #96	; 0x60
 800154a:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800154c:	2300      	movs	r3, #0
 800154e:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001550:	2300      	movs	r3, #0
 8001552:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001554:	2300      	movs	r3, #0
 8001556:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001558:	463b      	mov	r3, r7
 800155a:	2200      	movs	r2, #0
 800155c:	4619      	mov	r1, r3
 800155e:	4807      	ldr	r0, [pc, #28]	; (800157c <MX_TIM2_Init+0xe8>)
 8001560:	f001 fb60 	bl	8002c24 <HAL_TIM_PWM_ConfigChannel>
 8001564:	4603      	mov	r3, r0
 8001566:	2b00      	cmp	r3, #0
 8001568:	d001      	beq.n	800156e <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800156a:	f7ff fdb7 	bl	80010dc <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 800156e:	4803      	ldr	r0, [pc, #12]	; (800157c <MX_TIM2_Init+0xe8>)
 8001570:	f000 f8b2 	bl	80016d8 <HAL_TIM_MspPostInit>

}
 8001574:	bf00      	nop
 8001576:	3738      	adds	r7, #56	; 0x38
 8001578:	46bd      	mov	sp, r7
 800157a:	bd80      	pop	{r7, pc}
 800157c:	20000100 	.word	0x20000100

08001580 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b08e      	sub	sp, #56	; 0x38
 8001584:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001586:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800158a:	2200      	movs	r2, #0
 800158c:	601a      	str	r2, [r3, #0]
 800158e:	605a      	str	r2, [r3, #4]
 8001590:	609a      	str	r2, [r3, #8]
 8001592:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001594:	f107 031c 	add.w	r3, r7, #28
 8001598:	2200      	movs	r2, #0
 800159a:	601a      	str	r2, [r3, #0]
 800159c:	605a      	str	r2, [r3, #4]
 800159e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015a0:	463b      	mov	r3, r7
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	605a      	str	r2, [r3, #4]
 80015a8:	609a      	str	r2, [r3, #8]
 80015aa:	60da      	str	r2, [r3, #12]
 80015ac:	611a      	str	r2, [r3, #16]
 80015ae:	615a      	str	r2, [r3, #20]
 80015b0:	619a      	str	r2, [r3, #24]

  htim3.Instance = TIM3;
 80015b2:	4b2b      	ldr	r3, [pc, #172]	; (8001660 <MX_TIM3_Init+0xe0>)
 80015b4:	4a2b      	ldr	r2, [pc, #172]	; (8001664 <MX_TIM3_Init+0xe4>)
 80015b6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7999;
 80015b8:	4b29      	ldr	r3, [pc, #164]	; (8001660 <MX_TIM3_Init+0xe0>)
 80015ba:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80015be:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015c0:	4b27      	ldr	r3, [pc, #156]	; (8001660 <MX_TIM3_Init+0xe0>)
 80015c2:	2200      	movs	r2, #0
 80015c4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9;
 80015c6:	4b26      	ldr	r3, [pc, #152]	; (8001660 <MX_TIM3_Init+0xe0>)
 80015c8:	2209      	movs	r2, #9
 80015ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015cc:	4b24      	ldr	r3, [pc, #144]	; (8001660 <MX_TIM3_Init+0xe0>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015d2:	4b23      	ldr	r3, [pc, #140]	; (8001660 <MX_TIM3_Init+0xe0>)
 80015d4:	2200      	movs	r2, #0
 80015d6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 80015d8:	4821      	ldr	r0, [pc, #132]	; (8001660 <MX_TIM3_Init+0xe0>)
 80015da:	f001 f873 	bl	80026c4 <HAL_TIM_Base_Init>
 80015de:	4603      	mov	r3, r0
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d001      	beq.n	80015e8 <MX_TIM3_Init+0x68>
  {
    Error_Handler();
 80015e4:	f7ff fd7a 	bl	80010dc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015e8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80015ec:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 80015ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015f2:	4619      	mov	r1, r3
 80015f4:	481a      	ldr	r0, [pc, #104]	; (8001660 <MX_TIM3_Init+0xe0>)
 80015f6:	f001 fc2d 	bl	8002e54 <HAL_TIM_ConfigClockSource>
 80015fa:	4603      	mov	r3, r0
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d001      	beq.n	8001604 <MX_TIM3_Init+0x84>
  {
    Error_Handler();
 8001600:	f7ff fd6c 	bl	80010dc <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 8001604:	4816      	ldr	r0, [pc, #88]	; (8001660 <MX_TIM3_Init+0xe0>)
 8001606:	f001 f8b3 	bl	8002770 <HAL_TIM_OC_Init>
 800160a:	4603      	mov	r3, r0
 800160c:	2b00      	cmp	r3, #0
 800160e:	d001      	beq.n	8001614 <MX_TIM3_Init+0x94>
  {
    Error_Handler();
 8001610:	f7ff fd64 	bl	80010dc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001614:	2300      	movs	r3, #0
 8001616:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001618:	2300      	movs	r3, #0
 800161a:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800161c:	f107 031c 	add.w	r3, r7, #28
 8001620:	4619      	mov	r1, r3
 8001622:	480f      	ldr	r0, [pc, #60]	; (8001660 <MX_TIM3_Init+0xe0>)
 8001624:	f002 f8e0 	bl	80037e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d001      	beq.n	8001632 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 800162e:	f7ff fd55 	bl	80010dc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 8001632:	2310      	movs	r3, #16
 8001634:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001636:	2300      	movs	r3, #0
 8001638:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800163a:	2300      	movs	r3, #0
 800163c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800163e:	2300      	movs	r3, #0
 8001640:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001642:	463b      	mov	r3, r7
 8001644:	2200      	movs	r2, #0
 8001646:	4619      	mov	r1, r3
 8001648:	4805      	ldr	r0, [pc, #20]	; (8001660 <MX_TIM3_Init+0xe0>)
 800164a:	f001 fa6d 	bl	8002b28 <HAL_TIM_OC_ConfigChannel>
 800164e:	4603      	mov	r3, r0
 8001650:	2b00      	cmp	r3, #0
 8001652:	d001      	beq.n	8001658 <MX_TIM3_Init+0xd8>
  {
    Error_Handler();
 8001654:	f7ff fd42 	bl	80010dc <Error_Handler>
  }

}
 8001658:	bf00      	nop
 800165a:	3738      	adds	r7, #56	; 0x38
 800165c:	46bd      	mov	sp, r7
 800165e:	bd80      	pop	{r7, pc}
 8001660:	200000c0 	.word	0x200000c0
 8001664:	40000400 	.word	0x40000400

08001668 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001668:	b580      	push	{r7, lr}
 800166a:	b084      	sub	sp, #16
 800166c:	af00      	add	r7, sp, #0
 800166e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001678:	d10c      	bne.n	8001694 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800167a:	4b15      	ldr	r3, [pc, #84]	; (80016d0 <HAL_TIM_Base_MspInit+0x68>)
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	4a14      	ldr	r2, [pc, #80]	; (80016d0 <HAL_TIM_Base_MspInit+0x68>)
 8001680:	f043 0301 	orr.w	r3, r3, #1
 8001684:	61d3      	str	r3, [r2, #28]
 8001686:	4b12      	ldr	r3, [pc, #72]	; (80016d0 <HAL_TIM_Base_MspInit+0x68>)
 8001688:	69db      	ldr	r3, [r3, #28]
 800168a:	f003 0301 	and.w	r3, r3, #1
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001692:	e018      	b.n	80016c6 <HAL_TIM_Base_MspInit+0x5e>
  else if(tim_baseHandle->Instance==TIM3)
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4a0e      	ldr	r2, [pc, #56]	; (80016d4 <HAL_TIM_Base_MspInit+0x6c>)
 800169a:	4293      	cmp	r3, r2
 800169c:	d113      	bne.n	80016c6 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800169e:	4b0c      	ldr	r3, [pc, #48]	; (80016d0 <HAL_TIM_Base_MspInit+0x68>)
 80016a0:	69db      	ldr	r3, [r3, #28]
 80016a2:	4a0b      	ldr	r2, [pc, #44]	; (80016d0 <HAL_TIM_Base_MspInit+0x68>)
 80016a4:	f043 0302 	orr.w	r3, r3, #2
 80016a8:	61d3      	str	r3, [r2, #28]
 80016aa:	4b09      	ldr	r3, [pc, #36]	; (80016d0 <HAL_TIM_Base_MspInit+0x68>)
 80016ac:	69db      	ldr	r3, [r3, #28]
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	60bb      	str	r3, [r7, #8]
 80016b4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 80016b6:	2200      	movs	r2, #0
 80016b8:	2100      	movs	r1, #0
 80016ba:	201d      	movs	r0, #29
 80016bc:	f000 fe59 	bl	8002372 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 80016c0:	201d      	movs	r0, #29
 80016c2:	f000 fe72 	bl	80023aa <HAL_NVIC_EnableIRQ>
}
 80016c6:	bf00      	nop
 80016c8:	3710      	adds	r7, #16
 80016ca:	46bd      	mov	sp, r7
 80016cc:	bd80      	pop	{r7, pc}
 80016ce:	bf00      	nop
 80016d0:	40021000 	.word	0x40021000
 80016d4:	40000400 	.word	0x40000400

080016d8 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b088      	sub	sp, #32
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016e0:	f107 030c 	add.w	r3, r7, #12
 80016e4:	2200      	movs	r2, #0
 80016e6:	601a      	str	r2, [r3, #0]
 80016e8:	605a      	str	r2, [r3, #4]
 80016ea:	609a      	str	r2, [r3, #8]
 80016ec:	60da      	str	r2, [r3, #12]
 80016ee:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016f8:	d11c      	bne.n	8001734 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016fa:	4b10      	ldr	r3, [pc, #64]	; (800173c <HAL_TIM_MspPostInit+0x64>)
 80016fc:	695b      	ldr	r3, [r3, #20]
 80016fe:	4a0f      	ldr	r2, [pc, #60]	; (800173c <HAL_TIM_MspPostInit+0x64>)
 8001700:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001704:	6153      	str	r3, [r2, #20]
 8001706:	4b0d      	ldr	r3, [pc, #52]	; (800173c <HAL_TIM_MspPostInit+0x64>)
 8001708:	695b      	ldr	r3, [r3, #20]
 800170a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800170e:	60bb      	str	r3, [r7, #8]
 8001710:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA5     ------> TIM2_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001712:	2320      	movs	r3, #32
 8001714:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001716:	2302      	movs	r3, #2
 8001718:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171a:	2300      	movs	r3, #0
 800171c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800171e:	2300      	movs	r3, #0
 8001720:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8001722:	2301      	movs	r3, #1
 8001724:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001726:	f107 030c 	add.w	r3, r7, #12
 800172a:	4619      	mov	r1, r3
 800172c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001730:	f000 fe56 	bl	80023e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001734:	bf00      	nop
 8001736:	3720      	adds	r7, #32
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}
 800173c:	40021000 	.word	0x40021000

08001740 <__NVIC_EnableIRQ>:
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0
 8001746:	4603      	mov	r3, r0
 8001748:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800174a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800174e:	2b00      	cmp	r3, #0
 8001750:	db0b      	blt.n	800176a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001752:	79fb      	ldrb	r3, [r7, #7]
 8001754:	f003 021f 	and.w	r2, r3, #31
 8001758:	4907      	ldr	r1, [pc, #28]	; (8001778 <__NVIC_EnableIRQ+0x38>)
 800175a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800175e:	095b      	lsrs	r3, r3, #5
 8001760:	2001      	movs	r0, #1
 8001762:	fa00 f202 	lsl.w	r2, r0, r2
 8001766:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800176a:	bf00      	nop
 800176c:	370c      	adds	r7, #12
 800176e:	46bd      	mov	sp, r7
 8001770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001774:	4770      	bx	lr
 8001776:	bf00      	nop
 8001778:	e000e100 	.word	0xe000e100

0800177c <__NVIC_SetPriority>:
{
 800177c:	b480      	push	{r7}
 800177e:	b083      	sub	sp, #12
 8001780:	af00      	add	r7, sp, #0
 8001782:	4603      	mov	r3, r0
 8001784:	6039      	str	r1, [r7, #0]
 8001786:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001788:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800178c:	2b00      	cmp	r3, #0
 800178e:	db0a      	blt.n	80017a6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001790:	683b      	ldr	r3, [r7, #0]
 8001792:	b2da      	uxtb	r2, r3
 8001794:	490c      	ldr	r1, [pc, #48]	; (80017c8 <__NVIC_SetPriority+0x4c>)
 8001796:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800179a:	0112      	lsls	r2, r2, #4
 800179c:	b2d2      	uxtb	r2, r2
 800179e:	440b      	add	r3, r1
 80017a0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80017a4:	e00a      	b.n	80017bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	b2da      	uxtb	r2, r3
 80017aa:	4908      	ldr	r1, [pc, #32]	; (80017cc <__NVIC_SetPriority+0x50>)
 80017ac:	79fb      	ldrb	r3, [r7, #7]
 80017ae:	f003 030f 	and.w	r3, r3, #15
 80017b2:	3b04      	subs	r3, #4
 80017b4:	0112      	lsls	r2, r2, #4
 80017b6:	b2d2      	uxtb	r2, r2
 80017b8:	440b      	add	r3, r1
 80017ba:	761a      	strb	r2, [r3, #24]
}
 80017bc:	bf00      	nop
 80017be:	370c      	adds	r7, #12
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	e000e100 	.word	0xe000e100
 80017cc:	e000ed00 	.word	0xe000ed00

080017d0 <LL_DMA_EnableChannel>:
{
 80017d0:	b480      	push	{r7}
 80017d2:	b083      	sub	sp, #12
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	6078      	str	r0, [r7, #4]
 80017d8:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	3b01      	subs	r3, #1
 80017de:	4a0b      	ldr	r2, [pc, #44]	; (800180c <LL_DMA_EnableChannel+0x3c>)
 80017e0:	5cd3      	ldrb	r3, [r2, r3]
 80017e2:	461a      	mov	r2, r3
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	4413      	add	r3, r2
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	683a      	ldr	r2, [r7, #0]
 80017ec:	3a01      	subs	r2, #1
 80017ee:	4907      	ldr	r1, [pc, #28]	; (800180c <LL_DMA_EnableChannel+0x3c>)
 80017f0:	5c8a      	ldrb	r2, [r1, r2]
 80017f2:	4611      	mov	r1, r2
 80017f4:	687a      	ldr	r2, [r7, #4]
 80017f6:	440a      	add	r2, r1
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6013      	str	r3, [r2, #0]
}
 80017fe:	bf00      	nop
 8001800:	370c      	adds	r7, #12
 8001802:	46bd      	mov	sp, r7
 8001804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001808:	4770      	bx	lr
 800180a:	bf00      	nop
 800180c:	08005fc4 	.word	0x08005fc4

08001810 <LL_DMA_DisableChannel>:
{
 8001810:	b480      	push	{r7}
 8001812:	b083      	sub	sp, #12
 8001814:	af00      	add	r7, sp, #0
 8001816:	6078      	str	r0, [r7, #4]
 8001818:	6039      	str	r1, [r7, #0]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_EN);
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	3b01      	subs	r3, #1
 800181e:	4a0b      	ldr	r2, [pc, #44]	; (800184c <LL_DMA_DisableChannel+0x3c>)
 8001820:	5cd3      	ldrb	r3, [r2, r3]
 8001822:	461a      	mov	r2, r3
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	4413      	add	r3, r2
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	683a      	ldr	r2, [r7, #0]
 800182c:	3a01      	subs	r2, #1
 800182e:	4907      	ldr	r1, [pc, #28]	; (800184c <LL_DMA_DisableChannel+0x3c>)
 8001830:	5c8a      	ldrb	r2, [r1, r2]
 8001832:	4611      	mov	r1, r2
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	440a      	add	r2, r1
 8001838:	f023 0301 	bic.w	r3, r3, #1
 800183c:	6013      	str	r3, [r2, #0]
}
 800183e:	bf00      	nop
 8001840:	370c      	adds	r7, #12
 8001842:	46bd      	mov	sp, r7
 8001844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001848:	4770      	bx	lr
 800184a:	bf00      	nop
 800184c:	08005fc4 	.word	0x08005fc4

08001850 <LL_DMA_SetDataTransferDirection>:
{
 8001850:	b480      	push	{r7}
 8001852:	b085      	sub	sp, #20
 8001854:	af00      	add	r7, sp, #0
 8001856:	60f8      	str	r0, [r7, #12]
 8001858:	60b9      	str	r1, [r7, #8]
 800185a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 800185c:	68bb      	ldr	r3, [r7, #8]
 800185e:	3b01      	subs	r3, #1
 8001860:	4a0d      	ldr	r2, [pc, #52]	; (8001898 <LL_DMA_SetDataTransferDirection+0x48>)
 8001862:	5cd3      	ldrb	r3, [r2, r3]
 8001864:	461a      	mov	r2, r3
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	4413      	add	r3, r2
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001870:	f023 0310 	bic.w	r3, r3, #16
 8001874:	68ba      	ldr	r2, [r7, #8]
 8001876:	3a01      	subs	r2, #1
 8001878:	4907      	ldr	r1, [pc, #28]	; (8001898 <LL_DMA_SetDataTransferDirection+0x48>)
 800187a:	5c8a      	ldrb	r2, [r1, r2]
 800187c:	4611      	mov	r1, r2
 800187e:	68fa      	ldr	r2, [r7, #12]
 8001880:	440a      	add	r2, r1
 8001882:	4611      	mov	r1, r2
 8001884:	687a      	ldr	r2, [r7, #4]
 8001886:	4313      	orrs	r3, r2
 8001888:	600b      	str	r3, [r1, #0]
}
 800188a:	bf00      	nop
 800188c:	3714      	adds	r7, #20
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	08005fc4 	.word	0x08005fc4

0800189c <LL_DMA_GetDataTransferDirection>:
{
 800189c:	b480      	push	{r7}
 800189e:	b083      	sub	sp, #12
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	6078      	str	r0, [r7, #4]
 80018a4:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR,
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	3b01      	subs	r3, #1
 80018aa:	4a07      	ldr	r2, [pc, #28]	; (80018c8 <LL_DMA_GetDataTransferDirection+0x2c>)
 80018ac:	5cd3      	ldrb	r3, [r2, r3]
 80018ae:	461a      	mov	r2, r3
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	4413      	add	r3, r2
 80018b4:	681a      	ldr	r2, [r3, #0]
 80018b6:	f244 0310 	movw	r3, #16400	; 0x4010
 80018ba:	4013      	ands	r3, r2
}
 80018bc:	4618      	mov	r0, r3
 80018be:	370c      	adds	r7, #12
 80018c0:	46bd      	mov	sp, r7
 80018c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c6:	4770      	bx	lr
 80018c8:	08005fc4 	.word	0x08005fc4

080018cc <LL_DMA_SetMode>:
{
 80018cc:	b480      	push	{r7}
 80018ce:	b085      	sub	sp, #20
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	60f8      	str	r0, [r7, #12]
 80018d4:	60b9      	str	r1, [r7, #8]
 80018d6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_CIRC,
 80018d8:	68bb      	ldr	r3, [r7, #8]
 80018da:	3b01      	subs	r3, #1
 80018dc:	4a0c      	ldr	r2, [pc, #48]	; (8001910 <LL_DMA_SetMode+0x44>)
 80018de:	5cd3      	ldrb	r3, [r2, r3]
 80018e0:	461a      	mov	r2, r3
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	4413      	add	r3, r2
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f023 0220 	bic.w	r2, r3, #32
 80018ec:	68bb      	ldr	r3, [r7, #8]
 80018ee:	3b01      	subs	r3, #1
 80018f0:	4907      	ldr	r1, [pc, #28]	; (8001910 <LL_DMA_SetMode+0x44>)
 80018f2:	5ccb      	ldrb	r3, [r1, r3]
 80018f4:	4619      	mov	r1, r3
 80018f6:	68fb      	ldr	r3, [r7, #12]
 80018f8:	440b      	add	r3, r1
 80018fa:	4619      	mov	r1, r3
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	4313      	orrs	r3, r2
 8001900:	600b      	str	r3, [r1, #0]
}
 8001902:	bf00      	nop
 8001904:	3714      	adds	r7, #20
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr
 800190e:	bf00      	nop
 8001910:	08005fc4 	.word	0x08005fc4

08001914 <LL_DMA_SetPeriphIncMode>:
{
 8001914:	b480      	push	{r7}
 8001916:	b085      	sub	sp, #20
 8001918:	af00      	add	r7, sp, #0
 800191a:	60f8      	str	r0, [r7, #12]
 800191c:	60b9      	str	r1, [r7, #8]
 800191e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PINC,
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	3b01      	subs	r3, #1
 8001924:	4a0c      	ldr	r2, [pc, #48]	; (8001958 <LL_DMA_SetPeriphIncMode+0x44>)
 8001926:	5cd3      	ldrb	r3, [r2, r3]
 8001928:	461a      	mov	r2, r3
 800192a:	68fb      	ldr	r3, [r7, #12]
 800192c:	4413      	add	r3, r2
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	3b01      	subs	r3, #1
 8001938:	4907      	ldr	r1, [pc, #28]	; (8001958 <LL_DMA_SetPeriphIncMode+0x44>)
 800193a:	5ccb      	ldrb	r3, [r1, r3]
 800193c:	4619      	mov	r1, r3
 800193e:	68fb      	ldr	r3, [r7, #12]
 8001940:	440b      	add	r3, r1
 8001942:	4619      	mov	r1, r3
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	4313      	orrs	r3, r2
 8001948:	600b      	str	r3, [r1, #0]
}
 800194a:	bf00      	nop
 800194c:	3714      	adds	r7, #20
 800194e:	46bd      	mov	sp, r7
 8001950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001954:	4770      	bx	lr
 8001956:	bf00      	nop
 8001958:	08005fc4 	.word	0x08005fc4

0800195c <LL_DMA_SetMemoryIncMode>:
{
 800195c:	b480      	push	{r7}
 800195e:	b085      	sub	sp, #20
 8001960:	af00      	add	r7, sp, #0
 8001962:	60f8      	str	r0, [r7, #12]
 8001964:	60b9      	str	r1, [r7, #8]
 8001966:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MINC,
 8001968:	68bb      	ldr	r3, [r7, #8]
 800196a:	3b01      	subs	r3, #1
 800196c:	4a0c      	ldr	r2, [pc, #48]	; (80019a0 <LL_DMA_SetMemoryIncMode+0x44>)
 800196e:	5cd3      	ldrb	r3, [r2, r3]
 8001970:	461a      	mov	r2, r3
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	4413      	add	r3, r2
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	3b01      	subs	r3, #1
 8001980:	4907      	ldr	r1, [pc, #28]	; (80019a0 <LL_DMA_SetMemoryIncMode+0x44>)
 8001982:	5ccb      	ldrb	r3, [r1, r3]
 8001984:	4619      	mov	r1, r3
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	440b      	add	r3, r1
 800198a:	4619      	mov	r1, r3
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	4313      	orrs	r3, r2
 8001990:	600b      	str	r3, [r1, #0]
}
 8001992:	bf00      	nop
 8001994:	3714      	adds	r7, #20
 8001996:	46bd      	mov	sp, r7
 8001998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199c:	4770      	bx	lr
 800199e:	bf00      	nop
 80019a0:	08005fc4 	.word	0x08005fc4

080019a4 <LL_DMA_SetPeriphSize>:
{
 80019a4:	b480      	push	{r7}
 80019a6:	b085      	sub	sp, #20
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	60f8      	str	r0, [r7, #12]
 80019ac:	60b9      	str	r1, [r7, #8]
 80019ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PSIZE,
 80019b0:	68bb      	ldr	r3, [r7, #8]
 80019b2:	3b01      	subs	r3, #1
 80019b4:	4a0c      	ldr	r2, [pc, #48]	; (80019e8 <LL_DMA_SetPeriphSize+0x44>)
 80019b6:	5cd3      	ldrb	r3, [r2, r3]
 80019b8:	461a      	mov	r2, r3
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	4413      	add	r3, r2
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	3b01      	subs	r3, #1
 80019c8:	4907      	ldr	r1, [pc, #28]	; (80019e8 <LL_DMA_SetPeriphSize+0x44>)
 80019ca:	5ccb      	ldrb	r3, [r1, r3]
 80019cc:	4619      	mov	r1, r3
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	440b      	add	r3, r1
 80019d2:	4619      	mov	r1, r3
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	4313      	orrs	r3, r2
 80019d8:	600b      	str	r3, [r1, #0]
}
 80019da:	bf00      	nop
 80019dc:	3714      	adds	r7, #20
 80019de:	46bd      	mov	sp, r7
 80019e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e4:	4770      	bx	lr
 80019e6:	bf00      	nop
 80019e8:	08005fc4 	.word	0x08005fc4

080019ec <LL_DMA_SetMemorySize>:
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	60f8      	str	r0, [r7, #12]
 80019f4:	60b9      	str	r1, [r7, #8]
 80019f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_MSIZE,
 80019f8:	68bb      	ldr	r3, [r7, #8]
 80019fa:	3b01      	subs	r3, #1
 80019fc:	4a0c      	ldr	r2, [pc, #48]	; (8001a30 <LL_DMA_SetMemorySize+0x44>)
 80019fe:	5cd3      	ldrb	r3, [r2, r3]
 8001a00:	461a      	mov	r2, r3
 8001a02:	68fb      	ldr	r3, [r7, #12]
 8001a04:	4413      	add	r3, r2
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8001a0c:	68bb      	ldr	r3, [r7, #8]
 8001a0e:	3b01      	subs	r3, #1
 8001a10:	4907      	ldr	r1, [pc, #28]	; (8001a30 <LL_DMA_SetMemorySize+0x44>)
 8001a12:	5ccb      	ldrb	r3, [r1, r3]
 8001a14:	4619      	mov	r1, r3
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	440b      	add	r3, r1
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	4313      	orrs	r3, r2
 8001a20:	600b      	str	r3, [r1, #0]
}
 8001a22:	bf00      	nop
 8001a24:	3714      	adds	r7, #20
 8001a26:	46bd      	mov	sp, r7
 8001a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2c:	4770      	bx	lr
 8001a2e:	bf00      	nop
 8001a30:	08005fc4 	.word	0x08005fc4

08001a34 <LL_DMA_SetChannelPriorityLevel>:
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_PL,
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	3b01      	subs	r3, #1
 8001a44:	4a0c      	ldr	r2, [pc, #48]	; (8001a78 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8001a46:	5cd3      	ldrb	r3, [r2, r3]
 8001a48:	461a      	mov	r2, r3
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	3b01      	subs	r3, #1
 8001a58:	4907      	ldr	r1, [pc, #28]	; (8001a78 <LL_DMA_SetChannelPriorityLevel+0x44>)
 8001a5a:	5ccb      	ldrb	r3, [r1, r3]
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	68fb      	ldr	r3, [r7, #12]
 8001a60:	440b      	add	r3, r1
 8001a62:	4619      	mov	r1, r3
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	4313      	orrs	r3, r2
 8001a68:	600b      	str	r3, [r1, #0]
}
 8001a6a:	bf00      	nop
 8001a6c:	3714      	adds	r7, #20
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a74:	4770      	bx	lr
 8001a76:	bf00      	nop
 8001a78:	08005fc4 	.word	0x08005fc4

08001a7c <LL_DMA_SetDataLength>:
{
 8001a7c:	b480      	push	{r7}
 8001a7e:	b085      	sub	sp, #20
 8001a80:	af00      	add	r7, sp, #0
 8001a82:	60f8      	str	r0, [r7, #12]
 8001a84:	60b9      	str	r1, [r7, #8]
 8001a86:	607a      	str	r2, [r7, #4]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8001a88:	68bb      	ldr	r3, [r7, #8]
 8001a8a:	3b01      	subs	r3, #1
 8001a8c:	4a0c      	ldr	r2, [pc, #48]	; (8001ac0 <LL_DMA_SetDataLength+0x44>)
 8001a8e:	5cd3      	ldrb	r3, [r2, r3]
 8001a90:	461a      	mov	r2, r3
 8001a92:	68fb      	ldr	r3, [r7, #12]
 8001a94:	4413      	add	r3, r2
 8001a96:	685b      	ldr	r3, [r3, #4]
 8001a98:	0c1b      	lsrs	r3, r3, #16
 8001a9a:	041b      	lsls	r3, r3, #16
 8001a9c:	68ba      	ldr	r2, [r7, #8]
 8001a9e:	3a01      	subs	r2, #1
 8001aa0:	4907      	ldr	r1, [pc, #28]	; (8001ac0 <LL_DMA_SetDataLength+0x44>)
 8001aa2:	5c8a      	ldrb	r2, [r1, r2]
 8001aa4:	4611      	mov	r1, r2
 8001aa6:	68fa      	ldr	r2, [r7, #12]
 8001aa8:	440a      	add	r2, r1
 8001aaa:	4611      	mov	r1, r2
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	4313      	orrs	r3, r2
 8001ab0:	604b      	str	r3, [r1, #4]
}
 8001ab2:	bf00      	nop
 8001ab4:	3714      	adds	r7, #20
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	08005fc4 	.word	0x08005fc4

08001ac4 <LL_DMA_GetDataLength>:
{
 8001ac4:	b480      	push	{r7}
 8001ac6:	b083      	sub	sp, #12
 8001ac8:	af00      	add	r7, sp, #0
 8001aca:	6078      	str	r0, [r7, #4]
 8001acc:	6039      	str	r1, [r7, #0]
  return (READ_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CNDTR,
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	3b01      	subs	r3, #1
 8001ad2:	4a06      	ldr	r2, [pc, #24]	; (8001aec <LL_DMA_GetDataLength+0x28>)
 8001ad4:	5cd3      	ldrb	r3, [r2, r3]
 8001ad6:	461a      	mov	r2, r3
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	4413      	add	r3, r2
 8001adc:	685b      	ldr	r3, [r3, #4]
 8001ade:	b29b      	uxth	r3, r3
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aea:	4770      	bx	lr
 8001aec:	08005fc4 	.word	0x08005fc4

08001af0 <LL_DMA_ConfigAddresses>:
{
 8001af0:	b480      	push	{r7}
 8001af2:	b085      	sub	sp, #20
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	60f8      	str	r0, [r7, #12]
 8001af8:	60b9      	str	r1, [r7, #8]
 8001afa:	607a      	str	r2, [r7, #4]
 8001afc:	603b      	str	r3, [r7, #0]
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 8001afe:	69bb      	ldr	r3, [r7, #24]
 8001b00:	2b10      	cmp	r3, #16
 8001b02:	d114      	bne.n	8001b2e <LL_DMA_ConfigAddresses+0x3e>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, SrcAddress);
 8001b04:	68bb      	ldr	r3, [r7, #8]
 8001b06:	3b01      	subs	r3, #1
 8001b08:	4a16      	ldr	r2, [pc, #88]	; (8001b64 <LL_DMA_ConfigAddresses+0x74>)
 8001b0a:	5cd3      	ldrb	r3, [r2, r3]
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	4413      	add	r3, r2
 8001b12:	461a      	mov	r2, r3
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, DstAddress);
 8001b18:	68bb      	ldr	r3, [r7, #8]
 8001b1a:	3b01      	subs	r3, #1
 8001b1c:	4a11      	ldr	r2, [pc, #68]	; (8001b64 <LL_DMA_ConfigAddresses+0x74>)
 8001b1e:	5cd3      	ldrb	r3, [r2, r3]
 8001b20:	461a      	mov	r2, r3
 8001b22:	68fb      	ldr	r3, [r7, #12]
 8001b24:	4413      	add	r3, r2
 8001b26:	461a      	mov	r2, r3
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	6093      	str	r3, [r2, #8]
}
 8001b2c:	e013      	b.n	8001b56 <LL_DMA_ConfigAddresses+0x66>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, SrcAddress);
 8001b2e:	68bb      	ldr	r3, [r7, #8]
 8001b30:	3b01      	subs	r3, #1
 8001b32:	4a0c      	ldr	r2, [pc, #48]	; (8001b64 <LL_DMA_ConfigAddresses+0x74>)
 8001b34:	5cd3      	ldrb	r3, [r2, r3]
 8001b36:	461a      	mov	r2, r3
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	4413      	add	r3, r2
 8001b3c:	461a      	mov	r2, r3
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, DstAddress);
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	3b01      	subs	r3, #1
 8001b46:	4a07      	ldr	r2, [pc, #28]	; (8001b64 <LL_DMA_ConfigAddresses+0x74>)
 8001b48:	5cd3      	ldrb	r3, [r2, r3]
 8001b4a:	461a      	mov	r2, r3
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	4413      	add	r3, r2
 8001b50:	461a      	mov	r2, r3
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	60d3      	str	r3, [r2, #12]
}
 8001b56:	bf00      	nop
 8001b58:	3714      	adds	r7, #20
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	08005fc4 	.word	0x08005fc4

08001b68 <LL_DMA_SetMemoryAddress>:
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b085      	sub	sp, #20
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CMAR, MemoryAddress);
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	3b01      	subs	r3, #1
 8001b78:	4a06      	ldr	r2, [pc, #24]	; (8001b94 <LL_DMA_SetMemoryAddress+0x2c>)
 8001b7a:	5cd3      	ldrb	r3, [r2, r3]
 8001b7c:	461a      	mov	r2, r3
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	4413      	add	r3, r2
 8001b82:	461a      	mov	r2, r3
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	60d3      	str	r3, [r2, #12]
}
 8001b88:	bf00      	nop
 8001b8a:	3714      	adds	r7, #20
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr
 8001b94:	08005fc4 	.word	0x08005fc4

08001b98 <LL_DMA_SetPeriphAddress>:
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b085      	sub	sp, #20
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	60f8      	str	r0, [r7, #12]
 8001ba0:	60b9      	str	r1, [r7, #8]
 8001ba2:	607a      	str	r2, [r7, #4]
  WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CPAR, PeriphAddress);
 8001ba4:	68bb      	ldr	r3, [r7, #8]
 8001ba6:	3b01      	subs	r3, #1
 8001ba8:	4a06      	ldr	r2, [pc, #24]	; (8001bc4 <LL_DMA_SetPeriphAddress+0x2c>)
 8001baa:	5cd3      	ldrb	r3, [r2, r3]
 8001bac:	461a      	mov	r2, r3
 8001bae:	68fb      	ldr	r3, [r7, #12]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	461a      	mov	r2, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6093      	str	r3, [r2, #8]
}
 8001bb8:	bf00      	nop
 8001bba:	3714      	adds	r7, #20
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc2:	4770      	bx	lr
 8001bc4:	08005fc4 	.word	0x08005fc4

08001bc8 <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TCIE);
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	3b01      	subs	r3, #1
 8001bd6:	4a0b      	ldr	r2, [pc, #44]	; (8001c04 <LL_DMA_EnableIT_TC+0x3c>)
 8001bd8:	5cd3      	ldrb	r3, [r2, r3]
 8001bda:	461a      	mov	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	4413      	add	r3, r2
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	683a      	ldr	r2, [r7, #0]
 8001be4:	3a01      	subs	r2, #1
 8001be6:	4907      	ldr	r1, [pc, #28]	; (8001c04 <LL_DMA_EnableIT_TC+0x3c>)
 8001be8:	5c8a      	ldrb	r2, [r1, r2]
 8001bea:	4611      	mov	r1, r2
 8001bec:	687a      	ldr	r2, [r7, #4]
 8001bee:	440a      	add	r2, r1
 8001bf0:	f043 0302 	orr.w	r3, r3, #2
 8001bf4:	6013      	str	r3, [r2, #0]
}
 8001bf6:	bf00      	nop
 8001bf8:	370c      	adds	r7, #12
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c00:	4770      	bx	lr
 8001c02:	bf00      	nop
 8001c04:	08005fc4 	.word	0x08005fc4

08001c08 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_6
  *         @arg @ref LL_DMA_CHANNEL_7
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8001c08:	b480      	push	{r7}
 8001c0a:	b083      	sub	sp, #12
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	6078      	str	r0, [r7, #4]
 8001c10:	6039      	str	r1, [r7, #0]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)((uint32_t)DMAx + CHANNEL_OFFSET_TAB[Channel - 1U])))->CCR, DMA_CCR_TEIE);
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	3b01      	subs	r3, #1
 8001c16:	4a0b      	ldr	r2, [pc, #44]	; (8001c44 <LL_DMA_EnableIT_TE+0x3c>)
 8001c18:	5cd3      	ldrb	r3, [r2, r3]
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	4413      	add	r3, r2
 8001c20:	681b      	ldr	r3, [r3, #0]
 8001c22:	683a      	ldr	r2, [r7, #0]
 8001c24:	3a01      	subs	r2, #1
 8001c26:	4907      	ldr	r1, [pc, #28]	; (8001c44 <LL_DMA_EnableIT_TE+0x3c>)
 8001c28:	5c8a      	ldrb	r2, [r1, r2]
 8001c2a:	4611      	mov	r1, r2
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	440a      	add	r2, r1
 8001c30:	f043 0308 	orr.w	r3, r3, #8
 8001c34:	6013      	str	r3, [r2, #0]
}
 8001c36:	bf00      	nop
 8001c38:	370c      	adds	r7, #12
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c40:	4770      	bx	lr
 8001c42:	bf00      	nop
 8001c44:	08005fc4 	.word	0x08005fc4

08001c48 <LL_AHB1_GRP1_EnableClock>:
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHBENR, Periphs);
 8001c50:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c52:	695a      	ldr	r2, [r3, #20]
 8001c54:	4907      	ldr	r1, [pc, #28]	; (8001c74 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	614b      	str	r3, [r1, #20]
  tmpreg = READ_BIT(RCC->AHBENR, Periphs);
 8001c5c:	4b05      	ldr	r3, [pc, #20]	; (8001c74 <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001c5e:	695a      	ldr	r2, [r3, #20]
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	4013      	ands	r3, r2
 8001c64:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c66:	68fb      	ldr	r3, [r7, #12]
}
 8001c68:	bf00      	nop
 8001c6a:	3714      	adds	r7, #20
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	40021000 	.word	0x40021000

08001c78 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001c78:	b480      	push	{r7}
 8001c7a:	b085      	sub	sp, #20
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8001c80:	4b08      	ldr	r3, [pc, #32]	; (8001ca4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c82:	69da      	ldr	r2, [r3, #28]
 8001c84:	4907      	ldr	r1, [pc, #28]	; (8001ca4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	61cb      	str	r3, [r1, #28]
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001c8c:	4b05      	ldr	r3, [pc, #20]	; (8001ca4 <LL_APB1_GRP1_EnableClock+0x2c>)
 8001c8e:	69da      	ldr	r2, [r3, #28]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	4013      	ands	r3, r2
 8001c94:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c96:	68fb      	ldr	r3, [r7, #12]
}
 8001c98:	bf00      	nop
 8001c9a:	3714      	adds	r7, #20
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	40021000 	.word	0x40021000

08001ca8 <LL_USART_Enable>:
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b083      	sub	sp, #12
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f043 0201 	orr.w	r2, r3, #1
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	601a      	str	r2, [r3, #0]
}
 8001cbc:	bf00      	nop
 8001cbe:	370c      	adds	r7, #12
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr

08001cc8 <LL_USART_ConfigAsyncMode>:
{
 8001cc8:	b480      	push	{r7}
 8001cca:	b083      	sub	sp, #12
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	685b      	ldr	r3, [r3, #4]
 8001cd4:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	609a      	str	r2, [r3, #8]
}
 8001ce8:	bf00      	nop
 8001cea:	370c      	adds	r7, #12
 8001cec:	46bd      	mov	sp, r7
 8001cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf2:	4770      	bx	lr

08001cf4 <LL_USART_DisableIT_CTS>:
  * @rmtoll CR3          CTSIE         LL_USART_DisableIT_CTS
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_CTS(USART_TypeDef *USARTx)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b083      	sub	sp, #12
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR3, USART_CR3_CTSIE);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	689b      	ldr	r3, [r3, #8]
 8001d00:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	609a      	str	r2, [r3, #8]
}
 8001d08:	bf00      	nop
 8001d0a:	370c      	adds	r7, #12
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d12:	4770      	bx	lr

08001d14 <LL_USART_EnableDMAReq_RX>:
  * @rmtoll CR3          DMAR          LL_USART_EnableDMAReq_RX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_RX(USART_TypeDef *USARTx)
{
 8001d14:	b480      	push	{r7}
 8001d16:	b083      	sub	sp, #12
 8001d18:	af00      	add	r7, sp, #0
 8001d1a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAR);
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	689b      	ldr	r3, [r3, #8]
 8001d20:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	609a      	str	r2, [r3, #8]
}
 8001d28:	bf00      	nop
 8001d2a:	370c      	adds	r7, #12
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d32:	4770      	bx	lr

08001d34 <LL_USART_EnableDMAReq_TX>:
  * @rmtoll CR3          DMAT          LL_USART_EnableDMAReq_TX
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableDMAReq_TX(USART_TypeDef *USARTx)
{
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR3, USART_CR3_DMAT);
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	689b      	ldr	r3, [r3, #8]
 8001d40:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	609a      	str	r2, [r3, #8]
}
 8001d48:	bf00      	nop
 8001d4a:	370c      	adds	r7, #12
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <LL_USART_DMA_GetRegAddr>:
  *         @arg @ref LL_USART_DMA_REG_DATA_TRANSMIT
  *         @arg @ref LL_USART_DMA_REG_DATA_RECEIVE
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_USART_DMA_GetRegAddr(USART_TypeDef *USARTx, uint32_t Direction)
{
 8001d54:	b490      	push	{r4, r7}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
 8001d5c:	6039      	str	r1, [r7, #0]
  register uint32_t data_reg_addr;

  if (Direction == LL_USART_DMA_REG_DATA_TRANSMIT)
 8001d5e:	683b      	ldr	r3, [r7, #0]
 8001d60:	2b00      	cmp	r3, #0
 8001d62:	d103      	bne.n	8001d6c <LL_USART_DMA_GetRegAddr+0x18>
  {
    /* return address of TDR register */
    data_reg_addr = (uint32_t) &(USARTx->TDR);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	3328      	adds	r3, #40	; 0x28
 8001d68:	461c      	mov	r4, r3
 8001d6a:	e002      	b.n	8001d72 <LL_USART_DMA_GetRegAddr+0x1e>
  }
  else
  {
    /* return address of RDR register */
    data_reg_addr = (uint32_t) &(USARTx->RDR);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	3324      	adds	r3, #36	; 0x24
 8001d70:	461c      	mov	r4, r3
  }

  return data_reg_addr;
 8001d72:	4623      	mov	r3, r4
}
 8001d74:	4618      	mov	r0, r3
 8001d76:	3708      	adds	r7, #8
 8001d78:	46bd      	mov	sp, r7
 8001d7a:	bc90      	pop	{r4, r7}
 8001d7c:	4770      	bx	lr
	...

08001d80 <USART2_RegisterCallback>:
/* Declaration and initialization of callback function */
static void (* USART2_ProcessData)(const uint8_t* data, uint16_t len) = 0;

/* Register callback */
void USART2_RegisterCallback(void *callback)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
	if(callback != 0)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d002      	beq.n	8001d94 <USART2_RegisterCallback+0x14>
	{
		USART2_ProcessData = callback;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a03      	ldr	r2, [pc, #12]	; (8001da0 <USART2_RegisterCallback+0x20>)
 8001d92:	6013      	str	r3, [r2, #0]
	}
}
 8001d94:	bf00      	nop
 8001d96:	370c      	adds	r7, #12
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d9e:	4770      	bx	lr
 8001da0:	200000a8 	.word	0x200000a8

08001da4 <MX_USART2_UART_Init>:
	// type global variables here


/* USART2 init function */
void MX_USART2_UART_Init(void)
{
 8001da4:	b5b0      	push	{r4, r5, r7, lr}
 8001da6:	b090      	sub	sp, #64	; 0x40
 8001da8:	af02      	add	r7, sp, #8
  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001daa:	f107 031c 	add.w	r3, r7, #28
 8001dae:	2200      	movs	r2, #0
 8001db0:	601a      	str	r2, [r3, #0]
 8001db2:	605a      	str	r2, [r3, #4]
 8001db4:	609a      	str	r2, [r3, #8]
 8001db6:	60da      	str	r2, [r3, #12]
 8001db8:	611a      	str	r2, [r3, #16]
 8001dba:	615a      	str	r2, [r3, #20]
 8001dbc:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dbe:	1d3b      	adds	r3, r7, #4
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	601a      	str	r2, [r3, #0]
 8001dc4:	605a      	str	r2, [r3, #4]
 8001dc6:	609a      	str	r2, [r3, #8]
 8001dc8:	60da      	str	r2, [r3, #12]
 8001dca:	611a      	str	r2, [r3, #16]
 8001dcc:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001dce:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001dd2:	f7ff ff51 	bl	8001c78 <LL_APB1_GRP1_EnableClock>
  
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001dd6:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001dda:	f7ff ff35 	bl	8001c48 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration  
  PA2   ------> USART2_TX
  PA15   ------> USART2_RX 
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_2|LL_GPIO_PIN_15;
 8001dde:	f248 0304 	movw	r3, #32772	; 0x8004
 8001de2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001de4:	2302      	movs	r3, #2
 8001de6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_HIGH;
 8001de8:	2303      	movs	r3, #3
 8001dea:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dec:	2300      	movs	r3, #0
 8001dee:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001df0:	2300      	movs	r3, #0
 8001df2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001df4:	2307      	movs	r3, #7
 8001df6:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df8:	1d3b      	adds	r3, r7, #4
 8001dfa:	4619      	mov	r1, r3
 8001dfc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e00:	f001 fe83 	bl	8003b0a <LL_GPIO_Init>
   */
  
  /* USART2_RX Init */

  	  // type DMA USART Rx configuration here
  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8001e04:	2200      	movs	r2, #0
 8001e06:	2106      	movs	r1, #6
 8001e08:	484f      	ldr	r0, [pc, #316]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001e0a:	f7ff fd21 	bl	8001850 <LL_DMA_SetDataTransferDirection>
  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_MEDIUM);
 8001e0e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e12:	2106      	movs	r1, #6
 8001e14:	484c      	ldr	r0, [pc, #304]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001e16:	f7ff fe0d 	bl	8001a34 <LL_DMA_SetChannelPriorityLevel>
  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	2106      	movs	r1, #6
 8001e1e:	484a      	ldr	r0, [pc, #296]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001e20:	f7ff fd54 	bl	80018cc <LL_DMA_SetMode>
  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 8001e24:	2200      	movs	r2, #0
 8001e26:	2106      	movs	r1, #6
 8001e28:	4847      	ldr	r0, [pc, #284]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001e2a:	f7ff fd73 	bl	8001914 <LL_DMA_SetPeriphIncMode>
  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8001e2e:	2280      	movs	r2, #128	; 0x80
 8001e30:	2106      	movs	r1, #6
 8001e32:	4845      	ldr	r0, [pc, #276]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001e34:	f7ff fd92 	bl	800195c <LL_DMA_SetMemoryIncMode>
  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 8001e38:	2200      	movs	r2, #0
 8001e3a:	2106      	movs	r1, #6
 8001e3c:	4842      	ldr	r0, [pc, #264]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001e3e:	f7ff fdb1 	bl	80019a4 <LL_DMA_SetPeriphSize>
  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8001e42:	2200      	movs	r2, #0
 8001e44:	2106      	movs	r1, #6
 8001e46:	4840      	ldr	r0, [pc, #256]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001e48:	f7ff fdd0 	bl	80019ec <LL_DMA_SetMemorySize>

  LL_DMA_ConfigAddresses(DMA1, LL_DMA_CHANNEL_6,
 8001e4c:	2101      	movs	r1, #1
 8001e4e:	483f      	ldr	r0, [pc, #252]	; (8001f4c <MX_USART2_UART_Init+0x1a8>)
 8001e50:	f7ff ff80 	bl	8001d54 <LL_USART_DMA_GetRegAddr>
 8001e54:	4605      	mov	r5, r0
 8001e56:	4c3e      	ldr	r4, [pc, #248]	; (8001f50 <MX_USART2_UART_Init+0x1ac>)
 8001e58:	2106      	movs	r1, #6
 8001e5a:	483b      	ldr	r0, [pc, #236]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001e5c:	f7ff fd1e 	bl	800189c <LL_DMA_GetDataTransferDirection>
 8001e60:	4603      	mov	r3, r0
 8001e62:	9300      	str	r3, [sp, #0]
 8001e64:	4623      	mov	r3, r4
 8001e66:	462a      	mov	r2, r5
 8001e68:	2106      	movs	r1, #6
 8001e6a:	4837      	ldr	r0, [pc, #220]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001e6c:	f7ff fe40 	bl	8001af0 <LL_DMA_ConfigAddresses>
  						 LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
  						 (uint32_t)bufferUSART2dma,
  						 LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));

  LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8001e70:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001e74:	2106      	movs	r1, #6
 8001e76:	4834      	ldr	r0, [pc, #208]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001e78:	f7ff fe00 	bl	8001a7c <LL_DMA_SetDataLength>
  LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8001e7c:	2106      	movs	r1, #6
 8001e7e:	4832      	ldr	r0, [pc, #200]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001e80:	f7ff fca6 	bl	80017d0 <LL_DMA_EnableChannel>
  LL_USART_EnableDMAReq_RX(USART2);
 8001e84:	4831      	ldr	r0, [pc, #196]	; (8001f4c <MX_USART2_UART_Init+0x1a8>)
 8001e86:	f7ff ff45 	bl	8001d14 <LL_USART_EnableDMAReq_RX>
  #endif

  /* USART2_TX Init */

	  // type DMA USART Tx configuration here
    LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_7, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8001e8a:	2210      	movs	r2, #16
 8001e8c:	2107      	movs	r1, #7
 8001e8e:	482e      	ldr	r0, [pc, #184]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001e90:	f7ff fcde 	bl	8001850 <LL_DMA_SetDataTransferDirection>
    LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PRIORITY_MEDIUM);
 8001e94:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001e98:	2107      	movs	r1, #7
 8001e9a:	482b      	ldr	r0, [pc, #172]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001e9c:	f7ff fdca 	bl	8001a34 <LL_DMA_SetChannelPriorityLevel>
    LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MODE_NORMAL);
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	2107      	movs	r1, #7
 8001ea4:	4828      	ldr	r0, [pc, #160]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001ea6:	f7ff fd11 	bl	80018cc <LL_DMA_SetMode>
    LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PERIPH_NOINCREMENT);
 8001eaa:	2200      	movs	r2, #0
 8001eac:	2107      	movs	r1, #7
 8001eae:	4826      	ldr	r0, [pc, #152]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001eb0:	f7ff fd30 	bl	8001914 <LL_DMA_SetPeriphIncMode>
    LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MEMORY_INCREMENT);
 8001eb4:	2280      	movs	r2, #128	; 0x80
 8001eb6:	2107      	movs	r1, #7
 8001eb8:	4823      	ldr	r0, [pc, #140]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001eba:	f7ff fd4f 	bl	800195c <LL_DMA_SetMemoryIncMode>
    LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_PDATAALIGN_BYTE);
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	2107      	movs	r1, #7
 8001ec2:	4821      	ldr	r0, [pc, #132]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001ec4:	f7ff fd6e 	bl	80019a4 <LL_DMA_SetPeriphSize>
    LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_7, LL_DMA_MDATAALIGN_BYTE);
 8001ec8:	2200      	movs	r2, #0
 8001eca:	2107      	movs	r1, #7
 8001ecc:	481e      	ldr	r0, [pc, #120]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001ece:	f7ff fd8d 	bl	80019ec <LL_DMA_SetMemorySize>

    LL_DMA_SetPeriphAddress(DMA1, LL_DMA_CHANNEL_7, LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_TRANSMIT));
 8001ed2:	2100      	movs	r1, #0
 8001ed4:	481d      	ldr	r0, [pc, #116]	; (8001f4c <MX_USART2_UART_Init+0x1a8>)
 8001ed6:	f7ff ff3d 	bl	8001d54 <LL_USART_DMA_GetRegAddr>
 8001eda:	4603      	mov	r3, r0
 8001edc:	461a      	mov	r2, r3
 8001ede:	2107      	movs	r1, #7
 8001ee0:	4819      	ldr	r0, [pc, #100]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001ee2:	f7ff fe59 	bl	8001b98 <LL_DMA_SetPeriphAddress>
    LL_USART_EnableDMAReq_TX(USART2);
 8001ee6:	4819      	ldr	r0, [pc, #100]	; (8001f4c <MX_USART2_UART_Init+0x1a8>)
 8001ee8:	f7ff ff24 	bl	8001d34 <LL_USART_EnableDMAReq_TX>

    LL_DMA_EnableIT_TE(DMA1, LL_DMA_CHANNEL_7);
 8001eec:	2107      	movs	r1, #7
 8001eee:	4816      	ldr	r0, [pc, #88]	; (8001f48 <MX_USART2_UART_Init+0x1a4>)
 8001ef0:	f7ff fe8a 	bl	8001c08 <LL_DMA_EnableIT_TE>

  /* USART2 interrupt Init */
  NVIC_SetPriority(USART2_IRQn, 0);
 8001ef4:	2100      	movs	r1, #0
 8001ef6:	2026      	movs	r0, #38	; 0x26
 8001ef8:	f7ff fc40 	bl	800177c <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART2_IRQn);
 8001efc:	2026      	movs	r0, #38	; 0x26
 8001efe:	f7ff fc1f 	bl	8001740 <__NVIC_EnableIRQ>

  USART_InitStruct.BaudRate = 115200;
 8001f02:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001f06:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001f10:	2300      	movs	r3, #0
 8001f12:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001f14:	230c      	movs	r3, #12
 8001f16:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8001f20:	f107 031c 	add.w	r3, r7, #28
 8001f24:	4619      	mov	r1, r3
 8001f26:	4809      	ldr	r0, [pc, #36]	; (8001f4c <MX_USART2_UART_Init+0x1a8>)
 8001f28:	f002 f86c 	bl	8004004 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001f2c:	4807      	ldr	r0, [pc, #28]	; (8001f4c <MX_USART2_UART_Init+0x1a8>)
 8001f2e:	f7ff fecb 	bl	8001cc8 <LL_USART_ConfigAsyncMode>
  LL_USART_DisableIT_CTS(USART2);
 8001f32:	4806      	ldr	r0, [pc, #24]	; (8001f4c <MX_USART2_UART_Init+0x1a8>)
 8001f34:	f7ff fede 	bl	8001cf4 <LL_USART_DisableIT_CTS>

  	  //type your code here:
#if !POLLING
  LL_USART_EnableIT_IDLE(USART2);
#endif
  LL_USART_Enable(USART2);
 8001f38:	4804      	ldr	r0, [pc, #16]	; (8001f4c <MX_USART2_UART_Init+0x1a8>)
 8001f3a:	f7ff feb5 	bl	8001ca8 <LL_USART_Enable>
}
 8001f3e:	bf00      	nop
 8001f40:	3738      	adds	r7, #56	; 0x38
 8001f42:	46bd      	mov	sp, r7
 8001f44:	bdb0      	pop	{r4, r5, r7, pc}
 8001f46:	bf00      	nop
 8001f48:	40020000 	.word	0x40020000
 8001f4c:	40004400 	.word	0x40004400
 8001f50:	20000140 	.word	0x20000140

08001f54 <USART2_PutBuffer>:


// Send data stored in buffer with DMA
void USART2_PutBuffer(uint8_t *buffer, uint8_t length)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	70fb      	strb	r3, [r7, #3]
	LL_DMA_SetMemoryAddress(DMA1, LL_DMA_CHANNEL_7, (uint32_t)buffer);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	461a      	mov	r2, r3
 8001f64:	2107      	movs	r1, #7
 8001f66:	480a      	ldr	r0, [pc, #40]	; (8001f90 <USART2_PutBuffer+0x3c>)
 8001f68:	f7ff fdfe 	bl	8001b68 <LL_DMA_SetMemoryAddress>

	LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_7, length);
 8001f6c:	78fb      	ldrb	r3, [r7, #3]
 8001f6e:	461a      	mov	r2, r3
 8001f70:	2107      	movs	r1, #7
 8001f72:	4807      	ldr	r0, [pc, #28]	; (8001f90 <USART2_PutBuffer+0x3c>)
 8001f74:	f7ff fd82 	bl	8001a7c <LL_DMA_SetDataLength>

	LL_DMA_EnableIT_TC(DMA1, LL_DMA_CHANNEL_7);
 8001f78:	2107      	movs	r1, #7
 8001f7a:	4805      	ldr	r0, [pc, #20]	; (8001f90 <USART2_PutBuffer+0x3c>)
 8001f7c:	f7ff fe24 	bl	8001bc8 <LL_DMA_EnableIT_TC>

	LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_7);
 8001f80:	2107      	movs	r1, #7
 8001f82:	4803      	ldr	r0, [pc, #12]	; (8001f90 <USART2_PutBuffer+0x3c>)
 8001f84:	f7ff fc24 	bl	80017d0 <LL_DMA_EnableChannel>
}
 8001f88:	bf00      	nop
 8001f8a:	3708      	adds	r7, #8
 8001f8c:	46bd      	mov	sp, r7
 8001f8e:	bd80      	pop	{r7, pc}
 8001f90:	40020000 	.word	0x40020000

08001f94 <USART2_CheckDmaReception>:
 *	Keeps track of pointer pointing to Rx memory buffer and resets the pointer if overflow is possible in next Rx.
 *	Refer to reference manual - "normal memory mode" and "increment memory mode".
 */

void USART2_CheckDmaReception(void)
{
 8001f94:	b5b0      	push	{r4, r5, r7, lr}
 8001f96:	b084      	sub	sp, #16
 8001f98:	af02      	add	r7, sp, #8
	//type your implementation here
	if(USART2_ProcessData == 0) return;
 8001f9a:	4b3d      	ldr	r3, [pc, #244]	; (8002090 <USART2_CheckDmaReception+0xfc>)
 8001f9c:	681b      	ldr	r3, [r3, #0]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d072      	beq.n	8002088 <USART2_CheckDmaReception+0xf4>

		static uint16_t old_pos = 0;

		uint16_t pos = DMA_USART2_BUFFER_SIZE - LL_DMA_GetDataLength(DMA1, LL_DMA_CHANNEL_6);
 8001fa2:	2106      	movs	r1, #6
 8001fa4:	483b      	ldr	r0, [pc, #236]	; (8002094 <USART2_CheckDmaReception+0x100>)
 8001fa6:	f7ff fd8d 	bl	8001ac4 <LL_DMA_GetDataLength>
 8001faa:	4603      	mov	r3, r0
 8001fac:	b29b      	uxth	r3, r3
 8001fae:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 8001fb2:	80fb      	strh	r3, [r7, #6]

		occupied_memory=pos;
 8001fb4:	88fb      	ldrh	r3, [r7, #6]
 8001fb6:	b2da      	uxtb	r2, r3
 8001fb8:	4b37      	ldr	r3, [pc, #220]	; (8002098 <USART2_CheckDmaReception+0x104>)
 8001fba:	701a      	strb	r2, [r3, #0]
		load=(float)(occupied_memory)/(float)(DMA_USART2_BUFFER_SIZE)*100.0;
 8001fbc:	4b36      	ldr	r3, [pc, #216]	; (8002098 <USART2_CheckDmaReception+0x104>)
 8001fbe:	781b      	ldrb	r3, [r3, #0]
 8001fc0:	ee07 3a90 	vmov	s15, r3
 8001fc4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001fc8:	eddf 6a34 	vldr	s13, [pc, #208]	; 800209c <USART2_CheckDmaReception+0x108>
 8001fcc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001fd0:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80020a0 <USART2_CheckDmaReception+0x10c>
 8001fd4:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001fd8:	4b32      	ldr	r3, [pc, #200]	; (80020a4 <USART2_CheckDmaReception+0x110>)
 8001fda:	edc3 7a00 	vstr	s15, [r3]

		if (pos != old_pos)
 8001fde:	4b32      	ldr	r3, [pc, #200]	; (80020a8 <USART2_CheckDmaReception+0x114>)
 8001fe0:	881b      	ldrh	r3, [r3, #0]
 8001fe2:	88fa      	ldrh	r2, [r7, #6]
 8001fe4:	429a      	cmp	r2, r3
 8001fe6:	d050      	beq.n	800208a <USART2_CheckDmaReception+0xf6>
		{
			if (pos < (DMA_USART2_BUFFER_SIZE-20))
 8001fe8:	88fb      	ldrh	r3, [r7, #6]
 8001fea:	2beb      	cmp	r3, #235	; 0xeb
 8001fec:	d811      	bhi.n	8002012 <USART2_CheckDmaReception+0x7e>
			{
				USART2_ProcessData(&bufferUSART2dma[old_pos], pos - old_pos);
 8001fee:	4b28      	ldr	r3, [pc, #160]	; (8002090 <USART2_CheckDmaReception+0xfc>)
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	4a2d      	ldr	r2, [pc, #180]	; (80020a8 <USART2_CheckDmaReception+0x114>)
 8001ff4:	8812      	ldrh	r2, [r2, #0]
 8001ff6:	4611      	mov	r1, r2
 8001ff8:	4a2c      	ldr	r2, [pc, #176]	; (80020ac <USART2_CheckDmaReception+0x118>)
 8001ffa:	1888      	adds	r0, r1, r2
 8001ffc:	4a2a      	ldr	r2, [pc, #168]	; (80020a8 <USART2_CheckDmaReception+0x114>)
 8001ffe:	8812      	ldrh	r2, [r2, #0]
 8002000:	88f9      	ldrh	r1, [r7, #6]
 8002002:	1a8a      	subs	r2, r1, r2
 8002004:	b292      	uxth	r2, r2
 8002006:	4611      	mov	r1, r2
 8002008:	4798      	blx	r3
				old_pos = pos;
 800200a:	4a27      	ldr	r2, [pc, #156]	; (80020a8 <USART2_CheckDmaReception+0x114>)
 800200c:	88fb      	ldrh	r3, [r7, #6]
 800200e:	8013      	strh	r3, [r2, #0]
 8002010:	e03b      	b.n	800208a <USART2_CheckDmaReception+0xf6>
			else
			{



				USART2_ProcessData(&bufferUSART2dma[old_pos], DMA_USART2_BUFFER_SIZE - old_pos);
 8002012:	4b1f      	ldr	r3, [pc, #124]	; (8002090 <USART2_CheckDmaReception+0xfc>)
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a24      	ldr	r2, [pc, #144]	; (80020a8 <USART2_CheckDmaReception+0x114>)
 8002018:	8812      	ldrh	r2, [r2, #0]
 800201a:	4611      	mov	r1, r2
 800201c:	4a23      	ldr	r2, [pc, #140]	; (80020ac <USART2_CheckDmaReception+0x118>)
 800201e:	1888      	adds	r0, r1, r2
 8002020:	4a21      	ldr	r2, [pc, #132]	; (80020a8 <USART2_CheckDmaReception+0x114>)
 8002022:	8812      	ldrh	r2, [r2, #0]
 8002024:	f5c2 7280 	rsb	r2, r2, #256	; 0x100
 8002028:	b292      	uxth	r2, r2
 800202a:	4611      	mov	r1, r2
 800202c:	4798      	blx	r3
				//clear bufferUSART2dma
				memset(bufferUSART2dma, 0, DMA_USART2_BUFFER_SIZE);
 800202e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002032:	2100      	movs	r1, #0
 8002034:	481d      	ldr	r0, [pc, #116]	; (80020ac <USART2_CheckDmaReception+0x118>)
 8002036:	f002 f8db 	bl	80041f0 <memset>
				// as was mentioned in datasheet first needs to be disabled
				LL_DMA_DisableChannel(DMA1, LL_DMA_CHANNEL_6);
 800203a:	2106      	movs	r1, #6
 800203c:	4815      	ldr	r0, [pc, #84]	; (8002094 <USART2_CheckDmaReception+0x100>)
 800203e:	f7ff fbe7 	bl	8001810 <LL_DMA_DisableChannel>
				// them reconfigure
				LL_DMA_ConfigAddresses(     DMA1, LL_DMA_CHANNEL_6,
 8002042:	2101      	movs	r1, #1
 8002044:	481a      	ldr	r0, [pc, #104]	; (80020b0 <USART2_CheckDmaReception+0x11c>)
 8002046:	f7ff fe85 	bl	8001d54 <LL_USART_DMA_GetRegAddr>
 800204a:	4605      	mov	r5, r0
 800204c:	4c17      	ldr	r4, [pc, #92]	; (80020ac <USART2_CheckDmaReception+0x118>)
 800204e:	2106      	movs	r1, #6
 8002050:	4810      	ldr	r0, [pc, #64]	; (8002094 <USART2_CheckDmaReception+0x100>)
 8002052:	f7ff fc23 	bl	800189c <LL_DMA_GetDataTransferDirection>
 8002056:	4603      	mov	r3, r0
 8002058:	9300      	str	r3, [sp, #0]
 800205a:	4623      	mov	r3, r4
 800205c:	462a      	mov	r2, r5
 800205e:	2106      	movs	r1, #6
 8002060:	480c      	ldr	r0, [pc, #48]	; (8002094 <USART2_CheckDmaReception+0x100>)
 8002062:	f7ff fd45 	bl	8001af0 <LL_DMA_ConfigAddresses>
											LL_USART_DMA_GetRegAddr(USART2, LL_USART_DMA_REG_DATA_RECEIVE),
											(uint32_t)bufferUSART2dma,
											LL_DMA_GetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6));
				LL_DMA_SetDataLength(DMA1, LL_DMA_CHANNEL_6, DMA_USART2_BUFFER_SIZE);
 8002066:	f44f 7280 	mov.w	r2, #256	; 0x100
 800206a:	2106      	movs	r1, #6
 800206c:	4809      	ldr	r0, [pc, #36]	; (8002094 <USART2_CheckDmaReception+0x100>)
 800206e:	f7ff fd05 	bl	8001a7c <LL_DMA_SetDataLength>
				//lastly enabled
				LL_DMA_EnableChannel(DMA1, LL_DMA_CHANNEL_6);
 8002072:	2106      	movs	r1, #6
 8002074:	4807      	ldr	r0, [pc, #28]	; (8002094 <USART2_CheckDmaReception+0x100>)
 8002076:	f7ff fbab 	bl	80017d0 <LL_DMA_EnableChannel>
				LL_USART_EnableDMAReq_RX(USART2);
 800207a:	480d      	ldr	r0, [pc, #52]	; (80020b0 <USART2_CheckDmaReception+0x11c>)
 800207c:	f7ff fe4a 	bl	8001d14 <LL_USART_EnableDMAReq_RX>


				old_pos = 0;
 8002080:	4b09      	ldr	r3, [pc, #36]	; (80020a8 <USART2_CheckDmaReception+0x114>)
 8002082:	2200      	movs	r2, #0
 8002084:	801a      	strh	r2, [r3, #0]
 8002086:	e000      	b.n	800208a <USART2_CheckDmaReception+0xf6>
	if(USART2_ProcessData == 0) return;
 8002088:	bf00      	nop

			}
		}
}
 800208a:	3708      	adds	r7, #8
 800208c:	46bd      	mov	sp, r7
 800208e:	bdb0      	pop	{r4, r5, r7, pc}
 8002090:	200000a8 	.word	0x200000a8
 8002094:	40020000 	.word	0x40020000
 8002098:	200000b8 	.word	0x200000b8
 800209c:	43800000 	.word	0x43800000
 80020a0:	42c80000 	.word	0x42c80000
 80020a4:	200000bc 	.word	0x200000bc
 80020a8:	200000ac 	.word	0x200000ac
 80020ac:	20000140 	.word	0x20000140
 80020b0:	40004400 	.word	0x40004400

080020b4 <Reset_Handler>:
 80020b4:	f8df d034 	ldr.w	sp, [pc, #52]	; 80020ec <LoopForever+0x2>
 80020b8:	2100      	movs	r1, #0
 80020ba:	e003      	b.n	80020c4 <LoopCopyDataInit>

080020bc <CopyDataInit>:
 80020bc:	4b0c      	ldr	r3, [pc, #48]	; (80020f0 <LoopForever+0x6>)
 80020be:	585b      	ldr	r3, [r3, r1]
 80020c0:	5043      	str	r3, [r0, r1]
 80020c2:	3104      	adds	r1, #4

080020c4 <LoopCopyDataInit>:
 80020c4:	480b      	ldr	r0, [pc, #44]	; (80020f4 <LoopForever+0xa>)
 80020c6:	4b0c      	ldr	r3, [pc, #48]	; (80020f8 <LoopForever+0xe>)
 80020c8:	1842      	adds	r2, r0, r1
 80020ca:	429a      	cmp	r2, r3
 80020cc:	d3f6      	bcc.n	80020bc <CopyDataInit>
 80020ce:	4a0b      	ldr	r2, [pc, #44]	; (80020fc <LoopForever+0x12>)
 80020d0:	e002      	b.n	80020d8 <LoopFillZerobss>

080020d2 <FillZerobss>:
 80020d2:	2300      	movs	r3, #0
 80020d4:	f842 3b04 	str.w	r3, [r2], #4

080020d8 <LoopFillZerobss>:
 80020d8:	4b09      	ldr	r3, [pc, #36]	; (8002100 <LoopForever+0x16>)
 80020da:	429a      	cmp	r2, r3
 80020dc:	d3f9      	bcc.n	80020d2 <FillZerobss>
 80020de:	f7ff f9c3 	bl	8001468 <SystemInit>
 80020e2:	f002 f861 	bl	80041a8 <__libc_init_array>
 80020e6:	f7fe fe8f 	bl	8000e08 <main>

080020ea <LoopForever>:
 80020ea:	e7fe      	b.n	80020ea <LoopForever>
 80020ec:	20003000 	.word	0x20003000
 80020f0:	08006118 	.word	0x08006118
 80020f4:	20000000 	.word	0x20000000
 80020f8:	20000070 	.word	0x20000070
 80020fc:	20000070 	.word	0x20000070
 8002100:	20000248 	.word	0x20000248

08002104 <ADC1_2_IRQHandler>:
 8002104:	e7fe      	b.n	8002104 <ADC1_2_IRQHandler>
	...

08002108 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800210c:	4b08      	ldr	r3, [pc, #32]	; (8002130 <HAL_Init+0x28>)
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	4a07      	ldr	r2, [pc, #28]	; (8002130 <HAL_Init+0x28>)
 8002112:	f043 0310 	orr.w	r3, r3, #16
 8002116:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002118:	2003      	movs	r0, #3
 800211a:	f000 f91f 	bl	800235c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800211e:	2000      	movs	r0, #0
 8002120:	f000 f808 	bl	8002134 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002124:	f7fe ffe2 	bl	80010ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002128:	2300      	movs	r3, #0
}
 800212a:	4618      	mov	r0, r3
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	40022000 	.word	0x40022000

08002134 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800213c:	4b12      	ldr	r3, [pc, #72]	; (8002188 <HAL_InitTick+0x54>)
 800213e:	681a      	ldr	r2, [r3, #0]
 8002140:	4b12      	ldr	r3, [pc, #72]	; (800218c <HAL_InitTick+0x58>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	4619      	mov	r1, r3
 8002146:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800214a:	fbb3 f3f1 	udiv	r3, r3, r1
 800214e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002152:	4618      	mov	r0, r3
 8002154:	f000 f937 	bl	80023c6 <HAL_SYSTICK_Config>
 8002158:	4603      	mov	r3, r0
 800215a:	2b00      	cmp	r3, #0
 800215c:	d001      	beq.n	8002162 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800215e:	2301      	movs	r3, #1
 8002160:	e00e      	b.n	8002180 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	2b0f      	cmp	r3, #15
 8002166:	d80a      	bhi.n	800217e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002168:	2200      	movs	r2, #0
 800216a:	6879      	ldr	r1, [r7, #4]
 800216c:	f04f 30ff 	mov.w	r0, #4294967295
 8002170:	f000 f8ff 	bl	8002372 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002174:	4a06      	ldr	r2, [pc, #24]	; (8002190 <HAL_InitTick+0x5c>)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800217a:	2300      	movs	r3, #0
 800217c:	e000      	b.n	8002180 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800217e:	2301      	movs	r3, #1
}
 8002180:	4618      	mov	r0, r3
 8002182:	3708      	adds	r7, #8
 8002184:	46bd      	mov	sp, r7
 8002186:	bd80      	pop	{r7, pc}
 8002188:	20000000 	.word	0x20000000
 800218c:	20000008 	.word	0x20000008
 8002190:	20000004 	.word	0x20000004

08002194 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002194:	b480      	push	{r7}
 8002196:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002198:	4b06      	ldr	r3, [pc, #24]	; (80021b4 <HAL_IncTick+0x20>)
 800219a:	781b      	ldrb	r3, [r3, #0]
 800219c:	461a      	mov	r2, r3
 800219e:	4b06      	ldr	r3, [pc, #24]	; (80021b8 <HAL_IncTick+0x24>)
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	4413      	add	r3, r2
 80021a4:	4a04      	ldr	r2, [pc, #16]	; (80021b8 <HAL_IncTick+0x24>)
 80021a6:	6013      	str	r3, [r2, #0]
}
 80021a8:	bf00      	nop
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr
 80021b2:	bf00      	nop
 80021b4:	20000008 	.word	0x20000008
 80021b8:	20000240 	.word	0x20000240

080021bc <__NVIC_SetPriorityGrouping>:
{
 80021bc:	b480      	push	{r7}
 80021be:	b085      	sub	sp, #20
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	f003 0307 	and.w	r3, r3, #7
 80021ca:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021cc:	4b0c      	ldr	r3, [pc, #48]	; (8002200 <__NVIC_SetPriorityGrouping+0x44>)
 80021ce:	68db      	ldr	r3, [r3, #12]
 80021d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021d2:	68ba      	ldr	r2, [r7, #8]
 80021d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80021d8:	4013      	ands	r3, r2
 80021da:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021e0:	68bb      	ldr	r3, [r7, #8]
 80021e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80021e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80021ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021ee:	4a04      	ldr	r2, [pc, #16]	; (8002200 <__NVIC_SetPriorityGrouping+0x44>)
 80021f0:	68bb      	ldr	r3, [r7, #8]
 80021f2:	60d3      	str	r3, [r2, #12]
}
 80021f4:	bf00      	nop
 80021f6:	3714      	adds	r7, #20
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr
 8002200:	e000ed00 	.word	0xe000ed00

08002204 <__NVIC_GetPriorityGrouping>:
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002208:	4b04      	ldr	r3, [pc, #16]	; (800221c <__NVIC_GetPriorityGrouping+0x18>)
 800220a:	68db      	ldr	r3, [r3, #12]
 800220c:	0a1b      	lsrs	r3, r3, #8
 800220e:	f003 0307 	and.w	r3, r3, #7
}
 8002212:	4618      	mov	r0, r3
 8002214:	46bd      	mov	sp, r7
 8002216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800221a:	4770      	bx	lr
 800221c:	e000ed00 	.word	0xe000ed00

08002220 <__NVIC_EnableIRQ>:
{
 8002220:	b480      	push	{r7}
 8002222:	b083      	sub	sp, #12
 8002224:	af00      	add	r7, sp, #0
 8002226:	4603      	mov	r3, r0
 8002228:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800222a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800222e:	2b00      	cmp	r3, #0
 8002230:	db0b      	blt.n	800224a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002232:	79fb      	ldrb	r3, [r7, #7]
 8002234:	f003 021f 	and.w	r2, r3, #31
 8002238:	4907      	ldr	r1, [pc, #28]	; (8002258 <__NVIC_EnableIRQ+0x38>)
 800223a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800223e:	095b      	lsrs	r3, r3, #5
 8002240:	2001      	movs	r0, #1
 8002242:	fa00 f202 	lsl.w	r2, r0, r2
 8002246:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800224a:	bf00      	nop
 800224c:	370c      	adds	r7, #12
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	e000e100 	.word	0xe000e100

0800225c <__NVIC_SetPriority>:
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	4603      	mov	r3, r0
 8002264:	6039      	str	r1, [r7, #0]
 8002266:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002268:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800226c:	2b00      	cmp	r3, #0
 800226e:	db0a      	blt.n	8002286 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	b2da      	uxtb	r2, r3
 8002274:	490c      	ldr	r1, [pc, #48]	; (80022a8 <__NVIC_SetPriority+0x4c>)
 8002276:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800227a:	0112      	lsls	r2, r2, #4
 800227c:	b2d2      	uxtb	r2, r2
 800227e:	440b      	add	r3, r1
 8002280:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8002284:	e00a      	b.n	800229c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	b2da      	uxtb	r2, r3
 800228a:	4908      	ldr	r1, [pc, #32]	; (80022ac <__NVIC_SetPriority+0x50>)
 800228c:	79fb      	ldrb	r3, [r7, #7]
 800228e:	f003 030f 	and.w	r3, r3, #15
 8002292:	3b04      	subs	r3, #4
 8002294:	0112      	lsls	r2, r2, #4
 8002296:	b2d2      	uxtb	r2, r2
 8002298:	440b      	add	r3, r1
 800229a:	761a      	strb	r2, [r3, #24]
}
 800229c:	bf00      	nop
 800229e:	370c      	adds	r7, #12
 80022a0:	46bd      	mov	sp, r7
 80022a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a6:	4770      	bx	lr
 80022a8:	e000e100 	.word	0xe000e100
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022b0:	b480      	push	{r7}
 80022b2:	b089      	sub	sp, #36	; 0x24
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	60f8      	str	r0, [r7, #12]
 80022b8:	60b9      	str	r1, [r7, #8]
 80022ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f003 0307 	and.w	r3, r3, #7
 80022c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022c4:	69fb      	ldr	r3, [r7, #28]
 80022c6:	f1c3 0307 	rsb	r3, r3, #7
 80022ca:	2b04      	cmp	r3, #4
 80022cc:	bf28      	it	cs
 80022ce:	2304      	movcs	r3, #4
 80022d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022d2:	69fb      	ldr	r3, [r7, #28]
 80022d4:	3304      	adds	r3, #4
 80022d6:	2b06      	cmp	r3, #6
 80022d8:	d902      	bls.n	80022e0 <NVIC_EncodePriority+0x30>
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	3b03      	subs	r3, #3
 80022de:	e000      	b.n	80022e2 <NVIC_EncodePriority+0x32>
 80022e0:	2300      	movs	r3, #0
 80022e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022e4:	f04f 32ff 	mov.w	r2, #4294967295
 80022e8:	69bb      	ldr	r3, [r7, #24]
 80022ea:	fa02 f303 	lsl.w	r3, r2, r3
 80022ee:	43da      	mvns	r2, r3
 80022f0:	68bb      	ldr	r3, [r7, #8]
 80022f2:	401a      	ands	r2, r3
 80022f4:	697b      	ldr	r3, [r7, #20]
 80022f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80022f8:	f04f 31ff 	mov.w	r1, #4294967295
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	fa01 f303 	lsl.w	r3, r1, r3
 8002302:	43d9      	mvns	r1, r3
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002308:	4313      	orrs	r3, r2
         );
}
 800230a:	4618      	mov	r0, r3
 800230c:	3724      	adds	r7, #36	; 0x24
 800230e:	46bd      	mov	sp, r7
 8002310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002314:	4770      	bx	lr
	...

08002318 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b082      	sub	sp, #8
 800231c:	af00      	add	r7, sp, #0
 800231e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	3b01      	subs	r3, #1
 8002324:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002328:	d301      	bcc.n	800232e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800232a:	2301      	movs	r3, #1
 800232c:	e00f      	b.n	800234e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800232e:	4a0a      	ldr	r2, [pc, #40]	; (8002358 <SysTick_Config+0x40>)
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	3b01      	subs	r3, #1
 8002334:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002336:	210f      	movs	r1, #15
 8002338:	f04f 30ff 	mov.w	r0, #4294967295
 800233c:	f7ff ff8e 	bl	800225c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002340:	4b05      	ldr	r3, [pc, #20]	; (8002358 <SysTick_Config+0x40>)
 8002342:	2200      	movs	r2, #0
 8002344:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002346:	4b04      	ldr	r3, [pc, #16]	; (8002358 <SysTick_Config+0x40>)
 8002348:	2207      	movs	r2, #7
 800234a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3708      	adds	r7, #8
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	e000e010 	.word	0xe000e010

0800235c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b082      	sub	sp, #8
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002364:	6878      	ldr	r0, [r7, #4]
 8002366:	f7ff ff29 	bl	80021bc <__NVIC_SetPriorityGrouping>
}
 800236a:	bf00      	nop
 800236c:	3708      	adds	r7, #8
 800236e:	46bd      	mov	sp, r7
 8002370:	bd80      	pop	{r7, pc}

08002372 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002372:	b580      	push	{r7, lr}
 8002374:	b086      	sub	sp, #24
 8002376:	af00      	add	r7, sp, #0
 8002378:	4603      	mov	r3, r0
 800237a:	60b9      	str	r1, [r7, #8]
 800237c:	607a      	str	r2, [r7, #4]
 800237e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002380:	2300      	movs	r3, #0
 8002382:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002384:	f7ff ff3e 	bl	8002204 <__NVIC_GetPriorityGrouping>
 8002388:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800238a:	687a      	ldr	r2, [r7, #4]
 800238c:	68b9      	ldr	r1, [r7, #8]
 800238e:	6978      	ldr	r0, [r7, #20]
 8002390:	f7ff ff8e 	bl	80022b0 <NVIC_EncodePriority>
 8002394:	4602      	mov	r2, r0
 8002396:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800239a:	4611      	mov	r1, r2
 800239c:	4618      	mov	r0, r3
 800239e:	f7ff ff5d 	bl	800225c <__NVIC_SetPriority>
}
 80023a2:	bf00      	nop
 80023a4:	3718      	adds	r7, #24
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bd80      	pop	{r7, pc}

080023aa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023aa:	b580      	push	{r7, lr}
 80023ac:	b082      	sub	sp, #8
 80023ae:	af00      	add	r7, sp, #0
 80023b0:	4603      	mov	r3, r0
 80023b2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023b8:	4618      	mov	r0, r3
 80023ba:	f7ff ff31 	bl	8002220 <__NVIC_EnableIRQ>
}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023c6:	b580      	push	{r7, lr}
 80023c8:	b082      	sub	sp, #8
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023ce:	6878      	ldr	r0, [r7, #4]
 80023d0:	f7ff ffa2 	bl	8002318 <SysTick_Config>
 80023d4:	4603      	mov	r3, r0
}
 80023d6:	4618      	mov	r0, r3
 80023d8:	3708      	adds	r7, #8
 80023da:	46bd      	mov	sp, r7
 80023dc:	bd80      	pop	{r7, pc}
	...

080023e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b087      	sub	sp, #28
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
 80023e8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80023ea:	2300      	movs	r3, #0
 80023ec:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023ee:	e14e      	b.n	800268e <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80023f0:	683b      	ldr	r3, [r7, #0]
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	2101      	movs	r1, #1
 80023f6:	697b      	ldr	r3, [r7, #20]
 80023f8:	fa01 f303 	lsl.w	r3, r1, r3
 80023fc:	4013      	ands	r3, r2
 80023fe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2b00      	cmp	r3, #0
 8002404:	f000 8140 	beq.w	8002688 <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002408:	683b      	ldr	r3, [r7, #0]
 800240a:	685b      	ldr	r3, [r3, #4]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d00b      	beq.n	8002428 <HAL_GPIO_Init+0x48>
 8002410:	683b      	ldr	r3, [r7, #0]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	2b02      	cmp	r3, #2
 8002416:	d007      	beq.n	8002428 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002418:	683b      	ldr	r3, [r7, #0]
 800241a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800241c:	2b11      	cmp	r3, #17
 800241e:	d003      	beq.n	8002428 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	685b      	ldr	r3, [r3, #4]
 8002424:	2b12      	cmp	r3, #18
 8002426:	d130      	bne.n	800248a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	689b      	ldr	r3, [r3, #8]
 800242c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	005b      	lsls	r3, r3, #1
 8002432:	2203      	movs	r2, #3
 8002434:	fa02 f303 	lsl.w	r3, r2, r3
 8002438:	43db      	mvns	r3, r3
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	4013      	ands	r3, r2
 800243e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	68da      	ldr	r2, [r3, #12]
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	005b      	lsls	r3, r3, #1
 8002448:	fa02 f303 	lsl.w	r3, r2, r3
 800244c:	693a      	ldr	r2, [r7, #16]
 800244e:	4313      	orrs	r3, r2
 8002450:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	693a      	ldr	r2, [r7, #16]
 8002456:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800245e:	2201      	movs	r2, #1
 8002460:	697b      	ldr	r3, [r7, #20]
 8002462:	fa02 f303 	lsl.w	r3, r2, r3
 8002466:	43db      	mvns	r3, r3
 8002468:	693a      	ldr	r2, [r7, #16]
 800246a:	4013      	ands	r3, r2
 800246c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	685b      	ldr	r3, [r3, #4]
 8002472:	091b      	lsrs	r3, r3, #4
 8002474:	f003 0201 	and.w	r2, r3, #1
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	fa02 f303 	lsl.w	r3, r2, r3
 800247e:	693a      	ldr	r2, [r7, #16]
 8002480:	4313      	orrs	r3, r2
 8002482:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	693a      	ldr	r2, [r7, #16]
 8002488:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	68db      	ldr	r3, [r3, #12]
 800248e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002490:	697b      	ldr	r3, [r7, #20]
 8002492:	005b      	lsls	r3, r3, #1
 8002494:	2203      	movs	r2, #3
 8002496:	fa02 f303 	lsl.w	r3, r2, r3
 800249a:	43db      	mvns	r3, r3
 800249c:	693a      	ldr	r2, [r7, #16]
 800249e:	4013      	ands	r3, r2
 80024a0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80024a2:	683b      	ldr	r3, [r7, #0]
 80024a4:	689a      	ldr	r2, [r3, #8]
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	005b      	lsls	r3, r3, #1
 80024aa:	fa02 f303 	lsl.w	r3, r2, r3
 80024ae:	693a      	ldr	r2, [r7, #16]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	693a      	ldr	r2, [r7, #16]
 80024b8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80024ba:	683b      	ldr	r3, [r7, #0]
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	2b02      	cmp	r3, #2
 80024c0:	d003      	beq.n	80024ca <HAL_GPIO_Init+0xea>
 80024c2:	683b      	ldr	r3, [r7, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	2b12      	cmp	r3, #18
 80024c8:	d123      	bne.n	8002512 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80024ca:	697b      	ldr	r3, [r7, #20]
 80024cc:	08da      	lsrs	r2, r3, #3
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	3208      	adds	r2, #8
 80024d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024d6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80024d8:	697b      	ldr	r3, [r7, #20]
 80024da:	f003 0307 	and.w	r3, r3, #7
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	220f      	movs	r2, #15
 80024e2:	fa02 f303 	lsl.w	r3, r2, r3
 80024e6:	43db      	mvns	r3, r3
 80024e8:	693a      	ldr	r2, [r7, #16]
 80024ea:	4013      	ands	r3, r2
 80024ec:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80024ee:	683b      	ldr	r3, [r7, #0]
 80024f0:	691a      	ldr	r2, [r3, #16]
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	f003 0307 	and.w	r3, r3, #7
 80024f8:	009b      	lsls	r3, r3, #2
 80024fa:	fa02 f303 	lsl.w	r3, r2, r3
 80024fe:	693a      	ldr	r2, [r7, #16]
 8002500:	4313      	orrs	r3, r2
 8002502:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	08da      	lsrs	r2, r3, #3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	3208      	adds	r2, #8
 800250c:	6939      	ldr	r1, [r7, #16]
 800250e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002518:	697b      	ldr	r3, [r7, #20]
 800251a:	005b      	lsls	r3, r3, #1
 800251c:	2203      	movs	r2, #3
 800251e:	fa02 f303 	lsl.w	r3, r2, r3
 8002522:	43db      	mvns	r3, r3
 8002524:	693a      	ldr	r2, [r7, #16]
 8002526:	4013      	ands	r3, r2
 8002528:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f003 0203 	and.w	r2, r3, #3
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	fa02 f303 	lsl.w	r3, r2, r3
 800253a:	693a      	ldr	r2, [r7, #16]
 800253c:	4313      	orrs	r3, r2
 800253e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	693a      	ldr	r2, [r7, #16]
 8002544:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	685b      	ldr	r3, [r3, #4]
 800254a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800254e:	2b00      	cmp	r3, #0
 8002550:	f000 809a 	beq.w	8002688 <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002554:	4b55      	ldr	r3, [pc, #340]	; (80026ac <HAL_GPIO_Init+0x2cc>)
 8002556:	699b      	ldr	r3, [r3, #24]
 8002558:	4a54      	ldr	r2, [pc, #336]	; (80026ac <HAL_GPIO_Init+0x2cc>)
 800255a:	f043 0301 	orr.w	r3, r3, #1
 800255e:	6193      	str	r3, [r2, #24]
 8002560:	4b52      	ldr	r3, [pc, #328]	; (80026ac <HAL_GPIO_Init+0x2cc>)
 8002562:	699b      	ldr	r3, [r3, #24]
 8002564:	f003 0301 	and.w	r3, r3, #1
 8002568:	60bb      	str	r3, [r7, #8]
 800256a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800256c:	4a50      	ldr	r2, [pc, #320]	; (80026b0 <HAL_GPIO_Init+0x2d0>)
 800256e:	697b      	ldr	r3, [r7, #20]
 8002570:	089b      	lsrs	r3, r3, #2
 8002572:	3302      	adds	r3, #2
 8002574:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002578:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800257a:	697b      	ldr	r3, [r7, #20]
 800257c:	f003 0303 	and.w	r3, r3, #3
 8002580:	009b      	lsls	r3, r3, #2
 8002582:	220f      	movs	r2, #15
 8002584:	fa02 f303 	lsl.w	r3, r2, r3
 8002588:	43db      	mvns	r3, r3
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	4013      	ands	r3, r2
 800258e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002596:	d013      	beq.n	80025c0 <HAL_GPIO_Init+0x1e0>
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	4a46      	ldr	r2, [pc, #280]	; (80026b4 <HAL_GPIO_Init+0x2d4>)
 800259c:	4293      	cmp	r3, r2
 800259e:	d00d      	beq.n	80025bc <HAL_GPIO_Init+0x1dc>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	4a45      	ldr	r2, [pc, #276]	; (80026b8 <HAL_GPIO_Init+0x2d8>)
 80025a4:	4293      	cmp	r3, r2
 80025a6:	d007      	beq.n	80025b8 <HAL_GPIO_Init+0x1d8>
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	4a44      	ldr	r2, [pc, #272]	; (80026bc <HAL_GPIO_Init+0x2dc>)
 80025ac:	4293      	cmp	r3, r2
 80025ae:	d101      	bne.n	80025b4 <HAL_GPIO_Init+0x1d4>
 80025b0:	2303      	movs	r3, #3
 80025b2:	e006      	b.n	80025c2 <HAL_GPIO_Init+0x1e2>
 80025b4:	2305      	movs	r3, #5
 80025b6:	e004      	b.n	80025c2 <HAL_GPIO_Init+0x1e2>
 80025b8:	2302      	movs	r3, #2
 80025ba:	e002      	b.n	80025c2 <HAL_GPIO_Init+0x1e2>
 80025bc:	2301      	movs	r3, #1
 80025be:	e000      	b.n	80025c2 <HAL_GPIO_Init+0x1e2>
 80025c0:	2300      	movs	r3, #0
 80025c2:	697a      	ldr	r2, [r7, #20]
 80025c4:	f002 0203 	and.w	r2, r2, #3
 80025c8:	0092      	lsls	r2, r2, #2
 80025ca:	4093      	lsls	r3, r2
 80025cc:	693a      	ldr	r2, [r7, #16]
 80025ce:	4313      	orrs	r3, r2
 80025d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80025d2:	4937      	ldr	r1, [pc, #220]	; (80026b0 <HAL_GPIO_Init+0x2d0>)
 80025d4:	697b      	ldr	r3, [r7, #20]
 80025d6:	089b      	lsrs	r3, r3, #2
 80025d8:	3302      	adds	r3, #2
 80025da:	693a      	ldr	r2, [r7, #16]
 80025dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80025e0:	4b37      	ldr	r3, [pc, #220]	; (80026c0 <HAL_GPIO_Init+0x2e0>)
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	43db      	mvns	r3, r3
 80025ea:	693a      	ldr	r2, [r7, #16]
 80025ec:	4013      	ands	r3, r2
 80025ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80025f0:	683b      	ldr	r3, [r7, #0]
 80025f2:	685b      	ldr	r3, [r3, #4]
 80025f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d003      	beq.n	8002604 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 80025fc:	693a      	ldr	r2, [r7, #16]
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	4313      	orrs	r3, r2
 8002602:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002604:	4a2e      	ldr	r2, [pc, #184]	; (80026c0 <HAL_GPIO_Init+0x2e0>)
 8002606:	693b      	ldr	r3, [r7, #16]
 8002608:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800260a:	4b2d      	ldr	r3, [pc, #180]	; (80026c0 <HAL_GPIO_Init+0x2e0>)
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	43db      	mvns	r3, r3
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	4013      	ands	r3, r2
 8002618:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	685b      	ldr	r3, [r3, #4]
 800261e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d003      	beq.n	800262e <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 8002626:	693a      	ldr	r2, [r7, #16]
 8002628:	68fb      	ldr	r3, [r7, #12]
 800262a:	4313      	orrs	r3, r2
 800262c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800262e:	4a24      	ldr	r2, [pc, #144]	; (80026c0 <HAL_GPIO_Init+0x2e0>)
 8002630:	693b      	ldr	r3, [r7, #16]
 8002632:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002634:	4b22      	ldr	r3, [pc, #136]	; (80026c0 <HAL_GPIO_Init+0x2e0>)
 8002636:	689b      	ldr	r3, [r3, #8]
 8002638:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	43db      	mvns	r3, r3
 800263e:	693a      	ldr	r2, [r7, #16]
 8002640:	4013      	ands	r3, r2
 8002642:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002644:	683b      	ldr	r3, [r7, #0]
 8002646:	685b      	ldr	r3, [r3, #4]
 8002648:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800264c:	2b00      	cmp	r3, #0
 800264e:	d003      	beq.n	8002658 <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 8002650:	693a      	ldr	r2, [r7, #16]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	4313      	orrs	r3, r2
 8002656:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002658:	4a19      	ldr	r2, [pc, #100]	; (80026c0 <HAL_GPIO_Init+0x2e0>)
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800265e:	4b18      	ldr	r3, [pc, #96]	; (80026c0 <HAL_GPIO_Init+0x2e0>)
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	43db      	mvns	r3, r3
 8002668:	693a      	ldr	r2, [r7, #16]
 800266a:	4013      	ands	r3, r2
 800266c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800266e:	683b      	ldr	r3, [r7, #0]
 8002670:	685b      	ldr	r3, [r3, #4]
 8002672:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002676:	2b00      	cmp	r3, #0
 8002678:	d003      	beq.n	8002682 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800267a:	693a      	ldr	r2, [r7, #16]
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	4313      	orrs	r3, r2
 8002680:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002682:	4a0f      	ldr	r2, [pc, #60]	; (80026c0 <HAL_GPIO_Init+0x2e0>)
 8002684:	693b      	ldr	r3, [r7, #16]
 8002686:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	3301      	adds	r3, #1
 800268c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	681a      	ldr	r2, [r3, #0]
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	fa22 f303 	lsr.w	r3, r2, r3
 8002698:	2b00      	cmp	r3, #0
 800269a:	f47f aea9 	bne.w	80023f0 <HAL_GPIO_Init+0x10>
  }
}
 800269e:	bf00      	nop
 80026a0:	371c      	adds	r7, #28
 80026a2:	46bd      	mov	sp, r7
 80026a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a8:	4770      	bx	lr
 80026aa:	bf00      	nop
 80026ac:	40021000 	.word	0x40021000
 80026b0:	40010000 	.word	0x40010000
 80026b4:	48000400 	.word	0x48000400
 80026b8:	48000800 	.word	0x48000800
 80026bc:	48000c00 	.word	0x48000c00
 80026c0:	40010400 	.word	0x40010400

080026c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d101      	bne.n	80026d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80026d2:	2301      	movs	r3, #1
 80026d4:	e01d      	b.n	8002712 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d106      	bne.n	80026f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	2200      	movs	r2, #0
 80026e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7fe ffbc 	bl	8001668 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2202      	movs	r2, #2
 80026f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	3304      	adds	r3, #4
 8002700:	4619      	mov	r1, r3
 8002702:	4610      	mov	r0, r2
 8002704:	f000 fc92 	bl	800302c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	2201      	movs	r2, #1
 800270c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3708      	adds	r7, #8
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
	...

0800271c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800271c:	b480      	push	{r7}
 800271e:	b085      	sub	sp, #20
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	68da      	ldr	r2, [r3, #12]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f042 0201 	orr.w	r2, r2, #1
 8002732:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	689a      	ldr	r2, [r3, #8]
 800273a:	4b0c      	ldr	r3, [pc, #48]	; (800276c <HAL_TIM_Base_Start_IT+0x50>)
 800273c:	4013      	ands	r3, r2
 800273e:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002740:	68fb      	ldr	r3, [r7, #12]
 8002742:	2b06      	cmp	r3, #6
 8002744:	d00b      	beq.n	800275e <HAL_TIM_Base_Start_IT+0x42>
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800274c:	d007      	beq.n	800275e <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	681a      	ldr	r2, [r3, #0]
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	f042 0201 	orr.w	r2, r2, #1
 800275c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800275e:	2300      	movs	r3, #0
}
 8002760:	4618      	mov	r0, r3
 8002762:	3714      	adds	r7, #20
 8002764:	46bd      	mov	sp, r7
 8002766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276a:	4770      	bx	lr
 800276c:	00010007 	.word	0x00010007

08002770 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2b00      	cmp	r3, #0
 800277c:	d101      	bne.n	8002782 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 800277e:	2301      	movs	r3, #1
 8002780:	e01d      	b.n	80027be <HAL_TIM_OC_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002788:	b2db      	uxtb	r3, r3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d106      	bne.n	800279c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f815 	bl	80027c6 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2202      	movs	r2, #2
 80027a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	681a      	ldr	r2, [r3, #0]
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	3304      	adds	r3, #4
 80027ac:	4619      	mov	r1, r3
 80027ae:	4610      	mov	r0, r2
 80027b0:	f000 fc3c 	bl	800302c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	2201      	movs	r2, #1
 80027b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80027bc:	2300      	movs	r3, #0
}
 80027be:	4618      	mov	r0, r3
 80027c0:	3708      	adds	r7, #8
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80027c6:	b480      	push	{r7}
 80027c8:	b083      	sub	sp, #12
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80027ce:	bf00      	nop
 80027d0:	370c      	adds	r7, #12
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr

080027da <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80027da:	b580      	push	{r7, lr}
 80027dc:	b082      	sub	sp, #8
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	2b00      	cmp	r3, #0
 80027e6:	d101      	bne.n	80027ec <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80027e8:	2301      	movs	r3, #1
 80027ea:	e01d      	b.n	8002828 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d106      	bne.n	8002806 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2200      	movs	r2, #0
 80027fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002800:	6878      	ldr	r0, [r7, #4]
 8002802:	f000 f815 	bl	8002830 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	2202      	movs	r2, #2
 800280a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	3304      	adds	r3, #4
 8002816:	4619      	mov	r1, r3
 8002818:	4610      	mov	r0, r2
 800281a:	f000 fc07 	bl	800302c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	2201      	movs	r2, #1
 8002822:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002826:	2300      	movs	r3, #0
}
 8002828:	4618      	mov	r0, r3
 800282a:	3708      	adds	r7, #8
 800282c:	46bd      	mov	sp, r7
 800282e:	bd80      	pop	{r7, pc}

08002830 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002830:	b480      	push	{r7}
 8002832:	b083      	sub	sp, #12
 8002834:	af00      	add	r7, sp, #0
 8002836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8002838:	bf00      	nop
 800283a:	370c      	adds	r7, #12
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected (*)
  *         (*) Value not defined for all devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	2201      	movs	r2, #1
 8002854:	6839      	ldr	r1, [r7, #0]
 8002856:	4618      	mov	r0, r3
 8002858:	f000 ffa0 	bl	800379c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a1c      	ldr	r2, [pc, #112]	; (80028d4 <HAL_TIM_PWM_Start+0x90>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d00e      	beq.n	8002884 <HAL_TIM_PWM_Start+0x40>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	4a1b      	ldr	r2, [pc, #108]	; (80028d8 <HAL_TIM_PWM_Start+0x94>)
 800286c:	4293      	cmp	r3, r2
 800286e:	d009      	beq.n	8002884 <HAL_TIM_PWM_Start+0x40>
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	4a19      	ldr	r2, [pc, #100]	; (80028dc <HAL_TIM_PWM_Start+0x98>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d004      	beq.n	8002884 <HAL_TIM_PWM_Start+0x40>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	4a18      	ldr	r2, [pc, #96]	; (80028e0 <HAL_TIM_PWM_Start+0x9c>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d101      	bne.n	8002888 <HAL_TIM_PWM_Start+0x44>
 8002884:	2301      	movs	r3, #1
 8002886:	e000      	b.n	800288a <HAL_TIM_PWM_Start+0x46>
 8002888:	2300      	movs	r3, #0
 800288a:	2b00      	cmp	r3, #0
 800288c:	d007      	beq.n	800289e <HAL_TIM_PWM_Start+0x5a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800289c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	689a      	ldr	r2, [r3, #8]
 80028a4:	4b0f      	ldr	r3, [pc, #60]	; (80028e4 <HAL_TIM_PWM_Start+0xa0>)
 80028a6:	4013      	ands	r3, r2
 80028a8:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	2b06      	cmp	r3, #6
 80028ae:	d00b      	beq.n	80028c8 <HAL_TIM_PWM_Start+0x84>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80028b6:	d007      	beq.n	80028c8 <HAL_TIM_PWM_Start+0x84>
  {
    __HAL_TIM_ENABLE(htim);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	681a      	ldr	r2, [r3, #0]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	f042 0201 	orr.w	r2, r2, #1
 80028c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80028c8:	2300      	movs	r3, #0
}
 80028ca:	4618      	mov	r0, r3
 80028cc:	3710      	adds	r7, #16
 80028ce:	46bd      	mov	sp, r7
 80028d0:	bd80      	pop	{r7, pc}
 80028d2:	bf00      	nop
 80028d4:	40012c00 	.word	0x40012c00
 80028d8:	40014000 	.word	0x40014000
 80028dc:	40014400 	.word	0x40014400
 80028e0:	40014800 	.word	0x40014800
 80028e4:	00010007 	.word	0x00010007

080028e8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80028e8:	b580      	push	{r7, lr}
 80028ea:	b082      	sub	sp, #8
 80028ec:	af00      	add	r7, sp, #0
 80028ee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	691b      	ldr	r3, [r3, #16]
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d122      	bne.n	8002944 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	f003 0302 	and.w	r3, r3, #2
 8002908:	2b02      	cmp	r3, #2
 800290a:	d11b      	bne.n	8002944 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f06f 0202 	mvn.w	r2, #2
 8002914:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2201      	movs	r2, #1
 800291a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	699b      	ldr	r3, [r3, #24]
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	2b00      	cmp	r3, #0
 8002928:	d003      	beq.n	8002932 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f000 fb5f 	bl	8002fee <HAL_TIM_IC_CaptureCallback>
 8002930:	e005      	b.n	800293e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f000 fb51 	bl	8002fda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002938:	6878      	ldr	r0, [r7, #4]
 800293a:	f000 fb62 	bl	8003002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	691b      	ldr	r3, [r3, #16]
 800294a:	f003 0304 	and.w	r3, r3, #4
 800294e:	2b04      	cmp	r3, #4
 8002950:	d122      	bne.n	8002998 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	68db      	ldr	r3, [r3, #12]
 8002958:	f003 0304 	and.w	r3, r3, #4
 800295c:	2b04      	cmp	r3, #4
 800295e:	d11b      	bne.n	8002998 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f06f 0204 	mvn.w	r2, #4
 8002968:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	2202      	movs	r2, #2
 800296e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	699b      	ldr	r3, [r3, #24]
 8002976:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800297a:	2b00      	cmp	r3, #0
 800297c:	d003      	beq.n	8002986 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800297e:	6878      	ldr	r0, [r7, #4]
 8002980:	f000 fb35 	bl	8002fee <HAL_TIM_IC_CaptureCallback>
 8002984:	e005      	b.n	8002992 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f000 fb27 	bl	8002fda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800298c:	6878      	ldr	r0, [r7, #4]
 800298e:	f000 fb38 	bl	8003002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	2200      	movs	r2, #0
 8002996:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	691b      	ldr	r3, [r3, #16]
 800299e:	f003 0308 	and.w	r3, r3, #8
 80029a2:	2b08      	cmp	r3, #8
 80029a4:	d122      	bne.n	80029ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	68db      	ldr	r3, [r3, #12]
 80029ac:	f003 0308 	and.w	r3, r3, #8
 80029b0:	2b08      	cmp	r3, #8
 80029b2:	d11b      	bne.n	80029ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	f06f 0208 	mvn.w	r2, #8
 80029bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	2204      	movs	r2, #4
 80029c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	69db      	ldr	r3, [r3, #28]
 80029ca:	f003 0303 	and.w	r3, r3, #3
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d003      	beq.n	80029da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029d2:	6878      	ldr	r0, [r7, #4]
 80029d4:	f000 fb0b 	bl	8002fee <HAL_TIM_IC_CaptureCallback>
 80029d8:	e005      	b.n	80029e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029da:	6878      	ldr	r0, [r7, #4]
 80029dc:	f000 fafd 	bl	8002fda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f000 fb0e 	bl	8003002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2200      	movs	r2, #0
 80029ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	691b      	ldr	r3, [r3, #16]
 80029f2:	f003 0310 	and.w	r3, r3, #16
 80029f6:	2b10      	cmp	r3, #16
 80029f8:	d122      	bne.n	8002a40 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	68db      	ldr	r3, [r3, #12]
 8002a00:	f003 0310 	and.w	r3, r3, #16
 8002a04:	2b10      	cmp	r3, #16
 8002a06:	d11b      	bne.n	8002a40 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	f06f 0210 	mvn.w	r2, #16
 8002a10:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2208      	movs	r2, #8
 8002a16:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	681b      	ldr	r3, [r3, #0]
 8002a1c:	69db      	ldr	r3, [r3, #28]
 8002a1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d003      	beq.n	8002a2e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a26:	6878      	ldr	r0, [r7, #4]
 8002a28:	f000 fae1 	bl	8002fee <HAL_TIM_IC_CaptureCallback>
 8002a2c:	e005      	b.n	8002a3a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a2e:	6878      	ldr	r0, [r7, #4]
 8002a30:	f000 fad3 	bl	8002fda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a34:	6878      	ldr	r0, [r7, #4]
 8002a36:	f000 fae4 	bl	8003002 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	691b      	ldr	r3, [r3, #16]
 8002a46:	f003 0301 	and.w	r3, r3, #1
 8002a4a:	2b01      	cmp	r3, #1
 8002a4c:	d10e      	bne.n	8002a6c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	68db      	ldr	r3, [r3, #12]
 8002a54:	f003 0301 	and.w	r3, r3, #1
 8002a58:	2b01      	cmp	r3, #1
 8002a5a:	d107      	bne.n	8002a6c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	f06f 0201 	mvn.w	r2, #1
 8002a64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f000 faad 	bl	8002fc6 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	691b      	ldr	r3, [r3, #16]
 8002a72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a76:	2b80      	cmp	r3, #128	; 0x80
 8002a78:	d10e      	bne.n	8002a98 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	68db      	ldr	r3, [r3, #12]
 8002a80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002a84:	2b80      	cmp	r3, #128	; 0x80
 8002a86:	d107      	bne.n	8002a98 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002a90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f000 ff20 	bl	80038d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#if defined(TIM_BDTR_BK2E)
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	691b      	ldr	r3, [r3, #16]
 8002a9e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002aa2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aa6:	d10e      	bne.n	8002ac6 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	68db      	ldr	r3, [r3, #12]
 8002aae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002ab2:	2b80      	cmp	r3, #128	; 0x80
 8002ab4:	d107      	bne.n	8002ac6 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8002abe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8002ac0:	6878      	ldr	r0, [r7, #4]
 8002ac2:	f000 ff13 	bl	80038ec <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
#endif /* TIM_BDTR_BK2E */
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	691b      	ldr	r3, [r3, #16]
 8002acc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ad0:	2b40      	cmp	r3, #64	; 0x40
 8002ad2:	d10e      	bne.n	8002af2 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68db      	ldr	r3, [r3, #12]
 8002ada:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ade:	2b40      	cmp	r3, #64	; 0x40
 8002ae0:	d107      	bne.n	8002af2 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8002aea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f000 fa92 	bl	8003016 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	681b      	ldr	r3, [r3, #0]
 8002af6:	691b      	ldr	r3, [r3, #16]
 8002af8:	f003 0320 	and.w	r3, r3, #32
 8002afc:	2b20      	cmp	r3, #32
 8002afe:	d10e      	bne.n	8002b1e <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	68db      	ldr	r3, [r3, #12]
 8002b06:	f003 0320 	and.w	r3, r3, #32
 8002b0a:	2b20      	cmp	r3, #32
 8002b0c:	d107      	bne.n	8002b1e <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f06f 0220 	mvn.w	r2, #32
 8002b16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b18:	6878      	ldr	r0, [r7, #4]
 8002b1a:	f000 fed3 	bl	80038c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b1e:	bf00      	nop
 8002b20:	3708      	adds	r7, #8
 8002b22:	46bd      	mov	sp, r7
 8002b24:	bd80      	pop	{r7, pc}
	...

08002b28 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b084      	sub	sp, #16
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	60f8      	str	r0, [r7, #12]
 8002b30:	60b9      	str	r1, [r7, #8]
 8002b32:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d101      	bne.n	8002b42 <HAL_TIM_OC_ConfigChannel+0x1a>
 8002b3e:	2302      	movs	r3, #2
 8002b40:	e06c      	b.n	8002c1c <HAL_TIM_OC_ConfigChannel+0xf4>
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	2201      	movs	r2, #1
 8002b46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002b4a:	68fb      	ldr	r3, [r7, #12]
 8002b4c:	2202      	movs	r2, #2
 8002b4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2b14      	cmp	r3, #20
 8002b56:	d857      	bhi.n	8002c08 <HAL_TIM_OC_ConfigChannel+0xe0>
 8002b58:	a201      	add	r2, pc, #4	; (adr r2, 8002b60 <HAL_TIM_OC_ConfigChannel+0x38>)
 8002b5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b5e:	bf00      	nop
 8002b60:	08002bb5 	.word	0x08002bb5
 8002b64:	08002c09 	.word	0x08002c09
 8002b68:	08002c09 	.word	0x08002c09
 8002b6c:	08002c09 	.word	0x08002c09
 8002b70:	08002bc3 	.word	0x08002bc3
 8002b74:	08002c09 	.word	0x08002c09
 8002b78:	08002c09 	.word	0x08002c09
 8002b7c:	08002c09 	.word	0x08002c09
 8002b80:	08002bd1 	.word	0x08002bd1
 8002b84:	08002c09 	.word	0x08002c09
 8002b88:	08002c09 	.word	0x08002c09
 8002b8c:	08002c09 	.word	0x08002c09
 8002b90:	08002bdf 	.word	0x08002bdf
 8002b94:	08002c09 	.word	0x08002c09
 8002b98:	08002c09 	.word	0x08002c09
 8002b9c:	08002c09 	.word	0x08002c09
 8002ba0:	08002bed 	.word	0x08002bed
 8002ba4:	08002c09 	.word	0x08002c09
 8002ba8:	08002c09 	.word	0x08002c09
 8002bac:	08002c09 	.word	0x08002c09
 8002bb0:	08002bfb 	.word	0x08002bfb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	68b9      	ldr	r1, [r7, #8]
 8002bba:	4618      	mov	r0, r3
 8002bbc:	f000 faae 	bl	800311c <TIM_OC1_SetConfig>
      break;
 8002bc0:	e023      	b.n	8002c0a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	68b9      	ldr	r1, [r7, #8]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f000 fb2d 	bl	8003228 <TIM_OC2_SetConfig>
      break;
 8002bce:	e01c      	b.n	8002c0a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002bd0:	68fb      	ldr	r3, [r7, #12]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	68b9      	ldr	r1, [r7, #8]
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	f000 fba6 	bl	8003328 <TIM_OC3_SetConfig>
      break;
 8002bdc:	e015      	b.n	8002c0a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	68b9      	ldr	r1, [r7, #8]
 8002be4:	4618      	mov	r0, r3
 8002be6:	f000 fc1d 	bl	8003424 <TIM_OC4_SetConfig>
      break;
 8002bea:	e00e      	b.n	8002c0a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	68b9      	ldr	r1, [r7, #8]
 8002bf2:	4618      	mov	r0, r3
 8002bf4:	f000 fc7a 	bl	80034ec <TIM_OC5_SetConfig>
      break;
 8002bf8:	e007      	b.n	8002c0a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	68b9      	ldr	r1, [r7, #8]
 8002c00:	4618      	mov	r0, r3
 8002c02:	f000 fcd1 	bl	80035a8 <TIM_OC6_SetConfig>
      break;
 8002c06:	e000      	b.n	8002c0a <HAL_TIM_OC_ConfigChannel+0xe2>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 8002c08:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	2201      	movs	r2, #1
 8002c0e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	2200      	movs	r2, #0
 8002c16:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002c1a:	2300      	movs	r3, #0
}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3710      	adds	r7, #16
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b084      	sub	sp, #16
 8002c28:	af00      	add	r7, sp, #0
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002c30:	68fb      	ldr	r3, [r7, #12]
 8002c32:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c36:	2b01      	cmp	r3, #1
 8002c38:	d101      	bne.n	8002c3e <HAL_TIM_PWM_ConfigChannel+0x1a>
 8002c3a:	2302      	movs	r3, #2
 8002c3c:	e105      	b.n	8002e4a <HAL_TIM_PWM_ConfigChannel+0x226>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	2201      	movs	r2, #1
 8002c42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002c46:	68fb      	ldr	r3, [r7, #12]
 8002c48:	2202      	movs	r2, #2
 8002c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2b14      	cmp	r3, #20
 8002c52:	f200 80f0 	bhi.w	8002e36 <HAL_TIM_PWM_ConfigChannel+0x212>
 8002c56:	a201      	add	r2, pc, #4	; (adr r2, 8002c5c <HAL_TIM_PWM_ConfigChannel+0x38>)
 8002c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c5c:	08002cb1 	.word	0x08002cb1
 8002c60:	08002e37 	.word	0x08002e37
 8002c64:	08002e37 	.word	0x08002e37
 8002c68:	08002e37 	.word	0x08002e37
 8002c6c:	08002cf1 	.word	0x08002cf1
 8002c70:	08002e37 	.word	0x08002e37
 8002c74:	08002e37 	.word	0x08002e37
 8002c78:	08002e37 	.word	0x08002e37
 8002c7c:	08002d33 	.word	0x08002d33
 8002c80:	08002e37 	.word	0x08002e37
 8002c84:	08002e37 	.word	0x08002e37
 8002c88:	08002e37 	.word	0x08002e37
 8002c8c:	08002d73 	.word	0x08002d73
 8002c90:	08002e37 	.word	0x08002e37
 8002c94:	08002e37 	.word	0x08002e37
 8002c98:	08002e37 	.word	0x08002e37
 8002c9c:	08002db5 	.word	0x08002db5
 8002ca0:	08002e37 	.word	0x08002e37
 8002ca4:	08002e37 	.word	0x08002e37
 8002ca8:	08002e37 	.word	0x08002e37
 8002cac:	08002df5 	.word	0x08002df5
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	68b9      	ldr	r1, [r7, #8]
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f000 fa30 	bl	800311c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	699a      	ldr	r2, [r3, #24]
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f042 0208 	orr.w	r2, r2, #8
 8002cca:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	699a      	ldr	r2, [r3, #24]
 8002cd2:	68fb      	ldr	r3, [r7, #12]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f022 0204 	bic.w	r2, r2, #4
 8002cda:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	6999      	ldr	r1, [r3, #24]
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	691a      	ldr	r2, [r3, #16]
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	430a      	orrs	r2, r1
 8002cec:	619a      	str	r2, [r3, #24]
      break;
 8002cee:	e0a3      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68b9      	ldr	r1, [r7, #8]
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f000 fa96 	bl	8003228 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	699a      	ldr	r2, [r3, #24]
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002d0c:	68fb      	ldr	r3, [r7, #12]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	699a      	ldr	r2, [r3, #24]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	6999      	ldr	r1, [r3, #24]
 8002d22:	68bb      	ldr	r3, [r7, #8]
 8002d24:	691b      	ldr	r3, [r3, #16]
 8002d26:	021a      	lsls	r2, r3, #8
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	430a      	orrs	r2, r1
 8002d2e:	619a      	str	r2, [r3, #24]
      break;
 8002d30:	e082      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	68b9      	ldr	r1, [r7, #8]
 8002d38:	4618      	mov	r0, r3
 8002d3a:	f000 faf5 	bl	8003328 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	69da      	ldr	r2, [r3, #28]
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	f042 0208 	orr.w	r2, r2, #8
 8002d4c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	69da      	ldr	r2, [r3, #28]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f022 0204 	bic.w	r2, r2, #4
 8002d5c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	69d9      	ldr	r1, [r3, #28]
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	691a      	ldr	r2, [r3, #16]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	430a      	orrs	r2, r1
 8002d6e:	61da      	str	r2, [r3, #28]
      break;
 8002d70:	e062      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	68b9      	ldr	r1, [r7, #8]
 8002d78:	4618      	mov	r0, r3
 8002d7a:	f000 fb53 	bl	8003424 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	69da      	ldr	r2, [r3, #28]
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002d8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	69da      	ldr	r2, [r3, #28]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	681b      	ldr	r3, [r3, #0]
 8002da2:	69d9      	ldr	r1, [r3, #28]
 8002da4:	68bb      	ldr	r3, [r7, #8]
 8002da6:	691b      	ldr	r3, [r3, #16]
 8002da8:	021a      	lsls	r2, r3, #8
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	430a      	orrs	r2, r1
 8002db0:	61da      	str	r2, [r3, #28]
      break;
 8002db2:	e041      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002db4:	68fb      	ldr	r3, [r7, #12]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68b9      	ldr	r1, [r7, #8]
 8002dba:	4618      	mov	r0, r3
 8002dbc:	f000 fb96 	bl	80034ec <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f042 0208 	orr.w	r2, r2, #8
 8002dce:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	f022 0204 	bic.w	r2, r2, #4
 8002dde:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	691a      	ldr	r2, [r3, #16]
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	430a      	orrs	r2, r1
 8002df0:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002df2:	e021      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002df4:	68fb      	ldr	r3, [r7, #12]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	68b9      	ldr	r1, [r7, #8]
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	f000 fbd4 	bl	80035a8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002e0e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e1e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8002e26:	68bb      	ldr	r3, [r7, #8]
 8002e28:	691b      	ldr	r3, [r3, #16]
 8002e2a:	021a      	lsls	r2, r3, #8
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	430a      	orrs	r2, r1
 8002e32:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8002e34:	e000      	b.n	8002e38 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      break;
 8002e36:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8002e38:	68fb      	ldr	r3, [r7, #12]
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	2200      	movs	r2, #0
 8002e44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e48:	2300      	movs	r3, #0
}
 8002e4a:	4618      	mov	r0, r3
 8002e4c:	3710      	adds	r7, #16
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bd80      	pop	{r7, pc}
 8002e52:	bf00      	nop

08002e54 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b084      	sub	sp, #16
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
 8002e5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e64:	2b01      	cmp	r3, #1
 8002e66:	d101      	bne.n	8002e6c <HAL_TIM_ConfigClockSource+0x18>
 8002e68:	2302      	movs	r3, #2
 8002e6a:	e0a8      	b.n	8002fbe <HAL_TIM_ConfigClockSource+0x16a>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	2201      	movs	r2, #1
 8002e70:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2202      	movs	r2, #2
 8002e78:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002e8a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002e8e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e96:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	68fa      	ldr	r2, [r7, #12]
 8002e9e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ea0:	683b      	ldr	r3, [r7, #0]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	2b40      	cmp	r3, #64	; 0x40
 8002ea6:	d067      	beq.n	8002f78 <HAL_TIM_ConfigClockSource+0x124>
 8002ea8:	2b40      	cmp	r3, #64	; 0x40
 8002eaa:	d80b      	bhi.n	8002ec4 <HAL_TIM_ConfigClockSource+0x70>
 8002eac:	2b10      	cmp	r3, #16
 8002eae:	d073      	beq.n	8002f98 <HAL_TIM_ConfigClockSource+0x144>
 8002eb0:	2b10      	cmp	r3, #16
 8002eb2:	d802      	bhi.n	8002eba <HAL_TIM_ConfigClockSource+0x66>
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d06f      	beq.n	8002f98 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8002eb8:	e078      	b.n	8002fac <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002eba:	2b20      	cmp	r3, #32
 8002ebc:	d06c      	beq.n	8002f98 <HAL_TIM_ConfigClockSource+0x144>
 8002ebe:	2b30      	cmp	r3, #48	; 0x30
 8002ec0:	d06a      	beq.n	8002f98 <HAL_TIM_ConfigClockSource+0x144>
      break;
 8002ec2:	e073      	b.n	8002fac <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002ec4:	2b70      	cmp	r3, #112	; 0x70
 8002ec6:	d00d      	beq.n	8002ee4 <HAL_TIM_ConfigClockSource+0x90>
 8002ec8:	2b70      	cmp	r3, #112	; 0x70
 8002eca:	d804      	bhi.n	8002ed6 <HAL_TIM_ConfigClockSource+0x82>
 8002ecc:	2b50      	cmp	r3, #80	; 0x50
 8002ece:	d033      	beq.n	8002f38 <HAL_TIM_ConfigClockSource+0xe4>
 8002ed0:	2b60      	cmp	r3, #96	; 0x60
 8002ed2:	d041      	beq.n	8002f58 <HAL_TIM_ConfigClockSource+0x104>
      break;
 8002ed4:	e06a      	b.n	8002fac <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8002ed6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002eda:	d066      	beq.n	8002faa <HAL_TIM_ConfigClockSource+0x156>
 8002edc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ee0:	d017      	beq.n	8002f12 <HAL_TIM_ConfigClockSource+0xbe>
      break;
 8002ee2:	e063      	b.n	8002fac <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	6818      	ldr	r0, [r3, #0]
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	6899      	ldr	r1, [r3, #8]
 8002eec:	683b      	ldr	r3, [r7, #0]
 8002eee:	685a      	ldr	r2, [r3, #4]
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	f000 fc32 	bl	800375c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002f06:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68fa      	ldr	r2, [r7, #12]
 8002f0e:	609a      	str	r2, [r3, #8]
      break;
 8002f10:	e04c      	b.n	8002fac <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6818      	ldr	r0, [r3, #0]
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	6899      	ldr	r1, [r3, #8]
 8002f1a:	683b      	ldr	r3, [r7, #0]
 8002f1c:	685a      	ldr	r2, [r3, #4]
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	68db      	ldr	r3, [r3, #12]
 8002f22:	f000 fc1b 	bl	800375c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	689a      	ldr	r2, [r3, #8]
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002f34:	609a      	str	r2, [r3, #8]
      break;
 8002f36:	e039      	b.n	8002fac <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6818      	ldr	r0, [r3, #0]
 8002f3c:	683b      	ldr	r3, [r7, #0]
 8002f3e:	6859      	ldr	r1, [r3, #4]
 8002f40:	683b      	ldr	r3, [r7, #0]
 8002f42:	68db      	ldr	r3, [r3, #12]
 8002f44:	461a      	mov	r2, r3
 8002f46:	f000 fb8f 	bl	8003668 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	2150      	movs	r1, #80	; 0x50
 8002f50:	4618      	mov	r0, r3
 8002f52:	f000 fbe8 	bl	8003726 <TIM_ITRx_SetConfig>
      break;
 8002f56:	e029      	b.n	8002fac <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	6818      	ldr	r0, [r3, #0]
 8002f5c:	683b      	ldr	r3, [r7, #0]
 8002f5e:	6859      	ldr	r1, [r3, #4]
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	68db      	ldr	r3, [r3, #12]
 8002f64:	461a      	mov	r2, r3
 8002f66:	f000 fbae 	bl	80036c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	2160      	movs	r1, #96	; 0x60
 8002f70:	4618      	mov	r0, r3
 8002f72:	f000 fbd8 	bl	8003726 <TIM_ITRx_SetConfig>
      break;
 8002f76:	e019      	b.n	8002fac <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6818      	ldr	r0, [r3, #0]
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	6859      	ldr	r1, [r3, #4]
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	68db      	ldr	r3, [r3, #12]
 8002f84:	461a      	mov	r2, r3
 8002f86:	f000 fb6f 	bl	8003668 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	2140      	movs	r1, #64	; 0x40
 8002f90:	4618      	mov	r0, r3
 8002f92:	f000 fbc8 	bl	8003726 <TIM_ITRx_SetConfig>
      break;
 8002f96:	e009      	b.n	8002fac <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	683b      	ldr	r3, [r7, #0]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4619      	mov	r1, r3
 8002fa2:	4610      	mov	r0, r2
 8002fa4:	f000 fbbf 	bl	8003726 <TIM_ITRx_SetConfig>
      break;
 8002fa8:	e000      	b.n	8002fac <HAL_TIM_ConfigClockSource+0x158>
      break;
 8002faa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2201      	movs	r2, #1
 8002fb0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002fbc:	2300      	movs	r3, #0
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3710      	adds	r7, #16
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}

08002fc6 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fc6:	b480      	push	{r7}
 8002fc8:	b083      	sub	sp, #12
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8002fce:	bf00      	nop
 8002fd0:	370c      	adds	r7, #12
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr

08002fda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fda:	b480      	push	{r7}
 8002fdc:	b083      	sub	sp, #12
 8002fde:	af00      	add	r7, sp, #0
 8002fe0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fe2:	bf00      	nop
 8002fe4:	370c      	adds	r7, #12
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr

08002fee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002fee:	b480      	push	{r7}
 8002ff0:	b083      	sub	sp, #12
 8002ff2:	af00      	add	r7, sp, #0
 8002ff4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002ff6:	bf00      	nop
 8002ff8:	370c      	adds	r7, #12
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003000:	4770      	bx	lr

08003002 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003002:	b480      	push	{r7}
 8003004:	b083      	sub	sp, #12
 8003006:	af00      	add	r7, sp, #0
 8003008:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800300a:	bf00      	nop
 800300c:	370c      	adds	r7, #12
 800300e:	46bd      	mov	sp, r7
 8003010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003014:	4770      	bx	lr

08003016 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003016:	b480      	push	{r7}
 8003018:	b083      	sub	sp, #12
 800301a:	af00      	add	r7, sp, #0
 800301c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800301e:	bf00      	nop
 8003020:	370c      	adds	r7, #12
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr
	...

0800302c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800302c:	b480      	push	{r7}
 800302e:	b085      	sub	sp, #20
 8003030:	af00      	add	r7, sp, #0
 8003032:	6078      	str	r0, [r7, #4]
 8003034:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003036:	687b      	ldr	r3, [r7, #4]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	4a32      	ldr	r2, [pc, #200]	; (8003108 <TIM_Base_SetConfig+0xdc>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d007      	beq.n	8003054 <TIM_Base_SetConfig+0x28>
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800304a:	d003      	beq.n	8003054 <TIM_Base_SetConfig+0x28>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	4a2f      	ldr	r2, [pc, #188]	; (800310c <TIM_Base_SetConfig+0xe0>)
 8003050:	4293      	cmp	r3, r2
 8003052:	d108      	bne.n	8003066 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800305a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	68fa      	ldr	r2, [r7, #12]
 8003062:	4313      	orrs	r3, r2
 8003064:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	4a27      	ldr	r2, [pc, #156]	; (8003108 <TIM_Base_SetConfig+0xdc>)
 800306a:	4293      	cmp	r3, r2
 800306c:	d013      	beq.n	8003096 <TIM_Base_SetConfig+0x6a>
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003074:	d00f      	beq.n	8003096 <TIM_Base_SetConfig+0x6a>
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	4a24      	ldr	r2, [pc, #144]	; (800310c <TIM_Base_SetConfig+0xe0>)
 800307a:	4293      	cmp	r3, r2
 800307c:	d00b      	beq.n	8003096 <TIM_Base_SetConfig+0x6a>
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a23      	ldr	r2, [pc, #140]	; (8003110 <TIM_Base_SetConfig+0xe4>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d007      	beq.n	8003096 <TIM_Base_SetConfig+0x6a>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a22      	ldr	r2, [pc, #136]	; (8003114 <TIM_Base_SetConfig+0xe8>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d003      	beq.n	8003096 <TIM_Base_SetConfig+0x6a>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a21      	ldr	r2, [pc, #132]	; (8003118 <TIM_Base_SetConfig+0xec>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d108      	bne.n	80030a8 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800309c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	68db      	ldr	r3, [r3, #12]
 80030a2:	68fa      	ldr	r2, [r7, #12]
 80030a4:	4313      	orrs	r3, r2
 80030a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80030ae:	683b      	ldr	r3, [r7, #0]
 80030b0:	695b      	ldr	r3, [r3, #20]
 80030b2:	4313      	orrs	r3, r2
 80030b4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	68fa      	ldr	r2, [r7, #12]
 80030ba:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030bc:	683b      	ldr	r3, [r7, #0]
 80030be:	689a      	ldr	r2, [r3, #8]
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030c4:	683b      	ldr	r3, [r7, #0]
 80030c6:	681a      	ldr	r2, [r3, #0]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	4a0e      	ldr	r2, [pc, #56]	; (8003108 <TIM_Base_SetConfig+0xdc>)
 80030d0:	4293      	cmp	r3, r2
 80030d2:	d00b      	beq.n	80030ec <TIM_Base_SetConfig+0xc0>
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	4a0e      	ldr	r2, [pc, #56]	; (8003110 <TIM_Base_SetConfig+0xe4>)
 80030d8:	4293      	cmp	r3, r2
 80030da:	d007      	beq.n	80030ec <TIM_Base_SetConfig+0xc0>
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	4a0d      	ldr	r2, [pc, #52]	; (8003114 <TIM_Base_SetConfig+0xe8>)
 80030e0:	4293      	cmp	r3, r2
 80030e2:	d003      	beq.n	80030ec <TIM_Base_SetConfig+0xc0>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	4a0c      	ldr	r2, [pc, #48]	; (8003118 <TIM_Base_SetConfig+0xec>)
 80030e8:	4293      	cmp	r3, r2
 80030ea:	d103      	bne.n	80030f4 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	691a      	ldr	r2, [r3, #16]
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2201      	movs	r2, #1
 80030f8:	615a      	str	r2, [r3, #20]
}
 80030fa:	bf00      	nop
 80030fc:	3714      	adds	r7, #20
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	40012c00 	.word	0x40012c00
 800310c:	40000400 	.word	0x40000400
 8003110:	40014000 	.word	0x40014000
 8003114:	40014400 	.word	0x40014400
 8003118:	40014800 	.word	0x40014800

0800311c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800311c:	b480      	push	{r7}
 800311e:	b087      	sub	sp, #28
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
 8003124:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6a1b      	ldr	r3, [r3, #32]
 800312a:	f023 0201 	bic.w	r2, r3, #1
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a1b      	ldr	r3, [r3, #32]
 8003136:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	699b      	ldr	r3, [r3, #24]
 8003142:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800314a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800314e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003150:	68fb      	ldr	r3, [r7, #12]
 8003152:	f023 0303 	bic.w	r3, r3, #3
 8003156:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003158:	683b      	ldr	r3, [r7, #0]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	68fa      	ldr	r2, [r7, #12]
 800315e:	4313      	orrs	r3, r2
 8003160:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	f023 0302 	bic.w	r3, r3, #2
 8003168:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800316a:	683b      	ldr	r3, [r7, #0]
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	697a      	ldr	r2, [r7, #20]
 8003170:	4313      	orrs	r3, r2
 8003172:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	4a28      	ldr	r2, [pc, #160]	; (8003218 <TIM_OC1_SetConfig+0xfc>)
 8003178:	4293      	cmp	r3, r2
 800317a:	d00b      	beq.n	8003194 <TIM_OC1_SetConfig+0x78>
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	4a27      	ldr	r2, [pc, #156]	; (800321c <TIM_OC1_SetConfig+0x100>)
 8003180:	4293      	cmp	r3, r2
 8003182:	d007      	beq.n	8003194 <TIM_OC1_SetConfig+0x78>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	4a26      	ldr	r2, [pc, #152]	; (8003220 <TIM_OC1_SetConfig+0x104>)
 8003188:	4293      	cmp	r3, r2
 800318a:	d003      	beq.n	8003194 <TIM_OC1_SetConfig+0x78>
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	4a25      	ldr	r2, [pc, #148]	; (8003224 <TIM_OC1_SetConfig+0x108>)
 8003190:	4293      	cmp	r3, r2
 8003192:	d10c      	bne.n	80031ae <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003194:	697b      	ldr	r3, [r7, #20]
 8003196:	f023 0308 	bic.w	r3, r3, #8
 800319a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	68db      	ldr	r3, [r3, #12]
 80031a0:	697a      	ldr	r2, [r7, #20]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80031a6:	697b      	ldr	r3, [r7, #20]
 80031a8:	f023 0304 	bic.w	r3, r3, #4
 80031ac:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	4a19      	ldr	r2, [pc, #100]	; (8003218 <TIM_OC1_SetConfig+0xfc>)
 80031b2:	4293      	cmp	r3, r2
 80031b4:	d00b      	beq.n	80031ce <TIM_OC1_SetConfig+0xb2>
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	4a18      	ldr	r2, [pc, #96]	; (800321c <TIM_OC1_SetConfig+0x100>)
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d007      	beq.n	80031ce <TIM_OC1_SetConfig+0xb2>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	4a17      	ldr	r2, [pc, #92]	; (8003220 <TIM_OC1_SetConfig+0x104>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d003      	beq.n	80031ce <TIM_OC1_SetConfig+0xb2>
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	4a16      	ldr	r2, [pc, #88]	; (8003224 <TIM_OC1_SetConfig+0x108>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d111      	bne.n	80031f2 <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80031d4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80031d6:	693b      	ldr	r3, [r7, #16]
 80031d8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80031dc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	693a      	ldr	r2, [r7, #16]
 80031e4:	4313      	orrs	r3, r2
 80031e6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80031e8:	683b      	ldr	r3, [r7, #0]
 80031ea:	699b      	ldr	r3, [r3, #24]
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	693a      	ldr	r2, [r7, #16]
 80031f6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	68fa      	ldr	r2, [r7, #12]
 80031fc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	685a      	ldr	r2, [r3, #4]
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	697a      	ldr	r2, [r7, #20]
 800320a:	621a      	str	r2, [r3, #32]
}
 800320c:	bf00      	nop
 800320e:	371c      	adds	r7, #28
 8003210:	46bd      	mov	sp, r7
 8003212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003216:	4770      	bx	lr
 8003218:	40012c00 	.word	0x40012c00
 800321c:	40014000 	.word	0x40014000
 8003220:	40014400 	.word	0x40014400
 8003224:	40014800 	.word	0x40014800

08003228 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003228:	b480      	push	{r7}
 800322a:	b087      	sub	sp, #28
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6a1b      	ldr	r3, [r3, #32]
 8003236:	f023 0210 	bic.w	r2, r3, #16
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6a1b      	ldr	r3, [r3, #32]
 8003242:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	685b      	ldr	r3, [r3, #4]
 8003248:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	699b      	ldr	r3, [r3, #24]
 800324e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003256:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800325a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003262:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	021b      	lsls	r3, r3, #8
 800326a:	68fa      	ldr	r2, [r7, #12]
 800326c:	4313      	orrs	r3, r2
 800326e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003270:	697b      	ldr	r3, [r7, #20]
 8003272:	f023 0320 	bic.w	r3, r3, #32
 8003276:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003278:	683b      	ldr	r3, [r7, #0]
 800327a:	689b      	ldr	r3, [r3, #8]
 800327c:	011b      	lsls	r3, r3, #4
 800327e:	697a      	ldr	r2, [r7, #20]
 8003280:	4313      	orrs	r3, r2
 8003282:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4a24      	ldr	r2, [pc, #144]	; (8003318 <TIM_OC2_SetConfig+0xf0>)
 8003288:	4293      	cmp	r3, r2
 800328a:	d10d      	bne.n	80032a8 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003292:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	68db      	ldr	r3, [r3, #12]
 8003298:	011b      	lsls	r3, r3, #4
 800329a:	697a      	ldr	r2, [r7, #20]
 800329c:	4313      	orrs	r3, r2
 800329e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80032a0:	697b      	ldr	r3, [r7, #20]
 80032a2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032a6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	4a1b      	ldr	r2, [pc, #108]	; (8003318 <TIM_OC2_SetConfig+0xf0>)
 80032ac:	4293      	cmp	r3, r2
 80032ae:	d00b      	beq.n	80032c8 <TIM_OC2_SetConfig+0xa0>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	4a1a      	ldr	r2, [pc, #104]	; (800331c <TIM_OC2_SetConfig+0xf4>)
 80032b4:	4293      	cmp	r3, r2
 80032b6:	d007      	beq.n	80032c8 <TIM_OC2_SetConfig+0xa0>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	4a19      	ldr	r2, [pc, #100]	; (8003320 <TIM_OC2_SetConfig+0xf8>)
 80032bc:	4293      	cmp	r3, r2
 80032be:	d003      	beq.n	80032c8 <TIM_OC2_SetConfig+0xa0>
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	4a18      	ldr	r2, [pc, #96]	; (8003324 <TIM_OC2_SetConfig+0xfc>)
 80032c4:	4293      	cmp	r3, r2
 80032c6:	d113      	bne.n	80032f0 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80032c8:	693b      	ldr	r3, [r7, #16]
 80032ca:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80032ce:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80032d0:	693b      	ldr	r3, [r7, #16]
 80032d2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80032d6:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	695b      	ldr	r3, [r3, #20]
 80032dc:	009b      	lsls	r3, r3, #2
 80032de:	693a      	ldr	r2, [r7, #16]
 80032e0:	4313      	orrs	r3, r2
 80032e2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80032e4:	683b      	ldr	r3, [r7, #0]
 80032e6:	699b      	ldr	r3, [r3, #24]
 80032e8:	009b      	lsls	r3, r3, #2
 80032ea:	693a      	ldr	r2, [r7, #16]
 80032ec:	4313      	orrs	r3, r2
 80032ee:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	693a      	ldr	r2, [r7, #16]
 80032f4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	68fa      	ldr	r2, [r7, #12]
 80032fa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80032fc:	683b      	ldr	r3, [r7, #0]
 80032fe:	685a      	ldr	r2, [r3, #4]
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	697a      	ldr	r2, [r7, #20]
 8003308:	621a      	str	r2, [r3, #32]
}
 800330a:	bf00      	nop
 800330c:	371c      	adds	r7, #28
 800330e:	46bd      	mov	sp, r7
 8003310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003314:	4770      	bx	lr
 8003316:	bf00      	nop
 8003318:	40012c00 	.word	0x40012c00
 800331c:	40014000 	.word	0x40014000
 8003320:	40014400 	.word	0x40014400
 8003324:	40014800 	.word	0x40014800

08003328 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003328:	b480      	push	{r7}
 800332a:	b087      	sub	sp, #28
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
 8003330:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6a1b      	ldr	r3, [r3, #32]
 8003336:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6a1b      	ldr	r3, [r3, #32]
 8003342:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	685b      	ldr	r3, [r3, #4]
 8003348:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	69db      	ldr	r3, [r3, #28]
 800334e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003356:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800335a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	f023 0303 	bic.w	r3, r3, #3
 8003362:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003364:	683b      	ldr	r3, [r7, #0]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	68fa      	ldr	r2, [r7, #12]
 800336a:	4313      	orrs	r3, r2
 800336c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800336e:	697b      	ldr	r3, [r7, #20]
 8003370:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003374:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003376:	683b      	ldr	r3, [r7, #0]
 8003378:	689b      	ldr	r3, [r3, #8]
 800337a:	021b      	lsls	r3, r3, #8
 800337c:	697a      	ldr	r2, [r7, #20]
 800337e:	4313      	orrs	r3, r2
 8003380:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	4a23      	ldr	r2, [pc, #140]	; (8003414 <TIM_OC3_SetConfig+0xec>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d10d      	bne.n	80033a6 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800338a:	697b      	ldr	r3, [r7, #20]
 800338c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003390:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	68db      	ldr	r3, [r3, #12]
 8003396:	021b      	lsls	r3, r3, #8
 8003398:	697a      	ldr	r2, [r7, #20]
 800339a:	4313      	orrs	r3, r2
 800339c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80033a4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	4a1a      	ldr	r2, [pc, #104]	; (8003414 <TIM_OC3_SetConfig+0xec>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d00b      	beq.n	80033c6 <TIM_OC3_SetConfig+0x9e>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	4a19      	ldr	r2, [pc, #100]	; (8003418 <TIM_OC3_SetConfig+0xf0>)
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d007      	beq.n	80033c6 <TIM_OC3_SetConfig+0x9e>
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4a18      	ldr	r2, [pc, #96]	; (800341c <TIM_OC3_SetConfig+0xf4>)
 80033ba:	4293      	cmp	r3, r2
 80033bc:	d003      	beq.n	80033c6 <TIM_OC3_SetConfig+0x9e>
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	4a17      	ldr	r2, [pc, #92]	; (8003420 <TIM_OC3_SetConfig+0xf8>)
 80033c2:	4293      	cmp	r3, r2
 80033c4:	d113      	bne.n	80033ee <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80033cc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80033d4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	011b      	lsls	r3, r3, #4
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	4313      	orrs	r3, r2
 80033e0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	699b      	ldr	r3, [r3, #24]
 80033e6:	011b      	lsls	r3, r3, #4
 80033e8:	693a      	ldr	r2, [r7, #16]
 80033ea:	4313      	orrs	r3, r2
 80033ec:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	693a      	ldr	r2, [r7, #16]
 80033f2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	68fa      	ldr	r2, [r7, #12]
 80033f8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80033fa:	683b      	ldr	r3, [r7, #0]
 80033fc:	685a      	ldr	r2, [r3, #4]
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	697a      	ldr	r2, [r7, #20]
 8003406:	621a      	str	r2, [r3, #32]
}
 8003408:	bf00      	nop
 800340a:	371c      	adds	r7, #28
 800340c:	46bd      	mov	sp, r7
 800340e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003412:	4770      	bx	lr
 8003414:	40012c00 	.word	0x40012c00
 8003418:	40014000 	.word	0x40014000
 800341c:	40014400 	.word	0x40014400
 8003420:	40014800 	.word	0x40014800

08003424 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003424:	b480      	push	{r7}
 8003426:	b087      	sub	sp, #28
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
 800342c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	6a1b      	ldr	r3, [r3, #32]
 8003432:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6a1b      	ldr	r3, [r3, #32]
 800343e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	69db      	ldr	r3, [r3, #28]
 800344a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003452:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003456:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800345e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	021b      	lsls	r3, r3, #8
 8003466:	68fa      	ldr	r2, [r7, #12]
 8003468:	4313      	orrs	r3, r2
 800346a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800346c:	693b      	ldr	r3, [r7, #16]
 800346e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003472:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003474:	683b      	ldr	r3, [r7, #0]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	031b      	lsls	r3, r3, #12
 800347a:	693a      	ldr	r2, [r7, #16]
 800347c:	4313      	orrs	r3, r2
 800347e:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a16      	ldr	r2, [pc, #88]	; (80034dc <TIM_OC4_SetConfig+0xb8>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d00b      	beq.n	80034a0 <TIM_OC4_SetConfig+0x7c>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a15      	ldr	r2, [pc, #84]	; (80034e0 <TIM_OC4_SetConfig+0xbc>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d007      	beq.n	80034a0 <TIM_OC4_SetConfig+0x7c>
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	4a14      	ldr	r2, [pc, #80]	; (80034e4 <TIM_OC4_SetConfig+0xc0>)
 8003494:	4293      	cmp	r3, r2
 8003496:	d003      	beq.n	80034a0 <TIM_OC4_SetConfig+0x7c>
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	4a13      	ldr	r2, [pc, #76]	; (80034e8 <TIM_OC4_SetConfig+0xc4>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d109      	bne.n	80034b4 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80034a0:	697b      	ldr	r3, [r7, #20]
 80034a2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80034a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80034a8:	683b      	ldr	r3, [r7, #0]
 80034aa:	695b      	ldr	r3, [r3, #20]
 80034ac:	019b      	lsls	r3, r3, #6
 80034ae:	697a      	ldr	r2, [r7, #20]
 80034b0:	4313      	orrs	r3, r2
 80034b2:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	697a      	ldr	r2, [r7, #20]
 80034b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	68fa      	ldr	r2, [r7, #12]
 80034be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	685a      	ldr	r2, [r3, #4]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	693a      	ldr	r2, [r7, #16]
 80034cc:	621a      	str	r2, [r3, #32]
}
 80034ce:	bf00      	nop
 80034d0:	371c      	adds	r7, #28
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	40012c00 	.word	0x40012c00
 80034e0:	40014000 	.word	0x40014000
 80034e4:	40014400 	.word	0x40014400
 80034e8:	40014800 	.word	0x40014800

080034ec <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b087      	sub	sp, #28
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6a1b      	ldr	r3, [r3, #32]
 80034fa:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6a1b      	ldr	r3, [r3, #32]
 8003506:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003512:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800351a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800351e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	68fa      	ldr	r2, [r7, #12]
 8003526:	4313      	orrs	r3, r2
 8003528:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800352a:	693b      	ldr	r3, [r7, #16]
 800352c:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8003530:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003532:	683b      	ldr	r3, [r7, #0]
 8003534:	689b      	ldr	r3, [r3, #8]
 8003536:	041b      	lsls	r3, r3, #16
 8003538:	693a      	ldr	r2, [r7, #16]
 800353a:	4313      	orrs	r3, r2
 800353c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	4a15      	ldr	r2, [pc, #84]	; (8003598 <TIM_OC5_SetConfig+0xac>)
 8003542:	4293      	cmp	r3, r2
 8003544:	d00b      	beq.n	800355e <TIM_OC5_SetConfig+0x72>
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	4a14      	ldr	r2, [pc, #80]	; (800359c <TIM_OC5_SetConfig+0xb0>)
 800354a:	4293      	cmp	r3, r2
 800354c:	d007      	beq.n	800355e <TIM_OC5_SetConfig+0x72>
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	4a13      	ldr	r2, [pc, #76]	; (80035a0 <TIM_OC5_SetConfig+0xb4>)
 8003552:	4293      	cmp	r3, r2
 8003554:	d003      	beq.n	800355e <TIM_OC5_SetConfig+0x72>
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	4a12      	ldr	r2, [pc, #72]	; (80035a4 <TIM_OC5_SetConfig+0xb8>)
 800355a:	4293      	cmp	r3, r2
 800355c:	d109      	bne.n	8003572 <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003564:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	695b      	ldr	r3, [r3, #20]
 800356a:	021b      	lsls	r3, r3, #8
 800356c:	697a      	ldr	r2, [r7, #20]
 800356e:	4313      	orrs	r3, r2
 8003570:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	697a      	ldr	r2, [r7, #20]
 8003576:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	68fa      	ldr	r2, [r7, #12]
 800357c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800357e:	683b      	ldr	r3, [r7, #0]
 8003580:	685a      	ldr	r2, [r3, #4]
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	693a      	ldr	r2, [r7, #16]
 800358a:	621a      	str	r2, [r3, #32]
}
 800358c:	bf00      	nop
 800358e:	371c      	adds	r7, #28
 8003590:	46bd      	mov	sp, r7
 8003592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003596:	4770      	bx	lr
 8003598:	40012c00 	.word	0x40012c00
 800359c:	40014000 	.word	0x40014000
 80035a0:	40014400 	.word	0x40014400
 80035a4:	40014800 	.word	0x40014800

080035a8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80035a8:	b480      	push	{r7}
 80035aa:	b087      	sub	sp, #28
 80035ac:	af00      	add	r7, sp, #0
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6a1b      	ldr	r3, [r3, #32]
 80035b6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6a1b      	ldr	r3, [r3, #32]
 80035c2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	685b      	ldr	r3, [r3, #4]
 80035c8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80035d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80035da:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80035dc:	683b      	ldr	r3, [r7, #0]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	021b      	lsls	r3, r3, #8
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	4313      	orrs	r3, r2
 80035e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80035ee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	689b      	ldr	r3, [r3, #8]
 80035f4:	051b      	lsls	r3, r3, #20
 80035f6:	693a      	ldr	r2, [r7, #16]
 80035f8:	4313      	orrs	r3, r2
 80035fa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	4a16      	ldr	r2, [pc, #88]	; (8003658 <TIM_OC6_SetConfig+0xb0>)
 8003600:	4293      	cmp	r3, r2
 8003602:	d00b      	beq.n	800361c <TIM_OC6_SetConfig+0x74>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	4a15      	ldr	r2, [pc, #84]	; (800365c <TIM_OC6_SetConfig+0xb4>)
 8003608:	4293      	cmp	r3, r2
 800360a:	d007      	beq.n	800361c <TIM_OC6_SetConfig+0x74>
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	4a14      	ldr	r2, [pc, #80]	; (8003660 <TIM_OC6_SetConfig+0xb8>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d003      	beq.n	800361c <TIM_OC6_SetConfig+0x74>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	4a13      	ldr	r2, [pc, #76]	; (8003664 <TIM_OC6_SetConfig+0xbc>)
 8003618:	4293      	cmp	r3, r2
 800361a:	d109      	bne.n	8003630 <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800361c:	697b      	ldr	r3, [r7, #20]
 800361e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003622:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003624:	683b      	ldr	r3, [r7, #0]
 8003626:	695b      	ldr	r3, [r3, #20]
 8003628:	029b      	lsls	r3, r3, #10
 800362a:	697a      	ldr	r2, [r7, #20]
 800362c:	4313      	orrs	r3, r2
 800362e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68fa      	ldr	r2, [r7, #12]
 800363a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685a      	ldr	r2, [r3, #4]
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	693a      	ldr	r2, [r7, #16]
 8003648:	621a      	str	r2, [r3, #32]
}
 800364a:	bf00      	nop
 800364c:	371c      	adds	r7, #28
 800364e:	46bd      	mov	sp, r7
 8003650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003654:	4770      	bx	lr
 8003656:	bf00      	nop
 8003658:	40012c00 	.word	0x40012c00
 800365c:	40014000 	.word	0x40014000
 8003660:	40014400 	.word	0x40014400
 8003664:	40014800 	.word	0x40014800

08003668 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003668:	b480      	push	{r7}
 800366a:	b087      	sub	sp, #28
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	6a1b      	ldr	r3, [r3, #32]
 8003678:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6a1b      	ldr	r3, [r3, #32]
 800367e:	f023 0201 	bic.w	r2, r3, #1
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	699b      	ldr	r3, [r3, #24]
 800368a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800368c:	693b      	ldr	r3, [r7, #16]
 800368e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003692:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	011b      	lsls	r3, r3, #4
 8003698:	693a      	ldr	r2, [r7, #16]
 800369a:	4313      	orrs	r3, r2
 800369c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	f023 030a 	bic.w	r3, r3, #10
 80036a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80036a6:	697a      	ldr	r2, [r7, #20]
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	4313      	orrs	r3, r2
 80036ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	693a      	ldr	r2, [r7, #16]
 80036b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	697a      	ldr	r2, [r7, #20]
 80036b8:	621a      	str	r2, [r3, #32]
}
 80036ba:	bf00      	nop
 80036bc:	371c      	adds	r7, #28
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr

080036c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80036c6:	b480      	push	{r7}
 80036c8:	b087      	sub	sp, #28
 80036ca:	af00      	add	r7, sp, #0
 80036cc:	60f8      	str	r0, [r7, #12]
 80036ce:	60b9      	str	r1, [r7, #8]
 80036d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	f023 0210 	bic.w	r2, r3, #16
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	699b      	ldr	r3, [r3, #24]
 80036e2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	6a1b      	ldr	r3, [r3, #32]
 80036e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80036f0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	031b      	lsls	r3, r3, #12
 80036f6:	697a      	ldr	r2, [r7, #20]
 80036f8:	4313      	orrs	r3, r2
 80036fa:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8003702:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	011b      	lsls	r3, r3, #4
 8003708:	693a      	ldr	r2, [r7, #16]
 800370a:	4313      	orrs	r3, r2
 800370c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	697a      	ldr	r2, [r7, #20]
 8003712:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	693a      	ldr	r2, [r7, #16]
 8003718:	621a      	str	r2, [r3, #32]
}
 800371a:	bf00      	nop
 800371c:	371c      	adds	r7, #28
 800371e:	46bd      	mov	sp, r7
 8003720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003724:	4770      	bx	lr

08003726 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003726:	b480      	push	{r7}
 8003728:	b085      	sub	sp, #20
 800372a:	af00      	add	r7, sp, #0
 800372c:	6078      	str	r0, [r7, #4]
 800372e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	689b      	ldr	r3, [r3, #8]
 8003734:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800373c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800373e:	683a      	ldr	r2, [r7, #0]
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	4313      	orrs	r3, r2
 8003744:	f043 0307 	orr.w	r3, r3, #7
 8003748:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	68fa      	ldr	r2, [r7, #12]
 800374e:	609a      	str	r2, [r3, #8]
}
 8003750:	bf00      	nop
 8003752:	3714      	adds	r7, #20
 8003754:	46bd      	mov	sp, r7
 8003756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800375a:	4770      	bx	lr

0800375c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800375c:	b480      	push	{r7}
 800375e:	b087      	sub	sp, #28
 8003760:	af00      	add	r7, sp, #0
 8003762:	60f8      	str	r0, [r7, #12]
 8003764:	60b9      	str	r1, [r7, #8]
 8003766:	607a      	str	r2, [r7, #4]
 8003768:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003770:	697b      	ldr	r3, [r7, #20]
 8003772:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003776:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003778:	683b      	ldr	r3, [r7, #0]
 800377a:	021a      	lsls	r2, r3, #8
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	431a      	orrs	r2, r3
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	4313      	orrs	r3, r2
 8003784:	697a      	ldr	r2, [r7, #20]
 8003786:	4313      	orrs	r3, r2
 8003788:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	697a      	ldr	r2, [r7, #20]
 800378e:	609a      	str	r2, [r3, #8]
}
 8003790:	bf00      	nop
 8003792:	371c      	adds	r7, #28
 8003794:	46bd      	mov	sp, r7
 8003796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800379a:	4770      	bx	lr

0800379c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800379c:	b480      	push	{r7}
 800379e:	b087      	sub	sp, #28
 80037a0:	af00      	add	r7, sp, #0
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80037a8:	68bb      	ldr	r3, [r7, #8]
 80037aa:	f003 031f 	and.w	r3, r3, #31
 80037ae:	2201      	movs	r2, #1
 80037b0:	fa02 f303 	lsl.w	r3, r2, r3
 80037b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	6a1a      	ldr	r2, [r3, #32]
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	43db      	mvns	r3, r3
 80037be:	401a      	ands	r2, r3
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	6a1a      	ldr	r2, [r3, #32]
 80037c8:	68bb      	ldr	r3, [r7, #8]
 80037ca:	f003 031f 	and.w	r3, r3, #31
 80037ce:	6879      	ldr	r1, [r7, #4]
 80037d0:	fa01 f303 	lsl.w	r3, r1, r3
 80037d4:	431a      	orrs	r2, r3
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	621a      	str	r2, [r3, #32]
}
 80037da:	bf00      	nop
 80037dc:	371c      	adds	r7, #28
 80037de:	46bd      	mov	sp, r7
 80037e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e4:	4770      	bx	lr
	...

080037e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d101      	bne.n	8003800 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80037fc:	2302      	movs	r3, #2
 80037fe:	e054      	b.n	80038aa <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2201      	movs	r2, #1
 8003804:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2202      	movs	r2, #2
 800380c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	689b      	ldr	r3, [r3, #8]
 800381e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a24      	ldr	r2, [pc, #144]	; (80038b8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003826:	4293      	cmp	r3, r2
 8003828:	d108      	bne.n	800383c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8003830:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	685b      	ldr	r3, [r3, #4]
 8003836:	68fa      	ldr	r2, [r7, #12]
 8003838:	4313      	orrs	r3, r2
 800383a:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003842:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	68fa      	ldr	r2, [r7, #12]
 800384a:	4313      	orrs	r3, r2
 800384c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	68fa      	ldr	r2, [r7, #12]
 8003854:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4a17      	ldr	r2, [pc, #92]	; (80038b8 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800385c:	4293      	cmp	r3, r2
 800385e:	d00e      	beq.n	800387e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003868:	d009      	beq.n	800387e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	4a13      	ldr	r2, [pc, #76]	; (80038bc <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d004      	beq.n	800387e <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4a11      	ldr	r2, [pc, #68]	; (80038c0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800387a:	4293      	cmp	r3, r2
 800387c:	d10c      	bne.n	8003898 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800387e:	68bb      	ldr	r3, [r7, #8]
 8003880:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003884:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	68ba      	ldr	r2, [r7, #8]
 800388c:	4313      	orrs	r3, r2
 800388e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	68ba      	ldr	r2, [r7, #8]
 8003896:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	2201      	movs	r2, #1
 800389c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	2200      	movs	r2, #0
 80038a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80038a8:	2300      	movs	r3, #0
}
 80038aa:	4618      	mov	r0, r3
 80038ac:	3714      	adds	r7, #20
 80038ae:	46bd      	mov	sp, r7
 80038b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b4:	4770      	bx	lr
 80038b6:	bf00      	nop
 80038b8:	40012c00 	.word	0x40012c00
 80038bc:	40000400 	.word	0x40000400
 80038c0:	40014000 	.word	0x40014000

080038c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80038cc:	bf00      	nop
 80038ce:	370c      	adds	r7, #12
 80038d0:	46bd      	mov	sp, r7
 80038d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d6:	4770      	bx	lr

080038d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80038d8:	b480      	push	{r7}
 80038da:	b083      	sub	sp, #12
 80038dc:	af00      	add	r7, sp, #0
 80038de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80038e0:	bf00      	nop
 80038e2:	370c      	adds	r7, #12
 80038e4:	46bd      	mov	sp, r7
 80038e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ea:	4770      	bx	lr

080038ec <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80038ec:	b480      	push	{r7}
 80038ee:	b083      	sub	sp, #12
 80038f0:	af00      	add	r7, sp, #0
 80038f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80038f4:	bf00      	nop
 80038f6:	370c      	adds	r7, #12
 80038f8:	46bd      	mov	sp, r7
 80038fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038fe:	4770      	bx	lr

08003900 <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 8003900:	b480      	push	{r7}
 8003902:	b089      	sub	sp, #36	; 0x24
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	68bb      	ldr	r3, [r7, #8]
 8003912:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003914:	697b      	ldr	r3, [r7, #20]
 8003916:	fa93 f3a3 	rbit	r3, r3
 800391a:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	fab3 f383 	clz	r3, r3
 8003922:	b2db      	uxtb	r3, r3
 8003924:	005b      	lsls	r3, r3, #1
 8003926:	2103      	movs	r1, #3
 8003928:	fa01 f303 	lsl.w	r3, r1, r3
 800392c:	43db      	mvns	r3, r3
 800392e:	401a      	ands	r2, r3
 8003930:	68bb      	ldr	r3, [r7, #8]
 8003932:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003934:	69fb      	ldr	r3, [r7, #28]
 8003936:	fa93 f3a3 	rbit	r3, r3
 800393a:	61bb      	str	r3, [r7, #24]
  return result;
 800393c:	69bb      	ldr	r3, [r7, #24]
 800393e:	fab3 f383 	clz	r3, r3
 8003942:	b2db      	uxtb	r3, r3
 8003944:	005b      	lsls	r3, r3, #1
 8003946:	6879      	ldr	r1, [r7, #4]
 8003948:	fa01 f303 	lsl.w	r3, r1, r3
 800394c:	431a      	orrs	r2, r3
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	601a      	str	r2, [r3, #0]
}
 8003952:	bf00      	nop
 8003954:	3724      	adds	r7, #36	; 0x24
 8003956:	46bd      	mov	sp, r7
 8003958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395c:	4770      	bx	lr

0800395e <LL_GPIO_SetPinOutputType>:
  *         @arg @ref LL_GPIO_OUTPUT_PUSHPULL
  *         @arg @ref LL_GPIO_OUTPUT_OPENDRAIN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinOutputType(GPIO_TypeDef *GPIOx, uint32_t PinMask, uint32_t OutputType)
{
 800395e:	b480      	push	{r7}
 8003960:	b085      	sub	sp, #20
 8003962:	af00      	add	r7, sp, #0
 8003964:	60f8      	str	r0, [r7, #12]
 8003966:	60b9      	str	r1, [r7, #8]
 8003968:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	68bb      	ldr	r3, [r7, #8]
 8003970:	43db      	mvns	r3, r3
 8003972:	401a      	ands	r2, r3
 8003974:	68bb      	ldr	r3, [r7, #8]
 8003976:	6879      	ldr	r1, [r7, #4]
 8003978:	fb01 f303 	mul.w	r3, r1, r3
 800397c:	431a      	orrs	r2, r3
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	605a      	str	r2, [r3, #4]
}
 8003982:	bf00      	nop
 8003984:	3714      	adds	r7, #20
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr

0800398e <LL_GPIO_SetPinSpeed>:
  *         @arg @ref LL_GPIO_SPEED_FREQ_MEDIUM
  *         @arg @ref LL_GPIO_SPEED_FREQ_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinSpeed(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t  Speed)
{
 800398e:	b480      	push	{r7}
 8003990:	b089      	sub	sp, #36	; 0x24
 8003992:	af00      	add	r7, sp, #0
 8003994:	60f8      	str	r0, [r7, #12]
 8003996:	60b9      	str	r1, [r7, #8]
 8003998:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	689a      	ldr	r2, [r3, #8]
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039a2:	697b      	ldr	r3, [r7, #20]
 80039a4:	fa93 f3a3 	rbit	r3, r3
 80039a8:	613b      	str	r3, [r7, #16]
  return result;
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	fab3 f383 	clz	r3, r3
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	005b      	lsls	r3, r3, #1
 80039b4:	2103      	movs	r1, #3
 80039b6:	fa01 f303 	lsl.w	r3, r1, r3
 80039ba:	43db      	mvns	r3, r3
 80039bc:	401a      	ands	r2, r3
 80039be:	68bb      	ldr	r3, [r7, #8]
 80039c0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039c2:	69fb      	ldr	r3, [r7, #28]
 80039c4:	fa93 f3a3 	rbit	r3, r3
 80039c8:	61bb      	str	r3, [r7, #24]
  return result;
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	fab3 f383 	clz	r3, r3
 80039d0:	b2db      	uxtb	r3, r3
 80039d2:	005b      	lsls	r3, r3, #1
 80039d4:	6879      	ldr	r1, [r7, #4]
 80039d6:	fa01 f303 	lsl.w	r3, r1, r3
 80039da:	431a      	orrs	r2, r3
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	609a      	str	r2, [r3, #8]
             (Speed << (POSITION_VAL(Pin) * 2U)));
}
 80039e0:	bf00      	nop
 80039e2:	3724      	adds	r7, #36	; 0x24
 80039e4:	46bd      	mov	sp, r7
 80039e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ea:	4770      	bx	lr

080039ec <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80039ec:	b480      	push	{r7}
 80039ee:	b089      	sub	sp, #36	; 0x24
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	68da      	ldr	r2, [r3, #12]
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	fa93 f3a3 	rbit	r3, r3
 8003a06:	613b      	str	r3, [r7, #16]
  return result;
 8003a08:	693b      	ldr	r3, [r7, #16]
 8003a0a:	fab3 f383 	clz	r3, r3
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	005b      	lsls	r3, r3, #1
 8003a12:	2103      	movs	r1, #3
 8003a14:	fa01 f303 	lsl.w	r3, r1, r3
 8003a18:	43db      	mvns	r3, r3
 8003a1a:	401a      	ands	r2, r3
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a20:	69fb      	ldr	r3, [r7, #28]
 8003a22:	fa93 f3a3 	rbit	r3, r3
 8003a26:	61bb      	str	r3, [r7, #24]
  return result;
 8003a28:	69bb      	ldr	r3, [r7, #24]
 8003a2a:	fab3 f383 	clz	r3, r3
 8003a2e:	b2db      	uxtb	r3, r3
 8003a30:	005b      	lsls	r3, r3, #1
 8003a32:	6879      	ldr	r1, [r7, #4]
 8003a34:	fa01 f303 	lsl.w	r3, r1, r3
 8003a38:	431a      	orrs	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	60da      	str	r2, [r3, #12]
}
 8003a3e:	bf00      	nop
 8003a40:	3724      	adds	r7, #36	; 0x24
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr

08003a4a <LL_GPIO_SetAFPin_0_7>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_0_7(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8003a4a:	b480      	push	{r7}
 8003a4c:	b089      	sub	sp, #36	; 0x24
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	60f8      	str	r0, [r7, #12]
 8003a52:	60b9      	str	r1, [r7, #8]
 8003a54:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFRL0 << (POSITION_VAL(Pin) * 4U)),
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	6a1a      	ldr	r2, [r3, #32]
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a5e:	697b      	ldr	r3, [r7, #20]
 8003a60:	fa93 f3a3 	rbit	r3, r3
 8003a64:	613b      	str	r3, [r7, #16]
  return result;
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	fab3 f383 	clz	r3, r3
 8003a6c:	b2db      	uxtb	r3, r3
 8003a6e:	009b      	lsls	r3, r3, #2
 8003a70:	210f      	movs	r1, #15
 8003a72:	fa01 f303 	lsl.w	r3, r1, r3
 8003a76:	43db      	mvns	r3, r3
 8003a78:	401a      	ands	r2, r3
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a7e:	69fb      	ldr	r3, [r7, #28]
 8003a80:	fa93 f3a3 	rbit	r3, r3
 8003a84:	61bb      	str	r3, [r7, #24]
  return result;
 8003a86:	69bb      	ldr	r3, [r7, #24]
 8003a88:	fab3 f383 	clz	r3, r3
 8003a8c:	b2db      	uxtb	r3, r3
 8003a8e:	009b      	lsls	r3, r3, #2
 8003a90:	6879      	ldr	r1, [r7, #4]
 8003a92:	fa01 f303 	lsl.w	r3, r1, r3
 8003a96:	431a      	orrs	r2, r3
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	621a      	str	r2, [r3, #32]
             (Alternate << (POSITION_VAL(Pin) * 4U)));
}
 8003a9c:	bf00      	nop
 8003a9e:	3724      	adds	r7, #36	; 0x24
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <LL_GPIO_SetAFPin_8_15>:
  *         @arg @ref LL_GPIO_AF_14
  *         @arg @ref LL_GPIO_AF_15
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetAFPin_8_15(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Alternate)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b089      	sub	sp, #36	; 0x24
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	60f8      	str	r0, [r7, #12]
 8003ab0:	60b9      	str	r1, [r7, #8]
 8003ab2:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFRH0 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003ab8:	68bb      	ldr	r3, [r7, #8]
 8003aba:	0a1b      	lsrs	r3, r3, #8
 8003abc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003abe:	697b      	ldr	r3, [r7, #20]
 8003ac0:	fa93 f3a3 	rbit	r3, r3
 8003ac4:	613b      	str	r3, [r7, #16]
  return result;
 8003ac6:	693b      	ldr	r3, [r7, #16]
 8003ac8:	fab3 f383 	clz	r3, r3
 8003acc:	b2db      	uxtb	r3, r3
 8003ace:	009b      	lsls	r3, r3, #2
 8003ad0:	210f      	movs	r1, #15
 8003ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad6:	43db      	mvns	r3, r3
 8003ad8:	401a      	ands	r2, r3
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	0a1b      	lsrs	r3, r3, #8
 8003ade:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ae0:	69fb      	ldr	r3, [r7, #28]
 8003ae2:	fa93 f3a3 	rbit	r3, r3
 8003ae6:	61bb      	str	r3, [r7, #24]
  return result;
 8003ae8:	69bb      	ldr	r3, [r7, #24]
 8003aea:	fab3 f383 	clz	r3, r3
 8003aee:	b2db      	uxtb	r3, r3
 8003af0:	009b      	lsls	r3, r3, #2
 8003af2:	6879      	ldr	r1, [r7, #4]
 8003af4:	fa01 f303 	lsl.w	r3, r1, r3
 8003af8:	431a      	orrs	r2, r3
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	625a      	str	r2, [r3, #36]	; 0x24
             (Alternate << (POSITION_VAL(Pin >> 8U) * 4U)));
}
 8003afe:	bf00      	nop
 8003b00:	3724      	adds	r7, #36	; 0x24
 8003b02:	46bd      	mov	sp, r7
 8003b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b08:	4770      	bx	lr

08003b0a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8003b0a:	b580      	push	{r7, lr}
 8003b0c:	b088      	sub	sp, #32
 8003b0e:	af00      	add	r7, sp, #0
 8003b10:	6078      	str	r0, [r7, #4]
 8003b12:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	fa93 f3a3 	rbit	r3, r3
 8003b20:	613b      	str	r3, [r7, #16]
  return result;
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	fab3 f383 	clz	r3, r3
 8003b28:	b2db      	uxtb	r3, r3
 8003b2a:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8003b2c:	e051      	b.n	8003bd2 <LL_GPIO_Init+0xc8>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001uL << pinpos);
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	2101      	movs	r1, #1
 8003b34:	69fb      	ldr	r3, [r7, #28]
 8003b36:	fa01 f303 	lsl.w	r3, r1, r3
 8003b3a:	4013      	ands	r3, r2
 8003b3c:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8003b3e:	69bb      	ldr	r3, [r7, #24]
 8003b40:	2b00      	cmp	r3, #0
 8003b42:	d043      	beq.n	8003bcc <LL_GPIO_Init+0xc2>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	685b      	ldr	r3, [r3, #4]
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d003      	beq.n	8003b54 <LL_GPIO_Init+0x4a>
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	685b      	ldr	r3, [r3, #4]
 8003b50:	2b02      	cmp	r3, #2
 8003b52:	d10e      	bne.n	8003b72 <LL_GPIO_Init+0x68>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	689b      	ldr	r3, [r3, #8]
 8003b58:	461a      	mov	r2, r3
 8003b5a:	69b9      	ldr	r1, [r7, #24]
 8003b5c:	6878      	ldr	r0, [r7, #4]
 8003b5e:	f7ff ff16 	bl	800398e <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8003b62:	683b      	ldr	r3, [r7, #0]
 8003b64:	6819      	ldr	r1, [r3, #0]
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	68db      	ldr	r3, [r3, #12]
 8003b6a:	461a      	mov	r2, r3
 8003b6c:	6878      	ldr	r0, [r7, #4]
 8003b6e:	f7ff fef6 	bl	800395e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8003b72:	683b      	ldr	r3, [r7, #0]
 8003b74:	691b      	ldr	r3, [r3, #16]
 8003b76:	461a      	mov	r2, r3
 8003b78:	69b9      	ldr	r1, [r7, #24]
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f7ff ff36 	bl	80039ec <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	685b      	ldr	r3, [r3, #4]
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d11a      	bne.n	8003bbe <LL_GPIO_Init+0xb4>
 8003b88:	69bb      	ldr	r3, [r7, #24]
 8003b8a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	fa93 f3a3 	rbit	r3, r3
 8003b92:	60bb      	str	r3, [r7, #8]
  return result;
 8003b94:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8003b96:	fab3 f383 	clz	r3, r3
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	2b07      	cmp	r3, #7
 8003b9e:	d807      	bhi.n	8003bb0 <LL_GPIO_Init+0xa6>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	695b      	ldr	r3, [r3, #20]
 8003ba4:	461a      	mov	r2, r3
 8003ba6:	69b9      	ldr	r1, [r7, #24]
 8003ba8:	6878      	ldr	r0, [r7, #4]
 8003baa:	f7ff ff4e 	bl	8003a4a <LL_GPIO_SetAFPin_0_7>
 8003bae:	e006      	b.n	8003bbe <LL_GPIO_Init+0xb4>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	695b      	ldr	r3, [r3, #20]
 8003bb4:	461a      	mov	r2, r3
 8003bb6:	69b9      	ldr	r1, [r7, #24]
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f7ff ff75 	bl	8003aa8 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	461a      	mov	r2, r3
 8003bc4:	69b9      	ldr	r1, [r7, #24]
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f7ff fe9a 	bl	8003900 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8003bcc:	69fb      	ldr	r3, [r7, #28]
 8003bce:	3301      	adds	r3, #1
 8003bd0:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00u)
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	681a      	ldr	r2, [r3, #0]
 8003bd6:	69fb      	ldr	r3, [r7, #28]
 8003bd8:	fa22 f303 	lsr.w	r3, r2, r3
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d1a6      	bne.n	8003b2e <LL_GPIO_Init+0x24>
  }

  return (SUCCESS);
 8003be0:	2300      	movs	r3, #0
}
 8003be2:	4618      	mov	r0, r3
 8003be4:	3720      	adds	r7, #32
 8003be6:	46bd      	mov	sp, r7
 8003be8:	bd80      	pop	{r7, pc}
	...

08003bec <LL_RCC_HSI_IsReady>:
{
 8003bec:	b480      	push	{r7}
 8003bee:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 8003bf0:	4b06      	ldr	r3, [pc, #24]	; (8003c0c <LL_RCC_HSI_IsReady+0x20>)
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f003 0302 	and.w	r3, r3, #2
 8003bf8:	2b02      	cmp	r3, #2
 8003bfa:	bf0c      	ite	eq
 8003bfc:	2301      	moveq	r3, #1
 8003bfe:	2300      	movne	r3, #0
 8003c00:	b2db      	uxtb	r3, r3
}
 8003c02:	4618      	mov	r0, r3
 8003c04:	46bd      	mov	sp, r7
 8003c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0a:	4770      	bx	lr
 8003c0c:	40021000 	.word	0x40021000

08003c10 <LL_RCC_LSE_IsReady>:
{
 8003c10:	b480      	push	{r7}
 8003c12:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY));
 8003c14:	4b06      	ldr	r3, [pc, #24]	; (8003c30 <LL_RCC_LSE_IsReady+0x20>)
 8003c16:	6a1b      	ldr	r3, [r3, #32]
 8003c18:	f003 0302 	and.w	r3, r3, #2
 8003c1c:	2b02      	cmp	r3, #2
 8003c1e:	bf0c      	ite	eq
 8003c20:	2301      	moveq	r3, #1
 8003c22:	2300      	movne	r3, #0
 8003c24:	b2db      	uxtb	r3, r3
}
 8003c26:	4618      	mov	r0, r3
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c2e:	4770      	bx	lr
 8003c30:	40021000 	.word	0x40021000

08003c34 <LL_RCC_GetSysClkSource>:
{
 8003c34:	b480      	push	{r7}
 8003c36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8003c38:	4b04      	ldr	r3, [pc, #16]	; (8003c4c <LL_RCC_GetSysClkSource+0x18>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f003 030c 	and.w	r3, r3, #12
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	46bd      	mov	sp, r7
 8003c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c48:	4770      	bx	lr
 8003c4a:	bf00      	nop
 8003c4c:	40021000 	.word	0x40021000

08003c50 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8003c50:	b480      	push	{r7}
 8003c52:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8003c54:	4b04      	ldr	r3, [pc, #16]	; (8003c68 <LL_RCC_GetAHBPrescaler+0x18>)
 8003c56:	685b      	ldr	r3, [r3, #4]
 8003c58:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	46bd      	mov	sp, r7
 8003c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c64:	4770      	bx	lr
 8003c66:	bf00      	nop
 8003c68:	40021000 	.word	0x40021000

08003c6c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8003c6c:	b480      	push	{r7}
 8003c6e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8003c70:	4b04      	ldr	r3, [pc, #16]	; (8003c84 <LL_RCC_GetAPB1Prescaler+0x18>)
 8003c72:	685b      	ldr	r3, [r3, #4]
 8003c74:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	40021000 	.word	0x40021000

08003c88 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8003c8c:	4b04      	ldr	r3, [pc, #16]	; (8003ca0 <LL_RCC_GetAPB2Prescaler+0x18>)
 8003c8e:	685b      	ldr	r3, [r3, #4]
 8003c90:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8003c94:	4618      	mov	r0, r3
 8003c96:	46bd      	mov	sp, r7
 8003c98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9c:	4770      	bx	lr
 8003c9e:	bf00      	nop
 8003ca0:	40021000 	.word	0x40021000

08003ca4 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b083      	sub	sp, #12
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CFGR3, (RCC_CFGR3_USART1SW << USARTx)) | (USARTx << 24U));
 8003cac:	4b07      	ldr	r3, [pc, #28]	; (8003ccc <LL_RCC_GetUSARTClockSource+0x28>)
 8003cae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003cb0:	2103      	movs	r1, #3
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	fa01 f303 	lsl.w	r3, r1, r3
 8003cb8:	401a      	ands	r2, r3
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	061b      	lsls	r3, r3, #24
 8003cbe:	4313      	orrs	r3, r2
}
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	370c      	adds	r7, #12
 8003cc4:	46bd      	mov	sp, r7
 8003cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cca:	4770      	bx	lr
 8003ccc:	40021000 	.word	0x40021000

08003cd0 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *
  *         (*) value not defined in all devices
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8003cd0:	b480      	push	{r7}
 8003cd2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLSRC));
 8003cd4:	4b04      	ldr	r3, [pc, #16]	; (8003ce8 <LL_RCC_PLL_GetMainSource+0x18>)
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
 8003cdc:	4618      	mov	r0, r3
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce4:	4770      	bx	lr
 8003ce6:	bf00      	nop
 8003ce8:	40021000 	.word	0x40021000

08003cec <LL_RCC_PLL_GetMultiplicator>:
  *         @arg @ref LL_RCC_PLL_MUL_14
  *         @arg @ref LL_RCC_PLL_MUL_15
  *         @arg @ref LL_RCC_PLL_MUL_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMultiplicator(void)
{
 8003cec:	b480      	push	{r7}
 8003cee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PLLMUL));
 8003cf0:	4b04      	ldr	r3, [pc, #16]	; (8003d04 <LL_RCC_PLL_GetMultiplicator+0x18>)
 8003cf2:	685b      	ldr	r3, [r3, #4]
 8003cf4:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr
 8003d02:	bf00      	nop
 8003d04:	40021000 	.word	0x40021000

08003d08 <LL_RCC_PLL_GetPrediv>:
  *         @arg @ref LL_RCC_PREDIV_DIV_14
  *         @arg @ref LL_RCC_PREDIV_DIV_15
  *         @arg @ref LL_RCC_PREDIV_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetPrediv(void)
{
 8003d08:	b480      	push	{r7}
 8003d0a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR2, RCC_CFGR2_PREDIV));
 8003d0c:	4b04      	ldr	r3, [pc, #16]	; (8003d20 <LL_RCC_PLL_GetPrediv+0x18>)
 8003d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d10:	f003 030f 	and.w	r3, r3, #15
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	46bd      	mov	sp, r7
 8003d18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d1c:	4770      	bx	lr
 8003d1e:	bf00      	nop
 8003d20:	40021000 	.word	0x40021000

08003d24 <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b082      	sub	sp, #8
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8003d2c:	f000 f860 	bl	8003df0 <RCC_GetSystemClockFreq>
 8003d30:	4602      	mov	r2, r0
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	4618      	mov	r0, r3
 8003d3c:	f000 f87a 	bl	8003e34 <RCC_GetHCLKClockFreq>
 8003d40:	4602      	mov	r2, r0
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	685b      	ldr	r3, [r3, #4]
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	f000 f888 	bl	8003e60 <RCC_GetPCLK1ClockFreq>
 8003d50:	4602      	mov	r2, r0
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	685b      	ldr	r3, [r3, #4]
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f000 f894 	bl	8003e88 <RCC_GetPCLK2ClockFreq>
 8003d60:	4602      	mov	r2, r0
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	60da      	str	r2, [r3, #12]
}
 8003d66:	bf00      	nop
 8003d68:	3708      	adds	r7, #8
 8003d6a:	46bd      	mov	sp, r7
 8003d6c:	bd80      	pop	{r7, pc}
	...

08003d70 <LL_RCC_GetUSARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval USART clock frequency (in Hz)
  *         @arg @ref LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 8003d70:	b580      	push	{r7, lr}
 8003d72:	b084      	sub	sp, #16
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));
#if defined(RCC_CFGR3_USART1SW)
  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d12a      	bne.n	8003dd8 <LL_RCC_GetUSARTClockFreq+0x68>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8003d82:	6878      	ldr	r0, [r7, #4]
 8003d84:	f7ff ff8e 	bl	8003ca4 <LL_RCC_GetUSARTClockSource>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b02      	cmp	r3, #2
 8003d8c:	d00f      	beq.n	8003dae <LL_RCC_GetUSARTClockFreq+0x3e>
 8003d8e:	2b03      	cmp	r3, #3
 8003d90:	d005      	beq.n	8003d9e <LL_RCC_GetUSARTClockFreq+0x2e>
 8003d92:	2b01      	cmp	r3, #1
 8003d94:	d114      	bne.n	8003dc0 <LL_RCC_GetUSARTClockFreq+0x50>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8003d96:	f000 f82b 	bl	8003df0 <RCC_GetSystemClockFreq>
 8003d9a:	60f8      	str	r0, [r7, #12]
        break;
 8003d9c:	e021      	b.n	8003de2 <LL_RCC_GetUSARTClockFreq+0x72>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady())
 8003d9e:	f7ff ff25 	bl	8003bec <LL_RCC_HSI_IsReady>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d019      	beq.n	8003ddc <LL_RCC_GetUSARTClockFreq+0x6c>
        {
          usart_frequency = HSI_VALUE;
 8003da8:	4b10      	ldr	r3, [pc, #64]	; (8003dec <LL_RCC_GetUSARTClockFreq+0x7c>)
 8003daa:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003dac:	e016      	b.n	8003ddc <LL_RCC_GetUSARTClockFreq+0x6c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady())
 8003dae:	f7ff ff2f 	bl	8003c10 <LL_RCC_LSE_IsReady>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b00      	cmp	r3, #0
 8003db6:	d013      	beq.n	8003de0 <LL_RCC_GetUSARTClockFreq+0x70>
        {
          usart_frequency = LSE_VALUE;
 8003db8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dbc:	60fb      	str	r3, [r7, #12]
        }
        break;
 8003dbe:	e00f      	b.n	8003de0 <LL_RCC_GetUSARTClockFreq+0x70>

#if defined(RCC_CFGR3_USART1SW_PCLK1)
      case LL_RCC_USART1_CLKSOURCE_PCLK1:  /* USART1 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8003dc0:	f000 f816 	bl	8003df0 <RCC_GetSystemClockFreq>
 8003dc4:	4603      	mov	r3, r0
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f000 f834 	bl	8003e34 <RCC_GetHCLKClockFreq>
 8003dcc:	4603      	mov	r3, r0
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f000 f846 	bl	8003e60 <RCC_GetPCLK1ClockFreq>
 8003dd4:	60f8      	str	r0, [r7, #12]
#else
      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
#endif /* RCC_CFGR3_USART1SW_PCLK1 */
        break;
 8003dd6:	e004      	b.n	8003de2 <LL_RCC_GetUSARTClockFreq+0x72>
    }
  }
 8003dd8:	bf00      	nop
 8003dda:	e002      	b.n	8003de2 <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8003ddc:	bf00      	nop
 8003dde:	e000      	b.n	8003de2 <LL_RCC_GetUSARTClockFreq+0x72>
        break;
 8003de0:	bf00      	nop
        break;
    }
  }

#endif /* RCC_CFGR3_USART3SW */
  return usart_frequency;
 8003de2:	68fb      	ldr	r3, [r7, #12]
}
 8003de4:	4618      	mov	r0, r3
 8003de6:	3710      	adds	r7, #16
 8003de8:	46bd      	mov	sp, r7
 8003dea:	bd80      	pop	{r7, pc}
 8003dec:	007a1200 	.word	0x007a1200

08003df0 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b082      	sub	sp, #8
 8003df4:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8003df6:	2300      	movs	r3, #0
 8003df8:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8003dfa:	f7ff ff1b 	bl	8003c34 <LL_RCC_GetSysClkSource>
 8003dfe:	4603      	mov	r3, r0
 8003e00:	2b04      	cmp	r3, #4
 8003e02:	d006      	beq.n	8003e12 <RCC_GetSystemClockFreq+0x22>
 8003e04:	2b08      	cmp	r3, #8
 8003e06:	d007      	beq.n	8003e18 <RCC_GetSystemClockFreq+0x28>
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d109      	bne.n	8003e20 <RCC_GetSystemClockFreq+0x30>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8003e0c:	4b08      	ldr	r3, [pc, #32]	; (8003e30 <RCC_GetSystemClockFreq+0x40>)
 8003e0e:	607b      	str	r3, [r7, #4]
      break;
 8003e10:	e009      	b.n	8003e26 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8003e12:	4b07      	ldr	r3, [pc, #28]	; (8003e30 <RCC_GetSystemClockFreq+0x40>)
 8003e14:	607b      	str	r3, [r7, #4]
      break;
 8003e16:	e006      	b.n	8003e26 <RCC_GetSystemClockFreq+0x36>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8003e18:	f000 f84a 	bl	8003eb0 <RCC_PLL_GetFreqDomain_SYS>
 8003e1c:	6078      	str	r0, [r7, #4]
      break;
 8003e1e:	e002      	b.n	8003e26 <RCC_GetSystemClockFreq+0x36>

    default:
      frequency = HSI_VALUE;
 8003e20:	4b03      	ldr	r3, [pc, #12]	; (8003e30 <RCC_GetSystemClockFreq+0x40>)
 8003e22:	607b      	str	r3, [r7, #4]
      break;
 8003e24:	bf00      	nop
  }

  return frequency;
 8003e26:	687b      	ldr	r3, [r7, #4]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3708      	adds	r7, #8
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}
 8003e30:	007a1200 	.word	0x007a1200

08003e34 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b082      	sub	sp, #8
 8003e38:	af00      	add	r7, sp, #0
 8003e3a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8003e3c:	f7ff ff08 	bl	8003c50 <LL_RCC_GetAHBPrescaler>
 8003e40:	4603      	mov	r3, r0
 8003e42:	091b      	lsrs	r3, r3, #4
 8003e44:	f003 030f 	and.w	r3, r3, #15
 8003e48:	4a04      	ldr	r2, [pc, #16]	; (8003e5c <RCC_GetHCLKClockFreq+0x28>)
 8003e4a:	5cd3      	ldrb	r3, [r2, r3]
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	40d3      	lsrs	r3, r2
}
 8003e52:	4618      	mov	r0, r3
 8003e54:	3708      	adds	r7, #8
 8003e56:	46bd      	mov	sp, r7
 8003e58:	bd80      	pop	{r7, pc}
 8003e5a:	bf00      	nop
 8003e5c:	08005fac 	.word	0x08005fac

08003e60 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b082      	sub	sp, #8
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8003e68:	f7ff ff00 	bl	8003c6c <LL_RCC_GetAPB1Prescaler>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	0a1b      	lsrs	r3, r3, #8
 8003e70:	4a04      	ldr	r2, [pc, #16]	; (8003e84 <RCC_GetPCLK1ClockFreq+0x24>)
 8003e72:	5cd3      	ldrb	r3, [r2, r3]
 8003e74:	461a      	mov	r2, r3
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	40d3      	lsrs	r3, r2
}
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	3708      	adds	r7, #8
 8003e7e:	46bd      	mov	sp, r7
 8003e80:	bd80      	pop	{r7, pc}
 8003e82:	bf00      	nop
 8003e84:	08005fbc 	.word	0x08005fbc

08003e88 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8003e88:	b580      	push	{r7, lr}
 8003e8a:	b082      	sub	sp, #8
 8003e8c:	af00      	add	r7, sp, #0
 8003e8e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8003e90:	f7ff fefa 	bl	8003c88 <LL_RCC_GetAPB2Prescaler>
 8003e94:	4603      	mov	r3, r0
 8003e96:	0adb      	lsrs	r3, r3, #11
 8003e98:	4a04      	ldr	r2, [pc, #16]	; (8003eac <RCC_GetPCLK2ClockFreq+0x24>)
 8003e9a:	5cd3      	ldrb	r3, [r2, r3]
 8003e9c:	461a      	mov	r2, r3
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	40d3      	lsrs	r3, r2
}
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	3708      	adds	r7, #8
 8003ea6:	46bd      	mov	sp, r7
 8003ea8:	bd80      	pop	{r7, pc}
 8003eaa:	bf00      	nop
 8003eac:	08005fbc 	.word	0x08005fbc

08003eb0 <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8003eb0:	b590      	push	{r4, r7, lr}
 8003eb2:	b085      	sub	sp, #20
 8003eb4:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq = 0U, pllsource = 0U;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	60fb      	str	r3, [r7, #12]
 8003eba:	2300      	movs	r3, #0
 8003ebc:	60bb      	str	r3, [r7, #8]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL divider) * PLL Multiplicator */

  /* Get PLL source */
  pllsource = LL_RCC_PLL_GetMainSource();
 8003ebe:	f7ff ff07 	bl	8003cd0 <LL_RCC_PLL_GetMainSource>
 8003ec2:	60b8      	str	r0, [r7, #8]

  switch (pllsource)
 8003ec4:	68bb      	ldr	r3, [r7, #8]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d003      	beq.n	8003ed2 <RCC_PLL_GetFreqDomain_SYS+0x22>
 8003eca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003ece:	d003      	beq.n	8003ed8 <RCC_PLL_GetFreqDomain_SYS+0x28>
 8003ed0:	e005      	b.n	8003ede <RCC_PLL_GetFreqDomain_SYS+0x2e>
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
    case LL_RCC_PLLSOURCE_HSI:       /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
#else
    case LL_RCC_PLLSOURCE_HSI_DIV_2: /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE / 2U;
 8003ed2:	4b14      	ldr	r3, [pc, #80]	; (8003f24 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003ed4:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8003ed6:	e005      	b.n	8003ee4 <RCC_PLL_GetFreqDomain_SYS+0x34>

    case LL_RCC_PLLSOURCE_HSE:       /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8003ed8:	4b13      	ldr	r3, [pc, #76]	; (8003f28 <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8003eda:	60fb      	str	r3, [r7, #12]
      break;
 8003edc:	e002      	b.n	8003ee4 <RCC_PLL_GetFreqDomain_SYS+0x34>

    default:
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
      pllinputfreq = HSI_VALUE;
#else
      pllinputfreq = HSI_VALUE / 2U;
 8003ede:	4b11      	ldr	r3, [pc, #68]	; (8003f24 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8003ee0:	60fb      	str	r3, [r7, #12]
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
      break;
 8003ee2:	bf00      	nop
  }
#if defined(RCC_PLLSRC_PREDIV1_SUPPORT)
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetMultiplicator(), LL_RCC_PLL_GetPrediv());
#else
  return __LL_RCC_CALC_PLLCLK_FREQ((pllinputfreq / (LL_RCC_PLL_GetPrediv() + 1U)), LL_RCC_PLL_GetMultiplicator());
 8003ee4:	f7ff ff10 	bl	8003d08 <LL_RCC_PLL_GetPrediv>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	3301      	adds	r3, #1
 8003eec:	68fa      	ldr	r2, [r7, #12]
 8003eee:	fbb2 f4f3 	udiv	r4, r2, r3
 8003ef2:	f7ff fefb 	bl	8003cec <LL_RCC_PLL_GetMultiplicator>
 8003ef6:	4603      	mov	r3, r0
 8003ef8:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003efc:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8003f00:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f02:	687a      	ldr	r2, [r7, #4]
 8003f04:	fa92 f2a2 	rbit	r2, r2
 8003f08:	603a      	str	r2, [r7, #0]
  return result;
 8003f0a:	683a      	ldr	r2, [r7, #0]
 8003f0c:	fab2 f282 	clz	r2, r2
 8003f10:	b2d2      	uxtb	r2, r2
 8003f12:	40d3      	lsrs	r3, r2
 8003f14:	3302      	adds	r3, #2
 8003f16:	fb03 f304 	mul.w	r3, r3, r4
#endif /* RCC_PLLSRC_PREDIV1_SUPPORT */
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3714      	adds	r7, #20
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd90      	pop	{r4, r7, pc}
 8003f22:	bf00      	nop
 8003f24:	003d0900 	.word	0x003d0900
 8003f28:	007a1200 	.word	0x007a1200

08003f2c <LL_USART_IsEnabled>:
{
 8003f2c:	b480      	push	{r7}
 8003f2e:	b083      	sub	sp, #12
 8003f30:	af00      	add	r7, sp, #0
 8003f32:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f003 0301 	and.w	r3, r3, #1
 8003f3c:	2b01      	cmp	r3, #1
 8003f3e:	d101      	bne.n	8003f44 <LL_USART_IsEnabled+0x18>
 8003f40:	2301      	movs	r3, #1
 8003f42:	e000      	b.n	8003f46 <LL_USART_IsEnabled+0x1a>
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	4618      	mov	r0, r3
 8003f48:	370c      	adds	r7, #12
 8003f4a:	46bd      	mov	sp, r7
 8003f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f50:	4770      	bx	lr

08003f52 <LL_USART_SetStopBitsLength>:
{
 8003f52:	b480      	push	{r7}
 8003f54:	b083      	sub	sp, #12
 8003f56:	af00      	add	r7, sp, #0
 8003f58:	6078      	str	r0, [r7, #4]
 8003f5a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003f64:	683b      	ldr	r3, [r7, #0]
 8003f66:	431a      	orrs	r2, r3
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	605a      	str	r2, [r3, #4]
}
 8003f6c:	bf00      	nop
 8003f6e:	370c      	adds	r7, #12
 8003f70:	46bd      	mov	sp, r7
 8003f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f76:	4770      	bx	lr

08003f78 <LL_USART_SetHWFlowCtrl>:
{
 8003f78:	b480      	push	{r7}
 8003f7a:	b083      	sub	sp, #12
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	431a      	orrs	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	609a      	str	r2, [r3, #8]
}
 8003f92:	bf00      	nop
 8003f94:	370c      	adds	r7, #12
 8003f96:	46bd      	mov	sp, r7
 8003f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f9c:	4770      	bx	lr

08003f9e <LL_USART_SetBaudRate>:
{
 8003f9e:	b490      	push	{r4, r7}
 8003fa0:	b086      	sub	sp, #24
 8003fa2:	af00      	add	r7, sp, #0
 8003fa4:	60f8      	str	r0, [r7, #12]
 8003fa6:	60b9      	str	r1, [r7, #8]
 8003fa8:	607a      	str	r2, [r7, #4]
 8003faa:	603b      	str	r3, [r7, #0]
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fb2:	d116      	bne.n	8003fe2 <LL_USART_SetBaudRate+0x44>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 8003fb4:	68bb      	ldr	r3, [r7, #8]
 8003fb6:	005a      	lsls	r2, r3, #1
 8003fb8:	683b      	ldr	r3, [r7, #0]
 8003fba:	085b      	lsrs	r3, r3, #1
 8003fbc:	441a      	add	r2, r3
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fc4:	b29b      	uxth	r3, r3
 8003fc6:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	f64f 74f0 	movw	r4, #65520	; 0xfff0
 8003fce:	401c      	ands	r4, r3
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	085b      	lsrs	r3, r3, #1
 8003fd4:	b29b      	uxth	r3, r3
 8003fd6:	f003 0307 	and.w	r3, r3, #7
 8003fda:	431c      	orrs	r4, r3
    USARTx->BRR = brrtemp;
 8003fdc:	68fb      	ldr	r3, [r7, #12]
 8003fde:	60dc      	str	r4, [r3, #12]
}
 8003fe0:	e00a      	b.n	8003ff8 <LL_USART_SetBaudRate+0x5a>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 8003fe2:	683b      	ldr	r3, [r7, #0]
 8003fe4:	085a      	lsrs	r2, r3, #1
 8003fe6:	68bb      	ldr	r3, [r7, #8]
 8003fe8:	441a      	add	r2, r3
 8003fea:	683b      	ldr	r3, [r7, #0]
 8003fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ff0:	b29b      	uxth	r3, r3
 8003ff2:	461a      	mov	r2, r3
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	60da      	str	r2, [r3, #12]
}
 8003ff8:	bf00      	nop
 8003ffa:	3718      	adds	r7, #24
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bc90      	pop	{r4, r7}
 8004000:	4770      	bx	lr
	...

08004004 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8004004:	b580      	push	{r7, lr}
 8004006:	b088      	sub	sp, #32
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 800400e:	2301      	movs	r3, #1
 8004010:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8004012:	2300      	movs	r3, #0
 8004014:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f7ff ff88 	bl	8003f2c <LL_USART_IsEnabled>
 800401c:	4603      	mov	r3, r0
 800401e:	2b00      	cmp	r3, #0
 8004020:	d14e      	bne.n	80040c0 <LL_USART_Init+0xbc>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681a      	ldr	r2, [r3, #0]
 8004026:	4b29      	ldr	r3, [pc, #164]	; (80040cc <LL_USART_Init+0xc8>)
 8004028:	4013      	ands	r3, r2
 800402a:	683a      	ldr	r2, [r7, #0]
 800402c:	6851      	ldr	r1, [r2, #4]
 800402e:	683a      	ldr	r2, [r7, #0]
 8004030:	68d2      	ldr	r2, [r2, #12]
 8004032:	4311      	orrs	r1, r2
 8004034:	683a      	ldr	r2, [r7, #0]
 8004036:	6912      	ldr	r2, [r2, #16]
 8004038:	4311      	orrs	r1, r2
 800403a:	683a      	ldr	r2, [r7, #0]
 800403c:	6992      	ldr	r2, [r2, #24]
 800403e:	430a      	orrs	r2, r1
 8004040:	431a      	orrs	r2, r3
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	4619      	mov	r1, r3
 800404c:	6878      	ldr	r0, [r7, #4]
 800404e:	f7ff ff80 	bl	8003f52 <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8004052:	683b      	ldr	r3, [r7, #0]
 8004054:	695b      	ldr	r3, [r3, #20]
 8004056:	4619      	mov	r1, r3
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f7ff ff8d 	bl	8003f78 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	4a1b      	ldr	r2, [pc, #108]	; (80040d0 <LL_USART_Init+0xcc>)
 8004062:	4293      	cmp	r3, r2
 8004064:	d104      	bne.n	8004070 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8004066:	2000      	movs	r0, #0
 8004068:	f7ff fe82 	bl	8003d70 <LL_RCC_GetUSARTClockFreq>
 800406c:	61b8      	str	r0, [r7, #24]
 800406e:	e016      	b.n	800409e <LL_USART_Init+0x9a>
    }
    else if (USARTx == USART2)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	4a18      	ldr	r2, [pc, #96]	; (80040d4 <LL_USART_Init+0xd0>)
 8004074:	4293      	cmp	r3, r2
 8004076:	d107      	bne.n	8004088 <LL_USART_Init+0x84>
    {
#if defined(RCC_CFGR3_USART2SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
#else
      /* USART2 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8004078:	f107 0308 	add.w	r3, r7, #8
 800407c:	4618      	mov	r0, r3
 800407e:	f7ff fe51 	bl	8003d24 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	61bb      	str	r3, [r7, #24]
 8004086:	e00a      	b.n	800409e <LL_USART_Init+0x9a>
#endif
    }
    else if (USARTx == USART3)
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	4a13      	ldr	r2, [pc, #76]	; (80040d8 <LL_USART_Init+0xd4>)
 800408c:	4293      	cmp	r3, r2
 800408e:	d106      	bne.n	800409e <LL_USART_Init+0x9a>
    {
#if defined(RCC_CFGR3_USART3SW)
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
#else
      /* USART3 clock is PCLK */
      LL_RCC_GetSystemClocksFreq(&RCC_Clocks);
 8004090:	f107 0308 	add.w	r3, r7, #8
 8004094:	4618      	mov	r0, r3
 8004096:	f7ff fe45 	bl	8003d24 <LL_RCC_GetSystemClocksFreq>
      periphclk = RCC_Clocks.PCLK1_Frequency;
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	2b00      	cmp	r3, #0
 80040a2:	d00d      	beq.n	80040c0 <LL_USART_Init+0xbc>
        && (USART_InitStruct->BaudRate != 0U))
 80040a4:	683b      	ldr	r3, [r7, #0]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d009      	beq.n	80040c0 <LL_USART_Init+0xbc>
    {
      status = SUCCESS;
 80040ac:	2300      	movs	r3, #0
 80040ae:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 80040b0:	683b      	ldr	r3, [r7, #0]
 80040b2:	699a      	ldr	r2, [r3, #24]
 80040b4:	683b      	ldr	r3, [r7, #0]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	69b9      	ldr	r1, [r7, #24]
 80040ba:	6878      	ldr	r0, [r7, #4]
 80040bc:	f7ff ff6f 	bl	8003f9e <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MAX(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 80040c0:	7ffb      	ldrb	r3, [r7, #31]
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3720      	adds	r7, #32
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}
 80040ca:	bf00      	nop
 80040cc:	efff69f3 	.word	0xefff69f3
 80040d0:	40013800 	.word	0x40013800
 80040d4:	40004400 	.word	0x40004400
 80040d8:	40004800 	.word	0x40004800

080040dc <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 80040e4:	4b0e      	ldr	r3, [pc, #56]	; (8004120 <LL_mDelay+0x44>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	60fb      	str	r3, [r7, #12]
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 80040ea:	68fb      	ldr	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (Delay < LL_MAX_DELAY)
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80040f2:	d00c      	beq.n	800410e <LL_mDelay+0x32>
  {
    Delay++;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	3301      	adds	r3, #1
 80040f8:	607b      	str	r3, [r7, #4]
  }

  while (Delay)
 80040fa:	e008      	b.n	800410e <LL_mDelay+0x32>
  {
    if ((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 80040fc:	4b08      	ldr	r3, [pc, #32]	; (8004120 <LL_mDelay+0x44>)
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004104:	2b00      	cmp	r3, #0
 8004106:	d002      	beq.n	800410e <LL_mDelay+0x32>
    {
      Delay--;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	3b01      	subs	r3, #1
 800410c:	607b      	str	r3, [r7, #4]
  while (Delay)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d1f3      	bne.n	80040fc <LL_mDelay+0x20>
    }
  }
}
 8004114:	bf00      	nop
 8004116:	3714      	adds	r7, #20
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr
 8004120:	e000e010 	.word	0xe000e010

08004124 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 800412c:	4a04      	ldr	r2, [pc, #16]	; (8004140 <LL_SetSystemCoreClock+0x1c>)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6013      	str	r3, [r2, #0]
}
 8004132:	bf00      	nop
 8004134:	370c      	adds	r7, #12
 8004136:	46bd      	mov	sp, r7
 8004138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413c:	4770      	bx	lr
 800413e:	bf00      	nop
 8004140:	20000000 	.word	0x20000000

08004144 <gcvt>:
 8004144:	b530      	push	{r4, r5, lr}
 8004146:	ed2d 8b02 	vpush	{d8}
 800414a:	eeb0 8a40 	vmov.f32	s16, s0
 800414e:	eef0 8a60 	vmov.f32	s17, s1
 8004152:	460c      	mov	r4, r1
 8004154:	2200      	movs	r2, #0
 8004156:	b083      	sub	sp, #12
 8004158:	4605      	mov	r5, r0
 800415a:	2300      	movs	r3, #0
 800415c:	ec51 0b10 	vmov	r0, r1, d0
 8004160:	f7fc fcb4 	bl	8000acc <__aeabi_dcmplt>
 8004164:	4622      	mov	r2, r4
 8004166:	b118      	cbz	r0, 8004170 <gcvt+0x2c>
 8004168:	232d      	movs	r3, #45	; 0x2d
 800416a:	f802 3b01 	strb.w	r3, [r2], #1
 800416e:	3d01      	subs	r5, #1
 8004170:	2300      	movs	r3, #0
 8004172:	4809      	ldr	r0, [pc, #36]	; (8004198 <gcvt+0x54>)
 8004174:	9300      	str	r3, [sp, #0]
 8004176:	4629      	mov	r1, r5
 8004178:	2367      	movs	r3, #103	; 0x67
 800417a:	eeb0 0a48 	vmov.f32	s0, s16
 800417e:	eef0 0a68 	vmov.f32	s1, s17
 8004182:	6800      	ldr	r0, [r0, #0]
 8004184:	f000 f8d0 	bl	8004328 <_gcvt>
 8004188:	2800      	cmp	r0, #0
 800418a:	bf14      	ite	ne
 800418c:	4620      	movne	r0, r4
 800418e:	2000      	moveq	r0, #0
 8004190:	b003      	add	sp, #12
 8004192:	ecbd 8b02 	vpop	{d8}
 8004196:	bd30      	pop	{r4, r5, pc}
 8004198:	2000000c 	.word	0x2000000c

0800419c <__errno>:
 800419c:	4b01      	ldr	r3, [pc, #4]	; (80041a4 <__errno+0x8>)
 800419e:	6818      	ldr	r0, [r3, #0]
 80041a0:	4770      	bx	lr
 80041a2:	bf00      	nop
 80041a4:	2000000c 	.word	0x2000000c

080041a8 <__libc_init_array>:
 80041a8:	b570      	push	{r4, r5, r6, lr}
 80041aa:	4e0d      	ldr	r6, [pc, #52]	; (80041e0 <__libc_init_array+0x38>)
 80041ac:	4c0d      	ldr	r4, [pc, #52]	; (80041e4 <__libc_init_array+0x3c>)
 80041ae:	1ba4      	subs	r4, r4, r6
 80041b0:	10a4      	asrs	r4, r4, #2
 80041b2:	2500      	movs	r5, #0
 80041b4:	42a5      	cmp	r5, r4
 80041b6:	d109      	bne.n	80041cc <__libc_init_array+0x24>
 80041b8:	4e0b      	ldr	r6, [pc, #44]	; (80041e8 <__libc_init_array+0x40>)
 80041ba:	4c0c      	ldr	r4, [pc, #48]	; (80041ec <__libc_init_array+0x44>)
 80041bc:	f001 fec0 	bl	8005f40 <_init>
 80041c0:	1ba4      	subs	r4, r4, r6
 80041c2:	10a4      	asrs	r4, r4, #2
 80041c4:	2500      	movs	r5, #0
 80041c6:	42a5      	cmp	r5, r4
 80041c8:	d105      	bne.n	80041d6 <__libc_init_array+0x2e>
 80041ca:	bd70      	pop	{r4, r5, r6, pc}
 80041cc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041d0:	4798      	blx	r3
 80041d2:	3501      	adds	r5, #1
 80041d4:	e7ee      	b.n	80041b4 <__libc_init_array+0xc>
 80041d6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80041da:	4798      	blx	r3
 80041dc:	3501      	adds	r5, #1
 80041de:	e7f2      	b.n	80041c6 <__libc_init_array+0x1e>
 80041e0:	08006110 	.word	0x08006110
 80041e4:	08006110 	.word	0x08006110
 80041e8:	08006110 	.word	0x08006110
 80041ec:	08006114 	.word	0x08006114

080041f0 <memset>:
 80041f0:	4402      	add	r2, r0
 80041f2:	4603      	mov	r3, r0
 80041f4:	4293      	cmp	r3, r2
 80041f6:	d100      	bne.n	80041fa <memset+0xa>
 80041f8:	4770      	bx	lr
 80041fa:	f803 1b01 	strb.w	r1, [r3], #1
 80041fe:	e7f9      	b.n	80041f4 <memset+0x4>

08004200 <siprintf>:
 8004200:	b40e      	push	{r1, r2, r3}
 8004202:	b500      	push	{lr}
 8004204:	b09c      	sub	sp, #112	; 0x70
 8004206:	ab1d      	add	r3, sp, #116	; 0x74
 8004208:	9002      	str	r0, [sp, #8]
 800420a:	9006      	str	r0, [sp, #24]
 800420c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004210:	4809      	ldr	r0, [pc, #36]	; (8004238 <siprintf+0x38>)
 8004212:	9107      	str	r1, [sp, #28]
 8004214:	9104      	str	r1, [sp, #16]
 8004216:	4909      	ldr	r1, [pc, #36]	; (800423c <siprintf+0x3c>)
 8004218:	f853 2b04 	ldr.w	r2, [r3], #4
 800421c:	9105      	str	r1, [sp, #20]
 800421e:	6800      	ldr	r0, [r0, #0]
 8004220:	9301      	str	r3, [sp, #4]
 8004222:	a902      	add	r1, sp, #8
 8004224:	f000 fd2c 	bl	8004c80 <_svfiprintf_r>
 8004228:	9b02      	ldr	r3, [sp, #8]
 800422a:	2200      	movs	r2, #0
 800422c:	701a      	strb	r2, [r3, #0]
 800422e:	b01c      	add	sp, #112	; 0x70
 8004230:	f85d eb04 	ldr.w	lr, [sp], #4
 8004234:	b003      	add	sp, #12
 8004236:	4770      	bx	lr
 8004238:	2000000c 	.word	0x2000000c
 800423c:	ffff0208 	.word	0xffff0208

08004240 <print_e>:
 8004240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004242:	b087      	sub	sp, #28
 8004244:	ec43 2b10 	vmov	d0, r2, r3
 8004248:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800424a:	f89d 6034 	ldrb.w	r6, [sp, #52]	; 0x34
 800424e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8004250:	ab04      	add	r3, sp, #16
 8004252:	9301      	str	r3, [sp, #4]
 8004254:	ab03      	add	r3, sp, #12
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	460f      	mov	r7, r1
 800425a:	ab05      	add	r3, sp, #20
 800425c:	2102      	movs	r1, #2
 800425e:	1c62      	adds	r2, r4, #1
 8004260:	f001 f832 	bl	80052c8 <_dtoa_r>
 8004264:	4601      	mov	r1, r0
 8004266:	9805      	ldr	r0, [sp, #20]
 8004268:	f242 730f 	movw	r3, #9999	; 0x270f
 800426c:	4298      	cmp	r0, r3
 800426e:	d104      	bne.n	800427a <print_e+0x3a>
 8004270:	4638      	mov	r0, r7
 8004272:	f000 ff95 	bl	80051a0 <strcpy>
 8004276:	b007      	add	sp, #28
 8004278:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800427a:	780b      	ldrb	r3, [r1, #0]
 800427c:	703b      	strb	r3, [r7, #0]
 800427e:	2d00      	cmp	r5, #0
 8004280:	d143      	bne.n	800430a <print_e+0xca>
 8004282:	2c00      	cmp	r4, #0
 8004284:	d141      	bne.n	800430a <print_e+0xca>
 8004286:	1c7b      	adds	r3, r7, #1
 8004288:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800428c:	b10a      	cbz	r2, 8004292 <print_e+0x52>
 800428e:	2c00      	cmp	r4, #0
 8004290:	dc3f      	bgt.n	8004312 <print_e+0xd2>
 8004292:	2e67      	cmp	r6, #103	; 0x67
 8004294:	d044      	beq.n	8004320 <print_e+0xe0>
 8004296:	2e47      	cmp	r6, #71	; 0x47
 8004298:	d044      	beq.n	8004324 <print_e+0xe4>
 800429a:	461a      	mov	r2, r3
 800429c:	191d      	adds	r5, r3, r4
 800429e:	2730      	movs	r7, #48	; 0x30
 80042a0:	1aa9      	subs	r1, r5, r2
 80042a2:	2900      	cmp	r1, #0
 80042a4:	dc39      	bgt.n	800431a <print_e+0xda>
 80042a6:	2c00      	cmp	r4, #0
 80042a8:	bfa8      	it	ge
 80042aa:	191b      	addge	r3, r3, r4
 80042ac:	1e41      	subs	r1, r0, #1
 80042ae:	2900      	cmp	r1, #0
 80042b0:	bfb8      	it	lt
 80042b2:	f1c0 0001 	rsblt	r0, r0, #1
 80042b6:	9105      	str	r1, [sp, #20]
 80042b8:	bfb8      	it	lt
 80042ba:	9005      	strlt	r0, [sp, #20]
 80042bc:	461a      	mov	r2, r3
 80042be:	9805      	ldr	r0, [sp, #20]
 80042c0:	f802 6b02 	strb.w	r6, [r2], #2
 80042c4:	bfb5      	itete	lt
 80042c6:	212d      	movlt	r1, #45	; 0x2d
 80042c8:	212b      	movge	r1, #43	; 0x2b
 80042ca:	7059      	strblt	r1, [r3, #1]
 80042cc:	7059      	strbge	r1, [r3, #1]
 80042ce:	2863      	cmp	r0, #99	; 0x63
 80042d0:	dd0b      	ble.n	80042ea <print_e+0xaa>
 80042d2:	2164      	movs	r1, #100	; 0x64
 80042d4:	fb90 f1f1 	sdiv	r1, r0, r1
 80042d8:	f101 0430 	add.w	r4, r1, #48	; 0x30
 80042dc:	1cda      	adds	r2, r3, #3
 80042de:	709c      	strb	r4, [r3, #2]
 80042e0:	f06f 0363 	mvn.w	r3, #99	; 0x63
 80042e4:	fb03 0101 	mla	r1, r3, r1, r0
 80042e8:	9105      	str	r1, [sp, #20]
 80042ea:	9905      	ldr	r1, [sp, #20]
 80042ec:	230a      	movs	r3, #10
 80042ee:	fb91 f3f3 	sdiv	r3, r1, r3
 80042f2:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80042f6:	7010      	strb	r0, [r2, #0]
 80042f8:	f06f 0009 	mvn.w	r0, #9
 80042fc:	fb00 1303 	mla	r3, r0, r3, r1
 8004300:	3330      	adds	r3, #48	; 0x30
 8004302:	7053      	strb	r3, [r2, #1]
 8004304:	2300      	movs	r3, #0
 8004306:	7093      	strb	r3, [r2, #2]
 8004308:	e7b5      	b.n	8004276 <print_e+0x36>
 800430a:	222e      	movs	r2, #46	; 0x2e
 800430c:	1cbb      	adds	r3, r7, #2
 800430e:	707a      	strb	r2, [r7, #1]
 8004310:	e7ba      	b.n	8004288 <print_e+0x48>
 8004312:	f803 2b01 	strb.w	r2, [r3], #1
 8004316:	3c01      	subs	r4, #1
 8004318:	e7b6      	b.n	8004288 <print_e+0x48>
 800431a:	f802 7b01 	strb.w	r7, [r2], #1
 800431e:	e7bf      	b.n	80042a0 <print_e+0x60>
 8004320:	2665      	movs	r6, #101	; 0x65
 8004322:	e7c3      	b.n	80042ac <print_e+0x6c>
 8004324:	2645      	movs	r6, #69	; 0x45
 8004326:	e7c1      	b.n	80042ac <print_e+0x6c>

08004328 <_gcvt>:
 8004328:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800432c:	ec55 4b10 	vmov	r4, r5, d0
 8004330:	b088      	sub	sp, #32
 8004332:	4681      	mov	r9, r0
 8004334:	460f      	mov	r7, r1
 8004336:	4616      	mov	r6, r2
 8004338:	469a      	mov	sl, r3
 800433a:	2200      	movs	r2, #0
 800433c:	2300      	movs	r3, #0
 800433e:	ee10 0a10 	vmov	r0, s0
 8004342:	4629      	mov	r1, r5
 8004344:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
 8004348:	f7fc fbc0 	bl	8000acc <__aeabi_dcmplt>
 800434c:	b110      	cbz	r0, 8004354 <_gcvt+0x2c>
 800434e:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8004352:	461d      	mov	r5, r3
 8004354:	2200      	movs	r2, #0
 8004356:	2300      	movs	r3, #0
 8004358:	4620      	mov	r0, r4
 800435a:	4629      	mov	r1, r5
 800435c:	f7fc fbac 	bl	8000ab8 <__aeabi_dcmpeq>
 8004360:	b138      	cbz	r0, 8004372 <_gcvt+0x4a>
 8004362:	2330      	movs	r3, #48	; 0x30
 8004364:	7033      	strb	r3, [r6, #0]
 8004366:	2300      	movs	r3, #0
 8004368:	7073      	strb	r3, [r6, #1]
 800436a:	4630      	mov	r0, r6
 800436c:	b008      	add	sp, #32
 800436e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004372:	a350      	add	r3, pc, #320	; (adr r3, 80044b4 <_gcvt+0x18c>)
 8004374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004378:	4620      	mov	r0, r4
 800437a:	4629      	mov	r1, r5
 800437c:	f7fc fbb0 	bl	8000ae0 <__aeabi_dcmple>
 8004380:	b150      	cbz	r0, 8004398 <_gcvt+0x70>
 8004382:	3f01      	subs	r7, #1
 8004384:	e9cd a801 	strd	sl, r8, [sp, #4]
 8004388:	9700      	str	r7, [sp, #0]
 800438a:	4622      	mov	r2, r4
 800438c:	462b      	mov	r3, r5
 800438e:	4631      	mov	r1, r6
 8004390:	4648      	mov	r0, r9
 8004392:	f7ff ff55 	bl	8004240 <print_e>
 8004396:	e7e8      	b.n	800436a <_gcvt+0x42>
 8004398:	4638      	mov	r0, r7
 800439a:	f000 fb6b 	bl	8004a74 <_mprec_log10>
 800439e:	4622      	mov	r2, r4
 80043a0:	462b      	mov	r3, r5
 80043a2:	ec51 0b10 	vmov	r0, r1, d0
 80043a6:	f7fc fb9b 	bl	8000ae0 <__aeabi_dcmple>
 80043aa:	2800      	cmp	r0, #0
 80043ac:	d1e9      	bne.n	8004382 <_gcvt+0x5a>
 80043ae:	2200      	movs	r2, #0
 80043b0:	4b3f      	ldr	r3, [pc, #252]	; (80044b0 <_gcvt+0x188>)
 80043b2:	4620      	mov	r0, r4
 80043b4:	4629      	mov	r1, r5
 80043b6:	f7fc fb89 	bl	8000acc <__aeabi_dcmplt>
 80043ba:	aa07      	add	r2, sp, #28
 80043bc:	ab06      	add	r3, sp, #24
 80043be:	e9cd 3200 	strd	r3, r2, [sp]
 80043c2:	ab05      	add	r3, sp, #20
 80043c4:	463a      	mov	r2, r7
 80043c6:	b360      	cbz	r0, 8004422 <_gcvt+0xfa>
 80043c8:	2103      	movs	r1, #3
 80043ca:	ec45 4b10 	vmov	d0, r4, r5
 80043ce:	4648      	mov	r0, r9
 80043d0:	f000 ff7a 	bl	80052c8 <_dtoa_r>
 80043d4:	9a05      	ldr	r2, [sp, #20]
 80043d6:	f242 730f 	movw	r3, #9999	; 0x270f
 80043da:	429a      	cmp	r2, r3
 80043dc:	d023      	beq.n	8004426 <_gcvt+0xfe>
 80043de:	4633      	mov	r3, r6
 80043e0:	4437      	add	r7, r6
 80043e2:	4601      	mov	r1, r0
 80043e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80043e8:	9d05      	ldr	r5, [sp, #20]
 80043ea:	1afc      	subs	r4, r7, r3
 80043ec:	b32a      	cbz	r2, 800443a <_gcvt+0x112>
 80043ee:	2d00      	cmp	r5, #0
 80043f0:	dc1e      	bgt.n	8004430 <_gcvt+0x108>
 80043f2:	f1b8 0f00 	cmp.w	r8, #0
 80043f6:	d102      	bne.n	80043fe <_gcvt+0xd6>
 80043f8:	780a      	ldrb	r2, [r1, #0]
 80043fa:	2a00      	cmp	r2, #0
 80043fc:	d045      	beq.n	800448a <_gcvt+0x162>
 80043fe:	429e      	cmp	r6, r3
 8004400:	bf02      	ittt	eq
 8004402:	1c73      	addeq	r3, r6, #1
 8004404:	2230      	moveq	r2, #48	; 0x30
 8004406:	7032      	strbeq	r2, [r6, #0]
 8004408:	222e      	movs	r2, #46	; 0x2e
 800440a:	701a      	strb	r2, [r3, #0]
 800440c:	9a05      	ldr	r2, [sp, #20]
 800440e:	3301      	adds	r3, #1
 8004410:	2000      	movs	r0, #0
 8004412:	2730      	movs	r7, #48	; 0x30
 8004414:	2a00      	cmp	r2, #0
 8004416:	4615      	mov	r5, r2
 8004418:	db24      	blt.n	8004464 <_gcvt+0x13c>
 800441a:	b100      	cbz	r0, 800441e <_gcvt+0xf6>
 800441c:	9205      	str	r2, [sp, #20]
 800441e:	1e4a      	subs	r2, r1, #1
 8004420:	e02b      	b.n	800447a <_gcvt+0x152>
 8004422:	2102      	movs	r1, #2
 8004424:	e7d1      	b.n	80043ca <_gcvt+0xa2>
 8004426:	4601      	mov	r1, r0
 8004428:	4630      	mov	r0, r6
 800442a:	f000 feb9 	bl	80051a0 <strcpy>
 800442e:	e79c      	b.n	800436a <_gcvt+0x42>
 8004430:	3d01      	subs	r5, #1
 8004432:	f803 2b01 	strb.w	r2, [r3], #1
 8004436:	9505      	str	r5, [sp, #20]
 8004438:	e7d3      	b.n	80043e2 <_gcvt+0xba>
 800443a:	1b2d      	subs	r5, r5, r4
 800443c:	2730      	movs	r7, #48	; 0x30
 800443e:	e005      	b.n	800444c <_gcvt+0x124>
 8004440:	2c00      	cmp	r4, #0
 8004442:	dd06      	ble.n	8004452 <_gcvt+0x12a>
 8004444:	f803 7b01 	strb.w	r7, [r3], #1
 8004448:	3c01      	subs	r4, #1
 800444a:	2201      	movs	r2, #1
 800444c:	1928      	adds	r0, r5, r4
 800444e:	2800      	cmp	r0, #0
 8004450:	dcf6      	bgt.n	8004440 <_gcvt+0x118>
 8004452:	2a00      	cmp	r2, #0
 8004454:	d0cd      	beq.n	80043f2 <_gcvt+0xca>
 8004456:	9005      	str	r0, [sp, #20]
 8004458:	e7cb      	b.n	80043f2 <_gcvt+0xca>
 800445a:	f803 7b01 	strb.w	r7, [r3], #1
 800445e:	3c01      	subs	r4, #1
 8004460:	2001      	movs	r0, #1
 8004462:	e7d7      	b.n	8004414 <_gcvt+0xec>
 8004464:	2c00      	cmp	r4, #0
 8004466:	f102 0201 	add.w	r2, r2, #1
 800446a:	dcf6      	bgt.n	800445a <_gcvt+0x132>
 800446c:	2800      	cmp	r0, #0
 800446e:	d0d6      	beq.n	800441e <_gcvt+0xf6>
 8004470:	9505      	str	r5, [sp, #20]
 8004472:	e7d4      	b.n	800441e <_gcvt+0xf6>
 8004474:	f803 1b01 	strb.w	r1, [r3], #1
 8004478:	3c01      	subs	r4, #1
 800447a:	f812 1f01 	ldrb.w	r1, [r2, #1]!
 800447e:	b109      	cbz	r1, 8004484 <_gcvt+0x15c>
 8004480:	2c00      	cmp	r4, #0
 8004482:	dcf7      	bgt.n	8004474 <_gcvt+0x14c>
 8004484:	f1b8 0f00 	cmp.w	r8, #0
 8004488:	d10b      	bne.n	80044a2 <_gcvt+0x17a>
 800448a:	2200      	movs	r2, #0
 800448c:	701a      	strb	r2, [r3, #0]
 800448e:	e76c      	b.n	800436a <_gcvt+0x42>
 8004490:	f802 5b01 	strb.w	r5, [r2], #1
 8004494:	1a81      	subs	r1, r0, r2
 8004496:	2900      	cmp	r1, #0
 8004498:	dcfa      	bgt.n	8004490 <_gcvt+0x168>
 800449a:	2c00      	cmp	r4, #0
 800449c:	bfa8      	it	ge
 800449e:	191b      	addge	r3, r3, r4
 80044a0:	e7f3      	b.n	800448a <_gcvt+0x162>
 80044a2:	461a      	mov	r2, r3
 80044a4:	1918      	adds	r0, r3, r4
 80044a6:	2530      	movs	r5, #48	; 0x30
 80044a8:	e7f4      	b.n	8004494 <_gcvt+0x16c>
 80044aa:	bf00      	nop
 80044ac:	f3af 8000 	nop.w
 80044b0:	3ff00000 	.word	0x3ff00000
 80044b4:	eb1c432d 	.word	0xeb1c432d
 80044b8:	3f1a36e2 	.word	0x3f1a36e2

080044bc <_Balloc>:
 80044bc:	b570      	push	{r4, r5, r6, lr}
 80044be:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80044c0:	4604      	mov	r4, r0
 80044c2:	460e      	mov	r6, r1
 80044c4:	b93d      	cbnz	r5, 80044d6 <_Balloc+0x1a>
 80044c6:	2010      	movs	r0, #16
 80044c8:	f001 fcb6 	bl	8005e38 <malloc>
 80044cc:	6260      	str	r0, [r4, #36]	; 0x24
 80044ce:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80044d2:	6005      	str	r5, [r0, #0]
 80044d4:	60c5      	str	r5, [r0, #12]
 80044d6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 80044d8:	68eb      	ldr	r3, [r5, #12]
 80044da:	b183      	cbz	r3, 80044fe <_Balloc+0x42>
 80044dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80044e4:	b9b8      	cbnz	r0, 8004516 <_Balloc+0x5a>
 80044e6:	2101      	movs	r1, #1
 80044e8:	fa01 f506 	lsl.w	r5, r1, r6
 80044ec:	1d6a      	adds	r2, r5, #5
 80044ee:	0092      	lsls	r2, r2, #2
 80044f0:	4620      	mov	r0, r4
 80044f2:	f000 fadd 	bl	8004ab0 <_calloc_r>
 80044f6:	b160      	cbz	r0, 8004512 <_Balloc+0x56>
 80044f8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 80044fc:	e00e      	b.n	800451c <_Balloc+0x60>
 80044fe:	2221      	movs	r2, #33	; 0x21
 8004500:	2104      	movs	r1, #4
 8004502:	4620      	mov	r0, r4
 8004504:	f000 fad4 	bl	8004ab0 <_calloc_r>
 8004508:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800450a:	60e8      	str	r0, [r5, #12]
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	2b00      	cmp	r3, #0
 8004510:	d1e4      	bne.n	80044dc <_Balloc+0x20>
 8004512:	2000      	movs	r0, #0
 8004514:	bd70      	pop	{r4, r5, r6, pc}
 8004516:	6802      	ldr	r2, [r0, #0]
 8004518:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800451c:	2300      	movs	r3, #0
 800451e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004522:	e7f7      	b.n	8004514 <_Balloc+0x58>

08004524 <_Bfree>:
 8004524:	b570      	push	{r4, r5, r6, lr}
 8004526:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8004528:	4606      	mov	r6, r0
 800452a:	460d      	mov	r5, r1
 800452c:	b93c      	cbnz	r4, 800453e <_Bfree+0x1a>
 800452e:	2010      	movs	r0, #16
 8004530:	f001 fc82 	bl	8005e38 <malloc>
 8004534:	6270      	str	r0, [r6, #36]	; 0x24
 8004536:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800453a:	6004      	str	r4, [r0, #0]
 800453c:	60c4      	str	r4, [r0, #12]
 800453e:	b13d      	cbz	r5, 8004550 <_Bfree+0x2c>
 8004540:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8004542:	686a      	ldr	r2, [r5, #4]
 8004544:	68db      	ldr	r3, [r3, #12]
 8004546:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800454a:	6029      	str	r1, [r5, #0]
 800454c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8004550:	bd70      	pop	{r4, r5, r6, pc}

08004552 <__multadd>:
 8004552:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004556:	690d      	ldr	r5, [r1, #16]
 8004558:	461f      	mov	r7, r3
 800455a:	4606      	mov	r6, r0
 800455c:	460c      	mov	r4, r1
 800455e:	f101 0c14 	add.w	ip, r1, #20
 8004562:	2300      	movs	r3, #0
 8004564:	f8dc 0000 	ldr.w	r0, [ip]
 8004568:	b281      	uxth	r1, r0
 800456a:	fb02 7101 	mla	r1, r2, r1, r7
 800456e:	0c0f      	lsrs	r7, r1, #16
 8004570:	0c00      	lsrs	r0, r0, #16
 8004572:	fb02 7000 	mla	r0, r2, r0, r7
 8004576:	b289      	uxth	r1, r1
 8004578:	3301      	adds	r3, #1
 800457a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800457e:	429d      	cmp	r5, r3
 8004580:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8004584:	f84c 1b04 	str.w	r1, [ip], #4
 8004588:	dcec      	bgt.n	8004564 <__multadd+0x12>
 800458a:	b1d7      	cbz	r7, 80045c2 <__multadd+0x70>
 800458c:	68a3      	ldr	r3, [r4, #8]
 800458e:	42ab      	cmp	r3, r5
 8004590:	dc12      	bgt.n	80045b8 <__multadd+0x66>
 8004592:	6861      	ldr	r1, [r4, #4]
 8004594:	4630      	mov	r0, r6
 8004596:	3101      	adds	r1, #1
 8004598:	f7ff ff90 	bl	80044bc <_Balloc>
 800459c:	6922      	ldr	r2, [r4, #16]
 800459e:	3202      	adds	r2, #2
 80045a0:	f104 010c 	add.w	r1, r4, #12
 80045a4:	4680      	mov	r8, r0
 80045a6:	0092      	lsls	r2, r2, #2
 80045a8:	300c      	adds	r0, #12
 80045aa:	f001 fc4d 	bl	8005e48 <memcpy>
 80045ae:	4621      	mov	r1, r4
 80045b0:	4630      	mov	r0, r6
 80045b2:	f7ff ffb7 	bl	8004524 <_Bfree>
 80045b6:	4644      	mov	r4, r8
 80045b8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80045bc:	3501      	adds	r5, #1
 80045be:	615f      	str	r7, [r3, #20]
 80045c0:	6125      	str	r5, [r4, #16]
 80045c2:	4620      	mov	r0, r4
 80045c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080045c8 <__hi0bits>:
 80045c8:	0c02      	lsrs	r2, r0, #16
 80045ca:	0412      	lsls	r2, r2, #16
 80045cc:	4603      	mov	r3, r0
 80045ce:	b9b2      	cbnz	r2, 80045fe <__hi0bits+0x36>
 80045d0:	0403      	lsls	r3, r0, #16
 80045d2:	2010      	movs	r0, #16
 80045d4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80045d8:	bf04      	itt	eq
 80045da:	021b      	lsleq	r3, r3, #8
 80045dc:	3008      	addeq	r0, #8
 80045de:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80045e2:	bf04      	itt	eq
 80045e4:	011b      	lsleq	r3, r3, #4
 80045e6:	3004      	addeq	r0, #4
 80045e8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80045ec:	bf04      	itt	eq
 80045ee:	009b      	lsleq	r3, r3, #2
 80045f0:	3002      	addeq	r0, #2
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	db06      	blt.n	8004604 <__hi0bits+0x3c>
 80045f6:	005b      	lsls	r3, r3, #1
 80045f8:	d503      	bpl.n	8004602 <__hi0bits+0x3a>
 80045fa:	3001      	adds	r0, #1
 80045fc:	4770      	bx	lr
 80045fe:	2000      	movs	r0, #0
 8004600:	e7e8      	b.n	80045d4 <__hi0bits+0xc>
 8004602:	2020      	movs	r0, #32
 8004604:	4770      	bx	lr

08004606 <__lo0bits>:
 8004606:	6803      	ldr	r3, [r0, #0]
 8004608:	f013 0207 	ands.w	r2, r3, #7
 800460c:	4601      	mov	r1, r0
 800460e:	d00b      	beq.n	8004628 <__lo0bits+0x22>
 8004610:	07da      	lsls	r2, r3, #31
 8004612:	d423      	bmi.n	800465c <__lo0bits+0x56>
 8004614:	0798      	lsls	r0, r3, #30
 8004616:	bf49      	itett	mi
 8004618:	085b      	lsrmi	r3, r3, #1
 800461a:	089b      	lsrpl	r3, r3, #2
 800461c:	2001      	movmi	r0, #1
 800461e:	600b      	strmi	r3, [r1, #0]
 8004620:	bf5c      	itt	pl
 8004622:	600b      	strpl	r3, [r1, #0]
 8004624:	2002      	movpl	r0, #2
 8004626:	4770      	bx	lr
 8004628:	b298      	uxth	r0, r3
 800462a:	b9a8      	cbnz	r0, 8004658 <__lo0bits+0x52>
 800462c:	0c1b      	lsrs	r3, r3, #16
 800462e:	2010      	movs	r0, #16
 8004630:	f013 0fff 	tst.w	r3, #255	; 0xff
 8004634:	bf04      	itt	eq
 8004636:	0a1b      	lsreq	r3, r3, #8
 8004638:	3008      	addeq	r0, #8
 800463a:	071a      	lsls	r2, r3, #28
 800463c:	bf04      	itt	eq
 800463e:	091b      	lsreq	r3, r3, #4
 8004640:	3004      	addeq	r0, #4
 8004642:	079a      	lsls	r2, r3, #30
 8004644:	bf04      	itt	eq
 8004646:	089b      	lsreq	r3, r3, #2
 8004648:	3002      	addeq	r0, #2
 800464a:	07da      	lsls	r2, r3, #31
 800464c:	d402      	bmi.n	8004654 <__lo0bits+0x4e>
 800464e:	085b      	lsrs	r3, r3, #1
 8004650:	d006      	beq.n	8004660 <__lo0bits+0x5a>
 8004652:	3001      	adds	r0, #1
 8004654:	600b      	str	r3, [r1, #0]
 8004656:	4770      	bx	lr
 8004658:	4610      	mov	r0, r2
 800465a:	e7e9      	b.n	8004630 <__lo0bits+0x2a>
 800465c:	2000      	movs	r0, #0
 800465e:	4770      	bx	lr
 8004660:	2020      	movs	r0, #32
 8004662:	4770      	bx	lr

08004664 <__i2b>:
 8004664:	b510      	push	{r4, lr}
 8004666:	460c      	mov	r4, r1
 8004668:	2101      	movs	r1, #1
 800466a:	f7ff ff27 	bl	80044bc <_Balloc>
 800466e:	2201      	movs	r2, #1
 8004670:	6144      	str	r4, [r0, #20]
 8004672:	6102      	str	r2, [r0, #16]
 8004674:	bd10      	pop	{r4, pc}

08004676 <__multiply>:
 8004676:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800467a:	4614      	mov	r4, r2
 800467c:	690a      	ldr	r2, [r1, #16]
 800467e:	6923      	ldr	r3, [r4, #16]
 8004680:	429a      	cmp	r2, r3
 8004682:	bfb8      	it	lt
 8004684:	460b      	movlt	r3, r1
 8004686:	4688      	mov	r8, r1
 8004688:	bfbc      	itt	lt
 800468a:	46a0      	movlt	r8, r4
 800468c:	461c      	movlt	r4, r3
 800468e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8004692:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8004696:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800469a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800469e:	eb07 0609 	add.w	r6, r7, r9
 80046a2:	42b3      	cmp	r3, r6
 80046a4:	bfb8      	it	lt
 80046a6:	3101      	addlt	r1, #1
 80046a8:	f7ff ff08 	bl	80044bc <_Balloc>
 80046ac:	f100 0514 	add.w	r5, r0, #20
 80046b0:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80046b4:	462b      	mov	r3, r5
 80046b6:	2200      	movs	r2, #0
 80046b8:	4573      	cmp	r3, lr
 80046ba:	d316      	bcc.n	80046ea <__multiply+0x74>
 80046bc:	f104 0214 	add.w	r2, r4, #20
 80046c0:	f108 0114 	add.w	r1, r8, #20
 80046c4:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80046c8:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80046cc:	9300      	str	r3, [sp, #0]
 80046ce:	9b00      	ldr	r3, [sp, #0]
 80046d0:	9201      	str	r2, [sp, #4]
 80046d2:	4293      	cmp	r3, r2
 80046d4:	d80c      	bhi.n	80046f0 <__multiply+0x7a>
 80046d6:	2e00      	cmp	r6, #0
 80046d8:	dd03      	ble.n	80046e2 <__multiply+0x6c>
 80046da:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d05d      	beq.n	800479e <__multiply+0x128>
 80046e2:	6106      	str	r6, [r0, #16]
 80046e4:	b003      	add	sp, #12
 80046e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80046ea:	f843 2b04 	str.w	r2, [r3], #4
 80046ee:	e7e3      	b.n	80046b8 <__multiply+0x42>
 80046f0:	f8b2 b000 	ldrh.w	fp, [r2]
 80046f4:	f1bb 0f00 	cmp.w	fp, #0
 80046f8:	d023      	beq.n	8004742 <__multiply+0xcc>
 80046fa:	4689      	mov	r9, r1
 80046fc:	46ac      	mov	ip, r5
 80046fe:	f04f 0800 	mov.w	r8, #0
 8004702:	f859 4b04 	ldr.w	r4, [r9], #4
 8004706:	f8dc a000 	ldr.w	sl, [ip]
 800470a:	b2a3      	uxth	r3, r4
 800470c:	fa1f fa8a 	uxth.w	sl, sl
 8004710:	fb0b a303 	mla	r3, fp, r3, sl
 8004714:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8004718:	f8dc 4000 	ldr.w	r4, [ip]
 800471c:	4443      	add	r3, r8
 800471e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004722:	fb0b 840a 	mla	r4, fp, sl, r8
 8004726:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800472a:	46e2      	mov	sl, ip
 800472c:	b29b      	uxth	r3, r3
 800472e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004732:	454f      	cmp	r7, r9
 8004734:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8004738:	f84a 3b04 	str.w	r3, [sl], #4
 800473c:	d82b      	bhi.n	8004796 <__multiply+0x120>
 800473e:	f8cc 8004 	str.w	r8, [ip, #4]
 8004742:	9b01      	ldr	r3, [sp, #4]
 8004744:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8004748:	3204      	adds	r2, #4
 800474a:	f1ba 0f00 	cmp.w	sl, #0
 800474e:	d020      	beq.n	8004792 <__multiply+0x11c>
 8004750:	682b      	ldr	r3, [r5, #0]
 8004752:	4689      	mov	r9, r1
 8004754:	46a8      	mov	r8, r5
 8004756:	f04f 0b00 	mov.w	fp, #0
 800475a:	f8b9 c000 	ldrh.w	ip, [r9]
 800475e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8004762:	fb0a 440c 	mla	r4, sl, ip, r4
 8004766:	445c      	add	r4, fp
 8004768:	46c4      	mov	ip, r8
 800476a:	b29b      	uxth	r3, r3
 800476c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8004770:	f84c 3b04 	str.w	r3, [ip], #4
 8004774:	f859 3b04 	ldr.w	r3, [r9], #4
 8004778:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800477c:	0c1b      	lsrs	r3, r3, #16
 800477e:	fb0a b303 	mla	r3, sl, r3, fp
 8004782:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 8004786:	454f      	cmp	r7, r9
 8004788:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800478c:	d805      	bhi.n	800479a <__multiply+0x124>
 800478e:	f8c8 3004 	str.w	r3, [r8, #4]
 8004792:	3504      	adds	r5, #4
 8004794:	e79b      	b.n	80046ce <__multiply+0x58>
 8004796:	46d4      	mov	ip, sl
 8004798:	e7b3      	b.n	8004702 <__multiply+0x8c>
 800479a:	46e0      	mov	r8, ip
 800479c:	e7dd      	b.n	800475a <__multiply+0xe4>
 800479e:	3e01      	subs	r6, #1
 80047a0:	e799      	b.n	80046d6 <__multiply+0x60>
	...

080047a4 <__pow5mult>:
 80047a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80047a8:	4615      	mov	r5, r2
 80047aa:	f012 0203 	ands.w	r2, r2, #3
 80047ae:	4606      	mov	r6, r0
 80047b0:	460f      	mov	r7, r1
 80047b2:	d007      	beq.n	80047c4 <__pow5mult+0x20>
 80047b4:	3a01      	subs	r2, #1
 80047b6:	4c21      	ldr	r4, [pc, #132]	; (800483c <__pow5mult+0x98>)
 80047b8:	2300      	movs	r3, #0
 80047ba:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80047be:	f7ff fec8 	bl	8004552 <__multadd>
 80047c2:	4607      	mov	r7, r0
 80047c4:	10ad      	asrs	r5, r5, #2
 80047c6:	d035      	beq.n	8004834 <__pow5mult+0x90>
 80047c8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80047ca:	b93c      	cbnz	r4, 80047dc <__pow5mult+0x38>
 80047cc:	2010      	movs	r0, #16
 80047ce:	f001 fb33 	bl	8005e38 <malloc>
 80047d2:	6270      	str	r0, [r6, #36]	; 0x24
 80047d4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80047d8:	6004      	str	r4, [r0, #0]
 80047da:	60c4      	str	r4, [r0, #12]
 80047dc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80047e0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80047e4:	b94c      	cbnz	r4, 80047fa <__pow5mult+0x56>
 80047e6:	f240 2171 	movw	r1, #625	; 0x271
 80047ea:	4630      	mov	r0, r6
 80047ec:	f7ff ff3a 	bl	8004664 <__i2b>
 80047f0:	2300      	movs	r3, #0
 80047f2:	f8c8 0008 	str.w	r0, [r8, #8]
 80047f6:	4604      	mov	r4, r0
 80047f8:	6003      	str	r3, [r0, #0]
 80047fa:	f04f 0800 	mov.w	r8, #0
 80047fe:	07eb      	lsls	r3, r5, #31
 8004800:	d50a      	bpl.n	8004818 <__pow5mult+0x74>
 8004802:	4639      	mov	r1, r7
 8004804:	4622      	mov	r2, r4
 8004806:	4630      	mov	r0, r6
 8004808:	f7ff ff35 	bl	8004676 <__multiply>
 800480c:	4639      	mov	r1, r7
 800480e:	4681      	mov	r9, r0
 8004810:	4630      	mov	r0, r6
 8004812:	f7ff fe87 	bl	8004524 <_Bfree>
 8004816:	464f      	mov	r7, r9
 8004818:	106d      	asrs	r5, r5, #1
 800481a:	d00b      	beq.n	8004834 <__pow5mult+0x90>
 800481c:	6820      	ldr	r0, [r4, #0]
 800481e:	b938      	cbnz	r0, 8004830 <__pow5mult+0x8c>
 8004820:	4622      	mov	r2, r4
 8004822:	4621      	mov	r1, r4
 8004824:	4630      	mov	r0, r6
 8004826:	f7ff ff26 	bl	8004676 <__multiply>
 800482a:	6020      	str	r0, [r4, #0]
 800482c:	f8c0 8000 	str.w	r8, [r0]
 8004830:	4604      	mov	r4, r0
 8004832:	e7e4      	b.n	80047fe <__pow5mult+0x5a>
 8004834:	4638      	mov	r0, r7
 8004836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800483a:	bf00      	nop
 800483c:	080060c0 	.word	0x080060c0

08004840 <__lshift>:
 8004840:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004844:	460c      	mov	r4, r1
 8004846:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800484a:	6923      	ldr	r3, [r4, #16]
 800484c:	6849      	ldr	r1, [r1, #4]
 800484e:	eb0a 0903 	add.w	r9, sl, r3
 8004852:	68a3      	ldr	r3, [r4, #8]
 8004854:	4607      	mov	r7, r0
 8004856:	4616      	mov	r6, r2
 8004858:	f109 0501 	add.w	r5, r9, #1
 800485c:	42ab      	cmp	r3, r5
 800485e:	db32      	blt.n	80048c6 <__lshift+0x86>
 8004860:	4638      	mov	r0, r7
 8004862:	f7ff fe2b 	bl	80044bc <_Balloc>
 8004866:	2300      	movs	r3, #0
 8004868:	4680      	mov	r8, r0
 800486a:	f100 0114 	add.w	r1, r0, #20
 800486e:	461a      	mov	r2, r3
 8004870:	4553      	cmp	r3, sl
 8004872:	db2b      	blt.n	80048cc <__lshift+0x8c>
 8004874:	6920      	ldr	r0, [r4, #16]
 8004876:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800487a:	f104 0314 	add.w	r3, r4, #20
 800487e:	f016 021f 	ands.w	r2, r6, #31
 8004882:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004886:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800488a:	d025      	beq.n	80048d8 <__lshift+0x98>
 800488c:	f1c2 0e20 	rsb	lr, r2, #32
 8004890:	2000      	movs	r0, #0
 8004892:	681e      	ldr	r6, [r3, #0]
 8004894:	468a      	mov	sl, r1
 8004896:	4096      	lsls	r6, r2
 8004898:	4330      	orrs	r0, r6
 800489a:	f84a 0b04 	str.w	r0, [sl], #4
 800489e:	f853 0b04 	ldr.w	r0, [r3], #4
 80048a2:	459c      	cmp	ip, r3
 80048a4:	fa20 f00e 	lsr.w	r0, r0, lr
 80048a8:	d814      	bhi.n	80048d4 <__lshift+0x94>
 80048aa:	6048      	str	r0, [r1, #4]
 80048ac:	b108      	cbz	r0, 80048b2 <__lshift+0x72>
 80048ae:	f109 0502 	add.w	r5, r9, #2
 80048b2:	3d01      	subs	r5, #1
 80048b4:	4638      	mov	r0, r7
 80048b6:	f8c8 5010 	str.w	r5, [r8, #16]
 80048ba:	4621      	mov	r1, r4
 80048bc:	f7ff fe32 	bl	8004524 <_Bfree>
 80048c0:	4640      	mov	r0, r8
 80048c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048c6:	3101      	adds	r1, #1
 80048c8:	005b      	lsls	r3, r3, #1
 80048ca:	e7c7      	b.n	800485c <__lshift+0x1c>
 80048cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 80048d0:	3301      	adds	r3, #1
 80048d2:	e7cd      	b.n	8004870 <__lshift+0x30>
 80048d4:	4651      	mov	r1, sl
 80048d6:	e7dc      	b.n	8004892 <__lshift+0x52>
 80048d8:	3904      	subs	r1, #4
 80048da:	f853 2b04 	ldr.w	r2, [r3], #4
 80048de:	f841 2f04 	str.w	r2, [r1, #4]!
 80048e2:	459c      	cmp	ip, r3
 80048e4:	d8f9      	bhi.n	80048da <__lshift+0x9a>
 80048e6:	e7e4      	b.n	80048b2 <__lshift+0x72>

080048e8 <__mcmp>:
 80048e8:	6903      	ldr	r3, [r0, #16]
 80048ea:	690a      	ldr	r2, [r1, #16]
 80048ec:	1a9b      	subs	r3, r3, r2
 80048ee:	b530      	push	{r4, r5, lr}
 80048f0:	d10c      	bne.n	800490c <__mcmp+0x24>
 80048f2:	0092      	lsls	r2, r2, #2
 80048f4:	3014      	adds	r0, #20
 80048f6:	3114      	adds	r1, #20
 80048f8:	1884      	adds	r4, r0, r2
 80048fa:	4411      	add	r1, r2
 80048fc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8004900:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8004904:	4295      	cmp	r5, r2
 8004906:	d003      	beq.n	8004910 <__mcmp+0x28>
 8004908:	d305      	bcc.n	8004916 <__mcmp+0x2e>
 800490a:	2301      	movs	r3, #1
 800490c:	4618      	mov	r0, r3
 800490e:	bd30      	pop	{r4, r5, pc}
 8004910:	42a0      	cmp	r0, r4
 8004912:	d3f3      	bcc.n	80048fc <__mcmp+0x14>
 8004914:	e7fa      	b.n	800490c <__mcmp+0x24>
 8004916:	f04f 33ff 	mov.w	r3, #4294967295
 800491a:	e7f7      	b.n	800490c <__mcmp+0x24>

0800491c <__mdiff>:
 800491c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004920:	460d      	mov	r5, r1
 8004922:	4607      	mov	r7, r0
 8004924:	4611      	mov	r1, r2
 8004926:	4628      	mov	r0, r5
 8004928:	4614      	mov	r4, r2
 800492a:	f7ff ffdd 	bl	80048e8 <__mcmp>
 800492e:	1e06      	subs	r6, r0, #0
 8004930:	d108      	bne.n	8004944 <__mdiff+0x28>
 8004932:	4631      	mov	r1, r6
 8004934:	4638      	mov	r0, r7
 8004936:	f7ff fdc1 	bl	80044bc <_Balloc>
 800493a:	2301      	movs	r3, #1
 800493c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8004940:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004944:	bfa4      	itt	ge
 8004946:	4623      	movge	r3, r4
 8004948:	462c      	movge	r4, r5
 800494a:	4638      	mov	r0, r7
 800494c:	6861      	ldr	r1, [r4, #4]
 800494e:	bfa6      	itte	ge
 8004950:	461d      	movge	r5, r3
 8004952:	2600      	movge	r6, #0
 8004954:	2601      	movlt	r6, #1
 8004956:	f7ff fdb1 	bl	80044bc <_Balloc>
 800495a:	692b      	ldr	r3, [r5, #16]
 800495c:	60c6      	str	r6, [r0, #12]
 800495e:	6926      	ldr	r6, [r4, #16]
 8004960:	f105 0914 	add.w	r9, r5, #20
 8004964:	f104 0214 	add.w	r2, r4, #20
 8004968:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800496c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8004970:	f100 0514 	add.w	r5, r0, #20
 8004974:	f04f 0e00 	mov.w	lr, #0
 8004978:	f852 ab04 	ldr.w	sl, [r2], #4
 800497c:	f859 4b04 	ldr.w	r4, [r9], #4
 8004980:	fa1e f18a 	uxtah	r1, lr, sl
 8004984:	b2a3      	uxth	r3, r4
 8004986:	1ac9      	subs	r1, r1, r3
 8004988:	0c23      	lsrs	r3, r4, #16
 800498a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800498e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8004992:	b289      	uxth	r1, r1
 8004994:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8004998:	45c8      	cmp	r8, r9
 800499a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800499e:	4694      	mov	ip, r2
 80049a0:	f845 3b04 	str.w	r3, [r5], #4
 80049a4:	d8e8      	bhi.n	8004978 <__mdiff+0x5c>
 80049a6:	45bc      	cmp	ip, r7
 80049a8:	d304      	bcc.n	80049b4 <__mdiff+0x98>
 80049aa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80049ae:	b183      	cbz	r3, 80049d2 <__mdiff+0xb6>
 80049b0:	6106      	str	r6, [r0, #16]
 80049b2:	e7c5      	b.n	8004940 <__mdiff+0x24>
 80049b4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80049b8:	fa1e f381 	uxtah	r3, lr, r1
 80049bc:	141a      	asrs	r2, r3, #16
 80049be:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80049c2:	b29b      	uxth	r3, r3
 80049c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80049c8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80049cc:	f845 3b04 	str.w	r3, [r5], #4
 80049d0:	e7e9      	b.n	80049a6 <__mdiff+0x8a>
 80049d2:	3e01      	subs	r6, #1
 80049d4:	e7e9      	b.n	80049aa <__mdiff+0x8e>

080049d6 <__d2b>:
 80049d6:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80049da:	460e      	mov	r6, r1
 80049dc:	2101      	movs	r1, #1
 80049de:	ec59 8b10 	vmov	r8, r9, d0
 80049e2:	4615      	mov	r5, r2
 80049e4:	f7ff fd6a 	bl	80044bc <_Balloc>
 80049e8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 80049ec:	4607      	mov	r7, r0
 80049ee:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80049f2:	bb34      	cbnz	r4, 8004a42 <__d2b+0x6c>
 80049f4:	9301      	str	r3, [sp, #4]
 80049f6:	f1b8 0300 	subs.w	r3, r8, #0
 80049fa:	d027      	beq.n	8004a4c <__d2b+0x76>
 80049fc:	a802      	add	r0, sp, #8
 80049fe:	f840 3d08 	str.w	r3, [r0, #-8]!
 8004a02:	f7ff fe00 	bl	8004606 <__lo0bits>
 8004a06:	9900      	ldr	r1, [sp, #0]
 8004a08:	b1f0      	cbz	r0, 8004a48 <__d2b+0x72>
 8004a0a:	9a01      	ldr	r2, [sp, #4]
 8004a0c:	f1c0 0320 	rsb	r3, r0, #32
 8004a10:	fa02 f303 	lsl.w	r3, r2, r3
 8004a14:	430b      	orrs	r3, r1
 8004a16:	40c2      	lsrs	r2, r0
 8004a18:	617b      	str	r3, [r7, #20]
 8004a1a:	9201      	str	r2, [sp, #4]
 8004a1c:	9b01      	ldr	r3, [sp, #4]
 8004a1e:	61bb      	str	r3, [r7, #24]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	bf14      	ite	ne
 8004a24:	2102      	movne	r1, #2
 8004a26:	2101      	moveq	r1, #1
 8004a28:	6139      	str	r1, [r7, #16]
 8004a2a:	b1c4      	cbz	r4, 8004a5e <__d2b+0x88>
 8004a2c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8004a30:	4404      	add	r4, r0
 8004a32:	6034      	str	r4, [r6, #0]
 8004a34:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8004a38:	6028      	str	r0, [r5, #0]
 8004a3a:	4638      	mov	r0, r7
 8004a3c:	b003      	add	sp, #12
 8004a3e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004a42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004a46:	e7d5      	b.n	80049f4 <__d2b+0x1e>
 8004a48:	6179      	str	r1, [r7, #20]
 8004a4a:	e7e7      	b.n	8004a1c <__d2b+0x46>
 8004a4c:	a801      	add	r0, sp, #4
 8004a4e:	f7ff fdda 	bl	8004606 <__lo0bits>
 8004a52:	9b01      	ldr	r3, [sp, #4]
 8004a54:	617b      	str	r3, [r7, #20]
 8004a56:	2101      	movs	r1, #1
 8004a58:	6139      	str	r1, [r7, #16]
 8004a5a:	3020      	adds	r0, #32
 8004a5c:	e7e5      	b.n	8004a2a <__d2b+0x54>
 8004a5e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8004a62:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8004a66:	6030      	str	r0, [r6, #0]
 8004a68:	6918      	ldr	r0, [r3, #16]
 8004a6a:	f7ff fdad 	bl	80045c8 <__hi0bits>
 8004a6e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8004a72:	e7e1      	b.n	8004a38 <__d2b+0x62>

08004a74 <_mprec_log10>:
 8004a74:	2817      	cmp	r0, #23
 8004a76:	b5d0      	push	{r4, r6, r7, lr}
 8004a78:	4604      	mov	r4, r0
 8004a7a:	dc07      	bgt.n	8004a8c <_mprec_log10+0x18>
 8004a7c:	4b09      	ldr	r3, [pc, #36]	; (8004aa4 <_mprec_log10+0x30>)
 8004a7e:	eb03 04c0 	add.w	r4, r3, r0, lsl #3
 8004a82:	e9d4 0100 	ldrd	r0, r1, [r4]
 8004a86:	ec41 0b10 	vmov	d0, r0, r1
 8004a8a:	bdd0      	pop	{r4, r6, r7, pc}
 8004a8c:	4906      	ldr	r1, [pc, #24]	; (8004aa8 <_mprec_log10+0x34>)
 8004a8e:	4f07      	ldr	r7, [pc, #28]	; (8004aac <_mprec_log10+0x38>)
 8004a90:	2000      	movs	r0, #0
 8004a92:	2600      	movs	r6, #0
 8004a94:	4632      	mov	r2, r6
 8004a96:	463b      	mov	r3, r7
 8004a98:	f7fb fda6 	bl	80005e8 <__aeabi_dmul>
 8004a9c:	3c01      	subs	r4, #1
 8004a9e:	d1f9      	bne.n	8004a94 <_mprec_log10+0x20>
 8004aa0:	e7f1      	b.n	8004a86 <_mprec_log10+0x12>
 8004aa2:	bf00      	nop
 8004aa4:	08005ff8 	.word	0x08005ff8
 8004aa8:	3ff00000 	.word	0x3ff00000
 8004aac:	40240000 	.word	0x40240000

08004ab0 <_calloc_r>:
 8004ab0:	b538      	push	{r3, r4, r5, lr}
 8004ab2:	fb02 f401 	mul.w	r4, r2, r1
 8004ab6:	4621      	mov	r1, r4
 8004ab8:	f000 f808 	bl	8004acc <_malloc_r>
 8004abc:	4605      	mov	r5, r0
 8004abe:	b118      	cbz	r0, 8004ac8 <_calloc_r+0x18>
 8004ac0:	4622      	mov	r2, r4
 8004ac2:	2100      	movs	r1, #0
 8004ac4:	f7ff fb94 	bl	80041f0 <memset>
 8004ac8:	4628      	mov	r0, r5
 8004aca:	bd38      	pop	{r3, r4, r5, pc}

08004acc <_malloc_r>:
 8004acc:	b570      	push	{r4, r5, r6, lr}
 8004ace:	1ccd      	adds	r5, r1, #3
 8004ad0:	f025 0503 	bic.w	r5, r5, #3
 8004ad4:	3508      	adds	r5, #8
 8004ad6:	2d0c      	cmp	r5, #12
 8004ad8:	bf38      	it	cc
 8004ada:	250c      	movcc	r5, #12
 8004adc:	2d00      	cmp	r5, #0
 8004ade:	4606      	mov	r6, r0
 8004ae0:	db01      	blt.n	8004ae6 <_malloc_r+0x1a>
 8004ae2:	42a9      	cmp	r1, r5
 8004ae4:	d903      	bls.n	8004aee <_malloc_r+0x22>
 8004ae6:	230c      	movs	r3, #12
 8004ae8:	6033      	str	r3, [r6, #0]
 8004aea:	2000      	movs	r0, #0
 8004aec:	bd70      	pop	{r4, r5, r6, pc}
 8004aee:	f001 f9cf 	bl	8005e90 <__malloc_lock>
 8004af2:	4a21      	ldr	r2, [pc, #132]	; (8004b78 <_malloc_r+0xac>)
 8004af4:	6814      	ldr	r4, [r2, #0]
 8004af6:	4621      	mov	r1, r4
 8004af8:	b991      	cbnz	r1, 8004b20 <_malloc_r+0x54>
 8004afa:	4c20      	ldr	r4, [pc, #128]	; (8004b7c <_malloc_r+0xb0>)
 8004afc:	6823      	ldr	r3, [r4, #0]
 8004afe:	b91b      	cbnz	r3, 8004b08 <_malloc_r+0x3c>
 8004b00:	4630      	mov	r0, r6
 8004b02:	f000 fb3d 	bl	8005180 <_sbrk_r>
 8004b06:	6020      	str	r0, [r4, #0]
 8004b08:	4629      	mov	r1, r5
 8004b0a:	4630      	mov	r0, r6
 8004b0c:	f000 fb38 	bl	8005180 <_sbrk_r>
 8004b10:	1c43      	adds	r3, r0, #1
 8004b12:	d124      	bne.n	8004b5e <_malloc_r+0x92>
 8004b14:	230c      	movs	r3, #12
 8004b16:	6033      	str	r3, [r6, #0]
 8004b18:	4630      	mov	r0, r6
 8004b1a:	f001 f9ba 	bl	8005e92 <__malloc_unlock>
 8004b1e:	e7e4      	b.n	8004aea <_malloc_r+0x1e>
 8004b20:	680b      	ldr	r3, [r1, #0]
 8004b22:	1b5b      	subs	r3, r3, r5
 8004b24:	d418      	bmi.n	8004b58 <_malloc_r+0x8c>
 8004b26:	2b0b      	cmp	r3, #11
 8004b28:	d90f      	bls.n	8004b4a <_malloc_r+0x7e>
 8004b2a:	600b      	str	r3, [r1, #0]
 8004b2c:	50cd      	str	r5, [r1, r3]
 8004b2e:	18cc      	adds	r4, r1, r3
 8004b30:	4630      	mov	r0, r6
 8004b32:	f001 f9ae 	bl	8005e92 <__malloc_unlock>
 8004b36:	f104 000b 	add.w	r0, r4, #11
 8004b3a:	1d23      	adds	r3, r4, #4
 8004b3c:	f020 0007 	bic.w	r0, r0, #7
 8004b40:	1ac3      	subs	r3, r0, r3
 8004b42:	d0d3      	beq.n	8004aec <_malloc_r+0x20>
 8004b44:	425a      	negs	r2, r3
 8004b46:	50e2      	str	r2, [r4, r3]
 8004b48:	e7d0      	b.n	8004aec <_malloc_r+0x20>
 8004b4a:	428c      	cmp	r4, r1
 8004b4c:	684b      	ldr	r3, [r1, #4]
 8004b4e:	bf16      	itet	ne
 8004b50:	6063      	strne	r3, [r4, #4]
 8004b52:	6013      	streq	r3, [r2, #0]
 8004b54:	460c      	movne	r4, r1
 8004b56:	e7eb      	b.n	8004b30 <_malloc_r+0x64>
 8004b58:	460c      	mov	r4, r1
 8004b5a:	6849      	ldr	r1, [r1, #4]
 8004b5c:	e7cc      	b.n	8004af8 <_malloc_r+0x2c>
 8004b5e:	1cc4      	adds	r4, r0, #3
 8004b60:	f024 0403 	bic.w	r4, r4, #3
 8004b64:	42a0      	cmp	r0, r4
 8004b66:	d005      	beq.n	8004b74 <_malloc_r+0xa8>
 8004b68:	1a21      	subs	r1, r4, r0
 8004b6a:	4630      	mov	r0, r6
 8004b6c:	f000 fb08 	bl	8005180 <_sbrk_r>
 8004b70:	3001      	adds	r0, #1
 8004b72:	d0cf      	beq.n	8004b14 <_malloc_r+0x48>
 8004b74:	6025      	str	r5, [r4, #0]
 8004b76:	e7db      	b.n	8004b30 <_malloc_r+0x64>
 8004b78:	200000b0 	.word	0x200000b0
 8004b7c:	200000b4 	.word	0x200000b4

08004b80 <_realloc_r>:
 8004b80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b82:	4607      	mov	r7, r0
 8004b84:	4614      	mov	r4, r2
 8004b86:	460e      	mov	r6, r1
 8004b88:	b921      	cbnz	r1, 8004b94 <_realloc_r+0x14>
 8004b8a:	4611      	mov	r1, r2
 8004b8c:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8004b90:	f7ff bf9c 	b.w	8004acc <_malloc_r>
 8004b94:	b922      	cbnz	r2, 8004ba0 <_realloc_r+0x20>
 8004b96:	f001 f97d 	bl	8005e94 <_free_r>
 8004b9a:	4625      	mov	r5, r4
 8004b9c:	4628      	mov	r0, r5
 8004b9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004ba0:	f001 f9c6 	bl	8005f30 <_malloc_usable_size_r>
 8004ba4:	42a0      	cmp	r0, r4
 8004ba6:	d20f      	bcs.n	8004bc8 <_realloc_r+0x48>
 8004ba8:	4621      	mov	r1, r4
 8004baa:	4638      	mov	r0, r7
 8004bac:	f7ff ff8e 	bl	8004acc <_malloc_r>
 8004bb0:	4605      	mov	r5, r0
 8004bb2:	2800      	cmp	r0, #0
 8004bb4:	d0f2      	beq.n	8004b9c <_realloc_r+0x1c>
 8004bb6:	4631      	mov	r1, r6
 8004bb8:	4622      	mov	r2, r4
 8004bba:	f001 f945 	bl	8005e48 <memcpy>
 8004bbe:	4631      	mov	r1, r6
 8004bc0:	4638      	mov	r0, r7
 8004bc2:	f001 f967 	bl	8005e94 <_free_r>
 8004bc6:	e7e9      	b.n	8004b9c <_realloc_r+0x1c>
 8004bc8:	4635      	mov	r5, r6
 8004bca:	e7e7      	b.n	8004b9c <_realloc_r+0x1c>

08004bcc <__ssputs_r>:
 8004bcc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bd0:	688e      	ldr	r6, [r1, #8]
 8004bd2:	429e      	cmp	r6, r3
 8004bd4:	4682      	mov	sl, r0
 8004bd6:	460c      	mov	r4, r1
 8004bd8:	4690      	mov	r8, r2
 8004bda:	4699      	mov	r9, r3
 8004bdc:	d837      	bhi.n	8004c4e <__ssputs_r+0x82>
 8004bde:	898a      	ldrh	r2, [r1, #12]
 8004be0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004be4:	d031      	beq.n	8004c4a <__ssputs_r+0x7e>
 8004be6:	6825      	ldr	r5, [r4, #0]
 8004be8:	6909      	ldr	r1, [r1, #16]
 8004bea:	1a6f      	subs	r7, r5, r1
 8004bec:	6965      	ldr	r5, [r4, #20]
 8004bee:	2302      	movs	r3, #2
 8004bf0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004bf4:	fb95 f5f3 	sdiv	r5, r5, r3
 8004bf8:	f109 0301 	add.w	r3, r9, #1
 8004bfc:	443b      	add	r3, r7
 8004bfe:	429d      	cmp	r5, r3
 8004c00:	bf38      	it	cc
 8004c02:	461d      	movcc	r5, r3
 8004c04:	0553      	lsls	r3, r2, #21
 8004c06:	d530      	bpl.n	8004c6a <__ssputs_r+0x9e>
 8004c08:	4629      	mov	r1, r5
 8004c0a:	f7ff ff5f 	bl	8004acc <_malloc_r>
 8004c0e:	4606      	mov	r6, r0
 8004c10:	b950      	cbnz	r0, 8004c28 <__ssputs_r+0x5c>
 8004c12:	230c      	movs	r3, #12
 8004c14:	f8ca 3000 	str.w	r3, [sl]
 8004c18:	89a3      	ldrh	r3, [r4, #12]
 8004c1a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004c1e:	81a3      	strh	r3, [r4, #12]
 8004c20:	f04f 30ff 	mov.w	r0, #4294967295
 8004c24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c28:	463a      	mov	r2, r7
 8004c2a:	6921      	ldr	r1, [r4, #16]
 8004c2c:	f001 f90c 	bl	8005e48 <memcpy>
 8004c30:	89a3      	ldrh	r3, [r4, #12]
 8004c32:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004c36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c3a:	81a3      	strh	r3, [r4, #12]
 8004c3c:	6126      	str	r6, [r4, #16]
 8004c3e:	6165      	str	r5, [r4, #20]
 8004c40:	443e      	add	r6, r7
 8004c42:	1bed      	subs	r5, r5, r7
 8004c44:	6026      	str	r6, [r4, #0]
 8004c46:	60a5      	str	r5, [r4, #8]
 8004c48:	464e      	mov	r6, r9
 8004c4a:	454e      	cmp	r6, r9
 8004c4c:	d900      	bls.n	8004c50 <__ssputs_r+0x84>
 8004c4e:	464e      	mov	r6, r9
 8004c50:	4632      	mov	r2, r6
 8004c52:	4641      	mov	r1, r8
 8004c54:	6820      	ldr	r0, [r4, #0]
 8004c56:	f001 f902 	bl	8005e5e <memmove>
 8004c5a:	68a3      	ldr	r3, [r4, #8]
 8004c5c:	1b9b      	subs	r3, r3, r6
 8004c5e:	60a3      	str	r3, [r4, #8]
 8004c60:	6823      	ldr	r3, [r4, #0]
 8004c62:	441e      	add	r6, r3
 8004c64:	6026      	str	r6, [r4, #0]
 8004c66:	2000      	movs	r0, #0
 8004c68:	e7dc      	b.n	8004c24 <__ssputs_r+0x58>
 8004c6a:	462a      	mov	r2, r5
 8004c6c:	f7ff ff88 	bl	8004b80 <_realloc_r>
 8004c70:	4606      	mov	r6, r0
 8004c72:	2800      	cmp	r0, #0
 8004c74:	d1e2      	bne.n	8004c3c <__ssputs_r+0x70>
 8004c76:	6921      	ldr	r1, [r4, #16]
 8004c78:	4650      	mov	r0, sl
 8004c7a:	f001 f90b 	bl	8005e94 <_free_r>
 8004c7e:	e7c8      	b.n	8004c12 <__ssputs_r+0x46>

08004c80 <_svfiprintf_r>:
 8004c80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c84:	461d      	mov	r5, r3
 8004c86:	898b      	ldrh	r3, [r1, #12]
 8004c88:	061f      	lsls	r7, r3, #24
 8004c8a:	b09d      	sub	sp, #116	; 0x74
 8004c8c:	4680      	mov	r8, r0
 8004c8e:	460c      	mov	r4, r1
 8004c90:	4616      	mov	r6, r2
 8004c92:	d50f      	bpl.n	8004cb4 <_svfiprintf_r+0x34>
 8004c94:	690b      	ldr	r3, [r1, #16]
 8004c96:	b96b      	cbnz	r3, 8004cb4 <_svfiprintf_r+0x34>
 8004c98:	2140      	movs	r1, #64	; 0x40
 8004c9a:	f7ff ff17 	bl	8004acc <_malloc_r>
 8004c9e:	6020      	str	r0, [r4, #0]
 8004ca0:	6120      	str	r0, [r4, #16]
 8004ca2:	b928      	cbnz	r0, 8004cb0 <_svfiprintf_r+0x30>
 8004ca4:	230c      	movs	r3, #12
 8004ca6:	f8c8 3000 	str.w	r3, [r8]
 8004caa:	f04f 30ff 	mov.w	r0, #4294967295
 8004cae:	e0c8      	b.n	8004e42 <_svfiprintf_r+0x1c2>
 8004cb0:	2340      	movs	r3, #64	; 0x40
 8004cb2:	6163      	str	r3, [r4, #20]
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	9309      	str	r3, [sp, #36]	; 0x24
 8004cb8:	2320      	movs	r3, #32
 8004cba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004cbe:	2330      	movs	r3, #48	; 0x30
 8004cc0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004cc4:	9503      	str	r5, [sp, #12]
 8004cc6:	f04f 0b01 	mov.w	fp, #1
 8004cca:	4637      	mov	r7, r6
 8004ccc:	463d      	mov	r5, r7
 8004cce:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004cd2:	b10b      	cbz	r3, 8004cd8 <_svfiprintf_r+0x58>
 8004cd4:	2b25      	cmp	r3, #37	; 0x25
 8004cd6:	d13e      	bne.n	8004d56 <_svfiprintf_r+0xd6>
 8004cd8:	ebb7 0a06 	subs.w	sl, r7, r6
 8004cdc:	d00b      	beq.n	8004cf6 <_svfiprintf_r+0x76>
 8004cde:	4653      	mov	r3, sl
 8004ce0:	4632      	mov	r2, r6
 8004ce2:	4621      	mov	r1, r4
 8004ce4:	4640      	mov	r0, r8
 8004ce6:	f7ff ff71 	bl	8004bcc <__ssputs_r>
 8004cea:	3001      	adds	r0, #1
 8004cec:	f000 80a4 	beq.w	8004e38 <_svfiprintf_r+0x1b8>
 8004cf0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cf2:	4453      	add	r3, sl
 8004cf4:	9309      	str	r3, [sp, #36]	; 0x24
 8004cf6:	783b      	ldrb	r3, [r7, #0]
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	f000 809d 	beq.w	8004e38 <_svfiprintf_r+0x1b8>
 8004cfe:	2300      	movs	r3, #0
 8004d00:	f04f 32ff 	mov.w	r2, #4294967295
 8004d04:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d08:	9304      	str	r3, [sp, #16]
 8004d0a:	9307      	str	r3, [sp, #28]
 8004d0c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d10:	931a      	str	r3, [sp, #104]	; 0x68
 8004d12:	462f      	mov	r7, r5
 8004d14:	2205      	movs	r2, #5
 8004d16:	f817 1b01 	ldrb.w	r1, [r7], #1
 8004d1a:	4850      	ldr	r0, [pc, #320]	; (8004e5c <_svfiprintf_r+0x1dc>)
 8004d1c:	f7fb fa58 	bl	80001d0 <memchr>
 8004d20:	9b04      	ldr	r3, [sp, #16]
 8004d22:	b9d0      	cbnz	r0, 8004d5a <_svfiprintf_r+0xda>
 8004d24:	06d9      	lsls	r1, r3, #27
 8004d26:	bf44      	itt	mi
 8004d28:	2220      	movmi	r2, #32
 8004d2a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004d2e:	071a      	lsls	r2, r3, #28
 8004d30:	bf44      	itt	mi
 8004d32:	222b      	movmi	r2, #43	; 0x2b
 8004d34:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004d38:	782a      	ldrb	r2, [r5, #0]
 8004d3a:	2a2a      	cmp	r2, #42	; 0x2a
 8004d3c:	d015      	beq.n	8004d6a <_svfiprintf_r+0xea>
 8004d3e:	9a07      	ldr	r2, [sp, #28]
 8004d40:	462f      	mov	r7, r5
 8004d42:	2000      	movs	r0, #0
 8004d44:	250a      	movs	r5, #10
 8004d46:	4639      	mov	r1, r7
 8004d48:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d4c:	3b30      	subs	r3, #48	; 0x30
 8004d4e:	2b09      	cmp	r3, #9
 8004d50:	d94d      	bls.n	8004dee <_svfiprintf_r+0x16e>
 8004d52:	b1b8      	cbz	r0, 8004d84 <_svfiprintf_r+0x104>
 8004d54:	e00f      	b.n	8004d76 <_svfiprintf_r+0xf6>
 8004d56:	462f      	mov	r7, r5
 8004d58:	e7b8      	b.n	8004ccc <_svfiprintf_r+0x4c>
 8004d5a:	4a40      	ldr	r2, [pc, #256]	; (8004e5c <_svfiprintf_r+0x1dc>)
 8004d5c:	1a80      	subs	r0, r0, r2
 8004d5e:	fa0b f000 	lsl.w	r0, fp, r0
 8004d62:	4318      	orrs	r0, r3
 8004d64:	9004      	str	r0, [sp, #16]
 8004d66:	463d      	mov	r5, r7
 8004d68:	e7d3      	b.n	8004d12 <_svfiprintf_r+0x92>
 8004d6a:	9a03      	ldr	r2, [sp, #12]
 8004d6c:	1d11      	adds	r1, r2, #4
 8004d6e:	6812      	ldr	r2, [r2, #0]
 8004d70:	9103      	str	r1, [sp, #12]
 8004d72:	2a00      	cmp	r2, #0
 8004d74:	db01      	blt.n	8004d7a <_svfiprintf_r+0xfa>
 8004d76:	9207      	str	r2, [sp, #28]
 8004d78:	e004      	b.n	8004d84 <_svfiprintf_r+0x104>
 8004d7a:	4252      	negs	r2, r2
 8004d7c:	f043 0302 	orr.w	r3, r3, #2
 8004d80:	9207      	str	r2, [sp, #28]
 8004d82:	9304      	str	r3, [sp, #16]
 8004d84:	783b      	ldrb	r3, [r7, #0]
 8004d86:	2b2e      	cmp	r3, #46	; 0x2e
 8004d88:	d10c      	bne.n	8004da4 <_svfiprintf_r+0x124>
 8004d8a:	787b      	ldrb	r3, [r7, #1]
 8004d8c:	2b2a      	cmp	r3, #42	; 0x2a
 8004d8e:	d133      	bne.n	8004df8 <_svfiprintf_r+0x178>
 8004d90:	9b03      	ldr	r3, [sp, #12]
 8004d92:	1d1a      	adds	r2, r3, #4
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	9203      	str	r2, [sp, #12]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	bfb8      	it	lt
 8004d9c:	f04f 33ff 	movlt.w	r3, #4294967295
 8004da0:	3702      	adds	r7, #2
 8004da2:	9305      	str	r3, [sp, #20]
 8004da4:	4d2e      	ldr	r5, [pc, #184]	; (8004e60 <_svfiprintf_r+0x1e0>)
 8004da6:	7839      	ldrb	r1, [r7, #0]
 8004da8:	2203      	movs	r2, #3
 8004daa:	4628      	mov	r0, r5
 8004dac:	f7fb fa10 	bl	80001d0 <memchr>
 8004db0:	b138      	cbz	r0, 8004dc2 <_svfiprintf_r+0x142>
 8004db2:	2340      	movs	r3, #64	; 0x40
 8004db4:	1b40      	subs	r0, r0, r5
 8004db6:	fa03 f000 	lsl.w	r0, r3, r0
 8004dba:	9b04      	ldr	r3, [sp, #16]
 8004dbc:	4303      	orrs	r3, r0
 8004dbe:	3701      	adds	r7, #1
 8004dc0:	9304      	str	r3, [sp, #16]
 8004dc2:	7839      	ldrb	r1, [r7, #0]
 8004dc4:	4827      	ldr	r0, [pc, #156]	; (8004e64 <_svfiprintf_r+0x1e4>)
 8004dc6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004dca:	2206      	movs	r2, #6
 8004dcc:	1c7e      	adds	r6, r7, #1
 8004dce:	f7fb f9ff 	bl	80001d0 <memchr>
 8004dd2:	2800      	cmp	r0, #0
 8004dd4:	d038      	beq.n	8004e48 <_svfiprintf_r+0x1c8>
 8004dd6:	4b24      	ldr	r3, [pc, #144]	; (8004e68 <_svfiprintf_r+0x1e8>)
 8004dd8:	bb13      	cbnz	r3, 8004e20 <_svfiprintf_r+0x1a0>
 8004dda:	9b03      	ldr	r3, [sp, #12]
 8004ddc:	3307      	adds	r3, #7
 8004dde:	f023 0307 	bic.w	r3, r3, #7
 8004de2:	3308      	adds	r3, #8
 8004de4:	9303      	str	r3, [sp, #12]
 8004de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004de8:	444b      	add	r3, r9
 8004dea:	9309      	str	r3, [sp, #36]	; 0x24
 8004dec:	e76d      	b.n	8004cca <_svfiprintf_r+0x4a>
 8004dee:	fb05 3202 	mla	r2, r5, r2, r3
 8004df2:	2001      	movs	r0, #1
 8004df4:	460f      	mov	r7, r1
 8004df6:	e7a6      	b.n	8004d46 <_svfiprintf_r+0xc6>
 8004df8:	2300      	movs	r3, #0
 8004dfa:	3701      	adds	r7, #1
 8004dfc:	9305      	str	r3, [sp, #20]
 8004dfe:	4619      	mov	r1, r3
 8004e00:	250a      	movs	r5, #10
 8004e02:	4638      	mov	r0, r7
 8004e04:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e08:	3a30      	subs	r2, #48	; 0x30
 8004e0a:	2a09      	cmp	r2, #9
 8004e0c:	d903      	bls.n	8004e16 <_svfiprintf_r+0x196>
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d0c8      	beq.n	8004da4 <_svfiprintf_r+0x124>
 8004e12:	9105      	str	r1, [sp, #20]
 8004e14:	e7c6      	b.n	8004da4 <_svfiprintf_r+0x124>
 8004e16:	fb05 2101 	mla	r1, r5, r1, r2
 8004e1a:	2301      	movs	r3, #1
 8004e1c:	4607      	mov	r7, r0
 8004e1e:	e7f0      	b.n	8004e02 <_svfiprintf_r+0x182>
 8004e20:	ab03      	add	r3, sp, #12
 8004e22:	9300      	str	r3, [sp, #0]
 8004e24:	4622      	mov	r2, r4
 8004e26:	4b11      	ldr	r3, [pc, #68]	; (8004e6c <_svfiprintf_r+0x1ec>)
 8004e28:	a904      	add	r1, sp, #16
 8004e2a:	4640      	mov	r0, r8
 8004e2c:	f3af 8000 	nop.w
 8004e30:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004e34:	4681      	mov	r9, r0
 8004e36:	d1d6      	bne.n	8004de6 <_svfiprintf_r+0x166>
 8004e38:	89a3      	ldrh	r3, [r4, #12]
 8004e3a:	065b      	lsls	r3, r3, #25
 8004e3c:	f53f af35 	bmi.w	8004caa <_svfiprintf_r+0x2a>
 8004e40:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004e42:	b01d      	add	sp, #116	; 0x74
 8004e44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004e48:	ab03      	add	r3, sp, #12
 8004e4a:	9300      	str	r3, [sp, #0]
 8004e4c:	4622      	mov	r2, r4
 8004e4e:	4b07      	ldr	r3, [pc, #28]	; (8004e6c <_svfiprintf_r+0x1ec>)
 8004e50:	a904      	add	r1, sp, #16
 8004e52:	4640      	mov	r0, r8
 8004e54:	f000 f882 	bl	8004f5c <_printf_i>
 8004e58:	e7ea      	b.n	8004e30 <_svfiprintf_r+0x1b0>
 8004e5a:	bf00      	nop
 8004e5c:	080060cc 	.word	0x080060cc
 8004e60:	080060d2 	.word	0x080060d2
 8004e64:	080060d6 	.word	0x080060d6
 8004e68:	00000000 	.word	0x00000000
 8004e6c:	08004bcd 	.word	0x08004bcd

08004e70 <_printf_common>:
 8004e70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e74:	4691      	mov	r9, r2
 8004e76:	461f      	mov	r7, r3
 8004e78:	688a      	ldr	r2, [r1, #8]
 8004e7a:	690b      	ldr	r3, [r1, #16]
 8004e7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e80:	4293      	cmp	r3, r2
 8004e82:	bfb8      	it	lt
 8004e84:	4613      	movlt	r3, r2
 8004e86:	f8c9 3000 	str.w	r3, [r9]
 8004e8a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004e8e:	4606      	mov	r6, r0
 8004e90:	460c      	mov	r4, r1
 8004e92:	b112      	cbz	r2, 8004e9a <_printf_common+0x2a>
 8004e94:	3301      	adds	r3, #1
 8004e96:	f8c9 3000 	str.w	r3, [r9]
 8004e9a:	6823      	ldr	r3, [r4, #0]
 8004e9c:	0699      	lsls	r1, r3, #26
 8004e9e:	bf42      	ittt	mi
 8004ea0:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004ea4:	3302      	addmi	r3, #2
 8004ea6:	f8c9 3000 	strmi.w	r3, [r9]
 8004eaa:	6825      	ldr	r5, [r4, #0]
 8004eac:	f015 0506 	ands.w	r5, r5, #6
 8004eb0:	d107      	bne.n	8004ec2 <_printf_common+0x52>
 8004eb2:	f104 0a19 	add.w	sl, r4, #25
 8004eb6:	68e3      	ldr	r3, [r4, #12]
 8004eb8:	f8d9 2000 	ldr.w	r2, [r9]
 8004ebc:	1a9b      	subs	r3, r3, r2
 8004ebe:	42ab      	cmp	r3, r5
 8004ec0:	dc28      	bgt.n	8004f14 <_printf_common+0xa4>
 8004ec2:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004ec6:	6822      	ldr	r2, [r4, #0]
 8004ec8:	3300      	adds	r3, #0
 8004eca:	bf18      	it	ne
 8004ecc:	2301      	movne	r3, #1
 8004ece:	0692      	lsls	r2, r2, #26
 8004ed0:	d42d      	bmi.n	8004f2e <_printf_common+0xbe>
 8004ed2:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ed6:	4639      	mov	r1, r7
 8004ed8:	4630      	mov	r0, r6
 8004eda:	47c0      	blx	r8
 8004edc:	3001      	adds	r0, #1
 8004ede:	d020      	beq.n	8004f22 <_printf_common+0xb2>
 8004ee0:	6823      	ldr	r3, [r4, #0]
 8004ee2:	68e5      	ldr	r5, [r4, #12]
 8004ee4:	f8d9 2000 	ldr.w	r2, [r9]
 8004ee8:	f003 0306 	and.w	r3, r3, #6
 8004eec:	2b04      	cmp	r3, #4
 8004eee:	bf08      	it	eq
 8004ef0:	1aad      	subeq	r5, r5, r2
 8004ef2:	68a3      	ldr	r3, [r4, #8]
 8004ef4:	6922      	ldr	r2, [r4, #16]
 8004ef6:	bf0c      	ite	eq
 8004ef8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004efc:	2500      	movne	r5, #0
 8004efe:	4293      	cmp	r3, r2
 8004f00:	bfc4      	itt	gt
 8004f02:	1a9b      	subgt	r3, r3, r2
 8004f04:	18ed      	addgt	r5, r5, r3
 8004f06:	f04f 0900 	mov.w	r9, #0
 8004f0a:	341a      	adds	r4, #26
 8004f0c:	454d      	cmp	r5, r9
 8004f0e:	d11a      	bne.n	8004f46 <_printf_common+0xd6>
 8004f10:	2000      	movs	r0, #0
 8004f12:	e008      	b.n	8004f26 <_printf_common+0xb6>
 8004f14:	2301      	movs	r3, #1
 8004f16:	4652      	mov	r2, sl
 8004f18:	4639      	mov	r1, r7
 8004f1a:	4630      	mov	r0, r6
 8004f1c:	47c0      	blx	r8
 8004f1e:	3001      	adds	r0, #1
 8004f20:	d103      	bne.n	8004f2a <_printf_common+0xba>
 8004f22:	f04f 30ff 	mov.w	r0, #4294967295
 8004f26:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f2a:	3501      	adds	r5, #1
 8004f2c:	e7c3      	b.n	8004eb6 <_printf_common+0x46>
 8004f2e:	18e1      	adds	r1, r4, r3
 8004f30:	1c5a      	adds	r2, r3, #1
 8004f32:	2030      	movs	r0, #48	; 0x30
 8004f34:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f38:	4422      	add	r2, r4
 8004f3a:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f3e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f42:	3302      	adds	r3, #2
 8004f44:	e7c5      	b.n	8004ed2 <_printf_common+0x62>
 8004f46:	2301      	movs	r3, #1
 8004f48:	4622      	mov	r2, r4
 8004f4a:	4639      	mov	r1, r7
 8004f4c:	4630      	mov	r0, r6
 8004f4e:	47c0      	blx	r8
 8004f50:	3001      	adds	r0, #1
 8004f52:	d0e6      	beq.n	8004f22 <_printf_common+0xb2>
 8004f54:	f109 0901 	add.w	r9, r9, #1
 8004f58:	e7d8      	b.n	8004f0c <_printf_common+0x9c>
	...

08004f5c <_printf_i>:
 8004f5c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004f60:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004f64:	460c      	mov	r4, r1
 8004f66:	7e09      	ldrb	r1, [r1, #24]
 8004f68:	b085      	sub	sp, #20
 8004f6a:	296e      	cmp	r1, #110	; 0x6e
 8004f6c:	4617      	mov	r7, r2
 8004f6e:	4606      	mov	r6, r0
 8004f70:	4698      	mov	r8, r3
 8004f72:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004f74:	f000 80b3 	beq.w	80050de <_printf_i+0x182>
 8004f78:	d822      	bhi.n	8004fc0 <_printf_i+0x64>
 8004f7a:	2963      	cmp	r1, #99	; 0x63
 8004f7c:	d036      	beq.n	8004fec <_printf_i+0x90>
 8004f7e:	d80a      	bhi.n	8004f96 <_printf_i+0x3a>
 8004f80:	2900      	cmp	r1, #0
 8004f82:	f000 80b9 	beq.w	80050f8 <_printf_i+0x19c>
 8004f86:	2958      	cmp	r1, #88	; 0x58
 8004f88:	f000 8083 	beq.w	8005092 <_printf_i+0x136>
 8004f8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f90:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004f94:	e032      	b.n	8004ffc <_printf_i+0xa0>
 8004f96:	2964      	cmp	r1, #100	; 0x64
 8004f98:	d001      	beq.n	8004f9e <_printf_i+0x42>
 8004f9a:	2969      	cmp	r1, #105	; 0x69
 8004f9c:	d1f6      	bne.n	8004f8c <_printf_i+0x30>
 8004f9e:	6820      	ldr	r0, [r4, #0]
 8004fa0:	6813      	ldr	r3, [r2, #0]
 8004fa2:	0605      	lsls	r5, r0, #24
 8004fa4:	f103 0104 	add.w	r1, r3, #4
 8004fa8:	d52a      	bpl.n	8005000 <_printf_i+0xa4>
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	6011      	str	r1, [r2, #0]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	da03      	bge.n	8004fba <_printf_i+0x5e>
 8004fb2:	222d      	movs	r2, #45	; 0x2d
 8004fb4:	425b      	negs	r3, r3
 8004fb6:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004fba:	486f      	ldr	r0, [pc, #444]	; (8005178 <_printf_i+0x21c>)
 8004fbc:	220a      	movs	r2, #10
 8004fbe:	e039      	b.n	8005034 <_printf_i+0xd8>
 8004fc0:	2973      	cmp	r1, #115	; 0x73
 8004fc2:	f000 809d 	beq.w	8005100 <_printf_i+0x1a4>
 8004fc6:	d808      	bhi.n	8004fda <_printf_i+0x7e>
 8004fc8:	296f      	cmp	r1, #111	; 0x6f
 8004fca:	d020      	beq.n	800500e <_printf_i+0xb2>
 8004fcc:	2970      	cmp	r1, #112	; 0x70
 8004fce:	d1dd      	bne.n	8004f8c <_printf_i+0x30>
 8004fd0:	6823      	ldr	r3, [r4, #0]
 8004fd2:	f043 0320 	orr.w	r3, r3, #32
 8004fd6:	6023      	str	r3, [r4, #0]
 8004fd8:	e003      	b.n	8004fe2 <_printf_i+0x86>
 8004fda:	2975      	cmp	r1, #117	; 0x75
 8004fdc:	d017      	beq.n	800500e <_printf_i+0xb2>
 8004fde:	2978      	cmp	r1, #120	; 0x78
 8004fe0:	d1d4      	bne.n	8004f8c <_printf_i+0x30>
 8004fe2:	2378      	movs	r3, #120	; 0x78
 8004fe4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004fe8:	4864      	ldr	r0, [pc, #400]	; (800517c <_printf_i+0x220>)
 8004fea:	e055      	b.n	8005098 <_printf_i+0x13c>
 8004fec:	6813      	ldr	r3, [r2, #0]
 8004fee:	1d19      	adds	r1, r3, #4
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	6011      	str	r1, [r2, #0]
 8004ff4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004ff8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	e08c      	b.n	800511a <_printf_i+0x1be>
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	6011      	str	r1, [r2, #0]
 8005004:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005008:	bf18      	it	ne
 800500a:	b21b      	sxthne	r3, r3
 800500c:	e7cf      	b.n	8004fae <_printf_i+0x52>
 800500e:	6813      	ldr	r3, [r2, #0]
 8005010:	6825      	ldr	r5, [r4, #0]
 8005012:	1d18      	adds	r0, r3, #4
 8005014:	6010      	str	r0, [r2, #0]
 8005016:	0628      	lsls	r0, r5, #24
 8005018:	d501      	bpl.n	800501e <_printf_i+0xc2>
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	e002      	b.n	8005024 <_printf_i+0xc8>
 800501e:	0668      	lsls	r0, r5, #25
 8005020:	d5fb      	bpl.n	800501a <_printf_i+0xbe>
 8005022:	881b      	ldrh	r3, [r3, #0]
 8005024:	4854      	ldr	r0, [pc, #336]	; (8005178 <_printf_i+0x21c>)
 8005026:	296f      	cmp	r1, #111	; 0x6f
 8005028:	bf14      	ite	ne
 800502a:	220a      	movne	r2, #10
 800502c:	2208      	moveq	r2, #8
 800502e:	2100      	movs	r1, #0
 8005030:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005034:	6865      	ldr	r5, [r4, #4]
 8005036:	60a5      	str	r5, [r4, #8]
 8005038:	2d00      	cmp	r5, #0
 800503a:	f2c0 8095 	blt.w	8005168 <_printf_i+0x20c>
 800503e:	6821      	ldr	r1, [r4, #0]
 8005040:	f021 0104 	bic.w	r1, r1, #4
 8005044:	6021      	str	r1, [r4, #0]
 8005046:	2b00      	cmp	r3, #0
 8005048:	d13d      	bne.n	80050c6 <_printf_i+0x16a>
 800504a:	2d00      	cmp	r5, #0
 800504c:	f040 808e 	bne.w	800516c <_printf_i+0x210>
 8005050:	4665      	mov	r5, ip
 8005052:	2a08      	cmp	r2, #8
 8005054:	d10b      	bne.n	800506e <_printf_i+0x112>
 8005056:	6823      	ldr	r3, [r4, #0]
 8005058:	07db      	lsls	r3, r3, #31
 800505a:	d508      	bpl.n	800506e <_printf_i+0x112>
 800505c:	6923      	ldr	r3, [r4, #16]
 800505e:	6862      	ldr	r2, [r4, #4]
 8005060:	429a      	cmp	r2, r3
 8005062:	bfde      	ittt	le
 8005064:	2330      	movle	r3, #48	; 0x30
 8005066:	f805 3c01 	strble.w	r3, [r5, #-1]
 800506a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800506e:	ebac 0305 	sub.w	r3, ip, r5
 8005072:	6123      	str	r3, [r4, #16]
 8005074:	f8cd 8000 	str.w	r8, [sp]
 8005078:	463b      	mov	r3, r7
 800507a:	aa03      	add	r2, sp, #12
 800507c:	4621      	mov	r1, r4
 800507e:	4630      	mov	r0, r6
 8005080:	f7ff fef6 	bl	8004e70 <_printf_common>
 8005084:	3001      	adds	r0, #1
 8005086:	d14d      	bne.n	8005124 <_printf_i+0x1c8>
 8005088:	f04f 30ff 	mov.w	r0, #4294967295
 800508c:	b005      	add	sp, #20
 800508e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005092:	4839      	ldr	r0, [pc, #228]	; (8005178 <_printf_i+0x21c>)
 8005094:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8005098:	6813      	ldr	r3, [r2, #0]
 800509a:	6821      	ldr	r1, [r4, #0]
 800509c:	1d1d      	adds	r5, r3, #4
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	6015      	str	r5, [r2, #0]
 80050a2:	060a      	lsls	r2, r1, #24
 80050a4:	d50b      	bpl.n	80050be <_printf_i+0x162>
 80050a6:	07ca      	lsls	r2, r1, #31
 80050a8:	bf44      	itt	mi
 80050aa:	f041 0120 	orrmi.w	r1, r1, #32
 80050ae:	6021      	strmi	r1, [r4, #0]
 80050b0:	b91b      	cbnz	r3, 80050ba <_printf_i+0x15e>
 80050b2:	6822      	ldr	r2, [r4, #0]
 80050b4:	f022 0220 	bic.w	r2, r2, #32
 80050b8:	6022      	str	r2, [r4, #0]
 80050ba:	2210      	movs	r2, #16
 80050bc:	e7b7      	b.n	800502e <_printf_i+0xd2>
 80050be:	064d      	lsls	r5, r1, #25
 80050c0:	bf48      	it	mi
 80050c2:	b29b      	uxthmi	r3, r3
 80050c4:	e7ef      	b.n	80050a6 <_printf_i+0x14a>
 80050c6:	4665      	mov	r5, ip
 80050c8:	fbb3 f1f2 	udiv	r1, r3, r2
 80050cc:	fb02 3311 	mls	r3, r2, r1, r3
 80050d0:	5cc3      	ldrb	r3, [r0, r3]
 80050d2:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80050d6:	460b      	mov	r3, r1
 80050d8:	2900      	cmp	r1, #0
 80050da:	d1f5      	bne.n	80050c8 <_printf_i+0x16c>
 80050dc:	e7b9      	b.n	8005052 <_printf_i+0xf6>
 80050de:	6813      	ldr	r3, [r2, #0]
 80050e0:	6825      	ldr	r5, [r4, #0]
 80050e2:	6961      	ldr	r1, [r4, #20]
 80050e4:	1d18      	adds	r0, r3, #4
 80050e6:	6010      	str	r0, [r2, #0]
 80050e8:	0628      	lsls	r0, r5, #24
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	d501      	bpl.n	80050f2 <_printf_i+0x196>
 80050ee:	6019      	str	r1, [r3, #0]
 80050f0:	e002      	b.n	80050f8 <_printf_i+0x19c>
 80050f2:	066a      	lsls	r2, r5, #25
 80050f4:	d5fb      	bpl.n	80050ee <_printf_i+0x192>
 80050f6:	8019      	strh	r1, [r3, #0]
 80050f8:	2300      	movs	r3, #0
 80050fa:	6123      	str	r3, [r4, #16]
 80050fc:	4665      	mov	r5, ip
 80050fe:	e7b9      	b.n	8005074 <_printf_i+0x118>
 8005100:	6813      	ldr	r3, [r2, #0]
 8005102:	1d19      	adds	r1, r3, #4
 8005104:	6011      	str	r1, [r2, #0]
 8005106:	681d      	ldr	r5, [r3, #0]
 8005108:	6862      	ldr	r2, [r4, #4]
 800510a:	2100      	movs	r1, #0
 800510c:	4628      	mov	r0, r5
 800510e:	f7fb f85f 	bl	80001d0 <memchr>
 8005112:	b108      	cbz	r0, 8005118 <_printf_i+0x1bc>
 8005114:	1b40      	subs	r0, r0, r5
 8005116:	6060      	str	r0, [r4, #4]
 8005118:	6863      	ldr	r3, [r4, #4]
 800511a:	6123      	str	r3, [r4, #16]
 800511c:	2300      	movs	r3, #0
 800511e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005122:	e7a7      	b.n	8005074 <_printf_i+0x118>
 8005124:	6923      	ldr	r3, [r4, #16]
 8005126:	462a      	mov	r2, r5
 8005128:	4639      	mov	r1, r7
 800512a:	4630      	mov	r0, r6
 800512c:	47c0      	blx	r8
 800512e:	3001      	adds	r0, #1
 8005130:	d0aa      	beq.n	8005088 <_printf_i+0x12c>
 8005132:	6823      	ldr	r3, [r4, #0]
 8005134:	079b      	lsls	r3, r3, #30
 8005136:	d413      	bmi.n	8005160 <_printf_i+0x204>
 8005138:	68e0      	ldr	r0, [r4, #12]
 800513a:	9b03      	ldr	r3, [sp, #12]
 800513c:	4298      	cmp	r0, r3
 800513e:	bfb8      	it	lt
 8005140:	4618      	movlt	r0, r3
 8005142:	e7a3      	b.n	800508c <_printf_i+0x130>
 8005144:	2301      	movs	r3, #1
 8005146:	464a      	mov	r2, r9
 8005148:	4639      	mov	r1, r7
 800514a:	4630      	mov	r0, r6
 800514c:	47c0      	blx	r8
 800514e:	3001      	adds	r0, #1
 8005150:	d09a      	beq.n	8005088 <_printf_i+0x12c>
 8005152:	3501      	adds	r5, #1
 8005154:	68e3      	ldr	r3, [r4, #12]
 8005156:	9a03      	ldr	r2, [sp, #12]
 8005158:	1a9b      	subs	r3, r3, r2
 800515a:	42ab      	cmp	r3, r5
 800515c:	dcf2      	bgt.n	8005144 <_printf_i+0x1e8>
 800515e:	e7eb      	b.n	8005138 <_printf_i+0x1dc>
 8005160:	2500      	movs	r5, #0
 8005162:	f104 0919 	add.w	r9, r4, #25
 8005166:	e7f5      	b.n	8005154 <_printf_i+0x1f8>
 8005168:	2b00      	cmp	r3, #0
 800516a:	d1ac      	bne.n	80050c6 <_printf_i+0x16a>
 800516c:	7803      	ldrb	r3, [r0, #0]
 800516e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005172:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005176:	e76c      	b.n	8005052 <_printf_i+0xf6>
 8005178:	080060dd 	.word	0x080060dd
 800517c:	080060ee 	.word	0x080060ee

08005180 <_sbrk_r>:
 8005180:	b538      	push	{r3, r4, r5, lr}
 8005182:	4c06      	ldr	r4, [pc, #24]	; (800519c <_sbrk_r+0x1c>)
 8005184:	2300      	movs	r3, #0
 8005186:	4605      	mov	r5, r0
 8005188:	4608      	mov	r0, r1
 800518a:	6023      	str	r3, [r4, #0]
 800518c:	f7fc f940 	bl	8001410 <_sbrk>
 8005190:	1c43      	adds	r3, r0, #1
 8005192:	d102      	bne.n	800519a <_sbrk_r+0x1a>
 8005194:	6823      	ldr	r3, [r4, #0]
 8005196:	b103      	cbz	r3, 800519a <_sbrk_r+0x1a>
 8005198:	602b      	str	r3, [r5, #0]
 800519a:	bd38      	pop	{r3, r4, r5, pc}
 800519c:	20000244 	.word	0x20000244

080051a0 <strcpy>:
 80051a0:	4603      	mov	r3, r0
 80051a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80051a6:	f803 2b01 	strb.w	r2, [r3], #1
 80051aa:	2a00      	cmp	r2, #0
 80051ac:	d1f9      	bne.n	80051a2 <strcpy+0x2>
 80051ae:	4770      	bx	lr

080051b0 <quorem>:
 80051b0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b4:	6903      	ldr	r3, [r0, #16]
 80051b6:	690c      	ldr	r4, [r1, #16]
 80051b8:	42a3      	cmp	r3, r4
 80051ba:	4680      	mov	r8, r0
 80051bc:	f2c0 8082 	blt.w	80052c4 <quorem+0x114>
 80051c0:	3c01      	subs	r4, #1
 80051c2:	f101 0714 	add.w	r7, r1, #20
 80051c6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 80051ca:	f100 0614 	add.w	r6, r0, #20
 80051ce:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80051d2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 80051d6:	eb06 030c 	add.w	r3, r6, ip
 80051da:	3501      	adds	r5, #1
 80051dc:	eb07 090c 	add.w	r9, r7, ip
 80051e0:	9301      	str	r3, [sp, #4]
 80051e2:	fbb0 f5f5 	udiv	r5, r0, r5
 80051e6:	b395      	cbz	r5, 800524e <quorem+0x9e>
 80051e8:	f04f 0a00 	mov.w	sl, #0
 80051ec:	4638      	mov	r0, r7
 80051ee:	46b6      	mov	lr, r6
 80051f0:	46d3      	mov	fp, sl
 80051f2:	f850 2b04 	ldr.w	r2, [r0], #4
 80051f6:	b293      	uxth	r3, r2
 80051f8:	fb05 a303 	mla	r3, r5, r3, sl
 80051fc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005200:	b29b      	uxth	r3, r3
 8005202:	ebab 0303 	sub.w	r3, fp, r3
 8005206:	0c12      	lsrs	r2, r2, #16
 8005208:	f8de b000 	ldr.w	fp, [lr]
 800520c:	fb05 a202 	mla	r2, r5, r2, sl
 8005210:	fa13 f38b 	uxtah	r3, r3, fp
 8005214:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 8005218:	fa1f fb82 	uxth.w	fp, r2
 800521c:	f8de 2000 	ldr.w	r2, [lr]
 8005220:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 8005224:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005228:	b29b      	uxth	r3, r3
 800522a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800522e:	4581      	cmp	r9, r0
 8005230:	ea4f 4b22 	mov.w	fp, r2, asr #16
 8005234:	f84e 3b04 	str.w	r3, [lr], #4
 8005238:	d2db      	bcs.n	80051f2 <quorem+0x42>
 800523a:	f856 300c 	ldr.w	r3, [r6, ip]
 800523e:	b933      	cbnz	r3, 800524e <quorem+0x9e>
 8005240:	9b01      	ldr	r3, [sp, #4]
 8005242:	3b04      	subs	r3, #4
 8005244:	429e      	cmp	r6, r3
 8005246:	461a      	mov	r2, r3
 8005248:	d330      	bcc.n	80052ac <quorem+0xfc>
 800524a:	f8c8 4010 	str.w	r4, [r8, #16]
 800524e:	4640      	mov	r0, r8
 8005250:	f7ff fb4a 	bl	80048e8 <__mcmp>
 8005254:	2800      	cmp	r0, #0
 8005256:	db25      	blt.n	80052a4 <quorem+0xf4>
 8005258:	3501      	adds	r5, #1
 800525a:	4630      	mov	r0, r6
 800525c:	f04f 0c00 	mov.w	ip, #0
 8005260:	f857 2b04 	ldr.w	r2, [r7], #4
 8005264:	f8d0 e000 	ldr.w	lr, [r0]
 8005268:	b293      	uxth	r3, r2
 800526a:	ebac 0303 	sub.w	r3, ip, r3
 800526e:	0c12      	lsrs	r2, r2, #16
 8005270:	fa13 f38e 	uxtah	r3, r3, lr
 8005274:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005278:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800527c:	b29b      	uxth	r3, r3
 800527e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005282:	45b9      	cmp	r9, r7
 8005284:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005288:	f840 3b04 	str.w	r3, [r0], #4
 800528c:	d2e8      	bcs.n	8005260 <quorem+0xb0>
 800528e:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005292:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8005296:	b92a      	cbnz	r2, 80052a4 <quorem+0xf4>
 8005298:	3b04      	subs	r3, #4
 800529a:	429e      	cmp	r6, r3
 800529c:	461a      	mov	r2, r3
 800529e:	d30b      	bcc.n	80052b8 <quorem+0x108>
 80052a0:	f8c8 4010 	str.w	r4, [r8, #16]
 80052a4:	4628      	mov	r0, r5
 80052a6:	b003      	add	sp, #12
 80052a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052ac:	6812      	ldr	r2, [r2, #0]
 80052ae:	3b04      	subs	r3, #4
 80052b0:	2a00      	cmp	r2, #0
 80052b2:	d1ca      	bne.n	800524a <quorem+0x9a>
 80052b4:	3c01      	subs	r4, #1
 80052b6:	e7c5      	b.n	8005244 <quorem+0x94>
 80052b8:	6812      	ldr	r2, [r2, #0]
 80052ba:	3b04      	subs	r3, #4
 80052bc:	2a00      	cmp	r2, #0
 80052be:	d1ef      	bne.n	80052a0 <quorem+0xf0>
 80052c0:	3c01      	subs	r4, #1
 80052c2:	e7ea      	b.n	800529a <quorem+0xea>
 80052c4:	2000      	movs	r0, #0
 80052c6:	e7ee      	b.n	80052a6 <quorem+0xf6>

080052c8 <_dtoa_r>:
 80052c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052cc:	ec57 6b10 	vmov	r6, r7, d0
 80052d0:	b097      	sub	sp, #92	; 0x5c
 80052d2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80052d4:	9106      	str	r1, [sp, #24]
 80052d6:	4604      	mov	r4, r0
 80052d8:	920b      	str	r2, [sp, #44]	; 0x2c
 80052da:	9312      	str	r3, [sp, #72]	; 0x48
 80052dc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80052e0:	e9cd 6700 	strd	r6, r7, [sp]
 80052e4:	b93d      	cbnz	r5, 80052f6 <_dtoa_r+0x2e>
 80052e6:	2010      	movs	r0, #16
 80052e8:	f000 fda6 	bl	8005e38 <malloc>
 80052ec:	6260      	str	r0, [r4, #36]	; 0x24
 80052ee:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80052f2:	6005      	str	r5, [r0, #0]
 80052f4:	60c5      	str	r5, [r0, #12]
 80052f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80052f8:	6819      	ldr	r1, [r3, #0]
 80052fa:	b151      	cbz	r1, 8005312 <_dtoa_r+0x4a>
 80052fc:	685a      	ldr	r2, [r3, #4]
 80052fe:	604a      	str	r2, [r1, #4]
 8005300:	2301      	movs	r3, #1
 8005302:	4093      	lsls	r3, r2
 8005304:	608b      	str	r3, [r1, #8]
 8005306:	4620      	mov	r0, r4
 8005308:	f7ff f90c 	bl	8004524 <_Bfree>
 800530c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800530e:	2200      	movs	r2, #0
 8005310:	601a      	str	r2, [r3, #0]
 8005312:	1e3b      	subs	r3, r7, #0
 8005314:	bfbb      	ittet	lt
 8005316:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800531a:	9301      	strlt	r3, [sp, #4]
 800531c:	2300      	movge	r3, #0
 800531e:	2201      	movlt	r2, #1
 8005320:	bfac      	ite	ge
 8005322:	f8c8 3000 	strge.w	r3, [r8]
 8005326:	f8c8 2000 	strlt.w	r2, [r8]
 800532a:	4baf      	ldr	r3, [pc, #700]	; (80055e8 <_dtoa_r+0x320>)
 800532c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8005330:	ea33 0308 	bics.w	r3, r3, r8
 8005334:	d114      	bne.n	8005360 <_dtoa_r+0x98>
 8005336:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005338:	f242 730f 	movw	r3, #9999	; 0x270f
 800533c:	6013      	str	r3, [r2, #0]
 800533e:	9b00      	ldr	r3, [sp, #0]
 8005340:	b923      	cbnz	r3, 800534c <_dtoa_r+0x84>
 8005342:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8005346:	2800      	cmp	r0, #0
 8005348:	f000 8542 	beq.w	8005dd0 <_dtoa_r+0xb08>
 800534c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800534e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80055fc <_dtoa_r+0x334>
 8005352:	2b00      	cmp	r3, #0
 8005354:	f000 8544 	beq.w	8005de0 <_dtoa_r+0xb18>
 8005358:	f10b 0303 	add.w	r3, fp, #3
 800535c:	f000 bd3e 	b.w	8005ddc <_dtoa_r+0xb14>
 8005360:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005364:	2200      	movs	r2, #0
 8005366:	2300      	movs	r3, #0
 8005368:	4630      	mov	r0, r6
 800536a:	4639      	mov	r1, r7
 800536c:	f7fb fba4 	bl	8000ab8 <__aeabi_dcmpeq>
 8005370:	4681      	mov	r9, r0
 8005372:	b168      	cbz	r0, 8005390 <_dtoa_r+0xc8>
 8005374:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005376:	2301      	movs	r3, #1
 8005378:	6013      	str	r3, [r2, #0]
 800537a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800537c:	2b00      	cmp	r3, #0
 800537e:	f000 8524 	beq.w	8005dca <_dtoa_r+0xb02>
 8005382:	4b9a      	ldr	r3, [pc, #616]	; (80055ec <_dtoa_r+0x324>)
 8005384:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005386:	f103 3bff 	add.w	fp, r3, #4294967295
 800538a:	6013      	str	r3, [r2, #0]
 800538c:	f000 bd28 	b.w	8005de0 <_dtoa_r+0xb18>
 8005390:	aa14      	add	r2, sp, #80	; 0x50
 8005392:	a915      	add	r1, sp, #84	; 0x54
 8005394:	ec47 6b10 	vmov	d0, r6, r7
 8005398:	4620      	mov	r0, r4
 800539a:	f7ff fb1c 	bl	80049d6 <__d2b>
 800539e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 80053a2:	9004      	str	r0, [sp, #16]
 80053a4:	2d00      	cmp	r5, #0
 80053a6:	d07c      	beq.n	80054a2 <_dtoa_r+0x1da>
 80053a8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80053ac:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 80053b0:	46b2      	mov	sl, r6
 80053b2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 80053b6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80053ba:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 80053be:	2200      	movs	r2, #0
 80053c0:	4b8b      	ldr	r3, [pc, #556]	; (80055f0 <_dtoa_r+0x328>)
 80053c2:	4650      	mov	r0, sl
 80053c4:	4659      	mov	r1, fp
 80053c6:	f7fa ff57 	bl	8000278 <__aeabi_dsub>
 80053ca:	a381      	add	r3, pc, #516	; (adr r3, 80055d0 <_dtoa_r+0x308>)
 80053cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d0:	f7fb f90a 	bl	80005e8 <__aeabi_dmul>
 80053d4:	a380      	add	r3, pc, #512	; (adr r3, 80055d8 <_dtoa_r+0x310>)
 80053d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053da:	f7fa ff4f 	bl	800027c <__adddf3>
 80053de:	4606      	mov	r6, r0
 80053e0:	4628      	mov	r0, r5
 80053e2:	460f      	mov	r7, r1
 80053e4:	f7fb f896 	bl	8000514 <__aeabi_i2d>
 80053e8:	a37d      	add	r3, pc, #500	; (adr r3, 80055e0 <_dtoa_r+0x318>)
 80053ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ee:	f7fb f8fb 	bl	80005e8 <__aeabi_dmul>
 80053f2:	4602      	mov	r2, r0
 80053f4:	460b      	mov	r3, r1
 80053f6:	4630      	mov	r0, r6
 80053f8:	4639      	mov	r1, r7
 80053fa:	f7fa ff3f 	bl	800027c <__adddf3>
 80053fe:	4606      	mov	r6, r0
 8005400:	460f      	mov	r7, r1
 8005402:	f7fb fb8b 	bl	8000b1c <__aeabi_d2iz>
 8005406:	2200      	movs	r2, #0
 8005408:	4682      	mov	sl, r0
 800540a:	2300      	movs	r3, #0
 800540c:	4630      	mov	r0, r6
 800540e:	4639      	mov	r1, r7
 8005410:	f7fb fb5c 	bl	8000acc <__aeabi_dcmplt>
 8005414:	b148      	cbz	r0, 800542a <_dtoa_r+0x162>
 8005416:	4650      	mov	r0, sl
 8005418:	f7fb f87c 	bl	8000514 <__aeabi_i2d>
 800541c:	4632      	mov	r2, r6
 800541e:	463b      	mov	r3, r7
 8005420:	f7fb fb4a 	bl	8000ab8 <__aeabi_dcmpeq>
 8005424:	b908      	cbnz	r0, 800542a <_dtoa_r+0x162>
 8005426:	f10a 3aff 	add.w	sl, sl, #4294967295
 800542a:	f1ba 0f16 	cmp.w	sl, #22
 800542e:	d859      	bhi.n	80054e4 <_dtoa_r+0x21c>
 8005430:	4970      	ldr	r1, [pc, #448]	; (80055f4 <_dtoa_r+0x32c>)
 8005432:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8005436:	e9dd 2300 	ldrd	r2, r3, [sp]
 800543a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800543e:	f7fb fb63 	bl	8000b08 <__aeabi_dcmpgt>
 8005442:	2800      	cmp	r0, #0
 8005444:	d050      	beq.n	80054e8 <_dtoa_r+0x220>
 8005446:	f10a 3aff 	add.w	sl, sl, #4294967295
 800544a:	2300      	movs	r3, #0
 800544c:	930f      	str	r3, [sp, #60]	; 0x3c
 800544e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005450:	1b5d      	subs	r5, r3, r5
 8005452:	f1b5 0801 	subs.w	r8, r5, #1
 8005456:	bf49      	itett	mi
 8005458:	f1c5 0301 	rsbmi	r3, r5, #1
 800545c:	2300      	movpl	r3, #0
 800545e:	9305      	strmi	r3, [sp, #20]
 8005460:	f04f 0800 	movmi.w	r8, #0
 8005464:	bf58      	it	pl
 8005466:	9305      	strpl	r3, [sp, #20]
 8005468:	f1ba 0f00 	cmp.w	sl, #0
 800546c:	db3e      	blt.n	80054ec <_dtoa_r+0x224>
 800546e:	2300      	movs	r3, #0
 8005470:	44d0      	add	r8, sl
 8005472:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005476:	9307      	str	r3, [sp, #28]
 8005478:	9b06      	ldr	r3, [sp, #24]
 800547a:	2b09      	cmp	r3, #9
 800547c:	f200 8090 	bhi.w	80055a0 <_dtoa_r+0x2d8>
 8005480:	2b05      	cmp	r3, #5
 8005482:	bfc4      	itt	gt
 8005484:	3b04      	subgt	r3, #4
 8005486:	9306      	strgt	r3, [sp, #24]
 8005488:	9b06      	ldr	r3, [sp, #24]
 800548a:	f1a3 0302 	sub.w	r3, r3, #2
 800548e:	bfcc      	ite	gt
 8005490:	2500      	movgt	r5, #0
 8005492:	2501      	movle	r5, #1
 8005494:	2b03      	cmp	r3, #3
 8005496:	f200 808f 	bhi.w	80055b8 <_dtoa_r+0x2f0>
 800549a:	e8df f003 	tbb	[pc, r3]
 800549e:	7f7d      	.short	0x7f7d
 80054a0:	7131      	.short	0x7131
 80054a2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 80054a6:	441d      	add	r5, r3
 80054a8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 80054ac:	2820      	cmp	r0, #32
 80054ae:	dd13      	ble.n	80054d8 <_dtoa_r+0x210>
 80054b0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 80054b4:	9b00      	ldr	r3, [sp, #0]
 80054b6:	fa08 f800 	lsl.w	r8, r8, r0
 80054ba:	f205 4012 	addw	r0, r5, #1042	; 0x412
 80054be:	fa23 f000 	lsr.w	r0, r3, r0
 80054c2:	ea48 0000 	orr.w	r0, r8, r0
 80054c6:	f7fb f815 	bl	80004f4 <__aeabi_ui2d>
 80054ca:	2301      	movs	r3, #1
 80054cc:	4682      	mov	sl, r0
 80054ce:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 80054d2:	3d01      	subs	r5, #1
 80054d4:	9313      	str	r3, [sp, #76]	; 0x4c
 80054d6:	e772      	b.n	80053be <_dtoa_r+0xf6>
 80054d8:	9b00      	ldr	r3, [sp, #0]
 80054da:	f1c0 0020 	rsb	r0, r0, #32
 80054de:	fa03 f000 	lsl.w	r0, r3, r0
 80054e2:	e7f0      	b.n	80054c6 <_dtoa_r+0x1fe>
 80054e4:	2301      	movs	r3, #1
 80054e6:	e7b1      	b.n	800544c <_dtoa_r+0x184>
 80054e8:	900f      	str	r0, [sp, #60]	; 0x3c
 80054ea:	e7b0      	b.n	800544e <_dtoa_r+0x186>
 80054ec:	9b05      	ldr	r3, [sp, #20]
 80054ee:	eba3 030a 	sub.w	r3, r3, sl
 80054f2:	9305      	str	r3, [sp, #20]
 80054f4:	f1ca 0300 	rsb	r3, sl, #0
 80054f8:	9307      	str	r3, [sp, #28]
 80054fa:	2300      	movs	r3, #0
 80054fc:	930e      	str	r3, [sp, #56]	; 0x38
 80054fe:	e7bb      	b.n	8005478 <_dtoa_r+0x1b0>
 8005500:	2301      	movs	r3, #1
 8005502:	930a      	str	r3, [sp, #40]	; 0x28
 8005504:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005506:	2b00      	cmp	r3, #0
 8005508:	dd59      	ble.n	80055be <_dtoa_r+0x2f6>
 800550a:	9302      	str	r3, [sp, #8]
 800550c:	4699      	mov	r9, r3
 800550e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005510:	2200      	movs	r2, #0
 8005512:	6072      	str	r2, [r6, #4]
 8005514:	2204      	movs	r2, #4
 8005516:	f102 0014 	add.w	r0, r2, #20
 800551a:	4298      	cmp	r0, r3
 800551c:	6871      	ldr	r1, [r6, #4]
 800551e:	d953      	bls.n	80055c8 <_dtoa_r+0x300>
 8005520:	4620      	mov	r0, r4
 8005522:	f7fe ffcb 	bl	80044bc <_Balloc>
 8005526:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005528:	6030      	str	r0, [r6, #0]
 800552a:	f1b9 0f0e 	cmp.w	r9, #14
 800552e:	f8d3 b000 	ldr.w	fp, [r3]
 8005532:	f200 80e6 	bhi.w	8005702 <_dtoa_r+0x43a>
 8005536:	2d00      	cmp	r5, #0
 8005538:	f000 80e3 	beq.w	8005702 <_dtoa_r+0x43a>
 800553c:	ed9d 7b00 	vldr	d7, [sp]
 8005540:	f1ba 0f00 	cmp.w	sl, #0
 8005544:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8005548:	dd74      	ble.n	8005634 <_dtoa_r+0x36c>
 800554a:	4a2a      	ldr	r2, [pc, #168]	; (80055f4 <_dtoa_r+0x32c>)
 800554c:	f00a 030f 	and.w	r3, sl, #15
 8005550:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005554:	ed93 7b00 	vldr	d7, [r3]
 8005558:	ea4f 162a 	mov.w	r6, sl, asr #4
 800555c:	06f0      	lsls	r0, r6, #27
 800555e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8005562:	d565      	bpl.n	8005630 <_dtoa_r+0x368>
 8005564:	4b24      	ldr	r3, [pc, #144]	; (80055f8 <_dtoa_r+0x330>)
 8005566:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800556a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800556e:	f7fb f965 	bl	800083c <__aeabi_ddiv>
 8005572:	e9cd 0100 	strd	r0, r1, [sp]
 8005576:	f006 060f 	and.w	r6, r6, #15
 800557a:	2503      	movs	r5, #3
 800557c:	4f1e      	ldr	r7, [pc, #120]	; (80055f8 <_dtoa_r+0x330>)
 800557e:	e04c      	b.n	800561a <_dtoa_r+0x352>
 8005580:	2301      	movs	r3, #1
 8005582:	930a      	str	r3, [sp, #40]	; 0x28
 8005584:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005586:	4453      	add	r3, sl
 8005588:	f103 0901 	add.w	r9, r3, #1
 800558c:	9302      	str	r3, [sp, #8]
 800558e:	464b      	mov	r3, r9
 8005590:	2b01      	cmp	r3, #1
 8005592:	bfb8      	it	lt
 8005594:	2301      	movlt	r3, #1
 8005596:	e7ba      	b.n	800550e <_dtoa_r+0x246>
 8005598:	2300      	movs	r3, #0
 800559a:	e7b2      	b.n	8005502 <_dtoa_r+0x23a>
 800559c:	2300      	movs	r3, #0
 800559e:	e7f0      	b.n	8005582 <_dtoa_r+0x2ba>
 80055a0:	2501      	movs	r5, #1
 80055a2:	2300      	movs	r3, #0
 80055a4:	9306      	str	r3, [sp, #24]
 80055a6:	950a      	str	r5, [sp, #40]	; 0x28
 80055a8:	f04f 33ff 	mov.w	r3, #4294967295
 80055ac:	9302      	str	r3, [sp, #8]
 80055ae:	4699      	mov	r9, r3
 80055b0:	2200      	movs	r2, #0
 80055b2:	2312      	movs	r3, #18
 80055b4:	920b      	str	r2, [sp, #44]	; 0x2c
 80055b6:	e7aa      	b.n	800550e <_dtoa_r+0x246>
 80055b8:	2301      	movs	r3, #1
 80055ba:	930a      	str	r3, [sp, #40]	; 0x28
 80055bc:	e7f4      	b.n	80055a8 <_dtoa_r+0x2e0>
 80055be:	2301      	movs	r3, #1
 80055c0:	9302      	str	r3, [sp, #8]
 80055c2:	4699      	mov	r9, r3
 80055c4:	461a      	mov	r2, r3
 80055c6:	e7f5      	b.n	80055b4 <_dtoa_r+0x2ec>
 80055c8:	3101      	adds	r1, #1
 80055ca:	6071      	str	r1, [r6, #4]
 80055cc:	0052      	lsls	r2, r2, #1
 80055ce:	e7a2      	b.n	8005516 <_dtoa_r+0x24e>
 80055d0:	636f4361 	.word	0x636f4361
 80055d4:	3fd287a7 	.word	0x3fd287a7
 80055d8:	8b60c8b3 	.word	0x8b60c8b3
 80055dc:	3fc68a28 	.word	0x3fc68a28
 80055e0:	509f79fb 	.word	0x509f79fb
 80055e4:	3fd34413 	.word	0x3fd34413
 80055e8:	7ff00000 	.word	0x7ff00000
 80055ec:	0800610d 	.word	0x0800610d
 80055f0:	3ff80000 	.word	0x3ff80000
 80055f4:	08005ff8 	.word	0x08005ff8
 80055f8:	08005fd0 	.word	0x08005fd0
 80055fc:	08006108 	.word	0x08006108
 8005600:	07f1      	lsls	r1, r6, #31
 8005602:	d508      	bpl.n	8005616 <_dtoa_r+0x34e>
 8005604:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005608:	e9d7 2300 	ldrd	r2, r3, [r7]
 800560c:	f7fa ffec 	bl	80005e8 <__aeabi_dmul>
 8005610:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005614:	3501      	adds	r5, #1
 8005616:	1076      	asrs	r6, r6, #1
 8005618:	3708      	adds	r7, #8
 800561a:	2e00      	cmp	r6, #0
 800561c:	d1f0      	bne.n	8005600 <_dtoa_r+0x338>
 800561e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005622:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005626:	f7fb f909 	bl	800083c <__aeabi_ddiv>
 800562a:	e9cd 0100 	strd	r0, r1, [sp]
 800562e:	e01a      	b.n	8005666 <_dtoa_r+0x39e>
 8005630:	2502      	movs	r5, #2
 8005632:	e7a3      	b.n	800557c <_dtoa_r+0x2b4>
 8005634:	f000 80a0 	beq.w	8005778 <_dtoa_r+0x4b0>
 8005638:	f1ca 0600 	rsb	r6, sl, #0
 800563c:	4b9f      	ldr	r3, [pc, #636]	; (80058bc <_dtoa_r+0x5f4>)
 800563e:	4fa0      	ldr	r7, [pc, #640]	; (80058c0 <_dtoa_r+0x5f8>)
 8005640:	f006 020f 	and.w	r2, r6, #15
 8005644:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005648:	e9d3 2300 	ldrd	r2, r3, [r3]
 800564c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005650:	f7fa ffca 	bl	80005e8 <__aeabi_dmul>
 8005654:	e9cd 0100 	strd	r0, r1, [sp]
 8005658:	1136      	asrs	r6, r6, #4
 800565a:	2300      	movs	r3, #0
 800565c:	2502      	movs	r5, #2
 800565e:	2e00      	cmp	r6, #0
 8005660:	d17f      	bne.n	8005762 <_dtoa_r+0x49a>
 8005662:	2b00      	cmp	r3, #0
 8005664:	d1e1      	bne.n	800562a <_dtoa_r+0x362>
 8005666:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005668:	2b00      	cmp	r3, #0
 800566a:	f000 8087 	beq.w	800577c <_dtoa_r+0x4b4>
 800566e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005672:	2200      	movs	r2, #0
 8005674:	4b93      	ldr	r3, [pc, #588]	; (80058c4 <_dtoa_r+0x5fc>)
 8005676:	4630      	mov	r0, r6
 8005678:	4639      	mov	r1, r7
 800567a:	f7fb fa27 	bl	8000acc <__aeabi_dcmplt>
 800567e:	2800      	cmp	r0, #0
 8005680:	d07c      	beq.n	800577c <_dtoa_r+0x4b4>
 8005682:	f1b9 0f00 	cmp.w	r9, #0
 8005686:	d079      	beq.n	800577c <_dtoa_r+0x4b4>
 8005688:	9b02      	ldr	r3, [sp, #8]
 800568a:	2b00      	cmp	r3, #0
 800568c:	dd35      	ble.n	80056fa <_dtoa_r+0x432>
 800568e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8005692:	9308      	str	r3, [sp, #32]
 8005694:	4639      	mov	r1, r7
 8005696:	2200      	movs	r2, #0
 8005698:	4b8b      	ldr	r3, [pc, #556]	; (80058c8 <_dtoa_r+0x600>)
 800569a:	4630      	mov	r0, r6
 800569c:	f7fa ffa4 	bl	80005e8 <__aeabi_dmul>
 80056a0:	e9cd 0100 	strd	r0, r1, [sp]
 80056a4:	9f02      	ldr	r7, [sp, #8]
 80056a6:	3501      	adds	r5, #1
 80056a8:	4628      	mov	r0, r5
 80056aa:	f7fa ff33 	bl	8000514 <__aeabi_i2d>
 80056ae:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056b2:	f7fa ff99 	bl	80005e8 <__aeabi_dmul>
 80056b6:	2200      	movs	r2, #0
 80056b8:	4b84      	ldr	r3, [pc, #528]	; (80058cc <_dtoa_r+0x604>)
 80056ba:	f7fa fddf 	bl	800027c <__adddf3>
 80056be:	4605      	mov	r5, r0
 80056c0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80056c4:	2f00      	cmp	r7, #0
 80056c6:	d15d      	bne.n	8005784 <_dtoa_r+0x4bc>
 80056c8:	2200      	movs	r2, #0
 80056ca:	4b81      	ldr	r3, [pc, #516]	; (80058d0 <_dtoa_r+0x608>)
 80056cc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80056d0:	f7fa fdd2 	bl	8000278 <__aeabi_dsub>
 80056d4:	462a      	mov	r2, r5
 80056d6:	4633      	mov	r3, r6
 80056d8:	e9cd 0100 	strd	r0, r1, [sp]
 80056dc:	f7fb fa14 	bl	8000b08 <__aeabi_dcmpgt>
 80056e0:	2800      	cmp	r0, #0
 80056e2:	f040 8288 	bne.w	8005bf6 <_dtoa_r+0x92e>
 80056e6:	462a      	mov	r2, r5
 80056e8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80056ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80056f0:	f7fb f9ec 	bl	8000acc <__aeabi_dcmplt>
 80056f4:	2800      	cmp	r0, #0
 80056f6:	f040 827c 	bne.w	8005bf2 <_dtoa_r+0x92a>
 80056fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80056fe:	e9cd 2300 	strd	r2, r3, [sp]
 8005702:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8005704:	2b00      	cmp	r3, #0
 8005706:	f2c0 8150 	blt.w	80059aa <_dtoa_r+0x6e2>
 800570a:	f1ba 0f0e 	cmp.w	sl, #14
 800570e:	f300 814c 	bgt.w	80059aa <_dtoa_r+0x6e2>
 8005712:	4b6a      	ldr	r3, [pc, #424]	; (80058bc <_dtoa_r+0x5f4>)
 8005714:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005718:	ed93 7b00 	vldr	d7, [r3]
 800571c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800571e:	2b00      	cmp	r3, #0
 8005720:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005724:	f280 80d8 	bge.w	80058d8 <_dtoa_r+0x610>
 8005728:	f1b9 0f00 	cmp.w	r9, #0
 800572c:	f300 80d4 	bgt.w	80058d8 <_dtoa_r+0x610>
 8005730:	f040 825e 	bne.w	8005bf0 <_dtoa_r+0x928>
 8005734:	2200      	movs	r2, #0
 8005736:	4b66      	ldr	r3, [pc, #408]	; (80058d0 <_dtoa_r+0x608>)
 8005738:	ec51 0b17 	vmov	r0, r1, d7
 800573c:	f7fa ff54 	bl	80005e8 <__aeabi_dmul>
 8005740:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005744:	f7fb f9d6 	bl	8000af4 <__aeabi_dcmpge>
 8005748:	464f      	mov	r7, r9
 800574a:	464e      	mov	r6, r9
 800574c:	2800      	cmp	r0, #0
 800574e:	f040 8234 	bne.w	8005bba <_dtoa_r+0x8f2>
 8005752:	2331      	movs	r3, #49	; 0x31
 8005754:	f10b 0501 	add.w	r5, fp, #1
 8005758:	f88b 3000 	strb.w	r3, [fp]
 800575c:	f10a 0a01 	add.w	sl, sl, #1
 8005760:	e22f      	b.n	8005bc2 <_dtoa_r+0x8fa>
 8005762:	07f2      	lsls	r2, r6, #31
 8005764:	d505      	bpl.n	8005772 <_dtoa_r+0x4aa>
 8005766:	e9d7 2300 	ldrd	r2, r3, [r7]
 800576a:	f7fa ff3d 	bl	80005e8 <__aeabi_dmul>
 800576e:	3501      	adds	r5, #1
 8005770:	2301      	movs	r3, #1
 8005772:	1076      	asrs	r6, r6, #1
 8005774:	3708      	adds	r7, #8
 8005776:	e772      	b.n	800565e <_dtoa_r+0x396>
 8005778:	2502      	movs	r5, #2
 800577a:	e774      	b.n	8005666 <_dtoa_r+0x39e>
 800577c:	f8cd a020 	str.w	sl, [sp, #32]
 8005780:	464f      	mov	r7, r9
 8005782:	e791      	b.n	80056a8 <_dtoa_r+0x3e0>
 8005784:	4b4d      	ldr	r3, [pc, #308]	; (80058bc <_dtoa_r+0x5f4>)
 8005786:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800578a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800578e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005790:	2b00      	cmp	r3, #0
 8005792:	d047      	beq.n	8005824 <_dtoa_r+0x55c>
 8005794:	4602      	mov	r2, r0
 8005796:	460b      	mov	r3, r1
 8005798:	2000      	movs	r0, #0
 800579a:	494e      	ldr	r1, [pc, #312]	; (80058d4 <_dtoa_r+0x60c>)
 800579c:	f7fb f84e 	bl	800083c <__aeabi_ddiv>
 80057a0:	462a      	mov	r2, r5
 80057a2:	4633      	mov	r3, r6
 80057a4:	f7fa fd68 	bl	8000278 <__aeabi_dsub>
 80057a8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80057ac:	465d      	mov	r5, fp
 80057ae:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057b2:	f7fb f9b3 	bl	8000b1c <__aeabi_d2iz>
 80057b6:	4606      	mov	r6, r0
 80057b8:	f7fa feac 	bl	8000514 <__aeabi_i2d>
 80057bc:	4602      	mov	r2, r0
 80057be:	460b      	mov	r3, r1
 80057c0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80057c4:	f7fa fd58 	bl	8000278 <__aeabi_dsub>
 80057c8:	3630      	adds	r6, #48	; 0x30
 80057ca:	f805 6b01 	strb.w	r6, [r5], #1
 80057ce:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80057d2:	e9cd 0100 	strd	r0, r1, [sp]
 80057d6:	f7fb f979 	bl	8000acc <__aeabi_dcmplt>
 80057da:	2800      	cmp	r0, #0
 80057dc:	d163      	bne.n	80058a6 <_dtoa_r+0x5de>
 80057de:	e9dd 2300 	ldrd	r2, r3, [sp]
 80057e2:	2000      	movs	r0, #0
 80057e4:	4937      	ldr	r1, [pc, #220]	; (80058c4 <_dtoa_r+0x5fc>)
 80057e6:	f7fa fd47 	bl	8000278 <__aeabi_dsub>
 80057ea:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80057ee:	f7fb f96d 	bl	8000acc <__aeabi_dcmplt>
 80057f2:	2800      	cmp	r0, #0
 80057f4:	f040 80b7 	bne.w	8005966 <_dtoa_r+0x69e>
 80057f8:	eba5 030b 	sub.w	r3, r5, fp
 80057fc:	429f      	cmp	r7, r3
 80057fe:	f77f af7c 	ble.w	80056fa <_dtoa_r+0x432>
 8005802:	2200      	movs	r2, #0
 8005804:	4b30      	ldr	r3, [pc, #192]	; (80058c8 <_dtoa_r+0x600>)
 8005806:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800580a:	f7fa feed 	bl	80005e8 <__aeabi_dmul>
 800580e:	2200      	movs	r2, #0
 8005810:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005814:	4b2c      	ldr	r3, [pc, #176]	; (80058c8 <_dtoa_r+0x600>)
 8005816:	e9dd 0100 	ldrd	r0, r1, [sp]
 800581a:	f7fa fee5 	bl	80005e8 <__aeabi_dmul>
 800581e:	e9cd 0100 	strd	r0, r1, [sp]
 8005822:	e7c4      	b.n	80057ae <_dtoa_r+0x4e6>
 8005824:	462a      	mov	r2, r5
 8005826:	4633      	mov	r3, r6
 8005828:	f7fa fede 	bl	80005e8 <__aeabi_dmul>
 800582c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005830:	eb0b 0507 	add.w	r5, fp, r7
 8005834:	465e      	mov	r6, fp
 8005836:	e9dd 0100 	ldrd	r0, r1, [sp]
 800583a:	f7fb f96f 	bl	8000b1c <__aeabi_d2iz>
 800583e:	4607      	mov	r7, r0
 8005840:	f7fa fe68 	bl	8000514 <__aeabi_i2d>
 8005844:	3730      	adds	r7, #48	; 0x30
 8005846:	4602      	mov	r2, r0
 8005848:	460b      	mov	r3, r1
 800584a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800584e:	f7fa fd13 	bl	8000278 <__aeabi_dsub>
 8005852:	f806 7b01 	strb.w	r7, [r6], #1
 8005856:	42ae      	cmp	r6, r5
 8005858:	e9cd 0100 	strd	r0, r1, [sp]
 800585c:	f04f 0200 	mov.w	r2, #0
 8005860:	d126      	bne.n	80058b0 <_dtoa_r+0x5e8>
 8005862:	4b1c      	ldr	r3, [pc, #112]	; (80058d4 <_dtoa_r+0x60c>)
 8005864:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005868:	f7fa fd08 	bl	800027c <__adddf3>
 800586c:	4602      	mov	r2, r0
 800586e:	460b      	mov	r3, r1
 8005870:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005874:	f7fb f948 	bl	8000b08 <__aeabi_dcmpgt>
 8005878:	2800      	cmp	r0, #0
 800587a:	d174      	bne.n	8005966 <_dtoa_r+0x69e>
 800587c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005880:	2000      	movs	r0, #0
 8005882:	4914      	ldr	r1, [pc, #80]	; (80058d4 <_dtoa_r+0x60c>)
 8005884:	f7fa fcf8 	bl	8000278 <__aeabi_dsub>
 8005888:	4602      	mov	r2, r0
 800588a:	460b      	mov	r3, r1
 800588c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005890:	f7fb f91c 	bl	8000acc <__aeabi_dcmplt>
 8005894:	2800      	cmp	r0, #0
 8005896:	f43f af30 	beq.w	80056fa <_dtoa_r+0x432>
 800589a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800589e:	2b30      	cmp	r3, #48	; 0x30
 80058a0:	f105 32ff 	add.w	r2, r5, #4294967295
 80058a4:	d002      	beq.n	80058ac <_dtoa_r+0x5e4>
 80058a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 80058aa:	e04a      	b.n	8005942 <_dtoa_r+0x67a>
 80058ac:	4615      	mov	r5, r2
 80058ae:	e7f4      	b.n	800589a <_dtoa_r+0x5d2>
 80058b0:	4b05      	ldr	r3, [pc, #20]	; (80058c8 <_dtoa_r+0x600>)
 80058b2:	f7fa fe99 	bl	80005e8 <__aeabi_dmul>
 80058b6:	e9cd 0100 	strd	r0, r1, [sp]
 80058ba:	e7bc      	b.n	8005836 <_dtoa_r+0x56e>
 80058bc:	08005ff8 	.word	0x08005ff8
 80058c0:	08005fd0 	.word	0x08005fd0
 80058c4:	3ff00000 	.word	0x3ff00000
 80058c8:	40240000 	.word	0x40240000
 80058cc:	401c0000 	.word	0x401c0000
 80058d0:	40140000 	.word	0x40140000
 80058d4:	3fe00000 	.word	0x3fe00000
 80058d8:	e9dd 6700 	ldrd	r6, r7, [sp]
 80058dc:	465d      	mov	r5, fp
 80058de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058e2:	4630      	mov	r0, r6
 80058e4:	4639      	mov	r1, r7
 80058e6:	f7fa ffa9 	bl	800083c <__aeabi_ddiv>
 80058ea:	f7fb f917 	bl	8000b1c <__aeabi_d2iz>
 80058ee:	4680      	mov	r8, r0
 80058f0:	f7fa fe10 	bl	8000514 <__aeabi_i2d>
 80058f4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80058f8:	f7fa fe76 	bl	80005e8 <__aeabi_dmul>
 80058fc:	4602      	mov	r2, r0
 80058fe:	460b      	mov	r3, r1
 8005900:	4630      	mov	r0, r6
 8005902:	4639      	mov	r1, r7
 8005904:	f108 0630 	add.w	r6, r8, #48	; 0x30
 8005908:	f7fa fcb6 	bl	8000278 <__aeabi_dsub>
 800590c:	f805 6b01 	strb.w	r6, [r5], #1
 8005910:	eba5 060b 	sub.w	r6, r5, fp
 8005914:	45b1      	cmp	r9, r6
 8005916:	4602      	mov	r2, r0
 8005918:	460b      	mov	r3, r1
 800591a:	d139      	bne.n	8005990 <_dtoa_r+0x6c8>
 800591c:	f7fa fcae 	bl	800027c <__adddf3>
 8005920:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005924:	4606      	mov	r6, r0
 8005926:	460f      	mov	r7, r1
 8005928:	f7fb f8ee 	bl	8000b08 <__aeabi_dcmpgt>
 800592c:	b9c8      	cbnz	r0, 8005962 <_dtoa_r+0x69a>
 800592e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005932:	4630      	mov	r0, r6
 8005934:	4639      	mov	r1, r7
 8005936:	f7fb f8bf 	bl	8000ab8 <__aeabi_dcmpeq>
 800593a:	b110      	cbz	r0, 8005942 <_dtoa_r+0x67a>
 800593c:	f018 0f01 	tst.w	r8, #1
 8005940:	d10f      	bne.n	8005962 <_dtoa_r+0x69a>
 8005942:	9904      	ldr	r1, [sp, #16]
 8005944:	4620      	mov	r0, r4
 8005946:	f7fe fded 	bl	8004524 <_Bfree>
 800594a:	2300      	movs	r3, #0
 800594c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800594e:	702b      	strb	r3, [r5, #0]
 8005950:	f10a 0301 	add.w	r3, sl, #1
 8005954:	6013      	str	r3, [r2, #0]
 8005956:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005958:	2b00      	cmp	r3, #0
 800595a:	f000 8241 	beq.w	8005de0 <_dtoa_r+0xb18>
 800595e:	601d      	str	r5, [r3, #0]
 8005960:	e23e      	b.n	8005de0 <_dtoa_r+0xb18>
 8005962:	f8cd a020 	str.w	sl, [sp, #32]
 8005966:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800596a:	2a39      	cmp	r2, #57	; 0x39
 800596c:	f105 33ff 	add.w	r3, r5, #4294967295
 8005970:	d108      	bne.n	8005984 <_dtoa_r+0x6bc>
 8005972:	459b      	cmp	fp, r3
 8005974:	d10a      	bne.n	800598c <_dtoa_r+0x6c4>
 8005976:	9b08      	ldr	r3, [sp, #32]
 8005978:	3301      	adds	r3, #1
 800597a:	9308      	str	r3, [sp, #32]
 800597c:	2330      	movs	r3, #48	; 0x30
 800597e:	f88b 3000 	strb.w	r3, [fp]
 8005982:	465b      	mov	r3, fp
 8005984:	781a      	ldrb	r2, [r3, #0]
 8005986:	3201      	adds	r2, #1
 8005988:	701a      	strb	r2, [r3, #0]
 800598a:	e78c      	b.n	80058a6 <_dtoa_r+0x5de>
 800598c:	461d      	mov	r5, r3
 800598e:	e7ea      	b.n	8005966 <_dtoa_r+0x69e>
 8005990:	2200      	movs	r2, #0
 8005992:	4b9b      	ldr	r3, [pc, #620]	; (8005c00 <_dtoa_r+0x938>)
 8005994:	f7fa fe28 	bl	80005e8 <__aeabi_dmul>
 8005998:	2200      	movs	r2, #0
 800599a:	2300      	movs	r3, #0
 800599c:	4606      	mov	r6, r0
 800599e:	460f      	mov	r7, r1
 80059a0:	f7fb f88a 	bl	8000ab8 <__aeabi_dcmpeq>
 80059a4:	2800      	cmp	r0, #0
 80059a6:	d09a      	beq.n	80058de <_dtoa_r+0x616>
 80059a8:	e7cb      	b.n	8005942 <_dtoa_r+0x67a>
 80059aa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80059ac:	2a00      	cmp	r2, #0
 80059ae:	f000 808b 	beq.w	8005ac8 <_dtoa_r+0x800>
 80059b2:	9a06      	ldr	r2, [sp, #24]
 80059b4:	2a01      	cmp	r2, #1
 80059b6:	dc6e      	bgt.n	8005a96 <_dtoa_r+0x7ce>
 80059b8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80059ba:	2a00      	cmp	r2, #0
 80059bc:	d067      	beq.n	8005a8e <_dtoa_r+0x7c6>
 80059be:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80059c2:	9f07      	ldr	r7, [sp, #28]
 80059c4:	9d05      	ldr	r5, [sp, #20]
 80059c6:	9a05      	ldr	r2, [sp, #20]
 80059c8:	2101      	movs	r1, #1
 80059ca:	441a      	add	r2, r3
 80059cc:	4620      	mov	r0, r4
 80059ce:	9205      	str	r2, [sp, #20]
 80059d0:	4498      	add	r8, r3
 80059d2:	f7fe fe47 	bl	8004664 <__i2b>
 80059d6:	4606      	mov	r6, r0
 80059d8:	2d00      	cmp	r5, #0
 80059da:	dd0c      	ble.n	80059f6 <_dtoa_r+0x72e>
 80059dc:	f1b8 0f00 	cmp.w	r8, #0
 80059e0:	dd09      	ble.n	80059f6 <_dtoa_r+0x72e>
 80059e2:	4545      	cmp	r5, r8
 80059e4:	9a05      	ldr	r2, [sp, #20]
 80059e6:	462b      	mov	r3, r5
 80059e8:	bfa8      	it	ge
 80059ea:	4643      	movge	r3, r8
 80059ec:	1ad2      	subs	r2, r2, r3
 80059ee:	9205      	str	r2, [sp, #20]
 80059f0:	1aed      	subs	r5, r5, r3
 80059f2:	eba8 0803 	sub.w	r8, r8, r3
 80059f6:	9b07      	ldr	r3, [sp, #28]
 80059f8:	b1eb      	cbz	r3, 8005a36 <_dtoa_r+0x76e>
 80059fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d067      	beq.n	8005ad0 <_dtoa_r+0x808>
 8005a00:	b18f      	cbz	r7, 8005a26 <_dtoa_r+0x75e>
 8005a02:	4631      	mov	r1, r6
 8005a04:	463a      	mov	r2, r7
 8005a06:	4620      	mov	r0, r4
 8005a08:	f7fe fecc 	bl	80047a4 <__pow5mult>
 8005a0c:	9a04      	ldr	r2, [sp, #16]
 8005a0e:	4601      	mov	r1, r0
 8005a10:	4606      	mov	r6, r0
 8005a12:	4620      	mov	r0, r4
 8005a14:	f7fe fe2f 	bl	8004676 <__multiply>
 8005a18:	9904      	ldr	r1, [sp, #16]
 8005a1a:	9008      	str	r0, [sp, #32]
 8005a1c:	4620      	mov	r0, r4
 8005a1e:	f7fe fd81 	bl	8004524 <_Bfree>
 8005a22:	9b08      	ldr	r3, [sp, #32]
 8005a24:	9304      	str	r3, [sp, #16]
 8005a26:	9b07      	ldr	r3, [sp, #28]
 8005a28:	1bda      	subs	r2, r3, r7
 8005a2a:	d004      	beq.n	8005a36 <_dtoa_r+0x76e>
 8005a2c:	9904      	ldr	r1, [sp, #16]
 8005a2e:	4620      	mov	r0, r4
 8005a30:	f7fe feb8 	bl	80047a4 <__pow5mult>
 8005a34:	9004      	str	r0, [sp, #16]
 8005a36:	2101      	movs	r1, #1
 8005a38:	4620      	mov	r0, r4
 8005a3a:	f7fe fe13 	bl	8004664 <__i2b>
 8005a3e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a40:	4607      	mov	r7, r0
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	f000 81d0 	beq.w	8005de8 <_dtoa_r+0xb20>
 8005a48:	461a      	mov	r2, r3
 8005a4a:	4601      	mov	r1, r0
 8005a4c:	4620      	mov	r0, r4
 8005a4e:	f7fe fea9 	bl	80047a4 <__pow5mult>
 8005a52:	9b06      	ldr	r3, [sp, #24]
 8005a54:	2b01      	cmp	r3, #1
 8005a56:	4607      	mov	r7, r0
 8005a58:	dc40      	bgt.n	8005adc <_dtoa_r+0x814>
 8005a5a:	9b00      	ldr	r3, [sp, #0]
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d139      	bne.n	8005ad4 <_dtoa_r+0x80c>
 8005a60:	9b01      	ldr	r3, [sp, #4]
 8005a62:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d136      	bne.n	8005ad8 <_dtoa_r+0x810>
 8005a6a:	9b01      	ldr	r3, [sp, #4]
 8005a6c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005a70:	0d1b      	lsrs	r3, r3, #20
 8005a72:	051b      	lsls	r3, r3, #20
 8005a74:	b12b      	cbz	r3, 8005a82 <_dtoa_r+0x7ba>
 8005a76:	9b05      	ldr	r3, [sp, #20]
 8005a78:	3301      	adds	r3, #1
 8005a7a:	9305      	str	r3, [sp, #20]
 8005a7c:	f108 0801 	add.w	r8, r8, #1
 8005a80:	2301      	movs	r3, #1
 8005a82:	9307      	str	r3, [sp, #28]
 8005a84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d12a      	bne.n	8005ae0 <_dtoa_r+0x818>
 8005a8a:	2001      	movs	r0, #1
 8005a8c:	e030      	b.n	8005af0 <_dtoa_r+0x828>
 8005a8e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005a90:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005a94:	e795      	b.n	80059c2 <_dtoa_r+0x6fa>
 8005a96:	9b07      	ldr	r3, [sp, #28]
 8005a98:	f109 37ff 	add.w	r7, r9, #4294967295
 8005a9c:	42bb      	cmp	r3, r7
 8005a9e:	bfbf      	itttt	lt
 8005aa0:	9b07      	ldrlt	r3, [sp, #28]
 8005aa2:	9707      	strlt	r7, [sp, #28]
 8005aa4:	1afa      	sublt	r2, r7, r3
 8005aa6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8005aa8:	bfbb      	ittet	lt
 8005aaa:	189b      	addlt	r3, r3, r2
 8005aac:	930e      	strlt	r3, [sp, #56]	; 0x38
 8005aae:	1bdf      	subge	r7, r3, r7
 8005ab0:	2700      	movlt	r7, #0
 8005ab2:	f1b9 0f00 	cmp.w	r9, #0
 8005ab6:	bfb5      	itete	lt
 8005ab8:	9b05      	ldrlt	r3, [sp, #20]
 8005aba:	9d05      	ldrge	r5, [sp, #20]
 8005abc:	eba3 0509 	sublt.w	r5, r3, r9
 8005ac0:	464b      	movge	r3, r9
 8005ac2:	bfb8      	it	lt
 8005ac4:	2300      	movlt	r3, #0
 8005ac6:	e77e      	b.n	80059c6 <_dtoa_r+0x6fe>
 8005ac8:	9f07      	ldr	r7, [sp, #28]
 8005aca:	9d05      	ldr	r5, [sp, #20]
 8005acc:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005ace:	e783      	b.n	80059d8 <_dtoa_r+0x710>
 8005ad0:	9a07      	ldr	r2, [sp, #28]
 8005ad2:	e7ab      	b.n	8005a2c <_dtoa_r+0x764>
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	e7d4      	b.n	8005a82 <_dtoa_r+0x7ba>
 8005ad8:	9b00      	ldr	r3, [sp, #0]
 8005ada:	e7d2      	b.n	8005a82 <_dtoa_r+0x7ba>
 8005adc:	2300      	movs	r3, #0
 8005ade:	9307      	str	r3, [sp, #28]
 8005ae0:	693b      	ldr	r3, [r7, #16]
 8005ae2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8005ae6:	6918      	ldr	r0, [r3, #16]
 8005ae8:	f7fe fd6e 	bl	80045c8 <__hi0bits>
 8005aec:	f1c0 0020 	rsb	r0, r0, #32
 8005af0:	4440      	add	r0, r8
 8005af2:	f010 001f 	ands.w	r0, r0, #31
 8005af6:	d047      	beq.n	8005b88 <_dtoa_r+0x8c0>
 8005af8:	f1c0 0320 	rsb	r3, r0, #32
 8005afc:	2b04      	cmp	r3, #4
 8005afe:	dd3b      	ble.n	8005b78 <_dtoa_r+0x8b0>
 8005b00:	9b05      	ldr	r3, [sp, #20]
 8005b02:	f1c0 001c 	rsb	r0, r0, #28
 8005b06:	4403      	add	r3, r0
 8005b08:	9305      	str	r3, [sp, #20]
 8005b0a:	4405      	add	r5, r0
 8005b0c:	4480      	add	r8, r0
 8005b0e:	9b05      	ldr	r3, [sp, #20]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	dd05      	ble.n	8005b20 <_dtoa_r+0x858>
 8005b14:	461a      	mov	r2, r3
 8005b16:	9904      	ldr	r1, [sp, #16]
 8005b18:	4620      	mov	r0, r4
 8005b1a:	f7fe fe91 	bl	8004840 <__lshift>
 8005b1e:	9004      	str	r0, [sp, #16]
 8005b20:	f1b8 0f00 	cmp.w	r8, #0
 8005b24:	dd05      	ble.n	8005b32 <_dtoa_r+0x86a>
 8005b26:	4639      	mov	r1, r7
 8005b28:	4642      	mov	r2, r8
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	f7fe fe88 	bl	8004840 <__lshift>
 8005b30:	4607      	mov	r7, r0
 8005b32:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005b34:	b353      	cbz	r3, 8005b8c <_dtoa_r+0x8c4>
 8005b36:	4639      	mov	r1, r7
 8005b38:	9804      	ldr	r0, [sp, #16]
 8005b3a:	f7fe fed5 	bl	80048e8 <__mcmp>
 8005b3e:	2800      	cmp	r0, #0
 8005b40:	da24      	bge.n	8005b8c <_dtoa_r+0x8c4>
 8005b42:	2300      	movs	r3, #0
 8005b44:	220a      	movs	r2, #10
 8005b46:	9904      	ldr	r1, [sp, #16]
 8005b48:	4620      	mov	r0, r4
 8005b4a:	f7fe fd02 	bl	8004552 <__multadd>
 8005b4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b50:	9004      	str	r0, [sp, #16]
 8005b52:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	f000 814d 	beq.w	8005df6 <_dtoa_r+0xb2e>
 8005b5c:	2300      	movs	r3, #0
 8005b5e:	4631      	mov	r1, r6
 8005b60:	220a      	movs	r2, #10
 8005b62:	4620      	mov	r0, r4
 8005b64:	f7fe fcf5 	bl	8004552 <__multadd>
 8005b68:	9b02      	ldr	r3, [sp, #8]
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	4606      	mov	r6, r0
 8005b6e:	dc4f      	bgt.n	8005c10 <_dtoa_r+0x948>
 8005b70:	9b06      	ldr	r3, [sp, #24]
 8005b72:	2b02      	cmp	r3, #2
 8005b74:	dd4c      	ble.n	8005c10 <_dtoa_r+0x948>
 8005b76:	e011      	b.n	8005b9c <_dtoa_r+0x8d4>
 8005b78:	d0c9      	beq.n	8005b0e <_dtoa_r+0x846>
 8005b7a:	9a05      	ldr	r2, [sp, #20]
 8005b7c:	331c      	adds	r3, #28
 8005b7e:	441a      	add	r2, r3
 8005b80:	9205      	str	r2, [sp, #20]
 8005b82:	441d      	add	r5, r3
 8005b84:	4498      	add	r8, r3
 8005b86:	e7c2      	b.n	8005b0e <_dtoa_r+0x846>
 8005b88:	4603      	mov	r3, r0
 8005b8a:	e7f6      	b.n	8005b7a <_dtoa_r+0x8b2>
 8005b8c:	f1b9 0f00 	cmp.w	r9, #0
 8005b90:	dc38      	bgt.n	8005c04 <_dtoa_r+0x93c>
 8005b92:	9b06      	ldr	r3, [sp, #24]
 8005b94:	2b02      	cmp	r3, #2
 8005b96:	dd35      	ble.n	8005c04 <_dtoa_r+0x93c>
 8005b98:	f8cd 9008 	str.w	r9, [sp, #8]
 8005b9c:	9b02      	ldr	r3, [sp, #8]
 8005b9e:	b963      	cbnz	r3, 8005bba <_dtoa_r+0x8f2>
 8005ba0:	4639      	mov	r1, r7
 8005ba2:	2205      	movs	r2, #5
 8005ba4:	4620      	mov	r0, r4
 8005ba6:	f7fe fcd4 	bl	8004552 <__multadd>
 8005baa:	4601      	mov	r1, r0
 8005bac:	4607      	mov	r7, r0
 8005bae:	9804      	ldr	r0, [sp, #16]
 8005bb0:	f7fe fe9a 	bl	80048e8 <__mcmp>
 8005bb4:	2800      	cmp	r0, #0
 8005bb6:	f73f adcc 	bgt.w	8005752 <_dtoa_r+0x48a>
 8005bba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005bbc:	465d      	mov	r5, fp
 8005bbe:	ea6f 0a03 	mvn.w	sl, r3
 8005bc2:	f04f 0900 	mov.w	r9, #0
 8005bc6:	4639      	mov	r1, r7
 8005bc8:	4620      	mov	r0, r4
 8005bca:	f7fe fcab 	bl	8004524 <_Bfree>
 8005bce:	2e00      	cmp	r6, #0
 8005bd0:	f43f aeb7 	beq.w	8005942 <_dtoa_r+0x67a>
 8005bd4:	f1b9 0f00 	cmp.w	r9, #0
 8005bd8:	d005      	beq.n	8005be6 <_dtoa_r+0x91e>
 8005bda:	45b1      	cmp	r9, r6
 8005bdc:	d003      	beq.n	8005be6 <_dtoa_r+0x91e>
 8005bde:	4649      	mov	r1, r9
 8005be0:	4620      	mov	r0, r4
 8005be2:	f7fe fc9f 	bl	8004524 <_Bfree>
 8005be6:	4631      	mov	r1, r6
 8005be8:	4620      	mov	r0, r4
 8005bea:	f7fe fc9b 	bl	8004524 <_Bfree>
 8005bee:	e6a8      	b.n	8005942 <_dtoa_r+0x67a>
 8005bf0:	2700      	movs	r7, #0
 8005bf2:	463e      	mov	r6, r7
 8005bf4:	e7e1      	b.n	8005bba <_dtoa_r+0x8f2>
 8005bf6:	f8dd a020 	ldr.w	sl, [sp, #32]
 8005bfa:	463e      	mov	r6, r7
 8005bfc:	e5a9      	b.n	8005752 <_dtoa_r+0x48a>
 8005bfe:	bf00      	nop
 8005c00:	40240000 	.word	0x40240000
 8005c04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005c06:	f8cd 9008 	str.w	r9, [sp, #8]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	f000 80fa 	beq.w	8005e04 <_dtoa_r+0xb3c>
 8005c10:	2d00      	cmp	r5, #0
 8005c12:	dd05      	ble.n	8005c20 <_dtoa_r+0x958>
 8005c14:	4631      	mov	r1, r6
 8005c16:	462a      	mov	r2, r5
 8005c18:	4620      	mov	r0, r4
 8005c1a:	f7fe fe11 	bl	8004840 <__lshift>
 8005c1e:	4606      	mov	r6, r0
 8005c20:	9b07      	ldr	r3, [sp, #28]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d04c      	beq.n	8005cc0 <_dtoa_r+0x9f8>
 8005c26:	6871      	ldr	r1, [r6, #4]
 8005c28:	4620      	mov	r0, r4
 8005c2a:	f7fe fc47 	bl	80044bc <_Balloc>
 8005c2e:	6932      	ldr	r2, [r6, #16]
 8005c30:	3202      	adds	r2, #2
 8005c32:	4605      	mov	r5, r0
 8005c34:	0092      	lsls	r2, r2, #2
 8005c36:	f106 010c 	add.w	r1, r6, #12
 8005c3a:	300c      	adds	r0, #12
 8005c3c:	f000 f904 	bl	8005e48 <memcpy>
 8005c40:	2201      	movs	r2, #1
 8005c42:	4629      	mov	r1, r5
 8005c44:	4620      	mov	r0, r4
 8005c46:	f7fe fdfb 	bl	8004840 <__lshift>
 8005c4a:	9b00      	ldr	r3, [sp, #0]
 8005c4c:	f8cd b014 	str.w	fp, [sp, #20]
 8005c50:	f003 0301 	and.w	r3, r3, #1
 8005c54:	46b1      	mov	r9, r6
 8005c56:	9307      	str	r3, [sp, #28]
 8005c58:	4606      	mov	r6, r0
 8005c5a:	4639      	mov	r1, r7
 8005c5c:	9804      	ldr	r0, [sp, #16]
 8005c5e:	f7ff faa7 	bl	80051b0 <quorem>
 8005c62:	4649      	mov	r1, r9
 8005c64:	4605      	mov	r5, r0
 8005c66:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005c6a:	9804      	ldr	r0, [sp, #16]
 8005c6c:	f7fe fe3c 	bl	80048e8 <__mcmp>
 8005c70:	4632      	mov	r2, r6
 8005c72:	9000      	str	r0, [sp, #0]
 8005c74:	4639      	mov	r1, r7
 8005c76:	4620      	mov	r0, r4
 8005c78:	f7fe fe50 	bl	800491c <__mdiff>
 8005c7c:	68c3      	ldr	r3, [r0, #12]
 8005c7e:	4602      	mov	r2, r0
 8005c80:	bb03      	cbnz	r3, 8005cc4 <_dtoa_r+0x9fc>
 8005c82:	4601      	mov	r1, r0
 8005c84:	9008      	str	r0, [sp, #32]
 8005c86:	9804      	ldr	r0, [sp, #16]
 8005c88:	f7fe fe2e 	bl	80048e8 <__mcmp>
 8005c8c:	9a08      	ldr	r2, [sp, #32]
 8005c8e:	4603      	mov	r3, r0
 8005c90:	4611      	mov	r1, r2
 8005c92:	4620      	mov	r0, r4
 8005c94:	9308      	str	r3, [sp, #32]
 8005c96:	f7fe fc45 	bl	8004524 <_Bfree>
 8005c9a:	9b08      	ldr	r3, [sp, #32]
 8005c9c:	b9a3      	cbnz	r3, 8005cc8 <_dtoa_r+0xa00>
 8005c9e:	9a06      	ldr	r2, [sp, #24]
 8005ca0:	b992      	cbnz	r2, 8005cc8 <_dtoa_r+0xa00>
 8005ca2:	9a07      	ldr	r2, [sp, #28]
 8005ca4:	b982      	cbnz	r2, 8005cc8 <_dtoa_r+0xa00>
 8005ca6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005caa:	d029      	beq.n	8005d00 <_dtoa_r+0xa38>
 8005cac:	9b00      	ldr	r3, [sp, #0]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	dd01      	ble.n	8005cb6 <_dtoa_r+0x9ee>
 8005cb2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8005cb6:	9b05      	ldr	r3, [sp, #20]
 8005cb8:	1c5d      	adds	r5, r3, #1
 8005cba:	f883 8000 	strb.w	r8, [r3]
 8005cbe:	e782      	b.n	8005bc6 <_dtoa_r+0x8fe>
 8005cc0:	4630      	mov	r0, r6
 8005cc2:	e7c2      	b.n	8005c4a <_dtoa_r+0x982>
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e7e3      	b.n	8005c90 <_dtoa_r+0x9c8>
 8005cc8:	9a00      	ldr	r2, [sp, #0]
 8005cca:	2a00      	cmp	r2, #0
 8005ccc:	db04      	blt.n	8005cd8 <_dtoa_r+0xa10>
 8005cce:	d125      	bne.n	8005d1c <_dtoa_r+0xa54>
 8005cd0:	9a06      	ldr	r2, [sp, #24]
 8005cd2:	bb1a      	cbnz	r2, 8005d1c <_dtoa_r+0xa54>
 8005cd4:	9a07      	ldr	r2, [sp, #28]
 8005cd6:	bb0a      	cbnz	r2, 8005d1c <_dtoa_r+0xa54>
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	ddec      	ble.n	8005cb6 <_dtoa_r+0x9ee>
 8005cdc:	2201      	movs	r2, #1
 8005cde:	9904      	ldr	r1, [sp, #16]
 8005ce0:	4620      	mov	r0, r4
 8005ce2:	f7fe fdad 	bl	8004840 <__lshift>
 8005ce6:	4639      	mov	r1, r7
 8005ce8:	9004      	str	r0, [sp, #16]
 8005cea:	f7fe fdfd 	bl	80048e8 <__mcmp>
 8005cee:	2800      	cmp	r0, #0
 8005cf0:	dc03      	bgt.n	8005cfa <_dtoa_r+0xa32>
 8005cf2:	d1e0      	bne.n	8005cb6 <_dtoa_r+0x9ee>
 8005cf4:	f018 0f01 	tst.w	r8, #1
 8005cf8:	d0dd      	beq.n	8005cb6 <_dtoa_r+0x9ee>
 8005cfa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005cfe:	d1d8      	bne.n	8005cb2 <_dtoa_r+0x9ea>
 8005d00:	9b05      	ldr	r3, [sp, #20]
 8005d02:	9a05      	ldr	r2, [sp, #20]
 8005d04:	1c5d      	adds	r5, r3, #1
 8005d06:	2339      	movs	r3, #57	; 0x39
 8005d08:	7013      	strb	r3, [r2, #0]
 8005d0a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005d0e:	2b39      	cmp	r3, #57	; 0x39
 8005d10:	f105 32ff 	add.w	r2, r5, #4294967295
 8005d14:	d04f      	beq.n	8005db6 <_dtoa_r+0xaee>
 8005d16:	3301      	adds	r3, #1
 8005d18:	7013      	strb	r3, [r2, #0]
 8005d1a:	e754      	b.n	8005bc6 <_dtoa_r+0x8fe>
 8005d1c:	9a05      	ldr	r2, [sp, #20]
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	f102 0501 	add.w	r5, r2, #1
 8005d24:	dd06      	ble.n	8005d34 <_dtoa_r+0xa6c>
 8005d26:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8005d2a:	d0e9      	beq.n	8005d00 <_dtoa_r+0xa38>
 8005d2c:	f108 0801 	add.w	r8, r8, #1
 8005d30:	9b05      	ldr	r3, [sp, #20]
 8005d32:	e7c2      	b.n	8005cba <_dtoa_r+0x9f2>
 8005d34:	9a02      	ldr	r2, [sp, #8]
 8005d36:	f805 8c01 	strb.w	r8, [r5, #-1]
 8005d3a:	eba5 030b 	sub.w	r3, r5, fp
 8005d3e:	4293      	cmp	r3, r2
 8005d40:	d021      	beq.n	8005d86 <_dtoa_r+0xabe>
 8005d42:	2300      	movs	r3, #0
 8005d44:	220a      	movs	r2, #10
 8005d46:	9904      	ldr	r1, [sp, #16]
 8005d48:	4620      	mov	r0, r4
 8005d4a:	f7fe fc02 	bl	8004552 <__multadd>
 8005d4e:	45b1      	cmp	r9, r6
 8005d50:	9004      	str	r0, [sp, #16]
 8005d52:	f04f 0300 	mov.w	r3, #0
 8005d56:	f04f 020a 	mov.w	r2, #10
 8005d5a:	4649      	mov	r1, r9
 8005d5c:	4620      	mov	r0, r4
 8005d5e:	d105      	bne.n	8005d6c <_dtoa_r+0xaa4>
 8005d60:	f7fe fbf7 	bl	8004552 <__multadd>
 8005d64:	4681      	mov	r9, r0
 8005d66:	4606      	mov	r6, r0
 8005d68:	9505      	str	r5, [sp, #20]
 8005d6a:	e776      	b.n	8005c5a <_dtoa_r+0x992>
 8005d6c:	f7fe fbf1 	bl	8004552 <__multadd>
 8005d70:	4631      	mov	r1, r6
 8005d72:	4681      	mov	r9, r0
 8005d74:	2300      	movs	r3, #0
 8005d76:	220a      	movs	r2, #10
 8005d78:	4620      	mov	r0, r4
 8005d7a:	f7fe fbea 	bl	8004552 <__multadd>
 8005d7e:	4606      	mov	r6, r0
 8005d80:	e7f2      	b.n	8005d68 <_dtoa_r+0xaa0>
 8005d82:	f04f 0900 	mov.w	r9, #0
 8005d86:	2201      	movs	r2, #1
 8005d88:	9904      	ldr	r1, [sp, #16]
 8005d8a:	4620      	mov	r0, r4
 8005d8c:	f7fe fd58 	bl	8004840 <__lshift>
 8005d90:	4639      	mov	r1, r7
 8005d92:	9004      	str	r0, [sp, #16]
 8005d94:	f7fe fda8 	bl	80048e8 <__mcmp>
 8005d98:	2800      	cmp	r0, #0
 8005d9a:	dcb6      	bgt.n	8005d0a <_dtoa_r+0xa42>
 8005d9c:	d102      	bne.n	8005da4 <_dtoa_r+0xadc>
 8005d9e:	f018 0f01 	tst.w	r8, #1
 8005da2:	d1b2      	bne.n	8005d0a <_dtoa_r+0xa42>
 8005da4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005da8:	2b30      	cmp	r3, #48	; 0x30
 8005daa:	f105 32ff 	add.w	r2, r5, #4294967295
 8005dae:	f47f af0a 	bne.w	8005bc6 <_dtoa_r+0x8fe>
 8005db2:	4615      	mov	r5, r2
 8005db4:	e7f6      	b.n	8005da4 <_dtoa_r+0xadc>
 8005db6:	4593      	cmp	fp, r2
 8005db8:	d105      	bne.n	8005dc6 <_dtoa_r+0xafe>
 8005dba:	2331      	movs	r3, #49	; 0x31
 8005dbc:	f10a 0a01 	add.w	sl, sl, #1
 8005dc0:	f88b 3000 	strb.w	r3, [fp]
 8005dc4:	e6ff      	b.n	8005bc6 <_dtoa_r+0x8fe>
 8005dc6:	4615      	mov	r5, r2
 8005dc8:	e79f      	b.n	8005d0a <_dtoa_r+0xa42>
 8005dca:	f8df b064 	ldr.w	fp, [pc, #100]	; 8005e30 <_dtoa_r+0xb68>
 8005dce:	e007      	b.n	8005de0 <_dtoa_r+0xb18>
 8005dd0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005dd2:	f8df b060 	ldr.w	fp, [pc, #96]	; 8005e34 <_dtoa_r+0xb6c>
 8005dd6:	b11b      	cbz	r3, 8005de0 <_dtoa_r+0xb18>
 8005dd8:	f10b 0308 	add.w	r3, fp, #8
 8005ddc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005dde:	6013      	str	r3, [r2, #0]
 8005de0:	4658      	mov	r0, fp
 8005de2:	b017      	add	sp, #92	; 0x5c
 8005de4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005de8:	9b06      	ldr	r3, [sp, #24]
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	f77f ae35 	ble.w	8005a5a <_dtoa_r+0x792>
 8005df0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005df2:	9307      	str	r3, [sp, #28]
 8005df4:	e649      	b.n	8005a8a <_dtoa_r+0x7c2>
 8005df6:	9b02      	ldr	r3, [sp, #8]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	dc03      	bgt.n	8005e04 <_dtoa_r+0xb3c>
 8005dfc:	9b06      	ldr	r3, [sp, #24]
 8005dfe:	2b02      	cmp	r3, #2
 8005e00:	f73f aecc 	bgt.w	8005b9c <_dtoa_r+0x8d4>
 8005e04:	465d      	mov	r5, fp
 8005e06:	4639      	mov	r1, r7
 8005e08:	9804      	ldr	r0, [sp, #16]
 8005e0a:	f7ff f9d1 	bl	80051b0 <quorem>
 8005e0e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8005e12:	f805 8b01 	strb.w	r8, [r5], #1
 8005e16:	9a02      	ldr	r2, [sp, #8]
 8005e18:	eba5 030b 	sub.w	r3, r5, fp
 8005e1c:	429a      	cmp	r2, r3
 8005e1e:	ddb0      	ble.n	8005d82 <_dtoa_r+0xaba>
 8005e20:	2300      	movs	r3, #0
 8005e22:	220a      	movs	r2, #10
 8005e24:	9904      	ldr	r1, [sp, #16]
 8005e26:	4620      	mov	r0, r4
 8005e28:	f7fe fb93 	bl	8004552 <__multadd>
 8005e2c:	9004      	str	r0, [sp, #16]
 8005e2e:	e7ea      	b.n	8005e06 <_dtoa_r+0xb3e>
 8005e30:	0800610c 	.word	0x0800610c
 8005e34:	080060ff 	.word	0x080060ff

08005e38 <malloc>:
 8005e38:	4b02      	ldr	r3, [pc, #8]	; (8005e44 <malloc+0xc>)
 8005e3a:	4601      	mov	r1, r0
 8005e3c:	6818      	ldr	r0, [r3, #0]
 8005e3e:	f7fe be45 	b.w	8004acc <_malloc_r>
 8005e42:	bf00      	nop
 8005e44:	2000000c 	.word	0x2000000c

08005e48 <memcpy>:
 8005e48:	b510      	push	{r4, lr}
 8005e4a:	1e43      	subs	r3, r0, #1
 8005e4c:	440a      	add	r2, r1
 8005e4e:	4291      	cmp	r1, r2
 8005e50:	d100      	bne.n	8005e54 <memcpy+0xc>
 8005e52:	bd10      	pop	{r4, pc}
 8005e54:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e58:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e5c:	e7f7      	b.n	8005e4e <memcpy+0x6>

08005e5e <memmove>:
 8005e5e:	4288      	cmp	r0, r1
 8005e60:	b510      	push	{r4, lr}
 8005e62:	eb01 0302 	add.w	r3, r1, r2
 8005e66:	d807      	bhi.n	8005e78 <memmove+0x1a>
 8005e68:	1e42      	subs	r2, r0, #1
 8005e6a:	4299      	cmp	r1, r3
 8005e6c:	d00a      	beq.n	8005e84 <memmove+0x26>
 8005e6e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e72:	f802 4f01 	strb.w	r4, [r2, #1]!
 8005e76:	e7f8      	b.n	8005e6a <memmove+0xc>
 8005e78:	4283      	cmp	r3, r0
 8005e7a:	d9f5      	bls.n	8005e68 <memmove+0xa>
 8005e7c:	1881      	adds	r1, r0, r2
 8005e7e:	1ad2      	subs	r2, r2, r3
 8005e80:	42d3      	cmn	r3, r2
 8005e82:	d100      	bne.n	8005e86 <memmove+0x28>
 8005e84:	bd10      	pop	{r4, pc}
 8005e86:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005e8a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8005e8e:	e7f7      	b.n	8005e80 <memmove+0x22>

08005e90 <__malloc_lock>:
 8005e90:	4770      	bx	lr

08005e92 <__malloc_unlock>:
 8005e92:	4770      	bx	lr

08005e94 <_free_r>:
 8005e94:	b538      	push	{r3, r4, r5, lr}
 8005e96:	4605      	mov	r5, r0
 8005e98:	2900      	cmp	r1, #0
 8005e9a:	d045      	beq.n	8005f28 <_free_r+0x94>
 8005e9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ea0:	1f0c      	subs	r4, r1, #4
 8005ea2:	2b00      	cmp	r3, #0
 8005ea4:	bfb8      	it	lt
 8005ea6:	18e4      	addlt	r4, r4, r3
 8005ea8:	f7ff fff2 	bl	8005e90 <__malloc_lock>
 8005eac:	4a1f      	ldr	r2, [pc, #124]	; (8005f2c <_free_r+0x98>)
 8005eae:	6813      	ldr	r3, [r2, #0]
 8005eb0:	4610      	mov	r0, r2
 8005eb2:	b933      	cbnz	r3, 8005ec2 <_free_r+0x2e>
 8005eb4:	6063      	str	r3, [r4, #4]
 8005eb6:	6014      	str	r4, [r2, #0]
 8005eb8:	4628      	mov	r0, r5
 8005eba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005ebe:	f7ff bfe8 	b.w	8005e92 <__malloc_unlock>
 8005ec2:	42a3      	cmp	r3, r4
 8005ec4:	d90c      	bls.n	8005ee0 <_free_r+0x4c>
 8005ec6:	6821      	ldr	r1, [r4, #0]
 8005ec8:	1862      	adds	r2, r4, r1
 8005eca:	4293      	cmp	r3, r2
 8005ecc:	bf04      	itt	eq
 8005ece:	681a      	ldreq	r2, [r3, #0]
 8005ed0:	685b      	ldreq	r3, [r3, #4]
 8005ed2:	6063      	str	r3, [r4, #4]
 8005ed4:	bf04      	itt	eq
 8005ed6:	1852      	addeq	r2, r2, r1
 8005ed8:	6022      	streq	r2, [r4, #0]
 8005eda:	6004      	str	r4, [r0, #0]
 8005edc:	e7ec      	b.n	8005eb8 <_free_r+0x24>
 8005ede:	4613      	mov	r3, r2
 8005ee0:	685a      	ldr	r2, [r3, #4]
 8005ee2:	b10a      	cbz	r2, 8005ee8 <_free_r+0x54>
 8005ee4:	42a2      	cmp	r2, r4
 8005ee6:	d9fa      	bls.n	8005ede <_free_r+0x4a>
 8005ee8:	6819      	ldr	r1, [r3, #0]
 8005eea:	1858      	adds	r0, r3, r1
 8005eec:	42a0      	cmp	r0, r4
 8005eee:	d10b      	bne.n	8005f08 <_free_r+0x74>
 8005ef0:	6820      	ldr	r0, [r4, #0]
 8005ef2:	4401      	add	r1, r0
 8005ef4:	1858      	adds	r0, r3, r1
 8005ef6:	4282      	cmp	r2, r0
 8005ef8:	6019      	str	r1, [r3, #0]
 8005efa:	d1dd      	bne.n	8005eb8 <_free_r+0x24>
 8005efc:	6810      	ldr	r0, [r2, #0]
 8005efe:	6852      	ldr	r2, [r2, #4]
 8005f00:	605a      	str	r2, [r3, #4]
 8005f02:	4401      	add	r1, r0
 8005f04:	6019      	str	r1, [r3, #0]
 8005f06:	e7d7      	b.n	8005eb8 <_free_r+0x24>
 8005f08:	d902      	bls.n	8005f10 <_free_r+0x7c>
 8005f0a:	230c      	movs	r3, #12
 8005f0c:	602b      	str	r3, [r5, #0]
 8005f0e:	e7d3      	b.n	8005eb8 <_free_r+0x24>
 8005f10:	6820      	ldr	r0, [r4, #0]
 8005f12:	1821      	adds	r1, r4, r0
 8005f14:	428a      	cmp	r2, r1
 8005f16:	bf04      	itt	eq
 8005f18:	6811      	ldreq	r1, [r2, #0]
 8005f1a:	6852      	ldreq	r2, [r2, #4]
 8005f1c:	6062      	str	r2, [r4, #4]
 8005f1e:	bf04      	itt	eq
 8005f20:	1809      	addeq	r1, r1, r0
 8005f22:	6021      	streq	r1, [r4, #0]
 8005f24:	605c      	str	r4, [r3, #4]
 8005f26:	e7c7      	b.n	8005eb8 <_free_r+0x24>
 8005f28:	bd38      	pop	{r3, r4, r5, pc}
 8005f2a:	bf00      	nop
 8005f2c:	200000b0 	.word	0x200000b0

08005f30 <_malloc_usable_size_r>:
 8005f30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f34:	1f18      	subs	r0, r3, #4
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	bfbc      	itt	lt
 8005f3a:	580b      	ldrlt	r3, [r1, r0]
 8005f3c:	18c0      	addlt	r0, r0, r3
 8005f3e:	4770      	bx	lr

08005f40 <_init>:
 8005f40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f42:	bf00      	nop
 8005f44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f46:	bc08      	pop	{r3}
 8005f48:	469e      	mov	lr, r3
 8005f4a:	4770      	bx	lr

08005f4c <_fini>:
 8005f4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f4e:	bf00      	nop
 8005f50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f52:	bc08      	pop	{r3}
 8005f54:	469e      	mov	lr, r3
 8005f56:	4770      	bx	lr
