#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 23 14:24:32 2019
# Process ID: 4757
# Current directory: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj
# Command line: vivado
# Log file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/vivado.log
# Journal file: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/vivado.jou
#-----------------------------------------------------------
start_gui
pwd
/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj
source create_project.tcl
# set proj_name "RV32IM_PYNQ_Z2"
# if {[info exists ::create_path]} {
# 	set dest_dir $::create_path
# } else {
# 	set dest_dir [file normalize [file dirname [info script]]]
# }
# puts "INFO: Creating new project in $dest_dir"
INFO: Creating new project in /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj
# cd $dest_dir
# set part "xc7z020clg400-1"
# set brd_part "tul.com.tw:pynq-z2:part0:1.0"
# set origin_dir ".."
# set orig_proj_dir "[file normalize "$origin_dir/proj"]"
# set src_dir $origin_dir/src
# set repo_dir $origin_dir/repo
# set_param board.repoPaths "[file normalize "$repo_dir/board_files"]"
# create_project -force $proj_name $dest_dir
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/disk/scratch/Xilinx/Vivado/2018.3/data/ip'.
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:12 . Memory (MB): peak = 6563.258 ; gain = 167.402 ; free physical = 10405 ; free virtual = 21606
# set proj_dir [get_property directory [current_project]]
# set obj [get_projects $proj_name]
# set_property "default_lib" "xil_defaultlib" $obj
# set_property "part" $part $obj
# set_property "board_part" $brd_part $obj
# set_property "simulator_language" "Mixed" $obj
# set_property "target_language" "Verilog" $obj
# if {[string equal [get_filesets -quiet sources_1] ""]} {
#   create_fileset -srcset sources_1
# }
# if {[string equal [get_filesets -quiet sources_2] ""]} {
#   create_fileset -srcset sources_2
# }
# if {[string equal [get_filesets -quiet constrs_1] ""]} {
#   create_fileset -constrset constrs_1
# }
# if {[string equal [get_filesets -quiet sim_1] ""]} {
#   create_fileset -srcset sim_1
# }
# set obj [get_filesets sources_1]
# add_files -quiet $src_dir/inc
# set_property "FILE_TYPE" "Verilog Header" [get_files -of_objects $obj]
# set obj [get_filesets sources_2]
# set_property "ip_repo_paths" "[file normalize $repo_dir]" $obj
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/repo'.
# add_files -quiet $src_dir/hdl
# add_files -quiet [glob -nocomplain ../src/ip/*.xci]
# add_files -quiet [glob -nocomplain ../src/ip/*.xcix]
# add_files -quiet [glob -nocomplain ../src/ip/*/*.xci]
# add_files -quiet [glob -nocomplain ../src/ip/*/*.xcix]
# add_files -fileset constrs_1 -quiet $src_dir/constraints
# add_files -fileset sim_1 -quiet $src_dir/sim
# add_files -quiet [glob -nocomplain ../src/others/*.hex]
# set obj [get_files *.hex]
# set_property "FILE_TYPE" "MEMORY INITIALIZATION FILES" $obj
# if {[string equal [get_runs -quiet synth_1] ""]} {
#   create_run -name synth_1 -part $part -flow {Vivado Synthesis 2015} -strategy "Vivado Synthesis Defaults" -constrset constrs_1
# } else {
#   set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
#   set_property flow "Vivado Synthesis 2015" [get_runs synth_1]
# }
# set obj [get_runs synth_1]
# set_property "part" $part $obj
# set_property "steps.synth_design.args.flatten_hierarchy" "none" $obj
# set_property "steps.synth_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.synth_design.args.fsm_extraction" "off" $obj
# current_run -synthesis [get_runs synth_1]
# if {[string equal [get_runs -quiet impl_1] ""]} {
#   create_run -name impl_1 -part $part -flow {Vivado Implementation 2015} -strategy "Vivado Implementation Defaults" -constrset constrs_1 -parent_run synth_1
# } else {
#   set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
#   set_property flow "Vivado Implementation 2015" [get_runs impl_1]
# }
# set obj [get_runs impl_1]
# set_property "part" $part $obj
# set_property "steps.opt_design.args.directive"   "RuntimeOptimized" $obj
# set_property "steps.place_design.args.directive" "RuntimeOptimized" $obj
# set_property "steps.route_design.args.directive" "RuntimeOptimized" $obj
# current_run -implementation [get_runs impl_1]
# puts "INFO: Project created:$proj_name"
INFO: Project created:RV32IM_PYNQ_Z2
# set bd_list [glob -nocomplain $src_dir/bd/*/*.bd]
# if {[llength $bd_list] != 0} {
#   add_files -norecurse -quiet -fileset sources_1 [glob -nocomplain $src_dir/bd/*/*.bd]
#   open_bd_design [glob -nocomplain $src_dir/bd/*/*.bd]
#   set design_name [get_bd_designs]
#   set file "$origin_dir/src/bd/$design_name/$design_name.bd"
#   set file [file normalize $file]
#   set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
#   if { ![get_property "is_locked" $file_obj] } {
#     set_property "synth_checkpoint_mode" "Hierarchical" $file_obj
#   }
#  
#   # Generate the wrapper 
#   set design_name [get_bd_designs]
#   add_files -norecurse [make_wrapper -files [get_files $design_name.bd] -top -force]
# 
#   set obj [get_filesets sources_1]
#   set_property "top" "${design_name}_wrapper" $obj
# }
# set sdk_dir $origin_dir/sdk
# set hw_list [glob -nocomplain $sdk_dir/*hw_platform*]
# if {[llength $hw_list] != 0} {
#   foreach hw_plat $hw_list {
# 	file delete -force $hw_plat
#   }
# }
# delete_fileset sources_2
# set sdk_list [glob -nocomplain $sdk_dir/*]
# set sdk_list [lsearch -inline -all -not -exact $sdk_list "../sdk/.keep"]
# if {[llength $sdk_list] != 0} {
# 	exec xsct -eval "setws -switch ../sdk; importproject ../sdk"
# }
# set_property -name {xsim.simulate.runtime} -value {100us} -objects [get_filesets sim_1]
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/ClockGen.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ClockGen'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SyncAsync'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/SyncAsyncReset.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ResetBridge'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/DVI_Constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/OutputSERDES.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OutputSERDES'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TMDS_Encoder'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/rgb2dvi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi'
INFO: [VRFC 10-163] Analyzing VHDL file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/sim/rgb2dvi_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2dvi_0'
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 6712.535 ; gain = 0.000 ; free physical = 10204 ; free virtual = 21595
INFO: [USF-XSim-69] 'compile' step finished in '8' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Oct 23 14:27:36 2019. For additional details about this file, please refer to the WebTalk help file at /disk/scratch/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Oct 23 14:27:36 2019...
run_program: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 6712.535 ; gain = 0.000 ; free physical = 9966 ; free virtual = 21588
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:23 . Memory (MB): peak = 6780.516 ; gain = 26.676 ; free physical = 9845 ; free virtual = 21497
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 6780.516 ; gain = 67.980 ; free physical = 9844 ; free virtual = 21496
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:36 ; elapsed = 00:01:02 . Memory (MB): peak = 6780.516 ; gain = 67.980 ; free physical = 9844 ; free virtual = 21496
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 23 14:52:30 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.dcp' for cell 'u_cpu_clock_gen'
INFO: [Project 1-454] Reading design checkpoint '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.dcp' for cell 'u_video_clock_gen'
INFO: [Project 1-454] Reading design checkpoint '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.dcp' for cell 'u_dvi_display/u_rgb2dvi'
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. u_video_clock_gen/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_board.xdc] for cell 'u_video_clock_gen/inst'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_board.xdc] for cell 'u_video_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc] for cell 'u_video_clock_gen/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 7491.883 ; gain = 472.578 ; free physical = 7071 ; free virtual = 19646
WARNING: [Vivado 12-2489] -input_jitter contains time 0.133330 which will be rounded to 0.133 to ensure it is an integer multiple of 1 picosecond [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc:57]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xdc] for cell 'u_video_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_board.xdc] for cell 'u_cpu_clock_gen/inst'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_board.xdc] for cell 'u_cpu_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xdc] for cell 'u_cpu_clock_gen/inst'
INFO: [Timing 38-2] Deriving generated clocks [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xdc:57]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xdc] for cell 'u_cpu_clock_gen/inst'
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/top.xdc]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/top.xdc]
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc]
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_8_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_0_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_11' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_12' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_13' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_14' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_16' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_18' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_4' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_6' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_7' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_8' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_9' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_11_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_12_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_14_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_15_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_17_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_19_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_1_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_14' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_15' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_17' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_3' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_4' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_6' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_7' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_8' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_9' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_22_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_10' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_11' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_12' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_13' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_14' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_15' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_16' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_17' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_18' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_2' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_3' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_4' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_5' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_6' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_7' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_8' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_9' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_3_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_4_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_5_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_6_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_7_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_9_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:47]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_8_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_0_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_11' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_12' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_13' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_14' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_16' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_18' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_4' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_6' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_7' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_8' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_9' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_11_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_12_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_14_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_15_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_17_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-401] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_19_i_1' is not a valid endpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
Resolution: A valid end point is a data pin of a sequential cell or a primary output or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-401' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:49]
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_8_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_0_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_11' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_12' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_13' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_14' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_16' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_18' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_4' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_6' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_7' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_8' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_9' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_11_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_12_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_14_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_15_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_17_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_19_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_1_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_20_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_10' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_11' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_12' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_13' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_14' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_15' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_16' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_17' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_2' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_3' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_4' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_6' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_7' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_8' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_9' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_22_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_10' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_11' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_12' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_13' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_14' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_15' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_16' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_17' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_18' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_2' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_3' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_4' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_5' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_6' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_7' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_8' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_23_i_9' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_3_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_4_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_5_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_6_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_7_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_max_delay: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_9_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:54]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_16_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_0_8_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_0_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_10' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_11' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_12' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_13' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_14' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_15' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_16' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_17' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_18' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_2' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_3' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_4' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_5' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_6' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_7' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_8' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_10_i_9' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_11_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_12_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_14_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_15_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_17_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_18_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
WARNING: [Constraints 18-402] set_bus_skew: 'u_dvi_display/u_frame_buffer/fb_memory_reg_1_19_i_1' is not a valid startpoint. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.
INFO: [Common 17-14] Message 'Constraints 18-402' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc:55]
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/constraints/timing.xdc]
Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
Finished Parsing XDC File [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/src/rgb2dvi_clocks.xdc] for cell 'u_dvi_display/u_rgb2dvi/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 7502.883 ; gain = 0.000 ; free physical = 7077 ; free virtual = 19654
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 7580.645 ; gain = 768.938 ; free physical = 6981 ; free virtual = 19563
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7640.547 ; gain = 0.000 ; free physical = 6895 ; free virtual = 19508
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.12 . Memory (MB): peak = 7648.551 ; gain = 0.004 ; free physical = 6885 ; free virtual = 19504
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7648.551 ; gain = 0.000 ; free physical = 6885 ; free virtual = 19504
[Wed Oct 23 14:58:30 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.41 . Memory (MB): peak = 7754.934 ; gain = 0.000 ; free physical = 6865 ; free virtual = 19514
Restored from archive | CPU: 0.420000 secs | Memory: 8.877937 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.41 . Memory (MB): peak = 7754.934 ; gain = 0.000 ; free physical = 6865 ; free virtual = 19514
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7754.934 ; gain = 0.000 ; free physical = 6865 ; free virtual = 19514
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 7842.785 ; gain = 87.852 ; free physical = 6660 ; free virtual = 19306
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 23 15:06:15 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 8591.633 ; gain = 748.848 ; free physical = 5345 ; free virtual = 18052
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
ERROR: [Labtoolstcl 44-494] There is no active target available for server at localhost.
 Targets(s) ", jsn-TUL-1234-tulA" may be locked by another hw_server.
disconnect_hw_server localhost:3121
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 23 15:13:00 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
close_hw
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1

launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8643.988 ; gain = 0.000 ; free physical = 5880 ; free virtual = 18564
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
WARNING: Too many words specified in data file mbrot.hex
WARNING: Too many words specified in data file mbrot.hex
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fdc
     217  4.5 0x00000018               mem[00000ff8] <= 00000010
     218  4.0 0x0000001c               mem[00000ff4] <= 00000000
     219  3.6 0x00000020               mem[00000ff0] <= 00000000
     220  3.3 0x00000024               mem[00000fe8] <= 00000000
     221  3.1 0x00000028               mem[00000fec] <= 00000000
     222  2.9 0x0000002c             ra <= 00000030
     227  2.9 0x000017d4             a0 <= 00000000
     228  2.7 0x000017d8               
     233  2.9 0x00000030             fp <= 00000000
     237  3.0 0x00000034             fp <= 00000000
     238  2.8 0x00000038             a5 <= 00000064
     241  2.8 0x0000003c             fp <= 00000001
     242  2.7 0x00000040             a0 <= 00000000
     245  2.8 0x00000044             fp <= 00000064
     246  2.7 0x00000048             s1 <= 00000000
     247  2.6 0x0000004c             ra <= 00000050
     252  2.7 0x000017c4               
     253  2.6 0x000017c8               
     258  2.6 0x00000050             s3 <= 00000064
     259  2.6 0x00000054             a0 <= 00000000
     260  2.5 0x00000058             ra <= 0000005c
     265  2.6 0x000000b0             sp <= 00002fcc
     269  2.7 0x000000b4               mem[00000fd4] <= 00000064
     270  2.6 0x000000b8               mem[00000fd0] <= 00000000
     271  2.5 0x000000bc               mem[00000fcc] <= 00000000
     272  2.5 0x000000c0               mem[00000fd8] <= 0000005c
     273  2.5 0x000000c4             s2 <= 00000000
     274  2.4 0x000000c8             fp <= 00000000
     275  2.4 0x000000cc             s1 <= 00010000
     278  2.4 0x000000d0             a0 <= 00000000
     279  2.3 0x000000d4             a1 <= 00000000
     280  2.3 0x000000d8             fp <= 00000001
     281  2.3 0x000000dc             ra <= 000000e0
     286  2.3 0x000017ac               
     287  2.3 0x000017b0               
     288  2.3 0x000017b4               
     289  2.2 0x000017b8               
     294  2.3 0x000000e0               
     299  2.4 0x000000d0             a0 <= 00000001
     300  2.3 0x000000d4             a1 <= 00000000
     301  2.3 0x000000d8             fp <= 00000002
     302  2.3 0x000000dc             ra <= 000000e0
     303  2.3 0x000017ac               
     304  2.2 0x000017b0               
     305  2.2 0x000017b4               
     306  2.2 0x000017b8               
     307  2.2 0x000000e0               
     308  2.1 0x000000d0             a0 <= 00000002
     309  2.1 0x000000d4             a1 <= 00000000
     310  2.1 0x000000d8             fp <= 00000003
     311  2.1 0x000000dc             ra <= 000000e0
     312  2.1 0x000017ac               
     313  2.0 0x000017b0               
     314  2.0 0x000017b4               
     315  2.0 0x000017b8               
     316  2.0 0x000000e0               
     317  2.0 0x000000d0             a0 <= 00000003
     318  1.9 0x000000d4             a1 <= 00000000
     319  1.9 0x000000d8             fp <= 00000004
     320  1.9 0x000000dc             ra <= 000000e0
     321  1.9 0x000017ac               
     322  1.9 0x000017b0               
     323  1.9 0x000017b4               
     324  1.9 0x000017b8               
     325  1.8 0x000000e0               
     326  1.8 0x000000d0             a0 <= 00000004
     327  1.8 0x000000d4             a1 <= 00000000
     328  1.8 0x000000d8             fp <= 00000005
     329  1.8 0x000000dc             ra <= 000000e0
     330  1.8 0x000017ac               
     331  1.8 0x000017b0               
     332  1.8 0x000017b4               
     333  1.8 0x000017b8               
     334  1.7 0x000000e0               
     335  1.7 0x000000d0             a0 <= 00000005
     336  1.7 0x000000d4             a1 <= 00000000
     337  1.7 0x000000d8             fp <= 00000006
     338  1.7 0x000000dc             ra <= 000000e0
     339  1.7 0x000017ac               
     340  1.7 0x000017b0               
     341  1.7 0x000017b4               
     342  1.7 0x000017b8               
     343  1.7 0x000000e0               
     344  1.7 0x000000d0             a0 <= 00000006
     345  1.6 0x000000d4             a1 <= 00000000
     346  1.6 0x000000d8             fp <= 00000007
     347  1.6 0x000000dc             ra <= 000000e0
     348  1.6 0x000017ac               
     349  1.6 0x000017b0               
     350  1.6 0x000017b4               
     351  1.6 0x000017b8               
     352  1.6 0x000000e0               
     353  1.6 0x000000d0             a0 <= 00000007
     354  1.6 0x000000d4             a1 <= 00000000
     355  1.6 0x000000d8             fp <= 00000008
     356  1.6 0x000000dc             ra <= 000000e0
     357  1.6 0x000017ac               
     358  1.6 0x000017b0               
     359  1.6 0x000017b4               
     360  1.6 0x000017b8               
     361  1.5 0x000000e0               
     362  1.5 0x000000d0             a0 <= 00000008
     363  1.5 0x000000d4             a1 <= 00000000
     364  1.5 0x000000d8             fp <= 00000009
     365  1.5 0x000000dc             ra <= 000000e0
     366  1.5 0x000017ac               
     367  1.5 0x000017b0               
     368  1.5 0x000017b4               
     369  1.5 0x000017b8               
     370  1.5 0x000000e0               
     371  1.5 0x000000d0             a0 <= 00000009
     372  1.5 0x000000d4             a1 <= 00000000
     373  1.5 0x000000d8             fp <= 0000000a
     374  1.5 0x000000dc             ra <= 000000e0
     375  1.5 0x000017ac               
     376  1.5 0x000017b0               
     377  1.5 0x000017b4               
     378  1.5 0x000017b8               
     379  1.5 0x000000e0               
     380  1.5 0x000000d0             a0 <= 0000000a
     381  1.5 0x000000d4             a1 <= 00000000
     382  1.5 0x000000d8             fp <= 0000000b
     383  1.4 0x000000dc             ra <= 000000e0
     384  1.4 0x000017ac               
     385  1.4 0x000017b0               
     386  1.4 0x000017b4               
     387  1.4 0x000017b8               
     388  1.4 0x000000e0               
     389  1.4 0x000000d0             a0 <= 0000000b
     390  1.4 0x000000d4             a1 <= 00000000
     391  1.4 0x000000d8             fp <= 0000000c
     392  1.4 0x000000dc             ra <= 000000e0
     393  1.4 0x000017ac               
     394  1.4 0x000017b0               
     395  1.4 0x000017b4               
     396  1.4 0x000017b8               
     397  1.4 0x000000e0               
     398  1.4 0x000000d0             a0 <= 0000000c
     399  1.4 0x000000d4             a1 <= 00000000
     400  1.4 0x000000d8             fp <= 0000000d
     401  1.4 0x000000dc             ra <= 000000e0
     402  1.4 0x000017ac               
     403  1.4 0x000017b0               
     404  1.4 0x000017b4               
     405  1.4 0x000017b8               
     406  1.4 0x000000e0               
     407  1.4 0x000000d0             a0 <= 0000000d
     408  1.4 0x000000d4             a1 <= 00000000
     409  1.4 0x000000d8             fp <= 0000000e
     410  1.4 0x000000dc             ra <= 000000e0
     411  1.4 0x000017ac               
     412  1.4 0x000017b0               
     413  1.4 0x000017b4               
     414  1.4 0x000017b8               
     415  1.3 0x000000e0               
     416  1.3 0x000000d0             a0 <= 0000000e
     417  1.3 0x000000d4             a1 <= 00000000
     418  1.3 0x000000d8             fp <= 0000000f
     419  1.3 0x000000dc             ra <= 000000e0
     420  1.3 0x000017ac               
     421  1.3 0x000017b0               
     422  1.3 0x000017b4               
     423  1.3 0x000017b8               
     424  1.3 0x000000e0               
     425  1.3 0x000000d0             a0 <= 0000000f
     426  1.3 0x000000d4             a1 <= 00000000
     427  1.3 0x000000d8             fp <= 00000010
     428  1.3 0x000000dc             ra <= 000000e0
     429  1.3 0x000017ac               
     430  1.3 0x000017b0               
     431  1.3 0x000017b4               
     432  1.3 0x000017b8               
     433  1.3 0x000000e0               
     434  1.3 0x000000d0             a0 <= 00000010
     435  1.3 0x000000d4             a1 <= 00000000
     436  1.3 0x000000d8             fp <= 00000011
     437  1.3 0x000000dc             ra <= 000000e0
     438  1.3 0x000017ac               
     439  1.3 0x000017b0               
     440  1.3 0x000017b4               
     441  1.3 0x000017b8               
     442  1.3 0x000000e0               
     443  1.3 0x000000d0             a0 <= 00000011
     444  1.3 0x000000d4             a1 <= 00000000
     445  1.3 0x000000d8             fp <= 00000012
     446  1.3 0x000000dc             ra <= 000000e0
     447  1.3 0x000017ac               
     448  1.3 0x000017b0               
     449  1.3 0x000017b4               
     450  1.3 0x000017b8               
     451  1.3 0x000000e0               
     452  1.3 0x000000d0             a0 <= 00000012
     453  1.3 0x000000d4             a1 <= 00000000
     454  1.3 0x000000d8             fp <= 00000013
     455  1.3 0x000000dc             ra <= 000000e0
     456  1.3 0x000017ac               
     457  1.3 0x000017b0               
     458  1.3 0x000017b4               
     459  1.3 0x000017b8               
     460  1.3 0x000000e0               
     461  1.3 0x000000d0             a0 <= 00000013
     462  1.3 0x000000d4             a1 <= 00000000
     463  1.3 0x000000d8             fp <= 00000014
     464  1.3 0x000000dc             ra <= 000000e0
     465  1.3 0x000017ac               
     466  1.3 0x000017b0               
     467  1.3 0x000017b4               
     468  1.2 0x000017b8               
     469  1.2 0x000000e0               
     470  1.2 0x000000d0             a0 <= 00000014
     471  1.2 0x000000d4             a1 <= 00000000
     472  1.2 0x000000d8             fp <= 00000015
     473  1.2 0x000000dc             ra <= 000000e0
     474  1.2 0x000017ac               
     475  1.2 0x000017b0               
     476  1.2 0x000017b4               
     477  1.2 0x000017b8               
     478  1.2 0x000000e0               
     479  1.2 0x000000d0             a0 <= 00000015
     480  1.2 0x000000d4             a1 <= 00000000
     481  1.2 0x000000d8             fp <= 00000016
     482  1.2 0x000000dc             ra <= 000000e0
     483  1.2 0x000017ac               
     484  1.2 0x000017b0               
     485  1.2 0x000017b4               
     486  1.2 0x000017b8               
     487  1.2 0x000000e0               
     488  1.2 0x000000d0             a0 <= 00000016
     489  1.2 0x000000d4             a1 <= 00000000
     490  1.2 0x000000d8             fp <= 00000017
     491  1.2 0x000000dc             ra <= 000000e0
     492  1.2 0x000017ac               
     493  1.2 0x000017b0               
     494  1.2 0x000017b4               
     495  1.2 0x000017b8               
     496  1.2 0x000000e0               
     497  1.2 0x000000d0             a0 <= 00000017
     498  1.2 0x000000d4             a1 <= 00000000
     499  1.2 0x000000d8             fp <= 00000018
     500  1.2 0x000000dc             ra <= 000000e0
     501  1.2 0x000017ac               
     502  1.2 0x000017b0               
     503  1.2 0x000017b4               
     504  1.2 0x000017b8               
     505  1.2 0x000000e0               
     506  1.2 0x000000d0             a0 <= 00000018
     507  1.2 0x000000d4             a1 <= 00000000
     508  1.2 0x000000d8             fp <= 00000019
     509  1.2 0x000000dc             ra <= 000000e0
     510  1.2 0x000017ac               
     511  1.2 0x000017b0               
     512  1.2 0x000017b4               
     513  1.2 0x000017b8               
     514  1.2 0x000000e0               
     515  1.2 0x000000d0             a0 <= 00000019
     516  1.2 0x000000d4             a1 <= 00000000
     517  1.2 0x000000d8             fp <= 0000001a
     518  1.2 0x000000dc             ra <= 000000e0
     519  1.2 0x000017ac               
     520  1.2 0x000017b0               
     521  1.2 0x000017b4               
     522  1.2 0x000017b8               
     523  1.2 0x000000e0               
     524  1.2 0x000000d0             a0 <= 0000001a
     525  1.2 0x000000d4             a1 <= 00000000
     526  1.2 0x000000d8             fp <= 0000001b
     527  1.2 0x000000dc             ra <= 000000e0
     528  1.2 0x000017ac               
     529  1.2 0x000017b0               
     530  1.2 0x000017b4               
     531  1.2 0x000017b8               
     532  1.2 0x000000e0               
     533  1.2 0x000000d0             a0 <= 0000001b
     534  1.2 0x000000d4             a1 <= 00000000
     535  1.2 0x000000d8             fp <= 0000001c
     536  1.2 0x000000dc             ra <= 000000e0
     537  1.2 0x000017ac               
     538  1.2 0x000017b0               
     539  1.2 0x000017b4               
     540  1.2 0x000017b8               
     541  1.2 0x000000e0               
     542  1.2 0x000000d0             a0 <= 0000001c
     543  1.2 0x000000d4             a1 <= 00000000
     544  1.2 0x000000d8             fp <= 0000001d
     545  1.2 0x000000dc             ra <= 000000e0
     546  1.2 0x000017ac               
     547  1.2 0x000017b0               
     548  1.2 0x000017b4               
     549  1.2 0x000017b8               
     550  1.2 0x000000e0               
     551  1.2 0x000000d0             a0 <= 0000001d
     552  1.2 0x000000d4             a1 <= 00000000
     553  1.2 0x000000d8             fp <= 0000001e
     554  1.2 0x000000dc             ra <= 000000e0
     555  1.2 0x000017ac               
     556  1.2 0x000017b0               
     557  1.2 0x000017b4               
     558  1.2 0x000017b8               
     559  1.2 0x000000e0               
     560  1.2 0x000000d0             a0 <= 0000001e
     561  1.2 0x000000d4             a1 <= 00000000
     562  1.2 0x000000d8             fp <= 0000001f
     563  1.2 0x000000dc             ra <= 000000e0
     564  1.2 0x000017ac               
     565  1.2 0x000017b0               
     566  1.2 0x000017b4               
     567  1.2 0x000017b8               
     568  1.2 0x000000e0               
     569  1.2 0x000000d0             a0 <= 0000001f
     570  1.2 0x000000d4             a1 <= 00000000
     571  1.2 0x000000d8             fp <= 00000020
     572  1.2 0x000000dc             ra <= 000000e0
     573  1.2 0x000017ac               
     574  1.2 0x000017b0               
     575  1.2 0x000017b4               
     576  1.2 0x000017b8               
     577  1.1 0x000000e0               
     578  1.1 0x000000d0             a0 <= 00000020
     579  1.1 0x000000d4             a1 <= 00000000
     580  1.1 0x000000d8             fp <= 00000021
     581  1.1 0x000000dc             ra <= 000000e0
     582  1.1 0x000017ac               
     583  1.1 0x000017b0               
     584  1.1 0x000017b4               
     585  1.1 0x000017b8               
     586  1.1 0x000000e0               
     587  1.1 0x000000d0             a0 <= 00000021
     588  1.1 0x000000d4             a1 <= 00000000
     589  1.1 0x000000d8             fp <= 00000022
     590  1.1 0x000000dc             ra <= 000000e0
     591  1.1 0x000017ac               
     592  1.1 0x000017b0               
     593  1.1 0x000017b4               
     594  1.1 0x000017b8               
     595  1.1 0x000000e0               
     596  1.1 0x000000d0             a0 <= 00000022
     597  1.1 0x000000d4             a1 <= 00000000
     598  1.1 0x000000d8             fp <= 00000023
     599  1.1 0x000000dc             ra <= 000000e0
     600  1.1 0x000017ac               
     601  1.1 0x000017b0               
     602  1.1 0x000017b4               
     603  1.1 0x000017b8               
     604  1.1 0x000000e0               
     605  1.1 0x000000d0             a0 <= 00000023
     606  1.1 0x000000d4             a1 <= 00000000
     607  1.1 0x000000d8             fp <= 00000024
     608  1.1 0x000000dc             ra <= 000000e0
     609  1.1 0x000017ac               
     610  1.1 0x000017b0               
     611  1.1 0x000017b4               
     612  1.1 0x000017b8               
     613  1.1 0x000000e0               
     614  1.1 0x000000d0             a0 <= 00000024
     615  1.1 0x000000d4             a1 <= 00000000
     616  1.1 0x000000d8             fp <= 00000025
     617  1.1 0x000000dc             ra <= 000000e0
     618  1.1 0x000017ac               
     619  1.1 0x000017b0               
     620  1.1 0x000017b4               
     621  1.1 0x000017b8               
     622  1.1 0x000000e0               
     623  1.1 0x000000d0             a0 <= 00000025
     624  1.1 0x000000d4             a1 <= 00000000
     625  1.1 0x000000d8             fp <= 00000026
     626  1.1 0x000000dc             ra <= 000000e0
     627  1.1 0x000017ac               
     628  1.1 0x000017b0               
     629  1.1 0x000017b4               
     630  1.1 0x000017b8               
     631  1.1 0x000000e0               
     632  1.1 0x000000d0             a0 <= 00000026
     633  1.1 0x000000d4             a1 <= 00000000
     634  1.1 0x000000d8             fp <= 00000027
     635  1.1 0x000000dc             ra <= 000000e0
     636  1.1 0x000017ac               
     637  1.1 0x000017b0               
     638  1.1 0x000017b4               
     639  1.1 0x000017b8               
     640  1.1 0x000000e0               
     641  1.1 0x000000d0             a0 <= 00000027
     642  1.1 0x000000d4             a1 <= 00000000
     643  1.1 0x000000d8             fp <= 00000028
     644  1.1 0x000000dc             ra <= 000000e0
     645  1.1 0x000017ac               
     646  1.1 0x000017b0               
     647  1.1 0x000017b4               
     648  1.1 0x000017b8               
     649  1.1 0x000000e0               
     650  1.1 0x000000d0             a0 <= 00000028
     651  1.1 0x000000d4             a1 <= 00000000
     652  1.1 0x000000d8             fp <= 00000029
     653  1.1 0x000000dc             ra <= 000000e0
     654  1.1 0x000017ac               
     655  1.1 0x000017b0               
     656  1.1 0x000017b4               
     657  1.1 0x000017b8               
     658  1.1 0x000000e0               
     659  1.1 0x000000d0             a0 <= 00000029
     660  1.1 0x000000d4             a1 <= 00000000
     661  1.1 0x000000d8             fp <= 0000002a
     662  1.1 0x000000dc             ra <= 000000e0
     663  1.1 0x000017ac               
     664  1.1 0x000017b0               
     665  1.1 0x000017b4               
     666  1.1 0x000017b8               
     667  1.1 0x000000e0               
     668  1.1 0x000000d0             a0 <= 0000002a
     669  1.1 0x000000d4             a1 <= 00000000
     670  1.1 0x000000d8             fp <= 0000002b
     671  1.1 0x000000dc             ra <= 000000e0
     672  1.1 0x000017ac               
     673  1.1 0x000017b0               
     674  1.1 0x000017b4               
     675  1.1 0x000017b8               
     676  1.1 0x000000e0               
     677  1.1 0x000000d0             a0 <= 0000002b
     678  1.1 0x000000d4             a1 <= 00000000
     679  1.1 0x000000d8             fp <= 0000002c
     680  1.1 0x000000dc             ra <= 000000e0
     681  1.1 0x000017ac               
     682  1.1 0x000017b0               
     683  1.1 0x000017b4               
     684  1.1 0x000017b8               
     685  1.1 0x000000e0               
     686  1.1 0x000000d0             a0 <= 0000002c
     687  1.1 0x000000d4             a1 <= 00000000
     688  1.1 0x000000d8             fp <= 0000002d
     689  1.1 0x000000dc             ra <= 000000e0
     690  1.1 0x000017ac               
     691  1.1 0x000017b0               
     692  1.1 0x000017b4               
     693  1.1 0x000017b8               
     694  1.1 0x000000e0               
     695  1.1 0x000000d0             a0 <= 0000002d
     696  1.1 0x000000d4             a1 <= 00000000
     697  1.1 0x000000d8             fp <= 0000002e
     698  1.1 0x000000dc             ra <= 000000e0
     699  1.1 0x000017ac               
     700  1.1 0x000017b0               
     701  1.1 0x000017b4               
     702  1.1 0x000017b8               
     703  1.1 0x000000e0               
     704  1.1 0x000000d0             a0 <= 0000002e
     705  1.1 0x000000d4             a1 <= 00000000
     706  1.1 0x000000d8             fp <= 0000002f
     707  1.1 0x000000dc             ra <= 000000e0
     708  1.1 0x000017ac               
     709  1.1 0x000017b0               
     710  1.1 0x000017b4               
     711  1.1 0x000017b8               
     712  1.1 0x000000e0               
     713  1.1 0x000000d0             a0 <= 0000002f
     714  1.1 0x000000d4             a1 <= 00000000
     715  1.1 0x000000d8             fp <= 00000030
     716  1.1 0x000000dc             ra <= 000000e0
     717  1.1 0x000017ac               
     718  1.1 0x000017b0               
     719  1.1 0x000017b4               
     720  1.1 0x000017b8               
     721  1.1 0x000000e0               
     722  1.1 0x000000d0             a0 <= 00000030
     723  1.1 0x000000d4             a1 <= 00000000
     724  1.1 0x000000d8             fp <= 00000031
     725  1.1 0x000000dc             ra <= 000000e0
     726  1.1 0x000017ac               
     727  1.1 0x000017b0               
     728  1.1 0x000017b4               
     729  1.1 0x000017b8               
     730  1.1 0x000000e0               
     731  1.1 0x000000d0             a0 <= 00000031
     732  1.1 0x000000d4             a1 <= 00000000
     733  1.1 0x000000d8             fp <= 00000032
     734  1.1 0x000000dc             ra <= 000000e0
     735  1.1 0x000017ac               
     736  1.1 0x000017b0               
     737  1.1 0x000017b4               
     738  1.1 0x000017b8               
     739  1.1 0x000000e0               
     740  1.1 0x000000d0             a0 <= 00000032
     741  1.1 0x000000d4             a1 <= 00000000
     742  1.1 0x000000d8             fp <= 00000033
     743  1.1 0x000000dc             ra <= 000000e0
     744  1.1 0x000017ac               
     745  1.1 0x000017b0               
     746  1.1 0x000017b4               
     747  1.1 0x000017b8               
     748  1.1 0x000000e0               
     749  1.1 0x000000d0             a0 <= 00000033
     750  1.1 0x000000d4             a1 <= 00000000
     751  1.1 0x000000d8             fp <= 00000034
     752  1.1 0x000000dc             ra <= 000000e0
     753  1.1 0x000017ac               
     754  1.1 0x000017b0               
     755  1.1 0x000017b4               
     756  1.1 0x000017b8               
     757  1.1 0x000000e0               
     758  1.1 0x000000d0             a0 <= 00000034
     759  1.1 0x000000d4             a1 <= 00000000
     760  1.1 0x000000d8             fp <= 00000035
     761  1.1 0x000000dc             ra <= 000000e0
     762  1.1 0x000017ac               
     763  1.1 0x000017b0               
     764  1.1 0x000017b4               
     765  1.1 0x000017b8               
     766  1.1 0x000000e0               
     767  1.1 0x000000d0             a0 <= 00000035
     768  1.1 0x000000d4             a1 <= 00000000
     769  1.1 0x000000d8             fp <= 00000036
     770  1.1 0x000000dc             ra <= 000000e0
     771  1.1 0x000017ac               
     772  1.1 0x000017b0               
     773  1.1 0x000017b4               
     774  1.1 0x000017b8               
     775  1.1 0x000000e0               
     776  1.1 0x000000d0             a0 <= 00000036
     777  1.1 0x000000d4             a1 <= 00000000
     778  1.1 0x000000d8             fp <= 00000037
     779  1.1 0x000000dc             ra <= 000000e0
     780  1.1 0x000017ac               
     781  1.1 0x000017b0               
     782  1.1 0x000017b4               
     783  1.1 0x000017b8               
     784  1.1 0x000000e0               
     785  1.1 0x000000d0             a0 <= 00000037
     786  1.1 0x000000d4             a1 <= 00000000
     787  1.1 0x000000d8             fp <= 00000038
     788  1.1 0x000000dc             ra <= 000000e0
     789  1.1 0x000017ac               
     790  1.1 0x000017b0               
     791  1.1 0x000017b4               
     792  1.1 0x000017b8               
     793  1.1 0x000000e0               
     794  1.1 0x000000d0             a0 <= 00000038
     795  1.1 0x000000d4             a1 <= 00000000
     796  1.1 0x000000d8             fp <= 00000039
     797  1.1 0x000000dc             ra <= 000000e0
     798  1.1 0x000017ac               
     799  1.1 0x000017b0               
     800  1.1 0x000017b4               
     801  1.1 0x000017b8               
     802  1.1 0x000000e0               
     803  1.1 0x000000d0             a0 <= 00000039
     804  1.1 0x000000d4             a1 <= 00000000
     805  1.1 0x000000d8             fp <= 0000003a
     806  1.1 0x000000dc             ra <= 000000e0
     807  1.1 0x000017ac               
     808  1.1 0x000017b0               
     809  1.1 0x000017b4               
     810  1.1 0x000017b8               
     811  1.1 0x000000e0               
     812  1.1 0x000000d0             a0 <= 0000003a
     813  1.1 0x000000d4             a1 <= 00000000
     814  1.1 0x000000d8             fp <= 0000003b
     815  1.1 0x000000dc             ra <= 000000e0
     816  1.1 0x000017ac               
     817  1.1 0x000017b0               
     818  1.1 0x000017b4               
     819  1.1 0x000017b8               
     820  1.1 0x000000e0               
     821  1.1 0x000000d0             a0 <= 0000003b
     822  1.1 0x000000d4             a1 <= 00000000
     823  1.1 0x000000d8             fp <= 0000003c
     824  1.1 0x000000dc             ra <= 000000e0
     825  1.1 0x000017ac               
     826  1.1 0x000017b0               
     827  1.1 0x000017b4               
     828  1.1 0x000017b8               
     829  1.1 0x000000e0               
     830  1.1 0x000000d0             a0 <= 0000003c
     831  1.1 0x000000d4             a1 <= 00000000
     832  1.1 0x000000d8             fp <= 0000003d
     833  1.1 0x000000dc             ra <= 000000e0
     834  1.1 0x000017ac               
     835  1.1 0x000017b0               
     836  1.1 0x000017b4               
     837  1.1 0x000017b8               
     838  1.1 0x000000e0               
     839  1.1 0x000000d0             a0 <= 0000003d
     840  1.1 0x000000d4             a1 <= 00000000
     841  1.1 0x000000d8             fp <= 0000003e
     842  1.1 0x000000dc             ra <= 000000e0
     843  1.1 0x000017ac               
     844  1.1 0x000017b0               
     845  1.1 0x000017b4               
     846  1.1 0x000017b8               
     847  1.1 0x000000e0               
     848  1.1 0x000000d0             a0 <= 0000003e
     849  1.1 0x000000d4             a1 <= 00000000
     850  1.1 0x000000d8             fp <= 0000003f
     851  1.1 0x000000dc             ra <= 000000e0
     852  1.1 0x000017ac               
     853  1.1 0x000017b0               
     854  1.1 0x000017b4               
     855  1.1 0x000017b8               
     856  1.1 0x000000e0               
     857  1.1 0x000000d0             a0 <= 0000003f
     858  1.1 0x000000d4             a1 <= 00000000
     859  1.1 0x000000d8             fp <= 00000040
     860  1.1 0x000000dc             ra <= 000000e0
     861  1.1 0x000017ac               
     862  1.1 0x000017b0               
     863  1.1 0x000017b4               
     864  1.1 0x000017b8               
     865  1.1 0x000000e0               
     866  1.1 0x000000d0             a0 <= 00000040
     867  1.1 0x000000d4             a1 <= 00000000
     868  1.1 0x000000d8             fp <= 00000041
     869  1.1 0x000000dc             ra <= 000000e0
     870  1.1 0x000017ac               
     871  1.1 0x000017b0               
     872  1.1 0x000017b4               
     873  1.1 0x000017b8               
     874  1.1 0x000000e0               
     875  1.1 0x000000d0             a0 <= 00000041
     876  1.1 0x000000d4             a1 <= 00000000
     877  1.1 0x000000d8             fp <= 00000042
     878  1.1 0x000000dc             ra <= 000000e0
     879  1.1 0x000017ac               
     880  1.1 0x000017b0               
     881  1.1 0x000017b4               
     882  1.1 0x000017b8               
     883  1.1 0x000000e0               
     884  1.1 0x000000d0             a0 <= 00000042
     885  1.1 0x000000d4             a1 <= 00000000
     886  1.1 0x000000d8             fp <= 00000043
     887  1.1 0x000000dc             ra <= 000000e0
     888  1.1 0x000017ac               
     889  1.1 0x000017b0               
     890  1.1 0x000017b4               
     891  1.1 0x000017b8               
     892  1.1 0x000000e0               
     893  1.1 0x000000d0             a0 <= 00000043
     894  1.1 0x000000d4             a1 <= 00000000
     895  1.1 0x000000d8             fp <= 00000044
     896  1.1 0x000000dc             ra <= 000000e0
     897  1.1 0x000017ac               
     898  1.1 0x000017b0               
     899  1.1 0x000017b4               
     900  1.1 0x000017b8               
     901  1.0 0x000000e0               
     902  1.0 0x000000d0             a0 <= 00000044
     903  1.0 0x000000d4             a1 <= 00000000
     904  1.0 0x000000d8             fp <= 00000045
     905  1.0 0x000000dc             ra <= 000000e0
     906  1.0 0x000017ac               
     907  1.0 0x000017b0               
     908  1.0 0x000017b4               
     909  1.0 0x000017b8               
     910  1.0 0x000000e0               
     911  1.0 0x000000d0             a0 <= 00000045
     912  1.0 0x000000d4             a1 <= 00000000
     913  1.0 0x000000d8             fp <= 00000046
     914  1.0 0x000000dc             ra <= 000000e0
     915  1.0 0x000017ac               
     916  1.0 0x000017b0               
     917  1.0 0x000017b4               
     918  1.0 0x000017b8               
     919  1.0 0x000000e0               
     920  1.0 0x000000d0             a0 <= 00000046
     921  1.0 0x000000d4             a1 <= 00000000
     922  1.0 0x000000d8             fp <= 00000047
     923  1.0 0x000000dc             ra <= 000000e0
     924  1.0 0x000017ac               
     925  1.0 0x000017b0               
     926  1.0 0x000017b4               
     927  1.0 0x000017b8               
     928  1.0 0x000000e0               
     929  1.0 0x000000d0             a0 <= 00000047
     930  1.0 0x000000d4             a1 <= 00000000
     931  1.0 0x000000d8             fp <= 00000048
     932  1.0 0x000000dc             ra <= 000000e0
     933  1.0 0x000017ac               
     934  1.0 0x000017b0               
     935  1.0 0x000017b4               
     936  1.0 0x000017b8               
     937  1.0 0x000000e0               
     938  1.0 0x000000d0             a0 <= 00000048
     939  1.0 0x000000d4             a1 <= 00000000
     940  1.0 0x000000d8             fp <= 00000049
     941  1.0 0x000000dc             ra <= 000000e0
     942  1.0 0x000017ac               
     943  1.0 0x000017b0               
     944  1.0 0x000017b4               
     945  1.0 0x000017b8               
     946  1.0 0x000000e0               
     947  1.0 0x000000d0             a0 <= 00000049
     948  1.0 0x000000d4             a1 <= 00000000
     949  1.0 0x000000d8             fp <= 0000004a
     950  1.0 0x000000dc             ra <= 000000e0
     951  1.0 0x000017ac               
     952  1.0 0x000017b0               
     953  1.0 0x000017b4               
     954  1.0 0x000017b8               
     955  1.0 0x000000e0               
     956  1.0 0x000000d0             a0 <= 0000004a
     957  1.0 0x000000d4             a1 <= 00000000
     958  1.0 0x000000d8             fp <= 0000004b
     959  1.0 0x000000dc             ra <= 000000e0
     960  1.0 0x000017ac               
     961  1.0 0x000017b0               
     962  1.0 0x000017b4               
     963  1.0 0x000017b8               
     964  1.0 0x000000e0               
     965  1.0 0x000000d0             a0 <= 0000004b
     966  1.0 0x000000d4             a1 <= 00000000
     967  1.0 0x000000d8             fp <= 0000004c
     968  1.0 0x000000dc             ra <= 000000e0
     969  1.0 0x000017ac               
     970  1.0 0x000017b0               
     971  1.0 0x000017b4               
     972  1.0 0x000017b8               
     973  1.0 0x000000e0               
     974  1.0 0x000000d0             a0 <= 0000004c
     975  1.0 0x000000d4             a1 <= 00000000
     976  1.0 0x000000d8             fp <= 0000004d
     977  1.0 0x000000dc             ra <= 000000e0
     978  1.0 0x000017ac               
     979  1.0 0x000017b0               
     980  1.0 0x000017b4               
     981  1.0 0x000017b8               
     982  1.0 0x000000e0               
     983  1.0 0x000000d0             a0 <= 0000004d
     984  1.0 0x000000d4             a1 <= 00000000
     985  1.0 0x000000d8             fp <= 0000004e
     986  1.0 0x000000dc             ra <= 000000e0
     987  1.0 0x000017ac               
     988  1.0 0x000017b0               
     989  1.0 0x000017b4               
     990  1.0 0x000017b8               
     991  1.0 0x000000e0               
     992  1.0 0x000000d0             a0 <= 0000004e
     993  1.0 0x000000d4             a1 <= 00000000
     994  1.0 0x000000d8             fp <= 0000004f
     995  1.0 0x000000dc             ra <= 000000e0
     996  1.0 0x000017ac               
     997  1.0 0x000017b0               
     998  1.0 0x000017b4               
     999  1.0 0x000017b8               
    1000  1.0 0x000000e0               
    1001  1.0 0x000000d0             a0 <= 0000004f
    1002  1.0 0x000000d4             a1 <= 00000000
    1003  1.0 0x000000d8             fp <= 00000050
    1004  1.0 0x000000dc             ra <= 000000e0
    1005  1.0 0x000017ac               
    1006  1.0 0x000017b0               
    1007  1.0 0x000017b4               
    1008  1.0 0x000017b8               
    1009  1.0 0x000000e0               
    1010  1.0 0x000000d0             a0 <= 00000050
    1011  1.0 0x000000d4             a1 <= 00000000
    1012  1.0 0x000000d8             fp <= 00000051
    1013  1.0 0x000000dc             ra <= 000000e0
    1014  1.0 0x000017ac               
    1015  1.0 0x000017b0               
    1016  1.0 0x000017b4               
    1017  1.0 0x000017b8               
    1018  1.0 0x000000e0               
    1019  1.0 0x000000d0             a0 <= 00000051
    1020  1.0 0x000000d4             a1 <= 00000000
    1021  1.0 0x000000d8             fp <= 00000052
    1022  1.0 0x000000dc             ra <= 000000e0
    1023  1.0 0x000017ac               
    1024  1.0 0x000017b0               
    1025  1.0 0x000017b4               
    1026  1.0 0x000017b8               
    1027  1.0 0x000000e0               
    1028  1.0 0x000000d0             a0 <= 00000052
    1029  1.0 0x000000d4             a1 <= 00000000
    1030  1.0 0x000000d8             fp <= 00000053
    1031  1.0 0x000000dc             ra <= 000000e0
    1032  1.0 0x000017ac               
    1033  1.0 0x000017b0               
    1034  1.0 0x000017b4               
    1035  1.0 0x000017b8               
    1036  1.0 0x000000e0               
    1037  1.0 0x000000d0             a0 <= 00000053
    1038  1.0 0x000000d4             a1 <= 00000000
    1039  1.0 0x000000d8             fp <= 00000054
    1040  1.0 0x000000dc             ra <= 000000e0
    1041  1.0 0x000017ac               
    1042  1.0 0x000017b0               
    1043  1.0 0x000017b4               
    1044  1.0 0x000017b8               
    1045  1.0 0x000000e0               
    1046  1.0 0x000000d0             a0 <= 00000054
    1047  1.0 0x000000d4             a1 <= 00000000
    1048  1.0 0x000000d8             fp <= 00000055
    1049  1.0 0x000000dc             ra <= 000000e0
    1050  1.0 0x000017ac               
    1051  1.0 0x000017b0               
    1052  1.0 0x000017b4               
    1053  1.0 0x000017b8               
    1054  1.0 0x000000e0               
    1055  1.0 0x000000d0             a0 <= 00000055
    1056  1.0 0x000000d4             a1 <= 00000000
    1057  1.0 0x000000d8             fp <= 00000056
    1058  1.0 0x000000dc             ra <= 000000e0
    1059  1.0 0x000017ac               
    1060  1.0 0x000017b0               
    1061  1.0 0x000017b4               
    1062  1.0 0x000017b8               
    1063  1.0 0x000000e0               
    1064  1.0 0x000000d0             a0 <= 00000056
    1065  1.0 0x000000d4             a1 <= 00000000
    1066  1.0 0x000000d8             fp <= 00000057
    1067  1.0 0x000000dc             ra <= 000000e0
    1068  1.0 0x000017ac               
    1069  1.0 0x000017b0               
    1070  1.0 0x000017b4               
    1071  1.0 0x000017b8               
    1072  1.0 0x000000e0               
    1073  1.0 0x000000d0             a0 <= 00000057
    1074  1.0 0x000000d4             a1 <= 00000000
    1075  1.0 0x000000d8             fp <= 00000058
    1076  1.0 0x000000dc             ra <= 000000e0
    1077  1.0 0x000017ac               
    1078  1.0 0x000017b0               
    1079  1.0 0x000017b4               
    1080  1.0 0x000017b8               
    1081  1.0 0x000000e0               
    1082  1.0 0x000000d0             a0 <= 00000058
    1083  1.0 0x000000d4             a1 <= 00000000
    1084  1.0 0x000000d8             fp <= 00000059
    1085  1.0 0x000000dc             ra <= 000000e0
    1086  1.0 0x000017ac               
    1087  1.0 0x000017b0               
    1088  1.0 0x000017b4               
    1089  1.0 0x000017b8               
    1090  1.0 0x000000e0               
    1091  1.0 0x000000d0             a0 <= 00000059
    1092  1.0 0x000000d4             a1 <= 00000000
    1093  1.0 0x000000d8             fp <= 0000005a
    1094  1.0 0x000000dc             ra <= 000000e0
    1095  1.0 0x000017ac               
    1096  1.0 0x000017b0               
    1097  1.0 0x000017b4               
    1098  1.0 0x000017b8               
    1099  1.0 0x000000e0               
    1100  1.0 0x000000d0             a0 <= 0000005a
    1101  1.0 0x000000d4             a1 <= 00000000
    1102  1.0 0x000000d8             fp <= 0000005b
    1103  1.0 0x000000dc             ra <= 000000e0
    1104  1.0 0x000017ac               
    1105  1.0 0x000017b0               
    1106  1.0 0x000017b4               
    1107  1.0 0x000017b8               
    1108  1.0 0x000000e0               
    1109  1.0 0x000000d0             a0 <= 0000005b
    1110  1.0 0x000000d4             a1 <= 00000000
    1111  1.0 0x000000d8             fp <= 0000005c
    1112  1.0 0x000000dc             ra <= 000000e0
    1113  1.0 0x000017ac               
    1114  1.0 0x000017b0               
    1115  1.0 0x000017b4               
    1116  1.0 0x000017b8               
    1117  1.0 0x000000e0               
    1118  1.0 0x000000d0             a0 <= 0000005c
    1119  1.0 0x000000d4             a1 <= 00000000
    1120  1.0 0x000000d8             fp <= 0000005d
    1121  1.0 0x000000dc             ra <= 000000e0
    1122  1.0 0x000017ac               
    1123  1.0 0x000017b0               
    1124  1.0 0x000017b4               
    1125  1.0 0x000017b8               
    1126  1.0 0x000000e0               
    1127  1.0 0x000000d0             a0 <= 0000005d
    1128  1.0 0x000000d4             a1 <= 00000000
    1129  1.0 0x000000d8             fp <= 0000005e
    1130  1.0 0x000000dc             ra <= 000000e0
    1131  1.0 0x000017ac               
    1132  1.0 0x000017b0               
    1133  1.0 0x000017b4               
    1134  1.0 0x000017b8               
    1135  1.0 0x000000e0               
    1136  1.0 0x000000d0             a0 <= 0000005e
    1137  1.0 0x000000d4             a1 <= 00000000
    1138  1.0 0x000000d8             fp <= 0000005f
    1139  1.0 0x000000dc             ra <= 000000e0
    1140  1.0 0x000017ac               
    1141  1.0 0x000017b0               
    1142  1.0 0x000017b4               
    1143  1.0 0x000017b8               
    1144  1.0 0x000000e0               
    1145  1.0 0x000000d0             a0 <= 0000005f
    1146  1.0 0x000000d4             a1 <= 00000000
    1147  1.0 0x000000d8             fp <= 00000060
    1148  1.0 0x000000dc             ra <= 000000e0
    1149  1.0 0x000017ac               
    1150  1.0 0x000017b0               
    1151  1.0 0x000017b4               
    1152  1.0 0x000017b8               
    1153  1.0 0x000000e0               
    1154  1.0 0x000000d0             a0 <= 00000060
    1155  1.0 0x000000d4             a1 <= 00000000
    1156  1.0 0x000000d8             fp <= 00000061
    1157  1.0 0x000000dc             ra <= 000000e0
    1158  1.0 0x000017ac               
    1159  1.0 0x000017b0               
    1160  1.0 0x000017b4               
    1161  1.0 0x000017b8               
    1162  1.0 0x000000e0               
    1163  1.0 0x000000d0             a0 <= 00000061
    1164  1.0 0x000000d4             a1 <= 00000000
    1165  1.0 0x000000d8             fp <= 00000062
    1166  1.0 0x000000dc             ra <= 000000e0
    1167  1.0 0x000017ac               
    1168  1.0 0x000017b0               
    1169  1.0 0x000017b4               
    1170  1.0 0x000017b8               
    1171  1.0 0x000000e0               
    1172  1.0 0x000000d0             a0 <= 00000062
    1173  1.0 0x000000d4             a1 <= 00000000
    1174  1.0 0x000000d8             fp <= 00000063
    1175  1.0 0x000000dc             ra <= 000000e0
    1176  1.0 0x000017ac               
    1177  1.0 0x000017b0               
    1178  1.0 0x000017b4               
    1179  1.0 0x000017b8               
    1180  1.0 0x000000e0               
    1181  1.0 0x000000d0             a0 <= 00000063
    1182  1.0 0x000000d4             a1 <= 00000000
    1183  1.0 0x000000d8             fp <= 00000064
    1184  1.0 0x000000dc             ra <= 000000e0
    1185  1.0 0x000017ac               
    1186  1.0 0x000017b0               
    1187  1.0 0x000017b4               
    1188  1.0 0x000017b8               
    1189  1.0 0x000000e0               
    1190  1.0 0x000000d0             a0 <= 00000064
    1191  1.0 0x000000d4             a1 <= 00000000
    1192  1.0 0x000000d8             fp <= 00000065
    1193  1.0 0x000000dc             ra <= 000000e0
    1194  1.0 0x000017ac               
    1195  1.0 0x000017b0               
    1196  1.0 0x000017b4               
    1197  1.0 0x000017b8               
    1198  1.0 0x000000e0               
    1199  1.0 0x000000d0             a0 <= 00000065
    1200  1.0 0x000000d4             a1 <= 00000000
    1201  1.0 0x000000d8             fp <= 00000066
    1202  1.0 0x000000dc             ra <= 000000e0
    1203  1.0 0x000017ac               
    1204  1.0 0x000017b0               
    1205  1.0 0x000017b4               
    1206  1.0 0x000017b8               
    1207  1.0 0x000000e0               
    1208  1.0 0x000000d0             a0 <= 00000066
    1209  1.0 0x000000d4             a1 <= 00000000
    1210  1.0 0x000000d8             fp <= 00000067
    1211  1.0 0x000000dc             ra <= 000000e0
    1212  1.0 0x000017ac               
    1213  1.0 0x000017b0               
    1214  1.0 0x000017b4               
    1215  1.0 0x000017b8               
    1216  1.0 0x000000e0               
    1217  1.0 0x000000d0             a0 <= 00000067
    1218  1.0 0x000000d4             a1 <= 00000000
    1219  1.0 0x000000d8             fp <= 00000068
    1220  1.0 0x000000dc             ra <= 000000e0
    1221  1.0 0x000017ac               
    1222  1.0 0x000017b0               
    1223  1.0 0x000017b4               
    1224  1.0 0x000017b8               
    1225  1.0 0x000000e0               
    1226  1.0 0x000000d0             a0 <= 00000068
    1227  1.0 0x000000d4             a1 <= 00000000
    1228  1.0 0x000000d8             fp <= 00000069
    1229  1.0 0x000000dc             ra <= 000000e0
    1230  1.0 0x000017ac               
    1231  1.0 0x000017b0               
    1232  1.0 0x000017b4               
    1233  1.0 0x000017b8               
    1234  1.0 0x000000e0               
    1235  1.0 0x000000d0             a0 <= 00000069
    1236  1.0 0x000000d4             a1 <= 00000000
    1237  1.0 0x000000d8             fp <= 0000006a
    1238  1.0 0x000000dc             ra <= 000000e0
    1239  1.0 0x000017ac               
    1240  1.0 0x000017b0               
    1241  1.0 0x000017b4               
    1242  1.0 0x000017b8               
    1243  1.0 0x000000e0               
    1244  1.0 0x000000d0             a0 <= 0000006a
    1245  1.0 0x000000d4             a1 <= 00000000
    1246  1.0 0x000000d8             fp <= 0000006b
    1247  1.0 0x000000dc             ra <= 000000e0
    1248  1.0 0x000017ac               
    1249  1.0 0x000017b0               
    1250  1.0 0x000017b4               
    1251  1.0 0x000017b8               
    1252  1.0 0x000000e0               
    1253  1.0 0x000000d0             a0 <= 0000006b
    1254  1.0 0x000000d4             a1 <= 00000000
    1255  1.0 0x000000d8             fp <= 0000006c
    1256  1.0 0x000000dc             ra <= 000000e0
    1257  1.0 0x000017ac               
    1258  1.0 0x000017b0               
    1259  1.0 0x000017b4               
    1260  1.0 0x000017b8               
    1261  1.0 0x000000e0               
    1262  1.0 0x000000d0             a0 <= 0000006c
    1263  1.0 0x000000d4             a1 <= 00000000
    1264  1.0 0x000000d8             fp <= 0000006d
    1265  1.0 0x000000dc             ra <= 000000e0
    1266  1.0 0x000017ac               
    1267  1.0 0x000017b0               
    1268  1.0 0x000017b4               
    1269  1.0 0x000017b8               
    1270  1.0 0x000000e0               
    1271  1.0 0x000000d0             a0 <= 0000006d
    1272  1.0 0x000000d4             a1 <= 00000000
    1273  1.0 0x000000d8             fp <= 0000006e
    1274  1.0 0x000000dc             ra <= 000000e0
    1275  1.0 0x000017ac               
    1276  1.0 0x000017b0               
    1277  1.0 0x000017b4               
    1278  1.0 0x000017b8               
    1279  1.0 0x000000e0               
    1280  1.0 0x000000d0             a0 <= 0000006e
    1281  1.0 0x000000d4             a1 <= 00000000
    1282  1.0 0x000000d8             fp <= 0000006f
    1283  1.0 0x000000dc             ra <= 000000e0
    1284  1.0 0x000017ac               
    1285  1.0 0x000017b0               
    1286  1.0 0x000017b4               
    1287  1.0 0x000017b8               
    1288  1.0 0x000000e0               
    1289  1.0 0x000000d0             a0 <= 0000006f
    1290  1.0 0x000000d4             a1 <= 00000000
    1291  1.0 0x000000d8             fp <= 00000070
    1292  1.0 0x000000dc             ra <= 000000e0
    1293  1.0 0x000017ac               
    1294  1.0 0x000017b0               
    1295  1.0 0x000017b4               
    1296  1.0 0x000017b8               
    1297  1.0 0x000000e0               
    1298  1.0 0x000000d0             a0 <= 00000070
    1299  1.0 0x000000d4             a1 <= 00000000
    1300  1.0 0x000000d8             fp <= 00000071
    1301  1.0 0x000000dc             ra <= 000000e0
    1302  1.0 0x000017ac               
    1303  1.0 0x000017b0               
    1304  1.0 0x000017b4               
    1305  1.0 0x000017b8               
    1306  1.0 0x000000e0               
    1307  1.0 0x000000d0             a0 <= 00000071
    1308  1.0 0x000000d4             a1 <= 00000000
    1309  1.0 0x000000d8             fp <= 00000072
    1310  1.0 0x000000dc             ra <= 000000e0
    1311  1.0 0x000017ac               
    1312  1.0 0x000017b0               
    1313  1.0 0x000017b4               
    1314  1.0 0x000017b8               
    1315  1.0 0x000000e0               
    1316  1.0 0x000000d0             a0 <= 00000072
    1317  1.0 0x000000d4             a1 <= 00000000
    1318  1.0 0x000000d8             fp <= 00000073
    1319  1.0 0x000000dc             ra <= 000000e0
    1320  1.0 0x000017ac               
    1321  1.0 0x000017b0               
    1322  1.0 0x000017b4               
    1323  1.0 0x000017b8               
    1324  1.0 0x000000e0               
    1325  1.0 0x000000d0             a0 <= 00000073
    1326  1.0 0x000000d4             a1 <= 00000000
    1327  1.0 0x000000d8             fp <= 00000074
    1328  1.0 0x000000dc             ra <= 000000e0
    1329  1.0 0x000017ac               
    1330  1.0 0x000017b0               
    1331  1.0 0x000017b4               
    1332  1.0 0x000017b8               
    1333  1.0 0x000000e0               
    1334  1.0 0x000000d0             a0 <= 00000074
    1335  1.0 0x000000d4             a1 <= 00000000
    1336  1.0 0x000000d8             fp <= 00000075
    1337  1.0 0x000000dc             ra <= 000000e0
    1338  1.0 0x000017ac               
    1339  1.0 0x000017b0               
    1340  1.0 0x000017b4               
    1341  1.0 0x000017b8               
    1342  1.0 0x000000e0               
    1343  1.0 0x000000d0             a0 <= 00000075
    1344  1.0 0x000000d4             a1 <= 00000000
    1345  1.0 0x000000d8             fp <= 00000076
    1346  1.0 0x000000dc             ra <= 000000e0
    1347  1.0 0x000017ac               
    1348  1.0 0x000017b0               
    1349  1.0 0x000017b4               
    1350  1.0 0x000017b8               
    1351  1.0 0x000000e0               
    1352  1.0 0x000000d0             a0 <= 00000076
    1353  1.0 0x000000d4             a1 <= 00000000
    1354  1.0 0x000000d8             fp <= 00000077
    1355  1.0 0x000000dc             ra <= 000000e0
    1356  1.0 0x000017ac               
    1357  1.0 0x000017b0               
    1358  1.0 0x000017b4               
    1359  1.0 0x000017b8               
    1360  1.0 0x000000e0               
    1361  1.0 0x000000d0             a0 <= 00000077
    1362  1.0 0x000000d4             a1 <= 00000000
    1363  1.0 0x000000d8             fp <= 00000078
    1364  1.0 0x000000dc             ra <= 000000e0
    1365  1.0 0x000017ac               
    1366  1.0 0x000017b0               
    1367  1.0 0x000017b4               
    1368  1.0 0x000017b8               
    1369  1.0 0x000000e0               
    1370  1.0 0x000000d0             a0 <= 00000078
    1371  1.0 0x000000d4             a1 <= 00000000
    1372  1.0 0x000000d8             fp <= 00000079
    1373  1.0 0x000000dc             ra <= 000000e0
    1374  1.0 0x000017ac               
    1375  1.0 0x000017b0               
    1376  1.0 0x000017b4               
    1377  1.0 0x000017b8               
    1378  1.0 0x000000e0               
    1379  1.0 0x000000d0             a0 <= 00000079
    1380  1.0 0x000000d4             a1 <= 00000000
    1381  1.0 0x000000d8             fp <= 0000007a
    1382  1.0 0x000000dc             ra <= 000000e0
    1383  1.0 0x000017ac               
    1384  1.0 0x000017b0               
    1385  1.0 0x000017b4               
    1386  1.0 0x000017b8               
    1387  1.0 0x000000e0               
    1388  1.0 0x000000d0             a0 <= 0000007a
    1389  1.0 0x000000d4             a1 <= 00000000
    1390  1.0 0x000000d8             fp <= 0000007b
    1391  1.0 0x000000dc             ra <= 000000e0
    1392  1.0 0x000017ac               
    1393  1.0 0x000017b0               
    1394  1.0 0x000017b4               
    1395  1.0 0x000017b8               
    1396  1.0 0x000000e0               
    1397  1.0 0x000000d0             a0 <= 0000007b
    1398  1.0 0x000000d4             a1 <= 00000000
    1399  1.0 0x000000d8             fp <= 0000007c
    1400  1.0 0x000000dc             ra <= 000000e0
    1401  1.0 0x000017ac               
    1402  1.0 0x000017b0               
    1403  1.0 0x000017b4               
    1404  1.0 0x000017b8               
    1405  1.0 0x000000e0               
    1406  1.0 0x000000d0             a0 <= 0000007c
    1407  1.0 0x000000d4             a1 <= 00000000
    1408  1.0 0x000000d8             fp <= 0000007d
    1409  1.0 0x000000dc             ra <= 000000e0
    1410  1.0 0x000017ac               
    1411  1.0 0x000017b0               
    1412  1.0 0x000017b4               
    1413  1.0 0x000017b8               
    1414  1.0 0x000000e0               
    1415  1.0 0x000000d0             a0 <= 0000007d
    1416  1.0 0x000000d4             a1 <= 00000000
    1417  1.0 0x000000d8             fp <= 0000007e
    1418  1.0 0x000000dc             ra <= 000000e0
    1419  1.0 0x000017ac               
    1420  1.0 0x000017b0               
    1421  1.0 0x000017b4               
    1422  1.0 0x000017b8               
    1423  1.0 0x000000e0               
    1424  1.0 0x000000d0             a0 <= 0000007e
    1425  1.0 0x000000d4             a1 <= 00000000
    1426  1.0 0x000000d8             fp <= 0000007f
    1427  1.0 0x000000dc             ra <= 000000e0
    1428  1.0 0x000017ac               
    1429  1.0 0x000017b0               
    1430  1.0 0x000017b4               
    1431  1.0 0x000017b8               
    1432  1.0 0x000000e0               
    1433  1.0 0x000000d0             a0 <= 0000007f
    1434  1.0 0x000000d4             a1 <= 00000000
    1435  1.0 0x000000d8             fp <= 00000080
    1436  1.0 0x000000dc             ra <= 000000e0
    1437  1.0 0x000017ac               
    1438  1.0 0x000017b0               
    1439  1.0 0x000017b4               
    1440  1.0 0x000017b8               
    1441  1.0 0x000000e0               
    1442  1.0 0x000000d0             a0 <= 00000080
    1443  1.0 0x000000d4             a1 <= 00000000
    1444  1.0 0x000000d8             fp <= 00000081
    1445  1.0 0x000000dc             ra <= 000000e0
    1446  1.0 0x000017ac               
    1447  1.0 0x000017b0               
    1448  1.0 0x000017b4               
    1449  1.0 0x000017b8               
    1450  1.0 0x000000e0               
    1451  1.0 0x000000d0             a0 <= 00000081
    1452  1.0 0x000000d4             a1 <= 00000000
    1453  1.0 0x000000d8             fp <= 00000082
    1454  1.0 0x000000dc             ra <= 000000e0
    1455  1.0 0x000017ac               
    1456  1.0 0x000017b0               
    1457  1.0 0x000017b4               
    1458  1.0 0x000017b8               
    1459  1.0 0x000000e0               
    1460  1.0 0x000000d0             a0 <= 00000082
    1461  1.0 0x000000d4             a1 <= 00000000
    1462  1.0 0x000000d8             fp <= 00000083
    1463  1.0 0x000000dc             ra <= 000000e0
    1464  1.0 0x000017ac               
    1465  1.0 0x000017b0               
    1466  1.0 0x000017b4               
    1467  1.0 0x000017b8               
    1468  1.0 0x000000e0               
    1469  1.0 0x000000d0             a0 <= 00000083
    1470  1.0 0x000000d4             a1 <= 00000000
    1471  1.0 0x000000d8             fp <= 00000084
    1472  1.0 0x000000dc             ra <= 000000e0
    1473  1.0 0x000017ac               
    1474  1.0 0x000017b0               
    1475  1.0 0x000017b4               
    1476  1.0 0x000017b8               
    1477  1.0 0x000000e0               
    1478  1.0 0x000000d0             a0 <= 00000084
    1479  1.0 0x000000d4             a1 <= 00000000
    1480  1.0 0x000000d8             fp <= 00000085
    1481  1.0 0x000000dc             ra <= 000000e0
    1482  1.0 0x000017ac               
    1483  1.0 0x000017b0               
    1484  1.0 0x000017b4               
    1485  1.0 0x000017b8               
    1486  1.0 0x000000e0               
    1487  1.0 0x000000d0             a0 <= 00000085
    1488  1.0 0x000000d4             a1 <= 00000000
    1489  1.0 0x000000d8             fp <= 00000086
    1490  1.0 0x000000dc             ra <= 000000e0
    1491  1.0 0x000017ac               
    1492  1.0 0x000017b0               
    1493  1.0 0x000017b4               
    1494  1.0 0x000017b8               
    1495  1.0 0x000000e0               
    1496  1.0 0x000000d0             a0 <= 00000086
    1497  1.0 0x000000d4             a1 <= 00000000
    1498  1.0 0x000000d8             fp <= 00000087
    1499  1.0 0x000000dc             ra <= 000000e0
    1500  1.0 0x000017ac               
    1501  1.0 0x000017b0               
    1502  1.0 0x000017b4               
    1503  1.0 0x000017b8               
    1504  1.0 0x000000e0               
    1505  1.0 0x000000d0             a0 <= 00000087
    1506  1.0 0x000000d4             a1 <= 00000000
    1507  1.0 0x000000d8             fp <= 00000088
    1508  1.0 0x000000dc             ra <= 000000e0
    1509  1.0 0x000017ac               
    1510  1.0 0x000017b0               
    1511  1.0 0x000017b4               
    1512  1.0 0x000017b8               
    1513  1.0 0x000000e0               
    1514  1.0 0x000000d0             a0 <= 00000088
    1515  1.0 0x000000d4             a1 <= 00000000
    1516  1.0 0x000000d8             fp <= 00000089
    1517  1.0 0x000000dc             ra <= 000000e0
    1518  1.0 0x000017ac               
    1519  1.0 0x000017b0               
    1520  1.0 0x000017b4               
    1521  1.0 0x000017b8               
    1522  1.0 0x000000e0               
    1523  1.0 0x000000d0             a0 <= 00000089
    1524  1.0 0x000000d4             a1 <= 00000000
    1525  1.0 0x000000d8             fp <= 0000008a
    1526  1.0 0x000000dc             ra <= 000000e0
    1527  1.0 0x000017ac               
    1528  1.0 0x000017b0               
    1529  1.0 0x000017b4               
    1530  1.0 0x000017b8               
    1531  1.0 0x000000e0               
    1532  1.0 0x000000d0             a0 <= 0000008a
    1533  1.0 0x000000d4             a1 <= 00000000
    1534  1.0 0x000000d8             fp <= 0000008b
    1535  1.0 0x000000dc             ra <= 000000e0
    1536  1.0 0x000017ac               
    1537  1.0 0x000017b0               
    1538  1.0 0x000017b4               
    1539  1.0 0x000017b8               
    1540  1.0 0x000000e0               
    1541  1.0 0x000000d0             a0 <= 0000008b
    1542  1.0 0x000000d4             a1 <= 00000000
    1543  1.0 0x000000d8             fp <= 0000008c
    1544  1.0 0x000000dc             ra <= 000000e0
    1545  1.0 0x000017ac               
    1546  1.0 0x000017b0               
    1547  1.0 0x000017b4               
    1548  1.0 0x000017b8               
    1549  1.0 0x000000e0               
    1550  1.0 0x000000d0             a0 <= 0000008c
    1551  1.0 0x000000d4             a1 <= 00000000
    1552  1.0 0x000000d8             fp <= 0000008d
    1553  1.0 0x000000dc             ra <= 000000e0
    1554  1.0 0x000017ac               
    1555  1.0 0x000017b0               
    1556  1.0 0x000017b4               
    1557  1.0 0x000017b8               
    1558  1.0 0x000000e0               
    1559  1.0 0x000000d0             a0 <= 0000008d
    1560  1.0 0x000000d4             a1 <= 00000000
    1561  1.0 0x000000d8             fp <= 0000008e
    1562  1.0 0x000000dc             ra <= 000000e0
    1563  1.0 0x000017ac               
    1564  1.0 0x000017b0               
    1565  1.0 0x000017b4               
    1566  1.0 0x000017b8               
    1567  1.0 0x000000e0               
    1568  1.0 0x000000d0             a0 <= 0000008e
    1569  1.0 0x000000d4             a1 <= 00000000
    1570  1.0 0x000000d8             fp <= 0000008f
    1571  1.0 0x000000dc             ra <= 000000e0
    1572  1.0 0x000017ac               
    1573  1.0 0x000017b0               
    1574  1.0 0x000017b4               
    1575  1.0 0x000017b8               
    1576  1.0 0x000000e0               
    1577  1.0 0x000000d0             a0 <= 0000008f
    1578  1.0 0x000000d4             a1 <= 00000000
    1579  1.0 0x000000d8             fp <= 00000090
    1580  1.0 0x000000dc             ra <= 000000e0
    1581  1.0 0x000017ac               
    1582  1.0 0x000017b0               
    1583  1.0 0x000017b4               
    1584  1.0 0x000017b8               
    1585  1.0 0x000000e0               
    1586  1.0 0x000000d0             a0 <= 00000090
    1587  1.0 0x000000d4             a1 <= 00000000
    1588  1.0 0x000000d8             fp <= 00000091
    1589  1.0 0x000000dc             ra <= 000000e0
    1590  1.0 0x000017ac               
    1591  1.0 0x000017b0               
    1592  1.0 0x000017b4               
    1593  1.0 0x000017b8               
    1594  1.0 0x000000e0               
    1595  1.0 0x000000d0             a0 <= 00000091
    1596  1.0 0x000000d4             a1 <= 00000000
    1597  1.0 0x000000d8             fp <= 00000092
    1598  1.0 0x000000dc             ra <= 000000e0
    1599  1.0 0x000017ac               
    1600  1.0 0x000017b0               
    1601  1.0 0x000017b4               
    1602  1.0 0x000017b8               
    1603  1.0 0x000000e0               
    1604  1.0 0x000000d0             a0 <= 00000092
    1605  1.0 0x000000d4             a1 <= 00000000
    1606  1.0 0x000000d8             fp <= 00000093
    1607  1.0 0x000000dc             ra <= 000000e0
    1608  1.0 0x000017ac               
    1609  1.0 0x000017b0               
    1610  1.0 0x000017b4               
    1611  1.0 0x000017b8               
    1612  1.0 0x000000e0               
    1613  1.0 0x000000d0             a0 <= 00000093
    1614  1.0 0x000000d4             a1 <= 00000000
    1615  1.0 0x000000d8             fp <= 00000094
    1616  1.0 0x000000dc             ra <= 000000e0
    1617  1.0 0x000017ac               
    1618  1.0 0x000017b0               
    1619  1.0 0x000017b4               
    1620  1.0 0x000017b8               
    1621  1.0 0x000000e0               
    1622  1.0 0x000000d0             a0 <= 00000094
    1623  1.0 0x000000d4             a1 <= 00000000
    1624  1.0 0x000000d8             fp <= 00000095
    1625  1.0 0x000000dc             ra <= 000000e0
    1626  1.0 0x000017ac               
    1627  1.0 0x000017b0               
    1628  1.0 0x000017b4               
    1629  1.0 0x000017b8               
    1630  1.0 0x000000e0               
    1631  1.0 0x000000d0             a0 <= 00000095
    1632  1.0 0x000000d4             a1 <= 00000000
    1633  1.0 0x000000d8             fp <= 00000096
    1634  1.0 0x000000dc             ra <= 000000e0
    1635  1.0 0x000017ac               
    1636  1.0 0x000017b0               
    1637  1.0 0x000017b4               
    1638  1.0 0x000017b8               
    1639  1.0 0x000000e0               
    1640  1.0 0x000000d0             a0 <= 00000096
    1641  1.0 0x000000d4             a1 <= 00000000
    1642  1.0 0x000000d8             fp <= 00000097
    1643  1.0 0x000000dc             ra <= 000000e0
    1644  1.0 0x000017ac               
    1645  1.0 0x000017b0               
    1646  1.0 0x000017b4               
    1647  1.0 0x000017b8               
    1648  1.0 0x000000e0               
    1649  1.0 0x000000d0             a0 <= 00000097
    1650  1.0 0x000000d4             a1 <= 00000000
    1651  1.0 0x000000d8             fp <= 00000098
    1652  1.0 0x000000dc             ra <= 000000e0
    1653  1.0 0x000017ac               
    1654  1.0 0x000017b0               
    1655  1.0 0x000017b4               
    1656  1.0 0x000017b8               
    1657  1.0 0x000000e0               
    1658  1.0 0x000000d0             a0 <= 00000098
    1659  1.0 0x000000d4             a1 <= 00000000
    1660  1.0 0x000000d8             fp <= 00000099
    1661  1.0 0x000000dc             ra <= 000000e0
    1662  1.0 0x000017ac               
    1663  1.0 0x000017b0               
    1664  1.0 0x000017b4               
    1665  1.0 0x000017b8               
    1666  1.0 0x000000e0               
    1667  1.0 0x000000d0             a0 <= 00000099
    1668  1.0 0x000000d4             a1 <= 00000000
    1669  1.0 0x000000d8             fp <= 0000009a
    1670  1.0 0x000000dc             ra <= 000000e0
    1671  1.0 0x000017ac               
    1672  1.0 0x000017b0               
    1673  1.0 0x000017b4               
    1674  1.0 0x000017b8               
    1675  1.0 0x000000e0               
    1676  1.0 0x000000d0             a0 <= 0000009a
    1677  1.0 0x000000d4             a1 <= 00000000
    1678  1.0 0x000000d8             fp <= 0000009b
    1679  1.0 0x000000dc             ra <= 000000e0
    1680  1.0 0x000017ac               
    1681  1.0 0x000017b0               
    1682  1.0 0x000017b4               
    1683  1.0 0x000017b8               
    1684  1.0 0x000000e0               
    1685  1.0 0x000000d0             a0 <= 0000009b
    1686  1.0 0x000000d4             a1 <= 00000000
    1687  1.0 0x000000d8             fp <= 0000009c
    1688  1.0 0x000000dc             ra <= 000000e0
    1689  1.0 0x000017ac               
    1690  1.0 0x000017b0               
    1691  1.0 0x000017b4               
    1692  1.0 0x000017b8               
    1693  1.0 0x000000e0               
    1694  1.0 0x000000d0             a0 <= 0000009c
    1695  1.0 0x000000d4             a1 <= 00000000
    1696  1.0 0x000000d8             fp <= 0000009d
    1697  1.0 0x000000dc             ra <= 000000e0
    1698  1.0 0x000017ac               
    1699  1.0 0x000017b0               
    1700  1.0 0x000017b4               
    1701  1.0 0x000017b8               
    1702  1.0 0x000000e0               
    1703  1.0 0x000000d0             a0 <= 0000009d
    1704  1.0 0x000000d4             a1 <= 00000000
    1705  1.0 0x000000d8             fp <= 0000009e
    1706  1.0 0x000000dc             ra <= 000000e0
    1707  1.0 0x000017ac               
    1708  1.0 0x000017b0               
    1709  1.0 0x000017b4               
    1710  1.0 0x000017b8               
    1711  1.0 0x000000e0               
    1712  1.0 0x000000d0             a0 <= 0000009e
    1713  1.0 0x000000d4             a1 <= 00000000
    1714  1.0 0x000000d8             fp <= 0000009f
    1715  1.0 0x000000dc             ra <= 000000e0
    1716  1.0 0x000017ac               
    1717  1.0 0x000017b0               
    1718  1.0 0x000017b4               
    1719  1.0 0x000017b8               
    1720  1.0 0x000000e0               
    1721  1.0 0x000000d0             a0 <= 0000009f
    1722  1.0 0x000000d4             a1 <= 00000000
    1723  1.0 0x000000d8             fp <= 000000a0
    1724  1.0 0x000000dc             ra <= 000000e0
    1725  1.0 0x000017ac               
    1726  1.0 0x000017b0               
    1727  1.0 0x000017b4               
    1728  1.0 0x000017b8               
    1729  1.0 0x000000e0               
    1730  1.0 0x000000d0             a0 <= 000000a0
    1731  1.0 0x000000d4             a1 <= 00000000
    1732  1.0 0x000000d8             fp <= 000000a1
    1733  1.0 0x000000dc             ra <= 000000e0
    1734  1.0 0x000017ac               
    1735  1.0 0x000017b0               
    1736  1.0 0x000017b4               
    1737  1.0 0x000017b8               
    1738  1.0 0x000000e0               
    1739  1.0 0x000000d0             a0 <= 000000a1
    1740  1.0 0x000000d4             a1 <= 00000000
    1741  1.0 0x000000d8             fp <= 000000a2
    1742  1.0 0x000000dc             ra <= 000000e0
    1743  1.0 0x000017ac               
    1744  1.0 0x000017b0               
    1745  1.0 0x000017b4               
    1746  1.0 0x000017b8               
    1747  1.0 0x000000e0               
    1748  1.0 0x000000d0             a0 <= 000000a2
    1749  1.0 0x000000d4             a1 <= 00000000
    1750  1.0 0x000000d8             fp <= 000000a3
    1751  1.0 0x000000dc             ra <= 000000e0
    1752  1.0 0x000017ac               
    1753  1.0 0x000017b0               
    1754  1.0 0x000017b4               
    1755  1.0 0x000017b8               
    1756  1.0 0x000000e0               
    1757  1.0 0x000000d0             a0 <= 000000a3
    1758  1.0 0x000000d4             a1 <= 00000000
    1759  1.0 0x000000d8             fp <= 000000a4
    1760  1.0 0x000000dc             ra <= 000000e0
    1761  1.0 0x000017ac               
    1762  1.0 0x000017b0               
    1763  1.0 0x000017b4               
    1764  1.0 0x000017b8               
    1765  1.0 0x000000e0               
    1766  1.0 0x000000d0             a0 <= 000000a4
    1767  1.0 0x000000d4             a1 <= 00000000
    1768  1.0 0x000000d8             fp <= 000000a5
    1769  1.0 0x000000dc             ra <= 000000e0
    1770  1.0 0x000017ac               
    1771  1.0 0x000017b0               
    1772  1.0 0x000017b4               
    1773  1.0 0x000017b8               
    1774  1.0 0x000000e0               
    1775  1.0 0x000000d0             a0 <= 000000a5
    1776  1.0 0x000000d4             a1 <= 00000000
    1777  1.0 0x000000d8             fp <= 000000a6
    1778  1.0 0x000000dc             ra <= 000000e0
    1779  1.0 0x000017ac               
    1780  1.0 0x000017b0               
    1781  1.0 0x000017b4               
    1782  1.0 0x000017b8               
    1783  1.0 0x000000e0               
    1784  1.0 0x000000d0             a0 <= 000000a6
    1785  1.0 0x000000d4             a1 <= 00000000
    1786  1.0 0x000000d8             fp <= 000000a7
    1787  1.0 0x000000dc             ra <= 000000e0
    1788  1.0 0x000017ac               
    1789  1.0 0x000017b0               
    1790  1.0 0x000017b4               
    1791  1.0 0x000017b8               
    1792  1.0 0x000000e0               
    1793  1.0 0x000000d0             a0 <= 000000a7
    1794  1.0 0x000000d4             a1 <= 00000000
    1795  1.0 0x000000d8             fp <= 000000a8
    1796  1.0 0x000000dc             ra <= 000000e0
    1797  1.0 0x000017ac               
    1798  1.0 0x000017b0               
    1799  1.0 0x000017b4               
    1800  1.0 0x000017b8               
    1801  1.0 0x000000e0               
    1802  1.0 0x000000d0             a0 <= 000000a8
    1803  1.0 0x000000d4             a1 <= 00000000
    1804  1.0 0x000000d8             fp <= 000000a9
    1805  1.0 0x000000dc             ra <= 000000e0
    1806  1.0 0x000017ac               
    1807  1.0 0x000017b0               
    1808  1.0 0x000017b4               
    1809  1.0 0x000017b8               
    1810  1.0 0x000000e0               
    1811  1.0 0x000000d0             a0 <= 000000a9
    1812  1.0 0x000000d4             a1 <= 00000000
    1813  1.0 0x000000d8             fp <= 000000aa
    1814  1.0 0x000000dc             ra <= 000000e0
    1815  1.0 0x000017ac               
    1816  1.0 0x000017b0               
    1817  1.0 0x000017b4               
    1818  1.0 0x000017b8               
    1819  1.0 0x000000e0               
    1820  1.0 0x000000d0             a0 <= 000000aa
    1821  1.0 0x000000d4             a1 <= 00000000
    1822  1.0 0x000000d8             fp <= 000000ab
    1823  1.0 0x000000dc             ra <= 000000e0
    1824  1.0 0x000017ac               
    1825  1.0 0x000017b0               
    1826  1.0 0x000017b4               
    1827  1.0 0x000017b8               
    1828  1.0 0x000000e0               
    1829  1.0 0x000000d0             a0 <= 000000ab
    1830  1.0 0x000000d4             a1 <= 00000000
    1831  1.0 0x000000d8             fp <= 000000ac
    1832  1.0 0x000000dc             ra <= 000000e0
    1833  1.0 0x000017ac               
    1834  1.0 0x000017b0               
    1835  1.0 0x000017b4               
    1836  1.0 0x000017b8               
    1837  1.0 0x000000e0               
    1838  1.0 0x000000d0             a0 <= 000000ac
    1839  1.0 0x000000d4             a1 <= 00000000
    1840  1.0 0x000000d8             fp <= 000000ad
    1841  1.0 0x000000dc             ra <= 000000e0
    1842  1.0 0x000017ac               
    1843  1.0 0x000017b0               
    1844  1.0 0x000017b4               
    1845  1.0 0x000017b8               
    1846  1.0 0x000000e0               
    1847  1.0 0x000000d0             a0 <= 000000ad
    1848  1.0 0x000000d4             a1 <= 00000000
    1849  1.0 0x000000d8             fp <= 000000ae
    1850  1.0 0x000000dc             ra <= 000000e0
    1851  1.0 0x000017ac               
    1852  1.0 0x000017b0               
    1853  1.0 0x000017b4               
    1854  1.0 0x000017b8               
    1855  1.0 0x000000e0               
    1856  1.0 0x000000d0             a0 <= 000000ae
    1857  1.0 0x000000d4             a1 <= 00000000
    1858  1.0 0x000000d8             fp <= 000000af
    1859  1.0 0x000000dc             ra <= 000000e0
    1860  1.0 0x000017ac               
    1861  1.0 0x000017b0               
    1862  1.0 0x000017b4               
    1863  1.0 0x000017b8               
    1864  1.0 0x000000e0               
    1865  1.0 0x000000d0             a0 <= 000000af
    1866  1.0 0x000000d4             a1 <= 00000000
    1867  1.0 0x000000d8             fp <= 000000b0
    1868  1.0 0x000000dc             ra <= 000000e0
    1869  1.0 0x000017ac               
    1870  1.0 0x000017b0               
    1871  1.0 0x000017b4               
    1872  1.0 0x000017b8               
    1873  1.0 0x000000e0               
    1874  1.0 0x000000d0             a0 <= 000000b0
    1875  1.0 0x000000d4             a1 <= 00000000
    1876  1.0 0x000000d8             fp <= 000000b1
    1877  1.0 0x000000dc             ra <= 000000e0
    1878  1.0 0x000017ac               
    1879  1.0 0x000017b0               
    1880  1.0 0x000017b4               
    1881  1.0 0x000017b8               
    1882  1.0 0x000000e0               
    1883  1.0 0x000000d0             a0 <= 000000b1
    1884  1.0 0x000000d4             a1 <= 00000000
    1885  1.0 0x000000d8             fp <= 000000b2
    1886  1.0 0x000000dc             ra <= 000000e0
    1887  1.0 0x000017ac               
    1888  1.0 0x000017b0               
    1889  1.0 0x000017b4               
    1890  1.0 0x000017b8               
    1891  1.0 0x000000e0               
    1892  1.0 0x000000d0             a0 <= 000000b2
    1893  1.0 0x000000d4             a1 <= 00000000
    1894  1.0 0x000000d8             fp <= 000000b3
    1895  1.0 0x000000dc             ra <= 000000e0
    1896  1.0 0x000017ac               
    1897  1.0 0x000017b0               
    1898  1.0 0x000017b4               
    1899  1.0 0x000017b8               
    1900  1.0 0x000000e0               
    1901  1.0 0x000000d0             a0 <= 000000b3
    1902  1.0 0x000000d4             a1 <= 00000000
    1903  1.0 0x000000d8             fp <= 000000b4
    1904  1.0 0x000000dc             ra <= 000000e0
    1905  1.0 0x000017ac               
    1906  1.0 0x000017b0               
    1907  1.0 0x000017b4               
    1908  1.0 0x000017b8               
    1909  1.0 0x000000e0               
    1910  1.0 0x000000d0             a0 <= 000000b4
    1911  1.0 0x000000d4             a1 <= 00000000
    1912  1.0 0x000000d8             fp <= 000000b5
    1913  1.0 0x000000dc             ra <= 000000e0
    1914  1.0 0x000017ac               
    1915  1.0 0x000017b0               
    1916  1.0 0x000017b4               
    1917  1.0 0x000017b8               
    1918  1.0 0x000000e0               
    1919  1.0 0x000000d0             a0 <= 000000b5
    1920  1.0 0x000000d4             a1 <= 00000000
    1921  1.0 0x000000d8             fp <= 000000b6
    1922  1.0 0x000000dc             ra <= 000000e0
    1923  1.0 0x000017ac               
    1924  1.0 0x000017b0               
    1925  1.0 0x000017b4               
    1926  1.0 0x000017b8               
    1927  1.0 0x000000e0               
    1928  1.0 0x000000d0             a0 <= 000000b6
    1929  1.0 0x000000d4             a1 <= 00000000
    1930  1.0 0x000000d8             fp <= 000000b7
    1931  1.0 0x000000dc             ra <= 000000e0
    1932  1.0 0x000017ac               
    1933  1.0 0x000017b0               
    1934  1.0 0x000017b4               
    1935  1.0 0x000017b8               
    1936  1.0 0x000000e0               
    1937  1.0 0x000000d0             a0 <= 000000b7
    1938  1.0 0x000000d4             a1 <= 00000000
    1939  1.0 0x000000d8             fp <= 000000b8
    1940  1.0 0x000000dc             ra <= 000000e0
    1941  1.0 0x000017ac               
    1942  1.0 0x000017b0               
    1943  1.0 0x000017b4               
    1944  1.0 0x000017b8               
    1945  1.0 0x000000e0               
    1946  1.0 0x000000d0             a0 <= 000000b8
    1947  1.0 0x000000d4             a1 <= 00000000
    1948  1.0 0x000000d8             fp <= 000000b9
    1949  1.0 0x000000dc             ra <= 000000e0
    1950  1.0 0x000017ac               
    1951  1.0 0x000017b0               
    1952  1.0 0x000017b4               
    1953  1.0 0x000017b8               
    1954  1.0 0x000000e0               
    1955  1.0 0x000000d0             a0 <= 000000b9
    1956  1.0 0x000000d4             a1 <= 00000000
    1957  1.0 0x000000d8             fp <= 000000ba
    1958  1.0 0x000000dc             ra <= 000000e0
    1959  1.0 0x000017ac               
    1960  1.0 0x000017b0               
    1961  1.0 0x000017b4               
    1962  1.0 0x000017b8               
    1963  1.0 0x000000e0               
    1964  1.0 0x000000d0             a0 <= 000000ba
    1965  1.0 0x000000d4             a1 <= 00000000
    1966  1.0 0x000000d8             fp <= 000000bb
    1967  1.0 0x000000dc             ra <= 000000e0
    1968  1.0 0x000017ac               
    1969  1.0 0x000017b0               
    1970  1.0 0x000017b4               
    1971  1.0 0x000017b8               
    1972  1.0 0x000000e0               
    1973  1.0 0x000000d0             a0 <= 000000bb
    1974  1.0 0x000000d4             a1 <= 00000000
    1975  1.0 0x000000d8             fp <= 000000bc
    1976  1.0 0x000000dc             ra <= 000000e0
    1977  1.0 0x000017ac               
    1978  1.0 0x000017b0               
    1979  1.0 0x000017b4               
    1980  1.0 0x000017b8               
    1981  1.0 0x000000e0               
    1982  1.0 0x000000d0             a0 <= 000000bc
    1983  1.0 0x000000d4             a1 <= 00000000
    1984  1.0 0x000000d8             fp <= 000000bd
    1985  1.0 0x000000dc             ra <= 000000e0
    1986  1.0 0x000017ac               
    1987  1.0 0x000017b0               
    1988  1.0 0x000017b4               
    1989  1.0 0x000017b8               
    1990  1.0 0x000000e0               
    1991  1.0 0x000000d0             a0 <= 000000bd
    1992  1.0 0x000000d4             a1 <= 00000000
    1993  1.0 0x000000d8             fp <= 000000be
    1994  1.0 0x000000dc             ra <= 000000e0
    1995  1.0 0x000017ac               
    1996  1.0 0x000017b0               
    1997  1.0 0x000017b4               
    1998  1.0 0x000017b8               
    1999  1.0 0x000000e0               
    2000  1.0 0x000000d0             a0 <= 000000be
    2001  1.0 0x000000d4             a1 <= 00000000
    2002  1.0 0x000000d8             fp <= 000000bf
    2003  1.0 0x000000dc             ra <= 000000e0
    2004  1.0 0x000017ac               
    2005  1.0 0x000017b0               
    2006  1.0 0x000017b4               
    2007  1.0 0x000017b8               
    2008  1.0 0x000000e0               
    2009  1.0 0x000000d0             a0 <= 000000bf
    2010  1.0 0x000000d4             a1 <= 00000000
    2011  1.0 0x000000d8             fp <= 000000c0
    2012  1.0 0x000000dc             ra <= 000000e0
    2013  1.0 0x000017ac               
    2014  1.0 0x000017b0               
    2015  1.0 0x000017b4               
    2016  1.0 0x000017b8               
    2017  1.0 0x000000e0               
    2018  1.0 0x000000d0             a0 <= 000000c0
    2019  1.0 0x000000d4             a1 <= 00000000
    2020  1.0 0x000000d8             fp <= 000000c1
    2021  1.0 0x000000dc             ra <= 000000e0
    2022  1.0 0x000017ac               
    2023  1.0 0x000017b0               
    2024  1.0 0x000017b4               
    2025  1.0 0x000017b8               
    2026  1.0 0x000000e0               
    2027  1.0 0x000000d0             a0 <= 000000c1
    2028  1.0 0x000000d4             a1 <= 00000000
    2029  1.0 0x000000d8             fp <= 000000c2
    2030  1.0 0x000000dc             ra <= 000000e0
    2031  1.0 0x000017ac               
    2032  1.0 0x000017b0               
    2033  1.0 0x000017b4               
    2034  1.0 0x000017b8               
    2035  1.0 0x000000e0               
    2036  1.0 0x000000d0             a0 <= 000000c2
    2037  1.0 0x000000d4             a1 <= 00000000
    2038  1.0 0x000000d8             fp <= 000000c3
    2039  1.0 0x000000dc             ra <= 000000e0
    2040  1.0 0x000017ac               
    2041  1.0 0x000017b0               
    2042  1.0 0x000017b4               
    2043  1.0 0x000017b8               
    2044  1.0 0x000000e0               
    2045  1.0 0x000000d0             a0 <= 000000c3
    2046  1.0 0x000000d4             a1 <= 00000000
    2047  1.0 0x000000d8             fp <= 000000c4
    2048  1.0 0x000000dc             ra <= 000000e0
    2049  1.0 0x000017ac               
    2050  1.0 0x000017b0               
    2051  1.0 0x000017b4               
    2052  1.0 0x000017b8               
    2053  1.0 0x000000e0               
    2054  1.0 0x000000d0             a0 <= 000000c4
    2055  1.0 0x000000d4             a1 <= 00000000
    2056  1.0 0x000000d8             fp <= 000000c5
    2057  1.0 0x000000dc             ra <= 000000e0
    2058  1.0 0x000017ac               
    2059  1.0 0x000017b0               
    2060  1.0 0x000017b4               
    2061  1.0 0x000017b8               
    2062  1.0 0x000000e0               
    2063  1.0 0x000000d0             a0 <= 000000c5
    2064  1.0 0x000000d4             a1 <= 00000000
    2065  1.0 0x000000d8             fp <= 000000c6
    2066  1.0 0x000000dc             ra <= 000000e0
    2067  1.0 0x000017ac               
    2068  1.0 0x000017b0               
    2069  1.0 0x000017b4               
    2070  1.0 0x000017b8               
    2071  1.0 0x000000e0               
    2072  1.0 0x000000d0             a0 <= 000000c6
    2073  1.0 0x000000d4             a1 <= 00000000
    2074  1.0 0x000000d8             fp <= 000000c7
    2075  1.0 0x000000dc             ra <= 000000e0
    2076  1.0 0x000017ac               
    2077  1.0 0x000017b0               
    2078  1.0 0x000017b4               
    2079  1.0 0x000017b8               
    2080  1.0 0x000000e0               
    2081  1.0 0x000000d0             a0 <= 000000c7
    2082  1.0 0x000000d4             a1 <= 00000000
    2083  1.0 0x000000d8             fp <= 000000c8
    2084  1.0 0x000000dc             ra <= 000000e0
    2085  1.0 0x000017ac               
    2086  1.0 0x000017b0               
    2087  1.0 0x000017b4               
    2088  1.0 0x000017b8               
    2089  1.0 0x000000e0               
    2090  1.0 0x000000d0             a0 <= 000000c8
    2091  1.0 0x000000d4             a1 <= 00000000
    2092  1.0 0x000000d8             fp <= 000000c9
    2093  1.0 0x000000dc             ra <= 000000e0
    2094  1.0 0x000017ac               
    2095  1.0 0x000017b0               
    2096  1.0 0x000017b4               
    2097  1.0 0x000017b8               
    2098  1.0 0x000000e0               
    2099  1.0 0x000000d0             a0 <= 000000c9
    2100  1.0 0x000000d4             a1 <= 00000000
    2101  1.0 0x000000d8             fp <= 000000ca
    2102  1.0 0x000000dc             ra <= 000000e0
    2103  1.0 0x000017ac               
    2104  1.0 0x000017b0               
    2105  1.0 0x000017b4               
    2106  1.0 0x000017b8               
    2107  1.0 0x000000e0               
    2108  1.0 0x000000d0             a0 <= 000000ca
    2109  1.0 0x000000d4             a1 <= 00000000
    2110  1.0 0x000000d8             fp <= 000000cb
    2111  1.0 0x000000dc             ra <= 000000e0
    2112  1.0 0x000017ac               
    2113  1.0 0x000017b0               
    2114  1.0 0x000017b4               
    2115  1.0 0x000017b8               
    2116  1.0 0x000000e0               
    2117  1.0 0x000000d0             a0 <= 000000cb
    2118  1.0 0x000000d4             a1 <= 00000000
    2119  1.0 0x000000d8             fp <= 000000cc
    2120  1.0 0x000000dc             ra <= 000000e0
    2121  1.0 0x000017ac               
    2122  1.0 0x000017b0               
    2123  1.0 0x000017b4               
    2124  1.0 0x000017b8               
    2125  1.0 0x000000e0               
    2126  1.0 0x000000d0             a0 <= 000000cc
    2127  1.0 0x000000d4             a1 <= 00000000
    2128  1.0 0x000000d8             fp <= 000000cd
    2129  1.0 0x000000dc             ra <= 000000e0
    2130  1.0 0x000017ac               
    2131  1.0 0x000017b0               
    2132  1.0 0x000017b4               
    2133  1.0 0x000017b8               
    2134  1.0 0x000000e0               
    2135  1.0 0x000000d0             a0 <= 000000cd
    2136  1.0 0x000000d4             a1 <= 00000000
    2137  1.0 0x000000d8             fp <= 000000ce
    2138  1.0 0x000000dc             ra <= 000000e0
    2139  1.0 0x000017ac               
    2140  1.0 0x000017b0               
    2141  1.0 0x000017b4               
    2142  1.0 0x000017b8               
    2143  1.0 0x000000e0               
    2144  1.0 0x000000d0             a0 <= 000000ce
    2145  1.0 0x000000d4             a1 <= 00000000
    2146  1.0 0x000000d8             fp <= 000000cf
    2147  1.0 0x000000dc             ra <= 000000e0
    2148  1.0 0x000017ac               
    2149  1.0 0x000017b0               
    2150  1.0 0x000017b4               
    2151  1.0 0x000017b8               
    2152  1.0 0x000000e0               
    2153  1.0 0x000000d0             a0 <= 000000cf
    2154  1.0 0x000000d4             a1 <= 00000000
    2155  1.0 0x000000d8             fp <= 000000d0
    2156  1.0 0x000000dc             ra <= 000000e0
    2157  1.0 0x000017ac               
    2158  1.0 0x000017b0               
    2159  1.0 0x000017b4               
    2160  1.0 0x000017b8               
    2161  1.0 0x000000e0               
    2162  1.0 0x000000d0             a0 <= 000000d0
    2163  1.0 0x000000d4             a1 <= 00000000
    2164  1.0 0x000000d8             fp <= 000000d1
    2165  1.0 0x000000dc             ra <= 000000e0
    2166  1.0 0x000017ac               
    2167  1.0 0x000017b0               
    2168  1.0 0x000017b4               
    2169  1.0 0x000017b8               
    2170  1.0 0x000000e0               
    2171  1.0 0x000000d0             a0 <= 000000d1
    2172  1.0 0x000000d4             a1 <= 00000000
    2173  1.0 0x000000d8             fp <= 000000d2
    2174  1.0 0x000000dc             ra <= 000000e0
    2175  1.0 0x000017ac               
    2176  1.0 0x000017b0               
    2177  1.0 0x000017b4               
    2178  1.0 0x000017b8               
    2179  1.0 0x000000e0               
    2180  1.0 0x000000d0             a0 <= 000000d2
    2181  1.0 0x000000d4             a1 <= 00000000
    2182  1.0 0x000000d8             fp <= 000000d3
    2183  1.0 0x000000dc             ra <= 000000e0
    2184  1.0 0x000017ac               
    2185  1.0 0x000017b0               
    2186  1.0 0x000017b4               
    2187  1.0 0x000017b8               
    2188  1.0 0x000000e0               
    2189  1.0 0x000000d0             a0 <= 000000d3
    2190  1.0 0x000000d4             a1 <= 00000000
    2191  1.0 0x000000d8             fp <= 000000d4
    2192  1.0 0x000000dc             ra <= 000000e0
    2193  1.0 0x000017ac               
    2194  1.0 0x000017b0               
    2195  1.0 0x000017b4               
    2196  1.0 0x000017b8               
    2197  1.0 0x000000e0               
    2198  1.0 0x000000d0             a0 <= 000000d4
    2199  1.0 0x000000d4             a1 <= 00000000
    2200  1.0 0x000000d8             fp <= 000000d5
    2201  1.0 0x000000dc             ra <= 000000e0
    2202  1.0 0x000017ac               
    2203  1.0 0x000017b0               
    2204  1.0 0x000017b4               
    2205  1.0 0x000017b8               
    2206  1.0 0x000000e0               
    2207  1.0 0x000000d0             a0 <= 000000d5
    2208  1.0 0x000000d4             a1 <= 00000000
    2209  1.0 0x000000d8             fp <= 000000d6
    2210  1.0 0x000000dc             ra <= 000000e0
    2211  1.0 0x000017ac               
    2212  1.0 0x000017b0               
    2213  1.0 0x000017b4               
    2214  1.0 0x000017b8               
    2215  1.0 0x000000e0               
    2216  1.0 0x000000d0             a0 <= 000000d6
    2217  1.0 0x000000d4             a1 <= 00000000
    2218  1.0 0x000000d8             fp <= 000000d7
    2219  1.0 0x000000dc             ra <= 000000e0
    2220  1.0 0x000017ac               
    2221  1.0 0x000017b0               
    2222  1.0 0x000017b4               
    2223  1.0 0x000017b8               
    2224  1.0 0x000000e0               
    2225  1.0 0x000000d0             a0 <= 000000d7
    2226  1.0 0x000000d4             a1 <= 00000000
    2227  1.0 0x000000d8             fp <= 000000d8
    2228  1.0 0x000000dc             ra <= 000000e0
    2229  1.0 0x000017ac               
    2230  1.0 0x000017b0               
    2231  1.0 0x000017b4               
    2232  1.0 0x000017b8               
    2233  1.0 0x000000e0               
    2234  1.0 0x000000d0             a0 <= 000000d8
    2235  1.0 0x000000d4             a1 <= 00000000
    2236  1.0 0x000000d8             fp <= 000000d9
    2237  1.0 0x000000dc             ra <= 000000e0
    2238  1.0 0x000017ac               
    2239  1.0 0x000017b0               
    2240  1.0 0x000017b4               
    2241  1.0 0x000017b8               
    2242  1.0 0x000000e0               
    2243  1.0 0x000000d0             a0 <= 000000d9
    2244  1.0 0x000000d4             a1 <= 00000000
    2245  1.0 0x000000d8             fp <= 000000da
    2246  1.0 0x000000dc             ra <= 000000e0
    2247  1.0 0x000017ac               
    2248  1.0 0x000017b0               
    2249  1.0 0x000017b4               
    2250  1.0 0x000017b8               
    2251  1.0 0x000000e0               
    2252  1.0 0x000000d0             a0 <= 000000da
    2253  1.0 0x000000d4             a1 <= 00000000
    2254  1.0 0x000000d8             fp <= 000000db
    2255  1.0 0x000000dc             ra <= 000000e0
    2256  1.0 0x000017ac               
    2257  1.0 0x000017b0               
    2258  1.0 0x000017b4               
    2259  1.0 0x000017b8               
    2260  1.0 0x000000e0               
    2261  1.0 0x000000d0             a0 <= 000000db
    2262  1.0 0x000000d4             a1 <= 00000000
    2263  1.0 0x000000d8             fp <= 000000dc
    2264  1.0 0x000000dc             ra <= 000000e0
    2265  1.0 0x000017ac               
    2266  1.0 0x000017b0               
    2267  1.0 0x000017b4               
    2268  1.0 0x000017b8               
    2269  1.0 0x000000e0               
    2270  1.0 0x000000d0             a0 <= 000000dc
    2271  1.0 0x000000d4             a1 <= 00000000
    2272  1.0 0x000000d8             fp <= 000000dd
    2273  1.0 0x000000dc             ra <= 000000e0
    2274  1.0 0x000017ac               
    2275  1.0 0x000017b0               
    2276  1.0 0x000017b4               
    2277  1.0 0x000017b8               
    2278  1.0 0x000000e0               
    2279  1.0 0x000000d0             a0 <= 000000dd
    2280  1.0 0x000000d4             a1 <= 00000000
    2281  1.0 0x000000d8             fp <= 000000de
    2282  1.0 0x000000dc             ra <= 000000e0
    2283  1.0 0x000017ac               
    2284  1.0 0x000017b0               
    2285  1.0 0x000017b4               
    2286  1.0 0x000017b8               
    2287  1.0 0x000000e0               
    2288  1.0 0x000000d0             a0 <= 000000de
    2289  1.0 0x000000d4             a1 <= 00000000
    2290  1.0 0x000000d8             fp <= 000000df
    2291  1.0 0x000000dc             ra <= 000000e0
    2292  1.0 0x000017ac               
    2293  1.0 0x000017b0               
    2294  1.0 0x000017b4               
    2295  1.0 0x000017b8               
    2296  1.0 0x000000e0               
    2297  1.0 0x000000d0             a0 <= 000000df
    2298  1.0 0x000000d4             a1 <= 00000000
    2299  1.0 0x000000d8             fp <= 000000e0
    2300  1.0 0x000000dc             ra <= 000000e0
    2301  1.0 0x000017ac               
    2302  1.0 0x000017b0               
    2303  1.0 0x000017b4               
    2304  1.0 0x000017b8               
    2305  1.0 0x000000e0               
    2306  1.0 0x000000d0             a0 <= 000000e0
    2307  1.0 0x000000d4             a1 <= 00000000
    2308  1.0 0x000000d8             fp <= 000000e1
    2309  1.0 0x000000dc             ra <= 000000e0
    2310  1.0 0x000017ac               
    2311  1.0 0x000017b0               
    2312  1.0 0x000017b4               
    2313  1.0 0x000017b8               
    2314  1.0 0x000000e0               
    2315  1.0 0x000000d0             a0 <= 000000e1
    2316  1.0 0x000000d4             a1 <= 00000000
    2317  1.0 0x000000d8             fp <= 000000e2
    2318  1.0 0x000000dc             ra <= 000000e0
    2319  1.0 0x000017ac               
    2320  1.0 0x000017b0               
    2321  1.0 0x000017b4               
    2322  1.0 0x000017b8               
    2323  1.0 0x000000e0               
    2324  1.0 0x000000d0             a0 <= 000000e2
    2325  1.0 0x000000d4             a1 <= 00000000
    2326  1.0 0x000000d8             fp <= 000000e3
    2327  1.0 0x000000dc             ra <= 000000e0
    2328  1.0 0x000017ac               
    2329  1.0 0x000017b0               
    2330  1.0 0x000017b4               
    2331  1.0 0x000017b8               
    2332  1.0 0x000000e0               
    2333  1.0 0x000000d0             a0 <= 000000e3
    2334  1.0 0x000000d4             a1 <= 00000000
    2335  1.0 0x000000d8             fp <= 000000e4
    2336  1.0 0x000000dc             ra <= 000000e0
    2337  1.0 0x000017ac               
    2338  1.0 0x000017b0               
    2339  1.0 0x000017b4               
    2340  1.0 0x000017b8               
    2341  1.0 0x000000e0               
    2342  1.0 0x000000d0             a0 <= 000000e4
    2343  1.0 0x000000d4             a1 <= 00000000
    2344  1.0 0x000000d8             fp <= 000000e5
    2345  1.0 0x000000dc             ra <= 000000e0
    2346  1.0 0x000017ac               
    2347  1.0 0x000017b0               
    2348  1.0 0x000017b4               
    2349  1.0 0x000017b8               
    2350  1.0 0x000000e0               
    2351  1.0 0x000000d0             a0 <= 000000e5
    2352  1.0 0x000000d4             a1 <= 00000000
    2353  1.0 0x000000d8             fp <= 000000e6
    2354  1.0 0x000000dc             ra <= 000000e0
    2355  1.0 0x000017ac               
    2356  1.0 0x000017b0               
    2357  1.0 0x000017b4               
    2358  1.0 0x000017b8               
    2359  1.0 0x000000e0               
    2360  1.0 0x000000d0             a0 <= 000000e6
    2361  1.0 0x000000d4             a1 <= 00000000
    2362  1.0 0x000000d8             fp <= 000000e7
    2363  1.0 0x000000dc             ra <= 000000e0
    2364  1.0 0x000017ac               
    2365  1.0 0x000017b0               
    2366  1.0 0x000017b4               
    2367  1.0 0x000017b8               
    2368  1.0 0x000000e0               
    2369  1.0 0x000000d0             a0 <= 000000e7
    2370  1.0 0x000000d4             a1 <= 00000000
    2371  1.0 0x000000d8             fp <= 000000e8
    2372  1.0 0x000000dc             ra <= 000000e0
    2373  1.0 0x000017ac               
    2374  1.0 0x000017b0               
    2375  1.0 0x000017b4               
    2376  1.0 0x000017b8               
    2377  1.0 0x000000e0               
    2378  1.0 0x000000d0             a0 <= 000000e8
    2379  1.0 0x000000d4             a1 <= 00000000
    2380  1.0 0x000000d8             fp <= 000000e9
    2381  1.0 0x000000dc             ra <= 000000e0
    2382  1.0 0x000017ac               
    2383  1.0 0x000017b0               
    2384  1.0 0x000017b4               
    2385  1.0 0x000017b8               
    2386  1.0 0x000000e0               
    2387  1.0 0x000000d0             a0 <= 000000e9
    2388  1.0 0x000000d4             a1 <= 00000000
    2389  1.0 0x000000d8             fp <= 000000ea
    2390  1.0 0x000000dc             ra <= 000000e0
    2391  1.0 0x000017ac               
    2392  1.0 0x000017b0               
    2393  1.0 0x000017b4               
    2394  1.0 0x000017b8               
    2395  1.0 0x000000e0               
    2396  1.0 0x000000d0             a0 <= 000000ea
    2397  1.0 0x000000d4             a1 <= 00000000
    2398  1.0 0x000000d8             fp <= 000000eb
    2399  1.0 0x000000dc             ra <= 000000e0
    2400  1.0 0x000017ac               
    2401  1.0 0x000017b0               
    2402  1.0 0x000017b4               
    2403  1.0 0x000017b8               
    2404  1.0 0x000000e0               
    2405  1.0 0x000000d0             a0 <= 000000eb
    2406  1.0 0x000000d4             a1 <= 00000000
    2407  1.0 0x000000d8             fp <= 000000ec
    2408  1.0 0x000000dc             ra <= 000000e0
    2409  1.0 0x000017ac               
    2410  1.0 0x000017b0               
    2411  1.0 0x000017b4               
    2412  1.0 0x000017b8               
    2413  1.0 0x000000e0               
    2414  1.0 0x000000d0             a0 <= 000000ec
    2415  1.0 0x000000d4             a1 <= 00000000
    2416  1.0 0x000000d8             fp <= 000000ed
    2417  1.0 0x000000dc             ra <= 000000e0
    2418  1.0 0x000017ac               
    2419  1.0 0x000017b0               
    2420  1.0 0x000017b4               
    2421  1.0 0x000017b8               
    2422  1.0 0x000000e0               
    2423  1.0 0x000000d0             a0 <= 000000ed
    2424  1.0 0x000000d4             a1 <= 00000000
    2425  1.0 0x000000d8             fp <= 000000ee
    2426  1.0 0x000000dc             ra <= 000000e0
    2427  1.0 0x000017ac               
    2428  1.0 0x000017b0               
    2429  1.0 0x000017b4               
    2430  1.0 0x000017b8               
    2431  1.0 0x000000e0               
    2432  1.0 0x000000d0             a0 <= 000000ee
    2433  1.0 0x000000d4             a1 <= 00000000
    2434  1.0 0x000000d8             fp <= 000000ef
    2435  1.0 0x000000dc             ra <= 000000e0
    2436  1.0 0x000017ac               
    2437  1.0 0x000017b0               
    2438  1.0 0x000017b4               
    2439  1.0 0x000017b8               
    2440  1.0 0x000000e0               
    2441  1.0 0x000000d0             a0 <= 000000ef
    2442  1.0 0x000000d4             a1 <= 00000000
    2443  1.0 0x000000d8             fp <= 000000f0
    2444  1.0 0x000000dc             ra <= 000000e0
    2445  1.0 0x000017ac               
    2446  1.0 0x000017b0               
    2447  1.0 0x000017b4               
    2448  1.0 0x000017b8               
    2449  1.0 0x000000e0               
    2450  1.0 0x000000d0             a0 <= 000000f0
    2451  1.0 0x000000d4             a1 <= 00000000
    2452  1.0 0x000000d8             fp <= 000000f1
    2453  1.0 0x000000dc             ra <= 000000e0
    2454  1.0 0x000017ac               
    2455  1.0 0x000017b0               
    2456  1.0 0x000017b4               
    2457  1.0 0x000017b8               
    2458  1.0 0x000000e0               
    2459  1.0 0x000000d0             a0 <= 000000f1
    2460  1.0 0x000000d4             a1 <= 00000000
    2461  1.0 0x000000d8             fp <= 000000f2
    2462  1.0 0x000000dc             ra <= 000000e0
    2463  1.0 0x000017ac               
    2464  1.0 0x000017b0               
    2465  1.0 0x000017b4               
    2466  1.0 0x000017b8               
    2467  1.0 0x000000e0               
    2468  1.0 0x000000d0             a0 <= 000000f2
    2469  1.0 0x000000d4             a1 <= 00000000
    2470  1.0 0x000000d8             fp <= 000000f3
    2471  1.0 0x000000dc             ra <= 000000e0
    2472  1.0 0x000017ac               
    2473  1.0 0x000017b0               
    2474  1.0 0x000017b4               
    2475  1.0 0x000017b8               
    2476  1.0 0x000000e0               
    2477  1.0 0x000000d0             a0 <= 000000f3
    2478  1.0 0x000000d4             a1 <= 00000000
    2479  1.0 0x000000d8             fp <= 000000f4
    2480  1.0 0x000000dc             ra <= 000000e0
    2481  1.0 0x000017ac               
    2482  1.0 0x000017b0               
    2483  1.0 0x000017b4               
    2484  1.0 0x000017b8               
    2485  1.0 0x000000e0               
    2486  1.0 0x000000d0             a0 <= 000000f4
    2487  1.0 0x000000d4             a1 <= 00000000
    2488  1.0 0x000000d8             fp <= 000000f5
    2489  1.0 0x000000dc             ra <= 000000e0
    2490  1.0 0x000017ac               
    2491  1.0 0x000017b0               
    2492  1.0 0x000017b4               
    2493  1.0 0x000017b8               
    2494  1.0 0x000000e0               
    2495  1.0 0x000000d0             a0 <= 000000f5
    2496  1.0 0x000000d4             a1 <= 00000000
    2497  1.0 0x000000d8             fp <= 000000f6
    2498  1.0 0x000000dc             ra <= 000000e0
    2499  1.0 0x000017ac               
    2500  1.0 0x000017b0               
    2501  1.0 0x000017b4               
    2502  1.0 0x000017b8               
    2503  1.0 0x000000e0               
    2504  1.0 0x000000d0             a0 <= 000000f6
    2505  1.0 0x000000d4             a1 <= 00000000
    2506  1.0 0x000000d8             fp <= 000000f7
    2507  1.0 0x000000dc             ra <= 000000e0
    2508  1.0 0x000017ac               
    2509  1.0 0x000017b0               
    2510  1.0 0x000017b4               
    2511  1.0 0x000017b8               
    2512  1.0 0x000000e0               
    2513  1.0 0x000000d0             a0 <= 000000f7
    2514  1.0 0x000000d4             a1 <= 00000000
    2515  1.0 0x000000d8             fp <= 000000f8
    2516  1.0 0x000000dc             ra <= 000000e0
    2517  1.0 0x000017ac               
    2518  1.0 0x000017b0               
    2519  1.0 0x000017b4               
    2520  1.0 0x000017b8               
    2521  1.0 0x000000e0               
    2522  1.0 0x000000d0             a0 <= 000000f8
    2523  1.0 0x000000d4             a1 <= 00000000
    2524  1.0 0x000000d8             fp <= 000000f9
    2525  1.0 0x000000dc             ra <= 000000e0
    2526  1.0 0x000017ac               
    2527  1.0 0x000017b0               
    2528  1.0 0x000017b4               
    2529  1.0 0x000017b8               
    2530  1.0 0x000000e0               
    2531  1.0 0x000000d0             a0 <= 000000f9
    2532  1.0 0x000000d4             a1 <= 00000000
    2533  1.0 0x000000d8             fp <= 000000fa
    2534  1.0 0x000000dc             ra <= 000000e0
    2535  1.0 0x000017ac               
    2536  1.0 0x000017b0               
    2537  1.0 0x000017b4               
    2538  1.0 0x000017b8               
    2539  1.0 0x000000e0               
    2540  1.0 0x000000d0             a0 <= 000000fa
    2541  1.0 0x000000d4             a1 <= 00000000
    2542  1.0 0x000000d8             fp <= 000000fb
    2543  1.0 0x000000dc             ra <= 000000e0
    2544  1.0 0x000017ac               
    2545  1.0 0x000017b0               
    2546  1.0 0x000017b4               
    2547  1.0 0x000017b8               
    2548  1.0 0x000000e0               
    2549  1.0 0x000000d0             a0 <= 000000fb
    2550  1.0 0x000000d4             a1 <= 00000000
    2551  1.0 0x000000d8             fp <= 000000fc
    2552  1.0 0x000000dc             ra <= 000000e0
    2553  1.0 0x000017ac               
    2554  1.0 0x000017b0               
    2555  1.0 0x000017b4               
    2556  1.0 0x000017b8               
    2557  1.0 0x000000e0               
    2558  1.0 0x000000d0             a0 <= 000000fc
    2559  1.0 0x000000d4             a1 <= 00000000
    2560  1.0 0x000000d8             fp <= 000000fd
    2561  1.0 0x000000dc             ra <= 000000e0
    2562  1.0 0x000017ac               
    2563  1.0 0x000017b0               
    2564  1.0 0x000017b4               
    2565  1.0 0x000017b8               
    2566  1.0 0x000000e0               
    2567  1.0 0x000000d0             a0 <= 000000fd
    2568  1.0 0x000000d4             a1 <= 00000000
    2569  1.0 0x000000d8             fp <= 000000fe
    2570  1.0 0x000000dc             ra <= 000000e0
    2571  1.0 0x000017ac               
    2572  1.0 0x000017b0               
    2573  1.0 0x000017b4               
    2574  1.0 0x000017b8               
    2575  1.0 0x000000e0               
    2576  1.0 0x000000d0             a0 <= 000000fe
    2577  1.0 0x000000d4             a1 <= 00000000
    2578  1.0 0x000000d8             fp <= 000000ff
    2579  1.0 0x000000dc             ra <= 000000e0
    2580  1.0 0x000017ac               
    2581  1.0 0x000017b0               
    2582  1.0 0x000017b4               
    2583  1.0 0x000017b8               
    2584  1.0 0x000000e0               
    2585  1.0 0x000000d0             a0 <= 000000ff
    2586  1.0 0x000000d4             a1 <= 00000000
    2587  1.0 0x000000d8             fp <= 00000100
    2588  1.0 0x000000dc             ra <= 000000e0
    2589  1.0 0x000017ac               
    2590  1.0 0x000017b0               
    2591  1.0 0x000017b4               
    2592  1.0 0x000017b8               
    2593  1.0 0x000000e0               
    2594  1.0 0x000000d0             a0 <= 00000100
    2595  1.0 0x000000d4             a1 <= 00000000
    2596  1.0 0x000000d8             fp <= 00000101
    2597  1.0 0x000000dc             ra <= 000000e0
    2598  1.0 0x000017ac               
    2599  1.0 0x000017b0               
    2600  1.0 0x000017b4               
    2601  1.0 0x000017b8               
    2602  1.0 0x000000e0               
    2603  1.0 0x000000d0             a0 <= 00000101
    2604  1.0 0x000000d4             a1 <= 00000000
    2605  1.0 0x000000d8             fp <= 00000102
    2606  1.0 0x000000dc             ra <= 000000e0
    2607  1.0 0x000017ac               
    2608  1.0 0x000017b0               
    2609  1.0 0x000017b4               
    2610  1.0 0x000017b8               
    2611  1.0 0x000000e0               
    2612  1.0 0x000000d0             a0 <= 00000102
    2613  1.0 0x000000d4             a1 <= 00000000
    2614  1.0 0x000000d8             fp <= 00000103
    2615  1.0 0x000000dc             ra <= 000000e0
    2616  1.0 0x000017ac               
    2617  1.0 0x000017b0               
    2618  1.0 0x000017b4               
    2619  1.0 0x000017b8               
    2620  1.0 0x000000e0               
    2621  1.0 0x000000d0             a0 <= 00000103
    2622  1.0 0x000000d4             a1 <= 00000000
    2623  1.0 0x000000d8             fp <= 00000104
    2624  1.0 0x000000dc             ra <= 000000e0
    2625  1.0 0x000017ac               
    2626  1.0 0x000017b0               
    2627  1.0 0x000017b4               
    2628  1.0 0x000017b8               
    2629  1.0 0x000000e0               
    2630  1.0 0x000000d0             a0 <= 00000104
    2631  1.0 0x000000d4             a1 <= 00000000
    2632  1.0 0x000000d8             fp <= 00000105
    2633  1.0 0x000000dc             ra <= 000000e0
    2634  1.0 0x000017ac               
    2635  1.0 0x000017b0               
    2636  1.0 0x000017b4               
    2637  1.0 0x000017b8               
    2638  1.0 0x000000e0               
    2639  1.0 0x000000d0             a0 <= 00000105
    2640  1.0 0x000000d4             a1 <= 00000000
    2641  1.0 0x000000d8             fp <= 00000106
    2642  1.0 0x000000dc             ra <= 000000e0
    2643  1.0 0x000017ac               
    2644  1.0 0x000017b0               
    2645  1.0 0x000017b4               
    2646  1.0 0x000017b8               
    2647  1.0 0x000000e0               
    2648  1.0 0x000000d0             a0 <= 00000106
    2649  1.0 0x000000d4             a1 <= 00000000
    2650  1.0 0x000000d8             fp <= 00000107
    2651  1.0 0x000000dc             ra <= 000000e0
    2652  1.0 0x000017ac               
    2653  1.0 0x000017b0               
    2654  1.0 0x000017b4               
    2655  1.0 0x000017b8               
    2656  1.0 0x000000e0               
    2657  1.0 0x000000d0             a0 <= 00000107
    2658  1.0 0x000000d4             a1 <= 00000000
    2659  1.0 0x000000d8             fp <= 00000108
    2660  1.0 0x000000dc             ra <= 000000e0
    2661  1.0 0x000017ac               
    2662  1.0 0x000017b0               
    2663  1.0 0x000017b4               
    2664  1.0 0x000017b8               
    2665  1.0 0x000000e0               
    2666  1.0 0x000000d0             a0 <= 00000108
    2667  1.0 0x000000d4             a1 <= 00000000
    2668  1.0 0x000000d8             fp <= 00000109
    2669  1.0 0x000000dc             ra <= 000000e0
    2670  1.0 0x000017ac               
    2671  1.0 0x000017b0               
    2672  1.0 0x000017b4               
    2673  1.0 0x000017b8               
    2674  1.0 0x000000e0               
    2675  1.0 0x000000d0             a0 <= 00000109
    2676  1.0 0x000000d4             a1 <= 00000000
    2677  1.0 0x000000d8             fp <= 0000010a
    2678  1.0 0x000000dc             ra <= 000000e0
    2679  1.0 0x000017ac               
    2680  1.0 0x000017b0               
    2681  1.0 0x000017b4               
    2682  1.0 0x000017b8               
    2683  1.0 0x000000e0               
    2684  1.0 0x000000d0             a0 <= 0000010a
    2685  1.0 0x000000d4             a1 <= 00000000
    2686  1.0 0x000000d8             fp <= 0000010b
    2687  1.0 0x000000dc             ra <= 000000e0
    2688  1.0 0x000017ac               
    2689  1.0 0x000017b0               
    2690  1.0 0x000017b4               
    2691  1.0 0x000017b8               
    2692  1.0 0x000000e0               
    2693  1.0 0x000000d0             a0 <= 0000010b
    2694  1.0 0x000000d4             a1 <= 00000000
    2695  1.0 0x000000d8             fp <= 0000010c
    2696  1.0 0x000000dc             ra <= 000000e0
    2697  1.0 0x000017ac               
    2698  1.0 0x000017b0               
    2699  1.0 0x000017b4               
    2700  1.0 0x000017b8               
    2701  1.0 0x000000e0               
    2702  1.0 0x000000d0             a0 <= 0000010c
    2703  1.0 0x000000d4             a1 <= 00000000
    2704  1.0 0x000000d8             fp <= 0000010d
    2705  1.0 0x000000dc             ra <= 000000e0
    2706  1.0 0x000017ac               
    2707  1.0 0x000017b0               
    2708  1.0 0x000017b4               
    2709  1.0 0x000017b8               
    2710  1.0 0x000000e0               
    2711  1.0 0x000000d0             a0 <= 0000010d
    2712  1.0 0x000000d4             a1 <= 00000000
    2713  1.0 0x000000d8             fp <= 0000010e
    2714  1.0 0x000000dc             ra <= 000000e0
    2715  1.0 0x000017ac               
    2716  1.0 0x000017b0               
    2717  1.0 0x000017b4               
    2718  1.0 0x000017b8               
    2719  1.0 0x000000e0               
    2720  1.0 0x000000d0             a0 <= 0000010e
    2721  1.0 0x000000d4             a1 <= 00000000
    2722  1.0 0x000000d8             fp <= 0000010f
    2723  1.0 0x000000dc             ra <= 000000e0
    2724  1.0 0x000017ac               
    2725  1.0 0x000017b0               
    2726  1.0 0x000017b4               
    2727  1.0 0x000017b8               
    2728  1.0 0x000000e0               
    2729  1.0 0x000000d0             a0 <= 0000010f
    2730  1.0 0x000000d4             a1 <= 00000000
    2731  1.0 0x000000d8             fp <= 00000110
    2732  1.0 0x000000dc             ra <= 000000e0
    2733  1.0 0x000017ac               
    2734  1.0 0x000017b0               
    2735  1.0 0x000017b4               
    2736  1.0 0x000017b8               
    2737  1.0 0x000000e0               
    2738  1.0 0x000000d0             a0 <= 00000110
    2739  1.0 0x000000d4             a1 <= 00000000
    2740  1.0 0x000000d8             fp <= 00000111
    2741  1.0 0x000000dc             ra <= 000000e0
    2742  1.0 0x000017ac               
    2743  1.0 0x000017b0               
    2744  1.0 0x000017b4               
    2745  1.0 0x000017b8               
    2746  1.0 0x000000e0               
    2747  1.0 0x000000d0             a0 <= 00000111
    2748  1.0 0x000000d4             a1 <= 00000000
    2749  1.0 0x000000d8             fp <= 00000112
    2750  1.0 0x000000dc             ra <= 000000e0
    2751  1.0 0x000017ac               
    2752  1.0 0x000017b0               
    2753  1.0 0x000017b4               
    2754  1.0 0x000017b8               
    2755  1.0 0x000000e0               
    2756  1.0 0x000000d0             a0 <= 00000112
    2757  1.0 0x000000d4             a1 <= 00000000
    2758  1.0 0x000000d8             fp <= 00000113
    2759  1.0 0x000000dc             ra <= 000000e0
    2760  1.0 0x000017ac               
    2761  1.0 0x000017b0               
    2762  1.0 0x000017b4               
    2763  1.0 0x000017b8               
    2764  1.0 0x000000e0               
    2765  1.0 0x000000d0             a0 <= 00000113
    2766  1.0 0x000000d4             a1 <= 00000000
    2767  1.0 0x000000d8             fp <= 00000114
    2768  1.0 0x000000dc             ra <= 000000e0
    2769  1.0 0x000017ac               
    2770  1.0 0x000017b0               
    2771  1.0 0x000017b4               
    2772  1.0 0x000017b8               
    2773  1.0 0x000000e0               
    2774  1.0 0x000000d0             a0 <= 00000114
    2775  1.0 0x000000d4             a1 <= 00000000
    2776  1.0 0x000000d8             fp <= 00000115
    2777  1.0 0x000000dc             ra <= 000000e0
    2778  1.0 0x000017ac               
    2779  1.0 0x000017b0               
    2780  1.0 0x000017b4               
    2781  1.0 0x000017b8               
    2782  1.0 0x000000e0               
    2783  1.0 0x000000d0             a0 <= 00000115
    2784  1.0 0x000000d4             a1 <= 00000000
    2785  1.0 0x000000d8             fp <= 00000116
    2786  1.0 0x000000dc             ra <= 000000e0
    2787  1.0 0x000017ac               
    2788  1.0 0x000017b0               
    2789  1.0 0x000017b4               
    2790  1.0 0x000017b8               
    2791  1.0 0x000000e0               
    2792  1.0 0x000000d0             a0 <= 00000116
    2793  1.0 0x000000d4             a1 <= 00000000
    2794  1.0 0x000000d8             fp <= 00000117
    2795  1.0 0x000000dc             ra <= 000000e0
    2796  1.0 0x000017ac               
    2797  1.0 0x000017b0               
    2798  1.0 0x000017b4               
    2799  1.0 0x000017b8               
    2800  1.0 0x000000e0               
    2801  1.0 0x000000d0             a0 <= 00000117
    2802  1.0 0x000000d4             a1 <= 00000000
    2803  1.0 0x000000d8             fp <= 00000118
    2804  1.0 0x000000dc             ra <= 000000e0
    2805  1.0 0x000017ac               
    2806  1.0 0x000017b0               
    2807  1.0 0x000017b4               
    2808  1.0 0x000017b8               
    2809  1.0 0x000000e0               
    2810  1.0 0x000000d0             a0 <= 00000118
    2811  1.0 0x000000d4             a1 <= 00000000
    2812  1.0 0x000000d8             fp <= 00000119
    2813  1.0 0x000000dc             ra <= 000000e0
    2814  1.0 0x000017ac               
    2815  1.0 0x000017b0               
    2816  1.0 0x000017b4               
    2817  1.0 0x000017b8               
    2818  1.0 0x000000e0               
    2819  1.0 0x000000d0             a0 <= 00000119
    2820  1.0 0x000000d4             a1 <= 00000000
    2821  1.0 0x000000d8             fp <= 0000011a
    2822  1.0 0x000000dc             ra <= 000000e0
    2823  1.0 0x000017ac               
    2824  1.0 0x000017b0               
    2825  1.0 0x000017b4               
    2826  1.0 0x000017b8               
    2827  1.0 0x000000e0               
    2828  1.0 0x000000d0             a0 <= 0000011a
    2829  1.0 0x000000d4             a1 <= 00000000
    2830  1.0 0x000000d8             fp <= 0000011b
    2831  1.0 0x000000dc             ra <= 000000e0
    2832  1.0 0x000017ac               
    2833  1.0 0x000017b0               
    2834  1.0 0x000017b4               
    2835  1.0 0x000017b8               
    2836  1.0 0x000000e0               
    2837  1.0 0x000000d0             a0 <= 0000011b
    2838  1.0 0x000000d4             a1 <= 00000000
    2839  1.0 0x000000d8             fp <= 0000011c
    2840  1.0 0x000000dc             ra <= 000000e0
    2841  1.0 0x000017ac               
    2842  1.0 0x000017b0               
    2843  1.0 0x000017b4               
    2844  1.0 0x000017b8               
    2845  1.0 0x000000e0               
    2846  1.0 0x000000d0             a0 <= 0000011c
    2847  1.0 0x000000d4             a1 <= 00000000
    2848  1.0 0x000000d8             fp <= 0000011d
    2849  1.0 0x000000dc             ra <= 000000e0
    2850  1.0 0x000017ac               
    2851  1.0 0x000017b0               
    2852  1.0 0x000017b4               
    2853  1.0 0x000017b8               
    2854  1.0 0x000000e0               
    2855  1.0 0x000000d0             a0 <= 0000011d
    2856  1.0 0x000000d4             a1 <= 00000000
    2857  1.0 0x000000d8             fp <= 0000011e
    2858  1.0 0x000000dc             ra <= 000000e0
    2859  1.0 0x000017ac               
    2860  1.0 0x000017b0               
    2861  1.0 0x000017b4               
    2862  1.0 0x000017b8               
    2863  1.0 0x000000e0               
    2864  1.0 0x000000d0             a0 <= 0000011e
    2865  1.0 0x000000d4             a1 <= 00000000
    2866  1.0 0x000000d8             fp <= 0000011f
    2867  1.0 0x000000dc             ra <= 000000e0
    2868  1.0 0x000017ac               
    2869  1.0 0x000017b0               
    2870  1.0 0x000017b4               
    2871  1.0 0x000017b8               
    2872  1.0 0x000000e0               
    2873  1.0 0x000000d0             a0 <= 0000011f
    2874  1.0 0x000000d4             a1 <= 00000000
    2875  1.0 0x000000d8             fp <= 00000120
    2876  1.0 0x000000dc             ra <= 000000e0
    2877  1.0 0x000017ac               
    2878  1.0 0x000017b0               
    2879  1.0 0x000017b4               
    2880  1.0 0x000017b8               
    2881  1.0 0x000000e0               
    2882  1.0 0x000000d0             a0 <= 00000120
    2883  1.0 0x000000d4             a1 <= 00000000
    2884  1.0 0x000000d8             fp <= 00000121
    2885  1.0 0x000000dc             ra <= 000000e0
    2886  1.0 0x000017ac               
    2887  1.0 0x000017b0               
    2888  1.0 0x000017b4               
    2889  1.0 0x000017b8               
    2890  1.0 0x000000e0               
    2891  1.0 0x000000d0             a0 <= 00000121
    2892  1.0 0x000000d4             a1 <= 00000000
    2893  1.0 0x000000d8             fp <= 00000122
    2894  1.0 0x000000dc             ra <= 000000e0
    2895  1.0 0x000017ac               
    2896  1.0 0x000017b0               
    2897  1.0 0x000017b4               
    2898  1.0 0x000017b8               
    2899  1.0 0x000000e0               
    2900  1.0 0x000000d0             a0 <= 00000122
    2901  1.0 0x000000d4             a1 <= 00000000
    2902  1.0 0x000000d8             fp <= 00000123
    2903  1.0 0x000000dc             ra <= 000000e0
    2904  1.0 0x000017ac               
    2905  1.0 0x000017b0               
    2906  1.0 0x000017b4               
    2907  1.0 0x000017b8               
    2908  1.0 0x000000e0               
    2909  1.0 0x000000d0             a0 <= 00000123
    2910  1.0 0x000000d4             a1 <= 00000000
    2911  1.0 0x000000d8             fp <= 00000124
    2912  1.0 0x000000dc             ra <= 000000e0
    2913  1.0 0x000017ac               
    2914  1.0 0x000017b0               
    2915  1.0 0x000017b4               
    2916  1.0 0x000017b8               
    2917  1.0 0x000000e0               
    2918  1.0 0x000000d0             a0 <= 00000124
    2919  1.0 0x000000d4             a1 <= 00000000
    2920  1.0 0x000000d8             fp <= 00000125
    2921  1.0 0x000000dc             ra <= 000000e0
    2922  1.0 0x000017ac               
    2923  1.0 0x000017b0               
    2924  1.0 0x000017b4               
    2925  1.0 0x000017b8               
    2926  1.0 0x000000e0               
    2927  1.0 0x000000d0             a0 <= 00000125
    2928  1.0 0x000000d4             a1 <= 00000000
    2929  1.0 0x000000d8             fp <= 00000126
    2930  1.0 0x000000dc             ra <= 000000e0
    2931  1.0 0x000017ac               
    2932  1.0 0x000017b0               
    2933  1.0 0x000017b4               
    2934  1.0 0x000017b8               
    2935  1.0 0x000000e0               
    2936  1.0 0x000000d0             a0 <= 00000126
    2937  1.0 0x000000d4             a1 <= 00000000
    2938  1.0 0x000000d8             fp <= 00000127
    2939  1.0 0x000000dc             ra <= 000000e0
    2940  1.0 0x000017ac               
    2941  1.0 0x000017b0               
    2942  1.0 0x000017b4               
    2943  1.0 0x000017b8               
    2944  1.0 0x000000e0               
    2945  1.0 0x000000d0             a0 <= 00000127
    2946  1.0 0x000000d4             a1 <= 00000000
    2947  1.0 0x000000d8             fp <= 00000128
    2948  1.0 0x000000dc             ra <= 000000e0
    2949  1.0 0x000017ac               
    2950  1.0 0x000017b0               
    2951  1.0 0x000017b4               
    2952  1.0 0x000017b8               
    2953  1.0 0x000000e0               
    2954  1.0 0x000000d0             a0 <= 00000128
    2955  1.0 0x000000d4             a1 <= 00000000
    2956  1.0 0x000000d8             fp <= 00000129
    2957  1.0 0x000000dc             ra <= 000000e0
    2958  1.0 0x000017ac               
    2959  1.0 0x000017b0               
    2960  1.0 0x000017b4               
    2961  1.0 0x000017b8               
    2962  1.0 0x000000e0               
    2963  1.0 0x000000d0             a0 <= 00000129
    2964  1.0 0x000000d4             a1 <= 00000000
    2965  1.0 0x000000d8             fp <= 0000012a
    2966  1.0 0x000000dc             ra <= 000000e0
    2967  1.0 0x000017ac               
    2968  1.0 0x000017b0               
    2969  1.0 0x000017b4               
    2970  1.0 0x000017b8               
    2971  1.0 0x000000e0               
    2972  1.0 0x000000d0             a0 <= 0000012a
    2973  1.0 0x000000d4             a1 <= 00000000
    2974  1.0 0x000000d8             fp <= 0000012b
    2975  1.0 0x000000dc             ra <= 000000e0
    2976  1.0 0x000017ac               
    2977  1.0 0x000017b0               
    2978  1.0 0x000017b4               
    2979  1.0 0x000017b8               
    2980  1.0 0x000000e0               
    2981  1.0 0x000000d0             a0 <= 0000012b
    2982  1.0 0x000000d4             a1 <= 00000000
    2983  1.0 0x000000d8             fp <= 0000012c
    2984  1.0 0x000000dc             ra <= 000000e0
    2985  1.0 0x000017ac               
    2986  1.0 0x000017b0               
    2987  1.0 0x000017b4               
    2988  1.0 0x000017b8               
    2989  1.0 0x000000e0               
    2990  1.0 0x000000d0             a0 <= 0000012c
    2991  1.0 0x000000d4             a1 <= 00000000
    2992  1.0 0x000000d8             fp <= 0000012d
    2993  1.0 0x000000dc             ra <= 000000e0
    2994  1.0 0x000017ac               
    2995  1.0 0x000017b0               
    2996  1.0 0x000017b4               
    2997  1.0 0x000017b8               
    2998  1.0 0x000000e0               
    2999  1.0 0x000000d0             a0 <= 0000012d
    3000  1.0 0x000000d4             a1 <= 00000000
    3001  1.0 0x000000d8             fp <= 0000012e
    3002  1.0 0x000000dc             ra <= 000000e0
    3003  1.0 0x000017ac               
    3004  1.0 0x000017b0               
    3005  1.0 0x000017b4               
    3006  1.0 0x000017b8               
    3007  1.0 0x000000e0               
    3008  1.0 0x000000d0             a0 <= 0000012e
    3009  1.0 0x000000d4             a1 <= 00000000
    3010  1.0 0x000000d8             fp <= 0000012f
    3011  1.0 0x000000dc             ra <= 000000e0
    3012  1.0 0x000017ac               
    3013  1.0 0x000017b0               
    3014  1.0 0x000017b4               
    3015  1.0 0x000017b8               
    3016  1.0 0x000000e0               
    3017  1.0 0x000000d0             a0 <= 0000012f
    3018  1.0 0x000000d4             a1 <= 00000000
    3019  1.0 0x000000d8             fp <= 00000130
    3020  1.0 0x000000dc             ra <= 000000e0
    3021  1.0 0x000017ac               
    3022  1.0 0x000017b0               
    3023  1.0 0x000017b4               
    3024  1.0 0x000017b8               
    3025  1.0 0x000000e0               
    3026  1.0 0x000000d0             a0 <= 00000130
    3027  1.0 0x000000d4             a1 <= 00000000
    3028  1.0 0x000000d8             fp <= 00000131
    3029  1.0 0x000000dc             ra <= 000000e0
    3030  1.0 0x000017ac               
    3031  1.0 0x000017b0               
    3032  1.0 0x000017b4               
    3033  1.0 0x000017b8               
    3034  1.0 0x000000e0               
    3035  1.0 0x000000d0             a0 <= 00000131
    3036  1.0 0x000000d4             a1 <= 00000000
    3037  1.0 0x000000d8             fp <= 00000132
    3038  1.0 0x000000dc             ra <= 000000e0
    3039  1.0 0x000017ac               
    3040  1.0 0x000017b0               
    3041  1.0 0x000017b4               
    3042  1.0 0x000017b8               
    3043  1.0 0x000000e0               
    3044  1.0 0x000000d0             a0 <= 00000132
    3045  1.0 0x000000d4             a1 <= 00000000
    3046  1.0 0x000000d8             fp <= 00000133
    3047  1.0 0x000000dc             ra <= 000000e0
    3048  1.0 0x000017ac               
    3049  1.0 0x000017b0               
    3050  1.0 0x000017b4               
    3051  1.0 0x000017b8               
    3052  1.0 0x000000e0               
    3053  1.0 0x000000d0             a0 <= 00000133
    3054  1.0 0x000000d4             a1 <= 00000000
    3055  1.0 0x000000d8             fp <= 00000134
    3056  1.0 0x000000dc             ra <= 000000e0
    3057  1.0 0x000017ac               
    3058  1.0 0x000017b0               
    3059  1.0 0x000017b4               
    3060  1.0 0x000017b8               
    3061  1.0 0x000000e0               
    3062  1.0 0x000000d0             a0 <= 00000134
    3063  1.0 0x000000d4             a1 <= 00000000
    3064  1.0 0x000000d8             fp <= 00000135
    3065  1.0 0x000000dc             ra <= 000000e0
    3066  1.0 0x000017ac               
    3067  1.0 0x000017b0               
    3068  1.0 0x000017b4               
    3069  1.0 0x000017b8               
    3070  1.0 0x000000e0               
    3071  1.0 0x000000d0             a0 <= 00000135
    3072  1.0 0x000000d4             a1 <= 00000000
    3073  1.0 0x000000d8             fp <= 00000136
    3074  1.0 0x000000dc             ra <= 000000e0
    3075  1.0 0x000017ac               
    3076  1.0 0x000017b0               
    3077  1.0 0x000017b4               
    3078  1.0 0x000017b8               
    3079  1.0 0x000000e0               
    3080  1.0 0x000000d0             a0 <= 00000136
    3081  1.0 0x000000d4             a1 <= 00000000
    3082  1.0 0x000000d8             fp <= 00000137
    3083  1.0 0x000000dc             ra <= 000000e0
    3084  1.0 0x000017ac               
    3085  1.0 0x000017b0               
    3086  1.0 0x000017b4               
    3087  1.0 0x000017b8               
    3088  1.0 0x000000e0               
    3089  1.0 0x000000d0             a0 <= 00000137
    3090  1.0 0x000000d4             a1 <= 00000000
    3091  1.0 0x000000d8             fp <= 00000138
    3092  1.0 0x000000dc             ra <= 000000e0
    3093  1.0 0x000017ac               
    3094  1.0 0x000017b0               
    3095  1.0 0x000017b4               
    3096  1.0 0x000017b8               
    3097  1.0 0x000000e0               
    3098  1.0 0x000000d0             a0 <= 00000138
    3099  1.0 0x000000d4             a1 <= 00000000
    3100  1.0 0x000000d8             fp <= 00000139
    3101  1.0 0x000000dc             ra <= 000000e0
    3102  1.0 0x000017ac               
    3103  1.0 0x000017b0               
    3104  1.0 0x000017b4               
    3105  1.0 0x000017b8               
    3106  1.0 0x000000e0               
    3107  1.0 0x000000d0             a0 <= 00000139
    3108  1.0 0x000000d4             a1 <= 00000000
    3109  1.0 0x000000d8             fp <= 0000013a
    3110  1.0 0x000000dc             ra <= 000000e0
    3111  1.0 0x000017ac               
    3112  1.0 0x000017b0               
    3113  1.0 0x000017b4               
    3114  1.0 0x000017b8               
    3115  1.0 0x000000e0               
    3116  1.0 0x000000d0             a0 <= 0000013a
    3117  1.0 0x000000d4             a1 <= 00000000
    3118  1.0 0x000000d8             fp <= 0000013b
    3119  1.0 0x000000dc             ra <= 000000e0
    3120  1.0 0x000017ac               
    3121  1.0 0x000017b0               
    3122  1.0 0x000017b4               
    3123  1.0 0x000017b8               
    3124  1.0 0x000000e0               
    3125  1.0 0x000000d0             a0 <= 0000013b
    3126  1.0 0x000000d4             a1 <= 00000000
    3127  1.0 0x000000d8             fp <= 0000013c
    3128  1.0 0x000000dc             ra <= 000000e0
    3129  1.0 0x000017ac               
    3130  1.0 0x000017b0               
    3131  1.0 0x000017b4               
    3132  1.0 0x000017b8               
    3133  1.0 0x000000e0               
    3134  1.0 0x000000d0             a0 <= 0000013c
    3135  1.0 0x000000d4             a1 <= 00000000
    3136  1.0 0x000000d8             fp <= 0000013d
    3137  1.0 0x000000dc             ra <= 000000e0
    3138  1.0 0x000017ac               
    3139  1.0 0x000017b0               
    3140  1.0 0x000017b4               
    3141  1.0 0x000017b8               
    3142  1.0 0x000000e0               
    3143  1.0 0x000000d0             a0 <= 0000013d
    3144  1.0 0x000000d4             a1 <= 00000000
    3145  1.0 0x000000d8             fp <= 0000013e
    3146  1.0 0x000000dc             ra <= 000000e0
    3147  1.0 0x000017ac               
    3148  1.0 0x000017b0               
    3149  1.0 0x000017b4               
    3150  1.0 0x000017b8               
    3151  1.0 0x000000e0               
    3152  1.0 0x000000d0             a0 <= 0000013e
    3153  1.0 0x000000d4             a1 <= 00000000
    3154  1.0 0x000000d8             fp <= 0000013f
    3155  1.0 0x000000dc             ra <= 000000e0
    3156  1.0 0x000017ac               
    3157  1.0 0x000017b0               
    3158  1.0 0x000017b4               
    3159  1.0 0x000017b8               
    3160  1.0 0x000000e0               
    3161  1.0 0x000000d0             a0 <= 0000013f
    3162  1.0 0x000000d4             a1 <= 00000000
    3163  1.0 0x000000d8             fp <= 00000140
    3164  1.0 0x000000dc             ra <= 000000e0
    3165  1.0 0x000017ac               
    3166  1.0 0x000017b0               
    3167  1.0 0x000017b4               
    3168  1.0 0x000017b8               
    3169  1.0 0x000000e0               
    3170  1.0 0x000000d0             a0 <= 00000140
    3171  1.0 0x000000d4             a1 <= 00000000
    3172  1.0 0x000000d8             fp <= 00000141
    3173  1.0 0x000000dc             ra <= 000000e0
    3174  1.0 0x000017ac               
    3175  1.0 0x000017b0               
    3176  1.0 0x000017b4               
    3177  1.0 0x000017b8               
    3178  1.0 0x000000e0               
    3179  1.0 0x000000d0             a0 <= 00000141
    3180  1.0 0x000000d4             a1 <= 00000000
    3181  1.0 0x000000d8             fp <= 00000142
    3182  1.0 0x000000dc             ra <= 000000e0
    3183  1.0 0x000017ac               
    3184  1.0 0x000017b0               
    3185  1.0 0x000017b4               
    3186  1.0 0x000017b8               
    3187  1.0 0x000000e0               
    3188  1.0 0x000000d0             a0 <= 00000142
    3189  1.0 0x000000d4             a1 <= 00000000
    3190  1.0 0x000000d8             fp <= 00000143
    3191  1.0 0x000000dc             ra <= 000000e0
    3192  1.0 0x000017ac               
    3193  1.0 0x000017b0               
    3194  1.0 0x000017b4               
    3195  1.0 0x000017b8               
    3196  1.0 0x000000e0               
    3197  1.0 0x000000d0             a0 <= 00000143
    3198  1.0 0x000000d4             a1 <= 00000000
    3199  1.0 0x000000d8             fp <= 00000144
    3200  1.0 0x000000dc             ra <= 000000e0
    3201  1.0 0x000017ac               
    3202  1.0 0x000017b0               
    3203  1.0 0x000017b4               
    3204  1.0 0x000017b8               
    3205  1.0 0x000000e0               
    3206  1.0 0x000000d0             a0 <= 00000144
    3207  1.0 0x000000d4             a1 <= 00000000
    3208  1.0 0x000000d8             fp <= 00000145
    3209  1.0 0x000000dc             ra <= 000000e0
    3210  1.0 0x000017ac               
    3211  1.0 0x000017b0               
    3212  1.0 0x000017b4               
    3213  1.0 0x000017b8               
    3214  1.0 0x000000e0               
    3215  1.0 0x000000d0             a0 <= 00000145
    3216  1.0 0x000000d4             a1 <= 00000000
    3217  1.0 0x000000d8             fp <= 00000146
    3218  1.0 0x000000dc             ra <= 000000e0
    3219  1.0 0x000017ac               
    3220  1.0 0x000017b0               
    3221  1.0 0x000017b4               
    3222  1.0 0x000017b8               
    3223  1.0 0x000000e0               
    3224  1.0 0x000000d0             a0 <= 00000146
    3225  1.0 0x000000d4             a1 <= 00000000
    3226  1.0 0x000000d8             fp <= 00000147
    3227  1.0 0x000000dc             ra <= 000000e0
    3228  1.0 0x000017ac               
    3229  1.0 0x000017b0               
    3230  1.0 0x000017b4               
    3231  1.0 0x000017b8               
    3232  1.0 0x000000e0               
    3233  1.0 0x000000d0             a0 <= 00000147
    3234  1.0 0x000000d4             a1 <= 00000000
    3235  1.0 0x000000d8             fp <= 00000148
    3236  1.0 0x000000dc             ra <= 000000e0
    3237  1.0 0x000017ac               
    3238  1.0 0x000017b0               
    3239  1.0 0x000017b4               
    3240  1.0 0x000017b8               
    3241  1.0 0x000000e0               
    3242  1.0 0x000000d0             a0 <= 00000148
    3243  1.0 0x000000d4             a1 <= 00000000
    3244  1.0 0x000000d8             fp <= 00000149
    3245  1.0 0x000000dc             ra <= 000000e0
    3246  1.0 0x000017ac               
    3247  1.0 0x000017b0               
    3248  1.0 0x000017b4               
    3249  1.0 0x000017b8               
    3250  1.0 0x000000e0               
    3251  1.0 0x000000d0             a0 <= 00000149
    3252  1.0 0x000000d4             a1 <= 00000000
    3253  1.0 0x000000d8             fp <= 0000014a
    3254  1.0 0x000000dc             ra <= 000000e0
    3255  1.0 0x000017ac               
    3256  1.0 0x000017b0               
    3257  1.0 0x000017b4               
    3258  1.0 0x000017b8               
    3259  1.0 0x000000e0               
    3260  1.0 0x000000d0             a0 <= 0000014a
    3261  1.0 0x000000d4             a1 <= 00000000
    3262  1.0 0x000000d8             fp <= 0000014b
    3263  1.0 0x000000dc             ra <= 000000e0
    3264  1.0 0x000017ac               
    3265  1.0 0x000017b0               
    3266  1.0 0x000017b4               
    3267  1.0 0x000017b8               
    3268  1.0 0x000000e0               
    3269  1.0 0x000000d0             a0 <= 0000014b
    3270  1.0 0x000000d4             a1 <= 00000000
    3271  1.0 0x000000d8             fp <= 0000014c
    3272  1.0 0x000000dc             ra <= 000000e0
    3273  1.0 0x000017ac               
    3274  1.0 0x000017b0               
    3275  1.0 0x000017b4               
    3276  1.0 0x000017b8               
    3277  1.0 0x000000e0               
    3278  1.0 0x000000d0             a0 <= 0000014c
    3279  1.0 0x000000d4             a1 <= 00000000
    3280  1.0 0x000000d8             fp <= 0000014d
    3281  1.0 0x000000dc             ra <= 000000e0
    3282  1.0 0x000017ac               
    3283  1.0 0x000017b0               
    3284  1.0 0x000017b4               
    3285  1.0 0x000017b8               
    3286  1.0 0x000000e0               
    3287  1.0 0x000000d0             a0 <= 0000014d
    3288  1.0 0x000000d4             a1 <= 00000000
    3289  1.0 0x000000d8             fp <= 0000014e
    3290  1.0 0x000000dc             ra <= 000000e0
    3291  1.0 0x000017ac               
    3292  1.0 0x000017b0               
    3293  1.0 0x000017b4               
    3294  1.0 0x000017b8               
    3295  1.0 0x000000e0               
    3296  1.0 0x000000d0             a0 <= 0000014e
    3297  1.0 0x000000d4             a1 <= 00000000
    3298  1.0 0x000000d8             fp <= 0000014f
    3299  1.0 0x000000dc             ra <= 000000e0
    3300  1.0 0x000017ac               
    3301  1.0 0x000017b0               
    3302  1.0 0x000017b4               
    3303  1.0 0x000017b8               
    3304  1.0 0x000000e0               
    3305  1.0 0x000000d0             a0 <= 0000014f
    3306  1.0 0x000000d4             a1 <= 00000000
    3307  1.0 0x000000d8             fp <= 00000150
    3308  1.0 0x000000dc             ra <= 000000e0
    3309  1.0 0x000017ac               
    3310  1.0 0x000017b0               
    3311  1.0 0x000017b4               
    3312  1.0 0x000017b8               
    3313  1.0 0x000000e0               
    3314  1.0 0x000000d0             a0 <= 00000150
    3315  1.0 0x000000d4             a1 <= 00000000
    3316  1.0 0x000000d8             fp <= 00000151
    3317  1.0 0x000000dc             ra <= 000000e0
    3318  1.0 0x000017ac               
    3319  1.0 0x000017b0               
    3320  1.0 0x000017b4               
    3321  1.0 0x000017b8               
    3322  1.0 0x000000e0               
    3323  1.0 0x000000d0             a0 <= 00000151
    3324  1.0 0x000000d4             a1 <= 00000000
    3325  1.0 0x000000d8             fp <= 00000152
    3326  1.0 0x000000dc             ra <= 000000e0
    3327  1.0 0x000017ac               
    3328  1.0 0x000017b0               
    3329  1.0 0x000017b4               
    3330  1.0 0x000017b8               
    3331  1.0 0x000000e0               
    3332  1.0 0x000000d0             a0 <= 00000152
    3333  1.0 0x000000d4             a1 <= 00000000
    3334  1.0 0x000000d8             fp <= 00000153
    3335  1.0 0x000000dc             ra <= 000000e0
    3336  1.0 0x000017ac               
    3337  1.0 0x000017b0               
    3338  1.0 0x000017b4               
    3339  1.0 0x000017b8               
    3340  1.0 0x000000e0               
    3341  1.0 0x000000d0             a0 <= 00000153
    3342  1.0 0x000000d4             a1 <= 00000000
    3343  1.0 0x000000d8             fp <= 00000154
    3344  1.0 0x000000dc             ra <= 000000e0
    3345  1.0 0x000017ac               
    3346  1.0 0x000017b0               
    3347  1.0 0x000017b4               
    3348  1.0 0x000017b8               
    3349  1.0 0x000000e0               
    3350  1.0 0x000000d0             a0 <= 00000154
    3351  1.0 0x000000d4             a1 <= 00000000
    3352  1.0 0x000000d8             fp <= 00000155
    3353  1.0 0x000000dc             ra <= 000000e0
    3354  1.0 0x000017ac               
    3355  1.0 0x000017b0               
    3356  1.0 0x000017b4               
    3357  1.0 0x000017b8               
    3358  1.0 0x000000e0               
    3359  1.0 0x000000d0             a0 <= 00000155
    3360  1.0 0x000000d4             a1 <= 00000000
    3361  1.0 0x000000d8             fp <= 00000156
    3362  1.0 0x000000dc             ra <= 000000e0
    3363  1.0 0x000017ac               
    3364  1.0 0x000017b0               
    3365  1.0 0x000017b4               
    3366  1.0 0x000017b8               
    3367  1.0 0x000000e0               
    3368  1.0 0x000000d0             a0 <= 00000156
    3369  1.0 0x000000d4             a1 <= 00000000
    3370  1.0 0x000000d8             fp <= 00000157
    3371  1.0 0x000000dc             ra <= 000000e0
    3372  1.0 0x000017ac               
    3373  1.0 0x000017b0               
    3374  1.0 0x000017b4               
    3375  1.0 0x000017b8               
    3376  1.0 0x000000e0               
    3377  1.0 0x000000d0             a0 <= 00000157
    3378  1.0 0x000000d4             a1 <= 00000000
    3379  1.0 0x000000d8             fp <= 00000158
    3380  1.0 0x000000dc             ra <= 000000e0
    3381  1.0 0x000017ac               
    3382  1.0 0x000017b0               
    3383  1.0 0x000017b4               
    3384  1.0 0x000017b8               
    3385  1.0 0x000000e0               
    3386  1.0 0x000000d0             a0 <= 00000158
    3387  1.0 0x000000d4             a1 <= 00000000
    3388  1.0 0x000000d8             fp <= 00000159
    3389  1.0 0x000000dc             ra <= 000000e0
    3390  1.0 0x000017ac               
    3391  1.0 0x000017b0               
    3392  1.0 0x000017b4               
    3393  1.0 0x000017b8               
    3394  1.0 0x000000e0               
    3395  1.0 0x000000d0             a0 <= 00000159
    3396  1.0 0x000000d4             a1 <= 00000000
    3397  1.0 0x000000d8             fp <= 0000015a
    3398  1.0 0x000000dc             ra <= 000000e0
    3399  1.0 0x000017ac               
    3400  1.0 0x000017b0               
    3401  1.0 0x000017b4               
    3402  1.0 0x000017b8               
    3403  1.0 0x000000e0               
    3404  1.0 0x000000d0             a0 <= 0000015a
    3405  1.0 0x000000d4             a1 <= 00000000
    3406  1.0 0x000000d8             fp <= 0000015b
    3407  1.0 0x000000dc             ra <= 000000e0
    3408  1.0 0x000017ac               
    3409  1.0 0x000017b0               
    3410  1.0 0x000017b4               
    3411  1.0 0x000017b8               
    3412  1.0 0x000000e0               
    3413  1.0 0x000000d0             a0 <= 0000015b
    3414  1.0 0x000000d4             a1 <= 00000000
    3415  1.0 0x000000d8             fp <= 0000015c
    3416  1.0 0x000000dc             ra <= 000000e0
    3417  1.0 0x000017ac               
    3418  1.0 0x000017b0               
    3419  1.0 0x000017b4               
    3420  1.0 0x000017b8               
    3421  1.0 0x000000e0               
    3422  1.0 0x000000d0             a0 <= 0000015c
    3423  1.0 0x000000d4             a1 <= 00000000
    3424  1.0 0x000000d8             fp <= 0000015d
    3425  1.0 0x000000dc             ra <= 000000e0
    3426  1.0 0x000017ac               
    3427  1.0 0x000017b0               
    3428  1.0 0x000017b4               
    3429  1.0 0x000017b8               
    3430  1.0 0x000000e0               
    3431  1.0 0x000000d0             a0 <= 0000015d
    3432  1.0 0x000000d4             a1 <= 00000000
    3433  1.0 0x000000d8             fp <= 0000015e
    3434  1.0 0x000000dc             ra <= 000000e0
    3435  1.0 0x000017ac               
    3436  1.0 0x000017b0               
    3437  1.0 0x000017b4               
    3438  1.0 0x000017b8               
    3439  1.0 0x000000e0               
    3440  1.0 0x000000d0             a0 <= 0000015e
    3441  1.0 0x000000d4             a1 <= 00000000
    3442  1.0 0x000000d8             fp <= 0000015f
    3443  1.0 0x000000dc             ra <= 000000e0
    3444  1.0 0x000017ac               
    3445  1.0 0x000017b0               
    3446  1.0 0x000017b4               
    3447  1.0 0x000017b8               
    3448  1.0 0x000000e0               
    3449  1.0 0x000000d0             a0 <= 0000015f
    3450  1.0 0x000000d4             a1 <= 00000000
    3451  1.0 0x000000d8             fp <= 00000160
    3452  1.0 0x000000dc             ra <= 000000e0
    3453  1.0 0x000017ac               
    3454  1.0 0x000017b0               
    3455  1.0 0x000017b4               
    3456  1.0 0x000017b8               
    3457  1.0 0x000000e0               
    3458  1.0 0x000000d0             a0 <= 00000160
    3459  1.0 0x000000d4             a1 <= 00000000
    3460  1.0 0x000000d8             fp <= 00000161
    3461  1.0 0x000000dc             ra <= 000000e0
    3462  1.0 0x000017ac               
    3463  1.0 0x000017b0               
    3464  1.0 0x000017b4               
    3465  1.0 0x000017b8               
    3466  1.0 0x000000e0               
    3467  1.0 0x000000d0             a0 <= 00000161
    3468  1.0 0x000000d4             a1 <= 00000000
    3469  1.0 0x000000d8             fp <= 00000162
    3470  1.0 0x000000dc             ra <= 000000e0
    3471  1.0 0x000017ac               
    3472  1.0 0x000017b0               
    3473  1.0 0x000017b4               
    3474  1.0 0x000017b8               
    3475  1.0 0x000000e0               
    3476  1.0 0x000000d0             a0 <= 00000162
    3477  1.0 0x000000d4             a1 <= 00000000
    3478  1.0 0x000000d8             fp <= 00000163
    3479  1.0 0x000000dc             ra <= 000000e0
    3480  1.0 0x000017ac               
    3481  1.0 0x000017b0               
    3482  1.0 0x000017b4               
    3483  1.0 0x000017b8               
    3484  1.0 0x000000e0               
    3485  1.0 0x000000d0             a0 <= 00000163
    3486  1.0 0x000000d4             a1 <= 00000000
    3487  1.0 0x000000d8             fp <= 00000164
    3488  1.0 0x000000dc             ra <= 000000e0
    3489  1.0 0x000017ac               
    3490  1.0 0x000017b0               
    3491  1.0 0x000017b4               
    3492  1.0 0x000017b8               
    3493  1.0 0x000000e0               
    3494  1.0 0x000000d0             a0 <= 00000164
    3495  1.0 0x000000d4             a1 <= 00000000
    3496  1.0 0x000000d8             fp <= 00000165
    3497  1.0 0x000000dc             ra <= 000000e0
    3498  1.0 0x000017ac               
    3499  1.0 0x000017b0               
    3500  1.0 0x000017b4               
    3501  1.0 0x000017b8               
    3502  1.0 0x000000e0               
    3503  1.0 0x000000d0             a0 <= 00000165
    3504  1.0 0x000000d4             a1 <= 00000000
    3505  1.0 0x000000d8             fp <= 00000166
    3506  1.0 0x000000dc             ra <= 000000e0
    3507  1.0 0x000017ac               
    3508  1.0 0x000017b0               
    3509  1.0 0x000017b4               
    3510  1.0 0x000017b8               
    3511  1.0 0x000000e0               
    3512  1.0 0x000000d0             a0 <= 00000166
    3513  1.0 0x000000d4             a1 <= 00000000
    3514  1.0 0x000000d8             fp <= 00000167
    3515  1.0 0x000000dc             ra <= 000000e0
    3516  1.0 0x000017ac               
    3517  1.0 0x000017b0               
    3518  1.0 0x000017b4               
    3519  1.0 0x000017b8               
    3520  1.0 0x000000e0               
    3521  1.0 0x000000d0             a0 <= 00000167
    3522  1.0 0x000000d4             a1 <= 00000000
    3523  1.0 0x000000d8             fp <= 00000168
    3524  1.0 0x000000dc             ra <= 000000e0
    3525  1.0 0x000017ac               
    3526  1.0 0x000017b0               
    3527  1.0 0x000017b4               
    3528  1.0 0x000017b8               
    3529  1.0 0x000000e0               
    3530  1.0 0x000000d0             a0 <= 00000168
    3531  1.0 0x000000d4             a1 <= 00000000
    3532  1.0 0x000000d8             fp <= 00000169
    3533  1.0 0x000000dc             ra <= 000000e0
    3534  1.0 0x000017ac               
    3535  1.0 0x000017b0               
    3536  1.0 0x000017b4               
    3537  1.0 0x000017b8               
    3538  1.0 0x000000e0               
    3539  1.0 0x000000d0             a0 <= 00000169
    3540  1.0 0x000000d4             a1 <= 00000000
    3541  1.0 0x000000d8             fp <= 0000016a
    3542  1.0 0x000000dc             ra <= 000000e0
    3543  1.0 0x000017ac               
    3544  1.0 0x000017b0               
    3545  1.0 0x000017b4               
    3546  1.0 0x000017b8               
    3547  1.0 0x000000e0               
    3548  1.0 0x000000d0             a0 <= 0000016a
    3549  1.0 0x000000d4             a1 <= 00000000
    3550  1.0 0x000000d8             fp <= 0000016b
    3551  1.0 0x000000dc             ra <= 000000e0
    3552  1.0 0x000017ac               
    3553  1.0 0x000017b0               
    3554  1.0 0x000017b4               
    3555  1.0 0x000017b8               
    3556  1.0 0x000000e0               
    3557  1.0 0x000000d0             a0 <= 0000016b
    3558  1.0 0x000000d4             a1 <= 00000000
    3559  1.0 0x000000d8             fp <= 0000016c
    3560  1.0 0x000000dc             ra <= 000000e0
    3561  1.0 0x000017ac               
    3562  1.0 0x000017b0               
    3563  1.0 0x000017b4               
    3564  1.0 0x000017b8               
    3565  1.0 0x000000e0               
    3566  1.0 0x000000d0             a0 <= 0000016c
    3567  1.0 0x000000d4             a1 <= 00000000
    3568  1.0 0x000000d8             fp <= 0000016d
    3569  1.0 0x000000dc             ra <= 000000e0
    3570  1.0 0x000017ac               
    3571  1.0 0x000017b0               
    3572  1.0 0x000017b4               
    3573  1.0 0x000017b8               
    3574  1.0 0x000000e0               
    3575  1.0 0x000000d0             a0 <= 0000016d
    3576  1.0 0x000000d4             a1 <= 00000000
    3577  1.0 0x000000d8             fp <= 0000016e
    3578  1.0 0x000000dc             ra <= 000000e0
    3579  1.0 0x000017ac               
    3580  1.0 0x000017b0               
    3581  1.0 0x000017b4               
    3582  1.0 0x000017b8               
    3583  1.0 0x000000e0               
    3584  1.0 0x000000d0             a0 <= 0000016e
    3585  1.0 0x000000d4             a1 <= 00000000
    3586  1.0 0x000000d8             fp <= 0000016f
    3587  1.0 0x000000dc             ra <= 000000e0
    3588  1.0 0x000017ac               
    3589  1.0 0x000017b0               
    3590  1.0 0x000017b4               
    3591  1.0 0x000017b8               
    3592  1.0 0x000000e0               
    3593  1.0 0x000000d0             a0 <= 0000016f
    3594  1.0 0x000000d4             a1 <= 00000000
    3595  1.0 0x000000d8             fp <= 00000170
    3596  1.0 0x000000dc             ra <= 000000e0
    3597  1.0 0x000017ac               
    3598  1.0 0x000017b0               
    3599  1.0 0x000017b4               
    3600  1.0 0x000017b8               
    3601  1.0 0x000000e0               
    3602  1.0 0x000000d0             a0 <= 00000170
    3603  1.0 0x000000d4             a1 <= 00000000
    3604  1.0 0x000000d8             fp <= 00000171
    3605  1.0 0x000000dc             ra <= 000000e0
    3606  1.0 0x000017ac               
    3607  1.0 0x000017b0               
    3608  1.0 0x000017b4               
    3609  1.0 0x000017b8               
    3610  1.0 0x000000e0               
    3611  1.0 0x000000d0             a0 <= 00000171
    3612  1.0 0x000000d4             a1 <= 00000000
    3613  1.0 0x000000d8             fp <= 00000172
    3614  1.0 0x000000dc             ra <= 000000e0
    3615  1.0 0x000017ac               
    3616  1.0 0x000017b0               
    3617  1.0 0x000017b4               
    3618  1.0 0x000017b8               
    3619  1.0 0x000000e0               
    3620  1.0 0x000000d0             a0 <= 00000172
    3621  1.0 0x000000d4             a1 <= 00000000
    3622  1.0 0x000000d8             fp <= 00000173
    3623  1.0 0x000000dc             ra <= 000000e0
    3624  1.0 0x000017ac               
    3625  1.0 0x000017b0               
    3626  1.0 0x000017b4               
    3627  1.0 0x000017b8               
    3628  1.0 0x000000e0               
    3629  1.0 0x000000d0             a0 <= 00000173
    3630  1.0 0x000000d4             a1 <= 00000000
    3631  1.0 0x000000d8             fp <= 00000174
    3632  1.0 0x000000dc             ra <= 000000e0
    3633  1.0 0x000017ac               
    3634  1.0 0x000017b0               
    3635  1.0 0x000017b4               
    3636  1.0 0x000017b8               
    3637  1.0 0x000000e0               
    3638  1.0 0x000000d0             a0 <= 00000174
    3639  1.0 0x000000d4             a1 <= 00000000
    3640  1.0 0x000000d8             fp <= 00000175
    3641  1.0 0x000000dc             ra <= 000000e0
    3642  1.0 0x000017ac               
    3643  1.0 0x000017b0               
    3644  1.0 0x000017b4               
    3645  1.0 0x000017b8               
    3646  1.0 0x000000e0               
    3647  1.0 0x000000d0             a0 <= 00000175
    3648  1.0 0x000000d4             a1 <= 00000000
    3649  1.0 0x000000d8             fp <= 00000176
    3650  1.0 0x000000dc             ra <= 000000e0
    3651  1.0 0x000017ac               
    3652  1.0 0x000017b0               
    3653  1.0 0x000017b4               
    3654  1.0 0x000017b8               
    3655  1.0 0x000000e0               
    3656  1.0 0x000000d0             a0 <= 00000176
    3657  1.0 0x000000d4             a1 <= 00000000
    3658  1.0 0x000000d8             fp <= 00000177
    3659  1.0 0x000000dc             ra <= 000000e0
    3660  1.0 0x000017ac               
    3661  1.0 0x000017b0               
    3662  1.0 0x000017b4               
    3663  1.0 0x000017b8               
    3664  1.0 0x000000e0               
    3665  1.0 0x000000d0             a0 <= 00000177
    3666  1.0 0x000000d4             a1 <= 00000000
    3667  1.0 0x000000d8             fp <= 00000178
    3668  1.0 0x000000dc             ra <= 000000e0
    3669  1.0 0x000017ac               
    3670  1.0 0x000017b0               
    3671  1.0 0x000017b4               
    3672  1.0 0x000017b8               
    3673  1.0 0x000000e0               
    3674  1.0 0x000000d0             a0 <= 00000178
    3675  1.0 0x000000d4             a1 <= 00000000
    3676  1.0 0x000000d8             fp <= 00000179
    3677  1.0 0x000000dc             ra <= 000000e0
    3678  1.0 0x000017ac               
    3679  1.0 0x000017b0               
    3680  1.0 0x000017b4               
    3681  1.0 0x000017b8               
    3682  1.0 0x000000e0               
    3683  1.0 0x000000d0             a0 <= 00000179
    3684  1.0 0x000000d4             a1 <= 00000000
    3685  1.0 0x000000d8             fp <= 0000017a
    3686  1.0 0x000000dc             ra <= 000000e0
    3687  1.0 0x000017ac               
    3688  1.0 0x000017b0               
    3689  1.0 0x000017b4               
    3690  1.0 0x000017b8               
    3691  1.0 0x000000e0               
    3692  1.0 0x000000d0             a0 <= 0000017a
    3693  1.0 0x000000d4             a1 <= 00000000
    3694  1.0 0x000000d8             fp <= 0000017b
    3695  1.0 0x000000dc             ra <= 000000e0
    3696  1.0 0x000017ac               
    3697  1.0 0x000017b0               
    3698  1.0 0x000017b4               
    3699  1.0 0x000017b8               
    3700  1.0 0x000000e0               
    3701  1.0 0x000000d0             a0 <= 0000017b
    3702  1.0 0x000000d4             a1 <= 00000000
    3703  1.0 0x000000d8             fp <= 0000017c
    3704  1.0 0x000000dc             ra <= 000000e0
    3705  1.0 0x000017ac               
    3706  1.0 0x000017b0               
    3707  1.0 0x000017b4               
    3708  1.0 0x000017b8               
    3709  1.0 0x000000e0               
    3710  1.0 0x000000d0             a0 <= 0000017c
    3711  1.0 0x000000d4             a1 <= 00000000
    3712  1.0 0x000000d8             fp <= 0000017d
    3713  1.0 0x000000dc             ra <= 000000e0
    3714  1.0 0x000017ac               
    3715  1.0 0x000017b0               
    3716  1.0 0x000017b4               
    3717  1.0 0x000017b8               
    3718  1.0 0x000000e0               
    3719  1.0 0x000000d0             a0 <= 0000017d
    3720  1.0 0x000000d4             a1 <= 00000000
    3721  1.0 0x000000d8             fp <= 0000017e
    3722  1.0 0x000000dc             ra <= 000000e0
    3723  1.0 0x000017ac               
    3724  1.0 0x000017b0               
    3725  1.0 0x000017b4               
    3726  1.0 0x000017b8               
    3727  1.0 0x000000e0               
    3728  1.0 0x000000d0             a0 <= 0000017e
    3729  1.0 0x000000d4             a1 <= 00000000
    3730  1.0 0x000000d8             fp <= 0000017f
    3731  1.0 0x000000dc             ra <= 000000e0
    3732  1.0 0x000017ac               
    3733  1.0 0x000017b0               
    3734  1.0 0x000017b4               
    3735  1.0 0x000017b8               
    3736  1.0 0x000000e0               
    3737  1.0 0x000000d0             a0 <= 0000017f
    3738  1.0 0x000000d4             a1 <= 00000000
    3739  1.0 0x000000d8             fp <= 00000180
    3740  1.0 0x000000dc             ra <= 000000e0
    3741  1.0 0x000017ac               
    3742  1.0 0x000017b0               
    3743  1.0 0x000017b4               
    3744  1.0 0x000017b8               
    3745  1.0 0x000000e0               
    3746  1.0 0x000000d0             a0 <= 00000180
    3747  1.0 0x000000d4             a1 <= 00000000
    3748  1.0 0x000000d8             fp <= 00000181
    3749  1.0 0x000000dc             ra <= 000000e0
    3750  1.0 0x000017ac               
    3751  1.0 0x000017b0               
    3752  1.0 0x000017b4               
    3753  1.0 0x000017b8               
    3754  1.0 0x000000e0               
    3755  1.0 0x000000d0             a0 <= 00000181
    3756  1.0 0x000000d4             a1 <= 00000000
    3757  1.0 0x000000d8             fp <= 00000182
    3758  1.0 0x000000dc             ra <= 000000e0
    3759  1.0 0x000017ac               
    3760  1.0 0x000017b0               
    3761  1.0 0x000017b4               
    3762  1.0 0x000017b8               
    3763  1.0 0x000000e0               
    3764  1.0 0x000000d0             a0 <= 00000182
    3765  1.0 0x000000d4             a1 <= 00000000
    3766  1.0 0x000000d8             fp <= 00000183
    3767  1.0 0x000000dc             ra <= 000000e0
    3768  1.0 0x000017ac               
    3769  1.0 0x000017b0               
    3770  1.0 0x000017b4               
    3771  1.0 0x000017b8               
    3772  1.0 0x000000e0               
    3773  1.0 0x000000d0             a0 <= 00000183
    3774  1.0 0x000000d4             a1 <= 00000000
    3775  1.0 0x000000d8             fp <= 00000184
    3776  1.0 0x000000dc             ra <= 000000e0
    3777  1.0 0x000017ac               
    3778  1.0 0x000017b0               
    3779  1.0 0x000017b4               
    3780  1.0 0x000017b8               
    3781  1.0 0x000000e0               
    3782  1.0 0x000000d0             a0 <= 00000184
    3783  1.0 0x000000d4             a1 <= 00000000
    3784  1.0 0x000000d8             fp <= 00000185
    3785  1.0 0x000000dc             ra <= 000000e0
    3786  1.0 0x000017ac               
    3787  1.0 0x000017b0               
    3788  1.0 0x000017b4               
    3789  1.0 0x000017b8               
    3790  1.0 0x000000e0               
    3791  1.0 0x000000d0             a0 <= 00000185
    3792  1.0 0x000000d4             a1 <= 00000000
    3793  1.0 0x000000d8             fp <= 00000186
    3794  1.0 0x000000dc             ra <= 000000e0
    3795  1.0 0x000017ac               
    3796  1.0 0x000017b0               
    3797  1.0 0x000017b4               
    3798  1.0 0x000017b8               
    3799  1.0 0x000000e0               
    3800  1.0 0x000000d0             a0 <= 00000186
    3801  1.0 0x000000d4             a1 <= 00000000
    3802  1.0 0x000000d8             fp <= 00000187
    3803  1.0 0x000000dc             ra <= 000000e0
    3804  1.0 0x000017ac               
    3805  1.0 0x000017b0               
    3806  1.0 0x000017b4               
    3807  1.0 0x000017b8               
    3808  1.0 0x000000e0               
    3809  1.0 0x000000d0             a0 <= 00000187
    3810  1.0 0x000000d4             a1 <= 00000000
    3811  1.0 0x000000d8             fp <= 00000188
    3812  1.0 0x000000dc             ra <= 000000e0
    3813  1.0 0x000017ac               
    3814  1.0 0x000017b0               
    3815  1.0 0x000017b4               
    3816  1.0 0x000017b8               
    3817  1.0 0x000000e0               
    3818  1.0 0x000000d0             a0 <= 00000188
    3819  1.0 0x000000d4             a1 <= 00000000
    3820  1.0 0x000000d8             fp <= 00000189
    3821  1.0 0x000000dc             ra <= 000000e0
    3822  1.0 0x000017ac               
    3823  1.0 0x000017b0               
    3824  1.0 0x000017b4               
    3825  1.0 0x000017b8               
    3826  1.0 0x000000e0               
    3827  1.0 0x000000d0             a0 <= 00000189
    3828  1.0 0x000000d4             a1 <= 00000000
    3829  1.0 0x000000d8             fp <= 0000018a
    3830  1.0 0x000000dc             ra <= 000000e0
    3831  1.0 0x000017ac               
    3832  1.0 0x000017b0               
    3833  1.0 0x000017b4               
    3834  1.0 0x000017b8               
    3835  1.0 0x000000e0               
    3836  1.0 0x000000d0             a0 <= 0000018a
    3837  1.0 0x000000d4             a1 <= 00000000
    3838  1.0 0x000000d8             fp <= 0000018b
    3839  1.0 0x000000dc             ra <= 000000e0
    3840  1.0 0x000017ac               
    3841  1.0 0x000017b0               
    3842  1.0 0x000017b4               
    3843  1.0 0x000017b8               
    3844  1.0 0x000000e0               
    3845  1.0 0x000000d0             a0 <= 0000018b
    3846  1.0 0x000000d4             a1 <= 00000000
    3847  1.0 0x000000d8             fp <= 0000018c
    3848  1.0 0x000000dc             ra <= 000000e0
    3849  1.0 0x000017ac               
    3850  1.0 0x000017b0               
    3851  1.0 0x000017b4               
    3852  1.0 0x000017b8               
    3853  1.0 0x000000e0               
    3854  1.0 0x000000d0             a0 <= 0000018c
    3855  1.0 0x000000d4             a1 <= 00000000
    3856  1.0 0x000000d8             fp <= 0000018d
    3857  1.0 0x000000dc             ra <= 000000e0
    3858  1.0 0x000017ac               
    3859  1.0 0x000017b0               
    3860  1.0 0x000017b4               
    3861  1.0 0x000017b8               
    3862  1.0 0x000000e0               
    3863  1.0 0x000000d0             a0 <= 0000018d
    3864  1.0 0x000000d4             a1 <= 00000000
    3865  1.0 0x000000d8             fp <= 0000018e
    3866  1.0 0x000000dc             ra <= 000000e0
    3867  1.0 0x000017ac               
    3868  1.0 0x000017b0               
    3869  1.0 0x000017b4               
    3870  1.0 0x000017b8               
    3871  1.0 0x000000e0               
    3872  1.0 0x000000d0             a0 <= 0000018e
    3873  1.0 0x000000d4             a1 <= 00000000
    3874  1.0 0x000000d8             fp <= 0000018f
    3875  1.0 0x000000dc             ra <= 000000e0
    3876  1.0 0x000017ac               
    3877  1.0 0x000017b0               
    3878  1.0 0x000017b4               
    3879  1.0 0x000017b8               
    3880  1.0 0x000000e0               
    3881  1.0 0x000000d0             a0 <= 0000018f
    3882  1.0 0x000000d4             a1 <= 00000000
    3883  1.0 0x000000d8             fp <= 00000190
    3884  1.0 0x000000dc             ra <= 000000e0
    3885  1.0 0x000017ac               
    3886  1.0 0x000017b0               
    3887  1.0 0x000017b4               
    3888  1.0 0x000017b8               
    3889  1.0 0x000000e0               
    3890  1.0 0x000000d0             a0 <= 00000190
    3891  1.0 0x000000d4             a1 <= 00000000
    3892  1.0 0x000000d8             fp <= 00000191
    3893  1.0 0x000000dc             ra <= 000000e0
    3894  1.0 0x000017ac               
    3895  1.0 0x000017b0               
    3896  1.0 0x000017b4               
    3897  1.0 0x000017b8               
    3898  1.0 0x000000e0               
    3899  1.0 0x000000d0             a0 <= 00000191
    3900  1.0 0x000000d4             a1 <= 00000000
    3901  1.0 0x000000d8             fp <= 00000192
    3902  1.0 0x000000dc             ra <= 000000e0
    3903  1.0 0x000017ac               
    3904  1.0 0x000017b0               
    3905  1.0 0x000017b4               
    3906  1.0 0x000017b8               
    3907  1.0 0x000000e0               
    3908  1.0 0x000000d0             a0 <= 00000192
    3909  1.0 0x000000d4             a1 <= 00000000
    3910  1.0 0x000000d8             fp <= 00000193
    3911  1.0 0x000000dc             ra <= 000000e0
    3912  1.0 0x000017ac               
    3913  1.0 0x000017b0               
    3914  1.0 0x000017b4               
    3915  1.0 0x000017b8               
    3916  1.0 0x000000e0               
    3917  1.0 0x000000d0             a0 <= 00000193
    3918  1.0 0x000000d4             a1 <= 00000000
    3919  1.0 0x000000d8             fp <= 00000194
    3920  1.0 0x000000dc             ra <= 000000e0
    3921  1.0 0x000017ac               
    3922  1.0 0x000017b0               
    3923  1.0 0x000017b4               
    3924  1.0 0x000017b8               
    3925  1.0 0x000000e0               
    3926  1.0 0x000000d0             a0 <= 00000194
    3927  1.0 0x000000d4             a1 <= 00000000
    3928  1.0 0x000000d8             fp <= 00000195
    3929  1.0 0x000000dc             ra <= 000000e0
    3930  1.0 0x000017ac               
    3931  1.0 0x000017b0               
    3932  1.0 0x000017b4               
    3933  1.0 0x000017b8               
    3934  1.0 0x000000e0               
    3935  1.0 0x000000d0             a0 <= 00000195
    3936  1.0 0x000000d4             a1 <= 00000000
    3937  1.0 0x000000d8             fp <= 00000196
    3938  1.0 0x000000dc             ra <= 000000e0
    3939  1.0 0x000017ac               
    3940  1.0 0x000017b0               
    3941  1.0 0x000017b4               
    3942  1.0 0x000017b8               
    3943  1.0 0x000000e0               
    3944  1.0 0x000000d0             a0 <= 00000196
    3945  1.0 0x000000d4             a1 <= 00000000
    3946  1.0 0x000000d8             fp <= 00000197
    3947  1.0 0x000000dc             ra <= 000000e0
    3948  1.0 0x000017ac               
    3949  1.0 0x000017b0               
    3950  1.0 0x000017b4               
    3951  1.0 0x000017b8               
    3952  1.0 0x000000e0               
    3953  1.0 0x000000d0             a0 <= 00000197
    3954  1.0 0x000000d4             a1 <= 00000000
    3955  1.0 0x000000d8             fp <= 00000198
    3956  1.0 0x000000dc             ra <= 000000e0
    3957  1.0 0x000017ac               
    3958  1.0 0x000017b0               
    3959  1.0 0x000017b4               
    3960  1.0 0x000017b8               
    3961  1.0 0x000000e0               
    3962  1.0 0x000000d0             a0 <= 00000198
    3963  1.0 0x000000d4             a1 <= 00000000
    3964  1.0 0x000000d8             fp <= 00000199
    3965  1.0 0x000000dc             ra <= 000000e0
    3966  1.0 0x000017ac               
    3967  1.0 0x000017b0               
    3968  1.0 0x000017b4               
    3969  1.0 0x000017b8               
    3970  1.0 0x000000e0               
    3971  1.0 0x000000d0             a0 <= 00000199
    3972  1.0 0x000000d4             a1 <= 00000000
    3973  1.0 0x000000d8             fp <= 0000019a
    3974  1.0 0x000000dc             ra <= 000000e0
    3975  1.0 0x000017ac               
    3976  1.0 0x000017b0               
    3977  1.0 0x000017b4               
    3978  1.0 0x000017b8               
    3979  1.0 0x000000e0               
    3980  1.0 0x000000d0             a0 <= 0000019a
    3981  1.0 0x000000d4             a1 <= 00000000
    3982  1.0 0x000000d8             fp <= 0000019b
    3983  1.0 0x000000dc             ra <= 000000e0
    3984  1.0 0x000017ac               
    3985  1.0 0x000017b0               
    3986  1.0 0x000017b4               
    3987  1.0 0x000017b8               
    3988  1.0 0x000000e0               
    3989  1.0 0x000000d0             a0 <= 0000019b
    3990  1.0 0x000000d4             a1 <= 00000000
    3991  1.0 0x000000d8             fp <= 0000019c
    3992  1.0 0x000000dc             ra <= 000000e0
    3993  1.0 0x000017ac               
    3994  1.0 0x000017b0               
    3995  1.0 0x000017b4               
    3996  1.0 0x000017b8               
    3997  1.0 0x000000e0               
    3998  1.0 0x000000d0             a0 <= 0000019c
    3999  1.0 0x000000d4             a1 <= 00000000
    4000  1.0 0x000000d8             fp <= 0000019d
    4001  1.0 0x000000dc             ra <= 000000e0
    4002  1.0 0x000017ac               
    4003  1.0 0x000017b0               
    4004  1.0 0x000017b4               
    4005  1.0 0x000017b8               
    4006  1.0 0x000000e0               
    4007  1.0 0x000000d0             a0 <= 0000019d
    4008  1.0 0x000000d4             a1 <= 00000000
    4009  1.0 0x000000d8             fp <= 0000019e
    4010  1.0 0x000000dc             ra <= 000000e0
    4011  1.0 0x000017ac               
    4012  1.0 0x000017b0               
    4013  1.0 0x000017b4               
    4014  1.0 0x000017b8               
    4015  1.0 0x000000e0               
    4016  1.0 0x000000d0             a0 <= 0000019e
    4017  1.0 0x000000d4             a1 <= 00000000
    4018  1.0 0x000000d8             fp <= 0000019f
    4019  1.0 0x000000dc             ra <= 000000e0
    4020  1.0 0x000017ac               
    4021  1.0 0x000017b0               
    4022  1.0 0x000017b4               
    4023  1.0 0x000017b8               
    4024  1.0 0x000000e0               
    4025  1.0 0x000000d0             a0 <= 0000019f
    4026  1.0 0x000000d4             a1 <= 00000000
    4027  1.0 0x000000d8             fp <= 000001a0
    4028  1.0 0x000000dc             ra <= 000000e0
    4029  1.0 0x000017ac               
    4030  1.0 0x000017b0               
    4031  1.0 0x000017b4               
    4032  1.0 0x000017b8               
    4033  1.0 0x000000e0               
    4034  1.0 0x000000d0             a0 <= 000001a0
    4035  1.0 0x000000d4             a1 <= 00000000
    4036  1.0 0x000000d8             fp <= 000001a1
    4037  1.0 0x000000dc             ra <= 000000e0
    4038  1.0 0x000017ac               
    4039  1.0 0x000017b0               
    4040  1.0 0x000017b4               
    4041  1.0 0x000017b8               
    4042  1.0 0x000000e0               
    4043  1.0 0x000000d0             a0 <= 000001a1
    4044  1.0 0x000000d4             a1 <= 00000000
    4045  1.0 0x000000d8             fp <= 000001a2
    4046  1.0 0x000000dc             ra <= 000000e0
    4047  1.0 0x000017ac               
    4048  1.0 0x000017b0               
    4049  1.0 0x000017b4               
    4050  1.0 0x000017b8               
    4051  1.0 0x000000e0               
    4052  1.0 0x000000d0             a0 <= 000001a2
    4053  1.0 0x000000d4             a1 <= 00000000
    4054  1.0 0x000000d8             fp <= 000001a3
    4055  1.0 0x000000dc             ra <= 000000e0
    4056  1.0 0x000017ac               
    4057  1.0 0x000017b0               
    4058  1.0 0x000017b4               
    4059  1.0 0x000017b8               
    4060  1.0 0x000000e0               
    4061  1.0 0x000000d0             a0 <= 000001a3
    4062  1.0 0x000000d4             a1 <= 00000000
    4063  1.0 0x000000d8             fp <= 000001a4
    4064  1.0 0x000000dc             ra <= 000000e0
    4065  1.0 0x000017ac               
    4066  1.0 0x000017b0               
    4067  1.0 0x000017b4               
    4068  1.0 0x000017b8               
    4069  1.0 0x000000e0               
    4070  1.0 0x000000d0             a0 <= 000001a4
    4071  1.0 0x000000d4             a1 <= 00000000
    4072  1.0 0x000000d8             fp <= 000001a5
    4073  1.0 0x000000dc             ra <= 000000e0
    4074  1.0 0x000017ac               
    4075  1.0 0x000017b0               
    4076  1.0 0x000017b4               
    4077  1.0 0x000017b8               
    4078  1.0 0x000000e0               
    4079  1.0 0x000000d0             a0 <= 000001a5
    4080  1.0 0x000000d4             a1 <= 00000000
    4081  1.0 0x000000d8             fp <= 000001a6
    4082  1.0 0x000000dc             ra <= 000000e0
    4083  1.0 0x000017ac               
    4084  1.0 0x000017b0               
    4085  1.0 0x000017b4               
    4086  1.0 0x000017b8               
    4087  1.0 0x000000e0               
    4088  1.0 0x000000d0             a0 <= 000001a6
    4089  1.0 0x000000d4             a1 <= 00000000
    4090  1.0 0x000000d8             fp <= 000001a7
    4091  1.0 0x000000dc             ra <= 000000e0
    4092  1.0 0x000017ac               
    4093  1.0 0x000017b0               
    4094  1.0 0x000017b4               
    4095  1.0 0x000017b8               
    4096  1.0 0x000000e0               
    4097  1.0 0x000000d0             a0 <= 000001a7
    4098  1.0 0x000000d4             a1 <= 00000000
    4099  1.0 0x000000d8             fp <= 000001a8
    4100  1.0 0x000000dc             ra <= 000000e0
    4101  1.0 0x000017ac               
    4102  1.0 0x000017b0               
    4103  1.0 0x000017b4               
    4104  1.0 0x000017b8               
    4105  1.0 0x000000e0               
    4106  1.0 0x000000d0             a0 <= 000001a8
    4107  1.0 0x000000d4             a1 <= 00000000
    4108  1.0 0x000000d8             fp <= 000001a9
    4109  1.0 0x000000dc             ra <= 000000e0
    4110  1.0 0x000017ac               
    4111  1.0 0x000017b0               
    4112  1.0 0x000017b4               
    4113  1.0 0x000017b8               
    4114  1.0 0x000000e0               
    4115  1.0 0x000000d0             a0 <= 000001a9
    4116  1.0 0x000000d4             a1 <= 00000000
    4117  1.0 0x000000d8             fp <= 000001aa
    4118  1.0 0x000000dc             ra <= 000000e0
    4119  1.0 0x000017ac               
    4120  1.0 0x000017b0               
    4121  1.0 0x000017b4               
    4122  1.0 0x000017b8               
    4123  1.0 0x000000e0               
    4124  1.0 0x000000d0             a0 <= 000001aa
    4125  1.0 0x000000d4             a1 <= 00000000
    4126  1.0 0x000000d8             fp <= 000001ab
    4127  1.0 0x000000dc             ra <= 000000e0
    4128  1.0 0x000017ac               
    4129  1.0 0x000017b0               
    4130  1.0 0x000017b4               
    4131  1.0 0x000017b8               
    4132  1.0 0x000000e0               
    4133  1.0 0x000000d0             a0 <= 000001ab
    4134  1.0 0x000000d4             a1 <= 00000000
    4135  1.0 0x000000d8             fp <= 000001ac
    4136  1.0 0x000000dc             ra <= 000000e0
    4137  1.0 0x000017ac               
    4138  1.0 0x000017b0               
    4139  1.0 0x000017b4               
    4140  1.0 0x000017b8               
    4141  1.0 0x000000e0               
    4142  1.0 0x000000d0             a0 <= 000001ac
    4143  1.0 0x000000d4             a1 <= 00000000
    4144  1.0 0x000000d8             fp <= 000001ad
    4145  1.0 0x000000dc             ra <= 000000e0
    4146  1.0 0x000017ac               
    4147  1.0 0x000017b0               
    4148  1.0 0x000017b4               
    4149  1.0 0x000017b8               
    4150  1.0 0x000000e0               
    4151  1.0 0x000000d0             a0 <= 000001ad
    4152  1.0 0x000000d4             a1 <= 00000000
    4153  1.0 0x000000d8             fp <= 000001ae
    4154  1.0 0x000000dc             ra <= 000000e0
    4155  1.0 0x000017ac               
    4156  1.0 0x000017b0               
    4157  1.0 0x000017b4               
    4158  1.0 0x000017b8               
    4159  1.0 0x000000e0               
    4160  1.0 0x000000d0             a0 <= 000001ae
    4161  1.0 0x000000d4             a1 <= 00000000
    4162  1.0 0x000000d8             fp <= 000001af
    4163  1.0 0x000000dc             ra <= 000000e0
    4164  1.0 0x000017ac               
    4165  1.0 0x000017b0               
    4166  1.0 0x000017b4               
    4167  1.0 0x000017b8               
    4168  1.0 0x000000e0               
    4169  1.0 0x000000d0             a0 <= 000001af
    4170  1.0 0x000000d4             a1 <= 00000000
    4171  1.0 0x000000d8             fp <= 000001b0
    4172  1.0 0x000000dc             ra <= 000000e0
    4173  1.0 0x000017ac               
    4174  1.0 0x000017b0               
    4175  1.0 0x000017b4               
    4176  1.0 0x000017b8               
    4177  1.0 0x000000e0               
    4178  1.0 0x000000d0             a0 <= 000001b0
    4179  1.0 0x000000d4             a1 <= 00000000
    4180  1.0 0x000000d8             fp <= 000001b1
    4181  1.0 0x000000dc             ra <= 000000e0
    4182  1.0 0x000017ac               
    4183  1.0 0x000017b0               
    4184  1.0 0x000017b4               
    4185  1.0 0x000017b8               
    4186  1.0 0x000000e0               
    4187  1.0 0x000000d0             a0 <= 000001b1
    4188  1.0 0x000000d4             a1 <= 00000000
    4189  1.0 0x000000d8             fp <= 000001b2
    4190  1.0 0x000000dc             ra <= 000000e0
    4191  1.0 0x000017ac               
    4192  1.0 0x000017b0               
    4193  1.0 0x000017b4               
    4194  1.0 0x000017b8               
    4195  1.0 0x000000e0               
    4196  1.0 0x000000d0             a0 <= 000001b2
    4197  1.0 0x000000d4             a1 <= 00000000
    4198  1.0 0x000000d8             fp <= 000001b3
    4199  1.0 0x000000dc             ra <= 000000e0
    4200  1.0 0x000017ac               
    4201  1.0 0x000017b0               
    4202  1.0 0x000017b4               
    4203  1.0 0x000017b8               
    4204  1.0 0x000000e0               
    4205  1.0 0x000000d0             a0 <= 000001b3
    4206  1.0 0x000000d4             a1 <= 00000000
    4207  1.0 0x000000d8             fp <= 000001b4
    4208  1.0 0x000000dc             ra <= 000000e0
    4209  1.0 0x000017ac               
    4210  1.0 0x000017b0               
    4211  1.0 0x000017b4               
    4212  1.0 0x000017b8               
    4213  1.0 0x000000e0               
    4214  1.0 0x000000d0             a0 <= 000001b4
    4215  1.0 0x000000d4             a1 <= 00000000
    4216  1.0 0x000000d8             fp <= 000001b5
    4217  1.0 0x000000dc             ra <= 000000e0
    4218  1.0 0x000017ac               
    4219  1.0 0x000017b0               
    4220  1.0 0x000017b4               
    4221  1.0 0x000017b8               
    4222  1.0 0x000000e0               
    4223  1.0 0x000000d0             a0 <= 000001b5
    4224  1.0 0x000000d4             a1 <= 00000000
    4225  1.0 0x000000d8             fp <= 000001b6
    4226  1.0 0x000000dc             ra <= 000000e0
    4227  1.0 0x000017ac               
    4228  1.0 0x000017b0               
    4229  1.0 0x000017b4               
    4230  1.0 0x000017b8               
    4231  1.0 0x000000e0               
    4232  1.0 0x000000d0             a0 <= 000001b6
    4233  1.0 0x000000d4             a1 <= 00000000
    4234  1.0 0x000000d8             fp <= 000001b7
    4235  1.0 0x000000dc             ra <= 000000e0
    4236  1.0 0x000017ac               
    4237  1.0 0x000017b0               
    4238  1.0 0x000017b4               
    4239  1.0 0x000017b8               
    4240  1.0 0x000000e0               
    4241  1.0 0x000000d0             a0 <= 000001b7
    4242  1.0 0x000000d4             a1 <= 00000000
    4243  1.0 0x000000d8             fp <= 000001b8
    4244  1.0 0x000000dc             ra <= 000000e0
    4245  1.0 0x000017ac               
    4246  1.0 0x000017b0               
    4247  1.0 0x000017b4               
    4248  1.0 0x000017b8               
    4249  1.0 0x000000e0               
    4250  1.0 0x000000d0             a0 <= 000001b8
    4251  1.0 0x000000d4             a1 <= 00000000
    4252  1.0 0x000000d8             fp <= 000001b9
    4253  1.0 0x000000dc             ra <= 000000e0
    4254  1.0 0x000017ac               
    4255  1.0 0x000017b0               
    4256  1.0 0x000017b4               
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
    4257  1.0 0x000017b8               
    4258  1.0 0x000000e0               
    4259  1.0 0x000000d0             a0 <= 000001b9
    4260  1.0 0x000000d4             a1 <= 00000000
    4261  1.0 0x000000d8             fp <= 000001ba
    4262  1.0 0x000000dc             ra <= 000000e0
    4263  1.0 0x000017ac               
    4264  1.0 0x000017b0               
    4265  1.0 0x000017b4               
    4266  1.0 0x000017b8               
    4267  1.0 0x000000e0               
run: Time (s): cpu = 00:00:07 ; elapsed = 00:01:19 . Memory (MB): peak = 8646.805 ; gain = 0.004 ; free physical = 5866 ; free virtual = 18556
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:08 ; elapsed = 00:01:21 . Memory (MB): peak = 8646.805 ; gain = 2.816 ; free physical = 5866 ; free virtual = 18556
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:32 ; elapsed = 00:01:37 . Memory (MB): peak = 8646.805 ; gain = 2.816 ; free physical = 5866 ; free virtual = 18556
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_runs synth_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 23 15:15:23 2019] Launched synth_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 23 15:16:49 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 23 15:18:34 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'u_video_clock_gen/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.43 . Memory (MB): peak = 8683.824 ; gain = 5.000 ; free physical = 5308 ; free virtual = 18026
Restored from archive | CPU: 0.550000 secs | Memory: 12.247826 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.43 . Memory (MB): peak = 8683.824 ; gain = 5.000 ; free physical = 5308 ; free virtual = 18026
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8683.824 ; gain = 0.000 ; free physical = 5378 ; free virtual = 18096
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 8800.520 ; gain = 153.715 ; free physical = 5171 ; free virtual = 17882
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 2
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rgb2dvi_0/rgb2dvi_0.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.xci' is already up-to-date
[Wed Oct 23 15:19:49 2019] Launched impl_1...
Run output will be captured here: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.runs/impl_1/top.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
close_hw
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8800.520 ; gain = 0.000 ; free physical = 5378 ; free virtual = 18105
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 8800.520 ; gain = 0.000 ; free physical = 5297 ; free virtual = 18032
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 8800.520 ; gain = 0.000 ; free physical = 5297 ; free virtual = 18032
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 8800.520 ; gain = 0.000 ; free physical = 5297 ; free virtual = 18032
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 8858.637 ; gain = 0.000 ; free physical = 5805 ; free virtual = 18596
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
[        197] Error: stall signal at DEC stage, dec_freeze, is undefined
Testbench detected illegal undefined values, terminating simulation
$finish called at time : 5150332 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 584
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 8873.461 ; gain = 14.824 ; free physical = 5616 ; free virtual = 18412
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8937.492 ; gain = 0.000 ; free physical = 5776 ; free virtual = 18576
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= xxxxXxxx
[        200] Warning: read undefined value xxxxXxxx from x 2 on port rs1
[        201] Warning: read undefined value xxxxXxxx from x 2 on port rs1
[        202] Warning: read undefined value xxxxXxxx from x 2 on port rs1
[        203] Warning: read undefined value xxxxXxxx from x 2 on port rs1
     203 12.0 0x00000004             sp <= xxxxxxxx
[        204] Warning: read undefined value xxxxxxxx from x 2 on port rs1
[        207] Warning: read undefined value xxxxxxxx from x 2 on port rs1
     207  8.0 0x00000008             sp <= xxxxxxxx
[        208] Warning: read undefined value xxxxxxxx from x 2 on port rs1
     208  4.5 0x0000000c             ra <= 00000010
[        210] Warning: read undefined value xxxxxxxx from x 2 on port rs1
[        211] Warning: read undefined value xxxxxxxx from x 2 on port rs1
[        212] Warning: read undefined value xxxxxxxx from x 2 on port rs1
[        213] Warning: read undefined value xxxxxxxx from x 2 on port rs1
     213  4.6 0x00000014             sp <= xxxxxxxx
[        214] Warning: read undefined value xxxxxxxx from x 2 on port rs1
     217  4.5 0x00000018             a5 <= xxxxxxxx
[        218] Warning: read undefined value xxxxxxxx from x15 on port rs1
     218  4.0 0x0000001c             a4 <= xxxxxxxx
[        219] Warning: read undefined value xxxxxxxx from x15 on port rs1
[        219] Warning: read undefined value xxxxxxxx from x14 on port rs1
     222  4.0 0x00000020               mem[00000xxX] <= xxxxxxxx
     223  3.4 0x00000024             a1 <= xxxxxxxx
     224  3.1 0x00000028             t1 <= xxxxxxxx
     225  3.0 0x0000002c             fp <= xxxxxxxx
     226  2.8 0x00000030             s1 <= xxxxxxxx
     227  2.7 0x00000034             s2 <= xxxxXxxx
[        228] Warning: read undefined value xxxxXxxx from x18 on port rs1
     231  2.8 0x00000038             s2 <= xxxxxxxx
[        232] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        232] Warning: read undefined value xxxxxxxx from x18 on port rs1
     232  2.6 0x0000003c             s3 <= xxxxxxxx
[        233] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        233] Warning: read undefined value xxxxxxxx from x19 on port rs1
     233  2.5 0x00000040             s4 <= xxxxxxxx
[        234] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        234] Warning: read undefined value xxxxxxxx from x20 on port rs1
     234  2.5 0x00000044             s5 <= xxxxxxxx
[        235] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        235] Warning: read undefined value xxxxxxxx from x21 on port rs1
     235  2.4 0x00000048             fp <= xxxxxxxx
[        236] Warning: read undefined value xxxxxxxx from x21 on port rs1
     236  2.3 0x0000004c             s1 <= xxxxxxxx
[        237] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     237  2.2 0x00000050             s2 <= xxxxxxxx
[        238] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        238] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     238  2.2 0x00000054             s3 <= xxxxxxxx
[        239] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        239] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     239  2.1 0x00000058             s4 <= xxxxxxxx
[        240] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        240] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     240  2.1 0x0000005c             s5 <= xxxxxxxx
[        241] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        241] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     241  2.0 0x00000060             fp <= xxxxxxxx
[        242] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        242] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        243] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        243] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        244] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        244] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        245] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        245] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     245  2.1 0x00000064             s2 <= xxxxxxxx
[        246] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        246] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     246  2.1 0x00000068             s3 <= xxxxxxxx
[        247] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        247] Warning: read undefined value xxxxxxxx from x18 on port rs1
     247  2.0 0x0000006c             s4 <= xxxxxxxx
[        248] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        248] Warning: read undefined value xxxxxxxx from x18 on port rs1
     248  2.0 0x00000070             s5 <= xxxxxxxx
[        249] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        249] Warning: read undefined value xxxxxxxx from x18 on port rs1
     249  2.0 0x00000074             fp <= xxxxxxxx
[        250] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        250] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        251] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        251] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        252] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        252] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        253] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        253] Warning: read undefined value xxxxxxxx from x21 on port rs1
     253  2.0 0x00000078             s2 <= xxxxxxxx
[        254] Warning: read undefined value xxxxxxxx from x15 on port rs1
     254  2.0 0x0000007c             s3 <= xxxxxxxx
[        255] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        255] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     255  1.9 0x00000080             s4 <= xxxxxxxx
[        256] Error: fch_valid == 1'bx, terminating simulation
Testbench detected illegal undefined values, terminating simulation
$finish called at time : 6133666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 584
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 8937.492 ; gain = 0.000 ; free physical = 5710 ; free virtual = 18519
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 8954.684 ; gain = 0.000 ; free physical = 5753 ; free virtual = 18576
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
[        197] Error: stall signal at DEC stage, dec_freeze, is undefined
Testbench detected illegal undefined values, terminating simulation
$finish called at time : 5150332 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 584
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 8964.504 ; gain = 9.820 ; free physical = 5639 ; free virtual = 18465
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 8970.691 ; gain = 0.000 ; free physical = 5438 ; free virtual = 18289
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
[        198] Error: stall signal at DEC stage, dec_freeze, is undefined
Testbench detected illegal undefined values, terminating simulation
$finish called at time : 5166999 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 584
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 8980.512 ; gain = 9.820 ; free physical = 5641 ; free virtual = 18498
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9044.543 ; gain = 0.000 ; free physical = 5669 ; free virtual = 18530
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= xxxxXxxx
[        200] Warning: read undefined value xxxxXxxx from x 2 on port rs1
[        201] Warning: read undefined value xxxxXxxx from x 2 on port rs1
[        202] Warning: read undefined value xxxxXxxx from x 2 on port rs1
[        203] Warning: read undefined value xxxxXxxx from x 2 on port rs1
     203 12.0 0x00000004             sp <= xxxxxxxx
[        204] Warning: read undefined value xxxxxxxx from x 2 on port rs1
[        207] Warning: read undefined value xxxxxxxx from x 2 on port rs1
     207  8.0 0x00000008             sp <= xxxxxxxx
[        208] Warning: read undefined value xxxxxxxx from x 2 on port rs1
     208  4.5 0x0000000c             ra <= 00000010
[        210] Warning: read undefined value xxxxxxxx from x 2 on port rs1
[        211] Warning: read undefined value xxxxxxxx from x 2 on port rs1
[        212] Warning: read undefined value xxxxxxxx from x 2 on port rs1
[        213] Warning: read undefined value xxxxxxxx from x 2 on port rs1
     213  4.6 0x00000014             sp <= xxxxxxxx
[        214] Warning: read undefined value xxxxxxxx from x 2 on port rs1
     217  4.5 0x00000018             a5 <= xxxxxxxx
[        218] Warning: read undefined value xxxxxxxx from x15 on port rs1
     218  4.0 0x0000001c             a4 <= xxxxxxxx
[        219] Warning: read undefined value xxxxxxxx from x15 on port rs1
[        219] Warning: read undefined value xxxxxxxx from x14 on port rs1
     222  4.0 0x00000020               mem[00000xxX] <= xxxxxxxx
     223  3.4 0x00000024             a1 <= xxxxxxxx
     224  3.1 0x00000028             t1 <= xxxxxxxx
     225  3.0 0x0000002c             fp <= xxxxxxxx
     226  2.8 0x00000030             s1 <= xxxxxxxx
     227  2.7 0x00000034             s2 <= xxxxXxxx
[        228] Warning: read undefined value xxxxXxxx from x18 on port rs1
     231  2.8 0x00000038             s2 <= xxxxxxxx
[        232] Warning: read undefined value xxxxxxxx from x 9 on port rs1
[        232] Warning: read undefined value xxxxxxxx from x18 on port rs1
     232  2.6 0x0000003c             s3 <= xxxxxxxx
[        233] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        233] Warning: read undefined value xxxxxxxx from x19 on port rs1
     233  2.5 0x00000040             s4 <= xxxxxxxx
[        234] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        234] Warning: read undefined value xxxxxxxx from x20 on port rs1
     234  2.5 0x00000044             s5 <= xxxxxxxx
[        235] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        235] Warning: read undefined value xxxxxxxx from x21 on port rs1
     235  2.4 0x00000048             fp <= xxxxxxxx
[        236] Warning: read undefined value xxxxxxxx from x21 on port rs1
     236  2.3 0x0000004c             s1 <= xxxxxxxx
[        237] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     237  2.2 0x00000050             s2 <= xxxxxxxx
[        238] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        238] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     238  2.2 0x00000054             s3 <= xxxxxxxx
[        239] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        239] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     239  2.1 0x00000058             s4 <= xxxxxxxx
[        240] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        240] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     240  2.1 0x0000005c             s5 <= xxxxxxxx
[        241] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        241] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     241  2.0 0x00000060             fp <= xxxxxxxx
[        242] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        242] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        243] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        243] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        244] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        244] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        245] Warning: read undefined value xxxxxxxx from x21 on port rs1
[        245] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     245  2.1 0x00000064             s2 <= xxxxxxxx
[        246] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        246] Warning: read undefined value xxxxxxxx from x 9 on port rs1
     246  2.1 0x00000068             s3 <= xxxxxxxx
[        247] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        247] Warning: read undefined value xxxxxxxx from x18 on port rs1
     247  2.0 0x0000006c             s4 <= xxxxxxxx
[        248] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        248] Warning: read undefined value xxxxxxxx from x18 on port rs1
     248  2.0 0x00000070             s5 <= xxxxxxxx
[        249] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        249] Warning: read undefined value xxxxxxxx from x18 on port rs1
     249  2.0 0x00000074             fp <= xxxxxxxx
[        250] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        250] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        251] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        251] Warning: read undefined value xxxxxxxx from x19 on port rs1
[        252] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        252] Warning: read undefined value xxxxxxxx from x20 on port rs1
[        253] Warning: read undefined value xxxxxxxx from x 8 on port rs1
[        253] Warning: read undefined value xxxxxxxx from x21 on port rs1
     253  2.0 0x00000078             s2 <= xxxxxxxx
[        254] Warning: read undefined value xxxxxxxx from x15 on port rs1
     254  2.0 0x0000007c             s3 <= xxxxxxxx
[        255] Warning: read undefined value xxxxxxxx from x18 on port rs1
[        255] Warning: read undefined value xxxxxxxx from x 8 on port rs1
     255  1.9 0x00000080             s4 <= xxxxxxxx
[        256] Error: fch_valid == 1'bx, terminating simulation
Testbench detected illegal undefined values, terminating simulation
$finish called at time : 6133666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 584
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 9044.543 ; gain = 0.000 ; free physical = 5521 ; free virtual = 18391
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9044.543 ; gain = 0.000 ; free physical = 5431 ; free virtual = 18304
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= xxxxXxxx
     201 10.0 0x00000004             sp <= xxxxxxxx
[        202] Error: stall signal at DEC stage, dec_freeze, is undefined
[        202] Warning: read undefined value xxxxxxxx from x 2 on port rs1
Testbench detected illegal undefined values, terminating simulation
$finish called at time : 5233666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 584
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 9044.543 ; gain = 0.000 ; free physical = 5556 ; free virtual = 18435
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9108.574 ; gain = 0.000 ; free physical = 5575 ; free virtual = 18457
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= ffffffd8
[        208] Error: wrong result written. Expected to write 0x00002fd4, but wrote 0xffffffd8
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5333666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 9108.574 ; gain = 0.000 ; free physical = 5515 ; free virtual = 18403
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 9108.574 ; gain = 0.000 ; free physical = 5346 ; free virtual = 18238
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     209  3.8 0x00000018             a5 <= 00002fd4
     210  3.3 0x0000001c             a4 <= 0000038f
     211  3.0 0x00000020               mem[00000fd4] <= 0000038f
     212  2.7 0x00000024             a1 <= 0000000a
     213  2.5 0x00000028             t1 <= 00000000
     214  2.4 0x0000002c             fp <= 000004d2
     215  2.2 0x00000030             s1 <= 00000224
     216  2.1 0x00000034             s2 <= 00001000
     217  2.0 0x00000038             s2 <= 00000911
     218  2.0 0x0000003c             s3 <= 000003b4
     219  1.9 0x00000040             s4 <= 00000306
     220  1.8 0x00000044             s5 <= 000001b0
     221  1.8 0x00000048             fp <= 00136864
     222  1.7 0x0000004c             s1 <= 002192f4
     223  1.7 0x00000050             s2 <= 000b3238
     224  1.6 0x00000054             s3 <= 00051a20
     225  1.6 0x00000058             s4 <= 00000000
     226  1.6 0x0000005c             s5 <= 00000000
     227  1.5 0x00000060             fp <= 0034fb58
     228  1.5 0x00000064             s2 <= ffd636e0
     229  1.5 0x00000068             s3 <= 0031e178
     231  1.5 0x0000006c             s4 <= 0034fb58
     232  1.5 0x00000070             s5 <= ffcb04a8
     233  1.5 0x00000074             fp <= 00568e4c
     234  1.5 0x00000078             s2 <= 0080576c
     235  1.4 0x0000007c             s3 <= 00676f34
     236  1.4 0x00000080             s4 <= 00ad1c98
[        236] Error: wrong result written. Expected to write 0x008b89a4, but wrote 0x00ad1c98
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5800332 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 9108.574 ; gain = 0.000 ; free physical = 5463 ; free virtual = 18364
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9154.594 ; gain = 0.000 ; free physical = 5544 ; free virtual = 18445
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     209  3.8 0x00000018             a5 <= 00002fd4
     210  3.3 0x0000001c             a4 <= 0000038f
     211  3.0 0x00000020               mem[00000fd4] <= 0000038f
     212  2.7 0x00000024             a1 <= 0000000a
     213  2.5 0x00000028             t1 <= 00000000
     214  2.4 0x0000002c             fp <= 000004d2
     215  2.2 0x00000030             s1 <= 00000224
     216  2.1 0x00000034             s2 <= 00001000
     217  2.0 0x00000038             s2 <= 00000911
     218  2.0 0x0000003c             s3 <= 000003b4
     219  1.9 0x00000040             s4 <= 00000306
     220  1.8 0x00000044             s5 <= 000001b0
     221  1.8 0x00000048             fp <= 00136864
     222  1.7 0x0000004c             s1 <= 002192f4
     223  1.7 0x00000050             s2 <= 000b3238
     224  1.6 0x00000054             s3 <= 00051a20
     225  1.6 0x00000058             s4 <= 00000000
     226  1.6 0x0000005c             s5 <= 00000000
     227  1.5 0x00000060             fp <= 0034fb58
     228  1.5 0x00000064             s2 <= ffd636e0
     229  1.5 0x00000068             s3 <= 0031e178
     231  1.5 0x0000006c             s4 <= 0034fb58
     232  1.5 0x00000070             s5 <= ffcb04a8
     233  1.5 0x00000074             fp <= 00568e4c
     234  1.5 0x00000078             s2 <= 0080576c
     235  1.4 0x0000007c             s3 <= 00676f34
     236  1.4 0x00000080             s4 <= 00ad1c98
[        236] Error: wrong result written. Expected to write 0x008b89a4, but wrote 0x00ad1c98
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5800332 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:18 . Memory (MB): peak = 9154.594 ; gain = 0.000 ; free physical = 5411 ; free virtual = 18318
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9180.609 ; gain = 0.000 ; free physical = 5467 ; free virtual = 18379
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     209  3.8 0x00000018             a5 <= 00002fd4
     210  3.3 0x0000001c             a4 <= 0000038f
     211  3.0 0x00000020               mem[00000fd4] <= 0000038f
     212  2.7 0x00000024             a1 <= 0000000a
     213  2.5 0x00000028             t1 <= 00000000
     214  2.4 0x0000002c             fp <= 000004d2
     215  2.2 0x00000030             s1 <= 00000224
     216  2.1 0x00000034             s2 <= 00001000
     217  2.0 0x00000038             s2 <= 00000911
     218  2.0 0x0000003c             s3 <= 000003b4
     219  1.9 0x00000040             s4 <= 00000306
     220  1.8 0x00000044             s5 <= 000001b0
     221  1.8 0x00000048             fp <= 00136864
     222  1.7 0x0000004c             s1 <= 002192f4
     223  1.7 0x00000050             s2 <= 000b3238
     224  1.6 0x00000054             s3 <= 00051a20
     225  1.6 0x00000058             s4 <= 00000000
     226  1.6 0x0000005c             s5 <= 00000000
     227  1.5 0x00000060             fp <= 0034fb58
     228  1.5 0x00000064             s2 <= ffd636e0
     229  1.5 0x00000068             s3 <= 0031e178
     230  1.5 0x0000006c             s4 <= 0034fb58
     231  1.5 0x00000070             s5 <= ffcb04a8
     232  1.4 0x00000074             fp <= 00568e4c
     233  1.4 0x00000078             s2 <= 0080576c
     234  1.4 0x0000007c             s3 <= 00676f34
     235  1.4 0x00000080             s4 <= 008b89a4
     236  1.4 0x00000084             s5 <= 008b89a4
     237  1.4 0x00000088             fp <= 0000038f
     238  1.4 0x0000008c             s2 <= 00802798
[        238] Error: wrong result written. Expected to write 0x008053dd, but wrote 0x00802798
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5833666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 9180.609 ; gain = 0.000 ; free physical = 5323 ; free virtual = 18241
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9188.613 ; gain = 0.000 ; free physical = 5497 ; free virtual = 18419
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     209  3.8 0x00000018             a5 <= 00002fd4
     210  3.3 0x0000001c             a4 <= 0000038f
     211  3.0 0x00000020               mem[00000fd4] <= 0000038f
     212  2.7 0x00000024             a1 <= 0000000a
     213  2.5 0x00000028             t1 <= 00000000
     214  2.4 0x0000002c             fp <= 000004d2
     215  2.2 0x00000030             s1 <= 00000224
     216  2.1 0x00000034             s2 <= 00001000
     217  2.0 0x00000038             s2 <= 00000911
     218  2.0 0x0000003c             s3 <= 000003b4
     219  1.9 0x00000040             s4 <= 00000306
     220  1.8 0x00000044             s5 <= 000001b0
     221  1.8 0x00000048             fp <= 00136864
     222  1.7 0x0000004c             s1 <= 002192f4
     223  1.7 0x00000050             s2 <= 000b3238
     224  1.6 0x00000054             s3 <= 00051a20
     225  1.6 0x00000058             s4 <= 00000000
     226  1.6 0x0000005c             s5 <= 00000000
     227  1.5 0x00000060             fp <= 0034fb58
     228  1.5 0x00000064             s2 <= ffd636e0
     229  1.5 0x00000068             s3 <= 0031e178
     230  1.5 0x0000006c             s4 <= 0034fb58
     231  1.5 0x00000070             s5 <= ffcb04a8
     232  1.4 0x00000074             fp <= 00568e4c
     233  1.4 0x00000078             s2 <= 0080576c
     234  1.4 0x0000007c             s3 <= 00676f34
     235  1.4 0x00000080             s4 <= 008b89a4
     236  1.4 0x00000084             s5 <= 008b89a4
     237  1.4 0x00000088             fp <= 0000038f
     238  1.4 0x0000008c             s2 <= 00802798
[        238] Error: wrong result written. Expected to write 0x008053dd, but wrote 0x00802798
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5833666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 9188.613 ; gain = 0.000 ; free physical = 5420 ; free virtual = 18347
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.rv32im_alu_0_alu
Compiling module xil_defaultlib.rv32im_alu_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 9188.613 ; gain = 0.000 ; free physical = 5275 ; free virtual = 18210
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
[        197] Error: stall signal at DEC stage, dec_freeze, is undefined
Testbench detected illegal undefined values, terminating simulation
$finish called at time : 5150332 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 584
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:21 . Memory (MB): peak = 9188.613 ; gain = 0.000 ; free physical = 5410 ; free virtual = 18352
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
ERROR: [VRFC 10-1412] syntax error near ; [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:390]
ERROR: [VRFC 10-2939] 'rv32im_alu_0' is an unknown type [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:390]
ERROR: [VRFC 10-2865] module 'exec_unit' ignored due to previous errors [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v:20]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.rv32im_alu_0_alu
Compiling module xil_defaultlib.rv32im_alu_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 9330.867 ; gain = 0.000 ; free physical = 5481 ; free virtual = 18427
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
[        197] Error: stall signal at DEC stage, dec_freeze, is undefined
Testbench detected illegal undefined values, terminating simulation
$finish called at time : 5150332 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 584
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 9337.688 ; gain = 6.820 ; free physical = 5415 ; free virtual = 18367
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9354.879 ; gain = 0.000 ; free physical = 5468 ; free virtual = 18424
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     209  3.8 0x00000018             a5 <= 00002fd4
     210  3.3 0x0000001c             a4 <= 0000038f
     211  3.0 0x00000020               mem[00000fd4] <= 0000038f
     212  2.7 0x00000024             a1 <= 0000000a
     213  2.5 0x00000028             t1 <= 00000000
     214  2.4 0x0000002c             fp <= 000004d2
     215  2.2 0x00000030             s1 <= 00000224
     216  2.1 0x00000034             s2 <= 00001000
     217  2.0 0x00000038             s2 <= 00000911
     218  2.0 0x0000003c             s3 <= 000003b4
     219  1.9 0x00000040             s4 <= 00000306
     220  1.8 0x00000044             s5 <= 000001b0
     221  1.8 0x00000048             fp <= 00136864
     222  1.7 0x0000004c             s1 <= 002192f4
     223  1.7 0x00000050             s2 <= 000b3238
     224  1.6 0x00000054             s3 <= 00051a20
     225  1.6 0x00000058             s4 <= 00000000
     226  1.6 0x0000005c             s5 <= 00000000
     227  1.5 0x00000060             fp <= 0034fb58
     228  1.5 0x00000064             s2 <= ffd636e0
     229  1.5 0x00000068             s3 <= 0031e178
     230  1.5 0x0000006c             s4 <= 0034fb58
     231  1.5 0x00000070             s5 <= ffcb04a8
     232  1.4 0x00000074             fp <= 00568e4c
     233  1.4 0x00000078             s2 <= 0080576c
     234  1.4 0x0000007c             s3 <= 00676f34
     235  1.4 0x00000080             s4 <= 008b89a4
     236  1.4 0x00000084             s5 <= 008b89a4
     237  1.4 0x00000088             fp <= 0000038f
     238  1.4 0x0000008c             s2 <= 00802798
[        238] Error: wrong result written. Expected to write 0x008053dd, but wrote 0x00802798
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5833666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:20 . Memory (MB): peak = 9361.699 ; gain = 6.820 ; free physical = 5400 ; free virtual = 18360
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.rv32im_alu_0_alu
Compiling module xil_defaultlib.rv32im_alu_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9396.898 ; gain = 0.000 ; free physical = 5463 ; free virtual = 18429
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 9411.723 ; gain = 10.008 ; free physical = 5392 ; free virtual = 18360
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 9411.723 ; gain = 14.824 ; free physical = 5389 ; free virtual = 18360
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 9411.723 ; gain = 14.824 ; free physical = 5389 ; free virtual = 18360
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9420.910 ; gain = 0.000 ; free physical = 5449 ; free virtual = 18425
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 9427.734 ; gain = 6.824 ; free physical = 5370 ; free virtual = 18354
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 9427.734 ; gain = 6.824 ; free physical = 5370 ; free virtual = 18354
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 9427.734 ; gain = 6.824 ; free physical = 5370 ; free virtual = 18355
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Completed static elaboration
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 9428.914 ; gain = 0.000 ; free physical = 5353 ; free virtual = 18330
INFO: [Common 17-344] 'launch_simulation' was cancelled
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.rv32im_alu_0_alu
Compiling module xil_defaultlib.rv32im_alu_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9444.922 ; gain = 0.000 ; free physical = 5433 ; free virtual = 18420
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 9451.742 ; gain = 6.820 ; free physical = 5354 ; free virtual = 18350
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 9451.742 ; gain = 6.820 ; free physical = 5354 ; free virtual = 18350
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:27 ; elapsed = 00:00:41 . Memory (MB): peak = 9451.742 ; gain = 6.820 ; free physical = 5354 ; free virtual = 18350
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.rv32im_alu_0_alu
Compiling module xil_defaultlib.rv32im_alu_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 9465.934 ; gain = 0.000 ; free physical = 5357 ; free virtual = 18355
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
[        197] Error: stall signal at DEC stage, dec_freeze, is undefined
Testbench detected illegal undefined values, terminating simulation
$finish called at time : 5150332 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 584
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:19 . Memory (MB): peak = 9467.750 ; gain = 1.816 ; free physical = 5355 ; free virtual = 18362
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.rv32im_alu_0_alu
Compiling module xil_defaultlib.rv32im_alu_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 9492.945 ; gain = 0.000 ; free physical = 5362 ; free virtual = 18369
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
[        197] Error: stall signal at DEC stage, dec_freeze, is undefined
Testbench detected illegal undefined values, terminating simulation
$finish called at time : 5150332 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 584
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 9499.766 ; gain = 6.820 ; free physical = 5307 ; free virtual = 18322
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_alu_0/rv32im_alu_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_alu_0
INFO: [VRFC 10-311] analyzing module rv32im_alu_0_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module xil_defaultlib.rv32im_alu_0_alu
Compiling module xil_defaultlib.rv32im_alu_0
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 9524.961 ; gain = 0.000 ; free physical = 5350 ; free virtual = 18367
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 9531.781 ; gain = 6.820 ; free physical = 5270 ; free virtual = 18297
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 9531.781 ; gain = 6.820 ; free physical = 5270 ; free virtual = 18297
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 9531.781 ; gain = 6.820 ; free physical = 5270 ; free virtual = 18297
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 9604.812 ; gain = 0.000 ; free physical = 5339 ; free virtual = 18364
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     203 12.0 0x00000004             sp <= 00003000
     207  8.0 0x00000008             sp <= 00002ffc
     208  4.5 0x0000000c             ra <= 00000010
     213  4.6 0x00000014             sp <= 00002fd4
     217  4.5 0x00000018             a5 <= 00002fd4
     218  4.0 0x0000001c             a4 <= 0000038f
     222  4.0 0x00000020               mem[00000fd4] <= 0000038f
     223  3.4 0x00000024             a1 <= 0000000a
     224  3.1 0x00000028             t1 <= 00000000
     225  3.0 0x0000002c             fp <= 000004d2
     226  2.8 0x00000030             s1 <= 00000224
     227  2.7 0x00000034             s2 <= 00001000
     231  2.8 0x00000038             s2 <= 00000911
     232  2.6 0x0000003c             s3 <= 000003b4
     233  2.5 0x00000040             s4 <= 00000306
     234  2.5 0x00000044             s5 <= 000001b0
     235  2.4 0x00000048             fp <= 00136864
     236  2.3 0x0000004c             s1 <= 002192f4
     237  2.2 0x00000050             s2 <= 000b3238
     238  2.2 0x00000054             s3 <= 00051a20
     239  2.1 0x00000058             s4 <= 00000000
     240  2.1 0x0000005c             s5 <= 00000000
     241  2.0 0x00000060             fp <= 0034fb58
     245  2.1 0x00000064             s2 <= ffd636e0
     246  2.1 0x00000068             s3 <= 0031e178
     247  2.0 0x0000006c             s4 <= 0034fb58
     248  2.0 0x00000070             s5 <= ffcb04a8
     249  2.0 0x00000074             fp <= 00568e4c
     253  2.0 0x00000078             s2 <= 0080576c
     254  2.0 0x0000007c             s3 <= 00676f34
     255  1.9 0x00000080             s4 <= 008b89a4
     256  1.9 0x00000084             s5 <= 008b89a4
     257  1.9 0x00000088             fp <= 0000038f
     261  1.9 0x0000008c             s2 <= 008053dd
     262  1.9 0x00000090             s3 <= 00676cbb
     263  1.9 0x00000094             s4 <= 008b8d33
     264  1.9 0x00000098             s5 <= 008b8615
     265  1.8 0x0000009c             fp <= 0000038f
     269  1.9 0x000000a0             s2 <= ff7fafb2
     270  1.9 0x000000a4             s3 <= 00676f34
     271  1.8 0x000000a8             s4 <= 008b90c2
     272  1.8 0x000000ac             s5 <= ff747d7a
     273  1.8 0x000000b0             fp <= 00219683
     277  1.8 0x000000b4             fp <= 00a1e6d1
     281  1.9 0x000000b8             s3 <= 00c689e5
     282  1.9 0x000000bc             s6 <= 00c379c5
     286  1.9 0x000000c0             s6 <= 0143ca13
     290  2.0 0x000000c4             s3 <= 018543f6
     291  1.9 0x000000c8             fp <= 00c379c5
     295  2.0 0x000000cc             fp <= 0143ca13
     299  2.0 0x000000d0             fp <= 01cf5ad5
     303  2.0 0x000000d4             s3 <= 004a1923
     304  2.0 0x000000d8             fp <= 01f0edc9
     308  2.1 0x000000dc             fp <= 02713e17
     312  2.1 0x000000e0             fp <= 02fcced9
     316  2.1 0x000000e4             s3 <= 02b6d7fa
     317  2.1 0x000000e8             s4 <= 0000038f
     321  2.1 0x000000ec             s1 <= 00219683
     322  2.1 0x000000f0             s2 <= ff7fac23
     323  2.1 0x000000f4             s3 <= 02b6d475
     324  2.1 0x000000f8             s4 <= 0000038f
     328  2.1 0x000000fc             s1 <= 00219a12
     329  2.1 0x00000100             s2 <= 0080576c
     330  2.1 0x00000104             s3 <= 02b6d7fa
     331  2.0 0x00000108             s5 <= 0000038f
     332  2.0 0x0000010c             t0 <= 00000000
     335  2.0 0x00000110             s1 <= 00219da1
     336  2.0 0x00000114             s2 <= 008053dd
     337  2.0 0x00000118             s3 <= 02b6d475
     338  2.0 0x0000011c             s5 <= 0000038f
     339  2.0 0x00000120             t0 <= 00000000
     342  2.0 0x00000124             s1 <= 0021a130
     343  2.0 0x00000128             s2 <= ff7fafb2
     344  2.0 0x0000012c             s3 <= 02b6d7fa
     345  2.0 0x00000130             t1 <= 00000001
     349  2.0 0x00000134               
     354  2.0 0x00000048             fp <= db61e360
     355  2.0 0x0000004c             s1 <= 0bcc11d4
     356  2.0 0x00000050             s2 <= a8aa92a6
     357  2.0 0x00000054             s3 <= 000ca9e1
     358  2.0 0x00000058             s4 <= 803c199d
     359  2.0 0x0000005c             s5 <= 67cda020
     360  1.9 0x00000060             fp <= e72df534
     364  2.0 0x00000064             s2 <= c17c9d72
     365  2.0 0x00000068             s3 <= e7215cd5
     366  1.9 0x0000006c             s4 <= 676a0ed1
     367  1.9 0x00000070             s5 <= 809faaec
     368  1.9 0x00000074             fp <= f2fa0708
     372  1.9 0x00000078             s2 <= 317d6996
     373  1.9 0x0000007c             s3 <= 15db5bdd
     374  1.9 0x00000080             s4 <= 5a6415d9
     375  1.9 0x00000084             s5 <= 725a5c1c
     376  1.9 0x00000088             fp <= 0000038f
     380  1.9 0x0000008c             s2 <= 317d6607
     381  1.9 0x00000090             s3 <= 15db5852
     382  1.9 0x00000094             s4 <= 5a641968
     383  1.9 0x00000098             s5 <= 725a588d
     384  1.9 0x0000009c             fp <= 0000038f
     388  1.9 0x000000a0             s2 <= ce829d88
     389  1.9 0x000000a4             s3 <= 15db5bdd
     390  1.9 0x000000a8             s4 <= 5a641cf7
     391  1.9 0x000000ac             s5 <= 8da5ab02
     392  1.9 0x000000b0             fp <= 0bcc1563
     396  1.9 0x000000b4             fp <= 3d4977db
     400  1.9 0x000000b8             s3 <= 28922c06
     401  1.9 0x000000bc             s6 <= 491589af
     405  1.9 0x000000c0             s6 <= 7a92ec27
     409  1.9 0x000000c4             s3 <= 5200c021
     410  1.9 0x000000c8             fp <= 491589af
     414  1.9 0x000000cc             fp <= 7a92ec27
     418  2.0 0x000000d0             fp <= d4f7091e
     422  2.0 0x000000d4             s3 <= 86f7c93f
     423  2.0 0x000000d8             fp <= e0c31af2
     427  2.0 0x000000dc             fp <= 12407d6a
     431  2.0 0x000000e0             fp <= 6ca49a61
     435  2.0 0x000000e4             s3 <= ea53535e
     436  2.0 0x000000e8             s4 <= 0000038f
     440  2.0 0x000000ec             s1 <= 0bcc1563
     441  2.0 0x000000f0             s2 <= ce8299f9
     442  2.0 0x000000f4             s3 <= ea5350d1
     443  2.0 0x000000f8             s4 <= 0000038f
     447  2.0 0x000000fc             s1 <= 0bcc18f2
     448  2.0 0x00000100             s2 <= 317d6996
     449  2.0 0x00000104             s3 <= ea53535e
     450  2.0 0x00000108             s5 <= 0000038f
     451  2.0 0x0000010c             t0 <= 00000000
     454  2.0 0x00000110             s1 <= 0bcc1c81
     455  2.0 0x00000114             s2 <= 317d6607
     456  2.0 0x00000118             s3 <= ea5350d1
     457  2.0 0x0000011c             s5 <= 0000038f
     458  2.0 0x00000120             t0 <= 00000000
     461  2.0 0x00000124             s1 <= 0bcc2010
     462  2.0 0x00000128             s2 <= ce829d88
     463  1.9 0x0000012c             s3 <= ea53535e
     464  1.9 0x00000130             t1 <= 00000002
     468  2.0 0x00000134               
     469  1.9 0x00000048             fp <= 9c3ad880
     470  1.9 0x0000004c             s1 <= 9020eff0
     471  1.9 0x00000050             s2 <= de85ab82
     472  1.9 0x00000054             s3 <= 000ca9e1
     473  1.9 0x00000058             s4 <= 30d65ec9
     474  1.9 0x0000005c             s5 <= 858cfb80
     475  1.9 0x00000060             fp <= 2c5bc870
     479  1.9 0x00000064             s2 <= b229e312
     480  1.9 0x00000068             s3 <= 2c576191
     481  1.9 0x0000006c             s4 <= 5d322739
     482  1.9 0x00000070             s5 <= 59313310
     483  1.9 0x00000074             fp <= bc7cb860
     487  1.9 0x00000078             s2 <= 0a52d54e
     488  1.9 0x0000007c             s3 <= 902bd9f1
     489  1.9 0x00000080             s4 <= 19aedf99
     490  1.9 0x00000084             s5 <= 634b8550
     491  1.9 0x00000088             fp <= 0000038f
     495  1.9 0x0000008c             s2 <= 0a52d1bf
     496  1.9 0x00000090             s3 <= 902bda7e
     497  1.9 0x00000094             s4 <= 19aee328
     498  1.9 0x00000098             s5 <= 634b81c1
     499  1.9 0x0000009c             fp <= 0000038f
     503  1.9 0x000000a0             s2 <= f5ad31d0
     504  1.9 0x000000a4             s3 <= 902bd9f1
     505  1.9 0x000000a8             s4 <= 19aee6b7
     506  1.9 0x000000ac             s5 <= 9cb481ce
     507  1.9 0x000000b0             fp <= 9020f37f
     511  1.9 0x000000b4             fp <= 9a73c1af
     515  1.9 0x000000b8             s3 <= 0a58185e
     516  1.9 0x000000bc             s6 <= 2a94b19f
     520  1.9 0x000000c0             s6 <= 34e77fcf
     524  1.9 0x000000c4             s3 <= 3ebf6791
     525  1.9 0x000000c8             fp <= 2a94b19f
     529  1.9 0x000000cc             fp <= 34e77fcf
     533  1.9 0x000000d0             fp <= 4e966686
     537  1.9 0x000000d4             s3 <= 70290117
     538  1.9 0x000000d8             fp <= deb75676
     542  1.9 0x000000dc             fp <= e90a24a6
     546  2.0 0x000000e0             fp <= 02b90b5d
     550  2.0 0x000000e4             s3 <= 72900a4a
     551  2.0 0x000000e8             s4 <= 0000038f
     555  2.0 0x000000ec             s1 <= 9020f37f
     556  2.0 0x000000f0             s2 <= f5ad2e41
     557  2.0 0x000000f4             s3 <= 729009c5
     558  2.0 0x000000f8             s4 <= 0000038f
     562  2.0 0x000000fc             s1 <= 9020f70e
     563  2.0 0x00000100             s2 <= 0a52d54e
     564  2.0 0x00000104             s3 <= 72900a4a
     565  1.9 0x00000108             s5 <= 0000038f
     566  1.9 0x0000010c             t0 <= 00000000
     569  1.9 0x00000110             s1 <= 9020fa9d
     570  1.9 0x00000114             s2 <= 0a52d1bf
     571  1.9 0x00000118             s3 <= 729009c5
     572  1.9 0x0000011c             s5 <= 0000038f
     573  1.9 0x00000120             t0 <= 00000000
     576  1.9 0x00000124             s1 <= 9020fe2c
     577  1.9 0x00000128             s2 <= f5ad31d0
     578  1.9 0x0000012c             s3 <= 72900a4a
     579  1.9 0x00000130             t1 <= 00000003
     583  1.9 0x00000134               
     584  1.9 0x00000048             fp <= 4b30efc0
     585  1.9 0x0000004c             s1 <= 6d028620
     586  1.9 0x00000050             s2 <= ae949d56
     587  1.9 0x00000054             s3 <= 000ca9e1
     588  1.9 0x00000058             s4 <= 43cfd1a1
     589  1.9 0x0000005c             s5 <= 69c21c40
     590  1.9 0x00000060             fp <= b83375e0
     594  1.9 0x00000064             s2 <= f6612776
     595  1.9 0x00000068             s3 <= b83fdc01
     596  1.9 0x0000006c             s4 <= fc034781
     597  1.9 0x00000070             s5 <= b18ea660
     598  1.9 0x00000074             fp <= 2535fc00
     602  1.9 0x00000078             s2 <= 2ed4d48a
     603  1.9 0x0000007c             s3 <= 9d0a2001
     604  1.9 0x00000080             s4 <= 21394381
     605  1.9 0x00000084             s5 <= 73a755a0
     606  1.9 0x00000088             fp <= 0000038f
     610  1.9 0x0000008c             s2 <= 2ed4d0fb
     611  1.9 0x00000090             s3 <= 9d0a238e
     612  1.9 0x00000094             s4 <= 21394710
     613  1.9 0x00000098             s5 <= 73a75211
     614  1.9 0x0000009c             fp <= 0000038f
     618  1.9 0x000000a0             s2 <= d12b3294
     619  1.9 0x000000a4             s3 <= 9d0a2001
     620  1.9 0x000000a8             s4 <= 21394a9f
     621  1.9 0x000000ac             s5 <= 8c58b17e
     622  1.9 0x000000b0             fp <= 6d0289af
     626  1.9 0x000000b4             fp <= 9bd7571b
     630  1.9 0x000000b8             s3 <= 06dd771a
     631  1.9 0x000000bc             s6 <= 08d9dd3b
     635  1.9 0x000000c0             s6 <= 37aeaaa7
     639  1.9 0x000000c4             s3 <= 3173ddbd
     640  1.9 0x000000c8             fp <= 08d9dd3b
     644  1.9 0x000000cc             fp <= 37aeaaa7
     648  1.9 0x000000d0             fp <= 58e7f546
     652  1.9 0x000000d4             s3 <= 699428fb
     653  1.9 0x000000d8             fp <= c5ea7b66
     657  1.9 0x000000dc             fp <= f4bf48d2
     661  1.9 0x000000e0             fp <= 15f89371
     665  1.9 0x000000e4             s3 <= 7c6cbb8a
     666  1.9 0x000000e8             s4 <= 0000038f
     670  1.9 0x000000ec             s1 <= 6d0289af
     671  1.9 0x000000f0             s2 <= d12b2f05
     672  1.9 0x000000f4             s3 <= 7c6cb805
     673  1.9 0x000000f8             s4 <= 0000038f
     677  1.9 0x000000fc             s1 <= 6d028d3e
     678  1.9 0x00000100             s2 <= 2ed4d48a
     679  1.9 0x00000104             s3 <= 7c6cbb8a
     680  1.9 0x00000108             s5 <= 0000038f
     681  1.9 0x0000010c             t0 <= 00000000
     684  1.9 0x00000110             s1 <= 6d0290cd
     685  1.9 0x00000114             s2 <= 2ed4d0fb
     686  1.9 0x00000118             s3 <= 7c6cb805
     687  1.9 0x0000011c             s5 <= 0000038f
     688  1.9 0x00000120             t0 <= 00000000
     691  1.9 0x00000124             s1 <= 6d02945c
     692  1.9 0x00000128             s2 <= d12b3294
     693  1.9 0x0000012c             s3 <= 7c6cbb8a
     694  1.9 0x00000130             t1 <= 00000004
     698  1.9 0x00000134               
     699  1.9 0x00000048             fp <= 8debbd30
     700  1.9 0x0000004c             s1 <= 55ab5fc8
     701  1.9 0x00000050             s2 <= c6ef6016
     702  1.9 0x00000054             s3 <= 000ca9e1
     703  1.9 0x00000058             s4 <= 26914849
     704  1.9 0x0000005c             s5 <= 070a4a50
     705  1.9 0x00000060             fp <= e3971cf8
     709  1.9 0x00000064             s2 <= e358431e
     710  1.9 0x00000068             s3 <= e39bb519
     711  1.9 0x0000006c             s4 <= 0a286541
     712  1.9 0x00000070             s5 <= 23732d58
     713  1.9 0x00000074             fp <= 39427cc0
     717  1.9 0x00000078             s2 <= 55ea39a2
     718  1.9 0x0000007c             s3 <= dad9c9d9
     719  1.9 0x00000080             s4 <= 436ae201
     720  1.9 0x00000084             s5 <= 15cf4f68
     721  1.9 0x00000088             fp <= 0000038f
     725  1.9 0x0000008c             s2 <= 55ea3613
     726  1.9 0x00000090             s3 <= dad9ca56
     727  1.9 0x00000094             s4 <= 436ae590
     728  1.9 0x00000098             s5 <= 15cf4bd9
     729  1.9 0x0000009c             fp <= 0000038f
     733  1.9 0x000000a0             s2 <= aa15cd7c
     734  1.9 0x000000a4             s3 <= dad9c9d9
     735  1.9 0x000000a8             s4 <= 436ae91f
     736  1.9 0x000000ac             s5 <= ea30b7b6
     737  1.9 0x000000b0             fp <= 55ab6357
     741  1.9 0x000000b4             fp <= ab9595db
     745  1.9 0x000000b8             s3 <= 714c5c02
     746  1.9 0x000000bc             s6 <= 0140f5a3
     750  1.9 0x000000c0             s6 <= 572b2827
     754  1.9 0x000000c4             s3 <= 26677425
     755  1.9 0x000000c8             fp <= 0140f5a3
     759  1.9 0x000000cc             fp <= 572b2827
     763  1.9 0x000000d0             fp <= 9a961146
     767  1.9 0x000000d4             s3 <= bcf16563
     768  1.9 0x000000d8             fp <= f041710e
     772  1.9 0x000000dc             fp <= 462ba392
     776  1.9 0x000000e0             fp <= 89968cb1
     780  1.9 0x000000e4             s3 <= 3567e9d2
     781  1.9 0x000000e8             s4 <= 0000038f
     785  1.9 0x000000ec             s1 <= 55ab6357
     786  1.9 0x000000f0             s2 <= aa15c9ed
     787  1.9 0x000000f4             s3 <= 3567ea5d
     788  1.9 0x000000f8             s4 <= 0000038f
     792  1.9 0x000000fc             s1 <= 55ab66e6
     793  1.9 0x00000100             s2 <= 55ea39a2
     794  1.9 0x00000104             s3 <= 3567e9d2
     795  1.9 0x00000108             s5 <= 0000038f
     796  1.9 0x0000010c             t0 <= 00000000
     799  1.9 0x00000110             s1 <= 55ab6a75
     800  1.9 0x00000114             s2 <= 55ea3613
     801  1.9 0x00000118             s3 <= 3567ea5d
     802  1.9 0x0000011c             s5 <= 0000038f
     803  1.9 0x00000120             t0 <= 00000000
     806  1.9 0x00000124             s1 <= 55ab6e04
     807  1.9 0x00000128             s2 <= aa15cd7c
     808  1.9 0x0000012c             s3 <= 3567e9d2
     809  1.9 0x00000130             t1 <= 00000005
     813  1.9 0x00000134               
     814  1.9 0x00000048             fp <= 74767df0
     815  1.9 0x0000004c             s1 <= b6cc6bb8
     816  1.9 0x00000050             s2 <= 0cc9124e
     817  1.9 0x00000054             s3 <= 000ca9e1
     818  1.9 0x00000058             s4 <= 3293e2c9
     819  1.9 0x0000005c             s5 <= f90aaf90
     820  1.9 0x00000060             fp <= 2b42e9a8
     824  1.9 0x00000064             s2 <= e18628a6
     825  1.9 0x00000068             s3 <= 2b4e4049
     826  1.9 0x0000006c             s4 <= 5dd6cc71
     827  1.9 0x00000070             s5 <= cdc7c5e8
     828  1.9 0x00000074             fp <= e20f5560
     832  1.9 0x00000078             s2 <= 00892cba
     833  1.9 0x0000007c             s3 <= c9411529
     834  1.9 0x00000080             s4 <= 3fe621d1
     835  1.9 0x00000084             s5 <= 14478f78
     836  1.9 0x00000088             fp <= 0000038f
     840  1.9 0x0000008c             s2 <= 0089292b
     841  1.9 0x00000090             s3 <= c94116a6
     842  1.9 0x00000094             s4 <= 3fe62560
     843  1.9 0x00000098             s5 <= 14478be9
     844  1.9 0x0000009c             fp <= 0000038f
     848  1.9 0x000000a0             s2 <= ff76da64
     849  1.9 0x000000a4             s3 <= c9411529
     850  1.9 0x000000a8             s4 <= 3fe628ef
     851  1.9 0x000000ac             s5 <= ebb877a6
     852  1.9 0x000000b0             fp <= b6cc6f47
     856  1.9 0x000000b4             fp <= b75594e3
     860  1.9 0x000000b8             s3 <= 7e1481ca
     861  1.9 0x000000bc             s6 <= 6e22009b
     865  1.9 0x000000c0             s6 <= 6eab2637
     869  1.9 0x000000c4             s3 <= 10bfa7fd
     870  1.9 0x000000c8             fp <= 6e22009b
     874  1.9 0x000000cc             fp <= 6eab2637
     878  1.9 0x000000d0             fp <= ae914f26
     882  1.9 0x000000d4             s3 <= be2ee8db
     883  1.9 0x000000d8             fp <= 655dbade
     887  1.9 0x000000dc             fp <= 65e6e07a
     891  1.9 0x000000e0             fp <= a5cd0969
     895  1.9 0x000000e4             s3 <= 1be3e1b2
     896  1.9 0x000000e8             s4 <= 0000038f
     900  1.9 0x000000ec             s1 <= b6cc6f47
     901  1.9 0x000000f0             s2 <= ff76d6d5
     902  1.9 0x000000f4             s3 <= 1be3e23d
     903  1.9 0x000000f8             s4 <= 0000038f
     907  1.9 0x000000fc             s1 <= b6cc72d6
     908  1.9 0x00000100             s2 <= 00892cba
     909  1.9 0x00000104             s3 <= 1be3e1b2
     910  1.9 0x00000108             s5 <= 0000038f
     911  1.9 0x0000010c             t0 <= 00000000
     914  1.9 0x00000110             s1 <= b6cc7665
     915  1.9 0x00000114             s2 <= 0089292b
     916  1.9 0x00000118             s3 <= 1be3e23d
     917  1.9 0x0000011c             s5 <= 0000038f
     918  1.9 0x00000120             t0 <= 00000000
     921  1.9 0x00000124             s1 <= b6cc79f4
     922  1.9 0x00000128             s2 <= ff76da64
     923  1.9 0x0000012c             s3 <= 1be3e1b2
     924  1.9 0x00000130             t1 <= 00000006
     928  1.9 0x00000134               
     929  1.9 0x00000048             fp <= ca316b50
     930  1.9 0x0000004c             s1 <= 4941bd88
     931  1.9 0x00000050             s2 <= 3ff0286e
     932  1.9 0x00000054             s3 <= 000ca9e1
     933  1.9 0x00000058             s4 <= d30cfdb9
     934  1.9 0x0000005c             s5 <= d4fbee30
     935  1.9 0x00000060             fp <= 137328d8
     939  1.9 0x00000064             s2 <= 2c7cff96
     940  1.9 0x00000068             s3 <= 137f8139
     941  1.9 0x0000006c             s4 <= e6802691
     942  1.9 0x00000070             s5 <= c188c558
     943  1.9 0x00000074             fp <= 5cb4e660
     947  1.9 0x00000078             s2 <= 3037e6ca
     948  1.9 0x0000007c             s3 <= 4fcb6759
     949  1.9 0x00000080             s4 <= 43350cf1
     950  1.9 0x00000084             s5 <= 9b2c2108
     951  1.9 0x00000088             fp <= 0000038f
     955  1.9 0x0000008c             s2 <= 3037e33b
     956  1.9 0x00000090             s3 <= 4fcb64d6
     957  1.9 0x00000094             s4 <= 43351080
     958  1.9 0x00000098             s5 <= 9b2c1d79
     959  1.9 0x0000009c             fp <= 0000038f
     963  1.9 0x000000a0             s2 <= cfc82054
     964  1.9 0x000000a4             s3 <= 4fcb6759
     965  1.9 0x000000a8             s4 <= 4335140f
     966  1.9 0x000000ac             s5 <= 64d3e616
     967  1.9 0x000000b0             fp <= 4941c117
     971  1.9 0x000000b4             fp <= 7979a0c3
     975  1.9 0x000000b8             s3 <= 36b2c79a
     976  1.9 0x000000bc             s6 <= c2bb5e4b
     980  1.9 0x000000c0             s6 <= f2f33df7
     984  1.9 0x000000c4             s3 <= c441fa6d
     985  1.9 0x000000c8             fp <= c2bb5e4b
     989  1.9 0x000000cc             fp <= f2f33df7
     993  1.9 0x000000d0             fp <= 36285206
     997  1.9 0x000000d4             s3 <= f269a86b
     998  1.9 0x000000d8             fp <= 7f6a0f8e
    1002  1.9 0x000000dc             fp <= afa1ef3a
    1006  1.9 0x000000e0             fp <= f2d70349
    1010  1.9 0x000000e4             s3 <= 00beab22
    1011  1.9 0x000000e8             s4 <= 0000038f
    1015  1.9 0x000000ec             s1 <= 4941c117
    1016  1.9 0x000000f0             s2 <= cfc81cc5
    1017  1.9 0x000000f4             s3 <= 00bea8ad
    1018  1.9 0x000000f8             s4 <= 0000038f
    1022  1.9 0x000000fc             s1 <= 4941c4a6
    1023  1.9 0x00000100             s2 <= 3037e6ca
    1024  1.9 0x00000104             s3 <= 00beab22
    1025  1.9 0x00000108             s5 <= 0000038f
    1026  1.9 0x0000010c             t0 <= 00000000
    1029  1.9 0x00000110             s1 <= 4941c835
    1030  1.9 0x00000114             s2 <= 3037e33b
    1031  1.9 0x00000118             s3 <= 00bea8ad
    1032  1.9 0x0000011c             s5 <= 0000038f
    1033  1.9 0x00000120             t0 <= 00000000
    1036  1.9 0x00000124             s1 <= 4941cbc4
    1037  1.9 0x00000128             s2 <= cfc82054
    1038  1.9 0x0000012c             s3 <= 00beab22
    1039  1.9 0x00000130             t1 <= 00000007
    1043  1.9 0x00000134               
    1044  1.9 0x00000048             fp <= f02f5c50
    1045  1.9 0x0000004c             s1 <= 44846728
    1046  1.9 0x00000050             s2 <= a682fdfe
    1047  1.9 0x00000054             s3 <= 000ca9e1
    1048  1.9 0x00000058             s4 <= 8f9981f9
    1049  1.9 0x0000005c             s5 <= 46a12130
    1050  1.9 0x00000060             fp <= 34b3c378
    1054  1.9 0x00000064             s2 <= 71cf3a86
    1055  1.9 0x00000068             s3 <= 34bf6a99
    1056  1.9 0x0000006c             s4 <= c44d4571
    1057  1.9 0x00000070             s5 <= 11ed5db8
    1058  1.9 0x00000074             fp <= 79382aa0
    1062  1.9 0x00000078             s2 <= 0768f01a
    1063  1.9 0x0000007c             s3 <= 4d874039
    1064  1.9 0x00000080             s4 <= 3d857011
    1065  1.9 0x00000084             s5 <= 674acce8
    1066  1.9 0x00000088             fp <= 0000038f
    1070  1.9 0x0000008c             s2 <= 0768ec8b
    1071  1.9 0x00000090             s3 <= 4d8743b6
    1072  1.9 0x00000094             s4 <= 3d8573a0
    1073  1.9 0x00000098             s5 <= 674ac959
    1074  1.9 0x0000009c             fp <= 0000038f
    1078  1.9 0x000000a0             s2 <= f8971704
    1079  1.9 0x000000a4             s3 <= 4d874039
    1080  1.9 0x000000a8             s4 <= 3d85772f
    1081  1.9 0x000000ac             s5 <= 98b53a36
    1082  1.9 0x000000b0             fp <= 44846ab7
    1086  1.9 0x000000b4             fp <= 4bed53b3
    1090  1.9 0x000000b8             s3 <= 066a138a
    1091  1.9 0x000000bc             s6 <= 9071badb
    1095  1.9 0x000000c0             s6 <= 97daa3d7
    1099  1.9 0x000000c4             s3 <= 91b0b05d
    1100  1.9 0x000000c8             fp <= 9071badb
    1104  1.9 0x000000cc             fp <= 97daa3d7
    1108  1.9 0x000000d0             fp <= d5601b06
    1112  1.9 0x000000d4             s3 <= 44d0ab5b
    1113  1.9 0x000000d8             fp <= 19e4822e
    1117  1.9 0x000000dc             fp <= 214d6b2a
    1121  1.9 0x000000e0             fp <= 5ed2e259
    1125  1.9 0x000000e4             s3 <= 1a024902
    1126  1.9 0x000000e8             s4 <= 0000038f
    1130  1.9 0x000000ec             s1 <= 44846ab7
    1131  1.9 0x000000f0             s2 <= f8971375
    1132  1.9 0x000000f4             s3 <= 1a024a8d
    1133  1.9 0x000000f8             s4 <= 0000038f
    1137  1.9 0x000000fc             s1 <= 44846e46
    1138  1.9 0x00000100             s2 <= 0768f01a
    1139  1.9 0x00000104             s3 <= 1a024902
    1140  1.9 0x00000108             s5 <= 0000038f
    1141  1.9 0x0000010c             t0 <= 00000000
    1144  1.9 0x00000110             s1 <= 448471d5
    1145  1.9 0x00000114             s2 <= 0768ec8b
    1146  1.9 0x00000118             s3 <= 1a024a8d
    1147  1.9 0x0000011c             s5 <= 0000038f
    1148  1.9 0x00000120             t0 <= 00000000
    1151  1.9 0x00000124             s1 <= 44847564
    1152  1.9 0x00000128             s2 <= f8971704
    1153  1.9 0x0000012c             s3 <= 1a024902
    1154  1.9 0x00000130             t1 <= 00000008
    1158  1.9 0x00000134               
    1159  1.9 0x00000048             fp <= 1699d190
    1160  1.9 0x0000004c             s1 <= 9cc65208
    1161  1.9 0x00000050             s2 <= 8e21ce1e
    1162  1.9 0x00000054             s3 <= 000ca9e1
    1163  1.9 0x00000058             s4 <= 630d0a19
    1164  1.9 0x0000005c             s5 <= 503daff0
    1165  1.9 0x00000060             fp <= b3602398
    1169  1.9 0x00000064             s2 <= dac1aa86
    1170  1.9 0x00000068             s3 <= b36c8a79
    1171  1.9 0x0000006c             s4 <= 166d2db1
    1172  1.9 0x00000070             s5 <= 9cdd8c58
    1173  1.9 0x00000074             fp <= 502675a0
    1177  1.9 0x00000078             s2 <= 7564cb1a
    1178  1.9 0x0000007c             s3 <= e34affd9
    1179  1.9 0x00000080             s4 <= 6693a351
    1180  1.9 0x00000084             s5 <= b348e948
    1181  1.9 0x00000088             fp <= 0000038f
    1185  1.9 0x0000008c             s2 <= 7564c78b
    1186  1.9 0x00000090             s3 <= e34afc56
    1187  1.9 0x00000094             s4 <= 6693a6e0
    1188  1.9 0x00000098             s5 <= b348e5b9
    1189  1.9 0x0000009c             fp <= 0000038f
    1193  1.9 0x000000a0             s2 <= 8a9b3c04
    1194  1.9 0x000000a4             s3 <= e34affd9
    1195  1.9 0x000000a8             s4 <= 6693aa6f
    1196  1.9 0x000000ac             s5 <= 4cb71dd6
    1197  1.9 0x000000b0             fp <= 9cc65597
    1201  1.9 0x000000b4             fp <= 122b1993
    1205  1.9 0x000000b8             s3 <= f161e64a
    1206  1.9 0x000000bc             s6 <= aef16b9b
    1210  1.9 0x000000c0             s6 <= 24562f97
    1214  1.9 0x000000c4             s3 <= d537c9dd
    1215  1.9 0x000000c8             fp <= aef16b9b
    1219  1.9 0x000000cc             fp <= 24562f97
    1223  1.9 0x000000d0             fp <= 8ae9da06
    1227  1.9 0x000000d4             s3 <= 5fde13db
    1228  1.9 0x000000d8             fp <= 27b02c0e
    1232  1.9 0x000000dc             fp <= 9d14f00a
    1236  1.9 0x000000e0             fp <= 03a89a79
    1240  1.9 0x000000e4             s3 <= 5c7689a2
    1241  1.9 0x000000e8             s4 <= 0000038f
    1245  1.9 0x000000ec             s1 <= 9cc65597
    1246  1.9 0x000000f0             s2 <= 8a9b3875
    1247  1.9 0x000000f4             s3 <= 5c768a2d
    1248  1.9 0x000000f8             s4 <= 0000038f
    1252  1.9 0x000000fc             s1 <= 9cc65926
    1253  1.9 0x00000100             s2 <= 7564cb1a
    1254  1.9 0x00000104             s3 <= 5c7689a2
    1255  1.9 0x00000108             s5 <= 0000038f
    1256  1.9 0x0000010c             t0 <= 00000000
    1259  1.9 0x00000110             s1 <= 9cc65cb5
    1260  1.9 0x00000114             s2 <= 7564c78b
    1261  1.9 0x00000118             s3 <= 5c768a2d
    1262  1.9 0x0000011c             s5 <= 0000038f
    1263  1.9 0x00000120             t0 <= 00000000
    1266  1.9 0x00000124             s1 <= 9cc66044
    1267  1.9 0x00000128             s2 <= 8a9b3c04
    1268  1.9 0x0000012c             s3 <= 5c7689a2
    1269  1.9 0x00000130             t1 <= 00000009
    1273  1.9 0x00000134               
    1274  1.9 0x00000048             fp <= e2d57110
    1275  1.9 0x0000004c             s1 <= e3321e88
    1276  1.9 0x00000050             s2 <= 09d3c77e
    1277  1.9 0x00000054             s3 <= 000ca9e1
    1278  1.9 0x00000058             s4 <= 4eb35a59
    1279  1.9 0x0000005c             s5 <= 3707a070
    1280  1.9 0x00000060             fp <= c6078f98
    1284  1.9 0x00000064             s2 <= 43cc37e6
    1285  1.9 0x00000068             s3 <= c60b2679
    1286  1.9 0x0000006c             s4 <= 14bae9f1
    1287  1.9 0x00000070             s5 <= 710010d8
    1288  1.9 0x00000074             fp <= a939ae20
    1292  1.9 0x00000078             s2 <= 656d763a
    1293  1.9 0x0000007c             s3 <= 6f328859
    1294  1.9 0x00000080             s4 <= bdf49811
    1295  1.9 0x00000084             s5 <= 38399d48
    1296  1.9 0x00000088             fp <= 0000038f
    1300  1.9 0x0000008c             s2 <= 656d72ab
    1301  1.9 0x00000090             s3 <= 6f328bd6
    1302  1.9 0x00000094             s4 <= bdf49ba0
    1303  1.9 0x00000098             s5 <= 383999b9
    1304  1.9 0x0000009c             fp <= 0000038f
    1308  1.9 0x000000a0             s2 <= 9a9290e4
    1309  1.9 0x000000a4             s3 <= 6f328859
    1310  1.9 0x000000a8             s4 <= bdf49f2f
    1311  1.9 0x000000ac             s5 <= c7c669d6
    1312  1.9 0x000000b0             fp <= e3322217
    1316  1.9 0x000000b4             fp <= 489f9133
    1320  1.9 0x000000b8             s3 <= 27ad196a
    1321  1.9 0x000000bc             s6 <= 2bd1afbb
    1325  1.9 0x000000c0             s6 <= 913f1ed7
    1329  1.9 0x000000c4             s3 <= b69207bd
    1330  1.9 0x000000c8             fp <= 2bd1afbb
    1334  1.9 0x000000cc             fp <= 913f1ed7
    1338  1.9 0x000000d0             fp <= 4f33be06
    1342  1.9 0x000000d4             s3 <= f9a1b9bb
    1343  1.9 0x000000d8             fp <= 3265dc8e
    1347  1.9 0x000000dc             fp <= 97d34baa
    1351  1.9 0x000000e0             fp <= 55c7ead9
    1355  1.9 0x000000e4             s3 <= ac665362
    1356  1.9 0x000000e8             s4 <= 0000038f
    1360  1.9 0x000000ec             s1 <= e3322217
    1361  1.9 0x000000f0             s2 <= 9a928d55
    1362  1.9 0x000000f4             s3 <= ac6650ed
    1363  1.9 0x000000f8             s4 <= 0000038f
    1367  1.9 0x000000fc             s1 <= e33225a6
    1368  1.9 0x00000100             s2 <= 656d763a
    1369  1.9 0x00000104             s3 <= ac665362
    1370  1.9 0x00000108             s5 <= 0000038f
    1371  1.9 0x0000010c             t0 <= 00000000
    1374  1.9 0x00000110             s1 <= e3322935
    1375  1.9 0x00000114             s2 <= 656d72ab
    1376  1.9 0x00000118             s3 <= ac6650ed
    1377  1.9 0x0000011c             s5 <= 0000038f
    1378  1.9 0x00000120             t0 <= 00000000
    1381  1.9 0x00000124             s1 <= e3322cc4
    1382  1.9 0x00000128             s2 <= 9a9290e4
    1383  1.9 0x0000012c             s3 <= ac665362
    1384  1.9 0x00000130             t1 <= 0000000a
    1388  1.9 0x00000134               
    1393  1.9 0x00000138             sp <= 00002ffc
    1394  1.9 0x0000013c               
    1399  1.9 0x00000010               
$finish called at time : 26825333 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 326
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:23 . Memory (MB): peak = 9604.812 ; gain = 0.000 ; free physical = 5266 ; free virtual = 18294
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 9604.812 ; gain = 0.000 ; free physical = 5266 ; free virtual = 18294
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:40 . Memory (MB): peak = 9604.812 ; gain = 0.000 ; free physical = 5266 ; free virtual = 18294
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 9604.812 ; gain = 0.000 ; free physical = 4513 ; free virtual = 17924
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     209  3.8 0x00000018             a5 <= 00002fd4
     210  3.3 0x0000001c             a4 <= 0000038f
     211  3.0 0x00000020               mem[00000fd4] <= 0000038f
     212  2.7 0x00000024             a1 <= 0000000a
     213  2.5 0x00000028             t1 <= 00000000
     214  2.4 0x0000002c             fp <= 000004d2
     215  2.2 0x00000030             s1 <= 00000224
     216  2.1 0x00000034             s2 <= 00001000
     217  2.0 0x00000038             s2 <= 00000911
     218  2.0 0x0000003c             s3 <= 000003b4
     219  1.9 0x00000040             s4 <= 00000306
     220  1.8 0x00000044             s5 <= 000001b0
     221  1.8 0x00000048             fp <= 00136864
     222  1.7 0x0000004c             s1 <= 002192f4
     223  1.7 0x00000050             s2 <= 000b3238
     224  1.6 0x00000054             s3 <= 00051a20
     225  1.6 0x00000058             s4 <= 00000000
     226  1.6 0x0000005c             s5 <= 00000000
     227  1.5 0x00000060             fp <= 0034fb58
     228  1.5 0x00000064             s2 <= ffd636e0
     229  1.5 0x00000068             s3 <= 0031e178
     230  1.5 0x0000006c             s4 <= 0034fb58
     231  1.5 0x00000070             s5 <= ffcb04a8
     232  1.4 0x00000074             fp <= 00568e4c
     233  1.4 0x00000078             s2 <= 0080576c
     234  1.4 0x0000007c             s3 <= 00676f34
     235  1.4 0x00000080             s4 <= 008b89a4
     236  1.4 0x00000084             s5 <= 008b89a4
     237  1.4 0x00000088             fp <= 0000038f
     238  1.4 0x0000008c             s2 <= 00802798
[        238] Error: wrong result written. Expected to write 0x008053dd, but wrote 0x00802798
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5833666 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 9604.812 ; gain = 0.000 ; free physical = 4435 ; free virtual = 17854
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/afs/inf.ed.ac.uk/group/teaching/cd/VivadoData/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/deps_test.hex'
INFO: [SIM-utils-43] Exported '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/mbrot.hex'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/rv32im_rm_0/rv32im_rm_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32im_rm_0
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_control_unit
INFO: [VRFC 10-311] analyzing module rv32im_rm_0_rv32im_ref
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/video_clock_gen/video_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/ip/cpu_clock_gen/cpu_clock_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_clock_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_cache.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_cache
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/branch_predictor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_predictor
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/bypass_or_stall.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bypass_or_stall
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/csr_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dccm_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dccm_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module divider
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/dvi_display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dvi_display
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/exec_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module exec_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/fetch_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/frame_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/msec_timer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module msec_timer
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/predictor_state.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module predictor_state
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ras.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ras
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/resync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module resync
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/ssd_driver.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ssd_driver
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/store_queue.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module store_queue
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/hdl/vga_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim/glbl.v:6]
xvhdl --incr --relax -prj tb_vhdl.prj
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /disk/scratch/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 95fd6483fba6478a841c2114f1757849 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.dvi_constants
Compiling module xil_defaultlib.ssd_driver
Compiling module xil_defaultlib.resync
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=39.0,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.cpu_clock_gen_clk_wiz
Compiling module xil_defaultlib.cpu_clock_gen
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=40.0,...
Compiling module xil_defaultlib.video_clock_gen_clk_wiz
Compiling module xil_defaultlib.video_clock_gen
Compiling module xil_defaultlib.branch_cache_default
Compiling module xil_defaultlib.predictor_state_default
Compiling module xil_defaultlib.ras_default
Compiling module xil_defaultlib.branch_predictor_default
Compiling module xil_defaultlib.fetch_unit
Compiling module xil_defaultlib.decoder
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.divider
Compiling module xil_defaultlib.bypass_or_stall
Compiling module xil_defaultlib.store_queue
Compiling module xil_defaultlib.dccm_ram
Compiling module xil_defaultlib.exec_unit
Compiling module xil_defaultlib.control_unit
Compiling module xil_defaultlib.cpu
Compiling module xil_defaultlib.vga_control
Compiling module xil_defaultlib.frame_buffer_default
Compiling architecture behavioral of entity xil_defaultlib.TMDS_Encoder [tmds_encoder_default]
Compiling architecture behavioral of entity xil_defaultlib.SyncAsync [\SyncAsync(kresetto='1')\]
Compiling architecture behavioral of entity xil_defaultlib.ResetBridge [resetbridge_default]
Compiling architecture obufds_v of entity unisim.OBUFDS [\OBUFDS(iostandard="TMDS_33")(1,...]
Compiling secureip modules ...
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture oserdese2_v of entity unisim.OSERDESE2 [\OSERDESE2(data_rate_tq="SDR",da...]
Compiling architecture behavioral of entity xil_defaultlib.OutputSERDES [outputserdes_default]
Compiling architecture behavioral of entity xil_defaultlib.rgb2dvi [\rgb2dvi(kgenerateserialclk=fals...]
Compiling architecture rgb2dvi_0_arch of entity xil_defaultlib.rgb2dvi_0 [rgb2dvi_0_default]
Compiling module xil_defaultlib.msec_timer
Compiling module xil_defaultlib.dvi_display
Compiling module xil_defaultlib.top
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.DSP48E1(ACASCREG=0,ALUMODEREG=0,...
Compiling module unisims_ver.MUXF8
Compiling module xil_defaultlib.rv32im_rm_0_control_unit
Compiling module xil_defaultlib.rv32im_rm_0_rv32im_ref
Compiling module xil_defaultlib.rv32im_rm_0
Compiling module xil_defaultlib.tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
run_program: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 9621.008 ; gain = 0.000 ; free physical = 4437 ; free virtual = 17858
INFO: [USF-XSim-69] 'elaborate' step finished in '19' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -view {/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
open_wave_config /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb_waves.wcfg
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 4 ns  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(0)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(1)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
Time: 3758662 ps  Iteration: 2  Process: /tb/dut/u_dvi_display/u_rgb2dvi/U0/\DataEncoders(2)\/DataEncoder/line__154  File: /afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/proj/RV32IM_PYNQ_Z2.ip_user_files/ipstatic/src/TMDS_Encoder.vhd
     199 x.x 0x00000000             sp <= 00003000
     201 10.0 0x00000004             sp <= 00003000
     202  5.5 0x00000008             sp <= 00002ffc
     203  4.0 0x0000000c             ra <= 00000010
     208  4.5 0x00000014             sp <= 00002fd4
     209  3.8 0x00000018             a5 <= 00002fd4
     210  3.3 0x0000001c             a4 <= 0000038f
     213  3.2 0x00000020               mem[00000fd4] <= 0000038f
     214  3.0 0x00000024             a1 <= 0000000a
     215  2.7 0x00000028             t1 <= 00000000
     216  2.6 0x0000002c             fp <= 000004d2
     217  2.4 0x00000030             s1 <= 00000224
     218  2.3 0x00000034             s2 <= 00001000
     219  2.2 0x00000038             s2 <= 00000911
     220  2.1 0x0000003c             s3 <= 000003b4
     221  2.0 0x00000040             s4 <= 00000306
     222  2.0 0x00000044             s5 <= 000001b0
     223  1.8 0x00000048             fp <= 00136864
     224  1.8 0x0000004c             s1 <= 002192f4
     225  1.8 0x00000050             s2 <= 000b3238
     226  1.7 0x00000054             s3 <= 00051a20
     227  1.7 0x00000058             s4 <= 00000000
     228  1.6 0x0000005c             s5 <= 00000000
     229  1.6 0x00000060             fp <= 0034fb58
     230  1.6 0x00000064             s2 <= ffd636e0
     231  1.6 0x00000068             s3 <= 0031e178
     232  1.5 0x0000006c             s4 <= 0034fb58
     233  1.5 0x00000070             s5 <= ffcb04a8
     234  1.5 0x00000074             fp <= 00568e4c
     235  1.5 0x00000078             s2 <= 0080576c
     236  1.5 0x0000007c             s3 <= 00676f34
     237  1.5 0x00000080             s4 <= 008b89a4
     238  1.4 0x00000084             s5 <= 008b89a4
     239  1.4 0x00000088             fp <= 0000038f
     240  1.4 0x0000008c             s2 <= 00802798
[        240] Error: wrong result written. Expected to write 0x008053dd, but wrote 0x00802798
Testbench detected faulty CPU behaviour, terminating simulation early

$finish called at time : 5866999 ps : File "/afs/inf.ed.ac.uk/user/s17/s1740055/CArD/prac2/src/sim/tb.v" Line 630
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 9627.828 ; gain = 6.820 ; free physical = 4423 ; free virtual = 17848
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 17:34:20 2019...
