// SPDX-FileCopyrightText: Copyright (c) 2024 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
// SPDX-License-Identifier: Apache-2.0
//! Design loading pipeline: netlist → AIG → staged → script → SDF.
//!
//! Shared between all simulation binaries.

use std::path::{Path, PathBuf};

use crate::aig::{DriverType, AIG};
use crate::aigpdk::AIGPDKLeafPins;
use crate::cell_library::{ChainedPinProvider, RuntimeCellLibrary};
use crate::display::extract_display_info_from_json;
use crate::flatten::FlattenedScriptV1;
use crate::pe::{process_partitions, Partition};
use crate::repcut::RCHyperGraph;
use crate::pdk::{detect_library_from_file, CellLibrary};
use crate::sky130::SKY130LeafPins;
use crate::staging::{build_staged_aigs, StagedAIG};
use netlistdb::NetlistDB;
use rayon::prelude::*;

/// Parameters for loading a design.
pub struct DesignArgs {
    pub netlist_verilog: PathBuf,
    pub top_module: Option<String>,
    pub level_split: Vec<usize>,
    pub num_blocks: usize,
    pub json_path: Option<PathBuf>,
    pub sdf: Option<PathBuf>,
    pub sdf_corner: String,
    pub sdf_debug: bool,
    /// Clock period in picoseconds for SDF timing. Defaults to 25000 if not set.
    pub clock_period_ps: Option<u64>,
    /// Enable selective X-propagation.
    pub xprop: bool,
    /// Path to Liberty library file for timing data (pre-layout, no SDF needed).
    pub liberty: Option<PathBuf>,
    /// Path to a Jacquard timing-IR (.jtir) file. Mutually exclusive with `sdf`.
    pub timing_ir: Option<PathBuf>,
    /// Optional `--timing-corner <NAME>`. When set, the IR's corner of
    /// that name is selected; when unset, corner index 0 (the first
    /// declared corner) is used.
    pub timing_corner: Option<String>,
    /// User-supplied Verilog cell library files. Each is parsed at
    /// startup via `sverilogparse` and made available to the netlist
    /// reader through `ChainedPinProvider`. Sibling
    /// `<file>.cells.toml` manifests are autoloaded for per-cell
    /// `kind` annotations. See ADR 0010 and
    /// `docs/plans/declarative-cell-metadata.md`.
    pub cell_library: Vec<PathBuf>,
}

/// Result of loading a design: everything needed for simulation.
pub struct LoadedDesign {
    pub netlistdb: NetlistDB,
    pub aig: AIG,
    pub script: FlattenedScriptV1,
    /// Path to JSON file with display format strings.
    pub json_path: PathBuf,
}

/// Load a design through the full pipeline: netlist → AIG → staged → script.
///
/// Detects cell library (AIGPDK, SKY130, or GF180MCU), loads display info
/// from JSON, builds the flattened script, and optionally loads SDF timing
/// data.
pub fn load_design(args: &DesignArgs) -> LoadedDesign {
    // Detect cell library
    let lib = detect_library_from_file(&args.netlist_verilog).expect("Failed to read netlist file");
    clilog::info!("Detected cell library: {}", lib);

    if lib == CellLibrary::Mixed {
        panic!("Mixed cells from multiple PDKs in netlist not supported");
    }

    // Load any user-supplied runtime cell libraries (`--cell-library`).
    // Empty when no flags were passed; in that case the chained
    // provider degenerates to its built-in fallback.
    let runtime_lib = if args.cell_library.is_empty() {
        RuntimeCellLibrary::default()
    } else {
        let loaded = RuntimeCellLibrary::from_files(&args.cell_library)
            .unwrap_or_else(|e| panic!("loading --cell-library: {e}"));
        clilog::info!(
            "Loaded {} cell-library pin entries, {} kind annotations from --cell-library",
            loaded.pin_entry_count(),
            loaded.kind_entry_count()
        );
        loaded
    };

    let netlistdb = match lib {
        CellLibrary::SKY130 => {
            let provider = ChainedPinProvider {
                runtime: &runtime_lib,
                fallback: &SKY130LeafPins,
            };
            NetlistDB::from_sverilog_file(
                &args.netlist_verilog,
                args.top_module.as_deref(),
                &provider,
            )
            .expect("cannot build netlist")
        }
        // GF180MCU (7t5v0 + 9t5v0). Combinational + sequential paths
        // (DFFs, latches, scan, clock-gating) are all wired through
        // `AIG::from_netlistdb` → `gf180mcu_postprocess`.
        CellLibrary::GF180MCU => {
            let provider = ChainedPinProvider {
                runtime: &runtime_lib,
                fallback: &crate::gf180mcu::GF180MCULeafPins,
            };
            NetlistDB::from_sverilog_file(
                &args.netlist_verilog,
                args.top_module.as_deref(),
                &provider,
            )
            .expect("cannot build netlist")
        }
        CellLibrary::AIGPDK | CellLibrary::Mixed => {
            let provider = ChainedPinProvider {
                runtime: &runtime_lib,
                fallback: &AIGPDKLeafPins(),
            };
            NetlistDB::from_sverilog_file(
                &args.netlist_verilog,
                args.top_module.as_deref(),
                &provider,
            )
            .expect("cannot build netlist")
        }
    };

    // P3a: runtime_lib is wired into the netlist reader above; the
    // AIG-construction-side consultation (manifest `kind = "ram"` →
    // opaque-RAM `RAMBlock`) lands in P3b. Until then, unknown cells
    // continue to fall through the existing AIGPDK fallback —
    // sufficient for the cell-library CLI surface area to compile,
    // not yet sufficient to unblock third-party SRAM macros.
    let mut aig = AIG::from_netlistdb(&netlistdb);
    let _ = &runtime_lib; // silence unused warning until P3b

    // Load display format info from JSON if available
    let json_path = args
        .json_path
        .clone()
        .unwrap_or_else(|| args.netlist_verilog.with_extension("json"));
    if json_path.exists() {
        match extract_display_info_from_json(&json_path) {
            Ok(display_info) => {
                if !display_info.is_empty() {
                    clilog::info!(
                        "Loaded {} display format strings from {:?}",
                        display_info.len(),
                        json_path
                    );
                    aig.populate_display_info(&display_info);
                }
            }
            Err(e) => {
                clilog::warn!("Could not load display info from JSON: {}", e);
            }
        }
    }

    let stageds = build_staged_aigs(&aig, &args.level_split);

    let parts_in_stages: Vec<Vec<Partition>> = generate_partitions(&aig, &stageds, 0);
    clilog::info!(
        "# of effective partitions in each stage: {:?}",
        parts_in_stages
            .iter()
            .map(|ps| ps.len())
            .collect::<Vec<_>>()
    );

    let mut input_layout = Vec::new();
    for (i, driv) in aig.drivers.iter().enumerate() {
        if let DriverType::InputPort(_) | DriverType::InputClockFlag(_, _) = driv {
            input_layout.push(i);
        }
    }

    let staged_refs: Vec<_> = stageds.iter().map(|(_, _, staged)| staged).collect();
    let parts_refs: Vec<_> = parts_in_stages.iter().map(|ps| ps.as_slice()).collect();

    let mut script = if args.xprop {
        let (x_capable, stats) = aig.compute_x_capable_pins();
        clilog::info!(
            "X-propagation: {}/{} pins ({:.1}%) X-capable, {} fixpoint iterations",
            stats.num_x_capable_pins,
            stats.total_pins,
            if stats.total_pins > 0 {
                stats.num_x_capable_pins as f64 / stats.total_pins as f64 * 100.0
            } else {
                0.0
            },
            stats.fixpoint_iterations
        );
        FlattenedScriptV1::from_with_xprop(
            &aig,
            &staged_refs,
            &parts_refs,
            args.num_blocks,
            input_layout,
            &x_capable,
        )
    } else {
        FlattenedScriptV1::from(
            &aig,
            &staged_refs,
            &parts_refs,
            args.num_blocks,
            input_layout,
        )
    };

    if args.xprop {
        let x_parts = script.partition_x_capable.iter().filter(|&&x| x).count();
        let total_parts = script.partition_x_capable.len();
        clilog::info!(
            "X-propagation: {}/{} partitions X-aware",
            x_parts,
            total_parts
        );
    }

    // Load timing IR if provided (preferred path, per docs/adr/0006-sdf-preprocessing-model.md).
    if let Some(ref ir_path) = args.timing_ir {
        load_timing_ir(
            &mut script,
            &aig,
            &netlistdb,
            ir_path,
            args.clock_period_ps,
            args.liberty.as_deref(),
            args.timing_corner.as_deref(),
            args.sdf_debug,
        );
    } else if let Some(ref sdf_path) = args.sdf {
        // Per ADR 0006 § Amendment: --sdf is processed by subprocessing
        // `opensta-to-ir` (and through it OpenSTA). This is the shipping
        // mechanism, not an interim bridge. The hand-rolled `load_sdf`
        // path is gone; only `cosim_metal.rs` still ships an unrelated
        // pre-converted-IR-only path.
        load_sdf_via_opensta_to_ir(
            &mut script,
            &aig,
            &netlistdb,
            sdf_path,
            &args.netlist_verilog,
            args.liberty.as_deref(),
            args.top_module.as_deref(),
            args.clock_period_ps,
            args.timing_corner.as_deref(),
            args.sdf_debug,
        );
    }

    // Load Liberty-only timing if provided and no SDF/IR
    if args.sdf.is_none() && args.timing_ir.is_none() {
        if let Some(ref lib_path) = args.liberty {
            use crate::liberty_parser::TimingLibrary;
            let lib = TimingLibrary::from_file(lib_path).expect("Failed to load Liberty library");
            let clock_ps = args.clock_period_ps.unwrap_or(25000);
            clilog::info!(
                "Loading Liberty timing: {:?} (clock_period={}ps)",
                lib_path,
                clock_ps
            );
            script.load_timing(&aig, &netlistdb, &lib, clock_ps);
            script.inject_timing_to_script();
        }
    }

    // Print script hash
    use std::collections::hash_map::DefaultHasher;
    use std::hash::{Hash, Hasher};
    let mut s = DefaultHasher::new();
    script.blocks_data.hash(&mut s);
    println!("Script hash: {}", s.finish());

    LoadedDesign {
        netlistdb,
        aig,
        script,
        json_path,
    }
}

/// Convert SDF → IR via `opensta-to-ir` (subprocesses OpenSTA), then
/// consume the IR through `load_timing_from_ir`.
///
/// Subprocess wrapper per ADR 0006 § Amendment. Requires Liberty +
/// Verilog (OpenSTA links the design from these). Per WS-RH.1, missing
/// or out-of-date OpenSTA — and missing Liberty when `--sdf` was
/// requested — are hard errors, not silent fall-throughs.
#[allow(clippy::too_many_arguments)]
pub fn load_sdf_via_opensta_to_ir(
    script: &mut FlattenedScriptV1,
    aig: &AIG,
    netlistdb: &NetlistDB,
    sdf_path: &Path,
    verilog_path: &Path,
    liberty_path: Option<&Path>,
    top_module: Option<&str>,
    clock_period_ps: Option<u64>,
    corner_name: Option<&str>,
    debug: bool,
) {
    let liberty_path = liberty_path.unwrap_or_else(|| {
        panic!(
            "--sdf requires --liberty <PATH>. OpenSTA needs the Liberty library to link the \
             design. Alternatively, pre-convert the SDF with `opensta-to-ir` and pass the \
             result via --timing-ir."
        );
    });

    let clock_ps = clock_period_ps.unwrap_or(25000);

    let located = opensta_to_ir::opensta::locate_and_check(None).unwrap_or_else(|e| {
        panic!("--sdf requires OpenSTA: {e}");
    });
    if located.version > opensta_to_ir::opensta::MAX_TESTED_OPENSTA_VERSION {
        clilog::warn!(
            "Detected OpenSTA v{}, newer than the latest tested version v{}. \
             Please report any timing discrepancies.",
            located.version,
            opensta_to_ir::opensta::MAX_TESTED_OPENSTA_VERSION
        );
    }

    let top = top_module.unwrap_or_else(|| {
        verilog_path
            .file_stem()
            .and_then(|s| s.to_str())
            .unwrap_or("top")
    });

    let corners = vec![opensta_to_ir::opensta::CornerSpec::single_default(vec![
        liberty_path.to_path_buf(),
    ])];
    let verilog_paths = vec![verilog_path.to_path_buf()];
    let invocation = opensta_to_ir::opensta::Invocation {
        corners: &corners,
        verilog: &verilog_paths,
        sdf: Some(sdf_path),
        spef: None,
        sdc: None,
        top,
        generator_version: env!("CARGO_PKG_VERSION"),
    };

    clilog::info!(
        "Loading SDF via opensta-to-ir (OpenSTA v{}): {:?} (clock_period={}ps)",
        located.version,
        sdf_path,
        clock_ps
    );

    let doc = opensta_to_ir::opensta::run(&located.binary, &invocation, false, false)
        .unwrap_or_else(|e| panic!("opensta-to-ir failed processing {sdf_path:?}: {e}"));

    let (ir_buf, _stats) = opensta_to_ir::builder::build_ir(&doc, env!("CARGO_PKG_VERSION"));
    let ir_file = crate::sim::timing_ir_loader::TimingIrFile::from_bytes(ir_buf)
        .unwrap_or_else(|e| panic!("opensta-to-ir produced invalid IR: {e}"));

    let liberty_fallback = crate::liberty_parser::TimingLibrary::from_file(liberty_path).ok();

    let ir = ir_file.view();
    let corner_index = crate::flatten::resolve_corner_index(&ir, corner_name)
        .unwrap_or_else(|e| panic!("--timing-corner: {e}"));
    script.load_timing_from_ir(
        aig,
        netlistdb,
        &ir,
        clock_ps,
        corner_index,
        liberty_fallback.as_ref(),
        debug,
    );
    script.inject_timing_to_script();
}

/// Load a Jacquard timing-IR (.jtir) file into a script.
///
/// Mirrors `load_sdf` but consumes the IR via `TimingIrFile`. Optionally
/// uses a Liberty library as fallback for cells absent from the IR.
pub fn load_timing_ir(
    script: &mut FlattenedScriptV1,
    aig: &AIG,
    netlistdb: &NetlistDB,
    ir_path: &Path,
    clock_period_ps: Option<u64>,
    liberty_fallback_path: Option<&Path>,
    corner_name: Option<&str>,
    debug: bool,
) {
    let clock_ps = clock_period_ps.unwrap_or(25000);
    clilog::info!(
        "Loading timing IR: {:?} (clock_period={}ps)",
        ir_path,
        clock_ps
    );

    let ir_file = match crate::sim::timing_ir_loader::TimingIrFile::from_path(ir_path) {
        Ok(f) => f,
        Err(e) => {
            clilog::warn!("Failed to load timing IR: {}", e);
            return;
        }
    };

    let liberty_fallback = liberty_fallback_path.and_then(|p| {
        match crate::liberty_parser::TimingLibrary::from_file(p) {
            Ok(lib) => Some(lib),
            Err(e) => {
                clilog::warn!("Liberty fallback unavailable: {}", e);
                None
            }
        }
    });

    let ir = ir_file.view();
    let corner_index = crate::flatten::resolve_corner_index(&ir, corner_name)
        .unwrap_or_else(|e| panic!("--timing-corner: {e}"));
    script.load_timing_from_ir(
        aig,
        netlistdb,
        &ir,
        clock_ps,
        corner_index,
        liberty_fallback.as_ref(),
        debug,
    );
    script.inject_timing_to_script();
}

/// Build timing constraint buffer for GPU-side setup/hold checking.
///
/// Returns `Some((clock_ps, constraint_buffer))` if timing is enabled,
/// where `constraint_buffer` = `[clock_ps, constraints[0], constraints[1], ...]`.
pub fn build_timing_constraints(script: &FlattenedScriptV1) -> Option<Vec<u32>> {
    if script.timing_enabled && !script.dff_constraints.is_empty() {
        let (clock_ps, constraints) = script.build_timing_constraint_buffer();
        let non_zero = constraints.iter().filter(|&&v| v != 0).count();
        clilog::info!(
            "Timing constraints: {} words, {} with DFF constraints, clock_period={}ps",
            constraints.len(),
            non_zero,
            clock_ps
        );
        let mut buf = Vec::with_capacity(1 + constraints.len());
        buf.push(clock_ps);
        buf.extend_from_slice(&constraints);
        Some(buf)
    } else {
        None
    }
}

/// Invoke the mt-kahypar partitioner.
fn run_par(hg: &RCHyperGraph, num_parts: usize) -> Vec<Vec<usize>> {
    clilog::debug!("invoking partitioner (#parts {})", num_parts);
    // mt-kahypar requires k >= 2, handle k=1 manually
    if num_parts == 1 {
        return vec![(0..hg.num_vertices()).collect()];
    }

    let parts_ids = hg.partition(num_parts);
    let mut parts = vec![vec![]; num_parts];
    for (i, part_id) in parts_ids.into_iter().enumerate() {
        parts[part_id].push(i);
    }
    parts
}

/// Generate partitions from the AIG and staged AIGs.
///
/// Iteratively partitions endpoints using mt-kahypar hypergraph partitioning.
/// `max_stage_degrad` controls how many degradation layers are allowed
/// during partition merging (0 = no degradation).
fn generate_partitions(
    aig: &AIG,
    stageds: &[(usize, usize, StagedAIG)],
    max_stage_degrad: usize,
) -> Vec<Vec<Partition>> {
    stageds
        .iter()
        .map(|&(l, r, ref staged)| {
            clilog::info!(
                "interactive partitioning stage {}-{}",
                l,
                match r {
                    usize::MAX => "max".to_string(),
                    r => format!("{}", r),
                }
            );

            let mut parts_good: Vec<(Vec<usize>, Partition)> = Vec::new();
            let mut unrealized_endpoints =
                (0..staged.num_endpoint_groups()).collect::<Vec<_>>();
            let mut division = 600;

            while !unrealized_endpoints.is_empty() {
                division = (division / 2).max(1);
                let num_parts = unrealized_endpoints.len().div_ceil(division);
                clilog::info!(
                    "current: {} endpoints, try {} parts",
                    unrealized_endpoints.len(),
                    num_parts
                );
                let staged_ur = staged.to_endpoint_subset(&unrealized_endpoints);
                let hg_ur = RCHyperGraph::from_staged_aig(aig, &staged_ur);
                let mut parts_indices = run_par(&hg_ur, num_parts);
                for idcs in &mut parts_indices {
                    for i in idcs {
                        *i = unrealized_endpoints[*i];
                    }
                }
                let parts_try = parts_indices
                    .par_iter()
                    .map(|endpts| Partition::build_one(aig, staged, endpts))
                    .collect::<Vec<_>>();
                let mut new_unrealized_endpoints = Vec::new();
                for (idx, part_opt) in parts_indices.into_iter().zip(parts_try.into_iter()) {
                    match part_opt {
                        Some(part) => {
                            parts_good.push((idx, part));
                        }
                        None => {
                            if idx.len() == 1 {
                                panic!("A single endpoint still cannot map, you need to increase level cut granularity.");
                            }
                            for endpt_i in idx {
                                new_unrealized_endpoints.push(endpt_i);
                            }
                        }
                    }
                }
                new_unrealized_endpoints.sort_unstable();
                unrealized_endpoints = new_unrealized_endpoints;
            }

            clilog::info!(
                "interactive partition completed: {} in total. merging started.",
                parts_good.len()
            );

            let (parts_indices_good, prebuilt): (Vec<_>, Vec<_>) =
                parts_good.into_iter().unzip();
            let effective_parts = process_partitions(
                aig,
                staged,
                parts_indices_good,
                Some(prebuilt),
                max_stage_degrad,
            )
            .unwrap();
            clilog::info!("after merging: {} parts.", effective_parts.len());
            effective_parts
        })
        .collect::<Vec<_>>()
}
