// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_27 (
        ap_clk,
        ap_rst,
        x_0_val,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_5_val,
        x_6_val,
        x_7_val,
        x_9_val,
        x_10_val,
        x_12_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_0_val;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_5_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_9_val;
input  [17:0] x_10_val;
input  [17:0] x_12_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [11:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_330_p2;
reg   [0:0] icmp_ln86_reg_1336;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] icmp_ln86_765_fu_336_p2;
reg   [0:0] icmp_ln86_765_reg_1341;
wire   [0:0] icmp_ln86_766_fu_342_p2;
reg   [0:0] icmp_ln86_766_reg_1346;
reg   [0:0] icmp_ln86_766_reg_1346_pp0_iter1_reg;
reg   [0:0] icmp_ln86_766_reg_1346_pp0_iter2_reg;
reg   [0:0] icmp_ln86_766_reg_1346_pp0_iter3_reg;
wire   [0:0] icmp_ln86_767_fu_348_p2;
reg   [0:0] icmp_ln86_767_reg_1352;
wire   [0:0] icmp_ln86_768_fu_354_p2;
reg   [0:0] icmp_ln86_768_reg_1358;
wire   [0:0] icmp_ln86_769_fu_360_p2;
reg   [0:0] icmp_ln86_769_reg_1365;
reg   [0:0] icmp_ln86_769_reg_1365_pp0_iter1_reg;
reg   [0:0] icmp_ln86_769_reg_1365_pp0_iter2_reg;
reg   [0:0] icmp_ln86_769_reg_1365_pp0_iter3_reg;
wire   [0:0] icmp_ln86_770_fu_366_p2;
reg   [0:0] icmp_ln86_770_reg_1371;
reg   [0:0] icmp_ln86_770_reg_1371_pp0_iter1_reg;
reg   [0:0] icmp_ln86_770_reg_1371_pp0_iter2_reg;
reg   [0:0] icmp_ln86_770_reg_1371_pp0_iter3_reg;
wire   [0:0] icmp_ln86_771_fu_372_p2;
reg   [0:0] icmp_ln86_771_reg_1377;
reg   [0:0] icmp_ln86_771_reg_1377_pp0_iter1_reg;
wire   [0:0] icmp_ln86_772_fu_378_p2;
reg   [0:0] icmp_ln86_772_reg_1383;
reg   [0:0] icmp_ln86_772_reg_1383_pp0_iter1_reg;
reg   [0:0] icmp_ln86_772_reg_1383_pp0_iter2_reg;
wire   [0:0] icmp_ln86_773_fu_384_p2;
reg   [0:0] icmp_ln86_773_reg_1389;
reg   [0:0] icmp_ln86_773_reg_1389_pp0_iter1_reg;
reg   [0:0] icmp_ln86_773_reg_1389_pp0_iter2_reg;
wire   [0:0] icmp_ln86_774_fu_390_p2;
reg   [0:0] icmp_ln86_774_reg_1395;
wire   [0:0] icmp_ln86_775_fu_396_p2;
reg   [0:0] icmp_ln86_775_reg_1402;
reg   [0:0] icmp_ln86_775_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_775_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_775_reg_1402_pp0_iter3_reg;
wire   [0:0] icmp_ln86_776_fu_402_p2;
reg   [0:0] icmp_ln86_776_reg_1408;
reg   [0:0] icmp_ln86_776_reg_1408_pp0_iter1_reg;
reg   [0:0] icmp_ln86_776_reg_1408_pp0_iter2_reg;
reg   [0:0] icmp_ln86_776_reg_1408_pp0_iter3_reg;
reg   [0:0] icmp_ln86_776_reg_1408_pp0_iter4_reg;
wire   [0:0] icmp_ln86_777_fu_408_p2;
reg   [0:0] icmp_ln86_777_reg_1414;
reg   [0:0] icmp_ln86_777_reg_1414_pp0_iter1_reg;
reg   [0:0] icmp_ln86_777_reg_1414_pp0_iter2_reg;
reg   [0:0] icmp_ln86_777_reg_1414_pp0_iter3_reg;
reg   [0:0] icmp_ln86_777_reg_1414_pp0_iter4_reg;
reg   [0:0] icmp_ln86_777_reg_1414_pp0_iter5_reg;
wire   [0:0] icmp_ln86_778_fu_414_p2;
reg   [0:0] icmp_ln86_778_reg_1420;
reg   [0:0] icmp_ln86_778_reg_1420_pp0_iter1_reg;
reg   [0:0] icmp_ln86_778_reg_1420_pp0_iter2_reg;
reg   [0:0] icmp_ln86_778_reg_1420_pp0_iter3_reg;
reg   [0:0] icmp_ln86_778_reg_1420_pp0_iter4_reg;
reg   [0:0] icmp_ln86_778_reg_1420_pp0_iter5_reg;
reg   [0:0] icmp_ln86_778_reg_1420_pp0_iter6_reg;
wire   [0:0] icmp_ln86_779_fu_420_p2;
reg   [0:0] icmp_ln86_779_reg_1426;
reg   [0:0] icmp_ln86_779_reg_1426_pp0_iter1_reg;
wire   [0:0] icmp_ln86_780_fu_426_p2;
reg   [0:0] icmp_ln86_780_reg_1431;
reg   [0:0] icmp_ln86_780_reg_1431_pp0_iter1_reg;
wire   [0:0] icmp_ln86_781_fu_432_p2;
reg   [0:0] icmp_ln86_781_reg_1436;
reg   [0:0] icmp_ln86_781_reg_1436_pp0_iter1_reg;
wire   [0:0] icmp_ln86_782_fu_438_p2;
reg   [0:0] icmp_ln86_782_reg_1441;
reg   [0:0] icmp_ln86_782_reg_1441_pp0_iter1_reg;
reg   [0:0] icmp_ln86_782_reg_1441_pp0_iter2_reg;
wire   [0:0] icmp_ln86_783_fu_444_p2;
reg   [0:0] icmp_ln86_783_reg_1446;
reg   [0:0] icmp_ln86_783_reg_1446_pp0_iter1_reg;
reg   [0:0] icmp_ln86_783_reg_1446_pp0_iter2_reg;
wire   [0:0] icmp_ln86_784_fu_450_p2;
reg   [0:0] icmp_ln86_784_reg_1451;
reg   [0:0] icmp_ln86_784_reg_1451_pp0_iter1_reg;
reg   [0:0] icmp_ln86_784_reg_1451_pp0_iter2_reg;
wire   [0:0] icmp_ln86_785_fu_456_p2;
reg   [0:0] icmp_ln86_785_reg_1456;
reg   [0:0] icmp_ln86_785_reg_1456_pp0_iter1_reg;
reg   [0:0] icmp_ln86_785_reg_1456_pp0_iter2_reg;
reg   [0:0] icmp_ln86_785_reg_1456_pp0_iter3_reg;
wire   [0:0] icmp_ln86_786_fu_462_p2;
reg   [0:0] icmp_ln86_786_reg_1461;
reg   [0:0] icmp_ln86_786_reg_1461_pp0_iter1_reg;
reg   [0:0] icmp_ln86_786_reg_1461_pp0_iter2_reg;
reg   [0:0] icmp_ln86_786_reg_1461_pp0_iter3_reg;
wire   [0:0] icmp_ln86_787_fu_468_p2;
reg   [0:0] icmp_ln86_787_reg_1466;
reg   [0:0] icmp_ln86_787_reg_1466_pp0_iter1_reg;
reg   [0:0] icmp_ln86_787_reg_1466_pp0_iter2_reg;
reg   [0:0] icmp_ln86_787_reg_1466_pp0_iter3_reg;
wire   [0:0] icmp_ln86_788_fu_474_p2;
reg   [0:0] icmp_ln86_788_reg_1471;
reg   [0:0] icmp_ln86_788_reg_1471_pp0_iter1_reg;
reg   [0:0] icmp_ln86_788_reg_1471_pp0_iter2_reg;
reg   [0:0] icmp_ln86_788_reg_1471_pp0_iter3_reg;
reg   [0:0] icmp_ln86_788_reg_1471_pp0_iter4_reg;
wire   [0:0] icmp_ln86_789_fu_480_p2;
reg   [0:0] icmp_ln86_789_reg_1476;
reg   [0:0] icmp_ln86_789_reg_1476_pp0_iter1_reg;
reg   [0:0] icmp_ln86_789_reg_1476_pp0_iter2_reg;
reg   [0:0] icmp_ln86_789_reg_1476_pp0_iter3_reg;
reg   [0:0] icmp_ln86_789_reg_1476_pp0_iter4_reg;
wire   [0:0] icmp_ln86_790_fu_486_p2;
reg   [0:0] icmp_ln86_790_reg_1481;
reg   [0:0] icmp_ln86_790_reg_1481_pp0_iter1_reg;
reg   [0:0] icmp_ln86_790_reg_1481_pp0_iter2_reg;
reg   [0:0] icmp_ln86_790_reg_1481_pp0_iter3_reg;
reg   [0:0] icmp_ln86_790_reg_1481_pp0_iter4_reg;
wire   [0:0] icmp_ln86_791_fu_492_p2;
reg   [0:0] icmp_ln86_791_reg_1486;
reg   [0:0] icmp_ln86_791_reg_1486_pp0_iter1_reg;
reg   [0:0] icmp_ln86_791_reg_1486_pp0_iter2_reg;
reg   [0:0] icmp_ln86_791_reg_1486_pp0_iter3_reg;
reg   [0:0] icmp_ln86_791_reg_1486_pp0_iter4_reg;
reg   [0:0] icmp_ln86_791_reg_1486_pp0_iter5_reg;
wire   [0:0] icmp_ln86_792_fu_498_p2;
reg   [0:0] icmp_ln86_792_reg_1491;
reg   [0:0] icmp_ln86_792_reg_1491_pp0_iter1_reg;
reg   [0:0] icmp_ln86_792_reg_1491_pp0_iter2_reg;
reg   [0:0] icmp_ln86_792_reg_1491_pp0_iter3_reg;
reg   [0:0] icmp_ln86_792_reg_1491_pp0_iter4_reg;
reg   [0:0] icmp_ln86_792_reg_1491_pp0_iter5_reg;
wire   [0:0] icmp_ln86_793_fu_504_p2;
reg   [0:0] icmp_ln86_793_reg_1496;
reg   [0:0] icmp_ln86_793_reg_1496_pp0_iter1_reg;
reg   [0:0] icmp_ln86_793_reg_1496_pp0_iter2_reg;
reg   [0:0] icmp_ln86_793_reg_1496_pp0_iter3_reg;
reg   [0:0] icmp_ln86_793_reg_1496_pp0_iter4_reg;
reg   [0:0] icmp_ln86_793_reg_1496_pp0_iter5_reg;
reg   [0:0] icmp_ln86_793_reg_1496_pp0_iter6_reg;
wire   [0:0] and_ln102_fu_510_p2;
reg   [0:0] and_ln102_reg_1501;
reg   [0:0] and_ln102_reg_1501_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_522_p2;
reg   [0:0] and_ln104_reg_1508;
wire   [0:0] xor_ln104_fu_528_p2;
reg   [0:0] xor_ln104_reg_1514;
reg   [0:0] xor_ln104_reg_1514_pp0_iter2_reg;
reg   [0:0] xor_ln104_reg_1514_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1514_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1514_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1514_pp0_iter6_reg;
reg   [0:0] xor_ln104_reg_1514_pp0_iter7_reg;
wire   [0:0] and_ln102_741_fu_533_p2;
reg   [0:0] and_ln102_741_reg_1521;
wire   [0:0] and_ln104_151_fu_542_p2;
reg   [0:0] and_ln104_151_reg_1527;
reg   [0:0] and_ln104_151_reg_1527_pp0_iter2_reg;
wire   [0:0] and_ln102_742_fu_547_p2;
reg   [0:0] and_ln102_742_reg_1533;
reg   [0:0] and_ln102_742_reg_1533_pp0_iter2_reg;
wire   [0:0] and_ln102_745_fu_561_p2;
reg   [0:0] and_ln102_745_reg_1540;
wire   [0:0] and_ln102_748_fu_566_p2;
reg   [0:0] and_ln102_748_reg_1545;
reg   [0:0] and_ln102_748_reg_1545_pp0_iter2_reg;
reg   [0:0] and_ln102_748_reg_1545_pp0_iter3_reg;
wire   [0:0] and_ln104_155_fu_576_p2;
reg   [0:0] and_ln104_155_reg_1551;
wire   [0:0] or_ln117_733_fu_592_p2;
reg   [0:0] or_ln117_733_reg_1558;
wire   [0:0] or_ln117_702_fu_597_p2;
reg   [0:0] or_ln117_702_reg_1563;
wire   [0:0] and_ln102_747_fu_612_p2;
reg   [0:0] and_ln102_747_reg_1569;
wire   [0:0] or_ln117_706_fu_693_p2;
reg   [0:0] or_ln117_706_reg_1575;
wire   [2:0] select_ln117_747_fu_707_p3;
reg   [2:0] select_ln117_747_reg_1580;
wire   [0:0] or_ln117_708_fu_715_p2;
reg   [0:0] or_ln117_708_reg_1585;
wire   [0:0] and_ln102_740_fu_719_p2;
reg   [0:0] and_ln102_740_reg_1593;
reg   [0:0] and_ln102_740_reg_1593_pp0_iter4_reg;
wire   [0:0] and_ln102_743_fu_723_p2;
reg   [0:0] and_ln102_743_reg_1599;
wire   [0:0] and_ln102_749_fu_738_p2;
reg   [0:0] and_ln102_749_reg_1605;
wire   [0:0] or_ln117_712_fu_821_p2;
reg   [0:0] or_ln117_712_reg_1611;
wire   [3:0] select_ln117_753_fu_833_p3;
reg   [3:0] select_ln117_753_reg_1616;
wire   [0:0] or_ln117_714_fu_841_p2;
reg   [0:0] or_ln117_714_reg_1621;
reg   [0:0] or_ln117_714_reg_1621_pp0_iter4_reg;
reg   [0:0] or_ln117_714_reg_1621_pp0_iter5_reg;
reg   [0:0] or_ln117_714_reg_1621_pp0_iter6_reg;
reg   [0:0] or_ln117_714_reg_1621_pp0_iter7_reg;
wire   [0:0] and_ln104_153_fu_861_p2;
reg   [0:0] and_ln104_153_reg_1631;
wire   [0:0] and_ln102_744_fu_866_p2;
reg   [0:0] and_ln102_744_reg_1636;
reg   [0:0] and_ln102_744_reg_1636_pp0_iter5_reg;
wire   [0:0] and_ln104_154_fu_876_p2;
reg   [0:0] and_ln104_154_reg_1643;
reg   [0:0] and_ln104_154_reg_1643_pp0_iter5_reg;
reg   [0:0] and_ln104_154_reg_1643_pp0_iter6_reg;
wire   [0:0] and_ln102_750_fu_887_p2;
reg   [0:0] and_ln102_750_reg_1649;
wire   [0:0] or_ln117_718_fu_964_p2;
reg   [0:0] or_ln117_718_reg_1654;
wire   [4:0] select_ln117_759_fu_976_p3;
reg   [4:0] select_ln117_759_reg_1659;
wire   [0:0] or_ln117_720_fu_984_p2;
reg   [0:0] or_ln117_720_reg_1664;
wire   [0:0] or_ln117_722_fu_1042_p2;
reg   [0:0] or_ln117_722_reg_1670;
wire   [0:0] or_ln117_724_fu_1068_p2;
reg   [0:0] or_ln117_724_reg_1675;
wire   [4:0] select_ln117_765_fu_1082_p3;
reg   [4:0] select_ln117_765_reg_1680;
wire   [0:0] or_ln117_728_fu_1144_p2;
reg   [0:0] or_ln117_728_reg_1685;
wire   [4:0] select_ln117_769_fu_1158_p3;
reg   [4:0] select_ln117_769_reg_1690;
wire   [11:0] tmp_fu_1193_p65;
reg   [11:0] tmp_reg_1695;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_369_fu_516_p2;
wire   [0:0] xor_ln104_371_fu_537_p2;
wire   [0:0] xor_ln104_372_fu_551_p2;
wire   [0:0] and_ln104_152_fu_556_p2;
wire   [0:0] xor_ln104_378_fu_571_p2;
wire   [0:0] or_ln117_731_fu_582_p2;
wire   [0:0] or_ln117_732_fu_587_p2;
wire   [0:0] xor_ln104_375_fu_603_p2;
wire   [0:0] and_ln102_768_fu_620_p2;
wire   [0:0] and_ln102_746_fu_608_p2;
wire   [0:0] and_ln102_753_fu_616_p2;
wire   [0:0] or_ln117_fu_635_p2;
wire   [1:0] zext_ln117_fu_640_p1;
wire   [0:0] and_ln102_754_fu_625_p2;
wire   [1:0] select_ln117_fu_643_p3;
wire   [1:0] select_ln117_743_fu_656_p3;
wire   [0:0] or_ln117_703_fu_651_p2;
wire   [2:0] zext_ln117_82_fu_663_p1;
wire   [0:0] or_ln117_704_fu_667_p2;
wire   [0:0] and_ln102_755_fu_630_p2;
wire   [2:0] select_ln117_744_fu_671_p3;
wire   [0:0] or_ln117_705_fu_679_p2;
wire   [2:0] select_ln117_745_fu_685_p3;
wire   [2:0] select_ln117_746_fu_699_p3;
wire   [0:0] xor_ln104_376_fu_728_p2;
wire   [0:0] and_ln102_769_fu_743_p2;
wire   [0:0] xor_ln104_377_fu_733_p2;
wire   [0:0] and_ln102_770_fu_757_p2;
wire   [0:0] and_ln102_756_fu_748_p2;
wire   [0:0] or_ln117_707_fu_767_p2;
wire   [3:0] zext_ln117_83_fu_772_p1;
wire   [0:0] and_ln102_757_fu_753_p2;
wire   [3:0] select_ln117_748_fu_775_p3;
wire   [0:0] or_ln117_709_fu_783_p2;
wire   [3:0] select_ln117_749_fu_788_p3;
wire   [0:0] or_ln117_710_fu_795_p2;
wire   [0:0] and_ln102_758_fu_762_p2;
wire   [3:0] select_ln117_750_fu_799_p3;
wire   [0:0] or_ln117_711_fu_807_p2;
wire   [3:0] select_ln117_751_fu_813_p3;
wire   [3:0] select_ln117_752_fu_825_p3;
wire   [0:0] xor_ln104_370_fu_846_p2;
wire   [0:0] xor_ln104_373_fu_856_p2;
wire   [0:0] and_ln104_150_fu_851_p2;
wire   [0:0] xor_ln104_374_fu_871_p2;
wire   [0:0] xor_ln104_379_fu_882_p2;
wire   [0:0] and_ln102_771_fu_900_p2;
wire   [0:0] and_ln102_759_fu_892_p2;
wire   [0:0] or_ln117_713_fu_910_p2;
wire   [0:0] and_ln102_760_fu_896_p2;
wire   [3:0] select_ln117_754_fu_915_p3;
wire   [3:0] select_ln117_755_fu_927_p3;
wire   [0:0] or_ln117_715_fu_922_p2;
wire   [4:0] zext_ln117_84_fu_934_p1;
wire   [0:0] or_ln117_716_fu_938_p2;
wire   [0:0] and_ln102_761_fu_905_p2;
wire   [4:0] select_ln117_756_fu_942_p3;
wire   [0:0] or_ln117_717_fu_950_p2;
wire   [4:0] select_ln117_757_fu_956_p3;
wire   [4:0] select_ln117_758_fu_968_p3;
wire   [0:0] xor_ln104_380_fu_990_p2;
wire   [0:0] and_ln102_772_fu_1003_p2;
wire   [0:0] and_ln102_751_fu_995_p2;
wire   [0:0] and_ln102_762_fu_999_p2;
wire   [0:0] or_ln117_719_fu_1018_p2;
wire   [0:0] and_ln102_763_fu_1008_p2;
wire   [4:0] select_ln117_760_fu_1023_p3;
wire   [0:0] or_ln117_721_fu_1030_p2;
wire   [4:0] select_ln117_761_fu_1035_p3;
wire   [0:0] and_ln102_764_fu_1013_p2;
wire   [4:0] select_ln117_762_fu_1046_p3;
wire   [0:0] or_ln117_723_fu_1054_p2;
wire   [4:0] select_ln117_763_fu_1060_p3;
wire   [4:0] select_ln117_764_fu_1074_p3;
wire   [0:0] xor_ln104_381_fu_1090_p2;
wire   [0:0] and_ln102_773_fu_1099_p2;
wire   [0:0] and_ln102_752_fu_1095_p2;
wire   [0:0] and_ln102_765_fu_1104_p2;
wire   [0:0] or_ln117_725_fu_1114_p2;
wire   [0:0] or_ln117_726_fu_1119_p2;
wire   [0:0] and_ln102_766_fu_1109_p2;
wire   [4:0] select_ln117_766_fu_1123_p3;
wire   [0:0] or_ln117_727_fu_1130_p2;
wire   [4:0] select_ln117_767_fu_1136_p3;
wire   [4:0] select_ln117_768_fu_1150_p3;
wire   [0:0] xor_ln104_382_fu_1166_p2;
wire   [0:0] and_ln102_774_fu_1171_p2;
wire   [0:0] and_ln102_767_fu_1176_p2;
wire   [0:0] or_ln117_729_fu_1181_p2;
wire   [11:0] tmp_fu_1193_p63;
wire   [4:0] tmp_fu_1193_p64;
wire   [0:0] or_ln117_730_fu_1325_p2;
reg   [17:0] x_0_val_int_reg;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_5_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] tmp_fu_1193_p1;
wire   [4:0] tmp_fu_1193_p3;
wire   [4:0] tmp_fu_1193_p5;
wire   [4:0] tmp_fu_1193_p7;
wire   [4:0] tmp_fu_1193_p9;
wire   [4:0] tmp_fu_1193_p11;
wire   [4:0] tmp_fu_1193_p13;
wire   [4:0] tmp_fu_1193_p15;
wire   [4:0] tmp_fu_1193_p17;
wire   [4:0] tmp_fu_1193_p19;
wire   [4:0] tmp_fu_1193_p21;
wire   [4:0] tmp_fu_1193_p23;
wire   [4:0] tmp_fu_1193_p25;
wire   [4:0] tmp_fu_1193_p27;
wire   [4:0] tmp_fu_1193_p29;
wire   [4:0] tmp_fu_1193_p31;
wire  signed [4:0] tmp_fu_1193_p33;
wire  signed [4:0] tmp_fu_1193_p35;
wire  signed [4:0] tmp_fu_1193_p37;
wire  signed [4:0] tmp_fu_1193_p39;
wire  signed [4:0] tmp_fu_1193_p41;
wire  signed [4:0] tmp_fu_1193_p43;
wire  signed [4:0] tmp_fu_1193_p45;
wire  signed [4:0] tmp_fu_1193_p47;
wire  signed [4:0] tmp_fu_1193_p49;
wire  signed [4:0] tmp_fu_1193_p51;
wire  signed [4:0] tmp_fu_1193_p53;
wire  signed [4:0] tmp_fu_1193_p55;
wire  signed [4:0] tmp_fu_1193_p57;
wire  signed [4:0] tmp_fu_1193_p59;
wire  signed [4:0] tmp_fu_1193_p61;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_63_5_12_1_1_x1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 12 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 12 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 12 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 12 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 12 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 12 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 12 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 12 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 12 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 12 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 12 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 12 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 12 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 12 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 12 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 12 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 12 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 12 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 12 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 12 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 12 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 12 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 12 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 12 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 12 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 12 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 12 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 12 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 12 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 12 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 12 ),
    .def_WIDTH( 12 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
sparsemux_63_5_12_1_1_x1_U917(
    .din0(12'd3136),
    .din1(12'd24),
    .din2(12'd339),
    .din3(12'd3812),
    .din4(12'd13),
    .din5(12'd376),
    .din6(12'd151),
    .din7(12'd3416),
    .din8(12'd75),
    .din9(12'd97),
    .din10(12'd3377),
    .din11(12'd2458),
    .din12(12'd3610),
    .din13(12'd3813),
    .din14(12'd285),
    .din15(12'd175),
    .din16(12'd34),
    .din17(12'd3626),
    .din18(12'd4077),
    .din19(12'd46),
    .din20(12'd4079),
    .din21(12'd9),
    .din22(12'd4003),
    .din23(12'd45),
    .din24(12'd3976),
    .din25(12'd4023),
    .din26(12'd151),
    .din27(12'd40),
    .din28(12'd4040),
    .din29(12'd18),
    .din30(12'd4003),
    .def(tmp_fu_1193_p63),
    .sel(tmp_fu_1193_p64),
    .dout(tmp_fu_1193_p65)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_740_reg_1593 <= and_ln102_740_fu_719_p2;
        and_ln102_740_reg_1593_pp0_iter4_reg <= and_ln102_740_reg_1593;
        and_ln102_741_reg_1521 <= and_ln102_741_fu_533_p2;
        and_ln102_742_reg_1533 <= and_ln102_742_fu_547_p2;
        and_ln102_742_reg_1533_pp0_iter2_reg <= and_ln102_742_reg_1533;
        and_ln102_743_reg_1599 <= and_ln102_743_fu_723_p2;
        and_ln102_744_reg_1636 <= and_ln102_744_fu_866_p2;
        and_ln102_744_reg_1636_pp0_iter5_reg <= and_ln102_744_reg_1636;
        and_ln102_745_reg_1540 <= and_ln102_745_fu_561_p2;
        and_ln102_747_reg_1569 <= and_ln102_747_fu_612_p2;
        and_ln102_748_reg_1545 <= and_ln102_748_fu_566_p2;
        and_ln102_748_reg_1545_pp0_iter2_reg <= and_ln102_748_reg_1545;
        and_ln102_748_reg_1545_pp0_iter3_reg <= and_ln102_748_reg_1545_pp0_iter2_reg;
        and_ln102_749_reg_1605 <= and_ln102_749_fu_738_p2;
        and_ln102_750_reg_1649 <= and_ln102_750_fu_887_p2;
        and_ln102_reg_1501 <= and_ln102_fu_510_p2;
        and_ln102_reg_1501_pp0_iter1_reg <= and_ln102_reg_1501;
        and_ln104_151_reg_1527 <= and_ln104_151_fu_542_p2;
        and_ln104_151_reg_1527_pp0_iter2_reg <= and_ln104_151_reg_1527;
        and_ln104_153_reg_1631 <= and_ln104_153_fu_861_p2;
        and_ln104_154_reg_1643 <= and_ln104_154_fu_876_p2;
        and_ln104_154_reg_1643_pp0_iter5_reg <= and_ln104_154_reg_1643;
        and_ln104_154_reg_1643_pp0_iter6_reg <= and_ln104_154_reg_1643_pp0_iter5_reg;
        and_ln104_155_reg_1551 <= and_ln104_155_fu_576_p2;
        and_ln104_reg_1508 <= and_ln104_fu_522_p2;
        icmp_ln86_765_reg_1341 <= icmp_ln86_765_fu_336_p2;
        icmp_ln86_766_reg_1346 <= icmp_ln86_766_fu_342_p2;
        icmp_ln86_766_reg_1346_pp0_iter1_reg <= icmp_ln86_766_reg_1346;
        icmp_ln86_766_reg_1346_pp0_iter2_reg <= icmp_ln86_766_reg_1346_pp0_iter1_reg;
        icmp_ln86_766_reg_1346_pp0_iter3_reg <= icmp_ln86_766_reg_1346_pp0_iter2_reg;
        icmp_ln86_767_reg_1352 <= icmp_ln86_767_fu_348_p2;
        icmp_ln86_768_reg_1358 <= icmp_ln86_768_fu_354_p2;
        icmp_ln86_769_reg_1365 <= icmp_ln86_769_fu_360_p2;
        icmp_ln86_769_reg_1365_pp0_iter1_reg <= icmp_ln86_769_reg_1365;
        icmp_ln86_769_reg_1365_pp0_iter2_reg <= icmp_ln86_769_reg_1365_pp0_iter1_reg;
        icmp_ln86_769_reg_1365_pp0_iter3_reg <= icmp_ln86_769_reg_1365_pp0_iter2_reg;
        icmp_ln86_770_reg_1371 <= icmp_ln86_770_fu_366_p2;
        icmp_ln86_770_reg_1371_pp0_iter1_reg <= icmp_ln86_770_reg_1371;
        icmp_ln86_770_reg_1371_pp0_iter2_reg <= icmp_ln86_770_reg_1371_pp0_iter1_reg;
        icmp_ln86_770_reg_1371_pp0_iter3_reg <= icmp_ln86_770_reg_1371_pp0_iter2_reg;
        icmp_ln86_771_reg_1377 <= icmp_ln86_771_fu_372_p2;
        icmp_ln86_771_reg_1377_pp0_iter1_reg <= icmp_ln86_771_reg_1377;
        icmp_ln86_772_reg_1383 <= icmp_ln86_772_fu_378_p2;
        icmp_ln86_772_reg_1383_pp0_iter1_reg <= icmp_ln86_772_reg_1383;
        icmp_ln86_772_reg_1383_pp0_iter2_reg <= icmp_ln86_772_reg_1383_pp0_iter1_reg;
        icmp_ln86_773_reg_1389 <= icmp_ln86_773_fu_384_p2;
        icmp_ln86_773_reg_1389_pp0_iter1_reg <= icmp_ln86_773_reg_1389;
        icmp_ln86_773_reg_1389_pp0_iter2_reg <= icmp_ln86_773_reg_1389_pp0_iter1_reg;
        icmp_ln86_774_reg_1395 <= icmp_ln86_774_fu_390_p2;
        icmp_ln86_775_reg_1402 <= icmp_ln86_775_fu_396_p2;
        icmp_ln86_775_reg_1402_pp0_iter1_reg <= icmp_ln86_775_reg_1402;
        icmp_ln86_775_reg_1402_pp0_iter2_reg <= icmp_ln86_775_reg_1402_pp0_iter1_reg;
        icmp_ln86_775_reg_1402_pp0_iter3_reg <= icmp_ln86_775_reg_1402_pp0_iter2_reg;
        icmp_ln86_776_reg_1408 <= icmp_ln86_776_fu_402_p2;
        icmp_ln86_776_reg_1408_pp0_iter1_reg <= icmp_ln86_776_reg_1408;
        icmp_ln86_776_reg_1408_pp0_iter2_reg <= icmp_ln86_776_reg_1408_pp0_iter1_reg;
        icmp_ln86_776_reg_1408_pp0_iter3_reg <= icmp_ln86_776_reg_1408_pp0_iter2_reg;
        icmp_ln86_776_reg_1408_pp0_iter4_reg <= icmp_ln86_776_reg_1408_pp0_iter3_reg;
        icmp_ln86_777_reg_1414 <= icmp_ln86_777_fu_408_p2;
        icmp_ln86_777_reg_1414_pp0_iter1_reg <= icmp_ln86_777_reg_1414;
        icmp_ln86_777_reg_1414_pp0_iter2_reg <= icmp_ln86_777_reg_1414_pp0_iter1_reg;
        icmp_ln86_777_reg_1414_pp0_iter3_reg <= icmp_ln86_777_reg_1414_pp0_iter2_reg;
        icmp_ln86_777_reg_1414_pp0_iter4_reg <= icmp_ln86_777_reg_1414_pp0_iter3_reg;
        icmp_ln86_777_reg_1414_pp0_iter5_reg <= icmp_ln86_777_reg_1414_pp0_iter4_reg;
        icmp_ln86_778_reg_1420 <= icmp_ln86_778_fu_414_p2;
        icmp_ln86_778_reg_1420_pp0_iter1_reg <= icmp_ln86_778_reg_1420;
        icmp_ln86_778_reg_1420_pp0_iter2_reg <= icmp_ln86_778_reg_1420_pp0_iter1_reg;
        icmp_ln86_778_reg_1420_pp0_iter3_reg <= icmp_ln86_778_reg_1420_pp0_iter2_reg;
        icmp_ln86_778_reg_1420_pp0_iter4_reg <= icmp_ln86_778_reg_1420_pp0_iter3_reg;
        icmp_ln86_778_reg_1420_pp0_iter5_reg <= icmp_ln86_778_reg_1420_pp0_iter4_reg;
        icmp_ln86_778_reg_1420_pp0_iter6_reg <= icmp_ln86_778_reg_1420_pp0_iter5_reg;
        icmp_ln86_779_reg_1426 <= icmp_ln86_779_fu_420_p2;
        icmp_ln86_779_reg_1426_pp0_iter1_reg <= icmp_ln86_779_reg_1426;
        icmp_ln86_780_reg_1431 <= icmp_ln86_780_fu_426_p2;
        icmp_ln86_780_reg_1431_pp0_iter1_reg <= icmp_ln86_780_reg_1431;
        icmp_ln86_781_reg_1436 <= icmp_ln86_781_fu_432_p2;
        icmp_ln86_781_reg_1436_pp0_iter1_reg <= icmp_ln86_781_reg_1436;
        icmp_ln86_782_reg_1441 <= icmp_ln86_782_fu_438_p2;
        icmp_ln86_782_reg_1441_pp0_iter1_reg <= icmp_ln86_782_reg_1441;
        icmp_ln86_782_reg_1441_pp0_iter2_reg <= icmp_ln86_782_reg_1441_pp0_iter1_reg;
        icmp_ln86_783_reg_1446 <= icmp_ln86_783_fu_444_p2;
        icmp_ln86_783_reg_1446_pp0_iter1_reg <= icmp_ln86_783_reg_1446;
        icmp_ln86_783_reg_1446_pp0_iter2_reg <= icmp_ln86_783_reg_1446_pp0_iter1_reg;
        icmp_ln86_784_reg_1451 <= icmp_ln86_784_fu_450_p2;
        icmp_ln86_784_reg_1451_pp0_iter1_reg <= icmp_ln86_784_reg_1451;
        icmp_ln86_784_reg_1451_pp0_iter2_reg <= icmp_ln86_784_reg_1451_pp0_iter1_reg;
        icmp_ln86_785_reg_1456 <= icmp_ln86_785_fu_456_p2;
        icmp_ln86_785_reg_1456_pp0_iter1_reg <= icmp_ln86_785_reg_1456;
        icmp_ln86_785_reg_1456_pp0_iter2_reg <= icmp_ln86_785_reg_1456_pp0_iter1_reg;
        icmp_ln86_785_reg_1456_pp0_iter3_reg <= icmp_ln86_785_reg_1456_pp0_iter2_reg;
        icmp_ln86_786_reg_1461 <= icmp_ln86_786_fu_462_p2;
        icmp_ln86_786_reg_1461_pp0_iter1_reg <= icmp_ln86_786_reg_1461;
        icmp_ln86_786_reg_1461_pp0_iter2_reg <= icmp_ln86_786_reg_1461_pp0_iter1_reg;
        icmp_ln86_786_reg_1461_pp0_iter3_reg <= icmp_ln86_786_reg_1461_pp0_iter2_reg;
        icmp_ln86_787_reg_1466 <= icmp_ln86_787_fu_468_p2;
        icmp_ln86_787_reg_1466_pp0_iter1_reg <= icmp_ln86_787_reg_1466;
        icmp_ln86_787_reg_1466_pp0_iter2_reg <= icmp_ln86_787_reg_1466_pp0_iter1_reg;
        icmp_ln86_787_reg_1466_pp0_iter3_reg <= icmp_ln86_787_reg_1466_pp0_iter2_reg;
        icmp_ln86_788_reg_1471 <= icmp_ln86_788_fu_474_p2;
        icmp_ln86_788_reg_1471_pp0_iter1_reg <= icmp_ln86_788_reg_1471;
        icmp_ln86_788_reg_1471_pp0_iter2_reg <= icmp_ln86_788_reg_1471_pp0_iter1_reg;
        icmp_ln86_788_reg_1471_pp0_iter3_reg <= icmp_ln86_788_reg_1471_pp0_iter2_reg;
        icmp_ln86_788_reg_1471_pp0_iter4_reg <= icmp_ln86_788_reg_1471_pp0_iter3_reg;
        icmp_ln86_789_reg_1476 <= icmp_ln86_789_fu_480_p2;
        icmp_ln86_789_reg_1476_pp0_iter1_reg <= icmp_ln86_789_reg_1476;
        icmp_ln86_789_reg_1476_pp0_iter2_reg <= icmp_ln86_789_reg_1476_pp0_iter1_reg;
        icmp_ln86_789_reg_1476_pp0_iter3_reg <= icmp_ln86_789_reg_1476_pp0_iter2_reg;
        icmp_ln86_789_reg_1476_pp0_iter4_reg <= icmp_ln86_789_reg_1476_pp0_iter3_reg;
        icmp_ln86_790_reg_1481 <= icmp_ln86_790_fu_486_p2;
        icmp_ln86_790_reg_1481_pp0_iter1_reg <= icmp_ln86_790_reg_1481;
        icmp_ln86_790_reg_1481_pp0_iter2_reg <= icmp_ln86_790_reg_1481_pp0_iter1_reg;
        icmp_ln86_790_reg_1481_pp0_iter3_reg <= icmp_ln86_790_reg_1481_pp0_iter2_reg;
        icmp_ln86_790_reg_1481_pp0_iter4_reg <= icmp_ln86_790_reg_1481_pp0_iter3_reg;
        icmp_ln86_791_reg_1486 <= icmp_ln86_791_fu_492_p2;
        icmp_ln86_791_reg_1486_pp0_iter1_reg <= icmp_ln86_791_reg_1486;
        icmp_ln86_791_reg_1486_pp0_iter2_reg <= icmp_ln86_791_reg_1486_pp0_iter1_reg;
        icmp_ln86_791_reg_1486_pp0_iter3_reg <= icmp_ln86_791_reg_1486_pp0_iter2_reg;
        icmp_ln86_791_reg_1486_pp0_iter4_reg <= icmp_ln86_791_reg_1486_pp0_iter3_reg;
        icmp_ln86_791_reg_1486_pp0_iter5_reg <= icmp_ln86_791_reg_1486_pp0_iter4_reg;
        icmp_ln86_792_reg_1491 <= icmp_ln86_792_fu_498_p2;
        icmp_ln86_792_reg_1491_pp0_iter1_reg <= icmp_ln86_792_reg_1491;
        icmp_ln86_792_reg_1491_pp0_iter2_reg <= icmp_ln86_792_reg_1491_pp0_iter1_reg;
        icmp_ln86_792_reg_1491_pp0_iter3_reg <= icmp_ln86_792_reg_1491_pp0_iter2_reg;
        icmp_ln86_792_reg_1491_pp0_iter4_reg <= icmp_ln86_792_reg_1491_pp0_iter3_reg;
        icmp_ln86_792_reg_1491_pp0_iter5_reg <= icmp_ln86_792_reg_1491_pp0_iter4_reg;
        icmp_ln86_793_reg_1496 <= icmp_ln86_793_fu_504_p2;
        icmp_ln86_793_reg_1496_pp0_iter1_reg <= icmp_ln86_793_reg_1496;
        icmp_ln86_793_reg_1496_pp0_iter2_reg <= icmp_ln86_793_reg_1496_pp0_iter1_reg;
        icmp_ln86_793_reg_1496_pp0_iter3_reg <= icmp_ln86_793_reg_1496_pp0_iter2_reg;
        icmp_ln86_793_reg_1496_pp0_iter4_reg <= icmp_ln86_793_reg_1496_pp0_iter3_reg;
        icmp_ln86_793_reg_1496_pp0_iter5_reg <= icmp_ln86_793_reg_1496_pp0_iter4_reg;
        icmp_ln86_793_reg_1496_pp0_iter6_reg <= icmp_ln86_793_reg_1496_pp0_iter5_reg;
        icmp_ln86_reg_1336 <= icmp_ln86_fu_330_p2;
        or_ln117_702_reg_1563 <= or_ln117_702_fu_597_p2;
        or_ln117_706_reg_1575 <= or_ln117_706_fu_693_p2;
        or_ln117_708_reg_1585 <= or_ln117_708_fu_715_p2;
        or_ln117_712_reg_1611 <= or_ln117_712_fu_821_p2;
        or_ln117_714_reg_1621 <= or_ln117_714_fu_841_p2;
        or_ln117_714_reg_1621_pp0_iter4_reg <= or_ln117_714_reg_1621;
        or_ln117_714_reg_1621_pp0_iter5_reg <= or_ln117_714_reg_1621_pp0_iter4_reg;
        or_ln117_714_reg_1621_pp0_iter6_reg <= or_ln117_714_reg_1621_pp0_iter5_reg;
        or_ln117_714_reg_1621_pp0_iter7_reg <= or_ln117_714_reg_1621_pp0_iter6_reg;
        or_ln117_718_reg_1654 <= or_ln117_718_fu_964_p2;
        or_ln117_720_reg_1664 <= or_ln117_720_fu_984_p2;
        or_ln117_722_reg_1670 <= or_ln117_722_fu_1042_p2;
        or_ln117_724_reg_1675 <= or_ln117_724_fu_1068_p2;
        or_ln117_728_reg_1685 <= or_ln117_728_fu_1144_p2;
        or_ln117_733_reg_1558 <= or_ln117_733_fu_592_p2;
        select_ln117_747_reg_1580 <= select_ln117_747_fu_707_p3;
        select_ln117_753_reg_1616 <= select_ln117_753_fu_833_p3;
        select_ln117_759_reg_1659 <= select_ln117_759_fu_976_p3;
        select_ln117_765_reg_1680 <= select_ln117_765_fu_1082_p3;
        select_ln117_769_reg_1690 <= select_ln117_769_fu_1158_p3;
        tmp_reg_1695 <= tmp_fu_1193_p65;
        xor_ln104_reg_1514 <= xor_ln104_fu_528_p2;
        xor_ln104_reg_1514_pp0_iter2_reg <= xor_ln104_reg_1514;
        xor_ln104_reg_1514_pp0_iter3_reg <= xor_ln104_reg_1514_pp0_iter2_reg;
        xor_ln104_reg_1514_pp0_iter4_reg <= xor_ln104_reg_1514_pp0_iter3_reg;
        xor_ln104_reg_1514_pp0_iter5_reg <= xor_ln104_reg_1514_pp0_iter4_reg;
        xor_ln104_reg_1514_pp0_iter6_reg <= xor_ln104_reg_1514_pp0_iter5_reg;
        xor_ln104_reg_1514_pp0_iter7_reg <= xor_ln104_reg_1514_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_0_val_int_reg <= x_0_val;
        x_10_val_int_reg <= x_10_val;
        x_12_val_int_reg <= x_12_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_5_val_int_reg <= x_5_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign and_ln102_740_fu_719_p2 = (xor_ln104_reg_1514_pp0_iter2_reg & icmp_ln86_766_reg_1346_pp0_iter2_reg);

assign and_ln102_741_fu_533_p2 = (icmp_ln86_767_reg_1352 & and_ln102_reg_1501);

assign and_ln102_742_fu_547_p2 = (icmp_ln86_768_reg_1358 & and_ln104_reg_1508);

assign and_ln102_743_fu_723_p2 = (icmp_ln86_769_reg_1365_pp0_iter2_reg & and_ln102_740_fu_719_p2);

assign and_ln102_744_fu_866_p2 = (icmp_ln86_770_reg_1371_pp0_iter3_reg & and_ln104_150_fu_851_p2);

assign and_ln102_745_fu_561_p2 = (icmp_ln86_771_reg_1377 & and_ln102_741_fu_533_p2);

assign and_ln102_746_fu_608_p2 = (icmp_ln86_772_reg_1383_pp0_iter1_reg & and_ln104_151_reg_1527);

assign and_ln102_747_fu_612_p2 = (icmp_ln86_773_reg_1389_pp0_iter1_reg & and_ln102_742_reg_1533);

assign and_ln102_748_fu_566_p2 = (icmp_ln86_774_reg_1395 & and_ln104_152_fu_556_p2);

assign and_ln102_749_fu_738_p2 = (icmp_ln86_775_reg_1402_pp0_iter2_reg & and_ln102_743_fu_723_p2);

assign and_ln102_750_fu_887_p2 = (icmp_ln86_776_reg_1408_pp0_iter3_reg & and_ln104_153_fu_861_p2);

assign and_ln102_751_fu_995_p2 = (icmp_ln86_777_reg_1414_pp0_iter4_reg & and_ln102_744_reg_1636);

assign and_ln102_752_fu_1095_p2 = (icmp_ln86_778_reg_1420_pp0_iter5_reg & and_ln104_154_reg_1643_pp0_iter5_reg);

assign and_ln102_753_fu_616_p2 = (icmp_ln86_779_reg_1426_pp0_iter1_reg & and_ln102_745_reg_1540);

assign and_ln102_754_fu_625_p2 = (and_ln102_768_fu_620_p2 & and_ln102_741_reg_1521);

assign and_ln102_755_fu_630_p2 = (icmp_ln86_781_reg_1436_pp0_iter1_reg & and_ln102_746_fu_608_p2);

assign and_ln102_756_fu_748_p2 = (and_ln104_151_reg_1527_pp0_iter2_reg & and_ln102_769_fu_743_p2);

assign and_ln102_757_fu_753_p2 = (icmp_ln86_783_reg_1446_pp0_iter2_reg & and_ln102_747_reg_1569);

assign and_ln102_758_fu_762_p2 = (and_ln102_770_fu_757_p2 & and_ln102_742_reg_1533_pp0_iter2_reg);

assign and_ln102_759_fu_892_p2 = (icmp_ln86_785_reg_1456_pp0_iter3_reg & and_ln102_748_reg_1545_pp0_iter3_reg);

assign and_ln102_760_fu_896_p2 = (icmp_ln86_786_reg_1461_pp0_iter3_reg & and_ln102_749_reg_1605);

assign and_ln102_761_fu_905_p2 = (and_ln102_771_fu_900_p2 & and_ln102_743_reg_1599);

assign and_ln102_762_fu_999_p2 = (icmp_ln86_788_reg_1471_pp0_iter4_reg & and_ln102_750_reg_1649);

assign and_ln102_763_fu_1008_p2 = (and_ln104_153_reg_1631 & and_ln102_772_fu_1003_p2);

assign and_ln102_764_fu_1013_p2 = (icmp_ln86_790_reg_1481_pp0_iter4_reg & and_ln102_751_fu_995_p2);

assign and_ln102_765_fu_1104_p2 = (and_ln102_773_fu_1099_p2 & and_ln102_744_reg_1636_pp0_iter5_reg);

assign and_ln102_766_fu_1109_p2 = (icmp_ln86_792_reg_1491_pp0_iter5_reg & and_ln102_752_fu_1095_p2);

assign and_ln102_767_fu_1176_p2 = (and_ln104_154_reg_1643_pp0_iter6_reg & and_ln102_774_fu_1171_p2);

assign and_ln102_768_fu_620_p2 = (xor_ln104_375_fu_603_p2 & icmp_ln86_780_reg_1431_pp0_iter1_reg);

assign and_ln102_769_fu_743_p2 = (xor_ln104_376_fu_728_p2 & icmp_ln86_782_reg_1441_pp0_iter2_reg);

assign and_ln102_770_fu_757_p2 = (xor_ln104_377_fu_733_p2 & icmp_ln86_784_reg_1451_pp0_iter2_reg);

assign and_ln102_771_fu_900_p2 = (xor_ln104_379_fu_882_p2 & icmp_ln86_787_reg_1466_pp0_iter3_reg);

assign and_ln102_772_fu_1003_p2 = (xor_ln104_380_fu_990_p2 & icmp_ln86_789_reg_1476_pp0_iter4_reg);

assign and_ln102_773_fu_1099_p2 = (xor_ln104_381_fu_1090_p2 & icmp_ln86_791_reg_1486_pp0_iter5_reg);

assign and_ln102_774_fu_1171_p2 = (xor_ln104_382_fu_1166_p2 & icmp_ln86_793_reg_1496_pp0_iter6_reg);

assign and_ln102_fu_510_p2 = (icmp_ln86_fu_330_p2 & icmp_ln86_765_fu_336_p2);

assign and_ln104_150_fu_851_p2 = (xor_ln104_reg_1514_pp0_iter3_reg & xor_ln104_370_fu_846_p2);

assign and_ln104_151_fu_542_p2 = (xor_ln104_371_fu_537_p2 & and_ln102_reg_1501);

assign and_ln104_152_fu_556_p2 = (xor_ln104_372_fu_551_p2 & and_ln104_reg_1508);

assign and_ln104_153_fu_861_p2 = (xor_ln104_373_fu_856_p2 & and_ln102_740_reg_1593);

assign and_ln104_154_fu_876_p2 = (xor_ln104_374_fu_871_p2 & and_ln104_150_fu_851_p2);

assign and_ln104_155_fu_576_p2 = (xor_ln104_378_fu_571_p2 & and_ln104_152_fu_556_p2);

assign and_ln104_fu_522_p2 = (xor_ln104_369_fu_516_p2 & icmp_ln86_fu_330_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_730_fu_1325_p2[0:0] == 1'b1) ? tmp_reg_1695 : 12'd0);

assign icmp_ln86_765_fu_336_p2 = (($signed(x_14_val_int_reg) < $signed(18'd531)) ? 1'b1 : 1'b0);

assign icmp_ln86_766_fu_342_p2 = (($signed(x_0_val_int_reg) < $signed(18'd262086)) ? 1'b1 : 1'b0);

assign icmp_ln86_767_fu_348_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262058)) ? 1'b1 : 1'b0);

assign icmp_ln86_768_fu_354_p2 = (($signed(x_4_val_int_reg) < $signed(18'd261781)) ? 1'b1 : 1'b0);

assign icmp_ln86_769_fu_360_p2 = (($signed(x_1_val_int_reg) < $signed(18'd414)) ? 1'b1 : 1'b0);

assign icmp_ln86_770_fu_366_p2 = (($signed(x_10_val_int_reg) < $signed(18'd261833)) ? 1'b1 : 1'b0);

assign icmp_ln86_771_fu_372_p2 = (($signed(x_2_val_int_reg) < $signed(18'd262052)) ? 1'b1 : 1'b0);

assign icmp_ln86_772_fu_378_p2 = (($signed(x_5_val_int_reg) < $signed(18'd262023)) ? 1'b1 : 1'b0);

assign icmp_ln86_773_fu_384_p2 = (($signed(x_7_val_int_reg) < $signed(18'd260811)) ? 1'b1 : 1'b0);

assign icmp_ln86_774_fu_390_p2 = (($signed(x_6_val_int_reg) < $signed(18'd1453)) ? 1'b1 : 1'b0);

assign icmp_ln86_775_fu_396_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261969)) ? 1'b1 : 1'b0);

assign icmp_ln86_776_fu_402_p2 = (($signed(x_0_val_int_reg) < $signed(18'd261746)) ? 1'b1 : 1'b0);

assign icmp_ln86_777_fu_408_p2 = (($signed(x_3_val_int_reg) < $signed(18'd262001)) ? 1'b1 : 1'b0);

assign icmp_ln86_778_fu_414_p2 = (($signed(x_1_val_int_reg) < $signed(18'd261755)) ? 1'b1 : 1'b0);

assign icmp_ln86_779_fu_420_p2 = (($signed(x_5_val_int_reg) < $signed(18'd262018)) ? 1'b1 : 1'b0);

assign icmp_ln86_780_fu_426_p2 = (($signed(x_14_val_int_reg) < $signed(18'd113)) ? 1'b1 : 1'b0);

assign icmp_ln86_781_fu_432_p2 = (($signed(x_5_val_int_reg) < $signed(18'd261602)) ? 1'b1 : 1'b0);

assign icmp_ln86_782_fu_438_p2 = (($signed(x_12_val_int_reg) < $signed(18'd261342)) ? 1'b1 : 1'b0);

assign icmp_ln86_783_fu_444_p2 = (($signed(x_1_val_int_reg) < $signed(18'd262041)) ? 1'b1 : 1'b0);

assign icmp_ln86_784_fu_450_p2 = (($signed(x_14_val_int_reg) < $signed(18'd608)) ? 1'b1 : 1'b0);

assign icmp_ln86_785_fu_456_p2 = (($signed(x_1_val_int_reg) < $signed(18'd261082)) ? 1'b1 : 1'b0);

assign icmp_ln86_786_fu_462_p2 = (($signed(x_9_val_int_reg) < $signed(18'd271)) ? 1'b1 : 1'b0);

assign icmp_ln86_787_fu_468_p2 = (($signed(x_14_val_int_reg) < $signed(18'd78)) ? 1'b1 : 1'b0);

assign icmp_ln86_788_fu_474_p2 = (($signed(x_1_val_int_reg) < $signed(18'd663)) ? 1'b1 : 1'b0);

assign icmp_ln86_789_fu_480_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261842)) ? 1'b1 : 1'b0);

assign icmp_ln86_790_fu_486_p2 = (($signed(x_14_val_int_reg) < $signed(18'd222)) ? 1'b1 : 1'b0);

assign icmp_ln86_791_fu_492_p2 = (($signed(x_14_val_int_reg) < $signed(18'd472)) ? 1'b1 : 1'b0);

assign icmp_ln86_792_fu_498_p2 = (($signed(x_0_val_int_reg) < $signed(18'd793)) ? 1'b1 : 1'b0);

assign icmp_ln86_793_fu_504_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261464)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_330_p2 = (($signed(x_15_val_int_reg) < $signed(18'd261228)) ? 1'b1 : 1'b0);

assign or_ln117_702_fu_597_p2 = (and_ln104_155_fu_576_p2 | and_ln102_745_fu_561_p2);

assign or_ln117_703_fu_651_p2 = (or_ln117_702_reg_1563 | and_ln102_754_fu_625_p2);

assign or_ln117_704_fu_667_p2 = (and_ln104_155_reg_1551 | and_ln102_741_reg_1521);

assign or_ln117_705_fu_679_p2 = (or_ln117_704_fu_667_p2 | and_ln102_755_fu_630_p2);

assign or_ln117_706_fu_693_p2 = (or_ln117_704_fu_667_p2 | and_ln102_746_fu_608_p2);

assign or_ln117_707_fu_767_p2 = (or_ln117_706_reg_1575 | and_ln102_756_fu_748_p2);

assign or_ln117_708_fu_715_p2 = (and_ln104_155_reg_1551 | and_ln102_reg_1501_pp0_iter1_reg);

assign or_ln117_709_fu_783_p2 = (or_ln117_708_reg_1585 | and_ln102_757_fu_753_p2);

assign or_ln117_710_fu_795_p2 = (or_ln117_708_reg_1585 | and_ln102_747_reg_1569);

assign or_ln117_711_fu_807_p2 = (or_ln117_710_fu_795_p2 | and_ln102_758_fu_762_p2);

assign or_ln117_712_fu_821_p2 = (or_ln117_708_reg_1585 | and_ln102_742_reg_1533_pp0_iter2_reg);

assign or_ln117_713_fu_910_p2 = (or_ln117_712_reg_1611 | and_ln102_759_fu_892_p2);

assign or_ln117_714_fu_841_p2 = (or_ln117_712_fu_821_p2 | and_ln102_748_reg_1545_pp0_iter2_reg);

assign or_ln117_715_fu_922_p2 = (or_ln117_714_reg_1621 | and_ln102_760_fu_896_p2);

assign or_ln117_716_fu_938_p2 = (or_ln117_714_reg_1621 | and_ln102_749_reg_1605);

assign or_ln117_717_fu_950_p2 = (or_ln117_716_fu_938_p2 | and_ln102_761_fu_905_p2);

assign or_ln117_718_fu_964_p2 = (or_ln117_714_reg_1621 | and_ln102_743_reg_1599);

assign or_ln117_719_fu_1018_p2 = (or_ln117_718_reg_1654 | and_ln102_762_fu_999_p2);

assign or_ln117_720_fu_984_p2 = (or_ln117_718_fu_964_p2 | and_ln102_750_fu_887_p2);

assign or_ln117_721_fu_1030_p2 = (or_ln117_720_reg_1664 | and_ln102_763_fu_1008_p2);

assign or_ln117_722_fu_1042_p2 = (or_ln117_714_reg_1621_pp0_iter4_reg | and_ln102_740_reg_1593_pp0_iter4_reg);

assign or_ln117_723_fu_1054_p2 = (or_ln117_722_fu_1042_p2 | and_ln102_764_fu_1013_p2);

assign or_ln117_724_fu_1068_p2 = (or_ln117_722_fu_1042_p2 | and_ln102_751_fu_995_p2);

assign or_ln117_725_fu_1114_p2 = (or_ln117_724_reg_1675 | and_ln102_765_fu_1104_p2);

assign or_ln117_726_fu_1119_p2 = (or_ln117_722_reg_1670 | and_ln102_744_reg_1636_pp0_iter5_reg);

assign or_ln117_727_fu_1130_p2 = (or_ln117_726_fu_1119_p2 | and_ln102_766_fu_1109_p2);

assign or_ln117_728_fu_1144_p2 = (or_ln117_726_fu_1119_p2 | and_ln102_752_fu_1095_p2);

assign or_ln117_729_fu_1181_p2 = (or_ln117_728_reg_1685 | and_ln102_767_fu_1176_p2);

assign or_ln117_730_fu_1325_p2 = (xor_ln104_reg_1514_pp0_iter7_reg | or_ln117_714_reg_1621_pp0_iter7_reg);

assign or_ln117_731_fu_582_p2 = (xor_ln104_fu_528_p2 | icmp_ln86_765_reg_1341);

assign or_ln117_732_fu_587_p2 = (or_ln117_731_fu_582_p2 | icmp_ln86_768_reg_1358);

assign or_ln117_733_fu_592_p2 = (or_ln117_732_fu_587_p2 | icmp_ln86_774_reg_1395);

assign or_ln117_fu_635_p2 = (and_ln104_155_reg_1551 | and_ln102_753_fu_616_p2);

assign select_ln117_743_fu_656_p3 = ((or_ln117_702_reg_1563[0:0] == 1'b1) ? select_ln117_fu_643_p3 : 2'd3);

assign select_ln117_744_fu_671_p3 = ((or_ln117_703_fu_651_p2[0:0] == 1'b1) ? zext_ln117_82_fu_663_p1 : 3'd4);

assign select_ln117_745_fu_685_p3 = ((or_ln117_704_fu_667_p2[0:0] == 1'b1) ? select_ln117_744_fu_671_p3 : 3'd5);

assign select_ln117_746_fu_699_p3 = ((or_ln117_705_fu_679_p2[0:0] == 1'b1) ? select_ln117_745_fu_685_p3 : 3'd6);

assign select_ln117_747_fu_707_p3 = ((or_ln117_706_fu_693_p2[0:0] == 1'b1) ? select_ln117_746_fu_699_p3 : 3'd7);

assign select_ln117_748_fu_775_p3 = ((or_ln117_707_fu_767_p2[0:0] == 1'b1) ? zext_ln117_83_fu_772_p1 : 4'd8);

assign select_ln117_749_fu_788_p3 = ((or_ln117_708_reg_1585[0:0] == 1'b1) ? select_ln117_748_fu_775_p3 : 4'd9);

assign select_ln117_750_fu_799_p3 = ((or_ln117_709_fu_783_p2[0:0] == 1'b1) ? select_ln117_749_fu_788_p3 : 4'd10);

assign select_ln117_751_fu_813_p3 = ((or_ln117_710_fu_795_p2[0:0] == 1'b1) ? select_ln117_750_fu_799_p3 : 4'd11);

assign select_ln117_752_fu_825_p3 = ((or_ln117_711_fu_807_p2[0:0] == 1'b1) ? select_ln117_751_fu_813_p3 : 4'd12);

assign select_ln117_753_fu_833_p3 = ((or_ln117_712_fu_821_p2[0:0] == 1'b1) ? select_ln117_752_fu_825_p3 : 4'd13);

assign select_ln117_754_fu_915_p3 = ((or_ln117_713_fu_910_p2[0:0] == 1'b1) ? select_ln117_753_reg_1616 : 4'd14);

assign select_ln117_755_fu_927_p3 = ((or_ln117_714_reg_1621[0:0] == 1'b1) ? select_ln117_754_fu_915_p3 : 4'd15);

assign select_ln117_756_fu_942_p3 = ((or_ln117_715_fu_922_p2[0:0] == 1'b1) ? zext_ln117_84_fu_934_p1 : 5'd16);

assign select_ln117_757_fu_956_p3 = ((or_ln117_716_fu_938_p2[0:0] == 1'b1) ? select_ln117_756_fu_942_p3 : 5'd17);

assign select_ln117_758_fu_968_p3 = ((or_ln117_717_fu_950_p2[0:0] == 1'b1) ? select_ln117_757_fu_956_p3 : 5'd18);

assign select_ln117_759_fu_976_p3 = ((or_ln117_718_fu_964_p2[0:0] == 1'b1) ? select_ln117_758_fu_968_p3 : 5'd19);

assign select_ln117_760_fu_1023_p3 = ((or_ln117_719_fu_1018_p2[0:0] == 1'b1) ? select_ln117_759_reg_1659 : 5'd20);

assign select_ln117_761_fu_1035_p3 = ((or_ln117_720_reg_1664[0:0] == 1'b1) ? select_ln117_760_fu_1023_p3 : 5'd21);

assign select_ln117_762_fu_1046_p3 = ((or_ln117_721_fu_1030_p2[0:0] == 1'b1) ? select_ln117_761_fu_1035_p3 : 5'd22);

assign select_ln117_763_fu_1060_p3 = ((or_ln117_722_fu_1042_p2[0:0] == 1'b1) ? select_ln117_762_fu_1046_p3 : 5'd23);

assign select_ln117_764_fu_1074_p3 = ((or_ln117_723_fu_1054_p2[0:0] == 1'b1) ? select_ln117_763_fu_1060_p3 : 5'd24);

assign select_ln117_765_fu_1082_p3 = ((or_ln117_724_fu_1068_p2[0:0] == 1'b1) ? select_ln117_764_fu_1074_p3 : 5'd25);

assign select_ln117_766_fu_1123_p3 = ((or_ln117_725_fu_1114_p2[0:0] == 1'b1) ? select_ln117_765_reg_1680 : 5'd26);

assign select_ln117_767_fu_1136_p3 = ((or_ln117_726_fu_1119_p2[0:0] == 1'b1) ? select_ln117_766_fu_1123_p3 : 5'd27);

assign select_ln117_768_fu_1150_p3 = ((or_ln117_727_fu_1130_p2[0:0] == 1'b1) ? select_ln117_767_fu_1136_p3 : 5'd28);

assign select_ln117_769_fu_1158_p3 = ((or_ln117_728_fu_1144_p2[0:0] == 1'b1) ? select_ln117_768_fu_1150_p3 : 5'd29);

assign select_ln117_fu_643_p3 = ((or_ln117_fu_635_p2[0:0] == 1'b1) ? zext_ln117_fu_640_p1 : 2'd2);

assign tmp_fu_1193_p63 = 'bx;

assign tmp_fu_1193_p64 = ((or_ln117_729_fu_1181_p2[0:0] == 1'b1) ? select_ln117_769_reg_1690 : 5'd30);

assign xor_ln104_369_fu_516_p2 = (icmp_ln86_765_fu_336_p2 ^ 1'd1);

assign xor_ln104_370_fu_846_p2 = (icmp_ln86_766_reg_1346_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_371_fu_537_p2 = (icmp_ln86_767_reg_1352 ^ 1'd1);

assign xor_ln104_372_fu_551_p2 = (icmp_ln86_768_reg_1358 ^ 1'd1);

assign xor_ln104_373_fu_856_p2 = (icmp_ln86_769_reg_1365_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_374_fu_871_p2 = (icmp_ln86_770_reg_1371_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_375_fu_603_p2 = (icmp_ln86_771_reg_1377_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_376_fu_728_p2 = (icmp_ln86_772_reg_1383_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_377_fu_733_p2 = (icmp_ln86_773_reg_1389_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_378_fu_571_p2 = (icmp_ln86_774_reg_1395 ^ 1'd1);

assign xor_ln104_379_fu_882_p2 = (icmp_ln86_775_reg_1402_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_380_fu_990_p2 = (icmp_ln86_776_reg_1408_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_381_fu_1090_p2 = (icmp_ln86_777_reg_1414_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_382_fu_1166_p2 = (icmp_ln86_778_reg_1420_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_528_p2 = (icmp_ln86_reg_1336 ^ 1'd1);

assign zext_ln117_82_fu_663_p1 = select_ln117_743_fu_656_p3;

assign zext_ln117_83_fu_772_p1 = select_ln117_747_reg_1580;

assign zext_ln117_84_fu_934_p1 = select_ln117_755_fu_927_p3;

assign zext_ln117_fu_640_p1 = or_ln117_733_reg_1558;

endmodule //my_prj_decision_function_27
