IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.82        Core1: 17.62        
Core2: 39.23        Core3: 27.94        
Core4: 19.22        Core5: 19.46        
Core6: 42.50        Core7: 15.51        
Core8: 17.65        Core9: 25.45        
Core10: 45.61        Core11: 15.18        
Core12: 13.52        Core13: 39.51        
Core14: 15.19        Core15: 19.41        
Core16: 28.01        Core17: 38.74        
Core18: 16.04        Core19: 17.45        
Core20: 24.08        Core21: 20.54        
Core22: 23.49        Core23: 28.54        
Core24: 27.00        Core25: 16.36        
Core26: 18.34        Core27: 19.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.70
Socket1: 17.70
DDR read Latency(ns)
Socket0: 733.97
Socket1: 699.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.97        Core1: 18.81        
Core2: 40.38        Core3: 28.57        
Core4: 19.90        Core5: 19.66        
Core6: 37.12        Core7: 15.51        
Core8: 18.61        Core9: 24.18        
Core10: 42.72        Core11: 14.40        
Core12: 13.42        Core13: 38.76        
Core14: 15.21        Core15: 19.17        
Core16: 26.32        Core17: 38.02        
Core18: 15.89        Core19: 17.19        
Core20: 24.21        Core21: 21.20        
Core22: 23.78        Core23: 29.08        
Core24: 26.48        Core25: 16.40        
Core26: 18.20        Core27: 20.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.76
Socket1: 17.78
DDR read Latency(ns)
Socket0: 739.43
Socket1: 719.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.46        Core1: 16.13        
Core2: 41.01        Core3: 28.43        
Core4: 21.38        Core5: 20.13        
Core6: 38.36        Core7: 16.07        
Core8: 15.85        Core9: 26.14        
Core10: 34.40        Core11: 16.55        
Core12: 15.36        Core13: 30.16        
Core14: 15.29        Core15: 18.79        
Core16: 26.72        Core17: 39.43        
Core18: 16.29        Core19: 16.90        
Core20: 25.14        Core21: 21.79        
Core22: 24.74        Core23: 28.33        
Core24: 31.38        Core25: 15.78        
Core26: 18.45        Core27: 19.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.98
Socket1: 17.74
DDR read Latency(ns)
Socket0: 709.69
Socket1: 712.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.50        Core1: 16.42        
Core2: 39.06        Core3: 28.12        
Core4: 18.69        Core5: 18.10        
Core6: 36.08        Core7: 17.47        
Core8: 15.88        Core9: 25.47        
Core10: 38.10        Core11: 15.60        
Core12: 15.54        Core13: 34.72        
Core14: 15.46        Core15: 19.00        
Core16: 25.73        Core17: 38.16        
Core18: 16.11        Core19: 17.13        
Core20: 23.92        Core21: 21.43        
Core22: 24.63        Core23: 29.06        
Core24: 37.02        Core25: 16.07        
Core26: 18.29        Core27: 20.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.81
Socket1: 17.69
DDR read Latency(ns)
Socket0: 721.24
Socket1: 712.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.30        Core1: 16.58        
Core2: 40.86        Core3: 28.11        
Core4: 19.46        Core5: 18.59        
Core6: 38.66        Core7: 17.63        
Core8: 15.85        Core9: 26.37        
Core10: 41.87        Core11: 14.67        
Core12: 14.97        Core13: 37.05        
Core14: 15.69        Core15: 19.37        
Core16: 28.50        Core17: 38.47        
Core18: 16.59        Core19: 17.56        
Core20: 25.23        Core21: 20.49        
Core22: 23.60        Core23: 28.23        
Core24: 31.49        Core25: 16.38        
Core26: 18.65        Core27: 20.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.89
Socket1: 17.68
DDR read Latency(ns)
Socket0: 722.05
Socket1: 714.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.75        Core1: 16.27        
Core2: 40.46        Core3: 28.22        
Core4: 20.16        Core5: 19.25        
Core6: 42.57        Core7: 18.03        
Core8: 14.92        Core9: 26.93        
Core10: 39.93        Core11: 14.64        
Core12: 15.38        Core13: 36.85        
Core14: 15.63        Core15: 18.68        
Core16: 28.22        Core17: 39.91        
Core18: 16.29        Core19: 17.34        
Core20: 24.22        Core21: 21.66        
Core22: 24.69        Core23: 28.13        
Core24: 35.46        Core25: 16.08        
Core26: 18.48        Core27: 19.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.91
Socket1: 17.70
DDR read Latency(ns)
Socket0: 716.18
Socket1: 717.99
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.94        Core1: 13.90        
Core2: 36.21        Core3: 25.67        
Core4: 12.55        Core5: 12.67        
Core6: 33.97        Core7: 26.55        
Core8: 12.21        Core9: 27.00        
Core10: 37.12        Core11: 28.29        
Core12: 24.44        Core13: 17.25        
Core14: 18.22        Core15: 16.67        
Core16: 20.08        Core17: 44.74        
Core18: 17.87        Core19: 20.44        
Core20: 23.42        Core21: 15.59        
Core22: 22.79        Core23: 24.53        
Core24: 24.30        Core25: 16.06        
Core26: 18.76        Core27: 25.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.31
Socket1: 17.50
DDR read Latency(ns)
Socket0: 743.53
Socket1: 890.40


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.85        Core1: 15.96        
Core2: 35.78        Core3: 26.00        
Core4: 14.51        Core5: 14.67        
Core6: 33.35        Core7: 22.26        
Core8: 13.41        Core9: 29.87        
Core10: 34.72        Core11: 19.19        
Core12: 21.10        Core13: 18.27        
Core14: 18.19        Core15: 17.02        
Core16: 20.41        Core17: 45.82        
Core18: 18.06        Core19: 20.52        
Core20: 23.37        Core21: 16.05        
Core22: 22.63        Core23: 24.27        
Core24: 25.34        Core25: 16.84        
Core26: 18.93        Core27: 25.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.93
Socket1: 17.68
DDR read Latency(ns)
Socket0: 718.94
Socket1: 818.31


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.00        Core1: 14.13        
Core2: 35.12        Core3: 25.52        
Core4: 12.71        Core5: 12.96        
Core6: 32.10        Core7: 25.41        
Core8: 12.95        Core9: 35.59        
Core10: 38.60        Core11: 27.70        
Core12: 22.83        Core13: 21.75        
Core14: 18.23        Core15: 16.46        
Core16: 20.11        Core17: 30.65        
Core18: 18.04        Core19: 20.67        
Core20: 23.31        Core21: 15.85        
Core22: 22.99        Core23: 23.96        
Core24: 24.66        Core25: 16.28        
Core26: 19.15        Core27: 24.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.53
Socket1: 17.60
DDR read Latency(ns)
Socket0: 734.39
Socket1: 876.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.80        Core1: 13.17        
Core2: 34.32        Core3: 25.03        
Core4: 12.09        Core5: 12.46        
Core6: 33.73        Core7: 26.84        
Core8: 13.82        Core9: 38.64        
Core10: 37.37        Core11: 28.62        
Core12: 23.36        Core13: 18.57        
Core14: 18.38        Core15: 16.76        
Core16: 21.11        Core17: 36.09        
Core18: 17.66        Core19: 20.22        
Core20: 23.17        Core21: 15.97        
Core22: 22.85        Core23: 24.47        
Core24: 24.65        Core25: 16.38        
Core26: 18.66        Core27: 24.65        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.54
Socket1: 17.47
DDR read Latency(ns)
Socket0: 759.34
Socket1: 854.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.08        Core1: 16.47        
Core2: 34.76        Core3: 26.95        
Core4: 13.89        Core5: 13.86        
Core6: 34.30        Core7: 17.26        
Core8: 16.13        Core9: 28.59        
Core10: 37.88        Core11: 20.01        
Core12: 20.08        Core13: 21.20        
Core14: 17.29        Core15: 17.36        
Core16: 22.08        Core17: 38.07        
Core18: 17.65        Core19: 20.40        
Core20: 22.68        Core21: 16.47        
Core22: 21.81        Core23: 24.06        
Core24: 24.77        Core25: 17.45        
Core26: 18.73        Core27: 25.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.90
Socket1: 17.42
DDR read Latency(ns)
Socket0: 742.54
Socket1: 779.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.61        Core1: 18.78        
Core2: 36.76        Core3: 26.20        
Core4: 16.38        Core5: 16.77        
Core6: 34.75        Core7: 15.50        
Core8: 16.36        Core9: 38.40        
Core10: 36.39        Core11: 17.29        
Core12: 18.06        Core13: 18.26        
Core14: 16.85        Core15: 17.93        
Core16: 21.84        Core17: 36.37        
Core18: 17.86        Core19: 20.89        
Core20: 21.50        Core21: 16.38        
Core22: 21.83        Core23: 24.50        
Core24: 25.43        Core25: 17.59        
Core26: 19.15        Core27: 25.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.43
Socket1: 17.80
DDR read Latency(ns)
Socket0: 719.92
Socket1: 724.55
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.81        Core1: 17.64        
Core2: 42.44        Core3: 29.34        
Core4: 18.70        Core5: 17.22        
Core6: 36.43        Core7: 17.24        
Core8: 17.17        Core9: 27.15        
Core10: 24.73        Core11: 16.77        
Core12: 20.02        Core13: 26.13        
Core14: 19.80        Core15: 19.98        
Core16: 26.07        Core17: 38.79        
Core18: 19.37        Core19: 19.77        
Core20: 31.06        Core21: 20.59        
Core22: 20.52        Core23: 26.55        
Core24: 35.56        Core25: 20.70        
Core26: 20.30        Core27: 21.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.49
Socket1: 19.00
DDR read Latency(ns)
Socket0: 693.93
Socket1: 633.28


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.75        Core1: 22.37        
Core2: 42.93        Core3: 28.46        
Core4: 19.93        Core5: 14.89        
Core6: 33.28        Core7: 15.25        
Core8: 13.42        Core9: 26.94        
Core10: 23.91        Core11: 14.19        
Core12: 23.57        Core13: 26.43        
Core14: 18.96        Core15: 19.95        
Core16: 25.47        Core17: 39.28        
Core18: 18.19        Core19: 19.64        
Core20: 31.62        Core21: 20.42        
Core22: 19.93        Core23: 26.31        
Core24: 34.62        Core25: 20.54        
Core26: 19.39        Core27: 20.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.63
Socket1: 18.39
DDR read Latency(ns)
Socket0: 760.18
Socket1: 664.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.60        Core1: 18.26        
Core2: 41.72        Core3: 27.72        
Core4: 17.58        Core5: 16.85        
Core6: 38.16        Core7: 17.02        
Core8: 16.24        Core9: 26.99        
Core10: 25.34        Core11: 16.07        
Core12: 20.63        Core13: 26.23        
Core14: 19.78        Core15: 19.98        
Core16: 25.44        Core17: 36.86        
Core18: 18.79        Core19: 19.74        
Core20: 32.07        Core21: 20.44        
Core22: 20.55        Core23: 26.67        
Core24: 35.16        Core25: 20.48        
Core26: 19.68        Core27: 20.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.26
Socket1: 18.86
DDR read Latency(ns)
Socket0: 697.65
Socket1: 647.78


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.15        Core1: 23.36        
Core2: 41.88        Core3: 28.31        
Core4: 19.35        Core5: 15.53        
Core6: 26.10        Core7: 15.25        
Core8: 13.70        Core9: 26.98        
Core10: 23.90        Core11: 13.93        
Core12: 23.27        Core13: 26.65        
Core14: 18.86        Core15: 19.89        
Core16: 25.65        Core17: 44.06        
Core18: 18.11        Core19: 19.66        
Core20: 31.28        Core21: 20.34        
Core22: 19.96        Core23: 26.07        
Core24: 32.49        Core25: 20.53        
Core26: 19.67        Core27: 20.47        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.67
Socket1: 18.47
DDR read Latency(ns)
Socket0: 769.89
Socket1: 667.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.98        Core1: 21.75        
Core2: 42.91        Core3: 28.48        
Core4: 19.53        Core5: 15.69        
Core6: 26.16        Core7: 15.85        
Core8: 14.24        Core9: 27.01        
Core10: 24.28        Core11: 14.45        
Core12: 22.31        Core13: 26.47        
Core14: 19.04        Core15: 19.94        
Core16: 26.43        Core17: 40.44        
Core18: 18.47        Core19: 19.55        
Core20: 30.15        Core21: 20.30        
Core22: 20.11        Core23: 26.09        
Core24: 34.80        Core25: 20.60        
Core26: 19.96        Core27: 20.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.81
Socket1: 18.59
DDR read Latency(ns)
Socket0: 749.97
Socket1: 665.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.28        Core1: 18.73        
Core2: 40.93        Core3: 27.80        
Core4: 17.81        Core5: 16.72        
Core6: 29.55        Core7: 16.94        
Core8: 15.14        Core9: 27.02        
Core10: 24.65        Core11: 15.45        
Core12: 21.23        Core13: 25.80        
Core14: 19.53        Core15: 20.09        
Core16: 25.86        Core17: 41.10        
Core18: 18.86        Core19: 19.67        
Core20: 30.87        Core21: 20.24        
Core22: 20.54        Core23: 26.52        
Core24: 34.20        Core25: 20.51        
Core26: 19.99        Core27: 20.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.01
Socket1: 18.78
DDR read Latency(ns)
Socket0: 717.48
Socket1: 654.82
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 17.92        Core1: 16.79        
Core2: 33.18        Core3: 30.97        
Core4: 16.30        Core5: 13.79        
Core6: 35.10        Core7: 16.68        
Core8: 18.63        Core9: 40.22        
Core10: 23.36        Core11: 16.08        
Core12: 14.13        Core13: 30.76        
Core14: 15.05        Core15: 21.47        
Core16: 25.29        Core17: 25.19        
Core18: 13.99        Core19: 13.94        
Core20: 25.06        Core21: 14.74        
Core22: 26.44        Core23: 27.14        
Core24: 26.68        Core25: 15.56        
Core26: 14.40        Core27: 25.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.59
Socket1: 16.10
DDR read Latency(ns)
Socket0: 854.10
Socket1: 906.67


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.05        Core1: 22.21        
Core2: 32.55        Core3: 30.31        
Core4: 22.53        Core5: 13.37        
Core6: 32.30        Core7: 14.90        
Core8: 14.11        Core9: 33.77        
Core10: 22.38        Core11: 14.81        
Core12: 13.79        Core13: 29.71        
Core14: 14.49        Core15: 20.63        
Core16: 22.47        Core17: 24.61        
Core18: 14.06        Core19: 13.68        
Core20: 24.91        Core21: 14.16        
Core22: 25.51        Core23: 26.38        
Core24: 26.76        Core25: 14.78        
Core26: 13.56        Core27: 24.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 15.82
Socket1: 15.72
DDR read Latency(ns)
Socket0: 899.40
Socket1: 979.33


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.76        Core1: 22.10        
Core2: 32.30        Core3: 31.40        
Core4: 22.41        Core5: 12.74        
Core6: 33.88        Core7: 17.60        
Core8: 14.36        Core9: 35.59        
Core10: 22.76        Core11: 15.01        
Core12: 13.44        Core13: 30.45        
Core14: 15.62        Core15: 20.35        
Core16: 21.65        Core17: 24.54        
Core18: 14.44        Core19: 13.76        
Core20: 24.44        Core21: 14.80        
Core22: 26.68        Core23: 26.80        
Core24: 25.20        Core25: 15.31        
Core26: 14.52        Core27: 23.72        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.20
Socket1: 16.12
DDR read Latency(ns)
Socket0: 860.19
Socket1: 942.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.74        Core1: 22.01        
Core2: 33.10        Core3: 30.99        
Core4: 22.33        Core5: 13.82        
Core6: 36.31        Core7: 15.01        
Core8: 14.18        Core9: 40.56        
Core10: 23.15        Core11: 16.05        
Core12: 14.33        Core13: 30.53        
Core14: 15.36        Core15: 20.68        
Core16: 22.69        Core17: 24.66        
Core18: 14.20        Core19: 13.97        
Core20: 24.95        Core21: 14.82        
Core22: 27.21        Core23: 26.40        
Core24: 26.44        Core25: 15.61        
Core26: 14.42        Core27: 24.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.41
Socket1: 16.27
DDR read Latency(ns)
Socket0: 853.54
Socket1: 902.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.93        Core1: 24.07        
Core2: 32.67        Core3: 31.44        
Core4: 23.11        Core5: 13.30        
Core6: 35.51        Core7: 14.41        
Core8: 14.36        Core9: 37.10        
Core10: 23.04        Core11: 15.81        
Core12: 13.99        Core13: 29.41        
Core14: 14.72        Core15: 21.97        
Core16: 22.93        Core17: 24.81        
Core18: 14.03        Core19: 13.56        
Core20: 23.61        Core21: 15.32        
Core22: 27.33        Core23: 25.93        
Core24: 25.54        Core25: 15.32        
Core26: 14.58        Core27: 25.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.39
Socket1: 16.21
DDR read Latency(ns)
Socket0: 837.37
Socket1: 910.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.25        Core1: 24.43        
Core2: 32.60        Core3: 30.80        
Core4: 22.41        Core5: 12.50        
Core6: 33.92        Core7: 14.31        
Core8: 16.28        Core9: 37.18        
Core10: 21.94        Core11: 14.59        
Core12: 12.32        Core13: 29.27        
Core14: 14.35        Core15: 21.43        
Core16: 24.21        Core17: 25.03        
Core18: 14.13        Core19: 14.11        
Core20: 24.30        Core21: 14.87        
Core22: 26.01        Core23: 26.26        
Core24: 26.57        Core25: 14.99        
Core26: 14.20        Core27: 24.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 15.87
Socket1: 15.78
DDR read Latency(ns)
Socket0: 933.91
Socket1: 933.61
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.38        Core1: 16.98        
Core2: 35.70        Core3: 30.42        
Core4: 27.40        Core5: 25.38        
Core6: 36.75        Core7: 11.18        
Core8: 24.72        Core9: 33.81        
Core10: 27.76        Core11: 12.79        
Core12: 12.69        Core13: 32.05        
Core14: 18.73        Core15: 16.34        
Core16: 28.11        Core17: 25.06        
Core18: 12.46        Core19: 16.98        
Core20: 21.05        Core21: 17.11        
Core22: 20.56        Core23: 18.04        
Core24: 30.64        Core25: 18.64        
Core26: 14.28        Core27: 20.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.81
Socket1: 16.33
DDR read Latency(ns)
Socket0: 835.55
Socket1: 821.96


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.53        Core1: 20.63        
Core2: 34.86        Core3: 30.27        
Core4: 26.79        Core5: 25.76        
Core6: 35.87        Core7: 10.84        
Core8: 24.50        Core9: 33.93        
Core10: 27.82        Core11: 11.63        
Core12: 11.47        Core13: 31.76        
Core14: 18.15        Core15: 16.51        
Core16: 27.10        Core17: 25.59        
Core18: 12.39        Core19: 16.56        
Core20: 20.70        Core21: 16.66        
Core22: 20.22        Core23: 19.06        
Core24: 38.46        Core25: 18.02        
Core26: 14.38        Core27: 20.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.62
Socket1: 16.06
DDR read Latency(ns)
Socket0: 867.22
Socket1: 852.76


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.27        Core1: 14.31        
Core2: 35.51        Core3: 30.47        
Core4: 27.85        Core5: 25.73        
Core6: 25.45        Core7: 11.49        
Core8: 24.21        Core9: 33.85        
Core10: 27.51        Core11: 12.63        
Core12: 11.73        Core13: 31.22        
Core14: 17.77        Core15: 17.53        
Core16: 27.70        Core17: 24.38        
Core18: 12.03        Core19: 17.23        
Core20: 20.72        Core21: 17.69        
Core22: 19.70        Core23: 21.93        
Core24: 26.82        Core25: 18.68        
Core26: 14.01        Core27: 21.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.16
Socket1: 16.24
DDR read Latency(ns)
Socket0: 845.46
Socket1: 768.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.53        Core1: 15.81        
Core2: 35.84        Core3: 30.04        
Core4: 28.23        Core5: 26.25        
Core6: 38.97        Core7: 11.23        
Core8: 24.79        Core9: 33.58        
Core10: 27.41        Core11: 12.25        
Core12: 10.89        Core13: 31.68        
Core14: 18.24        Core15: 16.71        
Core16: 27.50        Core17: 25.73        
Core18: 12.13        Core19: 16.88        
Core20: 20.61        Core21: 17.54        
Core22: 20.18        Core23: 21.89        
Core24: 39.18        Core25: 18.89        
Core26: 13.91        Core27: 20.28        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.84
Socket1: 16.17
DDR read Latency(ns)
Socket0: 864.09
Socket1: 793.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.80        Core1: 26.41        
Core2: 35.02        Core3: 30.06        
Core4: 28.94        Core5: 26.48        
Core6: 39.14        Core7: 10.77        
Core8: 24.78        Core9: 34.00        
Core10: 27.99        Core11: 11.74        
Core12: 11.06        Core13: 31.71        
Core14: 18.74        Core15: 15.95        
Core16: 28.56        Core17: 25.42        
Core18: 12.77        Core19: 16.40        
Core20: 21.38        Core21: 16.52        
Core22: 20.60        Core23: 21.43        
Core24: 46.46        Core25: 18.91        
Core26: 14.68        Core27: 20.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.41
Socket1: 16.41
DDR read Latency(ns)
Socket0: 857.49
Socket1: 889.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.73        Core1: 15.50        
Core2: 35.77        Core3: 30.96        
Core4: 21.34        Core5: 21.20        
Core6: 36.87        Core7: 12.14        
Core8: 22.80        Core9: 33.78        
Core10: 26.73        Core11: 13.46        
Core12: 12.06        Core13: 32.26        
Core14: 18.77        Core15: 16.90        
Core16: 28.49        Core17: 25.94        
Core18: 12.64        Core19: 16.77        
Core20: 20.99        Core21: 17.25        
Core22: 20.23        Core23: 21.86        
Core24: 29.73        Core25: 18.85        
Core26: 14.55        Core27: 20.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.91
Socket1: 16.40
DDR read Latency(ns)
Socket0: 814.15
Socket1: 787.87
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.78        Core1: 14.76        
Core2: 43.36        Core3: 30.93        
Core4: 27.98        Core5: 26.53        
Core6: 39.43        Core7: 15.28        
Core8: 15.41        Core9: 27.46        
Core10: 27.52        Core11: 15.98        
Core12: 15.07        Core13: 38.27        
Core14: 17.95        Core15: 17.80        
Core16: 28.70        Core17: 26.26        
Core18: 20.39        Core19: 17.44        
Core20: 25.87        Core21: 20.19        
Core22: 20.21        Core23: 20.68        
Core24: 25.40        Core25: 19.08        
Core26: 18.91        Core27: 20.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.62
Socket1: 18.14
DDR read Latency(ns)
Socket0: 670.08
Socket1: 696.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.79        Core1: 14.82        
Core2: 43.64        Core3: 31.29        
Core4: 28.23        Core5: 26.44        
Core6: 41.23        Core7: 15.27        
Core8: 15.40        Core9: 26.29        
Core10: 27.61        Core11: 16.07        
Core12: 15.15        Core13: 35.44        
Core14: 17.96        Core15: 18.07        
Core16: 29.03        Core17: 26.19        
Core18: 20.33        Core19: 17.46        
Core20: 26.02        Core21: 20.43        
Core22: 19.86        Core23: 19.91        
Core24: 25.29        Core25: 18.93        
Core26: 19.60        Core27: 20.22        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.69
Socket1: 18.20
DDR read Latency(ns)
Socket0: 667.48
Socket1: 699.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.73        Core1: 14.82        
Core2: 43.09        Core3: 29.97        
Core4: 27.68        Core5: 26.48        
Core6: 43.03        Core7: 15.18        
Core8: 15.30        Core9: 26.97        
Core10: 27.70        Core11: 16.08        
Core12: 15.18        Core13: 34.52        
Core14: 19.09        Core15: 18.67        
Core16: 28.81        Core17: 26.63        
Core18: 19.82        Core19: 17.86        
Core20: 25.76        Core21: 19.77        
Core22: 20.02        Core23: 18.83        
Core24: 25.44        Core25: 19.22        
Core26: 20.06        Core27: 19.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.77
Socket1: 18.27
DDR read Latency(ns)
Socket0: 665.18
Socket1: 683.95


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.92        Core1: 15.00        
Core2: 43.51        Core3: 30.69        
Core4: 24.54        Core5: 25.53        
Core6: 40.99        Core7: 15.32        
Core8: 15.36        Core9: 27.37        
Core10: 26.66        Core11: 16.14        
Core12: 15.94        Core13: 36.29        
Core14: 18.77        Core15: 18.55        
Core16: 28.21        Core17: 26.21        
Core18: 19.88        Core19: 17.98        
Core20: 25.53        Core21: 20.00        
Core22: 19.94        Core23: 19.00        
Core24: 25.69        Core25: 19.12        
Core26: 19.83        Core27: 19.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.69
Socket1: 18.29
DDR read Latency(ns)
Socket0: 664.74
Socket1: 690.00


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.07        Core1: 14.75        
Core2: 41.91        Core3: 31.61        
Core4: 27.72        Core5: 26.18        
Core6: 42.07        Core7: 15.20        
Core8: 14.94        Core9: 26.95        
Core10: 27.23        Core11: 16.01        
Core12: 15.35        Core13: 35.68        
Core14: 18.36        Core15: 18.34        
Core16: 28.87        Core17: 26.46        
Core18: 20.98        Core19: 17.82        
Core20: 25.47        Core21: 20.64        
Core22: 19.81        Core23: 19.82        
Core24: 25.29        Core25: 18.69        
Core26: 19.42        Core27: 19.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.73
Socket1: 18.23
DDR read Latency(ns)
Socket0: 672.19
Socket1: 686.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.88        Core1: 14.71        
Core2: 43.98        Core3: 30.31        
Core4: 28.31        Core5: 26.61        
Core6: 39.77        Core7: 15.32        
Core8: 15.24        Core9: 27.30        
Core10: 27.54        Core11: 15.85        
Core12: 15.04        Core13: 31.56        
Core14: 18.70        Core15: 18.51        
Core16: 29.10        Core17: 26.50        
Core18: 20.04        Core19: 17.86        
Core20: 24.78        Core21: 20.24        
Core22: 20.01        Core23: 19.55        
Core24: 24.93        Core25: 19.22        
Core26: 19.76        Core27: 19.71        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.74
Socket1: 18.29
DDR read Latency(ns)
Socket0: 665.64
Socket1: 688.02
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.91        Core1: 16.87        
Core2: 43.95        Core3: 22.34        
Core4: 19.63        Core5: 18.87        
Core6: 34.67        Core7: 17.28        
Core8: 16.28        Core9: 41.31        
Core10: 48.78        Core11: 18.79        
Core12: 18.98        Core13: 38.47        
Core14: 20.67        Core15: 20.06        
Core16: 23.62        Core17: 36.45        
Core18: 20.01        Core19: 19.26        
Core20: 24.75        Core21: 19.59        
Core22: 20.54        Core23: 26.27        
Core24: 51.59        Core25: 20.15        
Core26: 19.65        Core27: 24.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.22
Socket1: 19.24
DDR read Latency(ns)
Socket0: 660.41
Socket1: 650.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.92        Core1: 15.47        
Core2: 43.71        Core3: 21.73        
Core4: 18.51        Core5: 20.05        
Core6: 41.25        Core7: 16.12        
Core8: 15.16        Core9: 40.41        
Core10: 44.92        Core11: 18.99        
Core12: 20.57        Core13: 41.28        
Core14: 20.32        Core15: 20.71        
Core16: 23.25        Core17: 36.56        
Core18: 20.13        Core19: 18.68        
Core20: 26.05        Core21: 18.90        
Core22: 20.76        Core23: 26.59        
Core24: 45.74        Core25: 19.65        
Core26: 19.86        Core27: 24.02        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.96
Socket1: 18.92
DDR read Latency(ns)
Socket0: 684.23
Socket1: 677.09


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.96        Core1: 16.49        
Core2: 45.21        Core3: 23.10        
Core4: 18.97        Core5: 18.29        
Core6: 36.97        Core7: 17.00        
Core8: 16.15        Core9: 34.87        
Core10: 32.95        Core11: 19.61        
Core12: 19.02        Core13: 33.17        
Core14: 20.65        Core15: 20.21        
Core16: 22.55        Core17: 36.34        
Core18: 20.12        Core19: 18.85        
Core20: 25.54        Core21: 19.16        
Core22: 21.07        Core23: 26.19        
Core24: 35.12        Core25: 19.78        
Core26: 19.82        Core27: 24.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.21
Socket1: 19.07
DDR read Latency(ns)
Socket0: 661.91
Socket1: 660.71


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.11        Core1: 15.62        
Core2: 44.20        Core3: 26.85        
Core4: 18.26        Core5: 20.04        
Core6: 51.64        Core7: 16.08        
Core8: 15.38        Core9: 42.66        
Core10: 44.58        Core11: 18.91        
Core12: 20.06        Core13: 38.58        
Core14: 20.47        Core15: 20.39        
Core16: 22.57        Core17: 36.68        
Core18: 20.19        Core19: 18.80        
Core20: 25.34        Core21: 19.05        
Core22: 20.79        Core23: 26.69        
Core24: 39.90        Core25: 19.67        
Core26: 19.79        Core27: 23.73        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.95
Socket1: 18.94
DDR read Latency(ns)
Socket0: 677.07
Socket1: 673.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.82        Core1: 15.24        
Core2: 41.92        Core3: 25.00        
Core4: 18.57        Core5: 19.34        
Core6: 43.82        Core7: 17.07        
Core8: 15.89        Core9: 43.33        
Core10: 45.98        Core11: 20.18        
Core12: 17.93        Core13: 37.73        
Core14: 20.64        Core15: 20.46        
Core16: 22.78        Core17: 37.29        
Core18: 20.11        Core19: 18.51        
Core20: 24.62        Core21: 18.72        
Core22: 21.12        Core23: 25.43        
Core24: 46.93        Core25: 19.42        
Core26: 20.03        Core27: 23.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.95
Socket1: 18.98
DDR read Latency(ns)
Socket0: 665.19
Socket1: 699.87


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.90        Core1: 14.53        
Core2: 43.00        Core3: 24.84        
Core4: 17.70        Core5: 20.86        
Core6: 44.81        Core7: 16.61        
Core8: 15.67        Core9: 37.40        
Core10: 47.37        Core11: 22.54        
Core12: 18.04        Core13: 40.83        
Core14: 20.92        Core15: 20.23        
Core16: 22.70        Core17: 37.24        
Core18: 20.76        Core19: 18.05        
Core20: 25.30        Core21: 18.36        
Core22: 21.06        Core23: 25.83        
Core24: 39.69        Core25: 18.95        
Core26: 20.49        Core27: 23.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.86
Socket1: 19.00
DDR read Latency(ns)
Socket0: 665.07
Socket1: 739.77
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.60        Core1: 23.63        
Core2: 41.60        Core3: 31.36        
Core4: 14.64        Core5: 13.71        
Core6: 41.50        Core7: 13.29        
Core8: 24.50        Core9: 36.26        
Core10: 32.61        Core11: 15.69        
Core12: 24.33        Core13: 23.99        
Core14: 16.35        Core15: 17.90        
Core16: 24.14        Core17: 37.67        
Core18: 15.42        Core19: 21.30        
Core20: 30.52        Core21: 22.11        
Core22: 16.19        Core23: 21.04        
Core24: 40.63        Core25: 17.87        
Core26: 20.03        Core27: 24.50        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.61
Socket1: 17.83
DDR read Latency(ns)
Socket0: 830.97
Socket1: 683.48


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 13.39        Core1: 20.73        
Core2: 42.04        Core3: 31.95        
Core4: 15.27        Core5: 14.66        
Core6: 39.26        Core7: 14.35        
Core8: 22.83        Core9: 35.55        
Core10: 35.27        Core11: 16.68        
Core12: 23.23        Core13: 24.75        
Core14: 16.62        Core15: 18.27        
Core16: 24.37        Core17: 38.93        
Core18: 15.20        Core19: 21.43        
Core20: 30.43        Core21: 22.00        
Core22: 16.39        Core23: 21.53        
Core24: 36.88        Core25: 18.18        
Core26: 20.22        Core27: 25.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.82
Socket1: 18.29
DDR read Latency(ns)
Socket0: 810.78
Socket1: 668.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.12        Core1: 17.92        
Core2: 36.96        Core3: 31.52        
Core4: 15.70        Core5: 15.59        
Core6: 30.90        Core7: 15.16        
Core8: 22.65        Core9: 30.43        
Core10: 36.61        Core11: 17.50        
Core12: 24.02        Core13: 24.21        
Core14: 16.62        Core15: 18.40        
Core16: 24.22        Core17: 38.15        
Core18: 15.55        Core19: 21.47        
Core20: 30.66        Core21: 22.38        
Core22: 16.37        Core23: 20.75        
Core24: 27.62        Core25: 18.43        
Core26: 20.07        Core27: 25.46        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.16
Socket1: 18.50
DDR read Latency(ns)
Socket0: 778.73
Socket1: 642.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.53        Core1: 24.56        
Core2: 41.91        Core3: 31.54        
Core4: 13.91        Core5: 13.58        
Core6: 40.01        Core7: 13.25        
Core8: 25.02        Core9: 37.74        
Core10: 33.76        Core11: 15.57        
Core12: 24.18        Core13: 19.38        
Core14: 16.08        Core15: 17.36        
Core16: 24.20        Core17: 37.08        
Core18: 15.29        Core19: 21.32        
Core20: 30.52        Core21: 21.80        
Core22: 16.19        Core23: 20.98        
Core24: 34.70        Core25: 17.90        
Core26: 19.45        Core27: 25.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.38
Socket1: 17.74
DDR read Latency(ns)
Socket0: 847.35
Socket1: 691.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.35        Core1: 18.03        
Core2: 42.15        Core3: 33.07        
Core4: 15.34        Core5: 15.49        
Core6: 40.61        Core7: 15.20        
Core8: 23.03        Core9: 38.83        
Core10: 38.39        Core11: 17.55        
Core12: 24.47        Core13: 23.04        
Core14: 16.68        Core15: 18.49        
Core16: 25.00        Core17: 39.19        
Core18: 15.62        Core19: 21.59        
Core20: 30.74        Core21: 22.51        
Core22: 16.32        Core23: 21.56        
Core24: 44.59        Core25: 18.69        
Core26: 19.85        Core27: 25.81        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.20
Socket1: 18.59
DDR read Latency(ns)
Socket0: 786.01
Socket1: 643.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 14.29        Core1: 17.33        
Core2: 42.41        Core3: 32.50        
Core4: 15.69        Core5: 15.75        
Core6: 41.44        Core7: 15.37        
Core8: 22.21        Core9: 35.98        
Core10: 37.84        Core11: 17.80        
Core12: 24.23        Core13: 22.39        
Core14: 16.55        Core15: 18.58        
Core16: 24.28        Core17: 38.34        
Core18: 15.45        Core19: 21.63        
Core20: 30.54        Core21: 22.50        
Core22: 16.35        Core23: 21.34        
Core24: 31.71        Core25: 18.54        
Core26: 20.14        Core27: 24.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.15
Socket1: 18.59
DDR read Latency(ns)
Socket0: 780.45
Socket1: 639.53
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.06        Core1: 18.38        
Core2: 27.69        Core3: 21.64        
Core4: 19.38        Core5: 15.77        
Core6: 38.58        Core7: 16.05        
Core8: 17.51        Core9: 19.72        
Core10: 41.42        Core11: 19.09        
Core12: 17.41        Core13: 25.61        
Core14: 16.63        Core15: 22.00        
Core16: 25.88        Core17: 34.18        
Core18: 19.62        Core19: 14.32        
Core20: 21.98        Core21: 17.13        
Core22: 21.99        Core23: 29.19        
Core24: 41.85        Core25: 19.66        
Core26: 16.52        Core27: 19.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.59
Socket1: 17.76
DDR read Latency(ns)
Socket0: 620.07
Socket1: 747.12


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.55        Core1: 17.95        
Core2: 27.83        Core3: 26.77        
Core4: 19.67        Core5: 16.31        
Core6: 40.29        Core7: 16.21        
Core8: 17.77        Core9: 22.86        
Core10: 41.53        Core11: 19.53        
Core12: 17.80        Core13: 38.06        
Core14: 17.02        Core15: 22.72        
Core16: 26.52        Core17: 36.32        
Core18: 18.81        Core19: 15.44        
Core20: 22.20        Core21: 16.37        
Core22: 21.38        Core23: 29.70        
Core24: 38.46        Core25: 20.74        
Core26: 16.92        Core27: 19.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.74
Socket1: 18.10
DDR read Latency(ns)
Socket0: 613.61
Socket1: 737.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.13        Core1: 18.78        
Core2: 27.70        Core3: 27.13        
Core4: 19.51        Core5: 15.60        
Core6: 38.00        Core7: 15.81        
Core8: 17.33        Core9: 20.68        
Core10: 38.06        Core11: 19.13        
Core12: 17.72        Core13: 27.90        
Core14: 16.69        Core15: 21.98        
Core16: 23.25        Core17: 37.27        
Core18: 19.45        Core19: 15.11        
Core20: 21.31        Core21: 17.54        
Core22: 21.52        Core23: 28.63        
Core24: 31.99        Core25: 19.59        
Core26: 16.35        Core27: 20.09        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.55
Socket1: 17.93
DDR read Latency(ns)
Socket0: 622.55
Socket1: 747.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.13        Core1: 18.60        
Core2: 27.68        Core3: 26.78        
Core4: 19.44        Core5: 16.12        
Core6: 38.74        Core7: 16.23        
Core8: 17.29        Core9: 24.60        
Core10: 36.99        Core11: 19.45        
Core12: 17.49        Core13: 29.30        
Core14: 16.96        Core15: 21.61        
Core16: 24.26        Core17: 39.61        
Core18: 19.42        Core19: 15.26        
Core20: 21.93        Core21: 16.98        
Core22: 21.31        Core23: 28.48        
Core24: 39.51        Core25: 19.75        
Core26: 16.90        Core27: 19.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.60
Socket1: 18.03
DDR read Latency(ns)
Socket0: 622.31
Socket1: 739.25


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.36        Core1: 18.36        
Core2: 27.62        Core3: 26.51        
Core4: 19.51        Core5: 16.12        
Core6: 33.14        Core7: 15.75        
Core8: 17.74        Core9: 22.69        
Core10: 36.38        Core11: 19.20        
Core12: 17.59        Core13: 30.84        
Core14: 16.87        Core15: 22.10        
Core16: 23.47        Core17: 38.00        
Core18: 19.09        Core19: 15.58        
Core20: 21.47        Core21: 16.71        
Core22: 21.23        Core23: 29.20        
Core24: 40.78        Core25: 20.32        
Core26: 16.77        Core27: 19.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.63
Socket1: 18.00
DDR read Latency(ns)
Socket0: 617.52
Socket1: 750.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.12        Core1: 18.74        
Core2: 27.86        Core3: 28.43        
Core4: 19.51        Core5: 16.85        
Core6: 41.05        Core7: 15.40        
Core8: 17.63        Core9: 20.13        
Core10: 36.65        Core11: 19.41        
Core12: 17.58        Core13: 33.14        
Core14: 16.63        Core15: 22.17        
Core16: 25.82        Core17: 34.69        
Core18: 19.00        Core19: 14.85        
Core20: 21.41        Core21: 16.97        
Core22: 21.62        Core23: 29.75        
Core24: 42.67        Core25: 19.72        
Core26: 16.38        Core27: 20.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.53
Socket1: 18.00
DDR read Latency(ns)
Socket0: 623.39
Socket1: 757.30
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.88        Core1: 16.27        
Core2: 43.50        Core3: 29.69        
Core4: 19.57        Core5: 18.37        
Core6: 26.59        Core7: 15.68        
Core8: 17.69        Core9: 36.09        
Core10: 35.27        Core11: 17.62        
Core12: 15.69        Core13: 23.66        
Core14: 20.26        Core15: 18.71        
Core16: 26.42        Core17: 34.97        
Core18: 19.83        Core19: 16.33        
Core20: 22.36        Core21: 20.11        
Core22: 17.02        Core23: 25.60        
Core24: 43.68        Core25: 19.77        
Core26: 16.53        Core27: 19.77        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.33
Socket1: 17.97
DDR read Latency(ns)
Socket0: 679.23
Socket1: 671.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.30        Core1: 15.46        
Core2: 45.22        Core3: 29.86        
Core4: 18.68        Core5: 18.10        
Core6: 27.76        Core7: 16.19        
Core8: 20.14        Core9: 38.82        
Core10: 34.94        Core11: 16.80        
Core12: 14.95        Core13: 19.22        
Core14: 19.17        Core15: 19.90        
Core16: 25.20        Core17: 40.19        
Core18: 20.20        Core19: 16.97        
Core20: 21.99        Core21: 19.83        
Core22: 16.46        Core23: 24.77        
Core24: 43.68        Core25: 19.86        
Core26: 15.96        Core27: 20.94        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.44
Socket1: 17.97
DDR read Latency(ns)
Socket0: 692.66
Socket1: 642.19


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 18.62        Core1: 15.40        
Core2: 39.95        Core3: 29.13        
Core4: 20.18        Core5: 18.13        
Core6: 27.08        Core7: 16.02        
Core8: 18.44        Core9: 36.66        
Core10: 35.28        Core11: 17.98        
Core12: 15.40        Core13: 21.29        
Core14: 19.99        Core15: 19.00        
Core16: 23.59        Core17: 35.20        
Core18: 20.15        Core19: 16.53        
Core20: 21.42        Core21: 20.22        
Core22: 16.75        Core23: 24.81        
Core24: 39.60        Core25: 19.96        
Core26: 16.25        Core27: 20.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.34
Socket1: 17.99
DDR read Latency(ns)
Socket0: 685.42
Socket1: 653.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.11        Core1: 15.38        
Core2: 41.53        Core3: 29.64        
Core4: 20.10        Core5: 17.81        
Core6: 26.74        Core7: 16.47        
Core8: 18.38        Core9: 37.98        
Core10: 34.36        Core11: 18.40        
Core12: 15.72        Core13: 22.42        
Core14: 19.20        Core15: 19.16        
Core16: 24.75        Core17: 39.98        
Core18: 20.17        Core19: 16.41        
Core20: 21.62        Core21: 19.85        
Core22: 17.14        Core23: 24.56        
Core24: 37.79        Core25: 19.85        
Core26: 16.41        Core27: 20.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.42
Socket1: 18.01
DDR read Latency(ns)
Socket0: 675.32
Socket1: 655.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.28        Core1: 15.31        
Core2: 42.61        Core3: 29.87        
Core4: 18.65        Core5: 18.54        
Core6: 27.01        Core7: 16.05        
Core8: 19.20        Core9: 40.92        
Core10: 35.52        Core11: 17.40        
Core12: 15.38        Core13: 22.19        
Core14: 19.37        Core15: 18.84        
Core16: 24.22        Core17: 34.44        
Core18: 19.88        Core19: 16.56        
Core20: 21.87        Core21: 20.10        
Core22: 16.76        Core23: 25.53        
Core24: 38.97        Core25: 20.06        
Core26: 16.16        Core27: 20.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.23
Socket1: 17.93
DDR read Latency(ns)
Socket0: 695.44
Socket1: 656.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 19.35        Core1: 15.53        
Core2: 43.22        Core3: 29.65        
Core4: 19.44        Core5: 18.13        
Core6: 26.64        Core7: 16.21        
Core8: 16.98        Core9: 38.79        
Core10: 36.09        Core11: 18.25        
Core12: 16.27        Core13: 20.38        
Core14: 19.00        Core15: 19.17        
Core16: 25.01        Core17: 34.44        
Core18: 20.65        Core19: 16.44        
Core20: 23.02        Core21: 19.68        
Core22: 17.32        Core23: 24.92        
Core24: 39.51        Core25: 19.96        
Core26: 16.74        Core27: 20.80        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.38
Socket1: 18.03
DDR read Latency(ns)
Socket0: 694.86
Socket1: 662.39
