ARM GAS  /tmp/ccyqSS9p.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB235:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f4xx_hal_msp.c ****   *
  17:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f4xx_hal_msp.c ****   */
  19:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f4xx_hal_msp.c **** 
  21:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f4xx_hal_msp.c **** 
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccyqSS9p.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/ccyqSS9p.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 71 3 view .LVU6
  55              	.LBB3:
  56              		.loc 1 71 3 view .LVU7
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 71 3 view .LVU8
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 71 3 view .LVU9
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 71 3 view .LVU10
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  69              		.loc 1 78 1 is_stmt 0 view .LVU11
  70 002e 02B0     		add	sp, sp, #8
  71              	.LCFI1:
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE235:
  82              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_ADC_MspInit
  85              		.syntax unified
  86              		.thumb
  87              		.thumb_func
  88              		.fpu fpv4-sp-d16
  90              	HAL_ADC_MspInit:
  91              	.LVL0:
  92              	.LFB236:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
ARM GAS  /tmp/ccyqSS9p.s 			page 4


  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  93              		.loc 1 87 1 is_stmt 1 view -0
  94              		.cfi_startproc
  95              		@ args = 0, pretend = 0, frame = 32
  96              		@ frame_needed = 0, uses_anonymous_args = 0
  97              		.loc 1 87 1 is_stmt 0 view .LVU13
  98 0000 00B5     		push	{lr}
  99              	.LCFI2:
 100              		.cfi_def_cfa_offset 4
 101              		.cfi_offset 14, -4
 102 0002 89B0     		sub	sp, sp, #36
 103              	.LCFI3:
 104              		.cfi_def_cfa_offset 40
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 105              		.loc 1 88 3 is_stmt 1 view .LVU14
 106              		.loc 1 88 20 is_stmt 0 view .LVU15
 107 0004 0023     		movs	r3, #0
 108 0006 0393     		str	r3, [sp, #12]
 109 0008 0493     		str	r3, [sp, #16]
 110 000a 0593     		str	r3, [sp, #20]
 111 000c 0693     		str	r3, [sp, #24]
 112 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 113              		.loc 1 89 3 is_stmt 1 view .LVU16
 114              		.loc 1 89 10 is_stmt 0 view .LVU17
 115 0010 0268     		ldr	r2, [r0]
 116              		.loc 1 89 5 view .LVU18
 117 0012 03F18043 		add	r3, r3, #1073741824
 118 0016 03F59033 		add	r3, r3, #73728
 119 001a 9A42     		cmp	r2, r3
 120 001c 02D0     		beq	.L8
 121              	.LVL1:
 122              	.L5:
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c **** 
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
  99:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 100:Core/Src/stm32f4xx_hal_msp.c ****     */
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 103:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 104:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 106:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 108:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 109:Core/Src/stm32f4xx_hal_msp.c ****   }
ARM GAS  /tmp/ccyqSS9p.s 			page 5


 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c **** }
 123              		.loc 1 111 1 view .LVU19
 124 001e 09B0     		add	sp, sp, #36
 125              	.LCFI4:
 126              		.cfi_remember_state
 127              		.cfi_def_cfa_offset 4
 128              		@ sp needed
 129 0020 5DF804FB 		ldr	pc, [sp], #4
 130              	.LVL2:
 131              	.L8:
 132              	.LCFI5:
 133              		.cfi_restore_state
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 134              		.loc 1 95 5 is_stmt 1 view .LVU20
 135              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 136              		.loc 1 95 5 view .LVU21
 137 0024 0021     		movs	r1, #0
 138 0026 0191     		str	r1, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 139              		.loc 1 95 5 view .LVU22
 140 0028 03F58C33 		add	r3, r3, #71680
 141 002c 5A6C     		ldr	r2, [r3, #68]
 142 002e 42F48072 		orr	r2, r2, #256
 143 0032 5A64     		str	r2, [r3, #68]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 144              		.loc 1 95 5 view .LVU23
 145 0034 5A6C     		ldr	r2, [r3, #68]
 146 0036 02F48072 		and	r2, r2, #256
 147 003a 0192     		str	r2, [sp, #4]
  95:Core/Src/stm32f4xx_hal_msp.c **** 
 148              		.loc 1 95 5 view .LVU24
 149 003c 019A     		ldr	r2, [sp, #4]
 150              	.LBE4:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 151              		.loc 1 97 5 view .LVU25
 152              	.LBB5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 153              		.loc 1 97 5 view .LVU26
 154 003e 0291     		str	r1, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155              		.loc 1 97 5 view .LVU27
 156 0040 1A6B     		ldr	r2, [r3, #48]
 157 0042 42F00102 		orr	r2, r2, #1
 158 0046 1A63     		str	r2, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 159              		.loc 1 97 5 view .LVU28
 160 0048 1B6B     		ldr	r3, [r3, #48]
 161 004a 03F00103 		and	r3, r3, #1
 162 004e 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 163              		.loc 1 97 5 view .LVU29
 164 0050 029B     		ldr	r3, [sp, #8]
 165              	.LBE5:
 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 166              		.loc 1 101 5 view .LVU30
ARM GAS  /tmp/ccyqSS9p.s 			page 6


 101:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 167              		.loc 1 101 25 is_stmt 0 view .LVU31
 168 0052 0123     		movs	r3, #1
 169 0054 0393     		str	r3, [sp, #12]
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170              		.loc 1 102 5 is_stmt 1 view .LVU32
 102:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 171              		.loc 1 102 26 is_stmt 0 view .LVU33
 172 0056 0323     		movs	r3, #3
 173 0058 0493     		str	r3, [sp, #16]
 103:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 174              		.loc 1 103 5 is_stmt 1 view .LVU34
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 175              		.loc 1 104 5 view .LVU35
 176 005a 03A9     		add	r1, sp, #12
 177 005c 0148     		ldr	r0, .L9
 178              	.LVL3:
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 179              		.loc 1 104 5 is_stmt 0 view .LVU36
 180 005e FFF7FEFF 		bl	HAL_GPIO_Init
 181              	.LVL4:
 182              		.loc 1 111 1 view .LVU37
 183 0062 DCE7     		b	.L5
 184              	.L10:
 185              		.align	2
 186              	.L9:
 187 0064 00000240 		.word	1073872896
 188              		.cfi_endproc
 189              	.LFE236:
 191              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 192              		.align	1
 193              		.global	HAL_ADC_MspDeInit
 194              		.syntax unified
 195              		.thumb
 196              		.thumb_func
 197              		.fpu fpv4-sp-d16
 199              	HAL_ADC_MspDeInit:
 200              	.LVL5:
 201              	.LFB237:
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c **** /**
 114:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 115:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 116:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 117:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 118:Core/Src/stm32f4xx_hal_msp.c **** */
 119:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 120:Core/Src/stm32f4xx_hal_msp.c **** {
 202              		.loc 1 120 1 is_stmt 1 view -0
 203              		.cfi_startproc
 204              		@ args = 0, pretend = 0, frame = 0
 205              		@ frame_needed = 0, uses_anonymous_args = 0
 206              		.loc 1 120 1 is_stmt 0 view .LVU39
 207 0000 08B5     		push	{r3, lr}
 208              	.LCFI6:
 209              		.cfi_def_cfa_offset 8
 210              		.cfi_offset 3, -8
ARM GAS  /tmp/ccyqSS9p.s 			page 7


 211              		.cfi_offset 14, -4
 121:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 212              		.loc 1 121 3 is_stmt 1 view .LVU40
 213              		.loc 1 121 10 is_stmt 0 view .LVU41
 214 0002 0268     		ldr	r2, [r0]
 215              		.loc 1 121 5 view .LVU42
 216 0004 064B     		ldr	r3, .L15
 217 0006 9A42     		cmp	r2, r3
 218 0008 00D0     		beq	.L14
 219              	.LVL6:
 220              	.L11:
 122:Core/Src/stm32f4xx_hal_msp.c ****   {
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 124:Core/Src/stm32f4xx_hal_msp.c **** 
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 126:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 127:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 130:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 131:Core/Src/stm32f4xx_hal_msp.c ****     */
 132:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 133:Core/Src/stm32f4xx_hal_msp.c **** 
 134:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 137:Core/Src/stm32f4xx_hal_msp.c ****   }
 138:Core/Src/stm32f4xx_hal_msp.c **** 
 139:Core/Src/stm32f4xx_hal_msp.c **** }
 221              		.loc 1 139 1 view .LVU43
 222 000a 08BD     		pop	{r3, pc}
 223              	.LVL7:
 224              	.L14:
 127:Core/Src/stm32f4xx_hal_msp.c **** 
 225              		.loc 1 127 5 is_stmt 1 view .LVU44
 226 000c 054A     		ldr	r2, .L15+4
 227 000e 536C     		ldr	r3, [r2, #68]
 228 0010 23F48073 		bic	r3, r3, #256
 229 0014 5364     		str	r3, [r2, #68]
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 230              		.loc 1 132 5 view .LVU45
 231 0016 0121     		movs	r1, #1
 232 0018 0348     		ldr	r0, .L15+8
 233              	.LVL8:
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 234              		.loc 1 132 5 is_stmt 0 view .LVU46
 235 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 236              	.LVL9:
 237              		.loc 1 139 1 view .LVU47
 238 001e F4E7     		b	.L11
 239              	.L16:
 240              		.align	2
 241              	.L15:
 242 0020 00200140 		.word	1073815552
 243 0024 00380240 		.word	1073887232
 244 0028 00000240 		.word	1073872896
 245              		.cfi_endproc
ARM GAS  /tmp/ccyqSS9p.s 			page 8


 246              	.LFE237:
 248              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
 249              		.align	1
 250              		.global	HAL_CAN_MspInit
 251              		.syntax unified
 252              		.thumb
 253              		.thumb_func
 254              		.fpu fpv4-sp-d16
 256              	HAL_CAN_MspInit:
 257              	.LVL10:
 258              	.LFB238:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c **** static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c **** /**
 144:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP Initialization
 145:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 146:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 147:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 148:Core/Src/stm32f4xx_hal_msp.c **** */
 149:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
 150:Core/Src/stm32f4xx_hal_msp.c **** {
 259              		.loc 1 150 1 is_stmt 1 view -0
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 40
 262              		@ frame_needed = 0, uses_anonymous_args = 0
 263              		.loc 1 150 1 is_stmt 0 view .LVU49
 264 0000 00B5     		push	{lr}
 265              	.LCFI7:
 266              		.cfi_def_cfa_offset 4
 267              		.cfi_offset 14, -4
 268 0002 8BB0     		sub	sp, sp, #44
 269              	.LCFI8:
 270              		.cfi_def_cfa_offset 48
 151:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 271              		.loc 1 151 3 is_stmt 1 view .LVU50
 272              		.loc 1 151 20 is_stmt 0 view .LVU51
 273 0004 0023     		movs	r3, #0
 274 0006 0593     		str	r3, [sp, #20]
 275 0008 0693     		str	r3, [sp, #24]
 276 000a 0793     		str	r3, [sp, #28]
 277 000c 0893     		str	r3, [sp, #32]
 278 000e 0993     		str	r3, [sp, #36]
 152:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 279              		.loc 1 152 3 is_stmt 1 view .LVU52
 280              		.loc 1 152 10 is_stmt 0 view .LVU53
 281 0010 0368     		ldr	r3, [r0]
 282              		.loc 1 152 5 view .LVU54
 283 0012 374A     		ldr	r2, .L27
 284 0014 9342     		cmp	r3, r2
 285 0016 05D0     		beq	.L23
 153:Core/Src/stm32f4xx_hal_msp.c ****   {
 154:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 157:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 158:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
ARM GAS  /tmp/ccyqSS9p.s 			page 9


 159:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 160:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 161:Core/Src/stm32f4xx_hal_msp.c ****     }
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 165:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> CAN1_RX
 166:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> CAN1_TX
 167:Core/Src/stm32f4xx_hal_msp.c ****     */
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 173:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 178:Core/Src/stm32f4xx_hal_msp.c ****   }
 179:Core/Src/stm32f4xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 286              		.loc 1 179 8 is_stmt 1 view .LVU55
 287              		.loc 1 179 10 is_stmt 0 view .LVU56
 288 0018 364A     		ldr	r2, .L27+4
 289 001a 9342     		cmp	r3, r2
 290 001c 2FD0     		beq	.L24
 291              	.LVL11:
 292              	.L17:
 180:Core/Src/stm32f4xx_hal_msp.c ****   {
 181:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 0 */
 182:Core/Src/stm32f4xx_hal_msp.c **** 
 183:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 0 */
 184:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 185:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_ENABLE();
 186:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 187:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 188:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 189:Core/Src/stm32f4xx_hal_msp.c ****     }
 190:Core/Src/stm32f4xx_hal_msp.c **** 
 191:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 192:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 193:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> CAN2_RX
 194:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> CAN2_TX
 195:Core/Src/stm32f4xx_hal_msp.c ****     */
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 198:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 200:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 201:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 204:Core/Src/stm32f4xx_hal_msp.c **** 
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 1 */
 206:Core/Src/stm32f4xx_hal_msp.c ****   }
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  /tmp/ccyqSS9p.s 			page 10


 293              		.loc 1 208 1 view .LVU57
 294 001e 0BB0     		add	sp, sp, #44
 295              	.LCFI9:
 296              		.cfi_remember_state
 297              		.cfi_def_cfa_offset 4
 298              		@ sp needed
 299 0020 5DF804FB 		ldr	pc, [sp], #4
 300              	.LVL12:
 301              	.L23:
 302              	.LCFI10:
 303              		.cfi_restore_state
 158:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 304              		.loc 1 158 5 is_stmt 1 view .LVU58
 158:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 305              		.loc 1 158 29 is_stmt 0 view .LVU59
 306 0024 344A     		ldr	r2, .L27+8
 307 0026 1368     		ldr	r3, [r2]
 308 0028 0133     		adds	r3, r3, #1
 309 002a 1360     		str	r3, [r2]
 159:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 310              		.loc 1 159 5 is_stmt 1 view .LVU60
 159:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 311              		.loc 1 159 7 is_stmt 0 view .LVU61
 312 002c 012B     		cmp	r3, #1
 313 002e 19D0     		beq	.L25
 314              	.L19:
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 315              		.loc 1 163 5 is_stmt 1 view .LVU62
 316              	.LBB6:
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 317              		.loc 1 163 5 view .LVU63
 318 0030 0023     		movs	r3, #0
 319 0032 0193     		str	r3, [sp, #4]
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 320              		.loc 1 163 5 view .LVU64
 321 0034 314B     		ldr	r3, .L27+12
 322 0036 1A6B     		ldr	r2, [r3, #48]
 323 0038 42F00202 		orr	r2, r2, #2
 324 003c 1A63     		str	r2, [r3, #48]
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 325              		.loc 1 163 5 view .LVU65
 326 003e 1B6B     		ldr	r3, [r3, #48]
 327 0040 03F00203 		and	r3, r3, #2
 328 0044 0193     		str	r3, [sp, #4]
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 329              		.loc 1 163 5 view .LVU66
 330 0046 019B     		ldr	r3, [sp, #4]
 331              	.LBE6:
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 332              		.loc 1 168 5 view .LVU67
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 333              		.loc 1 168 25 is_stmt 0 view .LVU68
 334 0048 4FF44073 		mov	r3, #768
 335 004c 0593     		str	r3, [sp, #20]
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 336              		.loc 1 169 5 is_stmt 1 view .LVU69
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccyqSS9p.s 			page 11


 337              		.loc 1 169 26 is_stmt 0 view .LVU70
 338 004e 0223     		movs	r3, #2
 339 0050 0693     		str	r3, [sp, #24]
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 340              		.loc 1 170 5 is_stmt 1 view .LVU71
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 341              		.loc 1 171 5 view .LVU72
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 342              		.loc 1 171 27 is_stmt 0 view .LVU73
 343 0052 0323     		movs	r3, #3
 344 0054 0893     		str	r3, [sp, #32]
 172:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 345              		.loc 1 172 5 is_stmt 1 view .LVU74
 172:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 346              		.loc 1 172 31 is_stmt 0 view .LVU75
 347 0056 0923     		movs	r3, #9
 348 0058 0993     		str	r3, [sp, #36]
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 349              		.loc 1 173 5 is_stmt 1 view .LVU76
 350 005a 05A9     		add	r1, sp, #20
 351 005c 2848     		ldr	r0, .L27+16
 352              	.LVL13:
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 353              		.loc 1 173 5 is_stmt 0 view .LVU77
 354 005e FFF7FEFF 		bl	HAL_GPIO_Init
 355              	.LVL14:
 356 0062 DCE7     		b	.L17
 357              	.LVL15:
 358              	.L25:
 160:Core/Src/stm32f4xx_hal_msp.c ****     }
 359              		.loc 1 160 7 is_stmt 1 view .LVU78
 360              	.LBB7:
 160:Core/Src/stm32f4xx_hal_msp.c ****     }
 361              		.loc 1 160 7 view .LVU79
 362 0064 0023     		movs	r3, #0
 363 0066 0093     		str	r3, [sp]
 160:Core/Src/stm32f4xx_hal_msp.c ****     }
 364              		.loc 1 160 7 view .LVU80
 365 0068 244B     		ldr	r3, .L27+12
 366 006a 1A6C     		ldr	r2, [r3, #64]
 367 006c 42F00072 		orr	r2, r2, #33554432
 368 0070 1A64     		str	r2, [r3, #64]
 160:Core/Src/stm32f4xx_hal_msp.c ****     }
 369              		.loc 1 160 7 view .LVU81
 370 0072 1B6C     		ldr	r3, [r3, #64]
 371 0074 03F00073 		and	r3, r3, #33554432
 372 0078 0093     		str	r3, [sp]
 160:Core/Src/stm32f4xx_hal_msp.c ****     }
 373              		.loc 1 160 7 view .LVU82
 374 007a 009B     		ldr	r3, [sp]
 375 007c D8E7     		b	.L19
 376              	.L24:
 377              	.LBE7:
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 378              		.loc 1 185 5 view .LVU83
 379              	.LBB8:
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
ARM GAS  /tmp/ccyqSS9p.s 			page 12


 380              		.loc 1 185 5 view .LVU84
 381 007e 0023     		movs	r3, #0
 382 0080 0293     		str	r3, [sp, #8]
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 383              		.loc 1 185 5 view .LVU85
 384 0082 1E4B     		ldr	r3, .L27+12
 385 0084 1A6C     		ldr	r2, [r3, #64]
 386 0086 42F08062 		orr	r2, r2, #67108864
 387 008a 1A64     		str	r2, [r3, #64]
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 388              		.loc 1 185 5 view .LVU86
 389 008c 1B6C     		ldr	r3, [r3, #64]
 390 008e 03F08063 		and	r3, r3, #67108864
 391 0092 0293     		str	r3, [sp, #8]
 185:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED++;
 392              		.loc 1 185 5 view .LVU87
 393 0094 029B     		ldr	r3, [sp, #8]
 394              	.LBE8:
 186:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 395              		.loc 1 186 5 view .LVU88
 186:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==1){
 396              		.loc 1 186 29 is_stmt 0 view .LVU89
 397 0096 184A     		ldr	r2, .L27+8
 398 0098 1368     		ldr	r3, [r2]
 399 009a 0133     		adds	r3, r3, #1
 400 009c 1360     		str	r3, [r2]
 187:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 401              		.loc 1 187 5 is_stmt 1 view .LVU90
 187:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_ENABLE();
 402              		.loc 1 187 7 is_stmt 0 view .LVU91
 403 009e 012B     		cmp	r3, #1
 404 00a0 19D0     		beq	.L26
 405              	.L21:
 191:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 406              		.loc 1 191 5 is_stmt 1 view .LVU92
 407              	.LBB9:
 191:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 408              		.loc 1 191 5 view .LVU93
 409 00a2 0023     		movs	r3, #0
 410 00a4 0493     		str	r3, [sp, #16]
 191:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 411              		.loc 1 191 5 view .LVU94
 412 00a6 154B     		ldr	r3, .L27+12
 413 00a8 1A6B     		ldr	r2, [r3, #48]
 414 00aa 42F00202 		orr	r2, r2, #2
 415 00ae 1A63     		str	r2, [r3, #48]
 191:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 416              		.loc 1 191 5 view .LVU95
 417 00b0 1B6B     		ldr	r3, [r3, #48]
 418 00b2 03F00203 		and	r3, r3, #2
 419 00b6 0493     		str	r3, [sp, #16]
 191:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 420              		.loc 1 191 5 view .LVU96
 421 00b8 049B     		ldr	r3, [sp, #16]
 422              	.LBE9:
 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 423              		.loc 1 196 5 view .LVU97
ARM GAS  /tmp/ccyqSS9p.s 			page 13


 196:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 424              		.loc 1 196 25 is_stmt 0 view .LVU98
 425 00ba 4FF44053 		mov	r3, #12288
 426 00be 0593     		str	r3, [sp, #20]
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 427              		.loc 1 197 5 is_stmt 1 view .LVU99
 197:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 428              		.loc 1 197 26 is_stmt 0 view .LVU100
 429 00c0 0223     		movs	r3, #2
 430 00c2 0693     		str	r3, [sp, #24]
 198:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 431              		.loc 1 198 5 is_stmt 1 view .LVU101
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 432              		.loc 1 199 5 view .LVU102
 199:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 433              		.loc 1 199 27 is_stmt 0 view .LVU103
 434 00c4 0323     		movs	r3, #3
 435 00c6 0893     		str	r3, [sp, #32]
 200:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 436              		.loc 1 200 5 is_stmt 1 view .LVU104
 200:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 437              		.loc 1 200 31 is_stmt 0 view .LVU105
 438 00c8 0923     		movs	r3, #9
 439 00ca 0993     		str	r3, [sp, #36]
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 440              		.loc 1 201 5 is_stmt 1 view .LVU106
 441 00cc 05A9     		add	r1, sp, #20
 442 00ce 0C48     		ldr	r0, .L27+16
 443              	.LVL16:
 201:Core/Src/stm32f4xx_hal_msp.c **** 
 444              		.loc 1 201 5 is_stmt 0 view .LVU107
 445 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 446              	.LVL17:
 447              		.loc 1 208 1 view .LVU108
 448 00d4 A3E7     		b	.L17
 449              	.LVL18:
 450              	.L26:
 188:Core/Src/stm32f4xx_hal_msp.c ****     }
 451              		.loc 1 188 7 is_stmt 1 view .LVU109
 452              	.LBB10:
 188:Core/Src/stm32f4xx_hal_msp.c ****     }
 453              		.loc 1 188 7 view .LVU110
 454 00d6 0023     		movs	r3, #0
 455 00d8 0393     		str	r3, [sp, #12]
 188:Core/Src/stm32f4xx_hal_msp.c ****     }
 456              		.loc 1 188 7 view .LVU111
 457 00da 084B     		ldr	r3, .L27+12
 458 00dc 1A6C     		ldr	r2, [r3, #64]
 459 00de 42F00072 		orr	r2, r2, #33554432
 460 00e2 1A64     		str	r2, [r3, #64]
 188:Core/Src/stm32f4xx_hal_msp.c ****     }
 461              		.loc 1 188 7 view .LVU112
 462 00e4 1B6C     		ldr	r3, [r3, #64]
 463 00e6 03F00073 		and	r3, r3, #33554432
 464 00ea 0393     		str	r3, [sp, #12]
 188:Core/Src/stm32f4xx_hal_msp.c ****     }
 465              		.loc 1 188 7 view .LVU113
ARM GAS  /tmp/ccyqSS9p.s 			page 14


 466 00ec 039B     		ldr	r3, [sp, #12]
 467 00ee D8E7     		b	.L21
 468              	.L28:
 469              		.align	2
 470              	.L27:
 471 00f0 00640040 		.word	1073767424
 472 00f4 00680040 		.word	1073768448
 473 00f8 00000000 		.word	.LANCHOR0
 474 00fc 00380240 		.word	1073887232
 475 0100 00040240 		.word	1073873920
 476              	.LBE10:
 477              		.cfi_endproc
 478              	.LFE238:
 480              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 481              		.align	1
 482              		.global	HAL_CAN_MspDeInit
 483              		.syntax unified
 484              		.thumb
 485              		.thumb_func
 486              		.fpu fpv4-sp-d16
 488              	HAL_CAN_MspDeInit:
 489              	.LVL19:
 490              	.LFB239:
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 210:Core/Src/stm32f4xx_hal_msp.c **** /**
 211:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 212:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 213:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 214:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 215:Core/Src/stm32f4xx_hal_msp.c **** */
 216:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 217:Core/Src/stm32f4xx_hal_msp.c **** {
 491              		.loc 1 217 1 view -0
 492              		.cfi_startproc
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495              		.loc 1 217 1 is_stmt 0 view .LVU115
 496 0000 08B5     		push	{r3, lr}
 497              	.LCFI11:
 498              		.cfi_def_cfa_offset 8
 499              		.cfi_offset 3, -8
 500              		.cfi_offset 14, -4
 218:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 501              		.loc 1 218 3 is_stmt 1 view .LVU116
 502              		.loc 1 218 10 is_stmt 0 view .LVU117
 503 0002 0368     		ldr	r3, [r0]
 504              		.loc 1 218 5 view .LVU118
 505 0004 164A     		ldr	r2, .L37
 506 0006 9342     		cmp	r3, r2
 507 0008 03D0     		beq	.L35
 219:Core/Src/stm32f4xx_hal_msp.c ****   {
 220:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 221:Core/Src/stm32f4xx_hal_msp.c **** 
 222:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 223:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 224:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 225:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
ARM GAS  /tmp/ccyqSS9p.s 			page 15


 226:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 227:Core/Src/stm32f4xx_hal_msp.c ****     }
 228:Core/Src/stm32f4xx_hal_msp.c **** 
 229:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 230:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> CAN1_RX
 231:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> CAN1_TX
 232:Core/Src/stm32f4xx_hal_msp.c ****     */
 233:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 235:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 237:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 238:Core/Src/stm32f4xx_hal_msp.c ****   }
 239:Core/Src/stm32f4xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 508              		.loc 1 239 8 is_stmt 1 view .LVU119
 509              		.loc 1 239 10 is_stmt 0 view .LVU120
 510 000a 164A     		ldr	r2, .L37+4
 511 000c 9342     		cmp	r3, r2
 512 000e 10D0     		beq	.L36
 513              	.LVL20:
 514              	.L29:
 240:Core/Src/stm32f4xx_hal_msp.c ****   {
 241:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 0 */
 242:Core/Src/stm32f4xx_hal_msp.c **** 
 243:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 0 */
 244:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 245:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_DISABLE();
 246:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 247:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 248:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 249:Core/Src/stm32f4xx_hal_msp.c ****     }
 250:Core/Src/stm32f4xx_hal_msp.c **** 
 251:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 252:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> CAN2_RX
 253:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> CAN2_TX
 254:Core/Src/stm32f4xx_hal_msp.c ****     */
 255:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 257:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 258:Core/Src/stm32f4xx_hal_msp.c **** 
 259:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 1 */
 260:Core/Src/stm32f4xx_hal_msp.c ****   }
 261:Core/Src/stm32f4xx_hal_msp.c **** 
 262:Core/Src/stm32f4xx_hal_msp.c **** }
 515              		.loc 1 262 1 view .LVU121
 516 0010 08BD     		pop	{r3, pc}
 517              	.LVL21:
 518              	.L35:
 224:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 519              		.loc 1 224 5 is_stmt 1 view .LVU122
 224:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 520              		.loc 1 224 29 is_stmt 0 view .LVU123
 521 0012 154A     		ldr	r2, .L37+8
 522 0014 1368     		ldr	r3, [r2]
 523 0016 013B     		subs	r3, r3, #1
 524 0018 1360     		str	r3, [r2]
 225:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
ARM GAS  /tmp/ccyqSS9p.s 			page 16


 525              		.loc 1 225 5 is_stmt 1 view .LVU124
 225:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 526              		.loc 1 225 7 is_stmt 0 view .LVU125
 527 001a 23B9     		cbnz	r3, .L31
 226:Core/Src/stm32f4xx_hal_msp.c ****     }
 528              		.loc 1 226 7 is_stmt 1 view .LVU126
 529 001c 134A     		ldr	r2, .L37+12
 530 001e 136C     		ldr	r3, [r2, #64]
 531 0020 23F00073 		bic	r3, r3, #33554432
 532 0024 1364     		str	r3, [r2, #64]
 533              	.L31:
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 534              		.loc 1 233 5 view .LVU127
 535 0026 4FF44071 		mov	r1, #768
 536 002a 1148     		ldr	r0, .L37+16
 537              	.LVL22:
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 538              		.loc 1 233 5 is_stmt 0 view .LVU128
 539 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 540              	.LVL23:
 541 0030 EEE7     		b	.L29
 542              	.LVL24:
 543              	.L36:
 245:Core/Src/stm32f4xx_hal_msp.c ****     HAL_RCC_CAN1_CLK_ENABLED--;
 544              		.loc 1 245 5 is_stmt 1 view .LVU129
 545 0032 02F5E832 		add	r2, r2, #118784
 546 0036 136C     		ldr	r3, [r2, #64]
 547 0038 23F08063 		bic	r3, r3, #67108864
 548 003c 1364     		str	r3, [r2, #64]
 246:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 549              		.loc 1 246 5 view .LVU130
 246:Core/Src/stm32f4xx_hal_msp.c ****     if(HAL_RCC_CAN1_CLK_ENABLED==0){
 550              		.loc 1 246 29 is_stmt 0 view .LVU131
 551 003e 0A4A     		ldr	r2, .L37+8
 552 0040 1368     		ldr	r3, [r2]
 553 0042 013B     		subs	r3, r3, #1
 554 0044 1360     		str	r3, [r2]
 247:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 555              		.loc 1 247 5 is_stmt 1 view .LVU132
 247:Core/Src/stm32f4xx_hal_msp.c ****       __HAL_RCC_CAN1_CLK_DISABLE();
 556              		.loc 1 247 7 is_stmt 0 view .LVU133
 557 0046 23B9     		cbnz	r3, .L33
 248:Core/Src/stm32f4xx_hal_msp.c ****     }
 558              		.loc 1 248 7 is_stmt 1 view .LVU134
 559 0048 084A     		ldr	r2, .L37+12
 560 004a 136C     		ldr	r3, [r2, #64]
 561 004c 23F00073 		bic	r3, r3, #33554432
 562 0050 1364     		str	r3, [r2, #64]
 563              	.L33:
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 564              		.loc 1 255 5 view .LVU135
 565 0052 4FF44051 		mov	r1, #12288
 566 0056 0648     		ldr	r0, .L37+16
 567              	.LVL25:
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 568              		.loc 1 255 5 is_stmt 0 view .LVU136
 569 0058 FFF7FEFF 		bl	HAL_GPIO_DeInit
ARM GAS  /tmp/ccyqSS9p.s 			page 17


 570              	.LVL26:
 571              		.loc 1 262 1 view .LVU137
 572 005c D8E7     		b	.L29
 573              	.L38:
 574 005e 00BF     		.align	2
 575              	.L37:
 576 0060 00640040 		.word	1073767424
 577 0064 00680040 		.word	1073768448
 578 0068 00000000 		.word	.LANCHOR0
 579 006c 00380240 		.word	1073887232
 580 0070 00040240 		.word	1073873920
 581              		.cfi_endproc
 582              	.LFE239:
 584              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 585              		.align	1
 586              		.global	HAL_RTC_MspInit
 587              		.syntax unified
 588              		.thumb
 589              		.thumb_func
 590              		.fpu fpv4-sp-d16
 592              	HAL_RTC_MspInit:
 593              	.LVL27:
 594              	.LFB240:
 263:Core/Src/stm32f4xx_hal_msp.c **** 
 264:Core/Src/stm32f4xx_hal_msp.c **** /**
 265:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
 266:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 267:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 268:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 269:Core/Src/stm32f4xx_hal_msp.c **** */
 270:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
 271:Core/Src/stm32f4xx_hal_msp.c **** {
 595              		.loc 1 271 1 is_stmt 1 view -0
 596              		.cfi_startproc
 597              		@ args = 0, pretend = 0, frame = 16
 598              		@ frame_needed = 0, uses_anonymous_args = 0
 599              		.loc 1 271 1 is_stmt 0 view .LVU139
 600 0000 00B5     		push	{lr}
 601              	.LCFI12:
 602              		.cfi_def_cfa_offset 4
 603              		.cfi_offset 14, -4
 604 0002 85B0     		sub	sp, sp, #20
 605              	.LCFI13:
 606              		.cfi_def_cfa_offset 24
 272:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 607              		.loc 1 272 3 is_stmt 1 view .LVU140
 608              		.loc 1 272 28 is_stmt 0 view .LVU141
 609 0004 0023     		movs	r3, #0
 610 0006 0193     		str	r3, [sp, #4]
 611 0008 0293     		str	r3, [sp, #8]
 273:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 612              		.loc 1 273 3 is_stmt 1 view .LVU142
 613              		.loc 1 273 10 is_stmt 0 view .LVU143
 614 000a 0268     		ldr	r2, [r0]
 615              		.loc 1 273 5 view .LVU144
 616 000c 0A4B     		ldr	r3, .L45
 617 000e 9A42     		cmp	r2, r3
ARM GAS  /tmp/ccyqSS9p.s 			page 18


 618 0010 02D0     		beq	.L43
 619              	.LVL28:
 620              	.L39:
 274:Core/Src/stm32f4xx_hal_msp.c ****   {
 275:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 276:Core/Src/stm32f4xx_hal_msp.c **** 
 277:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 280:Core/Src/stm32f4xx_hal_msp.c ****   */
 281:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 282:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 283:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 284:Core/Src/stm32f4xx_hal_msp.c ****     {
 285:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 286:Core/Src/stm32f4xx_hal_msp.c ****     }
 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 289:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 290:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 293:Core/Src/stm32f4xx_hal_msp.c ****   }
 294:Core/Src/stm32f4xx_hal_msp.c **** 
 295:Core/Src/stm32f4xx_hal_msp.c **** }
 621              		.loc 1 295 1 view .LVU145
 622 0012 05B0     		add	sp, sp, #20
 623              	.LCFI14:
 624              		.cfi_remember_state
 625              		.cfi_def_cfa_offset 4
 626              		@ sp needed
 627 0014 5DF804FB 		ldr	pc, [sp], #4
 628              	.LVL29:
 629              	.L43:
 630              	.LCFI15:
 631              		.cfi_restore_state
 281:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 632              		.loc 1 281 5 is_stmt 1 view .LVU146
 281:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 633              		.loc 1 281 46 is_stmt 0 view .LVU147
 634 0018 0223     		movs	r3, #2
 635 001a 0093     		str	r3, [sp]
 282:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 636              		.loc 1 282 5 is_stmt 1 view .LVU148
 282:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 637              		.loc 1 282 43 is_stmt 0 view .LVU149
 638 001c 4FF40073 		mov	r3, #512
 639 0020 0393     		str	r3, [sp, #12]
 283:Core/Src/stm32f4xx_hal_msp.c ****     {
 640              		.loc 1 283 5 is_stmt 1 view .LVU150
 283:Core/Src/stm32f4xx_hal_msp.c ****     {
 641              		.loc 1 283 9 is_stmt 0 view .LVU151
 642 0022 6846     		mov	r0, sp
 643              	.LVL30:
 283:Core/Src/stm32f4xx_hal_msp.c ****     {
 644              		.loc 1 283 9 view .LVU152
 645 0024 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
ARM GAS  /tmp/ccyqSS9p.s 			page 19


 646              	.LVL31:
 283:Core/Src/stm32f4xx_hal_msp.c ****     {
 647              		.loc 1 283 8 view .LVU153
 648 0028 18B9     		cbnz	r0, .L44
 649              	.L41:
 289:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 650              		.loc 1 289 5 is_stmt 1 view .LVU154
 651 002a 044B     		ldr	r3, .L45+4
 652 002c 0122     		movs	r2, #1
 653 002e 1A60     		str	r2, [r3]
 654              		.loc 1 295 1 is_stmt 0 view .LVU155
 655 0030 EFE7     		b	.L39
 656              	.L44:
 285:Core/Src/stm32f4xx_hal_msp.c ****     }
 657              		.loc 1 285 7 is_stmt 1 view .LVU156
 658 0032 FFF7FEFF 		bl	Error_Handler
 659              	.LVL32:
 660 0036 F8E7     		b	.L41
 661              	.L46:
 662              		.align	2
 663              	.L45:
 664 0038 00280040 		.word	1073752064
 665 003c 3C0E4742 		.word	1111952956
 666              		.cfi_endproc
 667              	.LFE240:
 669              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 670              		.align	1
 671              		.global	HAL_RTC_MspDeInit
 672              		.syntax unified
 673              		.thumb
 674              		.thumb_func
 675              		.fpu fpv4-sp-d16
 677              	HAL_RTC_MspDeInit:
 678              	.LVL33:
 679              	.LFB241:
 296:Core/Src/stm32f4xx_hal_msp.c **** 
 297:Core/Src/stm32f4xx_hal_msp.c **** /**
 298:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 299:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 300:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 301:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 302:Core/Src/stm32f4xx_hal_msp.c **** */
 303:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 304:Core/Src/stm32f4xx_hal_msp.c **** {
 680              		.loc 1 304 1 view -0
 681              		.cfi_startproc
 682              		@ args = 0, pretend = 0, frame = 0
 683              		@ frame_needed = 0, uses_anonymous_args = 0
 684              		@ link register save eliminated.
 305:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 685              		.loc 1 305 3 view .LVU158
 686              		.loc 1 305 10 is_stmt 0 view .LVU159
 687 0000 0268     		ldr	r2, [r0]
 688              		.loc 1 305 5 view .LVU160
 689 0002 044B     		ldr	r3, .L50
 690 0004 9A42     		cmp	r2, r3
 691 0006 00D0     		beq	.L49
ARM GAS  /tmp/ccyqSS9p.s 			page 20


 692              	.L47:
 306:Core/Src/stm32f4xx_hal_msp.c ****   {
 307:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 309:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 310:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 311:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 312:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 313:Core/Src/stm32f4xx_hal_msp.c **** 
 314:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 315:Core/Src/stm32f4xx_hal_msp.c ****   }
 316:Core/Src/stm32f4xx_hal_msp.c **** 
 317:Core/Src/stm32f4xx_hal_msp.c **** }
 693              		.loc 1 317 1 view .LVU161
 694 0008 7047     		bx	lr
 695              	.L49:
 311:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 696              		.loc 1 311 5 is_stmt 1 view .LVU162
 697 000a 034B     		ldr	r3, .L50+4
 698 000c 0022     		movs	r2, #0
 699 000e 1A60     		str	r2, [r3]
 700              		.loc 1 317 1 is_stmt 0 view .LVU163
 701 0010 FAE7     		b	.L47
 702              	.L51:
 703 0012 00BF     		.align	2
 704              	.L50:
 705 0014 00280040 		.word	1073752064
 706 0018 3C0E4742 		.word	1111952956
 707              		.cfi_endproc
 708              	.LFE241:
 710              		.section	.bss.HAL_RCC_CAN1_CLK_ENABLED,"aw",%nobits
 711              		.align	2
 712              		.set	.LANCHOR0,. + 0
 715              	HAL_RCC_CAN1_CLK_ENABLED:
 716 0000 00000000 		.space	4
 717              		.text
 718              	.Letext0:
 719              		.file 2 "/usr/lib/gcc/arm-none-eabi/8.3.1/include/stdint.h"
 720              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 721              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 722              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 723              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 724              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 725              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 726              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 727              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 728              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 729              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 730              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 731              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 732              		.file 15 "Core/Inc/main.h"
ARM GAS  /tmp/ccyqSS9p.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccyqSS9p.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccyqSS9p.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccyqSS9p.s:78     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccyqSS9p.s:83     .text.HAL_ADC_MspInit:0000000000000000 $t
     /tmp/ccyqSS9p.s:90     .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
     /tmp/ccyqSS9p.s:187    .text.HAL_ADC_MspInit:0000000000000064 $d
     /tmp/ccyqSS9p.s:192    .text.HAL_ADC_MspDeInit:0000000000000000 $t
     /tmp/ccyqSS9p.s:199    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
     /tmp/ccyqSS9p.s:242    .text.HAL_ADC_MspDeInit:0000000000000020 $d
     /tmp/ccyqSS9p.s:249    .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccyqSS9p.s:256    .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccyqSS9p.s:471    .text.HAL_CAN_MspInit:00000000000000f0 $d
     /tmp/ccyqSS9p.s:481    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccyqSS9p.s:488    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccyqSS9p.s:576    .text.HAL_CAN_MspDeInit:0000000000000060 $d
     /tmp/ccyqSS9p.s:585    .text.HAL_RTC_MspInit:0000000000000000 $t
     /tmp/ccyqSS9p.s:592    .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
     /tmp/ccyqSS9p.s:664    .text.HAL_RTC_MspInit:0000000000000038 $d
     /tmp/ccyqSS9p.s:670    .text.HAL_RTC_MspDeInit:0000000000000000 $t
     /tmp/ccyqSS9p.s:677    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
     /tmp/ccyqSS9p.s:705    .text.HAL_RTC_MspDeInit:0000000000000014 $d
     /tmp/ccyqSS9p.s:711    .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 $d
     /tmp/ccyqSS9p.s:715    .bss.HAL_RCC_CAN1_CLK_ENABLED:0000000000000000 HAL_RCC_CAN1_CLK_ENABLED

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
HAL_RCCEx_PeriphCLKConfig
Error_Handler
