
---------- Begin Simulation Statistics ----------
final_tick                                16721085000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 739786                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678216                       # Number of bytes of host memory used
host_op_rate                                  1240474                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    12.53                       # Real time elapsed on the host
host_tick_rate                             1334231832                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9271163                       # Number of instructions simulated
sim_ops                                      15546039                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016721                       # Number of seconds simulated
sim_ticks                                 16721085000                       # Number of ticks simulated
system.cpu.Branches                           1364059                       # Number of branches fetched
system.cpu.committedInsts                     9271163                       # Number of instructions committed
system.cpu.committedOps                      15546039                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     2726178                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1091650                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             9                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                    11453586                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            40                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         33442170                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   33442170                       # Number of busy cycles
system.cpu.num_cc_register_reads              5185425                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3274343                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       818695                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   1935                       # Number of float alu accesses
system.cpu.num_fp_insts                          1935                       # number of float instructions
system.cpu.num_fp_register_reads                 3763                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1476                       # number of times the floating registers were written
system.cpu.num_func_calls                      545160                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses              15544476                       # Number of integer alu accesses
system.cpu.num_int_insts                     15544476                       # number of integer instructions
system.cpu.num_int_register_reads            35446272                       # number of times the integer registers were read
system.cpu.num_int_register_writes           13088834                       # number of times the integer registers were written
system.cpu.num_load_insts                     2726163                       # Number of load instructions
system.cpu.num_mem_refs                       3817809                       # number of memory refs
system.cpu.num_store_insts                    1091646                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                    98      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  11727154     75.43%     75.44% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.44% # Class of executed instruction
system.cpu.op_class::MemRead                  2726111     17.54%     92.98% # Class of executed instruction
system.cpu.op_class::MemWrite                 1091235      7.02%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  52      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                411      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   15546039                       # Class of executed instruction
system.cpu.workload.numSyscalls                    44                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19013                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38537                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  16721085000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              18910                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          718                       # Transaction distribution
system.membus.trans_dist::WritebackClean          917                       # Transaction distribution
system.membus.trans_dist::CleanEvict            17378                       # Transaction distribution
system.membus.trans_dist::ReadExReq               614                       # Transaction distribution
system.membus.trans_dist::ReadExResp              614                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1172                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         17738                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        54800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        54800                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  58061                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        33424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        33424                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       305120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       305120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  338544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19524                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19524    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19524                       # Request fanout histogram
system.membus.reqLayer2.occupancy            40175000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2684500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           41617500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16721085000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          18752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         293632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             312384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        18752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         18752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        11488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           11488                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18352                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          718                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                718                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1121458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          17560583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              18682041                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1121458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1121458                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         687037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               687037                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         687037                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1121458                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         17560583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             19369078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       888.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18250.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000165148500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           53                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           53                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               44685                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                805                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19524                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1635                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19524                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1635                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    120                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   747                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               238                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               188                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                44                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              112                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              408                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              327                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                32                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                41                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              163                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              126                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               80                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      29.83                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    476547000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   97020000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               840372000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     24559.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                43309.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    16827                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     700                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.83                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                 19524                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                 1635                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   19401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2734                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    474.217996                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   426.867503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   164.980361                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          128      4.68%      4.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          184      6.73%     11.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          116      4.24%     15.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           75      2.74%     18.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2102     76.88%     95.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           30      1.10%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           16      0.59%     96.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      0.55%     97.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           68      2.49%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2734                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           53                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.415094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.900570                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     58.005780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            40     75.47%     75.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             8     15.09%     90.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             2      3.77%     94.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      1.89%     96.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      1.89%     98.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::432-447            1      1.89%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            53                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           53                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.188679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.178777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.590196                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               48     90.57%     90.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                5      9.43%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            53                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                1241856                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    7680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   54912                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  312384                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                26160                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        74.27                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         3.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     18.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.56                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.61                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16720203000                       # Total gap between requests
system.mem_ctrls.avgGap                     790217.07                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        18464                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       292000                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        13728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1104234.563725978369                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 17462981.618716727942                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 820999.355005969992                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18352                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1635                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     29323500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    811048500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   4233238000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25020.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     44194.01                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2589136.39                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              2491860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              1324455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            10017420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            2328120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1319632080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        372953280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6106830720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7815577935                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.408540                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  15872712500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    558220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT    290152500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             17036040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              9051075                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           128527140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            2150640                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1319632080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       7591547850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         28014240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9095959065                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        543.981390                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     13866500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    558220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  16148998500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON     16721085000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16721085000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     11452414                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         11452414                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     11452414                       # number of overall hits
system.cpu.icache.overall_hits::total        11452414                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1172                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1172                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1172                       # number of overall misses
system.cpu.icache.overall_misses::total          1172                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     67070500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     67070500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     67070500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     67070500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     11453586                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     11453586                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     11453586                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     11453586                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000102                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000102                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000102                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000102                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 57227.389078                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 57227.389078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 57227.389078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 57227.389078                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          917                       # number of writebacks
system.cpu.icache.writebacks::total               917                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1172                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1172                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1172                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1172                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     65898500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65898500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     65898500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65898500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000102                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000102                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 56227.389078                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 56227.389078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 56227.389078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 56227.389078                       # average overall mshr miss latency
system.cpu.icache.replacements                    917                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     11452414                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        11452414                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1172                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1172                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     67070500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     67070500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     11453586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     11453586                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000102                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 57227.389078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 57227.389078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1172                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1172                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     65898500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65898500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000102                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 56227.389078                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 56227.389078                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16721085000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           254.738576                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            11453586                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1172                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           9772.684300                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   254.738576                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995073                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          255                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          255                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22908344                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22908344                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16721085000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  16721085000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  16721085000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16721085000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  16721085000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  16721085000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16721085000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3799476                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3799476                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3799476                       # number of overall hits
system.cpu.dcache.overall_hits::total         3799476                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        18352                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18352                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18352                       # number of overall misses
system.cpu.dcache.overall_misses::total         18352                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1402318500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1402318500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1402318500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1402318500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3817828                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3817828                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3817828                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3817828                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004807                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004807                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004807                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004807                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 76412.298387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 76412.298387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 76412.298387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 76412.298387                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          718                       # number of writebacks
system.cpu.dcache.writebacks::total               718                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        18352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        18352                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        18352                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        18352                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1383966500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1383966500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1383966500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1383966500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.004807                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004807                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.004807                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004807                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 75412.298387                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75412.298387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 75412.298387                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75412.298387                       # average overall mshr miss latency
system.cpu.dcache.replacements                  18096                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2708440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2708440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        17738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         17738                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1369147500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1369147500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2726178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2726178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006507                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006507                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77187.253354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77187.253354                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        17738                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        17738                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1351409500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1351409500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006507                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006507                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 76187.253354                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76187.253354                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1091036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1091036                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          614                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     33171000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     33171000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1091650                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1091650                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000562                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54024.429967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54024.429967                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          614                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          614                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     32557000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     32557000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000562                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53024.429967                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53024.429967                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16721085000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.696940                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3817828                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             18352                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            208.033348                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            144000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.696940                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998816                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          134                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          30560976                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         30560976                       # Number of data accesses

---------- End Simulation Statistics   ----------
