Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Nov 14 14:37:19 2024
| Host         : DESKTOP-S07ATB7 running 64-bit major release  (build 9200)
| Command      : report_utilization -file mpsoc_preset_wrapper_utilization_placed.rpt -pb mpsoc_preset_wrapper_utilization_placed.pb
| Design       : mpsoc_preset_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 7588 |     0 |          0 |    230400 |  3.29 |
|   LUT as Logic             | 7009 |     0 |          0 |    230400 |  3.04 |
|   LUT as Memory            |  579 |     0 |          0 |    101760 |  0.57 |
|     LUT as Distributed RAM |  100 |     0 |            |           |       |
|     LUT as Shift Register  |  479 |     0 |            |           |       |
| CLB Registers              | 9596 |     0 |          0 |    460800 |  2.08 |
|   Register as Flip Flop    | 9596 |     0 |          0 |    460800 |  2.08 |
|   Register as Latch        |    0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |  171 |     0 |          0 |     28800 |  0.59 |
| F7 Muxes                   |   23 |     0 |          0 |    115200 |  0.02 |
| F8 Muxes                   |    2 |     0 |          0 |     57600 | <0.01 |
| F9 Muxes                   |    0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 107   |          Yes |           - |          Set |
| 328   |          Yes |           - |        Reset |
| 153   |          Yes |         Set |            - |
| 9008  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1841 |     0 |          0 |     28800 |  6.39 |
|   CLBL                                     |  900 |     0 |            |           |       |
|   CLBM                                     |  941 |     0 |            |           |       |
| LUT as Logic                               | 7009 |     0 |          0 |    230400 |  3.04 |
|   using O5 output only                     |  231 |       |            |           |       |
|   using O6 output only                     | 5099 |       |            |           |       |
|   using O5 and O6                          | 1679 |       |            |           |       |
| LUT as Memory                              |  579 |     0 |          0 |    101760 |  0.57 |
|   LUT as Distributed RAM                   |  100 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    8 |       |            |           |       |
|     using O5 and O6                        |   92 |       |            |           |       |
|   LUT as Shift Register                    |  479 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |  269 |       |            |           |       |
|     using O5 and O6                        |  210 |       |            |           |       |
| CLB Registers                              | 9596 |     0 |          0 |    460800 |  2.08 |
|   Register driven from within the CLB      | 5023 |       |            |           |       |
|   Register driven from outside the CLB     | 4573 |       |            |           |       |
|     LUT in front of the register is unused | 3097 |       |            |           |       |
|     LUT in front of the register is used   | 1476 |       |            |           |       |
| Unique Control Sets                        |  484 |       |          0 |     57600 |  0.84 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    | 10.5 |     0 |          0 |       312 |  3.37 |
|   RAMB36/FIFO*    |    4 |     0 |          0 |       312 |  1.28 |
|     RAMB36E2 only |    4 |       |            |           |       |
|   RAMB18          |   13 |     0 |          0 |       624 |  2.08 |
|     RAMB18E2 only |   13 |       |            |           |       |
| URAM              |    0 |     0 |          0 |        96 |  0.00 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           |   14 |     0 |          0 |      1728 |  0.81 |
|   DSP48E2 only |   14 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |    0 |     0 |          0 |       360 |  0.00 |
| HPIOB_M          |    0 |     0 |          0 |       144 |  0.00 |
| HPIOB_S          |    0 |     0 |          0 |       144 |  0.00 |
| HDIOB_M          |    0 |     0 |          0 |        24 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        24 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    5 |     0 |          0 |       544 |  0.92 |
|   BUFGCE             |    3 |     0 |          0 |       208 |  1.44 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
|   BUFG_PS            |    2 |     0 |          0 |        96 |  2.08 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    1 |     0 |          0 |         8 | 12.50 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     0 |          0 |         4 | 25.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+------------+------+---------------------+
|  Ref Name  | Used | Functional Category |
+------------+------+---------------------+
| FDRE       | 9008 |            Register |
| LUT6       | 3176 |                 CLB |
| LUT3       | 1556 |                 CLB |
| LUT5       | 1490 |                 CLB |
| LUT4       | 1233 |                 CLB |
| LUT2       |  999 |                 CLB |
| SRL16E     |  401 |                 CLB |
| FDCE       |  328 |            Register |
| SRLC32E    |  284 |                 CLB |
| LUT1       |  234 |                 CLB |
| CARRY8     |  171 |                 CLB |
| RAMD32     |  168 |                 CLB |
| FDSE       |  153 |            Register |
| FDPE       |  107 |            Register |
| RAMS32     |   24 |                 CLB |
| MUXF7      |   23 |                 CLB |
| DSP48E2    |   14 |          Arithmetic |
| RAMB18E2   |   13 |            BLOCKRAM |
| SRLC16E    |    4 |                 CLB |
| RAMB36E2   |    4 |            BLOCKRAM |
| BUFGCE     |    3 |               Clock |
| MUXF8      |    2 |                 CLB |
| BUFG_PS    |    2 |               Clock |
| PS8        |    1 |            Advanced |
| MMCME4_ADV |    1 |               Clock |
| BSCANE2    |    1 |       Configuration |
+------------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+----------------------------------+------+
|             Ref Name             | Used |
+----------------------------------+------+
| mpsoc_preset_zynq_ultra_ps_e_0_0 |    1 |
| mpsoc_preset_xbar_0              |    1 |
| mpsoc_preset_v_tpg_0_0           |    1 |
| mpsoc_preset_v_tc_0_0            |    1 |
| mpsoc_preset_v_axi4s_vid_out_0_0 |    1 |
| mpsoc_preset_system_ila_1_0      |    1 |
| mpsoc_preset_system_ila_0_0      |    1 |
| mpsoc_preset_rst_ps8_0_187M_0    |    1 |
| mpsoc_preset_clk_wiz_0_0         |    1 |
| mpsoc_preset_auto_pc_1           |    1 |
| mpsoc_preset_auto_pc_0           |    1 |
| mpsoc_preset_auto_ds_1           |    1 |
| mpsoc_preset_auto_ds_0           |    1 |
| dbg_hub                          |    1 |
+----------------------------------+------+


