

================================================================
== Vitis HLS Report for 'matvec_Pipeline_VITIS_LOOP_7_1'
================================================================
* Date:           Wed Apr  5 23:51:57 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matvec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.601 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      466|      466|  2.330 us|  2.330 us|  466|  466|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1  |      464|      464|        18|         15|          1|    30|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1517|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   90|       0|    600|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    240|    -|
|Register         |        -|    -|    1483|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   90|    1483|   2357|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   25|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_32_1_1_U1   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U2   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U3   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U4   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U5   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U6   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U7   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U8   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U9   |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U10  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U11  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U12  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U13  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U14  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U15  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U16  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U17  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U18  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U19  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U20  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U21  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U22  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U23  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U24  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U25  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U26  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U27  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U28  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U29  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    |mul_32s_32s_32_1_1_U30  |mul_32s_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  90|  0| 600|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |Out_r_d0                |         +|   0|  0|  32|          32|          32|
    |add_ln11_10_fu_792_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln11_11_fu_1150_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_12_fu_1155_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_13_fu_1208_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_14_fu_1176_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_15_fu_1180_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_16_fu_1195_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_17_fu_826_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln11_18_fu_1199_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_19_fu_1212_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_1_fu_1020_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln11_20_fu_854_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln11_21_fu_888_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln11_22_fu_1216_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_23_fu_1220_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_24_fu_922_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln11_25_fu_1224_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_26_fu_1229_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_27_fu_1235_p2  |         +|   0|  0|  32|          32|          32|
    |add_ln11_29_fu_858_p2   |         +|   0|  0|  17|          10|           2|
    |add_ln11_2_fu_1024_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln11_30_fu_868_p2   |         +|   0|  0|  17|          10|           2|
    |add_ln11_31_fu_892_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln11_32_fu_656_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln11_33_fu_667_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln11_34_fu_902_p2   |         +|   0|  0|  17|          10|           3|
    |add_ln11_35_fu_926_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_36_fu_936_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_37_fu_956_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_38_fu_966_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_39_fu_990_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_3_fu_758_p2    |         +|   0|  0|  39|          32|          32|
    |add_ln11_40_fu_678_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_41_fu_688_p2   |         +|   0|  0|  17|          10|           4|
    |add_ln11_42_fu_1000_p2  |         +|   0|  0|  17|          10|           4|
    |add_ln11_43_fu_1039_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln11_44_fu_1049_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln11_45_fu_1073_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln11_46_fu_1083_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln11_47_fu_698_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_48_fu_708_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_49_fu_728_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_4_fu_1028_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln11_50_fu_738_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_51_fu_762_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_52_fu_772_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_53_fu_1112_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln11_54_fu_1122_p2  |         +|   0|  0|  17|          10|           5|
    |add_ln11_55_fu_796_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_56_fu_806_p2   |         +|   0|  0|  17|          10|           5|
    |add_ln11_5_fu_1033_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln11_6_fu_1069_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln11_7_fu_1103_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln11_8_fu_1142_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln11_9_fu_1146_p2   |         +|   0|  0|  32|          32|          32|
    |add_ln11_fu_986_p2      |         +|   0|  0|  39|          32|          32|
    |add_ln7_fu_1107_p2      |         +|   0|  0|  12|           5|           1|
    |sub_ln11_fu_650_p2      |         -|   0|  0|  17|          10|          10|
    |icmp_ln7_fu_624_p2      |      icmp|   0|  0|   9|           5|           3|
    |or_ln11_fu_834_p2       |        or|   0|  0|  10|          10|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0|1517|        1239|        1063|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |M_address0               |  65|         16|   10|        160|
    |M_address1               |  65|         16|   10|        160|
    |ap_NS_fsm                |  65|         16|    1|         16|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    5|         10|
    |i_fu_162                 |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 240|         58|   34|        362|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_ln11_10_reg_1532         |  32|   0|   32|          0|
    |add_ln11_12_reg_1777         |  32|   0|   32|          0|
    |add_ln11_15_reg_1792         |  32|   0|   32|          0|
    |add_ln11_17_reg_1557         |  32|   0|   32|          0|
    |add_ln11_18_reg_1807         |  32|   0|   32|          0|
    |add_ln11_20_reg_1582         |  32|   0|   32|          0|
    |add_ln11_21_reg_1607         |  32|   0|   32|          0|
    |add_ln11_24_reg_1632         |  32|   0|   32|          0|
    |add_ln11_3_reg_1507          |  32|   0|   32|          0|
    |add_ln11_5_reg_1702          |  32|   0|   32|          0|
    |add_ln11_6_reg_1727          |  32|   0|   32|          0|
    |add_ln11_7_reg_1752          |  32|   0|   32|          0|
    |add_ln11_reg_1677            |  32|   0|   32|          0|
    |ap_CS_fsm                    |  15|   0|   15|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_1_reg_1405                 |   5|   0|    5|          0|
    |i_1_reg_1405_pp0_iter1_reg   |   5|   0|    5|          0|
    |i_fu_162                     |   5|   0|    5|          0|
    |icmp_ln7_reg_1411            |   1|   0|    1|          0|
    |mul_ln11_10_reg_1717         |  32|   0|   32|          0|
    |mul_ln11_11_reg_1722         |  32|   0|   32|          0|
    |mul_ln11_12_reg_1742         |  32|   0|   32|          0|
    |mul_ln11_13_reg_1497         |  32|   0|   32|          0|
    |mul_ln11_14_reg_1502         |  32|   0|   32|          0|
    |mul_ln11_15_reg_1747         |  32|   0|   32|          0|
    |mul_ln11_16_reg_1767         |  32|   0|   32|          0|
    |mul_ln11_17_reg_1772         |  32|   0|   32|          0|
    |mul_ln11_18_reg_1782         |  32|   0|   32|          0|
    |mul_ln11_19_reg_1787         |  32|   0|   32|          0|
    |mul_ln11_1_reg_1627          |  32|   0|   32|          0|
    |mul_ln11_20_reg_1522         |  32|   0|   32|          0|
    |mul_ln11_21_reg_1527         |  32|   0|   32|          0|
    |mul_ln11_22_reg_1547         |  32|   0|   32|          0|
    |mul_ln11_23_reg_1552         |  32|   0|   32|          0|
    |mul_ln11_24_reg_1572         |  32|   0|   32|          0|
    |mul_ln11_25_reg_1577         |  32|   0|   32|          0|
    |mul_ln11_26_reg_1797         |  32|   0|   32|          0|
    |mul_ln11_27_reg_1802         |  32|   0|   32|          0|
    |mul_ln11_28_reg_1597         |  32|   0|   32|          0|
    |mul_ln11_29_reg_1602         |  32|   0|   32|          0|
    |mul_ln11_2_reg_1647          |  32|   0|   32|          0|
    |mul_ln11_3_reg_1652          |  32|   0|   32|          0|
    |mul_ln11_4_reg_1667          |  32|   0|   32|          0|
    |mul_ln11_5_reg_1477          |  32|   0|   32|          0|
    |mul_ln11_6_reg_1482          |  32|   0|   32|          0|
    |mul_ln11_7_reg_1672          |  32|   0|   32|          0|
    |mul_ln11_8_reg_1692          |  32|   0|   32|          0|
    |mul_ln11_9_reg_1697          |  32|   0|   32|          0|
    |mul_ln11_reg_1622            |  32|   0|   32|          0|
    |reg_608                      |  32|   0|   32|          0|
    |reg_612                      |  32|   0|   32|          0|
    |sub_ln11_reg_1415            |   9|   0|   10|          1|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1483|   0| 1484|          1|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  matvec_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  matvec_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  matvec_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  matvec_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  matvec_Pipeline_VITIS_LOOP_7_1|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  matvec_Pipeline_VITIS_LOOP_7_1|  return value|
|M_address0      |  out|   10|   ap_memory|                               M|         array|
|M_ce0           |  out|    1|   ap_memory|                               M|         array|
|M_q0            |   in|   32|   ap_memory|                               M|         array|
|M_address1      |  out|   10|   ap_memory|                               M|         array|
|M_ce1           |  out|    1|   ap_memory|                               M|         array|
|M_q1            |   in|   32|   ap_memory|                               M|         array|
|V_load          |   in|   32|     ap_none|                          V_load|        scalar|
|V_load_1        |   in|   32|     ap_none|                        V_load_1|        scalar|
|V_load_2        |   in|   32|     ap_none|                        V_load_2|        scalar|
|V_load_3        |   in|   32|     ap_none|                        V_load_3|        scalar|
|V_load_4        |   in|   32|     ap_none|                        V_load_4|        scalar|
|V_load_5        |   in|   32|     ap_none|                        V_load_5|        scalar|
|V_load_6        |   in|   32|     ap_none|                        V_load_6|        scalar|
|V_load_7        |   in|   32|     ap_none|                        V_load_7|        scalar|
|V_load_8        |   in|   32|     ap_none|                        V_load_8|        scalar|
|V_load_9        |   in|   32|     ap_none|                        V_load_9|        scalar|
|V_load_10       |   in|   32|     ap_none|                       V_load_10|        scalar|
|V_load_11       |   in|   32|     ap_none|                       V_load_11|        scalar|
|V_load_12       |   in|   32|     ap_none|                       V_load_12|        scalar|
|V_load_13       |   in|   32|     ap_none|                       V_load_13|        scalar|
|V_load_14       |   in|   32|     ap_none|                       V_load_14|        scalar|
|V_load_15       |   in|   32|     ap_none|                       V_load_15|        scalar|
|V_load_16       |   in|   32|     ap_none|                       V_load_16|        scalar|
|V_load_17       |   in|   32|     ap_none|                       V_load_17|        scalar|
|V_load_18       |   in|   32|     ap_none|                       V_load_18|        scalar|
|V_load_19       |   in|   32|     ap_none|                       V_load_19|        scalar|
|V_load_20       |   in|   32|     ap_none|                       V_load_20|        scalar|
|V_load_21       |   in|   32|     ap_none|                       V_load_21|        scalar|
|V_load_22       |   in|   32|     ap_none|                       V_load_22|        scalar|
|V_load_23       |   in|   32|     ap_none|                       V_load_23|        scalar|
|V_load_24       |   in|   32|     ap_none|                       V_load_24|        scalar|
|V_load_25       |   in|   32|     ap_none|                       V_load_25|        scalar|
|V_load_26       |   in|   32|     ap_none|                       V_load_26|        scalar|
|V_load_27       |   in|   32|     ap_none|                       V_load_27|        scalar|
|V_load_28       |   in|   32|     ap_none|                       V_load_28|        scalar|
|V_load_29       |   in|   32|     ap_none|                       V_load_29|        scalar|
|Out_r_address0  |  out|    5|   ap_memory|                           Out_r|         array|
|Out_r_ce0       |  out|    1|   ap_memory|                           Out_r|         array|
|Out_r_we0       |  out|    1|   ap_memory|                           Out_r|         array|
|Out_r_d0        |  out|   32|   ap_memory|                           Out_r|         array|
+----------------+-----+-----+------------+--------------------------------+--------------+

