// Seed: 3481974909
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wand id_3,
    input supply0 id_4,
    input wor id_5,
    output wor id_6,
    output wand id_7,
    input tri0 id_8,
    input tri0 id_9
);
  always @(*) begin : LABEL_0
    $unsigned(81);
    ;
  end
  assign module_1.id_5 = 0;
  assign id_6 = -1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input wand id_1,
    output wire id_2,
    input tri1 id_3,
    output supply0 id_4,
    output tri id_5
);
  logic [1 'b0 : -1] id_7, id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_5,
      id_5,
      id_3,
      id_1,
      id_5,
      id_5,
      id_3,
      id_3
  );
endmodule
