

================================================================
== Vitis HLS Report for 'sp_upsamp_ap_fixed_32_6_5_3_0_s'
================================================================
* Date:           Tue Feb 27 23:55:46 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        123
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.600 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      515|      515|  5.150 us|  5.150 us|  515|  515|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- UHeight_UWidth  |      513|      513|        10|          8|          1|    64|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 1 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.60>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cona_col = alloca i32 1"   --->   Operation 13 'alloca' 'cona_col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%cona_row = alloca i32 1"   --->   Operation 14 'alloca' 'cona_row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv4_out22, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %upsamp4_out23, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln159 = store i7 0, i7 %indvar_flatten" [AutoEncoder.cpp:159]   --->   Operation 18 'store' 'store_ln159' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln159 = store i4 0, i4 %cona_row" [AutoEncoder.cpp:159]   --->   Operation 19 'store' 'store_ln159' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln159 = store i4 0, i4 %cona_col" [AutoEncoder.cpp:159]   --->   Operation 20 'store' 'store_ln159' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln159 = br void %UFils" [AutoEncoder.cpp:159]   --->   Operation 21 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [AutoEncoder.cpp:159]   --->   Operation 22 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.81ns)   --->   "%icmp_ln159 = icmp_eq  i7 %indvar_flatten_load, i7 64" [AutoEncoder.cpp:159]   --->   Operation 23 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.77ns)   --->   "%add_ln159 = add i7 %indvar_flatten_load, i7 1" [AutoEncoder.cpp:159]   --->   Operation 24 'add' 'add_ln159' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %for.inc22, void %for.end24" [AutoEncoder.cpp:159]   --->   Operation 25 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cona_col_load = load i4 %cona_col" [AutoEncoder.cpp:160]   --->   Operation 26 'load' 'cona_col_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%cona_row_load = load i4 %cona_row" [AutoEncoder.cpp:159]   --->   Operation 27 'load' 'cona_row_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @UHeight_UWidth_str"   --->   Operation 28 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 29 'speclooptripcount' 'empty' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.72ns)   --->   "%icmp_ln160 = icmp_eq  i4 %cona_col_load, i4 8" [AutoEncoder.cpp:160]   --->   Operation 30 'icmp' 'icmp_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln159 = select i1 %icmp_ln160, i4 0, i4 %cona_col_load" [AutoEncoder.cpp:159]   --->   Operation 31 'select' 'select_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln159_3 = add i4 %cona_row_load, i4 1" [AutoEncoder.cpp:159]   --->   Operation 32 'add' 'add_ln159_3' <Predicate = (!icmp_ln159)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.39ns)   --->   "%select_ln159_3 = select i1 %icmp_ln160, i4 %add_ln159_3, i4 %cona_row_load" [AutoEncoder.cpp:159]   --->   Operation 33 'select' 'select_ln159_3' <Predicate = (!icmp_ln159)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i4 %select_ln159_3" [AutoEncoder.cpp:159]   --->   Operation 34 'trunc' 'trunc_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln160 = trunc i4 %select_ln159" [AutoEncoder.cpp:160]   --->   Operation 35 'trunc' 'trunc_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specpipeline_ln161 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [AutoEncoder.cpp:161]   --->   Operation 36 'specpipeline' 'specpipeline_ln161' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [AutoEncoder.cpp:160]   --->   Operation 37 'specloopname' 'specloopname_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln159, i32 1" [AutoEncoder.cpp:159]   --->   Operation 38 'bitselect' 'tmp_23' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.28ns)   --->   "%empty_51 = or i1 %trunc_ln160, i1 %trunc_ln159" [AutoEncoder.cpp:160]   --->   Operation 39 'or' 'empty_51' <Predicate = (!icmp_ln159)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %empty_51, void %if.then, void %for.inc.1.critedge" [AutoEncoder.cpp:163]   --->   Operation 40 'br' 'br_ln163' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.83ns)   --->   "%tmp_35 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'tmp_35' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln159, i32 2" [AutoEncoder.cpp:165]   --->   Operation 42 'bitselect' 'tmp_26' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln165 = zext i1 %tmp_26" [AutoEncoder.cpp:165]   --->   Operation 43 'zext' 'zext_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_1 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165" [AutoEncoder.cpp:165]   --->   Operation 44 'getelementptr' 'upsam_buf_0_addr_1' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_1 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165" [AutoEncoder.cpp:165]   --->   Operation 45 'getelementptr' 'upsam_buf_1_addr_1' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.041.case.0, void %arrayidx.0.0.041.case.1" [AutoEncoder.cpp:165]   --->   Operation 46 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_35, i4 %upsam_buf_0_addr_1" [AutoEncoder.cpp:165]   --->   Operation 47 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.041.exit" [AutoEncoder.cpp:165]   --->   Operation 48 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_35, i4 %upsam_buf_1_addr_1" [AutoEncoder.cpp:165]   --->   Operation 49 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.041.exit" [AutoEncoder.cpp:165]   --->   Operation 50 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.inc.1" [AutoEncoder.cpp:166]   --->   Operation 51 'br' 'br_ln166' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln159, i32 2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 52 'bitselect' 'tmp_24' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i1 %tmp_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 53 'zext' 'zext_ln174' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 54 'getelementptr' 'upsam_buf_0_addr' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 55 'getelementptr' 'upsam_buf_1_addr' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_1 : Operation 56 [2/2] (0.67ns)   --->   "%upsam_buf_0_load = load i4 %upsam_buf_0_addr" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 56 'load' 'upsam_buf_0_load' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 57 [2/2] (0.67ns)   --->   "%upsam_buf_1_load = load i4 %upsam_buf_1_addr" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 57 'load' 'upsam_buf_1_load' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i4.i32, i4 %select_ln159, i32 2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 58 'bitselect' 'tmp_28' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %empty_51, void %if.then.2, void %for.inc.3.critedge" [AutoEncoder.cpp:163]   --->   Operation 59 'br' 'br_ln163' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.inc.3" [AutoEncoder.cpp:166]   --->   Operation 60 'br' 'br_ln166' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %empty_51, void %if.then.4, void %for.inc.5.critedge" [AutoEncoder.cpp:163]   --->   Operation 61 'br' 'br_ln163' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.inc.5" [AutoEncoder.cpp:166]   --->   Operation 62 'br' 'br_ln166' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %empty_51, void %if.then.6, void %for.inc.7.critedge" [AutoEncoder.cpp:163]   --->   Operation 63 'br' 'br_ln163' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln166 = br void %for.inc.7" [AutoEncoder.cpp:166]   --->   Operation 64 'br' 'br_ln166' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.79ns)   --->   "%cona_col_3 = add i4 %select_ln159, i4 1" [AutoEncoder.cpp:160]   --->   Operation 65 'add' 'cona_col_3' <Predicate = (!icmp_ln159)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.42ns)   --->   "%store_ln160 = store i7 %add_ln159, i7 %indvar_flatten" [AutoEncoder.cpp:160]   --->   Operation 66 'store' 'store_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.42>
ST_1 : Operation 67 [1/1] (0.42ns)   --->   "%store_ln160 = store i4 %select_ln159_3, i4 %cona_row" [AutoEncoder.cpp:160]   --->   Operation 67 'store' 'store_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.42>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln160 = store i4 %cona_col_3, i4 %cona_col" [AutoEncoder.cpp:160]   --->   Operation 68 'store' 'store_ln160' <Predicate = (!icmp_ln159)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.51>
ST_2 : Operation 69 [1/1] (1.83ns)   --->   "%tmp_36 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 69 'read' 'tmp_36' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln165_23_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %tmp_26" [AutoEncoder.cpp:165]   --->   Operation 70 'bitconcatenate' 'zext_ln165_23_cast' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln165_23 = zext i2 %zext_ln165_23_cast" [AutoEncoder.cpp:165]   --->   Operation 71 'zext' 'zext_ln165_23' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_2 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_23" [AutoEncoder.cpp:165]   --->   Operation 72 'getelementptr' 'upsam_buf_0_addr_2' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_2 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_23" [AutoEncoder.cpp:165]   --->   Operation 73 'getelementptr' 'upsam_buf_1_addr_2' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.12.case.0, void %arrayidx.0.0.04.12.case.1" [AutoEncoder.cpp:165]   --->   Operation 74 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_36, i4 %upsam_buf_0_addr_2" [AutoEncoder.cpp:165]   --->   Operation 75 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.12.exit" [AutoEncoder.cpp:165]   --->   Operation 76 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_36, i4 %upsam_buf_1_addr_2" [AutoEncoder.cpp:165]   --->   Operation 77 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.12.exit" [AutoEncoder.cpp:165]   --->   Operation 78 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (0.67ns)   --->   "%upsam_buf_0_load = load i4 %upsam_buf_0_addr" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 79 'load' 'upsam_buf_0_load' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 80 [1/2] (0.67ns)   --->   "%upsam_buf_1_load = load i4 %upsam_buf_1_addr" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 80 'load' 'upsam_buf_1_load' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln174_1 = zext i1 %tmp_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 81 'zext' 'zext_ln174_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln165_24_cast = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 2, i1 %tmp_28" [AutoEncoder.cpp:165]   --->   Operation 82 'bitconcatenate' 'zext_ln165_24_cast' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln174_3 = zext i3 %zext_ln165_24_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 83 'zext' 'zext_ln174_3' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_4 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 84 'getelementptr' 'upsam_buf_0_addr_4' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_4 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 85 'getelementptr' 'upsam_buf_1_addr_4' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 86 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_2 = load i4 %upsam_buf_0_addr_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 86 'load' 'upsam_buf_0_load_2' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 87 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_2 = load i4 %upsam_buf_1_addr_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 87 'load' 'upsam_buf_1_load_2' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln174_5_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %zext_ln174_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 88 'bitconcatenate' 'zext_ln174_5_cast' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln174_5 = zext i4 %zext_ln174_5_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 89 'zext' 'zext_ln174_5' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_8 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 90 'getelementptr' 'upsam_buf_0_addr_8' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_8 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 91 'getelementptr' 'upsam_buf_1_addr_8' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_2 : Operation 92 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_4 = load i4 %upsam_buf_0_addr_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 92 'load' 'upsam_buf_0_load_4' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 93 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_4 = load i4 %upsam_buf_1_addr_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 93 'load' 'upsam_buf_1_load_4' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%ret_ln171 = ret" [AutoEncoder.cpp:171]   --->   Operation 222 'ret' 'ret_ln171' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.51>
ST_3 : Operation 94 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_35" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 94 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 95 [1/1] (0.42ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load, i32 %upsam_buf_1_load, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 95 'mux' 'tmp' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 96 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.1"   --->   Operation 97 'br' 'br_ln0' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln174_2_cast = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 1, i1 %tmp_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 98 'bitconcatenate' 'zext_ln174_2_cast' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%zext_ln174_2 = zext i2 %zext_ln174_2_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 99 'zext' 'zext_ln174_2' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_3 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 100 'getelementptr' 'upsam_buf_0_addr_3' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_3 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 101 'getelementptr' 'upsam_buf_1_addr_3' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_1 = load i4 %upsam_buf_0_addr_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 102 'load' 'upsam_buf_0_load_1' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 103 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_1 = load i4 %upsam_buf_1_addr_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 103 'load' 'upsam_buf_1_load_1' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 104 [1/1] (1.83ns)   --->   "%tmp_37 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'read' 'tmp_37' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln165_24 = zext i3 %zext_ln165_24_cast" [AutoEncoder.cpp:165]   --->   Operation 105 'zext' 'zext_ln165_24' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_5 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_24" [AutoEncoder.cpp:165]   --->   Operation 106 'getelementptr' 'upsam_buf_0_addr_5' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_5 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_24" [AutoEncoder.cpp:165]   --->   Operation 107 'getelementptr' 'upsam_buf_1_addr_5' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.24.case.0, void %arrayidx.0.0.04.24.case.1" [AutoEncoder.cpp:165]   --->   Operation 108 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_37, i4 %upsam_buf_0_addr_5" [AutoEncoder.cpp:165]   --->   Operation 109 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.24.exit" [AutoEncoder.cpp:165]   --->   Operation 110 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_37, i4 %upsam_buf_1_addr_5" [AutoEncoder.cpp:165]   --->   Operation 111 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.24.exit" [AutoEncoder.cpp:165]   --->   Operation 112 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>
ST_3 : Operation 113 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_2 = load i4 %upsam_buf_0_addr_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 113 'load' 'upsam_buf_0_load_2' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 114 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_2 = load i4 %upsam_buf_1_addr_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 114 'load' 'upsam_buf_1_load_2' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 115 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_4 = load i4 %upsam_buf_0_addr_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 115 'load' 'upsam_buf_0_load_4' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 116 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_4 = load i4 %upsam_buf_1_addr_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 116 'load' 'upsam_buf_1_load_4' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln174_1 = sext i3 %zext_ln165_24_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 117 'sext' 'sext_ln174_1' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln174_7 = zext i4 %sext_ln174_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 118 'zext' 'zext_ln174_7' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_12 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 119 'getelementptr' 'upsam_buf_0_addr_12' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_12 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 120 'getelementptr' 'upsam_buf_1_addr_12' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_3 : Operation 121 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_6 = load i4 %upsam_buf_0_addr_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 121 'load' 'upsam_buf_0_load_6' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_3 : Operation 122 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_6 = load i4 %upsam_buf_1_addr_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 122 'load' 'upsam_buf_1_load_6' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 4 <SV = 3> <Delay = 2.94>
ST_4 : Operation 123 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_1 = load i4 %upsam_buf_0_addr_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'load' 'upsam_buf_0_load_1' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 124 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_1 = load i4 %upsam_buf_1_addr_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 124 'load' 'upsam_buf_1_load_1' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 125 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_1, i32 %upsam_buf_1_load_1, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 125 'mux' 'tmp_s' <Predicate = (!icmp_ln159)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 126 'write' 'write_ln174' <Predicate = (!icmp_ln159)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 127 [1/1] (1.83ns)   --->   "%tmp_38 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'tmp_38' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%sext_ln165 = sext i2 %zext_ln174_2_cast" [AutoEncoder.cpp:165]   --->   Operation 128 'sext' 'sext_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln165_25 = zext i3 %sext_ln165" [AutoEncoder.cpp:165]   --->   Operation 129 'zext' 'zext_ln165_25' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_6 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_25" [AutoEncoder.cpp:165]   --->   Operation 130 'getelementptr' 'upsam_buf_0_addr_6' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_6 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_25" [AutoEncoder.cpp:165]   --->   Operation 131 'getelementptr' 'upsam_buf_1_addr_6' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.35.case.0, void %arrayidx.0.0.04.35.case.1" [AutoEncoder.cpp:165]   --->   Operation 132 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_38, i4 %upsam_buf_0_addr_6" [AutoEncoder.cpp:165]   --->   Operation 133 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.35.exit" [AutoEncoder.cpp:165]   --->   Operation 134 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_38, i4 %upsam_buf_1_addr_6" [AutoEncoder.cpp:165]   --->   Operation 135 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.35.exit" [AutoEncoder.cpp:165]   --->   Operation 136 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>
ST_4 : Operation 137 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_6 = load i4 %upsam_buf_0_addr_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 137 'load' 'upsam_buf_0_load_6' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_4 : Operation 138 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_6 = load i4 %upsam_buf_1_addr_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 138 'load' 'upsam_buf_1_load_6' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 5 <SV = 4> <Delay = 2.51>
ST_5 : Operation 139 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_37" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 139 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 140 [1/1] (0.42ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_2, i32 %upsam_buf_1_load_2, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 140 'mux' 'tmp_1' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 141 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.3"   --->   Operation 142 'br' 'br_ln0' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%sext_ln174 = sext i2 %zext_ln174_2_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 143 'sext' 'sext_ln174' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln174_4 = zext i3 %sext_ln174" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 144 'zext' 'zext_ln174_4' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_7 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'getelementptr' 'upsam_buf_0_addr_7' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_7 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'getelementptr' 'upsam_buf_1_addr_7' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_5 : Operation 147 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_3 = load i4 %upsam_buf_0_addr_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 147 'load' 'upsam_buf_0_load_3' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 148 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_3 = load i4 %upsam_buf_1_addr_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 148 'load' 'upsam_buf_1_load_3' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 149 [1/1] (1.83ns)   --->   "%tmp_39 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 149 'read' 'tmp_39' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln165_26_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %zext_ln174_1" [AutoEncoder.cpp:165]   --->   Operation 150 'bitconcatenate' 'zext_ln165_26_cast' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln165_26 = zext i4 %zext_ln165_26_cast" [AutoEncoder.cpp:165]   --->   Operation 151 'zext' 'zext_ln165_26' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_9 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_26" [AutoEncoder.cpp:165]   --->   Operation 152 'getelementptr' 'upsam_buf_0_addr_9' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_9 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_26" [AutoEncoder.cpp:165]   --->   Operation 153 'getelementptr' 'upsam_buf_1_addr_9' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.47.case.0, void %arrayidx.0.0.04.47.case.1" [AutoEncoder.cpp:165]   --->   Operation 154 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_39, i4 %upsam_buf_0_addr_9" [AutoEncoder.cpp:165]   --->   Operation 155 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.47.exit" [AutoEncoder.cpp:165]   --->   Operation 156 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_39, i4 %upsam_buf_1_addr_9" [AutoEncoder.cpp:165]   --->   Operation 157 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.47.exit" [AutoEncoder.cpp:165]   --->   Operation 158 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.94>
ST_6 : Operation 159 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_3 = load i4 %upsam_buf_0_addr_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 159 'load' 'upsam_buf_0_load_3' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 160 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_3 = load i4 %upsam_buf_1_addr_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 160 'load' 'upsam_buf_1_load_3' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 161 [1/1] (0.42ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_3, i32 %upsam_buf_1_load_3, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 161 'mux' 'tmp_2' <Predicate = (!icmp_ln159)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 162 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 162 'write' 'write_ln174' <Predicate = (!icmp_ln159)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 163 [1/1] (1.83ns)   --->   "%tmp_40 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 163 'read' 'tmp_40' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln165_27_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 5, i1 %tmp_28" [AutoEncoder.cpp:165]   --->   Operation 164 'bitconcatenate' 'zext_ln165_27_cast' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln165_27 = zext i4 %zext_ln165_27_cast" [AutoEncoder.cpp:165]   --->   Operation 165 'zext' 'zext_ln165_27' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_10 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_27" [AutoEncoder.cpp:165]   --->   Operation 166 'getelementptr' 'upsam_buf_0_addr_10' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_6 : Operation 167 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_10 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_27" [AutoEncoder.cpp:165]   --->   Operation 167 'getelementptr' 'upsam_buf_1_addr_10' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.58.case.0, void %arrayidx.0.0.04.58.case.1" [AutoEncoder.cpp:165]   --->   Operation 168 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_40, i4 %upsam_buf_0_addr_10" [AutoEncoder.cpp:165]   --->   Operation 169 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.58.exit" [AutoEncoder.cpp:165]   --->   Operation 170 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_40, i4 %upsam_buf_1_addr_10" [AutoEncoder.cpp:165]   --->   Operation 171 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.58.exit" [AutoEncoder.cpp:165]   --->   Operation 172 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.51>
ST_7 : Operation 173 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_39" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 173 'write' 'write_ln174' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 174 [1/1] (0.42ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_4, i32 %upsam_buf_1_load_4, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 174 'mux' 'tmp_3' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 175 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 175 'write' 'write_ln174' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.5"   --->   Operation 176 'br' 'br_ln0' <Predicate = (!icmp_ln159 & empty_51)> <Delay = 0.00>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln174_6_cast = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 5, i1 %tmp_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 177 'bitconcatenate' 'zext_ln174_6_cast' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln174_6 = zext i4 %zext_ln174_6_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 178 'zext' 'zext_ln174_6' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_11 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 179 'getelementptr' 'upsam_buf_0_addr_11' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_11 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 180 'getelementptr' 'upsam_buf_1_addr_11' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_7 : Operation 181 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_5 = load i4 %upsam_buf_0_addr_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 181 'load' 'upsam_buf_0_load_5' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 182 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_5 = load i4 %upsam_buf_1_addr_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 182 'load' 'upsam_buf_1_load_5' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 183 [1/1] (1.83ns)   --->   "%tmp_41 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 183 'read' 'tmp_41' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%sext_ln165_6 = sext i3 %zext_ln165_24_cast" [AutoEncoder.cpp:165]   --->   Operation 184 'sext' 'sext_ln165_6' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln165_28 = zext i4 %sext_ln165_6" [AutoEncoder.cpp:165]   --->   Operation 185 'zext' 'zext_ln165_28' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_13 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_28" [AutoEncoder.cpp:165]   --->   Operation 186 'getelementptr' 'upsam_buf_0_addr_13' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_13 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_28" [AutoEncoder.cpp:165]   --->   Operation 187 'getelementptr' 'upsam_buf_1_addr_13' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.610.case.0, void %arrayidx.0.0.04.610.case.1" [AutoEncoder.cpp:165]   --->   Operation 188 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_41, i4 %upsam_buf_0_addr_13" [AutoEncoder.cpp:165]   --->   Operation 189 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.610.exit" [AutoEncoder.cpp:165]   --->   Operation 190 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_41, i4 %upsam_buf_1_addr_13" [AutoEncoder.cpp:165]   --->   Operation 191 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.610.exit" [AutoEncoder.cpp:165]   --->   Operation 192 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.94>
ST_8 : Operation 193 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_5 = load i4 %upsam_buf_0_addr_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 193 'load' 'upsam_buf_0_load_5' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 194 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_5 = load i4 %upsam_buf_1_addr_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 194 'load' 'upsam_buf_1_load_5' <Predicate = (!icmp_ln159)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 195 [1/1] (0.42ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_5, i32 %upsam_buf_1_load_5, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 195 'mux' 'tmp_4' <Predicate = (!icmp_ln159)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 196 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 196 'write' 'write_ln174' <Predicate = (!icmp_ln159)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 197 [1/1] (1.83ns)   --->   "%tmp_42 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %conv4_out22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 197 'read' 'tmp_42' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_8 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln165_7 = sext i2 %zext_ln174_2_cast" [AutoEncoder.cpp:165]   --->   Operation 198 'sext' 'sext_ln165_7' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln165_29 = zext i4 %sext_ln165_7" [AutoEncoder.cpp:165]   --->   Operation 199 'zext' 'zext_ln165_29' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_14 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln165_29" [AutoEncoder.cpp:165]   --->   Operation 200 'getelementptr' 'upsam_buf_0_addr_14' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_14 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln165_29" [AutoEncoder.cpp:165]   --->   Operation 201 'getelementptr' 'upsam_buf_1_addr_14' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %tmp_23, void %arrayidx.0.0.04.711.case.0, void %arrayidx.0.0.04.711.case.1" [AutoEncoder.cpp:165]   --->   Operation 202 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_42, i4 %upsam_buf_0_addr_14" [AutoEncoder.cpp:165]   --->   Operation 203 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.711.exit" [AutoEncoder.cpp:165]   --->   Operation 204 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & !tmp_23)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.67ns)   --->   "%store_ln165 = store i32 %tmp_42, i4 %upsam_buf_1_addr_14" [AutoEncoder.cpp:165]   --->   Operation 205 'store' 'store_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%br_ln165 = br void %arrayidx.0.0.04.711.exit" [AutoEncoder.cpp:165]   --->   Operation 206 'br' 'br_ln165' <Predicate = (!icmp_ln159 & !empty_51 & tmp_23)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.26>
ST_9 : Operation 207 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_41" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 207 'write' 'write_ln174' <Predicate = (!empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 208 [1/1] (0.42ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_6, i32 %upsam_buf_1_load_6, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 208 'mux' 'tmp_5' <Predicate = (empty_51)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 209 'write' 'write_ln174' <Predicate = (empty_51)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.7"   --->   Operation 210 'br' 'br_ln0' <Predicate = (empty_51)> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.00ns)   --->   "%sext_ln174_2 = sext i2 %zext_ln174_2_cast" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 211 'sext' 'sext_ln174_2' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln174_8 = zext i4 %sext_ln174_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 212 'zext' 'zext_ln174_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%upsam_buf_0_addr_15 = getelementptr i32 %upsam_buf_0, i64 0, i64 %zext_ln174_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 213 'getelementptr' 'upsam_buf_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%upsam_buf_1_addr_15 = getelementptr i32 %upsam_buf_1, i64 0, i64 %zext_ln174_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 214 'getelementptr' 'upsam_buf_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 215 [2/2] (0.67ns)   --->   "%upsam_buf_0_load_7 = load i4 %upsam_buf_0_addr_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 215 'load' 'upsam_buf_0_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_9 : Operation 216 [2/2] (0.67ns)   --->   "%upsam_buf_1_load_7 = load i4 %upsam_buf_1_addr_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 216 'load' 'upsam_buf_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>

State 10 <SV = 9> <Delay = 2.94>
ST_10 : Operation 217 [1/2] (0.67ns)   --->   "%upsam_buf_0_load_7 = load i4 %upsam_buf_0_addr_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 217 'load' 'upsam_buf_0_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 218 [1/2] (0.67ns)   --->   "%upsam_buf_1_load_7 = load i4 %upsam_buf_1_addr_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 218 'load' 'upsam_buf_1_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_10 : Operation 219 [1/1] (0.42ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.2i32.i1, i32 %upsam_buf_0_load_7, i32 %upsam_buf_1_load_7, i1 %tmp_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 219 'mux' 'tmp_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 220 [1/1] (1.83ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %upsamp4_out23, i32 %tmp_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 220 'write' 'write_ln174' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_10 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln160 = br void %UFils" [AutoEncoder.cpp:160]   --->   Operation 221 'br' 'br_ln160' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ upsam_buf_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ upsam_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ conv4_out22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ upsamp4_out23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cona_col            (alloca           ) [ 01000000000]
cona_row            (alloca           ) [ 01000000000]
indvar_flatten      (alloca           ) [ 01000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
store_ln159         (store            ) [ 00000000000]
store_ln159         (store            ) [ 00000000000]
store_ln159         (store            ) [ 00000000000]
br_ln159            (br               ) [ 00000000000]
indvar_flatten_load (load             ) [ 00000000000]
icmp_ln159          (icmp             ) [ 01111111100]
add_ln159           (add              ) [ 00000000000]
br_ln159            (br               ) [ 00000000000]
cona_col_load       (load             ) [ 00000000000]
cona_row_load       (load             ) [ 00000000000]
specloopname_ln0    (specloopname     ) [ 00000000000]
empty               (speclooptripcount) [ 00000000000]
icmp_ln160          (icmp             ) [ 00000000000]
select_ln159        (select           ) [ 00000000000]
add_ln159_3         (add              ) [ 00000000000]
select_ln159_3      (select           ) [ 00000000000]
trunc_ln159         (trunc            ) [ 00000000000]
trunc_ln160         (trunc            ) [ 00000000000]
specpipeline_ln161  (specpipeline     ) [ 00000000000]
specloopname_ln160  (specloopname     ) [ 00000000000]
tmp_23              (bitselect        ) [ 01111111111]
empty_51            (or               ) [ 01111111110]
br_ln163            (br               ) [ 00000000000]
tmp_35              (read             ) [ 00110000000]
tmp_26              (bitselect        ) [ 00100000000]
zext_ln165          (zext             ) [ 00000000000]
upsam_buf_0_addr_1  (getelementptr    ) [ 00000000000]
upsam_buf_1_addr_1  (getelementptr    ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
br_ln166            (br               ) [ 00000000000]
tmp_24              (bitselect        ) [ 00000000000]
zext_ln174          (zext             ) [ 00000000000]
upsam_buf_0_addr    (getelementptr    ) [ 00100000000]
upsam_buf_1_addr    (getelementptr    ) [ 00100000000]
tmp_28              (bitselect        ) [ 00111111000]
br_ln163            (br               ) [ 00000000000]
br_ln166            (br               ) [ 00000000000]
br_ln163            (br               ) [ 00000000000]
br_ln166            (br               ) [ 00000000000]
br_ln163            (br               ) [ 00000000000]
br_ln166            (br               ) [ 00000000000]
cona_col_3          (add              ) [ 00000000000]
store_ln160         (store            ) [ 00000000000]
store_ln160         (store            ) [ 00000000000]
store_ln160         (store            ) [ 00000000000]
tmp_36              (read             ) [ 00000000000]
zext_ln165_23_cast  (bitconcatenate   ) [ 00000000000]
zext_ln165_23       (zext             ) [ 00000000000]
upsam_buf_0_addr_2  (getelementptr    ) [ 00000000000]
upsam_buf_1_addr_2  (getelementptr    ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
upsam_buf_0_load    (load             ) [ 00010000000]
upsam_buf_1_load    (load             ) [ 00010000000]
zext_ln174_1        (zext             ) [ 00011100000]
zext_ln165_24_cast  (bitconcatenate   ) [ 00011111000]
zext_ln174_3        (zext             ) [ 00000000000]
upsam_buf_0_addr_4  (getelementptr    ) [ 00010000000]
upsam_buf_1_addr_4  (getelementptr    ) [ 00010000000]
zext_ln174_5_cast   (bitconcatenate   ) [ 00000000000]
zext_ln174_5        (zext             ) [ 00000000000]
upsam_buf_0_addr_8  (getelementptr    ) [ 00010000000]
upsam_buf_1_addr_8  (getelementptr    ) [ 00010000000]
write_ln174         (write            ) [ 00000000000]
tmp                 (mux              ) [ 00000000000]
write_ln174         (write            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
zext_ln174_2_cast   (bitconcatenate   ) [ 01001111110]
zext_ln174_2        (zext             ) [ 00000000000]
upsam_buf_0_addr_3  (getelementptr    ) [ 00001000000]
upsam_buf_1_addr_3  (getelementptr    ) [ 00001000000]
tmp_37              (read             ) [ 00001100000]
zext_ln165_24       (zext             ) [ 00000000000]
upsam_buf_0_addr_5  (getelementptr    ) [ 00000000000]
upsam_buf_1_addr_5  (getelementptr    ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
upsam_buf_0_load_2  (load             ) [ 00001100000]
upsam_buf_1_load_2  (load             ) [ 00001100000]
upsam_buf_0_load_4  (load             ) [ 00001111000]
upsam_buf_1_load_4  (load             ) [ 00001111000]
sext_ln174_1        (sext             ) [ 00000000000]
zext_ln174_7        (zext             ) [ 00000000000]
upsam_buf_0_addr_12 (getelementptr    ) [ 00001000000]
upsam_buf_1_addr_12 (getelementptr    ) [ 00001000000]
upsam_buf_0_load_1  (load             ) [ 00000000000]
upsam_buf_1_load_1  (load             ) [ 00000000000]
tmp_s               (mux              ) [ 00000000000]
write_ln174         (write            ) [ 00000000000]
tmp_38              (read             ) [ 00000000000]
sext_ln165          (sext             ) [ 00000000000]
zext_ln165_25       (zext             ) [ 00000000000]
upsam_buf_0_addr_6  (getelementptr    ) [ 00000000000]
upsam_buf_1_addr_6  (getelementptr    ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
upsam_buf_0_load_6  (load             ) [ 01000111110]
upsam_buf_1_load_6  (load             ) [ 01000111110]
write_ln174         (write            ) [ 00000000000]
tmp_1               (mux              ) [ 00000000000]
write_ln174         (write            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
sext_ln174          (sext             ) [ 00000000000]
zext_ln174_4        (zext             ) [ 00000000000]
upsam_buf_0_addr_7  (getelementptr    ) [ 00000010000]
upsam_buf_1_addr_7  (getelementptr    ) [ 00000010000]
tmp_39              (read             ) [ 00000011000]
zext_ln165_26_cast  (bitconcatenate   ) [ 00000000000]
zext_ln165_26       (zext             ) [ 00000000000]
upsam_buf_0_addr_9  (getelementptr    ) [ 00000000000]
upsam_buf_1_addr_9  (getelementptr    ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
upsam_buf_0_load_3  (load             ) [ 00000000000]
upsam_buf_1_load_3  (load             ) [ 00000000000]
tmp_2               (mux              ) [ 00000000000]
write_ln174         (write            ) [ 00000000000]
tmp_40              (read             ) [ 00000000000]
zext_ln165_27_cast  (bitconcatenate   ) [ 00000000000]
zext_ln165_27       (zext             ) [ 00000000000]
upsam_buf_0_addr_10 (getelementptr    ) [ 00000000000]
upsam_buf_1_addr_10 (getelementptr    ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
write_ln174         (write            ) [ 00000000000]
tmp_3               (mux              ) [ 00000000000]
write_ln174         (write            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
zext_ln174_6_cast   (bitconcatenate   ) [ 00000000000]
zext_ln174_6        (zext             ) [ 00000000000]
upsam_buf_0_addr_11 (getelementptr    ) [ 00000000100]
upsam_buf_1_addr_11 (getelementptr    ) [ 00000000100]
tmp_41              (read             ) [ 01000000110]
sext_ln165_6        (sext             ) [ 00000000000]
zext_ln165_28       (zext             ) [ 00000000000]
upsam_buf_0_addr_13 (getelementptr    ) [ 00000000000]
upsam_buf_1_addr_13 (getelementptr    ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
upsam_buf_0_load_5  (load             ) [ 00000000000]
upsam_buf_1_load_5  (load             ) [ 00000000000]
tmp_4               (mux              ) [ 00000000000]
write_ln174         (write            ) [ 00000000000]
tmp_42              (read             ) [ 00000000000]
sext_ln165_7        (sext             ) [ 00000000000]
zext_ln165_29       (zext             ) [ 00000000000]
upsam_buf_0_addr_14 (getelementptr    ) [ 00000000000]
upsam_buf_1_addr_14 (getelementptr    ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
store_ln165         (store            ) [ 00000000000]
br_ln165            (br               ) [ 00000000000]
write_ln174         (write            ) [ 00000000000]
tmp_5               (mux              ) [ 00000000000]
write_ln174         (write            ) [ 00000000000]
br_ln0              (br               ) [ 00000000000]
sext_ln174_2        (sext             ) [ 00000000000]
zext_ln174_8        (zext             ) [ 00000000000]
upsam_buf_0_addr_15 (getelementptr    ) [ 00100000001]
upsam_buf_1_addr_15 (getelementptr    ) [ 00100000001]
upsam_buf_0_load_7  (load             ) [ 00000000000]
upsam_buf_1_load_7  (load             ) [ 00000000000]
tmp_6               (mux              ) [ 00000000000]
write_ln174         (write            ) [ 00000000000]
br_ln160            (br               ) [ 00000000000]
ret_ln171           (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="upsam_buf_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsam_buf_0"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="upsam_buf_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsam_buf_1"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv4_out22">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv4_out22"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="upsamp4_out23">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="upsamp4_out23"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="UHeight_UWidth_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i4.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.2i32.i1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i3.i1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="cona_col_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_col/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="cona_row_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cona_row/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="indvar_flatten_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_35/1 tmp_36/2 tmp_37/3 tmp_38/4 tmp_39/5 tmp_40/6 tmp_41/7 tmp_42/8 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/3 write_ln174/3 write_ln174/4 write_ln174/5 write_ln174/5 write_ln174/6 write_ln174/7 write_ln174/7 write_ln174/8 write_ln174/9 write_ln174/9 write_ln174/10 "/>
</bind>
</comp>

<comp id="95" class="1004" name="upsam_buf_0_addr_1_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="upsam_buf_1_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_1/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="0"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="153" dir="0" index="4" bw="4" slack="0"/>
<pin id="154" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="155" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="0"/>
<pin id="156" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln165/1 upsam_buf_0_load/1 store_ln165/2 upsam_buf_0_load_2/2 upsam_buf_0_load_4/2 upsam_buf_0_load_1/3 store_ln165/3 upsam_buf_0_load_6/3 store_ln165/4 upsam_buf_0_load_3/5 store_ln165/5 store_ln165/6 upsam_buf_0_load_5/7 store_ln165/7 store_ln165/8 upsam_buf_0_load_7/9 "/>
</bind>
</comp>

<comp id="116" class="1004" name="grp_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="4" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="0"/>
<pin id="159" dir="0" index="4" bw="4" slack="0"/>
<pin id="160" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="0"/>
<pin id="162" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln165/1 upsam_buf_1_load/1 store_ln165/2 upsam_buf_1_load_2/2 upsam_buf_1_load_4/2 upsam_buf_1_load_1/3 store_ln165/3 upsam_buf_1_load_6/3 store_ln165/4 upsam_buf_1_load_3/5 store_ln165/5 store_ln165/6 upsam_buf_1_load_5/7 store_ln165/7 store_ln165/8 upsam_buf_1_load_7/9 "/>
</bind>
</comp>

<comp id="123" class="1004" name="upsam_buf_0_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="upsam_buf_1_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="upsam_buf_0_addr_2_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="2" slack="0"/>
<pin id="143" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_2/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="upsam_buf_1_addr_2_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="2" slack="0"/>
<pin id="150" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_2/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="upsam_buf_0_addr_4_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_4/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="upsam_buf_1_addr_4_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="3" slack="0"/>
<pin id="176" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_4/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="upsam_buf_0_addr_8_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="32" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="4" slack="0"/>
<pin id="185" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_8/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="upsam_buf_1_addr_8_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_8/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="upsam_buf_0_addr_3_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="2" slack="0"/>
<pin id="201" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_3/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="upsam_buf_1_addr_3_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="2" slack="0"/>
<pin id="208" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_3/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="upsam_buf_0_addr_5_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="3" slack="0"/>
<pin id="217" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_5/3 "/>
</bind>
</comp>

<comp id="220" class="1004" name="upsam_buf_1_addr_5_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="3" slack="0"/>
<pin id="224" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_5/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="upsam_buf_0_addr_12_gep_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="4" slack="0"/>
<pin id="233" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_12/3 "/>
</bind>
</comp>

<comp id="236" class="1004" name="upsam_buf_1_addr_12_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="4" slack="0"/>
<pin id="240" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_12/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="upsam_buf_0_addr_6_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="3" slack="0"/>
<pin id="249" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_6/4 "/>
</bind>
</comp>

<comp id="252" class="1004" name="upsam_buf_1_addr_6_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="3" slack="0"/>
<pin id="256" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_6/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="upsam_buf_0_addr_7_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="3" slack="0"/>
<pin id="265" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_7/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="upsam_buf_1_addr_7_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="3" slack="0"/>
<pin id="272" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_7/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="upsam_buf_0_addr_9_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="4" slack="0"/>
<pin id="281" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_9/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="upsam_buf_1_addr_9_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="4" slack="0"/>
<pin id="288" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_9/5 "/>
</bind>
</comp>

<comp id="293" class="1004" name="upsam_buf_0_addr_10_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="4" slack="0"/>
<pin id="297" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_10/6 "/>
</bind>
</comp>

<comp id="300" class="1004" name="upsam_buf_1_addr_10_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="4" slack="0"/>
<pin id="304" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_10/6 "/>
</bind>
</comp>

<comp id="309" class="1004" name="upsam_buf_0_addr_11_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="4" slack="0"/>
<pin id="313" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_11/7 "/>
</bind>
</comp>

<comp id="316" class="1004" name="upsam_buf_1_addr_11_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="4" slack="0"/>
<pin id="320" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_11/7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="upsam_buf_0_addr_13_gep_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="0"/>
<pin id="327" dir="0" index="1" bw="1" slack="0"/>
<pin id="328" dir="0" index="2" bw="4" slack="0"/>
<pin id="329" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_13/7 "/>
</bind>
</comp>

<comp id="332" class="1004" name="upsam_buf_1_addr_13_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="4" slack="0"/>
<pin id="336" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_13/7 "/>
</bind>
</comp>

<comp id="341" class="1004" name="upsam_buf_0_addr_14_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="4" slack="0"/>
<pin id="345" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_14/8 "/>
</bind>
</comp>

<comp id="348" class="1004" name="upsam_buf_1_addr_14_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="4" slack="0"/>
<pin id="352" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_14/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="upsam_buf_0_addr_15_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="4" slack="0"/>
<pin id="361" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_0_addr_15/9 "/>
</bind>
</comp>

<comp id="364" class="1004" name="upsam_buf_1_addr_15_gep_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="0" index="2" bw="4" slack="0"/>
<pin id="368" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="upsam_buf_1_addr_15/9 "/>
</bind>
</comp>

<comp id="373" class="1004" name="grp_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="1" slack="0"/>
<pin id="375" dir="0" index="1" bw="4" slack="0"/>
<pin id="376" dir="0" index="2" bw="3" slack="0"/>
<pin id="377" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_26/1 tmp_24/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="grp_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="32" slack="0"/>
<pin id="384" dir="0" index="3" bw="1" slack="3"/>
<pin id="385" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/4 tmp_2/6 tmp_6/10 "/>
</bind>
</comp>

<comp id="390" class="1005" name="reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2"/>
<pin id="392" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="tmp_35 tmp_37 tmp_39 tmp_41 "/>
</bind>
</comp>

<comp id="395" class="1005" name="reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="32" slack="1"/>
<pin id="397" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_0_load upsam_buf_0_load_2 "/>
</bind>
</comp>

<comp id="399" class="1005" name="reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="1"/>
<pin id="401" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_1_load upsam_buf_1_load_2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="32" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="1"/>
<pin id="406" dir="0" index="2" bw="32" slack="1"/>
<pin id="407" dir="0" index="3" bw="1" slack="2"/>
<pin id="408" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/3 tmp_1/5 "/>
</bind>
</comp>

<comp id="413" class="1004" name="store_ln159_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="1" slack="0"/>
<pin id="415" dir="0" index="1" bw="7" slack="0"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="store_ln159_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="0"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/1 "/>
</bind>
</comp>

<comp id="423" class="1004" name="store_ln159_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="1" slack="0"/>
<pin id="425" dir="0" index="1" bw="4" slack="0"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/1 "/>
</bind>
</comp>

<comp id="428" class="1004" name="indvar_flatten_load_load_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="7" slack="0"/>
<pin id="430" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln159_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="7" slack="0"/>
<pin id="433" dir="0" index="1" bw="7" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159/1 "/>
</bind>
</comp>

<comp id="437" class="1004" name="add_ln159_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="cona_col_load_load_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_col_load/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="cona_row_load_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cona_row_load/1 "/>
</bind>
</comp>

<comp id="449" class="1004" name="icmp_ln160_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="4" slack="0"/>
<pin id="451" dir="0" index="1" bw="4" slack="0"/>
<pin id="452" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln160/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="select_ln159_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="0" index="2" bw="4" slack="0"/>
<pin id="459" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln159/1 "/>
</bind>
</comp>

<comp id="464" class="1004" name="add_ln159_3_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159_3/1 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln159_3_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="4" slack="0"/>
<pin id="473" dir="0" index="2" bw="4" slack="0"/>
<pin id="474" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln159_3/1 "/>
</bind>
</comp>

<comp id="478" class="1004" name="trunc_ln159_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="4" slack="0"/>
<pin id="480" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln159/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln160_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="4" slack="0"/>
<pin id="484" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln160/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_23_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="4" slack="0"/>
<pin id="489" dir="0" index="2" bw="1" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_23/1 "/>
</bind>
</comp>

<comp id="494" class="1004" name="empty_51_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_51/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln165_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="zext_ln174_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_28_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="4" slack="0"/>
<pin id="515" dir="0" index="2" bw="3" slack="0"/>
<pin id="516" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="520" class="1004" name="cona_col_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="0" index="1" bw="1" slack="0"/>
<pin id="523" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cona_col_3/1 "/>
</bind>
</comp>

<comp id="526" class="1004" name="store_ln160_store_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="7" slack="0"/>
<pin id="528" dir="0" index="1" bw="7" slack="0"/>
<pin id="529" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="store_ln160_store_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="4" slack="0"/>
<pin id="533" dir="0" index="1" bw="4" slack="0"/>
<pin id="534" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="536" class="1004" name="store_ln160_store_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="4" slack="0"/>
<pin id="538" dir="0" index="1" bw="4" slack="0"/>
<pin id="539" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln160/1 "/>
</bind>
</comp>

<comp id="541" class="1004" name="zext_ln165_23_cast_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="0" index="2" bw="1" slack="1"/>
<pin id="545" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln165_23_cast/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="zext_ln165_23_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="2" slack="0"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_23/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln174_1_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_1/2 "/>
</bind>
</comp>

<comp id="557" class="1004" name="zext_ln165_24_cast_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="3" slack="0"/>
<pin id="559" dir="0" index="1" bw="2" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="1"/>
<pin id="561" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln165_24_cast/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln174_3_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="3" slack="0"/>
<pin id="566" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_3/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="zext_ln174_5_cast_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="4" slack="0"/>
<pin id="572" dir="0" index="1" bw="1" slack="0"/>
<pin id="573" dir="0" index="2" bw="1" slack="0"/>
<pin id="574" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln174_5_cast/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln174_5_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="4" slack="0"/>
<pin id="580" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_5/2 "/>
</bind>
</comp>

<comp id="584" class="1004" name="zext_ln174_2_cast_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="0" index="1" bw="1" slack="0"/>
<pin id="587" dir="0" index="2" bw="1" slack="2"/>
<pin id="588" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln174_2_cast/3 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln174_2_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="2" slack="0"/>
<pin id="593" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_2/3 "/>
</bind>
</comp>

<comp id="597" class="1004" name="zext_ln165_24_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="3" slack="1"/>
<pin id="599" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_24/3 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sext_ln174_1_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="3" slack="1"/>
<pin id="604" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174_1/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln174_7_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="3" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_7/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="sext_ln165_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="2" slack="1"/>
<pin id="613" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165/4 "/>
</bind>
</comp>

<comp id="614" class="1004" name="zext_ln165_25_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="0"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_25/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="sext_ln174_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="2" slack="2"/>
<pin id="622" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174/5 "/>
</bind>
</comp>

<comp id="623" class="1004" name="zext_ln174_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="2" slack="0"/>
<pin id="625" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_4/5 "/>
</bind>
</comp>

<comp id="629" class="1004" name="zext_ln165_26_cast_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="4" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="0" index="2" bw="1" slack="3"/>
<pin id="633" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln165_26_cast/5 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln165_26_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="4" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_26/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln165_27_cast_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="4" slack="0"/>
<pin id="644" dir="0" index="1" bw="3" slack="0"/>
<pin id="645" dir="0" index="2" bw="1" slack="5"/>
<pin id="646" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln165_27_cast/6 "/>
</bind>
</comp>

<comp id="649" class="1004" name="zext_ln165_27_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="4" slack="0"/>
<pin id="651" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_27/6 "/>
</bind>
</comp>

<comp id="655" class="1004" name="tmp_3_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="0"/>
<pin id="657" dir="0" index="1" bw="32" slack="4"/>
<pin id="658" dir="0" index="2" bw="32" slack="4"/>
<pin id="659" dir="0" index="3" bw="1" slack="6"/>
<pin id="660" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln174_6_cast_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="4" slack="0"/>
<pin id="665" dir="0" index="1" bw="3" slack="0"/>
<pin id="666" dir="0" index="2" bw="1" slack="6"/>
<pin id="667" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="zext_ln174_6_cast/7 "/>
</bind>
</comp>

<comp id="670" class="1004" name="zext_ln174_6_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="4" slack="0"/>
<pin id="672" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_6/7 "/>
</bind>
</comp>

<comp id="676" class="1004" name="sext_ln165_6_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="3" slack="5"/>
<pin id="678" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_6/7 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln165_28_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="3" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_28/7 "/>
</bind>
</comp>

<comp id="685" class="1004" name="tmp_4_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="0"/>
<pin id="687" dir="0" index="1" bw="32" slack="0"/>
<pin id="688" dir="0" index="2" bw="32" slack="0"/>
<pin id="689" dir="0" index="3" bw="1" slack="7"/>
<pin id="690" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/8 "/>
</bind>
</comp>

<comp id="695" class="1004" name="sext_ln165_7_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="2" slack="5"/>
<pin id="697" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln165_7/8 "/>
</bind>
</comp>

<comp id="698" class="1004" name="zext_ln165_29_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="2" slack="0"/>
<pin id="700" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_29/8 "/>
</bind>
</comp>

<comp id="704" class="1004" name="tmp_5_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="0"/>
<pin id="706" dir="0" index="1" bw="32" slack="5"/>
<pin id="707" dir="0" index="2" bw="32" slack="5"/>
<pin id="708" dir="0" index="3" bw="1" slack="8"/>
<pin id="709" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/9 "/>
</bind>
</comp>

<comp id="712" class="1004" name="sext_ln174_2_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="2" slack="6"/>
<pin id="714" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln174_2/9 "/>
</bind>
</comp>

<comp id="715" class="1004" name="zext_ln174_8_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="2" slack="0"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_8/9 "/>
</bind>
</comp>

<comp id="721" class="1005" name="cona_col_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="4" slack="0"/>
<pin id="723" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="cona_col "/>
</bind>
</comp>

<comp id="728" class="1005" name="cona_row_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="4" slack="0"/>
<pin id="730" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="cona_row "/>
</bind>
</comp>

<comp id="735" class="1005" name="indvar_flatten_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="7" slack="0"/>
<pin id="737" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="742" class="1005" name="icmp_ln159_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="1" slack="1"/>
<pin id="744" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln159 "/>
</bind>
</comp>

<comp id="746" class="1005" name="tmp_23_reg_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="1" slack="1"/>
<pin id="748" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_23 "/>
</bind>
</comp>

<comp id="755" class="1005" name="empty_51_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_51 "/>
</bind>
</comp>

<comp id="759" class="1005" name="tmp_26_reg_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="1" slack="1"/>
<pin id="761" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="764" class="1005" name="upsam_buf_0_addr_reg_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="4" slack="1"/>
<pin id="766" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_0_addr "/>
</bind>
</comp>

<comp id="769" class="1005" name="upsam_buf_1_addr_reg_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="4" slack="1"/>
<pin id="771" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_1_addr "/>
</bind>
</comp>

<comp id="774" class="1005" name="tmp_28_reg_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="1" slack="1"/>
<pin id="776" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="783" class="1005" name="zext_ln174_1_reg_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="3"/>
<pin id="785" dir="1" index="1" bw="3" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln174_1 "/>
</bind>
</comp>

<comp id="788" class="1005" name="zext_ln165_24_cast_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="3" slack="1"/>
<pin id="790" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln165_24_cast "/>
</bind>
</comp>

<comp id="795" class="1005" name="upsam_buf_0_addr_4_reg_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="4" slack="1"/>
<pin id="797" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_0_addr_4 "/>
</bind>
</comp>

<comp id="800" class="1005" name="upsam_buf_1_addr_4_reg_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="4" slack="1"/>
<pin id="802" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_1_addr_4 "/>
</bind>
</comp>

<comp id="805" class="1005" name="upsam_buf_0_addr_8_reg_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="4" slack="1"/>
<pin id="807" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_0_addr_8 "/>
</bind>
</comp>

<comp id="810" class="1005" name="upsam_buf_1_addr_8_reg_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="4" slack="1"/>
<pin id="812" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_1_addr_8 "/>
</bind>
</comp>

<comp id="815" class="1005" name="zext_ln174_2_cast_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="2" slack="1"/>
<pin id="817" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174_2_cast "/>
</bind>
</comp>

<comp id="823" class="1005" name="upsam_buf_0_addr_3_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="4" slack="1"/>
<pin id="825" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_0_addr_3 "/>
</bind>
</comp>

<comp id="828" class="1005" name="upsam_buf_1_addr_3_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="4" slack="1"/>
<pin id="830" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_1_addr_3 "/>
</bind>
</comp>

<comp id="833" class="1005" name="upsam_buf_0_load_4_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="4"/>
<pin id="835" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="upsam_buf_0_load_4 "/>
</bind>
</comp>

<comp id="838" class="1005" name="upsam_buf_1_load_4_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="4"/>
<pin id="840" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="upsam_buf_1_load_4 "/>
</bind>
</comp>

<comp id="843" class="1005" name="upsam_buf_0_addr_12_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="1"/>
<pin id="845" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_0_addr_12 "/>
</bind>
</comp>

<comp id="848" class="1005" name="upsam_buf_1_addr_12_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="4" slack="1"/>
<pin id="850" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_1_addr_12 "/>
</bind>
</comp>

<comp id="853" class="1005" name="upsam_buf_0_load_6_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="5"/>
<pin id="855" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="upsam_buf_0_load_6 "/>
</bind>
</comp>

<comp id="858" class="1005" name="upsam_buf_1_load_6_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="5"/>
<pin id="860" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="upsam_buf_1_load_6 "/>
</bind>
</comp>

<comp id="863" class="1005" name="upsam_buf_0_addr_7_reg_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="4" slack="1"/>
<pin id="865" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_0_addr_7 "/>
</bind>
</comp>

<comp id="868" class="1005" name="upsam_buf_1_addr_7_reg_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="4" slack="1"/>
<pin id="870" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_1_addr_7 "/>
</bind>
</comp>

<comp id="873" class="1005" name="upsam_buf_0_addr_11_reg_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="4" slack="1"/>
<pin id="875" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_0_addr_11 "/>
</bind>
</comp>

<comp id="878" class="1005" name="upsam_buf_1_addr_11_reg_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="4" slack="1"/>
<pin id="880" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_1_addr_11 "/>
</bind>
</comp>

<comp id="883" class="1005" name="upsam_buf_0_addr_15_reg_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="4" slack="1"/>
<pin id="885" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_0_addr_15 "/>
</bind>
</comp>

<comp id="888" class="1005" name="upsam_buf_1_addr_15_reg_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="4" slack="1"/>
<pin id="890" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="upsam_buf_1_addr_15 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="8" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="8" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="8" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="4" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="62" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="6" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="0" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="50" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="50" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="82" pin="2"/><net_sink comp="109" pin=1"/></net>

<net id="115"><net_src comp="95" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="121"><net_src comp="82" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="102" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="50" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="123" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="138"><net_src comp="130" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="144"><net_src comp="0" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="50" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="2" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="157"><net_src comp="82" pin="2"/><net_sink comp="109" pin=4"/></net>

<net id="158"><net_src comp="139" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="163"><net_src comp="82" pin="2"/><net_sink comp="116" pin=4"/></net>

<net id="164"><net_src comp="146" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="170"><net_src comp="0" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="50" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="165" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="180"><net_src comp="172" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="186"><net_src comp="0" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="50" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="2" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="50" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="181" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="196"><net_src comp="188" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="202"><net_src comp="0" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="50" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="197" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="212"><net_src comp="204" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="218"><net_src comp="0" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="50" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="2" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="50" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="213" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="228"><net_src comp="220" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="234"><net_src comp="0" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="50" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="229" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="244"><net_src comp="236" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="250"><net_src comp="0" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="50" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="2" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="50" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="259"><net_src comp="245" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="260"><net_src comp="252" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="266"><net_src comp="0" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="50" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="2" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="50" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="275"><net_src comp="261" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="276"><net_src comp="268" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="282"><net_src comp="0" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="50" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="289"><net_src comp="2" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="291"><net_src comp="277" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="292"><net_src comp="284" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="298"><net_src comp="0" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="50" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="50" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="293" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="308"><net_src comp="300" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="314"><net_src comp="0" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="50" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="2" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="50" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="323"><net_src comp="309" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="324"><net_src comp="316" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="330"><net_src comp="0" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="331"><net_src comp="50" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="2" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="50" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="339"><net_src comp="325" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="340"><net_src comp="332" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="346"><net_src comp="0" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="353"><net_src comp="2" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="50" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="341" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="356"><net_src comp="348" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="362"><net_src comp="0" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="50" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="2" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="370"><net_src comp="50" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="371"><net_src comp="357" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="372"><net_src comp="364" pin="3"/><net_sink comp="116" pin=2"/></net>

<net id="378"><net_src comp="44" pin="0"/><net_sink comp="373" pin=0"/></net>

<net id="379"><net_src comp="48" pin="0"/><net_sink comp="373" pin=2"/></net>

<net id="386"><net_src comp="64" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="109" pin="7"/><net_sink comp="380" pin=1"/></net>

<net id="388"><net_src comp="116" pin="7"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="380" pin="4"/><net_sink comp="88" pin=2"/></net>

<net id="393"><net_src comp="82" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="398"><net_src comp="109" pin="3"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="116" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="409"><net_src comp="64" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="395" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="399" pin="1"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="403" pin="4"/><net_sink comp="88" pin=2"/></net>

<net id="417"><net_src comp="20" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="22" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="22" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="435"><net_src comp="428" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="24" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="428" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="442"><net_src comp="26" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="453"><net_src comp="443" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="36" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="22" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="443" pin="1"/><net_sink comp="455" pin=2"/></net>

<net id="463"><net_src comp="455" pin="3"/><net_sink comp="373" pin=1"/></net>

<net id="468"><net_src comp="446" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="38" pin="0"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="449" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="464" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="446" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="455" pin="3"/><net_sink comp="482" pin=0"/></net>

<net id="491"><net_src comp="44" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="455" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="8" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="482" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="478" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="503"><net_src comp="373" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="505"><net_src comp="500" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="509"><net_src comp="373" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="517"><net_src comp="44" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="518"><net_src comp="455" pin="3"/><net_sink comp="512" pin=1"/></net>

<net id="519"><net_src comp="48" pin="0"/><net_sink comp="512" pin=2"/></net>

<net id="524"><net_src comp="455" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="38" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="437" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="535"><net_src comp="470" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="540"><net_src comp="520" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="546"><net_src comp="52" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="54" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="551"><net_src comp="541" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="553"><net_src comp="548" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="562"><net_src comp="56" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="58" pin="0"/><net_sink comp="557" pin=1"/></net>

<net id="567"><net_src comp="557" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="575"><net_src comp="60" pin="0"/><net_sink comp="570" pin=0"/></net>

<net id="576"><net_src comp="54" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="577"><net_src comp="554" pin="1"/><net_sink comp="570" pin=2"/></net>

<net id="581"><net_src comp="570" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="583"><net_src comp="578" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="589"><net_src comp="52" pin="0"/><net_sink comp="584" pin=0"/></net>

<net id="590"><net_src comp="54" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="584" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="600"><net_src comp="597" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="601"><net_src comp="597" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="608"><net_src comp="602" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="610"><net_src comp="605" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="617"><net_src comp="611" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="626"><net_src comp="620" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="634"><net_src comp="60" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="54" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="641"><net_src comp="636" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="647"><net_src comp="66" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="68" pin="0"/><net_sink comp="642" pin=1"/></net>

<net id="652"><net_src comp="642" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="661"><net_src comp="64" pin="0"/><net_sink comp="655" pin=0"/></net>

<net id="662"><net_src comp="655" pin="4"/><net_sink comp="88" pin=2"/></net>

<net id="668"><net_src comp="66" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="669"><net_src comp="68" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="663" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="675"><net_src comp="670" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="682"><net_src comp="676" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="691"><net_src comp="64" pin="0"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="109" pin="3"/><net_sink comp="685" pin=1"/></net>

<net id="693"><net_src comp="116" pin="3"/><net_sink comp="685" pin=2"/></net>

<net id="694"><net_src comp="685" pin="4"/><net_sink comp="88" pin=2"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="703"><net_src comp="698" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="710"><net_src comp="64" pin="0"/><net_sink comp="704" pin=0"/></net>

<net id="711"><net_src comp="704" pin="4"/><net_sink comp="88" pin=2"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="364" pin=2"/></net>

<net id="724"><net_src comp="70" pin="1"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="726"><net_src comp="721" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="727"><net_src comp="721" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="731"><net_src comp="74" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="734"><net_src comp="728" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="738"><net_src comp="78" pin="1"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="740"><net_src comp="735" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="741"><net_src comp="735" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="745"><net_src comp="431" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="749"><net_src comp="486" pin="3"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="403" pin=3"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="380" pin=3"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="655" pin=3"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="685" pin=3"/></net>

<net id="754"><net_src comp="746" pin="1"/><net_sink comp="704" pin=3"/></net>

<net id="758"><net_src comp="494" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="762"><net_src comp="373" pin="3"/><net_sink comp="759" pin=0"/></net>

<net id="763"><net_src comp="759" pin="1"/><net_sink comp="541" pin=2"/></net>

<net id="767"><net_src comp="123" pin="3"/><net_sink comp="764" pin=0"/></net>

<net id="768"><net_src comp="764" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="772"><net_src comp="130" pin="3"/><net_sink comp="769" pin=0"/></net>

<net id="773"><net_src comp="769" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="777"><net_src comp="512" pin="3"/><net_sink comp="774" pin=0"/></net>

<net id="778"><net_src comp="774" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="779"><net_src comp="774" pin="1"/><net_sink comp="557" pin=2"/></net>

<net id="780"><net_src comp="774" pin="1"/><net_sink comp="584" pin=2"/></net>

<net id="781"><net_src comp="774" pin="1"/><net_sink comp="642" pin=2"/></net>

<net id="782"><net_src comp="774" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="786"><net_src comp="554" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="791"><net_src comp="557" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="597" pin=0"/></net>

<net id="793"><net_src comp="788" pin="1"/><net_sink comp="602" pin=0"/></net>

<net id="794"><net_src comp="788" pin="1"/><net_sink comp="676" pin=0"/></net>

<net id="798"><net_src comp="165" pin="3"/><net_sink comp="795" pin=0"/></net>

<net id="799"><net_src comp="795" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="803"><net_src comp="172" pin="3"/><net_sink comp="800" pin=0"/></net>

<net id="804"><net_src comp="800" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="808"><net_src comp="181" pin="3"/><net_sink comp="805" pin=0"/></net>

<net id="809"><net_src comp="805" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="813"><net_src comp="188" pin="3"/><net_sink comp="810" pin=0"/></net>

<net id="814"><net_src comp="810" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="818"><net_src comp="584" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="820"><net_src comp="815" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="821"><net_src comp="815" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="822"><net_src comp="815" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="826"><net_src comp="197" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="831"><net_src comp="204" pin="3"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="836"><net_src comp="109" pin="7"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="841"><net_src comp="116" pin="7"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="655" pin=2"/></net>

<net id="846"><net_src comp="229" pin="3"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="851"><net_src comp="236" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="856"><net_src comp="109" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="861"><net_src comp="116" pin="3"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="704" pin=2"/></net>

<net id="866"><net_src comp="261" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="871"><net_src comp="268" pin="3"/><net_sink comp="868" pin=0"/></net>

<net id="872"><net_src comp="868" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="876"><net_src comp="309" pin="3"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="881"><net_src comp="316" pin="3"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="886"><net_src comp="357" pin="3"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="891"><net_src comp="364" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="116" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: upsam_buf_0 | {1 2 3 4 5 6 7 8 }
	Port: upsam_buf_1 | {1 2 3 4 5 6 7 8 }
	Port: upsamp4_out23 | {3 4 5 6 7 8 9 10 }
 - Input state : 
	Port: sp_upsamp<ap_fixed<32, 6, 5, 3, 0> > : upsam_buf_0 | {1 2 3 4 5 6 7 8 9 10 }
	Port: sp_upsamp<ap_fixed<32, 6, 5, 3, 0> > : upsam_buf_1 | {1 2 3 4 5 6 7 8 9 10 }
	Port: sp_upsamp<ap_fixed<32, 6, 5, 3, 0> > : conv4_out22 | {1 2 3 4 5 6 7 8 }
  - Chain level:
	State 1
		store_ln159 : 1
		store_ln159 : 1
		store_ln159 : 1
		indvar_flatten_load : 1
		icmp_ln159 : 2
		add_ln159 : 2
		br_ln159 : 3
		cona_col_load : 1
		cona_row_load : 1
		icmp_ln160 : 2
		select_ln159 : 3
		add_ln159_3 : 2
		select_ln159_3 : 3
		trunc_ln159 : 4
		trunc_ln160 : 4
		tmp_23 : 4
		empty_51 : 5
		br_ln163 : 5
		tmp_26 : 4
		zext_ln165 : 5
		upsam_buf_0_addr_1 : 6
		upsam_buf_1_addr_1 : 6
		br_ln165 : 5
		store_ln165 : 7
		store_ln165 : 7
		tmp_24 : 4
		zext_ln174 : 5
		upsam_buf_0_addr : 6
		upsam_buf_1_addr : 6
		upsam_buf_0_load : 7
		upsam_buf_1_load : 7
		tmp_28 : 4
		br_ln163 : 5
		br_ln163 : 5
		br_ln163 : 5
		cona_col_3 : 4
		store_ln160 : 3
		store_ln160 : 4
		store_ln160 : 5
	State 2
		zext_ln165_23 : 1
		upsam_buf_0_addr_2 : 2
		upsam_buf_1_addr_2 : 2
		store_ln165 : 3
		store_ln165 : 3
		zext_ln174_3 : 1
		upsam_buf_0_addr_4 : 2
		upsam_buf_1_addr_4 : 2
		upsam_buf_0_load_2 : 3
		upsam_buf_1_load_2 : 3
		zext_ln174_5_cast : 1
		zext_ln174_5 : 2
		upsam_buf_0_addr_8 : 3
		upsam_buf_1_addr_8 : 3
		upsam_buf_0_load_4 : 4
		upsam_buf_1_load_4 : 4
	State 3
		write_ln174 : 1
		zext_ln174_2 : 1
		upsam_buf_0_addr_3 : 2
		upsam_buf_1_addr_3 : 2
		upsam_buf_0_load_1 : 3
		upsam_buf_1_load_1 : 3
		upsam_buf_0_addr_5 : 1
		upsam_buf_1_addr_5 : 1
		store_ln165 : 2
		store_ln165 : 2
		zext_ln174_7 : 1
		upsam_buf_0_addr_12 : 2
		upsam_buf_1_addr_12 : 2
		upsam_buf_0_load_6 : 3
		upsam_buf_1_load_6 : 3
	State 4
		tmp_s : 1
		write_ln174 : 2
		zext_ln165_25 : 1
		upsam_buf_0_addr_6 : 2
		upsam_buf_1_addr_6 : 2
		store_ln165 : 3
		store_ln165 : 3
	State 5
		write_ln174 : 1
		zext_ln174_4 : 1
		upsam_buf_0_addr_7 : 2
		upsam_buf_1_addr_7 : 2
		upsam_buf_0_load_3 : 3
		upsam_buf_1_load_3 : 3
		zext_ln165_26 : 1
		upsam_buf_0_addr_9 : 2
		upsam_buf_1_addr_9 : 2
		store_ln165 : 3
		store_ln165 : 3
	State 6
		tmp_2 : 1
		write_ln174 : 2
		zext_ln165_27 : 1
		upsam_buf_0_addr_10 : 2
		upsam_buf_1_addr_10 : 2
		store_ln165 : 3
		store_ln165 : 3
	State 7
		write_ln174 : 1
		zext_ln174_6 : 1
		upsam_buf_0_addr_11 : 2
		upsam_buf_1_addr_11 : 2
		upsam_buf_0_load_5 : 3
		upsam_buf_1_load_5 : 3
		zext_ln165_28 : 1
		upsam_buf_0_addr_13 : 2
		upsam_buf_1_addr_13 : 2
		store_ln165 : 3
		store_ln165 : 3
	State 8
		tmp_4 : 1
		write_ln174 : 2
		zext_ln165_29 : 1
		upsam_buf_0_addr_14 : 2
		upsam_buf_1_addr_14 : 2
		store_ln165 : 3
		store_ln165 : 3
	State 9
		write_ln174 : 1
		zext_ln174_8 : 1
		upsam_buf_0_addr_15 : 2
		upsam_buf_1_addr_15 : 2
		upsam_buf_0_load_7 : 3
		upsam_buf_1_load_7 : 3
	State 10
		tmp_6 : 1
		write_ln174 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |         grp_fu_380        |    0    |    9    |
|          |         grp_fu_403        |    0    |    9    |
|    mux   |        tmp_3_fu_655       |    0    |    9    |
|          |        tmp_4_fu_685       |    0    |    9    |
|          |        tmp_5_fu_704       |    0    |    9    |
|----------|---------------------------|---------|---------|
|          |      add_ln159_fu_437     |    0    |    14   |
|    add   |     add_ln159_3_fu_464    |    0    |    12   |
|          |     cona_col_3_fu_520     |    0    |    12   |
|----------|---------------------------|---------|---------|
|   icmp   |     icmp_ln159_fu_431     |    0    |    10   |
|          |     icmp_ln160_fu_449     |    0    |    9    |
|----------|---------------------------|---------|---------|
|  select  |    select_ln159_fu_455    |    0    |    4    |
|          |   select_ln159_3_fu_470   |    0    |    4    |
|----------|---------------------------|---------|---------|
|    or    |      empty_51_fu_494      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   |       grp_read_fu_82      |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |      grp_write_fu_88      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         grp_fu_373        |    0    |    0    |
| bitselect|       tmp_23_fu_486       |    0    |    0    |
|          |       tmp_28_fu_512       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |     trunc_ln159_fu_478    |    0    |    0    |
|          |     trunc_ln160_fu_482    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |     zext_ln165_fu_500     |    0    |    0    |
|          |     zext_ln174_fu_506     |    0    |    0    |
|          |    zext_ln165_23_fu_548   |    0    |    0    |
|          |    zext_ln174_1_fu_554    |    0    |    0    |
|          |    zext_ln174_3_fu_564    |    0    |    0    |
|          |    zext_ln174_5_fu_578    |    0    |    0    |
|          |    zext_ln174_2_fu_591    |    0    |    0    |
|          |    zext_ln165_24_fu_597   |    0    |    0    |
|   zext   |    zext_ln174_7_fu_605    |    0    |    0    |
|          |    zext_ln165_25_fu_614   |    0    |    0    |
|          |    zext_ln174_4_fu_623    |    0    |    0    |
|          |    zext_ln165_26_fu_636   |    0    |    0    |
|          |    zext_ln165_27_fu_649   |    0    |    0    |
|          |    zext_ln174_6_fu_670    |    0    |    0    |
|          |    zext_ln165_28_fu_679   |    0    |    0    |
|          |    zext_ln165_29_fu_698   |    0    |    0    |
|          |    zext_ln174_8_fu_715    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          | zext_ln165_23_cast_fu_541 |    0    |    0    |
|          | zext_ln165_24_cast_fu_557 |    0    |    0    |
|          |  zext_ln174_5_cast_fu_570 |    0    |    0    |
|bitconcatenate|  zext_ln174_2_cast_fu_584 |    0    |    0    |
|          | zext_ln165_26_cast_fu_629 |    0    |    0    |
|          | zext_ln165_27_cast_fu_642 |    0    |    0    |
|          |  zext_ln174_6_cast_fu_663 |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    sext_ln174_1_fu_602    |    0    |    0    |
|          |     sext_ln165_fu_611     |    0    |    0    |
|   sext   |     sext_ln174_fu_620     |    0    |    0    |
|          |    sext_ln165_6_fu_676    |    0    |    0    |
|          |    sext_ln165_7_fu_695    |    0    |    0    |
|          |    sext_ln174_2_fu_712    |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |   112   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      cona_col_reg_721     |    4   |
|      cona_row_reg_728     |    4   |
|      empty_51_reg_755     |    1   |
|     icmp_ln159_reg_742    |    1   |
|   indvar_flatten_reg_735  |    7   |
|          reg_390          |   32   |
|          reg_395          |   32   |
|          reg_399          |   32   |
|       tmp_23_reg_746      |    1   |
|       tmp_26_reg_759      |    1   |
|       tmp_28_reg_774      |    1   |
|upsam_buf_0_addr_11_reg_873|    4   |
|upsam_buf_0_addr_12_reg_843|    4   |
|upsam_buf_0_addr_15_reg_883|    4   |
| upsam_buf_0_addr_3_reg_823|    4   |
| upsam_buf_0_addr_4_reg_795|    4   |
| upsam_buf_0_addr_7_reg_863|    4   |
| upsam_buf_0_addr_8_reg_805|    4   |
|  upsam_buf_0_addr_reg_764 |    4   |
| upsam_buf_0_load_4_reg_833|   32   |
| upsam_buf_0_load_6_reg_853|   32   |
|upsam_buf_1_addr_11_reg_878|    4   |
|upsam_buf_1_addr_12_reg_848|    4   |
|upsam_buf_1_addr_15_reg_888|    4   |
| upsam_buf_1_addr_3_reg_828|    4   |
| upsam_buf_1_addr_4_reg_800|    4   |
| upsam_buf_1_addr_7_reg_868|    4   |
| upsam_buf_1_addr_8_reg_810|    4   |
|  upsam_buf_1_addr_reg_769 |    4   |
| upsam_buf_1_load_4_reg_838|   32   |
| upsam_buf_1_load_6_reg_858|   32   |
| zext_ln165_24_cast_reg_788|    3   |
|    zext_ln174_1_reg_783   |    3   |
| zext_ln174_2_cast_reg_815 |    2   |
+---------------------------+--------+
|           Total           |   316  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_88  |  p2  |   6  |  32  |   192  ||    31   |
| grp_access_fu_109 |  p0  |  12  |   4  |   48   ||    65   |
| grp_access_fu_109 |  p2  |  12  |   0  |    0   ||    65   |
| grp_access_fu_116 |  p0  |  12  |   4  |   48   ||    65   |
| grp_access_fu_116 |  p2  |  12  |   0  |    0   ||    65   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   288  ||  3.515  ||   291   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   112  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   291  |
|  Register |    -   |   316  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   316  |   403  |
+-----------+--------+--------+--------+
