/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [29:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [19:0] celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [7:0] celloutsig_0_42z;
  wire [17:0] celloutsig_0_4z;
  reg [3:0] celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  reg [16:0] celloutsig_0_9z;
  wire [2:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [8:0] celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [5:0] celloutsig_1_14z;
  wire [6:0] celloutsig_1_15z;
  wire [6:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [4:0] celloutsig_1_3z;
  wire [5:0] celloutsig_1_4z;
  wire [23:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [6:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~((celloutsig_1_1z | celloutsig_1_6z[2]) & (in_data[111] | celloutsig_1_6z[4]));
  assign celloutsig_1_13z = ~((celloutsig_1_2z | celloutsig_1_4z[3]) & (celloutsig_1_12z[1] | celloutsig_1_6z[6]));
  assign celloutsig_0_30z = ~((celloutsig_0_28z[1] | in_data[34]) & (celloutsig_0_29z | celloutsig_0_11z[4]));
  assign celloutsig_1_0z = in_data[121:119] + in_data[184:182];
  assign celloutsig_1_3z = { in_data[125:124], celloutsig_1_0z } + { in_data[125:123], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_15z = in_data[113:107] + { celloutsig_1_7z, celloutsig_1_14z };
  assign celloutsig_0_13z = { celloutsig_0_2z[12], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z } + in_data[73:44];
  assign celloutsig_0_16z = { celloutsig_0_2z[12], celloutsig_0_11z } + celloutsig_0_2z[9:4];
  assign celloutsig_0_0z = in_data[73:64] / { 1'h1, in_data[54:46] };
  assign celloutsig_0_4z = { celloutsig_0_0z[7:1], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, celloutsig_0_2z[9:7], celloutsig_0_2z };
  assign celloutsig_1_5z = { celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } / { 1'h1, in_data[122:101], celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_3z[3:0], celloutsig_1_4z } / { 1'h1, in_data[179:173], celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_0_11z = celloutsig_0_9z[8:4] / { 1'h1, celloutsig_0_4z[13:12], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_18z = { celloutsig_0_8z[13:10], celloutsig_0_7z } / { 1'h1, in_data[28:25] };
  assign celloutsig_0_34z = celloutsig_0_32z[9:4] <= celloutsig_0_6z[7:2];
  assign celloutsig_1_1z = celloutsig_1_0z <= in_data[109:107];
  assign celloutsig_1_2z = { in_data[161:143], celloutsig_1_1z, celloutsig_1_1z } <= { in_data[142:125], celloutsig_1_0z };
  assign celloutsig_1_9z = { celloutsig_1_6z[9:8], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z } <= { celloutsig_1_6z[8:0], celloutsig_1_4z, celloutsig_1_7z };
  assign celloutsig_0_12z = celloutsig_0_6z[11:7] <= celloutsig_0_0z[7:3];
  assign celloutsig_0_14z = { celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z } <= { celloutsig_0_9z[3], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_17z = celloutsig_0_13z[21:17] <= { celloutsig_0_15z[4:1], celloutsig_0_12z };
  assign celloutsig_0_10z = in_data[83:80] && celloutsig_0_2z[7:4];
  assign celloutsig_1_4z = - in_data[176:171];
  assign celloutsig_0_6z = - { celloutsig_0_4z[16:6], celloutsig_0_1z };
  assign celloutsig_0_8z = - { celloutsig_0_2z[9:4], celloutsig_0_0z };
  assign celloutsig_0_2z = - { celloutsig_0_0z[9], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_5z = & celloutsig_0_2z[7:2];
  assign celloutsig_0_31z = & { celloutsig_0_17z, celloutsig_0_15z[3:1], celloutsig_0_10z };
  assign celloutsig_0_1z = | in_data[73:56];
  assign celloutsig_0_22z = ^ { celloutsig_0_2z[6:0], celloutsig_0_16z, celloutsig_0_18z, celloutsig_0_2z };
  assign celloutsig_0_29z = ^ { celloutsig_0_6z[6:3], celloutsig_0_22z, celloutsig_0_23z };
  assign celloutsig_0_42z = { celloutsig_0_13z[21:16], celloutsig_0_34z, celloutsig_0_29z } >> celloutsig_0_9z[14:7];
  assign celloutsig_1_18z = celloutsig_1_15z >> { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_10z };
  assign celloutsig_0_23z = celloutsig_0_9z[8:6] >> { celloutsig_0_9z[2:1], celloutsig_0_22z };
  assign celloutsig_1_11z = celloutsig_1_6z[9:1] << celloutsig_1_5z[20:12];
  assign celloutsig_1_8z = in_data[169:163] >> celloutsig_1_5z[23:17];
  assign celloutsig_0_19z = { celloutsig_0_15z[4:3], celloutsig_0_3z } >> celloutsig_0_9z[10:8];
  assign celloutsig_0_28z = celloutsig_0_15z >> { celloutsig_0_2z[5:1], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z } ~^ celloutsig_1_11z[7:2];
  assign celloutsig_1_14z = { celloutsig_1_13z, celloutsig_1_2z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z } ~^ { celloutsig_1_8z[4:0], celloutsig_1_9z };
  assign celloutsig_0_15z = celloutsig_0_9z[13:6] ~^ { celloutsig_0_13z[21:17], celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_32z = { celloutsig_0_19z[2], celloutsig_0_29z, celloutsig_0_4z } ~^ { celloutsig_0_15z[7:1], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_19z, celloutsig_0_31z };
  assign celloutsig_0_51z = ~((celloutsig_0_11z[0] & celloutsig_0_11z[2]) | celloutsig_0_23z[2]);
  assign celloutsig_1_10z = ~((celloutsig_1_4z[3] & celloutsig_1_1z) | celloutsig_1_7z);
  assign celloutsig_0_7z = ~((celloutsig_0_3z & celloutsig_0_0z[6]) | celloutsig_0_3z);
  assign celloutsig_1_19z = ~((celloutsig_1_4z[4] & celloutsig_1_14z[1]) | celloutsig_1_1z);
  assign celloutsig_0_3z = ~((celloutsig_0_2z[1] & celloutsig_0_0z[5]) | in_data[93]);
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_50z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_50z = { celloutsig_0_42z[2:0], celloutsig_0_30z };
  always_latch
    if (celloutsig_1_19z) celloutsig_0_9z = 17'h00000;
    else if (clkin_data[32]) celloutsig_0_9z = { celloutsig_0_8z[9:6], celloutsig_0_3z, celloutsig_0_6z };
  assign { out_data[134:128], out_data[96], out_data[35:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
