
*** Running vivado
    with args -log floating_point_3.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source floating_point_3.tcl


****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source floating_point_3.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 371.223 ; gain = 81.574
INFO: [Synth 8-638] synthesizing module 'floating_point_3' [c:/ip_repo/floating_point_3/synth/floating_point_3.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'floating_point_3' (25#1) [c:/ip_repo/floating_point_3/synth/floating_point_3.vhd:71]
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 465.406 ; gain = 175.758
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 465.406 ; gain = 175.758
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.259 . Memory (MB): peak = 674.262 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 674.262 ; gain = 384.613
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 674.262 ; gain = 384.613
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:38 . Memory (MB): peak = 674.262 ; gain = 384.613
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:36 ; elapsed = 00:00:42 . Memory (MB): peak = 674.262 ; gain = 384.613
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 770.832 ; gain = 481.184
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:05 ; elapsed = 00:01:13 . Memory (MB): peak = 777.438 ; gain = 487.789
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 788.586 ; gain = 498.938
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:16 . Memory (MB): peak = 799.730 ; gain = 510.082
Finished IO Insertion : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 799.730 ; gain = 510.082
Finished Renaming Generated Instances : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 799.730 ; gain = 510.082
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 799.730 ; gain = 510.082
Finished Renaming Generated Ports : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 799.730 ; gain = 510.082
Finished Handling Custom Attributes : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 799.730 ; gain = 510.082
Finished Renaming Generated Nets : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 799.730 ; gain = 510.082

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT1    |    12|
|3     |LUT2    |    52|
|4     |LUT3    |    94|
|5     |LUT4    |   329|
|6     |LUT5    |    82|
|7     |LUT6    |   487|
|8     |MUXCY   |   220|
|9     |MUXF7   |   193|
|10    |MUXF8   |     2|
|11    |SRL16E  |    48|
|12    |SRLC32E |     3|
|13    |XORCY   |   163|
|14    |FDE     |     9|
|15    |FDRE    |   710|
|16    |FDSE    |     7|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:09 ; elapsed = 00:01:17 . Memory (MB): peak = 799.730 ; gain = 510.082
synth_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 799.730 ; gain = 510.082
