CE_PARTITION_BASE,VAR_0
DRM_ERROR,FUNC_0
GC,VAR_1
PACKET3,FUNC_1
PACKET3_BASE_INDEX,FUNC_2
PACKET3_CLEAR_STATE,VAR_2
PACKET3_CONTEXT_CONTROL,VAR_3
PACKET3_PREAMBLE_BEGIN_CLEAR_STATE,VAR_4
PACKET3_PREAMBLE_CNTL,VAR_5
PACKET3_PREAMBLE_END_CLEAR_STATE,VAR_6
PACKET3_SET_BASE,VAR_7
PACKET3_SET_CONTEXT_REG,VAR_8
PACKET3_SET_CONTEXT_REG_START,VAR_9
SECT_CONTEXT,VAR_10
SOC15_REG_OFFSET,FUNC_3
WREG32_SOC15,FUNC_4
amdgpu_ring_alloc,FUNC_5
amdgpu_ring_commit,FUNC_6
amdgpu_ring_write,FUNC_7
gfx10_cs_data,VAR_11
gfx_v10_0_cp_gfx_enable,FUNC_8
gfx_v10_0_get_csb_size,FUNC_9
mmCP_DEVICE_ID,VAR_12
mmCP_MAX_CONTEXT,VAR_13
mmPA_SC_TILE_STEERING_OVERRIDE,VAR_14
gfx_v10_0_cp_gfx_start,FUNC_10
adev,VAR_15
ring,VAR_16
sect,VAR_17
ext,VAR_18
r,VAR_19
i,VAR_20
ctx_reg_offset,VAR_21
