INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/hr-lab-2/hr-lab-2/hr-lab-2.srcs/sources_1/new/exp_sig.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EXP_SIG
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/hr-lab-2/hr-lab-2/hr-lab-2.srcs/sources_1/new/fp_converter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FPCVT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/hr-lab-2/hr-lab-2/hr-lab-2.srcs/sources_1/new/rounder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROUND
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/hr-lab-2/hr-lab-2/hr-lab-2.srcs/sources_1/new/sign_mag.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SIGNCVT
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Student/Documents/2024-winter-lab-5/harry-ryan/hr-lab-2/hr-lab-2/hr-lab-2.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
