# do ProyectoFinalCasiquenoEsteSi_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/ciro/intelFPGA_lite/17.0/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:57 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usart_t
# -- Compiling architecture rtl of usart_t
# End time: 18:36:58 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:58 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity suma
# -- Compiling architecture rtl of suma
# End time: 18:36:58 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:58 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package usart_pkg
# End time: 18:36:58 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:58 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity repartidor
# -- Compiling architecture rtl of repartidor
# End time: 18:36:58 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:58 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg1bit
# -- Compiling architecture rtl of reg1bit
# End time: 18:36:58 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:58 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity habilitador
# -- Compiling architecture rtl of habilitador
# End time: 18:36:58 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:58 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity guarda_reparticion
# -- Compiling architecture rtl of guarda_reparticion
# End time: 18:36:59 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:59 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contadorUSART
# -- Compiling architecture rtl of contadorUSART
# End time: 18:36:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:59 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture rtl of PWM
# End time: 18:36:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:59 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Maquina
# -- Compiling architecture arq of Maquina
# End time: 18:36:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:59 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arc of contador
# End time: 18:36:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:59 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package componentes_pkg
# End time: 18:36:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:59 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preescalar_reloj
# -- Compiling architecture rtl of preescalar_reloj
# End time: 18:36:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:59 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package usart_pkg
# -- Compiling entity USART
# -- Compiling architecture rtl of USART
# End time: 18:36:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:59 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package usart_pkg
# -- Compiling entity corrimiento_registros
# -- Compiling architecture rtl of corrimiento_registros
# End time: 18:36:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:36:59 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package usart_pkg
# -- Compiling entity ProyectoFinalCasiquenoEsteSi
# -- Compiling architecture inicial of ProyectoFinalCasiquenoEsteSi
# End time: 18:36:59 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
do secuencia.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:09 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usart_t
# -- Compiling architecture rtl of usart_t
# End time: 18:37:09 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:09 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity suma
# -- Compiling architecture rtl of suma
# End time: 18:37:09 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:09 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package usart_pkg
# End time: 18:37:09 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:09 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity repartidor
# -- Compiling architecture rtl of repartidor
# End time: 18:37:09 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:09 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg1bit
# -- Compiling architecture rtl of reg1bit
# End time: 18:37:09 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:09 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity habilitador
# -- Compiling architecture rtl of habilitador
# End time: 18:37:09 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:09 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity guarda_reparticion
# -- Compiling architecture rtl of guarda_reparticion
# End time: 18:37:10 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contadorUSART
# -- Compiling architecture rtl of contadorUSART
# End time: 18:37:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture rtl of PWM
# End time: 18:37:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Maquina
# -- Compiling architecture arq of Maquina
# End time: 18:37:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arc of contador
# End time: 18:37:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package componentes_pkg
# End time: 18:37:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preescalar_reloj
# -- Compiling architecture rtl of preescalar_reloj
# End time: 18:37:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package usart_pkg
# -- Compiling entity USART
# -- Compiling architecture rtl of USART
# End time: 18:37:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package usart_pkg
# -- Compiling entity corrimiento_registros
# -- Compiling architecture rtl of corrimiento_registros
# End time: 18:37:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:37:10 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package usart_pkg
# -- Compiling entity ProyectoFinalCasiquenoEsteSi
# -- Compiling architecture inicial of ProyectoFinalCasiquenoEsteSi
# End time: 18:37:10 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim -t ns ProyectoFinalCasiquenoEsteSi
# vsim -t ns ProyectoFinalCasiquenoEsteSi 
# Start time: 18:37:10 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.componentes_pkg
# Loading work.usart_pkg
# Loading work.proyectofinalcasiquenoestesi(inicial)
# Loading work.preescalar_reloj(rtl)
# Loading work.contador(arc)
# Loading work.pwm(rtl)
# Loading work.maquina(arq)
# Loading work.usart(rtl)
# Loading work.habilitador(rtl)
# Loading work.contadorusart(rtl)
# Loading ieee.math_real(body)
# Loading work.corrimiento_registros(rtl)
# Loading work.reg1bit(rtl)
# Loading work.repartidor(rtl)
# Loading work.guarda_reparticion(rtl)
# Loading work.usart_t(rtl)
# Loading work.suma(rtl)
# 
# add wave not_s1
# add wave not_s2
# add wave s3
# add wave s5
# add wave x
# add wave motor_banda
# add wave motor_brazo
# add wave motor_garra
# add wave motor_giro
# add wave actual_estado
# add wave cuanto_cuenta
# add wave nuevo_x
# add wave salida_usb
# add wave ENVIO_B1
# add wave ENVIO_B2
# add wave ENVIO_B3
# add wave B4
# 
# property wave -radix unsigned actual_estado
# property wave -radix unsigned motor_brazo
# property wave -radix unsigned motor_garra
# property wave -radix unsigned motor_giro
# property wave -radix unsigned cuanto_cuenta
# property wave -radix unsigned ENVIO_B1
# property wave -radix unsigned ENVIO_B2
# property wave -radix unsigned ENVIO_B3
# property wave -radix unsigned B4
# 
# force reset_n 0
# 
# force not_s1 1
# force not_s2 1
# force s3 1
# force s5 0
# force x 0
# force SC 10
# run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/us_envio/sum
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 3  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# force reset_n 1
# force -freeze sim:/ProyectoFinalCasiquenoEsteSi/clk 1 0, 0 {10 ns} -r 20
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force not_s1 1
# run 10ms
# 
# 
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# run 10ms
# force not_s1 0
# run 20ms
# force x 1
# run 1ms
# Break key hit
# Simulation stop requested.
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force not_s1 1
# run 10ms
# 
# 
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# force SC 00
# 
# run 10ms
# force not_s1 0
# run 20ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force not_s1 1
# run 10ms
# 
# 
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
gedit secuencia.do
do secuencia.dpo
# Cannot open macro file: secuencia.dpo
do secuencia.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:27 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usart_t
# -- Compiling architecture rtl of usart_t
# End time: 21:03:27 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:27 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity suma
# -- Compiling architecture rtl of suma
# End time: 21:03:28 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:28 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package usart_pkg
# End time: 21:03:28 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:28 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity repartidor
# -- Compiling architecture rtl of repartidor
# End time: 21:03:28 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:28 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg1bit
# -- Compiling architecture rtl of reg1bit
# End time: 21:03:28 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:28 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity habilitador
# -- Compiling architecture rtl of habilitador
# End time: 21:03:28 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:28 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity guarda_reparticion
# -- Compiling architecture rtl of guarda_reparticion
# End time: 21:03:28 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:28 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contadorUSART
# -- Compiling architecture rtl of contadorUSART
# End time: 21:03:28 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:28 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture rtl of PWM
# End time: 21:03:28 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:28 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Maquina
# -- Compiling architecture arq of Maquina
# End time: 21:03:28 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:28 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arc of contador
# End time: 21:03:28 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:28 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package componentes_pkg
# End time: 21:03:29 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:29 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preescalar_reloj
# -- Compiling architecture rtl of preescalar_reloj
# End time: 21:03:29 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:29 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package usart_pkg
# -- Compiling entity USART
# -- Compiling architecture rtl of USART
# End time: 21:03:29 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:29 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package usart_pkg
# -- Compiling entity corrimiento_registros
# -- Compiling architecture rtl of corrimiento_registros
# End time: 21:03:29 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:03:29 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package usart_pkg
# -- Compiling entity ProyectoFinalCasiquenoEsteSi
# -- Compiling architecture inicial of ProyectoFinalCasiquenoEsteSi
# End time: 21:03:29 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim -t ns ProyectoFinalCasiquenoEsteSi
# End time: 21:03:32 on Nov 19,2017, Elapsed time: 2:26:22
# Errors: 1, Warnings: 27
# vsim -t ns ProyectoFinalCasiquenoEsteSi 
# Start time: 21:03:32 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.componentes_pkg
# Loading work.usart_pkg
# Loading work.proyectofinalcasiquenoestesi(inicial)
# Loading work.preescalar_reloj(rtl)
# Loading work.contador(arc)
# Loading work.pwm(rtl)
# Loading work.maquina(arq)
# Loading work.usart(rtl)
# Loading work.habilitador(rtl)
# Loading work.contadorusart(rtl)
# Loading ieee.math_real(body)
# Loading work.corrimiento_registros(rtl)
# Loading work.reg1bit(rtl)
# Loading work.repartidor(rtl)
# Loading work.guarda_reparticion(rtl)
# Loading work.usart_t(rtl)
# Loading work.suma(rtl)
# 
# add wave not_s1
# add wave not_s2
# add wave s3
# add wave s5
# add wave x
# add wave motor_banda
# add wave motor_brazo
# add wave motor_garra
# add wave motor_giro
# add wave actual_estado
# add wave cuanto_cuenta
# add wave nuevo_x
# add wave salida_usb
# add wave ENVIO_B1
# add wave ENVIO_B2
# add wave ENVIO_B3
# add wave B4
# add wave entrada_usb
# 
# property wave -radix unsigned actual_estado
# property wave -radix unsigned motor_brazo
# property wave -radix unsigned motor_garra
# property wave -radix unsigned motor_giro
# property wave -radix unsigned cuanto_cuenta
# property wave -radix unsigned ENVIO_B1
# property wave -radix unsigned ENVIO_B2
# property wave -radix unsigned ENVIO_B3
# property wave -radix unsigned B4
# 
# force reset_n 0
# 
# force not_s1 1
# force not_s2 1
# force s3 1
# force s5 0
# force x 0
# force SC 10
# force entrada_usb 1
# run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/us_envio/sum
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 3  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# force reset_n 1
# force -freeze sim:/ProyectoFinalCasiquenoEsteSi/clk 1 0, 0 {10 ns} -r 20
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force not_s1 1
# run 10ms
# 
# 
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
do secuencia.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usart_t
# -- Compiling architecture rtl of usart_t
# End time: 21:12:35 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity suma
# -- Compiling architecture rtl of suma
# End time: 21:12:35 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package usart_pkg
# End time: 21:12:35 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity repartidor
# -- Compiling architecture rtl of repartidor
# End time: 21:12:35 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:35 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg1bit
# -- Compiling architecture rtl of reg1bit
# End time: 21:12:35 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity habilitador
# -- Compiling architecture rtl of habilitador
# End time: 21:12:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity guarda_reparticion
# -- Compiling architecture rtl of guarda_reparticion
# End time: 21:12:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contadorUSART
# -- Compiling architecture rtl of contadorUSART
# End time: 21:12:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture rtl of PWM
# End time: 21:12:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Maquina
# -- Compiling architecture arq of Maquina
# End time: 21:12:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arc of contador
# End time: 21:12:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package componentes_pkg
# End time: 21:12:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preescalar_reloj
# -- Compiling architecture rtl of preescalar_reloj
# End time: 21:12:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package usart_pkg
# -- Compiling entity USART
# -- Compiling architecture rtl of USART
# End time: 21:12:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package usart_pkg
# -- Compiling entity corrimiento_registros
# -- Compiling architecture rtl of corrimiento_registros
# End time: 21:12:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:12:36 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package usart_pkg
# -- Compiling entity ProyectoFinalCasiquenoEsteSi
# -- Compiling architecture inicial of ProyectoFinalCasiquenoEsteSi
# End time: 21:12:36 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim -t ns ProyectoFinalCasiquenoEsteSi
# End time: 21:12:37 on Nov 19,2017, Elapsed time: 0:09:05
# Errors: 0, Warnings: 27
# vsim -t ns ProyectoFinalCasiquenoEsteSi 
# Start time: 21:12:37 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.componentes_pkg
# Loading work.usart_pkg
# Loading work.proyectofinalcasiquenoestesi(inicial)
# Loading work.preescalar_reloj(rtl)
# Loading work.contador(arc)
# Loading work.pwm(rtl)
# Loading work.maquina(arq)
# Loading work.usart(rtl)
# Loading work.habilitador(rtl)
# Loading work.contadorusart(rtl)
# Loading ieee.math_real(body)
# Loading work.corrimiento_registros(rtl)
# Loading work.reg1bit(rtl)
# Loading work.repartidor(rtl)
# Loading work.guarda_reparticion(rtl)
# Loading work.usart_t(rtl)
# Loading work.suma(rtl)
# 
# add wave not_s1
# add wave not_s2
# add wave s3
# add wave s5
# add wave x
# add wave motor_banda
# add wave motor_brazo
# add wave motor_garra
# add wave motor_giro
# add wave actual_estado
# add wave cuanto_cuenta
# add wave nuevo_x
# add wave salida_usb
# add wave ENVIO_B1
# add wave ENVIO_B2
# add wave ENVIO_B3
# add wave B4
# add wave entrada_usb
# 
# property wave -radix unsigned actual_estado
# property wave -radix unsigned motor_brazo
# property wave -radix unsigned motor_garra
# property wave -radix unsigned motor_giro
# property wave -radix unsigned cuanto_cuenta
# property wave -radix unsigned ENVIO_B1
# property wave -radix unsigned ENVIO_B2
# property wave -radix unsigned ENVIO_B3
# property wave -radix unsigned B4
# 
# force reset_n 0
# 
# force not_s1 1
# force not_s2 1
# force s3 1
# force s5 0
# force x 0
# force SC 10
# force entrada_usb 1
# run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/us_envio/sum
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 3  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# force reset_n 1
# force -freeze sim:/ProyectoFinalCasiquenoEsteSi/clk 1 0, 0 {10 ns} -r 20
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force not_s1 1
# run 10ms
# 
# 
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
do secuencia.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:13 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usart_t
# -- Compiling architecture rtl of usart_t
# End time: 21:20:14 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity suma
# -- Compiling architecture rtl of suma
# End time: 21:20:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package usart_pkg
# End time: 21:20:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity repartidor
# -- Compiling architecture rtl of repartidor
# End time: 21:20:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg1bit
# -- Compiling architecture rtl of reg1bit
# End time: 21:20:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity habilitador
# -- Compiling architecture rtl of habilitador
# End time: 21:20:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity guarda_reparticion
# -- Compiling architecture rtl of guarda_reparticion
# End time: 21:20:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contadorUSART
# -- Compiling architecture rtl of contadorUSART
# End time: 21:20:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture rtl of PWM
# End time: 21:20:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Maquina
# -- Compiling architecture arq of Maquina
# End time: 21:20:15 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arc of contador
# End time: 21:20:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package componentes_pkg
# End time: 21:20:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preescalar_reloj
# -- Compiling architecture rtl of preescalar_reloj
# End time: 21:20:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package usart_pkg
# -- Compiling entity USART
# -- Compiling architecture rtl of USART
# End time: 21:20:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package usart_pkg
# -- Compiling entity corrimiento_registros
# -- Compiling architecture rtl of corrimiento_registros
# End time: 21:20:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package usart_pkg
# -- Compiling entity ProyectoFinalCasiquenoEsteSi
# -- Compiling architecture inicial of ProyectoFinalCasiquenoEsteSi
# End time: 21:20:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim -t ns ProyectoFinalCasiquenoEsteSi
# End time: 21:20:16 on Nov 19,2017, Elapsed time: 0:07:39
# Errors: 0, Warnings: 27
# vsim -t ns ProyectoFinalCasiquenoEsteSi 
# Start time: 21:20:16 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.componentes_pkg
# Loading work.usart_pkg
# Loading work.proyectofinalcasiquenoestesi(inicial)
# Loading work.preescalar_reloj(rtl)
# Loading work.contador(arc)
# Loading work.pwm(rtl)
# Loading work.maquina(arq)
# Loading work.usart(rtl)
# Loading work.habilitador(rtl)
# Loading work.contadorusart(rtl)
# Loading ieee.math_real(body)
# Loading work.corrimiento_registros(rtl)
# Loading work.reg1bit(rtl)
# Loading work.repartidor(rtl)
# Loading work.guarda_reparticion(rtl)
# Loading work.usart_t(rtl)
# Loading work.suma(rtl)
# 
# add wave not_s1
# add wave not_s2
# add wave s3
# add wave s5
# add wave x
# add wave motor_banda
# add wave motor_brazo
# add wave motor_garra
# add wave motor_giro
# add wave actual_estado
# add wave cuanto_cuenta
# add wave nuevo_x
# add wave salida_usb
# add wave ENVIO_B1
# add wave ENVIO_B2
# add wave ENVIO_B3
# add wave B4
# add wave entrada_usb
# 
# property wave -radix unsigned actual_estado
# property wave -radix unsigned motor_brazo
# property wave -radix unsigned motor_garra
# property wave -radix unsigned motor_giro
# property wave -radix unsigned cuanto_cuenta
# property wave -radix unsigned ENVIO_B1
# property wave -radix unsigned ENVIO_B2
# property wave -radix unsigned ENVIO_B3
# property wave -radix unsigned B4
# 
# force reset_n 0
# 
# force not_s1 1
# force not_s2 1
# force s3 1
# force s5 0
# force x 0
# force SC 10
# force entrada_usb 1
# run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/us_envio/sum
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 3  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# force reset_n 1
# force -freeze sim:/ProyectoFinalCasiquenoEsteSi/clk 1 0, 0 {10 ns} -r 20
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force not_s1 1
# run 10ms
# 
# 
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
do secuencia.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:38 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usart_t
# -- Compiling architecture rtl of usart_t
# End time: 21:22:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:38 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity suma
# -- Compiling architecture rtl of suma
# End time: 21:22:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:38 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package usart_pkg
# End time: 21:22:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:38 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity repartidor
# -- Compiling architecture rtl of repartidor
# End time: 21:22:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:38 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg1bit
# -- Compiling architecture rtl of reg1bit
# End time: 21:22:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:38 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity habilitador
# -- Compiling architecture rtl of habilitador
# End time: 21:22:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:38 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity guarda_reparticion
# -- Compiling architecture rtl of guarda_reparticion
# End time: 21:22:38 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contadorUSART
# -- Compiling architecture rtl of contadorUSART
# End time: 21:22:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture rtl of PWM
# End time: 21:22:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Maquina
# -- Compiling architecture arq of Maquina
# End time: 21:22:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arc of contador
# End time: 21:22:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package componentes_pkg
# End time: 21:22:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preescalar_reloj
# -- Compiling architecture rtl of preescalar_reloj
# End time: 21:22:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package usart_pkg
# -- Compiling entity USART
# -- Compiling architecture rtl of USART
# End time: 21:22:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package usart_pkg
# -- Compiling entity corrimiento_registros
# -- Compiling architecture rtl of corrimiento_registros
# End time: 21:22:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package usart_pkg
# -- Compiling entity ProyectoFinalCasiquenoEsteSi
# -- Compiling architecture inicial of ProyectoFinalCasiquenoEsteSi
# End time: 21:22:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim -t ns ProyectoFinalCasiquenoEsteSi
# End time: 21:22:40 on Nov 19,2017, Elapsed time: 0:02:24
# Errors: 0, Warnings: 27
# vsim -t ns ProyectoFinalCasiquenoEsteSi 
# Start time: 21:22:40 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.componentes_pkg
# Loading work.usart_pkg
# Loading work.proyectofinalcasiquenoestesi(inicial)
# Loading work.preescalar_reloj(rtl)
# Loading work.contador(arc)
# Loading work.pwm(rtl)
# Loading work.maquina(arq)
# Loading work.usart(rtl)
# Loading work.habilitador(rtl)
# Loading work.contadorusart(rtl)
# Loading ieee.math_real(body)
# Loading work.corrimiento_registros(rtl)
# Loading work.reg1bit(rtl)
# Loading work.repartidor(rtl)
# Loading work.guarda_reparticion(rtl)
# Loading work.usart_t(rtl)
# Loading work.suma(rtl)
# 
# add wave not_s1
# add wave not_s2
# add wave s3
# add wave s5
# add wave x
# add wave motor_banda
# add wave motor_brazo
# add wave motor_garra
# add wave motor_giro
# add wave actual_estado
# add wave cuanto_cuenta
# add wave nuevo_x
# add wave salida_usb
# add wave ENVIO_B1
# add wave ENVIO_B2
# add wave ENVIO_B3
# add wave B4
# add wave entrada_usb
# 
# property wave -radix unsigned actual_estado
# property wave -radix unsigned motor_brazo
# property wave -radix unsigned motor_garra
# property wave -radix unsigned motor_giro
# property wave -radix unsigned cuanto_cuenta
# property wave -radix unsigned ENVIO_B1
# property wave -radix unsigned ENVIO_B2
# property wave -radix unsigned ENVIO_B3
# property wave -radix unsigned B4
# 
# force reset_n 0
# 
# force not_s1 1
# force not_s2 1
# force s3 1
# force s5 0
# force x 0
# force SC 10
# force entrada_usb 1
# run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/us_envio/sum
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 3  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# force reset_n 1
# force -freeze sim:/ProyectoFinalCasiquenoEsteSi/clk 1 0, 0 {10 ns} -r 20
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force not_s1 1
# run 10ms
# 
# 
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
do secuencia.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:55 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usart_t
# -- Compiling architecture rtl of usart_t
# End time: 21:24:55 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:55 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity suma
# -- Compiling architecture rtl of suma
# End time: 21:24:55 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:55 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package usart_pkg
# End time: 21:24:55 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:55 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity repartidor
# -- Compiling architecture rtl of repartidor
# End time: 21:24:56 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:56 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg1bit
# -- Compiling architecture rtl of reg1bit
# End time: 21:24:56 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:56 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity habilitador
# -- Compiling architecture rtl of habilitador
# End time: 21:24:56 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:56 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity guarda_reparticion
# -- Compiling architecture rtl of guarda_reparticion
# End time: 21:24:56 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:56 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contadorUSART
# -- Compiling architecture rtl of contadorUSART
# End time: 21:24:56 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:56 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture rtl of PWM
# End time: 21:24:56 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:56 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Maquina
# -- Compiling architecture arq of Maquina
# End time: 21:24:56 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:56 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arc of contador
# End time: 21:24:56 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:56 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package componentes_pkg
# End time: 21:24:56 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:56 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preescalar_reloj
# -- Compiling architecture rtl of preescalar_reloj
# End time: 21:24:56 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:56 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package usart_pkg
# -- Compiling entity USART
# -- Compiling architecture rtl of USART
# End time: 21:24:56 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:56 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package usart_pkg
# -- Compiling entity corrimiento_registros
# -- Compiling architecture rtl of corrimiento_registros
# End time: 21:24:57 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:57 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package usart_pkg
# -- Compiling entity ProyectoFinalCasiquenoEsteSi
# -- Compiling architecture inicial of ProyectoFinalCasiquenoEsteSi
# End time: 21:24:57 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim -t ns ProyectoFinalCasiquenoEsteSi
# End time: 21:24:58 on Nov 19,2017, Elapsed time: 0:02:18
# Errors: 0, Warnings: 27
# vsim -t ns ProyectoFinalCasiquenoEsteSi 
# Start time: 21:24:58 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.componentes_pkg
# Loading work.usart_pkg
# Loading work.proyectofinalcasiquenoestesi(inicial)
# Loading work.preescalar_reloj(rtl)
# Loading work.contador(arc)
# Loading work.pwm(rtl)
# Loading work.maquina(arq)
# Loading work.usart(rtl)
# Loading work.habilitador(rtl)
# Loading work.contadorusart(rtl)
# Loading ieee.math_real(body)
# Loading work.corrimiento_registros(rtl)
# Loading work.reg1bit(rtl)
# Loading work.repartidor(rtl)
# Loading work.guarda_reparticion(rtl)
# Loading work.usart_t(rtl)
# Loading work.suma(rtl)
# 
# add wave not_s1
# add wave not_s2
# add wave s3
# add wave s5
# add wave x
# add wave motor_banda
# add wave motor_brazo
# add wave motor_garra
# add wave motor_giro
# add wave actual_estado
# add wave cuanto_cuenta
# add wave nuevo_x
# add wave salida_usb
# add wave ENVIO_B1
# add wave ENVIO_B2
# add wave ENVIO_B3
# add wave B4
# add wave entrada_usb
# 
# property wave -radix unsigned actual_estado
# property wave -radix unsigned motor_brazo
# property wave -radix unsigned motor_garra
# property wave -radix unsigned motor_giro
# property wave -radix unsigned cuanto_cuenta
# property wave -radix unsigned ENVIO_B1
# property wave -radix unsigned ENVIO_B2
# property wave -radix unsigned ENVIO_B3
# property wave -radix unsigned B4
# 
# force reset_n 0
# 
# force not_s1 1
# force not_s2 1
# force s3 1
# force s5 0
# force x 0
# force SC 10
# force entrada_usb 1
# run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/us_envio/sum
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 3  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# force reset_n 1
# force -freeze sim:/ProyectoFinalCasiquenoEsteSi/clk 1 0, 0 {10 ns} -r 20
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# Break key hit
# Simulation stop requested.
# force x 0
# run 1ms
# force x 1
# run 1ms
# Break key hit
# Simulation stop requested.
# force x 0
# run 1ms
# Break key hit
# Simulation stop requested.
# force not_s1 1
# run 10ms
# 
# 
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# Control-C interrupt
# 
# MACRO ./secuencia.do PAUSED at line 104
do secuencia.dpo
# Cannot open macro file: secuencia.dpo
do secuencia.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usart_t
# -- Compiling architecture rtl of usart_t
# End time: 21:26:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity suma
# -- Compiling architecture rtl of suma
# End time: 21:26:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package usart_pkg
# End time: 21:26:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity repartidor
# -- Compiling architecture rtl of repartidor
# End time: 21:26:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg1bit
# -- Compiling architecture rtl of reg1bit
# End time: 21:26:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity habilitador
# -- Compiling architecture rtl of habilitador
# End time: 21:26:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity guarda_reparticion
# -- Compiling architecture rtl of guarda_reparticion
# End time: 21:26:14 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:14 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contadorUSART
# -- Compiling architecture rtl of contadorUSART
# End time: 21:26:15 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture rtl of PWM
# End time: 21:26:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Maquina
# -- Compiling architecture arq of Maquina
# End time: 21:26:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arc of contador
# End time: 21:26:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package componentes_pkg
# End time: 21:26:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preescalar_reloj
# -- Compiling architecture rtl of preescalar_reloj
# End time: 21:26:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package usart_pkg
# -- Compiling entity USART
# -- Compiling architecture rtl of USART
# End time: 21:26:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package usart_pkg
# -- Compiling entity corrimiento_registros
# -- Compiling architecture rtl of corrimiento_registros
# End time: 21:26:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:26:15 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package usart_pkg
# -- Compiling entity ProyectoFinalCasiquenoEsteSi
# -- Compiling architecture inicial of ProyectoFinalCasiquenoEsteSi
# End time: 21:26:15 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim -t ns ProyectoFinalCasiquenoEsteSi
# End time: 21:26:16 on Nov 19,2017, Elapsed time: 0:01:18
# Errors: 1, Warnings: 27
# vsim -t ns ProyectoFinalCasiquenoEsteSi 
# Start time: 21:26:16 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.componentes_pkg
# Loading work.usart_pkg
# Loading work.proyectofinalcasiquenoestesi(inicial)
# Loading work.preescalar_reloj(rtl)
# Loading work.contador(arc)
# Loading work.pwm(rtl)
# Loading work.maquina(arq)
# Loading work.usart(rtl)
# Loading work.habilitador(rtl)
# Loading work.contadorusart(rtl)
# Loading ieee.math_real(body)
# Loading work.corrimiento_registros(rtl)
# Loading work.reg1bit(rtl)
# Loading work.repartidor(rtl)
# Loading work.guarda_reparticion(rtl)
# Loading work.usart_t(rtl)
# Loading work.suma(rtl)
# 
# add wave not_s1
# add wave not_s2
# add wave s3
# add wave s5
# add wave x
# add wave motor_banda
# add wave motor_brazo
# add wave motor_garra
# add wave motor_giro
# add wave actual_estado
# add wave cuanto_cuenta
# add wave nuevo_x
# add wave salida_usb
# add wave ENVIO_B1
# add wave ENVIO_B2
# add wave ENVIO_B3
# add wave B4
# add wave entrada_usb
# 
# property wave -radix unsigned actual_estado
# property wave -radix unsigned motor_brazo
# property wave -radix unsigned motor_garra
# property wave -radix unsigned motor_giro
# property wave -radix unsigned cuanto_cuenta
# property wave -radix unsigned ENVIO_B1
# property wave -radix unsigned ENVIO_B2
# property wave -radix unsigned ENVIO_B3
# property wave -radix unsigned B4
# 
# force reset_n 0
# 
# force not_s1 1
# force not_s2 1
# force s3 1
# force s5 0
# force x 0
# force SC 10
# force entrada_usb 1
# run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/us_envio/sum
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 3  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# force reset_n 1
# force -freeze sim:/ProyectoFinalCasiquenoEsteSi/clk 1 0, 0 {10 ns} -r 20
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force not_s1 1
# run 10ms
# 
# 
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
do secuencia.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usart_t
# -- Compiling architecture rtl of usart_t
# End time: 21:30:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity suma
# -- Compiling architecture rtl of suma
# End time: 21:30:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package usart_pkg
# End time: 21:30:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity repartidor
# -- Compiling architecture rtl of repartidor
# End time: 21:30:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:39 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg1bit
# -- Compiling architecture rtl of reg1bit
# End time: 21:30:39 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:40 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity habilitador
# -- Compiling architecture rtl of habilitador
# End time: 21:30:40 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:40 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity guarda_reparticion
# -- Compiling architecture rtl of guarda_reparticion
# End time: 21:30:40 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:40 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contadorUSART
# -- Compiling architecture rtl of contadorUSART
# End time: 21:30:40 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:40 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture rtl of PWM
# End time: 21:30:40 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:40 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Maquina
# -- Compiling architecture arq of Maquina
# End time: 21:30:40 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:40 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arc of contador
# End time: 21:30:40 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:40 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package componentes_pkg
# End time: 21:30:40 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:40 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preescalar_reloj
# -- Compiling architecture rtl of preescalar_reloj
# End time: 21:30:40 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:40 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package usart_pkg
# -- Compiling entity USART
# -- Compiling architecture rtl of USART
# End time: 21:30:40 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:40 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package usart_pkg
# -- Compiling entity corrimiento_registros
# -- Compiling architecture rtl of corrimiento_registros
# End time: 21:30:41 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:41 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package usart_pkg
# -- Compiling entity ProyectoFinalCasiquenoEsteSi
# -- Compiling architecture inicial of ProyectoFinalCasiquenoEsteSi
# End time: 21:30:41 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim -t ns ProyectoFinalCasiquenoEsteSi
# End time: 21:30:41 on Nov 19,2017, Elapsed time: 0:04:25
# Errors: 0, Warnings: 27
# vsim -t ns ProyectoFinalCasiquenoEsteSi 
# Start time: 21:30:41 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.componentes_pkg
# Loading work.usart_pkg
# Loading work.proyectofinalcasiquenoestesi(inicial)
# Loading work.preescalar_reloj(rtl)
# Loading work.contador(arc)
# Loading work.pwm(rtl)
# Loading work.maquina(arq)
# Loading work.usart(rtl)
# Loading work.habilitador(rtl)
# Loading work.contadorusart(rtl)
# Loading ieee.math_real(body)
# Loading work.corrimiento_registros(rtl)
# Loading work.reg1bit(rtl)
# Loading work.repartidor(rtl)
# Loading work.guarda_reparticion(rtl)
# Loading work.usart_t(rtl)
# Loading work.suma(rtl)
# 
# add wave not_s1
# add wave not_s2
# add wave s3
# add wave s5
# add wave x
# add wave motor_banda
# add wave motor_brazo
# add wave motor_garra
# add wave motor_giro
# add wave actual_estado
# add wave cuanto_cuenta
# add wave nuevo_x
# add wave salida_usb
# add wave ENVIO_B1
# add wave ENVIO_B2
# add wave ENVIO_B3
# add wave B4
# add wave entrada_usb
# 
# property wave -radix unsigned actual_estado
# property wave -radix unsigned motor_brazo
# property wave -radix unsigned motor_garra
# property wave -radix unsigned motor_giro
# property wave -radix unsigned cuanto_cuenta
# property wave -radix unsigned ENVIO_B1
# property wave -radix unsigned ENVIO_B2
# property wave -radix unsigned ENVIO_B3
# property wave -radix unsigned B4
# 
# force reset_n 0
# 
# force not_s1 1
# force not_s2 1
# force s3 1
# force s5 0
# force x 0
# force SC 10
# force entrada_usb 1
# run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/us_envio/sum
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 3  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# force reset_n 1
# force -freeze sim:/ProyectoFinalCasiquenoEsteSi/clk 1 0, 0 {10 ns} -r 20
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force not_s1 1
# run 10ms
# 
# 
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
do secuencia.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:41 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usart_t
# -- Compiling architecture rtl of usart_t
# End time: 21:33:41 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:41 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity suma
# -- Compiling architecture rtl of suma
# End time: 21:33:41 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:41 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package usart_pkg
# End time: 21:33:41 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:42 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity repartidor
# -- Compiling architecture rtl of repartidor
# End time: 21:33:42 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:42 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg1bit
# -- Compiling architecture rtl of reg1bit
# End time: 21:33:42 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:42 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity habilitador
# -- Compiling architecture rtl of habilitador
# End time: 21:33:42 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:42 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity guarda_reparticion
# -- Compiling architecture rtl of guarda_reparticion
# End time: 21:33:42 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:42 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contadorUSART
# -- Compiling architecture rtl of contadorUSART
# End time: 21:33:42 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:42 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture rtl of PWM
# End time: 21:33:42 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:42 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Maquina
# -- Compiling architecture arq of Maquina
# End time: 21:33:42 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:42 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arc of contador
# End time: 21:33:42 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:42 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package componentes_pkg
# End time: 21:33:43 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:43 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preescalar_reloj
# -- Compiling architecture rtl of preescalar_reloj
# End time: 21:33:43 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:43 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package usart_pkg
# -- Compiling entity USART
# -- Compiling architecture rtl of USART
# End time: 21:33:43 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:43 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package usart_pkg
# -- Compiling entity corrimiento_registros
# -- Compiling architecture rtl of corrimiento_registros
# End time: 21:33:43 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:33:43 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package usart_pkg
# -- Compiling entity ProyectoFinalCasiquenoEsteSi
# -- Compiling architecture inicial of ProyectoFinalCasiquenoEsteSi
# End time: 21:33:43 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim -t ns ProyectoFinalCasiquenoEsteSi
# End time: 21:33:44 on Nov 19,2017, Elapsed time: 0:03:03
# Errors: 0, Warnings: 27
# vsim -t ns ProyectoFinalCasiquenoEsteSi 
# Start time: 21:33:44 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.componentes_pkg
# Loading work.usart_pkg
# Loading work.proyectofinalcasiquenoestesi(inicial)
# Loading work.preescalar_reloj(rtl)
# Loading work.contador(arc)
# Loading work.pwm(rtl)
# Loading work.maquina(arq)
# Loading work.usart(rtl)
# Loading work.habilitador(rtl)
# Loading work.contadorusart(rtl)
# Loading ieee.math_real(body)
# Loading work.corrimiento_registros(rtl)
# Loading work.reg1bit(rtl)
# Loading work.repartidor(rtl)
# Loading work.guarda_reparticion(rtl)
# Loading work.usart_t(rtl)
# Loading work.suma(rtl)
# 
# add wave not_s1
# add wave not_s2
# add wave s3
# add wave s5
# add wave x
# add wave motor_banda
# add wave motor_brazo
# add wave motor_garra
# add wave motor_giro
# add wave actual_estado
# add wave cuanto_cuenta
# add wave nuevo_x
# add wave salida_usb
# add wave ENVIO_B1
# add wave ENVIO_B2
# add wave ENVIO_B3
# add wave B4
# add wave entrada_usb
# 
# property wave -radix unsigned actual_estado
# property wave -radix unsigned motor_brazo
# property wave -radix unsigned motor_garra
# property wave -radix unsigned motor_giro
# property wave -radix unsigned cuanto_cuenta
# property wave -radix unsigned ENVIO_B1
# property wave -radix unsigned ENVIO_B2
# property wave -radix unsigned ENVIO_B3
# property wave -radix unsigned B4
# 
# force reset_n 0
# 
# force not_s1 1
# force not_s2 1
# force s3 1
# force s5 0
# force x 0
# force SC 10
# force entrada_usb 1
# run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/us_envio/sum
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 3  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# force reset_n 1
# force -freeze sim:/ProyectoFinalCasiquenoEsteSi/clk 1 0, 0 {10 ns} -r 20
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force not_s1 1
# run 10ms
# 
# 
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
gedit secuencia.do
# 
# (gedit:9822): Gtk-WARNING **: Theme parsing error: gtk.css:1:98: Failed to import: Error opening file /home/ciro/.local/share/gnome-shell/extensions/unite@hardpixel.eu/buttons-null.css: No such file or directory
# /home/ciro/.gnome2/gtksourceview-1.0/language-specs/scala.lang:1: parser error : Extra content at the end of the document
# 
# ^
# 
# (gedit:9822): GtkSourceView-WARNING **: Failed to parse '/home/ciro/.gnome2/gtksourceview-1.0/language-specs/scala.lang'
# 
# (gedit:9822): GtkSourceView-WARNING **: Error reading language specification file '/home/ciro/.gnome2/gtksourceview-1.0/language-specs/scala.lang'
# 
# (gedit:9822): Gtk-WARNING **: Allocating size to GtkOverlay 0x555555e44860 without calling gtk_widget_get_preferred_width/height(). How does the code know the size to allocate?
# 
# (gedit:9822): Gtk-WARNING **: Unable to parse accelerator '\u0002': ignored request to install 4 accelerators
do secuencia.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:00 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usart_t
# -- Compiling architecture rtl of usart_t
# End time: 21:37:00 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:00 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity suma
# -- Compiling architecture rtl of suma
# End time: 21:37:00 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:00 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package usart_pkg
# End time: 21:37:00 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:00 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity repartidor
# -- Compiling architecture rtl of repartidor
# End time: 21:37:00 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:00 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg1bit
# -- Compiling architecture rtl of reg1bit
# End time: 21:37:00 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:00 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity habilitador
# -- Compiling architecture rtl of habilitador
# End time: 21:37:00 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:00 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity guarda_reparticion
# -- Compiling architecture rtl of guarda_reparticion
# End time: 21:37:00 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:00 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contadorUSART
# -- Compiling architecture rtl of contadorUSART
# End time: 21:37:00 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:00 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture rtl of PWM
# End time: 21:37:00 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:00 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Maquina
# -- Compiling architecture arq of Maquina
# End time: 21:37:01 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:01 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arc of contador
# End time: 21:37:01 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:01 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package componentes_pkg
# End time: 21:37:01 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:01 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preescalar_reloj
# -- Compiling architecture rtl of preescalar_reloj
# End time: 21:37:01 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:01 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package usart_pkg
# -- Compiling entity USART
# -- Compiling architecture rtl of USART
# End time: 21:37:01 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:01 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package usart_pkg
# -- Compiling entity corrimiento_registros
# -- Compiling architecture rtl of corrimiento_registros
# End time: 21:37:01 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:01 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package usart_pkg
# -- Compiling entity ProyectoFinalCasiquenoEsteSi
# -- Compiling architecture inicial of ProyectoFinalCasiquenoEsteSi
# End time: 21:37:01 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim -t ns ProyectoFinalCasiquenoEsteSi
# End time: 21:37:02 on Nov 19,2017, Elapsed time: 0:03:18
# Errors: 1, Warnings: 27
# vsim -t ns ProyectoFinalCasiquenoEsteSi 
# Start time: 21:37:02 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.componentes_pkg
# Loading work.usart_pkg
# Loading work.proyectofinalcasiquenoestesi(inicial)
# Loading work.preescalar_reloj(rtl)
# Loading work.contador(arc)
# Loading work.pwm(rtl)
# Loading work.maquina(arq)
# Loading work.usart(rtl)
# Loading work.habilitador(rtl)
# Loading work.contadorusart(rtl)
# Loading ieee.math_real(body)
# Loading work.corrimiento_registros(rtl)
# Loading work.reg1bit(rtl)
# Loading work.repartidor(rtl)
# Loading work.guarda_reparticion(rtl)
# Loading work.usart_t(rtl)
# Loading work.suma(rtl)
# 
# add wave not_s1
# add wave not_s2
# add wave s3
# add wave s5
# add wave x
# add wave motor_banda
# add wave motor_brazo
# add wave motor_garra
# add wave motor_giro
# add wave actual_estado
# add wave cuanto_cuenta
# add wave nuevo_x
# add wave salida_usb
# add wave ENVIO_B1
# add wave ENVIO_B2
# add wave ENVIO_B3
# add wave B4
# add wave entrada_usb
# 
# property wave -radix unsigned actual_estado
# property wave -radix unsigned motor_brazo
# property wave -radix unsigned motor_garra
# property wave -radix unsigned motor_giro
# property wave -radix unsigned cuanto_cuenta
# property wave -radix unsigned ENVIO_B1
# property wave -radix unsigned ENVIO_B2
# property wave -radix unsigned ENVIO_B3
# property wave -radix unsigned B4
# 
# force reset_n 0
# 
# force not_s1 1
# force not_s2 1
# force s3 1
# force s5 0
# force x 0
# force SC 10
# force entrada_usb 1
# run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/us_envio/sum
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 3  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# force reset_n 1
# force -freeze sim:/ProyectoFinalCasiquenoEsteSi/clk 1 0, 0 {10 ns} -r 20
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force not_s1 1
# run 10ms
# 
# 
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
do secuencia.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:51 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_t.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity usart_t
# -- Compiling architecture rtl of usart_t
# End time: 21:39:51 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:51 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/suma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity suma
# -- Compiling architecture rtl of suma
# End time: 21:39:51 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:51 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/usart_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package usart_pkg
# End time: 21:39:51 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:51 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/repartidor.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity repartidor
# -- Compiling architecture rtl of repartidor
# End time: 21:39:52 on Nov 19,2017, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:52 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/reg1bit.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reg1bit
# -- Compiling architecture rtl of reg1bit
# End time: 21:39:52 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:52 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/habilitador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity habilitador
# -- Compiling architecture rtl of habilitador
# End time: 21:39:52 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:52 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/guarda_reparticion.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity guarda_reparticion
# -- Compiling architecture rtl of guarda_reparticion
# End time: 21:39:52 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:52 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contadorUSART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contadorUSART
# -- Compiling architecture rtl of contadorUSART
# End time: 21:39:52 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:52 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/PWM.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PWM
# -- Compiling architecture rtl of PWM
# End time: 21:39:52 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:52 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/Maquina.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Maquina
# -- Compiling architecture arq of Maquina
# End time: 21:39:52 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:52 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/contador.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity contador
# -- Compiling architecture arc of contador
# End time: 21:39:52 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:52 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/componentes_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package componentes_pkg
# End time: 21:39:52 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:52 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/preescalar_reloj.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity preescalar_reloj
# -- Compiling architecture rtl of preescalar_reloj
# End time: 21:39:52 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:53 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/USART.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package usart_pkg
# -- Compiling entity USART
# -- Compiling architecture rtl of USART
# End time: 21:39:53 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:53 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/corrimiento_registros.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package usart_pkg
# -- Compiling entity corrimiento_registros
# -- Compiling architecture rtl of corrimiento_registros
# End time: 21:39:53 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:39:53 on Nov 19,2017
# vcom -reportprogress 300 -93 -work work /home/ciro/Documents/universidad/semestre5/logicos/Laboratorios/ProyectoFinalCasiquenoEsteSi/ProyectoFinalCasiquenoEsteSi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package componentes_pkg
# -- Loading package usart_pkg
# -- Compiling entity ProyectoFinalCasiquenoEsteSi
# -- Compiling architecture inicial of ProyectoFinalCasiquenoEsteSi
# End time: 21:39:53 on Nov 19,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# 
# vsim -t ns ProyectoFinalCasiquenoEsteSi
# End time: 21:39:53 on Nov 19,2017, Elapsed time: 0:02:51
# Errors: 0, Warnings: 27
# vsim -t ns ProyectoFinalCasiquenoEsteSi 
# Start time: 21:39:53 on Nov 19,2017
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.componentes_pkg
# Loading work.usart_pkg
# Loading work.proyectofinalcasiquenoestesi(inicial)
# Loading work.preescalar_reloj(rtl)
# Loading work.contador(arc)
# Loading work.pwm(rtl)
# Loading work.maquina(arq)
# Loading work.usart(rtl)
# Loading work.habilitador(rtl)
# Loading work.contadorusart(rtl)
# Loading ieee.math_real(body)
# Loading work.corrimiento_registros(rtl)
# Loading work.reg1bit(rtl)
# Loading work.repartidor(rtl)
# Loading work.guarda_reparticion(rtl)
# Loading work.usart_t(rtl)
# Loading work.suma(rtl)
# 
# add wave not_s1
# add wave not_s2
# add wave s3
# add wave s5
# add wave x
# add wave motor_banda
# add wave motor_brazo
# add wave motor_garra
# add wave motor_giro
# add wave actual_estado
# add wave cuanto_cuenta
# add wave nuevo_x
# add wave salida_usb
# add wave ENVIO_B1
# add wave ENVIO_B2
# add wave ENVIO_B3
# add wave B4
# add wave entrada_usb
# 
# property wave -radix unsigned actual_estado
# property wave -radix unsigned motor_brazo
# property wave -radix unsigned motor_garra
# property wave -radix unsigned motor_giro
# property wave -radix unsigned cuanto_cuenta
# property wave -radix unsigned ENVIO_B1
# property wave -radix unsigned ENVIO_B2
# property wave -radix unsigned ENVIO_B3
# property wave -radix unsigned B4
# 
# force reset_n 0
# 
# force not_s1 1
# force not_s2 1
# force s3 1
# force s5 0
# force x 0
# force SC 10
# force entrada_usb 1
# run 1us
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/us_envio/sum
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD.">=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 0  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGIRO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMGARRA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBRAZO
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 1  Instance: /proyectofinalcasiquenoestesi/CONTADORENCIUN
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 2  Instance: /proyectofinalcasiquenoestesi/US/con
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ns  Iteration: 3  Instance: /proyectofinalcasiquenoestesi/PWMBANDA
# force reset_n 1
# force -freeze sim:/ProyectoFinalCasiquenoEsteSi/clk 1 0, 0 {10 ns} -r 20
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force x 1
# run 1ms
# force x 0
# run 1ms
# force not_s1 1
# run 10ms
# 
# 
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# 
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 1
# run 1ms
# 
# 
# 
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 0
# run 104us
# force entrada_usb 1
# run 1ms
# 
# run 10ms
# force not_s1 0
# run 20ms
# force not_s1 1
# run 10ms
# force not_s2 0
# run 10ms
# force s3 0
# run 5ms
# force s5 1
# run 100us
# force s5 0
# force not_s2 1
# run 10ms
# force s3 1
# run 10ms
# run 168us
# run 100 us
# run 10ms
# 
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# WARNING: No extended dataflow license exists
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# End time: 21:58:49 on Nov 19,2017, Elapsed time: 0:18:56
# Errors: 11, Warnings: 30
