Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri May 19 10:57:08 2017
| Host         : owly running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_unit_timing_summary_routed.rpt -rpx main_unit_timing_summary_routed.rpx
| Design       : main_unit
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.694        0.000                      0                  802        0.048        0.000                      0                  802        4.500        0.000                       0                   340  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.694        0.000                      0                  740        0.048        0.000                      0                  740        4.500        0.000                       0                   340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.785        0.000                      0                   62        0.588        0.000                      0                   62  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 temp_sensor/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Bit_Cnt_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.921ns (29.066%)  route 4.688ns (70.934%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.725     5.328    temp_sensor/Clk
    SLICE_X2Y93          FDCE                                         r  temp_sensor/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  temp_sensor/state_reg[0]/Q
                         net (fo=10, routed)          0.999     6.845    temp_sensor/state_reg_n_0_[0]
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.150     6.995 r  temp_sensor/I2C_i_1/O
                         net (fo=12, routed)          1.033     8.029    temp_sensor/I2C/Addr[3]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.358     8.387 f  temp_sensor/I2C/state[1]_i_4/O
                         net (fo=2, routed)           0.279     8.665    temp_sensor/I2C/state[1]_i_4_n_0
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.321     8.986 r  temp_sensor/I2C/Shift_reg[7]_i_5/O
                         net (fo=3, routed)           0.487     9.473    temp_sensor/I2C/Shift_reg[7]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.326     9.799 f  temp_sensor/I2C/Bit_Cnt[31]_i_4/O
                         net (fo=1, routed)           0.584    10.383    temp_sensor/I2C/Bit_Cnt[31]_i_4_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.124    10.507 r  temp_sensor/I2C/Bit_Cnt[31]_i_2/O
                         net (fo=33, routed)          0.353    10.860    temp_sensor/I2C/Bit_Cnt0
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    10.984 r  temp_sensor/I2C/Bit_Cnt[31]_i_1/O
                         net (fo=29, routed)          0.952    11.937    temp_sensor/I2C/Bit_Cnt[31]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.588    15.010    temp_sensor/I2C/Clk
    SLICE_X6Y100         FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[29]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524    14.631    temp_sensor/I2C/Bit_Cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 temp_sensor/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Bit_Cnt_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.921ns (29.066%)  route 4.688ns (70.934%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.725     5.328    temp_sensor/Clk
    SLICE_X2Y93          FDCE                                         r  temp_sensor/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  temp_sensor/state_reg[0]/Q
                         net (fo=10, routed)          0.999     6.845    temp_sensor/state_reg_n_0_[0]
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.150     6.995 r  temp_sensor/I2C_i_1/O
                         net (fo=12, routed)          1.033     8.029    temp_sensor/I2C/Addr[3]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.358     8.387 f  temp_sensor/I2C/state[1]_i_4/O
                         net (fo=2, routed)           0.279     8.665    temp_sensor/I2C/state[1]_i_4_n_0
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.321     8.986 r  temp_sensor/I2C/Shift_reg[7]_i_5/O
                         net (fo=3, routed)           0.487     9.473    temp_sensor/I2C/Shift_reg[7]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.326     9.799 f  temp_sensor/I2C/Bit_Cnt[31]_i_4/O
                         net (fo=1, routed)           0.584    10.383    temp_sensor/I2C/Bit_Cnt[31]_i_4_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.124    10.507 r  temp_sensor/I2C/Bit_Cnt[31]_i_2/O
                         net (fo=33, routed)          0.353    10.860    temp_sensor/I2C/Bit_Cnt0
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    10.984 r  temp_sensor/I2C/Bit_Cnt[31]_i_1/O
                         net (fo=29, routed)          0.952    11.937    temp_sensor/I2C/Bit_Cnt[31]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.588    15.010    temp_sensor/I2C/Clk
    SLICE_X6Y100         FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[30]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524    14.631    temp_sensor/I2C/Bit_Cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.694ns  (required time - arrival time)
  Source:                 temp_sensor/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Bit_Cnt_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.609ns  (logic 1.921ns (29.066%)  route 4.688ns (70.934%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.725     5.328    temp_sensor/Clk
    SLICE_X2Y93          FDCE                                         r  temp_sensor/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  temp_sensor/state_reg[0]/Q
                         net (fo=10, routed)          0.999     6.845    temp_sensor/state_reg_n_0_[0]
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.150     6.995 r  temp_sensor/I2C_i_1/O
                         net (fo=12, routed)          1.033     8.029    temp_sensor/I2C/Addr[3]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.358     8.387 f  temp_sensor/I2C/state[1]_i_4/O
                         net (fo=2, routed)           0.279     8.665    temp_sensor/I2C/state[1]_i_4_n_0
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.321     8.986 r  temp_sensor/I2C/Shift_reg[7]_i_5/O
                         net (fo=3, routed)           0.487     9.473    temp_sensor/I2C/Shift_reg[7]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.326     9.799 f  temp_sensor/I2C/Bit_Cnt[31]_i_4/O
                         net (fo=1, routed)           0.584    10.383    temp_sensor/I2C/Bit_Cnt[31]_i_4_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.124    10.507 r  temp_sensor/I2C/Bit_Cnt[31]_i_2/O
                         net (fo=33, routed)          0.353    10.860    temp_sensor/I2C/Bit_Cnt0
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    10.984 r  temp_sensor/I2C/Bit_Cnt[31]_i_1/O
                         net (fo=29, routed)          0.952    11.937    temp_sensor/I2C/Bit_Cnt[31]_i_1_n_0
    SLICE_X6Y100         FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.588    15.010    temp_sensor/I2C/Clk
    SLICE_X6Y100         FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[31]/C
                         clock pessimism              0.180    15.190    
                         clock uncertainty           -0.035    15.155    
    SLICE_X6Y100         FDRE (Setup_fdre_C_R)       -0.524    14.631    temp_sensor/I2C/Bit_Cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                         -11.937    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 temp_sensor/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Bit_Cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 1.921ns (30.400%)  route 4.398ns (69.600%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.725     5.328    temp_sensor/Clk
    SLICE_X2Y93          FDCE                                         r  temp_sensor/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  temp_sensor/state_reg[0]/Q
                         net (fo=10, routed)          0.999     6.845    temp_sensor/state_reg_n_0_[0]
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.150     6.995 r  temp_sensor/I2C_i_1/O
                         net (fo=12, routed)          1.033     8.029    temp_sensor/I2C/Addr[3]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.358     8.387 f  temp_sensor/I2C/state[1]_i_4/O
                         net (fo=2, routed)           0.279     8.665    temp_sensor/I2C/state[1]_i_4_n_0
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.321     8.986 r  temp_sensor/I2C/Shift_reg[7]_i_5/O
                         net (fo=3, routed)           0.487     9.473    temp_sensor/I2C/Shift_reg[7]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.326     9.799 f  temp_sensor/I2C/Bit_Cnt[31]_i_4/O
                         net (fo=1, routed)           0.584    10.383    temp_sensor/I2C/Bit_Cnt[31]_i_4_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.124    10.507 r  temp_sensor/I2C/Bit_Cnt[31]_i_2/O
                         net (fo=33, routed)          0.353    10.860    temp_sensor/I2C/Bit_Cnt0
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    10.984 r  temp_sensor/I2C/Bit_Cnt[31]_i_1/O
                         net (fo=29, routed)          0.663    11.647    temp_sensor/I2C/Bit_Cnt[31]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.603    15.026    temp_sensor/I2C/Clk
    SLICE_X6Y93          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[3]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y93          FDRE (Setup_fdre_C_R)       -0.524    14.725    temp_sensor/I2C/Bit_Cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.079ns  (required time - arrival time)
  Source:                 temp_sensor/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Bit_Cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.319ns  (logic 1.921ns (30.400%)  route 4.398ns (69.600%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.725     5.328    temp_sensor/Clk
    SLICE_X2Y93          FDCE                                         r  temp_sensor/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  temp_sensor/state_reg[0]/Q
                         net (fo=10, routed)          0.999     6.845    temp_sensor/state_reg_n_0_[0]
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.150     6.995 r  temp_sensor/I2C_i_1/O
                         net (fo=12, routed)          1.033     8.029    temp_sensor/I2C/Addr[3]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.358     8.387 f  temp_sensor/I2C/state[1]_i_4/O
                         net (fo=2, routed)           0.279     8.665    temp_sensor/I2C/state[1]_i_4_n_0
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.321     8.986 r  temp_sensor/I2C/Shift_reg[7]_i_5/O
                         net (fo=3, routed)           0.487     9.473    temp_sensor/I2C/Shift_reg[7]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.326     9.799 f  temp_sensor/I2C/Bit_Cnt[31]_i_4/O
                         net (fo=1, routed)           0.584    10.383    temp_sensor/I2C/Bit_Cnt[31]_i_4_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.124    10.507 r  temp_sensor/I2C/Bit_Cnt[31]_i_2/O
                         net (fo=33, routed)          0.353    10.860    temp_sensor/I2C/Bit_Cnt0
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    10.984 r  temp_sensor/I2C/Bit_Cnt[31]_i_1/O
                         net (fo=29, routed)          0.663    11.647    temp_sensor/I2C/Bit_Cnt[31]_i_1_n_0
    SLICE_X6Y93          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.603    15.026    temp_sensor/I2C/Clk
    SLICE_X6Y93          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[4]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y93          FDRE (Setup_fdre_C_R)       -0.524    14.725    temp_sensor/I2C/Bit_Cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                  3.079    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 temp_sensor/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Bit_Cnt_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 1.921ns (30.409%)  route 4.396ns (69.591%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.725     5.328    temp_sensor/Clk
    SLICE_X2Y93          FDCE                                         r  temp_sensor/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  temp_sensor/state_reg[0]/Q
                         net (fo=10, routed)          0.999     6.845    temp_sensor/state_reg_n_0_[0]
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.150     6.995 r  temp_sensor/I2C_i_1/O
                         net (fo=12, routed)          1.033     8.029    temp_sensor/I2C/Addr[3]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.358     8.387 f  temp_sensor/I2C/state[1]_i_4/O
                         net (fo=2, routed)           0.279     8.665    temp_sensor/I2C/state[1]_i_4_n_0
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.321     8.986 r  temp_sensor/I2C/Shift_reg[7]_i_5/O
                         net (fo=3, routed)           0.487     9.473    temp_sensor/I2C/Shift_reg[7]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.326     9.799 f  temp_sensor/I2C/Bit_Cnt[31]_i_4/O
                         net (fo=1, routed)           0.584    10.383    temp_sensor/I2C/Bit_Cnt[31]_i_4_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.124    10.507 r  temp_sensor/I2C/Bit_Cnt[31]_i_2/O
                         net (fo=33, routed)          0.353    10.860    temp_sensor/I2C/Bit_Cnt0
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    10.984 r  temp_sensor/I2C/Bit_Cnt[31]_i_1/O
                         net (fo=29, routed)          0.661    11.645    temp_sensor/I2C/Bit_Cnt[31]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.604    15.027    temp_sensor/I2C/Clk
    SLICE_X6Y99          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[25]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.524    14.726    temp_sensor/I2C/Bit_Cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 temp_sensor/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Bit_Cnt_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 1.921ns (30.409%)  route 4.396ns (69.591%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.725     5.328    temp_sensor/Clk
    SLICE_X2Y93          FDCE                                         r  temp_sensor/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  temp_sensor/state_reg[0]/Q
                         net (fo=10, routed)          0.999     6.845    temp_sensor/state_reg_n_0_[0]
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.150     6.995 r  temp_sensor/I2C_i_1/O
                         net (fo=12, routed)          1.033     8.029    temp_sensor/I2C/Addr[3]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.358     8.387 f  temp_sensor/I2C/state[1]_i_4/O
                         net (fo=2, routed)           0.279     8.665    temp_sensor/I2C/state[1]_i_4_n_0
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.321     8.986 r  temp_sensor/I2C/Shift_reg[7]_i_5/O
                         net (fo=3, routed)           0.487     9.473    temp_sensor/I2C/Shift_reg[7]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.326     9.799 f  temp_sensor/I2C/Bit_Cnt[31]_i_4/O
                         net (fo=1, routed)           0.584    10.383    temp_sensor/I2C/Bit_Cnt[31]_i_4_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.124    10.507 r  temp_sensor/I2C/Bit_Cnt[31]_i_2/O
                         net (fo=33, routed)          0.353    10.860    temp_sensor/I2C/Bit_Cnt0
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    10.984 r  temp_sensor/I2C/Bit_Cnt[31]_i_1/O
                         net (fo=29, routed)          0.661    11.645    temp_sensor/I2C/Bit_Cnt[31]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.604    15.027    temp_sensor/I2C/Clk
    SLICE_X6Y99          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[26]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.524    14.726    temp_sensor/I2C/Bit_Cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 temp_sensor/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Bit_Cnt_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 1.921ns (30.409%)  route 4.396ns (69.591%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.725     5.328    temp_sensor/Clk
    SLICE_X2Y93          FDCE                                         r  temp_sensor/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  temp_sensor/state_reg[0]/Q
                         net (fo=10, routed)          0.999     6.845    temp_sensor/state_reg_n_0_[0]
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.150     6.995 r  temp_sensor/I2C_i_1/O
                         net (fo=12, routed)          1.033     8.029    temp_sensor/I2C/Addr[3]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.358     8.387 f  temp_sensor/I2C/state[1]_i_4/O
                         net (fo=2, routed)           0.279     8.665    temp_sensor/I2C/state[1]_i_4_n_0
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.321     8.986 r  temp_sensor/I2C/Shift_reg[7]_i_5/O
                         net (fo=3, routed)           0.487     9.473    temp_sensor/I2C/Shift_reg[7]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.326     9.799 f  temp_sensor/I2C/Bit_Cnt[31]_i_4/O
                         net (fo=1, routed)           0.584    10.383    temp_sensor/I2C/Bit_Cnt[31]_i_4_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.124    10.507 r  temp_sensor/I2C/Bit_Cnt[31]_i_2/O
                         net (fo=33, routed)          0.353    10.860    temp_sensor/I2C/Bit_Cnt0
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    10.984 r  temp_sensor/I2C/Bit_Cnt[31]_i_1/O
                         net (fo=29, routed)          0.661    11.645    temp_sensor/I2C/Bit_Cnt[31]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.604    15.027    temp_sensor/I2C/Clk
    SLICE_X6Y99          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[27]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.524    14.726    temp_sensor/I2C/Bit_Cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 temp_sensor/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Bit_Cnt_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.317ns  (logic 1.921ns (30.409%)  route 4.396ns (69.591%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns = ( 15.027 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.725     5.328    temp_sensor/Clk
    SLICE_X2Y93          FDCE                                         r  temp_sensor/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  temp_sensor/state_reg[0]/Q
                         net (fo=10, routed)          0.999     6.845    temp_sensor/state_reg_n_0_[0]
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.150     6.995 r  temp_sensor/I2C_i_1/O
                         net (fo=12, routed)          1.033     8.029    temp_sensor/I2C/Addr[3]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.358     8.387 f  temp_sensor/I2C/state[1]_i_4/O
                         net (fo=2, routed)           0.279     8.665    temp_sensor/I2C/state[1]_i_4_n_0
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.321     8.986 r  temp_sensor/I2C/Shift_reg[7]_i_5/O
                         net (fo=3, routed)           0.487     9.473    temp_sensor/I2C/Shift_reg[7]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.326     9.799 f  temp_sensor/I2C/Bit_Cnt[31]_i_4/O
                         net (fo=1, routed)           0.584    10.383    temp_sensor/I2C/Bit_Cnt[31]_i_4_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.124    10.507 r  temp_sensor/I2C/Bit_Cnt[31]_i_2/O
                         net (fo=33, routed)          0.353    10.860    temp_sensor/I2C/Bit_Cnt0
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    10.984 r  temp_sensor/I2C/Bit_Cnt[31]_i_1/O
                         net (fo=29, routed)          0.661    11.645    temp_sensor/I2C/Bit_Cnt[31]_i_1_n_0
    SLICE_X6Y99          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.604    15.027    temp_sensor/I2C/Clk
    SLICE_X6Y99          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[28]/C
                         clock pessimism              0.259    15.286    
                         clock uncertainty           -0.035    15.250    
    SLICE_X6Y99          FDRE (Setup_fdre_C_R)       -0.524    14.726    temp_sensor/I2C/Bit_Cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.726    
                         arrival time                         -11.645    
  -------------------------------------------------------------------
                         slack                                  3.081    

Slack (MET) :             3.082ns  (required time - arrival time)
  Source:                 temp_sensor/state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Bit_Cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.316ns  (logic 1.921ns (30.415%)  route 4.395ns (69.585%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.725     5.328    temp_sensor/Clk
    SLICE_X2Y93          FDCE                                         r  temp_sensor/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.518     5.846 r  temp_sensor/state_reg[0]/Q
                         net (fo=10, routed)          0.999     6.845    temp_sensor/state_reg_n_0_[0]
    SLICE_X2Y93          LUT4 (Prop_lut4_I0_O)        0.150     6.995 r  temp_sensor/I2C_i_1/O
                         net (fo=12, routed)          1.033     8.029    temp_sensor/I2C/Addr[3]
    SLICE_X4Y95          LUT2 (Prop_lut2_I1_O)        0.358     8.387 f  temp_sensor/I2C/state[1]_i_4/O
                         net (fo=2, routed)           0.279     8.665    temp_sensor/I2C/state[1]_i_4_n_0
    SLICE_X4Y95          LUT5 (Prop_lut5_I4_O)        0.321     8.986 r  temp_sensor/I2C/Shift_reg[7]_i_5/O
                         net (fo=3, routed)           0.487     9.473    temp_sensor/I2C/Shift_reg[7]_i_5_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I0_O)        0.326     9.799 f  temp_sensor/I2C/Bit_Cnt[31]_i_4/O
                         net (fo=1, routed)           0.584    10.383    temp_sensor/I2C/Bit_Cnt[31]_i_4_n_0
    SLICE_X4Y95          LUT3 (Prop_lut3_I2_O)        0.124    10.507 r  temp_sensor/I2C/Bit_Cnt[31]_i_2/O
                         net (fo=33, routed)          0.353    10.860    temp_sensor/I2C/Bit_Cnt0
    SLICE_X5Y97          LUT4 (Prop_lut4_I3_O)        0.124    10.984 r  temp_sensor/I2C/Bit_Cnt[31]_i_1/O
                         net (fo=29, routed)          0.659    11.644    temp_sensor/I2C/Bit_Cnt[31]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.603    15.026    temp_sensor/I2C/Clk
    SLICE_X6Y94          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[5]/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X6Y94          FDRE (Setup_fdre_C_R)       -0.524    14.725    temp_sensor/I2C/Bit_Cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                         -11.644    
  -------------------------------------------------------------------
                         slack                                  3.082    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/Bit_Cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Bit_Cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.367ns (82.134%)  route 0.080ns (17.866%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.604     1.523    temp_sensor/I2C/Clk
    SLICE_X6Y99          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  temp_sensor/I2C/Bit_Cnt_reg[26]/Q
                         net (fo=4, routed)           0.079     1.766    temp_sensor/I2C/Bit_Cnt_reg_n_0_[26]
    SLICE_X6Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.916 r  temp_sensor/I2C/Bit_Cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    temp_sensor/I2C/Bit_Cnt_reg[28]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.970 r  temp_sensor/I2C/Bit_Cnt_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.000     1.970    temp_sensor/I2C/Bit_Cnt_reg[31]_i_3_n_7
    SLICE_X6Y100         FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.868     2.034    temp_sensor/I2C/Clk
    SLICE_X6Y100         FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[29]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    temp_sensor/I2C/Bit_Cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/Bit_Cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Bit_Cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.380ns (82.639%)  route 0.080ns (17.361%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.604     1.523    temp_sensor/I2C/Clk
    SLICE_X6Y99          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  temp_sensor/I2C/Bit_Cnt_reg[26]/Q
                         net (fo=4, routed)           0.079     1.766    temp_sensor/I2C/Bit_Cnt_reg_n_0_[26]
    SLICE_X6Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.916 r  temp_sensor/I2C/Bit_Cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    temp_sensor/I2C/Bit_Cnt_reg[28]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.983 r  temp_sensor/I2C/Bit_Cnt_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.000     1.983    temp_sensor/I2C/Bit_Cnt_reg[31]_i_3_n_5
    SLICE_X6Y100         FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.868     2.034    temp_sensor/I2C/Clk
    SLICE_X6Y100         FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[31]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    temp_sensor/I2C/Bit_Cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/Bit_Cnt_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Bit_Cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.403ns (83.466%)  route 0.080ns (16.534%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.604     1.523    temp_sensor/I2C/Clk
    SLICE_X6Y99          FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y99          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  temp_sensor/I2C/Bit_Cnt_reg[26]/Q
                         net (fo=4, routed)           0.079     1.766    temp_sensor/I2C/Bit_Cnt_reg_n_0_[26]
    SLICE_X6Y99          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.150     1.916 r  temp_sensor/I2C/Bit_Cnt_reg[28]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.917    temp_sensor/I2C/Bit_Cnt_reg[28]_i_1_n_0
    SLICE_X6Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.006 r  temp_sensor/I2C/Bit_Cnt_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.000     2.006    temp_sensor/I2C/Bit_Cnt_reg[31]_i_3_n_6
    SLICE_X6Y100         FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.868     2.034    temp_sensor/I2C/Clk
    SLICE_X6Y100         FDRE                                         r  temp_sensor/I2C/Bit_Cnt_reg[30]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X6Y100         FDRE (Hold_fdre_C_D)         0.134     1.922    temp_sensor/I2C/Bit_Cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.605     1.524    temp_sensor/I2C/Clk
    SLICE_X0Y99          FDRE                                         r  temp_sensor/I2C/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  temp_sensor/I2C/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.798    temp_sensor/I2C/counter_reg[22]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  temp_sensor/I2C/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    temp_sensor/I2C/counter_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.013 r  temp_sensor/I2C/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.013    temp_sensor/I2C/counter_reg[24]_i_1_n_7
    SLICE_X0Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.872     2.037    temp_sensor/I2C/Clk
    SLICE_X0Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[24]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    temp_sensor/I2C/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.013    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.605     1.524    temp_sensor/I2C/Clk
    SLICE_X0Y99          FDRE                                         r  temp_sensor/I2C/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  temp_sensor/I2C/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.798    temp_sensor/I2C/counter_reg[22]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  temp_sensor/I2C/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    temp_sensor/I2C/counter_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.024 r  temp_sensor/I2C/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.024    temp_sensor/I2C/counter_reg[24]_i_1_n_5
    SLICE_X0Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.872     2.037    temp_sensor/I2C/Clk
    SLICE_X0Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[26]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    temp_sensor/I2C/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.605     1.524    temp_sensor/I2C/Clk
    SLICE_X0Y99          FDRE                                         r  temp_sensor/I2C/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  temp_sensor/I2C/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.798    temp_sensor/I2C/counter_reg[22]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  temp_sensor/I2C/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    temp_sensor/I2C/counter_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.049 r  temp_sensor/I2C/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.049    temp_sensor/I2C/counter_reg[24]_i_1_n_6
    SLICE_X0Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.872     2.037    temp_sensor/I2C/Clk
    SLICE_X0Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[25]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    temp_sensor/I2C/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.605     1.524    temp_sensor/I2C/Clk
    SLICE_X0Y99          FDRE                                         r  temp_sensor/I2C/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  temp_sensor/I2C/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.798    temp_sensor/I2C/counter_reg[22]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  temp_sensor/I2C/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    temp_sensor/I2C/counter_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.049 r  temp_sensor/I2C/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.049    temp_sensor/I2C/counter_reg[24]_i_1_n_4
    SLICE_X0Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.872     2.037    temp_sensor/I2C/Clk
    SLICE_X0Y100         FDRE                                         r  temp_sensor/I2C/counter_reg[27]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    temp_sensor/I2C/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.605     1.524    temp_sensor/I2C/Clk
    SLICE_X0Y99          FDRE                                         r  temp_sensor/I2C/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  temp_sensor/I2C/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.798    temp_sensor/I2C/counter_reg[22]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  temp_sensor/I2C/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    temp_sensor/I2C/counter_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  temp_sensor/I2C/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    temp_sensor/I2C/counter_reg[24]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.052 r  temp_sensor/I2C/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.052    temp_sensor/I2C/counter_reg[28]_i_1_n_7
    SLICE_X0Y101         FDRE                                         r  temp_sensor/I2C/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.872     2.037    temp_sensor/I2C/Clk
    SLICE_X0Y101         FDRE                                         r  temp_sensor/I2C/counter_reg[28]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    temp_sensor/I2C/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.405ns (75.243%)  route 0.133ns (24.757%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.605     1.524    temp_sensor/I2C/Clk
    SLICE_X0Y99          FDRE                                         r  temp_sensor/I2C/counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  temp_sensor/I2C/counter_reg[22]/Q
                         net (fo=2, routed)           0.133     1.798    temp_sensor/I2C/counter_reg[22]
    SLICE_X0Y99          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.958 r  temp_sensor/I2C/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.959    temp_sensor/I2C/counter_reg[20]_i_1_n_0
    SLICE_X0Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.998 r  temp_sensor/I2C/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.998    temp_sensor/I2C/counter_reg[24]_i_1_n_0
    SLICE_X0Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.063 r  temp_sensor/I2C/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.063    temp_sensor/I2C/counter_reg[28]_i_1_n_5
    SLICE_X0Y101         FDRE                                         r  temp_sensor/I2C/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.872     2.037    temp_sensor/I2C/Clk
    SLICE_X0Y101         FDRE                                         r  temp_sensor/I2C/counter_reg[30]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X0Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    temp_sensor/I2C/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.063    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 temp_sensor/I2C/Shift_reg_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/Shift_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.186ns (63.415%)  route 0.107ns (36.585%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.603     1.522    temp_sensor/I2C/Clk
    SLICE_X7Y93          FDSE                                         r  temp_sensor/I2C/Shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDSE (Prop_fdse_C_Q)         0.141     1.663 r  temp_sensor/I2C/Shift_reg_reg[4]/Q
                         net (fo=3, routed)           0.107     1.771    temp_sensor/I2C/Data_out[4]
    SLICE_X5Y93          LUT4 (Prop_lut4_I0_O)        0.045     1.816 r  temp_sensor/I2C/Shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.816    temp_sensor/I2C/Shift_reg[5]
    SLICE_X5Y93          FDRE                                         r  temp_sensor/I2C/Shift_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.874     2.039    temp_sensor/I2C/Clk
    SLICE_X5Y93          FDRE                                         r  temp_sensor/I2C/Shift_reg_reg[5]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X5Y93          FDRE (Hold_fdre_C_D)         0.092     1.630    temp_sensor/I2C/Shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.185    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { Clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  Clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y94    baud_rate/RX_baud_rate_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X10Y89    baud_rate/TX_baud_rate_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y81     count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     count_reg[0]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y84     count_reg[1]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y85     count_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     count_reg[20]__0/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y86     count_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     count_reg[21]__0/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y94    baud_rate/RX_baud_rate_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y92     rx_fsm/baud_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     rx_fsm/baud_cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     rx_fsm/baud_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     rx_fsm/baud_cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     rx_fsm/baud_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     rx_fsm/baud_cnt_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y91     rx_fsm/baud_cnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92     rx_fsm/baud_cnt_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y91     tx_en_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     count_reg[0]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     count_reg[1]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     count_reg[2]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y84     count_reg[3]__0/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     ssd/Num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y83     count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     count_reg[14]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.785ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.588ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.580ns (15.885%)  route 3.071ns (84.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.724     5.327    debounce_reset/Clk
    SLICE_X0Y92          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debounce_reset/Q1_reg/Q
                         net (fo=2, routed)           0.724     6.506    debounce_reset/Q1
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.630 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          2.348     8.978    tx_fsm/Rst
    SLICE_X9Y89          FDCE                                         f  tx_fsm/bit_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.522    14.945    tx_fsm/Clk
    SLICE_X9Y89          FDCE                                         r  tx_fsm/bit_cnt_reg[0]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.763    tx_fsm/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.580ns (15.885%)  route 3.071ns (84.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.724     5.327    debounce_reset/Clk
    SLICE_X0Y92          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debounce_reset/Q1_reg/Q
                         net (fo=2, routed)           0.724     6.506    debounce_reset/Q1
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.630 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          2.348     8.978    tx_fsm/Rst
    SLICE_X9Y89          FDCE                                         f  tx_fsm/bit_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.522    14.945    tx_fsm/Clk
    SLICE_X9Y89          FDCE                                         r  tx_fsm/bit_cnt_reg[1]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.763    tx_fsm/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.580ns (15.885%)  route 3.071ns (84.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.724     5.327    debounce_reset/Clk
    SLICE_X0Y92          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debounce_reset/Q1_reg/Q
                         net (fo=2, routed)           0.724     6.506    debounce_reset/Q1
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.630 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          2.348     8.978    tx_fsm/Rst
    SLICE_X9Y89          FDCE                                         f  tx_fsm/bit_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.522    14.945    tx_fsm/Clk
    SLICE_X9Y89          FDCE                                         r  tx_fsm/bit_cnt_reg[7]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.763    tx_fsm/bit_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 0.580ns (15.885%)  route 3.071ns (84.115%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.724     5.327    debounce_reset/Clk
    SLICE_X0Y92          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debounce_reset/Q1_reg/Q
                         net (fo=2, routed)           0.724     6.506    debounce_reset/Q1
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.630 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          2.348     8.978    tx_fsm/Rst
    SLICE_X9Y89          FDCE                                         f  tx_fsm/bit_cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.522    14.945    tx_fsm/Clk
    SLICE_X9Y89          FDCE                                         r  tx_fsm/bit_cnt_reg[8]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y89          FDCE (Recov_fdce_C_CLR)     -0.405    14.763    tx_fsm/bit_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.954ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/state_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 0.580ns (16.652%)  route 2.903ns (83.348%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.724     5.327    debounce_reset/Clk
    SLICE_X0Y92          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debounce_reset/Q1_reg/Q
                         net (fo=2, routed)           0.724     6.506    debounce_reset/Q1
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.630 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          2.179     8.810    tx_fsm/Rst
    SLICE_X9Y90          FDCE                                         f  tx_fsm/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.522    14.945    tx_fsm/Clk
    SLICE_X9Y90          FDCE                                         r  tx_fsm/state_reg[0]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X9Y90          FDCE (Recov_fdce_C_CLR)     -0.405    14.763    tx_fsm/state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.810    
  -------------------------------------------------------------------
                         slack                                  5.954    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.580ns (16.656%)  route 2.902ns (83.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.724     5.327    debounce_reset/Clk
    SLICE_X0Y92          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debounce_reset/Q1_reg/Q
                         net (fo=2, routed)           0.724     6.506    debounce_reset/Q1
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.630 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          2.178     8.809    tx_fsm/Rst
    SLICE_X12Y90         FDCE                                         f  tx_fsm/bit_cnt_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.522    14.945    tx_fsm/Clk
    SLICE_X12Y90         FDCE                                         r  tx_fsm/bit_cnt_reg[28]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X12Y90         FDCE (Recov_fdce_C_CLR)     -0.361    14.807    tx_fsm/bit_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[29]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.580ns (16.656%)  route 2.902ns (83.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.724     5.327    debounce_reset/Clk
    SLICE_X0Y92          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debounce_reset/Q1_reg/Q
                         net (fo=2, routed)           0.724     6.506    debounce_reset/Q1
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.630 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          2.178     8.809    tx_fsm/Rst
    SLICE_X12Y90         FDCE                                         f  tx_fsm/bit_cnt_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.522    14.945    tx_fsm/Clk
    SLICE_X12Y90         FDCE                                         r  tx_fsm/bit_cnt_reg[29]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X12Y90         FDCE (Recov_fdce_C_CLR)     -0.361    14.807    tx_fsm/bit_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  5.998    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.580ns (16.656%)  route 2.902ns (83.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.724     5.327    debounce_reset/Clk
    SLICE_X0Y92          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debounce_reset/Q1_reg/Q
                         net (fo=2, routed)           0.724     6.506    debounce_reset/Q1
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.630 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          2.178     8.809    tx_fsm/Rst
    SLICE_X12Y90         FDCE                                         f  tx_fsm/bit_cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.522    14.945    tx_fsm/Clk
    SLICE_X12Y90         FDCE                                         r  tx_fsm/bit_cnt_reg[10]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X12Y90         FDCE (Recov_fdce_C_CLR)     -0.319    14.849    tx_fsm/bit_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.040ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.482ns  (logic 0.580ns (16.656%)  route 2.902ns (83.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 14.945 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.724     5.327    debounce_reset/Clk
    SLICE_X0Y92          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debounce_reset/Q1_reg/Q
                         net (fo=2, routed)           0.724     6.506    debounce_reset/Q1
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.630 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          2.178     8.809    tx_fsm/Rst
    SLICE_X12Y90         FDCE                                         f  tx_fsm/bit_cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.522    14.945    tx_fsm/Clk
    SLICE_X12Y90         FDCE                                         r  tx_fsm/bit_cnt_reg[14]/C
                         clock pessimism              0.259    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X12Y90         FDCE (Recov_fdce_C_CLR)     -0.319    14.849    tx_fsm/bit_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                          -8.809    
  -------------------------------------------------------------------
                         slack                                  6.040    

Slack (MET) :             6.102ns  (required time - arrival time)
  Source:                 debounce_reset/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_fsm/bit_cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.338ns  (logic 0.580ns (17.375%)  route 2.758ns (82.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.948ns = ( 14.948 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.724     5.327    debounce_reset/Clk
    SLICE_X0Y92          FDRE                                         r  debounce_reset/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.456     5.783 f  debounce_reset/Q1_reg/Q
                         net (fo=2, routed)           0.724     6.506    debounce_reset/Q1
    SLICE_X1Y93          LUT3 (Prop_lut3_I1_O)        0.124     6.630 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          2.034     8.665    tx_fsm/Rst
    SLICE_X11Y90         FDCE                                         f  tx_fsm/bit_cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  Clk (IN)
                         net (fo=0)                   0.000    10.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.525    14.948    tx_fsm/Clk
    SLICE_X11Y90         FDCE                                         r  tx_fsm/bit_cnt_reg[16]/C
                         clock pessimism              0.259    15.207    
                         clock uncertainty           -0.035    15.171    
    SLICE_X11Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.766    tx_fsm/bit_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.766    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                  6.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.705%)  route 0.350ns (65.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.604     1.523    debounce_reset/Clk
    SLICE_X1Y93          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debounce_reset/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.833    debounce_reset/Q2
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.878 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          0.182     2.059    temp_sensor/Rst
    SLICE_X2Y92          FDCE                                         f  temp_sensor/state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.876     2.041    temp_sensor/Clk
    SLICE_X2Y92          FDCE                                         r  temp_sensor/state_reg[1]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.471    temp_sensor/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.705%)  route 0.350ns (65.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.604     1.523    debounce_reset/Clk
    SLICE_X1Y93          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debounce_reset/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.833    debounce_reset/Q2
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.878 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          0.182     2.059    temp_sensor/Rst
    SLICE_X2Y92          FDCE                                         f  temp_sensor/state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.876     2.041    temp_sensor/Clk
    SLICE_X2Y92          FDCE                                         r  temp_sensor/state_reg[2]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.471    temp_sensor/state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.186ns (34.705%)  route 0.350ns (65.295%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.604     1.523    debounce_reset/Clk
    SLICE_X1Y93          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debounce_reset/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.833    debounce_reset/Q2
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.878 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          0.182     2.059    temp_sensor/Rst
    SLICE_X2Y92          FDCE                                         f  temp_sensor/state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.876     2.041    temp_sensor/Clk
    SLICE_X2Y92          FDCE                                         r  temp_sensor/state_reg[3]/C
                         clock pessimism             -0.502     1.538    
    SLICE_X2Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.471    temp_sensor/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.610ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.260%)  route 0.373ns (66.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.604     1.523    debounce_reset/Clk
    SLICE_X1Y93          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debounce_reset/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.833    debounce_reset/Q2
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.878 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          0.205     2.083    temp_sensor/Rst
    SLICE_X2Y93          FDCE                                         f  temp_sensor/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.877     2.042    temp_sensor/Clk
    SLICE_X2Y93          FDCE                                         r  temp_sensor/state_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y93          FDCE (Remov_fdce_C_CLR)     -0.067     1.472    temp_sensor/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.635ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/I2C/state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.186ns (33.260%)  route 0.373ns (66.740%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.604     1.523    debounce_reset/Clk
    SLICE_X1Y93          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debounce_reset/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.833    debounce_reset/Q2
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.878 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          0.205     2.083    temp_sensor/I2C/Rst
    SLICE_X3Y93          FDCE                                         f  temp_sensor/I2C/state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.877     2.042    temp_sensor/I2C/Clk
    SLICE_X3Y93          FDCE                                         r  temp_sensor/I2C/state_reg[0]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X3Y93          FDCE (Remov_fdce_C_CLR)     -0.092     1.447    temp_sensor/I2C/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.447    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.635    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/Data_reg_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.900%)  route 0.458ns (71.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.604     1.523    debounce_reset/Clk
    SLICE_X1Y93          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debounce_reset/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.833    debounce_reset/Q2
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.878 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          0.289     2.167    temp_sensor/Rst
    SLICE_X6Y92          FDCE                                         f  temp_sensor/Data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.873     2.038    temp_sensor/Clk
    SLICE_X6Y92          FDCE                                         r  temp_sensor/Data_reg_reg[0]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.491    temp_sensor/Data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/Data_reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.900%)  route 0.458ns (71.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.604     1.523    debounce_reset/Clk
    SLICE_X1Y93          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debounce_reset/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.833    debounce_reset/Q2
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.878 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          0.289     2.167    temp_sensor/Rst
    SLICE_X6Y92          FDCE                                         f  temp_sensor/Data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.873     2.038    temp_sensor/Clk
    SLICE_X6Y92          FDCE                                         r  temp_sensor/Data_reg_reg[2]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.491    temp_sensor/Data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/Data_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.900%)  route 0.458ns (71.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.604     1.523    debounce_reset/Clk
    SLICE_X1Y93          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debounce_reset/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.833    debounce_reset/Q2
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.878 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          0.289     2.167    temp_sensor/Rst
    SLICE_X6Y92          FDCE                                         f  temp_sensor/Data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.873     2.038    temp_sensor/Clk
    SLICE_X6Y92          FDCE                                         r  temp_sensor/Data_reg_reg[4]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.491    temp_sensor/Data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/Data_reg_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.644ns  (logic 0.186ns (28.900%)  route 0.458ns (71.100%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.604     1.523    debounce_reset/Clk
    SLICE_X1Y93          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debounce_reset/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.833    debounce_reset/Q2
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.878 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          0.289     2.167    temp_sensor/Rst
    SLICE_X6Y92          FDCE                                         f  temp_sensor/Data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.873     2.038    temp_sensor/Clk
    SLICE_X6Y92          FDCE                                         r  temp_sensor/Data_reg_reg[5]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X6Y92          FDCE (Remov_fdce_C_CLR)     -0.067     1.491    temp_sensor/Data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.691ns  (arrival time - required time)
  Source:                 debounce_reset/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_sensor/Data_reg_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.634ns  (logic 0.186ns (29.337%)  route 0.448ns (70.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.604     1.523    debounce_reset/Clk
    SLICE_X1Y93          FDRE                                         r  debounce_reset/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 f  debounce_reset/Q2_reg/Q
                         net (fo=2, routed)           0.168     1.833    debounce_reset/Q2
    SLICE_X1Y93          LUT3 (Prop_lut3_I2_O)        0.045     1.878 f  debounce_reset/Btn_out_INST_0/O
                         net (fo=91, routed)          0.280     2.157    temp_sensor/Rst
    SLICE_X5Y92          FDCE                                         f  temp_sensor/Data_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  Clk (IN)
                         net (fo=0)                   0.000     0.000    Clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  Clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    Clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  Clk_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.873     2.038    temp_sensor/Clk
    SLICE_X5Y92          FDCE                                         r  temp_sensor/Data_reg_reg[8]/C
                         clock pessimism             -0.479     1.558    
    SLICE_X5Y92          FDCE (Remov_fdce_C_CLR)     -0.092     1.466    temp_sensor/Data_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.691    





