
*** Running vivado
    with args -log soc_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source soc_top.tcl -notrace


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Nov  2 23:19:52 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source soc_top.tcl -notrace
Command: link_design -top soc_top -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Device 21-9227] Part: xc7a100tcsg324-1 does not have CEAM library.
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'Clock_Generator'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0.dcp' for cell 'MIG'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.dcp' for cell 'SD_Card_Controller'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.dcp' for cell 'genblk3[0].synchronizer/P_addr'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.dcp' for cell 'genblk3[0].synchronizer/P_done'
INFO: [Project 1-454] Reading design checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.dcp' for cell 'genblk3[0].synchronizer/P_rd_data'
Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1856.609 ; gain = 0.000 ; free physical = 10937 ; free virtual = 27336
INFO: [Netlist 29-17] Analyzing 2527 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:54]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'Clock_Generator/inst'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_board.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0.xdc] for cell 'SD_Card_Controller/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/mig_7series_0/mig_7series_0/user_design/constraints/mig_7series_0.xdc] for cell 'MIG'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[0]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[1]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[2]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[3]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[4]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[5]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[6]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[7]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[8]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[9]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[10]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[11]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[12]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[13]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[14]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[15]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[16]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[17]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[18]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[19]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[20]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[21]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[22]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[23]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[24]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[25]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[26]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[27]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[28]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[29]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[30]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[31]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[32]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[33]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[34]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[35]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[36]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[37]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[38]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[39]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[40]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[41]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[42]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[43]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[44]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[45]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[46]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[47]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[48]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[49]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[50]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[51]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[52]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[53]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[54]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[55]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[56]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[57]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[58]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[59]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[60]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[61]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[62]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[63]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[64]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[65]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[66]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[67]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[68]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[69]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[70]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[71]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[72]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[73]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[74]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[75]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[76]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[77]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[78]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[79]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[80]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[81]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[82]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[83]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[84]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[85]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[86]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[87]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[88]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[89]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[90]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[91]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[92]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[93]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[94]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[95]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[96]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[97]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[98]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
WARNING: [Vivado 12-507] No nets matched 'genblk3[0].synchronizer/P_wt_data_o[99]'. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc:181]
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.srcs/constrs_1/imports/xdc/arty.xdc]
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[0].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_addr/async_fifo_addr_clocks.xdc] for cell 'genblk3[1].synchronizer/P_addr/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[0].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rd_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_data/async_fifo_data_clocks.xdc] for cell 'genblk3[1].synchronizer/P_wt_data/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[0].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_done/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_rw/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/async_fifo_signal/async_fifo_signal_clocks.xdc] for cell 'genblk3[1].synchronizer/P_strobe/U0'
Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
Finished Parsing XDC File [/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.gen/sources_1/ip/axi_quad_spi_0/axi_quad_spi_0_clocks.xdc] for cell 'SD_Card_Controller/U0'
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: AMD recommends that you remove these modules. 
 2) AMD IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/tools/Xilinx/Vivado/2024.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
INFO: [Project 1-1714] 38 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
WARNING: [Constraints 18-5572] Instance SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/IO0_I_REG has IOB constraint set, However, the instance does not seem to have valid I/O connection to be placed into I/O. The constraint on the instance will be ignored.
INFO: [Project 1-1687] 4 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2682.527 ; gain = 0.000 ; free physical = 10242 ; free virtual = 26644
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 457 instances were transformed.
  IOBUFDS_INTERMDISABLE => IOBUFDS_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance 
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 64 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 6 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 206 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 14 instances
  RAM64M => RAM64M (RAMD64E(x4)): 98 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 50 instances

19 Infos, 109 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 2682.527 ; gain = 1253.137 ; free physical = 10242 ; free virtual = 26644
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2746.559 ; gain = 64.031 ; free physical = 10238 ; free virtual = 26640

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 34ba7c9b6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2746.559 ; gain = 0.000 ; free physical = 10242 ; free virtual = 26644

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup

Phase 1.1.1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = 7a01d430f8a686c0.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:ila:6.2, cache-ID = 90b5bf5523110a9f.
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3005.254 ; gain = 0.000 ; free physical = 9984 ; free virtual = 26405
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3005.254 ; gain = 0.000 ; free physical = 9984 ; free virtual = 26405
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3031.066 ; gain = 0.000 ; free physical = 9975 ; free virtual = 26396
Phase 1.1.1 Generate And Synthesize Debug Cores | Checksum: 2cf932138

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9975 ; free virtual = 26396
Phase 1.1 Core Generation And Design Setup | Checksum: 2cf932138

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9975 ; free virtual = 26396

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2cf932138

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9975 ; free virtual = 26396
Phase 1 Initialization | Checksum: 2cf932138

Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9975 ; free virtual = 26396

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2cf932138

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9957 ; free virtual = 26377

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2cf932138

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9941 ; free virtual = 26362
Phase 2 Timer Update And Timing Data Collection | Checksum: 2cf932138

Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9941 ; free virtual = 26362

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 57 inverters resulting in an inversion of 1567 pins
INFO: [Opt 31-138] Pushed 14 inverter(s) to 62 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2f4b8a68a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9937 ; free virtual = 26358
Retarget | Checksum: 2f4b8a68a
INFO: [Opt 31-389] Phase Retarget created 99 cells and removed 264 cells
INFO: [Opt 31-1021] In phase Retarget, 93 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
Phase 4 Constant propagation | Checksum: 2fb0cc713

Time (s): cpu = 00:00:21 ; elapsed = 00:00:27 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9937 ; free virtual = 26358
Constant propagation | Checksum: 2fb0cc713
INFO: [Opt 31-389] Phase Constant propagation created 83 cells and removed 173 cells
INFO: [Opt 31-1021] In phase Constant propagation, 58 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 2e2403c39

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9937 ; free virtual = 26358
Sweep | Checksum: 2e2403c39
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 756 cells
INFO: [Opt 31-1021] In phase Sweep, 2114 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2eb1801c0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9937 ; free virtual = 26358
BUFG optimization | Checksum: 2eb1801c0
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2eb1801c0

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9937 ; free virtual = 26358
Shift Register Optimization | Checksum: 2eb1801c0
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
Phase 8 Post Processing Netlist | Checksum: 24567264c

Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9937 ; free virtual = 26358
Post Processing Netlist | Checksum: 24567264c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 102 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2b89fbbaa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9938 ; free virtual = 26359

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3031.066 ; gain = 0.000 ; free physical = 9938 ; free virtual = 26359
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2b89fbbaa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9938 ; free virtual = 26359
Phase 9 Finalization | Checksum: 2b89fbbaa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9938 ; free virtual = 26359
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              99  |             264  |                                             93  |
|  Constant propagation         |              83  |             173  |                                             58  |
|  Sweep                        |               0  |             756  |                                           2114  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               1  |                                            102  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2b89fbbaa

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 3031.066 ; gain = 46.625 ; free physical = 9938 ; free virtual = 26359

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 125 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 15 newly gated: 32 Total Ports: 250
Ending PowerOpt Patch Enables Task | Checksum: 262f48b7e

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.23 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9408 ; free virtual = 25813
Ending Power Optimization Task | Checksum: 262f48b7e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3722.973 ; gain = 691.906 ; free physical = 9408 ; free virtual = 25813

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 262f48b7e

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9408 ; free virtual = 25813

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9408 ; free virtual = 25813
Ending Netlist Obfuscation Task | Checksum: 2b9e0cb8f

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9408 ; free virtual = 25813
INFO: [Common 17-83] Releasing license: Implementation
63 Infos, 117 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:39 . Memory (MB): peak = 3722.973 ; gain = 1040.445 ; free physical = 9408 ; free virtual = 25813
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_top_drc_opted.rpt -pb soc_top_drc_opted.pb -rpx soc_top_drc_opted.rpx
Command: report_drc -file soc_top_drc_opted.rpt -pb soc_top_drc_opted.pb -rpx soc_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9429 ; free virtual = 25835
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9429 ; free virtual = 25835
Writing XDEF routing.
Writing XDEF routing logical nets.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9428 ; free virtual = 25841
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9421 ; free virtual = 25839
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9421 ; free virtual = 25839
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9421 ; free virtual = 25840
Write Physdb Complete: Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9421 ; free virtual = 25840
INFO: [Common 17-1381] The checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_opt.dcp' has been generated.
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9417 ; free virtual = 25835
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 253dccd16

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9417 ; free virtual = 25835
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9417 ; free virtual = 25835

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19e1e8aba

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9420 ; free virtual = 25838

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2202174e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9434 ; free virtual = 25851

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2202174e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9434 ; free virtual = 25851
Phase 1 Placer Initialization | Checksum: 2202174e0

Time (s): cpu = 00:00:13 ; elapsed = 00:00:05 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9433 ; free virtual = 25851

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f7bac6e2

Time (s): cpu = 00:00:18 ; elapsed = 00:00:06 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9447 ; free virtual = 25865

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2171bba44

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9448 ; free virtual = 25865

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2171bba44

Time (s): cpu = 00:00:23 ; elapsed = 00:00:08 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9448 ; free virtual = 25865

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 23fc0922d

Time (s): cpu = 00:01:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9480 ; free virtual = 25912

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 1794 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 0, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 786 nets or LUTs. Breaked 3 LUTs, combined 783 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9459 ; free virtual = 25891

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |            783  |                   786  |           0  |           1  |  00:00:01  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |            783  |                   786  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 298317a35

Time (s): cpu = 00:01:29 ; elapsed = 00:00:26 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9456 ; free virtual = 25889
Phase 2.4 Global Placement Core | Checksum: 2213cba8c

Time (s): cpu = 00:01:33 ; elapsed = 00:00:27 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9456 ; free virtual = 25889
Phase 2 Global Placement | Checksum: 2213cba8c

Time (s): cpu = 00:01:33 ; elapsed = 00:00:27 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9456 ; free virtual = 25889

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e90d37a8

Time (s): cpu = 00:01:37 ; elapsed = 00:00:28 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9447 ; free virtual = 25880

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 269275e20

Time (s): cpu = 00:01:45 ; elapsed = 00:00:30 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9439 ; free virtual = 25872

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19a6f3e56

Time (s): cpu = 00:01:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9442 ; free virtual = 25874

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 220948303

Time (s): cpu = 00:01:46 ; elapsed = 00:00:31 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9442 ; free virtual = 25874

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1b325a6d3

Time (s): cpu = 00:01:55 ; elapsed = 00:00:33 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9443 ; free virtual = 25876

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 25a679d41

Time (s): cpu = 00:02:07 ; elapsed = 00:00:41 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9484 ; free virtual = 25895

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 230c2ce29

Time (s): cpu = 00:02:08 ; elapsed = 00:00:43 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9485 ; free virtual = 25895

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 240f51c21

Time (s): cpu = 00:02:08 ; elapsed = 00:00:43 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9485 ; free virtual = 25895
Phase 3 Detail Placement | Checksum: 240f51c21

Time (s): cpu = 00:02:09 ; elapsed = 00:00:43 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9485 ; free virtual = 25895

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 198b6afcf

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.131 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1428e4cdd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9476 ; free virtual = 25903
INFO: [Place 46-33] Processed net rst, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1e1c40682

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9476 ; free virtual = 25903
Phase 4.1.1.1 BUFG Insertion | Checksum: 198b6afcf

Time (s): cpu = 00:02:28 ; elapsed = 00:00:49 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9476 ; free virtual = 25903

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.586. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2f3f2f4bc

Time (s): cpu = 00:02:29 ; elapsed = 00:00:50 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9476 ; free virtual = 25903

Time (s): cpu = 00:02:29 ; elapsed = 00:00:50 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9476 ; free virtual = 25903
Phase 4.1 Post Commit Optimization | Checksum: 2f3f2f4bc

Time (s): cpu = 00:02:30 ; elapsed = 00:00:50 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9480 ; free virtual = 25907

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2f3f2f4bc

Time (s): cpu = 00:02:30 ; elapsed = 00:00:51 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9480 ; free virtual = 25907

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                4x4|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                2x2|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2f3f2f4bc

Time (s): cpu = 00:02:31 ; elapsed = 00:00:51 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9480 ; free virtual = 25907
Phase 4.3 Placer Reporting | Checksum: 2f3f2f4bc

Time (s): cpu = 00:02:31 ; elapsed = 00:00:51 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9487 ; free virtual = 25913

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9487 ; free virtual = 25913

Time (s): cpu = 00:02:31 ; elapsed = 00:00:51 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9487 ; free virtual = 25913
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 23cb43fe0

Time (s): cpu = 00:02:31 ; elapsed = 00:00:51 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9487 ; free virtual = 25913
Ending Placer Task | Checksum: 143f487d2

Time (s): cpu = 00:02:31 ; elapsed = 00:00:52 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9487 ; free virtual = 25913
108 Infos, 117 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:34 ; elapsed = 00:00:53 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9487 ; free virtual = 25913
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file soc_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9485 ; free virtual = 25912
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file soc_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9465 ; free virtual = 25892
INFO: [Vivado 12-24828] Executing command : report_utilization -file soc_top_utilization_placed.rpt -pb soc_top_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9455 ; free virtual = 25893
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9395 ; free virtual = 25886
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9395 ; free virtual = 25886
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9395 ; free virtual = 25886
Wrote Netlist Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9395 ; free virtual = 25890
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9387 ; free virtual = 25883
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9387 ; free virtual = 25883
INFO: [Common 17-1381] The checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:09 ; elapsed = 00:00:02 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9423 ; free virtual = 25867
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 0.586 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
119 Infos, 117 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9420 ; free virtual = 25873
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9363 ; free virtual = 25872
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9363 ; free virtual = 25872
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9363 ; free virtual = 25872
Wrote Netlist Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9363 ; free virtual = 25876
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9363 ; free virtual = 25876
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9363 ; free virtual = 25876
INFO: [Common 17-1381] The checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 89cd367a ConstDB: 0 ShapeSum: 854f1c2 RouteDB: b1d25f96
Post Restoration Checksum: NetGraph: b9fae659 | NumContArr: 5c711a0 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 24513ed33

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9396 ; free virtual = 25856

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 24513ed33

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9396 ; free virtual = 25856

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 24513ed33

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9396 ; free virtual = 25856
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1fd68f4b8

Time (s): cpu = 00:00:38 ; elapsed = 00:00:16 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9404 ; free virtual = 25864
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.062  | TNS=0.000  | WHS=-1.405 | THS=-1895.287|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 2f1315656

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9405 ; free virtual = 25863
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.062  | TNS=0.000  | WHS=-2.363 | THS=-1691.055|

Phase 2.4 Update Timing for Bus Skew | Checksum: 299c683d9

Time (s): cpu = 00:00:50 ; elapsed = 00:00:19 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9406 ; free virtual = 25864

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000957479 %
  Global Horizontal Routing Utilization  = 0.00120773 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 55148
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 55127
  Number of Partially Routed Nets     = 21
  Number of Node Overlaps             = 16

Phase 2 Router Initialization | Checksum: 2be248328

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9421 ; free virtual = 25864

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2be248328

Time (s): cpu = 00:00:51 ; elapsed = 00:00:19 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9421 ; free virtual = 25864

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 252a03dc1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9407 ; free virtual = 25849
Phase 4 Initial Routing | Checksum: 252a03dc1

Time (s): cpu = 00:01:05 ; elapsed = 00:00:23 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9407 ; free virtual = 25849

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 7971
 Number of Nodes with overlaps = 714
 Number of Nodes with overlaps = 182
 Number of Nodes with overlaps = 61
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.746  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: fd86c37d

Time (s): cpu = 00:01:52 ; elapsed = 00:00:48 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9405 ; free virtual = 25847

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.746  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 2923f28c1

Time (s): cpu = 00:01:59 ; elapsed = 00:00:51 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9407 ; free virtual = 25850

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.746  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 206ac8bba

Time (s): cpu = 00:02:00 ; elapsed = 00:00:51 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9407 ; free virtual = 25849
Phase 5 Rip-up And Reroute | Checksum: 206ac8bba

Time (s): cpu = 00:02:00 ; elapsed = 00:00:51 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9407 ; free virtual = 25849

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 206ac8bba

Time (s): cpu = 00:02:00 ; elapsed = 00:00:51 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9407 ; free virtual = 25849

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 206ac8bba

Time (s): cpu = 00:02:00 ; elapsed = 00:00:51 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9406 ; free virtual = 25849
Phase 6 Delay and Skew Optimization | Checksum: 206ac8bba

Time (s): cpu = 00:02:00 ; elapsed = 00:00:51 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9406 ; free virtual = 25849

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.746  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2c3944089

Time (s): cpu = 00:02:06 ; elapsed = 00:00:53 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9418 ; free virtual = 25860
Phase 7 Post Hold Fix | Checksum: 2c3944089

Time (s): cpu = 00:02:07 ; elapsed = 00:00:53 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9418 ; free virtual = 25860

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 15.8066 %
  Global Horizontal Routing Utilization  = 18.3337 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2c3944089

Time (s): cpu = 00:02:07 ; elapsed = 00:00:53 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9417 ; free virtual = 25860

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2c3944089

Time (s): cpu = 00:02:07 ; elapsed = 00:00:53 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9417 ; free virtual = 25860

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 28cc2b7b7

Time (s): cpu = 00:02:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9417 ; free virtual = 25860

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 28cc2b7b7

Time (s): cpu = 00:02:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9417 ; free virtual = 25860

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.746  | TNS=0.000  | WHS=0.006  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 28cc2b7b7

Time (s): cpu = 00:02:10 ; elapsed = 00:00:55 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9417 ; free virtual = 25860
Total Elapsed time in route_design: 54.81 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 10cab5eb9

Time (s): cpu = 00:02:11 ; elapsed = 00:00:55 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9417 ; free virtual = 25860
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 10cab5eb9

Time (s): cpu = 00:02:11 ; elapsed = 00:00:55 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9417 ; free virtual = 25860

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
136 Infos, 117 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:14 ; elapsed = 00:00:57 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9417 ; free virtual = 25860
INFO: [Vivado 12-24828] Executing command : report_drc -file soc_top_drc_routed.rpt -pb soc_top_drc_routed.pb -rpx soc_top_drc_routed.rpx
Command: report_drc -file soc_top_drc_routed.rpt -pb soc_top_drc_routed.pb -rpx soc_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file soc_top_methodology_drc_routed.rpt -pb soc_top_methodology_drc_routed.pb -rpx soc_top_methodology_drc_routed.rpx
Command: report_methodology -file soc_top_methodology_drc_routed.rpt -pb soc_top_methodology_drc_routed.pb -rpx soc_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 3722.973 ; gain = 0.000 ; free physical = 9401 ; free virtual = 25845
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file soc_top_timing_summary_routed.rpt -pb soc_top_timing_summary_routed.pb -rpx soc_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file soc_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file soc_top_bus_skew_routed.rpt -pb soc_top_bus_skew_routed.pb -rpx soc_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_route_status -file soc_top_route_status.rpt -pb soc_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
Command: report_power -file soc_top_power_routed.rpt -pb soc_top_power_summary_routed.pb -rpx soc_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
156 Infos, 118 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:23 ; elapsed = 00:00:07 . Memory (MB): peak = 3763.105 ; gain = 40.133 ; free physical = 9279 ; free virtual = 25754
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file soc_top_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
generate_parallel_reports: Time (s): cpu = 00:01:10 ; elapsed = 00:00:22 . Memory (MB): peak = 3763.105 ; gain = 40.133 ; free physical = 9269 ; free virtual = 25745
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3763.105 ; gain = 0.000 ; free physical = 9254 ; free virtual = 25744
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3763.105 ; gain = 0.000 ; free physical = 9197 ; free virtual = 25737
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3763.105 ; gain = 0.000 ; free physical = 9197 ; free virtual = 25737
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.47 . Memory (MB): peak = 3763.105 ; gain = 0.000 ; free physical = 9195 ; free virtual = 25743
Wrote Netlist Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3763.105 ; gain = 0.000 ; free physical = 9187 ; free virtual = 25739
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3763.105 ; gain = 0.000 ; free physical = 9187 ; free virtual = 25740
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3763.105 ; gain = 0.000 ; free physical = 9187 ; free virtual = 25740
INFO: [Common 17-1381] The checkpoint '/home/henry7090/Desktop/Project/aquila_mp/multicore_aquila/multicore_aquila.runs/impl_1/soc_top_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <SD_Card_Controller>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <SD_Card_Controller/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <SD_Card_Controller>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force soc_top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00 output genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0 output genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00 output genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0 output genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00 multiplier stage genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0 multiplier stage genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg multiplier stage genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg__0 multiplier stage genblk1[0].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00 multiplier stage genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0 multiplier stage genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul00__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg multiplier stage genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg__0 multiplier stage genblk1[1].Aquila_SoC/RISCV_CORE/Execute/MulDiv/mul0_reg__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A1))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A1))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A5*A3)+(A5*(~A3)*(~A1))+((~A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDRC-153] Gated clock check: Net Amo_arbiter/n_state is a gated clock net sourced by a combinational pin Amo_arbiter/FSM_onehot_n_state_reg[2]_i_2/O, cell Amo_arbiter/FSM_onehot_n_state_reg[2]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Device_arbiter/n_state is a gated clock net sourced by a combinational pin Device_arbiter/FSM_onehot_n_state_reg[2]_i_2__0/O, cell Device_arbiter/FSM_onehot_n_state_reg[2]_i_2__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net Memory_Arbiter/n_state is a gated clock net sourced by a combinational pin Memory_Arbiter/FSM_onehot_n_state_reg[4]_i_2/O, cell Memory_Arbiter/FSM_onehot_n_state_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net genblk1[0].Aquila_SoC/I_Cache/S_nxt is a gated clock net sourced by a combinational pin genblk1[0].Aquila_SoC/I_Cache/FSM_onehot_S_nxt_reg[4]_i_2/O, cell genblk1[0].Aquila_SoC/I_Cache/FSM_onehot_S_nxt_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net genblk1[1].Aquila_SoC/I_Cache/S_nxt is a gated clock net sourced by a combinational pin genblk1[1].Aquila_SoC/I_Cache/FSM_onehot_S_nxt_reg[4]_i_2/O, cell genblk1[1].Aquila_SoC/I_Cache/FSM_onehot_S_nxt_reg[4]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC REQP-1709] Clock output buffering: PLLE2_ADV connectivity violation. The signal MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/pll_clk3_out on the MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i/CLKOUT3 pin of MIG/u_mig_7series_0_mig/u_ddr3_infrastructure/plle2_i does not drive the same kind of BUFFER load as the other CLKOUT pins. Routing from the different buffer types will not be phase aligned.
WARNING: [DRC RTSTAT-10] No routable loads: 63 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, genblk3[0].synchronizer/P_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[1].synchronizer/P_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[0].synchronizer/P_addr/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[1].synchronizer/P_strobe/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[1].synchronizer/P_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[1].synchronizer/P_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[1].synchronizer/P_done/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_2_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[0].synchronizer/P_wt_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[1].synchronizer/P_rw/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[0].synchronizer/P_done/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[0].synchronizer/P_rw/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, genblk3[0].synchronizer/P_rd_data/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0]... and (the first 15 of 61 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./soc_top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
170 Infos, 142 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 4145.727 ; gain = 382.621 ; free physical = 8815 ; free virtual = 25316
INFO: [Common 17-206] Exiting Vivado at Sat Nov  2 23:23:32 2024...
