# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../oled.srcs/sources_1/new" \
"../../../../oled.srcs/sources_1/new/delay.sv" \
"../../../../oled.srcs/sources_1/new/fsm_init.sv" \
"../../../../oled.srcs/sources_1/new/spi.sv" \
"../../../../oled.srcs/sim_1/new/tb_fsm_init.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
