/* Generated by Yosys 0.59+134 (git sha1 07a690570, clang++ 18.1.8 -fPIC -O3) */

module adder_full_n(\X[0] , \X[1] , \X[2] , \X[3] , \Y[0] , \Y[1] , \Y[2] , \Y[3] , Cin, \sum[0] , \sum[1] , \sum[2] , \sum[3] , carry);
  input \X[0] ;
  wire \X[0] ;
  input \X[1] ;
  wire \X[1] ;
  input \X[2] ;
  wire \X[2] ;
  input \X[3] ;
  wire \X[3] ;
  input \Y[0] ;
  wire \Y[0] ;
  input \Y[1] ;
  wire \Y[1] ;
  input \Y[2] ;
  wire \Y[2] ;
  input \Y[3] ;
  wire \Y[3] ;
  input Cin;
  wire Cin;
  output \sum[0] ;
  wire \sum[0] ;
  output \sum[1] ;
  wire \sum[1] ;
  output \sum[2] ;
  wire \sum[2] ;
  output \sum[3] ;
  wire \sum[3] ;
  output carry;
  wire carry;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire \C[1] ;
  wire \C[2] ;
  wire \C[3] ;
  assign _19_ = \X[0]  ^ \Y[0] ;
  assign \sum[0]  = _19_ ^ Cin;
  assign _09_ = \X[0]  & \Y[0] ;
  assign _10_ = \X[0]  & Cin;
  assign _15_ = _09_ | _10_;
  assign _11_ = \Y[0]  & Cin;
  assign \C[1]  = _15_ | _11_;
  assign _16_ = \X[1]  ^ \Y[1] ;
  assign \sum[1]  = _16_ ^ \C[1] ;
  assign _00_ = \X[1]  & \Y[1] ;
  assign _01_ = \X[1]  & \C[1] ;
  assign _12_ = _00_ | _01_;
  assign _02_ = \Y[1]  & \C[1] ;
  assign \C[2]  = _12_ | _02_;
  assign _17_ = \X[2]  ^ \Y[2] ;
  assign \sum[2]  = _17_ ^ \C[2] ;
  assign _03_ = \X[2]  & \Y[2] ;
  assign _04_ = \X[2]  & \C[2] ;
  assign _13_ = _03_ | _04_;
  assign _05_ = \Y[2]  & \C[2] ;
  assign \C[3]  = _13_ | _05_;
  assign _18_ = \X[3]  ^ \Y[3] ;
  assign \sum[3]  = _18_ ^ \C[3] ;
  assign _06_ = \X[3]  & \Y[3] ;
  assign _07_ = \X[3]  & \C[3] ;
  assign _14_ = _06_ | _07_;
  assign _08_ = \Y[3]  & \C[3] ;
  assign carry = _14_ | _08_;
endmodule
