#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Mar  9 09:58:38 2019
# Process ID: 14140
# Current directory: C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14788 C:\Users\FoersterGame\Documents\GitHub\ENES246\-9ClocksCounters\5_reusable7segDisplay\clockDemoOf7segDisplays.xpr
# Log file: C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/vivado.log
# Journal file: C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay'
INFO: [Project 1-313] Project file moved from 'C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-ReusableBCDhex7segDisplayCode/8_ReUseable7segDisplay' since last save.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IPUserFilesDir: Directory not found as 'C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.ip_user_files'; using path 'C:/Users/FoersterGame/Documents/GitHub/ENES247/lab3-ReusableBCDhex7segDisplayCode/8_ReUseable7segDisplay/clockDemoOf7segDisplays.ip_user_files' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar  9 09:58:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/synth_1/runme.log
[Sat Mar  9 09:58:53 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/impl_1/Counter.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/impl_1/Counter.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar  9 10:09:45 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/synth_1/runme.log
[Sat Mar  9 10:09:45 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/impl_1/Counter.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: Counter
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2368.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/sources_1/imports/8_ReUseable7segDisplay/Counter.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Eight7SegDisplay' [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/sources_1/imports/8_ReUseable7segDisplay/Eight7SegDisplay.sv:2]
WARNING: [Synth 8-87] always_comb on 'panodeCLK_reg' did not result in combinational logic [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/sources_1/imports/8_ReUseable7segDisplay/Eight7SegDisplay.sv:30]
WARNING: [Synth 8-87] always_comb on 'segment_reg' did not result in combinational logic [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/sources_1/imports/8_ReUseable7segDisplay/Eight7SegDisplay.sv:32]
WARNING: [Synth 8-87] always_comb on 'dp_reg' did not result in combinational logic [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/sources_1/imports/8_ReUseable7segDisplay/Eight7SegDisplay.sv:33]
INFO: [Synth 8-6155] done synthesizing module 'Eight7SegDisplay' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/sources_1/imports/8_ReUseable7segDisplay/Eight7SegDisplay.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/sources_1/imports/8_ReUseable7segDisplay/Counter.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2368.543 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2368.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2368.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/constrs_1/imports/8_ReUseable7segDisplay/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/constrs_1/imports/8_ReUseable7segDisplay/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2368.543 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2368.543 ; gain = 0.000
8 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2368.543 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2368.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Counter' [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/sources_1/imports/8_ReUseable7segDisplay/Counter.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Eight7SegDisplay' [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/sources_1/imports/8_ReUseable7segDisplay/Eight7SegDisplay.sv:2]
WARNING: [Synth 8-5788] Register dp_reg in module Eight7SegDisplay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/sources_1/imports/8_ReUseable7segDisplay/Eight7SegDisplay.sv:26]
WARNING: [Synth 8-5788] Register segment_reg in module Eight7SegDisplay is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/sources_1/imports/8_ReUseable7segDisplay/Eight7SegDisplay.sv:26]
INFO: [Synth 8-6155] done synthesizing module 'Eight7SegDisplay' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/sources_1/imports/8_ReUseable7segDisplay/Eight7SegDisplay.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'Counter' (2#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/sources_1/imports/8_ReUseable7segDisplay/Counter.sv:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2368.543 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2368.543 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2368.543 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/constrs_1/imports/8_ReUseable7segDisplay/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.srcs/constrs_1/imports/8_ReUseable7segDisplay/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2368.543 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar  9 10:14:24 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/synth_1/runme.log
[Sat Mar  9 10:14:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/impl_1/Counter.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar  9 10:21:01 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/synth_1/runme.log
[Sat Mar  9 10:21:01 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/impl_1/Counter.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Mar  9 10:27:07 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/synth_1/runme.log
[Sat Mar  9 10:27:07 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/-9ClocksCounters/5_reusable7segDisplay/clockDemoOf7segDisplays.runs/impl_1/Counter.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Sat Mar  9 10:36:03 2019...
