

================================================================
== Vitis HLS Report for 'module2_coarse_cfo_Pipeline_PHASE_A'
================================================================
* Date:           Wed Feb  4 21:04:50 2026

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        system_top
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.068 ns|     1.25 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     2051|     2051|  20.510 us|  20.510 us|  2049|  2049|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- PHASE_A  |     2049|     2049|         3|          1|          1|  2048|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     50|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    113|    -|
|Register         |        -|    -|      68|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      68|    163|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln88_fu_219_p2                     |         +|   0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_01001_grp1         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2_grp2  |       and|   0|  0|   2|           1|           1|
    |ap_condition_181                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_353                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_read_state2          |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op43_write_state3         |       and|   0|  0|   2|           1|           1|
    |tmp_13_i_nbreadreq_fu_102_p3           |       and|   0|  0|   2|           1|           0|
    |icmp_ln88_fu_213_p2                    |      icmp|   0|  0|  14|          12|          13|
    |ap_block_pp0_stage0_01001_grp2         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001              |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0|  50|          36|          26|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_phi_mux_sO_rx_phi_fu_175_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_n_12           |   9|          2|   12|         24|
    |m1_startOffset_blk_n            |   9|          2|    1|          2|
    |m1_to_m2_data_blk_n             |   9|          2|    1|          2|
    |m2_to_m4_data_blk_n             |   9|          2|    1|          2|
    |m2_to_m4_startOffset_blk_n      |   9|          2|    1|          2|
    |n_fu_80                         |   9|          2|   12|         24|
    |sO_rx_1_reg_184                 |  14|          3|    1|          3|
    |sO_rx_reg_171                   |   9|          2|    1|          2|
    |startOffset_fu_84               |   9|          2|   16|         32|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 113|         25|   49|         99|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |icmp_ln88_reg_279                          |   1|   0|    1|          0|
    |icmp_ln88_reg_279_pp0_iter1_reg            |   1|   0|    1|          0|
    |n_12_reg_274                               |  12|   0|   12|          0|
    |n_fu_80                                    |  12|   0|   12|          0|
    |sO_rx_1_reg_184                            |   1|   0|    1|          0|
    |sO_rx_reg_171                              |   1|   0|    1|          0|
    |startOffset_4_reg_287                      |  16|   0|   16|          0|
    |startOffset_fu_84                          |  16|   0|   16|          0|
    |tmp_13_i_reg_283                           |   1|   0|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      |  68|   0|   68|          0|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |            Source Object            |    C Type    |
+-------------------------------------+-----+-----+------------+-------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  module2_coarse_cfo_Pipeline_PHASE_A|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  module2_coarse_cfo_Pipeline_PHASE_A|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  module2_coarse_cfo_Pipeline_PHASE_A|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  module2_coarse_cfo_Pipeline_PHASE_A|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  module2_coarse_cfo_Pipeline_PHASE_A|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  module2_coarse_cfo_Pipeline_PHASE_A|  return value|
|m1_to_m2_data_dout                   |   in|   32|     ap_fifo|                        m1_to_m2_data|       pointer|
|m1_to_m2_data_empty_n                |   in|    1|     ap_fifo|                        m1_to_m2_data|       pointer|
|m1_to_m2_data_read                   |  out|    1|     ap_fifo|                        m1_to_m2_data|       pointer|
|m1_to_m2_data_num_data_valid         |   in|    7|     ap_fifo|                        m1_to_m2_data|       pointer|
|m1_to_m2_data_fifo_cap               |   in|    7|     ap_fifo|                        m1_to_m2_data|       pointer|
|m2_to_m4_data_din                    |  out|   32|     ap_fifo|                        m2_to_m4_data|       pointer|
|m2_to_m4_data_full_n                 |   in|    1|     ap_fifo|                        m2_to_m4_data|       pointer|
|m2_to_m4_data_write                  |  out|    1|     ap_fifo|                        m2_to_m4_data|       pointer|
|m2_to_m4_data_num_data_valid         |   in|   12|     ap_fifo|                        m2_to_m4_data|       pointer|
|m2_to_m4_data_fifo_cap               |   in|   12|     ap_fifo|                        m2_to_m4_data|       pointer|
|m1_startOffset_dout                  |   in|   16|     ap_fifo|                       m1_startOffset|       pointer|
|m1_startOffset_empty_n               |   in|    1|     ap_fifo|                       m1_startOffset|       pointer|
|m1_startOffset_read                  |  out|    1|     ap_fifo|                       m1_startOffset|       pointer|
|m1_startOffset_num_data_valid        |   in|    3|     ap_fifo|                       m1_startOffset|       pointer|
|m1_startOffset_fifo_cap              |   in|    3|     ap_fifo|                       m1_startOffset|       pointer|
|m2_to_m4_startOffset_din             |  out|   16|     ap_fifo|                 m2_to_m4_startOffset|       pointer|
|m2_to_m4_startOffset_full_n          |   in|    1|     ap_fifo|                 m2_to_m4_startOffset|       pointer|
|m2_to_m4_startOffset_write           |  out|    1|     ap_fifo|                 m2_to_m4_startOffset|       pointer|
|m2_to_m4_startOffset_num_data_valid  |   in|    3|     ap_fifo|                 m2_to_m4_startOffset|       pointer|
|m2_to_m4_startOffset_fifo_cap        |   in|    3|     ap_fifo|                 m2_to_m4_startOffset|       pointer|
|sO_rx_out                            |  out|    1|      ap_vld|                            sO_rx_out|       pointer|
|sO_rx_out_ap_vld                     |  out|    1|      ap_vld|                            sO_rx_out|       pointer|
|startOffset_out                      |  out|   16|      ap_vld|                      startOffset_out|       pointer|
|startOffset_out_ap_vld               |  out|    1|      ap_vld|                      startOffset_out|       pointer|
|early_buf_re_address1                |  out|   11|   ap_memory|                         early_buf_re|         array|
|early_buf_re_ce1                     |  out|    1|   ap_memory|                         early_buf_re|         array|
|early_buf_re_we1                     |  out|    1|   ap_memory|                         early_buf_re|         array|
|early_buf_re_d1                      |  out|   16|   ap_memory|                         early_buf_re|         array|
|early_buf_im_address1                |  out|   11|   ap_memory|                         early_buf_im|         array|
|early_buf_im_ce1                     |  out|    1|   ap_memory|                         early_buf_im|         array|
|early_buf_im_we1                     |  out|    1|   ap_memory|                         early_buf_im|         array|
|early_buf_im_d1                      |  out|   16|   ap_memory|                         early_buf_im|         array|
+-------------------------------------+-----+-----+------------+-------------------------------------+--------------+

