Warning (10268): Verilog HDL information at icache.sv(55): always construct contains both blocking and non-blocking assignments File: C:/Users/rodri/Documents/development/Monociclo_V1/monociclo/icache/icache.sv Line: 55
