
LETRERO_26LED_DUAL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005bcc  080000b8  080000b8  000010b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  08005c84  08005c84  00006c84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005d84  08005d84  00007010  2**0
                  CONTENTS
  4 .ARM          00000000  08005d84  08005d84  00007010  2**0
                  CONTENTS
  5 .preinit_array 00000000  08005d84  08005d84  00007010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005d84  08005d84  00006d84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005d88  08005d88  00006d88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  08005d8c  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000008c  20000010  08005d9c  00007010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000009c  08005d9c  0000709c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00007010  2**0
                  CONTENTS, READONLY
 12 .debug_info   000072f3  00000000  00000000  00007038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000017b1  00000000  00000000  0000e32b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007a8  00000000  00000000  0000fae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000005b3  00000000  00000000  00010288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000142d0  00000000  00000000  0001083b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000919b  00000000  00000000  00024b0b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080965  00000000  00000000  0002dca6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000ae60b  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001e1c  00000000  00000000  000ae650  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000b046c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	@ (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	@ (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	@ (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000010 	.word	0x20000010
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08005c6c 	.word	0x08005c6c

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	@ (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	@ (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	@ (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			@ (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000014 	.word	0x20000014
 80000fc:	08005c6c 	.word	0x08005c6c

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	@ 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			@ (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			@ (mov r8, r8)

08000218 <__aeabi_f2uiz>:
 8000218:	219e      	movs	r1, #158	@ 0x9e
 800021a:	b510      	push	{r4, lr}
 800021c:	05c9      	lsls	r1, r1, #23
 800021e:	1c04      	adds	r4, r0, #0
 8000220:	f001 ff8e 	bl	8002140 <__aeabi_fcmpge>
 8000224:	2800      	cmp	r0, #0
 8000226:	d103      	bne.n	8000230 <__aeabi_f2uiz+0x18>
 8000228:	1c20      	adds	r0, r4, #0
 800022a:	f000 fef1 	bl	8001010 <__aeabi_f2iz>
 800022e:	bd10      	pop	{r4, pc}
 8000230:	219e      	movs	r1, #158	@ 0x9e
 8000232:	1c20      	adds	r0, r4, #0
 8000234:	05c9      	lsls	r1, r1, #23
 8000236:	f000 fc87 	bl	8000b48 <__aeabi_fsub>
 800023a:	f000 fee9 	bl	8001010 <__aeabi_f2iz>
 800023e:	2380      	movs	r3, #128	@ 0x80
 8000240:	061b      	lsls	r3, r3, #24
 8000242:	469c      	mov	ip, r3
 8000244:	4460      	add	r0, ip
 8000246:	e7f2      	b.n	800022e <__aeabi_f2uiz+0x16>

08000248 <__aeabi_d2uiz>:
 8000248:	b570      	push	{r4, r5, r6, lr}
 800024a:	2200      	movs	r2, #0
 800024c:	4b0c      	ldr	r3, [pc, #48]	@ (8000280 <__aeabi_d2uiz+0x38>)
 800024e:	0004      	movs	r4, r0
 8000250:	000d      	movs	r5, r1
 8000252:	f001 ff3b 	bl	80020cc <__aeabi_dcmpge>
 8000256:	2800      	cmp	r0, #0
 8000258:	d104      	bne.n	8000264 <__aeabi_d2uiz+0x1c>
 800025a:	0020      	movs	r0, r4
 800025c:	0029      	movs	r1, r5
 800025e:	f001 fe7d 	bl	8001f5c <__aeabi_d2iz>
 8000262:	bd70      	pop	{r4, r5, r6, pc}
 8000264:	4b06      	ldr	r3, [pc, #24]	@ (8000280 <__aeabi_d2uiz+0x38>)
 8000266:	2200      	movs	r2, #0
 8000268:	0020      	movs	r0, r4
 800026a:	0029      	movs	r1, r5
 800026c:	f001 fa6c 	bl	8001748 <__aeabi_dsub>
 8000270:	f001 fe74 	bl	8001f5c <__aeabi_d2iz>
 8000274:	2380      	movs	r3, #128	@ 0x80
 8000276:	061b      	lsls	r3, r3, #24
 8000278:	469c      	mov	ip, r3
 800027a:	4460      	add	r0, ip
 800027c:	e7f1      	b.n	8000262 <__aeabi_d2uiz+0x1a>
 800027e:	46c0      	nop			@ (mov r8, r8)
 8000280:	41e00000 	.word	0x41e00000

08000284 <__aeabi_fadd>:
 8000284:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000286:	024b      	lsls	r3, r1, #9
 8000288:	0a5a      	lsrs	r2, r3, #9
 800028a:	4694      	mov	ip, r2
 800028c:	004a      	lsls	r2, r1, #1
 800028e:	0fc9      	lsrs	r1, r1, #31
 8000290:	46ce      	mov	lr, r9
 8000292:	4647      	mov	r7, r8
 8000294:	4689      	mov	r9, r1
 8000296:	0045      	lsls	r5, r0, #1
 8000298:	0246      	lsls	r6, r0, #9
 800029a:	0e2d      	lsrs	r5, r5, #24
 800029c:	0e12      	lsrs	r2, r2, #24
 800029e:	b580      	push	{r7, lr}
 80002a0:	0999      	lsrs	r1, r3, #6
 80002a2:	0a77      	lsrs	r7, r6, #9
 80002a4:	0fc4      	lsrs	r4, r0, #31
 80002a6:	09b6      	lsrs	r6, r6, #6
 80002a8:	1aab      	subs	r3, r5, r2
 80002aa:	454c      	cmp	r4, r9
 80002ac:	d020      	beq.n	80002f0 <__aeabi_fadd+0x6c>
 80002ae:	2b00      	cmp	r3, #0
 80002b0:	dd0c      	ble.n	80002cc <__aeabi_fadd+0x48>
 80002b2:	2a00      	cmp	r2, #0
 80002b4:	d134      	bne.n	8000320 <__aeabi_fadd+0x9c>
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d02a      	beq.n	8000310 <__aeabi_fadd+0x8c>
 80002ba:	1e5a      	subs	r2, r3, #1
 80002bc:	2b01      	cmp	r3, #1
 80002be:	d100      	bne.n	80002c2 <__aeabi_fadd+0x3e>
 80002c0:	e08f      	b.n	80003e2 <__aeabi_fadd+0x15e>
 80002c2:	2bff      	cmp	r3, #255	@ 0xff
 80002c4:	d100      	bne.n	80002c8 <__aeabi_fadd+0x44>
 80002c6:	e0cd      	b.n	8000464 <__aeabi_fadd+0x1e0>
 80002c8:	0013      	movs	r3, r2
 80002ca:	e02f      	b.n	800032c <__aeabi_fadd+0xa8>
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d060      	beq.n	8000392 <__aeabi_fadd+0x10e>
 80002d0:	1b53      	subs	r3, r2, r5
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d000      	beq.n	80002d8 <__aeabi_fadd+0x54>
 80002d6:	e0ee      	b.n	80004b6 <__aeabi_fadd+0x232>
 80002d8:	2e00      	cmp	r6, #0
 80002da:	d100      	bne.n	80002de <__aeabi_fadd+0x5a>
 80002dc:	e13e      	b.n	800055c <__aeabi_fadd+0x2d8>
 80002de:	1e5c      	subs	r4, r3, #1
 80002e0:	2b01      	cmp	r3, #1
 80002e2:	d100      	bne.n	80002e6 <__aeabi_fadd+0x62>
 80002e4:	e16b      	b.n	80005be <__aeabi_fadd+0x33a>
 80002e6:	2bff      	cmp	r3, #255	@ 0xff
 80002e8:	d100      	bne.n	80002ec <__aeabi_fadd+0x68>
 80002ea:	e0b9      	b.n	8000460 <__aeabi_fadd+0x1dc>
 80002ec:	0023      	movs	r3, r4
 80002ee:	e0e7      	b.n	80004c0 <__aeabi_fadd+0x23c>
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	dc00      	bgt.n	80002f6 <__aeabi_fadd+0x72>
 80002f4:	e0a4      	b.n	8000440 <__aeabi_fadd+0x1bc>
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d069      	beq.n	80003ce <__aeabi_fadd+0x14a>
 80002fa:	2dff      	cmp	r5, #255	@ 0xff
 80002fc:	d100      	bne.n	8000300 <__aeabi_fadd+0x7c>
 80002fe:	e0b1      	b.n	8000464 <__aeabi_fadd+0x1e0>
 8000300:	2280      	movs	r2, #128	@ 0x80
 8000302:	04d2      	lsls	r2, r2, #19
 8000304:	4311      	orrs	r1, r2
 8000306:	2b1b      	cmp	r3, #27
 8000308:	dc00      	bgt.n	800030c <__aeabi_fadd+0x88>
 800030a:	e0e9      	b.n	80004e0 <__aeabi_fadd+0x25c>
 800030c:	002b      	movs	r3, r5
 800030e:	3605      	adds	r6, #5
 8000310:	08f7      	lsrs	r7, r6, #3
 8000312:	2bff      	cmp	r3, #255	@ 0xff
 8000314:	d100      	bne.n	8000318 <__aeabi_fadd+0x94>
 8000316:	e0a5      	b.n	8000464 <__aeabi_fadd+0x1e0>
 8000318:	027a      	lsls	r2, r7, #9
 800031a:	0a52      	lsrs	r2, r2, #9
 800031c:	b2d8      	uxtb	r0, r3
 800031e:	e030      	b.n	8000382 <__aeabi_fadd+0xfe>
 8000320:	2dff      	cmp	r5, #255	@ 0xff
 8000322:	d100      	bne.n	8000326 <__aeabi_fadd+0xa2>
 8000324:	e09e      	b.n	8000464 <__aeabi_fadd+0x1e0>
 8000326:	2280      	movs	r2, #128	@ 0x80
 8000328:	04d2      	lsls	r2, r2, #19
 800032a:	4311      	orrs	r1, r2
 800032c:	2001      	movs	r0, #1
 800032e:	2b1b      	cmp	r3, #27
 8000330:	dc08      	bgt.n	8000344 <__aeabi_fadd+0xc0>
 8000332:	0008      	movs	r0, r1
 8000334:	2220      	movs	r2, #32
 8000336:	40d8      	lsrs	r0, r3
 8000338:	1ad3      	subs	r3, r2, r3
 800033a:	4099      	lsls	r1, r3
 800033c:	000b      	movs	r3, r1
 800033e:	1e5a      	subs	r2, r3, #1
 8000340:	4193      	sbcs	r3, r2
 8000342:	4318      	orrs	r0, r3
 8000344:	1a36      	subs	r6, r6, r0
 8000346:	0173      	lsls	r3, r6, #5
 8000348:	d400      	bmi.n	800034c <__aeabi_fadd+0xc8>
 800034a:	e071      	b.n	8000430 <__aeabi_fadd+0x1ac>
 800034c:	01b6      	lsls	r6, r6, #6
 800034e:	09b7      	lsrs	r7, r6, #6
 8000350:	0038      	movs	r0, r7
 8000352:	f001 feff 	bl	8002154 <__clzsi2>
 8000356:	003b      	movs	r3, r7
 8000358:	3805      	subs	r0, #5
 800035a:	4083      	lsls	r3, r0
 800035c:	4285      	cmp	r5, r0
 800035e:	dd4d      	ble.n	80003fc <__aeabi_fadd+0x178>
 8000360:	4eb4      	ldr	r6, [pc, #720]	@ (8000634 <__aeabi_fadd+0x3b0>)
 8000362:	1a2d      	subs	r5, r5, r0
 8000364:	401e      	ands	r6, r3
 8000366:	075a      	lsls	r2, r3, #29
 8000368:	d068      	beq.n	800043c <__aeabi_fadd+0x1b8>
 800036a:	220f      	movs	r2, #15
 800036c:	4013      	ands	r3, r2
 800036e:	2b04      	cmp	r3, #4
 8000370:	d064      	beq.n	800043c <__aeabi_fadd+0x1b8>
 8000372:	3604      	adds	r6, #4
 8000374:	0173      	lsls	r3, r6, #5
 8000376:	d561      	bpl.n	800043c <__aeabi_fadd+0x1b8>
 8000378:	1c68      	adds	r0, r5, #1
 800037a:	2dfe      	cmp	r5, #254	@ 0xfe
 800037c:	d154      	bne.n	8000428 <__aeabi_fadd+0x1a4>
 800037e:	20ff      	movs	r0, #255	@ 0xff
 8000380:	2200      	movs	r2, #0
 8000382:	05c0      	lsls	r0, r0, #23
 8000384:	4310      	orrs	r0, r2
 8000386:	07e4      	lsls	r4, r4, #31
 8000388:	4320      	orrs	r0, r4
 800038a:	bcc0      	pop	{r6, r7}
 800038c:	46b9      	mov	r9, r7
 800038e:	46b0      	mov	r8, r6
 8000390:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000392:	22fe      	movs	r2, #254	@ 0xfe
 8000394:	4690      	mov	r8, r2
 8000396:	1c68      	adds	r0, r5, #1
 8000398:	0002      	movs	r2, r0
 800039a:	4640      	mov	r0, r8
 800039c:	4210      	tst	r0, r2
 800039e:	d16b      	bne.n	8000478 <__aeabi_fadd+0x1f4>
 80003a0:	2d00      	cmp	r5, #0
 80003a2:	d000      	beq.n	80003a6 <__aeabi_fadd+0x122>
 80003a4:	e0dd      	b.n	8000562 <__aeabi_fadd+0x2de>
 80003a6:	2e00      	cmp	r6, #0
 80003a8:	d100      	bne.n	80003ac <__aeabi_fadd+0x128>
 80003aa:	e102      	b.n	80005b2 <__aeabi_fadd+0x32e>
 80003ac:	2900      	cmp	r1, #0
 80003ae:	d0b3      	beq.n	8000318 <__aeabi_fadd+0x94>
 80003b0:	2280      	movs	r2, #128	@ 0x80
 80003b2:	1a77      	subs	r7, r6, r1
 80003b4:	04d2      	lsls	r2, r2, #19
 80003b6:	4217      	tst	r7, r2
 80003b8:	d100      	bne.n	80003bc <__aeabi_fadd+0x138>
 80003ba:	e136      	b.n	800062a <__aeabi_fadd+0x3a6>
 80003bc:	464c      	mov	r4, r9
 80003be:	1b8e      	subs	r6, r1, r6
 80003c0:	d061      	beq.n	8000486 <__aeabi_fadd+0x202>
 80003c2:	2001      	movs	r0, #1
 80003c4:	4216      	tst	r6, r2
 80003c6:	d130      	bne.n	800042a <__aeabi_fadd+0x1a6>
 80003c8:	2300      	movs	r3, #0
 80003ca:	08f7      	lsrs	r7, r6, #3
 80003cc:	e7a4      	b.n	8000318 <__aeabi_fadd+0x94>
 80003ce:	2900      	cmp	r1, #0
 80003d0:	d09e      	beq.n	8000310 <__aeabi_fadd+0x8c>
 80003d2:	1e5a      	subs	r2, r3, #1
 80003d4:	2b01      	cmp	r3, #1
 80003d6:	d100      	bne.n	80003da <__aeabi_fadd+0x156>
 80003d8:	e0ca      	b.n	8000570 <__aeabi_fadd+0x2ec>
 80003da:	2bff      	cmp	r3, #255	@ 0xff
 80003dc:	d042      	beq.n	8000464 <__aeabi_fadd+0x1e0>
 80003de:	0013      	movs	r3, r2
 80003e0:	e791      	b.n	8000306 <__aeabi_fadd+0x82>
 80003e2:	1a71      	subs	r1, r6, r1
 80003e4:	014b      	lsls	r3, r1, #5
 80003e6:	d400      	bmi.n	80003ea <__aeabi_fadd+0x166>
 80003e8:	e0d1      	b.n	800058e <__aeabi_fadd+0x30a>
 80003ea:	018f      	lsls	r7, r1, #6
 80003ec:	09bf      	lsrs	r7, r7, #6
 80003ee:	0038      	movs	r0, r7
 80003f0:	f001 feb0 	bl	8002154 <__clzsi2>
 80003f4:	003b      	movs	r3, r7
 80003f6:	3805      	subs	r0, #5
 80003f8:	4083      	lsls	r3, r0
 80003fa:	2501      	movs	r5, #1
 80003fc:	2220      	movs	r2, #32
 80003fe:	1b40      	subs	r0, r0, r5
 8000400:	3001      	adds	r0, #1
 8000402:	1a12      	subs	r2, r2, r0
 8000404:	001e      	movs	r6, r3
 8000406:	4093      	lsls	r3, r2
 8000408:	40c6      	lsrs	r6, r0
 800040a:	1e5a      	subs	r2, r3, #1
 800040c:	4193      	sbcs	r3, r2
 800040e:	431e      	orrs	r6, r3
 8000410:	d039      	beq.n	8000486 <__aeabi_fadd+0x202>
 8000412:	0773      	lsls	r3, r6, #29
 8000414:	d100      	bne.n	8000418 <__aeabi_fadd+0x194>
 8000416:	e11b      	b.n	8000650 <__aeabi_fadd+0x3cc>
 8000418:	230f      	movs	r3, #15
 800041a:	2500      	movs	r5, #0
 800041c:	4033      	ands	r3, r6
 800041e:	2b04      	cmp	r3, #4
 8000420:	d1a7      	bne.n	8000372 <__aeabi_fadd+0xee>
 8000422:	2001      	movs	r0, #1
 8000424:	0172      	lsls	r2, r6, #5
 8000426:	d57c      	bpl.n	8000522 <__aeabi_fadd+0x29e>
 8000428:	b2c0      	uxtb	r0, r0
 800042a:	01b2      	lsls	r2, r6, #6
 800042c:	0a52      	lsrs	r2, r2, #9
 800042e:	e7a8      	b.n	8000382 <__aeabi_fadd+0xfe>
 8000430:	0773      	lsls	r3, r6, #29
 8000432:	d003      	beq.n	800043c <__aeabi_fadd+0x1b8>
 8000434:	230f      	movs	r3, #15
 8000436:	4033      	ands	r3, r6
 8000438:	2b04      	cmp	r3, #4
 800043a:	d19a      	bne.n	8000372 <__aeabi_fadd+0xee>
 800043c:	002b      	movs	r3, r5
 800043e:	e767      	b.n	8000310 <__aeabi_fadd+0x8c>
 8000440:	2b00      	cmp	r3, #0
 8000442:	d023      	beq.n	800048c <__aeabi_fadd+0x208>
 8000444:	1b53      	subs	r3, r2, r5
 8000446:	2d00      	cmp	r5, #0
 8000448:	d17b      	bne.n	8000542 <__aeabi_fadd+0x2be>
 800044a:	2e00      	cmp	r6, #0
 800044c:	d100      	bne.n	8000450 <__aeabi_fadd+0x1cc>
 800044e:	e086      	b.n	800055e <__aeabi_fadd+0x2da>
 8000450:	1e5d      	subs	r5, r3, #1
 8000452:	2b01      	cmp	r3, #1
 8000454:	d100      	bne.n	8000458 <__aeabi_fadd+0x1d4>
 8000456:	e08b      	b.n	8000570 <__aeabi_fadd+0x2ec>
 8000458:	2bff      	cmp	r3, #255	@ 0xff
 800045a:	d002      	beq.n	8000462 <__aeabi_fadd+0x1de>
 800045c:	002b      	movs	r3, r5
 800045e:	e075      	b.n	800054c <__aeabi_fadd+0x2c8>
 8000460:	464c      	mov	r4, r9
 8000462:	4667      	mov	r7, ip
 8000464:	2f00      	cmp	r7, #0
 8000466:	d100      	bne.n	800046a <__aeabi_fadd+0x1e6>
 8000468:	e789      	b.n	800037e <__aeabi_fadd+0xfa>
 800046a:	2280      	movs	r2, #128	@ 0x80
 800046c:	03d2      	lsls	r2, r2, #15
 800046e:	433a      	orrs	r2, r7
 8000470:	0252      	lsls	r2, r2, #9
 8000472:	20ff      	movs	r0, #255	@ 0xff
 8000474:	0a52      	lsrs	r2, r2, #9
 8000476:	e784      	b.n	8000382 <__aeabi_fadd+0xfe>
 8000478:	1a77      	subs	r7, r6, r1
 800047a:	017b      	lsls	r3, r7, #5
 800047c:	d46b      	bmi.n	8000556 <__aeabi_fadd+0x2d2>
 800047e:	2f00      	cmp	r7, #0
 8000480:	d000      	beq.n	8000484 <__aeabi_fadd+0x200>
 8000482:	e765      	b.n	8000350 <__aeabi_fadd+0xcc>
 8000484:	2400      	movs	r4, #0
 8000486:	2000      	movs	r0, #0
 8000488:	2200      	movs	r2, #0
 800048a:	e77a      	b.n	8000382 <__aeabi_fadd+0xfe>
 800048c:	22fe      	movs	r2, #254	@ 0xfe
 800048e:	1c6b      	adds	r3, r5, #1
 8000490:	421a      	tst	r2, r3
 8000492:	d149      	bne.n	8000528 <__aeabi_fadd+0x2a4>
 8000494:	2d00      	cmp	r5, #0
 8000496:	d000      	beq.n	800049a <__aeabi_fadd+0x216>
 8000498:	e09f      	b.n	80005da <__aeabi_fadd+0x356>
 800049a:	2e00      	cmp	r6, #0
 800049c:	d100      	bne.n	80004a0 <__aeabi_fadd+0x21c>
 800049e:	e0ba      	b.n	8000616 <__aeabi_fadd+0x392>
 80004a0:	2900      	cmp	r1, #0
 80004a2:	d100      	bne.n	80004a6 <__aeabi_fadd+0x222>
 80004a4:	e0cf      	b.n	8000646 <__aeabi_fadd+0x3c2>
 80004a6:	1872      	adds	r2, r6, r1
 80004a8:	0153      	lsls	r3, r2, #5
 80004aa:	d400      	bmi.n	80004ae <__aeabi_fadd+0x22a>
 80004ac:	e0cd      	b.n	800064a <__aeabi_fadd+0x3c6>
 80004ae:	0192      	lsls	r2, r2, #6
 80004b0:	2001      	movs	r0, #1
 80004b2:	0a52      	lsrs	r2, r2, #9
 80004b4:	e765      	b.n	8000382 <__aeabi_fadd+0xfe>
 80004b6:	2aff      	cmp	r2, #255	@ 0xff
 80004b8:	d0d2      	beq.n	8000460 <__aeabi_fadd+0x1dc>
 80004ba:	2080      	movs	r0, #128	@ 0x80
 80004bc:	04c0      	lsls	r0, r0, #19
 80004be:	4306      	orrs	r6, r0
 80004c0:	2001      	movs	r0, #1
 80004c2:	2b1b      	cmp	r3, #27
 80004c4:	dc08      	bgt.n	80004d8 <__aeabi_fadd+0x254>
 80004c6:	0030      	movs	r0, r6
 80004c8:	2420      	movs	r4, #32
 80004ca:	40d8      	lsrs	r0, r3
 80004cc:	1ae3      	subs	r3, r4, r3
 80004ce:	409e      	lsls	r6, r3
 80004d0:	0033      	movs	r3, r6
 80004d2:	1e5c      	subs	r4, r3, #1
 80004d4:	41a3      	sbcs	r3, r4
 80004d6:	4318      	orrs	r0, r3
 80004d8:	464c      	mov	r4, r9
 80004da:	0015      	movs	r5, r2
 80004dc:	1a0e      	subs	r6, r1, r0
 80004de:	e732      	b.n	8000346 <__aeabi_fadd+0xc2>
 80004e0:	0008      	movs	r0, r1
 80004e2:	2220      	movs	r2, #32
 80004e4:	40d8      	lsrs	r0, r3
 80004e6:	1ad3      	subs	r3, r2, r3
 80004e8:	4099      	lsls	r1, r3
 80004ea:	000b      	movs	r3, r1
 80004ec:	1e5a      	subs	r2, r3, #1
 80004ee:	4193      	sbcs	r3, r2
 80004f0:	4303      	orrs	r3, r0
 80004f2:	18f6      	adds	r6, r6, r3
 80004f4:	0173      	lsls	r3, r6, #5
 80004f6:	d59b      	bpl.n	8000430 <__aeabi_fadd+0x1ac>
 80004f8:	3501      	adds	r5, #1
 80004fa:	2dff      	cmp	r5, #255	@ 0xff
 80004fc:	d100      	bne.n	8000500 <__aeabi_fadd+0x27c>
 80004fe:	e73e      	b.n	800037e <__aeabi_fadd+0xfa>
 8000500:	2301      	movs	r3, #1
 8000502:	494d      	ldr	r1, [pc, #308]	@ (8000638 <__aeabi_fadd+0x3b4>)
 8000504:	0872      	lsrs	r2, r6, #1
 8000506:	4033      	ands	r3, r6
 8000508:	400a      	ands	r2, r1
 800050a:	431a      	orrs	r2, r3
 800050c:	0016      	movs	r6, r2
 800050e:	0753      	lsls	r3, r2, #29
 8000510:	d004      	beq.n	800051c <__aeabi_fadd+0x298>
 8000512:	230f      	movs	r3, #15
 8000514:	4013      	ands	r3, r2
 8000516:	2b04      	cmp	r3, #4
 8000518:	d000      	beq.n	800051c <__aeabi_fadd+0x298>
 800051a:	e72a      	b.n	8000372 <__aeabi_fadd+0xee>
 800051c:	0173      	lsls	r3, r6, #5
 800051e:	d500      	bpl.n	8000522 <__aeabi_fadd+0x29e>
 8000520:	e72a      	b.n	8000378 <__aeabi_fadd+0xf4>
 8000522:	002b      	movs	r3, r5
 8000524:	08f7      	lsrs	r7, r6, #3
 8000526:	e6f7      	b.n	8000318 <__aeabi_fadd+0x94>
 8000528:	2bff      	cmp	r3, #255	@ 0xff
 800052a:	d100      	bne.n	800052e <__aeabi_fadd+0x2aa>
 800052c:	e727      	b.n	800037e <__aeabi_fadd+0xfa>
 800052e:	1871      	adds	r1, r6, r1
 8000530:	0849      	lsrs	r1, r1, #1
 8000532:	074a      	lsls	r2, r1, #29
 8000534:	d02f      	beq.n	8000596 <__aeabi_fadd+0x312>
 8000536:	220f      	movs	r2, #15
 8000538:	400a      	ands	r2, r1
 800053a:	2a04      	cmp	r2, #4
 800053c:	d02b      	beq.n	8000596 <__aeabi_fadd+0x312>
 800053e:	1d0e      	adds	r6, r1, #4
 8000540:	e6e6      	b.n	8000310 <__aeabi_fadd+0x8c>
 8000542:	2aff      	cmp	r2, #255	@ 0xff
 8000544:	d08d      	beq.n	8000462 <__aeabi_fadd+0x1de>
 8000546:	2080      	movs	r0, #128	@ 0x80
 8000548:	04c0      	lsls	r0, r0, #19
 800054a:	4306      	orrs	r6, r0
 800054c:	2b1b      	cmp	r3, #27
 800054e:	dd24      	ble.n	800059a <__aeabi_fadd+0x316>
 8000550:	0013      	movs	r3, r2
 8000552:	1d4e      	adds	r6, r1, #5
 8000554:	e6dc      	b.n	8000310 <__aeabi_fadd+0x8c>
 8000556:	464c      	mov	r4, r9
 8000558:	1b8f      	subs	r7, r1, r6
 800055a:	e6f9      	b.n	8000350 <__aeabi_fadd+0xcc>
 800055c:	464c      	mov	r4, r9
 800055e:	000e      	movs	r6, r1
 8000560:	e6d6      	b.n	8000310 <__aeabi_fadd+0x8c>
 8000562:	2e00      	cmp	r6, #0
 8000564:	d149      	bne.n	80005fa <__aeabi_fadd+0x376>
 8000566:	2900      	cmp	r1, #0
 8000568:	d068      	beq.n	800063c <__aeabi_fadd+0x3b8>
 800056a:	4667      	mov	r7, ip
 800056c:	464c      	mov	r4, r9
 800056e:	e77c      	b.n	800046a <__aeabi_fadd+0x1e6>
 8000570:	1870      	adds	r0, r6, r1
 8000572:	0143      	lsls	r3, r0, #5
 8000574:	d574      	bpl.n	8000660 <__aeabi_fadd+0x3dc>
 8000576:	4930      	ldr	r1, [pc, #192]	@ (8000638 <__aeabi_fadd+0x3b4>)
 8000578:	0840      	lsrs	r0, r0, #1
 800057a:	4001      	ands	r1, r0
 800057c:	0743      	lsls	r3, r0, #29
 800057e:	d009      	beq.n	8000594 <__aeabi_fadd+0x310>
 8000580:	230f      	movs	r3, #15
 8000582:	4003      	ands	r3, r0
 8000584:	2b04      	cmp	r3, #4
 8000586:	d005      	beq.n	8000594 <__aeabi_fadd+0x310>
 8000588:	2302      	movs	r3, #2
 800058a:	1d0e      	adds	r6, r1, #4
 800058c:	e6c0      	b.n	8000310 <__aeabi_fadd+0x8c>
 800058e:	2301      	movs	r3, #1
 8000590:	08cf      	lsrs	r7, r1, #3
 8000592:	e6c1      	b.n	8000318 <__aeabi_fadd+0x94>
 8000594:	2302      	movs	r3, #2
 8000596:	08cf      	lsrs	r7, r1, #3
 8000598:	e6be      	b.n	8000318 <__aeabi_fadd+0x94>
 800059a:	2520      	movs	r5, #32
 800059c:	0030      	movs	r0, r6
 800059e:	40d8      	lsrs	r0, r3
 80005a0:	1aeb      	subs	r3, r5, r3
 80005a2:	409e      	lsls	r6, r3
 80005a4:	0033      	movs	r3, r6
 80005a6:	1e5d      	subs	r5, r3, #1
 80005a8:	41ab      	sbcs	r3, r5
 80005aa:	4303      	orrs	r3, r0
 80005ac:	0015      	movs	r5, r2
 80005ae:	185e      	adds	r6, r3, r1
 80005b0:	e7a0      	b.n	80004f4 <__aeabi_fadd+0x270>
 80005b2:	2900      	cmp	r1, #0
 80005b4:	d100      	bne.n	80005b8 <__aeabi_fadd+0x334>
 80005b6:	e765      	b.n	8000484 <__aeabi_fadd+0x200>
 80005b8:	464c      	mov	r4, r9
 80005ba:	4667      	mov	r7, ip
 80005bc:	e6ac      	b.n	8000318 <__aeabi_fadd+0x94>
 80005be:	1b8f      	subs	r7, r1, r6
 80005c0:	017b      	lsls	r3, r7, #5
 80005c2:	d52e      	bpl.n	8000622 <__aeabi_fadd+0x39e>
 80005c4:	01bf      	lsls	r7, r7, #6
 80005c6:	09bf      	lsrs	r7, r7, #6
 80005c8:	0038      	movs	r0, r7
 80005ca:	f001 fdc3 	bl	8002154 <__clzsi2>
 80005ce:	003b      	movs	r3, r7
 80005d0:	3805      	subs	r0, #5
 80005d2:	4083      	lsls	r3, r0
 80005d4:	464c      	mov	r4, r9
 80005d6:	3501      	adds	r5, #1
 80005d8:	e710      	b.n	80003fc <__aeabi_fadd+0x178>
 80005da:	2e00      	cmp	r6, #0
 80005dc:	d100      	bne.n	80005e0 <__aeabi_fadd+0x35c>
 80005de:	e740      	b.n	8000462 <__aeabi_fadd+0x1de>
 80005e0:	2900      	cmp	r1, #0
 80005e2:	d100      	bne.n	80005e6 <__aeabi_fadd+0x362>
 80005e4:	e741      	b.n	800046a <__aeabi_fadd+0x1e6>
 80005e6:	2380      	movs	r3, #128	@ 0x80
 80005e8:	03db      	lsls	r3, r3, #15
 80005ea:	429f      	cmp	r7, r3
 80005ec:	d200      	bcs.n	80005f0 <__aeabi_fadd+0x36c>
 80005ee:	e73c      	b.n	800046a <__aeabi_fadd+0x1e6>
 80005f0:	459c      	cmp	ip, r3
 80005f2:	d300      	bcc.n	80005f6 <__aeabi_fadd+0x372>
 80005f4:	e739      	b.n	800046a <__aeabi_fadd+0x1e6>
 80005f6:	4667      	mov	r7, ip
 80005f8:	e737      	b.n	800046a <__aeabi_fadd+0x1e6>
 80005fa:	2900      	cmp	r1, #0
 80005fc:	d100      	bne.n	8000600 <__aeabi_fadd+0x37c>
 80005fe:	e734      	b.n	800046a <__aeabi_fadd+0x1e6>
 8000600:	2380      	movs	r3, #128	@ 0x80
 8000602:	03db      	lsls	r3, r3, #15
 8000604:	429f      	cmp	r7, r3
 8000606:	d200      	bcs.n	800060a <__aeabi_fadd+0x386>
 8000608:	e72f      	b.n	800046a <__aeabi_fadd+0x1e6>
 800060a:	459c      	cmp	ip, r3
 800060c:	d300      	bcc.n	8000610 <__aeabi_fadd+0x38c>
 800060e:	e72c      	b.n	800046a <__aeabi_fadd+0x1e6>
 8000610:	464c      	mov	r4, r9
 8000612:	4667      	mov	r7, ip
 8000614:	e729      	b.n	800046a <__aeabi_fadd+0x1e6>
 8000616:	2900      	cmp	r1, #0
 8000618:	d100      	bne.n	800061c <__aeabi_fadd+0x398>
 800061a:	e734      	b.n	8000486 <__aeabi_fadd+0x202>
 800061c:	2300      	movs	r3, #0
 800061e:	08cf      	lsrs	r7, r1, #3
 8000620:	e67a      	b.n	8000318 <__aeabi_fadd+0x94>
 8000622:	464c      	mov	r4, r9
 8000624:	2301      	movs	r3, #1
 8000626:	08ff      	lsrs	r7, r7, #3
 8000628:	e676      	b.n	8000318 <__aeabi_fadd+0x94>
 800062a:	2f00      	cmp	r7, #0
 800062c:	d100      	bne.n	8000630 <__aeabi_fadd+0x3ac>
 800062e:	e729      	b.n	8000484 <__aeabi_fadd+0x200>
 8000630:	08ff      	lsrs	r7, r7, #3
 8000632:	e671      	b.n	8000318 <__aeabi_fadd+0x94>
 8000634:	fbffffff 	.word	0xfbffffff
 8000638:	7dffffff 	.word	0x7dffffff
 800063c:	2280      	movs	r2, #128	@ 0x80
 800063e:	2400      	movs	r4, #0
 8000640:	20ff      	movs	r0, #255	@ 0xff
 8000642:	03d2      	lsls	r2, r2, #15
 8000644:	e69d      	b.n	8000382 <__aeabi_fadd+0xfe>
 8000646:	2300      	movs	r3, #0
 8000648:	e666      	b.n	8000318 <__aeabi_fadd+0x94>
 800064a:	2300      	movs	r3, #0
 800064c:	08d7      	lsrs	r7, r2, #3
 800064e:	e663      	b.n	8000318 <__aeabi_fadd+0x94>
 8000650:	2001      	movs	r0, #1
 8000652:	0172      	lsls	r2, r6, #5
 8000654:	d500      	bpl.n	8000658 <__aeabi_fadd+0x3d4>
 8000656:	e6e7      	b.n	8000428 <__aeabi_fadd+0x1a4>
 8000658:	0031      	movs	r1, r6
 800065a:	2300      	movs	r3, #0
 800065c:	08cf      	lsrs	r7, r1, #3
 800065e:	e65b      	b.n	8000318 <__aeabi_fadd+0x94>
 8000660:	2301      	movs	r3, #1
 8000662:	08c7      	lsrs	r7, r0, #3
 8000664:	e658      	b.n	8000318 <__aeabi_fadd+0x94>
 8000666:	46c0      	nop			@ (mov r8, r8)

08000668 <__aeabi_fdiv>:
 8000668:	b5f0      	push	{r4, r5, r6, r7, lr}
 800066a:	4646      	mov	r6, r8
 800066c:	464f      	mov	r7, r9
 800066e:	46d6      	mov	lr, sl
 8000670:	0245      	lsls	r5, r0, #9
 8000672:	b5c0      	push	{r6, r7, lr}
 8000674:	0fc3      	lsrs	r3, r0, #31
 8000676:	0047      	lsls	r7, r0, #1
 8000678:	4698      	mov	r8, r3
 800067a:	1c0e      	adds	r6, r1, #0
 800067c:	0a6d      	lsrs	r5, r5, #9
 800067e:	0e3f      	lsrs	r7, r7, #24
 8000680:	d05b      	beq.n	800073a <__aeabi_fdiv+0xd2>
 8000682:	2fff      	cmp	r7, #255	@ 0xff
 8000684:	d021      	beq.n	80006ca <__aeabi_fdiv+0x62>
 8000686:	2380      	movs	r3, #128	@ 0x80
 8000688:	00ed      	lsls	r5, r5, #3
 800068a:	04db      	lsls	r3, r3, #19
 800068c:	431d      	orrs	r5, r3
 800068e:	2300      	movs	r3, #0
 8000690:	4699      	mov	r9, r3
 8000692:	469a      	mov	sl, r3
 8000694:	3f7f      	subs	r7, #127	@ 0x7f
 8000696:	0274      	lsls	r4, r6, #9
 8000698:	0073      	lsls	r3, r6, #1
 800069a:	0a64      	lsrs	r4, r4, #9
 800069c:	0e1b      	lsrs	r3, r3, #24
 800069e:	0ff6      	lsrs	r6, r6, #31
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d020      	beq.n	80006e6 <__aeabi_fdiv+0x7e>
 80006a4:	2bff      	cmp	r3, #255	@ 0xff
 80006a6:	d043      	beq.n	8000730 <__aeabi_fdiv+0xc8>
 80006a8:	2280      	movs	r2, #128	@ 0x80
 80006aa:	2000      	movs	r0, #0
 80006ac:	00e4      	lsls	r4, r4, #3
 80006ae:	04d2      	lsls	r2, r2, #19
 80006b0:	4314      	orrs	r4, r2
 80006b2:	3b7f      	subs	r3, #127	@ 0x7f
 80006b4:	4642      	mov	r2, r8
 80006b6:	1aff      	subs	r7, r7, r3
 80006b8:	464b      	mov	r3, r9
 80006ba:	4072      	eors	r2, r6
 80006bc:	2b0f      	cmp	r3, #15
 80006be:	d900      	bls.n	80006c2 <__aeabi_fdiv+0x5a>
 80006c0:	e09d      	b.n	80007fe <__aeabi_fdiv+0x196>
 80006c2:	4971      	ldr	r1, [pc, #452]	@ (8000888 <__aeabi_fdiv+0x220>)
 80006c4:	009b      	lsls	r3, r3, #2
 80006c6:	58cb      	ldr	r3, [r1, r3]
 80006c8:	469f      	mov	pc, r3
 80006ca:	2d00      	cmp	r5, #0
 80006cc:	d15a      	bne.n	8000784 <__aeabi_fdiv+0x11c>
 80006ce:	2308      	movs	r3, #8
 80006d0:	4699      	mov	r9, r3
 80006d2:	3b06      	subs	r3, #6
 80006d4:	0274      	lsls	r4, r6, #9
 80006d6:	469a      	mov	sl, r3
 80006d8:	0073      	lsls	r3, r6, #1
 80006da:	27ff      	movs	r7, #255	@ 0xff
 80006dc:	0a64      	lsrs	r4, r4, #9
 80006de:	0e1b      	lsrs	r3, r3, #24
 80006e0:	0ff6      	lsrs	r6, r6, #31
 80006e2:	2b00      	cmp	r3, #0
 80006e4:	d1de      	bne.n	80006a4 <__aeabi_fdiv+0x3c>
 80006e6:	2c00      	cmp	r4, #0
 80006e8:	d13b      	bne.n	8000762 <__aeabi_fdiv+0xfa>
 80006ea:	2301      	movs	r3, #1
 80006ec:	4642      	mov	r2, r8
 80006ee:	4649      	mov	r1, r9
 80006f0:	4072      	eors	r2, r6
 80006f2:	4319      	orrs	r1, r3
 80006f4:	290e      	cmp	r1, #14
 80006f6:	d818      	bhi.n	800072a <__aeabi_fdiv+0xc2>
 80006f8:	4864      	ldr	r0, [pc, #400]	@ (800088c <__aeabi_fdiv+0x224>)
 80006fa:	0089      	lsls	r1, r1, #2
 80006fc:	5841      	ldr	r1, [r0, r1]
 80006fe:	468f      	mov	pc, r1
 8000700:	4653      	mov	r3, sl
 8000702:	2b02      	cmp	r3, #2
 8000704:	d100      	bne.n	8000708 <__aeabi_fdiv+0xa0>
 8000706:	e0b8      	b.n	800087a <__aeabi_fdiv+0x212>
 8000708:	2b03      	cmp	r3, #3
 800070a:	d06e      	beq.n	80007ea <__aeabi_fdiv+0x182>
 800070c:	4642      	mov	r2, r8
 800070e:	002c      	movs	r4, r5
 8000710:	2b01      	cmp	r3, #1
 8000712:	d140      	bne.n	8000796 <__aeabi_fdiv+0x12e>
 8000714:	2000      	movs	r0, #0
 8000716:	2400      	movs	r4, #0
 8000718:	05c0      	lsls	r0, r0, #23
 800071a:	4320      	orrs	r0, r4
 800071c:	07d2      	lsls	r2, r2, #31
 800071e:	4310      	orrs	r0, r2
 8000720:	bce0      	pop	{r5, r6, r7}
 8000722:	46ba      	mov	sl, r7
 8000724:	46b1      	mov	r9, r6
 8000726:	46a8      	mov	r8, r5
 8000728:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800072a:	20ff      	movs	r0, #255	@ 0xff
 800072c:	2400      	movs	r4, #0
 800072e:	e7f3      	b.n	8000718 <__aeabi_fdiv+0xb0>
 8000730:	2c00      	cmp	r4, #0
 8000732:	d120      	bne.n	8000776 <__aeabi_fdiv+0x10e>
 8000734:	2302      	movs	r3, #2
 8000736:	3fff      	subs	r7, #255	@ 0xff
 8000738:	e7d8      	b.n	80006ec <__aeabi_fdiv+0x84>
 800073a:	2d00      	cmp	r5, #0
 800073c:	d105      	bne.n	800074a <__aeabi_fdiv+0xe2>
 800073e:	2304      	movs	r3, #4
 8000740:	4699      	mov	r9, r3
 8000742:	3b03      	subs	r3, #3
 8000744:	2700      	movs	r7, #0
 8000746:	469a      	mov	sl, r3
 8000748:	e7a5      	b.n	8000696 <__aeabi_fdiv+0x2e>
 800074a:	0028      	movs	r0, r5
 800074c:	f001 fd02 	bl	8002154 <__clzsi2>
 8000750:	2776      	movs	r7, #118	@ 0x76
 8000752:	1f43      	subs	r3, r0, #5
 8000754:	409d      	lsls	r5, r3
 8000756:	2300      	movs	r3, #0
 8000758:	427f      	negs	r7, r7
 800075a:	4699      	mov	r9, r3
 800075c:	469a      	mov	sl, r3
 800075e:	1a3f      	subs	r7, r7, r0
 8000760:	e799      	b.n	8000696 <__aeabi_fdiv+0x2e>
 8000762:	0020      	movs	r0, r4
 8000764:	f001 fcf6 	bl	8002154 <__clzsi2>
 8000768:	1f43      	subs	r3, r0, #5
 800076a:	409c      	lsls	r4, r3
 800076c:	2376      	movs	r3, #118	@ 0x76
 800076e:	425b      	negs	r3, r3
 8000770:	1a1b      	subs	r3, r3, r0
 8000772:	2000      	movs	r0, #0
 8000774:	e79e      	b.n	80006b4 <__aeabi_fdiv+0x4c>
 8000776:	2303      	movs	r3, #3
 8000778:	464a      	mov	r2, r9
 800077a:	431a      	orrs	r2, r3
 800077c:	4691      	mov	r9, r2
 800077e:	2003      	movs	r0, #3
 8000780:	33fc      	adds	r3, #252	@ 0xfc
 8000782:	e797      	b.n	80006b4 <__aeabi_fdiv+0x4c>
 8000784:	230c      	movs	r3, #12
 8000786:	4699      	mov	r9, r3
 8000788:	3b09      	subs	r3, #9
 800078a:	27ff      	movs	r7, #255	@ 0xff
 800078c:	469a      	mov	sl, r3
 800078e:	e782      	b.n	8000696 <__aeabi_fdiv+0x2e>
 8000790:	2803      	cmp	r0, #3
 8000792:	d02c      	beq.n	80007ee <__aeabi_fdiv+0x186>
 8000794:	0032      	movs	r2, r6
 8000796:	0038      	movs	r0, r7
 8000798:	307f      	adds	r0, #127	@ 0x7f
 800079a:	2800      	cmp	r0, #0
 800079c:	dd47      	ble.n	800082e <__aeabi_fdiv+0x1c6>
 800079e:	0763      	lsls	r3, r4, #29
 80007a0:	d004      	beq.n	80007ac <__aeabi_fdiv+0x144>
 80007a2:	230f      	movs	r3, #15
 80007a4:	4023      	ands	r3, r4
 80007a6:	2b04      	cmp	r3, #4
 80007a8:	d000      	beq.n	80007ac <__aeabi_fdiv+0x144>
 80007aa:	3404      	adds	r4, #4
 80007ac:	0123      	lsls	r3, r4, #4
 80007ae:	d503      	bpl.n	80007b8 <__aeabi_fdiv+0x150>
 80007b0:	0038      	movs	r0, r7
 80007b2:	4b37      	ldr	r3, [pc, #220]	@ (8000890 <__aeabi_fdiv+0x228>)
 80007b4:	3080      	adds	r0, #128	@ 0x80
 80007b6:	401c      	ands	r4, r3
 80007b8:	28fe      	cmp	r0, #254	@ 0xfe
 80007ba:	dcb6      	bgt.n	800072a <__aeabi_fdiv+0xc2>
 80007bc:	01a4      	lsls	r4, r4, #6
 80007be:	0a64      	lsrs	r4, r4, #9
 80007c0:	b2c0      	uxtb	r0, r0
 80007c2:	e7a9      	b.n	8000718 <__aeabi_fdiv+0xb0>
 80007c4:	2480      	movs	r4, #128	@ 0x80
 80007c6:	2200      	movs	r2, #0
 80007c8:	20ff      	movs	r0, #255	@ 0xff
 80007ca:	03e4      	lsls	r4, r4, #15
 80007cc:	e7a4      	b.n	8000718 <__aeabi_fdiv+0xb0>
 80007ce:	2380      	movs	r3, #128	@ 0x80
 80007d0:	03db      	lsls	r3, r3, #15
 80007d2:	421d      	tst	r5, r3
 80007d4:	d001      	beq.n	80007da <__aeabi_fdiv+0x172>
 80007d6:	421c      	tst	r4, r3
 80007d8:	d00b      	beq.n	80007f2 <__aeabi_fdiv+0x18a>
 80007da:	2480      	movs	r4, #128	@ 0x80
 80007dc:	03e4      	lsls	r4, r4, #15
 80007de:	432c      	orrs	r4, r5
 80007e0:	0264      	lsls	r4, r4, #9
 80007e2:	4642      	mov	r2, r8
 80007e4:	20ff      	movs	r0, #255	@ 0xff
 80007e6:	0a64      	lsrs	r4, r4, #9
 80007e8:	e796      	b.n	8000718 <__aeabi_fdiv+0xb0>
 80007ea:	4646      	mov	r6, r8
 80007ec:	002c      	movs	r4, r5
 80007ee:	2380      	movs	r3, #128	@ 0x80
 80007f0:	03db      	lsls	r3, r3, #15
 80007f2:	431c      	orrs	r4, r3
 80007f4:	0264      	lsls	r4, r4, #9
 80007f6:	0032      	movs	r2, r6
 80007f8:	20ff      	movs	r0, #255	@ 0xff
 80007fa:	0a64      	lsrs	r4, r4, #9
 80007fc:	e78c      	b.n	8000718 <__aeabi_fdiv+0xb0>
 80007fe:	016d      	lsls	r5, r5, #5
 8000800:	0160      	lsls	r0, r4, #5
 8000802:	4285      	cmp	r5, r0
 8000804:	d22d      	bcs.n	8000862 <__aeabi_fdiv+0x1fa>
 8000806:	231b      	movs	r3, #27
 8000808:	2400      	movs	r4, #0
 800080a:	3f01      	subs	r7, #1
 800080c:	2601      	movs	r6, #1
 800080e:	0029      	movs	r1, r5
 8000810:	0064      	lsls	r4, r4, #1
 8000812:	006d      	lsls	r5, r5, #1
 8000814:	2900      	cmp	r1, #0
 8000816:	db01      	blt.n	800081c <__aeabi_fdiv+0x1b4>
 8000818:	4285      	cmp	r5, r0
 800081a:	d301      	bcc.n	8000820 <__aeabi_fdiv+0x1b8>
 800081c:	1a2d      	subs	r5, r5, r0
 800081e:	4334      	orrs	r4, r6
 8000820:	3b01      	subs	r3, #1
 8000822:	2b00      	cmp	r3, #0
 8000824:	d1f3      	bne.n	800080e <__aeabi_fdiv+0x1a6>
 8000826:	1e6b      	subs	r3, r5, #1
 8000828:	419d      	sbcs	r5, r3
 800082a:	432c      	orrs	r4, r5
 800082c:	e7b3      	b.n	8000796 <__aeabi_fdiv+0x12e>
 800082e:	2301      	movs	r3, #1
 8000830:	1a1b      	subs	r3, r3, r0
 8000832:	2b1b      	cmp	r3, #27
 8000834:	dd00      	ble.n	8000838 <__aeabi_fdiv+0x1d0>
 8000836:	e76d      	b.n	8000714 <__aeabi_fdiv+0xac>
 8000838:	0021      	movs	r1, r4
 800083a:	379e      	adds	r7, #158	@ 0x9e
 800083c:	40d9      	lsrs	r1, r3
 800083e:	40bc      	lsls	r4, r7
 8000840:	000b      	movs	r3, r1
 8000842:	1e61      	subs	r1, r4, #1
 8000844:	418c      	sbcs	r4, r1
 8000846:	4323      	orrs	r3, r4
 8000848:	0759      	lsls	r1, r3, #29
 800084a:	d004      	beq.n	8000856 <__aeabi_fdiv+0x1ee>
 800084c:	210f      	movs	r1, #15
 800084e:	4019      	ands	r1, r3
 8000850:	2904      	cmp	r1, #4
 8000852:	d000      	beq.n	8000856 <__aeabi_fdiv+0x1ee>
 8000854:	3304      	adds	r3, #4
 8000856:	0159      	lsls	r1, r3, #5
 8000858:	d413      	bmi.n	8000882 <__aeabi_fdiv+0x21a>
 800085a:	019b      	lsls	r3, r3, #6
 800085c:	2000      	movs	r0, #0
 800085e:	0a5c      	lsrs	r4, r3, #9
 8000860:	e75a      	b.n	8000718 <__aeabi_fdiv+0xb0>
 8000862:	231a      	movs	r3, #26
 8000864:	2401      	movs	r4, #1
 8000866:	1a2d      	subs	r5, r5, r0
 8000868:	e7d0      	b.n	800080c <__aeabi_fdiv+0x1a4>
 800086a:	1e98      	subs	r0, r3, #2
 800086c:	4243      	negs	r3, r0
 800086e:	4158      	adcs	r0, r3
 8000870:	4240      	negs	r0, r0
 8000872:	0032      	movs	r2, r6
 8000874:	2400      	movs	r4, #0
 8000876:	b2c0      	uxtb	r0, r0
 8000878:	e74e      	b.n	8000718 <__aeabi_fdiv+0xb0>
 800087a:	4642      	mov	r2, r8
 800087c:	20ff      	movs	r0, #255	@ 0xff
 800087e:	2400      	movs	r4, #0
 8000880:	e74a      	b.n	8000718 <__aeabi_fdiv+0xb0>
 8000882:	2001      	movs	r0, #1
 8000884:	2400      	movs	r4, #0
 8000886:	e747      	b.n	8000718 <__aeabi_fdiv+0xb0>
 8000888:	08005c9c 	.word	0x08005c9c
 800088c:	08005cdc 	.word	0x08005cdc
 8000890:	f7ffffff 	.word	0xf7ffffff

08000894 <__aeabi_fmul>:
 8000894:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000896:	464f      	mov	r7, r9
 8000898:	4646      	mov	r6, r8
 800089a:	46d6      	mov	lr, sl
 800089c:	0044      	lsls	r4, r0, #1
 800089e:	b5c0      	push	{r6, r7, lr}
 80008a0:	0246      	lsls	r6, r0, #9
 80008a2:	1c0f      	adds	r7, r1, #0
 80008a4:	0a76      	lsrs	r6, r6, #9
 80008a6:	0e24      	lsrs	r4, r4, #24
 80008a8:	0fc5      	lsrs	r5, r0, #31
 80008aa:	2c00      	cmp	r4, #0
 80008ac:	d100      	bne.n	80008b0 <__aeabi_fmul+0x1c>
 80008ae:	e0da      	b.n	8000a66 <__aeabi_fmul+0x1d2>
 80008b0:	2cff      	cmp	r4, #255	@ 0xff
 80008b2:	d074      	beq.n	800099e <__aeabi_fmul+0x10a>
 80008b4:	2380      	movs	r3, #128	@ 0x80
 80008b6:	00f6      	lsls	r6, r6, #3
 80008b8:	04db      	lsls	r3, r3, #19
 80008ba:	431e      	orrs	r6, r3
 80008bc:	2300      	movs	r3, #0
 80008be:	4699      	mov	r9, r3
 80008c0:	469a      	mov	sl, r3
 80008c2:	3c7f      	subs	r4, #127	@ 0x7f
 80008c4:	027b      	lsls	r3, r7, #9
 80008c6:	0a5b      	lsrs	r3, r3, #9
 80008c8:	4698      	mov	r8, r3
 80008ca:	007b      	lsls	r3, r7, #1
 80008cc:	0e1b      	lsrs	r3, r3, #24
 80008ce:	0fff      	lsrs	r7, r7, #31
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d074      	beq.n	80009be <__aeabi_fmul+0x12a>
 80008d4:	2bff      	cmp	r3, #255	@ 0xff
 80008d6:	d100      	bne.n	80008da <__aeabi_fmul+0x46>
 80008d8:	e08e      	b.n	80009f8 <__aeabi_fmul+0x164>
 80008da:	4642      	mov	r2, r8
 80008dc:	2180      	movs	r1, #128	@ 0x80
 80008de:	00d2      	lsls	r2, r2, #3
 80008e0:	04c9      	lsls	r1, r1, #19
 80008e2:	4311      	orrs	r1, r2
 80008e4:	3b7f      	subs	r3, #127	@ 0x7f
 80008e6:	002a      	movs	r2, r5
 80008e8:	18e4      	adds	r4, r4, r3
 80008ea:	464b      	mov	r3, r9
 80008ec:	407a      	eors	r2, r7
 80008ee:	4688      	mov	r8, r1
 80008f0:	b2d2      	uxtb	r2, r2
 80008f2:	2b0a      	cmp	r3, #10
 80008f4:	dc75      	bgt.n	80009e2 <__aeabi_fmul+0x14e>
 80008f6:	464b      	mov	r3, r9
 80008f8:	2000      	movs	r0, #0
 80008fa:	2b02      	cmp	r3, #2
 80008fc:	dd0f      	ble.n	800091e <__aeabi_fmul+0x8a>
 80008fe:	4649      	mov	r1, r9
 8000900:	2301      	movs	r3, #1
 8000902:	408b      	lsls	r3, r1
 8000904:	21a6      	movs	r1, #166	@ 0xa6
 8000906:	00c9      	lsls	r1, r1, #3
 8000908:	420b      	tst	r3, r1
 800090a:	d169      	bne.n	80009e0 <__aeabi_fmul+0x14c>
 800090c:	2190      	movs	r1, #144	@ 0x90
 800090e:	0089      	lsls	r1, r1, #2
 8000910:	420b      	tst	r3, r1
 8000912:	d000      	beq.n	8000916 <__aeabi_fmul+0x82>
 8000914:	e100      	b.n	8000b18 <__aeabi_fmul+0x284>
 8000916:	2188      	movs	r1, #136	@ 0x88
 8000918:	4219      	tst	r1, r3
 800091a:	d000      	beq.n	800091e <__aeabi_fmul+0x8a>
 800091c:	e0f5      	b.n	8000b0a <__aeabi_fmul+0x276>
 800091e:	4641      	mov	r1, r8
 8000920:	0409      	lsls	r1, r1, #16
 8000922:	0c09      	lsrs	r1, r1, #16
 8000924:	4643      	mov	r3, r8
 8000926:	0008      	movs	r0, r1
 8000928:	0c35      	lsrs	r5, r6, #16
 800092a:	0436      	lsls	r6, r6, #16
 800092c:	0c1b      	lsrs	r3, r3, #16
 800092e:	0c36      	lsrs	r6, r6, #16
 8000930:	4370      	muls	r0, r6
 8000932:	4369      	muls	r1, r5
 8000934:	435e      	muls	r6, r3
 8000936:	435d      	muls	r5, r3
 8000938:	1876      	adds	r6, r6, r1
 800093a:	0c03      	lsrs	r3, r0, #16
 800093c:	199b      	adds	r3, r3, r6
 800093e:	4299      	cmp	r1, r3
 8000940:	d903      	bls.n	800094a <__aeabi_fmul+0xb6>
 8000942:	2180      	movs	r1, #128	@ 0x80
 8000944:	0249      	lsls	r1, r1, #9
 8000946:	468c      	mov	ip, r1
 8000948:	4465      	add	r5, ip
 800094a:	0400      	lsls	r0, r0, #16
 800094c:	0419      	lsls	r1, r3, #16
 800094e:	0c00      	lsrs	r0, r0, #16
 8000950:	1809      	adds	r1, r1, r0
 8000952:	018e      	lsls	r6, r1, #6
 8000954:	1e70      	subs	r0, r6, #1
 8000956:	4186      	sbcs	r6, r0
 8000958:	0c1b      	lsrs	r3, r3, #16
 800095a:	0e89      	lsrs	r1, r1, #26
 800095c:	195b      	adds	r3, r3, r5
 800095e:	430e      	orrs	r6, r1
 8000960:	019b      	lsls	r3, r3, #6
 8000962:	431e      	orrs	r6, r3
 8000964:	011b      	lsls	r3, r3, #4
 8000966:	d46c      	bmi.n	8000a42 <__aeabi_fmul+0x1ae>
 8000968:	0023      	movs	r3, r4
 800096a:	337f      	adds	r3, #127	@ 0x7f
 800096c:	2b00      	cmp	r3, #0
 800096e:	dc00      	bgt.n	8000972 <__aeabi_fmul+0xde>
 8000970:	e0b1      	b.n	8000ad6 <__aeabi_fmul+0x242>
 8000972:	0015      	movs	r5, r2
 8000974:	0771      	lsls	r1, r6, #29
 8000976:	d00b      	beq.n	8000990 <__aeabi_fmul+0xfc>
 8000978:	200f      	movs	r0, #15
 800097a:	0021      	movs	r1, r4
 800097c:	4030      	ands	r0, r6
 800097e:	2804      	cmp	r0, #4
 8000980:	d006      	beq.n	8000990 <__aeabi_fmul+0xfc>
 8000982:	3604      	adds	r6, #4
 8000984:	0132      	lsls	r2, r6, #4
 8000986:	d503      	bpl.n	8000990 <__aeabi_fmul+0xfc>
 8000988:	4b6e      	ldr	r3, [pc, #440]	@ (8000b44 <__aeabi_fmul+0x2b0>)
 800098a:	401e      	ands	r6, r3
 800098c:	000b      	movs	r3, r1
 800098e:	3380      	adds	r3, #128	@ 0x80
 8000990:	2bfe      	cmp	r3, #254	@ 0xfe
 8000992:	dd00      	ble.n	8000996 <__aeabi_fmul+0x102>
 8000994:	e0bd      	b.n	8000b12 <__aeabi_fmul+0x27e>
 8000996:	01b2      	lsls	r2, r6, #6
 8000998:	0a52      	lsrs	r2, r2, #9
 800099a:	b2db      	uxtb	r3, r3
 800099c:	e048      	b.n	8000a30 <__aeabi_fmul+0x19c>
 800099e:	2e00      	cmp	r6, #0
 80009a0:	d000      	beq.n	80009a4 <__aeabi_fmul+0x110>
 80009a2:	e092      	b.n	8000aca <__aeabi_fmul+0x236>
 80009a4:	2308      	movs	r3, #8
 80009a6:	4699      	mov	r9, r3
 80009a8:	3b06      	subs	r3, #6
 80009aa:	469a      	mov	sl, r3
 80009ac:	027b      	lsls	r3, r7, #9
 80009ae:	0a5b      	lsrs	r3, r3, #9
 80009b0:	4698      	mov	r8, r3
 80009b2:	007b      	lsls	r3, r7, #1
 80009b4:	24ff      	movs	r4, #255	@ 0xff
 80009b6:	0e1b      	lsrs	r3, r3, #24
 80009b8:	0fff      	lsrs	r7, r7, #31
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d18a      	bne.n	80008d4 <__aeabi_fmul+0x40>
 80009be:	4642      	mov	r2, r8
 80009c0:	2a00      	cmp	r2, #0
 80009c2:	d164      	bne.n	8000a8e <__aeabi_fmul+0x1fa>
 80009c4:	4649      	mov	r1, r9
 80009c6:	3201      	adds	r2, #1
 80009c8:	4311      	orrs	r1, r2
 80009ca:	4689      	mov	r9, r1
 80009cc:	290a      	cmp	r1, #10
 80009ce:	dc08      	bgt.n	80009e2 <__aeabi_fmul+0x14e>
 80009d0:	407d      	eors	r5, r7
 80009d2:	2001      	movs	r0, #1
 80009d4:	b2ea      	uxtb	r2, r5
 80009d6:	2902      	cmp	r1, #2
 80009d8:	dc91      	bgt.n	80008fe <__aeabi_fmul+0x6a>
 80009da:	0015      	movs	r5, r2
 80009dc:	2200      	movs	r2, #0
 80009de:	e027      	b.n	8000a30 <__aeabi_fmul+0x19c>
 80009e0:	0015      	movs	r5, r2
 80009e2:	4653      	mov	r3, sl
 80009e4:	2b02      	cmp	r3, #2
 80009e6:	d100      	bne.n	80009ea <__aeabi_fmul+0x156>
 80009e8:	e093      	b.n	8000b12 <__aeabi_fmul+0x27e>
 80009ea:	2b03      	cmp	r3, #3
 80009ec:	d01a      	beq.n	8000a24 <__aeabi_fmul+0x190>
 80009ee:	2b01      	cmp	r3, #1
 80009f0:	d12c      	bne.n	8000a4c <__aeabi_fmul+0x1b8>
 80009f2:	2300      	movs	r3, #0
 80009f4:	2200      	movs	r2, #0
 80009f6:	e01b      	b.n	8000a30 <__aeabi_fmul+0x19c>
 80009f8:	4643      	mov	r3, r8
 80009fa:	34ff      	adds	r4, #255	@ 0xff
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d055      	beq.n	8000aac <__aeabi_fmul+0x218>
 8000a00:	2103      	movs	r1, #3
 8000a02:	464b      	mov	r3, r9
 8000a04:	430b      	orrs	r3, r1
 8000a06:	0019      	movs	r1, r3
 8000a08:	2b0a      	cmp	r3, #10
 8000a0a:	dc00      	bgt.n	8000a0e <__aeabi_fmul+0x17a>
 8000a0c:	e092      	b.n	8000b34 <__aeabi_fmul+0x2a0>
 8000a0e:	2b0f      	cmp	r3, #15
 8000a10:	d000      	beq.n	8000a14 <__aeabi_fmul+0x180>
 8000a12:	e08c      	b.n	8000b2e <__aeabi_fmul+0x29a>
 8000a14:	2280      	movs	r2, #128	@ 0x80
 8000a16:	03d2      	lsls	r2, r2, #15
 8000a18:	4216      	tst	r6, r2
 8000a1a:	d003      	beq.n	8000a24 <__aeabi_fmul+0x190>
 8000a1c:	4643      	mov	r3, r8
 8000a1e:	4213      	tst	r3, r2
 8000a20:	d100      	bne.n	8000a24 <__aeabi_fmul+0x190>
 8000a22:	e07d      	b.n	8000b20 <__aeabi_fmul+0x28c>
 8000a24:	2280      	movs	r2, #128	@ 0x80
 8000a26:	03d2      	lsls	r2, r2, #15
 8000a28:	4332      	orrs	r2, r6
 8000a2a:	0252      	lsls	r2, r2, #9
 8000a2c:	0a52      	lsrs	r2, r2, #9
 8000a2e:	23ff      	movs	r3, #255	@ 0xff
 8000a30:	05d8      	lsls	r0, r3, #23
 8000a32:	07ed      	lsls	r5, r5, #31
 8000a34:	4310      	orrs	r0, r2
 8000a36:	4328      	orrs	r0, r5
 8000a38:	bce0      	pop	{r5, r6, r7}
 8000a3a:	46ba      	mov	sl, r7
 8000a3c:	46b1      	mov	r9, r6
 8000a3e:	46a8      	mov	r8, r5
 8000a40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a42:	2301      	movs	r3, #1
 8000a44:	0015      	movs	r5, r2
 8000a46:	0871      	lsrs	r1, r6, #1
 8000a48:	401e      	ands	r6, r3
 8000a4a:	430e      	orrs	r6, r1
 8000a4c:	0023      	movs	r3, r4
 8000a4e:	3380      	adds	r3, #128	@ 0x80
 8000a50:	1c61      	adds	r1, r4, #1
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	dd41      	ble.n	8000ada <__aeabi_fmul+0x246>
 8000a56:	0772      	lsls	r2, r6, #29
 8000a58:	d094      	beq.n	8000984 <__aeabi_fmul+0xf0>
 8000a5a:	220f      	movs	r2, #15
 8000a5c:	4032      	ands	r2, r6
 8000a5e:	2a04      	cmp	r2, #4
 8000a60:	d000      	beq.n	8000a64 <__aeabi_fmul+0x1d0>
 8000a62:	e78e      	b.n	8000982 <__aeabi_fmul+0xee>
 8000a64:	e78e      	b.n	8000984 <__aeabi_fmul+0xf0>
 8000a66:	2e00      	cmp	r6, #0
 8000a68:	d105      	bne.n	8000a76 <__aeabi_fmul+0x1e2>
 8000a6a:	2304      	movs	r3, #4
 8000a6c:	4699      	mov	r9, r3
 8000a6e:	3b03      	subs	r3, #3
 8000a70:	2400      	movs	r4, #0
 8000a72:	469a      	mov	sl, r3
 8000a74:	e726      	b.n	80008c4 <__aeabi_fmul+0x30>
 8000a76:	0030      	movs	r0, r6
 8000a78:	f001 fb6c 	bl	8002154 <__clzsi2>
 8000a7c:	2476      	movs	r4, #118	@ 0x76
 8000a7e:	1f43      	subs	r3, r0, #5
 8000a80:	409e      	lsls	r6, r3
 8000a82:	2300      	movs	r3, #0
 8000a84:	4264      	negs	r4, r4
 8000a86:	4699      	mov	r9, r3
 8000a88:	469a      	mov	sl, r3
 8000a8a:	1a24      	subs	r4, r4, r0
 8000a8c:	e71a      	b.n	80008c4 <__aeabi_fmul+0x30>
 8000a8e:	4640      	mov	r0, r8
 8000a90:	f001 fb60 	bl	8002154 <__clzsi2>
 8000a94:	464b      	mov	r3, r9
 8000a96:	1a24      	subs	r4, r4, r0
 8000a98:	3c76      	subs	r4, #118	@ 0x76
 8000a9a:	2b0a      	cmp	r3, #10
 8000a9c:	dca1      	bgt.n	80009e2 <__aeabi_fmul+0x14e>
 8000a9e:	4643      	mov	r3, r8
 8000aa0:	3805      	subs	r0, #5
 8000aa2:	4083      	lsls	r3, r0
 8000aa4:	407d      	eors	r5, r7
 8000aa6:	4698      	mov	r8, r3
 8000aa8:	b2ea      	uxtb	r2, r5
 8000aaa:	e724      	b.n	80008f6 <__aeabi_fmul+0x62>
 8000aac:	464a      	mov	r2, r9
 8000aae:	3302      	adds	r3, #2
 8000ab0:	4313      	orrs	r3, r2
 8000ab2:	002a      	movs	r2, r5
 8000ab4:	407a      	eors	r2, r7
 8000ab6:	b2d2      	uxtb	r2, r2
 8000ab8:	2b0a      	cmp	r3, #10
 8000aba:	dc92      	bgt.n	80009e2 <__aeabi_fmul+0x14e>
 8000abc:	4649      	mov	r1, r9
 8000abe:	0015      	movs	r5, r2
 8000ac0:	2900      	cmp	r1, #0
 8000ac2:	d026      	beq.n	8000b12 <__aeabi_fmul+0x27e>
 8000ac4:	4699      	mov	r9, r3
 8000ac6:	2002      	movs	r0, #2
 8000ac8:	e719      	b.n	80008fe <__aeabi_fmul+0x6a>
 8000aca:	230c      	movs	r3, #12
 8000acc:	4699      	mov	r9, r3
 8000ace:	3b09      	subs	r3, #9
 8000ad0:	24ff      	movs	r4, #255	@ 0xff
 8000ad2:	469a      	mov	sl, r3
 8000ad4:	e6f6      	b.n	80008c4 <__aeabi_fmul+0x30>
 8000ad6:	0015      	movs	r5, r2
 8000ad8:	0021      	movs	r1, r4
 8000ada:	2201      	movs	r2, #1
 8000adc:	1ad3      	subs	r3, r2, r3
 8000ade:	2b1b      	cmp	r3, #27
 8000ae0:	dd00      	ble.n	8000ae4 <__aeabi_fmul+0x250>
 8000ae2:	e786      	b.n	80009f2 <__aeabi_fmul+0x15e>
 8000ae4:	319e      	adds	r1, #158	@ 0x9e
 8000ae6:	0032      	movs	r2, r6
 8000ae8:	408e      	lsls	r6, r1
 8000aea:	40da      	lsrs	r2, r3
 8000aec:	1e73      	subs	r3, r6, #1
 8000aee:	419e      	sbcs	r6, r3
 8000af0:	4332      	orrs	r2, r6
 8000af2:	0753      	lsls	r3, r2, #29
 8000af4:	d004      	beq.n	8000b00 <__aeabi_fmul+0x26c>
 8000af6:	230f      	movs	r3, #15
 8000af8:	4013      	ands	r3, r2
 8000afa:	2b04      	cmp	r3, #4
 8000afc:	d000      	beq.n	8000b00 <__aeabi_fmul+0x26c>
 8000afe:	3204      	adds	r2, #4
 8000b00:	0153      	lsls	r3, r2, #5
 8000b02:	d510      	bpl.n	8000b26 <__aeabi_fmul+0x292>
 8000b04:	2301      	movs	r3, #1
 8000b06:	2200      	movs	r2, #0
 8000b08:	e792      	b.n	8000a30 <__aeabi_fmul+0x19c>
 8000b0a:	003d      	movs	r5, r7
 8000b0c:	4646      	mov	r6, r8
 8000b0e:	4682      	mov	sl, r0
 8000b10:	e767      	b.n	80009e2 <__aeabi_fmul+0x14e>
 8000b12:	23ff      	movs	r3, #255	@ 0xff
 8000b14:	2200      	movs	r2, #0
 8000b16:	e78b      	b.n	8000a30 <__aeabi_fmul+0x19c>
 8000b18:	2280      	movs	r2, #128	@ 0x80
 8000b1a:	2500      	movs	r5, #0
 8000b1c:	03d2      	lsls	r2, r2, #15
 8000b1e:	e786      	b.n	8000a2e <__aeabi_fmul+0x19a>
 8000b20:	003d      	movs	r5, r7
 8000b22:	431a      	orrs	r2, r3
 8000b24:	e783      	b.n	8000a2e <__aeabi_fmul+0x19a>
 8000b26:	0192      	lsls	r2, r2, #6
 8000b28:	2300      	movs	r3, #0
 8000b2a:	0a52      	lsrs	r2, r2, #9
 8000b2c:	e780      	b.n	8000a30 <__aeabi_fmul+0x19c>
 8000b2e:	003d      	movs	r5, r7
 8000b30:	4646      	mov	r6, r8
 8000b32:	e777      	b.n	8000a24 <__aeabi_fmul+0x190>
 8000b34:	002a      	movs	r2, r5
 8000b36:	2301      	movs	r3, #1
 8000b38:	407a      	eors	r2, r7
 8000b3a:	408b      	lsls	r3, r1
 8000b3c:	2003      	movs	r0, #3
 8000b3e:	b2d2      	uxtb	r2, r2
 8000b40:	e6e9      	b.n	8000916 <__aeabi_fmul+0x82>
 8000b42:	46c0      	nop			@ (mov r8, r8)
 8000b44:	f7ffffff 	.word	0xf7ffffff

08000b48 <__aeabi_fsub>:
 8000b48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000b4a:	4647      	mov	r7, r8
 8000b4c:	46ce      	mov	lr, r9
 8000b4e:	0243      	lsls	r3, r0, #9
 8000b50:	b580      	push	{r7, lr}
 8000b52:	0a5f      	lsrs	r7, r3, #9
 8000b54:	099b      	lsrs	r3, r3, #6
 8000b56:	0045      	lsls	r5, r0, #1
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	469c      	mov	ip, r3
 8000b5c:	024b      	lsls	r3, r1, #9
 8000b5e:	0fc4      	lsrs	r4, r0, #31
 8000b60:	0fce      	lsrs	r6, r1, #31
 8000b62:	0e2d      	lsrs	r5, r5, #24
 8000b64:	0a58      	lsrs	r0, r3, #9
 8000b66:	0e12      	lsrs	r2, r2, #24
 8000b68:	0999      	lsrs	r1, r3, #6
 8000b6a:	2aff      	cmp	r2, #255	@ 0xff
 8000b6c:	d06b      	beq.n	8000c46 <__aeabi_fsub+0xfe>
 8000b6e:	2301      	movs	r3, #1
 8000b70:	405e      	eors	r6, r3
 8000b72:	1aab      	subs	r3, r5, r2
 8000b74:	42b4      	cmp	r4, r6
 8000b76:	d04b      	beq.n	8000c10 <__aeabi_fsub+0xc8>
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	dc00      	bgt.n	8000b7e <__aeabi_fsub+0x36>
 8000b7c:	e0ff      	b.n	8000d7e <__aeabi_fsub+0x236>
 8000b7e:	2a00      	cmp	r2, #0
 8000b80:	d100      	bne.n	8000b84 <__aeabi_fsub+0x3c>
 8000b82:	e088      	b.n	8000c96 <__aeabi_fsub+0x14e>
 8000b84:	2dff      	cmp	r5, #255	@ 0xff
 8000b86:	d100      	bne.n	8000b8a <__aeabi_fsub+0x42>
 8000b88:	e0ef      	b.n	8000d6a <__aeabi_fsub+0x222>
 8000b8a:	2280      	movs	r2, #128	@ 0x80
 8000b8c:	04d2      	lsls	r2, r2, #19
 8000b8e:	4311      	orrs	r1, r2
 8000b90:	2001      	movs	r0, #1
 8000b92:	2b1b      	cmp	r3, #27
 8000b94:	dc08      	bgt.n	8000ba8 <__aeabi_fsub+0x60>
 8000b96:	0008      	movs	r0, r1
 8000b98:	2220      	movs	r2, #32
 8000b9a:	40d8      	lsrs	r0, r3
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	4099      	lsls	r1, r3
 8000ba0:	000b      	movs	r3, r1
 8000ba2:	1e5a      	subs	r2, r3, #1
 8000ba4:	4193      	sbcs	r3, r2
 8000ba6:	4318      	orrs	r0, r3
 8000ba8:	4663      	mov	r3, ip
 8000baa:	1a1b      	subs	r3, r3, r0
 8000bac:	469c      	mov	ip, r3
 8000bae:	4663      	mov	r3, ip
 8000bb0:	015b      	lsls	r3, r3, #5
 8000bb2:	d400      	bmi.n	8000bb6 <__aeabi_fsub+0x6e>
 8000bb4:	e0cd      	b.n	8000d52 <__aeabi_fsub+0x20a>
 8000bb6:	4663      	mov	r3, ip
 8000bb8:	019f      	lsls	r7, r3, #6
 8000bba:	09bf      	lsrs	r7, r7, #6
 8000bbc:	0038      	movs	r0, r7
 8000bbe:	f001 fac9 	bl	8002154 <__clzsi2>
 8000bc2:	003b      	movs	r3, r7
 8000bc4:	3805      	subs	r0, #5
 8000bc6:	4083      	lsls	r3, r0
 8000bc8:	4285      	cmp	r5, r0
 8000bca:	dc00      	bgt.n	8000bce <__aeabi_fsub+0x86>
 8000bcc:	e0a2      	b.n	8000d14 <__aeabi_fsub+0x1cc>
 8000bce:	4ab7      	ldr	r2, [pc, #732]	@ (8000eac <__aeabi_fsub+0x364>)
 8000bd0:	1a2d      	subs	r5, r5, r0
 8000bd2:	401a      	ands	r2, r3
 8000bd4:	4694      	mov	ip, r2
 8000bd6:	075a      	lsls	r2, r3, #29
 8000bd8:	d100      	bne.n	8000bdc <__aeabi_fsub+0x94>
 8000bda:	e0c3      	b.n	8000d64 <__aeabi_fsub+0x21c>
 8000bdc:	220f      	movs	r2, #15
 8000bde:	4013      	ands	r3, r2
 8000be0:	2b04      	cmp	r3, #4
 8000be2:	d100      	bne.n	8000be6 <__aeabi_fsub+0x9e>
 8000be4:	e0be      	b.n	8000d64 <__aeabi_fsub+0x21c>
 8000be6:	2304      	movs	r3, #4
 8000be8:	4698      	mov	r8, r3
 8000bea:	44c4      	add	ip, r8
 8000bec:	4663      	mov	r3, ip
 8000bee:	015b      	lsls	r3, r3, #5
 8000bf0:	d400      	bmi.n	8000bf4 <__aeabi_fsub+0xac>
 8000bf2:	e0b7      	b.n	8000d64 <__aeabi_fsub+0x21c>
 8000bf4:	1c68      	adds	r0, r5, #1
 8000bf6:	2dfe      	cmp	r5, #254	@ 0xfe
 8000bf8:	d000      	beq.n	8000bfc <__aeabi_fsub+0xb4>
 8000bfa:	e0a5      	b.n	8000d48 <__aeabi_fsub+0x200>
 8000bfc:	20ff      	movs	r0, #255	@ 0xff
 8000bfe:	2200      	movs	r2, #0
 8000c00:	05c0      	lsls	r0, r0, #23
 8000c02:	4310      	orrs	r0, r2
 8000c04:	07e4      	lsls	r4, r4, #31
 8000c06:	4320      	orrs	r0, r4
 8000c08:	bcc0      	pop	{r6, r7}
 8000c0a:	46b9      	mov	r9, r7
 8000c0c:	46b0      	mov	r8, r6
 8000c0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c10:	2b00      	cmp	r3, #0
 8000c12:	dc00      	bgt.n	8000c16 <__aeabi_fsub+0xce>
 8000c14:	e1eb      	b.n	8000fee <__aeabi_fsub+0x4a6>
 8000c16:	2a00      	cmp	r2, #0
 8000c18:	d046      	beq.n	8000ca8 <__aeabi_fsub+0x160>
 8000c1a:	2dff      	cmp	r5, #255	@ 0xff
 8000c1c:	d100      	bne.n	8000c20 <__aeabi_fsub+0xd8>
 8000c1e:	e0a4      	b.n	8000d6a <__aeabi_fsub+0x222>
 8000c20:	2280      	movs	r2, #128	@ 0x80
 8000c22:	04d2      	lsls	r2, r2, #19
 8000c24:	4311      	orrs	r1, r2
 8000c26:	2b1b      	cmp	r3, #27
 8000c28:	dc00      	bgt.n	8000c2c <__aeabi_fsub+0xe4>
 8000c2a:	e0fb      	b.n	8000e24 <__aeabi_fsub+0x2dc>
 8000c2c:	2305      	movs	r3, #5
 8000c2e:	4698      	mov	r8, r3
 8000c30:	002b      	movs	r3, r5
 8000c32:	44c4      	add	ip, r8
 8000c34:	4662      	mov	r2, ip
 8000c36:	08d7      	lsrs	r7, r2, #3
 8000c38:	2bff      	cmp	r3, #255	@ 0xff
 8000c3a:	d100      	bne.n	8000c3e <__aeabi_fsub+0xf6>
 8000c3c:	e095      	b.n	8000d6a <__aeabi_fsub+0x222>
 8000c3e:	027a      	lsls	r2, r7, #9
 8000c40:	0a52      	lsrs	r2, r2, #9
 8000c42:	b2d8      	uxtb	r0, r3
 8000c44:	e7dc      	b.n	8000c00 <__aeabi_fsub+0xb8>
 8000c46:	002b      	movs	r3, r5
 8000c48:	3bff      	subs	r3, #255	@ 0xff
 8000c4a:	4699      	mov	r9, r3
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	d118      	bne.n	8000c82 <__aeabi_fsub+0x13a>
 8000c50:	2301      	movs	r3, #1
 8000c52:	405e      	eors	r6, r3
 8000c54:	42b4      	cmp	r4, r6
 8000c56:	d100      	bne.n	8000c5a <__aeabi_fsub+0x112>
 8000c58:	e0ca      	b.n	8000df0 <__aeabi_fsub+0x2a8>
 8000c5a:	464b      	mov	r3, r9
 8000c5c:	2b00      	cmp	r3, #0
 8000c5e:	d02d      	beq.n	8000cbc <__aeabi_fsub+0x174>
 8000c60:	2d00      	cmp	r5, #0
 8000c62:	d000      	beq.n	8000c66 <__aeabi_fsub+0x11e>
 8000c64:	e13c      	b.n	8000ee0 <__aeabi_fsub+0x398>
 8000c66:	23ff      	movs	r3, #255	@ 0xff
 8000c68:	4664      	mov	r4, ip
 8000c6a:	2c00      	cmp	r4, #0
 8000c6c:	d100      	bne.n	8000c70 <__aeabi_fsub+0x128>
 8000c6e:	e15f      	b.n	8000f30 <__aeabi_fsub+0x3e8>
 8000c70:	1e5d      	subs	r5, r3, #1
 8000c72:	2b01      	cmp	r3, #1
 8000c74:	d100      	bne.n	8000c78 <__aeabi_fsub+0x130>
 8000c76:	e174      	b.n	8000f62 <__aeabi_fsub+0x41a>
 8000c78:	0034      	movs	r4, r6
 8000c7a:	2bff      	cmp	r3, #255	@ 0xff
 8000c7c:	d074      	beq.n	8000d68 <__aeabi_fsub+0x220>
 8000c7e:	002b      	movs	r3, r5
 8000c80:	e103      	b.n	8000e8a <__aeabi_fsub+0x342>
 8000c82:	42b4      	cmp	r4, r6
 8000c84:	d100      	bne.n	8000c88 <__aeabi_fsub+0x140>
 8000c86:	e09c      	b.n	8000dc2 <__aeabi_fsub+0x27a>
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	d017      	beq.n	8000cbc <__aeabi_fsub+0x174>
 8000c8c:	2d00      	cmp	r5, #0
 8000c8e:	d0ea      	beq.n	8000c66 <__aeabi_fsub+0x11e>
 8000c90:	0007      	movs	r7, r0
 8000c92:	0034      	movs	r4, r6
 8000c94:	e06c      	b.n	8000d70 <__aeabi_fsub+0x228>
 8000c96:	2900      	cmp	r1, #0
 8000c98:	d0cc      	beq.n	8000c34 <__aeabi_fsub+0xec>
 8000c9a:	1e5a      	subs	r2, r3, #1
 8000c9c:	2b01      	cmp	r3, #1
 8000c9e:	d02b      	beq.n	8000cf8 <__aeabi_fsub+0x1b0>
 8000ca0:	2bff      	cmp	r3, #255	@ 0xff
 8000ca2:	d062      	beq.n	8000d6a <__aeabi_fsub+0x222>
 8000ca4:	0013      	movs	r3, r2
 8000ca6:	e773      	b.n	8000b90 <__aeabi_fsub+0x48>
 8000ca8:	2900      	cmp	r1, #0
 8000caa:	d0c3      	beq.n	8000c34 <__aeabi_fsub+0xec>
 8000cac:	1e5a      	subs	r2, r3, #1
 8000cae:	2b01      	cmp	r3, #1
 8000cb0:	d100      	bne.n	8000cb4 <__aeabi_fsub+0x16c>
 8000cb2:	e11e      	b.n	8000ef2 <__aeabi_fsub+0x3aa>
 8000cb4:	2bff      	cmp	r3, #255	@ 0xff
 8000cb6:	d058      	beq.n	8000d6a <__aeabi_fsub+0x222>
 8000cb8:	0013      	movs	r3, r2
 8000cba:	e7b4      	b.n	8000c26 <__aeabi_fsub+0xde>
 8000cbc:	22fe      	movs	r2, #254	@ 0xfe
 8000cbe:	1c6b      	adds	r3, r5, #1
 8000cc0:	421a      	tst	r2, r3
 8000cc2:	d10d      	bne.n	8000ce0 <__aeabi_fsub+0x198>
 8000cc4:	2d00      	cmp	r5, #0
 8000cc6:	d060      	beq.n	8000d8a <__aeabi_fsub+0x242>
 8000cc8:	4663      	mov	r3, ip
 8000cca:	2b00      	cmp	r3, #0
 8000ccc:	d000      	beq.n	8000cd0 <__aeabi_fsub+0x188>
 8000cce:	e120      	b.n	8000f12 <__aeabi_fsub+0x3ca>
 8000cd0:	2900      	cmp	r1, #0
 8000cd2:	d000      	beq.n	8000cd6 <__aeabi_fsub+0x18e>
 8000cd4:	e128      	b.n	8000f28 <__aeabi_fsub+0x3e0>
 8000cd6:	2280      	movs	r2, #128	@ 0x80
 8000cd8:	2400      	movs	r4, #0
 8000cda:	20ff      	movs	r0, #255	@ 0xff
 8000cdc:	03d2      	lsls	r2, r2, #15
 8000cde:	e78f      	b.n	8000c00 <__aeabi_fsub+0xb8>
 8000ce0:	4663      	mov	r3, ip
 8000ce2:	1a5f      	subs	r7, r3, r1
 8000ce4:	017b      	lsls	r3, r7, #5
 8000ce6:	d500      	bpl.n	8000cea <__aeabi_fsub+0x1a2>
 8000ce8:	e0fe      	b.n	8000ee8 <__aeabi_fsub+0x3a0>
 8000cea:	2f00      	cmp	r7, #0
 8000cec:	d000      	beq.n	8000cf0 <__aeabi_fsub+0x1a8>
 8000cee:	e765      	b.n	8000bbc <__aeabi_fsub+0x74>
 8000cf0:	2400      	movs	r4, #0
 8000cf2:	2000      	movs	r0, #0
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	e783      	b.n	8000c00 <__aeabi_fsub+0xb8>
 8000cf8:	4663      	mov	r3, ip
 8000cfa:	1a59      	subs	r1, r3, r1
 8000cfc:	014b      	lsls	r3, r1, #5
 8000cfe:	d400      	bmi.n	8000d02 <__aeabi_fsub+0x1ba>
 8000d00:	e119      	b.n	8000f36 <__aeabi_fsub+0x3ee>
 8000d02:	018f      	lsls	r7, r1, #6
 8000d04:	09bf      	lsrs	r7, r7, #6
 8000d06:	0038      	movs	r0, r7
 8000d08:	f001 fa24 	bl	8002154 <__clzsi2>
 8000d0c:	003b      	movs	r3, r7
 8000d0e:	3805      	subs	r0, #5
 8000d10:	4083      	lsls	r3, r0
 8000d12:	2501      	movs	r5, #1
 8000d14:	2220      	movs	r2, #32
 8000d16:	1b40      	subs	r0, r0, r5
 8000d18:	3001      	adds	r0, #1
 8000d1a:	1a12      	subs	r2, r2, r0
 8000d1c:	0019      	movs	r1, r3
 8000d1e:	4093      	lsls	r3, r2
 8000d20:	40c1      	lsrs	r1, r0
 8000d22:	1e5a      	subs	r2, r3, #1
 8000d24:	4193      	sbcs	r3, r2
 8000d26:	4319      	orrs	r1, r3
 8000d28:	468c      	mov	ip, r1
 8000d2a:	1e0b      	subs	r3, r1, #0
 8000d2c:	d0e1      	beq.n	8000cf2 <__aeabi_fsub+0x1aa>
 8000d2e:	075b      	lsls	r3, r3, #29
 8000d30:	d100      	bne.n	8000d34 <__aeabi_fsub+0x1ec>
 8000d32:	e152      	b.n	8000fda <__aeabi_fsub+0x492>
 8000d34:	230f      	movs	r3, #15
 8000d36:	2500      	movs	r5, #0
 8000d38:	400b      	ands	r3, r1
 8000d3a:	2b04      	cmp	r3, #4
 8000d3c:	d000      	beq.n	8000d40 <__aeabi_fsub+0x1f8>
 8000d3e:	e752      	b.n	8000be6 <__aeabi_fsub+0x9e>
 8000d40:	2001      	movs	r0, #1
 8000d42:	014a      	lsls	r2, r1, #5
 8000d44:	d400      	bmi.n	8000d48 <__aeabi_fsub+0x200>
 8000d46:	e092      	b.n	8000e6e <__aeabi_fsub+0x326>
 8000d48:	b2c0      	uxtb	r0, r0
 8000d4a:	4663      	mov	r3, ip
 8000d4c:	019a      	lsls	r2, r3, #6
 8000d4e:	0a52      	lsrs	r2, r2, #9
 8000d50:	e756      	b.n	8000c00 <__aeabi_fsub+0xb8>
 8000d52:	4663      	mov	r3, ip
 8000d54:	075b      	lsls	r3, r3, #29
 8000d56:	d005      	beq.n	8000d64 <__aeabi_fsub+0x21c>
 8000d58:	230f      	movs	r3, #15
 8000d5a:	4662      	mov	r2, ip
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	2b04      	cmp	r3, #4
 8000d60:	d000      	beq.n	8000d64 <__aeabi_fsub+0x21c>
 8000d62:	e740      	b.n	8000be6 <__aeabi_fsub+0x9e>
 8000d64:	002b      	movs	r3, r5
 8000d66:	e765      	b.n	8000c34 <__aeabi_fsub+0xec>
 8000d68:	0007      	movs	r7, r0
 8000d6a:	2f00      	cmp	r7, #0
 8000d6c:	d100      	bne.n	8000d70 <__aeabi_fsub+0x228>
 8000d6e:	e745      	b.n	8000bfc <__aeabi_fsub+0xb4>
 8000d70:	2280      	movs	r2, #128	@ 0x80
 8000d72:	03d2      	lsls	r2, r2, #15
 8000d74:	433a      	orrs	r2, r7
 8000d76:	0252      	lsls	r2, r2, #9
 8000d78:	20ff      	movs	r0, #255	@ 0xff
 8000d7a:	0a52      	lsrs	r2, r2, #9
 8000d7c:	e740      	b.n	8000c00 <__aeabi_fsub+0xb8>
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d179      	bne.n	8000e76 <__aeabi_fsub+0x32e>
 8000d82:	22fe      	movs	r2, #254	@ 0xfe
 8000d84:	1c6b      	adds	r3, r5, #1
 8000d86:	421a      	tst	r2, r3
 8000d88:	d1aa      	bne.n	8000ce0 <__aeabi_fsub+0x198>
 8000d8a:	4663      	mov	r3, ip
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d100      	bne.n	8000d92 <__aeabi_fsub+0x24a>
 8000d90:	e0f5      	b.n	8000f7e <__aeabi_fsub+0x436>
 8000d92:	2900      	cmp	r1, #0
 8000d94:	d100      	bne.n	8000d98 <__aeabi_fsub+0x250>
 8000d96:	e0d1      	b.n	8000f3c <__aeabi_fsub+0x3f4>
 8000d98:	1a5f      	subs	r7, r3, r1
 8000d9a:	2380      	movs	r3, #128	@ 0x80
 8000d9c:	04db      	lsls	r3, r3, #19
 8000d9e:	421f      	tst	r7, r3
 8000da0:	d100      	bne.n	8000da4 <__aeabi_fsub+0x25c>
 8000da2:	e10e      	b.n	8000fc2 <__aeabi_fsub+0x47a>
 8000da4:	4662      	mov	r2, ip
 8000da6:	2401      	movs	r4, #1
 8000da8:	1a8a      	subs	r2, r1, r2
 8000daa:	4694      	mov	ip, r2
 8000dac:	2000      	movs	r0, #0
 8000dae:	4034      	ands	r4, r6
 8000db0:	2a00      	cmp	r2, #0
 8000db2:	d100      	bne.n	8000db6 <__aeabi_fsub+0x26e>
 8000db4:	e724      	b.n	8000c00 <__aeabi_fsub+0xb8>
 8000db6:	2001      	movs	r0, #1
 8000db8:	421a      	tst	r2, r3
 8000dba:	d1c6      	bne.n	8000d4a <__aeabi_fsub+0x202>
 8000dbc:	2300      	movs	r3, #0
 8000dbe:	08d7      	lsrs	r7, r2, #3
 8000dc0:	e73d      	b.n	8000c3e <__aeabi_fsub+0xf6>
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d017      	beq.n	8000df6 <__aeabi_fsub+0x2ae>
 8000dc6:	2d00      	cmp	r5, #0
 8000dc8:	d000      	beq.n	8000dcc <__aeabi_fsub+0x284>
 8000dca:	e0af      	b.n	8000f2c <__aeabi_fsub+0x3e4>
 8000dcc:	23ff      	movs	r3, #255	@ 0xff
 8000dce:	4665      	mov	r5, ip
 8000dd0:	2d00      	cmp	r5, #0
 8000dd2:	d100      	bne.n	8000dd6 <__aeabi_fsub+0x28e>
 8000dd4:	e0ad      	b.n	8000f32 <__aeabi_fsub+0x3ea>
 8000dd6:	1e5e      	subs	r6, r3, #1
 8000dd8:	2b01      	cmp	r3, #1
 8000dda:	d100      	bne.n	8000dde <__aeabi_fsub+0x296>
 8000ddc:	e089      	b.n	8000ef2 <__aeabi_fsub+0x3aa>
 8000dde:	2bff      	cmp	r3, #255	@ 0xff
 8000de0:	d0c2      	beq.n	8000d68 <__aeabi_fsub+0x220>
 8000de2:	2e1b      	cmp	r6, #27
 8000de4:	dc00      	bgt.n	8000de8 <__aeabi_fsub+0x2a0>
 8000de6:	e0ab      	b.n	8000f40 <__aeabi_fsub+0x3f8>
 8000de8:	1d4b      	adds	r3, r1, #5
 8000dea:	469c      	mov	ip, r3
 8000dec:	0013      	movs	r3, r2
 8000dee:	e721      	b.n	8000c34 <__aeabi_fsub+0xec>
 8000df0:	464b      	mov	r3, r9
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d170      	bne.n	8000ed8 <__aeabi_fsub+0x390>
 8000df6:	22fe      	movs	r2, #254	@ 0xfe
 8000df8:	1c6b      	adds	r3, r5, #1
 8000dfa:	421a      	tst	r2, r3
 8000dfc:	d15e      	bne.n	8000ebc <__aeabi_fsub+0x374>
 8000dfe:	2d00      	cmp	r5, #0
 8000e00:	d000      	beq.n	8000e04 <__aeabi_fsub+0x2bc>
 8000e02:	e0c3      	b.n	8000f8c <__aeabi_fsub+0x444>
 8000e04:	4663      	mov	r3, ip
 8000e06:	2b00      	cmp	r3, #0
 8000e08:	d100      	bne.n	8000e0c <__aeabi_fsub+0x2c4>
 8000e0a:	e0d0      	b.n	8000fae <__aeabi_fsub+0x466>
 8000e0c:	2900      	cmp	r1, #0
 8000e0e:	d100      	bne.n	8000e12 <__aeabi_fsub+0x2ca>
 8000e10:	e094      	b.n	8000f3c <__aeabi_fsub+0x3f4>
 8000e12:	000a      	movs	r2, r1
 8000e14:	4462      	add	r2, ip
 8000e16:	0153      	lsls	r3, r2, #5
 8000e18:	d400      	bmi.n	8000e1c <__aeabi_fsub+0x2d4>
 8000e1a:	e0d8      	b.n	8000fce <__aeabi_fsub+0x486>
 8000e1c:	0192      	lsls	r2, r2, #6
 8000e1e:	2001      	movs	r0, #1
 8000e20:	0a52      	lsrs	r2, r2, #9
 8000e22:	e6ed      	b.n	8000c00 <__aeabi_fsub+0xb8>
 8000e24:	0008      	movs	r0, r1
 8000e26:	2220      	movs	r2, #32
 8000e28:	40d8      	lsrs	r0, r3
 8000e2a:	1ad3      	subs	r3, r2, r3
 8000e2c:	4099      	lsls	r1, r3
 8000e2e:	000b      	movs	r3, r1
 8000e30:	1e5a      	subs	r2, r3, #1
 8000e32:	4193      	sbcs	r3, r2
 8000e34:	4303      	orrs	r3, r0
 8000e36:	449c      	add	ip, r3
 8000e38:	4663      	mov	r3, ip
 8000e3a:	015b      	lsls	r3, r3, #5
 8000e3c:	d589      	bpl.n	8000d52 <__aeabi_fsub+0x20a>
 8000e3e:	3501      	adds	r5, #1
 8000e40:	2dff      	cmp	r5, #255	@ 0xff
 8000e42:	d100      	bne.n	8000e46 <__aeabi_fsub+0x2fe>
 8000e44:	e6da      	b.n	8000bfc <__aeabi_fsub+0xb4>
 8000e46:	4662      	mov	r2, ip
 8000e48:	2301      	movs	r3, #1
 8000e4a:	4919      	ldr	r1, [pc, #100]	@ (8000eb0 <__aeabi_fsub+0x368>)
 8000e4c:	4013      	ands	r3, r2
 8000e4e:	0852      	lsrs	r2, r2, #1
 8000e50:	400a      	ands	r2, r1
 8000e52:	431a      	orrs	r2, r3
 8000e54:	0013      	movs	r3, r2
 8000e56:	4694      	mov	ip, r2
 8000e58:	075b      	lsls	r3, r3, #29
 8000e5a:	d004      	beq.n	8000e66 <__aeabi_fsub+0x31e>
 8000e5c:	230f      	movs	r3, #15
 8000e5e:	4013      	ands	r3, r2
 8000e60:	2b04      	cmp	r3, #4
 8000e62:	d000      	beq.n	8000e66 <__aeabi_fsub+0x31e>
 8000e64:	e6bf      	b.n	8000be6 <__aeabi_fsub+0x9e>
 8000e66:	4663      	mov	r3, ip
 8000e68:	015b      	lsls	r3, r3, #5
 8000e6a:	d500      	bpl.n	8000e6e <__aeabi_fsub+0x326>
 8000e6c:	e6c2      	b.n	8000bf4 <__aeabi_fsub+0xac>
 8000e6e:	4663      	mov	r3, ip
 8000e70:	08df      	lsrs	r7, r3, #3
 8000e72:	002b      	movs	r3, r5
 8000e74:	e6e3      	b.n	8000c3e <__aeabi_fsub+0xf6>
 8000e76:	1b53      	subs	r3, r2, r5
 8000e78:	2d00      	cmp	r5, #0
 8000e7a:	d100      	bne.n	8000e7e <__aeabi_fsub+0x336>
 8000e7c:	e6f4      	b.n	8000c68 <__aeabi_fsub+0x120>
 8000e7e:	2080      	movs	r0, #128	@ 0x80
 8000e80:	4664      	mov	r4, ip
 8000e82:	04c0      	lsls	r0, r0, #19
 8000e84:	4304      	orrs	r4, r0
 8000e86:	46a4      	mov	ip, r4
 8000e88:	0034      	movs	r4, r6
 8000e8a:	2001      	movs	r0, #1
 8000e8c:	2b1b      	cmp	r3, #27
 8000e8e:	dc09      	bgt.n	8000ea4 <__aeabi_fsub+0x35c>
 8000e90:	2520      	movs	r5, #32
 8000e92:	4660      	mov	r0, ip
 8000e94:	40d8      	lsrs	r0, r3
 8000e96:	1aeb      	subs	r3, r5, r3
 8000e98:	4665      	mov	r5, ip
 8000e9a:	409d      	lsls	r5, r3
 8000e9c:	002b      	movs	r3, r5
 8000e9e:	1e5d      	subs	r5, r3, #1
 8000ea0:	41ab      	sbcs	r3, r5
 8000ea2:	4318      	orrs	r0, r3
 8000ea4:	1a0b      	subs	r3, r1, r0
 8000ea6:	469c      	mov	ip, r3
 8000ea8:	0015      	movs	r5, r2
 8000eaa:	e680      	b.n	8000bae <__aeabi_fsub+0x66>
 8000eac:	fbffffff 	.word	0xfbffffff
 8000eb0:	7dffffff 	.word	0x7dffffff
 8000eb4:	22fe      	movs	r2, #254	@ 0xfe
 8000eb6:	1c6b      	adds	r3, r5, #1
 8000eb8:	4213      	tst	r3, r2
 8000eba:	d0a3      	beq.n	8000e04 <__aeabi_fsub+0x2bc>
 8000ebc:	2bff      	cmp	r3, #255	@ 0xff
 8000ebe:	d100      	bne.n	8000ec2 <__aeabi_fsub+0x37a>
 8000ec0:	e69c      	b.n	8000bfc <__aeabi_fsub+0xb4>
 8000ec2:	4461      	add	r1, ip
 8000ec4:	0849      	lsrs	r1, r1, #1
 8000ec6:	074a      	lsls	r2, r1, #29
 8000ec8:	d049      	beq.n	8000f5e <__aeabi_fsub+0x416>
 8000eca:	220f      	movs	r2, #15
 8000ecc:	400a      	ands	r2, r1
 8000ece:	2a04      	cmp	r2, #4
 8000ed0:	d045      	beq.n	8000f5e <__aeabi_fsub+0x416>
 8000ed2:	1d0a      	adds	r2, r1, #4
 8000ed4:	4694      	mov	ip, r2
 8000ed6:	e6ad      	b.n	8000c34 <__aeabi_fsub+0xec>
 8000ed8:	2d00      	cmp	r5, #0
 8000eda:	d100      	bne.n	8000ede <__aeabi_fsub+0x396>
 8000edc:	e776      	b.n	8000dcc <__aeabi_fsub+0x284>
 8000ede:	e68d      	b.n	8000bfc <__aeabi_fsub+0xb4>
 8000ee0:	0034      	movs	r4, r6
 8000ee2:	20ff      	movs	r0, #255	@ 0xff
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	e68b      	b.n	8000c00 <__aeabi_fsub+0xb8>
 8000ee8:	4663      	mov	r3, ip
 8000eea:	2401      	movs	r4, #1
 8000eec:	1acf      	subs	r7, r1, r3
 8000eee:	4034      	ands	r4, r6
 8000ef0:	e664      	b.n	8000bbc <__aeabi_fsub+0x74>
 8000ef2:	4461      	add	r1, ip
 8000ef4:	014b      	lsls	r3, r1, #5
 8000ef6:	d56d      	bpl.n	8000fd4 <__aeabi_fsub+0x48c>
 8000ef8:	0848      	lsrs	r0, r1, #1
 8000efa:	4944      	ldr	r1, [pc, #272]	@ (800100c <__aeabi_fsub+0x4c4>)
 8000efc:	4001      	ands	r1, r0
 8000efe:	0743      	lsls	r3, r0, #29
 8000f00:	d02c      	beq.n	8000f5c <__aeabi_fsub+0x414>
 8000f02:	230f      	movs	r3, #15
 8000f04:	4003      	ands	r3, r0
 8000f06:	2b04      	cmp	r3, #4
 8000f08:	d028      	beq.n	8000f5c <__aeabi_fsub+0x414>
 8000f0a:	1d0b      	adds	r3, r1, #4
 8000f0c:	469c      	mov	ip, r3
 8000f0e:	2302      	movs	r3, #2
 8000f10:	e690      	b.n	8000c34 <__aeabi_fsub+0xec>
 8000f12:	2900      	cmp	r1, #0
 8000f14:	d100      	bne.n	8000f18 <__aeabi_fsub+0x3d0>
 8000f16:	e72b      	b.n	8000d70 <__aeabi_fsub+0x228>
 8000f18:	2380      	movs	r3, #128	@ 0x80
 8000f1a:	03db      	lsls	r3, r3, #15
 8000f1c:	429f      	cmp	r7, r3
 8000f1e:	d200      	bcs.n	8000f22 <__aeabi_fsub+0x3da>
 8000f20:	e726      	b.n	8000d70 <__aeabi_fsub+0x228>
 8000f22:	4298      	cmp	r0, r3
 8000f24:	d300      	bcc.n	8000f28 <__aeabi_fsub+0x3e0>
 8000f26:	e723      	b.n	8000d70 <__aeabi_fsub+0x228>
 8000f28:	2401      	movs	r4, #1
 8000f2a:	4034      	ands	r4, r6
 8000f2c:	0007      	movs	r7, r0
 8000f2e:	e71f      	b.n	8000d70 <__aeabi_fsub+0x228>
 8000f30:	0034      	movs	r4, r6
 8000f32:	468c      	mov	ip, r1
 8000f34:	e67e      	b.n	8000c34 <__aeabi_fsub+0xec>
 8000f36:	2301      	movs	r3, #1
 8000f38:	08cf      	lsrs	r7, r1, #3
 8000f3a:	e680      	b.n	8000c3e <__aeabi_fsub+0xf6>
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	e67e      	b.n	8000c3e <__aeabi_fsub+0xf6>
 8000f40:	2020      	movs	r0, #32
 8000f42:	4665      	mov	r5, ip
 8000f44:	1b80      	subs	r0, r0, r6
 8000f46:	4085      	lsls	r5, r0
 8000f48:	4663      	mov	r3, ip
 8000f4a:	0028      	movs	r0, r5
 8000f4c:	40f3      	lsrs	r3, r6
 8000f4e:	1e45      	subs	r5, r0, #1
 8000f50:	41a8      	sbcs	r0, r5
 8000f52:	4303      	orrs	r3, r0
 8000f54:	469c      	mov	ip, r3
 8000f56:	0015      	movs	r5, r2
 8000f58:	448c      	add	ip, r1
 8000f5a:	e76d      	b.n	8000e38 <__aeabi_fsub+0x2f0>
 8000f5c:	2302      	movs	r3, #2
 8000f5e:	08cf      	lsrs	r7, r1, #3
 8000f60:	e66d      	b.n	8000c3e <__aeabi_fsub+0xf6>
 8000f62:	1b0f      	subs	r7, r1, r4
 8000f64:	017b      	lsls	r3, r7, #5
 8000f66:	d528      	bpl.n	8000fba <__aeabi_fsub+0x472>
 8000f68:	01bf      	lsls	r7, r7, #6
 8000f6a:	09bf      	lsrs	r7, r7, #6
 8000f6c:	0038      	movs	r0, r7
 8000f6e:	f001 f8f1 	bl	8002154 <__clzsi2>
 8000f72:	003b      	movs	r3, r7
 8000f74:	3805      	subs	r0, #5
 8000f76:	4083      	lsls	r3, r0
 8000f78:	0034      	movs	r4, r6
 8000f7a:	2501      	movs	r5, #1
 8000f7c:	e6ca      	b.n	8000d14 <__aeabi_fsub+0x1cc>
 8000f7e:	2900      	cmp	r1, #0
 8000f80:	d100      	bne.n	8000f84 <__aeabi_fsub+0x43c>
 8000f82:	e6b5      	b.n	8000cf0 <__aeabi_fsub+0x1a8>
 8000f84:	2401      	movs	r4, #1
 8000f86:	0007      	movs	r7, r0
 8000f88:	4034      	ands	r4, r6
 8000f8a:	e658      	b.n	8000c3e <__aeabi_fsub+0xf6>
 8000f8c:	4663      	mov	r3, ip
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d100      	bne.n	8000f94 <__aeabi_fsub+0x44c>
 8000f92:	e6e9      	b.n	8000d68 <__aeabi_fsub+0x220>
 8000f94:	2900      	cmp	r1, #0
 8000f96:	d100      	bne.n	8000f9a <__aeabi_fsub+0x452>
 8000f98:	e6ea      	b.n	8000d70 <__aeabi_fsub+0x228>
 8000f9a:	2380      	movs	r3, #128	@ 0x80
 8000f9c:	03db      	lsls	r3, r3, #15
 8000f9e:	429f      	cmp	r7, r3
 8000fa0:	d200      	bcs.n	8000fa4 <__aeabi_fsub+0x45c>
 8000fa2:	e6e5      	b.n	8000d70 <__aeabi_fsub+0x228>
 8000fa4:	4298      	cmp	r0, r3
 8000fa6:	d300      	bcc.n	8000faa <__aeabi_fsub+0x462>
 8000fa8:	e6e2      	b.n	8000d70 <__aeabi_fsub+0x228>
 8000faa:	0007      	movs	r7, r0
 8000fac:	e6e0      	b.n	8000d70 <__aeabi_fsub+0x228>
 8000fae:	2900      	cmp	r1, #0
 8000fb0:	d100      	bne.n	8000fb4 <__aeabi_fsub+0x46c>
 8000fb2:	e69e      	b.n	8000cf2 <__aeabi_fsub+0x1aa>
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	08cf      	lsrs	r7, r1, #3
 8000fb8:	e641      	b.n	8000c3e <__aeabi_fsub+0xf6>
 8000fba:	0034      	movs	r4, r6
 8000fbc:	2301      	movs	r3, #1
 8000fbe:	08ff      	lsrs	r7, r7, #3
 8000fc0:	e63d      	b.n	8000c3e <__aeabi_fsub+0xf6>
 8000fc2:	2f00      	cmp	r7, #0
 8000fc4:	d100      	bne.n	8000fc8 <__aeabi_fsub+0x480>
 8000fc6:	e693      	b.n	8000cf0 <__aeabi_fsub+0x1a8>
 8000fc8:	2300      	movs	r3, #0
 8000fca:	08ff      	lsrs	r7, r7, #3
 8000fcc:	e637      	b.n	8000c3e <__aeabi_fsub+0xf6>
 8000fce:	2300      	movs	r3, #0
 8000fd0:	08d7      	lsrs	r7, r2, #3
 8000fd2:	e634      	b.n	8000c3e <__aeabi_fsub+0xf6>
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	08cf      	lsrs	r7, r1, #3
 8000fd8:	e631      	b.n	8000c3e <__aeabi_fsub+0xf6>
 8000fda:	2280      	movs	r2, #128	@ 0x80
 8000fdc:	000b      	movs	r3, r1
 8000fde:	04d2      	lsls	r2, r2, #19
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	4013      	ands	r3, r2
 8000fe4:	4211      	tst	r1, r2
 8000fe6:	d000      	beq.n	8000fea <__aeabi_fsub+0x4a2>
 8000fe8:	e6ae      	b.n	8000d48 <__aeabi_fsub+0x200>
 8000fea:	08cf      	lsrs	r7, r1, #3
 8000fec:	e627      	b.n	8000c3e <__aeabi_fsub+0xf6>
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d100      	bne.n	8000ff4 <__aeabi_fsub+0x4ac>
 8000ff2:	e75f      	b.n	8000eb4 <__aeabi_fsub+0x36c>
 8000ff4:	1b56      	subs	r6, r2, r5
 8000ff6:	2d00      	cmp	r5, #0
 8000ff8:	d101      	bne.n	8000ffe <__aeabi_fsub+0x4b6>
 8000ffa:	0033      	movs	r3, r6
 8000ffc:	e6e7      	b.n	8000dce <__aeabi_fsub+0x286>
 8000ffe:	2380      	movs	r3, #128	@ 0x80
 8001000:	4660      	mov	r0, ip
 8001002:	04db      	lsls	r3, r3, #19
 8001004:	4318      	orrs	r0, r3
 8001006:	4684      	mov	ip, r0
 8001008:	e6eb      	b.n	8000de2 <__aeabi_fsub+0x29a>
 800100a:	46c0      	nop			@ (mov r8, r8)
 800100c:	7dffffff 	.word	0x7dffffff

08001010 <__aeabi_f2iz>:
 8001010:	0241      	lsls	r1, r0, #9
 8001012:	0042      	lsls	r2, r0, #1
 8001014:	0fc3      	lsrs	r3, r0, #31
 8001016:	0a49      	lsrs	r1, r1, #9
 8001018:	2000      	movs	r0, #0
 800101a:	0e12      	lsrs	r2, r2, #24
 800101c:	2a7e      	cmp	r2, #126	@ 0x7e
 800101e:	dd03      	ble.n	8001028 <__aeabi_f2iz+0x18>
 8001020:	2a9d      	cmp	r2, #157	@ 0x9d
 8001022:	dd02      	ble.n	800102a <__aeabi_f2iz+0x1a>
 8001024:	4a09      	ldr	r2, [pc, #36]	@ (800104c <__aeabi_f2iz+0x3c>)
 8001026:	1898      	adds	r0, r3, r2
 8001028:	4770      	bx	lr
 800102a:	2080      	movs	r0, #128	@ 0x80
 800102c:	0400      	lsls	r0, r0, #16
 800102e:	4301      	orrs	r1, r0
 8001030:	2a95      	cmp	r2, #149	@ 0x95
 8001032:	dc07      	bgt.n	8001044 <__aeabi_f2iz+0x34>
 8001034:	2096      	movs	r0, #150	@ 0x96
 8001036:	1a82      	subs	r2, r0, r2
 8001038:	40d1      	lsrs	r1, r2
 800103a:	4248      	negs	r0, r1
 800103c:	2b00      	cmp	r3, #0
 800103e:	d1f3      	bne.n	8001028 <__aeabi_f2iz+0x18>
 8001040:	0008      	movs	r0, r1
 8001042:	e7f1      	b.n	8001028 <__aeabi_f2iz+0x18>
 8001044:	3a96      	subs	r2, #150	@ 0x96
 8001046:	4091      	lsls	r1, r2
 8001048:	e7f7      	b.n	800103a <__aeabi_f2iz+0x2a>
 800104a:	46c0      	nop			@ (mov r8, r8)
 800104c:	7fffffff 	.word	0x7fffffff

08001050 <__aeabi_i2f>:
 8001050:	b570      	push	{r4, r5, r6, lr}
 8001052:	2800      	cmp	r0, #0
 8001054:	d012      	beq.n	800107c <__aeabi_i2f+0x2c>
 8001056:	17c3      	asrs	r3, r0, #31
 8001058:	18c5      	adds	r5, r0, r3
 800105a:	405d      	eors	r5, r3
 800105c:	0fc4      	lsrs	r4, r0, #31
 800105e:	0028      	movs	r0, r5
 8001060:	f001 f878 	bl	8002154 <__clzsi2>
 8001064:	239e      	movs	r3, #158	@ 0x9e
 8001066:	1a1b      	subs	r3, r3, r0
 8001068:	2b96      	cmp	r3, #150	@ 0x96
 800106a:	dc0f      	bgt.n	800108c <__aeabi_i2f+0x3c>
 800106c:	2808      	cmp	r0, #8
 800106e:	d038      	beq.n	80010e2 <__aeabi_i2f+0x92>
 8001070:	3808      	subs	r0, #8
 8001072:	4085      	lsls	r5, r0
 8001074:	026d      	lsls	r5, r5, #9
 8001076:	0a6d      	lsrs	r5, r5, #9
 8001078:	b2d8      	uxtb	r0, r3
 800107a:	e002      	b.n	8001082 <__aeabi_i2f+0x32>
 800107c:	2400      	movs	r4, #0
 800107e:	2000      	movs	r0, #0
 8001080:	2500      	movs	r5, #0
 8001082:	05c0      	lsls	r0, r0, #23
 8001084:	4328      	orrs	r0, r5
 8001086:	07e4      	lsls	r4, r4, #31
 8001088:	4320      	orrs	r0, r4
 800108a:	bd70      	pop	{r4, r5, r6, pc}
 800108c:	2b99      	cmp	r3, #153	@ 0x99
 800108e:	dc14      	bgt.n	80010ba <__aeabi_i2f+0x6a>
 8001090:	1f42      	subs	r2, r0, #5
 8001092:	4095      	lsls	r5, r2
 8001094:	002a      	movs	r2, r5
 8001096:	4915      	ldr	r1, [pc, #84]	@ (80010ec <__aeabi_i2f+0x9c>)
 8001098:	4011      	ands	r1, r2
 800109a:	0755      	lsls	r5, r2, #29
 800109c:	d01c      	beq.n	80010d8 <__aeabi_i2f+0x88>
 800109e:	250f      	movs	r5, #15
 80010a0:	402a      	ands	r2, r5
 80010a2:	2a04      	cmp	r2, #4
 80010a4:	d018      	beq.n	80010d8 <__aeabi_i2f+0x88>
 80010a6:	3104      	adds	r1, #4
 80010a8:	08ca      	lsrs	r2, r1, #3
 80010aa:	0149      	lsls	r1, r1, #5
 80010ac:	d515      	bpl.n	80010da <__aeabi_i2f+0x8a>
 80010ae:	239f      	movs	r3, #159	@ 0x9f
 80010b0:	0252      	lsls	r2, r2, #9
 80010b2:	1a18      	subs	r0, r3, r0
 80010b4:	0a55      	lsrs	r5, r2, #9
 80010b6:	b2c0      	uxtb	r0, r0
 80010b8:	e7e3      	b.n	8001082 <__aeabi_i2f+0x32>
 80010ba:	2205      	movs	r2, #5
 80010bc:	0029      	movs	r1, r5
 80010be:	1a12      	subs	r2, r2, r0
 80010c0:	40d1      	lsrs	r1, r2
 80010c2:	0002      	movs	r2, r0
 80010c4:	321b      	adds	r2, #27
 80010c6:	4095      	lsls	r5, r2
 80010c8:	002a      	movs	r2, r5
 80010ca:	1e55      	subs	r5, r2, #1
 80010cc:	41aa      	sbcs	r2, r5
 80010ce:	430a      	orrs	r2, r1
 80010d0:	4906      	ldr	r1, [pc, #24]	@ (80010ec <__aeabi_i2f+0x9c>)
 80010d2:	4011      	ands	r1, r2
 80010d4:	0755      	lsls	r5, r2, #29
 80010d6:	d1e2      	bne.n	800109e <__aeabi_i2f+0x4e>
 80010d8:	08ca      	lsrs	r2, r1, #3
 80010da:	0252      	lsls	r2, r2, #9
 80010dc:	0a55      	lsrs	r5, r2, #9
 80010de:	b2d8      	uxtb	r0, r3
 80010e0:	e7cf      	b.n	8001082 <__aeabi_i2f+0x32>
 80010e2:	026d      	lsls	r5, r5, #9
 80010e4:	0a6d      	lsrs	r5, r5, #9
 80010e6:	308e      	adds	r0, #142	@ 0x8e
 80010e8:	e7cb      	b.n	8001082 <__aeabi_i2f+0x32>
 80010ea:	46c0      	nop			@ (mov r8, r8)
 80010ec:	fbffffff 	.word	0xfbffffff

080010f0 <__aeabi_ui2f>:
 80010f0:	b510      	push	{r4, lr}
 80010f2:	1e04      	subs	r4, r0, #0
 80010f4:	d00d      	beq.n	8001112 <__aeabi_ui2f+0x22>
 80010f6:	f001 f82d 	bl	8002154 <__clzsi2>
 80010fa:	239e      	movs	r3, #158	@ 0x9e
 80010fc:	1a1b      	subs	r3, r3, r0
 80010fe:	2b96      	cmp	r3, #150	@ 0x96
 8001100:	dc0c      	bgt.n	800111c <__aeabi_ui2f+0x2c>
 8001102:	2808      	cmp	r0, #8
 8001104:	d034      	beq.n	8001170 <__aeabi_ui2f+0x80>
 8001106:	3808      	subs	r0, #8
 8001108:	4084      	lsls	r4, r0
 800110a:	0264      	lsls	r4, r4, #9
 800110c:	0a64      	lsrs	r4, r4, #9
 800110e:	b2d8      	uxtb	r0, r3
 8001110:	e001      	b.n	8001116 <__aeabi_ui2f+0x26>
 8001112:	2000      	movs	r0, #0
 8001114:	2400      	movs	r4, #0
 8001116:	05c0      	lsls	r0, r0, #23
 8001118:	4320      	orrs	r0, r4
 800111a:	bd10      	pop	{r4, pc}
 800111c:	2b99      	cmp	r3, #153	@ 0x99
 800111e:	dc13      	bgt.n	8001148 <__aeabi_ui2f+0x58>
 8001120:	1f42      	subs	r2, r0, #5
 8001122:	4094      	lsls	r4, r2
 8001124:	4a14      	ldr	r2, [pc, #80]	@ (8001178 <__aeabi_ui2f+0x88>)
 8001126:	4022      	ands	r2, r4
 8001128:	0761      	lsls	r1, r4, #29
 800112a:	d01c      	beq.n	8001166 <__aeabi_ui2f+0x76>
 800112c:	210f      	movs	r1, #15
 800112e:	4021      	ands	r1, r4
 8001130:	2904      	cmp	r1, #4
 8001132:	d018      	beq.n	8001166 <__aeabi_ui2f+0x76>
 8001134:	3204      	adds	r2, #4
 8001136:	08d4      	lsrs	r4, r2, #3
 8001138:	0152      	lsls	r2, r2, #5
 800113a:	d515      	bpl.n	8001168 <__aeabi_ui2f+0x78>
 800113c:	239f      	movs	r3, #159	@ 0x9f
 800113e:	0264      	lsls	r4, r4, #9
 8001140:	1a18      	subs	r0, r3, r0
 8001142:	0a64      	lsrs	r4, r4, #9
 8001144:	b2c0      	uxtb	r0, r0
 8001146:	e7e6      	b.n	8001116 <__aeabi_ui2f+0x26>
 8001148:	0002      	movs	r2, r0
 800114a:	0021      	movs	r1, r4
 800114c:	321b      	adds	r2, #27
 800114e:	4091      	lsls	r1, r2
 8001150:	000a      	movs	r2, r1
 8001152:	1e51      	subs	r1, r2, #1
 8001154:	418a      	sbcs	r2, r1
 8001156:	2105      	movs	r1, #5
 8001158:	1a09      	subs	r1, r1, r0
 800115a:	40cc      	lsrs	r4, r1
 800115c:	4314      	orrs	r4, r2
 800115e:	4a06      	ldr	r2, [pc, #24]	@ (8001178 <__aeabi_ui2f+0x88>)
 8001160:	4022      	ands	r2, r4
 8001162:	0761      	lsls	r1, r4, #29
 8001164:	d1e2      	bne.n	800112c <__aeabi_ui2f+0x3c>
 8001166:	08d4      	lsrs	r4, r2, #3
 8001168:	0264      	lsls	r4, r4, #9
 800116a:	0a64      	lsrs	r4, r4, #9
 800116c:	b2d8      	uxtb	r0, r3
 800116e:	e7d2      	b.n	8001116 <__aeabi_ui2f+0x26>
 8001170:	0264      	lsls	r4, r4, #9
 8001172:	0a64      	lsrs	r4, r4, #9
 8001174:	308e      	adds	r0, #142	@ 0x8e
 8001176:	e7ce      	b.n	8001116 <__aeabi_ui2f+0x26>
 8001178:	fbffffff 	.word	0xfbffffff

0800117c <__aeabi_dmul>:
 800117c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800117e:	4657      	mov	r7, sl
 8001180:	464e      	mov	r6, r9
 8001182:	46de      	mov	lr, fp
 8001184:	4645      	mov	r5, r8
 8001186:	b5e0      	push	{r5, r6, r7, lr}
 8001188:	001f      	movs	r7, r3
 800118a:	030b      	lsls	r3, r1, #12
 800118c:	0b1b      	lsrs	r3, r3, #12
 800118e:	0016      	movs	r6, r2
 8001190:	469a      	mov	sl, r3
 8001192:	0fca      	lsrs	r2, r1, #31
 8001194:	004b      	lsls	r3, r1, #1
 8001196:	0004      	movs	r4, r0
 8001198:	4691      	mov	r9, r2
 800119a:	b085      	sub	sp, #20
 800119c:	0d5b      	lsrs	r3, r3, #21
 800119e:	d100      	bne.n	80011a2 <__aeabi_dmul+0x26>
 80011a0:	e1cf      	b.n	8001542 <__aeabi_dmul+0x3c6>
 80011a2:	4acd      	ldr	r2, [pc, #820]	@ (80014d8 <__aeabi_dmul+0x35c>)
 80011a4:	4293      	cmp	r3, r2
 80011a6:	d055      	beq.n	8001254 <__aeabi_dmul+0xd8>
 80011a8:	4651      	mov	r1, sl
 80011aa:	0f42      	lsrs	r2, r0, #29
 80011ac:	00c9      	lsls	r1, r1, #3
 80011ae:	430a      	orrs	r2, r1
 80011b0:	2180      	movs	r1, #128	@ 0x80
 80011b2:	0409      	lsls	r1, r1, #16
 80011b4:	4311      	orrs	r1, r2
 80011b6:	00c2      	lsls	r2, r0, #3
 80011b8:	4690      	mov	r8, r2
 80011ba:	4ac8      	ldr	r2, [pc, #800]	@ (80014dc <__aeabi_dmul+0x360>)
 80011bc:	468a      	mov	sl, r1
 80011be:	4693      	mov	fp, r2
 80011c0:	449b      	add	fp, r3
 80011c2:	2300      	movs	r3, #0
 80011c4:	2500      	movs	r5, #0
 80011c6:	9302      	str	r3, [sp, #8]
 80011c8:	033c      	lsls	r4, r7, #12
 80011ca:	007b      	lsls	r3, r7, #1
 80011cc:	0ffa      	lsrs	r2, r7, #31
 80011ce:	9601      	str	r6, [sp, #4]
 80011d0:	0b24      	lsrs	r4, r4, #12
 80011d2:	0d5b      	lsrs	r3, r3, #21
 80011d4:	9200      	str	r2, [sp, #0]
 80011d6:	d100      	bne.n	80011da <__aeabi_dmul+0x5e>
 80011d8:	e188      	b.n	80014ec <__aeabi_dmul+0x370>
 80011da:	4abf      	ldr	r2, [pc, #764]	@ (80014d8 <__aeabi_dmul+0x35c>)
 80011dc:	4293      	cmp	r3, r2
 80011de:	d100      	bne.n	80011e2 <__aeabi_dmul+0x66>
 80011e0:	e092      	b.n	8001308 <__aeabi_dmul+0x18c>
 80011e2:	4abe      	ldr	r2, [pc, #760]	@ (80014dc <__aeabi_dmul+0x360>)
 80011e4:	4694      	mov	ip, r2
 80011e6:	4463      	add	r3, ip
 80011e8:	449b      	add	fp, r3
 80011ea:	2d0a      	cmp	r5, #10
 80011ec:	dc42      	bgt.n	8001274 <__aeabi_dmul+0xf8>
 80011ee:	00e4      	lsls	r4, r4, #3
 80011f0:	0f73      	lsrs	r3, r6, #29
 80011f2:	4323      	orrs	r3, r4
 80011f4:	2480      	movs	r4, #128	@ 0x80
 80011f6:	4649      	mov	r1, r9
 80011f8:	0424      	lsls	r4, r4, #16
 80011fa:	431c      	orrs	r4, r3
 80011fc:	00f3      	lsls	r3, r6, #3
 80011fe:	9301      	str	r3, [sp, #4]
 8001200:	9b00      	ldr	r3, [sp, #0]
 8001202:	2000      	movs	r0, #0
 8001204:	4059      	eors	r1, r3
 8001206:	b2cb      	uxtb	r3, r1
 8001208:	9303      	str	r3, [sp, #12]
 800120a:	2d02      	cmp	r5, #2
 800120c:	dc00      	bgt.n	8001210 <__aeabi_dmul+0x94>
 800120e:	e094      	b.n	800133a <__aeabi_dmul+0x1be>
 8001210:	2301      	movs	r3, #1
 8001212:	40ab      	lsls	r3, r5
 8001214:	001d      	movs	r5, r3
 8001216:	23a6      	movs	r3, #166	@ 0xa6
 8001218:	002a      	movs	r2, r5
 800121a:	00db      	lsls	r3, r3, #3
 800121c:	401a      	ands	r2, r3
 800121e:	421d      	tst	r5, r3
 8001220:	d000      	beq.n	8001224 <__aeabi_dmul+0xa8>
 8001222:	e229      	b.n	8001678 <__aeabi_dmul+0x4fc>
 8001224:	2390      	movs	r3, #144	@ 0x90
 8001226:	009b      	lsls	r3, r3, #2
 8001228:	421d      	tst	r5, r3
 800122a:	d100      	bne.n	800122e <__aeabi_dmul+0xb2>
 800122c:	e24d      	b.n	80016ca <__aeabi_dmul+0x54e>
 800122e:	2300      	movs	r3, #0
 8001230:	2480      	movs	r4, #128	@ 0x80
 8001232:	4699      	mov	r9, r3
 8001234:	0324      	lsls	r4, r4, #12
 8001236:	4ba8      	ldr	r3, [pc, #672]	@ (80014d8 <__aeabi_dmul+0x35c>)
 8001238:	0010      	movs	r0, r2
 800123a:	464a      	mov	r2, r9
 800123c:	051b      	lsls	r3, r3, #20
 800123e:	4323      	orrs	r3, r4
 8001240:	07d2      	lsls	r2, r2, #31
 8001242:	4313      	orrs	r3, r2
 8001244:	0019      	movs	r1, r3
 8001246:	b005      	add	sp, #20
 8001248:	bcf0      	pop	{r4, r5, r6, r7}
 800124a:	46bb      	mov	fp, r7
 800124c:	46b2      	mov	sl, r6
 800124e:	46a9      	mov	r9, r5
 8001250:	46a0      	mov	r8, r4
 8001252:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001254:	4652      	mov	r2, sl
 8001256:	4302      	orrs	r2, r0
 8001258:	4690      	mov	r8, r2
 800125a:	d000      	beq.n	800125e <__aeabi_dmul+0xe2>
 800125c:	e1ac      	b.n	80015b8 <__aeabi_dmul+0x43c>
 800125e:	469b      	mov	fp, r3
 8001260:	2302      	movs	r3, #2
 8001262:	4692      	mov	sl, r2
 8001264:	2508      	movs	r5, #8
 8001266:	9302      	str	r3, [sp, #8]
 8001268:	e7ae      	b.n	80011c8 <__aeabi_dmul+0x4c>
 800126a:	9b00      	ldr	r3, [sp, #0]
 800126c:	46a2      	mov	sl, r4
 800126e:	4699      	mov	r9, r3
 8001270:	9b01      	ldr	r3, [sp, #4]
 8001272:	4698      	mov	r8, r3
 8001274:	9b02      	ldr	r3, [sp, #8]
 8001276:	2b02      	cmp	r3, #2
 8001278:	d100      	bne.n	800127c <__aeabi_dmul+0x100>
 800127a:	e1ca      	b.n	8001612 <__aeabi_dmul+0x496>
 800127c:	2b03      	cmp	r3, #3
 800127e:	d100      	bne.n	8001282 <__aeabi_dmul+0x106>
 8001280:	e192      	b.n	80015a8 <__aeabi_dmul+0x42c>
 8001282:	2b01      	cmp	r3, #1
 8001284:	d110      	bne.n	80012a8 <__aeabi_dmul+0x12c>
 8001286:	2300      	movs	r3, #0
 8001288:	2400      	movs	r4, #0
 800128a:	2200      	movs	r2, #0
 800128c:	e7d4      	b.n	8001238 <__aeabi_dmul+0xbc>
 800128e:	2201      	movs	r2, #1
 8001290:	087b      	lsrs	r3, r7, #1
 8001292:	403a      	ands	r2, r7
 8001294:	4313      	orrs	r3, r2
 8001296:	4652      	mov	r2, sl
 8001298:	07d2      	lsls	r2, r2, #31
 800129a:	4313      	orrs	r3, r2
 800129c:	4698      	mov	r8, r3
 800129e:	4653      	mov	r3, sl
 80012a0:	085b      	lsrs	r3, r3, #1
 80012a2:	469a      	mov	sl, r3
 80012a4:	9b03      	ldr	r3, [sp, #12]
 80012a6:	4699      	mov	r9, r3
 80012a8:	465b      	mov	r3, fp
 80012aa:	1c58      	adds	r0, r3, #1
 80012ac:	2380      	movs	r3, #128	@ 0x80
 80012ae:	00db      	lsls	r3, r3, #3
 80012b0:	445b      	add	r3, fp
 80012b2:	2b00      	cmp	r3, #0
 80012b4:	dc00      	bgt.n	80012b8 <__aeabi_dmul+0x13c>
 80012b6:	e1b1      	b.n	800161c <__aeabi_dmul+0x4a0>
 80012b8:	4642      	mov	r2, r8
 80012ba:	0752      	lsls	r2, r2, #29
 80012bc:	d00b      	beq.n	80012d6 <__aeabi_dmul+0x15a>
 80012be:	220f      	movs	r2, #15
 80012c0:	4641      	mov	r1, r8
 80012c2:	400a      	ands	r2, r1
 80012c4:	2a04      	cmp	r2, #4
 80012c6:	d006      	beq.n	80012d6 <__aeabi_dmul+0x15a>
 80012c8:	4642      	mov	r2, r8
 80012ca:	1d11      	adds	r1, r2, #4
 80012cc:	4541      	cmp	r1, r8
 80012ce:	4192      	sbcs	r2, r2
 80012d0:	4688      	mov	r8, r1
 80012d2:	4252      	negs	r2, r2
 80012d4:	4492      	add	sl, r2
 80012d6:	4652      	mov	r2, sl
 80012d8:	01d2      	lsls	r2, r2, #7
 80012da:	d506      	bpl.n	80012ea <__aeabi_dmul+0x16e>
 80012dc:	4652      	mov	r2, sl
 80012de:	4b80      	ldr	r3, [pc, #512]	@ (80014e0 <__aeabi_dmul+0x364>)
 80012e0:	401a      	ands	r2, r3
 80012e2:	2380      	movs	r3, #128	@ 0x80
 80012e4:	4692      	mov	sl, r2
 80012e6:	00db      	lsls	r3, r3, #3
 80012e8:	18c3      	adds	r3, r0, r3
 80012ea:	4a7e      	ldr	r2, [pc, #504]	@ (80014e4 <__aeabi_dmul+0x368>)
 80012ec:	4293      	cmp	r3, r2
 80012ee:	dd00      	ble.n	80012f2 <__aeabi_dmul+0x176>
 80012f0:	e18f      	b.n	8001612 <__aeabi_dmul+0x496>
 80012f2:	4642      	mov	r2, r8
 80012f4:	08d1      	lsrs	r1, r2, #3
 80012f6:	4652      	mov	r2, sl
 80012f8:	0752      	lsls	r2, r2, #29
 80012fa:	430a      	orrs	r2, r1
 80012fc:	4651      	mov	r1, sl
 80012fe:	055b      	lsls	r3, r3, #21
 8001300:	024c      	lsls	r4, r1, #9
 8001302:	0b24      	lsrs	r4, r4, #12
 8001304:	0d5b      	lsrs	r3, r3, #21
 8001306:	e797      	b.n	8001238 <__aeabi_dmul+0xbc>
 8001308:	4b73      	ldr	r3, [pc, #460]	@ (80014d8 <__aeabi_dmul+0x35c>)
 800130a:	4326      	orrs	r6, r4
 800130c:	469c      	mov	ip, r3
 800130e:	44e3      	add	fp, ip
 8001310:	2e00      	cmp	r6, #0
 8001312:	d100      	bne.n	8001316 <__aeabi_dmul+0x19a>
 8001314:	e16f      	b.n	80015f6 <__aeabi_dmul+0x47a>
 8001316:	2303      	movs	r3, #3
 8001318:	4649      	mov	r1, r9
 800131a:	431d      	orrs	r5, r3
 800131c:	9b00      	ldr	r3, [sp, #0]
 800131e:	4059      	eors	r1, r3
 8001320:	b2cb      	uxtb	r3, r1
 8001322:	9303      	str	r3, [sp, #12]
 8001324:	2d0a      	cmp	r5, #10
 8001326:	dd00      	ble.n	800132a <__aeabi_dmul+0x1ae>
 8001328:	e133      	b.n	8001592 <__aeabi_dmul+0x416>
 800132a:	2301      	movs	r3, #1
 800132c:	40ab      	lsls	r3, r5
 800132e:	001d      	movs	r5, r3
 8001330:	2303      	movs	r3, #3
 8001332:	9302      	str	r3, [sp, #8]
 8001334:	2288      	movs	r2, #136	@ 0x88
 8001336:	422a      	tst	r2, r5
 8001338:	d197      	bne.n	800126a <__aeabi_dmul+0xee>
 800133a:	4642      	mov	r2, r8
 800133c:	4643      	mov	r3, r8
 800133e:	0412      	lsls	r2, r2, #16
 8001340:	0c12      	lsrs	r2, r2, #16
 8001342:	0016      	movs	r6, r2
 8001344:	9801      	ldr	r0, [sp, #4]
 8001346:	0c1d      	lsrs	r5, r3, #16
 8001348:	0c03      	lsrs	r3, r0, #16
 800134a:	0400      	lsls	r0, r0, #16
 800134c:	0c00      	lsrs	r0, r0, #16
 800134e:	4346      	muls	r6, r0
 8001350:	46b4      	mov	ip, r6
 8001352:	001e      	movs	r6, r3
 8001354:	436e      	muls	r6, r5
 8001356:	9600      	str	r6, [sp, #0]
 8001358:	0016      	movs	r6, r2
 800135a:	0007      	movs	r7, r0
 800135c:	435e      	muls	r6, r3
 800135e:	4661      	mov	r1, ip
 8001360:	46b0      	mov	r8, r6
 8001362:	436f      	muls	r7, r5
 8001364:	0c0e      	lsrs	r6, r1, #16
 8001366:	44b8      	add	r8, r7
 8001368:	4446      	add	r6, r8
 800136a:	42b7      	cmp	r7, r6
 800136c:	d905      	bls.n	800137a <__aeabi_dmul+0x1fe>
 800136e:	2180      	movs	r1, #128	@ 0x80
 8001370:	0249      	lsls	r1, r1, #9
 8001372:	4688      	mov	r8, r1
 8001374:	9f00      	ldr	r7, [sp, #0]
 8001376:	4447      	add	r7, r8
 8001378:	9700      	str	r7, [sp, #0]
 800137a:	4661      	mov	r1, ip
 800137c:	0409      	lsls	r1, r1, #16
 800137e:	0c09      	lsrs	r1, r1, #16
 8001380:	0c37      	lsrs	r7, r6, #16
 8001382:	0436      	lsls	r6, r6, #16
 8001384:	468c      	mov	ip, r1
 8001386:	0031      	movs	r1, r6
 8001388:	4461      	add	r1, ip
 800138a:	9101      	str	r1, [sp, #4]
 800138c:	0011      	movs	r1, r2
 800138e:	0c26      	lsrs	r6, r4, #16
 8001390:	0424      	lsls	r4, r4, #16
 8001392:	0c24      	lsrs	r4, r4, #16
 8001394:	4361      	muls	r1, r4
 8001396:	468c      	mov	ip, r1
 8001398:	0021      	movs	r1, r4
 800139a:	4369      	muls	r1, r5
 800139c:	4689      	mov	r9, r1
 800139e:	4661      	mov	r1, ip
 80013a0:	0c09      	lsrs	r1, r1, #16
 80013a2:	4688      	mov	r8, r1
 80013a4:	4372      	muls	r2, r6
 80013a6:	444a      	add	r2, r9
 80013a8:	4442      	add	r2, r8
 80013aa:	4375      	muls	r5, r6
 80013ac:	4591      	cmp	r9, r2
 80013ae:	d903      	bls.n	80013b8 <__aeabi_dmul+0x23c>
 80013b0:	2180      	movs	r1, #128	@ 0x80
 80013b2:	0249      	lsls	r1, r1, #9
 80013b4:	4688      	mov	r8, r1
 80013b6:	4445      	add	r5, r8
 80013b8:	0c11      	lsrs	r1, r2, #16
 80013ba:	4688      	mov	r8, r1
 80013bc:	4661      	mov	r1, ip
 80013be:	0409      	lsls	r1, r1, #16
 80013c0:	0c09      	lsrs	r1, r1, #16
 80013c2:	468c      	mov	ip, r1
 80013c4:	0412      	lsls	r2, r2, #16
 80013c6:	4462      	add	r2, ip
 80013c8:	18b9      	adds	r1, r7, r2
 80013ca:	9102      	str	r1, [sp, #8]
 80013cc:	4651      	mov	r1, sl
 80013ce:	0c09      	lsrs	r1, r1, #16
 80013d0:	468c      	mov	ip, r1
 80013d2:	4651      	mov	r1, sl
 80013d4:	040f      	lsls	r7, r1, #16
 80013d6:	0c3f      	lsrs	r7, r7, #16
 80013d8:	0039      	movs	r1, r7
 80013da:	4341      	muls	r1, r0
 80013dc:	4445      	add	r5, r8
 80013de:	4688      	mov	r8, r1
 80013e0:	4661      	mov	r1, ip
 80013e2:	4341      	muls	r1, r0
 80013e4:	468a      	mov	sl, r1
 80013e6:	4641      	mov	r1, r8
 80013e8:	4660      	mov	r0, ip
 80013ea:	0c09      	lsrs	r1, r1, #16
 80013ec:	4689      	mov	r9, r1
 80013ee:	4358      	muls	r0, r3
 80013f0:	437b      	muls	r3, r7
 80013f2:	4453      	add	r3, sl
 80013f4:	444b      	add	r3, r9
 80013f6:	459a      	cmp	sl, r3
 80013f8:	d903      	bls.n	8001402 <__aeabi_dmul+0x286>
 80013fa:	2180      	movs	r1, #128	@ 0x80
 80013fc:	0249      	lsls	r1, r1, #9
 80013fe:	4689      	mov	r9, r1
 8001400:	4448      	add	r0, r9
 8001402:	0c19      	lsrs	r1, r3, #16
 8001404:	4689      	mov	r9, r1
 8001406:	4641      	mov	r1, r8
 8001408:	0409      	lsls	r1, r1, #16
 800140a:	0c09      	lsrs	r1, r1, #16
 800140c:	4688      	mov	r8, r1
 800140e:	0039      	movs	r1, r7
 8001410:	4361      	muls	r1, r4
 8001412:	041b      	lsls	r3, r3, #16
 8001414:	4443      	add	r3, r8
 8001416:	4688      	mov	r8, r1
 8001418:	4661      	mov	r1, ip
 800141a:	434c      	muls	r4, r1
 800141c:	4371      	muls	r1, r6
 800141e:	468c      	mov	ip, r1
 8001420:	4641      	mov	r1, r8
 8001422:	4377      	muls	r7, r6
 8001424:	0c0e      	lsrs	r6, r1, #16
 8001426:	193f      	adds	r7, r7, r4
 8001428:	19f6      	adds	r6, r6, r7
 800142a:	4448      	add	r0, r9
 800142c:	42b4      	cmp	r4, r6
 800142e:	d903      	bls.n	8001438 <__aeabi_dmul+0x2bc>
 8001430:	2180      	movs	r1, #128	@ 0x80
 8001432:	0249      	lsls	r1, r1, #9
 8001434:	4689      	mov	r9, r1
 8001436:	44cc      	add	ip, r9
 8001438:	9902      	ldr	r1, [sp, #8]
 800143a:	9f00      	ldr	r7, [sp, #0]
 800143c:	4689      	mov	r9, r1
 800143e:	0431      	lsls	r1, r6, #16
 8001440:	444f      	add	r7, r9
 8001442:	4689      	mov	r9, r1
 8001444:	4641      	mov	r1, r8
 8001446:	4297      	cmp	r7, r2
 8001448:	4192      	sbcs	r2, r2
 800144a:	040c      	lsls	r4, r1, #16
 800144c:	0c24      	lsrs	r4, r4, #16
 800144e:	444c      	add	r4, r9
 8001450:	18ff      	adds	r7, r7, r3
 8001452:	4252      	negs	r2, r2
 8001454:	1964      	adds	r4, r4, r5
 8001456:	18a1      	adds	r1, r4, r2
 8001458:	429f      	cmp	r7, r3
 800145a:	419b      	sbcs	r3, r3
 800145c:	4688      	mov	r8, r1
 800145e:	4682      	mov	sl, r0
 8001460:	425b      	negs	r3, r3
 8001462:	4699      	mov	r9, r3
 8001464:	4590      	cmp	r8, r2
 8001466:	4192      	sbcs	r2, r2
 8001468:	42ac      	cmp	r4, r5
 800146a:	41a4      	sbcs	r4, r4
 800146c:	44c2      	add	sl, r8
 800146e:	44d1      	add	r9, sl
 8001470:	4252      	negs	r2, r2
 8001472:	4264      	negs	r4, r4
 8001474:	4314      	orrs	r4, r2
 8001476:	4599      	cmp	r9, r3
 8001478:	419b      	sbcs	r3, r3
 800147a:	4582      	cmp	sl, r0
 800147c:	4192      	sbcs	r2, r2
 800147e:	425b      	negs	r3, r3
 8001480:	4252      	negs	r2, r2
 8001482:	4313      	orrs	r3, r2
 8001484:	464a      	mov	r2, r9
 8001486:	0c36      	lsrs	r6, r6, #16
 8001488:	19a4      	adds	r4, r4, r6
 800148a:	18e3      	adds	r3, r4, r3
 800148c:	4463      	add	r3, ip
 800148e:	025b      	lsls	r3, r3, #9
 8001490:	0dd2      	lsrs	r2, r2, #23
 8001492:	431a      	orrs	r2, r3
 8001494:	9901      	ldr	r1, [sp, #4]
 8001496:	4692      	mov	sl, r2
 8001498:	027a      	lsls	r2, r7, #9
 800149a:	430a      	orrs	r2, r1
 800149c:	1e50      	subs	r0, r2, #1
 800149e:	4182      	sbcs	r2, r0
 80014a0:	0dff      	lsrs	r7, r7, #23
 80014a2:	4317      	orrs	r7, r2
 80014a4:	464a      	mov	r2, r9
 80014a6:	0252      	lsls	r2, r2, #9
 80014a8:	4317      	orrs	r7, r2
 80014aa:	46b8      	mov	r8, r7
 80014ac:	01db      	lsls	r3, r3, #7
 80014ae:	d500      	bpl.n	80014b2 <__aeabi_dmul+0x336>
 80014b0:	e6ed      	b.n	800128e <__aeabi_dmul+0x112>
 80014b2:	4b0d      	ldr	r3, [pc, #52]	@ (80014e8 <__aeabi_dmul+0x36c>)
 80014b4:	9a03      	ldr	r2, [sp, #12]
 80014b6:	445b      	add	r3, fp
 80014b8:	4691      	mov	r9, r2
 80014ba:	2b00      	cmp	r3, #0
 80014bc:	dc00      	bgt.n	80014c0 <__aeabi_dmul+0x344>
 80014be:	e0ac      	b.n	800161a <__aeabi_dmul+0x49e>
 80014c0:	003a      	movs	r2, r7
 80014c2:	0752      	lsls	r2, r2, #29
 80014c4:	d100      	bne.n	80014c8 <__aeabi_dmul+0x34c>
 80014c6:	e710      	b.n	80012ea <__aeabi_dmul+0x16e>
 80014c8:	220f      	movs	r2, #15
 80014ca:	4658      	mov	r0, fp
 80014cc:	403a      	ands	r2, r7
 80014ce:	2a04      	cmp	r2, #4
 80014d0:	d000      	beq.n	80014d4 <__aeabi_dmul+0x358>
 80014d2:	e6f9      	b.n	80012c8 <__aeabi_dmul+0x14c>
 80014d4:	e709      	b.n	80012ea <__aeabi_dmul+0x16e>
 80014d6:	46c0      	nop			@ (mov r8, r8)
 80014d8:	000007ff 	.word	0x000007ff
 80014dc:	fffffc01 	.word	0xfffffc01
 80014e0:	feffffff 	.word	0xfeffffff
 80014e4:	000007fe 	.word	0x000007fe
 80014e8:	000003ff 	.word	0x000003ff
 80014ec:	0022      	movs	r2, r4
 80014ee:	4332      	orrs	r2, r6
 80014f0:	d06f      	beq.n	80015d2 <__aeabi_dmul+0x456>
 80014f2:	2c00      	cmp	r4, #0
 80014f4:	d100      	bne.n	80014f8 <__aeabi_dmul+0x37c>
 80014f6:	e0c2      	b.n	800167e <__aeabi_dmul+0x502>
 80014f8:	0020      	movs	r0, r4
 80014fa:	f000 fe2b 	bl	8002154 <__clzsi2>
 80014fe:	0002      	movs	r2, r0
 8001500:	0003      	movs	r3, r0
 8001502:	3a0b      	subs	r2, #11
 8001504:	201d      	movs	r0, #29
 8001506:	1a82      	subs	r2, r0, r2
 8001508:	0030      	movs	r0, r6
 800150a:	0019      	movs	r1, r3
 800150c:	40d0      	lsrs	r0, r2
 800150e:	3908      	subs	r1, #8
 8001510:	408c      	lsls	r4, r1
 8001512:	0002      	movs	r2, r0
 8001514:	4322      	orrs	r2, r4
 8001516:	0034      	movs	r4, r6
 8001518:	408c      	lsls	r4, r1
 800151a:	4659      	mov	r1, fp
 800151c:	1acb      	subs	r3, r1, r3
 800151e:	4986      	ldr	r1, [pc, #536]	@ (8001738 <__aeabi_dmul+0x5bc>)
 8001520:	468b      	mov	fp, r1
 8001522:	449b      	add	fp, r3
 8001524:	2d0a      	cmp	r5, #10
 8001526:	dd00      	ble.n	800152a <__aeabi_dmul+0x3ae>
 8001528:	e6a4      	b.n	8001274 <__aeabi_dmul+0xf8>
 800152a:	4649      	mov	r1, r9
 800152c:	9b00      	ldr	r3, [sp, #0]
 800152e:	9401      	str	r4, [sp, #4]
 8001530:	4059      	eors	r1, r3
 8001532:	b2cb      	uxtb	r3, r1
 8001534:	0014      	movs	r4, r2
 8001536:	2000      	movs	r0, #0
 8001538:	9303      	str	r3, [sp, #12]
 800153a:	2d02      	cmp	r5, #2
 800153c:	dd00      	ble.n	8001540 <__aeabi_dmul+0x3c4>
 800153e:	e667      	b.n	8001210 <__aeabi_dmul+0x94>
 8001540:	e6fb      	b.n	800133a <__aeabi_dmul+0x1be>
 8001542:	4653      	mov	r3, sl
 8001544:	4303      	orrs	r3, r0
 8001546:	4698      	mov	r8, r3
 8001548:	d03c      	beq.n	80015c4 <__aeabi_dmul+0x448>
 800154a:	4653      	mov	r3, sl
 800154c:	2b00      	cmp	r3, #0
 800154e:	d100      	bne.n	8001552 <__aeabi_dmul+0x3d6>
 8001550:	e0a3      	b.n	800169a <__aeabi_dmul+0x51e>
 8001552:	4650      	mov	r0, sl
 8001554:	f000 fdfe 	bl	8002154 <__clzsi2>
 8001558:	230b      	movs	r3, #11
 800155a:	425b      	negs	r3, r3
 800155c:	469c      	mov	ip, r3
 800155e:	0002      	movs	r2, r0
 8001560:	4484      	add	ip, r0
 8001562:	0011      	movs	r1, r2
 8001564:	4650      	mov	r0, sl
 8001566:	3908      	subs	r1, #8
 8001568:	4088      	lsls	r0, r1
 800156a:	231d      	movs	r3, #29
 800156c:	4680      	mov	r8, r0
 800156e:	4660      	mov	r0, ip
 8001570:	1a1b      	subs	r3, r3, r0
 8001572:	0020      	movs	r0, r4
 8001574:	40d8      	lsrs	r0, r3
 8001576:	0003      	movs	r3, r0
 8001578:	4640      	mov	r0, r8
 800157a:	4303      	orrs	r3, r0
 800157c:	469a      	mov	sl, r3
 800157e:	0023      	movs	r3, r4
 8001580:	408b      	lsls	r3, r1
 8001582:	4698      	mov	r8, r3
 8001584:	4b6c      	ldr	r3, [pc, #432]	@ (8001738 <__aeabi_dmul+0x5bc>)
 8001586:	2500      	movs	r5, #0
 8001588:	1a9b      	subs	r3, r3, r2
 800158a:	469b      	mov	fp, r3
 800158c:	2300      	movs	r3, #0
 800158e:	9302      	str	r3, [sp, #8]
 8001590:	e61a      	b.n	80011c8 <__aeabi_dmul+0x4c>
 8001592:	2d0f      	cmp	r5, #15
 8001594:	d000      	beq.n	8001598 <__aeabi_dmul+0x41c>
 8001596:	e0c9      	b.n	800172c <__aeabi_dmul+0x5b0>
 8001598:	2380      	movs	r3, #128	@ 0x80
 800159a:	4652      	mov	r2, sl
 800159c:	031b      	lsls	r3, r3, #12
 800159e:	421a      	tst	r2, r3
 80015a0:	d002      	beq.n	80015a8 <__aeabi_dmul+0x42c>
 80015a2:	421c      	tst	r4, r3
 80015a4:	d100      	bne.n	80015a8 <__aeabi_dmul+0x42c>
 80015a6:	e092      	b.n	80016ce <__aeabi_dmul+0x552>
 80015a8:	2480      	movs	r4, #128	@ 0x80
 80015aa:	4653      	mov	r3, sl
 80015ac:	0324      	lsls	r4, r4, #12
 80015ae:	431c      	orrs	r4, r3
 80015b0:	0324      	lsls	r4, r4, #12
 80015b2:	4642      	mov	r2, r8
 80015b4:	0b24      	lsrs	r4, r4, #12
 80015b6:	e63e      	b.n	8001236 <__aeabi_dmul+0xba>
 80015b8:	469b      	mov	fp, r3
 80015ba:	2303      	movs	r3, #3
 80015bc:	4680      	mov	r8, r0
 80015be:	250c      	movs	r5, #12
 80015c0:	9302      	str	r3, [sp, #8]
 80015c2:	e601      	b.n	80011c8 <__aeabi_dmul+0x4c>
 80015c4:	2300      	movs	r3, #0
 80015c6:	469a      	mov	sl, r3
 80015c8:	469b      	mov	fp, r3
 80015ca:	3301      	adds	r3, #1
 80015cc:	2504      	movs	r5, #4
 80015ce:	9302      	str	r3, [sp, #8]
 80015d0:	e5fa      	b.n	80011c8 <__aeabi_dmul+0x4c>
 80015d2:	2101      	movs	r1, #1
 80015d4:	430d      	orrs	r5, r1
 80015d6:	2d0a      	cmp	r5, #10
 80015d8:	dd00      	ble.n	80015dc <__aeabi_dmul+0x460>
 80015da:	e64b      	b.n	8001274 <__aeabi_dmul+0xf8>
 80015dc:	4649      	mov	r1, r9
 80015de:	9800      	ldr	r0, [sp, #0]
 80015e0:	4041      	eors	r1, r0
 80015e2:	b2c9      	uxtb	r1, r1
 80015e4:	9103      	str	r1, [sp, #12]
 80015e6:	2d02      	cmp	r5, #2
 80015e8:	dc00      	bgt.n	80015ec <__aeabi_dmul+0x470>
 80015ea:	e096      	b.n	800171a <__aeabi_dmul+0x59e>
 80015ec:	2300      	movs	r3, #0
 80015ee:	2400      	movs	r4, #0
 80015f0:	2001      	movs	r0, #1
 80015f2:	9301      	str	r3, [sp, #4]
 80015f4:	e60c      	b.n	8001210 <__aeabi_dmul+0x94>
 80015f6:	4649      	mov	r1, r9
 80015f8:	2302      	movs	r3, #2
 80015fa:	9a00      	ldr	r2, [sp, #0]
 80015fc:	432b      	orrs	r3, r5
 80015fe:	4051      	eors	r1, r2
 8001600:	b2ca      	uxtb	r2, r1
 8001602:	9203      	str	r2, [sp, #12]
 8001604:	2b0a      	cmp	r3, #10
 8001606:	dd00      	ble.n	800160a <__aeabi_dmul+0x48e>
 8001608:	e634      	b.n	8001274 <__aeabi_dmul+0xf8>
 800160a:	2d00      	cmp	r5, #0
 800160c:	d157      	bne.n	80016be <__aeabi_dmul+0x542>
 800160e:	9b03      	ldr	r3, [sp, #12]
 8001610:	4699      	mov	r9, r3
 8001612:	2400      	movs	r4, #0
 8001614:	2200      	movs	r2, #0
 8001616:	4b49      	ldr	r3, [pc, #292]	@ (800173c <__aeabi_dmul+0x5c0>)
 8001618:	e60e      	b.n	8001238 <__aeabi_dmul+0xbc>
 800161a:	4658      	mov	r0, fp
 800161c:	2101      	movs	r1, #1
 800161e:	1ac9      	subs	r1, r1, r3
 8001620:	2938      	cmp	r1, #56	@ 0x38
 8001622:	dd00      	ble.n	8001626 <__aeabi_dmul+0x4aa>
 8001624:	e62f      	b.n	8001286 <__aeabi_dmul+0x10a>
 8001626:	291f      	cmp	r1, #31
 8001628:	dd56      	ble.n	80016d8 <__aeabi_dmul+0x55c>
 800162a:	221f      	movs	r2, #31
 800162c:	4654      	mov	r4, sl
 800162e:	4252      	negs	r2, r2
 8001630:	1ad3      	subs	r3, r2, r3
 8001632:	40dc      	lsrs	r4, r3
 8001634:	2920      	cmp	r1, #32
 8001636:	d007      	beq.n	8001648 <__aeabi_dmul+0x4cc>
 8001638:	4b41      	ldr	r3, [pc, #260]	@ (8001740 <__aeabi_dmul+0x5c4>)
 800163a:	4642      	mov	r2, r8
 800163c:	469c      	mov	ip, r3
 800163e:	4653      	mov	r3, sl
 8001640:	4460      	add	r0, ip
 8001642:	4083      	lsls	r3, r0
 8001644:	431a      	orrs	r2, r3
 8001646:	4690      	mov	r8, r2
 8001648:	4642      	mov	r2, r8
 800164a:	2107      	movs	r1, #7
 800164c:	1e53      	subs	r3, r2, #1
 800164e:	419a      	sbcs	r2, r3
 8001650:	000b      	movs	r3, r1
 8001652:	4322      	orrs	r2, r4
 8001654:	4013      	ands	r3, r2
 8001656:	2400      	movs	r4, #0
 8001658:	4211      	tst	r1, r2
 800165a:	d009      	beq.n	8001670 <__aeabi_dmul+0x4f4>
 800165c:	230f      	movs	r3, #15
 800165e:	4013      	ands	r3, r2
 8001660:	2b04      	cmp	r3, #4
 8001662:	d05d      	beq.n	8001720 <__aeabi_dmul+0x5a4>
 8001664:	1d11      	adds	r1, r2, #4
 8001666:	4291      	cmp	r1, r2
 8001668:	419b      	sbcs	r3, r3
 800166a:	000a      	movs	r2, r1
 800166c:	425b      	negs	r3, r3
 800166e:	075b      	lsls	r3, r3, #29
 8001670:	08d2      	lsrs	r2, r2, #3
 8001672:	431a      	orrs	r2, r3
 8001674:	2300      	movs	r3, #0
 8001676:	e5df      	b.n	8001238 <__aeabi_dmul+0xbc>
 8001678:	9b03      	ldr	r3, [sp, #12]
 800167a:	4699      	mov	r9, r3
 800167c:	e5fa      	b.n	8001274 <__aeabi_dmul+0xf8>
 800167e:	9801      	ldr	r0, [sp, #4]
 8001680:	f000 fd68 	bl	8002154 <__clzsi2>
 8001684:	0002      	movs	r2, r0
 8001686:	0003      	movs	r3, r0
 8001688:	3215      	adds	r2, #21
 800168a:	3320      	adds	r3, #32
 800168c:	2a1c      	cmp	r2, #28
 800168e:	dc00      	bgt.n	8001692 <__aeabi_dmul+0x516>
 8001690:	e738      	b.n	8001504 <__aeabi_dmul+0x388>
 8001692:	9a01      	ldr	r2, [sp, #4]
 8001694:	3808      	subs	r0, #8
 8001696:	4082      	lsls	r2, r0
 8001698:	e73f      	b.n	800151a <__aeabi_dmul+0x39e>
 800169a:	f000 fd5b 	bl	8002154 <__clzsi2>
 800169e:	2315      	movs	r3, #21
 80016a0:	469c      	mov	ip, r3
 80016a2:	4484      	add	ip, r0
 80016a4:	0002      	movs	r2, r0
 80016a6:	4663      	mov	r3, ip
 80016a8:	3220      	adds	r2, #32
 80016aa:	2b1c      	cmp	r3, #28
 80016ac:	dc00      	bgt.n	80016b0 <__aeabi_dmul+0x534>
 80016ae:	e758      	b.n	8001562 <__aeabi_dmul+0x3e6>
 80016b0:	2300      	movs	r3, #0
 80016b2:	4698      	mov	r8, r3
 80016b4:	0023      	movs	r3, r4
 80016b6:	3808      	subs	r0, #8
 80016b8:	4083      	lsls	r3, r0
 80016ba:	469a      	mov	sl, r3
 80016bc:	e762      	b.n	8001584 <__aeabi_dmul+0x408>
 80016be:	001d      	movs	r5, r3
 80016c0:	2300      	movs	r3, #0
 80016c2:	2400      	movs	r4, #0
 80016c4:	2002      	movs	r0, #2
 80016c6:	9301      	str	r3, [sp, #4]
 80016c8:	e5a2      	b.n	8001210 <__aeabi_dmul+0x94>
 80016ca:	9002      	str	r0, [sp, #8]
 80016cc:	e632      	b.n	8001334 <__aeabi_dmul+0x1b8>
 80016ce:	431c      	orrs	r4, r3
 80016d0:	9b00      	ldr	r3, [sp, #0]
 80016d2:	9a01      	ldr	r2, [sp, #4]
 80016d4:	4699      	mov	r9, r3
 80016d6:	e5ae      	b.n	8001236 <__aeabi_dmul+0xba>
 80016d8:	4b1a      	ldr	r3, [pc, #104]	@ (8001744 <__aeabi_dmul+0x5c8>)
 80016da:	4652      	mov	r2, sl
 80016dc:	18c3      	adds	r3, r0, r3
 80016de:	4640      	mov	r0, r8
 80016e0:	409a      	lsls	r2, r3
 80016e2:	40c8      	lsrs	r0, r1
 80016e4:	4302      	orrs	r2, r0
 80016e6:	4640      	mov	r0, r8
 80016e8:	4098      	lsls	r0, r3
 80016ea:	0003      	movs	r3, r0
 80016ec:	1e58      	subs	r0, r3, #1
 80016ee:	4183      	sbcs	r3, r0
 80016f0:	4654      	mov	r4, sl
 80016f2:	431a      	orrs	r2, r3
 80016f4:	40cc      	lsrs	r4, r1
 80016f6:	0753      	lsls	r3, r2, #29
 80016f8:	d009      	beq.n	800170e <__aeabi_dmul+0x592>
 80016fa:	230f      	movs	r3, #15
 80016fc:	4013      	ands	r3, r2
 80016fe:	2b04      	cmp	r3, #4
 8001700:	d005      	beq.n	800170e <__aeabi_dmul+0x592>
 8001702:	1d13      	adds	r3, r2, #4
 8001704:	4293      	cmp	r3, r2
 8001706:	4192      	sbcs	r2, r2
 8001708:	4252      	negs	r2, r2
 800170a:	18a4      	adds	r4, r4, r2
 800170c:	001a      	movs	r2, r3
 800170e:	0223      	lsls	r3, r4, #8
 8001710:	d508      	bpl.n	8001724 <__aeabi_dmul+0x5a8>
 8001712:	2301      	movs	r3, #1
 8001714:	2400      	movs	r4, #0
 8001716:	2200      	movs	r2, #0
 8001718:	e58e      	b.n	8001238 <__aeabi_dmul+0xbc>
 800171a:	4689      	mov	r9, r1
 800171c:	2400      	movs	r4, #0
 800171e:	e58b      	b.n	8001238 <__aeabi_dmul+0xbc>
 8001720:	2300      	movs	r3, #0
 8001722:	e7a5      	b.n	8001670 <__aeabi_dmul+0x4f4>
 8001724:	0763      	lsls	r3, r4, #29
 8001726:	0264      	lsls	r4, r4, #9
 8001728:	0b24      	lsrs	r4, r4, #12
 800172a:	e7a1      	b.n	8001670 <__aeabi_dmul+0x4f4>
 800172c:	9b00      	ldr	r3, [sp, #0]
 800172e:	46a2      	mov	sl, r4
 8001730:	4699      	mov	r9, r3
 8001732:	9b01      	ldr	r3, [sp, #4]
 8001734:	4698      	mov	r8, r3
 8001736:	e737      	b.n	80015a8 <__aeabi_dmul+0x42c>
 8001738:	fffffc0d 	.word	0xfffffc0d
 800173c:	000007ff 	.word	0x000007ff
 8001740:	0000043e 	.word	0x0000043e
 8001744:	0000041e 	.word	0x0000041e

08001748 <__aeabi_dsub>:
 8001748:	b5f0      	push	{r4, r5, r6, r7, lr}
 800174a:	4657      	mov	r7, sl
 800174c:	464e      	mov	r6, r9
 800174e:	4645      	mov	r5, r8
 8001750:	46de      	mov	lr, fp
 8001752:	b5e0      	push	{r5, r6, r7, lr}
 8001754:	b083      	sub	sp, #12
 8001756:	9000      	str	r0, [sp, #0]
 8001758:	9101      	str	r1, [sp, #4]
 800175a:	030c      	lsls	r4, r1, #12
 800175c:	004d      	lsls	r5, r1, #1
 800175e:	0fce      	lsrs	r6, r1, #31
 8001760:	0a61      	lsrs	r1, r4, #9
 8001762:	9c00      	ldr	r4, [sp, #0]
 8001764:	005f      	lsls	r7, r3, #1
 8001766:	0f64      	lsrs	r4, r4, #29
 8001768:	430c      	orrs	r4, r1
 800176a:	9900      	ldr	r1, [sp, #0]
 800176c:	9200      	str	r2, [sp, #0]
 800176e:	9301      	str	r3, [sp, #4]
 8001770:	00c8      	lsls	r0, r1, #3
 8001772:	0319      	lsls	r1, r3, #12
 8001774:	0d7b      	lsrs	r3, r7, #21
 8001776:	4699      	mov	r9, r3
 8001778:	9b01      	ldr	r3, [sp, #4]
 800177a:	4fcc      	ldr	r7, [pc, #816]	@ (8001aac <__aeabi_dsub+0x364>)
 800177c:	0fdb      	lsrs	r3, r3, #31
 800177e:	469c      	mov	ip, r3
 8001780:	0a4b      	lsrs	r3, r1, #9
 8001782:	9900      	ldr	r1, [sp, #0]
 8001784:	4680      	mov	r8, r0
 8001786:	0f49      	lsrs	r1, r1, #29
 8001788:	4319      	orrs	r1, r3
 800178a:	9b00      	ldr	r3, [sp, #0]
 800178c:	468b      	mov	fp, r1
 800178e:	00da      	lsls	r2, r3, #3
 8001790:	4692      	mov	sl, r2
 8001792:	0d6d      	lsrs	r5, r5, #21
 8001794:	45b9      	cmp	r9, r7
 8001796:	d100      	bne.n	800179a <__aeabi_dsub+0x52>
 8001798:	e0bf      	b.n	800191a <__aeabi_dsub+0x1d2>
 800179a:	2301      	movs	r3, #1
 800179c:	4661      	mov	r1, ip
 800179e:	4059      	eors	r1, r3
 80017a0:	464b      	mov	r3, r9
 80017a2:	468c      	mov	ip, r1
 80017a4:	1aeb      	subs	r3, r5, r3
 80017a6:	428e      	cmp	r6, r1
 80017a8:	d075      	beq.n	8001896 <__aeabi_dsub+0x14e>
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	dc00      	bgt.n	80017b0 <__aeabi_dsub+0x68>
 80017ae:	e2a3      	b.n	8001cf8 <__aeabi_dsub+0x5b0>
 80017b0:	4649      	mov	r1, r9
 80017b2:	2900      	cmp	r1, #0
 80017b4:	d100      	bne.n	80017b8 <__aeabi_dsub+0x70>
 80017b6:	e0ce      	b.n	8001956 <__aeabi_dsub+0x20e>
 80017b8:	42bd      	cmp	r5, r7
 80017ba:	d100      	bne.n	80017be <__aeabi_dsub+0x76>
 80017bc:	e200      	b.n	8001bc0 <__aeabi_dsub+0x478>
 80017be:	2701      	movs	r7, #1
 80017c0:	2b38      	cmp	r3, #56	@ 0x38
 80017c2:	dc19      	bgt.n	80017f8 <__aeabi_dsub+0xb0>
 80017c4:	2780      	movs	r7, #128	@ 0x80
 80017c6:	4659      	mov	r1, fp
 80017c8:	043f      	lsls	r7, r7, #16
 80017ca:	4339      	orrs	r1, r7
 80017cc:	468b      	mov	fp, r1
 80017ce:	2b1f      	cmp	r3, #31
 80017d0:	dd00      	ble.n	80017d4 <__aeabi_dsub+0x8c>
 80017d2:	e1fa      	b.n	8001bca <__aeabi_dsub+0x482>
 80017d4:	2720      	movs	r7, #32
 80017d6:	1af9      	subs	r1, r7, r3
 80017d8:	468c      	mov	ip, r1
 80017da:	4659      	mov	r1, fp
 80017dc:	4667      	mov	r7, ip
 80017de:	40b9      	lsls	r1, r7
 80017e0:	000f      	movs	r7, r1
 80017e2:	0011      	movs	r1, r2
 80017e4:	40d9      	lsrs	r1, r3
 80017e6:	430f      	orrs	r7, r1
 80017e8:	4661      	mov	r1, ip
 80017ea:	408a      	lsls	r2, r1
 80017ec:	1e51      	subs	r1, r2, #1
 80017ee:	418a      	sbcs	r2, r1
 80017f0:	4659      	mov	r1, fp
 80017f2:	40d9      	lsrs	r1, r3
 80017f4:	4317      	orrs	r7, r2
 80017f6:	1a64      	subs	r4, r4, r1
 80017f8:	1bc7      	subs	r7, r0, r7
 80017fa:	42b8      	cmp	r0, r7
 80017fc:	4180      	sbcs	r0, r0
 80017fe:	4240      	negs	r0, r0
 8001800:	1a24      	subs	r4, r4, r0
 8001802:	0223      	lsls	r3, r4, #8
 8001804:	d400      	bmi.n	8001808 <__aeabi_dsub+0xc0>
 8001806:	e140      	b.n	8001a8a <__aeabi_dsub+0x342>
 8001808:	0264      	lsls	r4, r4, #9
 800180a:	0a64      	lsrs	r4, r4, #9
 800180c:	2c00      	cmp	r4, #0
 800180e:	d100      	bne.n	8001812 <__aeabi_dsub+0xca>
 8001810:	e154      	b.n	8001abc <__aeabi_dsub+0x374>
 8001812:	0020      	movs	r0, r4
 8001814:	f000 fc9e 	bl	8002154 <__clzsi2>
 8001818:	0003      	movs	r3, r0
 800181a:	3b08      	subs	r3, #8
 800181c:	2120      	movs	r1, #32
 800181e:	0038      	movs	r0, r7
 8001820:	1aca      	subs	r2, r1, r3
 8001822:	40d0      	lsrs	r0, r2
 8001824:	409c      	lsls	r4, r3
 8001826:	0002      	movs	r2, r0
 8001828:	409f      	lsls	r7, r3
 800182a:	4322      	orrs	r2, r4
 800182c:	429d      	cmp	r5, r3
 800182e:	dd00      	ble.n	8001832 <__aeabi_dsub+0xea>
 8001830:	e1a6      	b.n	8001b80 <__aeabi_dsub+0x438>
 8001832:	1b58      	subs	r0, r3, r5
 8001834:	3001      	adds	r0, #1
 8001836:	1a09      	subs	r1, r1, r0
 8001838:	003c      	movs	r4, r7
 800183a:	408f      	lsls	r7, r1
 800183c:	40c4      	lsrs	r4, r0
 800183e:	1e7b      	subs	r3, r7, #1
 8001840:	419f      	sbcs	r7, r3
 8001842:	0013      	movs	r3, r2
 8001844:	408b      	lsls	r3, r1
 8001846:	4327      	orrs	r7, r4
 8001848:	431f      	orrs	r7, r3
 800184a:	40c2      	lsrs	r2, r0
 800184c:	003b      	movs	r3, r7
 800184e:	0014      	movs	r4, r2
 8001850:	2500      	movs	r5, #0
 8001852:	4313      	orrs	r3, r2
 8001854:	d100      	bne.n	8001858 <__aeabi_dsub+0x110>
 8001856:	e1f7      	b.n	8001c48 <__aeabi_dsub+0x500>
 8001858:	077b      	lsls	r3, r7, #29
 800185a:	d100      	bne.n	800185e <__aeabi_dsub+0x116>
 800185c:	e377      	b.n	8001f4e <__aeabi_dsub+0x806>
 800185e:	230f      	movs	r3, #15
 8001860:	0038      	movs	r0, r7
 8001862:	403b      	ands	r3, r7
 8001864:	2b04      	cmp	r3, #4
 8001866:	d004      	beq.n	8001872 <__aeabi_dsub+0x12a>
 8001868:	1d38      	adds	r0, r7, #4
 800186a:	42b8      	cmp	r0, r7
 800186c:	41bf      	sbcs	r7, r7
 800186e:	427f      	negs	r7, r7
 8001870:	19e4      	adds	r4, r4, r7
 8001872:	0223      	lsls	r3, r4, #8
 8001874:	d400      	bmi.n	8001878 <__aeabi_dsub+0x130>
 8001876:	e368      	b.n	8001f4a <__aeabi_dsub+0x802>
 8001878:	4b8c      	ldr	r3, [pc, #560]	@ (8001aac <__aeabi_dsub+0x364>)
 800187a:	3501      	adds	r5, #1
 800187c:	429d      	cmp	r5, r3
 800187e:	d100      	bne.n	8001882 <__aeabi_dsub+0x13a>
 8001880:	e0f4      	b.n	8001a6c <__aeabi_dsub+0x324>
 8001882:	4b8b      	ldr	r3, [pc, #556]	@ (8001ab0 <__aeabi_dsub+0x368>)
 8001884:	056d      	lsls	r5, r5, #21
 8001886:	401c      	ands	r4, r3
 8001888:	0d6d      	lsrs	r5, r5, #21
 800188a:	0767      	lsls	r7, r4, #29
 800188c:	08c0      	lsrs	r0, r0, #3
 800188e:	0264      	lsls	r4, r4, #9
 8001890:	4307      	orrs	r7, r0
 8001892:	0b24      	lsrs	r4, r4, #12
 8001894:	e0ec      	b.n	8001a70 <__aeabi_dsub+0x328>
 8001896:	2b00      	cmp	r3, #0
 8001898:	dc00      	bgt.n	800189c <__aeabi_dsub+0x154>
 800189a:	e329      	b.n	8001ef0 <__aeabi_dsub+0x7a8>
 800189c:	4649      	mov	r1, r9
 800189e:	2900      	cmp	r1, #0
 80018a0:	d000      	beq.n	80018a4 <__aeabi_dsub+0x15c>
 80018a2:	e0d6      	b.n	8001a52 <__aeabi_dsub+0x30a>
 80018a4:	4659      	mov	r1, fp
 80018a6:	4311      	orrs	r1, r2
 80018a8:	d100      	bne.n	80018ac <__aeabi_dsub+0x164>
 80018aa:	e12e      	b.n	8001b0a <__aeabi_dsub+0x3c2>
 80018ac:	1e59      	subs	r1, r3, #1
 80018ae:	2b01      	cmp	r3, #1
 80018b0:	d100      	bne.n	80018b4 <__aeabi_dsub+0x16c>
 80018b2:	e1e6      	b.n	8001c82 <__aeabi_dsub+0x53a>
 80018b4:	42bb      	cmp	r3, r7
 80018b6:	d100      	bne.n	80018ba <__aeabi_dsub+0x172>
 80018b8:	e182      	b.n	8001bc0 <__aeabi_dsub+0x478>
 80018ba:	2701      	movs	r7, #1
 80018bc:	000b      	movs	r3, r1
 80018be:	2938      	cmp	r1, #56	@ 0x38
 80018c0:	dc14      	bgt.n	80018ec <__aeabi_dsub+0x1a4>
 80018c2:	2b1f      	cmp	r3, #31
 80018c4:	dd00      	ble.n	80018c8 <__aeabi_dsub+0x180>
 80018c6:	e23c      	b.n	8001d42 <__aeabi_dsub+0x5fa>
 80018c8:	2720      	movs	r7, #32
 80018ca:	1af9      	subs	r1, r7, r3
 80018cc:	468c      	mov	ip, r1
 80018ce:	4659      	mov	r1, fp
 80018d0:	4667      	mov	r7, ip
 80018d2:	40b9      	lsls	r1, r7
 80018d4:	000f      	movs	r7, r1
 80018d6:	0011      	movs	r1, r2
 80018d8:	40d9      	lsrs	r1, r3
 80018da:	430f      	orrs	r7, r1
 80018dc:	4661      	mov	r1, ip
 80018de:	408a      	lsls	r2, r1
 80018e0:	1e51      	subs	r1, r2, #1
 80018e2:	418a      	sbcs	r2, r1
 80018e4:	4659      	mov	r1, fp
 80018e6:	40d9      	lsrs	r1, r3
 80018e8:	4317      	orrs	r7, r2
 80018ea:	1864      	adds	r4, r4, r1
 80018ec:	183f      	adds	r7, r7, r0
 80018ee:	4287      	cmp	r7, r0
 80018f0:	4180      	sbcs	r0, r0
 80018f2:	4240      	negs	r0, r0
 80018f4:	1824      	adds	r4, r4, r0
 80018f6:	0223      	lsls	r3, r4, #8
 80018f8:	d400      	bmi.n	80018fc <__aeabi_dsub+0x1b4>
 80018fa:	e0c6      	b.n	8001a8a <__aeabi_dsub+0x342>
 80018fc:	4b6b      	ldr	r3, [pc, #428]	@ (8001aac <__aeabi_dsub+0x364>)
 80018fe:	3501      	adds	r5, #1
 8001900:	429d      	cmp	r5, r3
 8001902:	d100      	bne.n	8001906 <__aeabi_dsub+0x1be>
 8001904:	e0b2      	b.n	8001a6c <__aeabi_dsub+0x324>
 8001906:	2101      	movs	r1, #1
 8001908:	4b69      	ldr	r3, [pc, #420]	@ (8001ab0 <__aeabi_dsub+0x368>)
 800190a:	087a      	lsrs	r2, r7, #1
 800190c:	401c      	ands	r4, r3
 800190e:	4039      	ands	r1, r7
 8001910:	430a      	orrs	r2, r1
 8001912:	07e7      	lsls	r7, r4, #31
 8001914:	4317      	orrs	r7, r2
 8001916:	0864      	lsrs	r4, r4, #1
 8001918:	e79e      	b.n	8001858 <__aeabi_dsub+0x110>
 800191a:	4b66      	ldr	r3, [pc, #408]	@ (8001ab4 <__aeabi_dsub+0x36c>)
 800191c:	4311      	orrs	r1, r2
 800191e:	468a      	mov	sl, r1
 8001920:	18eb      	adds	r3, r5, r3
 8001922:	2900      	cmp	r1, #0
 8001924:	d028      	beq.n	8001978 <__aeabi_dsub+0x230>
 8001926:	4566      	cmp	r6, ip
 8001928:	d02c      	beq.n	8001984 <__aeabi_dsub+0x23c>
 800192a:	2b00      	cmp	r3, #0
 800192c:	d05b      	beq.n	80019e6 <__aeabi_dsub+0x29e>
 800192e:	2d00      	cmp	r5, #0
 8001930:	d100      	bne.n	8001934 <__aeabi_dsub+0x1ec>
 8001932:	e12c      	b.n	8001b8e <__aeabi_dsub+0x446>
 8001934:	465b      	mov	r3, fp
 8001936:	4666      	mov	r6, ip
 8001938:	075f      	lsls	r7, r3, #29
 800193a:	08d2      	lsrs	r2, r2, #3
 800193c:	4317      	orrs	r7, r2
 800193e:	08dd      	lsrs	r5, r3, #3
 8001940:	003b      	movs	r3, r7
 8001942:	432b      	orrs	r3, r5
 8001944:	d100      	bne.n	8001948 <__aeabi_dsub+0x200>
 8001946:	e0e2      	b.n	8001b0e <__aeabi_dsub+0x3c6>
 8001948:	2480      	movs	r4, #128	@ 0x80
 800194a:	0324      	lsls	r4, r4, #12
 800194c:	432c      	orrs	r4, r5
 800194e:	0324      	lsls	r4, r4, #12
 8001950:	4d56      	ldr	r5, [pc, #344]	@ (8001aac <__aeabi_dsub+0x364>)
 8001952:	0b24      	lsrs	r4, r4, #12
 8001954:	e08c      	b.n	8001a70 <__aeabi_dsub+0x328>
 8001956:	4659      	mov	r1, fp
 8001958:	4311      	orrs	r1, r2
 800195a:	d100      	bne.n	800195e <__aeabi_dsub+0x216>
 800195c:	e0d5      	b.n	8001b0a <__aeabi_dsub+0x3c2>
 800195e:	1e59      	subs	r1, r3, #1
 8001960:	2b01      	cmp	r3, #1
 8001962:	d100      	bne.n	8001966 <__aeabi_dsub+0x21e>
 8001964:	e1b9      	b.n	8001cda <__aeabi_dsub+0x592>
 8001966:	42bb      	cmp	r3, r7
 8001968:	d100      	bne.n	800196c <__aeabi_dsub+0x224>
 800196a:	e1b1      	b.n	8001cd0 <__aeabi_dsub+0x588>
 800196c:	2701      	movs	r7, #1
 800196e:	000b      	movs	r3, r1
 8001970:	2938      	cmp	r1, #56	@ 0x38
 8001972:	dd00      	ble.n	8001976 <__aeabi_dsub+0x22e>
 8001974:	e740      	b.n	80017f8 <__aeabi_dsub+0xb0>
 8001976:	e72a      	b.n	80017ce <__aeabi_dsub+0x86>
 8001978:	4661      	mov	r1, ip
 800197a:	2701      	movs	r7, #1
 800197c:	4079      	eors	r1, r7
 800197e:	468c      	mov	ip, r1
 8001980:	4566      	cmp	r6, ip
 8001982:	d1d2      	bne.n	800192a <__aeabi_dsub+0x1e2>
 8001984:	2b00      	cmp	r3, #0
 8001986:	d100      	bne.n	800198a <__aeabi_dsub+0x242>
 8001988:	e0c5      	b.n	8001b16 <__aeabi_dsub+0x3ce>
 800198a:	2d00      	cmp	r5, #0
 800198c:	d000      	beq.n	8001990 <__aeabi_dsub+0x248>
 800198e:	e155      	b.n	8001c3c <__aeabi_dsub+0x4f4>
 8001990:	464b      	mov	r3, r9
 8001992:	0025      	movs	r5, r4
 8001994:	4305      	orrs	r5, r0
 8001996:	d100      	bne.n	800199a <__aeabi_dsub+0x252>
 8001998:	e212      	b.n	8001dc0 <__aeabi_dsub+0x678>
 800199a:	1e59      	subs	r1, r3, #1
 800199c:	468c      	mov	ip, r1
 800199e:	2b01      	cmp	r3, #1
 80019a0:	d100      	bne.n	80019a4 <__aeabi_dsub+0x25c>
 80019a2:	e249      	b.n	8001e38 <__aeabi_dsub+0x6f0>
 80019a4:	4d41      	ldr	r5, [pc, #260]	@ (8001aac <__aeabi_dsub+0x364>)
 80019a6:	42ab      	cmp	r3, r5
 80019a8:	d100      	bne.n	80019ac <__aeabi_dsub+0x264>
 80019aa:	e28f      	b.n	8001ecc <__aeabi_dsub+0x784>
 80019ac:	2701      	movs	r7, #1
 80019ae:	2938      	cmp	r1, #56	@ 0x38
 80019b0:	dc11      	bgt.n	80019d6 <__aeabi_dsub+0x28e>
 80019b2:	4663      	mov	r3, ip
 80019b4:	2b1f      	cmp	r3, #31
 80019b6:	dd00      	ble.n	80019ba <__aeabi_dsub+0x272>
 80019b8:	e25b      	b.n	8001e72 <__aeabi_dsub+0x72a>
 80019ba:	4661      	mov	r1, ip
 80019bc:	2320      	movs	r3, #32
 80019be:	0027      	movs	r7, r4
 80019c0:	1a5b      	subs	r3, r3, r1
 80019c2:	0005      	movs	r5, r0
 80019c4:	4098      	lsls	r0, r3
 80019c6:	409f      	lsls	r7, r3
 80019c8:	40cd      	lsrs	r5, r1
 80019ca:	1e43      	subs	r3, r0, #1
 80019cc:	4198      	sbcs	r0, r3
 80019ce:	40cc      	lsrs	r4, r1
 80019d0:	432f      	orrs	r7, r5
 80019d2:	4307      	orrs	r7, r0
 80019d4:	44a3      	add	fp, r4
 80019d6:	18bf      	adds	r7, r7, r2
 80019d8:	4297      	cmp	r7, r2
 80019da:	4192      	sbcs	r2, r2
 80019dc:	4252      	negs	r2, r2
 80019de:	445a      	add	r2, fp
 80019e0:	0014      	movs	r4, r2
 80019e2:	464d      	mov	r5, r9
 80019e4:	e787      	b.n	80018f6 <__aeabi_dsub+0x1ae>
 80019e6:	4f34      	ldr	r7, [pc, #208]	@ (8001ab8 <__aeabi_dsub+0x370>)
 80019e8:	1c6b      	adds	r3, r5, #1
 80019ea:	423b      	tst	r3, r7
 80019ec:	d000      	beq.n	80019f0 <__aeabi_dsub+0x2a8>
 80019ee:	e0b6      	b.n	8001b5e <__aeabi_dsub+0x416>
 80019f0:	4659      	mov	r1, fp
 80019f2:	0023      	movs	r3, r4
 80019f4:	4311      	orrs	r1, r2
 80019f6:	000f      	movs	r7, r1
 80019f8:	4303      	orrs	r3, r0
 80019fa:	2d00      	cmp	r5, #0
 80019fc:	d000      	beq.n	8001a00 <__aeabi_dsub+0x2b8>
 80019fe:	e126      	b.n	8001c4e <__aeabi_dsub+0x506>
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d100      	bne.n	8001a06 <__aeabi_dsub+0x2be>
 8001a04:	e1c0      	b.n	8001d88 <__aeabi_dsub+0x640>
 8001a06:	2900      	cmp	r1, #0
 8001a08:	d100      	bne.n	8001a0c <__aeabi_dsub+0x2c4>
 8001a0a:	e0a1      	b.n	8001b50 <__aeabi_dsub+0x408>
 8001a0c:	1a83      	subs	r3, r0, r2
 8001a0e:	4698      	mov	r8, r3
 8001a10:	465b      	mov	r3, fp
 8001a12:	4540      	cmp	r0, r8
 8001a14:	41ad      	sbcs	r5, r5
 8001a16:	1ae3      	subs	r3, r4, r3
 8001a18:	426d      	negs	r5, r5
 8001a1a:	1b5b      	subs	r3, r3, r5
 8001a1c:	2580      	movs	r5, #128	@ 0x80
 8001a1e:	042d      	lsls	r5, r5, #16
 8001a20:	422b      	tst	r3, r5
 8001a22:	d100      	bne.n	8001a26 <__aeabi_dsub+0x2de>
 8001a24:	e14b      	b.n	8001cbe <__aeabi_dsub+0x576>
 8001a26:	465b      	mov	r3, fp
 8001a28:	1a10      	subs	r0, r2, r0
 8001a2a:	4282      	cmp	r2, r0
 8001a2c:	4192      	sbcs	r2, r2
 8001a2e:	1b1c      	subs	r4, r3, r4
 8001a30:	0007      	movs	r7, r0
 8001a32:	2601      	movs	r6, #1
 8001a34:	4663      	mov	r3, ip
 8001a36:	4252      	negs	r2, r2
 8001a38:	1aa4      	subs	r4, r4, r2
 8001a3a:	4327      	orrs	r7, r4
 8001a3c:	401e      	ands	r6, r3
 8001a3e:	2f00      	cmp	r7, #0
 8001a40:	d100      	bne.n	8001a44 <__aeabi_dsub+0x2fc>
 8001a42:	e142      	b.n	8001cca <__aeabi_dsub+0x582>
 8001a44:	422c      	tst	r4, r5
 8001a46:	d100      	bne.n	8001a4a <__aeabi_dsub+0x302>
 8001a48:	e26d      	b.n	8001f26 <__aeabi_dsub+0x7de>
 8001a4a:	4b19      	ldr	r3, [pc, #100]	@ (8001ab0 <__aeabi_dsub+0x368>)
 8001a4c:	2501      	movs	r5, #1
 8001a4e:	401c      	ands	r4, r3
 8001a50:	e71b      	b.n	800188a <__aeabi_dsub+0x142>
 8001a52:	42bd      	cmp	r5, r7
 8001a54:	d100      	bne.n	8001a58 <__aeabi_dsub+0x310>
 8001a56:	e13b      	b.n	8001cd0 <__aeabi_dsub+0x588>
 8001a58:	2701      	movs	r7, #1
 8001a5a:	2b38      	cmp	r3, #56	@ 0x38
 8001a5c:	dd00      	ble.n	8001a60 <__aeabi_dsub+0x318>
 8001a5e:	e745      	b.n	80018ec <__aeabi_dsub+0x1a4>
 8001a60:	2780      	movs	r7, #128	@ 0x80
 8001a62:	4659      	mov	r1, fp
 8001a64:	043f      	lsls	r7, r7, #16
 8001a66:	4339      	orrs	r1, r7
 8001a68:	468b      	mov	fp, r1
 8001a6a:	e72a      	b.n	80018c2 <__aeabi_dsub+0x17a>
 8001a6c:	2400      	movs	r4, #0
 8001a6e:	2700      	movs	r7, #0
 8001a70:	052d      	lsls	r5, r5, #20
 8001a72:	4325      	orrs	r5, r4
 8001a74:	07f6      	lsls	r6, r6, #31
 8001a76:	4335      	orrs	r5, r6
 8001a78:	0038      	movs	r0, r7
 8001a7a:	0029      	movs	r1, r5
 8001a7c:	b003      	add	sp, #12
 8001a7e:	bcf0      	pop	{r4, r5, r6, r7}
 8001a80:	46bb      	mov	fp, r7
 8001a82:	46b2      	mov	sl, r6
 8001a84:	46a9      	mov	r9, r5
 8001a86:	46a0      	mov	r8, r4
 8001a88:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a8a:	077b      	lsls	r3, r7, #29
 8001a8c:	d004      	beq.n	8001a98 <__aeabi_dsub+0x350>
 8001a8e:	230f      	movs	r3, #15
 8001a90:	403b      	ands	r3, r7
 8001a92:	2b04      	cmp	r3, #4
 8001a94:	d000      	beq.n	8001a98 <__aeabi_dsub+0x350>
 8001a96:	e6e7      	b.n	8001868 <__aeabi_dsub+0x120>
 8001a98:	002b      	movs	r3, r5
 8001a9a:	08f8      	lsrs	r0, r7, #3
 8001a9c:	4a03      	ldr	r2, [pc, #12]	@ (8001aac <__aeabi_dsub+0x364>)
 8001a9e:	0767      	lsls	r7, r4, #29
 8001aa0:	4307      	orrs	r7, r0
 8001aa2:	08e5      	lsrs	r5, r4, #3
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d100      	bne.n	8001aaa <__aeabi_dsub+0x362>
 8001aa8:	e74a      	b.n	8001940 <__aeabi_dsub+0x1f8>
 8001aaa:	e0a5      	b.n	8001bf8 <__aeabi_dsub+0x4b0>
 8001aac:	000007ff 	.word	0x000007ff
 8001ab0:	ff7fffff 	.word	0xff7fffff
 8001ab4:	fffff801 	.word	0xfffff801
 8001ab8:	000007fe 	.word	0x000007fe
 8001abc:	0038      	movs	r0, r7
 8001abe:	f000 fb49 	bl	8002154 <__clzsi2>
 8001ac2:	0003      	movs	r3, r0
 8001ac4:	3318      	adds	r3, #24
 8001ac6:	2b1f      	cmp	r3, #31
 8001ac8:	dc00      	bgt.n	8001acc <__aeabi_dsub+0x384>
 8001aca:	e6a7      	b.n	800181c <__aeabi_dsub+0xd4>
 8001acc:	003a      	movs	r2, r7
 8001ace:	3808      	subs	r0, #8
 8001ad0:	4082      	lsls	r2, r0
 8001ad2:	429d      	cmp	r5, r3
 8001ad4:	dd00      	ble.n	8001ad8 <__aeabi_dsub+0x390>
 8001ad6:	e08a      	b.n	8001bee <__aeabi_dsub+0x4a6>
 8001ad8:	1b5b      	subs	r3, r3, r5
 8001ada:	1c58      	adds	r0, r3, #1
 8001adc:	281f      	cmp	r0, #31
 8001ade:	dc00      	bgt.n	8001ae2 <__aeabi_dsub+0x39a>
 8001ae0:	e1d8      	b.n	8001e94 <__aeabi_dsub+0x74c>
 8001ae2:	0017      	movs	r7, r2
 8001ae4:	3b1f      	subs	r3, #31
 8001ae6:	40df      	lsrs	r7, r3
 8001ae8:	2820      	cmp	r0, #32
 8001aea:	d005      	beq.n	8001af8 <__aeabi_dsub+0x3b0>
 8001aec:	2340      	movs	r3, #64	@ 0x40
 8001aee:	1a1b      	subs	r3, r3, r0
 8001af0:	409a      	lsls	r2, r3
 8001af2:	1e53      	subs	r3, r2, #1
 8001af4:	419a      	sbcs	r2, r3
 8001af6:	4317      	orrs	r7, r2
 8001af8:	2500      	movs	r5, #0
 8001afa:	2f00      	cmp	r7, #0
 8001afc:	d100      	bne.n	8001b00 <__aeabi_dsub+0x3b8>
 8001afe:	e0e5      	b.n	8001ccc <__aeabi_dsub+0x584>
 8001b00:	077b      	lsls	r3, r7, #29
 8001b02:	d000      	beq.n	8001b06 <__aeabi_dsub+0x3be>
 8001b04:	e6ab      	b.n	800185e <__aeabi_dsub+0x116>
 8001b06:	002c      	movs	r4, r5
 8001b08:	e7c6      	b.n	8001a98 <__aeabi_dsub+0x350>
 8001b0a:	08c0      	lsrs	r0, r0, #3
 8001b0c:	e7c6      	b.n	8001a9c <__aeabi_dsub+0x354>
 8001b0e:	2700      	movs	r7, #0
 8001b10:	2400      	movs	r4, #0
 8001b12:	4dd1      	ldr	r5, [pc, #836]	@ (8001e58 <__aeabi_dsub+0x710>)
 8001b14:	e7ac      	b.n	8001a70 <__aeabi_dsub+0x328>
 8001b16:	4fd1      	ldr	r7, [pc, #836]	@ (8001e5c <__aeabi_dsub+0x714>)
 8001b18:	1c6b      	adds	r3, r5, #1
 8001b1a:	423b      	tst	r3, r7
 8001b1c:	d171      	bne.n	8001c02 <__aeabi_dsub+0x4ba>
 8001b1e:	0023      	movs	r3, r4
 8001b20:	4303      	orrs	r3, r0
 8001b22:	2d00      	cmp	r5, #0
 8001b24:	d000      	beq.n	8001b28 <__aeabi_dsub+0x3e0>
 8001b26:	e14e      	b.n	8001dc6 <__aeabi_dsub+0x67e>
 8001b28:	4657      	mov	r7, sl
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d100      	bne.n	8001b30 <__aeabi_dsub+0x3e8>
 8001b2e:	e1b5      	b.n	8001e9c <__aeabi_dsub+0x754>
 8001b30:	2f00      	cmp	r7, #0
 8001b32:	d00d      	beq.n	8001b50 <__aeabi_dsub+0x408>
 8001b34:	1883      	adds	r3, r0, r2
 8001b36:	4283      	cmp	r3, r0
 8001b38:	4180      	sbcs	r0, r0
 8001b3a:	445c      	add	r4, fp
 8001b3c:	4240      	negs	r0, r0
 8001b3e:	1824      	adds	r4, r4, r0
 8001b40:	0222      	lsls	r2, r4, #8
 8001b42:	d500      	bpl.n	8001b46 <__aeabi_dsub+0x3fe>
 8001b44:	e1c8      	b.n	8001ed8 <__aeabi_dsub+0x790>
 8001b46:	001f      	movs	r7, r3
 8001b48:	4698      	mov	r8, r3
 8001b4a:	4327      	orrs	r7, r4
 8001b4c:	d100      	bne.n	8001b50 <__aeabi_dsub+0x408>
 8001b4e:	e0bc      	b.n	8001cca <__aeabi_dsub+0x582>
 8001b50:	4643      	mov	r3, r8
 8001b52:	0767      	lsls	r7, r4, #29
 8001b54:	08db      	lsrs	r3, r3, #3
 8001b56:	431f      	orrs	r7, r3
 8001b58:	08e5      	lsrs	r5, r4, #3
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	e04c      	b.n	8001bf8 <__aeabi_dsub+0x4b0>
 8001b5e:	1a83      	subs	r3, r0, r2
 8001b60:	4698      	mov	r8, r3
 8001b62:	465b      	mov	r3, fp
 8001b64:	4540      	cmp	r0, r8
 8001b66:	41bf      	sbcs	r7, r7
 8001b68:	1ae3      	subs	r3, r4, r3
 8001b6a:	427f      	negs	r7, r7
 8001b6c:	1bdb      	subs	r3, r3, r7
 8001b6e:	021f      	lsls	r7, r3, #8
 8001b70:	d47c      	bmi.n	8001c6c <__aeabi_dsub+0x524>
 8001b72:	4647      	mov	r7, r8
 8001b74:	431f      	orrs	r7, r3
 8001b76:	d100      	bne.n	8001b7a <__aeabi_dsub+0x432>
 8001b78:	e0a6      	b.n	8001cc8 <__aeabi_dsub+0x580>
 8001b7a:	001c      	movs	r4, r3
 8001b7c:	4647      	mov	r7, r8
 8001b7e:	e645      	b.n	800180c <__aeabi_dsub+0xc4>
 8001b80:	4cb7      	ldr	r4, [pc, #732]	@ (8001e60 <__aeabi_dsub+0x718>)
 8001b82:	1aed      	subs	r5, r5, r3
 8001b84:	4014      	ands	r4, r2
 8001b86:	077b      	lsls	r3, r7, #29
 8001b88:	d000      	beq.n	8001b8c <__aeabi_dsub+0x444>
 8001b8a:	e780      	b.n	8001a8e <__aeabi_dsub+0x346>
 8001b8c:	e784      	b.n	8001a98 <__aeabi_dsub+0x350>
 8001b8e:	464b      	mov	r3, r9
 8001b90:	0025      	movs	r5, r4
 8001b92:	4305      	orrs	r5, r0
 8001b94:	d066      	beq.n	8001c64 <__aeabi_dsub+0x51c>
 8001b96:	1e5f      	subs	r7, r3, #1
 8001b98:	2b01      	cmp	r3, #1
 8001b9a:	d100      	bne.n	8001b9e <__aeabi_dsub+0x456>
 8001b9c:	e0fc      	b.n	8001d98 <__aeabi_dsub+0x650>
 8001b9e:	4dae      	ldr	r5, [pc, #696]	@ (8001e58 <__aeabi_dsub+0x710>)
 8001ba0:	42ab      	cmp	r3, r5
 8001ba2:	d100      	bne.n	8001ba6 <__aeabi_dsub+0x45e>
 8001ba4:	e15e      	b.n	8001e64 <__aeabi_dsub+0x71c>
 8001ba6:	4666      	mov	r6, ip
 8001ba8:	2f38      	cmp	r7, #56	@ 0x38
 8001baa:	dc00      	bgt.n	8001bae <__aeabi_dsub+0x466>
 8001bac:	e0b4      	b.n	8001d18 <__aeabi_dsub+0x5d0>
 8001bae:	2001      	movs	r0, #1
 8001bb0:	1a17      	subs	r7, r2, r0
 8001bb2:	42ba      	cmp	r2, r7
 8001bb4:	4192      	sbcs	r2, r2
 8001bb6:	465b      	mov	r3, fp
 8001bb8:	4252      	negs	r2, r2
 8001bba:	464d      	mov	r5, r9
 8001bbc:	1a9c      	subs	r4, r3, r2
 8001bbe:	e620      	b.n	8001802 <__aeabi_dsub+0xba>
 8001bc0:	0767      	lsls	r7, r4, #29
 8001bc2:	08c0      	lsrs	r0, r0, #3
 8001bc4:	4307      	orrs	r7, r0
 8001bc6:	08e5      	lsrs	r5, r4, #3
 8001bc8:	e6ba      	b.n	8001940 <__aeabi_dsub+0x1f8>
 8001bca:	001f      	movs	r7, r3
 8001bcc:	4659      	mov	r1, fp
 8001bce:	3f20      	subs	r7, #32
 8001bd0:	40f9      	lsrs	r1, r7
 8001bd2:	000f      	movs	r7, r1
 8001bd4:	2b20      	cmp	r3, #32
 8001bd6:	d005      	beq.n	8001be4 <__aeabi_dsub+0x49c>
 8001bd8:	2140      	movs	r1, #64	@ 0x40
 8001bda:	1acb      	subs	r3, r1, r3
 8001bdc:	4659      	mov	r1, fp
 8001bde:	4099      	lsls	r1, r3
 8001be0:	430a      	orrs	r2, r1
 8001be2:	4692      	mov	sl, r2
 8001be4:	4653      	mov	r3, sl
 8001be6:	1e5a      	subs	r2, r3, #1
 8001be8:	4193      	sbcs	r3, r2
 8001bea:	431f      	orrs	r7, r3
 8001bec:	e604      	b.n	80017f8 <__aeabi_dsub+0xb0>
 8001bee:	1aeb      	subs	r3, r5, r3
 8001bf0:	4d9b      	ldr	r5, [pc, #620]	@ (8001e60 <__aeabi_dsub+0x718>)
 8001bf2:	4015      	ands	r5, r2
 8001bf4:	076f      	lsls	r7, r5, #29
 8001bf6:	08ed      	lsrs	r5, r5, #3
 8001bf8:	032c      	lsls	r4, r5, #12
 8001bfa:	055d      	lsls	r5, r3, #21
 8001bfc:	0b24      	lsrs	r4, r4, #12
 8001bfe:	0d6d      	lsrs	r5, r5, #21
 8001c00:	e736      	b.n	8001a70 <__aeabi_dsub+0x328>
 8001c02:	4d95      	ldr	r5, [pc, #596]	@ (8001e58 <__aeabi_dsub+0x710>)
 8001c04:	42ab      	cmp	r3, r5
 8001c06:	d100      	bne.n	8001c0a <__aeabi_dsub+0x4c2>
 8001c08:	e0d6      	b.n	8001db8 <__aeabi_dsub+0x670>
 8001c0a:	1882      	adds	r2, r0, r2
 8001c0c:	0021      	movs	r1, r4
 8001c0e:	4282      	cmp	r2, r0
 8001c10:	4180      	sbcs	r0, r0
 8001c12:	4459      	add	r1, fp
 8001c14:	4240      	negs	r0, r0
 8001c16:	1808      	adds	r0, r1, r0
 8001c18:	07c7      	lsls	r7, r0, #31
 8001c1a:	0852      	lsrs	r2, r2, #1
 8001c1c:	4317      	orrs	r7, r2
 8001c1e:	0844      	lsrs	r4, r0, #1
 8001c20:	0752      	lsls	r2, r2, #29
 8001c22:	d400      	bmi.n	8001c26 <__aeabi_dsub+0x4de>
 8001c24:	e185      	b.n	8001f32 <__aeabi_dsub+0x7ea>
 8001c26:	220f      	movs	r2, #15
 8001c28:	001d      	movs	r5, r3
 8001c2a:	403a      	ands	r2, r7
 8001c2c:	2a04      	cmp	r2, #4
 8001c2e:	d000      	beq.n	8001c32 <__aeabi_dsub+0x4ea>
 8001c30:	e61a      	b.n	8001868 <__aeabi_dsub+0x120>
 8001c32:	08ff      	lsrs	r7, r7, #3
 8001c34:	0764      	lsls	r4, r4, #29
 8001c36:	4327      	orrs	r7, r4
 8001c38:	0905      	lsrs	r5, r0, #4
 8001c3a:	e7dd      	b.n	8001bf8 <__aeabi_dsub+0x4b0>
 8001c3c:	465b      	mov	r3, fp
 8001c3e:	08d2      	lsrs	r2, r2, #3
 8001c40:	075f      	lsls	r7, r3, #29
 8001c42:	4317      	orrs	r7, r2
 8001c44:	08dd      	lsrs	r5, r3, #3
 8001c46:	e67b      	b.n	8001940 <__aeabi_dsub+0x1f8>
 8001c48:	2700      	movs	r7, #0
 8001c4a:	2400      	movs	r4, #0
 8001c4c:	e710      	b.n	8001a70 <__aeabi_dsub+0x328>
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d000      	beq.n	8001c54 <__aeabi_dsub+0x50c>
 8001c52:	e0d6      	b.n	8001e02 <__aeabi_dsub+0x6ba>
 8001c54:	2900      	cmp	r1, #0
 8001c56:	d000      	beq.n	8001c5a <__aeabi_dsub+0x512>
 8001c58:	e12f      	b.n	8001eba <__aeabi_dsub+0x772>
 8001c5a:	2480      	movs	r4, #128	@ 0x80
 8001c5c:	2600      	movs	r6, #0
 8001c5e:	4d7e      	ldr	r5, [pc, #504]	@ (8001e58 <__aeabi_dsub+0x710>)
 8001c60:	0324      	lsls	r4, r4, #12
 8001c62:	e705      	b.n	8001a70 <__aeabi_dsub+0x328>
 8001c64:	4666      	mov	r6, ip
 8001c66:	465c      	mov	r4, fp
 8001c68:	08d0      	lsrs	r0, r2, #3
 8001c6a:	e717      	b.n	8001a9c <__aeabi_dsub+0x354>
 8001c6c:	465b      	mov	r3, fp
 8001c6e:	1a17      	subs	r7, r2, r0
 8001c70:	42ba      	cmp	r2, r7
 8001c72:	4192      	sbcs	r2, r2
 8001c74:	1b1c      	subs	r4, r3, r4
 8001c76:	2601      	movs	r6, #1
 8001c78:	4663      	mov	r3, ip
 8001c7a:	4252      	negs	r2, r2
 8001c7c:	1aa4      	subs	r4, r4, r2
 8001c7e:	401e      	ands	r6, r3
 8001c80:	e5c4      	b.n	800180c <__aeabi_dsub+0xc4>
 8001c82:	1883      	adds	r3, r0, r2
 8001c84:	4283      	cmp	r3, r0
 8001c86:	4180      	sbcs	r0, r0
 8001c88:	445c      	add	r4, fp
 8001c8a:	4240      	negs	r0, r0
 8001c8c:	1825      	adds	r5, r4, r0
 8001c8e:	022a      	lsls	r2, r5, #8
 8001c90:	d400      	bmi.n	8001c94 <__aeabi_dsub+0x54c>
 8001c92:	e0da      	b.n	8001e4a <__aeabi_dsub+0x702>
 8001c94:	4a72      	ldr	r2, [pc, #456]	@ (8001e60 <__aeabi_dsub+0x718>)
 8001c96:	085b      	lsrs	r3, r3, #1
 8001c98:	4015      	ands	r5, r2
 8001c9a:	07ea      	lsls	r2, r5, #31
 8001c9c:	431a      	orrs	r2, r3
 8001c9e:	0869      	lsrs	r1, r5, #1
 8001ca0:	075b      	lsls	r3, r3, #29
 8001ca2:	d400      	bmi.n	8001ca6 <__aeabi_dsub+0x55e>
 8001ca4:	e14a      	b.n	8001f3c <__aeabi_dsub+0x7f4>
 8001ca6:	230f      	movs	r3, #15
 8001ca8:	4013      	ands	r3, r2
 8001caa:	2b04      	cmp	r3, #4
 8001cac:	d100      	bne.n	8001cb0 <__aeabi_dsub+0x568>
 8001cae:	e0fc      	b.n	8001eaa <__aeabi_dsub+0x762>
 8001cb0:	1d17      	adds	r7, r2, #4
 8001cb2:	4297      	cmp	r7, r2
 8001cb4:	41a4      	sbcs	r4, r4
 8001cb6:	4264      	negs	r4, r4
 8001cb8:	2502      	movs	r5, #2
 8001cba:	1864      	adds	r4, r4, r1
 8001cbc:	e6ec      	b.n	8001a98 <__aeabi_dsub+0x350>
 8001cbe:	4647      	mov	r7, r8
 8001cc0:	001c      	movs	r4, r3
 8001cc2:	431f      	orrs	r7, r3
 8001cc4:	d000      	beq.n	8001cc8 <__aeabi_dsub+0x580>
 8001cc6:	e743      	b.n	8001b50 <__aeabi_dsub+0x408>
 8001cc8:	2600      	movs	r6, #0
 8001cca:	2500      	movs	r5, #0
 8001ccc:	2400      	movs	r4, #0
 8001cce:	e6cf      	b.n	8001a70 <__aeabi_dsub+0x328>
 8001cd0:	08c0      	lsrs	r0, r0, #3
 8001cd2:	0767      	lsls	r7, r4, #29
 8001cd4:	4307      	orrs	r7, r0
 8001cd6:	08e5      	lsrs	r5, r4, #3
 8001cd8:	e632      	b.n	8001940 <__aeabi_dsub+0x1f8>
 8001cda:	1a87      	subs	r7, r0, r2
 8001cdc:	465b      	mov	r3, fp
 8001cde:	42b8      	cmp	r0, r7
 8001ce0:	4180      	sbcs	r0, r0
 8001ce2:	1ae4      	subs	r4, r4, r3
 8001ce4:	4240      	negs	r0, r0
 8001ce6:	1a24      	subs	r4, r4, r0
 8001ce8:	0223      	lsls	r3, r4, #8
 8001cea:	d428      	bmi.n	8001d3e <__aeabi_dsub+0x5f6>
 8001cec:	0763      	lsls	r3, r4, #29
 8001cee:	08ff      	lsrs	r7, r7, #3
 8001cf0:	431f      	orrs	r7, r3
 8001cf2:	08e5      	lsrs	r5, r4, #3
 8001cf4:	2301      	movs	r3, #1
 8001cf6:	e77f      	b.n	8001bf8 <__aeabi_dsub+0x4b0>
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d100      	bne.n	8001cfe <__aeabi_dsub+0x5b6>
 8001cfc:	e673      	b.n	80019e6 <__aeabi_dsub+0x29e>
 8001cfe:	464b      	mov	r3, r9
 8001d00:	1b5f      	subs	r7, r3, r5
 8001d02:	003b      	movs	r3, r7
 8001d04:	2d00      	cmp	r5, #0
 8001d06:	d100      	bne.n	8001d0a <__aeabi_dsub+0x5c2>
 8001d08:	e742      	b.n	8001b90 <__aeabi_dsub+0x448>
 8001d0a:	2f38      	cmp	r7, #56	@ 0x38
 8001d0c:	dd00      	ble.n	8001d10 <__aeabi_dsub+0x5c8>
 8001d0e:	e0ec      	b.n	8001eea <__aeabi_dsub+0x7a2>
 8001d10:	2380      	movs	r3, #128	@ 0x80
 8001d12:	000e      	movs	r6, r1
 8001d14:	041b      	lsls	r3, r3, #16
 8001d16:	431c      	orrs	r4, r3
 8001d18:	2f1f      	cmp	r7, #31
 8001d1a:	dc25      	bgt.n	8001d68 <__aeabi_dsub+0x620>
 8001d1c:	2520      	movs	r5, #32
 8001d1e:	0023      	movs	r3, r4
 8001d20:	1bed      	subs	r5, r5, r7
 8001d22:	0001      	movs	r1, r0
 8001d24:	40a8      	lsls	r0, r5
 8001d26:	40ab      	lsls	r3, r5
 8001d28:	40f9      	lsrs	r1, r7
 8001d2a:	1e45      	subs	r5, r0, #1
 8001d2c:	41a8      	sbcs	r0, r5
 8001d2e:	430b      	orrs	r3, r1
 8001d30:	40fc      	lsrs	r4, r7
 8001d32:	4318      	orrs	r0, r3
 8001d34:	465b      	mov	r3, fp
 8001d36:	1b1b      	subs	r3, r3, r4
 8001d38:	469b      	mov	fp, r3
 8001d3a:	e739      	b.n	8001bb0 <__aeabi_dsub+0x468>
 8001d3c:	4666      	mov	r6, ip
 8001d3e:	2501      	movs	r5, #1
 8001d40:	e562      	b.n	8001808 <__aeabi_dsub+0xc0>
 8001d42:	001f      	movs	r7, r3
 8001d44:	4659      	mov	r1, fp
 8001d46:	3f20      	subs	r7, #32
 8001d48:	40f9      	lsrs	r1, r7
 8001d4a:	468c      	mov	ip, r1
 8001d4c:	2b20      	cmp	r3, #32
 8001d4e:	d005      	beq.n	8001d5c <__aeabi_dsub+0x614>
 8001d50:	2740      	movs	r7, #64	@ 0x40
 8001d52:	4659      	mov	r1, fp
 8001d54:	1afb      	subs	r3, r7, r3
 8001d56:	4099      	lsls	r1, r3
 8001d58:	430a      	orrs	r2, r1
 8001d5a:	4692      	mov	sl, r2
 8001d5c:	4657      	mov	r7, sl
 8001d5e:	1e7b      	subs	r3, r7, #1
 8001d60:	419f      	sbcs	r7, r3
 8001d62:	4663      	mov	r3, ip
 8001d64:	431f      	orrs	r7, r3
 8001d66:	e5c1      	b.n	80018ec <__aeabi_dsub+0x1a4>
 8001d68:	003b      	movs	r3, r7
 8001d6a:	0025      	movs	r5, r4
 8001d6c:	3b20      	subs	r3, #32
 8001d6e:	40dd      	lsrs	r5, r3
 8001d70:	2f20      	cmp	r7, #32
 8001d72:	d004      	beq.n	8001d7e <__aeabi_dsub+0x636>
 8001d74:	2340      	movs	r3, #64	@ 0x40
 8001d76:	1bdb      	subs	r3, r3, r7
 8001d78:	409c      	lsls	r4, r3
 8001d7a:	4320      	orrs	r0, r4
 8001d7c:	4680      	mov	r8, r0
 8001d7e:	4640      	mov	r0, r8
 8001d80:	1e43      	subs	r3, r0, #1
 8001d82:	4198      	sbcs	r0, r3
 8001d84:	4328      	orrs	r0, r5
 8001d86:	e713      	b.n	8001bb0 <__aeabi_dsub+0x468>
 8001d88:	2900      	cmp	r1, #0
 8001d8a:	d09d      	beq.n	8001cc8 <__aeabi_dsub+0x580>
 8001d8c:	2601      	movs	r6, #1
 8001d8e:	4663      	mov	r3, ip
 8001d90:	465c      	mov	r4, fp
 8001d92:	4690      	mov	r8, r2
 8001d94:	401e      	ands	r6, r3
 8001d96:	e6db      	b.n	8001b50 <__aeabi_dsub+0x408>
 8001d98:	1a17      	subs	r7, r2, r0
 8001d9a:	465b      	mov	r3, fp
 8001d9c:	42ba      	cmp	r2, r7
 8001d9e:	4192      	sbcs	r2, r2
 8001da0:	1b1c      	subs	r4, r3, r4
 8001da2:	4252      	negs	r2, r2
 8001da4:	1aa4      	subs	r4, r4, r2
 8001da6:	0223      	lsls	r3, r4, #8
 8001da8:	d4c8      	bmi.n	8001d3c <__aeabi_dsub+0x5f4>
 8001daa:	0763      	lsls	r3, r4, #29
 8001dac:	08ff      	lsrs	r7, r7, #3
 8001dae:	431f      	orrs	r7, r3
 8001db0:	4666      	mov	r6, ip
 8001db2:	2301      	movs	r3, #1
 8001db4:	08e5      	lsrs	r5, r4, #3
 8001db6:	e71f      	b.n	8001bf8 <__aeabi_dsub+0x4b0>
 8001db8:	001d      	movs	r5, r3
 8001dba:	2400      	movs	r4, #0
 8001dbc:	2700      	movs	r7, #0
 8001dbe:	e657      	b.n	8001a70 <__aeabi_dsub+0x328>
 8001dc0:	465c      	mov	r4, fp
 8001dc2:	08d0      	lsrs	r0, r2, #3
 8001dc4:	e66a      	b.n	8001a9c <__aeabi_dsub+0x354>
 8001dc6:	2b00      	cmp	r3, #0
 8001dc8:	d100      	bne.n	8001dcc <__aeabi_dsub+0x684>
 8001dca:	e737      	b.n	8001c3c <__aeabi_dsub+0x4f4>
 8001dcc:	4653      	mov	r3, sl
 8001dce:	08c0      	lsrs	r0, r0, #3
 8001dd0:	0767      	lsls	r7, r4, #29
 8001dd2:	4307      	orrs	r7, r0
 8001dd4:	08e5      	lsrs	r5, r4, #3
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d100      	bne.n	8001ddc <__aeabi_dsub+0x694>
 8001dda:	e5b1      	b.n	8001940 <__aeabi_dsub+0x1f8>
 8001ddc:	2380      	movs	r3, #128	@ 0x80
 8001dde:	031b      	lsls	r3, r3, #12
 8001de0:	421d      	tst	r5, r3
 8001de2:	d008      	beq.n	8001df6 <__aeabi_dsub+0x6ae>
 8001de4:	4659      	mov	r1, fp
 8001de6:	08c8      	lsrs	r0, r1, #3
 8001de8:	4218      	tst	r0, r3
 8001dea:	d104      	bne.n	8001df6 <__aeabi_dsub+0x6ae>
 8001dec:	08d2      	lsrs	r2, r2, #3
 8001dee:	0749      	lsls	r1, r1, #29
 8001df0:	430a      	orrs	r2, r1
 8001df2:	0017      	movs	r7, r2
 8001df4:	0005      	movs	r5, r0
 8001df6:	0f7b      	lsrs	r3, r7, #29
 8001df8:	00ff      	lsls	r7, r7, #3
 8001dfa:	08ff      	lsrs	r7, r7, #3
 8001dfc:	075b      	lsls	r3, r3, #29
 8001dfe:	431f      	orrs	r7, r3
 8001e00:	e59e      	b.n	8001940 <__aeabi_dsub+0x1f8>
 8001e02:	08c0      	lsrs	r0, r0, #3
 8001e04:	0763      	lsls	r3, r4, #29
 8001e06:	4318      	orrs	r0, r3
 8001e08:	08e5      	lsrs	r5, r4, #3
 8001e0a:	2900      	cmp	r1, #0
 8001e0c:	d053      	beq.n	8001eb6 <__aeabi_dsub+0x76e>
 8001e0e:	2380      	movs	r3, #128	@ 0x80
 8001e10:	031b      	lsls	r3, r3, #12
 8001e12:	421d      	tst	r5, r3
 8001e14:	d00a      	beq.n	8001e2c <__aeabi_dsub+0x6e4>
 8001e16:	4659      	mov	r1, fp
 8001e18:	08cc      	lsrs	r4, r1, #3
 8001e1a:	421c      	tst	r4, r3
 8001e1c:	d106      	bne.n	8001e2c <__aeabi_dsub+0x6e4>
 8001e1e:	2601      	movs	r6, #1
 8001e20:	4663      	mov	r3, ip
 8001e22:	0025      	movs	r5, r4
 8001e24:	08d0      	lsrs	r0, r2, #3
 8001e26:	0749      	lsls	r1, r1, #29
 8001e28:	4308      	orrs	r0, r1
 8001e2a:	401e      	ands	r6, r3
 8001e2c:	0f47      	lsrs	r7, r0, #29
 8001e2e:	00c0      	lsls	r0, r0, #3
 8001e30:	08c0      	lsrs	r0, r0, #3
 8001e32:	077f      	lsls	r7, r7, #29
 8001e34:	4307      	orrs	r7, r0
 8001e36:	e583      	b.n	8001940 <__aeabi_dsub+0x1f8>
 8001e38:	1883      	adds	r3, r0, r2
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	4192      	sbcs	r2, r2
 8001e3e:	445c      	add	r4, fp
 8001e40:	4252      	negs	r2, r2
 8001e42:	18a5      	adds	r5, r4, r2
 8001e44:	022a      	lsls	r2, r5, #8
 8001e46:	d500      	bpl.n	8001e4a <__aeabi_dsub+0x702>
 8001e48:	e724      	b.n	8001c94 <__aeabi_dsub+0x54c>
 8001e4a:	076f      	lsls	r7, r5, #29
 8001e4c:	08db      	lsrs	r3, r3, #3
 8001e4e:	431f      	orrs	r7, r3
 8001e50:	08ed      	lsrs	r5, r5, #3
 8001e52:	2301      	movs	r3, #1
 8001e54:	e6d0      	b.n	8001bf8 <__aeabi_dsub+0x4b0>
 8001e56:	46c0      	nop			@ (mov r8, r8)
 8001e58:	000007ff 	.word	0x000007ff
 8001e5c:	000007fe 	.word	0x000007fe
 8001e60:	ff7fffff 	.word	0xff7fffff
 8001e64:	465b      	mov	r3, fp
 8001e66:	08d2      	lsrs	r2, r2, #3
 8001e68:	075f      	lsls	r7, r3, #29
 8001e6a:	4666      	mov	r6, ip
 8001e6c:	4317      	orrs	r7, r2
 8001e6e:	08dd      	lsrs	r5, r3, #3
 8001e70:	e566      	b.n	8001940 <__aeabi_dsub+0x1f8>
 8001e72:	0025      	movs	r5, r4
 8001e74:	3b20      	subs	r3, #32
 8001e76:	40dd      	lsrs	r5, r3
 8001e78:	4663      	mov	r3, ip
 8001e7a:	2b20      	cmp	r3, #32
 8001e7c:	d005      	beq.n	8001e8a <__aeabi_dsub+0x742>
 8001e7e:	2340      	movs	r3, #64	@ 0x40
 8001e80:	4661      	mov	r1, ip
 8001e82:	1a5b      	subs	r3, r3, r1
 8001e84:	409c      	lsls	r4, r3
 8001e86:	4320      	orrs	r0, r4
 8001e88:	4680      	mov	r8, r0
 8001e8a:	4647      	mov	r7, r8
 8001e8c:	1e7b      	subs	r3, r7, #1
 8001e8e:	419f      	sbcs	r7, r3
 8001e90:	432f      	orrs	r7, r5
 8001e92:	e5a0      	b.n	80019d6 <__aeabi_dsub+0x28e>
 8001e94:	2120      	movs	r1, #32
 8001e96:	2700      	movs	r7, #0
 8001e98:	1a09      	subs	r1, r1, r0
 8001e9a:	e4d2      	b.n	8001842 <__aeabi_dsub+0xfa>
 8001e9c:	2f00      	cmp	r7, #0
 8001e9e:	d100      	bne.n	8001ea2 <__aeabi_dsub+0x75a>
 8001ea0:	e713      	b.n	8001cca <__aeabi_dsub+0x582>
 8001ea2:	465c      	mov	r4, fp
 8001ea4:	0017      	movs	r7, r2
 8001ea6:	2500      	movs	r5, #0
 8001ea8:	e5f6      	b.n	8001a98 <__aeabi_dsub+0x350>
 8001eaa:	08d7      	lsrs	r7, r2, #3
 8001eac:	0749      	lsls	r1, r1, #29
 8001eae:	2302      	movs	r3, #2
 8001eb0:	430f      	orrs	r7, r1
 8001eb2:	092d      	lsrs	r5, r5, #4
 8001eb4:	e6a0      	b.n	8001bf8 <__aeabi_dsub+0x4b0>
 8001eb6:	0007      	movs	r7, r0
 8001eb8:	e542      	b.n	8001940 <__aeabi_dsub+0x1f8>
 8001eba:	465b      	mov	r3, fp
 8001ebc:	2601      	movs	r6, #1
 8001ebe:	075f      	lsls	r7, r3, #29
 8001ec0:	08dd      	lsrs	r5, r3, #3
 8001ec2:	4663      	mov	r3, ip
 8001ec4:	08d2      	lsrs	r2, r2, #3
 8001ec6:	4317      	orrs	r7, r2
 8001ec8:	401e      	ands	r6, r3
 8001eca:	e539      	b.n	8001940 <__aeabi_dsub+0x1f8>
 8001ecc:	465b      	mov	r3, fp
 8001ece:	08d2      	lsrs	r2, r2, #3
 8001ed0:	075f      	lsls	r7, r3, #29
 8001ed2:	4317      	orrs	r7, r2
 8001ed4:	08dd      	lsrs	r5, r3, #3
 8001ed6:	e533      	b.n	8001940 <__aeabi_dsub+0x1f8>
 8001ed8:	4a1e      	ldr	r2, [pc, #120]	@ (8001f54 <__aeabi_dsub+0x80c>)
 8001eda:	08db      	lsrs	r3, r3, #3
 8001edc:	4022      	ands	r2, r4
 8001ede:	0757      	lsls	r7, r2, #29
 8001ee0:	0252      	lsls	r2, r2, #9
 8001ee2:	2501      	movs	r5, #1
 8001ee4:	431f      	orrs	r7, r3
 8001ee6:	0b14      	lsrs	r4, r2, #12
 8001ee8:	e5c2      	b.n	8001a70 <__aeabi_dsub+0x328>
 8001eea:	000e      	movs	r6, r1
 8001eec:	2001      	movs	r0, #1
 8001eee:	e65f      	b.n	8001bb0 <__aeabi_dsub+0x468>
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d00d      	beq.n	8001f10 <__aeabi_dsub+0x7c8>
 8001ef4:	464b      	mov	r3, r9
 8001ef6:	1b5b      	subs	r3, r3, r5
 8001ef8:	469c      	mov	ip, r3
 8001efa:	2d00      	cmp	r5, #0
 8001efc:	d100      	bne.n	8001f00 <__aeabi_dsub+0x7b8>
 8001efe:	e548      	b.n	8001992 <__aeabi_dsub+0x24a>
 8001f00:	2701      	movs	r7, #1
 8001f02:	2b38      	cmp	r3, #56	@ 0x38
 8001f04:	dd00      	ble.n	8001f08 <__aeabi_dsub+0x7c0>
 8001f06:	e566      	b.n	80019d6 <__aeabi_dsub+0x28e>
 8001f08:	2380      	movs	r3, #128	@ 0x80
 8001f0a:	041b      	lsls	r3, r3, #16
 8001f0c:	431c      	orrs	r4, r3
 8001f0e:	e550      	b.n	80019b2 <__aeabi_dsub+0x26a>
 8001f10:	1c6b      	adds	r3, r5, #1
 8001f12:	4d11      	ldr	r5, [pc, #68]	@ (8001f58 <__aeabi_dsub+0x810>)
 8001f14:	422b      	tst	r3, r5
 8001f16:	d000      	beq.n	8001f1a <__aeabi_dsub+0x7d2>
 8001f18:	e673      	b.n	8001c02 <__aeabi_dsub+0x4ba>
 8001f1a:	4659      	mov	r1, fp
 8001f1c:	0023      	movs	r3, r4
 8001f1e:	4311      	orrs	r1, r2
 8001f20:	468a      	mov	sl, r1
 8001f22:	4303      	orrs	r3, r0
 8001f24:	e600      	b.n	8001b28 <__aeabi_dsub+0x3e0>
 8001f26:	0767      	lsls	r7, r4, #29
 8001f28:	08c0      	lsrs	r0, r0, #3
 8001f2a:	2300      	movs	r3, #0
 8001f2c:	4307      	orrs	r7, r0
 8001f2e:	08e5      	lsrs	r5, r4, #3
 8001f30:	e662      	b.n	8001bf8 <__aeabi_dsub+0x4b0>
 8001f32:	0764      	lsls	r4, r4, #29
 8001f34:	08ff      	lsrs	r7, r7, #3
 8001f36:	4327      	orrs	r7, r4
 8001f38:	0905      	lsrs	r5, r0, #4
 8001f3a:	e65d      	b.n	8001bf8 <__aeabi_dsub+0x4b0>
 8001f3c:	08d2      	lsrs	r2, r2, #3
 8001f3e:	0749      	lsls	r1, r1, #29
 8001f40:	4311      	orrs	r1, r2
 8001f42:	000f      	movs	r7, r1
 8001f44:	2302      	movs	r3, #2
 8001f46:	092d      	lsrs	r5, r5, #4
 8001f48:	e656      	b.n	8001bf8 <__aeabi_dsub+0x4b0>
 8001f4a:	0007      	movs	r7, r0
 8001f4c:	e5a4      	b.n	8001a98 <__aeabi_dsub+0x350>
 8001f4e:	0038      	movs	r0, r7
 8001f50:	e48f      	b.n	8001872 <__aeabi_dsub+0x12a>
 8001f52:	46c0      	nop			@ (mov r8, r8)
 8001f54:	ff7fffff 	.word	0xff7fffff
 8001f58:	000007fe 	.word	0x000007fe

08001f5c <__aeabi_d2iz>:
 8001f5c:	000b      	movs	r3, r1
 8001f5e:	0002      	movs	r2, r0
 8001f60:	b570      	push	{r4, r5, r6, lr}
 8001f62:	4d16      	ldr	r5, [pc, #88]	@ (8001fbc <__aeabi_d2iz+0x60>)
 8001f64:	030c      	lsls	r4, r1, #12
 8001f66:	b082      	sub	sp, #8
 8001f68:	0049      	lsls	r1, r1, #1
 8001f6a:	2000      	movs	r0, #0
 8001f6c:	9200      	str	r2, [sp, #0]
 8001f6e:	9301      	str	r3, [sp, #4]
 8001f70:	0b24      	lsrs	r4, r4, #12
 8001f72:	0d49      	lsrs	r1, r1, #21
 8001f74:	0fde      	lsrs	r6, r3, #31
 8001f76:	42a9      	cmp	r1, r5
 8001f78:	dd04      	ble.n	8001f84 <__aeabi_d2iz+0x28>
 8001f7a:	4811      	ldr	r0, [pc, #68]	@ (8001fc0 <__aeabi_d2iz+0x64>)
 8001f7c:	4281      	cmp	r1, r0
 8001f7e:	dd03      	ble.n	8001f88 <__aeabi_d2iz+0x2c>
 8001f80:	4b10      	ldr	r3, [pc, #64]	@ (8001fc4 <__aeabi_d2iz+0x68>)
 8001f82:	18f0      	adds	r0, r6, r3
 8001f84:	b002      	add	sp, #8
 8001f86:	bd70      	pop	{r4, r5, r6, pc}
 8001f88:	2080      	movs	r0, #128	@ 0x80
 8001f8a:	0340      	lsls	r0, r0, #13
 8001f8c:	4320      	orrs	r0, r4
 8001f8e:	4c0e      	ldr	r4, [pc, #56]	@ (8001fc8 <__aeabi_d2iz+0x6c>)
 8001f90:	1a64      	subs	r4, r4, r1
 8001f92:	2c1f      	cmp	r4, #31
 8001f94:	dd08      	ble.n	8001fa8 <__aeabi_d2iz+0x4c>
 8001f96:	4b0d      	ldr	r3, [pc, #52]	@ (8001fcc <__aeabi_d2iz+0x70>)
 8001f98:	1a5b      	subs	r3, r3, r1
 8001f9a:	40d8      	lsrs	r0, r3
 8001f9c:	0003      	movs	r3, r0
 8001f9e:	4258      	negs	r0, r3
 8001fa0:	2e00      	cmp	r6, #0
 8001fa2:	d1ef      	bne.n	8001f84 <__aeabi_d2iz+0x28>
 8001fa4:	0018      	movs	r0, r3
 8001fa6:	e7ed      	b.n	8001f84 <__aeabi_d2iz+0x28>
 8001fa8:	4b09      	ldr	r3, [pc, #36]	@ (8001fd0 <__aeabi_d2iz+0x74>)
 8001faa:	9a00      	ldr	r2, [sp, #0]
 8001fac:	469c      	mov	ip, r3
 8001fae:	0003      	movs	r3, r0
 8001fb0:	4461      	add	r1, ip
 8001fb2:	408b      	lsls	r3, r1
 8001fb4:	40e2      	lsrs	r2, r4
 8001fb6:	4313      	orrs	r3, r2
 8001fb8:	e7f1      	b.n	8001f9e <__aeabi_d2iz+0x42>
 8001fba:	46c0      	nop			@ (mov r8, r8)
 8001fbc:	000003fe 	.word	0x000003fe
 8001fc0:	0000041d 	.word	0x0000041d
 8001fc4:	7fffffff 	.word	0x7fffffff
 8001fc8:	00000433 	.word	0x00000433
 8001fcc:	00000413 	.word	0x00000413
 8001fd0:	fffffbed 	.word	0xfffffbed

08001fd4 <__aeabi_f2d>:
 8001fd4:	b570      	push	{r4, r5, r6, lr}
 8001fd6:	0242      	lsls	r2, r0, #9
 8001fd8:	0043      	lsls	r3, r0, #1
 8001fda:	0fc4      	lsrs	r4, r0, #31
 8001fdc:	20fe      	movs	r0, #254	@ 0xfe
 8001fde:	0e1b      	lsrs	r3, r3, #24
 8001fe0:	1c59      	adds	r1, r3, #1
 8001fe2:	0a55      	lsrs	r5, r2, #9
 8001fe4:	4208      	tst	r0, r1
 8001fe6:	d00c      	beq.n	8002002 <__aeabi_f2d+0x2e>
 8001fe8:	21e0      	movs	r1, #224	@ 0xe0
 8001fea:	0089      	lsls	r1, r1, #2
 8001fec:	468c      	mov	ip, r1
 8001fee:	076d      	lsls	r5, r5, #29
 8001ff0:	0b12      	lsrs	r2, r2, #12
 8001ff2:	4463      	add	r3, ip
 8001ff4:	051b      	lsls	r3, r3, #20
 8001ff6:	4313      	orrs	r3, r2
 8001ff8:	07e4      	lsls	r4, r4, #31
 8001ffa:	4323      	orrs	r3, r4
 8001ffc:	0028      	movs	r0, r5
 8001ffe:	0019      	movs	r1, r3
 8002000:	bd70      	pop	{r4, r5, r6, pc}
 8002002:	2b00      	cmp	r3, #0
 8002004:	d114      	bne.n	8002030 <__aeabi_f2d+0x5c>
 8002006:	2d00      	cmp	r5, #0
 8002008:	d01b      	beq.n	8002042 <__aeabi_f2d+0x6e>
 800200a:	0028      	movs	r0, r5
 800200c:	f000 f8a2 	bl	8002154 <__clzsi2>
 8002010:	280a      	cmp	r0, #10
 8002012:	dc1c      	bgt.n	800204e <__aeabi_f2d+0x7a>
 8002014:	230b      	movs	r3, #11
 8002016:	002a      	movs	r2, r5
 8002018:	1a1b      	subs	r3, r3, r0
 800201a:	40da      	lsrs	r2, r3
 800201c:	0003      	movs	r3, r0
 800201e:	3315      	adds	r3, #21
 8002020:	409d      	lsls	r5, r3
 8002022:	4b0e      	ldr	r3, [pc, #56]	@ (800205c <__aeabi_f2d+0x88>)
 8002024:	0312      	lsls	r2, r2, #12
 8002026:	1a1b      	subs	r3, r3, r0
 8002028:	055b      	lsls	r3, r3, #21
 800202a:	0b12      	lsrs	r2, r2, #12
 800202c:	0d5b      	lsrs	r3, r3, #21
 800202e:	e7e1      	b.n	8001ff4 <__aeabi_f2d+0x20>
 8002030:	2d00      	cmp	r5, #0
 8002032:	d009      	beq.n	8002048 <__aeabi_f2d+0x74>
 8002034:	0b13      	lsrs	r3, r2, #12
 8002036:	2280      	movs	r2, #128	@ 0x80
 8002038:	0312      	lsls	r2, r2, #12
 800203a:	431a      	orrs	r2, r3
 800203c:	076d      	lsls	r5, r5, #29
 800203e:	4b08      	ldr	r3, [pc, #32]	@ (8002060 <__aeabi_f2d+0x8c>)
 8002040:	e7d8      	b.n	8001ff4 <__aeabi_f2d+0x20>
 8002042:	2300      	movs	r3, #0
 8002044:	2200      	movs	r2, #0
 8002046:	e7d5      	b.n	8001ff4 <__aeabi_f2d+0x20>
 8002048:	2200      	movs	r2, #0
 800204a:	4b05      	ldr	r3, [pc, #20]	@ (8002060 <__aeabi_f2d+0x8c>)
 800204c:	e7d2      	b.n	8001ff4 <__aeabi_f2d+0x20>
 800204e:	0003      	movs	r3, r0
 8002050:	002a      	movs	r2, r5
 8002052:	3b0b      	subs	r3, #11
 8002054:	409a      	lsls	r2, r3
 8002056:	2500      	movs	r5, #0
 8002058:	e7e3      	b.n	8002022 <__aeabi_f2d+0x4e>
 800205a:	46c0      	nop			@ (mov r8, r8)
 800205c:	00000389 	.word	0x00000389
 8002060:	000007ff 	.word	0x000007ff

08002064 <__aeabi_cdrcmple>:
 8002064:	4684      	mov	ip, r0
 8002066:	0010      	movs	r0, r2
 8002068:	4662      	mov	r2, ip
 800206a:	468c      	mov	ip, r1
 800206c:	0019      	movs	r1, r3
 800206e:	4663      	mov	r3, ip
 8002070:	e000      	b.n	8002074 <__aeabi_cdcmpeq>
 8002072:	46c0      	nop			@ (mov r8, r8)

08002074 <__aeabi_cdcmpeq>:
 8002074:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8002076:	f000 f9f7 	bl	8002468 <__ledf2>
 800207a:	2800      	cmp	r0, #0
 800207c:	d401      	bmi.n	8002082 <__aeabi_cdcmpeq+0xe>
 800207e:	2100      	movs	r1, #0
 8002080:	42c8      	cmn	r0, r1
 8002082:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08002084 <__aeabi_dcmpeq>:
 8002084:	b510      	push	{r4, lr}
 8002086:	f000 f93b 	bl	8002300 <__eqdf2>
 800208a:	4240      	negs	r0, r0
 800208c:	3001      	adds	r0, #1
 800208e:	bd10      	pop	{r4, pc}

08002090 <__aeabi_dcmplt>:
 8002090:	b510      	push	{r4, lr}
 8002092:	f000 f9e9 	bl	8002468 <__ledf2>
 8002096:	2800      	cmp	r0, #0
 8002098:	db01      	blt.n	800209e <__aeabi_dcmplt+0xe>
 800209a:	2000      	movs	r0, #0
 800209c:	bd10      	pop	{r4, pc}
 800209e:	2001      	movs	r0, #1
 80020a0:	bd10      	pop	{r4, pc}
 80020a2:	46c0      	nop			@ (mov r8, r8)

080020a4 <__aeabi_dcmple>:
 80020a4:	b510      	push	{r4, lr}
 80020a6:	f000 f9df 	bl	8002468 <__ledf2>
 80020aa:	2800      	cmp	r0, #0
 80020ac:	dd01      	ble.n	80020b2 <__aeabi_dcmple+0xe>
 80020ae:	2000      	movs	r0, #0
 80020b0:	bd10      	pop	{r4, pc}
 80020b2:	2001      	movs	r0, #1
 80020b4:	bd10      	pop	{r4, pc}
 80020b6:	46c0      	nop			@ (mov r8, r8)

080020b8 <__aeabi_dcmpgt>:
 80020b8:	b510      	push	{r4, lr}
 80020ba:	f000 f965 	bl	8002388 <__gedf2>
 80020be:	2800      	cmp	r0, #0
 80020c0:	dc01      	bgt.n	80020c6 <__aeabi_dcmpgt+0xe>
 80020c2:	2000      	movs	r0, #0
 80020c4:	bd10      	pop	{r4, pc}
 80020c6:	2001      	movs	r0, #1
 80020c8:	bd10      	pop	{r4, pc}
 80020ca:	46c0      	nop			@ (mov r8, r8)

080020cc <__aeabi_dcmpge>:
 80020cc:	b510      	push	{r4, lr}
 80020ce:	f000 f95b 	bl	8002388 <__gedf2>
 80020d2:	2800      	cmp	r0, #0
 80020d4:	da01      	bge.n	80020da <__aeabi_dcmpge+0xe>
 80020d6:	2000      	movs	r0, #0
 80020d8:	bd10      	pop	{r4, pc}
 80020da:	2001      	movs	r0, #1
 80020dc:	bd10      	pop	{r4, pc}
 80020de:	46c0      	nop			@ (mov r8, r8)

080020e0 <__aeabi_cfrcmple>:
 80020e0:	4684      	mov	ip, r0
 80020e2:	0008      	movs	r0, r1
 80020e4:	4661      	mov	r1, ip
 80020e6:	e7ff      	b.n	80020e8 <__aeabi_cfcmpeq>

080020e8 <__aeabi_cfcmpeq>:
 80020e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80020ea:	f000 f8c1 	bl	8002270 <__lesf2>
 80020ee:	2800      	cmp	r0, #0
 80020f0:	d401      	bmi.n	80020f6 <__aeabi_cfcmpeq+0xe>
 80020f2:	2100      	movs	r1, #0
 80020f4:	42c8      	cmn	r0, r1
 80020f6:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

080020f8 <__aeabi_fcmpeq>:
 80020f8:	b510      	push	{r4, lr}
 80020fa:	f000 f849 	bl	8002190 <__eqsf2>
 80020fe:	4240      	negs	r0, r0
 8002100:	3001      	adds	r0, #1
 8002102:	bd10      	pop	{r4, pc}

08002104 <__aeabi_fcmplt>:
 8002104:	b510      	push	{r4, lr}
 8002106:	f000 f8b3 	bl	8002270 <__lesf2>
 800210a:	2800      	cmp	r0, #0
 800210c:	db01      	blt.n	8002112 <__aeabi_fcmplt+0xe>
 800210e:	2000      	movs	r0, #0
 8002110:	bd10      	pop	{r4, pc}
 8002112:	2001      	movs	r0, #1
 8002114:	bd10      	pop	{r4, pc}
 8002116:	46c0      	nop			@ (mov r8, r8)

08002118 <__aeabi_fcmple>:
 8002118:	b510      	push	{r4, lr}
 800211a:	f000 f8a9 	bl	8002270 <__lesf2>
 800211e:	2800      	cmp	r0, #0
 8002120:	dd01      	ble.n	8002126 <__aeabi_fcmple+0xe>
 8002122:	2000      	movs	r0, #0
 8002124:	bd10      	pop	{r4, pc}
 8002126:	2001      	movs	r0, #1
 8002128:	bd10      	pop	{r4, pc}
 800212a:	46c0      	nop			@ (mov r8, r8)

0800212c <__aeabi_fcmpgt>:
 800212c:	b510      	push	{r4, lr}
 800212e:	f000 f857 	bl	80021e0 <__gesf2>
 8002132:	2800      	cmp	r0, #0
 8002134:	dc01      	bgt.n	800213a <__aeabi_fcmpgt+0xe>
 8002136:	2000      	movs	r0, #0
 8002138:	bd10      	pop	{r4, pc}
 800213a:	2001      	movs	r0, #1
 800213c:	bd10      	pop	{r4, pc}
 800213e:	46c0      	nop			@ (mov r8, r8)

08002140 <__aeabi_fcmpge>:
 8002140:	b510      	push	{r4, lr}
 8002142:	f000 f84d 	bl	80021e0 <__gesf2>
 8002146:	2800      	cmp	r0, #0
 8002148:	da01      	bge.n	800214e <__aeabi_fcmpge+0xe>
 800214a:	2000      	movs	r0, #0
 800214c:	bd10      	pop	{r4, pc}
 800214e:	2001      	movs	r0, #1
 8002150:	bd10      	pop	{r4, pc}
 8002152:	46c0      	nop			@ (mov r8, r8)

08002154 <__clzsi2>:
 8002154:	211c      	movs	r1, #28
 8002156:	2301      	movs	r3, #1
 8002158:	041b      	lsls	r3, r3, #16
 800215a:	4298      	cmp	r0, r3
 800215c:	d301      	bcc.n	8002162 <__clzsi2+0xe>
 800215e:	0c00      	lsrs	r0, r0, #16
 8002160:	3910      	subs	r1, #16
 8002162:	0a1b      	lsrs	r3, r3, #8
 8002164:	4298      	cmp	r0, r3
 8002166:	d301      	bcc.n	800216c <__clzsi2+0x18>
 8002168:	0a00      	lsrs	r0, r0, #8
 800216a:	3908      	subs	r1, #8
 800216c:	091b      	lsrs	r3, r3, #4
 800216e:	4298      	cmp	r0, r3
 8002170:	d301      	bcc.n	8002176 <__clzsi2+0x22>
 8002172:	0900      	lsrs	r0, r0, #4
 8002174:	3904      	subs	r1, #4
 8002176:	a202      	add	r2, pc, #8	@ (adr r2, 8002180 <__clzsi2+0x2c>)
 8002178:	5c10      	ldrb	r0, [r2, r0]
 800217a:	1840      	adds	r0, r0, r1
 800217c:	4770      	bx	lr
 800217e:	46c0      	nop			@ (mov r8, r8)
 8002180:	02020304 	.word	0x02020304
 8002184:	01010101 	.word	0x01010101
	...

08002190 <__eqsf2>:
 8002190:	b570      	push	{r4, r5, r6, lr}
 8002192:	0042      	lsls	r2, r0, #1
 8002194:	024e      	lsls	r6, r1, #9
 8002196:	004c      	lsls	r4, r1, #1
 8002198:	0245      	lsls	r5, r0, #9
 800219a:	0a6d      	lsrs	r5, r5, #9
 800219c:	0e12      	lsrs	r2, r2, #24
 800219e:	0fc3      	lsrs	r3, r0, #31
 80021a0:	0a76      	lsrs	r6, r6, #9
 80021a2:	0e24      	lsrs	r4, r4, #24
 80021a4:	0fc9      	lsrs	r1, r1, #31
 80021a6:	2aff      	cmp	r2, #255	@ 0xff
 80021a8:	d010      	beq.n	80021cc <__eqsf2+0x3c>
 80021aa:	2cff      	cmp	r4, #255	@ 0xff
 80021ac:	d00c      	beq.n	80021c8 <__eqsf2+0x38>
 80021ae:	2001      	movs	r0, #1
 80021b0:	42a2      	cmp	r2, r4
 80021b2:	d10a      	bne.n	80021ca <__eqsf2+0x3a>
 80021b4:	42b5      	cmp	r5, r6
 80021b6:	d108      	bne.n	80021ca <__eqsf2+0x3a>
 80021b8:	428b      	cmp	r3, r1
 80021ba:	d00f      	beq.n	80021dc <__eqsf2+0x4c>
 80021bc:	2a00      	cmp	r2, #0
 80021be:	d104      	bne.n	80021ca <__eqsf2+0x3a>
 80021c0:	0028      	movs	r0, r5
 80021c2:	1e43      	subs	r3, r0, #1
 80021c4:	4198      	sbcs	r0, r3
 80021c6:	e000      	b.n	80021ca <__eqsf2+0x3a>
 80021c8:	2001      	movs	r0, #1
 80021ca:	bd70      	pop	{r4, r5, r6, pc}
 80021cc:	2001      	movs	r0, #1
 80021ce:	2cff      	cmp	r4, #255	@ 0xff
 80021d0:	d1fb      	bne.n	80021ca <__eqsf2+0x3a>
 80021d2:	4335      	orrs	r5, r6
 80021d4:	d1f9      	bne.n	80021ca <__eqsf2+0x3a>
 80021d6:	404b      	eors	r3, r1
 80021d8:	0018      	movs	r0, r3
 80021da:	e7f6      	b.n	80021ca <__eqsf2+0x3a>
 80021dc:	2000      	movs	r0, #0
 80021de:	e7f4      	b.n	80021ca <__eqsf2+0x3a>

080021e0 <__gesf2>:
 80021e0:	b530      	push	{r4, r5, lr}
 80021e2:	0042      	lsls	r2, r0, #1
 80021e4:	0244      	lsls	r4, r0, #9
 80021e6:	024d      	lsls	r5, r1, #9
 80021e8:	0fc3      	lsrs	r3, r0, #31
 80021ea:	0048      	lsls	r0, r1, #1
 80021ec:	0a64      	lsrs	r4, r4, #9
 80021ee:	0e12      	lsrs	r2, r2, #24
 80021f0:	0a6d      	lsrs	r5, r5, #9
 80021f2:	0e00      	lsrs	r0, r0, #24
 80021f4:	0fc9      	lsrs	r1, r1, #31
 80021f6:	2aff      	cmp	r2, #255	@ 0xff
 80021f8:	d018      	beq.n	800222c <__gesf2+0x4c>
 80021fa:	28ff      	cmp	r0, #255	@ 0xff
 80021fc:	d00a      	beq.n	8002214 <__gesf2+0x34>
 80021fe:	2a00      	cmp	r2, #0
 8002200:	d11e      	bne.n	8002240 <__gesf2+0x60>
 8002202:	2800      	cmp	r0, #0
 8002204:	d10a      	bne.n	800221c <__gesf2+0x3c>
 8002206:	2d00      	cmp	r5, #0
 8002208:	d029      	beq.n	800225e <__gesf2+0x7e>
 800220a:	2c00      	cmp	r4, #0
 800220c:	d12d      	bne.n	800226a <__gesf2+0x8a>
 800220e:	0048      	lsls	r0, r1, #1
 8002210:	3801      	subs	r0, #1
 8002212:	bd30      	pop	{r4, r5, pc}
 8002214:	2d00      	cmp	r5, #0
 8002216:	d125      	bne.n	8002264 <__gesf2+0x84>
 8002218:	2a00      	cmp	r2, #0
 800221a:	d101      	bne.n	8002220 <__gesf2+0x40>
 800221c:	2c00      	cmp	r4, #0
 800221e:	d0f6      	beq.n	800220e <__gesf2+0x2e>
 8002220:	428b      	cmp	r3, r1
 8002222:	d019      	beq.n	8002258 <__gesf2+0x78>
 8002224:	2001      	movs	r0, #1
 8002226:	425b      	negs	r3, r3
 8002228:	4318      	orrs	r0, r3
 800222a:	e7f2      	b.n	8002212 <__gesf2+0x32>
 800222c:	2c00      	cmp	r4, #0
 800222e:	d119      	bne.n	8002264 <__gesf2+0x84>
 8002230:	28ff      	cmp	r0, #255	@ 0xff
 8002232:	d1f7      	bne.n	8002224 <__gesf2+0x44>
 8002234:	2d00      	cmp	r5, #0
 8002236:	d115      	bne.n	8002264 <__gesf2+0x84>
 8002238:	2000      	movs	r0, #0
 800223a:	428b      	cmp	r3, r1
 800223c:	d1f2      	bne.n	8002224 <__gesf2+0x44>
 800223e:	e7e8      	b.n	8002212 <__gesf2+0x32>
 8002240:	2800      	cmp	r0, #0
 8002242:	d0ef      	beq.n	8002224 <__gesf2+0x44>
 8002244:	428b      	cmp	r3, r1
 8002246:	d1ed      	bne.n	8002224 <__gesf2+0x44>
 8002248:	4282      	cmp	r2, r0
 800224a:	dceb      	bgt.n	8002224 <__gesf2+0x44>
 800224c:	db04      	blt.n	8002258 <__gesf2+0x78>
 800224e:	42ac      	cmp	r4, r5
 8002250:	d8e8      	bhi.n	8002224 <__gesf2+0x44>
 8002252:	2000      	movs	r0, #0
 8002254:	42ac      	cmp	r4, r5
 8002256:	d2dc      	bcs.n	8002212 <__gesf2+0x32>
 8002258:	0058      	lsls	r0, r3, #1
 800225a:	3801      	subs	r0, #1
 800225c:	e7d9      	b.n	8002212 <__gesf2+0x32>
 800225e:	2c00      	cmp	r4, #0
 8002260:	d0d7      	beq.n	8002212 <__gesf2+0x32>
 8002262:	e7df      	b.n	8002224 <__gesf2+0x44>
 8002264:	2002      	movs	r0, #2
 8002266:	4240      	negs	r0, r0
 8002268:	e7d3      	b.n	8002212 <__gesf2+0x32>
 800226a:	428b      	cmp	r3, r1
 800226c:	d1da      	bne.n	8002224 <__gesf2+0x44>
 800226e:	e7ee      	b.n	800224e <__gesf2+0x6e>

08002270 <__lesf2>:
 8002270:	b530      	push	{r4, r5, lr}
 8002272:	0042      	lsls	r2, r0, #1
 8002274:	0244      	lsls	r4, r0, #9
 8002276:	024d      	lsls	r5, r1, #9
 8002278:	0fc3      	lsrs	r3, r0, #31
 800227a:	0048      	lsls	r0, r1, #1
 800227c:	0a64      	lsrs	r4, r4, #9
 800227e:	0e12      	lsrs	r2, r2, #24
 8002280:	0a6d      	lsrs	r5, r5, #9
 8002282:	0e00      	lsrs	r0, r0, #24
 8002284:	0fc9      	lsrs	r1, r1, #31
 8002286:	2aff      	cmp	r2, #255	@ 0xff
 8002288:	d017      	beq.n	80022ba <__lesf2+0x4a>
 800228a:	28ff      	cmp	r0, #255	@ 0xff
 800228c:	d00a      	beq.n	80022a4 <__lesf2+0x34>
 800228e:	2a00      	cmp	r2, #0
 8002290:	d11b      	bne.n	80022ca <__lesf2+0x5a>
 8002292:	2800      	cmp	r0, #0
 8002294:	d10a      	bne.n	80022ac <__lesf2+0x3c>
 8002296:	2d00      	cmp	r5, #0
 8002298:	d01d      	beq.n	80022d6 <__lesf2+0x66>
 800229a:	2c00      	cmp	r4, #0
 800229c:	d12d      	bne.n	80022fa <__lesf2+0x8a>
 800229e:	0048      	lsls	r0, r1, #1
 80022a0:	3801      	subs	r0, #1
 80022a2:	e011      	b.n	80022c8 <__lesf2+0x58>
 80022a4:	2d00      	cmp	r5, #0
 80022a6:	d10e      	bne.n	80022c6 <__lesf2+0x56>
 80022a8:	2a00      	cmp	r2, #0
 80022aa:	d101      	bne.n	80022b0 <__lesf2+0x40>
 80022ac:	2c00      	cmp	r4, #0
 80022ae:	d0f6      	beq.n	800229e <__lesf2+0x2e>
 80022b0:	428b      	cmp	r3, r1
 80022b2:	d10c      	bne.n	80022ce <__lesf2+0x5e>
 80022b4:	0058      	lsls	r0, r3, #1
 80022b6:	3801      	subs	r0, #1
 80022b8:	e006      	b.n	80022c8 <__lesf2+0x58>
 80022ba:	2c00      	cmp	r4, #0
 80022bc:	d103      	bne.n	80022c6 <__lesf2+0x56>
 80022be:	28ff      	cmp	r0, #255	@ 0xff
 80022c0:	d105      	bne.n	80022ce <__lesf2+0x5e>
 80022c2:	2d00      	cmp	r5, #0
 80022c4:	d015      	beq.n	80022f2 <__lesf2+0x82>
 80022c6:	2002      	movs	r0, #2
 80022c8:	bd30      	pop	{r4, r5, pc}
 80022ca:	2800      	cmp	r0, #0
 80022cc:	d106      	bne.n	80022dc <__lesf2+0x6c>
 80022ce:	2001      	movs	r0, #1
 80022d0:	425b      	negs	r3, r3
 80022d2:	4318      	orrs	r0, r3
 80022d4:	e7f8      	b.n	80022c8 <__lesf2+0x58>
 80022d6:	2c00      	cmp	r4, #0
 80022d8:	d0f6      	beq.n	80022c8 <__lesf2+0x58>
 80022da:	e7f8      	b.n	80022ce <__lesf2+0x5e>
 80022dc:	428b      	cmp	r3, r1
 80022de:	d1f6      	bne.n	80022ce <__lesf2+0x5e>
 80022e0:	4282      	cmp	r2, r0
 80022e2:	dcf4      	bgt.n	80022ce <__lesf2+0x5e>
 80022e4:	dbe6      	blt.n	80022b4 <__lesf2+0x44>
 80022e6:	42ac      	cmp	r4, r5
 80022e8:	d8f1      	bhi.n	80022ce <__lesf2+0x5e>
 80022ea:	2000      	movs	r0, #0
 80022ec:	42ac      	cmp	r4, r5
 80022ee:	d2eb      	bcs.n	80022c8 <__lesf2+0x58>
 80022f0:	e7e0      	b.n	80022b4 <__lesf2+0x44>
 80022f2:	2000      	movs	r0, #0
 80022f4:	428b      	cmp	r3, r1
 80022f6:	d1ea      	bne.n	80022ce <__lesf2+0x5e>
 80022f8:	e7e6      	b.n	80022c8 <__lesf2+0x58>
 80022fa:	428b      	cmp	r3, r1
 80022fc:	d1e7      	bne.n	80022ce <__lesf2+0x5e>
 80022fe:	e7f2      	b.n	80022e6 <__lesf2+0x76>

08002300 <__eqdf2>:
 8002300:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002302:	4657      	mov	r7, sl
 8002304:	46de      	mov	lr, fp
 8002306:	464e      	mov	r6, r9
 8002308:	4645      	mov	r5, r8
 800230a:	b5e0      	push	{r5, r6, r7, lr}
 800230c:	000d      	movs	r5, r1
 800230e:	0004      	movs	r4, r0
 8002310:	0fe8      	lsrs	r0, r5, #31
 8002312:	4683      	mov	fp, r0
 8002314:	0309      	lsls	r1, r1, #12
 8002316:	0fd8      	lsrs	r0, r3, #31
 8002318:	0b09      	lsrs	r1, r1, #12
 800231a:	4682      	mov	sl, r0
 800231c:	4819      	ldr	r0, [pc, #100]	@ (8002384 <__eqdf2+0x84>)
 800231e:	468c      	mov	ip, r1
 8002320:	031f      	lsls	r7, r3, #12
 8002322:	0069      	lsls	r1, r5, #1
 8002324:	005e      	lsls	r6, r3, #1
 8002326:	0d49      	lsrs	r1, r1, #21
 8002328:	0b3f      	lsrs	r7, r7, #12
 800232a:	0d76      	lsrs	r6, r6, #21
 800232c:	4281      	cmp	r1, r0
 800232e:	d018      	beq.n	8002362 <__eqdf2+0x62>
 8002330:	4286      	cmp	r6, r0
 8002332:	d00f      	beq.n	8002354 <__eqdf2+0x54>
 8002334:	2001      	movs	r0, #1
 8002336:	42b1      	cmp	r1, r6
 8002338:	d10d      	bne.n	8002356 <__eqdf2+0x56>
 800233a:	45bc      	cmp	ip, r7
 800233c:	d10b      	bne.n	8002356 <__eqdf2+0x56>
 800233e:	4294      	cmp	r4, r2
 8002340:	d109      	bne.n	8002356 <__eqdf2+0x56>
 8002342:	45d3      	cmp	fp, sl
 8002344:	d01c      	beq.n	8002380 <__eqdf2+0x80>
 8002346:	2900      	cmp	r1, #0
 8002348:	d105      	bne.n	8002356 <__eqdf2+0x56>
 800234a:	4660      	mov	r0, ip
 800234c:	4320      	orrs	r0, r4
 800234e:	1e43      	subs	r3, r0, #1
 8002350:	4198      	sbcs	r0, r3
 8002352:	e000      	b.n	8002356 <__eqdf2+0x56>
 8002354:	2001      	movs	r0, #1
 8002356:	bcf0      	pop	{r4, r5, r6, r7}
 8002358:	46bb      	mov	fp, r7
 800235a:	46b2      	mov	sl, r6
 800235c:	46a9      	mov	r9, r5
 800235e:	46a0      	mov	r8, r4
 8002360:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002362:	2001      	movs	r0, #1
 8002364:	428e      	cmp	r6, r1
 8002366:	d1f6      	bne.n	8002356 <__eqdf2+0x56>
 8002368:	4661      	mov	r1, ip
 800236a:	4339      	orrs	r1, r7
 800236c:	000f      	movs	r7, r1
 800236e:	4317      	orrs	r7, r2
 8002370:	4327      	orrs	r7, r4
 8002372:	d1f0      	bne.n	8002356 <__eqdf2+0x56>
 8002374:	465b      	mov	r3, fp
 8002376:	4652      	mov	r2, sl
 8002378:	1a98      	subs	r0, r3, r2
 800237a:	1e43      	subs	r3, r0, #1
 800237c:	4198      	sbcs	r0, r3
 800237e:	e7ea      	b.n	8002356 <__eqdf2+0x56>
 8002380:	2000      	movs	r0, #0
 8002382:	e7e8      	b.n	8002356 <__eqdf2+0x56>
 8002384:	000007ff 	.word	0x000007ff

08002388 <__gedf2>:
 8002388:	b5f0      	push	{r4, r5, r6, r7, lr}
 800238a:	4657      	mov	r7, sl
 800238c:	464e      	mov	r6, r9
 800238e:	4645      	mov	r5, r8
 8002390:	46de      	mov	lr, fp
 8002392:	b5e0      	push	{r5, r6, r7, lr}
 8002394:	000d      	movs	r5, r1
 8002396:	030e      	lsls	r6, r1, #12
 8002398:	0049      	lsls	r1, r1, #1
 800239a:	0d49      	lsrs	r1, r1, #21
 800239c:	468a      	mov	sl, r1
 800239e:	0fdf      	lsrs	r7, r3, #31
 80023a0:	0fe9      	lsrs	r1, r5, #31
 80023a2:	46bc      	mov	ip, r7
 80023a4:	b083      	sub	sp, #12
 80023a6:	4f2f      	ldr	r7, [pc, #188]	@ (8002464 <__gedf2+0xdc>)
 80023a8:	0004      	movs	r4, r0
 80023aa:	4680      	mov	r8, r0
 80023ac:	9101      	str	r1, [sp, #4]
 80023ae:	0058      	lsls	r0, r3, #1
 80023b0:	0319      	lsls	r1, r3, #12
 80023b2:	4691      	mov	r9, r2
 80023b4:	0b36      	lsrs	r6, r6, #12
 80023b6:	0b09      	lsrs	r1, r1, #12
 80023b8:	0d40      	lsrs	r0, r0, #21
 80023ba:	45ba      	cmp	sl, r7
 80023bc:	d01d      	beq.n	80023fa <__gedf2+0x72>
 80023be:	42b8      	cmp	r0, r7
 80023c0:	d00d      	beq.n	80023de <__gedf2+0x56>
 80023c2:	4657      	mov	r7, sl
 80023c4:	2f00      	cmp	r7, #0
 80023c6:	d12a      	bne.n	800241e <__gedf2+0x96>
 80023c8:	4334      	orrs	r4, r6
 80023ca:	2800      	cmp	r0, #0
 80023cc:	d124      	bne.n	8002418 <__gedf2+0x90>
 80023ce:	430a      	orrs	r2, r1
 80023d0:	d036      	beq.n	8002440 <__gedf2+0xb8>
 80023d2:	2c00      	cmp	r4, #0
 80023d4:	d141      	bne.n	800245a <__gedf2+0xd2>
 80023d6:	4663      	mov	r3, ip
 80023d8:	0058      	lsls	r0, r3, #1
 80023da:	3801      	subs	r0, #1
 80023dc:	e015      	b.n	800240a <__gedf2+0x82>
 80023de:	4311      	orrs	r1, r2
 80023e0:	d138      	bne.n	8002454 <__gedf2+0xcc>
 80023e2:	4653      	mov	r3, sl
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d101      	bne.n	80023ec <__gedf2+0x64>
 80023e8:	4326      	orrs	r6, r4
 80023ea:	d0f4      	beq.n	80023d6 <__gedf2+0x4e>
 80023ec:	9b01      	ldr	r3, [sp, #4]
 80023ee:	4563      	cmp	r3, ip
 80023f0:	d107      	bne.n	8002402 <__gedf2+0x7a>
 80023f2:	9b01      	ldr	r3, [sp, #4]
 80023f4:	0058      	lsls	r0, r3, #1
 80023f6:	3801      	subs	r0, #1
 80023f8:	e007      	b.n	800240a <__gedf2+0x82>
 80023fa:	4326      	orrs	r6, r4
 80023fc:	d12a      	bne.n	8002454 <__gedf2+0xcc>
 80023fe:	4550      	cmp	r0, sl
 8002400:	d021      	beq.n	8002446 <__gedf2+0xbe>
 8002402:	2001      	movs	r0, #1
 8002404:	9b01      	ldr	r3, [sp, #4]
 8002406:	425f      	negs	r7, r3
 8002408:	4338      	orrs	r0, r7
 800240a:	b003      	add	sp, #12
 800240c:	bcf0      	pop	{r4, r5, r6, r7}
 800240e:	46bb      	mov	fp, r7
 8002410:	46b2      	mov	sl, r6
 8002412:	46a9      	mov	r9, r5
 8002414:	46a0      	mov	r8, r4
 8002416:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002418:	2c00      	cmp	r4, #0
 800241a:	d0dc      	beq.n	80023d6 <__gedf2+0x4e>
 800241c:	e7e6      	b.n	80023ec <__gedf2+0x64>
 800241e:	2800      	cmp	r0, #0
 8002420:	d0ef      	beq.n	8002402 <__gedf2+0x7a>
 8002422:	9b01      	ldr	r3, [sp, #4]
 8002424:	4563      	cmp	r3, ip
 8002426:	d1ec      	bne.n	8002402 <__gedf2+0x7a>
 8002428:	4582      	cmp	sl, r0
 800242a:	dcea      	bgt.n	8002402 <__gedf2+0x7a>
 800242c:	dbe1      	blt.n	80023f2 <__gedf2+0x6a>
 800242e:	428e      	cmp	r6, r1
 8002430:	d8e7      	bhi.n	8002402 <__gedf2+0x7a>
 8002432:	d1de      	bne.n	80023f2 <__gedf2+0x6a>
 8002434:	45c8      	cmp	r8, r9
 8002436:	d8e4      	bhi.n	8002402 <__gedf2+0x7a>
 8002438:	2000      	movs	r0, #0
 800243a:	45c8      	cmp	r8, r9
 800243c:	d2e5      	bcs.n	800240a <__gedf2+0x82>
 800243e:	e7d8      	b.n	80023f2 <__gedf2+0x6a>
 8002440:	2c00      	cmp	r4, #0
 8002442:	d0e2      	beq.n	800240a <__gedf2+0x82>
 8002444:	e7dd      	b.n	8002402 <__gedf2+0x7a>
 8002446:	4311      	orrs	r1, r2
 8002448:	d104      	bne.n	8002454 <__gedf2+0xcc>
 800244a:	9b01      	ldr	r3, [sp, #4]
 800244c:	4563      	cmp	r3, ip
 800244e:	d1d8      	bne.n	8002402 <__gedf2+0x7a>
 8002450:	2000      	movs	r0, #0
 8002452:	e7da      	b.n	800240a <__gedf2+0x82>
 8002454:	2002      	movs	r0, #2
 8002456:	4240      	negs	r0, r0
 8002458:	e7d7      	b.n	800240a <__gedf2+0x82>
 800245a:	9b01      	ldr	r3, [sp, #4]
 800245c:	4563      	cmp	r3, ip
 800245e:	d0e6      	beq.n	800242e <__gedf2+0xa6>
 8002460:	e7cf      	b.n	8002402 <__gedf2+0x7a>
 8002462:	46c0      	nop			@ (mov r8, r8)
 8002464:	000007ff 	.word	0x000007ff

08002468 <__ledf2>:
 8002468:	b5f0      	push	{r4, r5, r6, r7, lr}
 800246a:	4657      	mov	r7, sl
 800246c:	464e      	mov	r6, r9
 800246e:	4645      	mov	r5, r8
 8002470:	46de      	mov	lr, fp
 8002472:	b5e0      	push	{r5, r6, r7, lr}
 8002474:	000d      	movs	r5, r1
 8002476:	030e      	lsls	r6, r1, #12
 8002478:	0049      	lsls	r1, r1, #1
 800247a:	0d49      	lsrs	r1, r1, #21
 800247c:	468a      	mov	sl, r1
 800247e:	0fdf      	lsrs	r7, r3, #31
 8002480:	0fe9      	lsrs	r1, r5, #31
 8002482:	46bc      	mov	ip, r7
 8002484:	b083      	sub	sp, #12
 8002486:	4f2e      	ldr	r7, [pc, #184]	@ (8002540 <__ledf2+0xd8>)
 8002488:	0004      	movs	r4, r0
 800248a:	4680      	mov	r8, r0
 800248c:	9101      	str	r1, [sp, #4]
 800248e:	0058      	lsls	r0, r3, #1
 8002490:	0319      	lsls	r1, r3, #12
 8002492:	4691      	mov	r9, r2
 8002494:	0b36      	lsrs	r6, r6, #12
 8002496:	0b09      	lsrs	r1, r1, #12
 8002498:	0d40      	lsrs	r0, r0, #21
 800249a:	45ba      	cmp	sl, r7
 800249c:	d01e      	beq.n	80024dc <__ledf2+0x74>
 800249e:	42b8      	cmp	r0, r7
 80024a0:	d00d      	beq.n	80024be <__ledf2+0x56>
 80024a2:	4657      	mov	r7, sl
 80024a4:	2f00      	cmp	r7, #0
 80024a6:	d127      	bne.n	80024f8 <__ledf2+0x90>
 80024a8:	4334      	orrs	r4, r6
 80024aa:	2800      	cmp	r0, #0
 80024ac:	d133      	bne.n	8002516 <__ledf2+0xae>
 80024ae:	430a      	orrs	r2, r1
 80024b0:	d034      	beq.n	800251c <__ledf2+0xb4>
 80024b2:	2c00      	cmp	r4, #0
 80024b4:	d140      	bne.n	8002538 <__ledf2+0xd0>
 80024b6:	4663      	mov	r3, ip
 80024b8:	0058      	lsls	r0, r3, #1
 80024ba:	3801      	subs	r0, #1
 80024bc:	e015      	b.n	80024ea <__ledf2+0x82>
 80024be:	4311      	orrs	r1, r2
 80024c0:	d112      	bne.n	80024e8 <__ledf2+0x80>
 80024c2:	4653      	mov	r3, sl
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d101      	bne.n	80024cc <__ledf2+0x64>
 80024c8:	4326      	orrs	r6, r4
 80024ca:	d0f4      	beq.n	80024b6 <__ledf2+0x4e>
 80024cc:	9b01      	ldr	r3, [sp, #4]
 80024ce:	4563      	cmp	r3, ip
 80024d0:	d01d      	beq.n	800250e <__ledf2+0xa6>
 80024d2:	2001      	movs	r0, #1
 80024d4:	9b01      	ldr	r3, [sp, #4]
 80024d6:	425f      	negs	r7, r3
 80024d8:	4338      	orrs	r0, r7
 80024da:	e006      	b.n	80024ea <__ledf2+0x82>
 80024dc:	4326      	orrs	r6, r4
 80024de:	d103      	bne.n	80024e8 <__ledf2+0x80>
 80024e0:	4550      	cmp	r0, sl
 80024e2:	d1f6      	bne.n	80024d2 <__ledf2+0x6a>
 80024e4:	4311      	orrs	r1, r2
 80024e6:	d01c      	beq.n	8002522 <__ledf2+0xba>
 80024e8:	2002      	movs	r0, #2
 80024ea:	b003      	add	sp, #12
 80024ec:	bcf0      	pop	{r4, r5, r6, r7}
 80024ee:	46bb      	mov	fp, r7
 80024f0:	46b2      	mov	sl, r6
 80024f2:	46a9      	mov	r9, r5
 80024f4:	46a0      	mov	r8, r4
 80024f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024f8:	2800      	cmp	r0, #0
 80024fa:	d0ea      	beq.n	80024d2 <__ledf2+0x6a>
 80024fc:	9b01      	ldr	r3, [sp, #4]
 80024fe:	4563      	cmp	r3, ip
 8002500:	d1e7      	bne.n	80024d2 <__ledf2+0x6a>
 8002502:	4582      	cmp	sl, r0
 8002504:	dce5      	bgt.n	80024d2 <__ledf2+0x6a>
 8002506:	db02      	blt.n	800250e <__ledf2+0xa6>
 8002508:	428e      	cmp	r6, r1
 800250a:	d8e2      	bhi.n	80024d2 <__ledf2+0x6a>
 800250c:	d00e      	beq.n	800252c <__ledf2+0xc4>
 800250e:	9b01      	ldr	r3, [sp, #4]
 8002510:	0058      	lsls	r0, r3, #1
 8002512:	3801      	subs	r0, #1
 8002514:	e7e9      	b.n	80024ea <__ledf2+0x82>
 8002516:	2c00      	cmp	r4, #0
 8002518:	d0cd      	beq.n	80024b6 <__ledf2+0x4e>
 800251a:	e7d7      	b.n	80024cc <__ledf2+0x64>
 800251c:	2c00      	cmp	r4, #0
 800251e:	d0e4      	beq.n	80024ea <__ledf2+0x82>
 8002520:	e7d7      	b.n	80024d2 <__ledf2+0x6a>
 8002522:	9b01      	ldr	r3, [sp, #4]
 8002524:	2000      	movs	r0, #0
 8002526:	4563      	cmp	r3, ip
 8002528:	d0df      	beq.n	80024ea <__ledf2+0x82>
 800252a:	e7d2      	b.n	80024d2 <__ledf2+0x6a>
 800252c:	45c8      	cmp	r8, r9
 800252e:	d8d0      	bhi.n	80024d2 <__ledf2+0x6a>
 8002530:	2000      	movs	r0, #0
 8002532:	45c8      	cmp	r8, r9
 8002534:	d2d9      	bcs.n	80024ea <__ledf2+0x82>
 8002536:	e7ea      	b.n	800250e <__ledf2+0xa6>
 8002538:	9b01      	ldr	r3, [sp, #4]
 800253a:	4563      	cmp	r3, ip
 800253c:	d0e4      	beq.n	8002508 <__ledf2+0xa0>
 800253e:	e7c8      	b.n	80024d2 <__ledf2+0x6a>
 8002540:	000007ff 	.word	0x000007ff

08002544 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002548:	f001 fc6c 	bl	8003e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800254c:	f000 f87e 	bl	800264c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002550:	f000 f930 	bl	80027b4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8002554:	f000 f8c2 	bl	80026dc <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_IT(&hadc1);
 8002558:	4b39      	ldr	r3, [pc, #228]	@ (8002640 <main+0xfc>)
 800255a:	0018      	movs	r0, r3
 800255c:	f001 fff6 	bl	800454c <HAL_ADC_Start_IT>
  HAL_Delay(1500);
 8002560:	4b38      	ldr	r3, [pc, #224]	@ (8002644 <main+0x100>)
 8002562:	0018      	movs	r0, r3
 8002564:	f001 fce4 	bl	8003f30 <HAL_Delay>

  while (1)
  {


	  Barrido1(2,60,2500);Blink(2,2000);
 8002568:	4b37      	ldr	r3, [pc, #220]	@ (8002648 <main+0x104>)
 800256a:	001a      	movs	r2, r3
 800256c:	213c      	movs	r1, #60	@ 0x3c
 800256e:	2002      	movs	r0, #2
 8002570:	f000 fac6 	bl	8002b00 <Barrido1>
 8002574:	23fa      	movs	r3, #250	@ 0xfa
 8002576:	00db      	lsls	r3, r3, #3
 8002578:	0019      	movs	r1, r3
 800257a:	2002      	movs	r0, #2
 800257c:	f001 fb00 	bl	8003b80 <Blink>
	  ArmarIzquierda(2,30,2000);Blink(2,2000);
 8002580:	23fa      	movs	r3, #250	@ 0xfa
 8002582:	00db      	lsls	r3, r3, #3
 8002584:	001a      	movs	r2, r3
 8002586:	211e      	movs	r1, #30
 8002588:	2002      	movs	r0, #2
 800258a:	f001 f8b5 	bl	80036f8 <ArmarIzquierda>
 800258e:	23fa      	movs	r3, #250	@ 0xfa
 8002590:	00db      	lsls	r3, r3, #3
 8002592:	0019      	movs	r1, r3
 8002594:	2002      	movs	r0, #2
 8002596:	f001 faf3 	bl	8003b80 <Blink>
	  VolumenAbrir(2,30,2500);Blink(2,2000);
 800259a:	4b2b      	ldr	r3, [pc, #172]	@ (8002648 <main+0x104>)
 800259c:	001a      	movs	r2, r3
 800259e:	211e      	movs	r1, #30
 80025a0:	2002      	movs	r0, #2
 80025a2:	f000 ff1b 	bl	80033dc <VolumenAbrir>
 80025a6:	23fa      	movs	r3, #250	@ 0xfa
 80025a8:	00db      	lsls	r3, r3, #3
 80025aa:	0019      	movs	r1, r3
 80025ac:	2002      	movs	r0, #2
 80025ae:	f001 fae7 	bl	8003b80 <Blink>
	  EncenderAleatorio(2,150,2000);Blink(2,2000);
 80025b2:	23fa      	movs	r3, #250	@ 0xfa
 80025b4:	00db      	lsls	r3, r3, #3
 80025b6:	001a      	movs	r2, r3
 80025b8:	2196      	movs	r1, #150	@ 0x96
 80025ba:	2002      	movs	r0, #2
 80025bc:	f001 f982 	bl	80038c4 <EncenderAleatorio>
 80025c0:	23fa      	movs	r3, #250	@ 0xfa
 80025c2:	00db      	lsls	r3, r3, #3
 80025c4:	0019      	movs	r1, r3
 80025c6:	2002      	movs	r0, #2
 80025c8:	f001 fada 	bl	8003b80 <Blink>
	  Girar(4,100);Blink(2,2000);
 80025cc:	2164      	movs	r1, #100	@ 0x64
 80025ce:	2004      	movs	r0, #4
 80025d0:	f000 feb4 	bl	800333c <Girar>
 80025d4:	23fa      	movs	r3, #250	@ 0xfa
 80025d6:	00db      	lsls	r3, r3, #3
 80025d8:	0019      	movs	r1, r3
 80025da:	2002      	movs	r0, #2
 80025dc:	f001 fad0 	bl	8003b80 <Blink>
	  VolumenCerrar(2,30,2500);Blink(2,2000);
 80025e0:	4b19      	ldr	r3, [pc, #100]	@ (8002648 <main+0x104>)
 80025e2:	001a      	movs	r2, r3
 80025e4:	211e      	movs	r1, #30
 80025e6:	2002      	movs	r0, #2
 80025e8:	f000 ffc0 	bl	800356c <VolumenCerrar>
 80025ec:	23fa      	movs	r3, #250	@ 0xfa
 80025ee:	00db      	lsls	r3, r3, #3
 80025f0:	0019      	movs	r1, r3
 80025f2:	2002      	movs	r0, #2
 80025f4:	f001 fac4 	bl	8003b80 <Blink>

	  CerrarApagar(1,150,2000);
 80025f8:	23fa      	movs	r3, #250	@ 0xfa
 80025fa:	00db      	lsls	r3, r3, #3
 80025fc:	001a      	movs	r2, r3
 80025fe:	2196      	movs	r1, #150	@ 0x96
 8002600:	2001      	movs	r0, #1
 8002602:	f000 fd21 	bl	8003048 <CerrarApagar>
	  AbrirApagar(1,150,2000);
 8002606:	23fa      	movs	r3, #250	@ 0xfa
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	001a      	movs	r2, r3
 800260c:	2196      	movs	r1, #150	@ 0x96
 800260e:	2001      	movs	r0, #1
 8002610:	f000 fbae 	bl	8002d70 <AbrirApagar>
	  AbrirApagar(1,150,2000);
 8002614:	23fa      	movs	r3, #250	@ 0xfa
 8002616:	00db      	lsls	r3, r3, #3
 8002618:	001a      	movs	r2, r3
 800261a:	2196      	movs	r1, #150	@ 0x96
 800261c:	2001      	movs	r0, #1
 800261e:	f000 fba7 	bl	8002d70 <AbrirApagar>
	  CerrarApagar(1,150,2000);
 8002622:	23fa      	movs	r3, #250	@ 0xfa
 8002624:	00db      	lsls	r3, r3, #3
 8002626:	001a      	movs	r2, r3
 8002628:	2196      	movs	r1, #150	@ 0x96
 800262a:	2001      	movs	r0, #1
 800262c:	f000 fd0c 	bl	8003048 <CerrarApagar>
	  Blink(2,2000);
 8002630:	23fa      	movs	r3, #250	@ 0xfa
 8002632:	00db      	lsls	r3, r3, #3
 8002634:	0019      	movs	r1, r3
 8002636:	2002      	movs	r0, #2
 8002638:	f001 faa2 	bl	8003b80 <Blink>
	  Barrido1(2,60,2500);Blink(2,2000);
 800263c:	46c0      	nop			@ (mov r8, r8)
 800263e:	e793      	b.n	8002568 <main+0x24>
 8002640:	2000002c 	.word	0x2000002c
 8002644:	000005dc 	.word	0x000005dc
 8002648:	000009c4 	.word	0x000009c4

0800264c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800264c:	b590      	push	{r4, r7, lr}
 800264e:	b093      	sub	sp, #76	@ 0x4c
 8002650:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002652:	2414      	movs	r4, #20
 8002654:	193b      	adds	r3, r7, r4
 8002656:	0018      	movs	r0, r3
 8002658:	2334      	movs	r3, #52	@ 0x34
 800265a:	001a      	movs	r2, r3
 800265c:	2100      	movs	r1, #0
 800265e:	f003 fad9 	bl	8005c14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002662:	1d3b      	adds	r3, r7, #4
 8002664:	0018      	movs	r0, r3
 8002666:	2310      	movs	r3, #16
 8002668:	001a      	movs	r2, r3
 800266a:	2100      	movs	r1, #0
 800266c:	f003 fad2 	bl	8005c14 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002670:	2380      	movs	r3, #128	@ 0x80
 8002672:	009b      	lsls	r3, r3, #2
 8002674:	0018      	movs	r0, r3
 8002676:	f002 fdf3 	bl	8005260 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800267a:	193b      	adds	r3, r7, r4
 800267c:	2202      	movs	r2, #2
 800267e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002680:	193b      	adds	r3, r7, r4
 8002682:	2280      	movs	r2, #128	@ 0x80
 8002684:	0052      	lsls	r2, r2, #1
 8002686:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002688:	193b      	adds	r3, r7, r4
 800268a:	2200      	movs	r2, #0
 800268c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800268e:	193b      	adds	r3, r7, r4
 8002690:	2240      	movs	r2, #64	@ 0x40
 8002692:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8002694:	193b      	adds	r3, r7, r4
 8002696:	2200      	movs	r2, #0
 8002698:	61da      	str	r2, [r3, #28]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800269a:	193b      	adds	r3, r7, r4
 800269c:	0018      	movs	r0, r3
 800269e:	f002 fe1f 	bl	80052e0 <HAL_RCC_OscConfig>
 80026a2:	1e03      	subs	r3, r0, #0
 80026a4:	d001      	beq.n	80026aa <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80026a6:	f001 faf1 	bl	8003c8c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80026aa:	1d3b      	adds	r3, r7, #4
 80026ac:	2207      	movs	r2, #7
 80026ae:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80026b0:	1d3b      	adds	r3, r7, #4
 80026b2:	2200      	movs	r2, #0
 80026b4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80026b6:	1d3b      	adds	r3, r7, #4
 80026b8:	2200      	movs	r2, #0
 80026ba:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80026bc:	1d3b      	adds	r3, r7, #4
 80026be:	2200      	movs	r2, #0
 80026c0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80026c2:	1d3b      	adds	r3, r7, #4
 80026c4:	2100      	movs	r1, #0
 80026c6:	0018      	movs	r0, r3
 80026c8:	f003 f91a 	bl	8005900 <HAL_RCC_ClockConfig>
 80026cc:	1e03      	subs	r3, r0, #0
 80026ce:	d001      	beq.n	80026d4 <SystemClock_Config+0x88>
  {
    Error_Handler();
 80026d0:	f001 fadc 	bl	8003c8c <Error_Handler>
  }
}
 80026d4:	46c0      	nop			@ (mov r8, r8)
 80026d6:	46bd      	mov	sp, r7
 80026d8:	b013      	add	sp, #76	@ 0x4c
 80026da:	bd90      	pop	{r4, r7, pc}

080026dc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b084      	sub	sp, #16
 80026e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80026e2:	1d3b      	adds	r3, r7, #4
 80026e4:	0018      	movs	r0, r3
 80026e6:	230c      	movs	r3, #12
 80026e8:	001a      	movs	r2, r3
 80026ea:	2100      	movs	r1, #0
 80026ec:	f003 fa92 	bl	8005c14 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 80026f0:	4b2d      	ldr	r3, [pc, #180]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 80026f2:	4a2e      	ldr	r2, [pc, #184]	@ (80027ac <MX_ADC1_Init+0xd0>)
 80026f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80026f6:	4b2c      	ldr	r3, [pc, #176]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 80026f8:	2280      	movs	r2, #128	@ 0x80
 80026fa:	05d2      	lsls	r2, r2, #23
 80026fc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80026fe:	4b2a      	ldr	r3, [pc, #168]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 8002700:	2200      	movs	r2, #0
 8002702:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002704:	4b28      	ldr	r3, [pc, #160]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 8002706:	2200      	movs	r2, #0
 8002708:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800270a:	4b27      	ldr	r3, [pc, #156]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 800270c:	2200      	movs	r2, #0
 800270e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8002710:	4b25      	ldr	r3, [pc, #148]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 8002712:	2204      	movs	r2, #4
 8002714:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002716:	4b24      	ldr	r3, [pc, #144]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 8002718:	2200      	movs	r2, #0
 800271a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 800271c:	4b22      	ldr	r3, [pc, #136]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 800271e:	2200      	movs	r2, #0
 8002720:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002722:	4b21      	ldr	r3, [pc, #132]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 8002724:	2200      	movs	r2, #0
 8002726:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8002728:	4b1f      	ldr	r3, [pc, #124]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 800272a:	2201      	movs	r2, #1
 800272c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800272e:	4b1e      	ldr	r3, [pc, #120]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 8002730:	2220      	movs	r2, #32
 8002732:	2100      	movs	r1, #0
 8002734:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002736:	4b1c      	ldr	r3, [pc, #112]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 8002738:	2200      	movs	r2, #0
 800273a:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800273c:	4b1a      	ldr	r3, [pc, #104]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 800273e:	2200      	movs	r2, #0
 8002740:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002742:	4b19      	ldr	r3, [pc, #100]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 8002744:	222c      	movs	r2, #44	@ 0x2c
 8002746:	2100      	movs	r1, #0
 8002748:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800274a:	4b17      	ldr	r3, [pc, #92]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 800274c:	2200      	movs	r2, #0
 800274e:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8002750:	4b15      	ldr	r3, [pc, #84]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 8002752:	2207      	movs	r2, #7
 8002754:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8002756:	4b14      	ldr	r3, [pc, #80]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 8002758:	2207      	movs	r2, #7
 800275a:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800275c:	4b12      	ldr	r3, [pc, #72]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 800275e:	223c      	movs	r2, #60	@ 0x3c
 8002760:	2100      	movs	r1, #0
 8002762:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8002764:	4b10      	ldr	r3, [pc, #64]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 8002766:	2200      	movs	r2, #0
 8002768:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800276a:	4b0f      	ldr	r3, [pc, #60]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 800276c:	0018      	movs	r0, r3
 800276e:	f001 fd45 	bl	80041fc <HAL_ADC_Init>
 8002772:	1e03      	subs	r3, r0, #0
 8002774:	d001      	beq.n	800277a <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 8002776:	f001 fa89 	bl	8003c8c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_11;
 800277a:	1d3b      	adds	r3, r7, #4
 800277c:	4a0c      	ldr	r2, [pc, #48]	@ (80027b0 <MX_ADC1_Init+0xd4>)
 800277e:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002780:	1d3b      	adds	r3, r7, #4
 8002782:	2200      	movs	r2, #0
 8002784:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8002786:	1d3b      	adds	r3, r7, #4
 8002788:	2200      	movs	r2, #0
 800278a:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800278c:	1d3a      	adds	r2, r7, #4
 800278e:	4b06      	ldr	r3, [pc, #24]	@ (80027a8 <MX_ADC1_Init+0xcc>)
 8002790:	0011      	movs	r1, r2
 8002792:	0018      	movs	r0, r3
 8002794:	f002 f886 	bl	80048a4 <HAL_ADC_ConfigChannel>
 8002798:	1e03      	subs	r3, r0, #0
 800279a:	d001      	beq.n	80027a0 <MX_ADC1_Init+0xc4>
  {
    Error_Handler();
 800279c:	f001 fa76 	bl	8003c8c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80027a0:	46c0      	nop			@ (mov r8, r8)
 80027a2:	46bd      	mov	sp, r7
 80027a4:	b004      	add	sp, #16
 80027a6:	bd80      	pop	{r7, pc}
 80027a8:	2000002c 	.word	0x2000002c
 80027ac:	40012400 	.word	0x40012400
 80027b0:	2c000800 	.word	0x2c000800

080027b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80027b4:	b590      	push	{r4, r7, lr}
 80027b6:	b089      	sub	sp, #36	@ 0x24
 80027b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ba:	240c      	movs	r4, #12
 80027bc:	193b      	adds	r3, r7, r4
 80027be:	0018      	movs	r0, r3
 80027c0:	2314      	movs	r3, #20
 80027c2:	001a      	movs	r2, r3
 80027c4:	2100      	movs	r1, #0
 80027c6:	f003 fa25 	bl	8005c14 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ca:	4b39      	ldr	r3, [pc, #228]	@ (80028b0 <MX_GPIO_Init+0xfc>)
 80027cc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027ce:	4b38      	ldr	r3, [pc, #224]	@ (80028b0 <MX_GPIO_Init+0xfc>)
 80027d0:	2102      	movs	r1, #2
 80027d2:	430a      	orrs	r2, r1
 80027d4:	635a      	str	r2, [r3, #52]	@ 0x34
 80027d6:	4b36      	ldr	r3, [pc, #216]	@ (80028b0 <MX_GPIO_Init+0xfc>)
 80027d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027da:	2202      	movs	r2, #2
 80027dc:	4013      	ands	r3, r2
 80027de:	60bb      	str	r3, [r7, #8]
 80027e0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027e2:	4b33      	ldr	r3, [pc, #204]	@ (80028b0 <MX_GPIO_Init+0xfc>)
 80027e4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027e6:	4b32      	ldr	r3, [pc, #200]	@ (80028b0 <MX_GPIO_Init+0xfc>)
 80027e8:	2104      	movs	r1, #4
 80027ea:	430a      	orrs	r2, r1
 80027ec:	635a      	str	r2, [r3, #52]	@ 0x34
 80027ee:	4b30      	ldr	r3, [pc, #192]	@ (80028b0 <MX_GPIO_Init+0xfc>)
 80027f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027f2:	2204      	movs	r2, #4
 80027f4:	4013      	ands	r3, r2
 80027f6:	607b      	str	r3, [r7, #4]
 80027f8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80027fa:	4b2d      	ldr	r3, [pc, #180]	@ (80028b0 <MX_GPIO_Init+0xfc>)
 80027fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027fe:	4b2c      	ldr	r3, [pc, #176]	@ (80028b0 <MX_GPIO_Init+0xfc>)
 8002800:	2101      	movs	r1, #1
 8002802:	430a      	orrs	r2, r1
 8002804:	635a      	str	r2, [r3, #52]	@ 0x34
 8002806:	4b2a      	ldr	r3, [pc, #168]	@ (80028b0 <MX_GPIO_Init+0xfc>)
 8002808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800280a:	2201      	movs	r2, #1
 800280c:	4013      	ands	r3, r2
 800280e:	603b      	str	r3, [r7, #0]
 8002810:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED12_Pin|LED13_Pin|LED14_Pin
 8002812:	4928      	ldr	r1, [pc, #160]	@ (80028b4 <MX_GPIO_Init+0x100>)
 8002814:	4b28      	ldr	r3, [pc, #160]	@ (80028b8 <MX_GPIO_Init+0x104>)
 8002816:	2200      	movs	r2, #0
 8002818:	0018      	movs	r0, r3
 800281a:	f002 fd03 	bl	8005224 <HAL_GPIO_WritePin>
                          |LED22_Pin|LED23_Pin|LED24_Pin|LED25_Pin
                          |LED26_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED2_Pin|LED3_Pin|LED17_Pin, GPIO_PIN_RESET);
 800281e:	4927      	ldr	r1, [pc, #156]	@ (80028bc <MX_GPIO_Init+0x108>)
 8002820:	4b27      	ldr	r3, [pc, #156]	@ (80028c0 <MX_GPIO_Init+0x10c>)
 8002822:	2200      	movs	r2, #0
 8002824:	0018      	movs	r0, r3
 8002826:	f002 fcfd 	bl	8005224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin
 800282a:	4926      	ldr	r1, [pc, #152]	@ (80028c4 <MX_GPIO_Init+0x110>)
 800282c:	23a0      	movs	r3, #160	@ 0xa0
 800282e:	05db      	lsls	r3, r3, #23
 8002830:	2200      	movs	r2, #0
 8002832:	0018      	movs	r0, r3
 8002834:	f002 fcf6 	bl	8005224 <HAL_GPIO_WritePin>
                          |LED20_Pin|LED21_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : LED1_Pin LED12_Pin LED13_Pin LED14_Pin
                           LED22_Pin LED23_Pin LED24_Pin LED25_Pin
                           LED26_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|LED12_Pin|LED13_Pin|LED14_Pin
 8002838:	193b      	adds	r3, r7, r4
 800283a:	4a1e      	ldr	r2, [pc, #120]	@ (80028b4 <MX_GPIO_Init+0x100>)
 800283c:	601a      	str	r2, [r3, #0]
                          |LED22_Pin|LED23_Pin|LED24_Pin|LED25_Pin
                          |LED26_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800283e:	193b      	adds	r3, r7, r4
 8002840:	2211      	movs	r2, #17
 8002842:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002844:	193b      	adds	r3, r7, r4
 8002846:	2200      	movs	r2, #0
 8002848:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800284a:	193b      	adds	r3, r7, r4
 800284c:	2200      	movs	r2, #0
 800284e:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002850:	193b      	adds	r3, r7, r4
 8002852:	4a19      	ldr	r2, [pc, #100]	@ (80028b8 <MX_GPIO_Init+0x104>)
 8002854:	0019      	movs	r1, r3
 8002856:	0010      	movs	r0, r2
 8002858:	f002 fb80 	bl	8004f5c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin LED3_Pin LED17_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|LED3_Pin|LED17_Pin;
 800285c:	193b      	adds	r3, r7, r4
 800285e:	4a17      	ldr	r2, [pc, #92]	@ (80028bc <MX_GPIO_Init+0x108>)
 8002860:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002862:	193b      	adds	r3, r7, r4
 8002864:	2211      	movs	r2, #17
 8002866:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002868:	193b      	adds	r3, r7, r4
 800286a:	2200      	movs	r2, #0
 800286c:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800286e:	193b      	adds	r3, r7, r4
 8002870:	2200      	movs	r2, #0
 8002872:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002874:	193b      	adds	r3, r7, r4
 8002876:	4a12      	ldr	r2, [pc, #72]	@ (80028c0 <MX_GPIO_Init+0x10c>)
 8002878:	0019      	movs	r1, r3
 800287a:	0010      	movs	r0, r2
 800287c:	f002 fb6e 	bl	8004f5c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED4_Pin LED5_Pin LED6_Pin LED7_Pin
                           LED8_Pin LED9_Pin LED10_Pin LED11_Pin
                           LED15_Pin LED16_Pin LED18_Pin LED19_Pin
                           LED20_Pin LED21_Pin */
  GPIO_InitStruct.Pin = LED4_Pin|LED5_Pin|LED6_Pin|LED7_Pin
 8002880:	0021      	movs	r1, r4
 8002882:	187b      	adds	r3, r7, r1
 8002884:	4a0f      	ldr	r2, [pc, #60]	@ (80028c4 <MX_GPIO_Init+0x110>)
 8002886:	601a      	str	r2, [r3, #0]
                          |LED8_Pin|LED9_Pin|LED10_Pin|LED11_Pin
                          |LED15_Pin|LED16_Pin|LED18_Pin|LED19_Pin
                          |LED20_Pin|LED21_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002888:	187b      	adds	r3, r7, r1
 800288a:	2211      	movs	r2, #17
 800288c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288e:	187b      	adds	r3, r7, r1
 8002890:	2200      	movs	r2, #0
 8002892:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002894:	187b      	adds	r3, r7, r1
 8002896:	2200      	movs	r2, #0
 8002898:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800289a:	187a      	adds	r2, r7, r1
 800289c:	23a0      	movs	r3, #160	@ 0xa0
 800289e:	05db      	lsls	r3, r3, #23
 80028a0:	0011      	movs	r1, r2
 80028a2:	0018      	movs	r0, r3
 80028a4:	f002 fb5a 	bl	8004f5c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80028a8:	46c0      	nop			@ (mov r8, r8)
 80028aa:	46bd      	mov	sp, r7
 80028ac:	b009      	add	sp, #36	@ 0x24
 80028ae:	bd90      	pop	{r4, r7, pc}
 80028b0:	40021000 	.word	0x40021000
 80028b4:	0000037f 	.word	0x0000037f
 80028b8:	50000400 	.word	0x50000400
 80028bc:	0000c040 	.word	0x0000c040
 80028c0:	50000800 	.word	0x50000800
 80028c4:	00009fff 	.word	0x00009fff

080028c8 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80028c8:	b580      	push	{r7, lr}
 80028ca:	b082      	sub	sp, #8
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
	adc = HAL_ADC_GetValue(&hadc1);
 80028d0:	4b0e      	ldr	r3, [pc, #56]	@ (800290c <HAL_ADC_ConvCpltCallback+0x44>)
 80028d2:	0018      	movs	r0, r3
 80028d4:	f001 feb2 	bl	800463c <HAL_ADC_GetValue>
 80028d8:	0003      	movs	r3, r0
 80028da:	b29a      	uxth	r2, r3
 80028dc:	4b0c      	ldr	r3, [pc, #48]	@ (8002910 <HAL_ADC_ConvCpltCallback+0x48>)
 80028de:	801a      	strh	r2, [r3, #0]
	vel = (float)adc/1023;
 80028e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002910 <HAL_ADC_ConvCpltCallback+0x48>)
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	0018      	movs	r0, r3
 80028e6:	f7fe fc03 	bl	80010f0 <__aeabi_ui2f>
 80028ea:	1c03      	adds	r3, r0, #0
 80028ec:	4909      	ldr	r1, [pc, #36]	@ (8002914 <HAL_ADC_ConvCpltCallback+0x4c>)
 80028ee:	1c18      	adds	r0, r3, #0
 80028f0:	f7fd feba 	bl	8000668 <__aeabi_fdiv>
 80028f4:	1c03      	adds	r3, r0, #0
 80028f6:	1c1a      	adds	r2, r3, #0
 80028f8:	4b07      	ldr	r3, [pc, #28]	@ (8002918 <HAL_ADC_ConvCpltCallback+0x50>)
 80028fa:	601a      	str	r2, [r3, #0]
	HAL_ADC_Start_IT(&hadc1);
 80028fc:	4b03      	ldr	r3, [pc, #12]	@ (800290c <HAL_ADC_ConvCpltCallback+0x44>)
 80028fe:	0018      	movs	r0, r3
 8002900:	f001 fe24 	bl	800454c <HAL_ADC_Start_IT>
}
 8002904:	46c0      	nop			@ (mov r8, r8)
 8002906:	46bd      	mov	sp, r7
 8002908:	b002      	add	sp, #8
 800290a:	bd80      	pop	{r7, pc}
 800290c:	2000002c 	.word	0x2000002c
 8002910:	20000090 	.word	0x20000090
 8002914:	447fc000 	.word	0x447fc000
 8002918:	20000094 	.word	0x20000094

0800291c <Refresh_ADC_Value>:

float Refresh_ADC_Value(void){
 800291c:	b580      	push	{r7, lr}
 800291e:	af00      	add	r7, sp, #0
	adc = HAL_ADC_GetValue(&hadc1);
 8002920:	4b0f      	ldr	r3, [pc, #60]	@ (8002960 <Refresh_ADC_Value+0x44>)
 8002922:	0018      	movs	r0, r3
 8002924:	f001 fe8a 	bl	800463c <HAL_ADC_GetValue>
 8002928:	0003      	movs	r3, r0
 800292a:	b29a      	uxth	r2, r3
 800292c:	4b0d      	ldr	r3, [pc, #52]	@ (8002964 <Refresh_ADC_Value+0x48>)
 800292e:	801a      	strh	r2, [r3, #0]
	vel = (float)adc/1023;
 8002930:	4b0c      	ldr	r3, [pc, #48]	@ (8002964 <Refresh_ADC_Value+0x48>)
 8002932:	881b      	ldrh	r3, [r3, #0]
 8002934:	0018      	movs	r0, r3
 8002936:	f7fe fbdb 	bl	80010f0 <__aeabi_ui2f>
 800293a:	1c03      	adds	r3, r0, #0
 800293c:	490a      	ldr	r1, [pc, #40]	@ (8002968 <Refresh_ADC_Value+0x4c>)
 800293e:	1c18      	adds	r0, r3, #0
 8002940:	f7fd fe92 	bl	8000668 <__aeabi_fdiv>
 8002944:	1c03      	adds	r3, r0, #0
 8002946:	1c1a      	adds	r2, r3, #0
 8002948:	4b08      	ldr	r3, [pc, #32]	@ (800296c <Refresh_ADC_Value+0x50>)
 800294a:	601a      	str	r2, [r3, #0]
	HAL_ADC_Start_IT(&hadc1);
 800294c:	4b04      	ldr	r3, [pc, #16]	@ (8002960 <Refresh_ADC_Value+0x44>)
 800294e:	0018      	movs	r0, r3
 8002950:	f001 fdfc 	bl	800454c <HAL_ADC_Start_IT>
	return vel;
 8002954:	4b05      	ldr	r3, [pc, #20]	@ (800296c <Refresh_ADC_Value+0x50>)
 8002956:	681b      	ldr	r3, [r3, #0]
}
 8002958:	1c18      	adds	r0, r3, #0
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	46c0      	nop			@ (mov r8, r8)
 8002960:	2000002c 	.word	0x2000002c
 8002964:	20000090 	.word	0x20000090
 8002968:	447fc000 	.word	0x447fc000
 800296c:	20000094 	.word	0x20000094

08002970 <ControlLeds>:

void ControlLeds(uint8_t led, uint8_t state){
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	0002      	movs	r2, r0
 8002978:	1dfb      	adds	r3, r7, #7
 800297a:	701a      	strb	r2, [r3, #0]
 800297c:	1dbb      	adds	r3, r7, #6
 800297e:	1c0a      	adds	r2, r1, #0
 8002980:	701a      	strb	r2, [r3, #0]
	switch(led){
 8002982:	1dfb      	adds	r3, r7, #7
 8002984:	781b      	ldrb	r3, [r3, #0]
 8002986:	2b0a      	cmp	r3, #10
 8002988:	d900      	bls.n	800298c <ControlLeds+0x1c>
 800298a:	e0af      	b.n	8002aec <ControlLeds+0x17c>
 800298c:	009a      	lsls	r2, r3, #2
 800298e:	4b59      	ldr	r3, [pc, #356]	@ (8002af4 <ControlLeds+0x184>)
 8002990:	18d3      	adds	r3, r2, r3
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	469f      	mov	pc, r3
		case 1:  L1(state); break;
 8002996:	1dbb      	adds	r3, r7, #6
 8002998:	781a      	ldrb	r2, [r3, #0]
 800299a:	2380      	movs	r3, #128	@ 0x80
 800299c:	009b      	lsls	r3, r3, #2
 800299e:	4856      	ldr	r0, [pc, #344]	@ (8002af8 <ControlLeds+0x188>)
 80029a0:	0019      	movs	r1, r3
 80029a2:	f002 fc3f 	bl	8005224 <HAL_GPIO_WritePin>
 80029a6:	1dbb      	adds	r3, r7, #6
 80029a8:	781a      	ldrb	r2, [r3, #0]
 80029aa:	23a0      	movs	r3, #160	@ 0xa0
 80029ac:	05db      	lsls	r3, r3, #23
 80029ae:	2180      	movs	r1, #128	@ 0x80
 80029b0:	0018      	movs	r0, r3
 80029b2:	f002 fc37 	bl	8005224 <HAL_GPIO_WritePin>
 80029b6:	e099      	b.n	8002aec <ControlLeds+0x17c>
		case 2:  L2(state); break;
 80029b8:	1dbb      	adds	r3, r7, #6
 80029ba:	781a      	ldrb	r2, [r3, #0]
 80029bc:	2380      	movs	r3, #128	@ 0x80
 80029be:	01db      	lsls	r3, r3, #7
 80029c0:	484e      	ldr	r0, [pc, #312]	@ (8002afc <ControlLeds+0x18c>)
 80029c2:	0019      	movs	r1, r3
 80029c4:	f002 fc2e 	bl	8005224 <HAL_GPIO_WritePin>
 80029c8:	1dbb      	adds	r3, r7, #6
 80029ca:	781b      	ldrb	r3, [r3, #0]
 80029cc:	484a      	ldr	r0, [pc, #296]	@ (8002af8 <ControlLeds+0x188>)
 80029ce:	001a      	movs	r2, r3
 80029d0:	2101      	movs	r1, #1
 80029d2:	f002 fc27 	bl	8005224 <HAL_GPIO_WritePin>
 80029d6:	e089      	b.n	8002aec <ControlLeds+0x17c>
		case 3:  L3(state); break;
 80029d8:	1dbb      	adds	r3, r7, #6
 80029da:	781a      	ldrb	r2, [r3, #0]
 80029dc:	2380      	movs	r3, #128	@ 0x80
 80029de:	021b      	lsls	r3, r3, #8
 80029e0:	4846      	ldr	r0, [pc, #280]	@ (8002afc <ControlLeds+0x18c>)
 80029e2:	0019      	movs	r1, r3
 80029e4:	f002 fc1e 	bl	8005224 <HAL_GPIO_WritePin>
 80029e8:	1dbb      	adds	r3, r7, #6
 80029ea:	781b      	ldrb	r3, [r3, #0]
 80029ec:	4842      	ldr	r0, [pc, #264]	@ (8002af8 <ControlLeds+0x188>)
 80029ee:	001a      	movs	r2, r3
 80029f0:	2102      	movs	r1, #2
 80029f2:	f002 fc17 	bl	8005224 <HAL_GPIO_WritePin>
 80029f6:	e079      	b.n	8002aec <ControlLeds+0x17c>
		case 4:  L4(state); break;
 80029f8:	1dbb      	adds	r3, r7, #6
 80029fa:	781a      	ldrb	r2, [r3, #0]
 80029fc:	23a0      	movs	r3, #160	@ 0xa0
 80029fe:	05db      	lsls	r3, r3, #23
 8002a00:	2101      	movs	r1, #1
 8002a02:	0018      	movs	r0, r3
 8002a04:	f002 fc0e 	bl	8005224 <HAL_GPIO_WritePin>
 8002a08:	1dbb      	adds	r3, r7, #6
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	483a      	ldr	r0, [pc, #232]	@ (8002af8 <ControlLeds+0x188>)
 8002a0e:	001a      	movs	r2, r3
 8002a10:	2104      	movs	r1, #4
 8002a12:	f002 fc07 	bl	8005224 <HAL_GPIO_WritePin>
 8002a16:	e069      	b.n	8002aec <ControlLeds+0x17c>
		case 5:  L5(state); break;
 8002a18:	1dbb      	adds	r3, r7, #6
 8002a1a:	781a      	ldrb	r2, [r3, #0]
 8002a1c:	23a0      	movs	r3, #160	@ 0xa0
 8002a1e:	05db      	lsls	r3, r3, #23
 8002a20:	2102      	movs	r1, #2
 8002a22:	0018      	movs	r0, r3
 8002a24:	f002 fbfe 	bl	8005224 <HAL_GPIO_WritePin>
 8002a28:	1dbb      	adds	r3, r7, #6
 8002a2a:	781a      	ldrb	r2, [r3, #0]
 8002a2c:	2380      	movs	r3, #128	@ 0x80
 8002a2e:	0059      	lsls	r1, r3, #1
 8002a30:	23a0      	movs	r3, #160	@ 0xa0
 8002a32:	05db      	lsls	r3, r3, #23
 8002a34:	0018      	movs	r0, r3
 8002a36:	f002 fbf5 	bl	8005224 <HAL_GPIO_WritePin>
 8002a3a:	e057      	b.n	8002aec <ControlLeds+0x17c>
		case 6:  L6(state); break;
 8002a3c:	1dbb      	adds	r3, r7, #6
 8002a3e:	781a      	ldrb	r2, [r3, #0]
 8002a40:	23a0      	movs	r3, #160	@ 0xa0
 8002a42:	05db      	lsls	r3, r3, #23
 8002a44:	2104      	movs	r1, #4
 8002a46:	0018      	movs	r0, r3
 8002a48:	f002 fbec 	bl	8005224 <HAL_GPIO_WritePin>
 8002a4c:	1dbb      	adds	r3, r7, #6
 8002a4e:	781a      	ldrb	r2, [r3, #0]
 8002a50:	2380      	movs	r3, #128	@ 0x80
 8002a52:	0099      	lsls	r1, r3, #2
 8002a54:	23a0      	movs	r3, #160	@ 0xa0
 8002a56:	05db      	lsls	r3, r3, #23
 8002a58:	0018      	movs	r0, r3
 8002a5a:	f002 fbe3 	bl	8005224 <HAL_GPIO_WritePin>
 8002a5e:	e045      	b.n	8002aec <ControlLeds+0x17c>
		case 7:  L7(state); break;
 8002a60:	1dbb      	adds	r3, r7, #6
 8002a62:	781a      	ldrb	r2, [r3, #0]
 8002a64:	23a0      	movs	r3, #160	@ 0xa0
 8002a66:	05db      	lsls	r3, r3, #23
 8002a68:	2108      	movs	r1, #8
 8002a6a:	0018      	movs	r0, r3
 8002a6c:	f002 fbda 	bl	8005224 <HAL_GPIO_WritePin>
 8002a70:	1dbb      	adds	r3, r7, #6
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	4821      	ldr	r0, [pc, #132]	@ (8002afc <ControlLeds+0x18c>)
 8002a76:	001a      	movs	r2, r3
 8002a78:	2140      	movs	r1, #64	@ 0x40
 8002a7a:	f002 fbd3 	bl	8005224 <HAL_GPIO_WritePin>
 8002a7e:	e035      	b.n	8002aec <ControlLeds+0x17c>
		case 8:  L8(state); break;
 8002a80:	1dbb      	adds	r3, r7, #6
 8002a82:	781a      	ldrb	r2, [r3, #0]
 8002a84:	23a0      	movs	r3, #160	@ 0xa0
 8002a86:	05db      	lsls	r3, r3, #23
 8002a88:	2110      	movs	r1, #16
 8002a8a:	0018      	movs	r0, r3
 8002a8c:	f002 fbca 	bl	8005224 <HAL_GPIO_WritePin>
 8002a90:	1dbb      	adds	r3, r7, #6
 8002a92:	781a      	ldrb	r2, [r3, #0]
 8002a94:	2380      	movs	r3, #128	@ 0x80
 8002a96:	00d9      	lsls	r1, r3, #3
 8002a98:	23a0      	movs	r3, #160	@ 0xa0
 8002a9a:	05db      	lsls	r3, r3, #23
 8002a9c:	0018      	movs	r0, r3
 8002a9e:	f002 fbc1 	bl	8005224 <HAL_GPIO_WritePin>
 8002aa2:	e023      	b.n	8002aec <ControlLeds+0x17c>
		case 9:  L9(state); break;
 8002aa4:	1dbb      	adds	r3, r7, #6
 8002aa6:	781a      	ldrb	r2, [r3, #0]
 8002aa8:	23a0      	movs	r3, #160	@ 0xa0
 8002aaa:	05db      	lsls	r3, r3, #23
 8002aac:	2120      	movs	r1, #32
 8002aae:	0018      	movs	r0, r3
 8002ab0:	f002 fbb8 	bl	8005224 <HAL_GPIO_WritePin>
 8002ab4:	1dbb      	adds	r3, r7, #6
 8002ab6:	781a      	ldrb	r2, [r3, #0]
 8002ab8:	2380      	movs	r3, #128	@ 0x80
 8002aba:	0119      	lsls	r1, r3, #4
 8002abc:	23a0      	movs	r3, #160	@ 0xa0
 8002abe:	05db      	lsls	r3, r3, #23
 8002ac0:	0018      	movs	r0, r3
 8002ac2:	f002 fbaf 	bl	8005224 <HAL_GPIO_WritePin>
 8002ac6:	e011      	b.n	8002aec <ControlLeds+0x17c>
		case 10: L10(state);break;
 8002ac8:	1dbb      	adds	r3, r7, #6
 8002aca:	781a      	ldrb	r2, [r3, #0]
 8002acc:	23a0      	movs	r3, #160	@ 0xa0
 8002ace:	05db      	lsls	r3, r3, #23
 8002ad0:	2140      	movs	r1, #64	@ 0x40
 8002ad2:	0018      	movs	r0, r3
 8002ad4:	f002 fba6 	bl	8005224 <HAL_GPIO_WritePin>
 8002ad8:	1dbb      	adds	r3, r7, #6
 8002ada:	781a      	ldrb	r2, [r3, #0]
 8002adc:	2380      	movs	r3, #128	@ 0x80
 8002ade:	0159      	lsls	r1, r3, #5
 8002ae0:	23a0      	movs	r3, #160	@ 0xa0
 8002ae2:	05db      	lsls	r3, r3, #23
 8002ae4:	0018      	movs	r0, r3
 8002ae6:	f002 fb9d 	bl	8005224 <HAL_GPIO_WritePin>
 8002aea:	46c0      	nop			@ (mov r8, r8)
//		case 23: L23(state);break;
//		case 24: L24(state);break;
//		case 25: L25(state);break;
//		case 26: L26(state);break;
	}
}
 8002aec:	46c0      	nop			@ (mov r8, r8)
 8002aee:	46bd      	mov	sp, r7
 8002af0:	b002      	add	sp, #8
 8002af2:	bd80      	pop	{r7, pc}
 8002af4:	08005d18 	.word	0x08005d18
 8002af8:	50000400 	.word	0x50000400
 8002afc:	50000800 	.word	0x50000800

08002b00 <Barrido1>:

void Barrido1(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 8002b00:	b5b0      	push	{r4, r5, r7, lr}
 8002b02:	b084      	sub	sp, #16
 8002b04:	af00      	add	r7, sp, #0
 8002b06:	0004      	movs	r4, r0
 8002b08:	0008      	movs	r0, r1
 8002b0a:	0011      	movs	r1, r2
 8002b0c:	1dfb      	adds	r3, r7, #7
 8002b0e:	1c22      	adds	r2, r4, #0
 8002b10:	701a      	strb	r2, [r3, #0]
 8002b12:	1d3b      	adds	r3, r7, #4
 8002b14:	1c02      	adds	r2, r0, #0
 8002b16:	801a      	strh	r2, [r3, #0]
 8002b18:	1cbb      	adds	r3, r7, #2
 8002b1a:	1c0a      	adds	r2, r1, #0
 8002b1c:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 8002b1e:	230f      	movs	r3, #15
 8002b20:	18fb      	adds	r3, r7, r3
 8002b22:	2200      	movs	r2, #0
 8002b24:	701a      	strb	r2, [r3, #0]
 8002b26:	e074      	b.n	8002c12 <Barrido1+0x112>
		for(uint8_t i=1; i<=cantLeds; i++){ControlLeds(i,1);HAL_Delay(tiempo*Refresh_ADC_Value());}
 8002b28:	230e      	movs	r3, #14
 8002b2a:	18fb      	adds	r3, r7, r3
 8002b2c:	2201      	movs	r2, #1
 8002b2e:	701a      	strb	r2, [r3, #0]
 8002b30:	e020      	b.n	8002b74 <Barrido1+0x74>
 8002b32:	250e      	movs	r5, #14
 8002b34:	197b      	adds	r3, r7, r5
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	2101      	movs	r1, #1
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	f7ff ff18 	bl	8002970 <ControlLeds>
 8002b40:	1d3b      	adds	r3, r7, #4
 8002b42:	881b      	ldrh	r3, [r3, #0]
 8002b44:	0018      	movs	r0, r3
 8002b46:	f7fe fa83 	bl	8001050 <__aeabi_i2f>
 8002b4a:	1c04      	adds	r4, r0, #0
 8002b4c:	f7ff fee6 	bl	800291c <Refresh_ADC_Value>
 8002b50:	1c03      	adds	r3, r0, #0
 8002b52:	1c19      	adds	r1, r3, #0
 8002b54:	1c20      	adds	r0, r4, #0
 8002b56:	f7fd fe9d 	bl	8000894 <__aeabi_fmul>
 8002b5a:	1c03      	adds	r3, r0, #0
 8002b5c:	1c18      	adds	r0, r3, #0
 8002b5e:	f7fd fb5b 	bl	8000218 <__aeabi_f2uiz>
 8002b62:	0003      	movs	r3, r0
 8002b64:	0018      	movs	r0, r3
 8002b66:	f001 f9e3 	bl	8003f30 <HAL_Delay>
 8002b6a:	197b      	adds	r3, r7, r5
 8002b6c:	781a      	ldrb	r2, [r3, #0]
 8002b6e:	197b      	adds	r3, r7, r5
 8002b70:	3201      	adds	r2, #1
 8002b72:	701a      	strb	r2, [r3, #0]
 8002b74:	4b2d      	ldr	r3, [pc, #180]	@ (8002c2c <Barrido1+0x12c>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	220e      	movs	r2, #14
 8002b7a:	18ba      	adds	r2, r7, r2
 8002b7c:	7812      	ldrb	r2, [r2, #0]
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d9d7      	bls.n	8002b32 <Barrido1+0x32>
		HAL_Delay(tiempo2*Refresh_ADC_Value());
 8002b82:	1cbb      	adds	r3, r7, #2
 8002b84:	881b      	ldrh	r3, [r3, #0]
 8002b86:	0018      	movs	r0, r3
 8002b88:	f7fe fa62 	bl	8001050 <__aeabi_i2f>
 8002b8c:	1c04      	adds	r4, r0, #0
 8002b8e:	f7ff fec5 	bl	800291c <Refresh_ADC_Value>
 8002b92:	1c03      	adds	r3, r0, #0
 8002b94:	1c19      	adds	r1, r3, #0
 8002b96:	1c20      	adds	r0, r4, #0
 8002b98:	f7fd fe7c 	bl	8000894 <__aeabi_fmul>
 8002b9c:	1c03      	adds	r3, r0, #0
 8002b9e:	1c18      	adds	r0, r3, #0
 8002ba0:	f7fd fb3a 	bl	8000218 <__aeabi_f2uiz>
 8002ba4:	0003      	movs	r3, r0
 8002ba6:	0018      	movs	r0, r3
 8002ba8:	f001 f9c2 	bl	8003f30 <HAL_Delay>
		for(uint8_t i=1; i<=cantLeds; i++){ControlLeds(i,0);HAL_Delay(tiempo*Refresh_ADC_Value());}
 8002bac:	230d      	movs	r3, #13
 8002bae:	18fb      	adds	r3, r7, r3
 8002bb0:	2201      	movs	r2, #1
 8002bb2:	701a      	strb	r2, [r3, #0]
 8002bb4:	e020      	b.n	8002bf8 <Barrido1+0xf8>
 8002bb6:	250d      	movs	r5, #13
 8002bb8:	197b      	adds	r3, r7, r5
 8002bba:	781b      	ldrb	r3, [r3, #0]
 8002bbc:	2100      	movs	r1, #0
 8002bbe:	0018      	movs	r0, r3
 8002bc0:	f7ff fed6 	bl	8002970 <ControlLeds>
 8002bc4:	1d3b      	adds	r3, r7, #4
 8002bc6:	881b      	ldrh	r3, [r3, #0]
 8002bc8:	0018      	movs	r0, r3
 8002bca:	f7fe fa41 	bl	8001050 <__aeabi_i2f>
 8002bce:	1c04      	adds	r4, r0, #0
 8002bd0:	f7ff fea4 	bl	800291c <Refresh_ADC_Value>
 8002bd4:	1c03      	adds	r3, r0, #0
 8002bd6:	1c19      	adds	r1, r3, #0
 8002bd8:	1c20      	adds	r0, r4, #0
 8002bda:	f7fd fe5b 	bl	8000894 <__aeabi_fmul>
 8002bde:	1c03      	adds	r3, r0, #0
 8002be0:	1c18      	adds	r0, r3, #0
 8002be2:	f7fd fb19 	bl	8000218 <__aeabi_f2uiz>
 8002be6:	0003      	movs	r3, r0
 8002be8:	0018      	movs	r0, r3
 8002bea:	f001 f9a1 	bl	8003f30 <HAL_Delay>
 8002bee:	197b      	adds	r3, r7, r5
 8002bf0:	781a      	ldrb	r2, [r3, #0]
 8002bf2:	197b      	adds	r3, r7, r5
 8002bf4:	3201      	adds	r2, #1
 8002bf6:	701a      	strb	r2, [r3, #0]
 8002bf8:	4b0c      	ldr	r3, [pc, #48]	@ (8002c2c <Barrido1+0x12c>)
 8002bfa:	781b      	ldrb	r3, [r3, #0]
 8002bfc:	220d      	movs	r2, #13
 8002bfe:	18ba      	adds	r2, r7, r2
 8002c00:	7812      	ldrb	r2, [r2, #0]
 8002c02:	429a      	cmp	r2, r3
 8002c04:	d9d7      	bls.n	8002bb6 <Barrido1+0xb6>
	for(uint8_t v=0;v<veces;v++){
 8002c06:	210f      	movs	r1, #15
 8002c08:	187b      	adds	r3, r7, r1
 8002c0a:	781a      	ldrb	r2, [r3, #0]
 8002c0c:	187b      	adds	r3, r7, r1
 8002c0e:	3201      	adds	r2, #1
 8002c10:	701a      	strb	r2, [r3, #0]
 8002c12:	230f      	movs	r3, #15
 8002c14:	18fa      	adds	r2, r7, r3
 8002c16:	1dfb      	adds	r3, r7, #7
 8002c18:	7812      	ldrb	r2, [r2, #0]
 8002c1a:	781b      	ldrb	r3, [r3, #0]
 8002c1c:	429a      	cmp	r2, r3
 8002c1e:	d383      	bcc.n	8002b28 <Barrido1+0x28>
	}
}
 8002c20:	46c0      	nop			@ (mov r8, r8)
 8002c22:	46c0      	nop			@ (mov r8, r8)
 8002c24:	46bd      	mov	sp, r7
 8002c26:	b004      	add	sp, #16
 8002c28:	bdb0      	pop	{r4, r5, r7, pc}
 8002c2a:	46c0      	nop			@ (mov r8, r8)
 8002c2c:	20000000 	.word	0x20000000

08002c30 <Encender_1_Led_2>:
			ControlLeds(i,0);
		}
	}
}

void Encender_1_Led_2(uint8_t num_led){
 8002c30:	b580      	push	{r7, lr}
 8002c32:	b084      	sub	sp, #16
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	0002      	movs	r2, r0
 8002c38:	1dfb      	adds	r3, r7, #7
 8002c3a:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=1; i<=cantLeds; i++){
 8002c3c:	230f      	movs	r3, #15
 8002c3e:	18fb      	adds	r3, r7, r3
 8002c40:	2201      	movs	r2, #1
 8002c42:	701a      	strb	r2, [r3, #0]
 8002c44:	e01a      	b.n	8002c7c <Encender_1_Led_2+0x4c>
		if(i<=num_led){
 8002c46:	210f      	movs	r1, #15
 8002c48:	187a      	adds	r2, r7, r1
 8002c4a:	1dfb      	adds	r3, r7, #7
 8002c4c:	7812      	ldrb	r2, [r2, #0]
 8002c4e:	781b      	ldrb	r3, [r3, #0]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d806      	bhi.n	8002c62 <Encender_1_Led_2+0x32>
			ControlLeds(i,1);
 8002c54:	187b      	adds	r3, r7, r1
 8002c56:	781b      	ldrb	r3, [r3, #0]
 8002c58:	2101      	movs	r1, #1
 8002c5a:	0018      	movs	r0, r3
 8002c5c:	f7ff fe88 	bl	8002970 <ControlLeds>
 8002c60:	e006      	b.n	8002c70 <Encender_1_Led_2+0x40>
		}else{
			ControlLeds(i,0);
 8002c62:	230f      	movs	r3, #15
 8002c64:	18fb      	adds	r3, r7, r3
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	2100      	movs	r1, #0
 8002c6a:	0018      	movs	r0, r3
 8002c6c:	f7ff fe80 	bl	8002970 <ControlLeds>
	for(uint8_t i=1; i<=cantLeds; i++){
 8002c70:	210f      	movs	r1, #15
 8002c72:	187b      	adds	r3, r7, r1
 8002c74:	781a      	ldrb	r2, [r3, #0]
 8002c76:	187b      	adds	r3, r7, r1
 8002c78:	3201      	adds	r2, #1
 8002c7a:	701a      	strb	r2, [r3, #0]
 8002c7c:	4b05      	ldr	r3, [pc, #20]	@ (8002c94 <Encender_1_Led_2+0x64>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	220f      	movs	r2, #15
 8002c82:	18ba      	adds	r2, r7, r2
 8002c84:	7812      	ldrb	r2, [r2, #0]
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d9dd      	bls.n	8002c46 <Encender_1_Led_2+0x16>
		}
	}
}
 8002c8a:	46c0      	nop			@ (mov r8, r8)
 8002c8c:	46c0      	nop			@ (mov r8, r8)
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	b004      	add	sp, #16
 8002c92:	bd80      	pop	{r7, pc}
 8002c94:	20000000 	.word	0x20000000

08002c98 <Encender_1_Led_3>:

void Encender_1_Led_3(uint8_t num_led){
 8002c98:	b580      	push	{r7, lr}
 8002c9a:	b084      	sub	sp, #16
 8002c9c:	af00      	add	r7, sp, #0
 8002c9e:	0002      	movs	r2, r0
 8002ca0:	1dfb      	adds	r3, r7, #7
 8002ca2:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=1; i<=cantLeds; i++){
 8002ca4:	230f      	movs	r3, #15
 8002ca6:	18fb      	adds	r3, r7, r3
 8002ca8:	2201      	movs	r2, #1
 8002caa:	701a      	strb	r2, [r3, #0]
 8002cac:	e01a      	b.n	8002ce4 <Encender_1_Led_3+0x4c>
		if(i>=num_led){
 8002cae:	210f      	movs	r1, #15
 8002cb0:	187a      	adds	r2, r7, r1
 8002cb2:	1dfb      	adds	r3, r7, #7
 8002cb4:	7812      	ldrb	r2, [r2, #0]
 8002cb6:	781b      	ldrb	r3, [r3, #0]
 8002cb8:	429a      	cmp	r2, r3
 8002cba:	d306      	bcc.n	8002cca <Encender_1_Led_3+0x32>
			ControlLeds(i,1);
 8002cbc:	187b      	adds	r3, r7, r1
 8002cbe:	781b      	ldrb	r3, [r3, #0]
 8002cc0:	2101      	movs	r1, #1
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	f7ff fe54 	bl	8002970 <ControlLeds>
 8002cc8:	e006      	b.n	8002cd8 <Encender_1_Led_3+0x40>
		}else{
			ControlLeds(i,0);
 8002cca:	230f      	movs	r3, #15
 8002ccc:	18fb      	adds	r3, r7, r3
 8002cce:	781b      	ldrb	r3, [r3, #0]
 8002cd0:	2100      	movs	r1, #0
 8002cd2:	0018      	movs	r0, r3
 8002cd4:	f7ff fe4c 	bl	8002970 <ControlLeds>
	for(uint8_t i=1; i<=cantLeds; i++){
 8002cd8:	210f      	movs	r1, #15
 8002cda:	187b      	adds	r3, r7, r1
 8002cdc:	781a      	ldrb	r2, [r3, #0]
 8002cde:	187b      	adds	r3, r7, r1
 8002ce0:	3201      	adds	r2, #1
 8002ce2:	701a      	strb	r2, [r3, #0]
 8002ce4:	4b05      	ldr	r3, [pc, #20]	@ (8002cfc <Encender_1_Led_3+0x64>)
 8002ce6:	781b      	ldrb	r3, [r3, #0]
 8002ce8:	220f      	movs	r2, #15
 8002cea:	18ba      	adds	r2, r7, r2
 8002cec:	7812      	ldrb	r2, [r2, #0]
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d9dd      	bls.n	8002cae <Encender_1_Led_3+0x16>
		}
	}
}
 8002cf2:	46c0      	nop			@ (mov r8, r8)
 8002cf4:	46c0      	nop			@ (mov r8, r8)
 8002cf6:	46bd      	mov	sp, r7
 8002cf8:	b004      	add	sp, #16
 8002cfa:	bd80      	pop	{r7, pc}
 8002cfc:	20000000 	.word	0x20000000

08002d00 <Encender_1_Led_4>:

void Encender_1_Led_4(uint8_t num_led, uint8_t indice){
 8002d00:	b580      	push	{r7, lr}
 8002d02:	b084      	sub	sp, #16
 8002d04:	af00      	add	r7, sp, #0
 8002d06:	0002      	movs	r2, r0
 8002d08:	1dfb      	adds	r3, r7, #7
 8002d0a:	701a      	strb	r2, [r3, #0]
 8002d0c:	1dbb      	adds	r3, r7, #6
 8002d0e:	1c0a      	adds	r2, r1, #0
 8002d10:	701a      	strb	r2, [r3, #0]
	for(uint8_t i=cantLeds;i>=indice;i--){
 8002d12:	230f      	movs	r3, #15
 8002d14:	18fb      	adds	r3, r7, r3
 8002d16:	4a15      	ldr	r2, [pc, #84]	@ (8002d6c <Encender_1_Led_4+0x6c>)
 8002d18:	7812      	ldrb	r2, [r2, #0]
 8002d1a:	701a      	strb	r2, [r3, #0]
 8002d1c:	e01a      	b.n	8002d54 <Encender_1_Led_4+0x54>
		if(i == num_led){
 8002d1e:	210f      	movs	r1, #15
 8002d20:	187a      	adds	r2, r7, r1
 8002d22:	1dfb      	adds	r3, r7, #7
 8002d24:	7812      	ldrb	r2, [r2, #0]
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d106      	bne.n	8002d3a <Encender_1_Led_4+0x3a>
			ControlLeds(i,1);
 8002d2c:	187b      	adds	r3, r7, r1
 8002d2e:	781b      	ldrb	r3, [r3, #0]
 8002d30:	2101      	movs	r1, #1
 8002d32:	0018      	movs	r0, r3
 8002d34:	f7ff fe1c 	bl	8002970 <ControlLeds>
 8002d38:	e006      	b.n	8002d48 <Encender_1_Led_4+0x48>
		}else{
			ControlLeds(i,0);
 8002d3a:	230f      	movs	r3, #15
 8002d3c:	18fb      	adds	r3, r7, r3
 8002d3e:	781b      	ldrb	r3, [r3, #0]
 8002d40:	2100      	movs	r1, #0
 8002d42:	0018      	movs	r0, r3
 8002d44:	f7ff fe14 	bl	8002970 <ControlLeds>
	for(uint8_t i=cantLeds;i>=indice;i--){
 8002d48:	210f      	movs	r1, #15
 8002d4a:	187b      	adds	r3, r7, r1
 8002d4c:	781a      	ldrb	r2, [r3, #0]
 8002d4e:	187b      	adds	r3, r7, r1
 8002d50:	3a01      	subs	r2, #1
 8002d52:	701a      	strb	r2, [r3, #0]
 8002d54:	230f      	movs	r3, #15
 8002d56:	18fa      	adds	r2, r7, r3
 8002d58:	1dbb      	adds	r3, r7, #6
 8002d5a:	7812      	ldrb	r2, [r2, #0]
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	429a      	cmp	r2, r3
 8002d60:	d2dd      	bcs.n	8002d1e <Encender_1_Led_4+0x1e>
		}
	}
}
 8002d62:	46c0      	nop			@ (mov r8, r8)
 8002d64:	46c0      	nop			@ (mov r8, r8)
 8002d66:	46bd      	mov	sp, r7
 8002d68:	b004      	add	sp, #16
 8002d6a:	bd80      	pop	{r7, pc}
 8002d6c:	20000000 	.word	0x20000000

08002d70 <AbrirApagar>:

void AbrirApagar(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 8002d70:	b5b0      	push	{r4, r5, r7, lr}
 8002d72:	b084      	sub	sp, #16
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	0004      	movs	r4, r0
 8002d78:	0008      	movs	r0, r1
 8002d7a:	0011      	movs	r1, r2
 8002d7c:	1dfb      	adds	r3, r7, #7
 8002d7e:	1c22      	adds	r2, r4, #0
 8002d80:	701a      	strb	r2, [r3, #0]
 8002d82:	1d3b      	adds	r3, r7, #4
 8002d84:	1c02      	adds	r2, r0, #0
 8002d86:	801a      	strh	r2, [r3, #0]
 8002d88:	1cbb      	adds	r3, r7, #2
 8002d8a:	1c0a      	adds	r2, r1, #0
 8002d8c:	801a      	strh	r2, [r3, #0]

	for(uint8_t v=0;v<veces;v++){
 8002d8e:	230f      	movs	r3, #15
 8002d90:	18fb      	adds	r3, r7, r3
 8002d92:	2200      	movs	r2, #0
 8002d94:	701a      	strb	r2, [r3, #0]
 8002d96:	e148      	b.n	800302a <AbrirApagar+0x2ba>
		uint8_t centro,impar=1,par=0;
 8002d98:	230e      	movs	r3, #14
 8002d9a:	18fb      	adds	r3, r7, r3
 8002d9c:	2201      	movs	r2, #1
 8002d9e:	701a      	strb	r2, [r3, #0]
 8002da0:	230d      	movs	r3, #13
 8002da2:	18fb      	adds	r3, r7, r3
 8002da4:	2200      	movs	r2, #0
 8002da6:	701a      	strb	r2, [r3, #0]
		if(cantLeds%2==0){//si es par
 8002da8:	4ba6      	ldr	r3, [pc, #664]	@ (8003044 <AbrirApagar+0x2d4>)
 8002daa:	781b      	ldrb	r3, [r3, #0]
 8002dac:	2201      	movs	r2, #1
 8002dae:	4013      	ands	r3, r2
 8002db0:	b2db      	uxtb	r3, r3
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d000      	beq.n	8002db8 <AbrirApagar+0x48>
 8002db6:	e098      	b.n	8002eea <AbrirApagar+0x17a>
			centro = cantLeds/2;
 8002db8:	4ba2      	ldr	r3, [pc, #648]	@ (8003044 <AbrirApagar+0x2d4>)
 8002dba:	781a      	ldrb	r2, [r3, #0]
 8002dbc:	2108      	movs	r1, #8
 8002dbe:	187b      	adds	r3, r7, r1
 8002dc0:	0852      	lsrs	r2, r2, #1
 8002dc2:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=centro;i>=1;i--){
 8002dc4:	230c      	movs	r3, #12
 8002dc6:	18fb      	adds	r3, r7, r3
 8002dc8:	187a      	adds	r2, r7, r1
 8002dca:	7812      	ldrb	r2, [r2, #0]
 8002dcc:	701a      	strb	r2, [r3, #0]
 8002dce:	e030      	b.n	8002e32 <AbrirApagar+0xc2>
				ControlLeds(i, 1);
 8002dd0:	250c      	movs	r5, #12
 8002dd2:	197b      	adds	r3, r7, r5
 8002dd4:	781b      	ldrb	r3, [r3, #0]
 8002dd6:	2101      	movs	r1, #1
 8002dd8:	0018      	movs	r0, r3
 8002dda:	f7ff fdc9 	bl	8002970 <ControlLeds>
				ControlLeds(i+impar, 1);
 8002dde:	197a      	adds	r2, r7, r5
 8002de0:	240e      	movs	r4, #14
 8002de2:	193b      	adds	r3, r7, r4
 8002de4:	7812      	ldrb	r2, [r2, #0]
 8002de6:	781b      	ldrb	r3, [r3, #0]
 8002de8:	18d3      	adds	r3, r2, r3
 8002dea:	b2db      	uxtb	r3, r3
 8002dec:	2101      	movs	r1, #1
 8002dee:	0018      	movs	r0, r3
 8002df0:	f7ff fdbe 	bl	8002970 <ControlLeds>
				impar=impar+2;
 8002df4:	193b      	adds	r3, r7, r4
 8002df6:	193a      	adds	r2, r7, r4
 8002df8:	7812      	ldrb	r2, [r2, #0]
 8002dfa:	3202      	adds	r2, #2
 8002dfc:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002dfe:	1d3b      	adds	r3, r7, #4
 8002e00:	881b      	ldrh	r3, [r3, #0]
 8002e02:	0018      	movs	r0, r3
 8002e04:	f7fe f924 	bl	8001050 <__aeabi_i2f>
 8002e08:	1c04      	adds	r4, r0, #0
 8002e0a:	f7ff fd87 	bl	800291c <Refresh_ADC_Value>
 8002e0e:	1c03      	adds	r3, r0, #0
 8002e10:	1c19      	adds	r1, r3, #0
 8002e12:	1c20      	adds	r0, r4, #0
 8002e14:	f7fd fd3e 	bl	8000894 <__aeabi_fmul>
 8002e18:	1c03      	adds	r3, r0, #0
 8002e1a:	1c18      	adds	r0, r3, #0
 8002e1c:	f7fd f9fc 	bl	8000218 <__aeabi_f2uiz>
 8002e20:	0003      	movs	r3, r0
 8002e22:	0018      	movs	r0, r3
 8002e24:	f001 f884 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 8002e28:	197b      	adds	r3, r7, r5
 8002e2a:	781a      	ldrb	r2, [r3, #0]
 8002e2c:	197b      	adds	r3, r7, r5
 8002e2e:	3a01      	subs	r2, #1
 8002e30:	701a      	strb	r2, [r3, #0]
 8002e32:	230c      	movs	r3, #12
 8002e34:	18fb      	adds	r3, r7, r3
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	d1c9      	bne.n	8002dd0 <AbrirApagar+0x60>
			}

			impar=1;
 8002e3c:	230e      	movs	r3, #14
 8002e3e:	18fb      	adds	r3, r7, r3
 8002e40:	2201      	movs	r2, #1
 8002e42:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 8002e44:	1cbb      	adds	r3, r7, #2
 8002e46:	881b      	ldrh	r3, [r3, #0]
 8002e48:	0018      	movs	r0, r3
 8002e4a:	f7fe f901 	bl	8001050 <__aeabi_i2f>
 8002e4e:	1c04      	adds	r4, r0, #0
 8002e50:	f7ff fd64 	bl	800291c <Refresh_ADC_Value>
 8002e54:	1c03      	adds	r3, r0, #0
 8002e56:	1c19      	adds	r1, r3, #0
 8002e58:	1c20      	adds	r0, r4, #0
 8002e5a:	f7fd fd1b 	bl	8000894 <__aeabi_fmul>
 8002e5e:	1c03      	adds	r3, r0, #0
 8002e60:	1c18      	adds	r0, r3, #0
 8002e62:	f7fd f9d9 	bl	8000218 <__aeabi_f2uiz>
 8002e66:	0003      	movs	r3, r0
 8002e68:	0018      	movs	r0, r3
 8002e6a:	f001 f861 	bl	8003f30 <HAL_Delay>

			for(uint8_t i=centro;i>=1;i--){
 8002e6e:	230b      	movs	r3, #11
 8002e70:	18fb      	adds	r3, r7, r3
 8002e72:	2208      	movs	r2, #8
 8002e74:	18ba      	adds	r2, r7, r2
 8002e76:	7812      	ldrb	r2, [r2, #0]
 8002e78:	701a      	strb	r2, [r3, #0]
 8002e7a:	e030      	b.n	8002ede <AbrirApagar+0x16e>
				ControlLeds(i, 0);
 8002e7c:	250b      	movs	r5, #11
 8002e7e:	197b      	adds	r3, r7, r5
 8002e80:	781b      	ldrb	r3, [r3, #0]
 8002e82:	2100      	movs	r1, #0
 8002e84:	0018      	movs	r0, r3
 8002e86:	f7ff fd73 	bl	8002970 <ControlLeds>
				ControlLeds(i+impar, 0);
 8002e8a:	197a      	adds	r2, r7, r5
 8002e8c:	240e      	movs	r4, #14
 8002e8e:	193b      	adds	r3, r7, r4
 8002e90:	7812      	ldrb	r2, [r2, #0]
 8002e92:	781b      	ldrb	r3, [r3, #0]
 8002e94:	18d3      	adds	r3, r2, r3
 8002e96:	b2db      	uxtb	r3, r3
 8002e98:	2100      	movs	r1, #0
 8002e9a:	0018      	movs	r0, r3
 8002e9c:	f7ff fd68 	bl	8002970 <ControlLeds>
				impar=impar+2;
 8002ea0:	193b      	adds	r3, r7, r4
 8002ea2:	193a      	adds	r2, r7, r4
 8002ea4:	7812      	ldrb	r2, [r2, #0]
 8002ea6:	3202      	adds	r2, #2
 8002ea8:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002eaa:	1d3b      	adds	r3, r7, #4
 8002eac:	881b      	ldrh	r3, [r3, #0]
 8002eae:	0018      	movs	r0, r3
 8002eb0:	f7fe f8ce 	bl	8001050 <__aeabi_i2f>
 8002eb4:	1c04      	adds	r4, r0, #0
 8002eb6:	f7ff fd31 	bl	800291c <Refresh_ADC_Value>
 8002eba:	1c03      	adds	r3, r0, #0
 8002ebc:	1c19      	adds	r1, r3, #0
 8002ebe:	1c20      	adds	r0, r4, #0
 8002ec0:	f7fd fce8 	bl	8000894 <__aeabi_fmul>
 8002ec4:	1c03      	adds	r3, r0, #0
 8002ec6:	1c18      	adds	r0, r3, #0
 8002ec8:	f7fd f9a6 	bl	8000218 <__aeabi_f2uiz>
 8002ecc:	0003      	movs	r3, r0
 8002ece:	0018      	movs	r0, r3
 8002ed0:	f001 f82e 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 8002ed4:	197b      	adds	r3, r7, r5
 8002ed6:	781a      	ldrb	r2, [r3, #0]
 8002ed8:	197b      	adds	r3, r7, r5
 8002eda:	3a01      	subs	r2, #1
 8002edc:	701a      	strb	r2, [r3, #0]
 8002ede:	230b      	movs	r3, #11
 8002ee0:	18fb      	adds	r3, r7, r3
 8002ee2:	781b      	ldrb	r3, [r3, #0]
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d1c9      	bne.n	8002e7c <AbrirApagar+0x10c>
 8002ee8:	e099      	b.n	800301e <AbrirApagar+0x2ae>
			}

		}else{//si es impar
			centro = (cantLeds/2)+1;
 8002eea:	4b56      	ldr	r3, [pc, #344]	@ (8003044 <AbrirApagar+0x2d4>)
 8002eec:	781b      	ldrb	r3, [r3, #0]
 8002eee:	085b      	lsrs	r3, r3, #1
 8002ef0:	b2da      	uxtb	r2, r3
 8002ef2:	2108      	movs	r1, #8
 8002ef4:	187b      	adds	r3, r7, r1
 8002ef6:	3201      	adds	r2, #1
 8002ef8:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=centro;i>=1;i--){
 8002efa:	230a      	movs	r3, #10
 8002efc:	18fb      	adds	r3, r7, r3
 8002efe:	187a      	adds	r2, r7, r1
 8002f00:	7812      	ldrb	r2, [r2, #0]
 8002f02:	701a      	strb	r2, [r3, #0]
 8002f04:	e030      	b.n	8002f68 <AbrirApagar+0x1f8>
				ControlLeds(i, 1);
 8002f06:	250a      	movs	r5, #10
 8002f08:	197b      	adds	r3, r7, r5
 8002f0a:	781b      	ldrb	r3, [r3, #0]
 8002f0c:	2101      	movs	r1, #1
 8002f0e:	0018      	movs	r0, r3
 8002f10:	f7ff fd2e 	bl	8002970 <ControlLeds>
				ControlLeds(i+par, 1);
 8002f14:	197a      	adds	r2, r7, r5
 8002f16:	240d      	movs	r4, #13
 8002f18:	193b      	adds	r3, r7, r4
 8002f1a:	7812      	ldrb	r2, [r2, #0]
 8002f1c:	781b      	ldrb	r3, [r3, #0]
 8002f1e:	18d3      	adds	r3, r2, r3
 8002f20:	b2db      	uxtb	r3, r3
 8002f22:	2101      	movs	r1, #1
 8002f24:	0018      	movs	r0, r3
 8002f26:	f7ff fd23 	bl	8002970 <ControlLeds>
				par=par+2;
 8002f2a:	193b      	adds	r3, r7, r4
 8002f2c:	193a      	adds	r2, r7, r4
 8002f2e:	7812      	ldrb	r2, [r2, #0]
 8002f30:	3202      	adds	r2, #2
 8002f32:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002f34:	1d3b      	adds	r3, r7, #4
 8002f36:	881b      	ldrh	r3, [r3, #0]
 8002f38:	0018      	movs	r0, r3
 8002f3a:	f7fe f889 	bl	8001050 <__aeabi_i2f>
 8002f3e:	1c04      	adds	r4, r0, #0
 8002f40:	f7ff fcec 	bl	800291c <Refresh_ADC_Value>
 8002f44:	1c03      	adds	r3, r0, #0
 8002f46:	1c19      	adds	r1, r3, #0
 8002f48:	1c20      	adds	r0, r4, #0
 8002f4a:	f7fd fca3 	bl	8000894 <__aeabi_fmul>
 8002f4e:	1c03      	adds	r3, r0, #0
 8002f50:	1c18      	adds	r0, r3, #0
 8002f52:	f7fd f961 	bl	8000218 <__aeabi_f2uiz>
 8002f56:	0003      	movs	r3, r0
 8002f58:	0018      	movs	r0, r3
 8002f5a:	f000 ffe9 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 8002f5e:	197b      	adds	r3, r7, r5
 8002f60:	781a      	ldrb	r2, [r3, #0]
 8002f62:	197b      	adds	r3, r7, r5
 8002f64:	3a01      	subs	r2, #1
 8002f66:	701a      	strb	r2, [r3, #0]
 8002f68:	230a      	movs	r3, #10
 8002f6a:	18fb      	adds	r3, r7, r3
 8002f6c:	781b      	ldrb	r3, [r3, #0]
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d1c9      	bne.n	8002f06 <AbrirApagar+0x196>
			}

			par=0;
 8002f72:	230d      	movs	r3, #13
 8002f74:	18fb      	adds	r3, r7, r3
 8002f76:	2200      	movs	r2, #0
 8002f78:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 8002f7a:	1cbb      	adds	r3, r7, #2
 8002f7c:	881b      	ldrh	r3, [r3, #0]
 8002f7e:	0018      	movs	r0, r3
 8002f80:	f7fe f866 	bl	8001050 <__aeabi_i2f>
 8002f84:	1c04      	adds	r4, r0, #0
 8002f86:	f7ff fcc9 	bl	800291c <Refresh_ADC_Value>
 8002f8a:	1c03      	adds	r3, r0, #0
 8002f8c:	1c19      	adds	r1, r3, #0
 8002f8e:	1c20      	adds	r0, r4, #0
 8002f90:	f7fd fc80 	bl	8000894 <__aeabi_fmul>
 8002f94:	1c03      	adds	r3, r0, #0
 8002f96:	1c18      	adds	r0, r3, #0
 8002f98:	f7fd f93e 	bl	8000218 <__aeabi_f2uiz>
 8002f9c:	0003      	movs	r3, r0
 8002f9e:	0018      	movs	r0, r3
 8002fa0:	f000 ffc6 	bl	8003f30 <HAL_Delay>

			for(uint8_t i=centro;i>=1;i--){
 8002fa4:	2309      	movs	r3, #9
 8002fa6:	18fb      	adds	r3, r7, r3
 8002fa8:	2208      	movs	r2, #8
 8002faa:	18ba      	adds	r2, r7, r2
 8002fac:	7812      	ldrb	r2, [r2, #0]
 8002fae:	701a      	strb	r2, [r3, #0]
 8002fb0:	e030      	b.n	8003014 <AbrirApagar+0x2a4>
				ControlLeds(i, 0);
 8002fb2:	2509      	movs	r5, #9
 8002fb4:	197b      	adds	r3, r7, r5
 8002fb6:	781b      	ldrb	r3, [r3, #0]
 8002fb8:	2100      	movs	r1, #0
 8002fba:	0018      	movs	r0, r3
 8002fbc:	f7ff fcd8 	bl	8002970 <ControlLeds>
				ControlLeds(i+par, 0);
 8002fc0:	197a      	adds	r2, r7, r5
 8002fc2:	240d      	movs	r4, #13
 8002fc4:	193b      	adds	r3, r7, r4
 8002fc6:	7812      	ldrb	r2, [r2, #0]
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	18d3      	adds	r3, r2, r3
 8002fcc:	b2db      	uxtb	r3, r3
 8002fce:	2100      	movs	r1, #0
 8002fd0:	0018      	movs	r0, r3
 8002fd2:	f7ff fccd 	bl	8002970 <ControlLeds>
				par=par+2;
 8002fd6:	193b      	adds	r3, r7, r4
 8002fd8:	193a      	adds	r2, r7, r4
 8002fda:	7812      	ldrb	r2, [r2, #0]
 8002fdc:	3202      	adds	r2, #2
 8002fde:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8002fe0:	1d3b      	adds	r3, r7, #4
 8002fe2:	881b      	ldrh	r3, [r3, #0]
 8002fe4:	0018      	movs	r0, r3
 8002fe6:	f7fe f833 	bl	8001050 <__aeabi_i2f>
 8002fea:	1c04      	adds	r4, r0, #0
 8002fec:	f7ff fc96 	bl	800291c <Refresh_ADC_Value>
 8002ff0:	1c03      	adds	r3, r0, #0
 8002ff2:	1c19      	adds	r1, r3, #0
 8002ff4:	1c20      	adds	r0, r4, #0
 8002ff6:	f7fd fc4d 	bl	8000894 <__aeabi_fmul>
 8002ffa:	1c03      	adds	r3, r0, #0
 8002ffc:	1c18      	adds	r0, r3, #0
 8002ffe:	f7fd f90b 	bl	8000218 <__aeabi_f2uiz>
 8003002:	0003      	movs	r3, r0
 8003004:	0018      	movs	r0, r3
 8003006:	f000 ff93 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=centro;i>=1;i--){
 800300a:	197b      	adds	r3, r7, r5
 800300c:	781a      	ldrb	r2, [r3, #0]
 800300e:	197b      	adds	r3, r7, r5
 8003010:	3a01      	subs	r2, #1
 8003012:	701a      	strb	r2, [r3, #0]
 8003014:	2309      	movs	r3, #9
 8003016:	18fb      	adds	r3, r7, r3
 8003018:	781b      	ldrb	r3, [r3, #0]
 800301a:	2b00      	cmp	r3, #0
 800301c:	d1c9      	bne.n	8002fb2 <AbrirApagar+0x242>
	for(uint8_t v=0;v<veces;v++){
 800301e:	210f      	movs	r1, #15
 8003020:	187b      	adds	r3, r7, r1
 8003022:	781a      	ldrb	r2, [r3, #0]
 8003024:	187b      	adds	r3, r7, r1
 8003026:	3201      	adds	r2, #1
 8003028:	701a      	strb	r2, [r3, #0]
 800302a:	230f      	movs	r3, #15
 800302c:	18fa      	adds	r2, r7, r3
 800302e:	1dfb      	adds	r3, r7, #7
 8003030:	7812      	ldrb	r2, [r2, #0]
 8003032:	781b      	ldrb	r3, [r3, #0]
 8003034:	429a      	cmp	r2, r3
 8003036:	d200      	bcs.n	800303a <AbrirApagar+0x2ca>
 8003038:	e6ae      	b.n	8002d98 <AbrirApagar+0x28>
			}
		}
	}
}
 800303a:	46c0      	nop			@ (mov r8, r8)
 800303c:	46c0      	nop			@ (mov r8, r8)
 800303e:	46bd      	mov	sp, r7
 8003040:	b004      	add	sp, #16
 8003042:	bdb0      	pop	{r4, r5, r7, pc}
 8003044:	20000000 	.word	0x20000000

08003048 <CerrarApagar>:

void CerrarApagar(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 8003048:	b5b0      	push	{r4, r5, r7, lr}
 800304a:	b084      	sub	sp, #16
 800304c:	af00      	add	r7, sp, #0
 800304e:	0004      	movs	r4, r0
 8003050:	0008      	movs	r0, r1
 8003052:	0011      	movs	r1, r2
 8003054:	1dfb      	adds	r3, r7, #7
 8003056:	1c22      	adds	r2, r4, #0
 8003058:	701a      	strb	r2, [r3, #0]
 800305a:	1d3b      	adds	r3, r7, #4
 800305c:	1c02      	adds	r2, r0, #0
 800305e:	801a      	strh	r2, [r3, #0]
 8003060:	1cbb      	adds	r3, r7, #2
 8003062:	1c0a      	adds	r2, r1, #0
 8003064:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 8003066:	230f      	movs	r3, #15
 8003068:	18fb      	adds	r3, r7, r3
 800306a:	2200      	movs	r2, #0
 800306c:	701a      	strb	r2, [r3, #0]
 800306e:	e156      	b.n	800331e <CerrarApagar+0x2d6>
		uint8_t limite,centro;
		if(cantLeds%2==0){//si es par
 8003070:	4bb1      	ldr	r3, [pc, #708]	@ (8003338 <CerrarApagar+0x2f0>)
 8003072:	781b      	ldrb	r3, [r3, #0]
 8003074:	2201      	movs	r2, #1
 8003076:	4013      	ands	r3, r2
 8003078:	b2db      	uxtb	r3, r3
 800307a:	2b00      	cmp	r3, #0
 800307c:	d000      	beq.n	8003080 <CerrarApagar+0x38>
 800307e:	e0a3      	b.n	80031c8 <CerrarApagar+0x180>

			centro = cantLeds/2;//5
 8003080:	4bad      	ldr	r3, [pc, #692]	@ (8003338 <CerrarApagar+0x2f0>)
 8003082:	781a      	ldrb	r2, [r3, #0]
 8003084:	2309      	movs	r3, #9
 8003086:	18fb      	adds	r3, r7, r3
 8003088:	0852      	lsrs	r2, r2, #1
 800308a:	701a      	strb	r2, [r3, #0]
			limite = cantLeds-1;
 800308c:	4baa      	ldr	r3, [pc, #680]	@ (8003338 <CerrarApagar+0x2f0>)
 800308e:	781a      	ldrb	r2, [r3, #0]
 8003090:	230e      	movs	r3, #14
 8003092:	18fb      	adds	r3, r7, r3
 8003094:	3a01      	subs	r2, #1
 8003096:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=1;i<=centro;i++){
 8003098:	230d      	movs	r3, #13
 800309a:	18fb      	adds	r3, r7, r3
 800309c:	2201      	movs	r2, #1
 800309e:	701a      	strb	r2, [r3, #0]
 80030a0:	e030      	b.n	8003104 <CerrarApagar+0xbc>
				ControlLeds(i, 1);
 80030a2:	250d      	movs	r5, #13
 80030a4:	197b      	adds	r3, r7, r5
 80030a6:	781b      	ldrb	r3, [r3, #0]
 80030a8:	2101      	movs	r1, #1
 80030aa:	0018      	movs	r0, r3
 80030ac:	f7ff fc60 	bl	8002970 <ControlLeds>
				ControlLeds(i+limite, 1);
 80030b0:	197a      	adds	r2, r7, r5
 80030b2:	240e      	movs	r4, #14
 80030b4:	193b      	adds	r3, r7, r4
 80030b6:	7812      	ldrb	r2, [r2, #0]
 80030b8:	781b      	ldrb	r3, [r3, #0]
 80030ba:	18d3      	adds	r3, r2, r3
 80030bc:	b2db      	uxtb	r3, r3
 80030be:	2101      	movs	r1, #1
 80030c0:	0018      	movs	r0, r3
 80030c2:	f7ff fc55 	bl	8002970 <ControlLeds>
				limite=limite-2;
 80030c6:	193b      	adds	r3, r7, r4
 80030c8:	193a      	adds	r2, r7, r4
 80030ca:	7812      	ldrb	r2, [r2, #0]
 80030cc:	3a02      	subs	r2, #2
 80030ce:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 80030d0:	1d3b      	adds	r3, r7, #4
 80030d2:	881b      	ldrh	r3, [r3, #0]
 80030d4:	0018      	movs	r0, r3
 80030d6:	f7fd ffbb 	bl	8001050 <__aeabi_i2f>
 80030da:	1c04      	adds	r4, r0, #0
 80030dc:	f7ff fc1e 	bl	800291c <Refresh_ADC_Value>
 80030e0:	1c03      	adds	r3, r0, #0
 80030e2:	1c19      	adds	r1, r3, #0
 80030e4:	1c20      	adds	r0, r4, #0
 80030e6:	f7fd fbd5 	bl	8000894 <__aeabi_fmul>
 80030ea:	1c03      	adds	r3, r0, #0
 80030ec:	1c18      	adds	r0, r3, #0
 80030ee:	f7fd f893 	bl	8000218 <__aeabi_f2uiz>
 80030f2:	0003      	movs	r3, r0
 80030f4:	0018      	movs	r0, r3
 80030f6:	f000 ff1b 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 80030fa:	197b      	adds	r3, r7, r5
 80030fc:	781a      	ldrb	r2, [r3, #0]
 80030fe:	197b      	adds	r3, r7, r5
 8003100:	3201      	adds	r2, #1
 8003102:	701a      	strb	r2, [r3, #0]
 8003104:	230d      	movs	r3, #13
 8003106:	18fa      	adds	r2, r7, r3
 8003108:	2309      	movs	r3, #9
 800310a:	18fb      	adds	r3, r7, r3
 800310c:	7812      	ldrb	r2, [r2, #0]
 800310e:	781b      	ldrb	r3, [r3, #0]
 8003110:	429a      	cmp	r2, r3
 8003112:	d9c6      	bls.n	80030a2 <CerrarApagar+0x5a>
			}
			limite = cantLeds-1;
 8003114:	4b88      	ldr	r3, [pc, #544]	@ (8003338 <CerrarApagar+0x2f0>)
 8003116:	781a      	ldrb	r2, [r3, #0]
 8003118:	230e      	movs	r3, #14
 800311a:	18fb      	adds	r3, r7, r3
 800311c:	3a01      	subs	r2, #1
 800311e:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 8003120:	1cbb      	adds	r3, r7, #2
 8003122:	881b      	ldrh	r3, [r3, #0]
 8003124:	0018      	movs	r0, r3
 8003126:	f7fd ff93 	bl	8001050 <__aeabi_i2f>
 800312a:	1c04      	adds	r4, r0, #0
 800312c:	f7ff fbf6 	bl	800291c <Refresh_ADC_Value>
 8003130:	1c03      	adds	r3, r0, #0
 8003132:	1c19      	adds	r1, r3, #0
 8003134:	1c20      	adds	r0, r4, #0
 8003136:	f7fd fbad 	bl	8000894 <__aeabi_fmul>
 800313a:	1c03      	adds	r3, r0, #0
 800313c:	1c18      	adds	r0, r3, #0
 800313e:	f7fd f86b 	bl	8000218 <__aeabi_f2uiz>
 8003142:	0003      	movs	r3, r0
 8003144:	0018      	movs	r0, r3
 8003146:	f000 fef3 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 800314a:	230c      	movs	r3, #12
 800314c:	18fb      	adds	r3, r7, r3
 800314e:	2201      	movs	r2, #1
 8003150:	701a      	strb	r2, [r3, #0]
 8003152:	e030      	b.n	80031b6 <CerrarApagar+0x16e>
				ControlLeds(i, 0);
 8003154:	250c      	movs	r5, #12
 8003156:	197b      	adds	r3, r7, r5
 8003158:	781b      	ldrb	r3, [r3, #0]
 800315a:	2100      	movs	r1, #0
 800315c:	0018      	movs	r0, r3
 800315e:	f7ff fc07 	bl	8002970 <ControlLeds>
				ControlLeds(i+limite, 0);
 8003162:	197a      	adds	r2, r7, r5
 8003164:	240e      	movs	r4, #14
 8003166:	193b      	adds	r3, r7, r4
 8003168:	7812      	ldrb	r2, [r2, #0]
 800316a:	781b      	ldrb	r3, [r3, #0]
 800316c:	18d3      	adds	r3, r2, r3
 800316e:	b2db      	uxtb	r3, r3
 8003170:	2100      	movs	r1, #0
 8003172:	0018      	movs	r0, r3
 8003174:	f7ff fbfc 	bl	8002970 <ControlLeds>
				limite=limite-2;
 8003178:	193b      	adds	r3, r7, r4
 800317a:	193a      	adds	r2, r7, r4
 800317c:	7812      	ldrb	r2, [r2, #0]
 800317e:	3a02      	subs	r2, #2
 8003180:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8003182:	1d3b      	adds	r3, r7, #4
 8003184:	881b      	ldrh	r3, [r3, #0]
 8003186:	0018      	movs	r0, r3
 8003188:	f7fd ff62 	bl	8001050 <__aeabi_i2f>
 800318c:	1c04      	adds	r4, r0, #0
 800318e:	f7ff fbc5 	bl	800291c <Refresh_ADC_Value>
 8003192:	1c03      	adds	r3, r0, #0
 8003194:	1c19      	adds	r1, r3, #0
 8003196:	1c20      	adds	r0, r4, #0
 8003198:	f7fd fb7c 	bl	8000894 <__aeabi_fmul>
 800319c:	1c03      	adds	r3, r0, #0
 800319e:	1c18      	adds	r0, r3, #0
 80031a0:	f7fd f83a 	bl	8000218 <__aeabi_f2uiz>
 80031a4:	0003      	movs	r3, r0
 80031a6:	0018      	movs	r0, r3
 80031a8:	f000 fec2 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 80031ac:	197b      	adds	r3, r7, r5
 80031ae:	781a      	ldrb	r2, [r3, #0]
 80031b0:	197b      	adds	r3, r7, r5
 80031b2:	3201      	adds	r2, #1
 80031b4:	701a      	strb	r2, [r3, #0]
 80031b6:	230c      	movs	r3, #12
 80031b8:	18fa      	adds	r2, r7, r3
 80031ba:	2309      	movs	r3, #9
 80031bc:	18fb      	adds	r3, r7, r3
 80031be:	7812      	ldrb	r2, [r2, #0]
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d9c6      	bls.n	8003154 <CerrarApagar+0x10c>
 80031c6:	e0a4      	b.n	8003312 <CerrarApagar+0x2ca>
			}

		}else{//si es impar
			centro = (cantLeds/2)+1;//5
 80031c8:	4b5b      	ldr	r3, [pc, #364]	@ (8003338 <CerrarApagar+0x2f0>)
 80031ca:	781b      	ldrb	r3, [r3, #0]
 80031cc:	085b      	lsrs	r3, r3, #1
 80031ce:	b2da      	uxtb	r2, r3
 80031d0:	2309      	movs	r3, #9
 80031d2:	18fb      	adds	r3, r7, r3
 80031d4:	3201      	adds	r2, #1
 80031d6:	701a      	strb	r2, [r3, #0]
			limite = cantLeds-1;
 80031d8:	4b57      	ldr	r3, [pc, #348]	@ (8003338 <CerrarApagar+0x2f0>)
 80031da:	781a      	ldrb	r2, [r3, #0]
 80031dc:	230e      	movs	r3, #14
 80031de:	18fb      	adds	r3, r7, r3
 80031e0:	3a01      	subs	r2, #1
 80031e2:	701a      	strb	r2, [r3, #0]
			for(uint8_t i=1;i<=centro;i++){
 80031e4:	230b      	movs	r3, #11
 80031e6:	18fb      	adds	r3, r7, r3
 80031e8:	2201      	movs	r2, #1
 80031ea:	701a      	strb	r2, [r3, #0]
 80031ec:	e030      	b.n	8003250 <CerrarApagar+0x208>
				ControlLeds(i, 1);
 80031ee:	250b      	movs	r5, #11
 80031f0:	197b      	adds	r3, r7, r5
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	2101      	movs	r1, #1
 80031f6:	0018      	movs	r0, r3
 80031f8:	f7ff fbba 	bl	8002970 <ControlLeds>
				ControlLeds(i+limite, 1);
 80031fc:	197a      	adds	r2, r7, r5
 80031fe:	240e      	movs	r4, #14
 8003200:	193b      	adds	r3, r7, r4
 8003202:	7812      	ldrb	r2, [r2, #0]
 8003204:	781b      	ldrb	r3, [r3, #0]
 8003206:	18d3      	adds	r3, r2, r3
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2101      	movs	r1, #1
 800320c:	0018      	movs	r0, r3
 800320e:	f7ff fbaf 	bl	8002970 <ControlLeds>
				limite=limite-2;
 8003212:	193b      	adds	r3, r7, r4
 8003214:	193a      	adds	r2, r7, r4
 8003216:	7812      	ldrb	r2, [r2, #0]
 8003218:	3a02      	subs	r2, #2
 800321a:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 800321c:	1d3b      	adds	r3, r7, #4
 800321e:	881b      	ldrh	r3, [r3, #0]
 8003220:	0018      	movs	r0, r3
 8003222:	f7fd ff15 	bl	8001050 <__aeabi_i2f>
 8003226:	1c04      	adds	r4, r0, #0
 8003228:	f7ff fb78 	bl	800291c <Refresh_ADC_Value>
 800322c:	1c03      	adds	r3, r0, #0
 800322e:	1c19      	adds	r1, r3, #0
 8003230:	1c20      	adds	r0, r4, #0
 8003232:	f7fd fb2f 	bl	8000894 <__aeabi_fmul>
 8003236:	1c03      	adds	r3, r0, #0
 8003238:	1c18      	adds	r0, r3, #0
 800323a:	f7fc ffed 	bl	8000218 <__aeabi_f2uiz>
 800323e:	0003      	movs	r3, r0
 8003240:	0018      	movs	r0, r3
 8003242:	f000 fe75 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8003246:	197b      	adds	r3, r7, r5
 8003248:	781a      	ldrb	r2, [r3, #0]
 800324a:	197b      	adds	r3, r7, r5
 800324c:	3201      	adds	r2, #1
 800324e:	701a      	strb	r2, [r3, #0]
 8003250:	230b      	movs	r3, #11
 8003252:	18fa      	adds	r2, r7, r3
 8003254:	2309      	movs	r3, #9
 8003256:	18fb      	adds	r3, r7, r3
 8003258:	7812      	ldrb	r2, [r2, #0]
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	429a      	cmp	r2, r3
 800325e:	d9c6      	bls.n	80031ee <CerrarApagar+0x1a6>
			}
			limite = cantLeds-1;
 8003260:	4b35      	ldr	r3, [pc, #212]	@ (8003338 <CerrarApagar+0x2f0>)
 8003262:	781a      	ldrb	r2, [r3, #0]
 8003264:	230e      	movs	r3, #14
 8003266:	18fb      	adds	r3, r7, r3
 8003268:	3a01      	subs	r2, #1
 800326a:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo2*Refresh_ADC_Value());
 800326c:	1cbb      	adds	r3, r7, #2
 800326e:	881b      	ldrh	r3, [r3, #0]
 8003270:	0018      	movs	r0, r3
 8003272:	f7fd feed 	bl	8001050 <__aeabi_i2f>
 8003276:	1c04      	adds	r4, r0, #0
 8003278:	f7ff fb50 	bl	800291c <Refresh_ADC_Value>
 800327c:	1c03      	adds	r3, r0, #0
 800327e:	1c19      	adds	r1, r3, #0
 8003280:	1c20      	adds	r0, r4, #0
 8003282:	f7fd fb07 	bl	8000894 <__aeabi_fmul>
 8003286:	1c03      	adds	r3, r0, #0
 8003288:	1c18      	adds	r0, r3, #0
 800328a:	f7fc ffc5 	bl	8000218 <__aeabi_f2uiz>
 800328e:	0003      	movs	r3, r0
 8003290:	0018      	movs	r0, r3
 8003292:	f000 fe4d 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 8003296:	230a      	movs	r3, #10
 8003298:	18fb      	adds	r3, r7, r3
 800329a:	2201      	movs	r2, #1
 800329c:	701a      	strb	r2, [r3, #0]
 800329e:	e030      	b.n	8003302 <CerrarApagar+0x2ba>
				ControlLeds(i, 0);
 80032a0:	250a      	movs	r5, #10
 80032a2:	197b      	adds	r3, r7, r5
 80032a4:	781b      	ldrb	r3, [r3, #0]
 80032a6:	2100      	movs	r1, #0
 80032a8:	0018      	movs	r0, r3
 80032aa:	f7ff fb61 	bl	8002970 <ControlLeds>
				ControlLeds(i+limite, 0);
 80032ae:	197a      	adds	r2, r7, r5
 80032b0:	240e      	movs	r4, #14
 80032b2:	193b      	adds	r3, r7, r4
 80032b4:	7812      	ldrb	r2, [r2, #0]
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	18d3      	adds	r3, r2, r3
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	2100      	movs	r1, #0
 80032be:	0018      	movs	r0, r3
 80032c0:	f7ff fb56 	bl	8002970 <ControlLeds>
				limite=limite-2;
 80032c4:	193b      	adds	r3, r7, r4
 80032c6:	193a      	adds	r2, r7, r4
 80032c8:	7812      	ldrb	r2, [r2, #0]
 80032ca:	3a02      	subs	r2, #2
 80032cc:	701a      	strb	r2, [r3, #0]
				HAL_Delay(tiempo*Refresh_ADC_Value());
 80032ce:	1d3b      	adds	r3, r7, #4
 80032d0:	881b      	ldrh	r3, [r3, #0]
 80032d2:	0018      	movs	r0, r3
 80032d4:	f7fd febc 	bl	8001050 <__aeabi_i2f>
 80032d8:	1c04      	adds	r4, r0, #0
 80032da:	f7ff fb1f 	bl	800291c <Refresh_ADC_Value>
 80032de:	1c03      	adds	r3, r0, #0
 80032e0:	1c19      	adds	r1, r3, #0
 80032e2:	1c20      	adds	r0, r4, #0
 80032e4:	f7fd fad6 	bl	8000894 <__aeabi_fmul>
 80032e8:	1c03      	adds	r3, r0, #0
 80032ea:	1c18      	adds	r0, r3, #0
 80032ec:	f7fc ff94 	bl	8000218 <__aeabi_f2uiz>
 80032f0:	0003      	movs	r3, r0
 80032f2:	0018      	movs	r0, r3
 80032f4:	f000 fe1c 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=1;i<=centro;i++){
 80032f8:	197b      	adds	r3, r7, r5
 80032fa:	781a      	ldrb	r2, [r3, #0]
 80032fc:	197b      	adds	r3, r7, r5
 80032fe:	3201      	adds	r2, #1
 8003300:	701a      	strb	r2, [r3, #0]
 8003302:	230a      	movs	r3, #10
 8003304:	18fa      	adds	r2, r7, r3
 8003306:	2309      	movs	r3, #9
 8003308:	18fb      	adds	r3, r7, r3
 800330a:	7812      	ldrb	r2, [r2, #0]
 800330c:	781b      	ldrb	r3, [r3, #0]
 800330e:	429a      	cmp	r2, r3
 8003310:	d9c6      	bls.n	80032a0 <CerrarApagar+0x258>
	for(uint8_t v=0;v<veces;v++){
 8003312:	210f      	movs	r1, #15
 8003314:	187b      	adds	r3, r7, r1
 8003316:	781a      	ldrb	r2, [r3, #0]
 8003318:	187b      	adds	r3, r7, r1
 800331a:	3201      	adds	r2, #1
 800331c:	701a      	strb	r2, [r3, #0]
 800331e:	230f      	movs	r3, #15
 8003320:	18fa      	adds	r2, r7, r3
 8003322:	1dfb      	adds	r3, r7, #7
 8003324:	7812      	ldrb	r2, [r2, #0]
 8003326:	781b      	ldrb	r3, [r3, #0]
 8003328:	429a      	cmp	r2, r3
 800332a:	d200      	bcs.n	800332e <CerrarApagar+0x2e6>
 800332c:	e6a0      	b.n	8003070 <CerrarApagar+0x28>
			}
		}
	}
}
 800332e:	46c0      	nop			@ (mov r8, r8)
 8003330:	46c0      	nop			@ (mov r8, r8)
 8003332:	46bd      	mov	sp, r7
 8003334:	b004      	add	sp, #16
 8003336:	bdb0      	pop	{r4, r5, r7, pc}
 8003338:	20000000 	.word	0x20000000

0800333c <Girar>:

void Girar(uint8_t veces, uint16_t tiempo){
 800333c:	b590      	push	{r4, r7, lr}
 800333e:	b085      	sub	sp, #20
 8003340:	af00      	add	r7, sp, #0
 8003342:	0002      	movs	r2, r0
 8003344:	1dfb      	adds	r3, r7, #7
 8003346:	701a      	strb	r2, [r3, #0]
 8003348:	1d3b      	adds	r3, r7, #4
 800334a:	1c0a      	adds	r2, r1, #0
 800334c:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 800334e:	230f      	movs	r3, #15
 8003350:	18fb      	adds	r3, r7, r3
 8003352:	2200      	movs	r2, #0
 8003354:	701a      	strb	r2, [r3, #0]
 8003356:	e035      	b.n	80033c4 <Girar+0x88>
		AbrirApagar(1,tiempo*Refresh_ADC_Value(),0);
 8003358:	1d3b      	adds	r3, r7, #4
 800335a:	881b      	ldrh	r3, [r3, #0]
 800335c:	0018      	movs	r0, r3
 800335e:	f7fd fe77 	bl	8001050 <__aeabi_i2f>
 8003362:	1c04      	adds	r4, r0, #0
 8003364:	f7ff fada 	bl	800291c <Refresh_ADC_Value>
 8003368:	1c03      	adds	r3, r0, #0
 800336a:	1c19      	adds	r1, r3, #0
 800336c:	1c20      	adds	r0, r4, #0
 800336e:	f7fd fa91 	bl	8000894 <__aeabi_fmul>
 8003372:	1c03      	adds	r3, r0, #0
 8003374:	1c18      	adds	r0, r3, #0
 8003376:	f7fc ff4f 	bl	8000218 <__aeabi_f2uiz>
 800337a:	0003      	movs	r3, r0
 800337c:	b29b      	uxth	r3, r3
 800337e:	2200      	movs	r2, #0
 8003380:	0019      	movs	r1, r3
 8003382:	2001      	movs	r0, #1
 8003384:	f7ff fcf4 	bl	8002d70 <AbrirApagar>
		CerrarApagar(1,tiempo*Refresh_ADC_Value(),0);
 8003388:	1d3b      	adds	r3, r7, #4
 800338a:	881b      	ldrh	r3, [r3, #0]
 800338c:	0018      	movs	r0, r3
 800338e:	f7fd fe5f 	bl	8001050 <__aeabi_i2f>
 8003392:	1c04      	adds	r4, r0, #0
 8003394:	f7ff fac2 	bl	800291c <Refresh_ADC_Value>
 8003398:	1c03      	adds	r3, r0, #0
 800339a:	1c19      	adds	r1, r3, #0
 800339c:	1c20      	adds	r0, r4, #0
 800339e:	f7fd fa79 	bl	8000894 <__aeabi_fmul>
 80033a2:	1c03      	adds	r3, r0, #0
 80033a4:	1c18      	adds	r0, r3, #0
 80033a6:	f7fc ff37 	bl	8000218 <__aeabi_f2uiz>
 80033aa:	0003      	movs	r3, r0
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	2200      	movs	r2, #0
 80033b0:	0019      	movs	r1, r3
 80033b2:	2001      	movs	r0, #1
 80033b4:	f7ff fe48 	bl	8003048 <CerrarApagar>
	for(uint8_t v=0;v<veces;v++){
 80033b8:	210f      	movs	r1, #15
 80033ba:	187b      	adds	r3, r7, r1
 80033bc:	781a      	ldrb	r2, [r3, #0]
 80033be:	187b      	adds	r3, r7, r1
 80033c0:	3201      	adds	r2, #1
 80033c2:	701a      	strb	r2, [r3, #0]
 80033c4:	230f      	movs	r3, #15
 80033c6:	18fa      	adds	r2, r7, r3
 80033c8:	1dfb      	adds	r3, r7, #7
 80033ca:	7812      	ldrb	r2, [r2, #0]
 80033cc:	781b      	ldrb	r3, [r3, #0]
 80033ce:	429a      	cmp	r2, r3
 80033d0:	d3c2      	bcc.n	8003358 <Girar+0x1c>
	}
}
 80033d2:	46c0      	nop			@ (mov r8, r8)
 80033d4:	46c0      	nop			@ (mov r8, r8)
 80033d6:	46bd      	mov	sp, r7
 80033d8:	b005      	add	sp, #20
 80033da:	bd90      	pop	{r4, r7, pc}

080033dc <VolumenAbrir>:

void VolumenAbrir(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 80033dc:	b5b0      	push	{r4, r5, r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	0004      	movs	r4, r0
 80033e4:	0008      	movs	r0, r1
 80033e6:	0011      	movs	r1, r2
 80033e8:	1dfb      	adds	r3, r7, #7
 80033ea:	1c22      	adds	r2, r4, #0
 80033ec:	701a      	strb	r2, [r3, #0]
 80033ee:	1d3b      	adds	r3, r7, #4
 80033f0:	1c02      	adds	r2, r0, #0
 80033f2:	801a      	strh	r2, [r3, #0]
 80033f4:	1cbb      	adds	r3, r7, #2
 80033f6:	1c0a      	adds	r2, r1, #0
 80033f8:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 80033fa:	230f      	movs	r3, #15
 80033fc:	18fb      	adds	r3, r7, r3
 80033fe:	2200      	movs	r2, #0
 8003400:	701a      	strb	r2, [r3, #0]
 8003402:	e0a3      	b.n	800354c <VolumenAbrir+0x170>
		uint8_t l;
		for(uint8_t i=1;i<=cantLeds;i++){
 8003404:	230e      	movs	r3, #14
 8003406:	18fb      	adds	r3, r7, r3
 8003408:	2201      	movs	r2, #1
 800340a:	701a      	strb	r2, [r3, #0]
 800340c:	e07b      	b.n	8003506 <VolumenAbrir+0x12a>
			l=i;
 800340e:	250b      	movs	r5, #11
 8003410:	197b      	adds	r3, r7, r5
 8003412:	220e      	movs	r2, #14
 8003414:	18ba      	adds	r2, r7, r2
 8003416:	7812      	ldrb	r2, [r2, #0]
 8003418:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo*Refresh_ADC_Value());
 800341a:	1d3b      	adds	r3, r7, #4
 800341c:	881b      	ldrh	r3, [r3, #0]
 800341e:	0018      	movs	r0, r3
 8003420:	f7fd fe16 	bl	8001050 <__aeabi_i2f>
 8003424:	1c04      	adds	r4, r0, #0
 8003426:	f7ff fa79 	bl	800291c <Refresh_ADC_Value>
 800342a:	1c03      	adds	r3, r0, #0
 800342c:	1c19      	adds	r1, r3, #0
 800342e:	1c20      	adds	r0, r4, #0
 8003430:	f7fd fa30 	bl	8000894 <__aeabi_fmul>
 8003434:	1c03      	adds	r3, r0, #0
 8003436:	1c18      	adds	r0, r3, #0
 8003438:	f7fc feee 	bl	8000218 <__aeabi_f2uiz>
 800343c:	0003      	movs	r3, r0
 800343e:	0018      	movs	r0, r3
 8003440:	f000 fd76 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=l;i<=cantLeds;i++){
 8003444:	230d      	movs	r3, #13
 8003446:	18fb      	adds	r3, r7, r3
 8003448:	197a      	adds	r2, r7, r5
 800344a:	7812      	ldrb	r2, [r2, #0]
 800344c:	701a      	strb	r2, [r3, #0]
 800344e:	e01f      	b.n	8003490 <VolumenAbrir+0xb4>
				Encender_1_Led_2(i);
 8003450:	250d      	movs	r5, #13
 8003452:	197b      	adds	r3, r7, r5
 8003454:	781b      	ldrb	r3, [r3, #0]
 8003456:	0018      	movs	r0, r3
 8003458:	f7ff fbea 	bl	8002c30 <Encender_1_Led_2>
				HAL_Delay(tiempo*Refresh_ADC_Value());
 800345c:	1d3b      	adds	r3, r7, #4
 800345e:	881b      	ldrh	r3, [r3, #0]
 8003460:	0018      	movs	r0, r3
 8003462:	f7fd fdf5 	bl	8001050 <__aeabi_i2f>
 8003466:	1c04      	adds	r4, r0, #0
 8003468:	f7ff fa58 	bl	800291c <Refresh_ADC_Value>
 800346c:	1c03      	adds	r3, r0, #0
 800346e:	1c19      	adds	r1, r3, #0
 8003470:	1c20      	adds	r0, r4, #0
 8003472:	f7fd fa0f 	bl	8000894 <__aeabi_fmul>
 8003476:	1c03      	adds	r3, r0, #0
 8003478:	1c18      	adds	r0, r3, #0
 800347a:	f7fc fecd 	bl	8000218 <__aeabi_f2uiz>
 800347e:	0003      	movs	r3, r0
 8003480:	0018      	movs	r0, r3
 8003482:	f000 fd55 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=l;i<=cantLeds;i++){
 8003486:	197b      	adds	r3, r7, r5
 8003488:	781a      	ldrb	r2, [r3, #0]
 800348a:	197b      	adds	r3, r7, r5
 800348c:	3201      	adds	r2, #1
 800348e:	701a      	strb	r2, [r3, #0]
 8003490:	4b35      	ldr	r3, [pc, #212]	@ (8003568 <VolumenAbrir+0x18c>)
 8003492:	781b      	ldrb	r3, [r3, #0]
 8003494:	220d      	movs	r2, #13
 8003496:	18ba      	adds	r2, r7, r2
 8003498:	7812      	ldrb	r2, [r2, #0]
 800349a:	429a      	cmp	r2, r3
 800349c:	d9d8      	bls.n	8003450 <VolumenAbrir+0x74>
			}
			for(uint8_t i=cantLeds;i>=l;i--){
 800349e:	230c      	movs	r3, #12
 80034a0:	18fb      	adds	r3, r7, r3
 80034a2:	4a31      	ldr	r2, [pc, #196]	@ (8003568 <VolumenAbrir+0x18c>)
 80034a4:	7812      	ldrb	r2, [r2, #0]
 80034a6:	701a      	strb	r2, [r3, #0]
 80034a8:	e01f      	b.n	80034ea <VolumenAbrir+0x10e>
				Encender_1_Led_2(i);
 80034aa:	250c      	movs	r5, #12
 80034ac:	197b      	adds	r3, r7, r5
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	0018      	movs	r0, r3
 80034b2:	f7ff fbbd 	bl	8002c30 <Encender_1_Led_2>
				HAL_Delay(tiempo*Refresh_ADC_Value());
 80034b6:	1d3b      	adds	r3, r7, #4
 80034b8:	881b      	ldrh	r3, [r3, #0]
 80034ba:	0018      	movs	r0, r3
 80034bc:	f7fd fdc8 	bl	8001050 <__aeabi_i2f>
 80034c0:	1c04      	adds	r4, r0, #0
 80034c2:	f7ff fa2b 	bl	800291c <Refresh_ADC_Value>
 80034c6:	1c03      	adds	r3, r0, #0
 80034c8:	1c19      	adds	r1, r3, #0
 80034ca:	1c20      	adds	r0, r4, #0
 80034cc:	f7fd f9e2 	bl	8000894 <__aeabi_fmul>
 80034d0:	1c03      	adds	r3, r0, #0
 80034d2:	1c18      	adds	r0, r3, #0
 80034d4:	f7fc fea0 	bl	8000218 <__aeabi_f2uiz>
 80034d8:	0003      	movs	r3, r0
 80034da:	0018      	movs	r0, r3
 80034dc:	f000 fd28 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=cantLeds;i>=l;i--){
 80034e0:	197b      	adds	r3, r7, r5
 80034e2:	781a      	ldrb	r2, [r3, #0]
 80034e4:	197b      	adds	r3, r7, r5
 80034e6:	3a01      	subs	r2, #1
 80034e8:	701a      	strb	r2, [r3, #0]
 80034ea:	230c      	movs	r3, #12
 80034ec:	18fa      	adds	r2, r7, r3
 80034ee:	230b      	movs	r3, #11
 80034f0:	18fb      	adds	r3, r7, r3
 80034f2:	7812      	ldrb	r2, [r2, #0]
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	429a      	cmp	r2, r3
 80034f8:	d2d7      	bcs.n	80034aa <VolumenAbrir+0xce>
		for(uint8_t i=1;i<=cantLeds;i++){
 80034fa:	210e      	movs	r1, #14
 80034fc:	187b      	adds	r3, r7, r1
 80034fe:	781a      	ldrb	r2, [r3, #0]
 8003500:	187b      	adds	r3, r7, r1
 8003502:	3201      	adds	r2, #1
 8003504:	701a      	strb	r2, [r3, #0]
 8003506:	4b18      	ldr	r3, [pc, #96]	@ (8003568 <VolumenAbrir+0x18c>)
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	220e      	movs	r2, #14
 800350c:	18ba      	adds	r2, r7, r2
 800350e:	7812      	ldrb	r2, [r2, #0]
 8003510:	429a      	cmp	r2, r3
 8003512:	d800      	bhi.n	8003516 <VolumenAbrir+0x13a>
 8003514:	e77b      	b.n	800340e <VolumenAbrir+0x32>
			}
		}
		HAL_Delay(tiempo2*Refresh_ADC_Value());
 8003516:	1cbb      	adds	r3, r7, #2
 8003518:	881b      	ldrh	r3, [r3, #0]
 800351a:	0018      	movs	r0, r3
 800351c:	f7fd fd98 	bl	8001050 <__aeabi_i2f>
 8003520:	1c04      	adds	r4, r0, #0
 8003522:	f7ff f9fb 	bl	800291c <Refresh_ADC_Value>
 8003526:	1c03      	adds	r3, r0, #0
 8003528:	1c19      	adds	r1, r3, #0
 800352a:	1c20      	adds	r0, r4, #0
 800352c:	f7fd f9b2 	bl	8000894 <__aeabi_fmul>
 8003530:	1c03      	adds	r3, r0, #0
 8003532:	1c18      	adds	r0, r3, #0
 8003534:	f7fc fe70 	bl	8000218 <__aeabi_f2uiz>
 8003538:	0003      	movs	r3, r0
 800353a:	0018      	movs	r0, r3
 800353c:	f000 fcf8 	bl	8003f30 <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 8003540:	210f      	movs	r1, #15
 8003542:	187b      	adds	r3, r7, r1
 8003544:	781a      	ldrb	r2, [r3, #0]
 8003546:	187b      	adds	r3, r7, r1
 8003548:	3201      	adds	r2, #1
 800354a:	701a      	strb	r2, [r3, #0]
 800354c:	230f      	movs	r3, #15
 800354e:	18fa      	adds	r2, r7, r3
 8003550:	1dfb      	adds	r3, r7, #7
 8003552:	7812      	ldrb	r2, [r2, #0]
 8003554:	781b      	ldrb	r3, [r3, #0]
 8003556:	429a      	cmp	r2, r3
 8003558:	d200      	bcs.n	800355c <VolumenAbrir+0x180>
 800355a:	e753      	b.n	8003404 <VolumenAbrir+0x28>
	}
}
 800355c:	46c0      	nop			@ (mov r8, r8)
 800355e:	46c0      	nop			@ (mov r8, r8)
 8003560:	46bd      	mov	sp, r7
 8003562:	b004      	add	sp, #16
 8003564:	bdb0      	pop	{r4, r5, r7, pc}
 8003566:	46c0      	nop			@ (mov r8, r8)
 8003568:	20000000 	.word	0x20000000

0800356c <VolumenCerrar>:

void VolumenCerrar(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 800356c:	b5b0      	push	{r4, r5, r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	0004      	movs	r4, r0
 8003574:	0008      	movs	r0, r1
 8003576:	0011      	movs	r1, r2
 8003578:	1dfb      	adds	r3, r7, #7
 800357a:	1c22      	adds	r2, r4, #0
 800357c:	701a      	strb	r2, [r3, #0]
 800357e:	1d3b      	adds	r3, r7, #4
 8003580:	1c02      	adds	r2, r0, #0
 8003582:	801a      	strh	r2, [r3, #0]
 8003584:	1cbb      	adds	r3, r7, #2
 8003586:	1c0a      	adds	r2, r1, #0
 8003588:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 800358a:	230f      	movs	r3, #15
 800358c:	18fb      	adds	r3, r7, r3
 800358e:	2200      	movs	r2, #0
 8003590:	701a      	strb	r2, [r3, #0]
 8003592:	e0a2      	b.n	80036da <VolumenCerrar+0x16e>
		uint8_t l;
		for(uint8_t i=cantLeds;i>=1;i--){
 8003594:	230e      	movs	r3, #14
 8003596:	18fb      	adds	r3, r7, r3
 8003598:	4a56      	ldr	r2, [pc, #344]	@ (80036f4 <VolumenCerrar+0x188>)
 800359a:	7812      	ldrb	r2, [r2, #0]
 800359c:	701a      	strb	r2, [r3, #0]
 800359e:	e07b      	b.n	8003698 <VolumenCerrar+0x12c>
			l=i;
 80035a0:	250b      	movs	r5, #11
 80035a2:	197b      	adds	r3, r7, r5
 80035a4:	220e      	movs	r2, #14
 80035a6:	18ba      	adds	r2, r7, r2
 80035a8:	7812      	ldrb	r2, [r2, #0]
 80035aa:	701a      	strb	r2, [r3, #0]
			HAL_Delay(tiempo*Refresh_ADC_Value());
 80035ac:	1d3b      	adds	r3, r7, #4
 80035ae:	881b      	ldrh	r3, [r3, #0]
 80035b0:	0018      	movs	r0, r3
 80035b2:	f7fd fd4d 	bl	8001050 <__aeabi_i2f>
 80035b6:	1c04      	adds	r4, r0, #0
 80035b8:	f7ff f9b0 	bl	800291c <Refresh_ADC_Value>
 80035bc:	1c03      	adds	r3, r0, #0
 80035be:	1c19      	adds	r1, r3, #0
 80035c0:	1c20      	adds	r0, r4, #0
 80035c2:	f7fd f967 	bl	8000894 <__aeabi_fmul>
 80035c6:	1c03      	adds	r3, r0, #0
 80035c8:	1c18      	adds	r0, r3, #0
 80035ca:	f7fc fe25 	bl	8000218 <__aeabi_f2uiz>
 80035ce:	0003      	movs	r3, r0
 80035d0:	0018      	movs	r0, r3
 80035d2:	f000 fcad 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=l;i<=cantLeds;i++){
 80035d6:	230d      	movs	r3, #13
 80035d8:	18fb      	adds	r3, r7, r3
 80035da:	197a      	adds	r2, r7, r5
 80035dc:	7812      	ldrb	r2, [r2, #0]
 80035de:	701a      	strb	r2, [r3, #0]
 80035e0:	e01f      	b.n	8003622 <VolumenCerrar+0xb6>
				Encender_1_Led_3(i);
 80035e2:	250d      	movs	r5, #13
 80035e4:	197b      	adds	r3, r7, r5
 80035e6:	781b      	ldrb	r3, [r3, #0]
 80035e8:	0018      	movs	r0, r3
 80035ea:	f7ff fb55 	bl	8002c98 <Encender_1_Led_3>
				HAL_Delay(tiempo*Refresh_ADC_Value());
 80035ee:	1d3b      	adds	r3, r7, #4
 80035f0:	881b      	ldrh	r3, [r3, #0]
 80035f2:	0018      	movs	r0, r3
 80035f4:	f7fd fd2c 	bl	8001050 <__aeabi_i2f>
 80035f8:	1c04      	adds	r4, r0, #0
 80035fa:	f7ff f98f 	bl	800291c <Refresh_ADC_Value>
 80035fe:	1c03      	adds	r3, r0, #0
 8003600:	1c19      	adds	r1, r3, #0
 8003602:	1c20      	adds	r0, r4, #0
 8003604:	f7fd f946 	bl	8000894 <__aeabi_fmul>
 8003608:	1c03      	adds	r3, r0, #0
 800360a:	1c18      	adds	r0, r3, #0
 800360c:	f7fc fe04 	bl	8000218 <__aeabi_f2uiz>
 8003610:	0003      	movs	r3, r0
 8003612:	0018      	movs	r0, r3
 8003614:	f000 fc8c 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=l;i<=cantLeds;i++){
 8003618:	197b      	adds	r3, r7, r5
 800361a:	781a      	ldrb	r2, [r3, #0]
 800361c:	197b      	adds	r3, r7, r5
 800361e:	3201      	adds	r2, #1
 8003620:	701a      	strb	r2, [r3, #0]
 8003622:	4b34      	ldr	r3, [pc, #208]	@ (80036f4 <VolumenCerrar+0x188>)
 8003624:	781b      	ldrb	r3, [r3, #0]
 8003626:	220d      	movs	r2, #13
 8003628:	18ba      	adds	r2, r7, r2
 800362a:	7812      	ldrb	r2, [r2, #0]
 800362c:	429a      	cmp	r2, r3
 800362e:	d9d8      	bls.n	80035e2 <VolumenCerrar+0x76>
			}
			for(uint8_t i=cantLeds;i>=l;i--){
 8003630:	230c      	movs	r3, #12
 8003632:	18fb      	adds	r3, r7, r3
 8003634:	4a2f      	ldr	r2, [pc, #188]	@ (80036f4 <VolumenCerrar+0x188>)
 8003636:	7812      	ldrb	r2, [r2, #0]
 8003638:	701a      	strb	r2, [r3, #0]
 800363a:	e01f      	b.n	800367c <VolumenCerrar+0x110>
				Encender_1_Led_3(i);
 800363c:	250c      	movs	r5, #12
 800363e:	197b      	adds	r3, r7, r5
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	0018      	movs	r0, r3
 8003644:	f7ff fb28 	bl	8002c98 <Encender_1_Led_3>
				HAL_Delay(tiempo*Refresh_ADC_Value());
 8003648:	1d3b      	adds	r3, r7, #4
 800364a:	881b      	ldrh	r3, [r3, #0]
 800364c:	0018      	movs	r0, r3
 800364e:	f7fd fcff 	bl	8001050 <__aeabi_i2f>
 8003652:	1c04      	adds	r4, r0, #0
 8003654:	f7ff f962 	bl	800291c <Refresh_ADC_Value>
 8003658:	1c03      	adds	r3, r0, #0
 800365a:	1c19      	adds	r1, r3, #0
 800365c:	1c20      	adds	r0, r4, #0
 800365e:	f7fd f919 	bl	8000894 <__aeabi_fmul>
 8003662:	1c03      	adds	r3, r0, #0
 8003664:	1c18      	adds	r0, r3, #0
 8003666:	f7fc fdd7 	bl	8000218 <__aeabi_f2uiz>
 800366a:	0003      	movs	r3, r0
 800366c:	0018      	movs	r0, r3
 800366e:	f000 fc5f 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=cantLeds;i>=l;i--){
 8003672:	197b      	adds	r3, r7, r5
 8003674:	781a      	ldrb	r2, [r3, #0]
 8003676:	197b      	adds	r3, r7, r5
 8003678:	3a01      	subs	r2, #1
 800367a:	701a      	strb	r2, [r3, #0]
 800367c:	230c      	movs	r3, #12
 800367e:	18fa      	adds	r2, r7, r3
 8003680:	230b      	movs	r3, #11
 8003682:	18fb      	adds	r3, r7, r3
 8003684:	7812      	ldrb	r2, [r2, #0]
 8003686:	781b      	ldrb	r3, [r3, #0]
 8003688:	429a      	cmp	r2, r3
 800368a:	d2d7      	bcs.n	800363c <VolumenCerrar+0xd0>
		for(uint8_t i=cantLeds;i>=1;i--){
 800368c:	210e      	movs	r1, #14
 800368e:	187b      	adds	r3, r7, r1
 8003690:	781a      	ldrb	r2, [r3, #0]
 8003692:	187b      	adds	r3, r7, r1
 8003694:	3a01      	subs	r2, #1
 8003696:	701a      	strb	r2, [r3, #0]
 8003698:	230e      	movs	r3, #14
 800369a:	18fb      	adds	r3, r7, r3
 800369c:	781b      	ldrb	r3, [r3, #0]
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d000      	beq.n	80036a4 <VolumenCerrar+0x138>
 80036a2:	e77d      	b.n	80035a0 <VolumenCerrar+0x34>
			}
		}
		HAL_Delay(tiempo2*Refresh_ADC_Value());
 80036a4:	1cbb      	adds	r3, r7, #2
 80036a6:	881b      	ldrh	r3, [r3, #0]
 80036a8:	0018      	movs	r0, r3
 80036aa:	f7fd fcd1 	bl	8001050 <__aeabi_i2f>
 80036ae:	1c04      	adds	r4, r0, #0
 80036b0:	f7ff f934 	bl	800291c <Refresh_ADC_Value>
 80036b4:	1c03      	adds	r3, r0, #0
 80036b6:	1c19      	adds	r1, r3, #0
 80036b8:	1c20      	adds	r0, r4, #0
 80036ba:	f7fd f8eb 	bl	8000894 <__aeabi_fmul>
 80036be:	1c03      	adds	r3, r0, #0
 80036c0:	1c18      	adds	r0, r3, #0
 80036c2:	f7fc fda9 	bl	8000218 <__aeabi_f2uiz>
 80036c6:	0003      	movs	r3, r0
 80036c8:	0018      	movs	r0, r3
 80036ca:	f000 fc31 	bl	8003f30 <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 80036ce:	210f      	movs	r1, #15
 80036d0:	187b      	adds	r3, r7, r1
 80036d2:	781a      	ldrb	r2, [r3, #0]
 80036d4:	187b      	adds	r3, r7, r1
 80036d6:	3201      	adds	r2, #1
 80036d8:	701a      	strb	r2, [r3, #0]
 80036da:	230f      	movs	r3, #15
 80036dc:	18fa      	adds	r2, r7, r3
 80036de:	1dfb      	adds	r3, r7, #7
 80036e0:	7812      	ldrb	r2, [r2, #0]
 80036e2:	781b      	ldrb	r3, [r3, #0]
 80036e4:	429a      	cmp	r2, r3
 80036e6:	d200      	bcs.n	80036ea <VolumenCerrar+0x17e>
 80036e8:	e754      	b.n	8003594 <VolumenCerrar+0x28>
	}
}
 80036ea:	46c0      	nop			@ (mov r8, r8)
 80036ec:	46c0      	nop			@ (mov r8, r8)
 80036ee:	46bd      	mov	sp, r7
 80036f0:	b004      	add	sp, #16
 80036f2:	bdb0      	pop	{r4, r5, r7, pc}
 80036f4:	20000000 	.word	0x20000000

080036f8 <ArmarIzquierda>:

void ArmarIzquierda(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 80036f8:	b590      	push	{r4, r7, lr}
 80036fa:	b085      	sub	sp, #20
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	0004      	movs	r4, r0
 8003700:	0008      	movs	r0, r1
 8003702:	0011      	movs	r1, r2
 8003704:	1dfb      	adds	r3, r7, #7
 8003706:	1c22      	adds	r2, r4, #0
 8003708:	701a      	strb	r2, [r3, #0]
 800370a:	1d3b      	adds	r3, r7, #4
 800370c:	1c02      	adds	r2, r0, #0
 800370e:	801a      	strh	r2, [r3, #0]
 8003710:	1cbb      	adds	r3, r7, #2
 8003712:	1c0a      	adds	r2, r1, #0
 8003714:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 8003716:	230f      	movs	r3, #15
 8003718:	18fb      	adds	r3, r7, r3
 800371a:	2200      	movs	r2, #0
 800371c:	701a      	strb	r2, [r3, #0]
 800371e:	e0c1      	b.n	80038a4 <ArmarIzquierda+0x1ac>

		uint8_t l=1;
 8003720:	230e      	movs	r3, #14
 8003722:	18fb      	adds	r3, r7, r3
 8003724:	2201      	movs	r2, #1
 8003726:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=cantLeds;i>=1;i--){
 8003728:	230d      	movs	r3, #13
 800372a:	18fb      	adds	r3, r7, r3
 800372c:	4a64      	ldr	r2, [pc, #400]	@ (80038c0 <ArmarIzquierda+0x1c8>)
 800372e:	7812      	ldrb	r2, [r2, #0]
 8003730:	701a      	strb	r2, [r3, #0]
 8003732:	e096      	b.n	8003862 <ArmarIzquierda+0x16a>
			for(uint8_t i=cantLeds;i>=l;i--){
 8003734:	230c      	movs	r3, #12
 8003736:	18fb      	adds	r3, r7, r3
 8003738:	4a61      	ldr	r2, [pc, #388]	@ (80038c0 <ArmarIzquierda+0x1c8>)
 800373a:	7812      	ldrb	r2, [r2, #0]
 800373c:	701a      	strb	r2, [r3, #0]
 800373e:	e06b      	b.n	8003818 <ArmarIzquierda+0x120>
				Encender_1_Led_4(i,l);
 8003740:	240e      	movs	r4, #14
 8003742:	193b      	adds	r3, r7, r4
 8003744:	781a      	ldrb	r2, [r3, #0]
 8003746:	230c      	movs	r3, #12
 8003748:	18fb      	adds	r3, r7, r3
 800374a:	781b      	ldrb	r3, [r3, #0]
 800374c:	0011      	movs	r1, r2
 800374e:	0018      	movs	r0, r3
 8003750:	f7ff fad6 	bl	8002d00 <Encender_1_Led_4>
				if(l<cantLeds/2){
 8003754:	4b5a      	ldr	r3, [pc, #360]	@ (80038c0 <ArmarIzquierda+0x1c8>)
 8003756:	781b      	ldrb	r3, [r3, #0]
 8003758:	085b      	lsrs	r3, r3, #1
 800375a:	b2db      	uxtb	r3, r3
 800375c:	193a      	adds	r2, r7, r4
 800375e:	7812      	ldrb	r2, [r2, #0]
 8003760:	429a      	cmp	r2, r3
 8003762:	d215      	bcs.n	8003790 <ArmarIzquierda+0x98>
					HAL_Delay(tiempo*Refresh_ADC_Value());
 8003764:	1d3b      	adds	r3, r7, #4
 8003766:	881b      	ldrh	r3, [r3, #0]
 8003768:	0018      	movs	r0, r3
 800376a:	f7fd fc71 	bl	8001050 <__aeabi_i2f>
 800376e:	1c04      	adds	r4, r0, #0
 8003770:	f7ff f8d4 	bl	800291c <Refresh_ADC_Value>
 8003774:	1c03      	adds	r3, r0, #0
 8003776:	1c19      	adds	r1, r3, #0
 8003778:	1c20      	adds	r0, r4, #0
 800377a:	f7fd f88b 	bl	8000894 <__aeabi_fmul>
 800377e:	1c03      	adds	r3, r0, #0
 8003780:	1c18      	adds	r0, r3, #0
 8003782:	f7fc fd49 	bl	8000218 <__aeabi_f2uiz>
 8003786:	0003      	movs	r3, r0
 8003788:	0018      	movs	r0, r3
 800378a:	f000 fbd1 	bl	8003f30 <HAL_Delay>
 800378e:	e03d      	b.n	800380c <ArmarIzquierda+0x114>
				}else if(l>=cantLeds-2){
 8003790:	230e      	movs	r3, #14
 8003792:	18fb      	adds	r3, r7, r3
 8003794:	781a      	ldrb	r2, [r3, #0]
 8003796:	4b4a      	ldr	r3, [pc, #296]	@ (80038c0 <ArmarIzquierda+0x1c8>)
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	3b02      	subs	r3, #2
 800379c:	429a      	cmp	r2, r3
 800379e:	db1b      	blt.n	80037d8 <ArmarIzquierda+0xe0>
					HAL_Delay(tiempo*Refresh_ADC_Value()*4);
 80037a0:	1d3b      	adds	r3, r7, #4
 80037a2:	881b      	ldrh	r3, [r3, #0]
 80037a4:	0018      	movs	r0, r3
 80037a6:	f7fd fc53 	bl	8001050 <__aeabi_i2f>
 80037aa:	1c04      	adds	r4, r0, #0
 80037ac:	f7ff f8b6 	bl	800291c <Refresh_ADC_Value>
 80037b0:	1c03      	adds	r3, r0, #0
 80037b2:	1c19      	adds	r1, r3, #0
 80037b4:	1c20      	adds	r0, r4, #0
 80037b6:	f7fd f86d 	bl	8000894 <__aeabi_fmul>
 80037ba:	1c03      	adds	r3, r0, #0
 80037bc:	2181      	movs	r1, #129	@ 0x81
 80037be:	05c9      	lsls	r1, r1, #23
 80037c0:	1c18      	adds	r0, r3, #0
 80037c2:	f7fd f867 	bl	8000894 <__aeabi_fmul>
 80037c6:	1c03      	adds	r3, r0, #0
 80037c8:	1c18      	adds	r0, r3, #0
 80037ca:	f7fc fd25 	bl	8000218 <__aeabi_f2uiz>
 80037ce:	0003      	movs	r3, r0
 80037d0:	0018      	movs	r0, r3
 80037d2:	f000 fbad 	bl	8003f30 <HAL_Delay>
 80037d6:	e019      	b.n	800380c <ArmarIzquierda+0x114>
				}else{
					HAL_Delay(tiempo*Refresh_ADC_Value()*2);
 80037d8:	1d3b      	adds	r3, r7, #4
 80037da:	881b      	ldrh	r3, [r3, #0]
 80037dc:	0018      	movs	r0, r3
 80037de:	f7fd fc37 	bl	8001050 <__aeabi_i2f>
 80037e2:	1c04      	adds	r4, r0, #0
 80037e4:	f7ff f89a 	bl	800291c <Refresh_ADC_Value>
 80037e8:	1c03      	adds	r3, r0, #0
 80037ea:	1c19      	adds	r1, r3, #0
 80037ec:	1c20      	adds	r0, r4, #0
 80037ee:	f7fd f851 	bl	8000894 <__aeabi_fmul>
 80037f2:	1c03      	adds	r3, r0, #0
 80037f4:	1c19      	adds	r1, r3, #0
 80037f6:	1c18      	adds	r0, r3, #0
 80037f8:	f7fc fd44 	bl	8000284 <__aeabi_fadd>
 80037fc:	1c03      	adds	r3, r0, #0
 80037fe:	1c18      	adds	r0, r3, #0
 8003800:	f7fc fd0a 	bl	8000218 <__aeabi_f2uiz>
 8003804:	0003      	movs	r3, r0
 8003806:	0018      	movs	r0, r3
 8003808:	f000 fb92 	bl	8003f30 <HAL_Delay>
			for(uint8_t i=cantLeds;i>=l;i--){
 800380c:	210c      	movs	r1, #12
 800380e:	187b      	adds	r3, r7, r1
 8003810:	781a      	ldrb	r2, [r3, #0]
 8003812:	187b      	adds	r3, r7, r1
 8003814:	3a01      	subs	r2, #1
 8003816:	701a      	strb	r2, [r3, #0]
 8003818:	230c      	movs	r3, #12
 800381a:	18fa      	adds	r2, r7, r3
 800381c:	210e      	movs	r1, #14
 800381e:	187b      	adds	r3, r7, r1
 8003820:	7812      	ldrb	r2, [r2, #0]
 8003822:	781b      	ldrb	r3, [r3, #0]
 8003824:	429a      	cmp	r2, r3
 8003826:	d28b      	bcs.n	8003740 <ArmarIzquierda+0x48>
				}
				//HAL_Delay(tiempo);
			}

			if(l>=cantLeds){
 8003828:	4b25      	ldr	r3, [pc, #148]	@ (80038c0 <ArmarIzquierda+0x1c8>)
 800382a:	781b      	ldrb	r3, [r3, #0]
 800382c:	187a      	adds	r2, r7, r1
 800382e:	7812      	ldrb	r2, [r2, #0]
 8003830:	429a      	cmp	r2, r3
 8003832:	d303      	bcc.n	800383c <ArmarIzquierda+0x144>
				l=1;
 8003834:	187b      	adds	r3, r7, r1
 8003836:	2201      	movs	r2, #1
 8003838:	701a      	strb	r2, [r3, #0]
 800383a:	e00c      	b.n	8003856 <ArmarIzquierda+0x15e>
			}else{
				ControlLeds(l, 1);
 800383c:	240e      	movs	r4, #14
 800383e:	193b      	adds	r3, r7, r4
 8003840:	781b      	ldrb	r3, [r3, #0]
 8003842:	2101      	movs	r1, #1
 8003844:	0018      	movs	r0, r3
 8003846:	f7ff f893 	bl	8002970 <ControlLeds>
				l++;
 800384a:	0021      	movs	r1, r4
 800384c:	187b      	adds	r3, r7, r1
 800384e:	781a      	ldrb	r2, [r3, #0]
 8003850:	187b      	adds	r3, r7, r1
 8003852:	3201      	adds	r2, #1
 8003854:	701a      	strb	r2, [r3, #0]
		for(uint8_t i=cantLeds;i>=1;i--){
 8003856:	210d      	movs	r1, #13
 8003858:	187b      	adds	r3, r7, r1
 800385a:	781a      	ldrb	r2, [r3, #0]
 800385c:	187b      	adds	r3, r7, r1
 800385e:	3a01      	subs	r2, #1
 8003860:	701a      	strb	r2, [r3, #0]
 8003862:	230d      	movs	r3, #13
 8003864:	18fb      	adds	r3, r7, r3
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d000      	beq.n	800386e <ArmarIzquierda+0x176>
 800386c:	e762      	b.n	8003734 <ArmarIzquierda+0x3c>
			}
		}

		HAL_Delay(tiempo2*Refresh_ADC_Value());
 800386e:	1cbb      	adds	r3, r7, #2
 8003870:	881b      	ldrh	r3, [r3, #0]
 8003872:	0018      	movs	r0, r3
 8003874:	f7fd fbec 	bl	8001050 <__aeabi_i2f>
 8003878:	1c04      	adds	r4, r0, #0
 800387a:	f7ff f84f 	bl	800291c <Refresh_ADC_Value>
 800387e:	1c03      	adds	r3, r0, #0
 8003880:	1c19      	adds	r1, r3, #0
 8003882:	1c20      	adds	r0, r4, #0
 8003884:	f7fd f806 	bl	8000894 <__aeabi_fmul>
 8003888:	1c03      	adds	r3, r0, #0
 800388a:	1c18      	adds	r0, r3, #0
 800388c:	f7fc fcc4 	bl	8000218 <__aeabi_f2uiz>
 8003890:	0003      	movs	r3, r0
 8003892:	0018      	movs	r0, r3
 8003894:	f000 fb4c 	bl	8003f30 <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 8003898:	210f      	movs	r1, #15
 800389a:	187b      	adds	r3, r7, r1
 800389c:	781a      	ldrb	r2, [r3, #0]
 800389e:	187b      	adds	r3, r7, r1
 80038a0:	3201      	adds	r2, #1
 80038a2:	701a      	strb	r2, [r3, #0]
 80038a4:	230f      	movs	r3, #15
 80038a6:	18fa      	adds	r2, r7, r3
 80038a8:	1dfb      	adds	r3, r7, #7
 80038aa:	7812      	ldrb	r2, [r2, #0]
 80038ac:	781b      	ldrb	r3, [r3, #0]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d200      	bcs.n	80038b4 <ArmarIzquierda+0x1bc>
 80038b2:	e735      	b.n	8003720 <ArmarIzquierda+0x28>
	}
}
 80038b4:	46c0      	nop			@ (mov r8, r8)
 80038b6:	46c0      	nop			@ (mov r8, r8)
 80038b8:	46bd      	mov	sp, r7
 80038ba:	b005      	add	sp, #20
 80038bc:	bd90      	pop	{r4, r7, pc}
 80038be:	46c0      	nop			@ (mov r8, r8)
 80038c0:	20000000 	.word	0x20000000

080038c4 <EncenderAleatorio>:

void EncenderAleatorio(uint8_t veces, uint16_t tiempo, uint16_t tiempo2){
 80038c4:	b5b0      	push	{r4, r5, r7, lr}
 80038c6:	b08a      	sub	sp, #40	@ 0x28
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	0004      	movs	r4, r0
 80038cc:	0008      	movs	r0, r1
 80038ce:	0011      	movs	r1, r2
 80038d0:	1dfb      	adds	r3, r7, #7
 80038d2:	1c22      	adds	r2, r4, #0
 80038d4:	701a      	strb	r2, [r3, #0]
 80038d6:	1d3b      	adds	r3, r7, #4
 80038d8:	1c02      	adds	r2, r0, #0
 80038da:	801a      	strh	r2, [r3, #0]
 80038dc:	1cbb      	adds	r3, r7, #2
 80038de:	1c0a      	adds	r2, r1, #0
 80038e0:	801a      	strh	r2, [r3, #0]
	//9 letras
	//uint8_t secuencia1[9]={9,6,2,4,7,1,3,5,8};
	//uint8_t secuencia2[9]={7,5,1,8,4,2,6,3,9};

	//10 letras
	uint8_t secuencia1[10]={9,6,2,10,4,7,1,3,5,8};
 80038e2:	2318      	movs	r3, #24
 80038e4:	18fb      	adds	r3, r7, r3
 80038e6:	4aa1      	ldr	r2, [pc, #644]	@ (8003b6c <EncenderAleatorio+0x2a8>)
 80038e8:	ca03      	ldmia	r2!, {r0, r1}
 80038ea:	c303      	stmia	r3!, {r0, r1}
 80038ec:	8812      	ldrh	r2, [r2, #0]
 80038ee:	801a      	strh	r2, [r3, #0]
	uint8_t secuencia2[10]={7,10,5,1,8,4,2,6,3,9};
 80038f0:	230c      	movs	r3, #12
 80038f2:	18fb      	adds	r3, r7, r3
 80038f4:	4a9e      	ldr	r2, [pc, #632]	@ (8003b70 <EncenderAleatorio+0x2ac>)
 80038f6:	ca03      	ldmia	r2!, {r0, r1}
 80038f8:	c303      	stmia	r3!, {r0, r1}
 80038fa:	8812      	ldrh	r2, [r2, #0]
 80038fc:	801a      	strh	r2, [r3, #0]

	for(uint8_t i=0;i<cantLeds;i++){
 80038fe:	2327      	movs	r3, #39	@ 0x27
 8003900:	18fb      	adds	r3, r7, r3
 8003902:	2200      	movs	r2, #0
 8003904:	701a      	strb	r2, [r3, #0]
 8003906:	e023      	b.n	8003950 <EncenderAleatorio+0x8c>
		ControlLeds(secuencia1[i], 1);
 8003908:	2527      	movs	r5, #39	@ 0x27
 800390a:	197b      	adds	r3, r7, r5
 800390c:	781b      	ldrb	r3, [r3, #0]
 800390e:	2218      	movs	r2, #24
 8003910:	18ba      	adds	r2, r7, r2
 8003912:	5cd3      	ldrb	r3, [r2, r3]
 8003914:	2101      	movs	r1, #1
 8003916:	0018      	movs	r0, r3
 8003918:	f7ff f82a 	bl	8002970 <ControlLeds>
		HAL_Delay(tiempo*Refresh_ADC_Value());
 800391c:	1d3b      	adds	r3, r7, #4
 800391e:	881b      	ldrh	r3, [r3, #0]
 8003920:	0018      	movs	r0, r3
 8003922:	f7fd fb95 	bl	8001050 <__aeabi_i2f>
 8003926:	1c04      	adds	r4, r0, #0
 8003928:	f7fe fff8 	bl	800291c <Refresh_ADC_Value>
 800392c:	1c03      	adds	r3, r0, #0
 800392e:	1c19      	adds	r1, r3, #0
 8003930:	1c20      	adds	r0, r4, #0
 8003932:	f7fc ffaf 	bl	8000894 <__aeabi_fmul>
 8003936:	1c03      	adds	r3, r0, #0
 8003938:	1c18      	adds	r0, r3, #0
 800393a:	f7fc fc6d 	bl	8000218 <__aeabi_f2uiz>
 800393e:	0003      	movs	r3, r0
 8003940:	0018      	movs	r0, r3
 8003942:	f000 faf5 	bl	8003f30 <HAL_Delay>
	for(uint8_t i=0;i<cantLeds;i++){
 8003946:	197b      	adds	r3, r7, r5
 8003948:	781a      	ldrb	r2, [r3, #0]
 800394a:	197b      	adds	r3, r7, r5
 800394c:	3201      	adds	r2, #1
 800394e:	701a      	strb	r2, [r3, #0]
 8003950:	4b88      	ldr	r3, [pc, #544]	@ (8003b74 <EncenderAleatorio+0x2b0>)
 8003952:	781b      	ldrb	r3, [r3, #0]
 8003954:	2227      	movs	r2, #39	@ 0x27
 8003956:	18ba      	adds	r2, r7, r2
 8003958:	7812      	ldrb	r2, [r2, #0]
 800395a:	429a      	cmp	r2, r3
 800395c:	d3d4      	bcc.n	8003908 <EncenderAleatorio+0x44>
	}

	HAL_Delay(tiempo2*Refresh_ADC_Value());
 800395e:	1cbb      	adds	r3, r7, #2
 8003960:	881b      	ldrh	r3, [r3, #0]
 8003962:	0018      	movs	r0, r3
 8003964:	f7fd fb74 	bl	8001050 <__aeabi_i2f>
 8003968:	1c04      	adds	r4, r0, #0
 800396a:	f7fe ffd7 	bl	800291c <Refresh_ADC_Value>
 800396e:	1c03      	adds	r3, r0, #0
 8003970:	1c19      	adds	r1, r3, #0
 8003972:	1c20      	adds	r0, r4, #0
 8003974:	f7fc ff8e 	bl	8000894 <__aeabi_fmul>
 8003978:	1c03      	adds	r3, r0, #0
 800397a:	1c18      	adds	r0, r3, #0
 800397c:	f7fc fc4c 	bl	8000218 <__aeabi_f2uiz>
 8003980:	0003      	movs	r3, r0
 8003982:	0018      	movs	r0, r3
 8003984:	f000 fad4 	bl	8003f30 <HAL_Delay>

	for(int8_t i=cantLeds-1;i>=0;i--){
 8003988:	4b7a      	ldr	r3, [pc, #488]	@ (8003b74 <EncenderAleatorio+0x2b0>)
 800398a:	781b      	ldrb	r3, [r3, #0]
 800398c:	3b01      	subs	r3, #1
 800398e:	b2da      	uxtb	r2, r3
 8003990:	2326      	movs	r3, #38	@ 0x26
 8003992:	18fb      	adds	r3, r7, r3
 8003994:	701a      	strb	r2, [r3, #0]
 8003996:	e027      	b.n	80039e8 <EncenderAleatorio+0x124>
		ControlLeds(secuencia1[i], 0);
 8003998:	2526      	movs	r5, #38	@ 0x26
 800399a:	197b      	adds	r3, r7, r5
 800399c:	781b      	ldrb	r3, [r3, #0]
 800399e:	b25b      	sxtb	r3, r3
 80039a0:	2218      	movs	r2, #24
 80039a2:	18ba      	adds	r2, r7, r2
 80039a4:	5cd3      	ldrb	r3, [r2, r3]
 80039a6:	2100      	movs	r1, #0
 80039a8:	0018      	movs	r0, r3
 80039aa:	f7fe ffe1 	bl	8002970 <ControlLeds>
		HAL_Delay(tiempo*Refresh_ADC_Value());
 80039ae:	1d3b      	adds	r3, r7, #4
 80039b0:	881b      	ldrh	r3, [r3, #0]
 80039b2:	0018      	movs	r0, r3
 80039b4:	f7fd fb4c 	bl	8001050 <__aeabi_i2f>
 80039b8:	1c04      	adds	r4, r0, #0
 80039ba:	f7fe ffaf 	bl	800291c <Refresh_ADC_Value>
 80039be:	1c03      	adds	r3, r0, #0
 80039c0:	1c19      	adds	r1, r3, #0
 80039c2:	1c20      	adds	r0, r4, #0
 80039c4:	f7fc ff66 	bl	8000894 <__aeabi_fmul>
 80039c8:	1c03      	adds	r3, r0, #0
 80039ca:	1c18      	adds	r0, r3, #0
 80039cc:	f7fc fc24 	bl	8000218 <__aeabi_f2uiz>
 80039d0:	0003      	movs	r3, r0
 80039d2:	0018      	movs	r0, r3
 80039d4:	f000 faac 	bl	8003f30 <HAL_Delay>
	for(int8_t i=cantLeds-1;i>=0;i--){
 80039d8:	197b      	adds	r3, r7, r5
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	b25b      	sxtb	r3, r3
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	3b01      	subs	r3, #1
 80039e2:	b2da      	uxtb	r2, r3
 80039e4:	197b      	adds	r3, r7, r5
 80039e6:	701a      	strb	r2, [r3, #0]
 80039e8:	2326      	movs	r3, #38	@ 0x26
 80039ea:	18fb      	adds	r3, r7, r3
 80039ec:	781b      	ldrb	r3, [r3, #0]
 80039ee:	2b7f      	cmp	r3, #127	@ 0x7f
 80039f0:	d9d2      	bls.n	8003998 <EncenderAleatorio+0xd4>
	}

	HAL_Delay(tiempo2*Refresh_ADC_Value()*0.20);
 80039f2:	1cbb      	adds	r3, r7, #2
 80039f4:	881b      	ldrh	r3, [r3, #0]
 80039f6:	0018      	movs	r0, r3
 80039f8:	f7fd fb2a 	bl	8001050 <__aeabi_i2f>
 80039fc:	1c04      	adds	r4, r0, #0
 80039fe:	f7fe ff8d 	bl	800291c <Refresh_ADC_Value>
 8003a02:	1c03      	adds	r3, r0, #0
 8003a04:	1c19      	adds	r1, r3, #0
 8003a06:	1c20      	adds	r0, r4, #0
 8003a08:	f7fc ff44 	bl	8000894 <__aeabi_fmul>
 8003a0c:	1c03      	adds	r3, r0, #0
 8003a0e:	1c18      	adds	r0, r3, #0
 8003a10:	f7fe fae0 	bl	8001fd4 <__aeabi_f2d>
 8003a14:	4a58      	ldr	r2, [pc, #352]	@ (8003b78 <EncenderAleatorio+0x2b4>)
 8003a16:	4b59      	ldr	r3, [pc, #356]	@ (8003b7c <EncenderAleatorio+0x2b8>)
 8003a18:	f7fd fbb0 	bl	800117c <__aeabi_dmul>
 8003a1c:	0002      	movs	r2, r0
 8003a1e:	000b      	movs	r3, r1
 8003a20:	0010      	movs	r0, r2
 8003a22:	0019      	movs	r1, r3
 8003a24:	f7fc fc10 	bl	8000248 <__aeabi_d2uiz>
 8003a28:	0003      	movs	r3, r0
 8003a2a:	0018      	movs	r0, r3
 8003a2c:	f000 fa80 	bl	8003f30 <HAL_Delay>

	for(uint8_t i=0;i<cantLeds;i++){
 8003a30:	2325      	movs	r3, #37	@ 0x25
 8003a32:	18fb      	adds	r3, r7, r3
 8003a34:	2200      	movs	r2, #0
 8003a36:	701a      	strb	r2, [r3, #0]
 8003a38:	e023      	b.n	8003a82 <EncenderAleatorio+0x1be>
		ControlLeds(secuencia2[i], 1);
 8003a3a:	2525      	movs	r5, #37	@ 0x25
 8003a3c:	197b      	adds	r3, r7, r5
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	220c      	movs	r2, #12
 8003a42:	18ba      	adds	r2, r7, r2
 8003a44:	5cd3      	ldrb	r3, [r2, r3]
 8003a46:	2101      	movs	r1, #1
 8003a48:	0018      	movs	r0, r3
 8003a4a:	f7fe ff91 	bl	8002970 <ControlLeds>
		HAL_Delay(tiempo*Refresh_ADC_Value());
 8003a4e:	1d3b      	adds	r3, r7, #4
 8003a50:	881b      	ldrh	r3, [r3, #0]
 8003a52:	0018      	movs	r0, r3
 8003a54:	f7fd fafc 	bl	8001050 <__aeabi_i2f>
 8003a58:	1c04      	adds	r4, r0, #0
 8003a5a:	f7fe ff5f 	bl	800291c <Refresh_ADC_Value>
 8003a5e:	1c03      	adds	r3, r0, #0
 8003a60:	1c19      	adds	r1, r3, #0
 8003a62:	1c20      	adds	r0, r4, #0
 8003a64:	f7fc ff16 	bl	8000894 <__aeabi_fmul>
 8003a68:	1c03      	adds	r3, r0, #0
 8003a6a:	1c18      	adds	r0, r3, #0
 8003a6c:	f7fc fbd4 	bl	8000218 <__aeabi_f2uiz>
 8003a70:	0003      	movs	r3, r0
 8003a72:	0018      	movs	r0, r3
 8003a74:	f000 fa5c 	bl	8003f30 <HAL_Delay>
	for(uint8_t i=0;i<cantLeds;i++){
 8003a78:	197b      	adds	r3, r7, r5
 8003a7a:	781a      	ldrb	r2, [r3, #0]
 8003a7c:	197b      	adds	r3, r7, r5
 8003a7e:	3201      	adds	r2, #1
 8003a80:	701a      	strb	r2, [r3, #0]
 8003a82:	4b3c      	ldr	r3, [pc, #240]	@ (8003b74 <EncenderAleatorio+0x2b0>)
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	2225      	movs	r2, #37	@ 0x25
 8003a88:	18ba      	adds	r2, r7, r2
 8003a8a:	7812      	ldrb	r2, [r2, #0]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d3d4      	bcc.n	8003a3a <EncenderAleatorio+0x176>
	}

	HAL_Delay(tiempo2*Refresh_ADC_Value());
 8003a90:	1cbb      	adds	r3, r7, #2
 8003a92:	881b      	ldrh	r3, [r3, #0]
 8003a94:	0018      	movs	r0, r3
 8003a96:	f7fd fadb 	bl	8001050 <__aeabi_i2f>
 8003a9a:	1c04      	adds	r4, r0, #0
 8003a9c:	f7fe ff3e 	bl	800291c <Refresh_ADC_Value>
 8003aa0:	1c03      	adds	r3, r0, #0
 8003aa2:	1c19      	adds	r1, r3, #0
 8003aa4:	1c20      	adds	r0, r4, #0
 8003aa6:	f7fc fef5 	bl	8000894 <__aeabi_fmul>
 8003aaa:	1c03      	adds	r3, r0, #0
 8003aac:	1c18      	adds	r0, r3, #0
 8003aae:	f7fc fbb3 	bl	8000218 <__aeabi_f2uiz>
 8003ab2:	0003      	movs	r3, r0
 8003ab4:	0018      	movs	r0, r3
 8003ab6:	f000 fa3b 	bl	8003f30 <HAL_Delay>

	for(int8_t i=cantLeds-1;i>=0;i--){
 8003aba:	4b2e      	ldr	r3, [pc, #184]	@ (8003b74 <EncenderAleatorio+0x2b0>)
 8003abc:	781b      	ldrb	r3, [r3, #0]
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	b2da      	uxtb	r2, r3
 8003ac2:	2324      	movs	r3, #36	@ 0x24
 8003ac4:	18fb      	adds	r3, r7, r3
 8003ac6:	701a      	strb	r2, [r3, #0]
 8003ac8:	e027      	b.n	8003b1a <EncenderAleatorio+0x256>
		ControlLeds(secuencia2[i], 0);
 8003aca:	2524      	movs	r5, #36	@ 0x24
 8003acc:	197b      	adds	r3, r7, r5
 8003ace:	781b      	ldrb	r3, [r3, #0]
 8003ad0:	b25b      	sxtb	r3, r3
 8003ad2:	220c      	movs	r2, #12
 8003ad4:	18ba      	adds	r2, r7, r2
 8003ad6:	5cd3      	ldrb	r3, [r2, r3]
 8003ad8:	2100      	movs	r1, #0
 8003ada:	0018      	movs	r0, r3
 8003adc:	f7fe ff48 	bl	8002970 <ControlLeds>
		HAL_Delay(tiempo*Refresh_ADC_Value());
 8003ae0:	1d3b      	adds	r3, r7, #4
 8003ae2:	881b      	ldrh	r3, [r3, #0]
 8003ae4:	0018      	movs	r0, r3
 8003ae6:	f7fd fab3 	bl	8001050 <__aeabi_i2f>
 8003aea:	1c04      	adds	r4, r0, #0
 8003aec:	f7fe ff16 	bl	800291c <Refresh_ADC_Value>
 8003af0:	1c03      	adds	r3, r0, #0
 8003af2:	1c19      	adds	r1, r3, #0
 8003af4:	1c20      	adds	r0, r4, #0
 8003af6:	f7fc fecd 	bl	8000894 <__aeabi_fmul>
 8003afa:	1c03      	adds	r3, r0, #0
 8003afc:	1c18      	adds	r0, r3, #0
 8003afe:	f7fc fb8b 	bl	8000218 <__aeabi_f2uiz>
 8003b02:	0003      	movs	r3, r0
 8003b04:	0018      	movs	r0, r3
 8003b06:	f000 fa13 	bl	8003f30 <HAL_Delay>
	for(int8_t i=cantLeds-1;i>=0;i--){
 8003b0a:	197b      	adds	r3, r7, r5
 8003b0c:	781b      	ldrb	r3, [r3, #0]
 8003b0e:	b25b      	sxtb	r3, r3
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	3b01      	subs	r3, #1
 8003b14:	b2da      	uxtb	r2, r3
 8003b16:	197b      	adds	r3, r7, r5
 8003b18:	701a      	strb	r2, [r3, #0]
 8003b1a:	2324      	movs	r3, #36	@ 0x24
 8003b1c:	18fb      	adds	r3, r7, r3
 8003b1e:	781b      	ldrb	r3, [r3, #0]
 8003b20:	2b7f      	cmp	r3, #127	@ 0x7f
 8003b22:	d9d2      	bls.n	8003aca <EncenderAleatorio+0x206>
	}

	HAL_Delay(tiempo2*Refresh_ADC_Value()*0.20);
 8003b24:	1cbb      	adds	r3, r7, #2
 8003b26:	881b      	ldrh	r3, [r3, #0]
 8003b28:	0018      	movs	r0, r3
 8003b2a:	f7fd fa91 	bl	8001050 <__aeabi_i2f>
 8003b2e:	1c04      	adds	r4, r0, #0
 8003b30:	f7fe fef4 	bl	800291c <Refresh_ADC_Value>
 8003b34:	1c03      	adds	r3, r0, #0
 8003b36:	1c19      	adds	r1, r3, #0
 8003b38:	1c20      	adds	r0, r4, #0
 8003b3a:	f7fc feab 	bl	8000894 <__aeabi_fmul>
 8003b3e:	1c03      	adds	r3, r0, #0
 8003b40:	1c18      	adds	r0, r3, #0
 8003b42:	f7fe fa47 	bl	8001fd4 <__aeabi_f2d>
 8003b46:	4a0c      	ldr	r2, [pc, #48]	@ (8003b78 <EncenderAleatorio+0x2b4>)
 8003b48:	4b0c      	ldr	r3, [pc, #48]	@ (8003b7c <EncenderAleatorio+0x2b8>)
 8003b4a:	f7fd fb17 	bl	800117c <__aeabi_dmul>
 8003b4e:	0002      	movs	r2, r0
 8003b50:	000b      	movs	r3, r1
 8003b52:	0010      	movs	r0, r2
 8003b54:	0019      	movs	r1, r3
 8003b56:	f7fc fb77 	bl	8000248 <__aeabi_d2uiz>
 8003b5a:	0003      	movs	r3, r0
 8003b5c:	0018      	movs	r0, r3
 8003b5e:	f000 f9e7 	bl	8003f30 <HAL_Delay>



}
 8003b62:	46c0      	nop			@ (mov r8, r8)
 8003b64:	46bd      	mov	sp, r7
 8003b66:	b00a      	add	sp, #40	@ 0x28
 8003b68:	bdb0      	pop	{r4, r5, r7, pc}
 8003b6a:	46c0      	nop			@ (mov r8, r8)
 8003b6c:	08005c84 	.word	0x08005c84
 8003b70:	08005c90 	.word	0x08005c90
 8003b74:	20000000 	.word	0x20000000
 8003b78:	9999999a 	.word	0x9999999a
 8003b7c:	3fc99999 	.word	0x3fc99999

08003b80 <Blink>:

void Blink(uint8_t veces, uint16_t tiempo){
 8003b80:	b590      	push	{r4, r7, lr}
 8003b82:	b085      	sub	sp, #20
 8003b84:	af00      	add	r7, sp, #0
 8003b86:	0002      	movs	r2, r0
 8003b88:	1dfb      	adds	r3, r7, #7
 8003b8a:	701a      	strb	r2, [r3, #0]
 8003b8c:	1d3b      	adds	r3, r7, #4
 8003b8e:	1c0a      	adds	r2, r1, #0
 8003b90:	801a      	strh	r2, [r3, #0]
	for(uint8_t v=0;v<veces;v++){
 8003b92:	230f      	movs	r3, #15
 8003b94:	18fb      	adds	r3, r7, r3
 8003b96:	2200      	movs	r2, #0
 8003b98:	701a      	strb	r2, [r3, #0]
 8003b9a:	e066      	b.n	8003c6a <Blink+0xea>
		for(uint8_t i=1;i<=cantLeds;i++){
 8003b9c:	230e      	movs	r3, #14
 8003b9e:	18fb      	adds	r3, r7, r3
 8003ba0:	2201      	movs	r2, #1
 8003ba2:	701a      	strb	r2, [r3, #0]
 8003ba4:	e00c      	b.n	8003bc0 <Blink+0x40>
			ControlLeds(i, 1);
 8003ba6:	240e      	movs	r4, #14
 8003ba8:	193b      	adds	r3, r7, r4
 8003baa:	781b      	ldrb	r3, [r3, #0]
 8003bac:	2101      	movs	r1, #1
 8003bae:	0018      	movs	r0, r3
 8003bb0:	f7fe fede 	bl	8002970 <ControlLeds>
		for(uint8_t i=1;i<=cantLeds;i++){
 8003bb4:	0021      	movs	r1, r4
 8003bb6:	187b      	adds	r3, r7, r1
 8003bb8:	781a      	ldrb	r2, [r3, #0]
 8003bba:	187b      	adds	r3, r7, r1
 8003bbc:	3201      	adds	r2, #1
 8003bbe:	701a      	strb	r2, [r3, #0]
 8003bc0:	4b30      	ldr	r3, [pc, #192]	@ (8003c84 <Blink+0x104>)
 8003bc2:	781b      	ldrb	r3, [r3, #0]
 8003bc4:	220e      	movs	r2, #14
 8003bc6:	18ba      	adds	r2, r7, r2
 8003bc8:	7812      	ldrb	r2, [r2, #0]
 8003bca:	429a      	cmp	r2, r3
 8003bcc:	d9eb      	bls.n	8003ba6 <Blink+0x26>
		}
		HAL_Delay(tiempo*Refresh_ADC_Value());
 8003bce:	1d3b      	adds	r3, r7, #4
 8003bd0:	881b      	ldrh	r3, [r3, #0]
 8003bd2:	0018      	movs	r0, r3
 8003bd4:	f7fd fa3c 	bl	8001050 <__aeabi_i2f>
 8003bd8:	1c04      	adds	r4, r0, #0
 8003bda:	f7fe fe9f 	bl	800291c <Refresh_ADC_Value>
 8003bde:	1c03      	adds	r3, r0, #0
 8003be0:	1c19      	adds	r1, r3, #0
 8003be2:	1c20      	adds	r0, r4, #0
 8003be4:	f7fc fe56 	bl	8000894 <__aeabi_fmul>
 8003be8:	1c03      	adds	r3, r0, #0
 8003bea:	1c18      	adds	r0, r3, #0
 8003bec:	f7fc fb14 	bl	8000218 <__aeabi_f2uiz>
 8003bf0:	0003      	movs	r3, r0
 8003bf2:	0018      	movs	r0, r3
 8003bf4:	f000 f99c 	bl	8003f30 <HAL_Delay>
		for(uint8_t i=1;i<=cantLeds;i++){
 8003bf8:	230d      	movs	r3, #13
 8003bfa:	18fb      	adds	r3, r7, r3
 8003bfc:	2201      	movs	r2, #1
 8003bfe:	701a      	strb	r2, [r3, #0]
 8003c00:	e00c      	b.n	8003c1c <Blink+0x9c>
			ControlLeds(i, 0);
 8003c02:	240d      	movs	r4, #13
 8003c04:	193b      	adds	r3, r7, r4
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	2100      	movs	r1, #0
 8003c0a:	0018      	movs	r0, r3
 8003c0c:	f7fe feb0 	bl	8002970 <ControlLeds>
		for(uint8_t i=1;i<=cantLeds;i++){
 8003c10:	0021      	movs	r1, r4
 8003c12:	187b      	adds	r3, r7, r1
 8003c14:	781a      	ldrb	r2, [r3, #0]
 8003c16:	187b      	adds	r3, r7, r1
 8003c18:	3201      	adds	r2, #1
 8003c1a:	701a      	strb	r2, [r3, #0]
 8003c1c:	4b19      	ldr	r3, [pc, #100]	@ (8003c84 <Blink+0x104>)
 8003c1e:	781b      	ldrb	r3, [r3, #0]
 8003c20:	220d      	movs	r2, #13
 8003c22:	18ba      	adds	r2, r7, r2
 8003c24:	7812      	ldrb	r2, [r2, #0]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d9eb      	bls.n	8003c02 <Blink+0x82>
		}
		HAL_Delay((tiempo*Refresh_ADC_Value())/5);
 8003c2a:	1d3b      	adds	r3, r7, #4
 8003c2c:	881b      	ldrh	r3, [r3, #0]
 8003c2e:	0018      	movs	r0, r3
 8003c30:	f7fd fa0e 	bl	8001050 <__aeabi_i2f>
 8003c34:	1c04      	adds	r4, r0, #0
 8003c36:	f7fe fe71 	bl	800291c <Refresh_ADC_Value>
 8003c3a:	1c03      	adds	r3, r0, #0
 8003c3c:	1c19      	adds	r1, r3, #0
 8003c3e:	1c20      	adds	r0, r4, #0
 8003c40:	f7fc fe28 	bl	8000894 <__aeabi_fmul>
 8003c44:	1c03      	adds	r3, r0, #0
 8003c46:	4910      	ldr	r1, [pc, #64]	@ (8003c88 <Blink+0x108>)
 8003c48:	1c18      	adds	r0, r3, #0
 8003c4a:	f7fc fd0d 	bl	8000668 <__aeabi_fdiv>
 8003c4e:	1c03      	adds	r3, r0, #0
 8003c50:	1c18      	adds	r0, r3, #0
 8003c52:	f7fc fae1 	bl	8000218 <__aeabi_f2uiz>
 8003c56:	0003      	movs	r3, r0
 8003c58:	0018      	movs	r0, r3
 8003c5a:	f000 f969 	bl	8003f30 <HAL_Delay>
	for(uint8_t v=0;v<veces;v++){
 8003c5e:	210f      	movs	r1, #15
 8003c60:	187b      	adds	r3, r7, r1
 8003c62:	781a      	ldrb	r2, [r3, #0]
 8003c64:	187b      	adds	r3, r7, r1
 8003c66:	3201      	adds	r2, #1
 8003c68:	701a      	strb	r2, [r3, #0]
 8003c6a:	230f      	movs	r3, #15
 8003c6c:	18fa      	adds	r2, r7, r3
 8003c6e:	1dfb      	adds	r3, r7, #7
 8003c70:	7812      	ldrb	r2, [r2, #0]
 8003c72:	781b      	ldrb	r3, [r3, #0]
 8003c74:	429a      	cmp	r2, r3
 8003c76:	d391      	bcc.n	8003b9c <Blink+0x1c>
	}
}
 8003c78:	46c0      	nop			@ (mov r8, r8)
 8003c7a:	46c0      	nop			@ (mov r8, r8)
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	b005      	add	sp, #20
 8003c80:	bd90      	pop	{r4, r7, pc}
 8003c82:	46c0      	nop			@ (mov r8, r8)
 8003c84:	20000000 	.word	0x20000000
 8003c88:	40a00000 	.word	0x40a00000

08003c8c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003c8c:	b580      	push	{r7, lr}
 8003c8e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003c90:	b672      	cpsid	i
}
 8003c92:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003c94:	46c0      	nop			@ (mov r8, r8)
 8003c96:	e7fd      	b.n	8003c94 <Error_Handler+0x8>

08003c98 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003c98:	b580      	push	{r7, lr}
 8003c9a:	b082      	sub	sp, #8
 8003c9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003c9e:	4b0f      	ldr	r3, [pc, #60]	@ (8003cdc <HAL_MspInit+0x44>)
 8003ca0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003ca2:	4b0e      	ldr	r3, [pc, #56]	@ (8003cdc <HAL_MspInit+0x44>)
 8003ca4:	2101      	movs	r1, #1
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	641a      	str	r2, [r3, #64]	@ 0x40
 8003caa:	4b0c      	ldr	r3, [pc, #48]	@ (8003cdc <HAL_MspInit+0x44>)
 8003cac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cae:	2201      	movs	r2, #1
 8003cb0:	4013      	ands	r3, r2
 8003cb2:	607b      	str	r3, [r7, #4]
 8003cb4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003cb6:	4b09      	ldr	r3, [pc, #36]	@ (8003cdc <HAL_MspInit+0x44>)
 8003cb8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cba:	4b08      	ldr	r3, [pc, #32]	@ (8003cdc <HAL_MspInit+0x44>)
 8003cbc:	2180      	movs	r1, #128	@ 0x80
 8003cbe:	0549      	lsls	r1, r1, #21
 8003cc0:	430a      	orrs	r2, r1
 8003cc2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003cc4:	4b05      	ldr	r3, [pc, #20]	@ (8003cdc <HAL_MspInit+0x44>)
 8003cc6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003cc8:	2380      	movs	r3, #128	@ 0x80
 8003cca:	055b      	lsls	r3, r3, #21
 8003ccc:	4013      	ands	r3, r2
 8003cce:	603b      	str	r3, [r7, #0]
 8003cd0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003cd2:	46c0      	nop			@ (mov r8, r8)
 8003cd4:	46bd      	mov	sp, r7
 8003cd6:	b002      	add	sp, #8
 8003cd8:	bd80      	pop	{r7, pc}
 8003cda:	46c0      	nop			@ (mov r8, r8)
 8003cdc:	40021000 	.word	0x40021000

08003ce0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003ce0:	b590      	push	{r4, r7, lr}
 8003ce2:	b08b      	sub	sp, #44	@ 0x2c
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003ce8:	2414      	movs	r4, #20
 8003cea:	193b      	adds	r3, r7, r4
 8003cec:	0018      	movs	r0, r3
 8003cee:	2314      	movs	r3, #20
 8003cf0:	001a      	movs	r2, r3
 8003cf2:	2100      	movs	r1, #0
 8003cf4:	f001 ff8e 	bl	8005c14 <memset>
  if(hadc->Instance==ADC1)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a1b      	ldr	r2, [pc, #108]	@ (8003d6c <HAL_ADC_MspInit+0x8c>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	d130      	bne.n	8003d64 <HAL_ADC_MspInit+0x84>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8003d02:	4b1b      	ldr	r3, [pc, #108]	@ (8003d70 <HAL_ADC_MspInit+0x90>)
 8003d04:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d06:	4b1a      	ldr	r3, [pc, #104]	@ (8003d70 <HAL_ADC_MspInit+0x90>)
 8003d08:	2180      	movs	r1, #128	@ 0x80
 8003d0a:	0349      	lsls	r1, r1, #13
 8003d0c:	430a      	orrs	r2, r1
 8003d0e:	641a      	str	r2, [r3, #64]	@ 0x40
 8003d10:	4b17      	ldr	r3, [pc, #92]	@ (8003d70 <HAL_ADC_MspInit+0x90>)
 8003d12:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003d14:	2380      	movs	r3, #128	@ 0x80
 8003d16:	035b      	lsls	r3, r3, #13
 8003d18:	4013      	ands	r3, r2
 8003d1a:	613b      	str	r3, [r7, #16]
 8003d1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003d1e:	4b14      	ldr	r3, [pc, #80]	@ (8003d70 <HAL_ADC_MspInit+0x90>)
 8003d20:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003d22:	4b13      	ldr	r3, [pc, #76]	@ (8003d70 <HAL_ADC_MspInit+0x90>)
 8003d24:	2102      	movs	r1, #2
 8003d26:	430a      	orrs	r2, r1
 8003d28:	635a      	str	r2, [r3, #52]	@ 0x34
 8003d2a:	4b11      	ldr	r3, [pc, #68]	@ (8003d70 <HAL_ADC_MspInit+0x90>)
 8003d2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d2e:	2202      	movs	r2, #2
 8003d30:	4013      	ands	r3, r2
 8003d32:	60fb      	str	r3, [r7, #12]
 8003d34:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PB7     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003d36:	193b      	adds	r3, r7, r4
 8003d38:	2280      	movs	r2, #128	@ 0x80
 8003d3a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d3c:	193b      	adds	r3, r7, r4
 8003d3e:	2203      	movs	r2, #3
 8003d40:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d42:	193b      	adds	r3, r7, r4
 8003d44:	2200      	movs	r2, #0
 8003d46:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003d48:	193b      	adds	r3, r7, r4
 8003d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8003d74 <HAL_ADC_MspInit+0x94>)
 8003d4c:	0019      	movs	r1, r3
 8003d4e:	0010      	movs	r0, r2
 8003d50:	f001 f904 	bl	8004f5c <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8003d54:	2200      	movs	r2, #0
 8003d56:	2100      	movs	r1, #0
 8003d58:	200c      	movs	r0, #12
 8003d5a:	f001 f8cd 	bl	8004ef8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8003d5e:	200c      	movs	r0, #12
 8003d60:	f001 f8df 	bl	8004f22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8003d64:	46c0      	nop			@ (mov r8, r8)
 8003d66:	46bd      	mov	sp, r7
 8003d68:	b00b      	add	sp, #44	@ 0x2c
 8003d6a:	bd90      	pop	{r4, r7, pc}
 8003d6c:	40012400 	.word	0x40012400
 8003d70:	40021000 	.word	0x40021000
 8003d74:	50000400 	.word	0x50000400

08003d78 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003d7c:	46c0      	nop			@ (mov r8, r8)
 8003d7e:	e7fd      	b.n	8003d7c <NMI_Handler+0x4>

08003d80 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003d84:	46c0      	nop			@ (mov r8, r8)
 8003d86:	e7fd      	b.n	8003d84 <HardFault_Handler+0x4>

08003d88 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003d88:	b580      	push	{r7, lr}
 8003d8a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8003d8c:	46c0      	nop			@ (mov r8, r8)
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003d92:	b580      	push	{r7, lr}
 8003d94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003d96:	46c0      	nop			@ (mov r8, r8)
 8003d98:	46bd      	mov	sp, r7
 8003d9a:	bd80      	pop	{r7, pc}

08003d9c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003da0:	f000 f8aa 	bl	8003ef8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003da4:	46c0      	nop			@ (mov r8, r8)
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bd80      	pop	{r7, pc}
	...

08003dac <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 8003dac:	b580      	push	{r7, lr}
 8003dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003db0:	4b03      	ldr	r3, [pc, #12]	@ (8003dc0 <ADC1_IRQHandler+0x14>)
 8003db2:	0018      	movs	r0, r3
 8003db4:	f000 fc4e 	bl	8004654 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 8003db8:	46c0      	nop			@ (mov r8, r8)
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	bd80      	pop	{r7, pc}
 8003dbe:	46c0      	nop			@ (mov r8, r8)
 8003dc0:	2000002c 	.word	0x2000002c

08003dc4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003dc8:	46c0      	nop			@ (mov r8, r8)
 8003dca:	46bd      	mov	sp, r7
 8003dcc:	bd80      	pop	{r7, pc}
	...

08003dd0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8003dd0:	480d      	ldr	r0, [pc, #52]	@ (8003e08 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8003dd2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8003dd4:	f7ff fff6 	bl	8003dc4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003dd8:	480c      	ldr	r0, [pc, #48]	@ (8003e0c <LoopForever+0x6>)
  ldr r1, =_edata
 8003dda:	490d      	ldr	r1, [pc, #52]	@ (8003e10 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ddc:	4a0d      	ldr	r2, [pc, #52]	@ (8003e14 <LoopForever+0xe>)
  movs r3, #0
 8003dde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003de0:	e002      	b.n	8003de8 <LoopCopyDataInit>

08003de2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003de2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003de4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003de6:	3304      	adds	r3, #4

08003de8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003de8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003dea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003dec:	d3f9      	bcc.n	8003de2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003dee:	4a0a      	ldr	r2, [pc, #40]	@ (8003e18 <LoopForever+0x12>)
  ldr r4, =_ebss
 8003df0:	4c0a      	ldr	r4, [pc, #40]	@ (8003e1c <LoopForever+0x16>)
  movs r3, #0
 8003df2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003df4:	e001      	b.n	8003dfa <LoopFillZerobss>

08003df6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003df6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003df8:	3204      	adds	r2, #4

08003dfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003dfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003dfc:	d3fb      	bcc.n	8003df6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8003dfe:	f001 ff11 	bl	8005c24 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8003e02:	f7fe fb9f 	bl	8002544 <main>

08003e06 <LoopForever>:

LoopForever:
  b LoopForever
 8003e06:	e7fe      	b.n	8003e06 <LoopForever>
  ldr   r0, =_estack
 8003e08:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8003e0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003e10:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8003e14:	08005d8c 	.word	0x08005d8c
  ldr r2, =_sbss
 8003e18:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8003e1c:	2000009c 	.word	0x2000009c

08003e20 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003e20:	e7fe      	b.n	8003e20 <DMA1_Ch4_5_DMAMUX1_OVR_IRQHandler>
	...

08003e24 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003e24:	b580      	push	{r7, lr}
 8003e26:	b082      	sub	sp, #8
 8003e28:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003e2a:	1dfb      	adds	r3, r7, #7
 8003e2c:	2200      	movs	r2, #0
 8003e2e:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003e30:	4b0b      	ldr	r3, [pc, #44]	@ (8003e60 <HAL_Init+0x3c>)
 8003e32:	681a      	ldr	r2, [r3, #0]
 8003e34:	4b0a      	ldr	r3, [pc, #40]	@ (8003e60 <HAL_Init+0x3c>)
 8003e36:	2180      	movs	r1, #128	@ 0x80
 8003e38:	0049      	lsls	r1, r1, #1
 8003e3a:	430a      	orrs	r2, r1
 8003e3c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003e3e:	2003      	movs	r0, #3
 8003e40:	f000 f810 	bl	8003e64 <HAL_InitTick>
 8003e44:	1e03      	subs	r3, r0, #0
 8003e46:	d003      	beq.n	8003e50 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003e48:	1dfb      	adds	r3, r7, #7
 8003e4a:	2201      	movs	r2, #1
 8003e4c:	701a      	strb	r2, [r3, #0]
 8003e4e:	e001      	b.n	8003e54 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003e50:	f7ff ff22 	bl	8003c98 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003e54:	1dfb      	adds	r3, r7, #7
 8003e56:	781b      	ldrb	r3, [r3, #0]
}
 8003e58:	0018      	movs	r0, r3
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	b002      	add	sp, #8
 8003e5e:	bd80      	pop	{r7, pc}
 8003e60:	40022000 	.word	0x40022000

08003e64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003e64:	b590      	push	{r4, r7, lr}
 8003e66:	b085      	sub	sp, #20
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003e6c:	230f      	movs	r3, #15
 8003e6e:	18fb      	adds	r3, r7, r3
 8003e70:	2200      	movs	r2, #0
 8003e72:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003e74:	4b1d      	ldr	r3, [pc, #116]	@ (8003eec <HAL_InitTick+0x88>)
 8003e76:	781b      	ldrb	r3, [r3, #0]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d02b      	beq.n	8003ed4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8003e7c:	4b1c      	ldr	r3, [pc, #112]	@ (8003ef0 <HAL_InitTick+0x8c>)
 8003e7e:	681c      	ldr	r4, [r3, #0]
 8003e80:	4b1a      	ldr	r3, [pc, #104]	@ (8003eec <HAL_InitTick+0x88>)
 8003e82:	781b      	ldrb	r3, [r3, #0]
 8003e84:	0019      	movs	r1, r3
 8003e86:	23fa      	movs	r3, #250	@ 0xfa
 8003e88:	0098      	lsls	r0, r3, #2
 8003e8a:	f7fc f939 	bl	8000100 <__udivsi3>
 8003e8e:	0003      	movs	r3, r0
 8003e90:	0019      	movs	r1, r3
 8003e92:	0020      	movs	r0, r4
 8003e94:	f7fc f934 	bl	8000100 <__udivsi3>
 8003e98:	0003      	movs	r3, r0
 8003e9a:	0018      	movs	r0, r3
 8003e9c:	f001 f851 	bl	8004f42 <HAL_SYSTICK_Config>
 8003ea0:	1e03      	subs	r3, r0, #0
 8003ea2:	d112      	bne.n	8003eca <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	2b03      	cmp	r3, #3
 8003ea8:	d80a      	bhi.n	8003ec0 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003eaa:	6879      	ldr	r1, [r7, #4]
 8003eac:	2301      	movs	r3, #1
 8003eae:	425b      	negs	r3, r3
 8003eb0:	2200      	movs	r2, #0
 8003eb2:	0018      	movs	r0, r3
 8003eb4:	f001 f820 	bl	8004ef8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003eb8:	4b0e      	ldr	r3, [pc, #56]	@ (8003ef4 <HAL_InitTick+0x90>)
 8003eba:	687a      	ldr	r2, [r7, #4]
 8003ebc:	601a      	str	r2, [r3, #0]
 8003ebe:	e00d      	b.n	8003edc <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003ec0:	230f      	movs	r3, #15
 8003ec2:	18fb      	adds	r3, r7, r3
 8003ec4:	2201      	movs	r2, #1
 8003ec6:	701a      	strb	r2, [r3, #0]
 8003ec8:	e008      	b.n	8003edc <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003eca:	230f      	movs	r3, #15
 8003ecc:	18fb      	adds	r3, r7, r3
 8003ece:	2201      	movs	r2, #1
 8003ed0:	701a      	strb	r2, [r3, #0]
 8003ed2:	e003      	b.n	8003edc <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003ed4:	230f      	movs	r3, #15
 8003ed6:	18fb      	adds	r3, r7, r3
 8003ed8:	2201      	movs	r2, #1
 8003eda:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8003edc:	230f      	movs	r3, #15
 8003ede:	18fb      	adds	r3, r7, r3
 8003ee0:	781b      	ldrb	r3, [r3, #0]
}
 8003ee2:	0018      	movs	r0, r3
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	b005      	add	sp, #20
 8003ee8:	bd90      	pop	{r4, r7, pc}
 8003eea:	46c0      	nop			@ (mov r8, r8)
 8003eec:	2000000c 	.word	0x2000000c
 8003ef0:	20000004 	.word	0x20000004
 8003ef4:	20000008 	.word	0x20000008

08003ef8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003ef8:	b580      	push	{r7, lr}
 8003efa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8003efc:	4b05      	ldr	r3, [pc, #20]	@ (8003f14 <HAL_IncTick+0x1c>)
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	001a      	movs	r2, r3
 8003f02:	4b05      	ldr	r3, [pc, #20]	@ (8003f18 <HAL_IncTick+0x20>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	18d2      	adds	r2, r2, r3
 8003f08:	4b03      	ldr	r3, [pc, #12]	@ (8003f18 <HAL_IncTick+0x20>)
 8003f0a:	601a      	str	r2, [r3, #0]
}
 8003f0c:	46c0      	nop			@ (mov r8, r8)
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}
 8003f12:	46c0      	nop			@ (mov r8, r8)
 8003f14:	2000000c 	.word	0x2000000c
 8003f18:	20000098 	.word	0x20000098

08003f1c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	af00      	add	r7, sp, #0
  return uwTick;
 8003f20:	4b02      	ldr	r3, [pc, #8]	@ (8003f2c <HAL_GetTick+0x10>)
 8003f22:	681b      	ldr	r3, [r3, #0]
}
 8003f24:	0018      	movs	r0, r3
 8003f26:	46bd      	mov	sp, r7
 8003f28:	bd80      	pop	{r7, pc}
 8003f2a:	46c0      	nop			@ (mov r8, r8)
 8003f2c:	20000098 	.word	0x20000098

08003f30 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003f30:	b580      	push	{r7, lr}
 8003f32:	b084      	sub	sp, #16
 8003f34:	af00      	add	r7, sp, #0
 8003f36:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003f38:	f7ff fff0 	bl	8003f1c <HAL_GetTick>
 8003f3c:	0003      	movs	r3, r0
 8003f3e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	3301      	adds	r3, #1
 8003f48:	d005      	beq.n	8003f56 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003f4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f74 <HAL_Delay+0x44>)
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	001a      	movs	r2, r3
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	189b      	adds	r3, r3, r2
 8003f54:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003f56:	46c0      	nop			@ (mov r8, r8)
 8003f58:	f7ff ffe0 	bl	8003f1c <HAL_GetTick>
 8003f5c:	0002      	movs	r2, r0
 8003f5e:	68bb      	ldr	r3, [r7, #8]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	68fa      	ldr	r2, [r7, #12]
 8003f64:	429a      	cmp	r2, r3
 8003f66:	d8f7      	bhi.n	8003f58 <HAL_Delay+0x28>
  {
  }
}
 8003f68:	46c0      	nop			@ (mov r8, r8)
 8003f6a:	46c0      	nop			@ (mov r8, r8)
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	b004      	add	sp, #16
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	46c0      	nop			@ (mov r8, r8)
 8003f74:	2000000c 	.word	0x2000000c

08003f78 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	b082      	sub	sp, #8
 8003f7c:	af00      	add	r7, sp, #0
 8003f7e:	6078      	str	r0, [r7, #4]
 8003f80:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	4a05      	ldr	r2, [pc, #20]	@ (8003f9c <LL_ADC_SetCommonPathInternalCh+0x24>)
 8003f88:	401a      	ands	r2, r3
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	431a      	orrs	r2, r3
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	601a      	str	r2, [r3, #0]
}
 8003f92:	46c0      	nop			@ (mov r8, r8)
 8003f94:	46bd      	mov	sp, r7
 8003f96:	b002      	add	sp, #8
 8003f98:	bd80      	pop	{r7, pc}
 8003f9a:	46c0      	nop			@ (mov r8, r8)
 8003f9c:	fe3fffff 	.word	0xfe3fffff

08003fa0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	681a      	ldr	r2, [r3, #0]
 8003fac:	23e0      	movs	r3, #224	@ 0xe0
 8003fae:	045b      	lsls	r3, r3, #17
 8003fb0:	4013      	ands	r3, r2
}
 8003fb2:	0018      	movs	r0, r3
 8003fb4:	46bd      	mov	sp, r7
 8003fb6:	b002      	add	sp, #8
 8003fb8:	bd80      	pop	{r7, pc}

08003fba <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003fba:	b580      	push	{r7, lr}
 8003fbc:	b084      	sub	sp, #16
 8003fbe:	af00      	add	r7, sp, #0
 8003fc0:	60f8      	str	r0, [r7, #12]
 8003fc2:	60b9      	str	r1, [r7, #8]
 8003fc4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	695b      	ldr	r3, [r3, #20]
 8003fca:	68ba      	ldr	r2, [r7, #8]
 8003fcc:	2104      	movs	r1, #4
 8003fce:	400a      	ands	r2, r1
 8003fd0:	2107      	movs	r1, #7
 8003fd2:	4091      	lsls	r1, r2
 8003fd4:	000a      	movs	r2, r1
 8003fd6:	43d2      	mvns	r2, r2
 8003fd8:	401a      	ands	r2, r3
 8003fda:	68bb      	ldr	r3, [r7, #8]
 8003fdc:	2104      	movs	r1, #4
 8003fde:	400b      	ands	r3, r1
 8003fe0:	6879      	ldr	r1, [r7, #4]
 8003fe2:	4099      	lsls	r1, r3
 8003fe4:	000b      	movs	r3, r1
 8003fe6:	431a      	orrs	r2, r3
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003fec:	46c0      	nop			@ (mov r8, r8)
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	b004      	add	sp, #16
 8003ff2:	bd80      	pop	{r7, pc}

08003ff4 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8003ff4:	b580      	push	{r7, lr}
 8003ff6:	b082      	sub	sp, #8
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	695b      	ldr	r3, [r3, #20]
 8004002:	683a      	ldr	r2, [r7, #0]
 8004004:	2104      	movs	r1, #4
 8004006:	400a      	ands	r2, r1
 8004008:	2107      	movs	r1, #7
 800400a:	4091      	lsls	r1, r2
 800400c:	000a      	movs	r2, r1
 800400e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8004010:	683b      	ldr	r3, [r7, #0]
 8004012:	2104      	movs	r1, #4
 8004014:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8004016:	40da      	lsrs	r2, r3
 8004018:	0013      	movs	r3, r2
}
 800401a:	0018      	movs	r0, r3
 800401c:	46bd      	mov	sp, r7
 800401e:	b002      	add	sp, #8
 8004020:	bd80      	pop	{r7, pc}

08004022 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004022:	b580      	push	{r7, lr}
 8004024:	b082      	sub	sp, #8
 8004026:	af00      	add	r7, sp, #0
 8004028:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	68da      	ldr	r2, [r3, #12]
 800402e:	23c0      	movs	r3, #192	@ 0xc0
 8004030:	011b      	lsls	r3, r3, #4
 8004032:	4013      	ands	r3, r2
 8004034:	d101      	bne.n	800403a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004036:	2301      	movs	r3, #1
 8004038:	e000      	b.n	800403c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800403a:	2300      	movs	r3, #0
}
 800403c:	0018      	movs	r0, r3
 800403e:	46bd      	mov	sp, r7
 8004040:	b002      	add	sp, #8
 8004042:	bd80      	pop	{r7, pc}

08004044 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b084      	sub	sp, #16
 8004048:	af00      	add	r7, sp, #0
 800404a:	60f8      	str	r0, [r7, #12]
 800404c:	60b9      	str	r1, [r7, #8]
 800404e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004054:	68ba      	ldr	r2, [r7, #8]
 8004056:	211f      	movs	r1, #31
 8004058:	400a      	ands	r2, r1
 800405a:	210f      	movs	r1, #15
 800405c:	4091      	lsls	r1, r2
 800405e:	000a      	movs	r2, r1
 8004060:	43d2      	mvns	r2, r2
 8004062:	401a      	ands	r2, r3
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	0e9b      	lsrs	r3, r3, #26
 8004068:	210f      	movs	r1, #15
 800406a:	4019      	ands	r1, r3
 800406c:	68bb      	ldr	r3, [r7, #8]
 800406e:	201f      	movs	r0, #31
 8004070:	4003      	ands	r3, r0
 8004072:	4099      	lsls	r1, r3
 8004074:	000b      	movs	r3, r1
 8004076:	431a      	orrs	r2, r3
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800407c:	46c0      	nop			@ (mov r8, r8)
 800407e:	46bd      	mov	sp, r7
 8004080:	b004      	add	sp, #16
 8004082:	bd80      	pop	{r7, pc}

08004084 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b082      	sub	sp, #8
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
 800408c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004092:	683b      	ldr	r3, [r7, #0]
 8004094:	035b      	lsls	r3, r3, #13
 8004096:	0b5b      	lsrs	r3, r3, #13
 8004098:	431a      	orrs	r2, r3
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800409e:	46c0      	nop			@ (mov r8, r8)
 80040a0:	46bd      	mov	sp, r7
 80040a2:	b002      	add	sp, #8
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b082      	sub	sp, #8
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	6078      	str	r0, [r7, #4]
 80040ae:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b4:	683a      	ldr	r2, [r7, #0]
 80040b6:	0352      	lsls	r2, r2, #13
 80040b8:	0b52      	lsrs	r2, r2, #13
 80040ba:	43d2      	mvns	r2, r2
 80040bc:	401a      	ands	r2, r3
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80040c2:	46c0      	nop			@ (mov r8, r8)
 80040c4:	46bd      	mov	sp, r7
 80040c6:	b002      	add	sp, #8
 80040c8:	bd80      	pop	{r7, pc}

080040ca <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b082      	sub	sp, #8
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	68db      	ldr	r3, [r3, #12]
 80040d6:	2203      	movs	r2, #3
 80040d8:	4013      	ands	r3, r2
}
 80040da:	0018      	movs	r0, r3
 80040dc:	46bd      	mov	sp, r7
 80040de:	b002      	add	sp, #8
 80040e0:	bd80      	pop	{r7, pc}
	...

080040e4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 80040e4:	b580      	push	{r7, lr}
 80040e6:	b084      	sub	sp, #16
 80040e8:	af00      	add	r7, sp, #0
 80040ea:	60f8      	str	r0, [r7, #12]
 80040ec:	60b9      	str	r1, [r7, #8]
 80040ee:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	695b      	ldr	r3, [r3, #20]
 80040f4:	68ba      	ldr	r2, [r7, #8]
 80040f6:	0212      	lsls	r2, r2, #8
 80040f8:	43d2      	mvns	r2, r2
 80040fa:	401a      	ands	r2, r3
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	021b      	lsls	r3, r3, #8
 8004100:	6879      	ldr	r1, [r7, #4]
 8004102:	400b      	ands	r3, r1
 8004104:	4904      	ldr	r1, [pc, #16]	@ (8004118 <LL_ADC_SetChannelSamplingTime+0x34>)
 8004106:	400b      	ands	r3, r1
 8004108:	431a      	orrs	r2, r3
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800410e:	46c0      	nop			@ (mov r8, r8)
 8004110:	46bd      	mov	sp, r7
 8004112:	b004      	add	sp, #16
 8004114:	bd80      	pop	{r7, pc}
 8004116:	46c0      	nop			@ (mov r8, r8)
 8004118:	07ffff00 	.word	0x07ffff00

0800411c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b082      	sub	sp, #8
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	689b      	ldr	r3, [r3, #8]
 8004128:	4a05      	ldr	r2, [pc, #20]	@ (8004140 <LL_ADC_EnableInternalRegulator+0x24>)
 800412a:	4013      	ands	r3, r2
 800412c:	2280      	movs	r2, #128	@ 0x80
 800412e:	0552      	lsls	r2, r2, #21
 8004130:	431a      	orrs	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004136:	46c0      	nop			@ (mov r8, r8)
 8004138:	46bd      	mov	sp, r7
 800413a:	b002      	add	sp, #8
 800413c:	bd80      	pop	{r7, pc}
 800413e:	46c0      	nop			@ (mov r8, r8)
 8004140:	6fffffe8 	.word	0x6fffffe8

08004144 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004144:	b580      	push	{r7, lr}
 8004146:	b082      	sub	sp, #8
 8004148:	af00      	add	r7, sp, #0
 800414a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	689a      	ldr	r2, [r3, #8]
 8004150:	2380      	movs	r3, #128	@ 0x80
 8004152:	055b      	lsls	r3, r3, #21
 8004154:	401a      	ands	r2, r3
 8004156:	2380      	movs	r3, #128	@ 0x80
 8004158:	055b      	lsls	r3, r3, #21
 800415a:	429a      	cmp	r2, r3
 800415c:	d101      	bne.n	8004162 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800415e:	2301      	movs	r3, #1
 8004160:	e000      	b.n	8004164 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8004162:	2300      	movs	r3, #0
}
 8004164:	0018      	movs	r0, r3
 8004166:	46bd      	mov	sp, r7
 8004168:	b002      	add	sp, #8
 800416a:	bd80      	pop	{r7, pc}

0800416c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800416c:	b580      	push	{r7, lr}
 800416e:	b082      	sub	sp, #8
 8004170:	af00      	add	r7, sp, #0
 8004172:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	689b      	ldr	r3, [r3, #8]
 8004178:	4a04      	ldr	r2, [pc, #16]	@ (800418c <LL_ADC_Enable+0x20>)
 800417a:	4013      	ands	r3, r2
 800417c:	2201      	movs	r2, #1
 800417e:	431a      	orrs	r2, r3
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004184:	46c0      	nop			@ (mov r8, r8)
 8004186:	46bd      	mov	sp, r7
 8004188:	b002      	add	sp, #8
 800418a:	bd80      	pop	{r7, pc}
 800418c:	7fffffe8 	.word	0x7fffffe8

08004190 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004190:	b580      	push	{r7, lr}
 8004192:	b082      	sub	sp, #8
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	689b      	ldr	r3, [r3, #8]
 800419c:	2201      	movs	r2, #1
 800419e:	4013      	ands	r3, r2
 80041a0:	2b01      	cmp	r3, #1
 80041a2:	d101      	bne.n	80041a8 <LL_ADC_IsEnabled+0x18>
 80041a4:	2301      	movs	r3, #1
 80041a6:	e000      	b.n	80041aa <LL_ADC_IsEnabled+0x1a>
 80041a8:	2300      	movs	r3, #0
}
 80041aa:	0018      	movs	r0, r3
 80041ac:	46bd      	mov	sp, r7
 80041ae:	b002      	add	sp, #8
 80041b0:	bd80      	pop	{r7, pc}
	...

080041b4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80041b4:	b580      	push	{r7, lr}
 80041b6:	b082      	sub	sp, #8
 80041b8:	af00      	add	r7, sp, #0
 80041ba:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	4a04      	ldr	r2, [pc, #16]	@ (80041d4 <LL_ADC_REG_StartConversion+0x20>)
 80041c2:	4013      	ands	r3, r2
 80041c4:	2204      	movs	r2, #4
 80041c6:	431a      	orrs	r2, r3
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80041cc:	46c0      	nop			@ (mov r8, r8)
 80041ce:	46bd      	mov	sp, r7
 80041d0:	b002      	add	sp, #8
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	7fffffe8 	.word	0x7fffffe8

080041d8 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b082      	sub	sp, #8
 80041dc:	af00      	add	r7, sp, #0
 80041de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	689b      	ldr	r3, [r3, #8]
 80041e4:	2204      	movs	r2, #4
 80041e6:	4013      	ands	r3, r2
 80041e8:	2b04      	cmp	r3, #4
 80041ea:	d101      	bne.n	80041f0 <LL_ADC_REG_IsConversionOngoing+0x18>
 80041ec:	2301      	movs	r3, #1
 80041ee:	e000      	b.n	80041f2 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80041f0:	2300      	movs	r3, #0
}
 80041f2:	0018      	movs	r0, r3
 80041f4:	46bd      	mov	sp, r7
 80041f6:	b002      	add	sp, #8
 80041f8:	bd80      	pop	{r7, pc}
	...

080041fc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b088      	sub	sp, #32
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004204:	231f      	movs	r3, #31
 8004206:	18fb      	adds	r3, r7, r3
 8004208:	2200      	movs	r2, #0
 800420a:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 800420c:	2300      	movs	r3, #0
 800420e:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8004210:	2300      	movs	r3, #0
 8004212:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8004214:	2300      	movs	r3, #0
 8004216:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	2b00      	cmp	r3, #0
 800421c:	d101      	bne.n	8004222 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e17f      	b.n	8004522 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004222:	687b      	ldr	r3, [r7, #4]
 8004224:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004226:	2b00      	cmp	r3, #0
 8004228:	d10a      	bne.n	8004240 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	0018      	movs	r0, r3
 800422e:	f7ff fd57 	bl	8003ce0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	2200      	movs	r2, #0
 8004236:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2254      	movs	r2, #84	@ 0x54
 800423c:	2100      	movs	r1, #0
 800423e:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	0018      	movs	r0, r3
 8004246:	f7ff ff7d 	bl	8004144 <LL_ADC_IsInternalRegulatorEnabled>
 800424a:	1e03      	subs	r3, r0, #0
 800424c:	d115      	bne.n	800427a <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	0018      	movs	r0, r3
 8004254:	f7ff ff62 	bl	800411c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004258:	4bb4      	ldr	r3, [pc, #720]	@ (800452c <HAL_ADC_Init+0x330>)
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	49b4      	ldr	r1, [pc, #720]	@ (8004530 <HAL_ADC_Init+0x334>)
 800425e:	0018      	movs	r0, r3
 8004260:	f7fb ff4e 	bl	8000100 <__udivsi3>
 8004264:	0003      	movs	r3, r0
 8004266:	3301      	adds	r3, #1
 8004268:	005b      	lsls	r3, r3, #1
 800426a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800426c:	e002      	b.n	8004274 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	3b01      	subs	r3, #1
 8004272:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1f9      	bne.n	800426e <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	0018      	movs	r0, r3
 8004280:	f7ff ff60 	bl	8004144 <LL_ADC_IsInternalRegulatorEnabled>
 8004284:	1e03      	subs	r3, r0, #0
 8004286:	d10f      	bne.n	80042a8 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800428c:	2210      	movs	r2, #16
 800428e:	431a      	orrs	r2, r3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004298:	2201      	movs	r2, #1
 800429a:	431a      	orrs	r2, r3
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80042a0:	231f      	movs	r3, #31
 80042a2:	18fb      	adds	r3, r7, r3
 80042a4:	2201      	movs	r2, #1
 80042a6:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	0018      	movs	r0, r3
 80042ae:	f7ff ff93 	bl	80041d8 <LL_ADC_REG_IsConversionOngoing>
 80042b2:	0003      	movs	r3, r0
 80042b4:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ba:	2210      	movs	r2, #16
 80042bc:	4013      	ands	r3, r2
 80042be:	d000      	beq.n	80042c2 <HAL_ADC_Init+0xc6>
 80042c0:	e122      	b.n	8004508 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80042c2:	693b      	ldr	r3, [r7, #16]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d000      	beq.n	80042ca <HAL_ADC_Init+0xce>
 80042c8:	e11e      	b.n	8004508 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80042ce:	4a99      	ldr	r2, [pc, #612]	@ (8004534 <HAL_ADC_Init+0x338>)
 80042d0:	4013      	ands	r3, r2
 80042d2:	2202      	movs	r2, #2
 80042d4:	431a      	orrs	r2, r3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	0018      	movs	r0, r3
 80042e0:	f7ff ff56 	bl	8004190 <LL_ADC_IsEnabled>
 80042e4:	1e03      	subs	r3, r0, #0
 80042e6:	d000      	beq.n	80042ea <HAL_ADC_Init+0xee>
 80042e8:	e0ad      	b.n	8004446 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	7e1b      	ldrb	r3, [r3, #24]
 80042f2:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80042f4:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	7e5b      	ldrb	r3, [r3, #25]
 80042fa:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80042fc:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	7e9b      	ldrb	r3, [r3, #26]
 8004302:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8004304:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800430a:	2b00      	cmp	r3, #0
 800430c:	d002      	beq.n	8004314 <HAL_ADC_Init+0x118>
 800430e:	2380      	movs	r3, #128	@ 0x80
 8004310:	015b      	lsls	r3, r3, #5
 8004312:	e000      	b.n	8004316 <HAL_ADC_Init+0x11a>
 8004314:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8004316:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800431c:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	691b      	ldr	r3, [r3, #16]
 8004322:	2b00      	cmp	r3, #0
 8004324:	da04      	bge.n	8004330 <HAL_ADC_Init+0x134>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	691b      	ldr	r3, [r3, #16]
 800432a:	005b      	lsls	r3, r3, #1
 800432c:	085b      	lsrs	r3, r3, #1
 800432e:	e001      	b.n	8004334 <HAL_ADC_Init+0x138>
 8004330:	2380      	movs	r3, #128	@ 0x80
 8004332:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 8004334:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	212c      	movs	r1, #44	@ 0x2c
 800433a:	5c5b      	ldrb	r3, [r3, r1]
 800433c:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800433e:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8004340:	69ba      	ldr	r2, [r7, #24]
 8004342:	4313      	orrs	r3, r2
 8004344:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2220      	movs	r2, #32
 800434a:	5c9b      	ldrb	r3, [r3, r2]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d115      	bne.n	800437c <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	7e9b      	ldrb	r3, [r3, #26]
 8004354:	2b00      	cmp	r3, #0
 8004356:	d105      	bne.n	8004364 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 8004358:	69bb      	ldr	r3, [r7, #24]
 800435a:	2280      	movs	r2, #128	@ 0x80
 800435c:	0252      	lsls	r2, r2, #9
 800435e:	4313      	orrs	r3, r2
 8004360:	61bb      	str	r3, [r7, #24]
 8004362:	e00b      	b.n	800437c <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004368:	2220      	movs	r2, #32
 800436a:	431a      	orrs	r2, r3
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004374:	2201      	movs	r2, #1
 8004376:	431a      	orrs	r2, r3
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004380:	2b00      	cmp	r3, #0
 8004382:	d00a      	beq.n	800439a <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004388:	23e0      	movs	r3, #224	@ 0xe0
 800438a:	005b      	lsls	r3, r3, #1
 800438c:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8004392:	4313      	orrs	r3, r2
 8004394:	69ba      	ldr	r2, [r7, #24]
 8004396:	4313      	orrs	r3, r2
 8004398:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	68db      	ldr	r3, [r3, #12]
 80043a0:	4a65      	ldr	r2, [pc, #404]	@ (8004538 <HAL_ADC_Init+0x33c>)
 80043a2:	4013      	ands	r3, r2
 80043a4:	0019      	movs	r1, r3
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	69ba      	ldr	r2, [r7, #24]
 80043ac:	430a      	orrs	r2, r1
 80043ae:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	0f9b      	lsrs	r3, r3, #30
 80043b6:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80043bc:	4313      	orrs	r3, r2
 80043be:	697a      	ldr	r2, [r7, #20]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	223c      	movs	r2, #60	@ 0x3c
 80043c8:	5c9b      	ldrb	r3, [r3, r2]
 80043ca:	2b01      	cmp	r3, #1
 80043cc:	d111      	bne.n	80043f2 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	685b      	ldr	r3, [r3, #4]
 80043d2:	0f9b      	lsrs	r3, r3, #30
 80043d4:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80043da:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 80043e0:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 80043e6:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	2201      	movs	r2, #1
 80043ee:	4313      	orrs	r3, r2
 80043f0:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	691b      	ldr	r3, [r3, #16]
 80043f8:	4a50      	ldr	r2, [pc, #320]	@ (800453c <HAL_ADC_Init+0x340>)
 80043fa:	4013      	ands	r3, r2
 80043fc:	0019      	movs	r1, r3
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	697a      	ldr	r2, [r7, #20]
 8004404:	430a      	orrs	r2, r1
 8004406:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	685a      	ldr	r2, [r3, #4]
 800440c:	23c0      	movs	r3, #192	@ 0xc0
 800440e:	061b      	lsls	r3, r3, #24
 8004410:	429a      	cmp	r2, r3
 8004412:	d018      	beq.n	8004446 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8004418:	2380      	movs	r3, #128	@ 0x80
 800441a:	05db      	lsls	r3, r3, #23
 800441c:	429a      	cmp	r2, r3
 800441e:	d012      	beq.n	8004446 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8004424:	2380      	movs	r3, #128	@ 0x80
 8004426:	061b      	lsls	r3, r3, #24
 8004428:	429a      	cmp	r2, r3
 800442a:	d00c      	beq.n	8004446 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800442c:	4b44      	ldr	r3, [pc, #272]	@ (8004540 <HAL_ADC_Init+0x344>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a44      	ldr	r2, [pc, #272]	@ (8004544 <HAL_ADC_Init+0x348>)
 8004432:	4013      	ands	r3, r2
 8004434:	0019      	movs	r1, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	685a      	ldr	r2, [r3, #4]
 800443a:	23f0      	movs	r3, #240	@ 0xf0
 800443c:	039b      	lsls	r3, r3, #14
 800443e:	401a      	ands	r2, r3
 8004440:	4b3f      	ldr	r3, [pc, #252]	@ (8004540 <HAL_ADC_Init+0x344>)
 8004442:	430a      	orrs	r2, r1
 8004444:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	6818      	ldr	r0, [r3, #0]
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800444e:	001a      	movs	r2, r3
 8004450:	2100      	movs	r1, #0
 8004452:	f7ff fdb2 	bl	8003fba <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6818      	ldr	r0, [r3, #0]
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800445e:	493a      	ldr	r1, [pc, #232]	@ (8004548 <HAL_ADC_Init+0x34c>)
 8004460:	001a      	movs	r2, r3
 8004462:	f7ff fdaa 	bl	8003fba <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	691b      	ldr	r3, [r3, #16]
 800446a:	2b00      	cmp	r3, #0
 800446c:	d109      	bne.n	8004482 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	2110      	movs	r1, #16
 800447a:	4249      	negs	r1, r1
 800447c:	430a      	orrs	r2, r1
 800447e:	629a      	str	r2, [r3, #40]	@ 0x28
 8004480:	e018      	b.n	80044b4 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	691a      	ldr	r2, [r3, #16]
 8004486:	2380      	movs	r3, #128	@ 0x80
 8004488:	039b      	lsls	r3, r3, #14
 800448a:	429a      	cmp	r2, r3
 800448c:	d112      	bne.n	80044b4 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	69db      	ldr	r3, [r3, #28]
 8004498:	3b01      	subs	r3, #1
 800449a:	009b      	lsls	r3, r3, #2
 800449c:	221c      	movs	r2, #28
 800449e:	4013      	ands	r3, r2
 80044a0:	2210      	movs	r2, #16
 80044a2:	4252      	negs	r2, r2
 80044a4:	409a      	lsls	r2, r3
 80044a6:	0011      	movs	r1, r2
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	430a      	orrs	r2, r1
 80044b2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	2100      	movs	r1, #0
 80044ba:	0018      	movs	r0, r3
 80044bc:	f7ff fd9a 	bl	8003ff4 <LL_ADC_GetSamplingTimeCommonChannels>
 80044c0:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80044c6:	429a      	cmp	r2, r3
 80044c8:	d10b      	bne.n	80044e2 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044d4:	2203      	movs	r2, #3
 80044d6:	4393      	bics	r3, r2
 80044d8:	2201      	movs	r2, #1
 80044da:	431a      	orrs	r2, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80044e0:	e01c      	b.n	800451c <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044e6:	2212      	movs	r2, #18
 80044e8:	4393      	bics	r3, r2
 80044ea:	2210      	movs	r2, #16
 80044ec:	431a      	orrs	r2, r3
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80044f6:	2201      	movs	r2, #1
 80044f8:	431a      	orrs	r2, r3
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 80044fe:	231f      	movs	r3, #31
 8004500:	18fb      	adds	r3, r7, r3
 8004502:	2201      	movs	r2, #1
 8004504:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8004506:	e009      	b.n	800451c <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800450c:	2210      	movs	r2, #16
 800450e:	431a      	orrs	r2, r3
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004514:	231f      	movs	r3, #31
 8004516:	18fb      	adds	r3, r7, r3
 8004518:	2201      	movs	r2, #1
 800451a:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800451c:	231f      	movs	r3, #31
 800451e:	18fb      	adds	r3, r7, r3
 8004520:	781b      	ldrb	r3, [r3, #0]
}
 8004522:	0018      	movs	r0, r3
 8004524:	46bd      	mov	sp, r7
 8004526:	b008      	add	sp, #32
 8004528:	bd80      	pop	{r7, pc}
 800452a:	46c0      	nop			@ (mov r8, r8)
 800452c:	20000004 	.word	0x20000004
 8004530:	00030d40 	.word	0x00030d40
 8004534:	fffffefd 	.word	0xfffffefd
 8004538:	ffde0201 	.word	0xffde0201
 800453c:	1ffffc02 	.word	0x1ffffc02
 8004540:	40012708 	.word	0x40012708
 8004544:	ffc3ffff 	.word	0xffc3ffff
 8004548:	07ffff04 	.word	0x07ffff04

0800454c <HAL_ADC_Start_IT>:
  *          before calling HAL_ADC_Start_IT().
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef *hadc)
{
 800454c:	b5b0      	push	{r4, r5, r7, lr}
 800454e:	b084      	sub	sp, #16
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	0018      	movs	r0, r3
 800455a:	f7ff fe3d 	bl	80041d8 <LL_ADC_REG_IsConversionOngoing>
 800455e:	1e03      	subs	r3, r0, #0
 8004560:	d15f      	bne.n	8004622 <HAL_ADC_Start_IT+0xd6>
  {
    __HAL_LOCK(hadc);
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2254      	movs	r2, #84	@ 0x54
 8004566:	5c9b      	ldrb	r3, [r3, r2]
 8004568:	2b01      	cmp	r3, #1
 800456a:	d101      	bne.n	8004570 <HAL_ADC_Start_IT+0x24>
 800456c:	2302      	movs	r3, #2
 800456e:	e05f      	b.n	8004630 <HAL_ADC_Start_IT+0xe4>
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2254      	movs	r2, #84	@ 0x54
 8004574:	2101      	movs	r1, #1
 8004576:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8004578:	250f      	movs	r5, #15
 800457a:	197c      	adds	r4, r7, r5
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	0018      	movs	r0, r3
 8004580:	f000 fb68 	bl	8004c54 <ADC_Enable>
 8004584:	0003      	movs	r3, r0
 8004586:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8004588:	197b      	adds	r3, r7, r5
 800458a:	781b      	ldrb	r3, [r3, #0]
 800458c:	2b00      	cmp	r3, #0
 800458e:	d143      	bne.n	8004618 <HAL_ADC_Start_IT+0xcc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004594:	4a28      	ldr	r2, [pc, #160]	@ (8004638 <HAL_ADC_Start_IT+0xec>)
 8004596:	4013      	ands	r3, r2
 8004598:	2280      	movs	r2, #128	@ 0x80
 800459a:	0052      	lsls	r2, r2, #1
 800459c:	431a      	orrs	r2, r3
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY);


      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	2200      	movs	r2, #0
 80045a6:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	221c      	movs	r2, #28
 80045ae:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2254      	movs	r2, #84	@ 0x54
 80045b4:	2100      	movs	r1, #0
 80045b6:	5499      	strb	r1, [r3, r2]

      /* Disable all interruptions before enabling the desired ones */
      __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_EOC | ADC_IT_EOS | ADC_IT_OVR));
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	685a      	ldr	r2, [r3, #4]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	211c      	movs	r1, #28
 80045c4:	438a      	bics	r2, r1
 80045c6:	605a      	str	r2, [r3, #4]

      /* Enable ADC end of conversion interrupt */
      switch (hadc->Init.EOCSelection)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	695b      	ldr	r3, [r3, #20]
 80045cc:	2b08      	cmp	r3, #8
 80045ce:	d108      	bne.n	80045e2 <HAL_ADC_Start_IT+0x96>
      {
        case ADC_EOC_SEQ_CONV:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOS);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	685a      	ldr	r2, [r3, #4]
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2108      	movs	r1, #8
 80045dc:	430a      	orrs	r2, r1
 80045de:	605a      	str	r2, [r3, #4]
          break;
 80045e0:	e008      	b.n	80045f4 <HAL_ADC_Start_IT+0xa8>
        /* case ADC_EOC_SINGLE_CONV */
        default:
          __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	685a      	ldr	r2, [r3, #4]
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	2104      	movs	r1, #4
 80045ee:	430a      	orrs	r2, r1
 80045f0:	605a      	str	r2, [r3, #4]
          break;
 80045f2:	46c0      	nop			@ (mov r8, r8)

      /* Enable ADC overrun interrupt */
      /* If hadc->Init.Overrun is set to ADC_OVR_DATA_PRESERVED, only then is
         ADC_IT_OVR enabled; otherwise data overwrite is considered as normal
         behavior and no CPU time is lost for a non-processed interruption */
      if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d107      	bne.n	800460c <HAL_ADC_Start_IT+0xc0>
      {
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	685a      	ldr	r2, [r3, #4]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	2110      	movs	r1, #16
 8004608:	430a      	orrs	r2, r1
 800460a:	605a      	str	r2, [r3, #4]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	0018      	movs	r0, r3
 8004612:	f7ff fdcf 	bl	80041b4 <LL_ADC_REG_StartConversion>
 8004616:	e008      	b.n	800462a <HAL_ADC_Start_IT+0xde>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	2254      	movs	r2, #84	@ 0x54
 800461c:	2100      	movs	r1, #0
 800461e:	5499      	strb	r1, [r3, r2]
 8004620:	e003      	b.n	800462a <HAL_ADC_Start_IT+0xde>
    }

  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004622:	230f      	movs	r3, #15
 8004624:	18fb      	adds	r3, r7, r3
 8004626:	2202      	movs	r2, #2
 8004628:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 800462a:	230f      	movs	r3, #15
 800462c:	18fb      	adds	r3, r7, r3
 800462e:	781b      	ldrb	r3, [r3, #0]
}
 8004630:	0018      	movs	r0, r3
 8004632:	46bd      	mov	sp, r7
 8004634:	b004      	add	sp, #16
 8004636:	bdb0      	pop	{r4, r5, r7, pc}
 8004638:	fffff0fe 	.word	0xfffff0fe

0800463c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b082      	sub	sp, #8
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800464a:	0018      	movs	r0, r3
 800464c:	46bd      	mov	sp, r7
 800464e:	b002      	add	sp, #8
 8004650:	bd80      	pop	{r7, pc}
	...

08004654 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004654:	b580      	push	{r7, lr}
 8004656:	b086      	sub	sp, #24
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 800465c:	2300      	movs	r3, #0
 800465e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685b      	ldr	r3, [r3, #4]
 800466e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004670:	693b      	ldr	r3, [r7, #16]
 8004672:	2202      	movs	r2, #2
 8004674:	4013      	ands	r3, r2
 8004676:	d017      	beq.n	80046a8 <HAL_ADC_IRQHandler+0x54>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2202      	movs	r2, #2
 800467c:	4013      	ands	r3, r2
 800467e:	d013      	beq.n	80046a8 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004684:	2210      	movs	r2, #16
 8004686:	4013      	ands	r3, r2
 8004688:	d106      	bne.n	8004698 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800468e:	2280      	movs	r2, #128	@ 0x80
 8004690:	0112      	lsls	r2, r2, #4
 8004692:	431a      	orrs	r2, r3
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	0018      	movs	r0, r3
 800469c:	f000 fb70 	bl	8004d80 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	2202      	movs	r2, #2
 80046a6:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80046a8:	693b      	ldr	r3, [r7, #16]
 80046aa:	2204      	movs	r2, #4
 80046ac:	4013      	ands	r3, r2
 80046ae:	d003      	beq.n	80046b8 <HAL_ADC_IRQHandler+0x64>
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2204      	movs	r2, #4
 80046b4:	4013      	ands	r3, r2
 80046b6:	d107      	bne.n	80046c8 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80046b8:	693b      	ldr	r3, [r7, #16]
 80046ba:	2208      	movs	r2, #8
 80046bc:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 80046be:	d04d      	beq.n	800475c <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2208      	movs	r2, #8
 80046c4:	4013      	ands	r3, r2
 80046c6:	d049      	beq.n	800475c <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046cc:	2210      	movs	r2, #16
 80046ce:	4013      	ands	r3, r2
 80046d0:	d106      	bne.n	80046e0 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046d6:	2280      	movs	r2, #128	@ 0x80
 80046d8:	0092      	lsls	r2, r2, #2
 80046da:	431a      	orrs	r2, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	0018      	movs	r0, r3
 80046e6:	f7ff fc9c 	bl	8004022 <LL_ADC_REG_IsTriggerSourceSWStart>
 80046ea:	1e03      	subs	r3, r0, #0
 80046ec:	d02e      	beq.n	800474c <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	7e9b      	ldrb	r3, [r3, #26]
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d12a      	bne.n	800474c <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	2208      	movs	r2, #8
 80046fe:	4013      	ands	r3, r2
 8004700:	2b08      	cmp	r3, #8
 8004702:	d123      	bne.n	800474c <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	0018      	movs	r0, r3
 800470a:	f7ff fd65 	bl	80041d8 <LL_ADC_REG_IsConversionOngoing>
 800470e:	1e03      	subs	r3, r0, #0
 8004710:	d110      	bne.n	8004734 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	685a      	ldr	r2, [r3, #4]
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	210c      	movs	r1, #12
 800471e:	438a      	bics	r2, r1
 8004720:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004726:	4a56      	ldr	r2, [pc, #344]	@ (8004880 <HAL_ADC_IRQHandler+0x22c>)
 8004728:	4013      	ands	r3, r2
 800472a:	2201      	movs	r2, #1
 800472c:	431a      	orrs	r2, r3
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	659a      	str	r2, [r3, #88]	@ 0x58
 8004732:	e00b      	b.n	800474c <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004738:	2220      	movs	r2, #32
 800473a:	431a      	orrs	r2, r3
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004744:	2201      	movs	r2, #1
 8004746:	431a      	orrs	r2, r3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	0018      	movs	r0, r3
 8004750:	f7fe f8ba 	bl	80028c8 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	220c      	movs	r2, #12
 800475a:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	2280      	movs	r2, #128	@ 0x80
 8004760:	4013      	ands	r3, r2
 8004762:	d012      	beq.n	800478a <HAL_ADC_IRQHandler+0x136>
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	2280      	movs	r2, #128	@ 0x80
 8004768:	4013      	ands	r3, r2
 800476a:	d00e      	beq.n	800478a <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004770:	2280      	movs	r2, #128	@ 0x80
 8004772:	0252      	lsls	r2, r2, #9
 8004774:	431a      	orrs	r2, r3
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	0018      	movs	r0, r3
 800477e:	f000 f881 	bl	8004884 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	2280      	movs	r2, #128	@ 0x80
 8004788:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 800478a:	693a      	ldr	r2, [r7, #16]
 800478c:	2380      	movs	r3, #128	@ 0x80
 800478e:	005b      	lsls	r3, r3, #1
 8004790:	4013      	ands	r3, r2
 8004792:	d014      	beq.n	80047be <HAL_ADC_IRQHandler+0x16a>
 8004794:	68fa      	ldr	r2, [r7, #12]
 8004796:	2380      	movs	r3, #128	@ 0x80
 8004798:	005b      	lsls	r3, r3, #1
 800479a:	4013      	ands	r3, r2
 800479c:	d00f      	beq.n	80047be <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047a2:	2280      	movs	r2, #128	@ 0x80
 80047a4:	0292      	lsls	r2, r2, #10
 80047a6:	431a      	orrs	r2, r3
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	0018      	movs	r0, r3
 80047b0:	f000 fad6 	bl	8004d60 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	2280      	movs	r2, #128	@ 0x80
 80047ba:	0052      	lsls	r2, r2, #1
 80047bc:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 80047be:	693a      	ldr	r2, [r7, #16]
 80047c0:	2380      	movs	r3, #128	@ 0x80
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	4013      	ands	r3, r2
 80047c6:	d014      	beq.n	80047f2 <HAL_ADC_IRQHandler+0x19e>
 80047c8:	68fa      	ldr	r2, [r7, #12]
 80047ca:	2380      	movs	r3, #128	@ 0x80
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	4013      	ands	r3, r2
 80047d0:	d00f      	beq.n	80047f2 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047d6:	2280      	movs	r2, #128	@ 0x80
 80047d8:	02d2      	lsls	r2, r2, #11
 80047da:	431a      	orrs	r2, r3
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	0018      	movs	r0, r3
 80047e4:	f000 fac4 	bl	8004d70 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	2280      	movs	r2, #128	@ 0x80
 80047ee:	0092      	lsls	r2, r2, #2
 80047f0:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80047f2:	693b      	ldr	r3, [r7, #16]
 80047f4:	2210      	movs	r2, #16
 80047f6:	4013      	ands	r3, r2
 80047f8:	d02b      	beq.n	8004852 <HAL_ADC_IRQHandler+0x1fe>
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2210      	movs	r2, #16
 80047fe:	4013      	ands	r3, r2
 8004800:	d027      	beq.n	8004852 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004806:	2b00      	cmp	r3, #0
 8004808:	d102      	bne.n	8004810 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 800480a:	2301      	movs	r3, #1
 800480c:	617b      	str	r3, [r7, #20]
 800480e:	e008      	b.n	8004822 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	0018      	movs	r0, r3
 8004816:	f7ff fc58 	bl	80040ca <LL_ADC_REG_GetDMATransfer>
 800481a:	1e03      	subs	r3, r0, #0
 800481c:	d001      	beq.n	8004822 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 800481e:	2301      	movs	r3, #1
 8004820:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	2b01      	cmp	r3, #1
 8004826:	d110      	bne.n	800484a <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800482c:	2280      	movs	r2, #128	@ 0x80
 800482e:	00d2      	lsls	r2, r2, #3
 8004830:	431a      	orrs	r2, r3
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800483a:	2202      	movs	r2, #2
 800483c:	431a      	orrs	r2, r3
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	0018      	movs	r0, r3
 8004846:	f000 f825 	bl	8004894 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2210      	movs	r2, #16
 8004850:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8004852:	693a      	ldr	r2, [r7, #16]
 8004854:	2380      	movs	r3, #128	@ 0x80
 8004856:	019b      	lsls	r3, r3, #6
 8004858:	4013      	ands	r3, r2
 800485a:	d00d      	beq.n	8004878 <HAL_ADC_IRQHandler+0x224>
 800485c:	68fa      	ldr	r2, [r7, #12]
 800485e:	2380      	movs	r3, #128	@ 0x80
 8004860:	019b      	lsls	r3, r3, #6
 8004862:	4013      	ands	r3, r2
 8004864:	d008      	beq.n	8004878 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	0018      	movs	r0, r3
 800486a:	f000 fa91 	bl	8004d90 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	2280      	movs	r2, #128	@ 0x80
 8004874:	0192      	lsls	r2, r2, #6
 8004876:	601a      	str	r2, [r3, #0]
  }
}
 8004878:	46c0      	nop			@ (mov r8, r8)
 800487a:	46bd      	mov	sp, r7
 800487c:	b006      	add	sp, #24
 800487e:	bd80      	pop	{r7, pc}
 8004880:	fffffefe 	.word	0xfffffefe

08004884 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800488c:	46c0      	nop			@ (mov r8, r8)
 800488e:	46bd      	mov	sp, r7
 8004890:	b002      	add	sp, #8
 8004892:	bd80      	pop	{r7, pc}

08004894 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004894:	b580      	push	{r7, lr}
 8004896:	b082      	sub	sp, #8
 8004898:	af00      	add	r7, sp, #0
 800489a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800489c:	46c0      	nop			@ (mov r8, r8)
 800489e:	46bd      	mov	sp, r7
 80048a0:	b002      	add	sp, #8
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b086      	sub	sp, #24
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80048ae:	2317      	movs	r3, #23
 80048b0:	18fb      	adds	r3, r7, r3
 80048b2:	2200      	movs	r2, #0
 80048b4:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80048b6:	2300      	movs	r3, #0
 80048b8:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2254      	movs	r2, #84	@ 0x54
 80048be:	5c9b      	ldrb	r3, [r3, r2]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d101      	bne.n	80048c8 <HAL_ADC_ConfigChannel+0x24>
 80048c4:	2302      	movs	r3, #2
 80048c6:	e1c0      	b.n	8004c4a <HAL_ADC_ConfigChannel+0x3a6>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2254      	movs	r2, #84	@ 0x54
 80048cc:	2101      	movs	r1, #1
 80048ce:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	0018      	movs	r0, r3
 80048d6:	f7ff fc7f 	bl	80041d8 <LL_ADC_REG_IsConversionOngoing>
 80048da:	1e03      	subs	r3, r0, #0
 80048dc:	d000      	beq.n	80048e0 <HAL_ADC_ConfigChannel+0x3c>
 80048de:	e1a3      	b.n	8004c28 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80048e0:	683b      	ldr	r3, [r7, #0]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	2b02      	cmp	r3, #2
 80048e6:	d100      	bne.n	80048ea <HAL_ADC_ConfigChannel+0x46>
 80048e8:	e143      	b.n	8004b72 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	691a      	ldr	r2, [r3, #16]
 80048ee:	2380      	movs	r3, #128	@ 0x80
 80048f0:	061b      	lsls	r3, r3, #24
 80048f2:	429a      	cmp	r2, r3
 80048f4:	d004      	beq.n	8004900 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80048fa:	4ac1      	ldr	r2, [pc, #772]	@ (8004c00 <HAL_ADC_ConfigChannel+0x35c>)
 80048fc:	4293      	cmp	r3, r2
 80048fe:	d108      	bne.n	8004912 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	683b      	ldr	r3, [r7, #0]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	0019      	movs	r1, r3
 800490a:	0010      	movs	r0, r2
 800490c:	f7ff fbba 	bl	8004084 <LL_ADC_REG_SetSequencerChAdd>
 8004910:	e0c9      	b.n	8004aa6 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004916:	683b      	ldr	r3, [r7, #0]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	211f      	movs	r1, #31
 800491c:	400b      	ands	r3, r1
 800491e:	210f      	movs	r1, #15
 8004920:	4099      	lsls	r1, r3
 8004922:	000b      	movs	r3, r1
 8004924:	43db      	mvns	r3, r3
 8004926:	4013      	ands	r3, r2
 8004928:	0019      	movs	r1, r3
 800492a:	683b      	ldr	r3, [r7, #0]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	035b      	lsls	r3, r3, #13
 8004930:	0b5b      	lsrs	r3, r3, #13
 8004932:	d105      	bne.n	8004940 <HAL_ADC_ConfigChannel+0x9c>
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	0e9b      	lsrs	r3, r3, #26
 800493a:	221f      	movs	r2, #31
 800493c:	4013      	ands	r3, r2
 800493e:	e098      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	2201      	movs	r2, #1
 8004946:	4013      	ands	r3, r2
 8004948:	d000      	beq.n	800494c <HAL_ADC_ConfigChannel+0xa8>
 800494a:	e091      	b.n	8004a70 <HAL_ADC_ConfigChannel+0x1cc>
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	2202      	movs	r2, #2
 8004952:	4013      	ands	r3, r2
 8004954:	d000      	beq.n	8004958 <HAL_ADC_ConfigChannel+0xb4>
 8004956:	e089      	b.n	8004a6c <HAL_ADC_ConfigChannel+0x1c8>
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	2204      	movs	r2, #4
 800495e:	4013      	ands	r3, r2
 8004960:	d000      	beq.n	8004964 <HAL_ADC_ConfigChannel+0xc0>
 8004962:	e081      	b.n	8004a68 <HAL_ADC_ConfigChannel+0x1c4>
 8004964:	683b      	ldr	r3, [r7, #0]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2208      	movs	r2, #8
 800496a:	4013      	ands	r3, r2
 800496c:	d000      	beq.n	8004970 <HAL_ADC_ConfigChannel+0xcc>
 800496e:	e079      	b.n	8004a64 <HAL_ADC_ConfigChannel+0x1c0>
 8004970:	683b      	ldr	r3, [r7, #0]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	2210      	movs	r2, #16
 8004976:	4013      	ands	r3, r2
 8004978:	d000      	beq.n	800497c <HAL_ADC_ConfigChannel+0xd8>
 800497a:	e071      	b.n	8004a60 <HAL_ADC_ConfigChannel+0x1bc>
 800497c:	683b      	ldr	r3, [r7, #0]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	2220      	movs	r2, #32
 8004982:	4013      	ands	r3, r2
 8004984:	d000      	beq.n	8004988 <HAL_ADC_ConfigChannel+0xe4>
 8004986:	e069      	b.n	8004a5c <HAL_ADC_ConfigChannel+0x1b8>
 8004988:	683b      	ldr	r3, [r7, #0]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	2240      	movs	r2, #64	@ 0x40
 800498e:	4013      	ands	r3, r2
 8004990:	d000      	beq.n	8004994 <HAL_ADC_ConfigChannel+0xf0>
 8004992:	e061      	b.n	8004a58 <HAL_ADC_ConfigChannel+0x1b4>
 8004994:	683b      	ldr	r3, [r7, #0]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	2280      	movs	r2, #128	@ 0x80
 800499a:	4013      	ands	r3, r2
 800499c:	d000      	beq.n	80049a0 <HAL_ADC_ConfigChannel+0xfc>
 800499e:	e059      	b.n	8004a54 <HAL_ADC_ConfigChannel+0x1b0>
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	681a      	ldr	r2, [r3, #0]
 80049a4:	2380      	movs	r3, #128	@ 0x80
 80049a6:	005b      	lsls	r3, r3, #1
 80049a8:	4013      	ands	r3, r2
 80049aa:	d151      	bne.n	8004a50 <HAL_ADC_ConfigChannel+0x1ac>
 80049ac:	683b      	ldr	r3, [r7, #0]
 80049ae:	681a      	ldr	r2, [r3, #0]
 80049b0:	2380      	movs	r3, #128	@ 0x80
 80049b2:	009b      	lsls	r3, r3, #2
 80049b4:	4013      	ands	r3, r2
 80049b6:	d149      	bne.n	8004a4c <HAL_ADC_ConfigChannel+0x1a8>
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	2380      	movs	r3, #128	@ 0x80
 80049be:	00db      	lsls	r3, r3, #3
 80049c0:	4013      	ands	r3, r2
 80049c2:	d141      	bne.n	8004a48 <HAL_ADC_ConfigChannel+0x1a4>
 80049c4:	683b      	ldr	r3, [r7, #0]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	2380      	movs	r3, #128	@ 0x80
 80049ca:	011b      	lsls	r3, r3, #4
 80049cc:	4013      	ands	r3, r2
 80049ce:	d139      	bne.n	8004a44 <HAL_ADC_ConfigChannel+0x1a0>
 80049d0:	683b      	ldr	r3, [r7, #0]
 80049d2:	681a      	ldr	r2, [r3, #0]
 80049d4:	2380      	movs	r3, #128	@ 0x80
 80049d6:	015b      	lsls	r3, r3, #5
 80049d8:	4013      	ands	r3, r2
 80049da:	d131      	bne.n	8004a40 <HAL_ADC_ConfigChannel+0x19c>
 80049dc:	683b      	ldr	r3, [r7, #0]
 80049de:	681a      	ldr	r2, [r3, #0]
 80049e0:	2380      	movs	r3, #128	@ 0x80
 80049e2:	019b      	lsls	r3, r3, #6
 80049e4:	4013      	ands	r3, r2
 80049e6:	d129      	bne.n	8004a3c <HAL_ADC_ConfigChannel+0x198>
 80049e8:	683b      	ldr	r3, [r7, #0]
 80049ea:	681a      	ldr	r2, [r3, #0]
 80049ec:	2380      	movs	r3, #128	@ 0x80
 80049ee:	01db      	lsls	r3, r3, #7
 80049f0:	4013      	ands	r3, r2
 80049f2:	d121      	bne.n	8004a38 <HAL_ADC_ConfigChannel+0x194>
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	2380      	movs	r3, #128	@ 0x80
 80049fa:	021b      	lsls	r3, r3, #8
 80049fc:	4013      	ands	r3, r2
 80049fe:	d119      	bne.n	8004a34 <HAL_ADC_ConfigChannel+0x190>
 8004a00:	683b      	ldr	r3, [r7, #0]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	2380      	movs	r3, #128	@ 0x80
 8004a06:	025b      	lsls	r3, r3, #9
 8004a08:	4013      	ands	r3, r2
 8004a0a:	d111      	bne.n	8004a30 <HAL_ADC_ConfigChannel+0x18c>
 8004a0c:	683b      	ldr	r3, [r7, #0]
 8004a0e:	681a      	ldr	r2, [r3, #0]
 8004a10:	2380      	movs	r3, #128	@ 0x80
 8004a12:	029b      	lsls	r3, r3, #10
 8004a14:	4013      	ands	r3, r2
 8004a16:	d109      	bne.n	8004a2c <HAL_ADC_ConfigChannel+0x188>
 8004a18:	683b      	ldr	r3, [r7, #0]
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	2380      	movs	r3, #128	@ 0x80
 8004a1e:	02db      	lsls	r3, r3, #11
 8004a20:	4013      	ands	r3, r2
 8004a22:	d001      	beq.n	8004a28 <HAL_ADC_ConfigChannel+0x184>
 8004a24:	2312      	movs	r3, #18
 8004a26:	e024      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a28:	2300      	movs	r3, #0
 8004a2a:	e022      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a2c:	2311      	movs	r3, #17
 8004a2e:	e020      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a30:	2310      	movs	r3, #16
 8004a32:	e01e      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a34:	230f      	movs	r3, #15
 8004a36:	e01c      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a38:	230e      	movs	r3, #14
 8004a3a:	e01a      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a3c:	230d      	movs	r3, #13
 8004a3e:	e018      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a40:	230c      	movs	r3, #12
 8004a42:	e016      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a44:	230b      	movs	r3, #11
 8004a46:	e014      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a48:	230a      	movs	r3, #10
 8004a4a:	e012      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a4c:	2309      	movs	r3, #9
 8004a4e:	e010      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a50:	2308      	movs	r3, #8
 8004a52:	e00e      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a54:	2307      	movs	r3, #7
 8004a56:	e00c      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a58:	2306      	movs	r3, #6
 8004a5a:	e00a      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a5c:	2305      	movs	r3, #5
 8004a5e:	e008      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a60:	2304      	movs	r3, #4
 8004a62:	e006      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a64:	2303      	movs	r3, #3
 8004a66:	e004      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a68:	2302      	movs	r3, #2
 8004a6a:	e002      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a6c:	2301      	movs	r3, #1
 8004a6e:	e000      	b.n	8004a72 <HAL_ADC_ConfigChannel+0x1ce>
 8004a70:	2300      	movs	r3, #0
 8004a72:	683a      	ldr	r2, [r7, #0]
 8004a74:	6852      	ldr	r2, [r2, #4]
 8004a76:	201f      	movs	r0, #31
 8004a78:	4002      	ands	r2, r0
 8004a7a:	4093      	lsls	r3, r2
 8004a7c:	000a      	movs	r2, r1
 8004a7e:	431a      	orrs	r2, r3
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	685b      	ldr	r3, [r3, #4]
 8004a88:	089b      	lsrs	r3, r3, #2
 8004a8a:	1c5a      	adds	r2, r3, #1
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	69db      	ldr	r3, [r3, #28]
 8004a90:	429a      	cmp	r2, r3
 8004a92:	d808      	bhi.n	8004aa6 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	6818      	ldr	r0, [r3, #0]
 8004a98:	683b      	ldr	r3, [r7, #0]
 8004a9a:	6859      	ldr	r1, [r3, #4]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	001a      	movs	r2, r3
 8004aa2:	f7ff facf 	bl	8004044 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6818      	ldr	r0, [r3, #0]
 8004aaa:	683b      	ldr	r3, [r7, #0]
 8004aac:	6819      	ldr	r1, [r3, #0]
 8004aae:	683b      	ldr	r3, [r7, #0]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	001a      	movs	r2, r3
 8004ab4:	f7ff fb16 	bl	80040e4 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	db00      	blt.n	8004ac2 <HAL_ADC_ConfigChannel+0x21e>
 8004ac0:	e0bc      	b.n	8004c3c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004ac2:	4b50      	ldr	r3, [pc, #320]	@ (8004c04 <HAL_ADC_ConfigChannel+0x360>)
 8004ac4:	0018      	movs	r0, r3
 8004ac6:	f7ff fa6b 	bl	8003fa0 <LL_ADC_GetCommonPathInternalCh>
 8004aca:	0003      	movs	r3, r0
 8004acc:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004ace:	683b      	ldr	r3, [r7, #0]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a4d      	ldr	r2, [pc, #308]	@ (8004c08 <HAL_ADC_ConfigChannel+0x364>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d122      	bne.n	8004b1e <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	2380      	movs	r3, #128	@ 0x80
 8004adc:	041b      	lsls	r3, r3, #16
 8004ade:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004ae0:	d11d      	bne.n	8004b1e <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	2280      	movs	r2, #128	@ 0x80
 8004ae6:	0412      	lsls	r2, r2, #16
 8004ae8:	4313      	orrs	r3, r2
 8004aea:	4a46      	ldr	r2, [pc, #280]	@ (8004c04 <HAL_ADC_ConfigChannel+0x360>)
 8004aec:	0019      	movs	r1, r3
 8004aee:	0010      	movs	r0, r2
 8004af0:	f7ff fa42 	bl	8003f78 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004af4:	4b45      	ldr	r3, [pc, #276]	@ (8004c0c <HAL_ADC_ConfigChannel+0x368>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4945      	ldr	r1, [pc, #276]	@ (8004c10 <HAL_ADC_ConfigChannel+0x36c>)
 8004afa:	0018      	movs	r0, r3
 8004afc:	f7fb fb00 	bl	8000100 <__udivsi3>
 8004b00:	0003      	movs	r3, r0
 8004b02:	1c5a      	adds	r2, r3, #1
 8004b04:	0013      	movs	r3, r2
 8004b06:	005b      	lsls	r3, r3, #1
 8004b08:	189b      	adds	r3, r3, r2
 8004b0a:	009b      	lsls	r3, r3, #2
 8004b0c:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004b0e:	e002      	b.n	8004b16 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	3b01      	subs	r3, #1
 8004b14:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d1f9      	bne.n	8004b10 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8004b1c:	e08e      	b.n	8004c3c <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8004b1e:	683b      	ldr	r3, [r7, #0]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	4a3c      	ldr	r2, [pc, #240]	@ (8004c14 <HAL_ADC_ConfigChannel+0x370>)
 8004b24:	4293      	cmp	r3, r2
 8004b26:	d10e      	bne.n	8004b46 <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004b28:	693a      	ldr	r2, [r7, #16]
 8004b2a:	2380      	movs	r3, #128	@ 0x80
 8004b2c:	045b      	lsls	r3, r3, #17
 8004b2e:	4013      	ands	r3, r2
 8004b30:	d109      	bne.n	8004b46 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	2280      	movs	r2, #128	@ 0x80
 8004b36:	0452      	lsls	r2, r2, #17
 8004b38:	4313      	orrs	r3, r2
 8004b3a:	4a32      	ldr	r2, [pc, #200]	@ (8004c04 <HAL_ADC_ConfigChannel+0x360>)
 8004b3c:	0019      	movs	r1, r3
 8004b3e:	0010      	movs	r0, r2
 8004b40:	f7ff fa1a 	bl	8003f78 <LL_ADC_SetCommonPathInternalCh>
 8004b44:	e07a      	b.n	8004c3c <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	4a33      	ldr	r2, [pc, #204]	@ (8004c18 <HAL_ADC_ConfigChannel+0x374>)
 8004b4c:	4293      	cmp	r3, r2
 8004b4e:	d000      	beq.n	8004b52 <HAL_ADC_ConfigChannel+0x2ae>
 8004b50:	e074      	b.n	8004c3c <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004b52:	693a      	ldr	r2, [r7, #16]
 8004b54:	2380      	movs	r3, #128	@ 0x80
 8004b56:	03db      	lsls	r3, r3, #15
 8004b58:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8004b5a:	d000      	beq.n	8004b5e <HAL_ADC_ConfigChannel+0x2ba>
 8004b5c:	e06e      	b.n	8004c3c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b5e:	693b      	ldr	r3, [r7, #16]
 8004b60:	2280      	movs	r2, #128	@ 0x80
 8004b62:	03d2      	lsls	r2, r2, #15
 8004b64:	4313      	orrs	r3, r2
 8004b66:	4a27      	ldr	r2, [pc, #156]	@ (8004c04 <HAL_ADC_ConfigChannel+0x360>)
 8004b68:	0019      	movs	r1, r3
 8004b6a:	0010      	movs	r0, r2
 8004b6c:	f7ff fa04 	bl	8003f78 <LL_ADC_SetCommonPathInternalCh>
 8004b70:	e064      	b.n	8004c3c <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	691a      	ldr	r2, [r3, #16]
 8004b76:	2380      	movs	r3, #128	@ 0x80
 8004b78:	061b      	lsls	r3, r3, #24
 8004b7a:	429a      	cmp	r2, r3
 8004b7c:	d004      	beq.n	8004b88 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8004b82:	4a1f      	ldr	r2, [pc, #124]	@ (8004c00 <HAL_ADC_ConfigChannel+0x35c>)
 8004b84:	4293      	cmp	r3, r2
 8004b86:	d107      	bne.n	8004b98 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	0019      	movs	r1, r3
 8004b92:	0010      	movs	r0, r2
 8004b94:	f7ff fa87 	bl	80040a6 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004b98:	683b      	ldr	r3, [r7, #0]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	da4d      	bge.n	8004c3c <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004ba0:	4b18      	ldr	r3, [pc, #96]	@ (8004c04 <HAL_ADC_ConfigChannel+0x360>)
 8004ba2:	0018      	movs	r0, r3
 8004ba4:	f7ff f9fc 	bl	8003fa0 <LL_ADC_GetCommonPathInternalCh>
 8004ba8:	0003      	movs	r3, r0
 8004baa:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4a15      	ldr	r2, [pc, #84]	@ (8004c08 <HAL_ADC_ConfigChannel+0x364>)
 8004bb2:	4293      	cmp	r3, r2
 8004bb4:	d108      	bne.n	8004bc8 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	4a18      	ldr	r2, [pc, #96]	@ (8004c1c <HAL_ADC_ConfigChannel+0x378>)
 8004bba:	4013      	ands	r3, r2
 8004bbc:	4a11      	ldr	r2, [pc, #68]	@ (8004c04 <HAL_ADC_ConfigChannel+0x360>)
 8004bbe:	0019      	movs	r1, r3
 8004bc0:	0010      	movs	r0, r2
 8004bc2:	f7ff f9d9 	bl	8003f78 <LL_ADC_SetCommonPathInternalCh>
 8004bc6:	e039      	b.n	8004c3c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	4a11      	ldr	r2, [pc, #68]	@ (8004c14 <HAL_ADC_ConfigChannel+0x370>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d108      	bne.n	8004be4 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bd2:	693b      	ldr	r3, [r7, #16]
 8004bd4:	4a12      	ldr	r2, [pc, #72]	@ (8004c20 <HAL_ADC_ConfigChannel+0x37c>)
 8004bd6:	4013      	ands	r3, r2
 8004bd8:	4a0a      	ldr	r2, [pc, #40]	@ (8004c04 <HAL_ADC_ConfigChannel+0x360>)
 8004bda:	0019      	movs	r1, r3
 8004bdc:	0010      	movs	r0, r2
 8004bde:	f7ff f9cb 	bl	8003f78 <LL_ADC_SetCommonPathInternalCh>
 8004be2:	e02b      	b.n	8004c3c <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	4a0b      	ldr	r2, [pc, #44]	@ (8004c18 <HAL_ADC_ConfigChannel+0x374>)
 8004bea:	4293      	cmp	r3, r2
 8004bec:	d126      	bne.n	8004c3c <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004bee:	693b      	ldr	r3, [r7, #16]
 8004bf0:	4a0c      	ldr	r2, [pc, #48]	@ (8004c24 <HAL_ADC_ConfigChannel+0x380>)
 8004bf2:	4013      	ands	r3, r2
 8004bf4:	4a03      	ldr	r2, [pc, #12]	@ (8004c04 <HAL_ADC_ConfigChannel+0x360>)
 8004bf6:	0019      	movs	r1, r3
 8004bf8:	0010      	movs	r0, r2
 8004bfa:	f7ff f9bd 	bl	8003f78 <LL_ADC_SetCommonPathInternalCh>
 8004bfe:	e01d      	b.n	8004c3c <HAL_ADC_ConfigChannel+0x398>
 8004c00:	80000004 	.word	0x80000004
 8004c04:	40012708 	.word	0x40012708
 8004c08:	b0001000 	.word	0xb0001000
 8004c0c:	20000004 	.word	0x20000004
 8004c10:	00030d40 	.word	0x00030d40
 8004c14:	b8004000 	.word	0xb8004000
 8004c18:	b4002000 	.word	0xb4002000
 8004c1c:	ff7fffff 	.word	0xff7fffff
 8004c20:	feffffff 	.word	0xfeffffff
 8004c24:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c2c:	2220      	movs	r2, #32
 8004c2e:	431a      	orrs	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004c34:	2317      	movs	r3, #23
 8004c36:	18fb      	adds	r3, r7, r3
 8004c38:	2201      	movs	r2, #1
 8004c3a:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	2254      	movs	r2, #84	@ 0x54
 8004c40:	2100      	movs	r1, #0
 8004c42:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8004c44:	2317      	movs	r3, #23
 8004c46:	18fb      	adds	r3, r7, r3
 8004c48:	781b      	ldrb	r3, [r3, #0]
}
 8004c4a:	0018      	movs	r0, r3
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	b006      	add	sp, #24
 8004c50:	bd80      	pop	{r7, pc}
 8004c52:	46c0      	nop			@ (mov r8, r8)

08004c54 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004c54:	b580      	push	{r7, lr}
 8004c56:	b084      	sub	sp, #16
 8004c58:	af00      	add	r7, sp, #0
 8004c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	0018      	movs	r0, r3
 8004c66:	f7ff fa93 	bl	8004190 <LL_ADC_IsEnabled>
 8004c6a:	1e03      	subs	r3, r0, #0
 8004c6c:	d000      	beq.n	8004c70 <ADC_Enable+0x1c>
 8004c6e:	e069      	b.n	8004d44 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	4a36      	ldr	r2, [pc, #216]	@ (8004d50 <ADC_Enable+0xfc>)
 8004c78:	4013      	ands	r3, r2
 8004c7a:	d00d      	beq.n	8004c98 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c80:	2210      	movs	r2, #16
 8004c82:	431a      	orrs	r2, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	431a      	orrs	r2, r3
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e056      	b.n	8004d46 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	0018      	movs	r0, r3
 8004c9e:	f7ff fa65 	bl	800416c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8004ca2:	4b2c      	ldr	r3, [pc, #176]	@ (8004d54 <ADC_Enable+0x100>)
 8004ca4:	0018      	movs	r0, r3
 8004ca6:	f7ff f97b 	bl	8003fa0 <LL_ADC_GetCommonPathInternalCh>
 8004caa:	0002      	movs	r2, r0
 8004cac:	2380      	movs	r3, #128	@ 0x80
 8004cae:	041b      	lsls	r3, r3, #16
 8004cb0:	4013      	ands	r3, r2
 8004cb2:	d00f      	beq.n	8004cd4 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004cb4:	4b28      	ldr	r3, [pc, #160]	@ (8004d58 <ADC_Enable+0x104>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4928      	ldr	r1, [pc, #160]	@ (8004d5c <ADC_Enable+0x108>)
 8004cba:	0018      	movs	r0, r3
 8004cbc:	f7fb fa20 	bl	8000100 <__udivsi3>
 8004cc0:	0003      	movs	r3, r0
 8004cc2:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8004cc4:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004cc6:	e002      	b.n	8004cce <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8004cc8:	68bb      	ldr	r3, [r7, #8]
 8004cca:	3b01      	subs	r3, #1
 8004ccc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004cce:	68bb      	ldr	r3, [r7, #8]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1f9      	bne.n	8004cc8 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	7e5b      	ldrb	r3, [r3, #25]
 8004cd8:	2b01      	cmp	r3, #1
 8004cda:	d033      	beq.n	8004d44 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8004cdc:	f7ff f91e 	bl	8003f1c <HAL_GetTick>
 8004ce0:	0003      	movs	r3, r0
 8004ce2:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004ce4:	e027      	b.n	8004d36 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	0018      	movs	r0, r3
 8004cec:	f7ff fa50 	bl	8004190 <LL_ADC_IsEnabled>
 8004cf0:	1e03      	subs	r3, r0, #0
 8004cf2:	d104      	bne.n	8004cfe <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	0018      	movs	r0, r3
 8004cfa:	f7ff fa37 	bl	800416c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004cfe:	f7ff f90d 	bl	8003f1c <HAL_GetTick>
 8004d02:	0002      	movs	r2, r0
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	1ad3      	subs	r3, r2, r3
 8004d08:	2b02      	cmp	r3, #2
 8004d0a:	d914      	bls.n	8004d36 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	2201      	movs	r2, #1
 8004d14:	4013      	ands	r3, r2
 8004d16:	2b01      	cmp	r3, #1
 8004d18:	d00d      	beq.n	8004d36 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d1e:	2210      	movs	r2, #16
 8004d20:	431a      	orrs	r2, r3
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d2a:	2201      	movs	r2, #1
 8004d2c:	431a      	orrs	r2, r3
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8004d32:	2301      	movs	r3, #1
 8004d34:	e007      	b.n	8004d46 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	4013      	ands	r3, r2
 8004d40:	2b01      	cmp	r3, #1
 8004d42:	d1d0      	bne.n	8004ce6 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004d44:	2300      	movs	r3, #0
}
 8004d46:	0018      	movs	r0, r3
 8004d48:	46bd      	mov	sp, r7
 8004d4a:	b004      	add	sp, #16
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	46c0      	nop			@ (mov r8, r8)
 8004d50:	80000017 	.word	0x80000017
 8004d54:	40012708 	.word	0x40012708
 8004d58:	20000004 	.word	0x20000004
 8004d5c:	00030d40 	.word	0x00030d40

08004d60 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b082      	sub	sp, #8
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004d68:	46c0      	nop			@ (mov r8, r8)
 8004d6a:	46bd      	mov	sp, r7
 8004d6c:	b002      	add	sp, #8
 8004d6e:	bd80      	pop	{r7, pc}

08004d70 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004d70:	b580      	push	{r7, lr}
 8004d72:	b082      	sub	sp, #8
 8004d74:	af00      	add	r7, sp, #0
 8004d76:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004d78:	46c0      	nop			@ (mov r8, r8)
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	b002      	add	sp, #8
 8004d7e:	bd80      	pop	{r7, pc}

08004d80 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004d80:	b580      	push	{r7, lr}
 8004d82:	b082      	sub	sp, #8
 8004d84:	af00      	add	r7, sp, #0
 8004d86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004d88:	46c0      	nop			@ (mov r8, r8)
 8004d8a:	46bd      	mov	sp, r7
 8004d8c:	b002      	add	sp, #8
 8004d8e:	bd80      	pop	{r7, pc}

08004d90 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b082      	sub	sp, #8
 8004d94:	af00      	add	r7, sp, #0
 8004d96:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8004d98:	46c0      	nop			@ (mov r8, r8)
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	b002      	add	sp, #8
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b082      	sub	sp, #8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	0002      	movs	r2, r0
 8004da8:	1dfb      	adds	r3, r7, #7
 8004daa:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004dac:	1dfb      	adds	r3, r7, #7
 8004dae:	781b      	ldrb	r3, [r3, #0]
 8004db0:	2b7f      	cmp	r3, #127	@ 0x7f
 8004db2:	d809      	bhi.n	8004dc8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004db4:	1dfb      	adds	r3, r7, #7
 8004db6:	781b      	ldrb	r3, [r3, #0]
 8004db8:	001a      	movs	r2, r3
 8004dba:	231f      	movs	r3, #31
 8004dbc:	401a      	ands	r2, r3
 8004dbe:	4b04      	ldr	r3, [pc, #16]	@ (8004dd0 <__NVIC_EnableIRQ+0x30>)
 8004dc0:	2101      	movs	r1, #1
 8004dc2:	4091      	lsls	r1, r2
 8004dc4:	000a      	movs	r2, r1
 8004dc6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8004dc8:	46c0      	nop			@ (mov r8, r8)
 8004dca:	46bd      	mov	sp, r7
 8004dcc:	b002      	add	sp, #8
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	e000e100 	.word	0xe000e100

08004dd4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004dd4:	b590      	push	{r4, r7, lr}
 8004dd6:	b083      	sub	sp, #12
 8004dd8:	af00      	add	r7, sp, #0
 8004dda:	0002      	movs	r2, r0
 8004ddc:	6039      	str	r1, [r7, #0]
 8004dde:	1dfb      	adds	r3, r7, #7
 8004de0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004de2:	1dfb      	adds	r3, r7, #7
 8004de4:	781b      	ldrb	r3, [r3, #0]
 8004de6:	2b7f      	cmp	r3, #127	@ 0x7f
 8004de8:	d828      	bhi.n	8004e3c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004dea:	4a2f      	ldr	r2, [pc, #188]	@ (8004ea8 <__NVIC_SetPriority+0xd4>)
 8004dec:	1dfb      	adds	r3, r7, #7
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	b25b      	sxtb	r3, r3
 8004df2:	089b      	lsrs	r3, r3, #2
 8004df4:	33c0      	adds	r3, #192	@ 0xc0
 8004df6:	009b      	lsls	r3, r3, #2
 8004df8:	589b      	ldr	r3, [r3, r2]
 8004dfa:	1dfa      	adds	r2, r7, #7
 8004dfc:	7812      	ldrb	r2, [r2, #0]
 8004dfe:	0011      	movs	r1, r2
 8004e00:	2203      	movs	r2, #3
 8004e02:	400a      	ands	r2, r1
 8004e04:	00d2      	lsls	r2, r2, #3
 8004e06:	21ff      	movs	r1, #255	@ 0xff
 8004e08:	4091      	lsls	r1, r2
 8004e0a:	000a      	movs	r2, r1
 8004e0c:	43d2      	mvns	r2, r2
 8004e0e:	401a      	ands	r2, r3
 8004e10:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	019b      	lsls	r3, r3, #6
 8004e16:	22ff      	movs	r2, #255	@ 0xff
 8004e18:	401a      	ands	r2, r3
 8004e1a:	1dfb      	adds	r3, r7, #7
 8004e1c:	781b      	ldrb	r3, [r3, #0]
 8004e1e:	0018      	movs	r0, r3
 8004e20:	2303      	movs	r3, #3
 8004e22:	4003      	ands	r3, r0
 8004e24:	00db      	lsls	r3, r3, #3
 8004e26:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e28:	481f      	ldr	r0, [pc, #124]	@ (8004ea8 <__NVIC_SetPriority+0xd4>)
 8004e2a:	1dfb      	adds	r3, r7, #7
 8004e2c:	781b      	ldrb	r3, [r3, #0]
 8004e2e:	b25b      	sxtb	r3, r3
 8004e30:	089b      	lsrs	r3, r3, #2
 8004e32:	430a      	orrs	r2, r1
 8004e34:	33c0      	adds	r3, #192	@ 0xc0
 8004e36:	009b      	lsls	r3, r3, #2
 8004e38:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8004e3a:	e031      	b.n	8004ea0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e3c:	4a1b      	ldr	r2, [pc, #108]	@ (8004eac <__NVIC_SetPriority+0xd8>)
 8004e3e:	1dfb      	adds	r3, r7, #7
 8004e40:	781b      	ldrb	r3, [r3, #0]
 8004e42:	0019      	movs	r1, r3
 8004e44:	230f      	movs	r3, #15
 8004e46:	400b      	ands	r3, r1
 8004e48:	3b08      	subs	r3, #8
 8004e4a:	089b      	lsrs	r3, r3, #2
 8004e4c:	3306      	adds	r3, #6
 8004e4e:	009b      	lsls	r3, r3, #2
 8004e50:	18d3      	adds	r3, r2, r3
 8004e52:	3304      	adds	r3, #4
 8004e54:	681b      	ldr	r3, [r3, #0]
 8004e56:	1dfa      	adds	r2, r7, #7
 8004e58:	7812      	ldrb	r2, [r2, #0]
 8004e5a:	0011      	movs	r1, r2
 8004e5c:	2203      	movs	r2, #3
 8004e5e:	400a      	ands	r2, r1
 8004e60:	00d2      	lsls	r2, r2, #3
 8004e62:	21ff      	movs	r1, #255	@ 0xff
 8004e64:	4091      	lsls	r1, r2
 8004e66:	000a      	movs	r2, r1
 8004e68:	43d2      	mvns	r2, r2
 8004e6a:	401a      	ands	r2, r3
 8004e6c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	019b      	lsls	r3, r3, #6
 8004e72:	22ff      	movs	r2, #255	@ 0xff
 8004e74:	401a      	ands	r2, r3
 8004e76:	1dfb      	adds	r3, r7, #7
 8004e78:	781b      	ldrb	r3, [r3, #0]
 8004e7a:	0018      	movs	r0, r3
 8004e7c:	2303      	movs	r3, #3
 8004e7e:	4003      	ands	r3, r0
 8004e80:	00db      	lsls	r3, r3, #3
 8004e82:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004e84:	4809      	ldr	r0, [pc, #36]	@ (8004eac <__NVIC_SetPriority+0xd8>)
 8004e86:	1dfb      	adds	r3, r7, #7
 8004e88:	781b      	ldrb	r3, [r3, #0]
 8004e8a:	001c      	movs	r4, r3
 8004e8c:	230f      	movs	r3, #15
 8004e8e:	4023      	ands	r3, r4
 8004e90:	3b08      	subs	r3, #8
 8004e92:	089b      	lsrs	r3, r3, #2
 8004e94:	430a      	orrs	r2, r1
 8004e96:	3306      	adds	r3, #6
 8004e98:	009b      	lsls	r3, r3, #2
 8004e9a:	18c3      	adds	r3, r0, r3
 8004e9c:	3304      	adds	r3, #4
 8004e9e:	601a      	str	r2, [r3, #0]
}
 8004ea0:	46c0      	nop			@ (mov r8, r8)
 8004ea2:	46bd      	mov	sp, r7
 8004ea4:	b003      	add	sp, #12
 8004ea6:	bd90      	pop	{r4, r7, pc}
 8004ea8:	e000e100 	.word	0xe000e100
 8004eac:	e000ed00 	.word	0xe000ed00

08004eb0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b082      	sub	sp, #8
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	1e5a      	subs	r2, r3, #1
 8004ebc:	2380      	movs	r3, #128	@ 0x80
 8004ebe:	045b      	lsls	r3, r3, #17
 8004ec0:	429a      	cmp	r2, r3
 8004ec2:	d301      	bcc.n	8004ec8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e010      	b.n	8004eea <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef4 <SysTick_Config+0x44>)
 8004eca:	687a      	ldr	r2, [r7, #4]
 8004ecc:	3a01      	subs	r2, #1
 8004ece:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004ed0:	2301      	movs	r3, #1
 8004ed2:	425b      	negs	r3, r3
 8004ed4:	2103      	movs	r1, #3
 8004ed6:	0018      	movs	r0, r3
 8004ed8:	f7ff ff7c 	bl	8004dd4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004edc:	4b05      	ldr	r3, [pc, #20]	@ (8004ef4 <SysTick_Config+0x44>)
 8004ede:	2200      	movs	r2, #0
 8004ee0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004ee2:	4b04      	ldr	r3, [pc, #16]	@ (8004ef4 <SysTick_Config+0x44>)
 8004ee4:	2207      	movs	r2, #7
 8004ee6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004ee8:	2300      	movs	r3, #0
}
 8004eea:	0018      	movs	r0, r3
 8004eec:	46bd      	mov	sp, r7
 8004eee:	b002      	add	sp, #8
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	46c0      	nop			@ (mov r8, r8)
 8004ef4:	e000e010 	.word	0xe000e010

08004ef8 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	60b9      	str	r1, [r7, #8]
 8004f00:	607a      	str	r2, [r7, #4]
 8004f02:	210f      	movs	r1, #15
 8004f04:	187b      	adds	r3, r7, r1
 8004f06:	1c02      	adds	r2, r0, #0
 8004f08:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8004f0a:	68ba      	ldr	r2, [r7, #8]
 8004f0c:	187b      	adds	r3, r7, r1
 8004f0e:	781b      	ldrb	r3, [r3, #0]
 8004f10:	b25b      	sxtb	r3, r3
 8004f12:	0011      	movs	r1, r2
 8004f14:	0018      	movs	r0, r3
 8004f16:	f7ff ff5d 	bl	8004dd4 <__NVIC_SetPriority>
}
 8004f1a:	46c0      	nop			@ (mov r8, r8)
 8004f1c:	46bd      	mov	sp, r7
 8004f1e:	b004      	add	sp, #16
 8004f20:	bd80      	pop	{r7, pc}

08004f22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004f22:	b580      	push	{r7, lr}
 8004f24:	b082      	sub	sp, #8
 8004f26:	af00      	add	r7, sp, #0
 8004f28:	0002      	movs	r2, r0
 8004f2a:	1dfb      	adds	r3, r7, #7
 8004f2c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004f2e:	1dfb      	adds	r3, r7, #7
 8004f30:	781b      	ldrb	r3, [r3, #0]
 8004f32:	b25b      	sxtb	r3, r3
 8004f34:	0018      	movs	r0, r3
 8004f36:	f7ff ff33 	bl	8004da0 <__NVIC_EnableIRQ>
}
 8004f3a:	46c0      	nop			@ (mov r8, r8)
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	b002      	add	sp, #8
 8004f40:	bd80      	pop	{r7, pc}

08004f42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004f42:	b580      	push	{r7, lr}
 8004f44:	b082      	sub	sp, #8
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	0018      	movs	r0, r3
 8004f4e:	f7ff ffaf 	bl	8004eb0 <SysTick_Config>
 8004f52:	0003      	movs	r3, r0
}
 8004f54:	0018      	movs	r0, r3
 8004f56:	46bd      	mov	sp, r7
 8004f58:	b002      	add	sp, #8
 8004f5a:	bd80      	pop	{r7, pc}

08004f5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004f5c:	b580      	push	{r7, lr}
 8004f5e:	b086      	sub	sp, #24
 8004f60:	af00      	add	r7, sp, #0
 8004f62:	6078      	str	r0, [r7, #4]
 8004f64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004f66:	2300      	movs	r3, #0
 8004f68:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004f6a:	e147      	b.n	80051fc <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004f6c:	683b      	ldr	r3, [r7, #0]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	2101      	movs	r1, #1
 8004f72:	697a      	ldr	r2, [r7, #20]
 8004f74:	4091      	lsls	r1, r2
 8004f76:	000a      	movs	r2, r1
 8004f78:	4013      	ands	r3, r2
 8004f7a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d100      	bne.n	8004f84 <HAL_GPIO_Init+0x28>
 8004f82:	e138      	b.n	80051f6 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004f84:	683b      	ldr	r3, [r7, #0]
 8004f86:	685b      	ldr	r3, [r3, #4]
 8004f88:	2203      	movs	r2, #3
 8004f8a:	4013      	ands	r3, r2
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	d005      	beq.n	8004f9c <HAL_GPIO_Init+0x40>
 8004f90:	683b      	ldr	r3, [r7, #0]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	2203      	movs	r2, #3
 8004f96:	4013      	ands	r3, r2
 8004f98:	2b02      	cmp	r3, #2
 8004f9a:	d130      	bne.n	8004ffe <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	005b      	lsls	r3, r3, #1
 8004fa6:	2203      	movs	r2, #3
 8004fa8:	409a      	lsls	r2, r3
 8004faa:	0013      	movs	r3, r2
 8004fac:	43da      	mvns	r2, r3
 8004fae:	693b      	ldr	r3, [r7, #16]
 8004fb0:	4013      	ands	r3, r2
 8004fb2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004fb4:	683b      	ldr	r3, [r7, #0]
 8004fb6:	68da      	ldr	r2, [r3, #12]
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	005b      	lsls	r3, r3, #1
 8004fbc:	409a      	lsls	r2, r3
 8004fbe:	0013      	movs	r3, r2
 8004fc0:	693a      	ldr	r2, [r7, #16]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	693a      	ldr	r2, [r7, #16]
 8004fca:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004fd2:	2201      	movs	r2, #1
 8004fd4:	697b      	ldr	r3, [r7, #20]
 8004fd6:	409a      	lsls	r2, r3
 8004fd8:	0013      	movs	r3, r2
 8004fda:	43da      	mvns	r2, r3
 8004fdc:	693b      	ldr	r3, [r7, #16]
 8004fde:	4013      	ands	r3, r2
 8004fe0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	091b      	lsrs	r3, r3, #4
 8004fe8:	2201      	movs	r2, #1
 8004fea:	401a      	ands	r2, r3
 8004fec:	697b      	ldr	r3, [r7, #20]
 8004fee:	409a      	lsls	r2, r3
 8004ff0:	0013      	movs	r3, r2
 8004ff2:	693a      	ldr	r2, [r7, #16]
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	693a      	ldr	r2, [r7, #16]
 8004ffc:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ffe:	683b      	ldr	r3, [r7, #0]
 8005000:	685b      	ldr	r3, [r3, #4]
 8005002:	2203      	movs	r2, #3
 8005004:	4013      	ands	r3, r2
 8005006:	2b03      	cmp	r3, #3
 8005008:	d017      	beq.n	800503a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	68db      	ldr	r3, [r3, #12]
 800500e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8005010:	697b      	ldr	r3, [r7, #20]
 8005012:	005b      	lsls	r3, r3, #1
 8005014:	2203      	movs	r2, #3
 8005016:	409a      	lsls	r2, r3
 8005018:	0013      	movs	r3, r2
 800501a:	43da      	mvns	r2, r3
 800501c:	693b      	ldr	r3, [r7, #16]
 800501e:	4013      	ands	r3, r2
 8005020:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8005022:	683b      	ldr	r3, [r7, #0]
 8005024:	689a      	ldr	r2, [r3, #8]
 8005026:	697b      	ldr	r3, [r7, #20]
 8005028:	005b      	lsls	r3, r3, #1
 800502a:	409a      	lsls	r2, r3
 800502c:	0013      	movs	r3, r2
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	4313      	orrs	r3, r2
 8005032:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	693a      	ldr	r2, [r7, #16]
 8005038:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800503a:	683b      	ldr	r3, [r7, #0]
 800503c:	685b      	ldr	r3, [r3, #4]
 800503e:	2203      	movs	r2, #3
 8005040:	4013      	ands	r3, r2
 8005042:	2b02      	cmp	r3, #2
 8005044:	d123      	bne.n	800508e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	08da      	lsrs	r2, r3, #3
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	3208      	adds	r2, #8
 800504e:	0092      	lsls	r2, r2, #2
 8005050:	58d3      	ldr	r3, [r2, r3]
 8005052:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	2207      	movs	r2, #7
 8005058:	4013      	ands	r3, r2
 800505a:	009b      	lsls	r3, r3, #2
 800505c:	220f      	movs	r2, #15
 800505e:	409a      	lsls	r2, r3
 8005060:	0013      	movs	r3, r2
 8005062:	43da      	mvns	r2, r3
 8005064:	693b      	ldr	r3, [r7, #16]
 8005066:	4013      	ands	r3, r2
 8005068:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	691a      	ldr	r2, [r3, #16]
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	2107      	movs	r1, #7
 8005072:	400b      	ands	r3, r1
 8005074:	009b      	lsls	r3, r3, #2
 8005076:	409a      	lsls	r2, r3
 8005078:	0013      	movs	r3, r2
 800507a:	693a      	ldr	r2, [r7, #16]
 800507c:	4313      	orrs	r3, r2
 800507e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005080:	697b      	ldr	r3, [r7, #20]
 8005082:	08da      	lsrs	r2, r3, #3
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	3208      	adds	r2, #8
 8005088:	0092      	lsls	r2, r2, #2
 800508a:	6939      	ldr	r1, [r7, #16]
 800508c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005094:	697b      	ldr	r3, [r7, #20]
 8005096:	005b      	lsls	r3, r3, #1
 8005098:	2203      	movs	r2, #3
 800509a:	409a      	lsls	r2, r3
 800509c:	0013      	movs	r3, r2
 800509e:	43da      	mvns	r2, r3
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	4013      	ands	r3, r2
 80050a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	685b      	ldr	r3, [r3, #4]
 80050aa:	2203      	movs	r2, #3
 80050ac:	401a      	ands	r2, r3
 80050ae:	697b      	ldr	r3, [r7, #20]
 80050b0:	005b      	lsls	r3, r3, #1
 80050b2:	409a      	lsls	r2, r3
 80050b4:	0013      	movs	r3, r2
 80050b6:	693a      	ldr	r2, [r7, #16]
 80050b8:	4313      	orrs	r3, r2
 80050ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	693a      	ldr	r2, [r7, #16]
 80050c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80050c2:	683b      	ldr	r3, [r7, #0]
 80050c4:	685a      	ldr	r2, [r3, #4]
 80050c6:	23c0      	movs	r3, #192	@ 0xc0
 80050c8:	029b      	lsls	r3, r3, #10
 80050ca:	4013      	ands	r3, r2
 80050cc:	d100      	bne.n	80050d0 <HAL_GPIO_Init+0x174>
 80050ce:	e092      	b.n	80051f6 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 80050d0:	4a50      	ldr	r2, [pc, #320]	@ (8005214 <HAL_GPIO_Init+0x2b8>)
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	089b      	lsrs	r3, r3, #2
 80050d6:	3318      	adds	r3, #24
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	589b      	ldr	r3, [r3, r2]
 80050dc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	2203      	movs	r2, #3
 80050e2:	4013      	ands	r3, r2
 80050e4:	00db      	lsls	r3, r3, #3
 80050e6:	220f      	movs	r2, #15
 80050e8:	409a      	lsls	r2, r3
 80050ea:	0013      	movs	r3, r2
 80050ec:	43da      	mvns	r2, r3
 80050ee:	693b      	ldr	r3, [r7, #16]
 80050f0:	4013      	ands	r3, r2
 80050f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 80050f4:	687a      	ldr	r2, [r7, #4]
 80050f6:	23a0      	movs	r3, #160	@ 0xa0
 80050f8:	05db      	lsls	r3, r3, #23
 80050fa:	429a      	cmp	r2, r3
 80050fc:	d013      	beq.n	8005126 <HAL_GPIO_Init+0x1ca>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	4a45      	ldr	r2, [pc, #276]	@ (8005218 <HAL_GPIO_Init+0x2bc>)
 8005102:	4293      	cmp	r3, r2
 8005104:	d00d      	beq.n	8005122 <HAL_GPIO_Init+0x1c6>
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	4a44      	ldr	r2, [pc, #272]	@ (800521c <HAL_GPIO_Init+0x2c0>)
 800510a:	4293      	cmp	r3, r2
 800510c:	d007      	beq.n	800511e <HAL_GPIO_Init+0x1c2>
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	4a43      	ldr	r2, [pc, #268]	@ (8005220 <HAL_GPIO_Init+0x2c4>)
 8005112:	4293      	cmp	r3, r2
 8005114:	d101      	bne.n	800511a <HAL_GPIO_Init+0x1be>
 8005116:	2303      	movs	r3, #3
 8005118:	e006      	b.n	8005128 <HAL_GPIO_Init+0x1cc>
 800511a:	2305      	movs	r3, #5
 800511c:	e004      	b.n	8005128 <HAL_GPIO_Init+0x1cc>
 800511e:	2302      	movs	r3, #2
 8005120:	e002      	b.n	8005128 <HAL_GPIO_Init+0x1cc>
 8005122:	2301      	movs	r3, #1
 8005124:	e000      	b.n	8005128 <HAL_GPIO_Init+0x1cc>
 8005126:	2300      	movs	r3, #0
 8005128:	697a      	ldr	r2, [r7, #20]
 800512a:	2103      	movs	r1, #3
 800512c:	400a      	ands	r2, r1
 800512e:	00d2      	lsls	r2, r2, #3
 8005130:	4093      	lsls	r3, r2
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	4313      	orrs	r3, r2
 8005136:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8005138:	4936      	ldr	r1, [pc, #216]	@ (8005214 <HAL_GPIO_Init+0x2b8>)
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	089b      	lsrs	r3, r3, #2
 800513e:	3318      	adds	r3, #24
 8005140:	009b      	lsls	r3, r3, #2
 8005142:	693a      	ldr	r2, [r7, #16]
 8005144:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005146:	4b33      	ldr	r3, [pc, #204]	@ (8005214 <HAL_GPIO_Init+0x2b8>)
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800514c:	68fb      	ldr	r3, [r7, #12]
 800514e:	43da      	mvns	r2, r3
 8005150:	693b      	ldr	r3, [r7, #16]
 8005152:	4013      	ands	r3, r2
 8005154:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	685a      	ldr	r2, [r3, #4]
 800515a:	2380      	movs	r3, #128	@ 0x80
 800515c:	035b      	lsls	r3, r3, #13
 800515e:	4013      	ands	r3, r2
 8005160:	d003      	beq.n	800516a <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8005162:	693a      	ldr	r2, [r7, #16]
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	4313      	orrs	r3, r2
 8005168:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800516a:	4b2a      	ldr	r3, [pc, #168]	@ (8005214 <HAL_GPIO_Init+0x2b8>)
 800516c:	693a      	ldr	r2, [r7, #16]
 800516e:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8005170:	4b28      	ldr	r3, [pc, #160]	@ (8005214 <HAL_GPIO_Init+0x2b8>)
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	43da      	mvns	r2, r3
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	4013      	ands	r3, r2
 800517e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005180:	683b      	ldr	r3, [r7, #0]
 8005182:	685a      	ldr	r2, [r3, #4]
 8005184:	2380      	movs	r3, #128	@ 0x80
 8005186:	039b      	lsls	r3, r3, #14
 8005188:	4013      	ands	r3, r2
 800518a:	d003      	beq.n	8005194 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 800518c:	693a      	ldr	r2, [r7, #16]
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	4313      	orrs	r3, r2
 8005192:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005194:	4b1f      	ldr	r3, [pc, #124]	@ (8005214 <HAL_GPIO_Init+0x2b8>)
 8005196:	693a      	ldr	r2, [r7, #16]
 8005198:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800519a:	4a1e      	ldr	r2, [pc, #120]	@ (8005214 <HAL_GPIO_Init+0x2b8>)
 800519c:	2384      	movs	r3, #132	@ 0x84
 800519e:	58d3      	ldr	r3, [r2, r3]
 80051a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	43da      	mvns	r2, r3
 80051a6:	693b      	ldr	r3, [r7, #16]
 80051a8:	4013      	ands	r3, r2
 80051aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80051ac:	683b      	ldr	r3, [r7, #0]
 80051ae:	685a      	ldr	r2, [r3, #4]
 80051b0:	2380      	movs	r3, #128	@ 0x80
 80051b2:	029b      	lsls	r3, r3, #10
 80051b4:	4013      	ands	r3, r2
 80051b6:	d003      	beq.n	80051c0 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80051b8:	693a      	ldr	r2, [r7, #16]
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	4313      	orrs	r3, r2
 80051be:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80051c0:	4914      	ldr	r1, [pc, #80]	@ (8005214 <HAL_GPIO_Init+0x2b8>)
 80051c2:	2284      	movs	r2, #132	@ 0x84
 80051c4:	693b      	ldr	r3, [r7, #16]
 80051c6:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 80051c8:	4a12      	ldr	r2, [pc, #72]	@ (8005214 <HAL_GPIO_Init+0x2b8>)
 80051ca:	2380      	movs	r3, #128	@ 0x80
 80051cc:	58d3      	ldr	r3, [r2, r3]
 80051ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	43da      	mvns	r2, r3
 80051d4:	693b      	ldr	r3, [r7, #16]
 80051d6:	4013      	ands	r3, r2
 80051d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	685a      	ldr	r2, [r3, #4]
 80051de:	2380      	movs	r3, #128	@ 0x80
 80051e0:	025b      	lsls	r3, r3, #9
 80051e2:	4013      	ands	r3, r2
 80051e4:	d003      	beq.n	80051ee <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 80051e6:	693a      	ldr	r2, [r7, #16]
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	4313      	orrs	r3, r2
 80051ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80051ee:	4909      	ldr	r1, [pc, #36]	@ (8005214 <HAL_GPIO_Init+0x2b8>)
 80051f0:	2280      	movs	r2, #128	@ 0x80
 80051f2:	693b      	ldr	r3, [r7, #16]
 80051f4:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 80051f6:	697b      	ldr	r3, [r7, #20]
 80051f8:	3301      	adds	r3, #1
 80051fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	681a      	ldr	r2, [r3, #0]
 8005200:	697b      	ldr	r3, [r7, #20]
 8005202:	40da      	lsrs	r2, r3
 8005204:	1e13      	subs	r3, r2, #0
 8005206:	d000      	beq.n	800520a <HAL_GPIO_Init+0x2ae>
 8005208:	e6b0      	b.n	8004f6c <HAL_GPIO_Init+0x10>
  }
}
 800520a:	46c0      	nop			@ (mov r8, r8)
 800520c:	46c0      	nop			@ (mov r8, r8)
 800520e:	46bd      	mov	sp, r7
 8005210:	b006      	add	sp, #24
 8005212:	bd80      	pop	{r7, pc}
 8005214:	40021800 	.word	0x40021800
 8005218:	50000400 	.word	0x50000400
 800521c:	50000800 	.word	0x50000800
 8005220:	50000c00 	.word	0x50000c00

08005224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005224:	b580      	push	{r7, lr}
 8005226:	b082      	sub	sp, #8
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	0008      	movs	r0, r1
 800522e:	0011      	movs	r1, r2
 8005230:	1cbb      	adds	r3, r7, #2
 8005232:	1c02      	adds	r2, r0, #0
 8005234:	801a      	strh	r2, [r3, #0]
 8005236:	1c7b      	adds	r3, r7, #1
 8005238:	1c0a      	adds	r2, r1, #0
 800523a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800523c:	1c7b      	adds	r3, r7, #1
 800523e:	781b      	ldrb	r3, [r3, #0]
 8005240:	2b00      	cmp	r3, #0
 8005242:	d004      	beq.n	800524e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005244:	1cbb      	adds	r3, r7, #2
 8005246:	881a      	ldrh	r2, [r3, #0]
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800524c:	e003      	b.n	8005256 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800524e:	1cbb      	adds	r3, r7, #2
 8005250:	881a      	ldrh	r2, [r3, #0]
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005256:	46c0      	nop			@ (mov r8, r8)
 8005258:	46bd      	mov	sp, r7
 800525a:	b002      	add	sp, #8
 800525c:	bd80      	pop	{r7, pc}
	...

08005260 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b084      	sub	sp, #16
 8005264:	af00      	add	r7, sp, #0
 8005266:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8005268:	4b19      	ldr	r3, [pc, #100]	@ (80052d0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a19      	ldr	r2, [pc, #100]	@ (80052d4 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800526e:	4013      	ands	r3, r2
 8005270:	0019      	movs	r1, r3
 8005272:	4b17      	ldr	r3, [pc, #92]	@ (80052d0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	430a      	orrs	r2, r1
 8005278:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	2380      	movs	r3, #128	@ 0x80
 800527e:	009b      	lsls	r3, r3, #2
 8005280:	429a      	cmp	r2, r3
 8005282:	d11f      	bne.n	80052c4 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8005284:	4b14      	ldr	r3, [pc, #80]	@ (80052d8 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8005286:	681a      	ldr	r2, [r3, #0]
 8005288:	0013      	movs	r3, r2
 800528a:	005b      	lsls	r3, r3, #1
 800528c:	189b      	adds	r3, r3, r2
 800528e:	005b      	lsls	r3, r3, #1
 8005290:	4912      	ldr	r1, [pc, #72]	@ (80052dc <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8005292:	0018      	movs	r0, r3
 8005294:	f7fa ff34 	bl	8000100 <__udivsi3>
 8005298:	0003      	movs	r3, r0
 800529a:	3301      	adds	r3, #1
 800529c:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800529e:	e008      	b.n	80052b2 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d003      	beq.n	80052ae <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	3b01      	subs	r3, #1
 80052aa:	60fb      	str	r3, [r7, #12]
 80052ac:	e001      	b.n	80052b2 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80052ae:	2303      	movs	r3, #3
 80052b0:	e009      	b.n	80052c6 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80052b2:	4b07      	ldr	r3, [pc, #28]	@ (80052d0 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80052b4:	695a      	ldr	r2, [r3, #20]
 80052b6:	2380      	movs	r3, #128	@ 0x80
 80052b8:	00db      	lsls	r3, r3, #3
 80052ba:	401a      	ands	r2, r3
 80052bc:	2380      	movs	r3, #128	@ 0x80
 80052be:	00db      	lsls	r3, r3, #3
 80052c0:	429a      	cmp	r2, r3
 80052c2:	d0ed      	beq.n	80052a0 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80052c4:	2300      	movs	r3, #0
}
 80052c6:	0018      	movs	r0, r3
 80052c8:	46bd      	mov	sp, r7
 80052ca:	b004      	add	sp, #16
 80052cc:	bd80      	pop	{r7, pc}
 80052ce:	46c0      	nop			@ (mov r8, r8)
 80052d0:	40007000 	.word	0x40007000
 80052d4:	fffff9ff 	.word	0xfffff9ff
 80052d8:	20000004 	.word	0x20000004
 80052dc:	000f4240 	.word	0x000f4240

080052e0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b088      	sub	sp, #32
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d101      	bne.n	80052f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e2f3      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	2201      	movs	r2, #1
 80052f8:	4013      	ands	r3, r2
 80052fa:	d100      	bne.n	80052fe <HAL_RCC_OscConfig+0x1e>
 80052fc:	e07c      	b.n	80053f8 <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80052fe:	4bc3      	ldr	r3, [pc, #780]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005300:	689b      	ldr	r3, [r3, #8]
 8005302:	2238      	movs	r2, #56	@ 0x38
 8005304:	4013      	ands	r3, r2
 8005306:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005308:	4bc0      	ldr	r3, [pc, #768]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 800530a:	68db      	ldr	r3, [r3, #12]
 800530c:	2203      	movs	r2, #3
 800530e:	4013      	ands	r3, r2
 8005310:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8005312:	69bb      	ldr	r3, [r7, #24]
 8005314:	2b10      	cmp	r3, #16
 8005316:	d102      	bne.n	800531e <HAL_RCC_OscConfig+0x3e>
 8005318:	697b      	ldr	r3, [r7, #20]
 800531a:	2b03      	cmp	r3, #3
 800531c:	d002      	beq.n	8005324 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 800531e:	69bb      	ldr	r3, [r7, #24]
 8005320:	2b08      	cmp	r3, #8
 8005322:	d10b      	bne.n	800533c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005324:	4bb9      	ldr	r3, [pc, #740]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	2380      	movs	r3, #128	@ 0x80
 800532a:	029b      	lsls	r3, r3, #10
 800532c:	4013      	ands	r3, r2
 800532e:	d062      	beq.n	80053f6 <HAL_RCC_OscConfig+0x116>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d15e      	bne.n	80053f6 <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8005338:	2301      	movs	r3, #1
 800533a:	e2ce      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	685a      	ldr	r2, [r3, #4]
 8005340:	2380      	movs	r3, #128	@ 0x80
 8005342:	025b      	lsls	r3, r3, #9
 8005344:	429a      	cmp	r2, r3
 8005346:	d107      	bne.n	8005358 <HAL_RCC_OscConfig+0x78>
 8005348:	4bb0      	ldr	r3, [pc, #704]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 800534a:	681a      	ldr	r2, [r3, #0]
 800534c:	4baf      	ldr	r3, [pc, #700]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 800534e:	2180      	movs	r1, #128	@ 0x80
 8005350:	0249      	lsls	r1, r1, #9
 8005352:	430a      	orrs	r2, r1
 8005354:	601a      	str	r2, [r3, #0]
 8005356:	e020      	b.n	800539a <HAL_RCC_OscConfig+0xba>
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	685a      	ldr	r2, [r3, #4]
 800535c:	23a0      	movs	r3, #160	@ 0xa0
 800535e:	02db      	lsls	r3, r3, #11
 8005360:	429a      	cmp	r2, r3
 8005362:	d10e      	bne.n	8005382 <HAL_RCC_OscConfig+0xa2>
 8005364:	4ba9      	ldr	r3, [pc, #676]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005366:	681a      	ldr	r2, [r3, #0]
 8005368:	4ba8      	ldr	r3, [pc, #672]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 800536a:	2180      	movs	r1, #128	@ 0x80
 800536c:	02c9      	lsls	r1, r1, #11
 800536e:	430a      	orrs	r2, r1
 8005370:	601a      	str	r2, [r3, #0]
 8005372:	4ba6      	ldr	r3, [pc, #664]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005374:	681a      	ldr	r2, [r3, #0]
 8005376:	4ba5      	ldr	r3, [pc, #660]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005378:	2180      	movs	r1, #128	@ 0x80
 800537a:	0249      	lsls	r1, r1, #9
 800537c:	430a      	orrs	r2, r1
 800537e:	601a      	str	r2, [r3, #0]
 8005380:	e00b      	b.n	800539a <HAL_RCC_OscConfig+0xba>
 8005382:	4ba2      	ldr	r3, [pc, #648]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005384:	681a      	ldr	r2, [r3, #0]
 8005386:	4ba1      	ldr	r3, [pc, #644]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005388:	49a1      	ldr	r1, [pc, #644]	@ (8005610 <HAL_RCC_OscConfig+0x330>)
 800538a:	400a      	ands	r2, r1
 800538c:	601a      	str	r2, [r3, #0]
 800538e:	4b9f      	ldr	r3, [pc, #636]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005390:	681a      	ldr	r2, [r3, #0]
 8005392:	4b9e      	ldr	r3, [pc, #632]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005394:	499f      	ldr	r1, [pc, #636]	@ (8005614 <HAL_RCC_OscConfig+0x334>)
 8005396:	400a      	ands	r2, r1
 8005398:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	685b      	ldr	r3, [r3, #4]
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d014      	beq.n	80053cc <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053a2:	f7fe fdbb 	bl	8003f1c <HAL_GetTick>
 80053a6:	0003      	movs	r3, r0
 80053a8:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053aa:	e008      	b.n	80053be <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053ac:	f7fe fdb6 	bl	8003f1c <HAL_GetTick>
 80053b0:	0002      	movs	r2, r0
 80053b2:	693b      	ldr	r3, [r7, #16]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	2b64      	cmp	r3, #100	@ 0x64
 80053b8:	d901      	bls.n	80053be <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 80053ba:	2303      	movs	r3, #3
 80053bc:	e28d      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80053be:	4b93      	ldr	r3, [pc, #588]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	2380      	movs	r3, #128	@ 0x80
 80053c4:	029b      	lsls	r3, r3, #10
 80053c6:	4013      	ands	r3, r2
 80053c8:	d0f0      	beq.n	80053ac <HAL_RCC_OscConfig+0xcc>
 80053ca:	e015      	b.n	80053f8 <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80053cc:	f7fe fda6 	bl	8003f1c <HAL_GetTick>
 80053d0:	0003      	movs	r3, r0
 80053d2:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053d4:	e008      	b.n	80053e8 <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80053d6:	f7fe fda1 	bl	8003f1c <HAL_GetTick>
 80053da:	0002      	movs	r2, r0
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	2b64      	cmp	r3, #100	@ 0x64
 80053e2:	d901      	bls.n	80053e8 <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	e278      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80053e8:	4b88      	ldr	r3, [pc, #544]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	2380      	movs	r3, #128	@ 0x80
 80053ee:	029b      	lsls	r3, r3, #10
 80053f0:	4013      	ands	r3, r2
 80053f2:	d1f0      	bne.n	80053d6 <HAL_RCC_OscConfig+0xf6>
 80053f4:	e000      	b.n	80053f8 <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80053f6:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	2202      	movs	r2, #2
 80053fe:	4013      	ands	r3, r2
 8005400:	d100      	bne.n	8005404 <HAL_RCC_OscConfig+0x124>
 8005402:	e099      	b.n	8005538 <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005404:	4b81      	ldr	r3, [pc, #516]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	2238      	movs	r2, #56	@ 0x38
 800540a:	4013      	ands	r3, r2
 800540c:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800540e:	4b7f      	ldr	r3, [pc, #508]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005410:	68db      	ldr	r3, [r3, #12]
 8005412:	2203      	movs	r2, #3
 8005414:	4013      	ands	r3, r2
 8005416:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8005418:	69bb      	ldr	r3, [r7, #24]
 800541a:	2b10      	cmp	r3, #16
 800541c:	d102      	bne.n	8005424 <HAL_RCC_OscConfig+0x144>
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	2b02      	cmp	r3, #2
 8005422:	d002      	beq.n	800542a <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8005424:	69bb      	ldr	r3, [r7, #24]
 8005426:	2b00      	cmp	r3, #0
 8005428:	d135      	bne.n	8005496 <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800542a:	4b78      	ldr	r3, [pc, #480]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	2380      	movs	r3, #128	@ 0x80
 8005430:	00db      	lsls	r3, r3, #3
 8005432:	4013      	ands	r3, r2
 8005434:	d005      	beq.n	8005442 <HAL_RCC_OscConfig+0x162>
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	68db      	ldr	r3, [r3, #12]
 800543a:	2b00      	cmp	r3, #0
 800543c:	d101      	bne.n	8005442 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 800543e:	2301      	movs	r3, #1
 8005440:	e24b      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005442:	4b72      	ldr	r3, [pc, #456]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	4a74      	ldr	r2, [pc, #464]	@ (8005618 <HAL_RCC_OscConfig+0x338>)
 8005448:	4013      	ands	r3, r2
 800544a:	0019      	movs	r1, r3
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	695b      	ldr	r3, [r3, #20]
 8005450:	021a      	lsls	r2, r3, #8
 8005452:	4b6e      	ldr	r3, [pc, #440]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005454:	430a      	orrs	r2, r1
 8005456:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005458:	69bb      	ldr	r3, [r7, #24]
 800545a:	2b00      	cmp	r3, #0
 800545c:	d112      	bne.n	8005484 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800545e:	4b6b      	ldr	r3, [pc, #428]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	4a6e      	ldr	r2, [pc, #440]	@ (800561c <HAL_RCC_OscConfig+0x33c>)
 8005464:	4013      	ands	r3, r2
 8005466:	0019      	movs	r1, r3
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	691a      	ldr	r2, [r3, #16]
 800546c:	4b67      	ldr	r3, [pc, #412]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 800546e:	430a      	orrs	r2, r1
 8005470:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8005472:	4b66      	ldr	r3, [pc, #408]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	0adb      	lsrs	r3, r3, #11
 8005478:	2207      	movs	r2, #7
 800547a:	4013      	ands	r3, r2
 800547c:	4a68      	ldr	r2, [pc, #416]	@ (8005620 <HAL_RCC_OscConfig+0x340>)
 800547e:	40da      	lsrs	r2, r3
 8005480:	4b68      	ldr	r3, [pc, #416]	@ (8005624 <HAL_RCC_OscConfig+0x344>)
 8005482:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8005484:	4b68      	ldr	r3, [pc, #416]	@ (8005628 <HAL_RCC_OscConfig+0x348>)
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	0018      	movs	r0, r3
 800548a:	f7fe fceb 	bl	8003e64 <HAL_InitTick>
 800548e:	1e03      	subs	r3, r0, #0
 8005490:	d051      	beq.n	8005536 <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8005492:	2301      	movs	r3, #1
 8005494:	e221      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	68db      	ldr	r3, [r3, #12]
 800549a:	2b00      	cmp	r3, #0
 800549c:	d030      	beq.n	8005500 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 800549e:	4b5b      	ldr	r3, [pc, #364]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a5e      	ldr	r2, [pc, #376]	@ (800561c <HAL_RCC_OscConfig+0x33c>)
 80054a4:	4013      	ands	r3, r2
 80054a6:	0019      	movs	r1, r3
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	691a      	ldr	r2, [r3, #16]
 80054ac:	4b57      	ldr	r3, [pc, #348]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80054ae:	430a      	orrs	r2, r1
 80054b0:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 80054b2:	4b56      	ldr	r3, [pc, #344]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80054b4:	681a      	ldr	r2, [r3, #0]
 80054b6:	4b55      	ldr	r3, [pc, #340]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80054b8:	2180      	movs	r1, #128	@ 0x80
 80054ba:	0049      	lsls	r1, r1, #1
 80054bc:	430a      	orrs	r2, r1
 80054be:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80054c0:	f7fe fd2c 	bl	8003f1c <HAL_GetTick>
 80054c4:	0003      	movs	r3, r0
 80054c6:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054c8:	e008      	b.n	80054dc <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80054ca:	f7fe fd27 	bl	8003f1c <HAL_GetTick>
 80054ce:	0002      	movs	r2, r0
 80054d0:	693b      	ldr	r3, [r7, #16]
 80054d2:	1ad3      	subs	r3, r2, r3
 80054d4:	2b02      	cmp	r3, #2
 80054d6:	d901      	bls.n	80054dc <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 80054d8:	2303      	movs	r3, #3
 80054da:	e1fe      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80054dc:	4b4b      	ldr	r3, [pc, #300]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80054de:	681a      	ldr	r2, [r3, #0]
 80054e0:	2380      	movs	r3, #128	@ 0x80
 80054e2:	00db      	lsls	r3, r3, #3
 80054e4:	4013      	ands	r3, r2
 80054e6:	d0f0      	beq.n	80054ca <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80054e8:	4b48      	ldr	r3, [pc, #288]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80054ea:	685b      	ldr	r3, [r3, #4]
 80054ec:	4a4a      	ldr	r2, [pc, #296]	@ (8005618 <HAL_RCC_OscConfig+0x338>)
 80054ee:	4013      	ands	r3, r2
 80054f0:	0019      	movs	r1, r3
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	021a      	lsls	r2, r3, #8
 80054f8:	4b44      	ldr	r3, [pc, #272]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80054fa:	430a      	orrs	r2, r1
 80054fc:	605a      	str	r2, [r3, #4]
 80054fe:	e01b      	b.n	8005538 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8005500:	4b42      	ldr	r3, [pc, #264]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005502:	681a      	ldr	r2, [r3, #0]
 8005504:	4b41      	ldr	r3, [pc, #260]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005506:	4949      	ldr	r1, [pc, #292]	@ (800562c <HAL_RCC_OscConfig+0x34c>)
 8005508:	400a      	ands	r2, r1
 800550a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800550c:	f7fe fd06 	bl	8003f1c <HAL_GetTick>
 8005510:	0003      	movs	r3, r0
 8005512:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005514:	e008      	b.n	8005528 <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005516:	f7fe fd01 	bl	8003f1c <HAL_GetTick>
 800551a:	0002      	movs	r2, r0
 800551c:	693b      	ldr	r3, [r7, #16]
 800551e:	1ad3      	subs	r3, r2, r3
 8005520:	2b02      	cmp	r3, #2
 8005522:	d901      	bls.n	8005528 <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005524:	2303      	movs	r3, #3
 8005526:	e1d8      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005528:	4b38      	ldr	r3, [pc, #224]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 800552a:	681a      	ldr	r2, [r3, #0]
 800552c:	2380      	movs	r3, #128	@ 0x80
 800552e:	00db      	lsls	r3, r3, #3
 8005530:	4013      	ands	r3, r2
 8005532:	d1f0      	bne.n	8005516 <HAL_RCC_OscConfig+0x236>
 8005534:	e000      	b.n	8005538 <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005536:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	2208      	movs	r2, #8
 800553e:	4013      	ands	r3, r2
 8005540:	d047      	beq.n	80055d2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005542:	4b32      	ldr	r3, [pc, #200]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	2238      	movs	r2, #56	@ 0x38
 8005548:	4013      	ands	r3, r2
 800554a:	2b18      	cmp	r3, #24
 800554c:	d10a      	bne.n	8005564 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 800554e:	4b2f      	ldr	r3, [pc, #188]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005550:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005552:	2202      	movs	r2, #2
 8005554:	4013      	ands	r3, r2
 8005556:	d03c      	beq.n	80055d2 <HAL_RCC_OscConfig+0x2f2>
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	699b      	ldr	r3, [r3, #24]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d138      	bne.n	80055d2 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8005560:	2301      	movs	r3, #1
 8005562:	e1ba      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	699b      	ldr	r3, [r3, #24]
 8005568:	2b00      	cmp	r3, #0
 800556a:	d019      	beq.n	80055a0 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800556c:	4b27      	ldr	r3, [pc, #156]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 800556e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005570:	4b26      	ldr	r3, [pc, #152]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005572:	2101      	movs	r1, #1
 8005574:	430a      	orrs	r2, r1
 8005576:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005578:	f7fe fcd0 	bl	8003f1c <HAL_GetTick>
 800557c:	0003      	movs	r3, r0
 800557e:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005580:	e008      	b.n	8005594 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005582:	f7fe fccb 	bl	8003f1c <HAL_GetTick>
 8005586:	0002      	movs	r2, r0
 8005588:	693b      	ldr	r3, [r7, #16]
 800558a:	1ad3      	subs	r3, r2, r3
 800558c:	2b02      	cmp	r3, #2
 800558e:	d901      	bls.n	8005594 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8005590:	2303      	movs	r3, #3
 8005592:	e1a2      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005594:	4b1d      	ldr	r3, [pc, #116]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 8005596:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005598:	2202      	movs	r2, #2
 800559a:	4013      	ands	r3, r2
 800559c:	d0f1      	beq.n	8005582 <HAL_RCC_OscConfig+0x2a2>
 800559e:	e018      	b.n	80055d2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 80055a0:	4b1a      	ldr	r3, [pc, #104]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80055a2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80055a4:	4b19      	ldr	r3, [pc, #100]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80055a6:	2101      	movs	r1, #1
 80055a8:	438a      	bics	r2, r1
 80055aa:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80055ac:	f7fe fcb6 	bl	8003f1c <HAL_GetTick>
 80055b0:	0003      	movs	r3, r0
 80055b2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80055b4:	e008      	b.n	80055c8 <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80055b6:	f7fe fcb1 	bl	8003f1c <HAL_GetTick>
 80055ba:	0002      	movs	r2, r0
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	1ad3      	subs	r3, r2, r3
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d901      	bls.n	80055c8 <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 80055c4:	2303      	movs	r3, #3
 80055c6:	e188      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80055c8:	4b10      	ldr	r3, [pc, #64]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80055ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055cc:	2202      	movs	r2, #2
 80055ce:	4013      	ands	r3, r2
 80055d0:	d1f1      	bne.n	80055b6 <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	2204      	movs	r2, #4
 80055d8:	4013      	ands	r3, r2
 80055da:	d100      	bne.n	80055de <HAL_RCC_OscConfig+0x2fe>
 80055dc:	e0c6      	b.n	800576c <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80055de:	231f      	movs	r3, #31
 80055e0:	18fb      	adds	r3, r7, r3
 80055e2:	2200      	movs	r2, #0
 80055e4:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80055e6:	4b09      	ldr	r3, [pc, #36]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80055e8:	689b      	ldr	r3, [r3, #8]
 80055ea:	2238      	movs	r2, #56	@ 0x38
 80055ec:	4013      	ands	r3, r2
 80055ee:	2b20      	cmp	r3, #32
 80055f0:	d11e      	bne.n	8005630 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 80055f2:	4b06      	ldr	r3, [pc, #24]	@ (800560c <HAL_RCC_OscConfig+0x32c>)
 80055f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055f6:	2202      	movs	r2, #2
 80055f8:	4013      	ands	r3, r2
 80055fa:	d100      	bne.n	80055fe <HAL_RCC_OscConfig+0x31e>
 80055fc:	e0b6      	b.n	800576c <HAL_RCC_OscConfig+0x48c>
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	689b      	ldr	r3, [r3, #8]
 8005602:	2b00      	cmp	r3, #0
 8005604:	d000      	beq.n	8005608 <HAL_RCC_OscConfig+0x328>
 8005606:	e0b1      	b.n	800576c <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8005608:	2301      	movs	r3, #1
 800560a:	e166      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
 800560c:	40021000 	.word	0x40021000
 8005610:	fffeffff 	.word	0xfffeffff
 8005614:	fffbffff 	.word	0xfffbffff
 8005618:	ffff80ff 	.word	0xffff80ff
 800561c:	ffffc7ff 	.word	0xffffc7ff
 8005620:	00f42400 	.word	0x00f42400
 8005624:	20000004 	.word	0x20000004
 8005628:	20000008 	.word	0x20000008
 800562c:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005630:	4bac      	ldr	r3, [pc, #688]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 8005632:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005634:	2380      	movs	r3, #128	@ 0x80
 8005636:	055b      	lsls	r3, r3, #21
 8005638:	4013      	ands	r3, r2
 800563a:	d101      	bne.n	8005640 <HAL_RCC_OscConfig+0x360>
 800563c:	2301      	movs	r3, #1
 800563e:	e000      	b.n	8005642 <HAL_RCC_OscConfig+0x362>
 8005640:	2300      	movs	r3, #0
 8005642:	2b00      	cmp	r3, #0
 8005644:	d011      	beq.n	800566a <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005646:	4ba7      	ldr	r3, [pc, #668]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 8005648:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800564a:	4ba6      	ldr	r3, [pc, #664]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 800564c:	2180      	movs	r1, #128	@ 0x80
 800564e:	0549      	lsls	r1, r1, #21
 8005650:	430a      	orrs	r2, r1
 8005652:	63da      	str	r2, [r3, #60]	@ 0x3c
 8005654:	4ba3      	ldr	r3, [pc, #652]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 8005656:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005658:	2380      	movs	r3, #128	@ 0x80
 800565a:	055b      	lsls	r3, r3, #21
 800565c:	4013      	ands	r3, r2
 800565e:	60fb      	str	r3, [r7, #12]
 8005660:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8005662:	231f      	movs	r3, #31
 8005664:	18fb      	adds	r3, r7, r3
 8005666:	2201      	movs	r2, #1
 8005668:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800566a:	4b9f      	ldr	r3, [pc, #636]	@ (80058e8 <HAL_RCC_OscConfig+0x608>)
 800566c:	681a      	ldr	r2, [r3, #0]
 800566e:	2380      	movs	r3, #128	@ 0x80
 8005670:	005b      	lsls	r3, r3, #1
 8005672:	4013      	ands	r3, r2
 8005674:	d11a      	bne.n	80056ac <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005676:	4b9c      	ldr	r3, [pc, #624]	@ (80058e8 <HAL_RCC_OscConfig+0x608>)
 8005678:	681a      	ldr	r2, [r3, #0]
 800567a:	4b9b      	ldr	r3, [pc, #620]	@ (80058e8 <HAL_RCC_OscConfig+0x608>)
 800567c:	2180      	movs	r1, #128	@ 0x80
 800567e:	0049      	lsls	r1, r1, #1
 8005680:	430a      	orrs	r2, r1
 8005682:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8005684:	f7fe fc4a 	bl	8003f1c <HAL_GetTick>
 8005688:	0003      	movs	r3, r0
 800568a:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800568c:	e008      	b.n	80056a0 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800568e:	f7fe fc45 	bl	8003f1c <HAL_GetTick>
 8005692:	0002      	movs	r2, r0
 8005694:	693b      	ldr	r3, [r7, #16]
 8005696:	1ad3      	subs	r3, r2, r3
 8005698:	2b02      	cmp	r3, #2
 800569a:	d901      	bls.n	80056a0 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 800569c:	2303      	movs	r3, #3
 800569e:	e11c      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80056a0:	4b91      	ldr	r3, [pc, #580]	@ (80058e8 <HAL_RCC_OscConfig+0x608>)
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	2380      	movs	r3, #128	@ 0x80
 80056a6:	005b      	lsls	r3, r3, #1
 80056a8:	4013      	ands	r3, r2
 80056aa:	d0f0      	beq.n	800568e <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	689b      	ldr	r3, [r3, #8]
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d106      	bne.n	80056c2 <HAL_RCC_OscConfig+0x3e2>
 80056b4:	4b8b      	ldr	r3, [pc, #556]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80056b6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056b8:	4b8a      	ldr	r3, [pc, #552]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80056ba:	2101      	movs	r1, #1
 80056bc:	430a      	orrs	r2, r1
 80056be:	65da      	str	r2, [r3, #92]	@ 0x5c
 80056c0:	e01c      	b.n	80056fc <HAL_RCC_OscConfig+0x41c>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	689b      	ldr	r3, [r3, #8]
 80056c6:	2b05      	cmp	r3, #5
 80056c8:	d10c      	bne.n	80056e4 <HAL_RCC_OscConfig+0x404>
 80056ca:	4b86      	ldr	r3, [pc, #536]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80056cc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056ce:	4b85      	ldr	r3, [pc, #532]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80056d0:	2104      	movs	r1, #4
 80056d2:	430a      	orrs	r2, r1
 80056d4:	65da      	str	r2, [r3, #92]	@ 0x5c
 80056d6:	4b83      	ldr	r3, [pc, #524]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80056d8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056da:	4b82      	ldr	r3, [pc, #520]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80056dc:	2101      	movs	r1, #1
 80056de:	430a      	orrs	r2, r1
 80056e0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80056e2:	e00b      	b.n	80056fc <HAL_RCC_OscConfig+0x41c>
 80056e4:	4b7f      	ldr	r3, [pc, #508]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80056e6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056e8:	4b7e      	ldr	r3, [pc, #504]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80056ea:	2101      	movs	r1, #1
 80056ec:	438a      	bics	r2, r1
 80056ee:	65da      	str	r2, [r3, #92]	@ 0x5c
 80056f0:	4b7c      	ldr	r3, [pc, #496]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80056f2:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80056f4:	4b7b      	ldr	r3, [pc, #492]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80056f6:	2104      	movs	r1, #4
 80056f8:	438a      	bics	r2, r1
 80056fa:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	689b      	ldr	r3, [r3, #8]
 8005700:	2b00      	cmp	r3, #0
 8005702:	d014      	beq.n	800572e <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005704:	f7fe fc0a 	bl	8003f1c <HAL_GetTick>
 8005708:	0003      	movs	r3, r0
 800570a:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800570c:	e009      	b.n	8005722 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800570e:	f7fe fc05 	bl	8003f1c <HAL_GetTick>
 8005712:	0002      	movs	r2, r0
 8005714:	693b      	ldr	r3, [r7, #16]
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	4a74      	ldr	r2, [pc, #464]	@ (80058ec <HAL_RCC_OscConfig+0x60c>)
 800571a:	4293      	cmp	r3, r2
 800571c:	d901      	bls.n	8005722 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 800571e:	2303      	movs	r3, #3
 8005720:	e0db      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005722:	4b70      	ldr	r3, [pc, #448]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 8005724:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005726:	2202      	movs	r2, #2
 8005728:	4013      	ands	r3, r2
 800572a:	d0f0      	beq.n	800570e <HAL_RCC_OscConfig+0x42e>
 800572c:	e013      	b.n	8005756 <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800572e:	f7fe fbf5 	bl	8003f1c <HAL_GetTick>
 8005732:	0003      	movs	r3, r0
 8005734:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005736:	e009      	b.n	800574c <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005738:	f7fe fbf0 	bl	8003f1c <HAL_GetTick>
 800573c:	0002      	movs	r2, r0
 800573e:	693b      	ldr	r3, [r7, #16]
 8005740:	1ad3      	subs	r3, r2, r3
 8005742:	4a6a      	ldr	r2, [pc, #424]	@ (80058ec <HAL_RCC_OscConfig+0x60c>)
 8005744:	4293      	cmp	r3, r2
 8005746:	d901      	bls.n	800574c <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8005748:	2303      	movs	r3, #3
 800574a:	e0c6      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800574c:	4b65      	ldr	r3, [pc, #404]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 800574e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005750:	2202      	movs	r2, #2
 8005752:	4013      	ands	r3, r2
 8005754:	d1f0      	bne.n	8005738 <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005756:	231f      	movs	r3, #31
 8005758:	18fb      	adds	r3, r7, r3
 800575a:	781b      	ldrb	r3, [r3, #0]
 800575c:	2b01      	cmp	r3, #1
 800575e:	d105      	bne.n	800576c <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005760:	4b60      	ldr	r3, [pc, #384]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 8005762:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005764:	4b5f      	ldr	r3, [pc, #380]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 8005766:	4962      	ldr	r1, [pc, #392]	@ (80058f0 <HAL_RCC_OscConfig+0x610>)
 8005768:	400a      	ands	r2, r1
 800576a:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	69db      	ldr	r3, [r3, #28]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d100      	bne.n	8005776 <HAL_RCC_OscConfig+0x496>
 8005774:	e0b0      	b.n	80058d8 <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005776:	4b5b      	ldr	r3, [pc, #364]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	2238      	movs	r2, #56	@ 0x38
 800577c:	4013      	ands	r3, r2
 800577e:	2b10      	cmp	r3, #16
 8005780:	d100      	bne.n	8005784 <HAL_RCC_OscConfig+0x4a4>
 8005782:	e078      	b.n	8005876 <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	69db      	ldr	r3, [r3, #28]
 8005788:	2b02      	cmp	r3, #2
 800578a:	d153      	bne.n	8005834 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800578c:	4b55      	ldr	r3, [pc, #340]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 800578e:	681a      	ldr	r2, [r3, #0]
 8005790:	4b54      	ldr	r3, [pc, #336]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 8005792:	4958      	ldr	r1, [pc, #352]	@ (80058f4 <HAL_RCC_OscConfig+0x614>)
 8005794:	400a      	ands	r2, r1
 8005796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005798:	f7fe fbc0 	bl	8003f1c <HAL_GetTick>
 800579c:	0003      	movs	r3, r0
 800579e:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057a0:	e008      	b.n	80057b4 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80057a2:	f7fe fbbb 	bl	8003f1c <HAL_GetTick>
 80057a6:	0002      	movs	r2, r0
 80057a8:	693b      	ldr	r3, [r7, #16]
 80057aa:	1ad3      	subs	r3, r2, r3
 80057ac:	2b02      	cmp	r3, #2
 80057ae:	d901      	bls.n	80057b4 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 80057b0:	2303      	movs	r3, #3
 80057b2:	e092      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80057b4:	4b4b      	ldr	r3, [pc, #300]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	2380      	movs	r3, #128	@ 0x80
 80057ba:	049b      	lsls	r3, r3, #18
 80057bc:	4013      	ands	r3, r2
 80057be:	d1f0      	bne.n	80057a2 <HAL_RCC_OscConfig+0x4c2>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else /* !RCC_PLLQ_SUPPORT */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80057c0:	4b48      	ldr	r3, [pc, #288]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80057c2:	68db      	ldr	r3, [r3, #12]
 80057c4:	4a4c      	ldr	r2, [pc, #304]	@ (80058f8 <HAL_RCC_OscConfig+0x618>)
 80057c6:	4013      	ands	r3, r2
 80057c8:	0019      	movs	r1, r3
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	6a1a      	ldr	r2, [r3, #32]
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80057d2:	431a      	orrs	r2, r3
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057d8:	021b      	lsls	r3, r3, #8
 80057da:	431a      	orrs	r2, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e0:	431a      	orrs	r2, r3
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057e6:	431a      	orrs	r2, r3
 80057e8:	4b3e      	ldr	r3, [pc, #248]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80057ea:	430a      	orrs	r2, r1
 80057ec:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057ee:	4b3d      	ldr	r3, [pc, #244]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80057f0:	681a      	ldr	r2, [r3, #0]
 80057f2:	4b3c      	ldr	r3, [pc, #240]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80057f4:	2180      	movs	r1, #128	@ 0x80
 80057f6:	0449      	lsls	r1, r1, #17
 80057f8:	430a      	orrs	r2, r1
 80057fa:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 80057fc:	4b39      	ldr	r3, [pc, #228]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 80057fe:	68da      	ldr	r2, [r3, #12]
 8005800:	4b38      	ldr	r3, [pc, #224]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 8005802:	2180      	movs	r1, #128	@ 0x80
 8005804:	0549      	lsls	r1, r1, #21
 8005806:	430a      	orrs	r2, r1
 8005808:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800580a:	f7fe fb87 	bl	8003f1c <HAL_GetTick>
 800580e:	0003      	movs	r3, r0
 8005810:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005812:	e008      	b.n	8005826 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005814:	f7fe fb82 	bl	8003f1c <HAL_GetTick>
 8005818:	0002      	movs	r2, r0
 800581a:	693b      	ldr	r3, [r7, #16]
 800581c:	1ad3      	subs	r3, r2, r3
 800581e:	2b02      	cmp	r3, #2
 8005820:	d901      	bls.n	8005826 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8005822:	2303      	movs	r3, #3
 8005824:	e059      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005826:	4b2f      	ldr	r3, [pc, #188]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 8005828:	681a      	ldr	r2, [r3, #0]
 800582a:	2380      	movs	r3, #128	@ 0x80
 800582c:	049b      	lsls	r3, r3, #18
 800582e:	4013      	ands	r3, r2
 8005830:	d0f0      	beq.n	8005814 <HAL_RCC_OscConfig+0x534>
 8005832:	e051      	b.n	80058d8 <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005834:	4b2b      	ldr	r3, [pc, #172]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	4b2a      	ldr	r3, [pc, #168]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 800583a:	492e      	ldr	r1, [pc, #184]	@ (80058f4 <HAL_RCC_OscConfig+0x614>)
 800583c:	400a      	ands	r2, r1
 800583e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005840:	f7fe fb6c 	bl	8003f1c <HAL_GetTick>
 8005844:	0003      	movs	r3, r0
 8005846:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005848:	e008      	b.n	800585c <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800584a:	f7fe fb67 	bl	8003f1c <HAL_GetTick>
 800584e:	0002      	movs	r2, r0
 8005850:	693b      	ldr	r3, [r7, #16]
 8005852:	1ad3      	subs	r3, r2, r3
 8005854:	2b02      	cmp	r3, #2
 8005856:	d901      	bls.n	800585c <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8005858:	2303      	movs	r3, #3
 800585a:	e03e      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800585c:	4b21      	ldr	r3, [pc, #132]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	2380      	movs	r3, #128	@ 0x80
 8005862:	049b      	lsls	r3, r3, #18
 8005864:	4013      	ands	r3, r2
 8005866:	d1f0      	bne.n	800584a <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8005868:	4b1e      	ldr	r3, [pc, #120]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 800586a:	68da      	ldr	r2, [r3, #12]
 800586c:	4b1d      	ldr	r3, [pc, #116]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 800586e:	4923      	ldr	r1, [pc, #140]	@ (80058fc <HAL_RCC_OscConfig+0x61c>)
 8005870:	400a      	ands	r2, r1
 8005872:	60da      	str	r2, [r3, #12]
 8005874:	e030      	b.n	80058d8 <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	69db      	ldr	r3, [r3, #28]
 800587a:	2b01      	cmp	r3, #1
 800587c:	d101      	bne.n	8005882 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 800587e:	2301      	movs	r3, #1
 8005880:	e02b      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8005882:	4b18      	ldr	r3, [pc, #96]	@ (80058e4 <HAL_RCC_OscConfig+0x604>)
 8005884:	68db      	ldr	r3, [r3, #12]
 8005886:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005888:	697b      	ldr	r3, [r7, #20]
 800588a:	2203      	movs	r2, #3
 800588c:	401a      	ands	r2, r3
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	429a      	cmp	r2, r3
 8005894:	d11e      	bne.n	80058d4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	2270      	movs	r2, #112	@ 0x70
 800589a:	401a      	ands	r2, r3
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80058a0:	429a      	cmp	r2, r3
 80058a2:	d117      	bne.n	80058d4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80058a4:	697a      	ldr	r2, [r7, #20]
 80058a6:	23fe      	movs	r3, #254	@ 0xfe
 80058a8:	01db      	lsls	r3, r3, #7
 80058aa:	401a      	ands	r2, r3
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058b0:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80058b2:	429a      	cmp	r2, r3
 80058b4:	d10e      	bne.n	80058d4 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80058b6:	697a      	ldr	r2, [r7, #20]
 80058b8:	23f8      	movs	r3, #248	@ 0xf8
 80058ba:	039b      	lsls	r3, r3, #14
 80058bc:	401a      	ands	r2, r3
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80058c2:	429a      	cmp	r2, r3
 80058c4:	d106      	bne.n	80058d4 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	0f5b      	lsrs	r3, r3, #29
 80058ca:	075a      	lsls	r2, r3, #29
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80058d0:	429a      	cmp	r2, r3
 80058d2:	d001      	beq.n	80058d8 <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 80058d4:	2301      	movs	r3, #1
 80058d6:	e000      	b.n	80058da <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	0018      	movs	r0, r3
 80058dc:	46bd      	mov	sp, r7
 80058de:	b008      	add	sp, #32
 80058e0:	bd80      	pop	{r7, pc}
 80058e2:	46c0      	nop			@ (mov r8, r8)
 80058e4:	40021000 	.word	0x40021000
 80058e8:	40007000 	.word	0x40007000
 80058ec:	00001388 	.word	0x00001388
 80058f0:	efffffff 	.word	0xefffffff
 80058f4:	feffffff 	.word	0xfeffffff
 80058f8:	1fc1808c 	.word	0x1fc1808c
 80058fc:	effefffc 	.word	0xeffefffc

08005900 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005900:	b580      	push	{r7, lr}
 8005902:	b084      	sub	sp, #16
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
 8005908:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005910:	2301      	movs	r3, #1
 8005912:	e0e9      	b.n	8005ae8 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005914:	4b76      	ldr	r3, [pc, #472]	@ (8005af0 <HAL_RCC_ClockConfig+0x1f0>)
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2207      	movs	r2, #7
 800591a:	4013      	ands	r3, r2
 800591c:	683a      	ldr	r2, [r7, #0]
 800591e:	429a      	cmp	r2, r3
 8005920:	d91e      	bls.n	8005960 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005922:	4b73      	ldr	r3, [pc, #460]	@ (8005af0 <HAL_RCC_ClockConfig+0x1f0>)
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	2207      	movs	r2, #7
 8005928:	4393      	bics	r3, r2
 800592a:	0019      	movs	r1, r3
 800592c:	4b70      	ldr	r3, [pc, #448]	@ (8005af0 <HAL_RCC_ClockConfig+0x1f0>)
 800592e:	683a      	ldr	r2, [r7, #0]
 8005930:	430a      	orrs	r2, r1
 8005932:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005934:	f7fe faf2 	bl	8003f1c <HAL_GetTick>
 8005938:	0003      	movs	r3, r0
 800593a:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800593c:	e009      	b.n	8005952 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800593e:	f7fe faed 	bl	8003f1c <HAL_GetTick>
 8005942:	0002      	movs	r2, r0
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	1ad3      	subs	r3, r2, r3
 8005948:	4a6a      	ldr	r2, [pc, #424]	@ (8005af4 <HAL_RCC_ClockConfig+0x1f4>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d901      	bls.n	8005952 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	e0ca      	b.n	8005ae8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005952:	4b67      	ldr	r3, [pc, #412]	@ (8005af0 <HAL_RCC_ClockConfig+0x1f0>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	2207      	movs	r2, #7
 8005958:	4013      	ands	r3, r2
 800595a:	683a      	ldr	r2, [r7, #0]
 800595c:	429a      	cmp	r2, r3
 800595e:	d1ee      	bne.n	800593e <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	2202      	movs	r2, #2
 8005966:	4013      	ands	r3, r2
 8005968:	d015      	beq.n	8005996 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	2204      	movs	r2, #4
 8005970:	4013      	ands	r3, r2
 8005972:	d006      	beq.n	8005982 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8005974:	4b60      	ldr	r3, [pc, #384]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 8005976:	689a      	ldr	r2, [r3, #8]
 8005978:	4b5f      	ldr	r3, [pc, #380]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 800597a:	21e0      	movs	r1, #224	@ 0xe0
 800597c:	01c9      	lsls	r1, r1, #7
 800597e:	430a      	orrs	r2, r1
 8005980:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005982:	4b5d      	ldr	r3, [pc, #372]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	4a5d      	ldr	r2, [pc, #372]	@ (8005afc <HAL_RCC_ClockConfig+0x1fc>)
 8005988:	4013      	ands	r3, r2
 800598a:	0019      	movs	r1, r3
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	689a      	ldr	r2, [r3, #8]
 8005990:	4b59      	ldr	r3, [pc, #356]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 8005992:	430a      	orrs	r2, r1
 8005994:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	2201      	movs	r2, #1
 800599c:	4013      	ands	r3, r2
 800599e:	d057      	beq.n	8005a50 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	685b      	ldr	r3, [r3, #4]
 80059a4:	2b01      	cmp	r3, #1
 80059a6:	d107      	bne.n	80059b8 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80059a8:	4b53      	ldr	r3, [pc, #332]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 80059aa:	681a      	ldr	r2, [r3, #0]
 80059ac:	2380      	movs	r3, #128	@ 0x80
 80059ae:	029b      	lsls	r3, r3, #10
 80059b0:	4013      	ands	r3, r2
 80059b2:	d12b      	bne.n	8005a0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80059b4:	2301      	movs	r3, #1
 80059b6:	e097      	b.n	8005ae8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	685b      	ldr	r3, [r3, #4]
 80059bc:	2b02      	cmp	r3, #2
 80059be:	d107      	bne.n	80059d0 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80059c0:	4b4d      	ldr	r3, [pc, #308]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 80059c2:	681a      	ldr	r2, [r3, #0]
 80059c4:	2380      	movs	r3, #128	@ 0x80
 80059c6:	049b      	lsls	r3, r3, #18
 80059c8:	4013      	ands	r3, r2
 80059ca:	d11f      	bne.n	8005a0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80059cc:	2301      	movs	r3, #1
 80059ce:	e08b      	b.n	8005ae8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	685b      	ldr	r3, [r3, #4]
 80059d4:	2b00      	cmp	r3, #0
 80059d6:	d107      	bne.n	80059e8 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80059d8:	4b47      	ldr	r3, [pc, #284]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 80059da:	681a      	ldr	r2, [r3, #0]
 80059dc:	2380      	movs	r3, #128	@ 0x80
 80059de:	00db      	lsls	r3, r3, #3
 80059e0:	4013      	ands	r3, r2
 80059e2:	d113      	bne.n	8005a0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e07f      	b.n	8005ae8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	2b03      	cmp	r3, #3
 80059ee:	d106      	bne.n	80059fe <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059f0:	4b41      	ldr	r3, [pc, #260]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 80059f2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059f4:	2202      	movs	r2, #2
 80059f6:	4013      	ands	r3, r2
 80059f8:	d108      	bne.n	8005a0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80059fa:	2301      	movs	r3, #1
 80059fc:	e074      	b.n	8005ae8 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80059fe:	4b3e      	ldr	r3, [pc, #248]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 8005a00:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a02:	2202      	movs	r2, #2
 8005a04:	4013      	ands	r3, r2
 8005a06:	d101      	bne.n	8005a0c <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005a08:	2301      	movs	r3, #1
 8005a0a:	e06d      	b.n	8005ae8 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005a0c:	4b3a      	ldr	r3, [pc, #232]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	2207      	movs	r2, #7
 8005a12:	4393      	bics	r3, r2
 8005a14:	0019      	movs	r1, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	685a      	ldr	r2, [r3, #4]
 8005a1a:	4b37      	ldr	r3, [pc, #220]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 8005a1c:	430a      	orrs	r2, r1
 8005a1e:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a20:	f7fe fa7c 	bl	8003f1c <HAL_GetTick>
 8005a24:	0003      	movs	r3, r0
 8005a26:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a28:	e009      	b.n	8005a3e <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a2a:	f7fe fa77 	bl	8003f1c <HAL_GetTick>
 8005a2e:	0002      	movs	r2, r0
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	1ad3      	subs	r3, r2, r3
 8005a34:	4a2f      	ldr	r2, [pc, #188]	@ (8005af4 <HAL_RCC_ClockConfig+0x1f4>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d901      	bls.n	8005a3e <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005a3a:	2303      	movs	r3, #3
 8005a3c:	e054      	b.n	8005ae8 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005a3e:	4b2e      	ldr	r3, [pc, #184]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 8005a40:	689b      	ldr	r3, [r3, #8]
 8005a42:	2238      	movs	r2, #56	@ 0x38
 8005a44:	401a      	ands	r2, r3
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	685b      	ldr	r3, [r3, #4]
 8005a4a:	00db      	lsls	r3, r3, #3
 8005a4c:	429a      	cmp	r2, r3
 8005a4e:	d1ec      	bne.n	8005a2a <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005a50:	4b27      	ldr	r3, [pc, #156]	@ (8005af0 <HAL_RCC_ClockConfig+0x1f0>)
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	2207      	movs	r2, #7
 8005a56:	4013      	ands	r3, r2
 8005a58:	683a      	ldr	r2, [r7, #0]
 8005a5a:	429a      	cmp	r2, r3
 8005a5c:	d21e      	bcs.n	8005a9c <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a5e:	4b24      	ldr	r3, [pc, #144]	@ (8005af0 <HAL_RCC_ClockConfig+0x1f0>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2207      	movs	r2, #7
 8005a64:	4393      	bics	r3, r2
 8005a66:	0019      	movs	r1, r3
 8005a68:	4b21      	ldr	r3, [pc, #132]	@ (8005af0 <HAL_RCC_ClockConfig+0x1f0>)
 8005a6a:	683a      	ldr	r2, [r7, #0]
 8005a6c:	430a      	orrs	r2, r1
 8005a6e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005a70:	f7fe fa54 	bl	8003f1c <HAL_GetTick>
 8005a74:	0003      	movs	r3, r0
 8005a76:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005a78:	e009      	b.n	8005a8e <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005a7a:	f7fe fa4f 	bl	8003f1c <HAL_GetTick>
 8005a7e:	0002      	movs	r2, r0
 8005a80:	68fb      	ldr	r3, [r7, #12]
 8005a82:	1ad3      	subs	r3, r2, r3
 8005a84:	4a1b      	ldr	r2, [pc, #108]	@ (8005af4 <HAL_RCC_ClockConfig+0x1f4>)
 8005a86:	4293      	cmp	r3, r2
 8005a88:	d901      	bls.n	8005a8e <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005a8a:	2303      	movs	r3, #3
 8005a8c:	e02c      	b.n	8005ae8 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005a8e:	4b18      	ldr	r3, [pc, #96]	@ (8005af0 <HAL_RCC_ClockConfig+0x1f0>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	2207      	movs	r2, #7
 8005a94:	4013      	ands	r3, r2
 8005a96:	683a      	ldr	r2, [r7, #0]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d1ee      	bne.n	8005a7a <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	2204      	movs	r2, #4
 8005aa2:	4013      	ands	r3, r2
 8005aa4:	d009      	beq.n	8005aba <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8005aa6:	4b14      	ldr	r3, [pc, #80]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 8005aa8:	689b      	ldr	r3, [r3, #8]
 8005aaa:	4a15      	ldr	r2, [pc, #84]	@ (8005b00 <HAL_RCC_ClockConfig+0x200>)
 8005aac:	4013      	ands	r3, r2
 8005aae:	0019      	movs	r1, r3
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	68da      	ldr	r2, [r3, #12]
 8005ab4:	4b10      	ldr	r3, [pc, #64]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 8005ab6:	430a      	orrs	r2, r1
 8005ab8:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8005aba:	f000 f829 	bl	8005b10 <HAL_RCC_GetSysClockFreq>
 8005abe:	0001      	movs	r1, r0
 8005ac0:	4b0d      	ldr	r3, [pc, #52]	@ (8005af8 <HAL_RCC_ClockConfig+0x1f8>)
 8005ac2:	689b      	ldr	r3, [r3, #8]
 8005ac4:	0a1b      	lsrs	r3, r3, #8
 8005ac6:	220f      	movs	r2, #15
 8005ac8:	401a      	ands	r2, r3
 8005aca:	4b0e      	ldr	r3, [pc, #56]	@ (8005b04 <HAL_RCC_ClockConfig+0x204>)
 8005acc:	0092      	lsls	r2, r2, #2
 8005ace:	58d3      	ldr	r3, [r2, r3]
 8005ad0:	221f      	movs	r2, #31
 8005ad2:	4013      	ands	r3, r2
 8005ad4:	000a      	movs	r2, r1
 8005ad6:	40da      	lsrs	r2, r3
 8005ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8005b08 <HAL_RCC_ClockConfig+0x208>)
 8005ada:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005adc:	4b0b      	ldr	r3, [pc, #44]	@ (8005b0c <HAL_RCC_ClockConfig+0x20c>)
 8005ade:	681b      	ldr	r3, [r3, #0]
 8005ae0:	0018      	movs	r0, r3
 8005ae2:	f7fe f9bf 	bl	8003e64 <HAL_InitTick>
 8005ae6:	0003      	movs	r3, r0
}
 8005ae8:	0018      	movs	r0, r3
 8005aea:	46bd      	mov	sp, r7
 8005aec:	b004      	add	sp, #16
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	40022000 	.word	0x40022000
 8005af4:	00001388 	.word	0x00001388
 8005af8:	40021000 	.word	0x40021000
 8005afc:	fffff0ff 	.word	0xfffff0ff
 8005b00:	ffff8fff 	.word	0xffff8fff
 8005b04:	08005d44 	.word	0x08005d44
 8005b08:	20000004 	.word	0x20000004
 8005b0c:	20000008 	.word	0x20000008

08005b10 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b086      	sub	sp, #24
 8005b14:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8005b16:	4b3c      	ldr	r3, [pc, #240]	@ (8005c08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b18:	689b      	ldr	r3, [r3, #8]
 8005b1a:	2238      	movs	r2, #56	@ 0x38
 8005b1c:	4013      	ands	r3, r2
 8005b1e:	d10f      	bne.n	8005b40 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005b20:	4b39      	ldr	r3, [pc, #228]	@ (8005c08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	0adb      	lsrs	r3, r3, #11
 8005b26:	2207      	movs	r2, #7
 8005b28:	4013      	ands	r3, r2
 8005b2a:	2201      	movs	r2, #1
 8005b2c:	409a      	lsls	r2, r3
 8005b2e:	0013      	movs	r3, r2
 8005b30:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8005b32:	6839      	ldr	r1, [r7, #0]
 8005b34:	4835      	ldr	r0, [pc, #212]	@ (8005c0c <HAL_RCC_GetSysClockFreq+0xfc>)
 8005b36:	f7fa fae3 	bl	8000100 <__udivsi3>
 8005b3a:	0003      	movs	r3, r0
 8005b3c:	613b      	str	r3, [r7, #16]
 8005b3e:	e05d      	b.n	8005bfc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005b40:	4b31      	ldr	r3, [pc, #196]	@ (8005c08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b42:	689b      	ldr	r3, [r3, #8]
 8005b44:	2238      	movs	r2, #56	@ 0x38
 8005b46:	4013      	ands	r3, r2
 8005b48:	2b08      	cmp	r3, #8
 8005b4a:	d102      	bne.n	8005b52 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005b4c:	4b30      	ldr	r3, [pc, #192]	@ (8005c10 <HAL_RCC_GetSysClockFreq+0x100>)
 8005b4e:	613b      	str	r3, [r7, #16]
 8005b50:	e054      	b.n	8005bfc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b52:	4b2d      	ldr	r3, [pc, #180]	@ (8005c08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b54:	689b      	ldr	r3, [r3, #8]
 8005b56:	2238      	movs	r2, #56	@ 0x38
 8005b58:	4013      	ands	r3, r2
 8005b5a:	2b10      	cmp	r3, #16
 8005b5c:	d138      	bne.n	8005bd0 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005b5e:	4b2a      	ldr	r3, [pc, #168]	@ (8005c08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b60:	68db      	ldr	r3, [r3, #12]
 8005b62:	2203      	movs	r2, #3
 8005b64:	4013      	ands	r3, r2
 8005b66:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005b68:	4b27      	ldr	r3, [pc, #156]	@ (8005c08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b6a:	68db      	ldr	r3, [r3, #12]
 8005b6c:	091b      	lsrs	r3, r3, #4
 8005b6e:	2207      	movs	r2, #7
 8005b70:	4013      	ands	r3, r2
 8005b72:	3301      	adds	r3, #1
 8005b74:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2b03      	cmp	r3, #3
 8005b7a:	d10d      	bne.n	8005b98 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005b7c:	68b9      	ldr	r1, [r7, #8]
 8005b7e:	4824      	ldr	r0, [pc, #144]	@ (8005c10 <HAL_RCC_GetSysClockFreq+0x100>)
 8005b80:	f7fa fabe 	bl	8000100 <__udivsi3>
 8005b84:	0003      	movs	r3, r0
 8005b86:	0019      	movs	r1, r3
 8005b88:	4b1f      	ldr	r3, [pc, #124]	@ (8005c08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005b8a:	68db      	ldr	r3, [r3, #12]
 8005b8c:	0a1b      	lsrs	r3, r3, #8
 8005b8e:	227f      	movs	r2, #127	@ 0x7f
 8005b90:	4013      	ands	r3, r2
 8005b92:	434b      	muls	r3, r1
 8005b94:	617b      	str	r3, [r7, #20]
        break;
 8005b96:	e00d      	b.n	8005bb4 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8005b98:	68b9      	ldr	r1, [r7, #8]
 8005b9a:	481c      	ldr	r0, [pc, #112]	@ (8005c0c <HAL_RCC_GetSysClockFreq+0xfc>)
 8005b9c:	f7fa fab0 	bl	8000100 <__udivsi3>
 8005ba0:	0003      	movs	r3, r0
 8005ba2:	0019      	movs	r1, r3
 8005ba4:	4b18      	ldr	r3, [pc, #96]	@ (8005c08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005ba6:	68db      	ldr	r3, [r3, #12]
 8005ba8:	0a1b      	lsrs	r3, r3, #8
 8005baa:	227f      	movs	r2, #127	@ 0x7f
 8005bac:	4013      	ands	r3, r2
 8005bae:	434b      	muls	r3, r1
 8005bb0:	617b      	str	r3, [r7, #20]
        break;
 8005bb2:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 8005bb4:	4b14      	ldr	r3, [pc, #80]	@ (8005c08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005bb6:	68db      	ldr	r3, [r3, #12]
 8005bb8:	0f5b      	lsrs	r3, r3, #29
 8005bba:	2207      	movs	r2, #7
 8005bbc:	4013      	ands	r3, r2
 8005bbe:	3301      	adds	r3, #1
 8005bc0:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8005bc2:	6879      	ldr	r1, [r7, #4]
 8005bc4:	6978      	ldr	r0, [r7, #20]
 8005bc6:	f7fa fa9b 	bl	8000100 <__udivsi3>
 8005bca:	0003      	movs	r3, r0
 8005bcc:	613b      	str	r3, [r7, #16]
 8005bce:	e015      	b.n	8005bfc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8005bd0:	4b0d      	ldr	r3, [pc, #52]	@ (8005c08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	2238      	movs	r2, #56	@ 0x38
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	2b20      	cmp	r3, #32
 8005bda:	d103      	bne.n	8005be4 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8005bdc:	2380      	movs	r3, #128	@ 0x80
 8005bde:	021b      	lsls	r3, r3, #8
 8005be0:	613b      	str	r3, [r7, #16]
 8005be2:	e00b      	b.n	8005bfc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8005be4:	4b08      	ldr	r3, [pc, #32]	@ (8005c08 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	2238      	movs	r2, #56	@ 0x38
 8005bea:	4013      	ands	r3, r2
 8005bec:	2b18      	cmp	r3, #24
 8005bee:	d103      	bne.n	8005bf8 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8005bf0:	23fa      	movs	r3, #250	@ 0xfa
 8005bf2:	01db      	lsls	r3, r3, #7
 8005bf4:	613b      	str	r3, [r7, #16]
 8005bf6:	e001      	b.n	8005bfc <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005bfc:	693b      	ldr	r3, [r7, #16]
}
 8005bfe:	0018      	movs	r0, r3
 8005c00:	46bd      	mov	sp, r7
 8005c02:	b006      	add	sp, #24
 8005c04:	bd80      	pop	{r7, pc}
 8005c06:	46c0      	nop			@ (mov r8, r8)
 8005c08:	40021000 	.word	0x40021000
 8005c0c:	00f42400 	.word	0x00f42400
 8005c10:	007a1200 	.word	0x007a1200

08005c14 <memset>:
 8005c14:	0003      	movs	r3, r0
 8005c16:	1882      	adds	r2, r0, r2
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d100      	bne.n	8005c1e <memset+0xa>
 8005c1c:	4770      	bx	lr
 8005c1e:	7019      	strb	r1, [r3, #0]
 8005c20:	3301      	adds	r3, #1
 8005c22:	e7f9      	b.n	8005c18 <memset+0x4>

08005c24 <__libc_init_array>:
 8005c24:	b570      	push	{r4, r5, r6, lr}
 8005c26:	2600      	movs	r6, #0
 8005c28:	4c0c      	ldr	r4, [pc, #48]	@ (8005c5c <__libc_init_array+0x38>)
 8005c2a:	4d0d      	ldr	r5, [pc, #52]	@ (8005c60 <__libc_init_array+0x3c>)
 8005c2c:	1b64      	subs	r4, r4, r5
 8005c2e:	10a4      	asrs	r4, r4, #2
 8005c30:	42a6      	cmp	r6, r4
 8005c32:	d109      	bne.n	8005c48 <__libc_init_array+0x24>
 8005c34:	2600      	movs	r6, #0
 8005c36:	f000 f819 	bl	8005c6c <_init>
 8005c3a:	4c0a      	ldr	r4, [pc, #40]	@ (8005c64 <__libc_init_array+0x40>)
 8005c3c:	4d0a      	ldr	r5, [pc, #40]	@ (8005c68 <__libc_init_array+0x44>)
 8005c3e:	1b64      	subs	r4, r4, r5
 8005c40:	10a4      	asrs	r4, r4, #2
 8005c42:	42a6      	cmp	r6, r4
 8005c44:	d105      	bne.n	8005c52 <__libc_init_array+0x2e>
 8005c46:	bd70      	pop	{r4, r5, r6, pc}
 8005c48:	00b3      	lsls	r3, r6, #2
 8005c4a:	58eb      	ldr	r3, [r5, r3]
 8005c4c:	4798      	blx	r3
 8005c4e:	3601      	adds	r6, #1
 8005c50:	e7ee      	b.n	8005c30 <__libc_init_array+0xc>
 8005c52:	00b3      	lsls	r3, r6, #2
 8005c54:	58eb      	ldr	r3, [r5, r3]
 8005c56:	4798      	blx	r3
 8005c58:	3601      	adds	r6, #1
 8005c5a:	e7f2      	b.n	8005c42 <__libc_init_array+0x1e>
 8005c5c:	08005d84 	.word	0x08005d84
 8005c60:	08005d84 	.word	0x08005d84
 8005c64:	08005d88 	.word	0x08005d88
 8005c68:	08005d84 	.word	0x08005d84

08005c6c <_init>:
 8005c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c6e:	46c0      	nop			@ (mov r8, r8)
 8005c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c72:	bc08      	pop	{r3}
 8005c74:	469e      	mov	lr, r3
 8005c76:	4770      	bx	lr

08005c78 <_fini>:
 8005c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c7a:	46c0      	nop			@ (mov r8, r8)
 8005c7c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c7e:	bc08      	pop	{r3}
 8005c80:	469e      	mov	lr, r3
 8005c82:	4770      	bx	lr
