// Seed: 3179019370
module module_0 (
    input uwire id_0,
    input uwire id_1,
    output uwire id_2,
    output wor id_3,
    input wor id_4
    , id_19,
    input uwire id_5,
    input uwire id_6,
    input tri id_7,
    output supply0 id_8,
    output tri id_9,
    input tri id_10,
    output supply1 id_11,
    input wire id_12,
    input wire id_13,
    input tri1 id_14,
    output supply1 id_15,
    input tri1 id_16,
    input tri id_17
);
  wire id_20, id_21, id_22, id_23, id_24;
  assign module_1.type_7 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    input  wor  id_2,
    output wire id_3
);
  wire id_5, id_6;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_3,
      id_0,
      id_2,
      id_1,
      id_0,
      id_3,
      id_3,
      id_1,
      id_3,
      id_1,
      id_1,
      id_0,
      id_3,
      id_0,
      id_2
  );
endmodule
