IPU, co-processor hold HDR+ algorithm

A dedicated A53 aggregates application layer IPU resource requests and configures appropriately. 

homogeneous design

stencil processor (STP) (cfr. [[TECH SIMD#2D SIMD]])