<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>408</code_num>
		<severity>WARNING</severity>
		<message_text>f2_val may be read before it is written.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>41</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>408</code_num>
		<severity>WARNING</severity>
		<message_text>f1_val may be read before it is written.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>38</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 128 inputs.</message_text>
		<phase>sched</phase>
		<order>53</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper DC_Filter_RAM_2322X32_1</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>203</source_line>
		<phase>sched</phase>
		<order>54</order>
	</message>
	<message>
		<code_num>852</code_num>
		<severity>NOTE</severity>
		<message_text>Created memory wrapper ROM_9X32</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>244</source_line>
		<phase>sched</phase>
		<order>55</order>
	</message>
	<resource>
		<res_id>170</res_id>
		<opcode>192</opcode>
		<latency>0</latency>
		<delay>0.5766</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
		<unit_area>125.5140</unit_area>
		<comb_area>125.5140</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>263</res_id>
		<opcode>285</opcode>
		<opcode>286</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X32_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>162</res_id>
		<opcode>184</opcode>
		<latency>0</latency>
		<delay>0.2725</delay>
		<module_name>DC_Filter_Add2i1s32_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>250.0533</unit_area>
		<comb_area>250.0533</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>221</res_id>
		<opcode>243</opcode>
		<latency>0</latency>
		<delay>0.1415</delay>
		<module_name>DC_Filter_Add_3Sx2U_4S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>30.3354</unit_area>
		<comb_area>30.3354</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>175</res_id>
		<opcode>197</opcode>
		<latency>0</latency>
		<delay>0.5259</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (c * 3ULL + (/*cliff*/sc_int&lt;32&gt;)(b + 1LL)) ) * 258ULL + a)</label>
		<unit_area>121.0680</unit_area>
		<comb_area>121.0680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>169</res_id>
		<opcode>191</opcode>
		<latency>0</latency>
		<delay>0.5671</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2u1Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
		<unit_area>112.8600</unit_area>
		<comb_area>112.8600</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>159</res_id>
		<opcode>181</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DC_Filter_Add2i1u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>149</res_id>
		<opcode>171</opcode>
		<latency>0</latency>
		<delay>0.1961</delay>
		<module_name>DC_Filter_gen000002_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>42.4080</unit_area>
		<comb_area>42.4080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>150</res_id>
		<opcode>172</opcode>
		<latency>0</latency>
		<delay>0.1925</delay>
		<module_name>DC_Filter_LtiLLs32_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>46.8540</unit_area>
		<comb_area>46.8540</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>174</res_id>
		<opcode>196</opcode>
		<latency>0</latency>
		<delay>0.4015</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i2Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (b * 3ULL + 2ULL) ) * 258ULL + a)</label>
		<unit_area>104.6520</unit_area>
		<comb_area>104.6520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>148</res_id>
		<opcode>170</opcode>
		<latency>0</latency>
		<delay>0.1999</delay>
		<module_name>DC_Filter_gen000003_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>53.7624</unit_area>
		<comb_area>53.7624</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>151</res_id>
		<opcode>173</opcode>
		<latency>0</latency>
		<delay>0.1834</delay>
		<module_name>DC_Filter_gen000001_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>52.0011</unit_area>
		<comb_area>52.0011</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>155</res_id>
		<opcode>177</opcode>
		<latency>0</latency>
		<delay>0.1269</delay>
		<module_name>DC_Filter_Add2iLLu9_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>29.3094</unit_area>
		<comb_area>29.3094</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>156</res_id>
		<opcode>178</opcode>
		<latency>0</latency>
		<delay>0.2694</delay>
		<module_name>DC_Filter_Add2u9Mul2i258u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 258ULL + a)</label>
		<unit_area>75.8385</unit_area>
		<comb_area>75.8385</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>166</res_id>
		<opcode>188</opcode>
		<latency>0</latency>
		<delay>0.3661</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (b + 3ULL) ) * 258ULL + a)</label>
		<unit_area>105.1821</unit_area>
		<comb_area>105.1821</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>167</res_id>
		<opcode>189</opcode>
		<latency>0</latency>
		<delay>0.3434</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (b + 6ULL) ) * 258ULL + a)</label>
		<unit_area>112.2957</unit_area>
		<comb_area>112.2957</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>161</res_id>
		<opcode>183</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>DC_Filter_Eqi2u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>7.1820</unit_area>
		<comb_area>7.1820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>226</res_id>
		<opcode>248</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>DC_Filter_N_Mux_32_2_41_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>229.8240</unit_area>
		<comb_area>229.8240</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>160</res_id>
		<opcode>182</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>DC_Filter_Eqi1u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>7.1820</unit_area>
		<comb_area>7.1820</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>228</res_id>
		<opcode>250</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>249</res_id>
		<opcode>271</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DC_Filter_N_Mux_32_2_44_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>375.9264</unit_area>
		<comb_area>375.9264</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>176</res_id>
		<opcode>198</opcode>
		<latency>0</latency>
		<delay>0.2665</delay>
		<module_name>DC_Filter_Add2u2Mul2i3u2_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>262</res_id>
		<opcode>284</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X32_mask2</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>231</res_id>
		<opcode>253</opcode>
		<latency>0</latency>
		<delay>0.2351</delay>
		<module_name>DC_Filter_Add_9Sx2U_10S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>69.2037</unit_area>
		<comb_area>69.2037</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>57</res_id>
		<opcode>76</opcode>
		<latency>0</latency>
		<delay>0.0000</delay>
		<module_name>DC_Filter_Mul_12U_3_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>*</label>
		<unit_area>0.0000</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>215</res_id>
		<opcode>237</opcode>
		<latency>0</latency>
		<delay>0.3263</delay>
		<module_name>DC_Filter_Add_13Sx10U_13S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>157.3884</unit_area>
		<comb_area>157.3884</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>234</res_id>
		<opcode>256</opcode>
		<latency>0</latency>
		<delay>1.2249</delay>
		<module_name>DC_Filter_Mul_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>4701.9528</unit_area>
		<comb_area>4701.9528</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>235</res_id>
		<opcode>257</opcode>
		<latency>0</latency>
		<delay>0.0681</delay>
		<module_name>DC_Filter_OrReduction_4U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>236</res_id>
		<opcode>258</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>237</res_id>
		<opcode>259</opcode>
		<latency>0</latency>
		<delay>0.3212</delay>
		<module_name>DC_Filter_Add_28Sx1U_29S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>201.2841</unit_area>
		<comb_area>201.2841</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>247</res_id>
		<opcode>269</opcode>
		<latency>0</latency>
		<delay>0.1416</delay>
		<module_name>DC_Filter_N_Mux_32_3_43_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>156.0717</unit_area>
		<comb_area>156.0717</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>248</res_id>
		<opcode>270</opcode>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>DC_Filter_Add_32Sx29S_32S_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>518.2326</unit_area>
		<comb_area>518.2326</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>154</res_id>
		<opcode>176</opcode>
		<latency>0</latency>
		<delay>0.1756</delay>
		<module_name>DC_Filter_Add2i1u8_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>54.7371</unit_area>
		<comb_area>54.7371</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_2</thread>
		<source_loc>
			<id>21610</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2616</sub_loc>
		</source_loc>
		<op>
			<id>21611</id>
			<opcode>192</opcode>
			<source_loc>2616</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7288</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2616</sub_loc>
		</source_loc>
		<op>
			<id>21715</id>
			<opcode>286</opcode>
			<source_loc>7288</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21612</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2619</sub_loc>
		</source_loc>
		<op>
			<id>21613</id>
			<opcode>184</opcode>
			<source_loc>2619</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21614</id>
			<opcode>243</opcode>
			<source_loc>2622</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21615</id>
			<opcode>243</opcode>
			<source_loc>2625</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21616</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2708,2705,2704</sub_loc>
		</source_loc>
		<op>
			<id>21617</id>
			<opcode>197</opcode>
			<source_loc>2708,2705,2704</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21618</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2699</sub_loc>
		</source_loc>
		<op>
			<id>21619</id>
			<opcode>191</opcode>
			<source_loc>2699</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7296</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2708</sub_loc>
		</source_loc>
		<op>
			<id>21716</id>
			<opcode>285</opcode>
			<source_loc>7296</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>7295</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2699</sub_loc>
		</source_loc>
		<op>
			<id>21717</id>
			<opcode>286</opcode>
			<source_loc>7295</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21621</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2710</sub_loc>
		</source_loc>
		<op>
			<id>21622</id>
			<opcode>184</opcode>
			<source_loc>2710</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21623</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2713</sub_loc>
		</source_loc>
		<op>
			<id>21624</id>
			<opcode>181</opcode>
			<source_loc>2713</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21625</id>
			<opcode>243</opcode>
			<source_loc>2716</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21626</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2720,2585</sub_loc>
		</source_loc>
		<op>
			<id>21627</id>
			<opcode>171</opcode>
			<source_loc>2720,2585</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21628</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2763,2591</sub_loc>
		</source_loc>
		<op>
			<id>21629</id>
			<opcode>172</opcode>
			<source_loc>2763,2591</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21630</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2780,2778</sub_loc>
		</source_loc>
		<op>
			<id>21631</id>
			<opcode>196</opcode>
			<source_loc>2780,2778</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7298</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2780</sub_loc>
		</source_loc>
		<op>
			<id>21718</id>
			<opcode>286</opcode>
			<source_loc>7298</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21632</id>
			<opcode>243</opcode>
			<source_loc>2783</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21633</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2786</sub_loc>
		</source_loc>
		<op>
			<id>21634</id>
			<opcode>184</opcode>
			<source_loc>2786</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21635</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2790,2789</sub_loc>
		</source_loc>
		<op>
			<id>21636</id>
			<opcode>184</opcode>
			<source_loc>2790,2789</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21637</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2737</sub_loc>
		</source_loc>
		<op>
			<id>21638</id>
			<opcode>170</opcode>
			<source_loc>2737</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7307</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2737</sub_loc>
		</source_loc>
		<op>
			<id>21719</id>
			<opcode>286</opcode>
			<source_loc>7307</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21639</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2745</sub_loc>
		</source_loc>
		<op>
			<id>21640</id>
			<opcode>173</opcode>
			<source_loc>2745</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7308</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2745</sub_loc>
		</source_loc>
		<op>
			<id>21720</id>
			<opcode>286</opcode>
			<source_loc>7308</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21641</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2753</sub_loc>
		</source_loc>
		<op>
			<id>21642</id>
			<opcode>177</opcode>
			<source_loc>2753</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7309</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2753</sub_loc>
		</source_loc>
		<op>
			<id>21721</id>
			<opcode>286</opcode>
			<source_loc>7309</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21643</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2756</sub_loc>
		</source_loc>
		<op>
			<id>21644</id>
			<opcode>184</opcode>
			<source_loc>2756</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21645</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2760,2759</sub_loc>
		</source_loc>
		<op>
			<id>21646</id>
			<opcode>184</opcode>
			<source_loc>2760,2759</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21647</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2652</sub_loc>
		</source_loc>
		<op>
			<id>21648</id>
			<opcode>178</opcode>
			<source_loc>2652</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7320</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2652</sub_loc>
		</source_loc>
		<op>
			<id>21722</id>
			<opcode>286</opcode>
			<source_loc>7320</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21649</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2660</sub_loc>
		</source_loc>
		<op>
			<id>21650</id>
			<opcode>188</opcode>
			<source_loc>2660</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7321</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2660</sub_loc>
		</source_loc>
		<op>
			<id>21723</id>
			<opcode>286</opcode>
			<source_loc>7321</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21651</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2668</sub_loc>
		</source_loc>
		<op>
			<id>21652</id>
			<opcode>189</opcode>
			<source_loc>2668</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7322</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2668</sub_loc>
		</source_loc>
		<op>
			<id>21724</id>
			<opcode>286</opcode>
			<source_loc>7322</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21653</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2671</sub_loc>
		</source_loc>
		<op>
			<id>21654</id>
			<opcode>184</opcode>
			<source_loc>2671</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21655</id>
			<opcode>243</opcode>
			<source_loc>2674</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21656</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2806</sub_loc>
		</source_loc>
		<op>
			<id>21657</id>
			<opcode>183</opcode>
			<source_loc>2806</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21658</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2806,2807</sub_loc>
		</source_loc>
		<op>
			<id>21659</id>
			<opcode>248</opcode>
			<source_loc>2806,2807</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21660</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2806</sub_loc>
		</source_loc>
		<op>
			<id>21661</id>
			<opcode>182</opcode>
			<source_loc>2806</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21662</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2806,2807</sub_loc>
		</source_loc>
		<op>
			<id>21663</id>
			<opcode>248</opcode>
			<source_loc>2806,2807</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21664</id>
			<opcode>250</opcode>
			<source_loc>2806</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21665</id>
			<opcode>271</opcode>
			<source_loc>2806</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21666</id>
			<opcode>243</opcode>
			<source_loc>2809</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21667</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18088</sub_loc>
		</source_loc>
		<op>
			<id>21668</id>
			<opcode>198</opcode>
			<source_loc>18088</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21725</id>
			<opcode>284</opcode>
			<source_loc>18088</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21670</id>
			<opcode>253</opcode>
			<source_loc>2836</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21671</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2837</sub_loc>
		</source_loc>
		<op>
			<id>21672</id>
			<opcode>198</opcode>
			<source_loc>2837</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21673</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2837</sub_loc>
		</source_loc>
		<op>
			<id>21674</id>
			<opcode>76</opcode>
			<source_loc>2837</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21675</id>
			<opcode>237</opcode>
			<source_loc>2837</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7326</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>939,2837</sub_loc>
		</source_loc>
		<op>
			<id>21726</id>
			<opcode>285</opcode>
			<source_loc>7326</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21677</id>
			<opcode>256</opcode>
			<source_loc>2843</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21678</id>
			<opcode>257</opcode>
			<source_loc>2844</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21679</id>
			<opcode>258</opcode>
			<source_loc>2844</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21680</id>
			<opcode>259</opcode>
			<source_loc>2844</source_loc>
			<port>
				<name>in2</name>
				<datatype W="28">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21681</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2828</sub_loc>
		</source_loc>
		<op>
			<id>21682</id>
			<opcode>269</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in4</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21683</id>
			<opcode>270</opcode>
			<source_loc>2845</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21684</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2828</sub_loc>
		</source_loc>
		<op>
			<id>21685</id>
			<opcode>183</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21686</id>
			<opcode>271</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21687</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2828</sub_loc>
		</source_loc>
		<op>
			<id>21688</id>
			<opcode>182</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21689</id>
			<opcode>271</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21690</id>
			<opcode>250</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21691</id>
			<opcode>271</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21692</id>
			<opcode>243</opcode>
			<source_loc>2847</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21693</id>
			<opcode>243</opcode>
			<source_loc>2850</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21694</id>
			<opcode>243</opcode>
			<source_loc>2853</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21695</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2872</sub_loc>
		</source_loc>
		<op>
			<id>21696</id>
			<opcode>176</opcode>
			<source_loc>2872</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>265</res_id>
		<opcode>288</opcode>
		<opcode>289</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X32_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>264</res_id>
		<opcode>287</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_ROM_9X32_mask1</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_1</thread>
		<source_loc>
			<id>21735</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2279</sub_loc>
		</source_loc>
		<op>
			<id>21736</id>
			<opcode>192</opcode>
			<source_loc>2279</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7348</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2279</sub_loc>
		</source_loc>
		<op>
			<id>21840</id>
			<opcode>289</opcode>
			<source_loc>7348</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21737</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2282</sub_loc>
		</source_loc>
		<op>
			<id>21738</id>
			<opcode>184</opcode>
			<source_loc>2282</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21739</id>
			<opcode>243</opcode>
			<source_loc>2285</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21740</id>
			<opcode>243</opcode>
			<source_loc>2288</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21741</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2372,2369,2368</sub_loc>
		</source_loc>
		<op>
			<id>21742</id>
			<opcode>197</opcode>
			<source_loc>2372,2369,2368</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21743</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2363</sub_loc>
		</source_loc>
		<op>
			<id>21744</id>
			<opcode>191</opcode>
			<source_loc>2363</source_loc>
			<port>
				<name>in3</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7352</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2372</sub_loc>
		</source_loc>
		<op>
			<id>21841</id>
			<opcode>288</opcode>
			<source_loc>7352</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>7351</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2363</sub_loc>
		</source_loc>
		<op>
			<id>21842</id>
			<opcode>289</opcode>
			<source_loc>7351</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21746</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2374</sub_loc>
		</source_loc>
		<op>
			<id>21747</id>
			<opcode>184</opcode>
			<source_loc>2374</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21748</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2377</sub_loc>
		</source_loc>
		<op>
			<id>21749</id>
			<opcode>181</opcode>
			<source_loc>2377</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21750</id>
			<opcode>243</opcode>
			<source_loc>2380</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21751</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2384,2248</sub_loc>
		</source_loc>
		<op>
			<id>21752</id>
			<opcode>171</opcode>
			<source_loc>2384,2248</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21753</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2427,2254</sub_loc>
		</source_loc>
		<op>
			<id>21754</id>
			<opcode>172</opcode>
			<source_loc>2427,2254</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21755</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2444,2442</sub_loc>
		</source_loc>
		<op>
			<id>21756</id>
			<opcode>196</opcode>
			<source_loc>2444,2442</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7354</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2444</sub_loc>
		</source_loc>
		<op>
			<id>21843</id>
			<opcode>289</opcode>
			<source_loc>7354</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="1">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21757</id>
			<opcode>243</opcode>
			<source_loc>2447</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21758</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2450</sub_loc>
		</source_loc>
		<op>
			<id>21759</id>
			<opcode>184</opcode>
			<source_loc>2450</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21760</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2454,2453</sub_loc>
		</source_loc>
		<op>
			<id>21761</id>
			<opcode>184</opcode>
			<source_loc>2454,2453</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21762</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2401</sub_loc>
		</source_loc>
		<op>
			<id>21763</id>
			<opcode>170</opcode>
			<source_loc>2401</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7363</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2401</sub_loc>
		</source_loc>
		<op>
			<id>21844</id>
			<opcode>289</opcode>
			<source_loc>7363</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="11">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21764</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2409</sub_loc>
		</source_loc>
		<op>
			<id>21765</id>
			<opcode>173</opcode>
			<source_loc>2409</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7364</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2409</sub_loc>
		</source_loc>
		<op>
			<id>21845</id>
			<opcode>289</opcode>
			<source_loc>7364</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21766</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2417</sub_loc>
		</source_loc>
		<op>
			<id>21767</id>
			<opcode>177</opcode>
			<source_loc>2417</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7365</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2417</sub_loc>
		</source_loc>
		<op>
			<id>21846</id>
			<opcode>289</opcode>
			<source_loc>7365</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21768</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2420</sub_loc>
		</source_loc>
		<op>
			<id>21769</id>
			<opcode>184</opcode>
			<source_loc>2420</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21770</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2424,2423</sub_loc>
		</source_loc>
		<op>
			<id>21771</id>
			<opcode>184</opcode>
			<source_loc>2424,2423</source_loc>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21772</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2316</sub_loc>
		</source_loc>
		<op>
			<id>21773</id>
			<opcode>178</opcode>
			<source_loc>2316</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7376</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2316</sub_loc>
		</source_loc>
		<op>
			<id>21847</id>
			<opcode>289</opcode>
			<source_loc>7376</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21774</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2324</sub_loc>
		</source_loc>
		<op>
			<id>21775</id>
			<opcode>188</opcode>
			<source_loc>2324</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7377</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2324</sub_loc>
		</source_loc>
		<op>
			<id>21848</id>
			<opcode>289</opcode>
			<source_loc>7377</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21776</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2332</sub_loc>
		</source_loc>
		<op>
			<id>21777</id>
			<opcode>189</opcode>
			<source_loc>2332</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7378</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2332</sub_loc>
		</source_loc>
		<op>
			<id>21849</id>
			<opcode>289</opcode>
			<source_loc>7378</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>CE</name>
				<datatype W="8">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21778</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2335</sub_loc>
		</source_loc>
		<op>
			<id>21779</id>
			<opcode>184</opcode>
			<source_loc>2335</source_loc>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="11">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21780</id>
			<opcode>243</opcode>
			<source_loc>2338</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21781</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2470</sub_loc>
		</source_loc>
		<op>
			<id>21782</id>
			<opcode>183</opcode>
			<source_loc>2470</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21783</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2470,2471</sub_loc>
		</source_loc>
		<op>
			<id>21784</id>
			<opcode>248</opcode>
			<source_loc>2470,2471</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21785</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2470</sub_loc>
		</source_loc>
		<op>
			<id>21786</id>
			<opcode>182</opcode>
			<source_loc>2470</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21787</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2470,2471</sub_loc>
		</source_loc>
		<op>
			<id>21788</id>
			<opcode>248</opcode>
			<source_loc>2470,2471</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21789</id>
			<opcode>250</opcode>
			<source_loc>2470</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21790</id>
			<opcode>271</opcode>
			<source_loc>2470</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21791</id>
			<opcode>243</opcode>
			<source_loc>2473</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21792</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18305</sub_loc>
		</source_loc>
		<op>
			<id>21793</id>
			<opcode>198</opcode>
			<source_loc>18305</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21850</id>
			<opcode>287</opcode>
			<source_loc>18305</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21795</id>
			<opcode>253</opcode>
			<source_loc>2500</source_loc>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21796</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2501</sub_loc>
		</source_loc>
		<op>
			<id>21797</id>
			<opcode>198</opcode>
			<source_loc>2501</source_loc>
			<port>
				<name>in2</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>21798</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2501</sub_loc>
		</source_loc>
		<op>
			<id>21799</id>
			<opcode>76</opcode>
			<source_loc>2501</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21800</id>
			<opcode>237</opcode>
			<source_loc>2501</source_loc>
			<port>
				<name>in2</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="9">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="12">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>7382</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>937,2501</sub_loc>
		</source_loc>
		<op>
			<id>21851</id>
			<opcode>288</opcode>
			<source_loc>7382</source_loc>
			<port>
				<name>DIN</name>
				<datatype W="12">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21802</id>
			<opcode>256</opcode>
			<source_loc>2507</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21803</id>
			<opcode>257</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21804</id>
			<opcode>258</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21805</id>
			<opcode>259</opcode>
			<source_loc>2508</source_loc>
			<port>
				<name>in2</name>
				<datatype W="28">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="29">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21806</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2492</sub_loc>
		</source_loc>
		<op>
			<id>21807</id>
			<opcode>269</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in4</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21808</id>
			<opcode>270</opcode>
			<source_loc>2509</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="29">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21809</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2492</sub_loc>
		</source_loc>
		<op>
			<id>21810</id>
			<opcode>183</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21811</id>
			<opcode>271</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21812</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2492</sub_loc>
		</source_loc>
		<op>
			<id>21813</id>
			<opcode>182</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21814</id>
			<opcode>271</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21815</id>
			<opcode>250</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>21816</id>
			<opcode>271</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21817</id>
			<opcode>243</opcode>
			<source_loc>2511</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21818</id>
			<opcode>243</opcode>
			<source_loc>2514</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>21819</id>
			<opcode>243</opcode>
			<source_loc>2517</source_loc>
			<port>
				<name>in2</name>
				<datatype W="3">sc_int</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="2">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="4">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>21820</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2537</sub_loc>
		</source_loc>
		<op>
			<id>21821</id>
			<opcode>176</opcode>
			<source_loc>2537</source_loc>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="10">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>258</res_id>
		<opcode>280</opcode>
		<latency>0</latency>
		<delay>0.1016</delay>
		<module_name>DC_Filter_gen_busy_r_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
		<op>
			<id>21860</id>
			<opcode>280</opcode>
			<source_loc>13261,13260,13259,13258,19908,13290,13291,13292,13294,13293,6270,13288,13321,13324,13323,13322,13320,13333,13334,13336,13335</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>179</res_id>
		<opcode>201</opcode>
		<latency>0</latency>
		<delay>0.0600</delay>
		<module_name>DC_Filter_N_Muxb_1_2_32_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>11.7477</unit_area>
		<comb_area>11.7477</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>21861</id>
			<opcode>201</opcode>
			<source_loc>19910</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>21862</id>
			<opcode>258</opcode>
			<source_loc>12734</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>21863</id>
			<opcode>201</opcode>
			<source_loc>19911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>259</res_id>
		<opcode>281</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
		<op>
			<id>21864</id>
			<opcode>281</opcode>
			<source_loc>12197</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>21865</id>
			<opcode>258</opcode>
			<source_loc>12005</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>260</res_id>
		<opcode>282</opcode>
		<latency>0</latency>
		<delay>0.0708</delay>
		<module_name>DC_Filter_Xor_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>^</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_active_0</thread>
		<op>
			<id>21866</id>
			<opcode>282</opcode>
			<source_loc>11915</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<resource>
		<res_id>261</res_id>
		<opcode>283</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>DC_Filter_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
		<op>
			<id>21867</id>
			<opcode>283</opcode>
			<source_loc>11575</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_busy_1</thread>
		<op>
			<id>21868</id>
			<opcode>280</opcode>
			<source_loc>11467,11466,11465,11464,19912,11496,11497,11498,11500,11499,6286,11494,11527,11530,11529,11528,11526,11539,11540,11542,11541</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="3">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unvalidated_req_1</thread>
		<op>
			<id>21869</id>
			<opcode>201</opcode>
			<source_loc>19914</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<op>
			<id>21870</id>
			<opcode>258</opcode>
			<source_loc>10580</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_do_reg_vld_1</thread>
		<op>
			<id>21871</id>
			<opcode>201</opcode>
			<source_loc>19915</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_vld_1</thread>
		<op>
			<id>21872</id>
			<opcode>281</opcode>
			<source_loc>9429</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>21873</id>
			<opcode>258</opcode>
			<source_loc>8933</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_active_1</thread>
		<op>
			<id>21874</id>
			<opcode>282</opcode>
			<source_loc>8782</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
		<op>
			<id>21875</id>
			<opcode>283</opcode>
			<source_loc>8134</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>59</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>60</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>61</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>62</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 2322 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>63</order>
	</message>
	<message>
		<code_num>815</code_num>
		<severity>NOTE</severity>
		<message_text>The memory has 9 more words than the array can use.</message_text>
		<phase>sched</phase>
		<order>64</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb_inside.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>5</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb_inside.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>6</order>
	</message>
	<message>
		<code_num>2588</code_num>
		<severity>WARNING</severity>
		<message_text>The HLS_SET_OUTPUT_OPTIONS directive has been applied to non-output 'i_rgb.m_use_stall_reg_ip' and will be ignored.
</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>1701</source_line>
		<phase>sched</phase>
		<order>7</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.data&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>494</source_line>
		<phase>sched</phase>
		<order>8</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>9</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rst&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>../DC_Filter.h</source_path>
		<source_line>18</source_line>
		<phase>sched</phase>
		<order>10</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_result.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>11</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;i_rgb_inside.vld&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>493</source_line>
		<phase>sched</phase>
		<order>12</order>
	</message>
	<message>
		<code_num>847</code_num>
		<severity>WARNING</severity>
		<message_text>An input delay was not specified for &quot;o_rgb_inside.busy&quot;. A value of 0.114ns ( Clk-&gt;Q ), will be used as the input delay.</message_text>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
		<source_line>4307</source_line>
		<phase>sched</phase>
		<order>13</order>
	</message>
	<sched_order>
		<thread>gen_prev_trig_reg_0</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>gen_prev_trig_reg_1</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_0</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>gen_active_1</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>gen_vld_1</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>gen_next_trig_reg_1</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req_0</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>do_filter_1</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_1</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_1</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_0</thread>
		<value>14</value>
	</sched_order>
	<sched_order>
		<thread>gen_unacked_req_0</thread>
		<value>15</value>
	</sched_order>
	<sched_order>
		<thread>gen_stalling_0</thread>
		<value>16</value>
	</sched_order>
	<sched_order>
		<thread>gen_unvalidated_req_1</thread>
		<value>17</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>18</value>
	</sched_order>
	<sched_order>
		<thread>do_filter_2</thread>
		<value>19</value>
	</sched_order>
	<sched_order>
		<thread>gen_do_reg_vld_1</thread>
		<value>20</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_0</thread>
		<value>21</value>
	</sched_order>
	<sched_order>
		<thread>gen_busy_1</thread>
		<value>22</value>
	</sched_order>
	<source_loc>
		<id>21882</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11902</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<io_op>
			<id>21883</id>
			<source_loc>11899</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>o_result.m_req.m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21884</id>
			<source_loc>11903</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>o_result.m_req.m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21885</id>
			<source_loc>21882</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>2</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>21885</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>21884</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>21883</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_0</thread>
		<timing_path>
			<name>gen_prev_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_0</thread>
		<reg_op>
			<id>21889</id>
			<source_loc>21883</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21890</id>
			<source_loc>21885</source_loc>
			<name>o_result_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>2</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>123</id>
			<thread>gen_prev_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>18692</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>123</id>
			<thread>gen_prev_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6283</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21891</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8769</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_prev_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_prev_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_prev_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<io_op>
			<id>21892</id>
			<source_loc>8766</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>3</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21893</id>
			<source_loc>8770</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21894</id>
			<source_loc>21891</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>5</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>gen_prev_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>11</state>
				<source_loc>21894</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>11</state>
				<source_loc>21893</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>5</state>
				<source_loc>21892</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_prev_trig_reg_1</thread>
		<timing_path>
			<name>gen_prev_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_prev_trig_reg_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_prev_trig_reg_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_prev_trig_reg_1</thread>
		<reg_op>
			<id>21898</id>
			<source_loc>21892</source_loc>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>3</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21899</id>
			<source_loc>21894</source_loc>
			<name>o_rgb_inside_m_req_m_prev_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_m_req_m_prev_trig_req</instance_name>
			<op>
				<id>5</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>162</id>
			<thread>gen_prev_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1339</source_line>
			<source_loc>18707</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_prev_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>162</id>
			<thread>gen_prev_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6299</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21900</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11907,11907</sub_loc>
	</source_loc>
	<source_loc>
		<id>21901</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13169</opcode>
		<sub_loc>11907,11907</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_0</thread>
		<io_op>
			<id>21904</id>
			<source_loc>11913</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>6</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21905</id>
			<source_loc>11914</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_result_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>7</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21906</id>
			<source_loc>21866</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			<opcode>282</opcode>
			<label>^</label>
			<op>
				<id>8</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21907</id>
			<source_loc>21901</source_loc>
			<order>4</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>o_result.m_req_active:o_result_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>9</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>gen_active_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>21905</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21907</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>21904</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21907</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>21905</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>21904</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_0</thread>
		<timing_path>
			<name>gen_active_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_1</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>120</id>
			<thread>gen_active_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>18691</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>120</id>
			<thread>gen_active_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6282</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21910</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12194,12194</sub_loc>
	</source_loc>
	<source_loc>
		<id>21911</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13040</opcode>
		<sub_loc>12194,12194</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>140</res_id>
		<opcode>162</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_vld_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_0</thread>
		<io_op>
			<id>21914</id>
			<source_loc>12195</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>o_result.m_unacked_req:o_result_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>12</id>
				<op_kind>input</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21915</id>
			<source_loc>12196</source_loc>
			<order>2</order>
			<sig_name>o_result_m_req_active_s</sig_name>
			<label>m_req_active:o_result_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>13</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21916</id>
			<source_loc>21864</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			<opcode>281</opcode>
			<label>|</label>
			<op>
				<id>14</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21917</id>
			<source_loc>21911</source_loc>
			<order>4</order>
			<sig_name>o_result_vld</sig_name>
			<label>o_result.vld:o_result_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>15</id>
				<op_kind>output</op_kind>
				<object>o_result_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>gen_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21915</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21915</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>3</state>
				<source_loc>21917</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>21914</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
				<state>3</state>
				<source_loc>21917</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>21914</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_0</thread>
		<timing_path>
			<name>gen_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_result_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_2</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>111</id>
			<thread>gen_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>18687</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>111</id>
			<thread>gen_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6277</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21923</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11573,11573</sub_loc>
	</source_loc>
	<source_loc>
		<id>21924</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13109</opcode>
		<sub_loc>11573,11573</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_0</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_0</thread>
		<io_op>
			<id>21926</id>
			<source_loc>11574</source_loc>
			<order>1</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>18</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21927</id>
			<source_loc>21867</source_loc>
			<order>2</order>
			<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			<opcode>283</opcode>
			<label>!</label>
			<op>
				<id>19</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21928</id>
			<source_loc>21924</source_loc>
			<order>3</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>o_result.m_req.m_next_trig_req:o_result_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>20</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>21926</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>21928</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>21926</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_0</thread>
		<timing_path>
			<name>gen_next_trig_reg_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DC_Filter_Not_1U_1U_1_3</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>128</id>
			<thread>gen_next_trig_reg_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>18694</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>128</id>
			<thread>gen_next_trig_reg_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6285</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21931</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8774,8774</sub_loc>
	</source_loc>
	<source_loc>
		<id>21932</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13213</opcode>
		<sub_loc>8774,8774</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_active_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_active_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_active_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_active_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_active_1</thread>
		<io_op>
			<id>21935</id>
			<source_loc>8780</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21936</id>
			<source_loc>8781</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_m_prev_trig_req</sig_name>
			<label>m_prev_trig_req:o_rgb_inside_m_req_m_prev_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_prev_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21937</id>
			<source_loc>21874</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			<opcode>282</opcode>
			<label>^</label>
			<op>
				<id>24</id>
				<op_kind>xor</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21938</id>
			<source_loc>21932</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_m_req_active_s</sig_name>
			<label>o_rgb_inside.m_req_active:o_rgb_inside_m_req_active_s:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>25</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2503000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>gen_active_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>21936</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21938</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>21935</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0708</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21938</source_loc>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
				<state>3</state>
				<source_loc>21936</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>3</state>
				<source_loc>21935</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_active_1</thread>
		<timing_path>
			<name>gen_active_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0708</delay>
				<instance_name>DC_Filter_Xor_1Ux1U_1U_1_4</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>0.2503</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_prev_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_active_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_active_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_active_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>159</id>
			<thread>gen_active_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1328</source_line>
			<source_loc>18706</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_active_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>159</id>
			<thread>gen_active_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6298</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21941</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9426,9426</sub_loc>
	</source_loc>
	<source_loc>
		<id>21942</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13034</opcode>
		<sub_loc>9426,9426</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_vld_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_vld_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_vld_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_vld_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_vld_1</thread>
		<io_op>
			<id>21945</id>
			<source_loc>9427</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>o_rgb_inside.m_unacked_req:o_rgb_inside_m_unacked_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>28</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21946</id>
			<source_loc>9428</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_req_active_s</sig_name>
			<label>m_req_active:o_rgb_inside_m_req_active_s:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>29</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_active_s</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1848000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21947</id>
			<source_loc>21872</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			<opcode>281</opcode>
			<label>|</label>
			<op>
				<id>30</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2363000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21948</id>
			<source_loc>21942</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_vld</sig_name>
			<label>o_rgb_inside.vld:o_rgb_inside_vld:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>31</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3018000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>gen_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21946</source_loc>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
				<state>3</state>
				<source_loc>21946</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>3</state>
				<source_loc>21948</source_loc>
			</path_node>
			<delay>0.3018</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>21945</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0515</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>3</state>
				<source_loc>21948</source_loc>
			</path_node>
			<delay>0.2310</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>3</state>
				<source_loc>21945</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_vld_1</thread>
		<timing_path>
			<name>gen_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8152</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<delay>9.8152</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1848</delay>
				<port_name>o_rgb_inside_m_req_active_s</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.3199</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0696</delay>
				<instance_name>DC_Filter_Or_1Ux1U_1U_4_5</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.2491</delay>
		</timing_path>
		<timing_path>
			<name>gen_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_vld_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>150</id>
			<thread>gen_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5139</source_line>
			<source_loc>18702</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>150</id>
			<thread>gen_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6293</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21954</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8132,8132</sub_loc>
	</source_loc>
	<source_loc>
		<id>21955</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13148</opcode>
		<sub_loc>8132,8132</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_next_trig_reg_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_next_trig_reg_1</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_next_trig_reg_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_next_trig_reg_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_next_trig_reg_1</thread>
		<io_op>
			<id>21957</id>
			<source_loc>8133</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>34</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21958</id>
			<source_loc>21875</source_loc>
			<order>2</order>
			<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			<opcode>283</opcode>
			<label>!</label>
			<op>
				<id>35</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21959</id>
			<source_loc>21955</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_req_m_next_trig_req</sig_name>
			<label>o_rgb_inside.m_req.m_next_trig_req:o_rgb_inside_m_req_m_next_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>gen_next_trig_reg_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>21957</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0194</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
				<state>2</state>
				<source_loc>21959</source_loc>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
				<state>2</state>
				<source_loc>21957</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_next_trig_reg_1</thread>
		<timing_path>
			<name>gen_next_trig_reg_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0194</delay>
				<instance_name>DC_Filter_Not_1U_1U_1_6</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>0.1989</delay>
		</timing_path>
		<timing_path>
			<name>gen_next_trig_reg_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_next_trig_reg_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_req_m_trig_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_next_trig_reg_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>167</id>
			<thread>gen_next_trig_reg_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_comm_util.h</source_path>
			<source_line>1365</source_line>
			<source_loc>18709</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_next_trig_reg_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>167</id>
			<thread>gen_next_trig_reg_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6301</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21962</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>13242,13242</sub_loc>
	</source_loc>
	<source_loc>
		<id>21963</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13151</opcode>
		<sub_loc>13242,13242</sub_loc>
	</source_loc>
	<source_loc>
		<id>21965</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19350</sub_loc>
	</source_loc>
	<source_loc>
		<id>21964</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19350</sub_loc>
	</source_loc>
	<source_loc>
		<id>21967</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13242</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_0</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<resource>
		<res_id>43</res_id>
		<opcode>47</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Muxb_1_2_32_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_unvalidated_req_0</thread>
		<op>
			<id>21977</id>
			<opcode>47</opcode>
			<source_loc>19910</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_0</thread>
		<io_op>
			<id>21970</id>
			<source_loc>13214</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>i_rgb.m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21971</id>
			<source_loc>19350</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>39</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21972</id>
			<source_loc>21967</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next</sig_name>
			<label>i_rgb.m_unvalidated_req:gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_0_i_rgb_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21973</id>
			<source_loc>13228</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>i_rgb.m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>41</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21974</id>
			<source_loc>13239</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>i_rgb.vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>42</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21975</id>
			<source_loc>21861</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_32_4_7</instance_name>
			<opcode>47</opcode>
			<label>MUX(2)</label>
			<op>
				<id>43</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21976</id>
			<source_loc>21963</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>44</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>21974</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>21973</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>13242</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>21976</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>21966</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>21970</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_0</thread>
		<timing_path>
			<name>gen_unvalidated_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_0</thread>
		<reg_op>
			<id>21984</id>
			<source_loc>21970</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>21985</id>
			<source_loc>21976</source_loc>
			<name>i_rgb_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_unvalidated_req</instance_name>
			<op>
				<id>44</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>95</id>
			<thread>gen_unvalidated_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>18681</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>95</id>
			<thread>gen_unvalidated_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6271</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>21987</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12731,12731</sub_loc>
	</source_loc>
	<source_loc>
		<id>21988</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13130</opcode>
		<sub_loc>12731,12731</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>116</res_id>
		<opcode>138</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>DC_Filter_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<op>
			<id>21996</id>
			<opcode>138</opcode>
			<source_loc>12734</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<io_op>
			<id>21991</id>
			<source_loc>12724</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>i_rgb.m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>48</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21992</id>
			<source_loc>12732</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>i_rgb.m_data_is_valid:i_rgb_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>49</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>21993</id>
			<source_loc>12733</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>i_rgb.m_stalling:i_rgb_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>50</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>21994</id>
			<source_loc>21862</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_8</instance_name>
			<opcode>138</opcode>
			<label>&amp;</label>
			<op>
				<id>51</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>21995</id>
			<source_loc>21988</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
				<state>11</state>
				<source_loc>21993</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>21992</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>21995</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>21991</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_0</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_0</thread>
		<reg_op>
			<id>22002</id>
			<source_loc>21991</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>48</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22003</id>
			<source_loc>21995</source_loc>
			<name>i_rgb_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_stall_reg_full</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>103</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>18684</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>103</id>
			<thread>gen_do_stall_reg_full_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6274</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>51</source_line>
		<phase>sched</phase>
		<order>14</order>
	</message>
	<source_loc>
		<id>7344</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18484,14034</sub_loc>
	</source_loc>
	<source_loc>
		<id>7345</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18488,14045</sub_loc>
	</source_loc>
	<source_loc>
		<id>7346</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18489,14079</sub_loc>
	</source_loc>
	<source_loc>
		<id>22029</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2224,2287</sub_loc>
	</source_loc>
	<source_loc>
		<id>22031</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22029</sub_loc>
	</source_loc>
	<source_loc>
		<id>22030</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22029</sub_loc>
	</source_loc>
	<source_loc>
		<id>22033</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2289</sub_loc>
	</source_loc>
	<source_loc>
		<id>22035</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22033</sub_loc>
	</source_loc>
	<source_loc>
		<id>22034</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22033</sub_loc>
	</source_loc>
	<source_loc>
		<id>22021</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2225,2284</sub_loc>
	</source_loc>
	<source_loc>
		<id>22023</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22021</sub_loc>
	</source_loc>
	<source_loc>
		<id>22022</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22021</sub_loc>
	</source_loc>
	<source_loc>
		<id>22025</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2286</sub_loc>
	</source_loc>
	<source_loc>
		<id>22027</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22025</sub_loc>
	</source_loc>
	<source_loc>
		<id>22026</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22025</sub_loc>
	</source_loc>
	<source_loc>
		<id>22013</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,2281</sub_loc>
	</source_loc>
	<source_loc>
		<id>22015</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22013</sub_loc>
	</source_loc>
	<source_loc>
		<id>22014</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22013</sub_loc>
	</source_loc>
	<source_loc>
		<id>22017</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2279</sub_loc>
	</source_loc>
	<source_loc>
		<id>22019</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22017</sub_loc>
	</source_loc>
	<source_loc>
		<id>22018</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22017</sub_loc>
	</source_loc>
	<source_loc>
		<id>22209</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19906,2539</sub_loc>
	</source_loc>
	<source_loc>
		<id>22211</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22209</sub_loc>
	</source_loc>
	<source_loc>
		<id>22210</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22209</sub_loc>
	</source_loc>
	<source_loc>
		<id>22213</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19905,2539</sub_loc>
	</source_loc>
	<source_loc>
		<id>22215</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22213</sub_loc>
	</source_loc>
	<source_loc>
		<id>22214</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22213</sub_loc>
	</source_loc>
	<source_loc>
		<id>22217</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19904,2539</sub_loc>
	</source_loc>
	<source_loc>
		<id>22219</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22217</sub_loc>
	</source_loc>
	<source_loc>
		<id>22218</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22217</sub_loc>
	</source_loc>
	<source_loc>
		<id>22221</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2227,2422</sub_loc>
	</source_loc>
	<source_loc>
		<id>22249</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2227,18165</sub_loc>
	</source_loc>
	<source_loc>
		<id>22250</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>59</opcode>
		<sub_loc>2227,18165</sub_loc>
	</source_loc>
	<source_loc>
		<id>22223</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22221</sub_loc>
	</source_loc>
	<source_loc>
		<id>22222</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22221</sub_loc>
	</source_loc>
	<source_loc>
		<id>22225</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2539</sub_loc>
	</source_loc>
	<source_loc>
		<id>22129</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2501</sub_loc>
	</source_loc>
	<source_loc>
		<id>22227</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22225</sub_loc>
	</source_loc>
	<source_loc>
		<id>22226</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22225</sub_loc>
	</source_loc>
	<source_loc>
		<id>22157</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>956,2506</sub_loc>
	</source_loc>
	<source_loc>
		<id>22229</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>956,2539</sub_loc>
	</source_loc>
	<source_loc>
		<id>22231</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22229</sub_loc>
	</source_loc>
	<source_loc>
		<id>22230</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22229</sub_loc>
	</source_loc>
	<source_loc>
		<id>7216</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19188,2294</sub_loc>
	</source_loc>
	<source_loc>
		<id>7349</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2225,7216</sub_loc>
	</source_loc>
	<source_loc>
		<id>7217</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19188,2342</sub_loc>
	</source_loc>
	<source_loc>
		<id>7350</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2224,7217</sub_loc>
	</source_loc>
	<source_loc>
		<id>22053</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2381</sub_loc>
	</source_loc>
	<source_loc>
		<id>22055</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22053</sub_loc>
	</source_loc>
	<source_loc>
		<id>22054</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22053</sub_loc>
	</source_loc>
	<source_loc>
		<id>22057</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2224,2379</sub_loc>
	</source_loc>
	<source_loc>
		<id>22059</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22057</sub_loc>
	</source_loc>
	<source_loc>
		<id>22058</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22057</sub_loc>
	</source_loc>
	<source_loc>
		<id>22045</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2378</sub_loc>
	</source_loc>
	<source_loc>
		<id>22047</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22045</sub_loc>
	</source_loc>
	<source_loc>
		<id>22046</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22045</sub_loc>
	</source_loc>
	<source_loc>
		<id>22049</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2225,2376</sub_loc>
	</source_loc>
	<source_loc>
		<id>22051</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22049</sub_loc>
	</source_loc>
	<source_loc>
		<id>22050</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22049</sub_loc>
	</source_loc>
	<source_loc>
		<id>22037</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2363</sub_loc>
	</source_loc>
	<source_loc>
		<id>22039</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22037</sub_loc>
	</source_loc>
	<source_loc>
		<id>22038</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22037</sub_loc>
	</source_loc>
	<source_loc>
		<id>22041</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,2373</sub_loc>
	</source_loc>
	<source_loc>
		<id>22043</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22041</sub_loc>
	</source_loc>
	<source_loc>
		<id>22042</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22041</sub_loc>
	</source_loc>
	<source_loc>
		<id>7241</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>19180,2428</sub_loc>
	</source_loc>
	<source_loc>
		<id>7353</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,7241</sub_loc>
	</source_loc>
	<source_loc>
		<id>22069</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2451</sub_loc>
	</source_loc>
	<source_loc>
		<id>22071</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22069</sub_loc>
	</source_loc>
	<source_loc>
		<id>22070</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22069</sub_loc>
	</source_loc>
	<source_loc>
		<id>22073</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,2449</sub_loc>
	</source_loc>
	<source_loc>
		<id>22075</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22073</sub_loc>
	</source_loc>
	<source_loc>
		<id>22074</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22073</sub_loc>
	</source_loc>
	<source_loc>
		<id>22061</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2444</sub_loc>
	</source_loc>
	<source_loc>
		<id>22063</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22061</sub_loc>
	</source_loc>
	<source_loc>
		<id>22062</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22061</sub_loc>
	</source_loc>
	<source_loc>
		<id>22065</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2223,2446</sub_loc>
	</source_loc>
	<source_loc>
		<id>22067</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22065</sub_loc>
	</source_loc>
	<source_loc>
		<id>22066</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22065</sub_loc>
	</source_loc>
	<source_loc>
		<id>22077</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2417</sub_loc>
	</source_loc>
	<source_loc>
		<id>22079</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22077</sub_loc>
	</source_loc>
	<source_loc>
		<id>22078</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22077</sub_loc>
	</source_loc>
	<source_loc>
		<id>22081</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,2419</sub_loc>
	</source_loc>
	<source_loc>
		<id>22083</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22081</sub_loc>
	</source_loc>
	<source_loc>
		<id>22082</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22081</sub_loc>
	</source_loc>
	<source_loc>
		<id>7356</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18484,14376</sub_loc>
	</source_loc>
	<source_loc>
		<id>22005</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4728,19127</sub_loc>
	</source_loc>
	<source_loc>
		<id>22006</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>932,22005</sub_loc>
	</source_loc>
	<source_loc>
		<id>7358</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2554,19127</sub_loc>
	</source_loc>
	<source_loc>
		<id>7360</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18484,14465</sub_loc>
	</source_loc>
	<source_loc>
		<id>7341</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>942,14520</sub_loc>
	</source_loc>
	<source_loc>
		<id>22093</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2339</sub_loc>
	</source_loc>
	<source_loc>
		<id>22095</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22093</sub_loc>
	</source_loc>
	<source_loc>
		<id>22094</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22093</sub_loc>
	</source_loc>
	<source_loc>
		<id>22097</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2225,2337</sub_loc>
	</source_loc>
	<source_loc>
		<id>22099</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22097</sub_loc>
	</source_loc>
	<source_loc>
		<id>22098</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22097</sub_loc>
	</source_loc>
	<source_loc>
		<id>22085</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2332</sub_loc>
	</source_loc>
	<source_loc>
		<id>22087</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22085</sub_loc>
	</source_loc>
	<source_loc>
		<id>22086</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22085</sub_loc>
	</source_loc>
	<source_loc>
		<id>22089</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,2334</sub_loc>
	</source_loc>
	<source_loc>
		<id>22091</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22089</sub_loc>
	</source_loc>
	<source_loc>
		<id>22090</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22089</sub_loc>
	</source_loc>
	<source_loc>
		<id>7367</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18484,14154</sub_loc>
	</source_loc>
	<source_loc>
		<id>22007</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4728,19048</sub_loc>
	</source_loc>
	<source_loc>
		<id>22008</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>932,22007</sub_loc>
	</source_loc>
	<source_loc>
		<id>7369</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2554,19048</sub_loc>
	</source_loc>
	<source_loc>
		<id>7372</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18484,14243</sub_loc>
	</source_loc>
	<source_loc>
		<id>7375</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>942,14298</sub_loc>
	</source_loc>
	<source_loc>
		<id>22185</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19906,2538</sub_loc>
	</source_loc>
	<source_loc>
		<id>22187</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22185</sub_loc>
	</source_loc>
	<source_loc>
		<id>22186</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22185</sub_loc>
	</source_loc>
	<source_loc>
		<id>22189</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19905,2538</sub_loc>
	</source_loc>
	<source_loc>
		<id>22191</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22189</sub_loc>
	</source_loc>
	<source_loc>
		<id>22190</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22189</sub_loc>
	</source_loc>
	<source_loc>
		<id>22193</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19904,2538</sub_loc>
	</source_loc>
	<source_loc>
		<id>22195</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22193</sub_loc>
	</source_loc>
	<source_loc>
		<id>22194</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22193</sub_loc>
	</source_loc>
	<source_loc>
		<id>22197</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2538</sub_loc>
	</source_loc>
	<source_loc>
		<id>22199</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22197</sub_loc>
	</source_loc>
	<source_loc>
		<id>22198</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22197</sub_loc>
	</source_loc>
	<source_loc>
		<id>22201</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2226,2536</sub_loc>
	</source_loc>
	<source_loc>
		<id>22203</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22201</sub_loc>
	</source_loc>
	<source_loc>
		<id>22202</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22201</sub_loc>
	</source_loc>
	<source_loc>
		<id>22205</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>956,2538</sub_loc>
	</source_loc>
	<source_loc>
		<id>22207</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22205</sub_loc>
	</source_loc>
	<source_loc>
		<id>22206</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22205</sub_loc>
	</source_loc>
	<source_loc>
		<id>22101</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19906,2470</sub_loc>
	</source_loc>
	<source_loc>
		<id>22103</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22101</sub_loc>
	</source_loc>
	<source_loc>
		<id>22102</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22101</sub_loc>
	</source_loc>
	<source_loc>
		<id>22105</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19905,2470</sub_loc>
	</source_loc>
	<source_loc>
		<id>22107</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22105</sub_loc>
	</source_loc>
	<source_loc>
		<id>22106</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22105</sub_loc>
	</source_loc>
	<source_loc>
		<id>22109</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19904,2470</sub_loc>
	</source_loc>
	<source_loc>
		<id>22111</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22109</sub_loc>
	</source_loc>
	<source_loc>
		<id>22110</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22109</sub_loc>
	</source_loc>
	<source_loc>
		<id>22113</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2223,2472</sub_loc>
	</source_loc>
	<source_loc>
		<id>22115</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22113</sub_loc>
	</source_loc>
	<source_loc>
		<id>22114</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22113</sub_loc>
	</source_loc>
	<source_loc>
		<id>22161</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19906,2518</sub_loc>
	</source_loc>
	<source_loc>
		<id>22163</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22161</sub_loc>
	</source_loc>
	<source_loc>
		<id>22162</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22161</sub_loc>
	</source_loc>
	<source_loc>
		<id>22165</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19905,2518</sub_loc>
	</source_loc>
	<source_loc>
		<id>22167</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22165</sub_loc>
	</source_loc>
	<source_loc>
		<id>22166</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22165</sub_loc>
	</source_loc>
	<source_loc>
		<id>22169</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19904,2518</sub_loc>
	</source_loc>
	<source_loc>
		<id>22171</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22169</sub_loc>
	</source_loc>
	<source_loc>
		<id>22170</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22169</sub_loc>
	</source_loc>
	<source_loc>
		<id>22173</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2518</sub_loc>
	</source_loc>
	<source_loc>
		<id>22175</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22173</sub_loc>
	</source_loc>
	<source_loc>
		<id>22174</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22173</sub_loc>
	</source_loc>
	<source_loc>
		<id>22177</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2223,2516</sub_loc>
	</source_loc>
	<source_loc>
		<id>22179</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22177</sub_loc>
	</source_loc>
	<source_loc>
		<id>22178</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22177</sub_loc>
	</source_loc>
	<source_loc>
		<id>22181</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>956,2518</sub_loc>
	</source_loc>
	<source_loc>
		<id>22183</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22181</sub_loc>
	</source_loc>
	<source_loc>
		<id>22182</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22181</sub_loc>
	</source_loc>
	<source_loc>
		<id>22137</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19906,2515</sub_loc>
	</source_loc>
	<source_loc>
		<id>22139</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22137</sub_loc>
	</source_loc>
	<source_loc>
		<id>22138</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22137</sub_loc>
	</source_loc>
	<source_loc>
		<id>22141</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19905,2515</sub_loc>
	</source_loc>
	<source_loc>
		<id>22143</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22141</sub_loc>
	</source_loc>
	<source_loc>
		<id>22142</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22141</sub_loc>
	</source_loc>
	<source_loc>
		<id>22145</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19904,2515</sub_loc>
	</source_loc>
	<source_loc>
		<id>22147</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22145</sub_loc>
	</source_loc>
	<source_loc>
		<id>22146</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22145</sub_loc>
	</source_loc>
	<source_loc>
		<id>22149</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>937,2515</sub_loc>
	</source_loc>
	<source_loc>
		<id>22151</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22149</sub_loc>
	</source_loc>
	<source_loc>
		<id>22150</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22149</sub_loc>
	</source_loc>
	<source_loc>
		<id>22153</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2224,2513</sub_loc>
	</source_loc>
	<source_loc>
		<id>22155</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22153</sub_loc>
	</source_loc>
	<source_loc>
		<id>22154</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22153</sub_loc>
	</source_loc>
	<source_loc>
		<id>22159</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22157</sub_loc>
	</source_loc>
	<source_loc>
		<id>22158</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22157</sub_loc>
	</source_loc>
	<source_loc>
		<id>22117</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19906,2492</sub_loc>
	</source_loc>
	<source_loc>
		<id>22119</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22117</sub_loc>
	</source_loc>
	<source_loc>
		<id>22118</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22117</sub_loc>
	</source_loc>
	<source_loc>
		<id>22121</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19905,2492</sub_loc>
	</source_loc>
	<source_loc>
		<id>22123</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22121</sub_loc>
	</source_loc>
	<source_loc>
		<id>22122</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22121</sub_loc>
	</source_loc>
	<source_loc>
		<id>22125</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19904,2492</sub_loc>
	</source_loc>
	<source_loc>
		<id>22127</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22125</sub_loc>
	</source_loc>
	<source_loc>
		<id>22126</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22125</sub_loc>
	</source_loc>
	<source_loc>
		<id>22131</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22129</sub_loc>
	</source_loc>
	<source_loc>
		<id>22130</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22129</sub_loc>
	</source_loc>
	<source_loc>
		<id>22133</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2225,2510</sub_loc>
	</source_loc>
	<source_loc>
		<id>22135</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22133</sub_loc>
	</source_loc>
	<source_loc>
		<id>22134</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>22133</sub_loc>
	</source_loc>
	<source_loc>
		<id>7347</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>951,14754</sub_loc>
	</source_loc>
	<source_loc>
		<id>22009</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4052,14773</sub_loc>
	</source_loc>
	<source_loc>
		<id>22010</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>935,22009</sub_loc>
	</source_loc>
	<source_loc>
		<id>7391</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18489,14774</sub_loc>
	</source_loc>
	<source_loc>
		<id>22011</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5510,19271</sub_loc>
	</source_loc>
	<source_loc>
		<id>22012</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>935,22011</sub_loc>
	</source_loc>
	<source_loc>
		<id>7393</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2554,19271</sub_loc>
	</source_loc>
	<source_loc>
		<id>22243</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2227,2427</sub_loc>
	</source_loc>
	<source_loc>
		<id>22244</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>59</opcode>
		<sub_loc>2227,2427</sub_loc>
	</source_loc>
	<source_loc>
		<id>22246</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2227,2384</sub_loc>
	</source_loc>
	<source_loc>
		<id>22247</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>59</opcode>
		<sub_loc>2227,2384</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>do_filter_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter_1</thread>
		<value>184</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter_1</thread>
		<value>97</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter_1</thread>
		<value>2114</value>
	</intrinsic_muxing>
	<resource>
		<res_id>28</res_id>
		<opcode>28</opcode>
		<latency>0</latency>
		<delay>1.0892</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (c * 3ULL + b) ) * 258ULL + a)</label>
		<unit_area>63.2700</unit_area>
		<comb_area>63.2700</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>20</res_id>
		<opcode>20</opcode>
		<latency>0</latency>
		<delay>1.7425</delay>
		<module_name>DC_Filter_Add2i1s32_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>122.0940</unit_area>
		<comb_area>122.0940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>100</res_id>
		<opcode>122</opcode>
		<latency>0</latency>
		<delay>0.2915</delay>
		<module_name>DC_Filter_Add_3Sx2U_4S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>14.0220</unit_area>
		<comb_area>14.0220</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>33</res_id>
		<opcode>33</opcode>
		<latency>0</latency>
		<delay>1.0577</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (c * 3ULL + (/*cliff*/sc_int&lt;32&gt;)(b + 1LL)) ) * 258ULL + a)</label>
		<unit_area>57.4560</unit_area>
		<comb_area>57.4560</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.7132</delay>
		<module_name>DC_Filter_Add2u9Mul2i258u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 258ULL + a)</label>
		<unit_area>36.5940</unit_area>
		<comb_area>36.5940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>17</res_id>
		<opcode>17</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>DC_Filter_Add2i1u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>6</res_id>
		<opcode>6</opcode>
		<latency>0</latency>
		<delay>0.5312</delay>
		<module_name>DC_Filter_gen000002_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>21.5460</unit_area>
		<comb_area>21.5460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>24</res_id>
		<opcode>24</opcode>
		<latency>0</latency>
		<delay>0.8485</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (b + 3ULL) ) * 258ULL + a)</label>
		<unit_area>45.4860</unit_area>
		<comb_area>45.4860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>0.4522</delay>
		<module_name>DC_Filter_LtiLLs32_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>&lt;</label>
		<unit_area>20.5200</unit_area>
		<comb_area>20.5200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>25</res_id>
		<opcode>25</opcode>
		<latency>0</latency>
		<delay>0.8695</delay>
		<module_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( (b + 6ULL) ) * 258ULL + a)</label>
		<unit_area>42.7500</unit_area>
		<comb_area>42.7500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>4</res_id>
		<opcode>4</opcode>
		<latency>0</latency>
		<delay>0.3931</delay>
		<module_name>DC_Filter_gen000003_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>23.9400</unit_area>
		<comb_area>23.9400</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.4687</delay>
		<module_name>DC_Filter_gen000001_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>12</res_id>
		<opcode>12</opcode>
		<latency>0</latency>
		<delay>0.2957</delay>
		<module_name>DC_Filter_Add2iLLu9_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>15.7320</unit_area>
		<comb_area>15.7320</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>19</res_id>
		<opcode>19</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_Eqi2u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>18</res_id>
		<opcode>18</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_Eqi1u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>==</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>107</res_id>
		<opcode>129</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>DC_Filter_OrReduction_2U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>105</res_id>
		<opcode>127</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>DC_Filter_N_Mux_32_2_41_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>43.7760</unit_area>
		<comb_area>43.7760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>129</res_id>
		<opcode>151</opcode>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>DC_Filter_N_Mux_32_2_44_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(2)</label>
		<unit_area>76.6080</unit_area>
		<comb_area>76.6080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>34</res_id>
		<opcode>34</opcode>
		<latency>0</latency>
		<delay>0.3875</delay>
		<module_name>DC_Filter_Add2u2Mul2i3u2_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b * 3ULL + a)</label>
		<unit_area>17.7840</unit_area>
		<comb_area>17.7840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>111</res_id>
		<opcode>133</opcode>
		<latency>0</latency>
		<delay>0.6207</delay>
		<module_name>DC_Filter_Add_9Sx2U_10S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>35.9100</unit_area>
		<comb_area>35.9100</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>94</res_id>
		<opcode>116</opcode>
		<latency>0</latency>
		<delay>0.9984</delay>
		<module_name>DC_Filter_Add_13Sx10U_13S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>76.2660</unit_area>
		<comb_area>76.2660</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>114</res_id>
		<opcode>136</opcode>
		<latency>0</latency>
		<delay>2.2759</delay>
		<module_name>DC_Filter_Mul_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>2701.1160</unit_area>
		<comb_area>2701.1160</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>115</res_id>
		<opcode>137</opcode>
		<latency>0</latency>
		<delay>0.1684</delay>
		<module_name>DC_Filter_OrReduction_4U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>or_reduce</label>
		<unit_area>2.0520</unit_area>
		<comb_area>2.0520</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>117</res_id>
		<opcode>139</opcode>
		<latency>0</latency>
		<delay>1.6213</delay>
		<module_name>DC_Filter_Add_28Sx1U_29S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>113.8860</unit_area>
		<comb_area>113.8860</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>127</res_id>
		<opcode>149</opcode>
		<latency>0</latency>
		<delay>0.4215</delay>
		<module_name>DC_Filter_N_Mux_32_3_43_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>122.7780</unit_area>
		<comb_area>122.7780</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>128</res_id>
		<opcode>150</opcode>
		<latency>0</latency>
		<delay>1.5801</delay>
		<module_name>DC_Filter_Add_32Sx29S_32S_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>269.8380</unit_area>
		<comb_area>269.8380</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>11</res_id>
		<opcode>11</opcode>
		<latency>0</latency>
		<delay>0.3754</delay>
		<module_name>DC_Filter_Add2i1u8_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>27.7020</unit_area>
		<comb_area>27.7020</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>do_filter_1</thread>
		<op>
			<id>22491</id>
			<opcode>127</opcode>
			<source_loc>2470,2471</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>22493</id>
			<opcode>127</opcode>
			<source_loc>2470,2471</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>22471</id>
			<opcode>151</opcode>
			<source_loc>2470</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>22457</id>
			<opcode>136</opcode>
			<source_loc>2507</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>22473</id>
			<opcode>151</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>22475</id>
			<opcode>151</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>22477</id>
			<opcode>151</opcode>
			<source_loc>2492</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter_1</thread>
		<wire_op>
			<id>22252</id>
			<source_loc>19906</source_loc>
			<order>1</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>58</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22253</id>
			<source_loc>19905</source_loc>
			<order>2</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>59</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22254</id>
			<source_loc>19904</source_loc>
			<order>3</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>60</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22259</id>
			<source_loc>18152</source_loc>
			<order>4</order>
			<sig_name>i0</sig_name>
			<label>i:i0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>65</id>
				<op_kind>wire</op_kind>
				<object>i0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>22255</id>
			<source_loc>7344</source_loc>
			<order>5</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>61</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22256</id>
			<source_loc>7345</source_loc>
			<order>6</order>
			<sig_name>i_rgb_m_stalling</sig_name>
			<label>m_stalling:i_rgb_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>62</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22257</id>
			<source_loc>7346</source_loc>
			<order>7</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>22537</id>
			<source_loc>22031</source_loc>
			<order>8</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>254</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22260</id>
			<source_loc>22029</source_loc>
			<order>9</order>
			<sig_name>i0_u0</sig_name>
			<label>i:i0_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>66</id>
				<op_kind>wire</op_kind>
				<object>i0_u0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22261</id>
			<source_loc>22033</source_loc>
			<order>10</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>67</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22262</id>
			<source_loc>18154</source_loc>
			<order>11</order>
			<sig_name>j0</sig_name>
			<label>j:j0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>68</id>
				<op_kind>wire</op_kind>
				<object>j0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22539</id>
			<source_loc>22023</source_loc>
			<order>12</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>256</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22263</id>
			<source_loc>22021</source_loc>
			<order>13</order>
			<sig_name>j0_u0</sig_name>
			<label>j:j0_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>69</id>
				<op_kind>wire</op_kind>
				<object>j0_u0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22264</id>
			<source_loc>22025</source_loc>
			<order>14</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>70</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22265</id>
			<source_loc>18156</source_loc>
			<order>15</order>
			<sig_name>k0</sig_name>
			<label>k:k0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>71</id>
				<op_kind>wire</op_kind>
				<object>k0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22541</id>
			<source_loc>22015</source_loc>
			<order>16</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>258</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<cycle_id>13</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22266</id>
			<source_loc>22013</source_loc>
			<order>17</order>
			<sig_name>k0_u0</sig_name>
			<label>k:k0_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>72</id>
				<op_kind>wire</op_kind>
				<object>k0_u0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22267</id>
			<source_loc>22017</source_loc>
			<order>18</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>73</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22268</id>
			<source_loc>21736</source_loc>
			<order>19</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</instance_name>
			<opcode>192</opcode>
			<label>
(c*3 + b)*258 + a			</label>
			<op>
				<id>74</id>
				<op_kind>add</op_kind>
				<in_widths>4 4 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>0.6906000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22270</id>
			<source_loc>21738</source_loc>
			<order>20</order>
			<instance_name>DC_Filter_Add2i1s32_4_10</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>76</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22269</id>
			<source_loc>21840</source_loc>
			<order>21</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>289</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>75</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>0.7561000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22542</id>
			<source_loc>22014</source_loc>
			<order>22</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>259</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>13</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22272</id>
			<source_loc>21739</source_loc>
			<order>23</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_11</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>78</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22540</id>
			<source_loc>22022</source_loc>
			<order>24</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>257</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>13</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22274</id>
			<source_loc>21740</source_loc>
			<order>25</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_12</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>80</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22258</id>
			<source_loc>18150</source_loc>
			<order>26</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>64</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22543</id>
			<source_loc>22211</source_loc>
			<order>27</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f1_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>260</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22538</id>
			<source_loc>22030</source_loc>
			<order>28</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>255</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22276</id>
			<source_loc>22209</source_loc>
			<order>29</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>82</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22277</id>
			<source_loc>22213</source_loc>
			<order>30</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>83</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22278</id>
			<source_loc>22217</source_loc>
			<order>31</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>84</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22279</id>
			<source_loc>22221</source_loc>
			<order>32</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>85</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22280</id>
			<source_loc>22225</source_loc>
			<order>33</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>86</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22281</id>
			<source_loc>22229</source_loc>
			<order>34</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>87</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22282</id>
			<source_loc>7349</source_loc>
			<order>35</order>
			<sig_name>j_u4</sig_name>
			<label>j:j_u4:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>88</id>
				<op_kind>wire</op_kind>
				<object>j_u4</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22283</id>
			<source_loc>7350</source_loc>
			<order>36</order>
			<sig_name>i_u2</sig_name>
			<label>i:i_u2:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>89</id>
				<op_kind>wire</op_kind>
				<object>i_u2</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22547</id>
			<source_loc>22099</source_loc>
			<order>37</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>264</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22545</id>
			<source_loc>22059</source_loc>
			<order>38</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>262</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22287</id>
			<source_loc>18216</source_loc>
			<order>39</order>
			<sig_name>j_u3</sig_name>
			<label>j:j_u3:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>93</id>
				<op_kind>wire</op_kind>
				<object>j_u3</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22285</id>
			<source_loc>22053</source_loc>
			<order>40</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>91</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22286</id>
			<source_loc>22057</source_loc>
			<order>41</order>
			<sig_name>i_u2_u0</sig_name>
			<label>i:i_u2_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>92</id>
				<op_kind>wire</op_kind>
				<object>i_u2_u0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22549</id>
			<source_loc>22051</source_loc>
			<order>42</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>266</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22339</id>
			<source_loc>18169</source_loc>
			<order>43</order>
			<sig_name>k_u8</sig_name>
			<label>k:k_u8:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>145</id>
				<op_kind>wire</op_kind>
				<object>k_u8</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22337</id>
			<source_loc>22093</source_loc>
			<order>44</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>143</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22338</id>
			<source_loc>22097</source_loc>
			<order>45</order>
			<sig_name>j_u4_u0</sig_name>
			<label>j:j_u4_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>144</id>
				<op_kind>wire</op_kind>
				<object>j_u4_u0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22551</id>
			<source_loc>22091</source_loc>
			<order>46</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>268</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22290</id>
			<source_loc>18218</source_loc>
			<order>47</order>
			<sig_name>k_u5</sig_name>
			<label>k:k_u5:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>96</id>
				<op_kind>wire</op_kind>
				<object>k_u5</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22288</id>
			<source_loc>22045</source_loc>
			<order>48</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>94</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22289</id>
			<source_loc>22049</source_loc>
			<order>49</order>
			<sig_name>j_u3_u0</sig_name>
			<label>j:j_u3_u0:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>95</id>
				<op_kind>wire</op_kind>
				<object>j_u3_u0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22553</id>
			<source_loc>22043</source_loc>
			<order>50</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>270</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22340</id>
			<source_loc>22085</source_loc>
			<order>51</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>146</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22341</id>
			<source_loc>22089</source_loc>
			<order>52</order>
			<sig_name>k_u8_u0</sig_name>
			<label>k:k_u8_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>147</id>
				<op_kind>wire</op_kind>
				<object>k_u8_u0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22291</id>
			<source_loc>22037</source_loc>
			<order>53</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>97</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22292</id>
			<source_loc>22041</source_loc>
			<order>54</order>
			<sig_name>k_u5_u0</sig_name>
			<label>k:k_u5_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>98</id>
				<op_kind>wire</op_kind>
				<object>k_u5_u0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22293</id>
			<source_loc>21742</source_loc>
			<order>55</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_13</instance_name>
			<opcode>197</opcode>
			<label>
(c*3 + (b + 1))*258 + a			</label>
			<op>
				<id>99</id>
				<op_kind>add</op_kind>
				<in_widths>4 3 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<chain_time>0.7014000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>22342</id>
			<source_loc>7367</source_loc>
			<order>56</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>148</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>22294</id>
			<source_loc>21744</source_loc>
			<order>57</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</instance_name>
			<opcode>191</opcode>
			<label>
(c*3 + b)*258 + a			</label>
			<op>
				<id>100</id>
				<op_kind>add</op_kind>
				<in_widths>4 3 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22295</id>
			<source_loc>21841</source_loc>
			<order>58</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>288</opcode>
			<label>f1_array_rgb:read</label>
			<op>
				<id>101</id>
				<op_kind>array_read</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<chain_time>0.7669000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22297</id>
			<source_loc>21747</source_loc>
			<order>59</order>
			<instance_name>DC_Filter_Add2i1s32_4_10</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>103</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22296</id>
			<source_loc>21842</source_loc>
			<order>60</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>289</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>102</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 32 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>22343</id>
			<source_loc>22008</source_loc>
			<order>61</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>i_rgb.m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>149</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22344</id>
			<source_loc>7369</source_loc>
			<order>62</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>150</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>22347</id>
			<source_loc>21773</source_loc>
			<order>63</order>
			<instance_name>DC_Filter_Add2u9Mul2i258u2_4_16</instance_name>
			<opcode>178</opcode>
			<label>
b*258 + a			</label>
			<op>
				<id>153</id>
				<op_kind>add</op_kind>
				<in_widths>4 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22554</id>
			<source_loc>22042</source_loc>
			<order>64</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>271</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>28</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22299</id>
			<source_loc>21749</source_loc>
			<order>65</order>
			<instance_name>DC_Filter_Add2i1u1_4_17</instance_name>
			<opcode>181</opcode>
			<label>+</label>
			<op>
				<id>105</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>28</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>22345</id>
			<source_loc>7372</source_loc>
			<order>66</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>151</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>22550</id>
			<source_loc>22050</source_loc>
			<order>67</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>267</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>28</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22319</id>
			<source_loc>21761</source_loc>
			<order>68</order>
			<instance_name>DC_Filter_Add2i1s32_4_10</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>125</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22301</id>
			<source_loc>21750</source_loc>
			<order>69</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_19</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>107</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>22346</id>
			<source_loc>7375</source_loc>
			<order>70</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>152</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>22546</id>
			<source_loc>22058</source_loc>
			<order>71</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>263</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22303</id>
			<source_loc>21752</source_loc>
			<order>72</order>
			<instance_name>DC_Filter_gen000002_4_20</instance_name>
			<opcode>171</opcode>
			<label>&lt;</label>
			<op>
				<id>109</id>
				<op_kind>lt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22349</id>
			<source_loc>21775</source_loc>
			<order>73</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_21</instance_name>
			<opcode>188</opcode>
			<label>
(b + 3)*258 + a			</label>
			<op>
				<id>155</id>
				<op_kind>add</op_kind>
				<in_widths>4 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22348</id>
			<source_loc>21847</source_loc>
			<order>74</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>289</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>154</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22306</id>
			<source_loc>21754</source_loc>
			<order>75</order>
			<instance_name>DC_Filter_LtiLLs32_4_22</instance_name>
			<opcode>172</opcode>
			<label>&lt;</label>
			<op>
				<id>112</id>
				<op_kind>lt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22305</id>
			<source_loc>7353</source_loc>
			<order>76</order>
			<sig_name>k_u6</sig_name>
			<label>k:k_u6:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>111</id>
				<op_kind>wire</op_kind>
				<object>k_u6</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22320</id>
			<source_loc>18235</source_loc>
			<order>77</order>
			<sig_name>k_u7</sig_name>
			<label>k:k_u7:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>126</id>
				<op_kind>wire</op_kind>
				<object>k_u7</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22555</id>
			<source_loc>22083</source_loc>
			<order>78</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>272</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22351</id>
			<source_loc>21777</source_loc>
			<order>79</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_23</instance_name>
			<opcode>189</opcode>
			<label>
(b + 6)*258 + a			</label>
			<op>
				<id>157</id>
				<op_kind>add</op_kind>
				<in_widths>4 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22353</id>
			<source_loc>21779</source_loc>
			<order>80</order>
			<instance_name>DC_Filter_Add2i1s32_4_10</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>159</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22350</id>
			<source_loc>21848</source_loc>
			<order>81</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>289</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>156</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22557</id>
			<source_loc>22075</source_loc>
			<order>82</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>274</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22321</id>
			<source_loc>22077</source_loc>
			<order>83</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>127</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>73</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22322</id>
			<source_loc>22081</source_loc>
			<order>84</order>
			<sig_name>k_u7_u0</sig_name>
			<label>k:k_u7_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>128</id>
				<op_kind>wire</op_kind>
				<object>k_u7_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>73</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22352</id>
			<source_loc>21849</source_loc>
			<order>85</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>289</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>158</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22357</id>
			<source_loc>18213</source_loc>
			<order>86</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>163</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22310</id>
			<source_loc>18282</source_loc>
			<order>87</order>
			<sig_name>h0</sig_name>
			<label>h:h0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>116</id>
				<op_kind>wire</op_kind>
				<object>h0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22308</id>
			<source_loc>22069</source_loc>
			<order>88</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>114</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22309</id>
			<source_loc>22073</source_loc>
			<order>89</order>
			<sig_name>k_u6_u0</sig_name>
			<label>k:k_u6_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>115</id>
				<op_kind>wire</op_kind>
				<object>k_u6_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22559</id>
			<source_loc>22067</source_loc>
			<order>90</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>276</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>22323</id>
			<source_loc>7356</source_loc>
			<order>91</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>129</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>73</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>22552</id>
			<source_loc>22090</source_loc>
			<order>92</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>269</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22355</id>
			<source_loc>21780</source_loc>
			<order>93</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_25</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>161</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22311</id>
			<source_loc>22061</source_loc>
			<order>94</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>117</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>52</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22312</id>
			<source_loc>22065</source_loc>
			<order>95</order>
			<sig_name>h0_u0</sig_name>
			<label>h:h0_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>118</id>
				<op_kind>wire</op_kind>
				<object>h0_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>52</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22313</id>
			<source_loc>21756</source_loc>
			<order>96</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_9</instance_name>
			<opcode>196</opcode>
			<label>
(b*3 + 2)*258 + a			</label>
			<op>
				<id>119</id>
				<op_kind>add</op_kind>
				<in_widths>4 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>52</cycle_id>
			<chain_time>0.5770000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22548</id>
			<source_loc>22098</source_loc>
			<order>97</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>265</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22315</id>
			<source_loc>21757</source_loc>
			<order>98</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_27</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>121</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>52</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22314</id>
			<source_loc>21843</source_loc>
			<order>99</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>289</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>120</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>52</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>33</cycle_id>
			<chain_time>0.6425000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>22324</id>
			<source_loc>22006</source_loc>
			<order>100</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>130</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22325</id>
			<source_loc>7358</source_loc>
			<order>101</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1::get:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>131</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>22328</id>
			<source_loc>21763</source_loc>
			<order>102</order>
			<instance_name>DC_Filter_gen000003_4_28</instance_name>
			<opcode>170</opcode>
			<label>+</label>
			<op>
				<id>134</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22560</id>
			<source_loc>22066</source_loc>
			<order>103</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>277</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>52</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>22326</id>
			<source_loc>7360</source_loc>
			<order>104</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>132</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>22317</id>
			<source_loc>21759</source_loc>
			<order>105</order>
			<instance_name>DC_Filter_Add2i1s32_4_10</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>123</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>55</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22245</id>
			<source_loc>22244</source_loc>
			<order>106</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>55</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22530</id>
			<source_loc>22244</source_loc>
			<order>107</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>250</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>55</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>22245</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22558</id>
			<source_loc>22074</source_loc>
			<order>108</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>275</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>55</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>22327</id>
			<source_loc>7341</source_loc>
			<order>109</order>
			<sig_name>i_rgb_data</sig_name>
			<label>i_rgb.data.get::nb_get::use_data:i_rgb_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>133</id>
				<op_kind>input</op_kind>
				<object>i_rgb_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>22329</id>
			<source_loc>21844</source_loc>
			<order>110</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>289</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>135</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22330</id>
			<source_loc>21765</source_loc>
			<order>111</order>
			<instance_name>DC_Filter_gen000001_4_30</instance_name>
			<opcode>173</opcode>
			<label>+</label>
			<op>
				<id>136</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>71</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22336</id>
			<source_loc>21771</source_loc>
			<order>112</order>
			<instance_name>DC_Filter_Add2i1s32_4_10</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>142</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>72</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22332</id>
			<source_loc>21767</source_loc>
			<order>113</order>
			<instance_name>DC_Filter_Add2iLLu9_4_32</instance_name>
			<opcode>177</opcode>
			<label>+</label>
			<op>
				<id>138</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>72</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22331</id>
			<source_loc>21845</source_loc>
			<order>114</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>289</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>137</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>71</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22334</id>
			<source_loc>21769</source_loc>
			<order>115</order>
			<instance_name>DC_Filter_Add2i1s32_4_10</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>140</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>73</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22333</id>
			<source_loc>21846</source_loc>
			<order>116</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>289</opcode>
			<label>f1_array_rgb:write</label>
			<op>
				<id>139</id>
				<op_kind>array_write</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>72</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22358</id>
			<source_loc>18290</source_loc>
			<order>117</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>164</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22532</id>
			<source_loc>18290</source_loc>
			<order>118</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>251</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>55</cycle_id>
			<original_op>22358</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22534</id>
			<source_loc>18290</source_loc>
			<order>119</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>252</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>73</cycle_id>
			<original_op>22358</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22536</id>
			<source_loc>18290</source_loc>
			<order>120</order>
			<sig_name>k_u9</sig_name>
			<label>k:k_u9:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>253</id>
				<op_kind>wire</op_kind>
				<object>k_u9</object>
			</op>
			<cycle_id>85</cycle_id>
			<original_op>22358</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22248</id>
			<source_loc>22247</source_loc>
			<order>121</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>56</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22510</id>
			<source_loc>22247</source_loc>
			<order>122</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>240</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>55</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>22248</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22512</id>
			<source_loc>22247</source_loc>
			<order>123</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>241</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>73</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>22248</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22251</id>
			<source_loc>22250</source_loc>
			<order>124</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>57</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22514</id>
			<source_loc>22250</source_loc>
			<order>125</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>242</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>55</cycle_id>
			<chain_time>0.2809290000</chain_time>
			<original_op>22251</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22516</id>
			<source_loc>22250</source_loc>
			<order>126</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>243</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>73</cycle_id>
			<chain_time>0.2809290000</chain_time>
			<original_op>22251</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22518</id>
			<source_loc>22250</source_loc>
			<order>127</order>
			<sig_name>flag0</sig_name>
			<label>flag:flag0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>244</id>
				<op_kind>wire</op_kind>
				<object>flag0</object>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>0.2809290000</chain_time>
			<original_op>22251</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22556</id>
			<source_loc>22082</source_loc>
			<order>128</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>273</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>73</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22561</id>
			<source_loc>22187</source_loc>
			<order>129</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f1_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>278</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22365</id>
			<source_loc>18292</source_loc>
			<order>130</order>
			<sig_name>h_u2</sig_name>
			<label>h:h_u2:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>171</id>
				<op_kind>wire</op_kind>
				<object>h_u2</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22359</id>
			<source_loc>22185</source_loc>
			<order>131</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>165</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22360</id>
			<source_loc>22189</source_loc>
			<order>132</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>166</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22361</id>
			<source_loc>22193</source_loc>
			<order>133</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>167</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22362</id>
			<source_loc>22197</source_loc>
			<order>134</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>168</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22363</id>
			<source_loc>22201</source_loc>
			<order>135</order>
			<sig_name>k_u9_u0</sig_name>
			<label>k:k_u9_u0:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>169</id>
				<op_kind>wire</op_kind>
				<object>k_u9_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22364</id>
			<source_loc>22205</source_loc>
			<order>136</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>170</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22563</id>
			<source_loc>22103</source_loc>
			<order>137</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f1_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>280</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22366</id>
			<source_loc>22101</source_loc>
			<order>138</order>
			<sig_name>f1_val_2_u0</sig_name>
			<label>f1_val[2]:f1_val_2_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>172</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22367</id>
			<source_loc>22105</source_loc>
			<order>139</order>
			<sig_name>f1_val_1_u0</sig_name>
			<label>f1_val[1]:f1_val_1_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>173</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22368</id>
			<source_loc>22109</source_loc>
			<order>140</order>
			<sig_name>f1_val_0_u0</sig_name>
			<label>f1_val[0]:f1_val_0_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>174</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22369</id>
			<source_loc>22113</source_loc>
			<order>141</order>
			<sig_name>h_u2_u0</sig_name>
			<label>h:h_u2_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>175</id>
				<op_kind>wire</op_kind>
				<object>h_u2_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22370</id>
			<source_loc>2470</source_loc>
			<order>142</order>
			<sig_name>logic_in_005</sig_name>
			<label>logic_in_005:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>176</id>
				<op_kind>wire</op_kind>
				<object>logic_in_005</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22371</id>
			<source_loc>21782</source_loc>
			<order>143</order>
			<instance_name>DC_Filter_Eqi2u2_4_34</instance_name>
			<opcode>183</opcode>
			<label>==</label>
			<op>
				<id>177</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2149000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22373</id>
			<source_loc>21786</source_loc>
			<order>144</order>
			<instance_name>DC_Filter_Eqi1u2_4_35</instance_name>
			<opcode>182</opcode>
			<label>==</label>
			<op>
				<id>179</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2149000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22375</id>
			<source_loc>21789</source_loc>
			<order>145</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_36</instance_name>
			<opcode>250</opcode>
			<label>or_reduce</label>
			<op>
				<id>181</id>
				<op_kind>or</op_kind>
				<in_widths>4</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22372</id>
			<source_loc>21784</source_loc>
			<order>146</order>
			<instance_name>DC_Filter_N_Mux_32_2_41_4_37</instance_name>
			<opcode>127</opcode>
			<label>MUX(2)</label>
			<op>
				<id>178</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2999000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22374</id>
			<source_loc>21788</source_loc>
			<order>147</order>
			<instance_name>DC_Filter_N_Mux_32_2_41_4_38</instance_name>
			<opcode>127</opcode>
			<label>MUX(2)</label>
			<op>
				<id>180</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2999000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22376</id>
			<source_loc>21790</source_loc>
			<order>148</order>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_39</instance_name>
			<opcode>151</opcode>
			<label>MUX(2)</label>
			<op>
				<id>182</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.3270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22377</id>
			<source_loc>21791</source_loc>
			<order>149</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_40</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>183</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>102</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22379</id>
			<source_loc>18297</source_loc>
			<order>150</order>
			<sig_name>h_u3</sig_name>
			<label>h:h_u3:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>185</id>
				<op_kind>wire</op_kind>
				<object>h_u3</object>
			</op>
			<cycle_id>102</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22564</id>
			<source_loc>22102</source_loc>
			<order>151</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f1_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>281</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>102</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22565</id>
			<source_loc>22163</source_loc>
			<order>152</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f1_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>282</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>102</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22386</id>
			<source_loc>18299</source_loc>
			<order>153</order>
			<sig_name>i_u3</sig_name>
			<label>i:i_u3:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>192</id>
				<op_kind>wire</op_kind>
				<object>i_u3</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22380</id>
			<source_loc>22161</source_loc>
			<order>154</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>186</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22381</id>
			<source_loc>22165</source_loc>
			<order>155</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>187</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22382</id>
			<source_loc>22169</source_loc>
			<order>156</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>188</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22383</id>
			<source_loc>22173</source_loc>
			<order>157</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>189</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22384</id>
			<source_loc>22177</source_loc>
			<order>158</order>
			<sig_name>h_u3_u0</sig_name>
			<label>h:h_u3_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>190</id>
				<op_kind>wire</op_kind>
				<object>h_u3_u0</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22385</id>
			<source_loc>22181</source_loc>
			<order>159</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>191</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22567</id>
			<source_loc>22139</source_loc>
			<order>160</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f1_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>284</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22387</id>
			<source_loc>22137</source_loc>
			<order>161</order>
			<sig_name>f1_val_2</sig_name>
			<label>f1_val[2]:f1_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>193</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22388</id>
			<source_loc>22141</source_loc>
			<order>162</order>
			<sig_name>f1_val_1</sig_name>
			<label>f1_val[1]:f1_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>194</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22389</id>
			<source_loc>22145</source_loc>
			<order>163</order>
			<sig_name>f1_val_0</sig_name>
			<label>f1_val[0]:f1_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>195</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22390</id>
			<source_loc>22149</source_loc>
			<order>164</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>196</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22391</id>
			<source_loc>22153</source_loc>
			<order>165</order>
			<sig_name>i_u3_u0</sig_name>
			<label>i:i_u3_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>197</id>
				<op_kind>wire</op_kind>
				<object>i_u3_u0</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22392</id>
			<source_loc>22157</source_loc>
			<order>166</order>
			<sig_name>mask1</sig_name>
			<label>mask1:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>198</id>
				<op_kind>wire</op_kind>
				<object>mask1</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22394</id>
			<source_loc>21793</source_loc>
			<order>167</order>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_41</instance_name>
			<opcode>198</opcode>
			<label>
b*3 + a			</label>
			<op>
				<id>200</id>
				<op_kind>add</op_kind>
				<in_widths>4 4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.4420000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22393</id>
			<source_loc>18301</source_loc>
			<order>168</order>
			<sig_name>j_u5</sig_name>
			<label>j:j_u5:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>199</id>
				<op_kind>wire</op_kind>
				<object>j_u5</object>
			</op>
			<cycle_id>107</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22395</id>
			<source_loc>21850</source_loc>
			<order>169</order>
			<instance_name>mask1</instance_name>
			<opcode>287</opcode>
			<label>mask1:read</label>
			<op>
				<id>201</id>
				<op_kind>array_read</op_kind>
				<object>mask1</object>
				<in_widths>4 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>107</cycle_id>
			<chain_time>0.5075000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22421</id>
			<source_loc>21818</source_loc>
			<order>170</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_42</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>227</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>107</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22569</id>
			<source_loc>22119</source_loc>
			<order>171</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f1_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>286</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>107</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22396</id>
			<source_loc>22117</source_loc>
			<order>172</order>
			<sig_name>f1_val_2_u1</sig_name>
			<label>f1_val[2]:f1_val_2_u1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>202</id>
				<op_kind>wire</op_kind>
				<object>f1_val_2_u1</object>
			</op>
			<cycle_id>107</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22397</id>
			<source_loc>22121</source_loc>
			<order>173</order>
			<sig_name>f1_val_1_u1</sig_name>
			<label>f1_val[1]:f1_val_1_u1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>203</id>
				<op_kind>wire</op_kind>
				<object>f1_val_1_u1</object>
			</op>
			<cycle_id>107</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22398</id>
			<source_loc>22125</source_loc>
			<order>174</order>
			<sig_name>f1_val_0_u1</sig_name>
			<label>f1_val[0]:f1_val_0_u1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>204</id>
				<op_kind>wire</op_kind>
				<object>f1_val_0_u1</object>
			</op>
			<cycle_id>107</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22399</id>
			<source_loc>22129</source_loc>
			<order>175</order>
			<sig_name>f1_array_rgb</sig_name>
			<label>f1_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>205</id>
				<op_kind>wire</op_kind>
				<object>f1_array_rgb</object>
			</op>
			<cycle_id>107</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22400</id>
			<source_loc>22133</source_loc>
			<order>176</order>
			<sig_name>j_u5_u0</sig_name>
			<label>j:j_u5_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>206</id>
				<op_kind>wire</op_kind>
				<object>j_u5_u0</object>
			</op>
			<cycle_id>107</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22402</id>
			<source_loc>21797</source_loc>
			<order>177</order>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_41</instance_name>
			<opcode>198</opcode>
			<label>
b*3 + a			</label>
			<op>
				<id>208</id>
				<op_kind>add</op_kind>
				<in_widths>4 4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22401</id>
			<source_loc>21795</source_loc>
			<order>178</order>
			<instance_name>DC_Filter_Add_9Sx2U_10S_4_44</instance_name>
			<opcode>253</opcode>
			<label>+</label>
			<op>
				<id>207</id>
				<op_kind>add</op_kind>
				<in_widths>10 4</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22403</id>
			<source_loc>21799</source_loc>
			<order>179</order>
			<instance_name>DC_Filter_Mul_12U_3_4_45</instance_name>
			<opcode>76</opcode>
			<label>*</label>
			<op>
				<id>209</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22404</id>
			<source_loc>21800</source_loc>
			<order>180</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_46</instance_name>
			<opcode>237</opcode>
			<label>+</label>
			<op>
				<id>210</id>
				<op_kind>add</op_kind>
				<in_widths>12 10</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22407</id>
			<source_loc>2492</source_loc>
			<order>181</order>
			<sig_name>dmux_ctrl_011</sig_name>
			<label>dmux_ctrl_011:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>213</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_011</object>
			</op>
			<cycle_id>111</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22405</id>
			<source_loc>21851</source_loc>
			<order>182</order>
			<instance_name>f1_array_rgb</instance_name>
			<opcode>288</opcode>
			<label>f1_array_rgb:read</label>
			<op>
				<id>211</id>
				<op_kind>array_read</op_kind>
				<object>f1_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>111</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22406</id>
			<source_loc>21802</source_loc>
			<order>183</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_47</instance_name>
			<opcode>136</opcode>
			<label>*</label>
			<op>
				<id>212</id>
				<op_kind>mul</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>111</cycle_id>
			<chain_time>2.3899000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22408</id>
			<source_loc>21803</source_loc>
			<order>184</order>
			<instance_name>DC_Filter_OrReduction_4U_1U_4_48</instance_name>
			<opcode>257</opcode>
			<label>or_reduce</label>
			<op>
				<id>214</id>
				<op_kind>or</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>111</cycle_id>
			<chain_time>2.4580000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22409</id>
			<source_loc>21804</source_loc>
			<order>185</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_49</instance_name>
			<opcode>258</opcode>
			<label>&amp;</label>
			<op>
				<id>215</id>
				<op_kind>and</op_kind>
				<in_widths>1 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>111</cycle_id>
			<chain_time>2.5036000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22410</id>
			<source_loc>21805</source_loc>
			<order>186</order>
			<instance_name>DC_Filter_Add_28Sx1U_29S_4_50</instance_name>
			<opcode>259</opcode>
			<label>+</label>
			<op>
				<id>216</id>
				<op_kind>add</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>111</cycle_id>
			<chain_time>2.9014000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22417</id>
			<source_loc>21815</source_loc>
			<order>187</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_51</instance_name>
			<opcode>250</opcode>
			<label>or_reduce</label>
			<op>
				<id>223</id>
				<op_kind>or</op_kind>
				<in_widths>4</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>112</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22415</id>
			<source_loc>21813</source_loc>
			<order>188</order>
			<instance_name>DC_Filter_Eqi1u2_4_52</instance_name>
			<opcode>182</opcode>
			<label>==</label>
			<op>
				<id>221</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>112</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22419</id>
			<source_loc>21817</source_loc>
			<order>189</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_53</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>225</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>112</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22413</id>
			<source_loc>21810</source_loc>
			<order>190</order>
			<instance_name>DC_Filter_Eqi2u2_4_54</instance_name>
			<opcode>183</opcode>
			<label>==</label>
			<op>
				<id>219</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>113</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22411</id>
			<source_loc>21807</source_loc>
			<order>191</order>
			<instance_name>DC_Filter_N_Mux_32_3_43_4_55</instance_name>
			<opcode>269</opcode>
			<label>MUX(3)</label>
			<op>
				<id>217</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 32 2</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>113</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>22412</id>
			<source_loc>21808</source_loc>
			<order>192</order>
			<instance_name>DC_Filter_Add_32Sx29S_32S_4_56</instance_name>
			<opcode>270</opcode>
			<label>+</label>
			<op>
				<id>218</id>
				<op_kind>add</op_kind>
				<in_widths>32 29</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>113</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22414</id>
			<source_loc>21811</source_loc>
			<order>193</order>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_57</instance_name>
			<opcode>151</opcode>
			<label>MUX(2)</label>
			<op>
				<id>220</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>113</cycle_id>
			<chain_time>0.6018000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22416</id>
			<source_loc>21814</source_loc>
			<order>194</order>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_58</instance_name>
			<opcode>151</opcode>
			<label>MUX(2)</label>
			<op>
				<id>222</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>113</cycle_id>
			<chain_time>0.6018000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>22418</id>
			<source_loc>21816</source_loc>
			<order>195</order>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_59</instance_name>
			<opcode>151</opcode>
			<label>MUX(2)</label>
			<op>
				<id>224</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>113</cycle_id>
			<chain_time>0.6018000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22570</id>
			<source_loc>22118</source_loc>
			<order>196</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f1_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>287</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>113</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22568</id>
			<source_loc>22138</source_loc>
			<order>197</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f1_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>285</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>113</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>22423</id>
			<source_loc>21819</source_loc>
			<order>198</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_60</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>229</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>118</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22425</id>
			<source_loc>18322</source_loc>
			<order>199</order>
			<sig_name>rgb0</sig_name>
			<label>rgb:rgb0:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>231</id>
				<op_kind>wire</op_kind>
				<object>rgb0</object>
			</op>
			<cycle_id>118</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22566</id>
			<source_loc>22162</source_loc>
			<order>200</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f1_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>283</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>118</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>22426</id>
			<source_loc>7347</source_loc>
			<order>201</order>
			<sig_name>o_rgb_inside_data</sig_name>
			<label>o_rgb_inside.data:o_rgb_inside_data:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>232</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<cycle_id>118</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22427</id>
			<source_loc>22010</source_loc>
			<order>202</order>
			<sig_name>o_rgb_inside_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_rgb_inside_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>233</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>118</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22428</id>
			<source_loc>7391</source_loc>
			<order>203</order>
			<sig_name>o_rgb_inside_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_rgb_inside_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>234</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<cycle_id>118</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22429</id>
			<source_loc>22012</source_loc>
			<order>204</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>o_rgb_inside.m_stalling:o_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>235</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22430</id>
			<source_loc>7393</source_loc>
			<order>205</order>
			<sig_name>stall1</sig_name>
			<label>do_filter_1::get:stall1:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>236</id>
				<op_kind>output</op_kind>
				<object>stall1</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>22431</id>
			<source_loc>21821</source_loc>
			<order>206</order>
			<instance_name>DC_Filter_Add2i1u8_4_61</instance_name>
			<opcode>176</opcode>
			<label>+</label>
			<op>
				<id>237</id>
				<op_kind>add</op_kind>
				<in_widths>10</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>22562</id>
			<source_loc>22186</source_loc>
			<order>207</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f1_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>279</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22544</id>
			<source_loc>22210</source_loc>
			<order>208</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f1_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>261</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22271</id>
			<source_loc>19021</source_loc>
			<order>209</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>77</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22273</id>
			<source_loc>19028</source_loc>
			<order>210</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>79</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22275</id>
			<source_loc>19035</source_loc>
			<order>211</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>81</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22284</id>
			<source_loc>19188</source_loc>
			<order>212</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>90</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22298</id>
			<source_loc>19100</source_loc>
			<order>213</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>104</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22300</id>
			<source_loc>19107</source_loc>
			<order>214</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>106</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22302</id>
			<source_loc>19114</source_loc>
			<order>215</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>108</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22304</id>
			<source_loc>19184</source_loc>
			<order>216</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>110</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22307</id>
			<source_loc>19180</source_loc>
			<order>217</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>113</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22316</id>
			<source_loc>19172</source_loc>
			<order>218</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>122</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>52</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22318</id>
			<source_loc>19179</source_loc>
			<order>219</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>124</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>55</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22335</id>
			<source_loc>19168</source_loc>
			<order>220</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>141</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>73</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22354</id>
			<source_loc>19089</source_loc>
			<order>221</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>160</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22356</id>
			<source_loc>19096</source_loc>
			<order>222</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>162</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22378</id>
			<source_loc>19198</source_loc>
			<order>223</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>184</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>102</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22420</id>
			<source_loc>19202</source_loc>
			<order>224</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>226</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>113</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22422</id>
			<source_loc>19209</source_loc>
			<order>225</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>228</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>113</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22424</id>
			<source_loc>19216</source_loc>
			<order>226</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>230</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>118</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>22432</id>
			<source_loc>19289</source_loc>
			<order>227</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>238</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>do_filter_1</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
				<state>73</state>
				<source_loc>22427</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>75</state>
				<source_loc>22429</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>39</state>
				<source_loc>22324</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>50</state>
				<source_loc>22343</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.9669</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.9669</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8988</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8988</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8532</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8532</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_rgb_inside_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_47</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_48</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_49</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_50</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3780</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f1_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_47</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_48</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_49</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_50</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3780</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_47</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_49</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_50</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.2096</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f1_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_47</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_49</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_50</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.2096</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_47</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_50</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.1382</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_1</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f1_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_47</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_50</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.1382</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_1</thread>
		<timing_path>
			<name>do_filter_1_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>2.9669</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>22405</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>22406</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
				<source_loc>22408</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>22409</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>22410</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>1.1647</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>22301</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>22286</source_loc>
				<state>17</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5259</delay>
				<source_loc>22293</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>22295</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>0.8704</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1416</delay>
				<source_loc>22411</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>22412</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>22416</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>22397</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>0.8704</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1416</delay>
				<source_loc>22411</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>22412</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>22416</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>22388</source_loc>
				<state>65</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>0.8704</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1416</delay>
				<source_loc>22411</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>22412</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>22418</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>22398</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>0.8704</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1416</delay>
				<source_loc>22411</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>22412</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>22418</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>22389</source_loc>
				<state>65</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>0.8704</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1416</delay>
				<source_loc>22411</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>22412</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>22414</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>22396</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>0.7561</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5766</delay>
				<source_loc>22268</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>22269</source_loc>
				<state>7</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>0.7561</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5766</delay>
				<source_loc>22294</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>22296</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_1_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_1</thread>
			<delay>0.5773</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>22328</source_loc>
				<state>39</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>22329</source_loc>
				<state>43</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter_1</thread>
		<reg_op>
			<id>22576</id>
			<source_loc>22255</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>12,13,18</livein>
			<liveout>12,13,18</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>61</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22577</id>
			<source_loc>22323</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,33,73</livein>
			<liveout>33,73</liveout>
			<reg_deffed>33,73</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>129</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22578</id>
			<source_loc>22326</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,70,71</livein>
			<liveout>1,70</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>132</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22579</id>
			<source_loc>22342</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,18,85</livein>
			<liveout>3,18,85</liveout>
			<reg_deffed>3,18,85</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>148</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22580</id>
			<source_loc>22345</source_loc>
			<name>i_rgb_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,83,84</livein>
			<liveout>2,83</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_m_busy_req_0</instance_name>
			<op>
				<id>151</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22582</id>
			<source_loc>22327</source_loc>
			<name>u_g_n_521_i0</name>
			<datatype W="24">sc_uint</datatype>
			<livein>70,71,72</livein>
			<liveout>1,70,71</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>133</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22583</id>
			<source_loc>22346</source_loc>
			<name>u_g_n_521</name>
			<datatype W="24">sc_uint</datatype>
			<livein>83,84</livein>
			<liveout>2,83</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>152</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22584</id>
			<source_loc>22401</source_loc>
			<name>CynTemp_53</name>
			<datatype W="10">sc_int</datatype>
			<livein>110</livein>
			<liveout>109</liveout>
			<reg_deffed>109</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>207</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22585</id>
			<source_loc>22426</source_loc>
			<name>o_rgb_inside_data</name>
			<datatype W="24">sc_uint</datatype>
			<livein>3,118</livein>
			<liveout>3,118</liveout>
			<reg_deffed>118</reg_deffed>
			<instance_name>o_rgb_inside_data</instance_name>
			<op>
				<id>232</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22587</id>
			<source_loc>22257</source_loc>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>12,13,18</livein>
			<liveout>12,13,18</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_req_m_trig_req</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22588</id>
			<source_loc>22428</source_loc>
			<name>o_rgb_inside_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,18,27,28,33,55,73,85,102,118</livein>
			<liveout>3,18,28,33,55,73,85,102,118</liveout>
			<reg_deffed>118</reg_deffed>
			<instance_name>o_rgb_inside_m_req_m_trig_req</instance_name>
			<op>
				<id>234</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22590</id>
			<source_loc>22252</source_loc>
			<name>f1_val_2_mi0</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,12,13,18</livein>
			<liveout>3,12,13,18</liveout>
			<reg_deffed/>
			<instance_name>s_reg_69</instance_name>
			<op>
				<id>58</id>
				<op_kind>reg</op_kind>
				<object>s_reg_69</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22591</id>
			<source_loc>22276</source_loc>
			<name>f1_val_2_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85,102</livein>
			<liveout>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85</liveout>
			<reg_deffed>3,18</reg_deffed>
			<instance_name>s_reg_69</instance_name>
			<op>
				<id>82</id>
				<op_kind>reg</op_kind>
				<object>s_reg_69</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22592</id>
			<source_loc>22372</source_loc>
			<name>f1_val_2_mi61</name>
			<datatype W="32">sc_int</datatype>
			<livein>102,113,118</livein>
			<liveout>3,33,55,73,85,102</liveout>
			<reg_deffed>3,33,55,73,85,102</reg_deffed>
			<instance_name>s_reg_69</instance_name>
			<op>
				<id>178</id>
				<op_kind>reg</op_kind>
				<object>s_reg_69</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22593</id>
			<source_loc>22387</source_loc>
			<name>f1_val_2_mi65</name>
			<datatype W="32">sc_int</datatype>
			<livein>107,113</livein>
			<liveout>102,107,113,118</liveout>
			<reg_deffed>102,113,118</reg_deffed>
			<instance_name>s_reg_69</instance_name>
			<op>
				<id>193</id>
				<op_kind>reg</op_kind>
				<object>s_reg_69</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22594</id>
			<source_loc>22396</source_loc>
			<name>f1_val_2_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>109,110,111,112,113</livein>
			<liveout>107,109,110,111,112,113</liveout>
			<reg_deffed>107,113</reg_deffed>
			<instance_name>s_reg_69</instance_name>
			<op>
				<id>202</id>
				<op_kind>reg</op_kind>
				<object>s_reg_69</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22595</id>
			<source_loc>22414</source_loc>
			<name>f1_val_2_mi66</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,102,113,118</livein>
			<liveout>3,102,113,118</liveout>
			<reg_deffed>113</reg_deffed>
			<instance_name>s_reg_69</instance_name>
			<op>
				<id>220</id>
				<op_kind>reg</op_kind>
				<object>s_reg_69</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22597</id>
			<source_loc>22253</source_loc>
			<name>f1_val_1_mi0</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,12,13,18</livein>
			<liveout>3,12,13,18</liveout>
			<reg_deffed/>
			<instance_name>s_reg_70</instance_name>
			<op>
				<id>59</id>
				<op_kind>reg</op_kind>
				<object>s_reg_70</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22598</id>
			<source_loc>22277</source_loc>
			<name>f1_val_1_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85,102</livein>
			<liveout>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85</liveout>
			<reg_deffed>3,18</reg_deffed>
			<instance_name>s_reg_70</instance_name>
			<op>
				<id>83</id>
				<op_kind>reg</op_kind>
				<object>s_reg_70</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22599</id>
			<source_loc>22374</source_loc>
			<name>f1_val_1_mi61</name>
			<datatype W="32">sc_int</datatype>
			<livein>102,113,118</livein>
			<liveout>3,33,55,73,85,102</liveout>
			<reg_deffed>3,33,55,73,85,102</reg_deffed>
			<instance_name>s_reg_70</instance_name>
			<op>
				<id>180</id>
				<op_kind>reg</op_kind>
				<object>s_reg_70</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22600</id>
			<source_loc>22388</source_loc>
			<name>f1_val_1_mi65</name>
			<datatype W="32">sc_int</datatype>
			<livein>107,113</livein>
			<liveout>102,107,113,118</liveout>
			<reg_deffed>102,113,118</reg_deffed>
			<instance_name>s_reg_70</instance_name>
			<op>
				<id>194</id>
				<op_kind>reg</op_kind>
				<object>s_reg_70</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22601</id>
			<source_loc>22397</source_loc>
			<name>f1_val_1_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>109,110,111,112,113</livein>
			<liveout>107,109,110,111,112,113</liveout>
			<reg_deffed>107,113</reg_deffed>
			<instance_name>s_reg_70</instance_name>
			<op>
				<id>203</id>
				<op_kind>reg</op_kind>
				<object>s_reg_70</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22602</id>
			<source_loc>22416</source_loc>
			<name>f1_val_1_mi66</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,102,113,118</livein>
			<liveout>3,102,113,118</liveout>
			<reg_deffed>113</reg_deffed>
			<instance_name>s_reg_70</instance_name>
			<op>
				<id>222</id>
				<op_kind>reg</op_kind>
				<object>s_reg_70</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22604</id>
			<source_loc>22254</source_loc>
			<name>f1_val_0_mi0</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,12,13,18</livein>
			<liveout>3,12,13,18</liveout>
			<reg_deffed/>
			<instance_name>s_reg_71</instance_name>
			<op>
				<id>60</id>
				<op_kind>reg</op_kind>
				<object>s_reg_71</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22605</id>
			<source_loc>22278</source_loc>
			<name>f1_val_0_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85,102</livein>
			<liveout>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85</liveout>
			<reg_deffed>3,18</reg_deffed>
			<instance_name>s_reg_71</instance_name>
			<op>
				<id>84</id>
				<op_kind>reg</op_kind>
				<object>s_reg_71</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22606</id>
			<source_loc>22376</source_loc>
			<name>f1_val_0_mi61</name>
			<datatype W="32">sc_int</datatype>
			<livein>102,113,118</livein>
			<liveout>3,33,55,73,85,102</liveout>
			<reg_deffed>3,33,55,73,85,102</reg_deffed>
			<instance_name>s_reg_71</instance_name>
			<op>
				<id>182</id>
				<op_kind>reg</op_kind>
				<object>s_reg_71</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22607</id>
			<source_loc>22389</source_loc>
			<name>f1_val_0_mi65</name>
			<datatype W="32">sc_int</datatype>
			<livein>107,113</livein>
			<liveout>102,107,113,118</liveout>
			<reg_deffed>102,113,118</reg_deffed>
			<instance_name>s_reg_71</instance_name>
			<op>
				<id>195</id>
				<op_kind>reg</op_kind>
				<object>s_reg_71</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22608</id>
			<source_loc>22398</source_loc>
			<name>f1_val_0_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>109,110,111,112,113</livein>
			<liveout>107,109,110,111,112,113</liveout>
			<reg_deffed>107,113</reg_deffed>
			<instance_name>s_reg_71</instance_name>
			<op>
				<id>204</id>
				<op_kind>reg</op_kind>
				<object>s_reg_71</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22609</id>
			<source_loc>22418</source_loc>
			<name>f1_val_0_mi66</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,102,113,118</livein>
			<liveout>3,102,113,118</liveout>
			<reg_deffed>113</reg_deffed>
			<instance_name>s_reg_71</instance_name>
			<op>
				<id>224</id>
				<op_kind>reg</op_kind>
				<object>s_reg_71</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22611</id>
			<source_loc>22260</source_loc>
			<name>i0_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>12,13,18</livein>
			<liveout>12,13,18</liveout>
			<reg_deffed>18</reg_deffed>
			<instance_name>s_reg_72</instance_name>
			<op>
				<id>66</id>
				<op_kind>reg</op_kind>
				<object>s_reg_72</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22612</id>
			<source_loc>22286</source_loc>
			<name>i_u2_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>3,18,27,28,33</livein>
			<liveout>3,18,27,28,33</liveout>
			<reg_deffed>3,18,33</reg_deffed>
			<instance_name>s_reg_72</instance_name>
			<op>
				<id>92</id>
				<op_kind>reg</op_kind>
				<object>s_reg_72</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22613</id>
			<source_loc>22312</source_loc>
			<name>h0_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>52</livein>
			<liveout>33,52,55</liveout>
			<reg_deffed>33,52,55</reg_deffed>
			<instance_name>s_reg_72</instance_name>
			<op>
				<id>118</id>
				<op_kind>reg</op_kind>
				<object>s_reg_72</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22614</id>
			<source_loc>22338</source_loc>
			<name>j_u4_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>2,3,18,83,84,85</livein>
			<liveout>2,3,18,83,84,85</liveout>
			<reg_deffed>3,18,85</reg_deffed>
			<instance_name>s_reg_72</instance_name>
			<op>
				<id>144</id>
				<op_kind>reg</op_kind>
				<object>s_reg_72</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22615</id>
			<source_loc>22369</source_loc>
			<name>h_u2_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>102</livein>
			<liveout>3,33,55,73,85,102</liveout>
			<reg_deffed>3,33,55,73,85,102</reg_deffed>
			<instance_name>s_reg_72</instance_name>
			<op>
				<id>175</id>
				<op_kind>reg</op_kind>
				<object>s_reg_72</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22616</id>
			<source_loc>22384</source_loc>
			<name>h_u3_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>102,107,109,110,111,112,113,118</livein>
			<liveout>102,107,109,110,111,112,113,118</liveout>
			<reg_deffed>102,118</reg_deffed>
			<instance_name>s_reg_72</instance_name>
			<op>
				<id>190</id>
				<op_kind>reg</op_kind>
				<object>s_reg_72</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22618</id>
			<source_loc>22263</source_loc>
			<name>j0_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>12,13,18</livein>
			<liveout>12,13,18</liveout>
			<reg_deffed>13,18</reg_deffed>
			<instance_name>s_reg_73</instance_name>
			<op>
				<id>69</id>
				<op_kind>reg</op_kind>
				<object>s_reg_73</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22619</id>
			<source_loc>22289</source_loc>
			<name>j_u3_u0</name>
			<datatype W="3">sc_int</datatype>
			<livein>3,18,27,28,33</livein>
			<liveout>3,18,27,28,33</liveout>
			<reg_deffed>3,18,28,33</reg_deffed>
			<instance_name>s_reg_73</instance_name>
			<op>
				<id>95</id>
				<op_kind>reg</op_kind>
				<object>s_reg_73</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22620</id>
			<source_loc>22391</source_loc>
			<name>i_u3_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>107,109,110,111,112,113</livein>
			<liveout>102,107,109,110,111,112,113,118</liveout>
			<reg_deffed>102,113,118</reg_deffed>
			<instance_name>s_reg_73</instance_name>
			<op>
				<id>197</id>
				<op_kind>reg</op_kind>
				<object>s_reg_73</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22622</id>
			<source_loc>22266</source_loc>
			<name>k0_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>12</livein>
			<liveout>13,18</liveout>
			<reg_deffed>13,18</reg_deffed>
			<instance_name>s_reg_74</instance_name>
			<op>
				<id>72</id>
				<op_kind>reg</op_kind>
				<object>s_reg_74</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22623</id>
			<source_loc>22270</source_loc>
			<name>k0_mi7</name>
			<datatype W="11">sc_int</datatype>
			<livein>13</livein>
			<liveout>12,13</liveout>
			<reg_deffed>12</reg_deffed>
			<instance_name>s_reg_74</instance_name>
			<op>
				<id>76</id>
				<op_kind>reg</op_kind>
				<object>s_reg_74</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22624</id>
			<source_loc>22292</source_loc>
			<name>k_u5_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>27</livein>
			<liveout>3,18,28,33</liveout>
			<reg_deffed>3,18,28,33</reg_deffed>
			<instance_name>s_reg_74</instance_name>
			<op>
				<id>98</id>
				<op_kind>reg</op_kind>
				<object>s_reg_74</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22625</id>
			<source_loc>22297</source_loc>
			<name>k_u5_mi19</name>
			<datatype W="11">sc_int</datatype>
			<livein>28</livein>
			<liveout>27,28</liveout>
			<reg_deffed>27</reg_deffed>
			<instance_name>s_reg_74</instance_name>
			<op>
				<id>103</id>
				<op_kind>reg</op_kind>
				<object>s_reg_74</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22626</id>
			<source_loc>22309</source_loc>
			<name>k_u6_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>33,52,55</livein>
			<liveout>33,52,55</liveout>
			<reg_deffed>33,55</reg_deffed>
			<instance_name>s_reg_74</instance_name>
			<op>
				<id>115</id>
				<op_kind>reg</op_kind>
				<object>s_reg_74</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22627</id>
			<source_loc>22322</source_loc>
			<name>k_u7_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>1,33,70,71,72,73</livein>
			<liveout>1,33,70,71,72,73</liveout>
			<reg_deffed>33,73</reg_deffed>
			<instance_name>s_reg_74</instance_name>
			<op>
				<id>128</id>
				<op_kind>reg</op_kind>
				<object>s_reg_74</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22628</id>
			<source_loc>22341</source_loc>
			<name>k_u8_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>2,3,18,83,84,85</livein>
			<liveout>2,3,18,83,85</liveout>
			<reg_deffed>3,18,85</reg_deffed>
			<instance_name>s_reg_74</instance_name>
			<op>
				<id>147</id>
				<op_kind>reg</op_kind>
				<object>s_reg_74</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22629</id>
			<source_loc>22353</source_loc>
			<name>k_u8_mi54</name>
			<datatype W="11">sc_int</datatype>
			<livein>85</livein>
			<liveout>84,85</liveout>
			<reg_deffed>84</reg_deffed>
			<instance_name>s_reg_74</instance_name>
			<op>
				<id>159</id>
				<op_kind>reg</op_kind>
				<object>s_reg_74</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22630</id>
			<source_loc>22363</source_loc>
			<name>k_u9_u0</name>
			<datatype W="10">sc_int</datatype>
			<livein>3,33,55,73,85,102,107,109,110,111,112,113,118</livein>
			<liveout>3,33,55,73,85,102,107,109,110,111,112,113,118</liveout>
			<reg_deffed>3,33,55,73,85</reg_deffed>
			<instance_name>s_reg_74</instance_name>
			<op>
				<id>169</id>
				<op_kind>reg</op_kind>
				<object>s_reg_74</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22632</id>
			<source_loc>22251</source_loc>
			<name>flag0_mux_1</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,33,55,73,85,102,107,109,110,111,112,113,118</livein>
			<liveout>3,33,55,73,85,102,107,109,110,111,112,113,118</liveout>
			<reg_deffed>33</reg_deffed>
			<instance_name>s_reg_75</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>s_reg_75</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22633</id>
			<source_loc>22279</source_loc>
			<name>flag0_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85</livein>
			<liveout>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85</liveout>
			<reg_deffed>3,18</reg_deffed>
			<instance_name>s_reg_75</instance_name>
			<op>
				<id>85</id>
				<op_kind>reg</op_kind>
				<object>s_reg_75</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22635</id>
			<source_loc>22319</source_loc>
			<name>flag0_mi23</name>
			<datatype W="32">sc_int</datatype>
			<livein>33,52,55</livein>
			<liveout>28,33,52,55</liveout>
			<reg_deffed>28</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>125</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22636</id>
			<source_loc>22336</source_loc>
			<name>flag0_mi43</name>
			<datatype W="32">sc_int</datatype>
			<livein>73</livein>
			<liveout>72,73</liveout>
			<reg_deffed>72</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>142</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22637</id>
			<source_loc>22395</source_loc>
			<name>mask1_i_u3t3ph_u3</name>
			<datatype W="32">sc_int</datatype>
			<livein>107,109,110,111,112,113</livein>
			<liveout>107,109,110,111,112,113</liveout>
			<reg_deffed>107</reg_deffed>
			<instance_name>s_reg_76</instance_name>
			<op>
				<id>201</id>
				<op_kind>reg</op_kind>
				<object>s_reg_76</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22639</id>
			<source_loc>22303</source_loc>
			<name>condvar_003</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,33,52,55,70,71,72,73,85</livein>
			<liveout>1,33,52,55,70,71,72,73,85</liveout>
			<reg_deffed>33</reg_deffed>
			<instance_name>s_reg_77</instance_name>
			<op>
				<id>109</id>
				<op_kind>reg</op_kind>
				<object>s_reg_77</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22640</id>
			<source_loc>22417</source_loc>
			<name>dmux_ctrl_014</name>
			<datatype W="1">sc_uint</datatype>
			<livein>113</livein>
			<liveout>112,113</liveout>
			<reg_deffed>112</reg_deffed>
			<instance_name>s_reg_77</instance_name>
			<op>
				<id>223</id>
				<op_kind>reg</op_kind>
				<object>s_reg_77</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22642</id>
			<source_loc>22306</source_loc>
			<name>condvar_004</name>
			<datatype W="1">sc_uint</datatype>
			<livein>33,52,55,73,85</livein>
			<liveout>33,52,55,73,85</liveout>
			<reg_deffed>33</reg_deffed>
			<instance_name>s_reg_78</instance_name>
			<op>
				<id>112</id>
				<op_kind>reg</op_kind>
				<object>s_reg_78</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22643</id>
			<source_loc>22415</source_loc>
			<name>dmux_ctrl_013</name>
			<datatype W="1">sc_uint</datatype>
			<livein>113</livein>
			<liveout>112,113</liveout>
			<reg_deffed>112</reg_deffed>
			<instance_name>s_reg_78</instance_name>
			<op>
				<id>221</id>
				<op_kind>reg</op_kind>
				<object>s_reg_78</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22645</id>
			<source_loc>22421</source_loc>
			<name>i_u3_mi65</name>
			<datatype W="4">sc_int</datatype>
			<livein>107,109,110,111,112,113</livein>
			<liveout>107,109,110,111,112,113</liveout>
			<reg_deffed>107</reg_deffed>
			<instance_name>s_reg_79</instance_name>
			<op>
				<id>227</id>
				<op_kind>reg</op_kind>
				<object>s_reg_79</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22647</id>
			<source_loc>22400</source_loc>
			<name>j_u5_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>109,110,111,112</livein>
			<liveout>107,109,110,111,113</liveout>
			<reg_deffed>107,113</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>206</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22648</id>
			<source_loc>22419</source_loc>
			<name>j_u5_mi66</name>
			<datatype W="4">sc_int</datatype>
			<livein>113</livein>
			<liveout>112,113</liveout>
			<reg_deffed>112</reg_deffed>
			<instance_name>s_reg_80</instance_name>
			<op>
				<id>225</id>
				<op_kind>reg</op_kind>
				<object>s_reg_80</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22650</id>
			<source_loc>22402</source_loc>
			<name>CynTemp_54</name>
			<datatype W="4">sc_uint</datatype>
			<livein>110</livein>
			<liveout>109</liveout>
			<reg_deffed>109</reg_deffed>
			<instance_name>s_reg_81</instance_name>
			<op>
				<id>208</id>
				<op_kind>reg</op_kind>
				<object>s_reg_81</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22651</id>
			<source_loc>22407</source_loc>
			<name>dmux_ctrl_011</name>
			<datatype W="2">sc_uint</datatype>
			<livein>112,113</livein>
			<liveout>111,112,113</liveout>
			<reg_deffed>111</reg_deffed>
			<instance_name>s_reg_81</instance_name>
			<op>
				<id>213</id>
				<op_kind>reg</op_kind>
				<object>s_reg_81</object>
			</op>
		</reg_op>
		<reg_op>
			<id>22653</id>
			<source_loc>22410</source_loc>
			<name>CynTemp_58</name>
			<datatype W="29">sc_int</datatype>
			<livein>112,113</livein>
			<liveout>111,112,113</liveout>
			<reg_deffed>111</reg_deffed>
			<instance_name>s_reg_82</instance_name>
			<op>
				<id>216</id>
				<op_kind>reg</op_kind>
				<object>s_reg_82</object>
			</op>
		</reg_op>
	</reg_ops>
	<resource>
		<res_id>79</res_id>
		<opcode>100</opcode>
		<opcode>101</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>DC_Filter_RAM_2322X32_1</module_name>
		<resource_kind>RAM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>109</res_id>
		<opcode>131</opcode>
		<latency>1</latency>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<module_name>ROM_9X32</module_name>
		<resource_kind>ROM</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>225</res_id>
		<opcode>247</opcode>
		<latency>0</latency>
		<delay>0.0972</delay>
		<module_name>DC_Filter_Equal_2Ux2U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>==</label>
		<unit_area>25.6500</unit_area>
		<comb_area>25.6500</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<loop>
		<id>1</id>
		<thread>do_filter_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>52</id>
			<thread>do_filter_1</thread>
			<loop_iterations>3</loop_iterations>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>65</source_line>
			<source_loc>2289</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>3</max_path>
			<latency>4647</latency>
			<loop>
				<id>51</id>
				<thread>do_filter_1</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>66</source_line>
				<source_loc>2286</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>4644</latency>
				<loop>
					<id>50</id>
					<thread>do_filter_1</thread>
					<loop_iterations>258</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>67</source_line>
					<source_loc>2283</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>4644</latency>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>90</id>
			<thread>do_filter_1</thread>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>70</source_line>
			<source_loc>2539</source_loc>
			<start_cycle>3</start_cycle>
			<max_path>17</max_path>
			<latency>43011</latency>
			<loop>
				<id>66</id>
				<thread>do_filter_1</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>93</source_line>
				<source_loc>2381</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>3</max_path>
				<latency>3075</latency>
				<loop>
					<id>65</id>
					<thread>do_filter_1</thread>
					<loop_iterations>2</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>94</source_line>
					<source_loc>2378</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>3072</latency>
					<loop>
						<id>64</id>
						<thread>do_filter_1</thread>
						<loop_iterations>256</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>95</source_line>
						<source_loc>2375</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>2</max_path>
						<latency>3072</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>78</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>117</source_line>
				<source_loc>2451</source_loc>
				<start_cycle>3</start_cycle>
				<max_path>2</max_path>
				<latency>1024</latency>
				<loop>
					<id>77</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>119</source_line>
					<source_loc>2448</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
			</loop>
			<loop>
				<id>76</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>100</source_line>
				<source_loc>2421</source_loc>
				<start_cycle>3</start_cycle>
				<max_path>5</max_path>
				<latency>1280</latency>
			</loop>
			<loop>
				<id>63</id>
				<thread>do_filter_1</thread>
				<loop_iterations>2</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>74</source_line>
				<source_loc>2339</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>4</max_path>
				<latency>2048</latency>
				<loop>
					<id>62</id>
					<thread>do_filter_1</thread>
					<loop_iterations>256</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>76</source_line>
					<source_loc>2336</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>4</max_path>
					<latency>2048</latency>
				</loop>
			</loop>
			<loop>
				<id>89</id>
				<thread>do_filter_1</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>128</source_line>
				<source_loc>2538</source_loc>
				<start_cycle>8</start_cycle>
				<max_path>9</max_path>
				<latency>38656</latency>
				<loop>
					<id>79</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>130</source_line>
					<source_loc>2474</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
				<loop>
					<id>82</id>
					<thread>do_filter_1</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>133</source_line>
					<source_loc>2518</source_loc>
					<start_cycle>1</start_cycle>
					<max_path>7</max_path>
					<latency>37632</latency>
					<loop>
						<id>81</id>
						<thread>do_filter_1</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>134</source_line>
						<source_loc>2515</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>6</max_path>
						<latency>36864</latency>
						<loop>
							<id>80</id>
							<thread>do_filter_1</thread>
							<loop_iterations>3</loop_iterations>
							<source_path>../DC_Filter.cpp</source_path>
							<source_line>135</source_line>
							<source_loc>2512</source_loc>
							<start_cycle>1</start_cycle>
							<max_path>5</max_path>
							<latency>34560</latency>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>52</id>
			<thread>do_filter_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>18</cycle_id>
				<start_cycle>2</start_cycle>
				<latency>4647</latency>
			</cycle>
			<loop>
				<id>51</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>50</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>12</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>2322</latency>
					</cycle>
					<cycle>
						<cycle_id>13</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>4644</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>90</id>
			<thread>do_filter_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>66</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>33</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>7722</latency>
				</cycle>
				<loop>
					<id>65</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>64</id>
						<thread>do_filter_1</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>27</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>6183</latency>
						</cycle>
						<cycle>
							<cycle_id>28</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>7719</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>78</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>55</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>8746</latency>
				</cycle>
				<loop>
					<id>77</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>52</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>8490</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>76</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>1</cycle_id>
					<cyn_protocol/>
					<source_loc>14435</source_loc>
					<start_cycle>0</start_cycle>
					<latency>7978</latency>
				</cycle>
				<cycle>
					<cycle_id>70</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>8234</latency>
				</cycle>
				<cycle>
					<cycle_id>71</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>8490</latency>
				</cycle>
				<cycle>
					<cycle_id>72</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>8746</latency>
				</cycle>
				<cycle>
					<cycle_id>73</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>9002</latency>
				</cycle>
			</loop>
			<loop>
				<id>63</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>62</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>14213</source_loc>
						<start_cycle>0</start_cycle>
						<latency>5159</latency>
					</cycle>
					<cycle>
						<cycle_id>83</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>5671</latency>
					</cycle>
					<cycle>
						<cycle_id>84</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>6183</latency>
					</cycle>
					<cycle>
						<cycle_id>85</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>6695</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>89</id>
				<thread>do_filter_1</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>14805</source_loc>
					<start_cycle>8</start_cycle>
					<latency>47658</latency>
				</cycle>
				<loop>
					<id>79</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>102</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>9770</latency>
					</cycle>
				</loop>
				<loop>
					<id>82</id>
					<thread>do_filter_1</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>118</cycle_id>
						<start_cycle>6</start_cycle>
						<latency>47402</latency>
					</cycle>
					<loop>
						<id>81</id>
						<thread>do_filter_1</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>107</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>12074</latency>
						</cycle>
						<loop>
							<id>80</id>
							<thread>do_filter_1</thread>
							<pre_loop_waits>2147483647</pre_loop_waits>
							<pipe_io_span>-2147483646</pipe_io_span>
							<cycle>
								<cycle_id>109</cycle_id>
								<start_cycle>0</start_cycle>
								<latency>18986</latency>
							</cycle>
							<cycle>
								<cycle_id>110</cycle_id>
								<start_cycle>1</start_cycle>
								<latency>25898</latency>
							</cycle>
							<cycle>
								<cycle_id>111</cycle_id>
								<start_cycle>2</start_cycle>
								<latency>32810</latency>
							</cycle>
							<cycle>
								<cycle_id>112</cycle_id>
								<start_cycle>3</start_cycle>
								<latency>39722</latency>
							</cycle>
							<cycle>
								<cycle_id>113</cycle_id>
								<start_cycle>4</start_cycle>
								<latency>46634</latency>
							</cycle>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>22904</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>8932</sub_loc>
	</source_loc>
	<source_loc>
		<id>22902</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>8930,8930</sub_loc>
	</source_loc>
	<source_loc>
		<id>22903</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13136</opcode>
		<sub_loc>8930,8930</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_1</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_1</thread>
		<op>
			<id>22910</id>
			<opcode>138</opcode>
			<source_loc>8933</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_1</thread>
		<io_op>
			<id>22906</id>
			<source_loc>22904</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_1_o_rgb_inside_vld_prev</sig_name>
			<label>o_rgb_inside.vld:gen_stalling_1_o_rgb_inside_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>578</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_1_o_rgb_inside_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22907</id>
			<source_loc>8931</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_busy</sig_name>
			<label>o_rgb_inside.busy:o_rgb_inside_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>579</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>22908</id>
			<source_loc>21873</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_62</instance_name>
			<opcode>138</opcode>
			<label>&amp;</label>
			<op>
				<id>580</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>22909</id>
			<source_loc>22903</source_loc>
			<order>4</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:o_rgb_inside_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>581</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>gen_stalling_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>4</state>
				<source_loc>8932</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_busy</port_name>
				<state>5</state>
				<source_loc>22907</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_inside_vld</port_name>
				<state>4</state>
				<source_loc>8932</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>5</state>
				<source_loc>22909</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_busy</port_name>
				<state>5</state>
				<source_loc>22907</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>5</state>
				<source_loc>22909</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_1</thread>
		<timing_path>
			<name>gen_stalling_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_rgb_inside_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_62</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_rgb_inside_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_62</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>155</id>
			<thread>gen_stalling_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>18704</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>155</id>
			<thread>gen_stalling_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6295</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>22915</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9414</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_1</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_1</thread>
		<io_op>
			<id>22916</id>
			<source_loc>9407</source_loc>
			<order>1</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_inside_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>584</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22917</id>
			<source_loc>9415</source_loc>
			<order>2</order>
			<sig_name>o_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:o_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>585</id>
				<op_kind>input</op_kind>
				<object>o_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22918</id>
			<source_loc>22915</source_loc>
			<order>3</order>
			<sig_name>o_rgb_inside_m_unacked_req</sig_name>
			<label>m_unacked_req:o_rgb_inside_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>586</id>
				<op_kind>output</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>22918</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
				<state>11</state>
				<source_loc>22917</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>22916</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_1</thread>
		<timing_path>
			<name>gen_unacked_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_rgb_inside_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_1</thread>
		<reg_op>
			<id>22920</id>
			<source_loc>22916</source_loc>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_rgb_inside_m_unacked_req</instance_name>
			<op>
				<id>584</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22921</id>
			<source_loc>22918</source_loc>
			<name>o_rgb_inside_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_rgb_inside_m_unacked_req</instance_name>
			<op>
				<id>586</id>
				<op_kind>reg</op_kind>
				<object>o_rgb_inside_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>153</id>
			<thread>gen_unacked_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>18703</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>153</id>
			<thread>gen_unacked_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6294</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>22922</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12379,12379</sub_loc>
	</source_loc>
	<source_loc>
		<id>22923</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13150</opcode>
		<sub_loc>12379,12379</sub_loc>
	</source_loc>
	<source_loc>
		<id>22925</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19492</sub_loc>
	</source_loc>
	<source_loc>
		<id>22924</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19492</sub_loc>
	</source_loc>
	<source_loc>
		<id>22927</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12379</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_0</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_0</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_0</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_0</thread>
		<op>
			<id>22938</id>
			<opcode>47</opcode>
			<source_loc>19911</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_0</thread>
		<io_op>
			<id>22931</id>
			<source_loc>12369</source_loc>
			<order>1</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>i_rgb.m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>587</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22932</id>
			<source_loc>19492</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>588</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22933</id>
			<source_loc>22927</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_0_i_rgb_m_vld_reg_next</sig_name>
			<label>i_rgb.m_vld_reg:gen_do_reg_vld_0_i_rgb_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>589</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_0_i_rgb_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22934</id>
			<source_loc>12376</source_loc>
			<order>4</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>i_rgb.m_busy_internal:i_rgb_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>590</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22935</id>
			<source_loc>12380</source_loc>
			<order>5</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>591</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>22936</id>
			<source_loc>21863</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_32_4_63</instance_name>
			<opcode>47</opcode>
			<label>MUX(2)</label>
			<op>
				<id>592</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>22937</id>
			<source_loc>22923</source_loc>
			<order>7</order>
			<sig_name>i_rgb_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>593</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>22934</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
				<state>13</state>
				<source_loc>22935</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>12379</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>22937</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>22926</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>22931</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_0</thread>
		<timing_path>
			<name>gen_do_reg_vld_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_0</thread>
		<reg_op>
			<id>22944</id>
			<source_loc>22931</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>587</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22945</id>
			<source_loc>22937</source_loc>
			<name>i_rgb_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_m_vld_reg</instance_name>
			<op>
				<id>593</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>109</id>
			<thread>gen_do_reg_vld_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>18686</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>109</id>
			<thread>gen_do_reg_vld_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6276</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>22947</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12184</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unacked_req_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unacked_req_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unacked_req_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_unacked_req_0</thread>
		<io_op>
			<id>22948</id>
			<source_loc>12177</source_loc>
			<order>1</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>597</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22949</id>
			<source_loc>12185</source_loc>
			<order>2</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>o_result.m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>598</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22950</id>
			<source_loc>22947</source_loc>
			<order>3</order>
			<sig_name>o_result_m_unacked_req</sig_name>
			<label>m_unacked_req:o_result_m_unacked_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>599</id>
				<op_kind>output</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>gen_unacked_req_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>11</state>
				<source_loc>22949</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>11</state>
				<source_loc>22950</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
				<state>5</state>
				<source_loc>22948</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unacked_req_0</thread>
		<timing_path>
			<name>gen_unacked_req_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unacked_req_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unacked_req_0</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_unacked_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unacked_req_0</thread>
		<reg_op>
			<id>22953</id>
			<source_loc>22948</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>597</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22954</id>
			<source_loc>22950</source_loc>
			<name>o_result_m_unacked_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_m_unacked_req</instance_name>
			<op>
				<id>599</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_unacked_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>114</id>
			<thread>gen_unacked_req_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5150</source_line>
			<source_loc>18688</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unacked_req_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>114</id>
			<thread>gen_unacked_req_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6278</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>22957</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>12004</sub_loc>
	</source_loc>
	<source_loc>
		<id>22955</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>12002,12002</sub_loc>
	</source_loc>
	<source_loc>
		<id>22956</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13097</opcode>
		<sub_loc>12002,12002</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_stalling_0</thread>
		<value>4</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_stalling_0</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_stalling_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_stalling_0</thread>
		<op>
			<id>22963</id>
			<opcode>138</opcode>
			<source_loc>12005</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_stalling_0</thread>
		<io_op>
			<id>22959</id>
			<source_loc>22957</source_loc>
			<order>1</order>
			<sig_name>gen_stalling_0_o_result_vld_prev</sig_name>
			<label>o_result.vld:gen_stalling_0_o_result_vld_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>600</id>
				<op_kind>output</op_kind>
				<object>gen_stalling_0_o_result_vld_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2544000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22960</id>
			<source_loc>12003</source_loc>
			<order>2</order>
			<sig_name>o_result_busy</sig_name>
			<label>o_result.busy:o_result_busy:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>601</id>
				<op_kind>input</op_kind>
				<object>o_result_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>22961</id>
			<source_loc>21865</source_loc>
			<order>3</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_64</instance_name>
			<opcode>138</opcode>
			<label>&amp;</label>
			<op>
				<id>602</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>22962</id>
			<source_loc>22956</source_loc>
			<order>4</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>603</id>
				<op_kind>output</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>gen_stalling_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
				<state>4</state>
				<source_loc>12004</source_loc>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
				<state>5</state>
				<source_loc>22960</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
				<state>4</state>
				<source_loc>12004</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>5</state>
				<source_loc>22962</source_loc>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
				<state>5</state>
				<source_loc>22960</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0714</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
				<state>5</state>
				<source_loc>22962</source_loc>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_stalling_0</thread>
		<timing_path>
			<name>gen_stalling_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.7456</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<delay>9.7456</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.2544</delay>
				<port_name>o_result_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_64</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.3913</delay>
		</timing_path>
		<timing_path>
			<name>gen_stalling_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_stalling_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>o_result_busy</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_64</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>o_result_m_stalling</port_name>
			</path_node>
			<delay>0.2509</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_stalling_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>116</id>
			<thread>gen_stalling_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>5166</source_line>
			<source_loc>18689</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_stalling_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>116</id>
			<thread>gen_stalling_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6279</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>22968</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>11420,11420</sub_loc>
	</source_loc>
	<source_loc>
		<id>22969</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13195</opcode>
		<sub_loc>11420,11420</sub_loc>
	</source_loc>
	<source_loc>
		<id>22971</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19645</sub_loc>
	</source_loc>
	<source_loc>
		<id>22970</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19645</sub_loc>
	</source_loc>
	<source_loc>
		<id>22973</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11420</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>gen_unvalidated_req_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_unvalidated_req_1</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_unvalidated_req_1</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_unvalidated_req_1</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_unvalidated_req_1</thread>
		<op>
			<id>22983</id>
			<opcode>47</opcode>
			<source_loc>19914</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_unvalidated_req_1</thread>
		<io_op>
			<id>22976</id>
			<source_loc>11392</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>i_rgb_inside.m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>606</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22977</id>
			<source_loc>19645</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>607</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22978</id>
			<source_loc>22973</source_loc>
			<order>3</order>
			<sig_name>gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next</sig_name>
			<label>i_rgb_inside.m_unvalidated_req:gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>608</id>
				<op_kind>output</op_kind>
				<object>gen_unvalidated_req_1_i_rgb_inside_m_unvalidated_req_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22979</id>
			<source_loc>11406</source_loc>
			<order>4</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>i_rgb_inside.m_busy_req_0:i_rgb_inside_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>609</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22980</id>
			<source_loc>11417</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>i_rgb_inside.vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>610</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>22981</id>
			<source_loc>21869</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_32_4_65</instance_name>
			<opcode>47</opcode>
			<label>MUX(2)</label>
			<op>
				<id>611</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>22982</id>
			<source_loc>22969</source_loc>
			<order>7</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>612</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>gen_unvalidated_req_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_unvalidated_req_1</thread>
		<timing_path>
			<name>gen_unvalidated_req_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>13</state>
				<source_loc>22980</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>13</state>
				<source_loc>22979</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>10</state>
				<source_loc>11420</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>13</state>
				<source_loc>22982</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>9</state>
				<source_loc>22972</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>7</state>
				<source_loc>22976</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_unvalidated_req_1</thread>
		<timing_path>
			<name>gen_unvalidated_req_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_unvalidated_req_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_unvalidated_req_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_unvalidated_req_1</thread>
		<reg_op>
			<id>22990</id>
			<source_loc>22976</source_loc>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_unvalidated_req</instance_name>
			<op>
				<id>606</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>22991</id>
			<source_loc>22982</source_loc>
			<name>i_rgb_inside_m_unvalidated_req</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_unvalidated_req</instance_name>
			<op>
				<id>612</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>134</id>
			<thread>gen_unvalidated_req_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1807</source_line>
			<source_loc>18696</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_unvalidated_req_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>134</id>
			<thread>gen_unvalidated_req_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6287</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>22993</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>10577,10577</sub_loc>
	</source_loc>
	<source_loc>
		<id>22994</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13091</opcode>
		<sub_loc>10577,10577</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.17</path>
		<name>pre_sched</name>
		<thread>gen_do_stall_reg_full_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>5</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_stall_reg_full_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<op>
			<id>23002</id>
			<opcode>138</opcode>
			<source_loc>10580</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<io_op>
			<id>22997</id>
			<source_loc>10570</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_stall_reg_full</sig_name>
			<label>i_rgb_inside.m_stall_reg_full:i_rgb_inside_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>616</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22998</id>
			<source_loc>10578</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_data_is_valid</sig_name>
			<label>i_rgb_inside.m_data_is_valid:i_rgb_inside_m_data_is_valid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>617</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>22999</id>
			<source_loc>10579</source_loc>
			<order>3</order>
			<sig_name>i_rgb_inside_m_stalling</sig_name>
			<label>i_rgb_inside.m_stalling:i_rgb_inside_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>618</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>23000</id>
			<source_loc>21870</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_66</instance_name>
			<opcode>138</opcode>
			<label>&amp;</label>
			<op>
				<id>619</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1854000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>23001</id>
			<source_loc>22994</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_m_stall_reg_full</sig_name>
			<label>m_stall_reg_full:i_rgb_inside_m_stall_reg_full:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>620</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2509000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.17</path>
		<name>post_sched</name>
		<thread>gen_do_stall_reg_full_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_stall_reg_full_1</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_stalling</port_name>
				<state>11</state>
				<source_loc>22999</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>11</state>
				<source_loc>22998</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
				<state>11</state>
				<source_loc>23001</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
				<state>5</state>
				<source_loc>22997</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_stall_reg_full_1</thread>
		<timing_path>
			<name>gen_do_stall_reg_full_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_stalling</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_stall_reg_full_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_stall_reg_full_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_stall_reg_full</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_stall_reg_full_1</thread>
		<reg_op>
			<id>23008</id>
			<source_loc>22997</source_loc>
			<name>i_rgb_inside_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_stall_reg_full</instance_name>
			<op>
				<id>616</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23009</id>
			<source_loc>23001</source_loc>
			<name>i_rgb_inside_m_stall_reg_full</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_stall_reg_full</instance_name>
			<op>
				<id>620</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_stall_reg_full</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>142</id>
			<thread>gen_do_stall_reg_full_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1839</source_line>
			<source_loc>18699</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_stall_reg_full_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>142</id>
			<thread>gen_do_stall_reg_full_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6290</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<message>
		<code_num>1165</code_num>
		<severity>WARNING</severity>
		<message_text>Ignoring wait statement outside of a protocol block</message_text>
		<source_path>../DC_Filter.cpp</source_path>
		<source_line>160</source_line>
		<phase>sched</phase>
		<order>15</order>
	</message>
	<source_loc>
		<id>7284</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18448,14824</sub_loc>
	</source_loc>
	<source_loc>
		<id>7285</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18452,14835</sub_loc>
	</source_loc>
	<source_loc>
		<id>7286</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18453,14869</sub_loc>
	</source_loc>
	<source_loc>
		<id>23035</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2561,2624</sub_loc>
	</source_loc>
	<source_loc>
		<id>23037</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23035</sub_loc>
	</source_loc>
	<source_loc>
		<id>23036</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23035</sub_loc>
	</source_loc>
	<source_loc>
		<id>23039</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2626</sub_loc>
	</source_loc>
	<source_loc>
		<id>23041</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23039</sub_loc>
	</source_loc>
	<source_loc>
		<id>23040</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23039</sub_loc>
	</source_loc>
	<source_loc>
		<id>23027</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2562,2621</sub_loc>
	</source_loc>
	<source_loc>
		<id>23029</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23027</sub_loc>
	</source_loc>
	<source_loc>
		<id>23028</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23027</sub_loc>
	</source_loc>
	<source_loc>
		<id>23031</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2623</sub_loc>
	</source_loc>
	<source_loc>
		<id>23033</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23031</sub_loc>
	</source_loc>
	<source_loc>
		<id>23032</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23031</sub_loc>
	</source_loc>
	<source_loc>
		<id>23019</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,2618</sub_loc>
	</source_loc>
	<source_loc>
		<id>23021</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23019</sub_loc>
	</source_loc>
	<source_loc>
		<id>23020</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23019</sub_loc>
	</source_loc>
	<source_loc>
		<id>23023</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2616</sub_loc>
	</source_loc>
	<source_loc>
		<id>23025</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23023</sub_loc>
	</source_loc>
	<source_loc>
		<id>23024</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23023</sub_loc>
	</source_loc>
	<source_loc>
		<id>23215</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19899,2874</sub_loc>
	</source_loc>
	<source_loc>
		<id>23217</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23215</sub_loc>
	</source_loc>
	<source_loc>
		<id>23216</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23215</sub_loc>
	</source_loc>
	<source_loc>
		<id>23219</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19897,2874</sub_loc>
	</source_loc>
	<source_loc>
		<id>23221</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23219</sub_loc>
	</source_loc>
	<source_loc>
		<id>23220</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23219</sub_loc>
	</source_loc>
	<source_loc>
		<id>23223</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19895,2874</sub_loc>
	</source_loc>
	<source_loc>
		<id>23225</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23223</sub_loc>
	</source_loc>
	<source_loc>
		<id>23224</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23223</sub_loc>
	</source_loc>
	<source_loc>
		<id>23227</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2564,2758</sub_loc>
	</source_loc>
	<source_loc>
		<id>23255</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2564,17948</sub_loc>
	</source_loc>
	<source_loc>
		<id>23256</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>59</opcode>
		<sub_loc>2564,17948</sub_loc>
	</source_loc>
	<source_loc>
		<id>23229</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23227</sub_loc>
	</source_loc>
	<source_loc>
		<id>23228</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23227</sub_loc>
	</source_loc>
	<source_loc>
		<id>23231</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2874</sub_loc>
	</source_loc>
	<source_loc>
		<id>23135</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2837</sub_loc>
	</source_loc>
	<source_loc>
		<id>23233</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23231</sub_loc>
	</source_loc>
	<source_loc>
		<id>23232</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23231</sub_loc>
	</source_loc>
	<source_loc>
		<id>23163</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,2842</sub_loc>
	</source_loc>
	<source_loc>
		<id>23235</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,2874</sub_loc>
	</source_loc>
	<source_loc>
		<id>23237</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23235</sub_loc>
	</source_loc>
	<source_loc>
		<id>23236</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23235</sub_loc>
	</source_loc>
	<source_loc>
		<id>7203</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>18896,2631</sub_loc>
	</source_loc>
	<source_loc>
		<id>7289</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2562,7203</sub_loc>
	</source_loc>
	<source_loc>
		<id>7206</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>18896,2678</sub_loc>
	</source_loc>
	<source_loc>
		<id>7294</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2561,7206</sub_loc>
	</source_loc>
	<source_loc>
		<id>23059</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2717</sub_loc>
	</source_loc>
	<source_loc>
		<id>23061</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23059</sub_loc>
	</source_loc>
	<source_loc>
		<id>23060</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23059</sub_loc>
	</source_loc>
	<source_loc>
		<id>23063</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2561,2715</sub_loc>
	</source_loc>
	<source_loc>
		<id>23065</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23063</sub_loc>
	</source_loc>
	<source_loc>
		<id>23064</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23063</sub_loc>
	</source_loc>
	<source_loc>
		<id>23051</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2714</sub_loc>
	</source_loc>
	<source_loc>
		<id>23053</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23051</sub_loc>
	</source_loc>
	<source_loc>
		<id>23052</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23051</sub_loc>
	</source_loc>
	<source_loc>
		<id>23055</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2562,2712</sub_loc>
	</source_loc>
	<source_loc>
		<id>23057</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23055</sub_loc>
	</source_loc>
	<source_loc>
		<id>23056</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23055</sub_loc>
	</source_loc>
	<source_loc>
		<id>23043</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2699</sub_loc>
	</source_loc>
	<source_loc>
		<id>23045</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23043</sub_loc>
	</source_loc>
	<source_loc>
		<id>23044</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23043</sub_loc>
	</source_loc>
	<source_loc>
		<id>23047</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,2709</sub_loc>
	</source_loc>
	<source_loc>
		<id>23049</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23047</sub_loc>
	</source_loc>
	<source_loc>
		<id>23048</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23047</sub_loc>
	</source_loc>
	<source_loc>
		<id>7215</id>
		<loc_kind>COMPOUND</loc_kind>
		<sub_loc>18888,2764</sub_loc>
	</source_loc>
	<source_loc>
		<id>7297</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,7215</sub_loc>
	</source_loc>
	<source_loc>
		<id>23075</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2787</sub_loc>
	</source_loc>
	<source_loc>
		<id>23077</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23075</sub_loc>
	</source_loc>
	<source_loc>
		<id>23076</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23075</sub_loc>
	</source_loc>
	<source_loc>
		<id>23079</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,2785</sub_loc>
	</source_loc>
	<source_loc>
		<id>23081</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23079</sub_loc>
	</source_loc>
	<source_loc>
		<id>23080</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23079</sub_loc>
	</source_loc>
	<source_loc>
		<id>23067</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2780</sub_loc>
	</source_loc>
	<source_loc>
		<id>23069</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23067</sub_loc>
	</source_loc>
	<source_loc>
		<id>23068</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23067</sub_loc>
	</source_loc>
	<source_loc>
		<id>23071</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2560,2782</sub_loc>
	</source_loc>
	<source_loc>
		<id>23073</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23071</sub_loc>
	</source_loc>
	<source_loc>
		<id>23072</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23071</sub_loc>
	</source_loc>
	<source_loc>
		<id>23083</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2753</sub_loc>
	</source_loc>
	<source_loc>
		<id>23085</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23083</sub_loc>
	</source_loc>
	<source_loc>
		<id>23084</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23083</sub_loc>
	</source_loc>
	<source_loc>
		<id>23087</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,2755</sub_loc>
	</source_loc>
	<source_loc>
		<id>23089</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23087</sub_loc>
	</source_loc>
	<source_loc>
		<id>23088</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23087</sub_loc>
	</source_loc>
	<source_loc>
		<id>7300</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18448,15166</sub_loc>
	</source_loc>
	<source_loc>
		<id>23011</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4728,18835</sub_loc>
	</source_loc>
	<source_loc>
		<id>23012</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>934,23011</sub_loc>
	</source_loc>
	<source_loc>
		<id>7302</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2889,18835</sub_loc>
	</source_loc>
	<source_loc>
		<id>7304</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18448,15255</sub_loc>
	</source_loc>
	<source_loc>
		<id>7281</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>948,15310</sub_loc>
	</source_loc>
	<source_loc>
		<id>23099</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2675</sub_loc>
	</source_loc>
	<source_loc>
		<id>23101</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23099</sub_loc>
	</source_loc>
	<source_loc>
		<id>23100</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23099</sub_loc>
	</source_loc>
	<source_loc>
		<id>23103</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2562,2673</sub_loc>
	</source_loc>
	<source_loc>
		<id>23105</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23103</sub_loc>
	</source_loc>
	<source_loc>
		<id>23104</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23103</sub_loc>
	</source_loc>
	<source_loc>
		<id>23091</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2668</sub_loc>
	</source_loc>
	<source_loc>
		<id>23093</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23091</sub_loc>
	</source_loc>
	<source_loc>
		<id>23092</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23091</sub_loc>
	</source_loc>
	<source_loc>
		<id>23095</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,2670</sub_loc>
	</source_loc>
	<source_loc>
		<id>23097</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23095</sub_loc>
	</source_loc>
	<source_loc>
		<id>23096</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23095</sub_loc>
	</source_loc>
	<source_loc>
		<id>7311</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18448,14944</sub_loc>
	</source_loc>
	<source_loc>
		<id>23013</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4728,18756</sub_loc>
	</source_loc>
	<source_loc>
		<id>23014</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>934,23013</sub_loc>
	</source_loc>
	<source_loc>
		<id>7313</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2889,18756</sub_loc>
	</source_loc>
	<source_loc>
		<id>7316</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18448,15033</sub_loc>
	</source_loc>
	<source_loc>
		<id>7319</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>948,15088</sub_loc>
	</source_loc>
	<source_loc>
		<id>23191</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19899,2873</sub_loc>
	</source_loc>
	<source_loc>
		<id>23193</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23191</sub_loc>
	</source_loc>
	<source_loc>
		<id>23192</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23191</sub_loc>
	</source_loc>
	<source_loc>
		<id>23195</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19897,2873</sub_loc>
	</source_loc>
	<source_loc>
		<id>23197</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23195</sub_loc>
	</source_loc>
	<source_loc>
		<id>23196</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23195</sub_loc>
	</source_loc>
	<source_loc>
		<id>23199</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19895,2873</sub_loc>
	</source_loc>
	<source_loc>
		<id>23201</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23199</sub_loc>
	</source_loc>
	<source_loc>
		<id>23200</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23199</sub_loc>
	</source_loc>
	<source_loc>
		<id>23203</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2873</sub_loc>
	</source_loc>
	<source_loc>
		<id>23205</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23203</sub_loc>
	</source_loc>
	<source_loc>
		<id>23204</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23203</sub_loc>
	</source_loc>
	<source_loc>
		<id>23207</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2563,2871</sub_loc>
	</source_loc>
	<source_loc>
		<id>23209</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23207</sub_loc>
	</source_loc>
	<source_loc>
		<id>23208</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23207</sub_loc>
	</source_loc>
	<source_loc>
		<id>23211</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,2873</sub_loc>
	</source_loc>
	<source_loc>
		<id>23213</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23211</sub_loc>
	</source_loc>
	<source_loc>
		<id>23212</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23211</sub_loc>
	</source_loc>
	<source_loc>
		<id>23107</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19899,2806</sub_loc>
	</source_loc>
	<source_loc>
		<id>23109</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23107</sub_loc>
	</source_loc>
	<source_loc>
		<id>23108</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23107</sub_loc>
	</source_loc>
	<source_loc>
		<id>23111</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19897,2806</sub_loc>
	</source_loc>
	<source_loc>
		<id>23113</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23111</sub_loc>
	</source_loc>
	<source_loc>
		<id>23112</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23111</sub_loc>
	</source_loc>
	<source_loc>
		<id>23115</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19895,2806</sub_loc>
	</source_loc>
	<source_loc>
		<id>23117</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23115</sub_loc>
	</source_loc>
	<source_loc>
		<id>23116</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23115</sub_loc>
	</source_loc>
	<source_loc>
		<id>23119</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2560,2808</sub_loc>
	</source_loc>
	<source_loc>
		<id>23121</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23119</sub_loc>
	</source_loc>
	<source_loc>
		<id>23120</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23119</sub_loc>
	</source_loc>
	<source_loc>
		<id>23167</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19899,2854</sub_loc>
	</source_loc>
	<source_loc>
		<id>23169</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23167</sub_loc>
	</source_loc>
	<source_loc>
		<id>23168</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23167</sub_loc>
	</source_loc>
	<source_loc>
		<id>23171</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19897,2854</sub_loc>
	</source_loc>
	<source_loc>
		<id>23173</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23171</sub_loc>
	</source_loc>
	<source_loc>
		<id>23172</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23171</sub_loc>
	</source_loc>
	<source_loc>
		<id>23175</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19895,2854</sub_loc>
	</source_loc>
	<source_loc>
		<id>23177</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23175</sub_loc>
	</source_loc>
	<source_loc>
		<id>23176</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23175</sub_loc>
	</source_loc>
	<source_loc>
		<id>23179</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2854</sub_loc>
	</source_loc>
	<source_loc>
		<id>23181</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23179</sub_loc>
	</source_loc>
	<source_loc>
		<id>23180</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23179</sub_loc>
	</source_loc>
	<source_loc>
		<id>23183</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2560,2852</sub_loc>
	</source_loc>
	<source_loc>
		<id>23185</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23183</sub_loc>
	</source_loc>
	<source_loc>
		<id>23184</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23183</sub_loc>
	</source_loc>
	<source_loc>
		<id>23187</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>969,2854</sub_loc>
	</source_loc>
	<source_loc>
		<id>23189</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23187</sub_loc>
	</source_loc>
	<source_loc>
		<id>23188</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23187</sub_loc>
	</source_loc>
	<source_loc>
		<id>23143</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19899,2851</sub_loc>
	</source_loc>
	<source_loc>
		<id>23145</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23143</sub_loc>
	</source_loc>
	<source_loc>
		<id>23144</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23143</sub_loc>
	</source_loc>
	<source_loc>
		<id>23147</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19897,2851</sub_loc>
	</source_loc>
	<source_loc>
		<id>23149</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23147</sub_loc>
	</source_loc>
	<source_loc>
		<id>23148</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23147</sub_loc>
	</source_loc>
	<source_loc>
		<id>23151</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19895,2851</sub_loc>
	</source_loc>
	<source_loc>
		<id>23153</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23151</sub_loc>
	</source_loc>
	<source_loc>
		<id>23152</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23151</sub_loc>
	</source_loc>
	<source_loc>
		<id>23155</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>939,2851</sub_loc>
	</source_loc>
	<source_loc>
		<id>23157</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23155</sub_loc>
	</source_loc>
	<source_loc>
		<id>23156</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23155</sub_loc>
	</source_loc>
	<source_loc>
		<id>23159</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2561,2849</sub_loc>
	</source_loc>
	<source_loc>
		<id>23161</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23159</sub_loc>
	</source_loc>
	<source_loc>
		<id>23160</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23159</sub_loc>
	</source_loc>
	<source_loc>
		<id>23165</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23163</sub_loc>
	</source_loc>
	<source_loc>
		<id>23164</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23163</sub_loc>
	</source_loc>
	<source_loc>
		<id>23123</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19899,2828</sub_loc>
	</source_loc>
	<source_loc>
		<id>23125</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23123</sub_loc>
	</source_loc>
	<source_loc>
		<id>23124</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23123</sub_loc>
	</source_loc>
	<source_loc>
		<id>23127</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19897,2828</sub_loc>
	</source_loc>
	<source_loc>
		<id>23129</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23127</sub_loc>
	</source_loc>
	<source_loc>
		<id>23128</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23127</sub_loc>
	</source_loc>
	<source_loc>
		<id>23131</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>19895,2828</sub_loc>
	</source_loc>
	<source_loc>
		<id>23133</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23131</sub_loc>
	</source_loc>
	<source_loc>
		<id>23132</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23131</sub_loc>
	</source_loc>
	<source_loc>
		<id>23137</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23135</sub_loc>
	</source_loc>
	<source_loc>
		<id>23136</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23135</sub_loc>
	</source_loc>
	<source_loc>
		<id>23139</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2562,2846</sub_loc>
	</source_loc>
	<source_loc>
		<id>23141</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23139</sub_loc>
	</source_loc>
	<source_loc>
		<id>23140</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>23139</sub_loc>
	</source_loc>
	<source_loc>
		<id>7287</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>945,15544</sub_loc>
	</source_loc>
	<source_loc>
		<id>23015</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4052,15563</sub_loc>
	</source_loc>
	<source_loc>
		<id>23016</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>933,23015</sub_loc>
	</source_loc>
	<source_loc>
		<id>7335</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>18453,15564</sub_loc>
	</source_loc>
	<source_loc>
		<id>23017</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>5510,18979</sub_loc>
	</source_loc>
	<source_loc>
		<id>23018</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>933,23017</sub_loc>
	</source_loc>
	<source_loc>
		<id>7337</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>2889,18979</sub_loc>
	</source_loc>
	<source_loc>
		<id>23249</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2564,2763</sub_loc>
	</source_loc>
	<source_loc>
		<id>23250</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>59</opcode>
		<sub_loc>2564,2763</sub_loc>
	</source_loc>
	<source_loc>
		<id>23252</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2564,2720</sub_loc>
	</source_loc>
	<source_loc>
		<id>23253</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>59</opcode>
		<sub_loc>2564,2720</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.18</path>
		<name>pre_sched</name>
		<thread>do_filter_2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>do_filter_2</thread>
		<value>184</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>do_filter_2</thread>
		<value>97</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>do_filter_2</thread>
		<value>2114</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>do_filter_2</thread>
		<op>
			<id>23497</id>
			<opcode>127</opcode>
			<source_loc>2806,2807</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>23499</id>
			<opcode>127</opcode>
			<source_loc>2806,2807</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>23477</id>
			<opcode>151</opcode>
			<source_loc>2806</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>23463</id>
			<opcode>136</opcode>
			<source_loc>2843</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>23479</id>
			<opcode>151</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>23481</id>
			<opcode>151</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>23483</id>
			<opcode>151</opcode>
			<source_loc>2828</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_int</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>do_filter_2</thread>
		<wire_op>
			<id>23258</id>
			<source_loc>19899</source_loc>
			<order>1</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>626</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23259</id>
			<source_loc>19897</source_loc>
			<order>2</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>627</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23260</id>
			<source_loc>19895</source_loc>
			<order>3</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>628</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23265</id>
			<source_loc>17935</source_loc>
			<order>4</order>
			<sig_name>i</sig_name>
			<label>i:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>633</id>
				<op_kind>wire</op_kind>
				<object>i</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>23261</id>
			<source_loc>7284</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>629</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23262</id>
			<source_loc>7285</source_loc>
			<order>6</order>
			<sig_name>i_rgb_inside_m_stalling</sig_name>
			<label>m_stalling:i_rgb_inside_m_stalling:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>630</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_stalling</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.1469000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23263</id>
			<source_loc>7286</source_loc>
			<order>7</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>631</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>4</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>23543</id>
			<source_loc>23037</source_loc>
			<order>8</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>822</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>4</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23266</id>
			<source_loc>23035</source_loc>
			<order>9</order>
			<sig_name>i_u4</sig_name>
			<label>i:i_u4:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>634</id>
				<op_kind>wire</op_kind>
				<object>i_u4</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23267</id>
			<source_loc>23039</source_loc>
			<order>10</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>635</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23268</id>
			<source_loc>17937</source_loc>
			<order>11</order>
			<sig_name>j</sig_name>
			<label>j:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>636</id>
				<op_kind>wire</op_kind>
				<object>j</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23545</id>
			<source_loc>23029</source_loc>
			<order>12</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>824</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23269</id>
			<source_loc>23027</source_loc>
			<order>13</order>
			<sig_name>j_u6</sig_name>
			<label>j:j_u6:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>637</id>
				<op_kind>wire</op_kind>
				<object>j_u6</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23270</id>
			<source_loc>23031</source_loc>
			<order>14</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>638</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23271</id>
			<source_loc>17939</source_loc>
			<order>15</order>
			<sig_name>k</sig_name>
			<label>k:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>639</id>
				<op_kind>wire</op_kind>
				<object>k</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.0100000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23547</id>
			<source_loc>23021</source_loc>
			<order>16</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>826</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<cycle_id>13</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23272</id>
			<source_loc>23019</source_loc>
			<order>17</order>
			<sig_name>k_u10</sig_name>
			<label>k:k_u10:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>640</id>
				<op_kind>wire</op_kind>
				<object>k_u10</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.0715000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23273</id>
			<source_loc>23023</source_loc>
			<order>18</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>641</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>4</cycle_id>
			<cycle_id>18</cycle_id>
			<cycle_id>13</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23274</id>
			<source_loc>21611</source_loc>
			<order>19</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67</instance_name>
			<opcode>192</opcode>
			<label>
(c*3 + b)*258 + a			</label>
			<op>
				<id>642</id>
				<op_kind>add</op_kind>
				<in_widths>4 4 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>0.6906000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23276</id>
			<source_loc>21613</source_loc>
			<order>20</order>
			<instance_name>DC_Filter_Add2i1s32_4_68</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>644</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23275</id>
			<source_loc>21715</source_loc>
			<order>21</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>286</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>643</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>12</cycle_id>
			<chain_time>0.7561000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23548</id>
			<source_loc>23020</source_loc>
			<order>22</order>
			<sig_name>lp_ctrl_1</sig_name>
			<label>k:lp_ctrl_1:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>827</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_1</object>
			</op>
			<cycle_id>13</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23278</id>
			<source_loc>21614</source_loc>
			<order>23</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_69</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>646</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23546</id>
			<source_loc>23028</source_loc>
			<order>24</order>
			<sig_name>lp_ctrl_0</sig_name>
			<label>j:lp_ctrl_0:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>825</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_0</object>
			</op>
			<cycle_id>13</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23280</id>
			<source_loc>21615</source_loc>
			<order>25</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_70</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>648</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23264</id>
			<source_loc>17933</source_loc>
			<order>26</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>632</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23549</id>
			<source_loc>23217</source_loc>
			<order>27</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f2_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>828</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23544</id>
			<source_loc>23036</source_loc>
			<order>28</order>
			<sig_name>lp_ctrl</sig_name>
			<label>i:lp_ctrl:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>823</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl</object>
			</op>
			<cycle_id>18</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23282</id>
			<source_loc>23215</source_loc>
			<order>29</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>650</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23283</id>
			<source_loc>23219</source_loc>
			<order>30</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>651</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23284</id>
			<source_loc>23223</source_loc>
			<order>31</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>652</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23285</id>
			<source_loc>23227</source_loc>
			<order>32</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>653</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23286</id>
			<source_loc>23231</source_loc>
			<order>33</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>654</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23287</id>
			<source_loc>23235</source_loc>
			<order>34</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>655</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23288</id>
			<source_loc>7289</source_loc>
			<order>35</order>
			<sig_name>j_u1</sig_name>
			<label>j:j_u1:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>656</id>
				<op_kind>wire</op_kind>
				<object>j_u1</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23289</id>
			<source_loc>7294</source_loc>
			<order>36</order>
			<sig_name>i_u0</sig_name>
			<label>i:i_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>657</id>
				<op_kind>wire</op_kind>
				<object>i_u0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23553</id>
			<source_loc>23105</source_loc>
			<order>37</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>832</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23551</id>
			<source_loc>23065</source_loc>
			<order>38</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>830</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23293</id>
			<source_loc>17999</source_loc>
			<order>39</order>
			<sig_name>j_u0</sig_name>
			<label>j:j_u0:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>661</id>
				<op_kind>wire</op_kind>
				<object>j_u0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23291</id>
			<source_loc>23059</source_loc>
			<order>40</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>659</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23292</id>
			<source_loc>23063</source_loc>
			<order>41</order>
			<sig_name>i_u0_u0</sig_name>
			<label>i:i_u0_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>660</id>
				<op_kind>wire</op_kind>
				<object>i_u0_u0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23555</id>
			<source_loc>23057</source_loc>
			<order>42</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>834</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23345</id>
			<source_loc>17952</source_loc>
			<order>43</order>
			<sig_name>k_u3</sig_name>
			<label>k:k_u3:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>713</id>
				<op_kind>wire</op_kind>
				<object>k_u3</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23343</id>
			<source_loc>23099</source_loc>
			<order>44</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>711</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23344</id>
			<source_loc>23103</source_loc>
			<order>45</order>
			<sig_name>j_u1_u0</sig_name>
			<label>j:j_u1_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>712</id>
				<op_kind>wire</op_kind>
				<object>j_u1_u0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23557</id>
			<source_loc>23097</source_loc>
			<order>46</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>836</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23296</id>
			<source_loc>18001</source_loc>
			<order>47</order>
			<sig_name>k_u0</sig_name>
			<label>k:k_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>664</id>
				<op_kind>wire</op_kind>
				<object>k_u0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23294</id>
			<source_loc>23051</source_loc>
			<order>48</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>662</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23295</id>
			<source_loc>23055</source_loc>
			<order>49</order>
			<sig_name>j_u0_u0</sig_name>
			<label>j:j_u0_u0:wire</label>
			<datatype W="3">sc_int</datatype>
			<op>
				<id>663</id>
				<op_kind>wire</op_kind>
				<object>j_u0_u0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23559</id>
			<source_loc>23049</source_loc>
			<order>50</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>838</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23346</id>
			<source_loc>23091</source_loc>
			<order>51</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>714</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23347</id>
			<source_loc>23095</source_loc>
			<order>52</order>
			<sig_name>k_u3_u0</sig_name>
			<label>k:k_u3_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>715</id>
				<op_kind>wire</op_kind>
				<object>k_u3_u0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23297</id>
			<source_loc>23043</source_loc>
			<order>53</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>665</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23298</id>
			<source_loc>23047</source_loc>
			<order>54</order>
			<sig_name>k_u0_u0</sig_name>
			<label>k:k_u0_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>666</id>
				<op_kind>wire</op_kind>
				<object>k_u0_u0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23299</id>
			<source_loc>21617</source_loc>
			<order>55</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2Add2i1u1Mul2i3u2_4_71</instance_name>
			<opcode>197</opcode>
			<label>
(c*3 + (b + 1))*258 + a			</label>
			<op>
				<id>667</id>
				<op_kind>add</op_kind>
				<in_widths>4 3 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>33</cycle_id>
			<cycle_id>28</cycle_id>
			<chain_time>0.7014000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>23348</id>
			<source_loc>7311</source_loc>
			<order>56</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>716</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>85</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>23300</id>
			<source_loc>21619</source_loc>
			<order>57</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67</instance_name>
			<opcode>191</opcode>
			<label>
(c*3 + b)*258 + a			</label>
			<op>
				<id>668</id>
				<op_kind>add</op_kind>
				<in_widths>4 3 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23301</id>
			<source_loc>21716</source_loc>
			<order>58</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>285</opcode>
			<label>f2_array_rgb:read</label>
			<op>
				<id>669</id>
				<op_kind>array_read</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<chain_time>0.7669000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23303</id>
			<source_loc>21622</source_loc>
			<order>59</order>
			<instance_name>DC_Filter_Add2i1s32_4_68</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>671</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23302</id>
			<source_loc>21717</source_loc>
			<order>60</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>286</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>670</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 32 1  </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>27</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>23349</id>
			<source_loc>23014</source_loc>
			<order>61</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>i_rgb_inside.m_data_is_invalid:i_rgb_inside_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>717</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23350</id>
			<source_loc>7313</source_loc>
			<order>62</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>718</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>23353</id>
			<source_loc>21648</source_loc>
			<order>63</order>
			<instance_name>DC_Filter_Add2u9Mul2i258u2_4_74</instance_name>
			<opcode>178</opcode>
			<label>
b*258 + a			</label>
			<op>
				<id>721</id>
				<op_kind>add</op_kind>
				<in_widths>4 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23560</id>
			<source_loc>23048</source_loc>
			<order>64</order>
			<sig_name>lp_ctrl_7</sig_name>
			<label>k:lp_ctrl_7:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>839</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_7</object>
			</op>
			<cycle_id>28</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23305</id>
			<source_loc>21624</source_loc>
			<order>65</order>
			<instance_name>DC_Filter_Add2i1u1_4_75</instance_name>
			<opcode>181</opcode>
			<label>+</label>
			<op>
				<id>673</id>
				<op_kind>add</op_kind>
				<in_widths>3</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>28</cycle_id>
			<guard>true</guard>
		</op>
		<io_op>
			<id>23351</id>
			<source_loc>7316</source_loc>
			<order>66</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>719</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>23556</id>
			<source_loc>23056</source_loc>
			<order>67</order>
			<sig_name>lp_ctrl_5</sig_name>
			<label>j:lp_ctrl_5:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>835</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_5</object>
			</op>
			<cycle_id>28</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23325</id>
			<source_loc>21636</source_loc>
			<order>68</order>
			<instance_name>DC_Filter_Add2i1s32_4_68</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>693</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23307</id>
			<source_loc>21625</source_loc>
			<order>69</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_77</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>675</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>23352</id>
			<source_loc>7319</source_loc>
			<order>70</order>
			<sig_name>i_rgb_inside_data</sig_name>
			<label>i_rgb_inside.data:i_rgb_inside_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>720</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_data</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>23552</id>
			<source_loc>23064</source_loc>
			<order>71</order>
			<sig_name>lp_ctrl_3</sig_name>
			<label>i:lp_ctrl_3:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>831</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_3</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23309</id>
			<source_loc>21627</source_loc>
			<order>72</order>
			<instance_name>DC_Filter_gen000002_4_78</instance_name>
			<opcode>171</opcode>
			<label>&lt;</label>
			<op>
				<id>677</id>
				<op_kind>lt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23355</id>
			<source_loc>21650</source_loc>
			<order>73</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i3u2_4_79</instance_name>
			<opcode>188</opcode>
			<label>
(b + 3)*258 + a			</label>
			<op>
				<id>723</id>
				<op_kind>add</op_kind>
				<in_widths>4 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23354</id>
			<source_loc>21722</source_loc>
			<order>74</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>286</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>722</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23312</id>
			<source_loc>21629</source_loc>
			<order>75</order>
			<instance_name>DC_Filter_LtiLLs32_4_80</instance_name>
			<opcode>172</opcode>
			<label>&lt;</label>
			<op>
				<id>680</id>
				<op_kind>lt</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23311</id>
			<source_loc>7297</source_loc>
			<order>76</order>
			<sig_name>k_u1</sig_name>
			<label>k:k_u1:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>679</id>
				<op_kind>wire</op_kind>
				<object>k_u1</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23326</id>
			<source_loc>18018</source_loc>
			<order>77</order>
			<sig_name>k_u2</sig_name>
			<label>k:k_u2:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>694</id>
				<op_kind>wire</op_kind>
				<object>k_u2</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23561</id>
			<source_loc>23089</source_loc>
			<order>78</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>840</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23357</id>
			<source_loc>21652</source_loc>
			<order>79</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2i6u2_4_81</instance_name>
			<opcode>189</opcode>
			<label>
(b + 6)*258 + a			</label>
			<op>
				<id>725</id>
				<op_kind>add</op_kind>
				<in_widths>4 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23359</id>
			<source_loc>21654</source_loc>
			<order>80</order>
			<instance_name>DC_Filter_Add2i1s32_4_68</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>727</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23356</id>
			<source_loc>21723</source_loc>
			<order>81</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>286</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>724</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>83</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23563</id>
			<source_loc>23081</source_loc>
			<order>82</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>842</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23327</id>
			<source_loc>23083</source_loc>
			<order>83</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>695</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>73</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23328</id>
			<source_loc>23087</source_loc>
			<order>84</order>
			<sig_name>k_u2_u0</sig_name>
			<label>k:k_u2_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>696</id>
				<op_kind>wire</op_kind>
				<object>k_u2_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>73</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23358</id>
			<source_loc>21724</source_loc>
			<order>85</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>286</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>726</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>84</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23363</id>
			<source_loc>17996</source_loc>
			<order>86</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>731</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23316</id>
			<source_loc>18065</source_loc>
			<order>87</order>
			<sig_name>h</sig_name>
			<label>h:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>684</id>
				<op_kind>wire</op_kind>
				<object>h</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23314</id>
			<source_loc>23075</source_loc>
			<order>88</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>682</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23315</id>
			<source_loc>23079</source_loc>
			<order>89</order>
			<sig_name>k_u1_u0</sig_name>
			<label>k:k_u1_u0:wire</label>
			<datatype W="11">sc_int</datatype>
			<op>
				<id>683</id>
				<op_kind>wire</op_kind>
				<object>k_u1_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23565</id>
			<source_loc>23073</source_loc>
			<order>90</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>844</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>23329</id>
			<source_loc>7300</source_loc>
			<order>91</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>697</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>73</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<wire_op>
			<id>23558</id>
			<source_loc>23096</source_loc>
			<order>92</order>
			<sig_name>lp_ctrl_6</sig_name>
			<label>k:lp_ctrl_6:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>837</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_6</object>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23361</id>
			<source_loc>21655</source_loc>
			<order>93</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_83</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>729</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23317</id>
			<source_loc>23067</source_loc>
			<order>94</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>685</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>52</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23318</id>
			<source_loc>23071</source_loc>
			<order>95</order>
			<sig_name>h_u4</sig_name>
			<label>h:h_u4:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>686</id>
				<op_kind>wire</op_kind>
				<object>h_u4</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>52</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23319</id>
			<source_loc>21631</source_loc>
			<order>96</order>
			<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67</instance_name>
			<opcode>196</opcode>
			<label>
(b*3 + 2)*258 + a			</label>
			<op>
				<id>687</id>
				<op_kind>add</op_kind>
				<in_widths>4 11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>52</cycle_id>
			<chain_time>0.5770000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23554</id>
			<source_loc>23104</source_loc>
			<order>97</order>
			<sig_name>lp_ctrl_4</sig_name>
			<label>j:lp_ctrl_4:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>833</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_4</object>
			</op>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23321</id>
			<source_loc>21632</source_loc>
			<order>98</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_85</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>689</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>52</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23320</id>
			<source_loc>21718</source_loc>
			<order>99</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>286</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>688</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>52</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>33</cycle_id>
			<chain_time>0.6425000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>23330</id>
			<source_loc>23012</source_loc>
			<order>100</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_inside_m_data_is_invalid:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>698</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23331</id>
			<source_loc>7302</source_loc>
			<order>101</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>699</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>23334</id>
			<source_loc>21638</source_loc>
			<order>102</order>
			<instance_name>DC_Filter_gen000003_4_86</instance_name>
			<opcode>170</opcode>
			<label>+</label>
			<op>
				<id>702</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23566</id>
			<source_loc>23072</source_loc>
			<order>103</order>
			<sig_name>lp_ctrl_10</sig_name>
			<label>h:lp_ctrl_10:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>845</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_10</object>
			</op>
			<cycle_id>52</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>23332</id>
			<source_loc>7304</source_loc>
			<order>104</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>700</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>23323</id>
			<source_loc>21634</source_loc>
			<order>105</order>
			<instance_name>DC_Filter_Add2i1s32_4_68</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>691</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>55</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23251</id>
			<source_loc>23250</source_loc>
			<order>106</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>623</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23536</id>
			<source_loc>23250</source_loc>
			<order>107</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>818</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>55</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>23251</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23564</id>
			<source_loc>23080</source_loc>
			<order>108</order>
			<sig_name>lp_ctrl_9</sig_name>
			<label>k:lp_ctrl_9:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>843</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_9</object>
			</op>
			<cycle_id>55</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>23333</id>
			<source_loc>7281</source_loc>
			<order>109</order>
			<sig_name>i_rgb_inside_data</sig_name>
			<label>i_rgb_inside.data.get::nb_get::use_data:i_rgb_inside_data:read</label>
			<datatype W="24">sc_uint</datatype>
			<input_read/>
			<op>
				<id>701</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_data</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>23335</id>
			<source_loc>21719</source_loc>
			<order>110</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>286</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>703</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>11 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23336</id>
			<source_loc>21640</source_loc>
			<order>111</order>
			<instance_name>DC_Filter_gen000001_4_88</instance_name>
			<opcode>173</opcode>
			<label>+</label>
			<op>
				<id>704</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>71</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23342</id>
			<source_loc>21646</source_loc>
			<order>112</order>
			<instance_name>DC_Filter_Add2i1s32_4_68</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>710</id>
				<op_kind>add</op_kind>
				<in_widths>32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>72</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23338</id>
			<source_loc>21642</source_loc>
			<order>113</order>
			<instance_name>DC_Filter_Add2iLLu9_4_90</instance_name>
			<opcode>177</opcode>
			<label>+</label>
			<op>
				<id>706</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>72</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23337</id>
			<source_loc>21720</source_loc>
			<order>114</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>286</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>705</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>71</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23340</id>
			<source_loc>21644</source_loc>
			<order>115</order>
			<instance_name>DC_Filter_Add2i1s32_4_68</instance_name>
			<opcode>184</opcode>
			<label>+</label>
			<op>
				<id>708</id>
				<op_kind>add</op_kind>
				<in_widths>11</in_widths>
				<out_widths>11</out_widths>
			</op>
			<cycle_id>73</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23339</id>
			<source_loc>21721</source_loc>
			<order>116</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>286</opcode>
			<label>f2_array_rgb:write</label>
			<op>
				<id>707</id>
				<op_kind>array_write</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 24 1 </in_widths>
				<out_widths>64</out_widths>
			</op>
			<cycle_id>72</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23364</id>
			<source_loc>18073</source_loc>
			<order>117</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>732</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23538</id>
			<source_loc>18073</source_loc>
			<order>118</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>819</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>55</cycle_id>
			<original_op>23364</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23540</id>
			<source_loc>18073</source_loc>
			<order>119</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>820</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>73</cycle_id>
			<original_op>23364</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23542</id>
			<source_loc>18073</source_loc>
			<order>120</order>
			<sig_name>k_u4</sig_name>
			<label>k:k_u4:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>821</id>
				<op_kind>wire</op_kind>
				<object>k_u4</object>
			</op>
			<cycle_id>85</cycle_id>
			<original_op>23364</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23254</id>
			<source_loc>23253</source_loc>
			<order>121</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>624</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23516</id>
			<source_loc>23253</source_loc>
			<order>122</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>808</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>55</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>23254</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23518</id>
			<source_loc>23253</source_loc>
			<order>123</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>809</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>73</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<original_op>23254</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23257</id>
			<source_loc>23256</source_loc>
			<order>124</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>625</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>33</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23520</id>
			<source_loc>23256</source_loc>
			<order>125</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>810</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>55</cycle_id>
			<chain_time>0.2809290000</chain_time>
			<original_op>23257</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23522</id>
			<source_loc>23256</source_loc>
			<order>126</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>811</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>73</cycle_id>
			<chain_time>0.2809290000</chain_time>
			<original_op>23257</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23524</id>
			<source_loc>23256</source_loc>
			<order>127</order>
			<sig_name>flag</sig_name>
			<label>flag:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>812</id>
				<op_kind>wire</op_kind>
				<object>flag</object>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>0.2809290000</chain_time>
			<original_op>23257</original_op>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23562</id>
			<source_loc>23088</source_loc>
			<order>128</order>
			<sig_name>lp_ctrl_8</sig_name>
			<label>k:lp_ctrl_8:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>841</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_8</object>
			</op>
			<cycle_id>73</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23567</id>
			<source_loc>23193</source_loc>
			<order>129</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f2_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>846</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23371</id>
			<source_loc>18075</source_loc>
			<order>130</order>
			<sig_name>h_u0</sig_name>
			<label>h:h_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>739</id>
				<op_kind>wire</op_kind>
				<object>h_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23365</id>
			<source_loc>23191</source_loc>
			<order>131</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>733</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23366</id>
			<source_loc>23195</source_loc>
			<order>132</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>734</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23367</id>
			<source_loc>23199</source_loc>
			<order>133</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>735</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23368</id>
			<source_loc>23203</source_loc>
			<order>134</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>736</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23369</id>
			<source_loc>23207</source_loc>
			<order>135</order>
			<sig_name>k_u4_u0</sig_name>
			<label>k:k_u4_u0:wire</label>
			<datatype W="10">sc_int</datatype>
			<op>
				<id>737</id>
				<op_kind>wire</op_kind>
				<object>k_u4_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23370</id>
			<source_loc>23211</source_loc>
			<order>136</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>738</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23569</id>
			<source_loc>23109</source_loc>
			<order>137</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f2_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>848</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23372</id>
			<source_loc>23107</source_loc>
			<order>138</order>
			<sig_name>f2_val_2_u0</sig_name>
			<label>f2_val[2]:f2_val_2_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>740</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23373</id>
			<source_loc>23111</source_loc>
			<order>139</order>
			<sig_name>f2_val_1_u0</sig_name>
			<label>f2_val[1]:f2_val_1_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>741</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23374</id>
			<source_loc>23115</source_loc>
			<order>140</order>
			<sig_name>f2_val_0_u0</sig_name>
			<label>f2_val[0]:f2_val_0_u0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>742</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23375</id>
			<source_loc>23119</source_loc>
			<order>141</order>
			<sig_name>h_u0_u0</sig_name>
			<label>h:h_u0_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>743</id>
				<op_kind>wire</op_kind>
				<object>h_u0_u0</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23376</id>
			<source_loc>2806</source_loc>
			<order>142</order>
			<sig_name>logic_in_001</sig_name>
			<label>logic_in_001:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>744</id>
				<op_kind>wire</op_kind>
				<object>logic_in_001</object>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23377</id>
			<source_loc>21657</source_loc>
			<order>143</order>
			<instance_name>DC_Filter_Eqi2u2_4_92</instance_name>
			<opcode>183</opcode>
			<label>==</label>
			<op>
				<id>745</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2149000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23379</id>
			<source_loc>21661</source_loc>
			<order>144</order>
			<instance_name>DC_Filter_Eqi1u2_4_93</instance_name>
			<opcode>182</opcode>
			<label>==</label>
			<op>
				<id>747</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2149000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23381</id>
			<source_loc>21664</source_loc>
			<order>145</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_94</instance_name>
			<opcode>250</opcode>
			<label>or_reduce</label>
			<op>
				<id>749</id>
				<op_kind>or</op_kind>
				<in_widths>4</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23378</id>
			<source_loc>21659</source_loc>
			<order>146</order>
			<instance_name>DC_Filter_N_Mux_32_2_41_4_95</instance_name>
			<opcode>127</opcode>
			<label>MUX(2)</label>
			<op>
				<id>746</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2999000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23380</id>
			<source_loc>21663</source_loc>
			<order>147</order>
			<instance_name>DC_Filter_N_Mux_32_2_41_4_96</instance_name>
			<opcode>127</opcode>
			<label>MUX(2)</label>
			<op>
				<id>748</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.2999000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23382</id>
			<source_loc>21665</source_loc>
			<order>148</order>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_97</instance_name>
			<opcode>151</opcode>
			<label>MUX(2)</label>
			<op>
				<id>750</id>
				<op_kind>mux</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>33</cycle_id>
			<cycle_id>55</cycle_id>
			<cycle_id>73</cycle_id>
			<cycle_id>85</cycle_id>
			<cycle_id>3</cycle_id>
			<cycle_id>102</cycle_id>
			<chain_time>0.3270000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23383</id>
			<source_loc>21666</source_loc>
			<order>149</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_98</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>751</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>102</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23385</id>
			<source_loc>18080</source_loc>
			<order>150</order>
			<sig_name>h_u1</sig_name>
			<label>h:h_u1:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>753</id>
				<op_kind>wire</op_kind>
				<object>h_u1</object>
			</op>
			<cycle_id>102</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23570</id>
			<source_loc>23108</source_loc>
			<order>151</order>
			<sig_name>lp_ctrl_12</sig_name>
			<label>f2_val[2]:lp_ctrl_12:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>849</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_12</object>
			</op>
			<cycle_id>102</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23571</id>
			<source_loc>23169</source_loc>
			<order>152</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f2_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>850</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>102</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23392</id>
			<source_loc>18082</source_loc>
			<order>153</order>
			<sig_name>i_u1</sig_name>
			<label>i:i_u1:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>760</id>
				<op_kind>wire</op_kind>
				<object>i_u1</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23386</id>
			<source_loc>23167</source_loc>
			<order>154</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>754</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23387</id>
			<source_loc>23171</source_loc>
			<order>155</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>755</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23388</id>
			<source_loc>23175</source_loc>
			<order>156</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>756</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23389</id>
			<source_loc>23179</source_loc>
			<order>157</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>757</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23390</id>
			<source_loc>23183</source_loc>
			<order>158</order>
			<sig_name>h_u1_u0</sig_name>
			<label>h:h_u1_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>758</id>
				<op_kind>wire</op_kind>
				<object>h_u1_u0</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23391</id>
			<source_loc>23187</source_loc>
			<order>159</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>759</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23573</id>
			<source_loc>23145</source_loc>
			<order>160</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f2_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>852</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23393</id>
			<source_loc>23143</source_loc>
			<order>161</order>
			<sig_name>f2_val_2</sig_name>
			<label>f2_val[2]:f2_val_2:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>761</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23394</id>
			<source_loc>23147</source_loc>
			<order>162</order>
			<sig_name>f2_val_1</sig_name>
			<label>f2_val[1]:f2_val_1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>762</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23395</id>
			<source_loc>23151</source_loc>
			<order>163</order>
			<sig_name>f2_val_0</sig_name>
			<label>f2_val[0]:f2_val_0:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>763</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.2370000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23396</id>
			<source_loc>23155</source_loc>
			<order>164</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>764</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23397</id>
			<source_loc>23159</source_loc>
			<order>165</order>
			<sig_name>i_u1_u0</sig_name>
			<label>i:i_u1_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>765</id>
				<op_kind>wire</op_kind>
				<object>i_u1_u0</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23398</id>
			<source_loc>23163</source_loc>
			<order>166</order>
			<sig_name>mask2</sig_name>
			<label>mask2:wire</label>
			<datatype>
				<array>9</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>766</id>
				<op_kind>wire</op_kind>
				<object>mask2</object>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23400</id>
			<source_loc>21668</source_loc>
			<order>167</order>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_99</instance_name>
			<opcode>198</opcode>
			<label>
b*3 + a			</label>
			<op>
				<id>768</id>
				<op_kind>add</op_kind>
				<in_widths>4 4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>102</cycle_id>
			<cycle_id>118</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.4420000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23399</id>
			<source_loc>18084</source_loc>
			<order>168</order>
			<sig_name>j_u2</sig_name>
			<label>j:j_u2:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>767</id>
				<op_kind>wire</op_kind>
				<object>j_u2</object>
			</op>
			<cycle_id>107</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23401</id>
			<source_loc>21725</source_loc>
			<order>169</order>
			<instance_name>mask2</instance_name>
			<opcode>284</opcode>
			<label>mask2:read</label>
			<op>
				<id>769</id>
				<op_kind>array_read</op_kind>
				<object>mask2</object>
				<in_widths>4 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>107</cycle_id>
			<chain_time>0.5075000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23427</id>
			<source_loc>21693</source_loc>
			<order>170</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_100</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>795</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>107</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23575</id>
			<source_loc>23125</source_loc>
			<order>171</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f2_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>854</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>107</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23402</id>
			<source_loc>23123</source_loc>
			<order>172</order>
			<sig_name>f2_val_2_u1</sig_name>
			<label>f2_val[2]:f2_val_2_u1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>770</id>
				<op_kind>wire</op_kind>
				<object>f2_val_2_u1</object>
			</op>
			<cycle_id>107</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23403</id>
			<source_loc>23127</source_loc>
			<order>173</order>
			<sig_name>f2_val_1_u1</sig_name>
			<label>f2_val[1]:f2_val_1_u1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>771</id>
				<op_kind>wire</op_kind>
				<object>f2_val_1_u1</object>
			</op>
			<cycle_id>107</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23404</id>
			<source_loc>23131</source_loc>
			<order>174</order>
			<sig_name>f2_val_0_u1</sig_name>
			<label>f2_val[0]:f2_val_0_u1:wire</label>
			<datatype W="32">sc_int</datatype>
			<op>
				<id>772</id>
				<op_kind>wire</op_kind>
				<object>f2_val_0_u1</object>
			</op>
			<cycle_id>107</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23405</id>
			<source_loc>23135</source_loc>
			<order>175</order>
			<sig_name>f2_array_rgb</sig_name>
			<label>f2_array_rgb:wire</label>
			<datatype>
				<array>2322</array>
				<datatype W="32">sc_int</datatype>
			</datatype>
			<op>
				<id>773</id>
				<op_kind>wire</op_kind>
				<object>f2_array_rgb</object>
			</op>
			<cycle_id>107</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23406</id>
			<source_loc>23139</source_loc>
			<order>176</order>
			<sig_name>j_u2_u0</sig_name>
			<label>j:j_u2_u0:wire</label>
			<datatype W="4">sc_int</datatype>
			<op>
				<id>774</id>
				<op_kind>wire</op_kind>
				<object>j_u2_u0</object>
			</op>
			<cycle_id>107</cycle_id>
			<cycle_id>113</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23408</id>
			<source_loc>21672</source_loc>
			<order>177</order>
			<instance_name>DC_Filter_Add2u2Mul2i3u2_4_99</instance_name>
			<opcode>198</opcode>
			<label>
b*3 + a			</label>
			<op>
				<id>776</id>
				<op_kind>add</op_kind>
				<in_widths>4 4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23407</id>
			<source_loc>21670</source_loc>
			<order>178</order>
			<instance_name>DC_Filter_Add_9Sx2U_10S_4_102</instance_name>
			<opcode>253</opcode>
			<label>+</label>
			<op>
				<id>775</id>
				<op_kind>add</op_kind>
				<in_widths>10 4</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>109</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23409</id>
			<source_loc>21674</source_loc>
			<order>179</order>
			<instance_name>DC_Filter_Mul_12U_3_4_103</instance_name>
			<opcode>76</opcode>
			<label>*</label>
			<op>
				<id>777</id>
				<op_kind>mul</op_kind>
				<in_widths>4</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23410</id>
			<source_loc>21675</source_loc>
			<order>180</order>
			<instance_name>DC_Filter_Add_13Sx10U_13S_4_104</instance_name>
			<opcode>237</opcode>
			<label>+</label>
			<op>
				<id>778</id>
				<op_kind>add</op_kind>
				<in_widths>12 10</in_widths>
				<out_widths>12</out_widths>
			</op>
			<cycle_id>110</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23413</id>
			<source_loc>2828</source_loc>
			<order>181</order>
			<sig_name>dmux_ctrl_004</sig_name>
			<label>dmux_ctrl_004:wire</label>
			<datatype W="2">sc_uint</datatype>
			<op>
				<id>781</id>
				<op_kind>wire</op_kind>
				<object>dmux_ctrl_004</object>
			</op>
			<cycle_id>111</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23411</id>
			<source_loc>21726</source_loc>
			<order>182</order>
			<instance_name>f2_array_rgb</instance_name>
			<opcode>285</opcode>
			<label>f2_array_rgb:read</label>
			<op>
				<id>779</id>
				<op_kind>array_read</op_kind>
				<object>f2_array_rgb</object>
				<in_widths>12 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>111</cycle_id>
			<chain_time>0.5773000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23412</id>
			<source_loc>21677</source_loc>
			<order>183</order>
			<instance_name>DC_Filter_Mul_32Ux32U_32U_4_105</instance_name>
			<opcode>136</opcode>
			<label>*</label>
			<op>
				<id>780</id>
				<op_kind>mul</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>111</cycle_id>
			<chain_time>2.3899000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23414</id>
			<source_loc>21678</source_loc>
			<order>184</order>
			<instance_name>DC_Filter_OrReduction_4U_1U_4_106</instance_name>
			<opcode>257</opcode>
			<label>or_reduce</label>
			<op>
				<id>782</id>
				<op_kind>or</op_kind>
				<in_widths>32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>111</cycle_id>
			<chain_time>2.4580000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23415</id>
			<source_loc>21679</source_loc>
			<order>185</order>
			<instance_name>DC_Filter_And_1Ux1U_1U_4_107</instance_name>
			<opcode>258</opcode>
			<label>&amp;</label>
			<op>
				<id>783</id>
				<op_kind>and</op_kind>
				<in_widths>1 32</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>111</cycle_id>
			<chain_time>2.5036000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23416</id>
			<source_loc>21680</source_loc>
			<order>186</order>
			<instance_name>DC_Filter_Add_28Sx1U_29S_4_108</instance_name>
			<opcode>259</opcode>
			<label>+</label>
			<op>
				<id>784</id>
				<op_kind>add</op_kind>
				<in_widths>32 1</in_widths>
				<out_widths>29</out_widths>
			</op>
			<cycle_id>111</cycle_id>
			<chain_time>2.9014000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23423</id>
			<source_loc>21690</source_loc>
			<order>187</order>
			<instance_name>DC_Filter_OrReduction_2U_1U_4_109</instance_name>
			<opcode>250</opcode>
			<label>or_reduce</label>
			<op>
				<id>791</id>
				<op_kind>or</op_kind>
				<in_widths>4</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>112</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23421</id>
			<source_loc>21688</source_loc>
			<order>188</order>
			<instance_name>DC_Filter_Eqi1u2_4_110</instance_name>
			<opcode>182</opcode>
			<label>==</label>
			<op>
				<id>789</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>112</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23425</id>
			<source_loc>21692</source_loc>
			<order>189</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_111</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>793</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>112</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23419</id>
			<source_loc>21685</source_loc>
			<order>190</order>
			<instance_name>DC_Filter_Eqi2u2_4_112</instance_name>
			<opcode>183</opcode>
			<label>==</label>
			<op>
				<id>787</id>
				<op_kind>eq</op_kind>
				<in_widths>2</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>113</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23417</id>
			<source_loc>21682</source_loc>
			<order>191</order>
			<instance_name>DC_Filter_N_Mux_32_3_43_4_113</instance_name>
			<opcode>269</opcode>
			<label>MUX(3)</label>
			<op>
				<id>785</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 32 2</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>113</cycle_id>
			<guard>true</guard>
		</op>
		<op>
			<id>23418</id>
			<source_loc>21683</source_loc>
			<order>192</order>
			<instance_name>DC_Filter_Add_32Sx29S_32S_4_114</instance_name>
			<opcode>270</opcode>
			<label>+</label>
			<op>
				<id>786</id>
				<op_kind>add</op_kind>
				<in_widths>32 29</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>113</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23420</id>
			<source_loc>21686</source_loc>
			<order>193</order>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_115</instance_name>
			<opcode>151</opcode>
			<label>MUX(2)</label>
			<op>
				<id>788</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>113</cycle_id>
			<chain_time>0.6018000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23422</id>
			<source_loc>21689</source_loc>
			<order>194</order>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_116</instance_name>
			<opcode>151</opcode>
			<label>MUX(2)</label>
			<op>
				<id>790</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>113</cycle_id>
			<chain_time>0.6018000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>23424</id>
			<source_loc>21691</source_loc>
			<order>195</order>
			<instance_name>DC_Filter_N_Mux_32_2_44_4_117</instance_name>
			<opcode>151</opcode>
			<label>MUX(2)</label>
			<op>
				<id>792</id>
				<op_kind>mux</op_kind>
				<in_widths>32 32 1</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>113</cycle_id>
			<chain_time>0.6018000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23576</id>
			<source_loc>23124</source_loc>
			<order>196</order>
			<sig_name>lp_ctrl_15</sig_name>
			<label>f2_val[2]:lp_ctrl_15:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>855</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_15</object>
			</op>
			<cycle_id>113</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23574</id>
			<source_loc>23144</source_loc>
			<order>197</order>
			<sig_name>lp_ctrl_14</sig_name>
			<label>f2_val[2]:lp_ctrl_14:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>853</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_14</object>
			</op>
			<cycle_id>113</cycle_id>
			<guard>true</guard>
		</wire_op>
		<op>
			<id>23429</id>
			<source_loc>21694</source_loc>
			<order>198</order>
			<instance_name>DC_Filter_Add_3Sx2U_4S_4_118</instance_name>
			<opcode>243</opcode>
			<label>+</label>
			<op>
				<id>797</id>
				<op_kind>add</op_kind>
				<in_widths>4</in_widths>
				<out_widths>4</out_widths>
			</op>
			<cycle_id>118</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23431</id>
			<source_loc>18105</source_loc>
			<order>199</order>
			<sig_name>rgb</sig_name>
			<label>rgb:wire</label>
			<datatype W="24">sc_uint</datatype>
			<op>
				<id>799</id>
				<op_kind>wire</op_kind>
				<object>rgb</object>
			</op>
			<cycle_id>118</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23572</id>
			<source_loc>23168</source_loc>
			<order>200</order>
			<sig_name>lp_ctrl_13</sig_name>
			<label>f2_val[2]:lp_ctrl_13:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>851</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_13</object>
			</op>
			<cycle_id>118</cycle_id>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>23432</id>
			<source_loc>7287</source_loc>
			<order>201</order>
			<sig_name>o_result_data</sig_name>
			<label>o_result.data:o_result_data:write</label>
			<datatype W="24">sc_uint</datatype>
			<output_write/>
			<op>
				<id>800</id>
				<op_kind>output</op_kind>
				<object>o_result_data</object>
			</op>
			<cycle_id>118</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23433</id>
			<source_loc>23016</source_loc>
			<order>202</order>
			<sig_name>o_result_m_req_m_next_trig_req</sig_name>
			<label>m_next_trig_req:o_result_m_req_m_next_trig_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>801</id>
				<op_kind>input</op_kind>
				<object>o_result_m_req_m_next_trig_req</object>
			</op>
			<cycle_id>118</cycle_id>
			<chain_time>0.1334000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23434</id>
			<source_loc>7335</source_loc>
			<order>203</order>
			<sig_name>o_result_m_req_m_trig_req</sig_name>
			<label>m_trig_req:o_result_m_req_m_trig_req:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>802</id>
				<op_kind>output</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<cycle_id>118</cycle_id>
			<chain_time>0.1989000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23435</id>
			<source_loc>23018</source_loc>
			<order>204</order>
			<sig_name>o_result_m_stalling</sig_name>
			<label>m_stalling:o_result_m_stalling:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>803</id>
				<op_kind>input</op_kind>
				<object>o_result_m_stalling</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23436</id>
			<source_loc>7337</source_loc>
			<order>205</order>
			<sig_name>stall0</sig_name>
			<label>do_filter_2::get:stall0:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>804</id>
				<op_kind>output</op_kind>
				<object>stall0</object>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>23437</id>
			<source_loc>21696</source_loc>
			<order>206</order>
			<instance_name>DC_Filter_Add2i1u8_4_119</instance_name>
			<opcode>176</opcode>
			<label>+</label>
			<op>
				<id>805</id>
				<op_kind>add</op_kind>
				<in_widths>10</in_widths>
				<out_widths>10</out_widths>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23568</id>
			<source_loc>23192</source_loc>
			<order>207</order>
			<sig_name>lp_ctrl_11</sig_name>
			<label>f2_val[2]:lp_ctrl_11:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>847</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_11</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23550</id>
			<source_loc>23216</source_loc>
			<order>208</order>
			<sig_name>lp_ctrl_2</sig_name>
			<label>f2_val[2]:lp_ctrl_2:wire</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>829</id>
				<op_kind>wire</op_kind>
				<object>lp_ctrl_2</object>
			</op>
			<cycle_id>3</cycle_id>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23277</id>
			<source_loc>18729</source_loc>
			<order>209</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>645</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23279</id>
			<source_loc>18736</source_loc>
			<order>210</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>647</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>13</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23281</id>
			<source_loc>18743</source_loc>
			<order>211</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>649</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>18</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23290</id>
			<source_loc>18896</source_loc>
			<order>212</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>658</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>18</cycle_id>
			<cycle_id>3</cycle_id>
			<chain_time>0.1755000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23304</id>
			<source_loc>18808</source_loc>
			<order>213</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>672</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23306</id>
			<source_loc>18815</source_loc>
			<order>214</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>674</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>28</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23308</id>
			<source_loc>18822</source_loc>
			<order>215</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>676</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23310</id>
			<source_loc>18892</source_loc>
			<order>216</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>678</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23313</id>
			<source_loc>18888</source_loc>
			<order>217</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>681</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>33</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23322</id>
			<source_loc>18880</source_loc>
			<order>218</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>690</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>52</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23324</id>
			<source_loc>18887</source_loc>
			<order>219</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>692</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>55</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23341</id>
			<source_loc>18876</source_loc>
			<order>220</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>709</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>73</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23360</id>
			<source_loc>18797</source_loc>
			<order>221</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>728</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23362</id>
			<source_loc>18804</source_loc>
			<order>222</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>730</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>85</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23384</id>
			<source_loc>18906</source_loc>
			<order>223</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>752</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>102</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23426</id>
			<source_loc>18910</source_loc>
			<order>224</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>794</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>113</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23428</id>
			<source_loc>18917</source_loc>
			<order>225</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>796</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>113</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23430</id>
			<source_loc>18924</source_loc>
			<order>226</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>798</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>118</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23438</id>
			<source_loc>18997</source_loc>
			<order>227</order>
			<sig_name/>
			<label>:wire</label>
			<op>
				<id>806</id>
				<op_kind>wire</op_kind>
			</op>
			<cycle_id>3</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</wire_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.18</path>
		<name>post_sched</name>
		<thread>do_filter_2</thread>
	</cdfg>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
				<state>73</state>
				<source_loc>23433</source_loc>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>39</state>
				<source_loc>23330</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>50</state>
				<source_loc>23349</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.9669</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.9669</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8988</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8988</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8532</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>2.8532</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.5539</delay>
				<number_inputs>9</number_inputs>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.3435</delay>
				<number_inputs>27</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>1.4746</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8666</delay>
				<port_name>o_result_m_req_m_next_trig_req</port_name>
			</path_node>
			<delay>9.8666</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_105</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_106</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_107</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_108</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3780</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f2_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_105</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1684</delay>
				<instance_name>DC_Filter_OrReduction_4U_1U_4_106</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_107</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_108</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.3780</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_105</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_107</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_108</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.2096</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f2_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_105</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0714</delay>
				<instance_name>DC_Filter_And_1Ux1U_1U_4_107</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_108</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.2096</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_105</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_108</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.1382</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1140</delay>
				<instance_name>f2_array_rgb</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>2.2759</delay>
				<instance_name>DC_Filter_Mul_32Ux32U_32U_4_105</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.6213</delay>
				<instance_name>DC_Filter_Add_28Sx1U_29S_4_108</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0615</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
			<delay>4.1382</delay>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>do_filter_2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1560</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.7425</delay>
				<instance_name>DC_Filter_Add2i1s32_4_68</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.1946</delay>
				<number_inputs>2</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>1.0892</delay>
				<instance_name>DC_Filter_Add2u9Mul2i258Add2u2Mul2i3u2_4_67</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.2338</delay>
				<number_inputs>9</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0655</delay>
				<instance_name>f2_array_rgb</instance_name>
			</path_node>
			<delay>3.5956</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>do_filter_2</thread>
		<timing_path>
			<name>do_filter_2_1</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>2.9669</delay>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1140</delay>
				<source_loc>23411</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>2.2759</delay>
				<source_loc>23412</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0681</delay>
				<source_loc>23414</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
				<source_loc>23415</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>23416</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_2</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>1.1647</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>23307</source_loc>
				<state>23</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>23292</source_loc>
				<state>17</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5259</delay>
				<source_loc>23299</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>23301</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_3</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>0.8704</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1416</delay>
				<source_loc>23417</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>23418</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>23422</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>23403</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_4</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>0.8704</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1416</delay>
				<source_loc>23417</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>23418</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>23422</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>23394</source_loc>
				<state>65</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_5</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>0.8704</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1416</delay>
				<source_loc>23417</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>23418</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>23424</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>23404</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_6</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>0.8704</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1416</delay>
				<source_loc>23417</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>23418</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>23424</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>23395</source_loc>
				<state>65</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_7</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>0.8704</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1416</delay>
				<source_loc>23417</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>23418</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0900</delay>
				<source_loc>23420</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>WIRE</node_kind>
				<delay>0.0615</delay>
				<source_loc>23402</source_loc>
				<state>66</state>
			</path_node>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.0655</delay>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_8</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>0.7561</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5766</delay>
				<source_loc>23274</source_loc>
				<state>7</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>23275</source_loc>
				<state>7</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_9</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>0.7561</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.5766</delay>
				<source_loc>23300</source_loc>
				<state>19</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>23302</source_loc>
				<state>19</state>
			</path_node>
		</timing_path>
		<timing_path>
			<name>do_filter_2_10</name>
			<path_kind>SchedLong</path_kind>
			<thread>do_filter_2</thread>
			<delay>0.5773</delay>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.3978</delay>
				<source_loc>23334</source_loc>
				<state>39</state>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0655</delay>
				<source_loc>23335</source_loc>
				<state>43</state>
			</path_node>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>do_filter_2</thread>
		<reg_op>
			<id>23581</id>
			<source_loc>23261</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>12,13,18</livein>
			<liveout>12,13,18</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>629</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23582</id>
			<source_loc>23329</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,33,73</livein>
			<liveout>33,73</liveout>
			<reg_deffed>33,73</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>697</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23583</id>
			<source_loc>23332</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>1,70,71</livein>
			<liveout>1,70</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>700</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23584</id>
			<source_loc>23348</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,18,85</livein>
			<liveout>3,18,85</liveout>
			<reg_deffed>3,18,85</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>716</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23585</id>
			<source_loc>23351</source_loc>
			<name>i_rgb_inside_m_busy_req_0</name>
			<datatype W="1">bool</datatype>
			<livein>2,83,84</livein>
			<liveout>2,83</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>i_rgb_inside_m_busy_req_0</instance_name>
			<op>
				<id>719</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23587</id>
			<source_loc>23333</source_loc>
			<name>u_g_n_521_i2</name>
			<datatype W="24">sc_uint</datatype>
			<livein>70,71,72</livein>
			<liveout>1,70,71</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>701</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23588</id>
			<source_loc>23352</source_loc>
			<name>u_g_n_521_i1</name>
			<datatype W="24">sc_uint</datatype>
			<livein>83,84</livein>
			<liveout>2,83</liveout>
			<reg_deffed>2</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>720</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>input</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23589</id>
			<source_loc>23407</source_loc>
			<name>CynTemp_36</name>
			<datatype W="10">sc_int</datatype>
			<livein>110</livein>
			<liveout>109</liveout>
			<reg_deffed>109</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>775</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23590</id>
			<source_loc>23432</source_loc>
			<name>o_result_data</name>
			<datatype W="24">sc_uint</datatype>
			<livein>3,118</livein>
			<liveout>3,118</liveout>
			<reg_deffed>118</reg_deffed>
			<instance_name>o_result_data</instance_name>
			<op>
				<id>800</id>
				<op_kind>reg</op_kind>
				<object>o_result_data</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23592</id>
			<source_loc>23263</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>12,13,18</livein>
			<liveout>12,13,18</liveout>
			<reg_deffed/>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>631</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23593</id>
			<source_loc>23434</source_loc>
			<name>o_result_m_req_m_trig_req</name>
			<datatype W="1">bool</datatype>
			<livein>2,3,18,27,28,33,55,73,85,102,118</livein>
			<liveout>3,18,28,33,55,73,85,102,118</liveout>
			<reg_deffed>118</reg_deffed>
			<instance_name>o_result_m_req_m_trig_req</instance_name>
			<op>
				<id>802</id>
				<op_kind>reg</op_kind>
				<object>o_result_m_req_m_trig_req</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23595</id>
			<source_loc>23258</source_loc>
			<name>f2_val_2_mi0</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,12,13,18</livein>
			<liveout>3,12,13,18</liveout>
			<reg_deffed/>
			<instance_name>s_reg_151</instance_name>
			<op>
				<id>626</id>
				<op_kind>reg</op_kind>
				<object>s_reg_151</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23596</id>
			<source_loc>23282</source_loc>
			<name>f2_val_2_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85,102</livein>
			<liveout>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85</liveout>
			<reg_deffed>3,18</reg_deffed>
			<instance_name>s_reg_151</instance_name>
			<op>
				<id>650</id>
				<op_kind>reg</op_kind>
				<object>s_reg_151</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23597</id>
			<source_loc>23378</source_loc>
			<name>f2_val_2_mi61</name>
			<datatype W="32">sc_int</datatype>
			<livein>102,113,118</livein>
			<liveout>3,33,55,73,85,102</liveout>
			<reg_deffed>3,33,55,73,85,102</reg_deffed>
			<instance_name>s_reg_151</instance_name>
			<op>
				<id>746</id>
				<op_kind>reg</op_kind>
				<object>s_reg_151</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23598</id>
			<source_loc>23393</source_loc>
			<name>f2_val_2_mi65</name>
			<datatype W="32">sc_int</datatype>
			<livein>107,113</livein>
			<liveout>102,107,113,118</liveout>
			<reg_deffed>102,113,118</reg_deffed>
			<instance_name>s_reg_151</instance_name>
			<op>
				<id>761</id>
				<op_kind>reg</op_kind>
				<object>s_reg_151</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23599</id>
			<source_loc>23402</source_loc>
			<name>f2_val_2_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>109,110,111,112,113</livein>
			<liveout>107,109,110,111,112,113</liveout>
			<reg_deffed>107,113</reg_deffed>
			<instance_name>s_reg_151</instance_name>
			<op>
				<id>770</id>
				<op_kind>reg</op_kind>
				<object>s_reg_151</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23600</id>
			<source_loc>23420</source_loc>
			<name>f2_val_2_mi66</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,102,113,118</livein>
			<liveout>3,102,113,118</liveout>
			<reg_deffed>113</reg_deffed>
			<instance_name>s_reg_151</instance_name>
			<op>
				<id>788</id>
				<op_kind>reg</op_kind>
				<object>s_reg_151</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23602</id>
			<source_loc>23259</source_loc>
			<name>f2_val_1_mi0</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,12,13,18</livein>
			<liveout>3,12,13,18</liveout>
			<reg_deffed/>
			<instance_name>s_reg_152</instance_name>
			<op>
				<id>627</id>
				<op_kind>reg</op_kind>
				<object>s_reg_152</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23603</id>
			<source_loc>23283</source_loc>
			<name>f2_val_1_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85,102</livein>
			<liveout>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85</liveout>
			<reg_deffed>3,18</reg_deffed>
			<instance_name>s_reg_152</instance_name>
			<op>
				<id>651</id>
				<op_kind>reg</op_kind>
				<object>s_reg_152</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23604</id>
			<source_loc>23380</source_loc>
			<name>f2_val_1_mi61</name>
			<datatype W="32">sc_int</datatype>
			<livein>102,113,118</livein>
			<liveout>3,33,55,73,85,102</liveout>
			<reg_deffed>3,33,55,73,85,102</reg_deffed>
			<instance_name>s_reg_152</instance_name>
			<op>
				<id>748</id>
				<op_kind>reg</op_kind>
				<object>s_reg_152</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23605</id>
			<source_loc>23394</source_loc>
			<name>f2_val_1_mi65</name>
			<datatype W="32">sc_int</datatype>
			<livein>107,113</livein>
			<liveout>102,107,113,118</liveout>
			<reg_deffed>102,113,118</reg_deffed>
			<instance_name>s_reg_152</instance_name>
			<op>
				<id>762</id>
				<op_kind>reg</op_kind>
				<object>s_reg_152</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23606</id>
			<source_loc>23403</source_loc>
			<name>f2_val_1_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>109,110,111,112,113</livein>
			<liveout>107,109,110,111,112,113</liveout>
			<reg_deffed>107,113</reg_deffed>
			<instance_name>s_reg_152</instance_name>
			<op>
				<id>771</id>
				<op_kind>reg</op_kind>
				<object>s_reg_152</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23607</id>
			<source_loc>23422</source_loc>
			<name>f2_val_1_mi66</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,102,113,118</livein>
			<liveout>3,102,113,118</liveout>
			<reg_deffed>113</reg_deffed>
			<instance_name>s_reg_152</instance_name>
			<op>
				<id>790</id>
				<op_kind>reg</op_kind>
				<object>s_reg_152</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23609</id>
			<source_loc>23260</source_loc>
			<name>f2_val_0_mi0</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,12,13,18</livein>
			<liveout>3,12,13,18</liveout>
			<reg_deffed/>
			<instance_name>s_reg_153</instance_name>
			<op>
				<id>628</id>
				<op_kind>reg</op_kind>
				<object>s_reg_153</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23610</id>
			<source_loc>23284</source_loc>
			<name>f2_val_0_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85,102</livein>
			<liveout>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85</liveout>
			<reg_deffed>3,18</reg_deffed>
			<instance_name>s_reg_153</instance_name>
			<op>
				<id>652</id>
				<op_kind>reg</op_kind>
				<object>s_reg_153</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23611</id>
			<source_loc>23382</source_loc>
			<name>f2_val_0_mi61</name>
			<datatype W="32">sc_int</datatype>
			<livein>102,113,118</livein>
			<liveout>3,33,55,73,85,102</liveout>
			<reg_deffed>3,33,55,73,85,102</reg_deffed>
			<instance_name>s_reg_153</instance_name>
			<op>
				<id>750</id>
				<op_kind>reg</op_kind>
				<object>s_reg_153</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23612</id>
			<source_loc>23395</source_loc>
			<name>f2_val_0_mi65</name>
			<datatype W="32">sc_int</datatype>
			<livein>107,113</livein>
			<liveout>102,107,113,118</liveout>
			<reg_deffed>102,113,118</reg_deffed>
			<instance_name>s_reg_153</instance_name>
			<op>
				<id>763</id>
				<op_kind>reg</op_kind>
				<object>s_reg_153</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23613</id>
			<source_loc>23404</source_loc>
			<name>f2_val_0_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>109,110,111,112,113</livein>
			<liveout>107,109,110,111,112,113</liveout>
			<reg_deffed>107,113</reg_deffed>
			<instance_name>s_reg_153</instance_name>
			<op>
				<id>772</id>
				<op_kind>reg</op_kind>
				<object>s_reg_153</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23614</id>
			<source_loc>23424</source_loc>
			<name>f2_val_0_mi66</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,102,113,118</livein>
			<liveout>3,102,113,118</liveout>
			<reg_deffed>113</reg_deffed>
			<instance_name>s_reg_153</instance_name>
			<op>
				<id>792</id>
				<op_kind>reg</op_kind>
				<object>s_reg_153</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23616</id>
			<source_loc>23266</source_loc>
			<name>i_u4</name>
			<datatype W="4">sc_int</datatype>
			<livein>12,13,18</livein>
			<liveout>12,13,18</liveout>
			<reg_deffed>18</reg_deffed>
			<instance_name>s_reg_154</instance_name>
			<op>
				<id>634</id>
				<op_kind>reg</op_kind>
				<object>s_reg_154</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23617</id>
			<source_loc>23292</source_loc>
			<name>i_u0_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>3,18,27,28,33</livein>
			<liveout>3,18,27,28,33</liveout>
			<reg_deffed>3,18,33</reg_deffed>
			<instance_name>s_reg_154</instance_name>
			<op>
				<id>660</id>
				<op_kind>reg</op_kind>
				<object>s_reg_154</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23618</id>
			<source_loc>23318</source_loc>
			<name>h_u4</name>
			<datatype W="4">sc_int</datatype>
			<livein>52</livein>
			<liveout>33,52,55</liveout>
			<reg_deffed>33,52,55</reg_deffed>
			<instance_name>s_reg_154</instance_name>
			<op>
				<id>686</id>
				<op_kind>reg</op_kind>
				<object>s_reg_154</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23619</id>
			<source_loc>23344</source_loc>
			<name>j_u1_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>2,3,18,83,84,85</livein>
			<liveout>2,3,18,83,84,85</liveout>
			<reg_deffed>3,18,85</reg_deffed>
			<instance_name>s_reg_154</instance_name>
			<op>
				<id>712</id>
				<op_kind>reg</op_kind>
				<object>s_reg_154</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23620</id>
			<source_loc>23375</source_loc>
			<name>h_u0_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>102</livein>
			<liveout>3,33,55,73,85,102</liveout>
			<reg_deffed>3,33,55,73,85,102</reg_deffed>
			<instance_name>s_reg_154</instance_name>
			<op>
				<id>743</id>
				<op_kind>reg</op_kind>
				<object>s_reg_154</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23621</id>
			<source_loc>23390</source_loc>
			<name>h_u1_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>102,107,109,110,111,112,113,118</livein>
			<liveout>102,107,109,110,111,112,113,118</liveout>
			<reg_deffed>102,118</reg_deffed>
			<instance_name>s_reg_154</instance_name>
			<op>
				<id>758</id>
				<op_kind>reg</op_kind>
				<object>s_reg_154</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23623</id>
			<source_loc>23269</source_loc>
			<name>j_u6</name>
			<datatype W="4">sc_int</datatype>
			<livein>12,13,18</livein>
			<liveout>12,13,18</liveout>
			<reg_deffed>13,18</reg_deffed>
			<instance_name>s_reg_155</instance_name>
			<op>
				<id>637</id>
				<op_kind>reg</op_kind>
				<object>s_reg_155</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23624</id>
			<source_loc>23295</source_loc>
			<name>j_u0_u0</name>
			<datatype W="3">sc_int</datatype>
			<livein>3,18,27,28,33</livein>
			<liveout>3,18,27,28,33</liveout>
			<reg_deffed>3,18,28,33</reg_deffed>
			<instance_name>s_reg_155</instance_name>
			<op>
				<id>663</id>
				<op_kind>reg</op_kind>
				<object>s_reg_155</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23625</id>
			<source_loc>23397</source_loc>
			<name>i_u1_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>107,109,110,111,112,113</livein>
			<liveout>102,107,109,110,111,112,113,118</liveout>
			<reg_deffed>102,113,118</reg_deffed>
			<instance_name>s_reg_155</instance_name>
			<op>
				<id>765</id>
				<op_kind>reg</op_kind>
				<object>s_reg_155</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23627</id>
			<source_loc>23272</source_loc>
			<name>k_u10</name>
			<datatype W="11">sc_int</datatype>
			<livein>12</livein>
			<liveout>13,18</liveout>
			<reg_deffed>13,18</reg_deffed>
			<instance_name>s_reg_156</instance_name>
			<op>
				<id>640</id>
				<op_kind>reg</op_kind>
				<object>s_reg_156</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23628</id>
			<source_loc>23276</source_loc>
			<name>k_mi7</name>
			<datatype W="11">sc_int</datatype>
			<livein>13</livein>
			<liveout>12,13</liveout>
			<reg_deffed>12</reg_deffed>
			<instance_name>s_reg_156</instance_name>
			<op>
				<id>644</id>
				<op_kind>reg</op_kind>
				<object>s_reg_156</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23629</id>
			<source_loc>23298</source_loc>
			<name>k_u0_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>27</livein>
			<liveout>3,18,28,33</liveout>
			<reg_deffed>3,18,28,33</reg_deffed>
			<instance_name>s_reg_156</instance_name>
			<op>
				<id>666</id>
				<op_kind>reg</op_kind>
				<object>s_reg_156</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23630</id>
			<source_loc>23303</source_loc>
			<name>k_u0_mi19</name>
			<datatype W="11">sc_int</datatype>
			<livein>28</livein>
			<liveout>27,28</liveout>
			<reg_deffed>27</reg_deffed>
			<instance_name>s_reg_156</instance_name>
			<op>
				<id>671</id>
				<op_kind>reg</op_kind>
				<object>s_reg_156</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23631</id>
			<source_loc>23315</source_loc>
			<name>k_u1_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>33,52,55</livein>
			<liveout>33,52,55</liveout>
			<reg_deffed>33,55</reg_deffed>
			<instance_name>s_reg_156</instance_name>
			<op>
				<id>683</id>
				<op_kind>reg</op_kind>
				<object>s_reg_156</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23632</id>
			<source_loc>23328</source_loc>
			<name>k_u2_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>1,33,70,71,72,73</livein>
			<liveout>1,33,70,71,72,73</liveout>
			<reg_deffed>33,73</reg_deffed>
			<instance_name>s_reg_156</instance_name>
			<op>
				<id>696</id>
				<op_kind>reg</op_kind>
				<object>s_reg_156</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23633</id>
			<source_loc>23347</source_loc>
			<name>k_u3_u0</name>
			<datatype W="11">sc_int</datatype>
			<livein>2,3,18,83,84,85</livein>
			<liveout>2,3,18,83,85</liveout>
			<reg_deffed>3,18,85</reg_deffed>
			<instance_name>s_reg_156</instance_name>
			<op>
				<id>715</id>
				<op_kind>reg</op_kind>
				<object>s_reg_156</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23634</id>
			<source_loc>23359</source_loc>
			<name>k_u3_mi54</name>
			<datatype W="11">sc_int</datatype>
			<livein>85</livein>
			<liveout>84,85</liveout>
			<reg_deffed>84</reg_deffed>
			<instance_name>s_reg_156</instance_name>
			<op>
				<id>727</id>
				<op_kind>reg</op_kind>
				<object>s_reg_156</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23635</id>
			<source_loc>23369</source_loc>
			<name>k_u4_u0</name>
			<datatype W="10">sc_int</datatype>
			<livein>3,33,55,73,85,102,107,109,110,111,112,113,118</livein>
			<liveout>3,33,55,73,85,102,107,109,110,111,112,113,118</liveout>
			<reg_deffed>3,33,55,73,85</reg_deffed>
			<instance_name>s_reg_156</instance_name>
			<op>
				<id>737</id>
				<op_kind>reg</op_kind>
				<object>s_reg_156</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23637</id>
			<source_loc>23257</source_loc>
			<name>flag_mux_1</name>
			<datatype W="32">sc_int</datatype>
			<livein>3,33,55,73,85,102,107,109,110,111,112,113,118</livein>
			<liveout>3,33,55,73,85,102,107,109,110,111,112,113,118</liveout>
			<reg_deffed>33</reg_deffed>
			<instance_name>s_reg_157</instance_name>
			<op>
				<id>625</id>
				<op_kind>reg</op_kind>
				<object>s_reg_157</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23638</id>
			<source_loc>23285</source_loc>
			<name>flag_mi14</name>
			<datatype W="32">sc_int</datatype>
			<livein>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85</livein>
			<liveout>1,2,3,18,27,28,33,52,55,70,71,72,73,83,84,85</liveout>
			<reg_deffed>3,18</reg_deffed>
			<instance_name>s_reg_157</instance_name>
			<op>
				<id>653</id>
				<op_kind>reg</op_kind>
				<object>s_reg_157</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23640</id>
			<source_loc>23325</source_loc>
			<name>flag_mi23</name>
			<datatype W="32">sc_int</datatype>
			<livein>33,52,55</livein>
			<liveout>28,33,52,55</liveout>
			<reg_deffed>28</reg_deffed>
			<instance_name>s_reg_158</instance_name>
			<op>
				<id>693</id>
				<op_kind>reg</op_kind>
				<object>s_reg_158</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23641</id>
			<source_loc>23342</source_loc>
			<name>flag_mi43</name>
			<datatype W="32">sc_int</datatype>
			<livein>73</livein>
			<liveout>72,73</liveout>
			<reg_deffed>72</reg_deffed>
			<instance_name>s_reg_158</instance_name>
			<op>
				<id>710</id>
				<op_kind>reg</op_kind>
				<object>s_reg_158</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23642</id>
			<source_loc>23401</source_loc>
			<name>mask2_i_u1t3ph_u1</name>
			<datatype W="32">sc_int</datatype>
			<livein>107,109,110,111,112,113</livein>
			<liveout>107,109,110,111,112,113</liveout>
			<reg_deffed>107</reg_deffed>
			<instance_name>s_reg_158</instance_name>
			<op>
				<id>769</id>
				<op_kind>reg</op_kind>
				<object>s_reg_158</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23644</id>
			<source_loc>23309</source_loc>
			<name>condvar_001</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1,33,52,55,70,71,72,73,85</livein>
			<liveout>1,33,52,55,70,71,72,73,85</liveout>
			<reg_deffed>33</reg_deffed>
			<instance_name>s_reg_159</instance_name>
			<op>
				<id>677</id>
				<op_kind>reg</op_kind>
				<object>s_reg_159</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23645</id>
			<source_loc>23423</source_loc>
			<name>dmux_ctrl_007</name>
			<datatype W="1">sc_uint</datatype>
			<livein>113</livein>
			<liveout>112,113</liveout>
			<reg_deffed>112</reg_deffed>
			<instance_name>s_reg_159</instance_name>
			<op>
				<id>791</id>
				<op_kind>reg</op_kind>
				<object>s_reg_159</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23647</id>
			<source_loc>23312</source_loc>
			<name>condvar_002</name>
			<datatype W="1">sc_uint</datatype>
			<livein>33,52,55,73,85</livein>
			<liveout>33,52,55,73,85</liveout>
			<reg_deffed>33</reg_deffed>
			<instance_name>s_reg_160</instance_name>
			<op>
				<id>680</id>
				<op_kind>reg</op_kind>
				<object>s_reg_160</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23648</id>
			<source_loc>23421</source_loc>
			<name>dmux_ctrl_006</name>
			<datatype W="1">sc_uint</datatype>
			<livein>113</livein>
			<liveout>112,113</liveout>
			<reg_deffed>112</reg_deffed>
			<instance_name>s_reg_160</instance_name>
			<op>
				<id>789</id>
				<op_kind>reg</op_kind>
				<object>s_reg_160</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23650</id>
			<source_loc>23427</source_loc>
			<name>i_u1_mi65</name>
			<datatype W="4">sc_int</datatype>
			<livein>107,109,110,111,112,113</livein>
			<liveout>107,109,110,111,112,113</liveout>
			<reg_deffed>107</reg_deffed>
			<instance_name>s_reg_161</instance_name>
			<op>
				<id>795</id>
				<op_kind>reg</op_kind>
				<object>s_reg_161</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23652</id>
			<source_loc>23406</source_loc>
			<name>j_u2_u0</name>
			<datatype W="4">sc_int</datatype>
			<livein>109,110,111,112</livein>
			<liveout>107,109,110,111,113</liveout>
			<reg_deffed>107,113</reg_deffed>
			<instance_name>s_reg_162</instance_name>
			<op>
				<id>774</id>
				<op_kind>reg</op_kind>
				<object>s_reg_162</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23653</id>
			<source_loc>23425</source_loc>
			<name>j_u2_mi66</name>
			<datatype W="4">sc_int</datatype>
			<livein>113</livein>
			<liveout>112,113</liveout>
			<reg_deffed>112</reg_deffed>
			<instance_name>s_reg_162</instance_name>
			<op>
				<id>793</id>
				<op_kind>reg</op_kind>
				<object>s_reg_162</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23655</id>
			<source_loc>23408</source_loc>
			<name>CynTemp_37</name>
			<datatype W="4">sc_uint</datatype>
			<livein>110</livein>
			<liveout>109</liveout>
			<reg_deffed>109</reg_deffed>
			<instance_name>s_reg_163</instance_name>
			<op>
				<id>776</id>
				<op_kind>reg</op_kind>
				<object>s_reg_163</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23656</id>
			<source_loc>23413</source_loc>
			<name>dmux_ctrl_004</name>
			<datatype W="2">sc_uint</datatype>
			<livein>112,113</livein>
			<liveout>111,112,113</liveout>
			<reg_deffed>111</reg_deffed>
			<instance_name>s_reg_163</instance_name>
			<op>
				<id>781</id>
				<op_kind>reg</op_kind>
				<object>s_reg_163</object>
			</op>
		</reg_op>
		<reg_op>
			<id>23658</id>
			<source_loc>23416</source_loc>
			<name>CynTemp_41</name>
			<datatype W="29">sc_int</datatype>
			<livein>112,113</livein>
			<liveout>111,112,113</liveout>
			<reg_deffed>111</reg_deffed>
			<instance_name>s_reg_164</instance_name>
			<op>
				<id>784</id>
				<op_kind>reg</op_kind>
				<object>s_reg_164</object>
			</op>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>do_filter_2</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>8</id>
			<thread>do_filter_2</thread>
			<loop_iterations>3</loop_iterations>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>174</source_line>
			<source_loc>2626</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>3</max_path>
			<latency>4647</latency>
			<loop>
				<id>7</id>
				<thread>do_filter_2</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>175</source_line>
				<source_loc>2623</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>2</max_path>
				<latency>4644</latency>
				<loop>
					<id>6</id>
					<thread>do_filter_2</thread>
					<loop_iterations>258</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>176</source_line>
					<source_loc>2620</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>4644</latency>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>46</id>
			<thread>do_filter_2</thread>
			<source_path>../DC_Filter.cpp</source_path>
			<source_line>179</source_line>
			<source_loc>2874</source_loc>
			<start_cycle>3</start_cycle>
			<max_path>17</max_path>
			<latency>43011</latency>
			<loop>
				<id>22</id>
				<thread>do_filter_2</thread>
				<loop_iterations>3</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>200</source_line>
				<source_loc>2717</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>3</max_path>
				<latency>3075</latency>
				<loop>
					<id>21</id>
					<thread>do_filter_2</thread>
					<loop_iterations>2</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>201</source_line>
					<source_loc>2714</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>2</max_path>
					<latency>3072</latency>
					<loop>
						<id>20</id>
						<thread>do_filter_2</thread>
						<loop_iterations>256</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>202</source_line>
						<source_loc>2711</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>2</max_path>
						<latency>3072</latency>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>34</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>224</source_line>
				<source_loc>2787</source_loc>
				<start_cycle>3</start_cycle>
				<max_path>2</max_path>
				<latency>1024</latency>
				<loop>
					<id>33</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>226</source_line>
					<source_loc>2784</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
			</loop>
			<loop>
				<id>32</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>207</source_line>
				<source_loc>2757</source_loc>
				<start_cycle>3</start_cycle>
				<max_path>5</max_path>
				<latency>1280</latency>
			</loop>
			<loop>
				<id>19</id>
				<thread>do_filter_2</thread>
				<loop_iterations>2</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>183</source_line>
				<source_loc>2675</source_loc>
				<start_cycle>0</start_cycle>
				<max_path>4</max_path>
				<latency>2048</latency>
				<loop>
					<id>18</id>
					<thread>do_filter_2</thread>
					<loop_iterations>256</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>184</source_line>
					<source_loc>2672</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>4</max_path>
					<latency>2048</latency>
				</loop>
			</loop>
			<loop>
				<id>45</id>
				<thread>do_filter_2</thread>
				<loop_iterations>256</loop_iterations>
				<source_path>../DC_Filter.cpp</source_path>
				<source_line>235</source_line>
				<source_loc>2873</source_loc>
				<start_cycle>8</start_cycle>
				<max_path>9</max_path>
				<latency>38656</latency>
				<loop>
					<id>35</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>237</source_line>
					<source_loc>2810</source_loc>
					<start_cycle>0</start_cycle>
					<max_path>1</max_path>
					<latency>768</latency>
				</loop>
				<loop>
					<id>38</id>
					<thread>do_filter_2</thread>
					<loop_iterations>3</loop_iterations>
					<source_path>../DC_Filter.cpp</source_path>
					<source_line>240</source_line>
					<source_loc>2854</source_loc>
					<start_cycle>1</start_cycle>
					<max_path>7</max_path>
					<latency>37632</latency>
					<loop>
						<id>37</id>
						<thread>do_filter_2</thread>
						<loop_iterations>3</loop_iterations>
						<source_path>../DC_Filter.cpp</source_path>
						<source_line>241</source_line>
						<source_loc>2851</source_loc>
						<start_cycle>0</start_cycle>
						<max_path>6</max_path>
						<latency>36864</latency>
						<loop>
							<id>36</id>
							<thread>do_filter_2</thread>
							<loop_iterations>3</loop_iterations>
							<source_path>../DC_Filter.cpp</source_path>
							<source_line>242</source_line>
							<source_loc>2848</source_loc>
							<start_cycle>1</start_cycle>
							<max_path>5</max_path>
							<latency>34560</latency>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<cycle_slack>0.0000</cycle_slack>
	<cycle_time>10.0000</cycle_time>
	<loop>
		<id>1</id>
		<thread>do_filter_2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>8</id>
			<thread>do_filter_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>18</cycle_id>
				<start_cycle>2</start_cycle>
				<latency>4647</latency>
			</cycle>
			<loop>
				<id>7</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>6</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>12</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>2322</latency>
					</cycle>
					<cycle>
						<cycle_id>13</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>4644</latency>
					</cycle>
				</loop>
			</loop>
		</loop>
		<loop>
			<id>46</id>
			<thread>do_filter_2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<loop>
				<id>22</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>33</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>7722</latency>
				</cycle>
				<loop>
					<id>21</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<loop>
						<id>20</id>
						<thread>do_filter_2</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>27</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>6183</latency>
						</cycle>
						<cycle>
							<cycle_id>28</cycle_id>
							<start_cycle>1</start_cycle>
							<latency>7719</latency>
						</cycle>
					</loop>
				</loop>
			</loop>
			<loop>
				<id>34</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>55</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>8746</latency>
				</cycle>
				<loop>
					<id>33</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>52</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>8490</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>32</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>1</cycle_id>
					<cyn_protocol/>
					<source_loc>15225</source_loc>
					<start_cycle>0</start_cycle>
					<latency>7978</latency>
				</cycle>
				<cycle>
					<cycle_id>70</cycle_id>
					<start_cycle>1</start_cycle>
					<latency>8234</latency>
				</cycle>
				<cycle>
					<cycle_id>71</cycle_id>
					<start_cycle>2</start_cycle>
					<latency>8490</latency>
				</cycle>
				<cycle>
					<cycle_id>72</cycle_id>
					<start_cycle>3</start_cycle>
					<latency>8746</latency>
				</cycle>
				<cycle>
					<cycle_id>73</cycle_id>
					<start_cycle>4</start_cycle>
					<latency>9002</latency>
				</cycle>
			</loop>
			<loop>
				<id>19</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<loop>
					<id>18</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>2</cycle_id>
						<cyn_protocol/>
						<source_loc>15003</source_loc>
						<start_cycle>0</start_cycle>
						<latency>5159</latency>
					</cycle>
					<cycle>
						<cycle_id>83</cycle_id>
						<start_cycle>1</start_cycle>
						<latency>5671</latency>
					</cycle>
					<cycle>
						<cycle_id>84</cycle_id>
						<start_cycle>2</start_cycle>
						<latency>6183</latency>
					</cycle>
					<cycle>
						<cycle_id>85</cycle_id>
						<start_cycle>3</start_cycle>
						<latency>6695</latency>
					</cycle>
				</loop>
			</loop>
			<loop>
				<id>45</id>
				<thread>do_filter_2</thread>
				<pre_loop_waits>2147483647</pre_loop_waits>
				<pipe_io_span>-2147483646</pipe_io_span>
				<cycle>
					<cycle_id>3</cycle_id>
					<cyn_protocol/>
					<source_loc>15595</source_loc>
					<start_cycle>8</start_cycle>
					<latency>47658</latency>
				</cycle>
				<loop>
					<id>35</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>102</cycle_id>
						<start_cycle>0</start_cycle>
						<latency>9770</latency>
					</cycle>
				</loop>
				<loop>
					<id>38</id>
					<thread>do_filter_2</thread>
					<pre_loop_waits>2147483647</pre_loop_waits>
					<pipe_io_span>-2147483646</pipe_io_span>
					<cycle>
						<cycle_id>118</cycle_id>
						<start_cycle>6</start_cycle>
						<latency>47402</latency>
					</cycle>
					<loop>
						<id>37</id>
						<thread>do_filter_2</thread>
						<pre_loop_waits>2147483647</pre_loop_waits>
						<pipe_io_span>-2147483646</pipe_io_span>
						<cycle>
							<cycle_id>107</cycle_id>
							<start_cycle>0</start_cycle>
							<latency>12074</latency>
						</cycle>
						<loop>
							<id>36</id>
							<thread>do_filter_2</thread>
							<pre_loop_waits>2147483647</pre_loop_waits>
							<pipe_io_span>-2147483646</pipe_io_span>
							<cycle>
								<cycle_id>109</cycle_id>
								<start_cycle>0</start_cycle>
								<latency>18986</latency>
							</cycle>
							<cycle>
								<cycle_id>110</cycle_id>
								<start_cycle>1</start_cycle>
								<latency>25898</latency>
							</cycle>
							<cycle>
								<cycle_id>111</cycle_id>
								<start_cycle>2</start_cycle>
								<latency>32810</latency>
							</cycle>
							<cycle>
								<cycle_id>112</cycle_id>
								<start_cycle>3</start_cycle>
								<latency>39722</latency>
							</cycle>
							<cycle>
								<cycle_id>113</cycle_id>
								<start_cycle>4</start_cycle>
								<latency>46634</latency>
							</cycle>
						</loop>
					</loop>
				</loop>
			</loop>
		</loop>
	</loop>
	<source_loc>
		<id>23907</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>9913,9913</sub_loc>
	</source_loc>
	<source_loc>
		<id>23908</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>13194</opcode>
		<sub_loc>9913,9913</sub_loc>
	</source_loc>
	<source_loc>
		<id>23910</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19787</sub_loc>
	</source_loc>
	<source_loc>
		<id>23909</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>19787</sub_loc>
	</source_loc>
	<source_loc>
		<id>23912</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>9913</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.19</path>
		<name>pre_sched</name>
		<thread>gen_do_reg_vld_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_do_reg_vld_1</thread>
		<value>7</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_do_reg_vld_1</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_do_reg_vld_1</thread>
		<value>11</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_do_reg_vld_1</thread>
		<op>
			<id>23923</id>
			<opcode>47</opcode>
			<source_loc>19915</source_loc>
			<port>
				<name>in3</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="1">bool</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">bool</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>gen_do_reg_vld_1</thread>
		<io_op>
			<id>23916</id>
			<source_loc>9903</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>i_rgb_inside.m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1146</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0755000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23917</id>
			<source_loc>19787</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1147</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23918</id>
			<source_loc>23912</source_loc>
			<order>3</order>
			<sig_name>gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next</sig_name>
			<label>i_rgb_inside.m_vld_reg:gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1148</id>
				<op_kind>output</op_kind>
				<object>gen_do_reg_vld_1_i_rgb_inside_m_vld_reg_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23919</id>
			<source_loc>9910</source_loc>
			<order>4</order>
			<sig_name>i_rgb_inside_m_busy_internal</sig_name>
			<label>i_rgb_inside.m_busy_internal:i_rgb_inside_m_busy_internal:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1149</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23920</id>
			<source_loc>9914</source_loc>
			<order>5</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1150</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>23921</id>
			<source_loc>21871</source_loc>
			<order>6</order>
			<instance_name>DC_Filter_N_Muxb_1_2_32_4_120</instance_name>
			<opcode>47</opcode>
			<label>MUX(2)</label>
			<op>
				<id>1151</id>
				<op_kind>mux</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2040000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>23922</id>
			<source_loc>23908</source_loc>
			<order>7</order>
			<sig_name>i_rgb_inside_m_vld_reg</sig_name>
			<label>m_vld_reg:i_rgb_inside_m_vld_reg:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1152</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2695000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.19</path>
		<name>post_sched</name>
		<thread>gen_do_reg_vld_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_do_reg_vld_1</thread>
		<timing_path>
			<name>gen_do_reg_vld_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>13</state>
				<source_loc>23919</source_loc>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>13</state>
				<source_loc>23920</source_loc>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>10</state>
				<source_loc>9913</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>13</state>
				<source_loc>23922</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>9</state>
				<source_loc>23911</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
				<state>7</state>
				<source_loc>23916</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_do_reg_vld_1</thread>
		<timing_path>
			<name>gen_do_reg_vld_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>9.8860</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>9.8860</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<delay>0.1555</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>gen_do_reg_vld_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_do_reg_vld_1</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_vld_reg</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_do_reg_vld_1</thread>
		<reg_op>
			<id>23929</id>
			<source_loc>23916</source_loc>
			<name>i_rgb_inside_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>i_rgb_inside_m_vld_reg</instance_name>
			<op>
				<id>1146</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>23930</id>
			<source_loc>23922</source_loc>
			<name>i_rgb_inside_m_vld_reg</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>i_rgb_inside_m_vld_reg</instance_name>
			<op>
				<id>1152</id>
				<op_kind>reg</op_kind>
				<object>i_rgb_inside_m_vld_reg</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>148</id>
			<thread>gen_do_reg_vld_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1887</source_line>
			<source_loc>18701</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_do_reg_vld_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>148</id>
			<thread>gen_do_reg_vld_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6292</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>23935</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13334</sub_loc>
	</source_loc>
	<source_loc>
		<id>23936</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>13334</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.20</path>
		<name>pre_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_0</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_0</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_0</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>138</res_id>
		<opcode>160</opcode>
		<latency>0</latency>
		<delay>0.1649</delay>
		<module_name>DC_Filter_gen_busy_r_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_DPOPT</module_origin>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>gen_busy_0</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_0</thread>
		<io_op>
			<id>23937</id>
			<source_loc>19908</source_loc>
			<order>1</order>
			<sig_name>i_rgb_vld</sig_name>
			<label>vld:i_rgb_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1156</id>
				<op_kind>input</op_kind>
				<object>i_rgb_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23938</id>
			<source_loc>13291</source_loc>
			<order>2</order>
			<sig_name>i_rgb_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1157</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23939</id>
			<source_loc>13292</source_loc>
			<order>3</order>
			<sig_name>i_rgb_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1158</id>
				<op_kind>input</op_kind>
				<object>i_rgb_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>23940</id>
			<source_loc>21860</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_gen_busy_r_4_121</instance_name>
			<opcode>280</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>1159</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23941</id>
			<source_loc>13290</source_loc>
			<order>5</order>
			<sig_name>gnew_req_i0</sig_name>
			<label>i_rgb.gen_busy::new_req:gnew_req_i0:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1160</id>
				<op_kind>wire</op_kind>
				<object>gnew_req_i0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23942</id>
			<source_loc>13321</source_loc>
			<order>6</order>
			<sig_name>gdiv_i1</sig_name>
			<label>i_rgb.gen_busy::div:gdiv_i1:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1161</id>
				<op_kind>wire</op_kind>
				<object>gdiv_i1</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23943</id>
			<source_loc>23935</source_loc>
			<order>7</order>
			<sig_name>gen_busy_0_i_rgb_m_data_is_invalid_next</sig_name>
			<label>i_rgb.m_data_is_invalid:gen_busy_0_i_rgb_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1162</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_0_i_rgb_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>23944</id>
			<source_loc>13308</source_loc>
			<order>8</order>
			<sig_name>i_rgb_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1163</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23945</id>
			<source_loc>13311</source_loc>
			<order>9</order>
			<sig_name>i_rgb_busy</sig_name>
			<label>i_rgb.busy:i_rgb_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1164</id>
				<op_kind>output</op_kind>
				<object>i_rgb_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23946</id>
			<source_loc>13331</source_loc>
			<order>10</order>
			<sig_name>i_rgb_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1165</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23947</id>
			<source_loc>23936</source_loc>
			<order>11</order>
			<sig_name>i_rgb_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1166</id>
				<op_kind>output</op_kind>
				<object>i_rgb_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.20</path>
		<name>post_sched</name>
		<thread>gen_busy_0</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>23937</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>23944</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>23938</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>23944</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>23939</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>23944</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>23937</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>23946</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>23938</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>23946</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>23939</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>23946</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>23937</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>23947</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>23938</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>23947</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>23939</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>23947</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
				<state>6</state>
				<source_loc>23937</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
				<state>7</state>
				<source_loc>23945</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_0</thread>
		<timing_path>
			<name>gen_busy_0_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_121</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_121</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_121</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_121</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_121</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_121</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_121</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_121</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_121</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_0_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_0</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_121</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_0</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>92</id>
			<thread>gen_busy_0</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>18680</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_0</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>92</id>
			<thread>gen_busy_0</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6270</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>23955</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11540</sub_loc>
	</source_loc>
	<source_loc>
		<id>23956</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>11540</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.21</path>
		<name>pre_sched</name>
		<thread>gen_busy_1</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>gen_busy_1</thread>
		<value>11</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>gen_busy_1</thread>
		<value>10</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>gen_busy_1</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>gen_busy_1</thread>
	</pm_ops>
	<sched_ops>
		<thread>gen_busy_1</thread>
		<io_op>
			<id>23957</id>
			<source_loc>19912</source_loc>
			<order>1</order>
			<sig_name>i_rgb_inside_vld</sig_name>
			<label>vld:i_rgb_inside_vld:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1170</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_vld</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23958</id>
			<source_loc>11497</source_loc>
			<order>2</order>
			<sig_name>i_rgb_inside_m_busy_req_0</sig_name>
			<label>m_busy_req_0:i_rgb_inside_m_busy_req_0:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1171</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_busy_req_0</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23959</id>
			<source_loc>11498</source_loc>
			<order>3</order>
			<sig_name>i_rgb_inside_m_unvalidated_req</sig_name>
			<label>m_unvalidated_req:i_rgb_inside_m_unvalidated_req:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>1172</id>
				<op_kind>input</op_kind>
				<object>i_rgb_inside_m_unvalidated_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>23960</id>
			<source_loc>21868</source_loc>
			<order>4</order>
			<instance_name>DC_Filter_gen_busy_r_4_122</instance_name>
			<opcode>280</opcode>
			<label>dpopt(gen_busy_r)</label>
			<op>
				<id>1173</id>
				<op_kind>dpopt</op_kind>
				<in_widths>1 1 1</in_widths>
				<out_widths>3</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</op>
		<wire_op>
			<id>23961</id>
			<source_loc>11496</source_loc>
			<order>5</order>
			<sig_name>gnew_req</sig_name>
			<label>i_rgb_inside.gen_busy::new_req:gnew_req:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1174</id>
				<op_kind>wire</op_kind>
				<object>gnew_req</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23962</id>
			<source_loc>11527</source_loc>
			<order>6</order>
			<sig_name>gdiv</sig_name>
			<label>i_rgb_inside.gen_busy::div:gdiv:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1175</id>
				<op_kind>wire</op_kind>
				<object>gdiv</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<wire_op>
			<id>23963</id>
			<source_loc>23955</source_loc>
			<order>7</order>
			<sig_name>gen_busy_1_i_rgb_inside_m_data_is_invalid_next</sig_name>
			<label>i_rgb_inside.m_data_is_invalid:gen_busy_1_i_rgb_inside_m_data_is_invalid_next:wire</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>1176</id>
				<op_kind>wire</op_kind>
				<object>gen_busy_1_i_rgb_inside_m_data_is_invalid_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2156000000</chain_time>
			<guard>true</guard>
		</wire_op>
		<io_op>
			<id>23964</id>
			<source_loc>11514</source_loc>
			<order>8</order>
			<sig_name>i_rgb_inside_m_busy_internal</sig_name>
			<label>m_busy_internal:i_rgb_inside_m_busy_internal:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1177</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_busy_internal</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3711000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23965</id>
			<source_loc>11517</source_loc>
			<order>9</order>
			<sig_name>i_rgb_inside_busy</sig_name>
			<label>i_rgb_inside.busy:i_rgb_inside_busy:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1178</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_busy</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23966</id>
			<source_loc>11537</source_loc>
			<order>10</order>
			<sig_name>i_rgb_inside_m_data_is_valid</sig_name>
			<label>m_data_is_valid:i_rgb_inside_m_data_is_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1179</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_data_is_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3525000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>23967</id>
			<source_loc>23956</source_loc>
			<order>11</order>
			<sig_name>i_rgb_inside_m_data_is_invalid</sig_name>
			<label>m_data_is_invalid:i_rgb_inside_m_data_is_invalid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>1180</id>
				<op_kind>output</op_kind>
				<object>i_rgb_inside_m_data_is_invalid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2811000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.21</path>
		<name>post_sched</name>
		<thread>gen_busy_1</thread>
	</cdfg>
	<timing_paths>
		<thread>gen_busy_1</thread>
		<timing_path>
			<name>gen_busy_1_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>6</state>
				<source_loc>23957</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>23964</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>23958</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>23964</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>23959</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
				<state>7</state>
				<source_loc>23964</source_loc>
			</path_node>
			<delay>0.3711</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>6</state>
				<source_loc>23957</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>23966</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>23958</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>23966</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>23959</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
				<state>7</state>
				<source_loc>23966</source_loc>
			</path_node>
			<delay>0.3525</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>6</state>
				<source_loc>23957</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>23967</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
				<state>6</state>
				<source_loc>23958</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>23967</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
				<state>6</state>
				<source_loc>23959</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
				<state>7</state>
				<source_loc>23967</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
				<state>6</state>
				<source_loc>23957</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.1016</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_busy</port_name>
				<state>7</state>
				<source_loc>23965</source_loc>
			</path_node>
			<delay>0.2811</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>gen_busy_1</thread>
		<timing_path>
			<name>gen_busy_1_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_122</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_122</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_122</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1555</delay>
				<port_name>i_rgb_inside_m_busy_internal</port_name>
			</path_node>
			<delay>0.4344</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_122</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_122</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_122</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1369</delay>
				<port_name>i_rgb_inside_m_data_is_valid</port_name>
			</path_node>
			<delay>0.4158</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_122</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_busy_req_0</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_122</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_m_unvalidated_req</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_122</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_m_data_is_invalid</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
		<timing_path>
			<name>gen_busy_1_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>gen_busy_1</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>i_rgb_inside_vld</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.1649</delay>
				<instance_name>DC_Filter_gen_busy_r_4_122</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>i_rgb_inside_busy</port_name>
			</path_node>
			<delay>0.3444</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>gen_busy_1</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>gen_busy_1</thread>
		<source_path>/usr/cadtool/cadence/STRATUS/cur/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>6238</source_loc>
		<loop>
			<id>131</id>
			<thread>gen_busy_1</thread>
			<source_path>/usr/cadtool/cadence/STRATUS/cur/share/stratus/include/cynw_p2p.h</source_path>
			<source_line>1733</source_line>
			<source_loc>18695</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>gen_busy_1</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>131</id>
			<thread>gen_busy_1</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>6286</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>i_rgb_inside_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_inside_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rst</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stalling</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_req_0</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_data</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_inside_m_req_m_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_data</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_invalid</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_req_m_next_trig_req</name>
		<time> 0.133</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_stalling</name>
		<time> 9.934</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_result_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_result_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_result_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_result_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_result_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_vld</name>
		<time> 9.743</time>
	</stable_time>
	<input_delay>
		<name>i_rgb_inside_vld</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>i_rgb_inside_m_unvalidated_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_busy_internal</name>
		<time> 9.845</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_busy</name>
		<time> 0.279</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_data_is_valid</name>
		<time> 9.863</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_stall_reg_full</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>i_rgb_inside_m_vld_reg</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_unacked_req</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_m_req_active_s</name>
		<time> 0.185</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_vld</name>
		<time> 0.254</time>
	</stable_time>
	<stable_time>
		<name>o_rgb_inside_busy</name>
		<time> 9.863</time>
	</stable_time>
	<input_delay>
		<name>o_rgb_inside_busy</name>
		<time> 0.114</time>
	</input_delay>
	<stable_time>
		<name>o_rgb_inside_m_req_m_prev_trig_req</name>
		<time> 0.114</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 22 threads, 538 ops.</summary>
	</phase_summary>
</tool_log>
