Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Sun Dec  6 15:29:11 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/rc5/timing/32_12_16.txt
| Design       : dut_impl
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 48 input ports with no input delay specified. (HIGH)

iKey_address[0]
iKey_address[1]
iKey_address[2]
iKey_address[3]
iKey_sub_i[0]
iKey_sub_i[1]
iKey_sub_i[2]
iKey_sub_i[3]
iKey_sub_i[4]
iKey_sub_i[5]
iKey_sub_i[6]
iKey_sub_i[7]
iStartCipher
iStartDecipher
iWen
rst
serial_port_in[0]
serial_port_in[10]
serial_port_in[11]
serial_port_in[12]
serial_port_in[13]
serial_port_in[14]
serial_port_in[15]
serial_port_in[16]
serial_port_in[17]
serial_port_in[18]
serial_port_in[19]
serial_port_in[1]
serial_port_in[20]
serial_port_in[21]
serial_port_in[22]
serial_port_in[23]
serial_port_in[24]
serial_port_in[25]
serial_port_in[26]
serial_port_in[27]
serial_port_in[28]
serial_port_in[29]
serial_port_in[2]
serial_port_in[30]
serial_port_in[31]
serial_port_in[3]
serial_port_in[4]
serial_port_in[5]
serial_port_in[6]
serial_port_in[7]
serial_port_in[8]
serial_port_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

oDoneCipher
oDoneDecipher
serial_port_out[0]
serial_port_out[10]
serial_port_out[11]
serial_port_out[12]
serial_port_out[13]
serial_port_out[14]
serial_port_out[15]
serial_port_out[16]
serial_port_out[17]
serial_port_out[18]
serial_port_out[19]
serial_port_out[1]
serial_port_out[20]
serial_port_out[21]
serial_port_out[22]
serial_port_out[23]
serial_port_out[24]
serial_port_out[25]
serial_port_out[26]
serial_port_out[27]
serial_port_out[28]
serial_port_out[29]
serial_port_out[2]
serial_port_out[30]
serial_port_out[31]
serial_port_out[3]
serial_port_out[4]
serial_port_out[5]
serial_port_out[6]
serial_port_out[7]
serial_port_out[8]
serial_port_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.124        0.000                      0                 1676        0.061        0.000                      0                 1676        1.440        0.000                       0                   708  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.350}        4.700           212.766         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.124        0.000                      0                 1676        0.061        0.000                      0                 1676        1.440        0.000                       0                   708  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.440ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/expander/mixer/oL_sub_i_prima_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.244ns  (logic 3.087ns (72.740%)  route 1.157ns (27.260%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 8.597 - 4.700 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.632     4.407    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.080     6.487 r  dut_implementacion/L_RAM/ram_reg/DOADO[4]
                         net (fo=3, routed)           0.738     7.226    dut_implementacion/L_RAM/L_sub_i[4]
    SLICE_X10Y49                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/DI[0]
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     7.566 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.567    dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2_n_0
    SLICE_X10Y50                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CI
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.627 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.627    dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2_n_0
    SLICE_X10Y51                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CI
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.687 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2_n_0
    SLICE_X10Y52                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CI
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.747 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.747    dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2_n_0
    SLICE_X10Y53                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CI
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.807 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.807    dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2_n_0
    SLICE_X10Y54                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CI
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.867 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.867    dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2_n_0
    SLICE_X10Y55                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/CI
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.079 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/O[1]
                         net (fo=1, routed)           0.418     8.496    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt0[29]
    SLICE_X11Y51                                                      r  dut_implementacion/expander/mixer/oL_sub_i_prima[29]_i_1/I0
    SLICE_X11Y51         LUT5 (Prop_lut5_I0_O)        0.155     8.651 r  dut_implementacion/expander/mixer/oL_sub_i_prima[29]_i_1/O
                         net (fo=1, routed)           0.000     8.651    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt[29]
    SLICE_X11Y51         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
    D23                                               0.000     4.700 r  clk (IN)
                         net (fo=0)                   0.000     4.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.290     8.597    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[29]/C
                         clock pessimism              0.179     8.776    
                         clock uncertainty           -0.035     8.741    
    SLICE_X11Y51         FDRE (Setup_fdre_C_D)        0.035     8.776    dut_implementacion/expander/mixer/oL_sub_i_prima_reg[29]
  -------------------------------------------------------------------
                         required time                          8.776    
                         arrival time                          -8.651    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.169ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.520ns  (logic 3.212ns (71.060%)  route 1.308ns (28.940%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 8.649 - 4.700 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.435     4.210    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     6.290 r  dut_implementacion/S_RAM/ram_reg/DOBDO[0]
                         net (fo=3, routed)           0.720     7.011    dut_implementacion/descifrador/DOBDO[0]
    SLICE_X7Y59                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_7/I1
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.053     7.064 r  dut_implementacion/descifrador/oB_decipher[3]_i_7/O
                         net (fo=1, routed)           0.000     7.064    dut_implementacion/descifrador/oB_decipher[3]_i_7_n_0
    SLICE_X7Y59                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[0]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.377 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.377    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X7Y60                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.435 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X7Y61                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.493 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.493    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_0
    SLICE_X7Y62                                                       r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CI
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.551 r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.551    dut_implementacion/descifrador/oB_decipher_reg[15]_i_2_n_0
    SLICE_X7Y63                                                       r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CI
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.609 r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.609    dut_implementacion/descifrador/oB_decipher_reg[19]_i_2_n_0
    SLICE_X7Y64                                                       r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CI
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.667 r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.667    dut_implementacion/descifrador/oB_decipher_reg[23]_i_2_n_0
    SLICE_X7Y65                                                       r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CI
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.725 r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.725    dut_implementacion/descifrador/oB_decipher_reg[27]_i_2_n_0
    SLICE_X7Y66                                                       r  dut_implementacion/descifrador/oB_decipher_reg[31]_i_3/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.938 r  dut_implementacion/descifrador/oB_decipher_reg[31]_i_3/O[1]
                         net (fo=3, routed)           0.351     8.289    dut_implementacion/descifrador/oB_decipher_reg[31]_i_3_n_6
    SLICE_X5Y65                                                       r  dut_implementacion/descifrador/oB_decipher[29]_i_2/I5
    SLICE_X5Y65          LUT6 (Prop_lut6_I5_O)        0.152     8.441 r  dut_implementacion/descifrador/oB_decipher[29]_i_2/O
                         net (fo=1, routed)           0.237     8.678    dut_implementacion/descifrador/oB_decipher[29]_i_2_n_0
    SLICE_X4Y66                                                       r  dut_implementacion/descifrador/oB_decipher[29]_i_1/I2
    SLICE_X4Y66          LUT5 (Prop_lut5_I2_O)        0.053     8.731 r  dut_implementacion/descifrador/oB_decipher[29]_i_1/O
                         net (fo=1, routed)           0.000     8.731    dut_implementacion/descifrador/oB_decipher_nxt[29]
    SLICE_X4Y66          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
    D23                                               0.000     4.700 r  clk (IN)
                         net (fo=0)                   0.000     4.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.342     8.649    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[29]/C
                         clock pessimism              0.251     8.900    
                         clock uncertainty           -0.035     8.865    
    SLICE_X4Y66          FDRE (Setup_fdre_C_D)        0.035     8.900    dut_implementacion/descifrador/oB_decipher_reg[29]
  -------------------------------------------------------------------
                         required time                          8.900    
                         arrival time                          -8.731    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.202ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/descifrador/oA_decipher_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 3.071ns (67.884%)  route 1.453ns (32.116%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.947ns = ( 8.647 - 4.700 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.434     4.209    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.080     6.289 r  dut_implementacion/S_RAM/ram_reg/DOADO[4]
                         net (fo=7, routed)           0.756     7.046    dut_implementacion/descifrador/DOADO[4]
    SLICE_X8Y59                                                       r  dut_implementacion/descifrador/oA_decipher[7]_i_8/I1
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.053     7.099 r  dut_implementacion/descifrador/oA_decipher[7]_i_8/O
                         net (fo=1, routed)           0.000     7.099    dut_implementacion/descifrador/oA_decipher[7]_i_8_n_0
    SLICE_X8Y59                                                       r  dut_implementacion/descifrador/oA_decipher_reg[7]_i_3/S[0]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     7.396 r  dut_implementacion/descifrador/oA_decipher_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.396    dut_implementacion/descifrador/oA_decipher_reg[7]_i_3_n_0
    SLICE_X8Y60                                                       r  dut_implementacion/descifrador/oA_decipher_reg[11]_i_3/CI
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.456 r  dut_implementacion/descifrador/oA_decipher_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.456    dut_implementacion/descifrador/oA_decipher_reg[11]_i_3_n_0
    SLICE_X8Y61                                                       r  dut_implementacion/descifrador/oA_decipher_reg[15]_i_3/CI
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.516 r  dut_implementacion/descifrador/oA_decipher_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.516    dut_implementacion/descifrador/oA_decipher_reg[15]_i_3_n_0
    SLICE_X8Y62                                                       r  dut_implementacion/descifrador/oA_decipher_reg[19]_i_3/CI
    SLICE_X8Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.576 r  dut_implementacion/descifrador/oA_decipher_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.576    dut_implementacion/descifrador/oA_decipher_reg[19]_i_3_n_0
    SLICE_X8Y63                                                       r  dut_implementacion/descifrador/oA_decipher_reg[23]_i_3/CI
    SLICE_X8Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.636 r  dut_implementacion/descifrador/oA_decipher_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.636    dut_implementacion/descifrador/oA_decipher_reg[23]_i_3_n_0
    SLICE_X8Y64                                                       r  dut_implementacion/descifrador/oA_decipher_reg[27]_i_3/CI
    SLICE_X8Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.696 r  dut_implementacion/descifrador/oA_decipher_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.696    dut_implementacion/descifrador/oA_decipher_reg[27]_i_3_n_0
    SLICE_X8Y65                                                       r  dut_implementacion/descifrador/oA_decipher_reg[31]_i_4/CI
    SLICE_X8Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     7.831 r  dut_implementacion/descifrador/oA_decipher_reg[31]_i_4/O[0]
                         net (fo=3, routed)           0.463     8.293    dut_implementacion/descifrador/oA_decipher_reg[31]_i_4_n_7
    SLICE_X5Y68                                                       r  dut_implementacion/descifrador/oA_decipher[28]_i_2/I0
    SLICE_X5Y68          LUT6 (Prop_lut6_I0_O)        0.153     8.446 r  dut_implementacion/descifrador/oA_decipher[28]_i_2/O
                         net (fo=1, routed)           0.234     8.680    dut_implementacion/descifrador/oA_decipher[28]_i_2_n_0
    SLICE_X6Y68                                                       r  dut_implementacion/descifrador/oA_decipher[28]_i_1/I0
    SLICE_X6Y68          LUT5 (Prop_lut5_I0_O)        0.053     8.733 r  dut_implementacion/descifrador/oA_decipher[28]_i_1/O
                         net (fo=1, routed)           0.000     8.733    dut_implementacion/descifrador/oA_decipher_nxt[28]
    SLICE_X6Y68          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
    D23                                               0.000     4.700 r  clk (IN)
                         net (fo=0)                   0.000     4.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.340     8.647    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X6Y68          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[28]/C
                         clock pessimism              0.251     8.898    
                         clock uncertainty           -0.035     8.863    
    SLICE_X6Y68          FDRE (Setup_fdre_C_D)        0.073     8.936    dut_implementacion/descifrador/oA_decipher_reg[28]
  -------------------------------------------------------------------
                         required time                          8.936    
                         arrival time                          -8.733    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 3.168ns (71.549%)  route 1.260ns (28.451%))
  Logic Levels:           11  (CARRY4=8 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns = ( 8.589 - 4.700 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.435     4.210    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     6.290 r  dut_implementacion/S_RAM/ram_reg/DOBDO[0]
                         net (fo=3, routed)           0.720     7.011    dut_implementacion/descifrador/DOBDO[0]
    SLICE_X7Y59                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_7/I1
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.053     7.064 r  dut_implementacion/descifrador/oB_decipher[3]_i_7/O
                         net (fo=1, routed)           0.000     7.064    dut_implementacion/descifrador/oB_decipher[3]_i_7_n_0
    SLICE_X7Y59                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[0]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.377 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.377    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X7Y60                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.435 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X7Y61                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.493 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.493    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_0
    SLICE_X7Y62                                                       r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CI
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.551 r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.551    dut_implementacion/descifrador/oB_decipher_reg[15]_i_2_n_0
    SLICE_X7Y63                                                       r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CI
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.609 r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.609    dut_implementacion/descifrador/oB_decipher_reg[19]_i_2_n_0
    SLICE_X7Y64                                                       r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CI
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.667 r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.667    dut_implementacion/descifrador/oB_decipher_reg[23]_i_2_n_0
    SLICE_X7Y65                                                       r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CI
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.725 r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.725    dut_implementacion/descifrador/oB_decipher_reg[27]_i_2_n_0
    SLICE_X7Y66                                                       r  dut_implementacion/descifrador/oB_decipher_reg[31]_i_3/CI
    SLICE_X7Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     7.904 r  dut_implementacion/descifrador/oB_decipher_reg[31]_i_3/O[3]
                         net (fo=3, routed)           0.412     8.316    dut_implementacion/descifrador/oB_decipher_reg[31]_i_3_n_4
    SLICE_X9Y67                                                       r  dut_implementacion/descifrador/oB_decipher[31]_i_4/I5
    SLICE_X9Y67          LUT6 (Prop_lut6_I5_O)        0.142     8.458 r  dut_implementacion/descifrador/oB_decipher[31]_i_4/O
                         net (fo=1, routed)           0.127     8.585    dut_implementacion/descifrador/oB_decipher[31]_i_4_n_0
    SLICE_X9Y67                                                       r  dut_implementacion/descifrador/oB_decipher[31]_i_2/I2
    SLICE_X9Y67          LUT5 (Prop_lut5_I2_O)        0.053     8.638 r  dut_implementacion/descifrador/oB_decipher[31]_i_2/O
                         net (fo=1, routed)           0.000     8.638    dut_implementacion/descifrador/oB_decipher_nxt[31]
    SLICE_X9Y67          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
    D23                                               0.000     4.700 r  clk (IN)
                         net (fo=0)                   0.000     4.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.282     8.589    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[31]/C
                         clock pessimism              0.260     8.849    
                         clock uncertainty           -0.035     8.814    
    SLICE_X9Y67          FDRE (Setup_fdre_C_D)        0.035     8.849    dut_implementacion/descifrador/oB_decipher_reg[31]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -8.638    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.231ns  (required time - arrival time)
  Source:                 dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/expander/mixer/oL_sub_i_prima_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 3.043ns (73.554%)  route 1.094ns (26.446%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.332ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.897ns = ( 8.597 - 4.700 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.632     4.407    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.080     6.487 r  dut_implementacion/L_RAM/ram_reg/DOADO[4]
                         net (fo=3, routed)           0.738     7.226    dut_implementacion/L_RAM/L_sub_i[4]
    SLICE_X10Y49                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/DI[0]
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     7.566 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.567    dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2_n_0
    SLICE_X10Y50                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CI
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.627 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.627    dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2_n_0
    SLICE_X10Y51                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CI
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.687 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2_n_0
    SLICE_X10Y52                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CI
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.747 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.747    dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2_n_0
    SLICE_X10Y53                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CI
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.807 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.807    dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2_n_0
    SLICE_X10Y54                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CI
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.867 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.867    dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2_n_0
    SLICE_X10Y55                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/CI
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.181     8.048 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.355     8.403    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt0[31]
    SLICE_X11Y51                                                      r  dut_implementacion/expander/mixer/oL_sub_i_prima[31]_i_2/I0
    SLICE_X11Y51         LUT5 (Prop_lut5_I0_O)        0.142     8.545 r  dut_implementacion/expander/mixer/oL_sub_i_prima[31]_i_2/O
                         net (fo=1, routed)           0.000     8.545    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt[31]
    SLICE_X11Y51         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
    D23                                               0.000     4.700 r  clk (IN)
                         net (fo=0)                   0.000     4.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.290     8.597    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X11Y51         FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[31]/C
                         clock pessimism              0.179     8.776    
                         clock uncertainty           -0.035     8.741    
    SLICE_X11Y51         FDRE (Setup_fdre_C_D)        0.035     8.776    dut_implementacion/expander/mixer/oL_sub_i_prima_reg[31]
  -------------------------------------------------------------------
                         required time                          8.776    
                         arrival time                          -8.545    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/expander/mixer/oL_sub_i_prima_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 3.009ns (72.844%)  route 1.122ns (27.156%))
  Logic Levels:           8  (CARRY4=7 LUT5=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 8.596 - 4.700 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.632     4.407    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.080     6.487 r  dut_implementacion/L_RAM/ram_reg/DOADO[4]
                         net (fo=3, routed)           0.738     7.226    dut_implementacion/L_RAM/L_sub_i[4]
    SLICE_X10Y49                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/DI[0]
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     7.566 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.567    dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2_n_0
    SLICE_X10Y50                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CI
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.627 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.627    dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2_n_0
    SLICE_X10Y51                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CI
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.687 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2_n_0
    SLICE_X10Y52                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CI
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.747 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.747    dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2_n_0
    SLICE_X10Y53                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CI
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.807 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.807    dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2_n_0
    SLICE_X10Y54                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CI
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.867 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.867    dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2_n_0
    SLICE_X10Y55                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/CI
    SLICE_X10Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.137     8.004 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.383     8.386    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt0[30]
    SLICE_X9Y51                                                       r  dut_implementacion/expander/mixer/oL_sub_i_prima[30]_i_1/I0
    SLICE_X9Y51          LUT5 (Prop_lut5_I0_O)        0.152     8.538 r  dut_implementacion/expander/mixer/oL_sub_i_prima[30]_i_1/O
                         net (fo=1, routed)           0.000     8.538    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt[30]
    SLICE_X9Y51          FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
    D23                                               0.000     4.700 r  clk (IN)
                         net (fo=0)                   0.000     4.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.289     8.596    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X9Y51          FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[30]/C
                         clock pessimism              0.179     8.775    
                         clock uncertainty           -0.035     8.740    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.035     8.775    dut_implementacion/expander/mixer/oL_sub_i_prima_reg[30]
  -------------------------------------------------------------------
                         required time                          8.775    
                         arrival time                          -8.538    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.251ns  (required time - arrival time)
  Source:                 dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/expander/mixer/oL_sub_i_prima_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.115ns  (logic 3.027ns (73.561%)  route 1.088ns (26.439%))
  Logic Levels:           7  (CARRY4=6 LUT5=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 8.596 - 4.700 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.632     4.407    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.080     6.487 r  dut_implementacion/L_RAM/ram_reg/DOADO[4]
                         net (fo=3, routed)           0.738     7.226    dut_implementacion/L_RAM/L_sub_i[4]
    SLICE_X10Y49                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/DI[0]
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     7.566 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.567    dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2_n_0
    SLICE_X10Y50                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CI
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.627 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.627    dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2_n_0
    SLICE_X10Y51                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CI
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.687 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2_n_0
    SLICE_X10Y52                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CI
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.747 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.747    dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2_n_0
    SLICE_X10Y53                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CI
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.807 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.807    dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2_n_0
    SLICE_X10Y54                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/CI
    SLICE_X10Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.019 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[27]_i_2/O[1]
                         net (fo=1, routed)           0.349     8.367    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt0[25]
    SLICE_X9Y52                                                       r  dut_implementacion/expander/mixer/oL_sub_i_prima[25]_i_1/I0
    SLICE_X9Y52          LUT5 (Prop_lut5_I0_O)        0.155     8.522 r  dut_implementacion/expander/mixer/oL_sub_i_prima[25]_i_1/O
                         net (fo=1, routed)           0.000     8.522    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt[25]
    SLICE_X9Y52          FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
    D23                                               0.000     4.700 r  clk (IN)
                         net (fo=0)                   0.000     4.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.289     8.596    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[25]/C
                         clock pessimism              0.179     8.775    
                         clock uncertainty           -0.035     8.740    
    SLICE_X9Y52          FDRE (Setup_fdre_C_D)        0.034     8.774    dut_implementacion/expander/mixer/oL_sub_i_prima_reg[25]
  -------------------------------------------------------------------
                         required time                          8.774    
                         arrival time                          -8.522    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 dut_implementacion/L_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/expander/mixer/oL_sub_i_prima_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.116ns  (logic 2.967ns (72.093%)  route 1.149ns (27.907%))
  Logic Levels:           6  (CARRY4=5 LUT5=1)
  Clock Path Skew:        -0.333ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.896ns = ( 8.596 - 4.700 ) 
    Source Clock Delay      (SCD):    4.407ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.632     4.407    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y9          RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.080     6.487 r  dut_implementacion/L_RAM/ram_reg/DOADO[4]
                         net (fo=3, routed)           0.738     7.226    dut_implementacion/L_RAM/L_sub_i[4]
    SLICE_X10Y49                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/DI[0]
    SLICE_X10Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.340     7.566 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.567    dut_implementacion/L_RAM/oL_sub_i_prima_reg[7]_i_2_n_0
    SLICE_X10Y50                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CI
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.627 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.627    dut_implementacion/L_RAM/oL_sub_i_prima_reg[11]_i_2_n_0
    SLICE_X10Y51                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CI
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.687 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.687    dut_implementacion/L_RAM/oL_sub_i_prima_reg[15]_i_2_n_0
    SLICE_X10Y52                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CI
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.747 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.747    dut_implementacion/L_RAM/oL_sub_i_prima_reg[19]_i_2_n_0
    SLICE_X10Y53                                                      r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/CI
    SLICE_X10Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     7.959 r  dut_implementacion/L_RAM/oL_sub_i_prima_reg[23]_i_2/O[1]
                         net (fo=1, routed)           0.409     8.368    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt0[21]
    SLICE_X9Y52                                                       r  dut_implementacion/expander/mixer/oL_sub_i_prima[21]_i_1/I0
    SLICE_X9Y52          LUT5 (Prop_lut5_I0_O)        0.155     8.523 r  dut_implementacion/expander/mixer/oL_sub_i_prima[21]_i_1/O
                         net (fo=1, routed)           0.000     8.523    dut_implementacion/expander/mixer/oL_sub_i_prima_nxt[21]
    SLICE_X9Y52          FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
    D23                                               0.000     4.700 r  clk (IN)
                         net (fo=0)                   0.000     4.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.289     8.596    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X9Y52          FDRE                                         r  dut_implementacion/expander/mixer/oL_sub_i_prima_reg[21]/C
                         clock pessimism              0.179     8.775    
                         clock uncertainty           -0.035     8.740    
    SLICE_X9Y52          FDRE (Setup_fdre_C_D)        0.035     8.775    dut_implementacion/expander/mixer/oL_sub_i_prima_reg[21]
  -------------------------------------------------------------------
                         required time                          8.775    
                         arrival time                          -8.523    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/descifrador/oA_decipher_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.439ns  (logic 2.910ns (65.562%)  route 1.529ns (34.438%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.954ns = ( 8.654 - 4.700 ) 
    Source Clock Delay      (SCD):    4.209ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.434     4.209    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.080     6.289 r  dut_implementacion/S_RAM/ram_reg/DOADO[4]
                         net (fo=7, routed)           0.756     7.046    dut_implementacion/descifrador/DOADO[4]
    SLICE_X8Y59                                                       r  dut_implementacion/descifrador/oA_decipher[7]_i_8/I1
    SLICE_X8Y59          LUT2 (Prop_lut2_I1_O)        0.053     7.099 r  dut_implementacion/descifrador/oA_decipher[7]_i_8/O
                         net (fo=1, routed)           0.000     7.099    dut_implementacion/descifrador/oA_decipher[7]_i_8_n_0
    SLICE_X8Y59                                                       r  dut_implementacion/descifrador/oA_decipher_reg[7]_i_3/S[0]
    SLICE_X8Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     7.396 r  dut_implementacion/descifrador/oA_decipher_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.396    dut_implementacion/descifrador/oA_decipher_reg[7]_i_3_n_0
    SLICE_X8Y60                                                       r  dut_implementacion/descifrador/oA_decipher_reg[11]_i_3/CI
    SLICE_X8Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.456 r  dut_implementacion/descifrador/oA_decipher_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.456    dut_implementacion/descifrador/oA_decipher_reg[11]_i_3_n_0
    SLICE_X8Y61                                                       r  dut_implementacion/descifrador/oA_decipher_reg[15]_i_3/CI
    SLICE_X8Y61          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     7.668 r  dut_implementacion/descifrador/oA_decipher_reg[15]_i_3/O[1]
                         net (fo=3, routed)           0.531     8.199    dut_implementacion/descifrador/oA_decipher_reg[15]_i_3_n_6
    SLICE_X3Y60                                                       r  dut_implementacion/descifrador/oA_decipher[13]_i_2/I0
    SLICE_X3Y60          LUT6 (Prop_lut6_I0_O)        0.155     8.354 r  dut_implementacion/descifrador/oA_decipher[13]_i_2/O
                         net (fo=1, routed)           0.241     8.595    dut_implementacion/descifrador/oA_decipher[13]_i_2_n_0
    SLICE_X4Y60                                                       r  dut_implementacion/descifrador/oA_decipher[13]_i_1/I0
    SLICE_X4Y60          LUT5 (Prop_lut5_I0_O)        0.053     8.648 r  dut_implementacion/descifrador/oA_decipher[13]_i_1/O
                         net (fo=1, routed)           0.000     8.648    dut_implementacion/descifrador/oA_decipher_nxt[13]
    SLICE_X4Y60          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
    D23                                               0.000     4.700 r  clk (IN)
                         net (fo=0)                   0.000     4.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.347     8.654    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X4Y60          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[13]/C
                         clock pessimism              0.251     8.905    
                         clock uncertainty           -0.035     8.870    
    SLICE_X4Y60          FDRE (Setup_fdre_C_D)        0.035     8.905    dut_implementacion/descifrador/oA_decipher_reg[13]
  -------------------------------------------------------------------
                         required time                          8.905    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 3.154ns (70.690%)  route 1.308ns (29.310%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.949ns = ( 8.649 - 4.700 ) 
    Source Clock Delay      (SCD):    4.210ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.435     4.210    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      2.080     6.290 r  dut_implementacion/S_RAM/ram_reg/DOBDO[0]
                         net (fo=3, routed)           0.720     7.011    dut_implementacion/descifrador/DOBDO[0]
    SLICE_X7Y59                                                       r  dut_implementacion/descifrador/oB_decipher[3]_i_7/I1
    SLICE_X7Y59          LUT2 (Prop_lut2_I1_O)        0.053     7.064 r  dut_implementacion/descifrador/oB_decipher[3]_i_7/O
                         net (fo=1, routed)           0.000     7.064    dut_implementacion/descifrador/oB_decipher[3]_i_7_n_0
    SLICE_X7Y59                                                       r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/S[0]
    SLICE_X7Y59          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.377 r  dut_implementacion/descifrador/oB_decipher_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.377    dut_implementacion/descifrador/oB_decipher_reg[3]_i_2_n_0
    SLICE_X7Y60                                                       r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CI
    SLICE_X7Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.435 r  dut_implementacion/descifrador/oB_decipher_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.435    dut_implementacion/descifrador/oB_decipher_reg[7]_i_2_n_0
    SLICE_X7Y61                                                       r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CI
    SLICE_X7Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.493 r  dut_implementacion/descifrador/oB_decipher_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.493    dut_implementacion/descifrador/oB_decipher_reg[11]_i_2_n_0
    SLICE_X7Y62                                                       r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CI
    SLICE_X7Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.551 r  dut_implementacion/descifrador/oB_decipher_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.551    dut_implementacion/descifrador/oB_decipher_reg[15]_i_2_n_0
    SLICE_X7Y63                                                       r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CI
    SLICE_X7Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.609 r  dut_implementacion/descifrador/oB_decipher_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.609    dut_implementacion/descifrador/oB_decipher_reg[19]_i_2_n_0
    SLICE_X7Y64                                                       r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CI
    SLICE_X7Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.667 r  dut_implementacion/descifrador/oB_decipher_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.667    dut_implementacion/descifrador/oB_decipher_reg[23]_i_2_n_0
    SLICE_X7Y65                                                       r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/CI
    SLICE_X7Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     7.880 r  dut_implementacion/descifrador/oB_decipher_reg[27]_i_2/O[1]
                         net (fo=3, routed)           0.353     8.232    dut_implementacion/descifrador/oB_decipher_reg[27]_i_2_n_6
    SLICE_X7Y67                                                       r  dut_implementacion/descifrador/oB_decipher[25]_i_2/I5
    SLICE_X7Y67          LUT6 (Prop_lut6_I5_O)        0.152     8.384 r  dut_implementacion/descifrador/oB_decipher[25]_i_2/O
                         net (fo=1, routed)           0.235     8.619    dut_implementacion/descifrador/oB_decipher[25]_i_2_n_0
    SLICE_X6Y66                                                       r  dut_implementacion/descifrador/oB_decipher[25]_i_1/I2
    SLICE_X6Y66          LUT5 (Prop_lut5_I2_O)        0.053     8.672 r  dut_implementacion/descifrador/oB_decipher[25]_i_1/O
                         net (fo=1, routed)           0.000     8.672    dut_implementacion/descifrador/oB_decipher_nxt[25]
    SLICE_X6Y66          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
    D23                                               0.000     4.700 r  clk (IN)
                         net (fo=0)                   0.000     4.700    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     5.515 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.194    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.307 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.342     8.649    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X6Y66          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[25]/C
                         clock pessimism              0.251     8.900    
                         clock uncertainty           -0.035     8.865    
    SLICE_X6Y66          FDRE (Setup_fdre_C_D)        0.073     8.938    dut_implementacion/descifrador/oB_decipher_reg[25]
  -------------------------------------------------------------------
                         required time                          8.938    
                         arrival time                          -8.672    
  -------------------------------------------------------------------
                         slack                                  0.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/S/oS_sub_i_prima_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/S_RAM/ram_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.128ns (31.608%)  route 0.277ns (68.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.550     1.407    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.100     1.507 r  dut_implementacion/expander/S/oS_sub_i_prima_reg[16]/Q
                         net (fo=1, routed)           0.134     1.641    dut_implementacion/expander/S/oS_sub_i_prima_reg_n_0_[16]
    SLICE_X8Y55                                                       r  dut_implementacion/expander/S/ram_reg_i_26__0/I3
    SLICE_X8Y55          LUT4 (Prop_lut4_I3_O)        0.028     1.669 r  dut_implementacion/expander/S/ram_reg_i_26__0/O
                         net (fo=1, routed)           0.143     1.812    dut_implementacion/S_RAM/DIADI[16]
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.784     1.956    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.502     1.455    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     1.751    dut_implementacion/S_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/S/oS_sub_i_prima_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/S_RAM/ram_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.266%)  route 0.281ns (68.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.549     1.406    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X9Y60          FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.100     1.506 r  dut_implementacion/expander/S/oS_sub_i_prima_reg[27]/Q
                         net (fo=1, routed)           0.128     1.634    dut_implementacion/expander/S/oS_sub_i_prima_reg_n_0_[27]
    SLICE_X11Y60                                                      r  dut_implementacion/expander/S/ram_reg_i_15__0/I3
    SLICE_X11Y60         LUT4 (Prop_lut4_I3_O)        0.028     1.662 r  dut_implementacion/expander/S/ram_reg_i_15__0/O
                         net (fo=1, routed)           0.154     1.816    dut_implementacion/S_RAM/DIADI[27]
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.784     1.956    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.502     1.455    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.296     1.751    dut_implementacion/S_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/mixer/oS_sub_i_prima_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/S_RAM/ram_reg/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.146ns (31.705%)  route 0.314ns (68.295%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.549     1.406    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X12Y57         FDRE                                         r  dut_implementacion/expander/mixer/oS_sub_i_prima_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y57         FDRE (Prop_fdre_C_Q)         0.118     1.524 r  dut_implementacion/expander/mixer/oS_sub_i_prima_reg[30]/Q
                         net (fo=3, routed)           0.171     1.695    dut_implementacion/expander/S/Q[30]
    SLICE_X8Y57                                                       r  dut_implementacion/expander/S/ram_reg_i_12__0/I0
    SLICE_X8Y57          LUT4 (Prop_lut4_I0_O)        0.028     1.723 r  dut_implementacion/expander/S/ram_reg_i_12__0/O
                         net (fo=1, routed)           0.143     1.867    dut_implementacion/S_RAM/DIADI[30]
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.784     1.956    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.484     1.473    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.296     1.769    dut_implementacion/S_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.769    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/S/oS_sub_i_prima_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/S_RAM/ram_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.128ns (28.190%)  route 0.326ns (71.810%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.551     1.408    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y56          FDRE (Prop_fdre_C_Q)         0.100     1.508 r  dut_implementacion/expander/S/oS_sub_i_prima_reg[10]/Q
                         net (fo=1, routed)           0.176     1.685    dut_implementacion/expander/S/oS_sub_i_prima_reg_n_0_[10]
    SLICE_X10Y56                                                      r  dut_implementacion/expander/S/ram_reg_i_32__0/I3
    SLICE_X10Y56         LUT4 (Prop_lut4_I3_O)        0.028     1.713 r  dut_implementacion/expander/S/ram_reg_i_32__0/O
                         net (fo=1, routed)           0.150     1.862    dut_implementacion/S_RAM/DIADI[10]
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.784     1.956    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.502     1.455    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.296     1.751    dut_implementacion/S_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/S/oS_sub_i_prima_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/S_RAM/ram_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.128ns (28.112%)  route 0.327ns (71.888%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.407ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.550     1.407    dut_implementacion/expander/S/clk_IBUF_BUFG
    SLICE_X9Y57          FDRE                                         r  dut_implementacion/expander/S/oS_sub_i_prima_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y57          FDRE (Prop_fdre_C_Q)         0.100     1.507 r  dut_implementacion/expander/S/oS_sub_i_prima_reg[15]/Q
                         net (fo=1, routed)           0.129     1.636    dut_implementacion/expander/S/oS_sub_i_prima_reg_n_0_[15]
    SLICE_X8Y56                                                       r  dut_implementacion/expander/S/ram_reg_i_27__0/I3
    SLICE_X8Y56          LUT4 (Prop_lut4_I3_O)        0.028     1.664 r  dut_implementacion/expander/S/ram_reg_i_27__0/O
                         net (fo=1, routed)           0.198     1.863    dut_implementacion/S_RAM/DIADI[15]
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.784     1.956    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y11         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg/CLKARDCLK
                         clock pessimism             -0.502     1.455    
    RAMB36_X0Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.296     1.751    dut_implementacion/S_RAM/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.751    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 iA_cipher_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/descifrador/oA_decipher_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.582%)  route 0.083ns (39.417%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.580     1.437    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  iA_cipher_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.100     1.537 r  iA_cipher_reg[0]/Q
                         net (fo=1, routed)           0.083     1.621    dut_implementacion/descifrador/iA_cipher_reg[31][0]
    SLICE_X6Y56                                                       r  dut_implementacion/descifrador/oA_decipher[0]_i_1/I4
    SLICE_X6Y56          LUT5 (Prop_lut5_I4_O)        0.028     1.649 r  dut_implementacion/descifrador/oA_decipher[0]_i_1/O
                         net (fo=1, routed)           0.000     1.649    dut_implementacion/descifrador/oA_decipher_nxt[0]
    SLICE_X6Y56          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.782     1.955    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X6Y56          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[0]/C
                         clock pessimism             -0.507     1.448    
    SLICE_X6Y56          FDRE (Hold_fdre_C_D)         0.087     1.535    dut_implementacion/descifrador/oA_decipher_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.535    
                         arrival time                           1.649    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/mixer/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/ff1/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.118ns (39.573%)  route 0.180ns (60.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.633     1.490    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  dut_implementacion/expander/mixer/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.118     1.608 r  dut_implementacion/expander/mixer/oDone_reg/Q
                         net (fo=4, routed)           0.180     1.789    dut_implementacion/ff1/keyExpanderDone
    SLICE_X7Y52          FDRE                                         r  dut_implementacion/ff1/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.783     1.956    dut_implementacion/ff1/clk_IBUF_BUFG
    SLICE_X7Y52          FDRE                                         r  dut_implementacion/ff1/Q_reg[0]/C
                         clock pessimism             -0.324     1.632    
    SLICE_X7Y52          FDRE (Hold_fdre_C_D)         0.040     1.672    dut_implementacion/ff1/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/mixer/FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/expander/mixer/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.840%)  route 0.193ns (60.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.324ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.633     1.490    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X7Y49          FDRE                                         r  dut_implementacion/expander/mixer/FSM_sequential_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y49          FDRE (Prop_fdre_C_Q)         0.100     1.590 r  dut_implementacion/expander/mixer/FSM_sequential_state_reg[2]/Q
                         net (fo=44, routed)          0.193     1.784    dut_implementacion/expander/mixer/out[2]
    SLICE_X7Y50                                                       r  dut_implementacion/expander/mixer/FSM_sequential_state[1]_i_1__1/I1
    SLICE_X7Y50          LUT5 (Prop_lut5_I1_O)        0.028     1.812 r  dut_implementacion/expander/mixer/FSM_sequential_state[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.812    dut_implementacion/expander/mixer/FSM_sequential_state[1]_i_1__1_n_0
    SLICE_X7Y50          FDRE                                         r  dut_implementacion/expander/mixer/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.783     1.956    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X7Y50          FDRE                                         r  dut_implementacion/expander/mixer/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.324     1.632    
    SLICE_X7Y50          FDRE (Hold_fdre_C_D)         0.060     1.692    dut_implementacion/expander/mixer/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.692    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dut_implementacion/descifrador/oB_decipher_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.192ns  (logic 0.128ns (66.789%)  route 0.064ns (33.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.575     1.432    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X4Y66          FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.100     1.532 r  dut_implementacion/descifrador/oB_decipher_reg[24]/Q
                         net (fo=5, routed)           0.064     1.596    dut_implementacion/descifrador/oB_decipher[24]
    SLICE_X5Y66                                                       r  dut_implementacion/descifrador/serial_port_out[24]_i_1/I0
    SLICE_X5Y66          LUT6 (Prop_lut6_I0_O)        0.028     1.624 r  dut_implementacion/descifrador/serial_port_out[24]_i_1/O
                         net (fo=1, routed)           0.000     1.624    dut_implementacion_n_8
    SLICE_X5Y66          FDRE                                         r  serial_port_out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.775     1.948    clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  serial_port_out_reg[24]/C
                         clock pessimism             -0.505     1.443    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.061     1.504    serial_port_out_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/mixer/B_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            dut_implementacion/expander/mixer/rSumTemp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.175ns (75.994%)  route 0.055ns (24.006%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.924ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.551     1.408    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X17Y51         FDRE                                         r  dut_implementacion/expander/mixer/B_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y51         FDRE (Prop_fdre_C_Q)         0.100     1.508 r  dut_implementacion/expander/mixer/B_reg[5]/Q
                         net (fo=1, routed)           0.055     1.564    dut_implementacion/expander/mixer/B[5]
    SLICE_X16Y51                                                      r  dut_implementacion/expander/mixer/rSumTemp[7]_i_4/I1
    SLICE_X16Y51         LUT2 (Prop_lut2_I1_O)        0.028     1.592 r  dut_implementacion/expander/mixer/rSumTemp[7]_i_4/O
                         net (fo=1, routed)           0.000     1.592    dut_implementacion/expander/mixer/rSumTemp[7]_i_4_n_0
    SLICE_X16Y51                                                      r  dut_implementacion/expander/mixer/rSumTemp_reg[7]_i_1/S[1]
    SLICE_X16Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     1.639 r  dut_implementacion/expander/mixer/rSumTemp_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.639    dut_implementacion/expander/mixer/rSumTemp0[5]
    SLICE_X16Y51         FDRE                                         r  dut_implementacion/expander/mixer/rSumTemp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.751     1.924    dut_implementacion/expander/mixer/clk_IBUF_BUFG
    SLICE_X16Y51         FDRE                                         r  dut_implementacion/expander/mixer/rSumTemp_reg[5]/C
                         clock pessimism             -0.505     1.419    
    SLICE_X16Y51         FDRE (Hold_fdre_C_D)         0.092     1.511    dut_implementacion/expander/mixer/rSumTemp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.350 }
Period(ns):         4.700
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         4.700       2.517      RAMB36_X0Y9    dut_implementacion/L_RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         4.700       2.517      RAMB36_X0Y9    dut_implementacion/L_RAM/ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         4.700       2.517      RAMB36_X0Y11   dut_implementacion/S_RAM/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         4.700       2.517      RAMB36_X0Y11   dut_implementacion/S_RAM/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         4.700       3.100      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         4.700       3.950      SLICE_X13Y52   dut_implementacion/expander/mixer/A_reg[8]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.700       3.950      SLICE_X6Y52    dut_implementacion/expander/mixer/oS_address_reg[2]/C
Min Period        n/a     FDSE/C              n/a            0.750         4.700       3.950      SLICE_X6Y52    dut_implementacion/expander/mixer/oS_address_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.700       3.950      SLICE_X2Y13    dut_implementacion/key_RAM/q_a_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         4.700       3.950      SLICE_X2Y13    dut_implementacion/key_RAM/q_a_reg[2]/C
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y13    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.350       1.440      SLICE_X2Y14    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.290ns  (logic 2.780ns (52.556%)  route 2.510ns (47.444%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.400     4.176    clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  serial_port_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.308     4.484 r  serial_port_out_reg[3]/Q
                         net (fo=1, routed)           2.510     6.994    serial_port_out_OBUF[3]
    T25                                                               r  serial_port_out_OBUF[3]_inst/I
    T25                  OBUF (Prop_obuf_I_O)         2.472     9.466 r  serial_port_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.466    serial_port_out[3]
    T25                                                               r  serial_port_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.119ns  (logic 2.779ns (54.291%)  route 2.340ns (45.709%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.458     4.234    clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  serial_port_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.308     4.542 r  serial_port_out_reg[6]/Q
                         net (fo=1, routed)           2.340     6.882    serial_port_out_OBUF[6]
    R22                                                               r  serial_port_out_OBUF[6]_inst/I
    R22                  OBUF (Prop_obuf_I_O)         2.471     9.353 r  serial_port_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.353    serial_port_out[6]
    R22                                                               r  serial_port_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.077ns  (logic 2.765ns (54.460%)  route 2.312ns (45.540%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.458     4.234    clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  serial_port_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.308     4.542 r  serial_port_out_reg[7]/Q
                         net (fo=1, routed)           2.312     6.854    serial_port_out_OBUF[7]
    P21                                                               r  serial_port_out_OBUF[7]_inst/I
    P21                  OBUF (Prop_obuf_I_O)         2.457     9.311 r  serial_port_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.311    serial_port_out[7]
    P21                                                               r  serial_port_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.077ns  (logic 2.734ns (53.846%)  route 2.343ns (46.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.458     4.234    clk_IBUF_BUFG
    SLICE_X5Y57          FDRE                                         r  serial_port_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.269     4.503 r  serial_port_out_reg[0]/Q
                         net (fo=1, routed)           2.343     6.846    serial_port_out_OBUF[0]
    T22                                                               r  serial_port_out_OBUF[0]_inst/I
    T22                  OBUF (Prop_obuf_I_O)         2.465     9.311 r  serial_port_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.311    serial_port_out[0]
    T22                                                               r  serial_port_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.023ns  (logic 2.766ns (55.067%)  route 2.257ns (44.933%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.458     4.234    clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  serial_port_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.308     4.542 r  serial_port_out_reg[8]/Q
                         net (fo=1, routed)           2.257     6.799    serial_port_out_OBUF[8]
    R21                                                               r  serial_port_out_OBUF[8]_inst/I
    R21                  OBUF (Prop_obuf_I_O)         2.458     9.256 r  serial_port_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.256    serial_port_out[8]
    R21                                                               r  serial_port_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.062ns  (logic 2.777ns (54.865%)  route 2.285ns (45.135%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.400     4.176    clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  serial_port_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.308     4.484 r  serial_port_out_reg[5]/Q
                         net (fo=1, routed)           2.285     6.769    serial_port_out_OBUF[5]
    R23                                                               r  serial_port_out_OBUF[5]_inst/I
    R23                  OBUF (Prop_obuf_I_O)         2.469     9.238 r  serial_port_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.238    serial_port_out[5]
    R23                                                               r  serial_port_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.998ns  (logic 2.792ns (55.852%)  route 2.207ns (44.148%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.457     4.233    clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  serial_port_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.308     4.541 r  serial_port_out_reg[13]/Q
                         net (fo=1, routed)           2.207     6.747    serial_port_out_OBUF[13]
    M22                                                               r  serial_port_out_OBUF[13]_inst/I
    M22                  OBUF (Prop_obuf_I_O)         2.484     9.231 r  serial_port_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     9.231    serial_port_out[13]
    M22                                                               r  serial_port_out[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.027ns  (logic 2.762ns (54.952%)  route 2.264ns (45.048%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.401     4.177    clk_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  serial_port_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.308     4.485 r  serial_port_out_reg[2]/Q
                         net (fo=1, routed)           2.264     6.749    serial_port_out_OBUF[2]
    T20                                                               r  serial_port_out_OBUF[2]_inst/I
    T20                  OBUF (Prop_obuf_I_O)         2.454     9.204 r  serial_port_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.204    serial_port_out[2]
    T20                                                               r  serial_port_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.945ns  (logic 2.777ns (56.156%)  route 2.168ns (43.844%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.458     4.234    clk_IBUF_BUFG
    SLICE_X6Y58          FDRE                                         r  serial_port_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y58          FDRE (Prop_fdre_C_Q)         0.308     4.542 r  serial_port_out_reg[4]/Q
                         net (fo=1, routed)           2.168     6.710    serial_port_out_OBUF[4]
    T24                                                               r  serial_port_out_OBUF[4]_inst/I
    T24                  OBUF (Prop_obuf_I_O)         2.469     9.179 r  serial_port_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.179    serial_port_out[4]
    T24                                                               r  serial_port_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.938ns  (logic 2.792ns (56.534%)  route 2.146ns (43.466%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.457     4.233    clk_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  serial_port_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y59          FDRE (Prop_fdre_C_Q)         0.308     4.541 r  serial_port_out_reg[15]/Q
                         net (fo=1, routed)           2.146     6.687    serial_port_out_OBUF[15]
    P20                                                               r  serial_port_out_OBUF[15]_inst/I
    P20                  OBUF (Prop_obuf_I_O)         2.484     9.171 r  serial_port_out_OBUF[15]_inst/O
                         net (fo=0)                   0.000     9.171    serial_port_out[15]
    P20                                                               r  serial_port_out[15] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dut_implementacion/descifrador/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            oDoneDecipher
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.830ns  (logic 1.369ns (74.830%)  route 0.461ns (25.170%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.581     1.438    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X2Y54          FDRE                                         r  dut_implementacion/descifrador/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y54          FDRE (Prop_fdre_C_Q)         0.118     1.556 r  dut_implementacion/descifrador/oDone_reg/Q
                         net (fo=4, routed)           0.461     2.017    oDoneDecipher_OBUF
    N16                                                               r  oDoneDecipher_OBUF_inst/I
    N16                  OBUF (Prop_obuf_I_O)         1.251     3.268 r  oDoneDecipher_OBUF_inst/O
                         net (fo=0)                   0.000     3.268    oDoneDecipher
    N16                                                               r  oDoneDecipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dut_implementacion/cifrador/oDone_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            oDoneCipher
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.446ns (78.611%)  route 0.394ns (21.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.580     1.437    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X6Y53          FDRE                                         r  dut_implementacion/cifrador/oDone_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y53          FDRE (Prop_fdre_C_Q)         0.118     1.555 r  dut_implementacion/cifrador/oDone_reg/Q
                         net (fo=4, routed)           0.394     1.949    oDoneCipher_OBUF
    K25                                                               r  oDoneCipher_OBUF_inst/I
    K25                  OBUF (Prop_obuf_I_O)         1.328     3.277 r  oDoneCipher_OBUF_inst/O
                         net (fo=0)                   0.000     3.277    oDoneCipher
    K25                                                               r  oDoneCipher (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[26]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.966ns  (logic 1.397ns (71.073%)  route 0.569ns (28.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.577     1.434    clk_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  serial_port_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.100     1.534 r  serial_port_out_reg[26]/Q
                         net (fo=1, routed)           0.569     2.103    serial_port_out_OBUF[26]
    P24                                                               r  serial_port_out_OBUF[26]_inst/I
    P24                  OBUF (Prop_obuf_I_O)         1.297     3.400 r  serial_port_out_OBUF[26]_inst/O
                         net (fo=0)                   0.000     3.400    serial_port_out[26]
    P24                                                               r  serial_port_out[26] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.992ns  (logic 1.405ns (70.563%)  route 0.586ns (29.437%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.577     1.434    clk_IBUF_BUFG
    SLICE_X6Y62          FDRE                                         r  serial_port_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y62          FDRE (Prop_fdre_C_Q)         0.118     1.552 r  serial_port_out_reg[20]/Q
                         net (fo=1, routed)           0.586     2.139    serial_port_out_OBUF[20]
    N19                                                               r  serial_port_out_OBUF[20]_inst/I
    N19                  OBUF (Prop_obuf_I_O)         1.287     3.426 r  serial_port_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.426    serial_port_out[20]
    N19                                                               r  serial_port_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.056ns  (logic 1.405ns (68.342%)  route 0.651ns (31.658%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.547     1.404    clk_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  serial_port_out_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.100     1.504 r  serial_port_out_reg[30]/Q
                         net (fo=1, routed)           0.651     2.155    serial_port_out_OBUF[30]
    R26                                                               r  serial_port_out_OBUF[30]_inst/I
    R26                  OBUF (Prop_obuf_I_O)         1.305     3.461 r  serial_port_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.461    serial_port_out[30]
    R26                                                               r  serial_port_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.054ns  (logic 1.405ns (68.425%)  route 0.648ns (31.575%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.550     1.407    clk_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  serial_port_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y57          FDRE (Prop_fdre_C_Q)         0.118     1.525 r  serial_port_out_reg[1]/Q
                         net (fo=1, routed)           0.648     2.174    serial_port_out_OBUF[1]
    R20                                                               r  serial_port_out_OBUF[1]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         1.287     3.461 r  serial_port_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.461    serial_port_out[1]
    R20                                                               r  serial_port_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.408ns (68.023%)  route 0.662ns (31.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.547     1.404    clk_IBUF_BUFG
    SLICE_X9Y64          FDRE                                         r  serial_port_out_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.100     1.504 r  serial_port_out_reg[25]/Q
                         net (fo=1, routed)           0.662     2.166    serial_port_out_OBUF[25]
    N24                                                               r  serial_port_out_OBUF[25]_inst/I
    N24                  OBUF (Prop_obuf_I_O)         1.308     3.475 r  serial_port_out_OBUF[25]_inst/O
                         net (fo=0)                   0.000     3.475    serial_port_out[25]
    N24                                                               r  serial_port_out[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.078ns  (logic 1.430ns (68.788%)  route 0.649ns (31.212%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.547     1.404    clk_IBUF_BUFG
    SLICE_X10Y65         FDRE                                         r  serial_port_out_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y65         FDRE (Prop_fdre_C_Q)         0.118     1.522 r  serial_port_out_reg[29]/Q
                         net (fo=1, routed)           0.649     2.171    serial_port_out_OBUF[29]
    P26                                                               r  serial_port_out_OBUF[29]_inst/I
    P26                  OBUF (Prop_obuf_I_O)         1.312     3.483 r  serial_port_out_OBUF[29]_inst/O
                         net (fo=0)                   0.000     3.483    serial_port_out[29]
    P26                                                               r  serial_port_out[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.430ns (69.485%)  route 0.628ns (30.515%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.575     1.432    clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  serial_port_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.100     1.532 r  serial_port_out_reg[28]/Q
                         net (fo=1, routed)           0.628     2.161    serial_port_out_OBUF[28]
    M25                                                               r  serial_port_out_OBUF[28]_inst/I
    M25                  OBUF (Prop_obuf_I_O)         1.330     3.491 r  serial_port_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.491    serial_port_out[28]
    M25                                                               r  serial_port_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            serial_port_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.064ns  (logic 1.419ns (68.740%)  route 0.645ns (31.260%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.575     1.432    clk_IBUF_BUFG
    SLICE_X5Y66          FDRE                                         r  serial_port_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.100     1.532 r  serial_port_out_reg[24]/Q
                         net (fo=1, routed)           0.645     2.178    serial_port_out_OBUF[24]
    N26                                                               r  serial_port_out_OBUF[24]_inst/I
    N26                  OBUF (Prop_obuf_I_O)         1.319     3.496 r  serial_port_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000     3.496    serial_port_out[24]
    N26                                                               r  serial_port_out[24] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           754 Endpoints
Min Delay           754 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrador/oA_decipher_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 0.872ns (16.053%)  route 4.559ns (83.947%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.892ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.892ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    U20                                                               f  iStartDecipher_IBUF_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.804     0.804 f  iStartDecipher_IBUF_inst/O
                         net (fo=13, routed)          2.625     3.429    dut_implementacion/ff2/iStartDecipher_IBUF
    SLICE_X7Y55                                                       f  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__1/I0
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.068     3.497 r  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__1/O
                         net (fo=119, routed)         1.934     5.431    dut_implementacion/descifrador/SR[0]
    SLICE_X11Y64         FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.285     3.892    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X11Y64         FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[23]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrador/oB_cipher_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 0.868ns (16.026%)  route 4.547ns (83.974%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    T18                                                               f  iStartCipher_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 f  iStartCipher_IBUF_inst/O
                         net (fo=8, routed)           2.730     3.545    dut_implementacion/ff2/iStartCipher_IBUF
    SLICE_X7Y55                                                       f  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.053     3.598 r  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/O
                         net (fo=120, routed)         1.817     5.415    dut_implementacion/cifrador/SR[0]
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.282     3.889    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[28]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrador/oB_cipher_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 0.868ns (16.026%)  route 4.547ns (83.974%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    T18                                                               f  iStartCipher_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 f  iStartCipher_IBUF_inst/O
                         net (fo=8, routed)           2.730     3.545    dut_implementacion/ff2/iStartCipher_IBUF
    SLICE_X7Y55                                                       f  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.053     3.598 r  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/O
                         net (fo=120, routed)         1.817     5.415    dut_implementacion/cifrador/SR[0]
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.282     3.889    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[29]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrador/oB_cipher_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 0.868ns (16.026%)  route 4.547ns (83.974%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    T18                                                               f  iStartCipher_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 f  iStartCipher_IBUF_inst/O
                         net (fo=8, routed)           2.730     3.545    dut_implementacion/ff2/iStartCipher_IBUF
    SLICE_X7Y55                                                       f  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.053     3.598 r  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/O
                         net (fo=120, routed)         1.817     5.415    dut_implementacion/cifrador/SR[0]
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.282     3.889    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[30]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrador/oB_cipher_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.415ns  (logic 0.868ns (16.026%)  route 4.547ns (83.974%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    T18                                                               f  iStartCipher_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 f  iStartCipher_IBUF_inst/O
                         net (fo=8, routed)           2.730     3.545    dut_implementacion/ff2/iStartCipher_IBUF
    SLICE_X7Y55                                                       f  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.053     3.598 r  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/O
                         net (fo=120, routed)         1.817     5.415    dut_implementacion/cifrador/SR[0]
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.282     3.889    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X12Y66         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[31]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrador/oA_decipher_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 0.872ns (16.119%)  route 4.537ns (83.881%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    U20                                                               f  iStartDecipher_IBUF_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.804     0.804 f  iStartDecipher_IBUF_inst/O
                         net (fo=13, routed)          2.625     3.429    dut_implementacion/ff2/iStartDecipher_IBUF
    SLICE_X7Y55                                                       f  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__1/I0
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.068     3.497 r  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__1/O
                         net (fo=119, routed)         1.912     5.409    dut_implementacion/descifrador/SR[0]
    SLICE_X8Y66          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.282     3.889    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X8Y66          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[29]/C

Slack:                    inf
  Source:                 iStartDecipher
                            (input port)
  Destination:            dut_implementacion/descifrador/rAorB_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.409ns  (logic 0.872ns (16.119%)  route 4.537ns (83.881%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.889ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.889ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 f  iStartDecipher (IN)
                         net (fo=0)                   0.000     0.000    iStartDecipher
    U20                                                               f  iStartDecipher_IBUF_inst/I
    U20                  IBUF (Prop_ibuf_I_O)         0.804     0.804 f  iStartDecipher_IBUF_inst/O
                         net (fo=13, routed)          2.625     3.429    dut_implementacion/ff2/iStartDecipher_IBUF
    SLICE_X7Y55                                                       f  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__1/I0
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.068     3.497 r  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__1/O
                         net (fo=119, routed)         1.912     5.409    dut_implementacion/descifrador/SR[0]
    SLICE_X9Y66          FDRE                                         r  dut_implementacion/descifrador/rAorB_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.282     3.889    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X9Y66          FDRE                                         r  dut_implementacion/descifrador/rAorB_reg[29]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrador/oB_cipher_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.355ns  (logic 0.868ns (16.206%)  route 4.487ns (83.794%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    T18                                                               f  iStartCipher_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 f  iStartCipher_IBUF_inst/O
                         net (fo=8, routed)           2.730     3.545    dut_implementacion/ff2/iStartCipher_IBUF
    SLICE_X7Y55                                                       f  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.053     3.598 r  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/O
                         net (fo=120, routed)         1.757     5.355    dut_implementacion/cifrador/SR[0]
    SLICE_X12Y64         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.284     3.891    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[20]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrador/oB_cipher_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.355ns  (logic 0.868ns (16.206%)  route 4.487ns (83.794%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    T18                                                               f  iStartCipher_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 f  iStartCipher_IBUF_inst/O
                         net (fo=8, routed)           2.730     3.545    dut_implementacion/ff2/iStartCipher_IBUF
    SLICE_X7Y55                                                       f  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.053     3.598 r  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/O
                         net (fo=120, routed)         1.757     5.355    dut_implementacion/cifrador/SR[0]
    SLICE_X12Y64         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.284     3.891    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[21]/C

Slack:                    inf
  Source:                 iStartCipher
                            (input port)
  Destination:            dut_implementacion/cifrador/oB_cipher_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.355ns  (logic 0.868ns (16.206%)  route 4.487ns (83.794%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.891ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.891ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  iStartCipher (IN)
                         net (fo=0)                   0.000     0.000    iStartCipher
    T18                                                               f  iStartCipher_IBUF_inst/I
    T18                  IBUF (Prop_ibuf_I_O)         0.815     0.815 f  iStartCipher_IBUF_inst/O
                         net (fo=8, routed)           2.730     3.545    dut_implementacion/ff2/iStartCipher_IBUF
    SLICE_X7Y55                                                       f  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/I0
    SLICE_X7Y55          LUT3 (Prop_lut3_I0_O)        0.053     3.598 r  dut_implementacion/ff2/FSM_sequential_state[3]_i_1__0/O
                         net (fo=120, routed)         1.757     5.355    dut_implementacion/cifrador/SR[0]
    SLICE_X12Y64         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         1.284     3.891    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X12Y64         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[22]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.073ns (18.413%)  route 0.323ns (81.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.396    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.073ns (18.413%)  route 0.323ns (81.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.396    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.073ns (18.413%)  route 0.323ns (81.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.396    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.073ns (18.413%)  route 0.323ns (81.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.396    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.073ns (18.413%)  route 0.323ns (81.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.396    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.073ns (18.413%)  route 0.323ns (81.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.396    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.073ns (18.413%)  route 0.323ns (81.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.396    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.396ns  (logic 0.073ns (18.413%)  route 0.323ns (81.587%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.323     0.396    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y14          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y14          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/CLK

Slack:                    inf
  Source:                 serial_port_in[9]
                            (input port)
  Destination:            iB_cipher_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.128ns (30.464%)  route 0.293ns (69.536%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H24                                               0.000     0.000 r  serial_port_in[9] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[9]
    H24                                                               r  serial_port_in_IBUF[9]_inst/I
    H24                  IBUF (Prop_ibuf_I_O)         0.128     0.128 r  serial_port_in_IBUF[9]_inst/O
                         net (fo=4, routed)           0.293     0.421    serial_port_in_IBUF[9]
    SLICE_X0Y59          FDRE                                         r  iB_cipher_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.782     1.955    clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  iB_cipher_reg[9]/C

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.441ns  (logic 0.073ns (16.570%)  route 0.368ns (83.430%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U19                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    U19                                                               r  iWen_IBUF_inst/I
    U19                  IBUF (Prop_ibuf_I_O)         0.073     0.073 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.368     0.441    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WE
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=707, routed)         0.850     2.023    dut_implementacion/key_RAM/ram_reg_0_15_0_5/WCLK
    SLICE_X2Y13          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA/CLK





