# Digital Inputs and Outputs
## I/O Connector Pinouts
### J2 - Control
| Pin | Name | Pin | Name                  |
|-----|------|-----|-----------------------|
| 2   | NC   | 1   | +3.3 to Glasgow       |
| 4   | Gnd  | 3   | Power Good (not used) |
| 6   | Gnd  | 5   | NC                    |
| 8   | Gnd  | 7   | X LATCH               |
| 10  | Gnd  | 9   | Y LATCH               |
| 12  | Gnd  | 11  | A WRITE               |
| 14  | Gnd  | 13  | A LATCH               |
| 16  | Gnd  | 15  | D CLK                 |
| 18  | GND  | 17  | A CLK                 | 
| 20  | NC   | 19  | NC                    |

### J3 - Data LSB
| Pin | Name | Pin | Name |
|-----|------|-----|------|
| 2   | NC   | 1   | NC   |
| 4   | Gnd  | 3   | D1   |
| 6   | Gnd  | 5   | D2   |
| 8   | Gnd  | 7   | D3   |
| 10  | Gnd  | 9   | D4   |
| 12  | Gnd  | 11  | D5   |
| 14  | Gnd  | 13  | D6   |
| 16  | Gnd  | 15  | D7   |
| 18  | GND  | 17  | D8   | 
| 20  | NC   | 19  | NC   |

### J4 - Data MSB
| Pin | Name | Pin | Name |
|-----|------|-----|------|
| 2   | NC   | 1   | NC   |
| 4   | Gnd  | 3   | D9   |
| 6   | Gnd  | 5   | D10  |
| 8   | Gnd  | 7   | D11  |
| 10  | Gnd  | 9   | D12  |
| 12  | Gnd  | 11  | D13  |
| 14  | Gnd  | 13  | D14  |
| 16  | Gnd  | 15  | D15  |
| 18  | GND  | 17  | D16  | 
| 20  | NC   | 19  | NC   |

## Bus
The OBI data bus is multiplexer and bidirectional, sharing 14 data lines between the X and Y DAC and the ADC. One "bus cycle" consists of latching data for the X DAC, latching data for the Y DAC, and reading data from the ADC latch.

```{eval-rst}
.. wavedrom:: data_bus

    {signal:[
      {name: 'Data Bus', wave: '6.6.3.', data: ['X out', 'Y out', 'A in']},
      ["DAC Control",
        {name: 'DAC Clock', wave: 'hl..H.'},
        {name: 'X Latch', wave: 'lHl...'},
        {name: 'Y Latch', wave: 'l..Hl.'},
      ],
      ["ADC Control",
        {name: 'ADC Clock', wave: 'hl..H.'},
        {name: 'A Latch', wave: 'l...Hl'},
        {name: 'A OE', wave: 'l...H.'},
      ],
    ]}

```


    <!-- {
      signal: 
      	[
          {name: 'FPGA Clock', wave: 'p.......'},
          {name: 'Data Bus', wave: '3.6.5.3.6.5.', data: ['A in', 'X out', 'Y out', 'A in', 'X2 out', 'Y2 out']},
          [
            "DAC Control",
            ["FPGA",
             {name: 'DAC Clock', wave: 'H..l..H..l..H..', node: '......c'},
             {name: 'X DAC Latch', wave: 'l..Hl....Hl.', node: '...a'},
             {name: 'Y DAC Latch', wave: 'l....Hl....H', node: '.....b'},
            ],
             
             ["PCB",
               {name: 'X Latch Q', wave: 'x..6.....6..', node: '...d', data: ['X', 'X2']},
               {name: 'Y Latch Q', wave: 'x....5.....5', node: '.....e', data: ['Y', 'Y2']},
               {name: 'X DAC A', wave: 'x.....6.....6..', node: '......f', data: ['X', 'X2']},
               {name: 'Y DAC A', wave: 'x.....5.....5..', node: '......g', data: ['Y', 'Y2']},
             ],
          ],
          [
            "ADC",
              {name: 'ADC Clock', wave: 'H..l..H..'},
              {name: 'ADC Latch', wave: 'Hl....Hl.'},
              {name: 'ADC OE', wave: 'H.l...H.l'},
            [
              {name: 'ADC D', wave: 'x....5...', data: ['A']},
            ],
          ],
        ],
        edge: ['a~d', 'b~e','c~g', 'c~f']
        } -->