module partsel_00906(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire [3:25] x4;
  wire [3:26] x5;
  wire [4:24] x6;
  wire signed [2:28] x7;
  wire signed [1:28] x8;
  wire [1:27] x9;
  wire signed [28:0] x10;
  wire [24:1] x11;
  wire signed [4:28] x12;
  wire [27:0] x13;
  wire [5:27] x14;
  wire signed [3:30] x15;
  output [127:0] y;
  wire signed [31:0] y0;
  wire signed [31:0] y1;
  wire [31:0] y2;
  wire [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [25:4] p0 = 221234973;
  localparam [3:25] p1 = 451900060;
  localparam [31:4] p2 = 239680255;
  localparam [28:5] p3 = 689224215;
  assign x4 = x3[14 + s1];
  assign x5 = p1;
  assign x6 = (p2[16 +: 3] & (ctrl[2] && !ctrl[2] && !ctrl[1] ? (((p2 ^ (p2[12 -: 4] - p3)) + (x4[18 +: 4] ^ x4)) + p1[16 + s1 -: 2]) : ({2{(x0[22] + (p3[7 + s2] ^ x2[13 -: 3]))}} - ((x5[12 +: 4] ^ x1[14 +: 2]) - ((x5[19] - p0[18 + s0 +: 4]) + x1[10 + s3])))));
  assign x7 = x6[31 + s1 +: 5];
  assign x8 = (({2{((p2[18 -: 2] ^ (p1[13 +: 2] + x3[21 + s2 -: 2])) - p0[9])}} - (x4 - (ctrl[1] || ctrl[3] && !ctrl[0] ? (p3[15 + s3 -: 7] + x2) : {(p3[4 + s1] + p1[16 +: 3]), p3}))) ^ x5[17]);
  assign x9 = {x8[9], (p1[12 + s1] ^ x3)};
  assign x10 = (x1[11 + s2 -: 1] ^ x9[10 + s3 +: 7]);
  assign x11 = (({{(p0[4 + s2] ^ x5), p0[6 + s2]}, (p0[15] ^ (ctrl[1] || !ctrl[1] || ctrl[3] ? (x3[12 + s2] ^ (x6[17 +: 4] | x2)) : x2))} + (p1[20 -: 1] - x3[21 -: 1])) | (p2[10] ^ x7[20 -: 3]));
  assign x12 = p0;
  assign x13 = (!ctrl[2] || ctrl[2] || ctrl[1] ? {2{((x8 + (((p1[8 + s3 +: 8] & p1[7 + s1 +: 5]) | x9[15 + s2 +: 3]) - (x2[23 + s3 -: 8] & p2[14 +: 3]))) ^ p2[19 + s0])}} : (x6[1 + s2 +: 5] + p1[10 + s3]));
  assign x14 = x1[9];
  assign x15 = p1[12 -: 1];
  assign y0 = x0[19 + s0];
  assign y1 = {2{{{{2{(ctrl[2] || !ctrl[2] && !ctrl[1] ? x9 : x5[18 +: 3])}}, x5[17 + s2]}, ({2{(x14[5 + s2] + p3[26 + s2 -: 2])}} & x4)}}};
  assign y2 = p2;
  assign y3 = p3[14 + s3];
endmodule
