

================================================================
== Vitis HLS Report for 'model_array'
================================================================
* Date:           Sun Oct 20 17:38:08 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        accelerator
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.30 ns|  8.001 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  90.909 ns|  90.909 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    6|       -|      -|    -|
|Expression       |        -|    -|       0|    421|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   16|       0|    120|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     841|    288|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   22|     841|    829|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    6|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_16s_16s_25_1_1_U24  |mul_16s_16s_25_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_25_1_1_U26  |mul_16s_16s_25_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_25_1_1_U27  |mul_16s_16s_25_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_25_1_1_U28  |mul_16s_16s_25_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U21  |mul_16s_16s_32_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U22  |mul_16s_16s_32_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U23  |mul_16s_16s_32_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_16s_32_1_1_U25  |mul_16s_16s_32_1_1  |        0|   1|  0|   5|    0|
    |mul_32s_7s_34_1_1_U17   |mul_32s_7s_34_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_7s_34_1_1_U18   |mul_32s_7s_34_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_7s_34_1_1_U19   |mul_32s_7s_34_1_1   |        0|   2|  0|  20|    0|
    |mul_32s_7s_34_1_1_U20   |mul_32s_7s_34_1_1   |        0|   2|  0|  20|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|  16|  0| 120|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_16s_25ns_25_4_1_U30  |mac_muladd_16s_16s_25ns_25_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_25ns_25_4_1_U31  |mac_muladd_16s_16s_25ns_25_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_25ns_25_4_1_U32  |mac_muladd_16s_16s_25ns_25_4_1  |  i0 + i1 * i2|
    |mac_muladd_16s_16s_25ns_25_4_1_U33  |mac_muladd_16s_16s_25ns_25_4_1  |  i0 + i1 * i2|
    |mac_mulsub_16s_6ns_25s_25_4_1_U29   |mac_mulsub_16s_6ns_25s_25_4_1   |  i0 - i1 * i2|
    |mac_mulsub_16s_6ns_25s_25_4_1_U34   |mac_mulsub_16s_6ns_25s_25_4_1   |  i0 - i1 * i2|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |add_ln14_1_fu_245_p2                  |         +|   0|  0|  41|          34|          34|
    |add_ln14_2_fu_283_p2                  |         +|   0|  0|  41|          34|          34|
    |add_ln14_3_fu_332_p2                  |         +|   0|  0|  41|          34|          34|
    |add_ln14_fu_179_p2                    |         +|   0|  0|  41|          34|          34|
    |add_ln29_1_fu_537_p2                  |         +|   0|  0|  23|          16|          16|
    |add_ln29_fu_496_p2                    |         +|   0|  0|  23|          16|          16|
    |cmp_i_i_fu_348_p2                     |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln11_1_fu_360_p2                 |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln11_fu_354_p2                   |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln12_1_fu_560_p2                 |      icmp|   0|  0|  23|          16|           1|
    |icmp_ln12_fu_519_p2                   |      icmp|   0|  0|  23|          16|           1|
    |agg_result_delta_kmin1_0_0_fu_592_p3  |    select|   0|  0|  16|           1|           1|
    |agg_result_delta_kmin1_1_0_fu_599_p3  |    select|   0|  0|  16|           1|           1|
    |error_1_fu_578_p3                     |    select|   0|  0|  16|           1|          16|
    |error_3_fu_585_p3                     |    select|   0|  0|  16|           1|          16|
    |output_2_fu_566_p3                    |    select|   0|  0|  15|           1|          15|
    |output_3_fu_525_p3                    |    select|   0|  0|  15|           1|          15|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 421|         255|         239|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |cmp_i_i_reg_809                     |   1|   0|    1|          0|
    |icmp_ln11_1_reg_820                 |   1|   0|    1|          0|
    |icmp_ln11_reg_815                   |   1|   0|    1|          0|
    |p_read101_reg_735                   |  16|   0|   16|          0|
    |p_read_1_reg_718                    |  16|   0|   16|          0|
    |p_read_4_reg_723                    |  16|   0|   16|          0|
    |p_read_5_reg_729                    |  16|   0|   16|          0|
    |sext_ln12_4_reg_760                 |  25|   0|   25|          0|
    |sext_ln13_2_reg_745                 |  25|   0|   25|          0|
    |tmp_1_reg_830                       |  16|   0|   16|          0|
    |tmp_2_reg_835                       |  16|   0|   16|          0|
    |tmp_3_reg_799                       |  16|   0|   16|          0|
    |tmp_3_reg_799_pp0_iter1_reg         |  16|   0|   16|          0|
    |tmp_reg_825                         |  16|   0|   16|          0|
    |weight_out_weight_change_1_reg_772  |  16|   0|   16|          0|
    |weight_out_weight_change_2_reg_788  |  16|   0|   16|          0|
    |weight_out_weight_change_3_reg_804  |  16|   0|   16|          0|
    |weight_out_weight_change_reg_750    |  16|   0|   16|          0|
    |cmp_i_i_reg_809                     |  64|  32|    1|          0|
    |icmp_ln11_1_reg_820                 |  64|  32|    1|          0|
    |icmp_ln11_reg_815                   |  64|  32|    1|          0|
    |p_read_4_reg_723                    |  64|  32|   16|          0|
    |p_read_5_reg_729                    |  64|  32|   16|          0|
    |weight_out_weight_change_1_reg_772  |  64|  32|   16|          0|
    |weight_out_weight_change_2_reg_788  |  64|  32|   16|          0|
    |weight_out_weight_change_3_reg_804  |  64|  32|   16|          0|
    |weight_out_weight_change_reg_750    |  64|  32|   16|          0|
    +------------------------------------+----+----+-----+-----------+
    |Total                               | 841| 288|  364|          0|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|   model_array|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|   model_array|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|   model_array|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|   model_array|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|   model_array|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|   model_array|  return value|
|ap_ce        |   in|    1|  ap_ctrl_hs|   model_array|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|   model_array|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|   model_array|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|   model_array|  return value|
|ap_return_3  |  out|   16|  ap_ctrl_hs|   model_array|  return value|
|ap_return_4  |  out|   16|  ap_ctrl_hs|   model_array|  return value|
|ap_return_5  |  out|   16|  ap_ctrl_hs|   model_array|  return value|
|ap_return_6  |  out|   16|  ap_ctrl_hs|   model_array|  return value|
|ap_return_7  |  out|   16|  ap_ctrl_hs|   model_array|  return value|
|ap_return_8  |  out|   16|  ap_ctrl_hs|   model_array|  return value|
|ap_return_9  |  out|   16|  ap_ctrl_hs|   model_array|  return value|
|p_read10     |   in|   16|     ap_none|      p_read10|        scalar|
|p_read29     |   in|   16|     ap_none|      p_read29|        scalar|
|p_read30     |   in|   16|     ap_none|      p_read30|        scalar|
|p_read31     |   in|   16|     ap_none|      p_read31|        scalar|
|p_read32     |   in|   16|     ap_none|      p_read32|        scalar|
|p_read33     |   in|   16|     ap_none|      p_read33|        scalar|
|p_read34     |   in|   16|     ap_none|      p_read34|        scalar|
|p_read35     |   in|   16|     ap_none|      p_read35|        scalar|
|p_read36     |   in|   16|     ap_none|      p_read36|        scalar|
|p_read37     |   in|   16|     ap_none|      p_read37|        scalar|
|training     |   in|   16|     ap_none|      training|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 1
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 8.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%training_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %training"   --->   Operation 5 'read' 'training_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read37"   --->   Operation 6 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read36"   --->   Operation 7 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read35"   --->   Operation 8 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read34"   --->   Operation 9 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read33"   --->   Operation 10 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_5 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read32"   --->   Operation 11 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read_6 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read31"   --->   Operation 12 'read' 'p_read_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read303 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read30"   --->   Operation 13 'read' 'p_read303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read_7 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read29"   --->   Operation 14 'read' 'p_read_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read101 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read10"   --->   Operation 15 'read' 'p_read101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %p_read_1"   --->   Operation 16 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln12 = sext i16 %p_read_1" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 17 'sext' 'sext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln13 = sext i16 %p_read_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 18 'sext' 'sext_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln13_2 = sext i16 %p_read_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 19 'sext' 'sext_ln13_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.91ns)   --->   "%mul_ln14 = mul i32 %sext_ln13, i32 %conv_i_i" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 20 'mul' 'mul_ln14' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sext_ln14 = sext i32 %mul_ln14" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 21 'sext' 'sext_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read101, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 22 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.88ns)   --->   "%mul_ln14_1 = mul i34 %sext_ln14, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 23 'mul' 'mul_ln14_1' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (1.21ns)   --->   "%add_ln14 = add i34 %shl_ln, i34 %mul_ln14_1" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 24 'add' 'add_ln14' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weight_out_weight_change = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 25 'partselect' 'weight_out_weight_change' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln13_1 = sext i16 %p_read_2" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 26 'sext' 'sext_ln13_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (2.91ns)   --->   "%mul_ln14_2 = mul i32 %sext_ln13_1, i32 %conv_i_i" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 27 'mul' 'mul_ln14_2' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln24 = sext i32 %mul_ln14_2" [../array.cpp:24]   --->   Operation 28 'sext' 'sext_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [3/3] (1.08ns) (grouped into DSP with root node sub_ln30)   --->   "%mul_ln30 = mul i23 %sext_ln12, i23 51" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 29 'mul' 'mul_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %p_read"   --->   Operation 30 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln12_3 = sext i16 %p_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 31 'sext' 'sext_ln12_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.91ns)   --->   "%mul_ln14_3 = mul i32 %conv_i_i_1, i32 %sext_ln13" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 32 'mul' 'mul_ln14_3' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln24_1 = sext i32 %mul_ln14_3" [../array.cpp:24]   --->   Operation 33 'sext' 'sext_ln24_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln12_4 = sext i16 %p_read_7" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 34 'sext' 'sext_ln12_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sext_ln13_3 = sext i16 %p_read_2" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 35 'sext' 'sext_ln13_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [3/3] (1.08ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i25 %sext_ln12_4, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 36 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%shl_ln14_1 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_7, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 37 'bitconcatenate' 'shl_ln14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.88ns)   --->   "%mul_ln14_4 = mul i34 %sext_ln24, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 38 'mul' 'mul_ln14_4' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.21ns)   --->   "%add_ln14_1 = add i34 %shl_ln14_1, i34 %mul_ln14_4" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 39 'add' 'add_ln14_1' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%weight_out_weight_change_1 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_1, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 40 'partselect' 'weight_out_weight_change_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln12_5 = sext i16 %p_read303" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 41 'sext' 'sext_ln12_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln12_6 = sext i16 %p_read" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 42 'sext' 'sext_ln12_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [3/3] (1.08ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i25 %sext_ln12_5, i25 %sext_ln12_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 43 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (2.91ns)   --->   "%mul_ln13_2 = mul i25 %sext_ln12_5, i25 %sext_ln13_2" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 44 'mul' 'mul_ln13_2' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln14_2 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read303, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 45 'bitconcatenate' 'shl_ln14_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (3.88ns)   --->   "%mul_ln14_5 = mul i34 %sext_ln24_1, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 46 'mul' 'mul_ln14_5' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.21ns)   --->   "%add_ln14_2 = add i34 %shl_ln14_2, i34 %mul_ln14_5" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 47 'add' 'add_ln14_2' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%weight_out_weight_change_2 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_2, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 48 'partselect' 'weight_out_weight_change_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln12_7 = sext i16 %p_read_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 49 'sext' 'sext_ln12_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [3/3] (1.08ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i25 %sext_ln12_7, i25 %sext_ln12_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 50 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln13_2, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 51 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [3/3] (1.08ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln12_7, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 52 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (2.91ns)   --->   "%mul_ln14_6 = mul i32 %conv_i_i_1, i32 %sext_ln13_1" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 53 'mul' 'mul_ln14_6' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln14_1 = sext i32 %mul_ln14_6" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 54 'sext' 'sext_ln14_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln14_3 = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i16.i18, i16 %p_read_6, i18 0" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 55 'bitconcatenate' 'shl_ln14_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (3.88ns)   --->   "%mul_ln14_7 = mul i34 %sext_ln14_1, i34 17179869133" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 56 'mul' 'mul_ln14_7' <Predicate = true> <Delay = 3.88> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.88> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (1.21ns)   --->   "%add_ln14_3 = add i34 %shl_ln14_3, i34 %mul_ln14_7" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 57 'add' 'add_ln14_3' <Predicate = true> <Delay = 1.21> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%weight_out_weight_change_3 = partselect i16 @_ssdm_op_PartSelect.i16.i34.i32.i32, i34 %add_ln14_3, i32 18, i32 33" [../weight_pe.cpp:14->../array.cpp:24]   --->   Operation 58 'partselect' 'weight_out_weight_change_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [3/3] (1.08ns) (grouped into DSP with root node sub_ln30_1)   --->   "%mul_ln30_1 = mul i23 %sext_ln12_3, i23 51" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 59 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 60 [1/1] (1.01ns)   --->   "%cmp_i_i = icmp_eq  i16 %training_read, i16 0"   --->   Operation 60 'icmp' 'cmp_i_i' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (1.01ns)   --->   "%icmp_ln11 = icmp_sgt  i16 %p_read_3, i16 0" [../error_pe.cpp:11->../array.cpp:46]   --->   Operation 61 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.01ns)   --->   "%icmp_ln11_1 = icmp_sgt  i16 %p_read_2, i16 0" [../error_pe.cpp:11->../array.cpp:46]   --->   Operation 62 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.91>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln12_1 = sext i16 %p_read101" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 63 'sext' 'sext_ln12_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln12_2 = sext i16 %p_read_1" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 64 'sext' 'sext_ln12_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (2.91ns)   --->   "%mul_ln12 = mul i25 %sext_ln12_1, i25 %sext_ln12_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 65 'mul' 'mul_ln12' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (2.91ns)   --->   "%mul_ln13 = mul i25 %sext_ln12_1, i25 %sext_ln13_2" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 66 'mul' 'mul_ln13' <Predicate = true> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%tmp = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln13, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 67 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/3] (1.08ns) (grouped into DSP with root node sub_ln30)   --->   "%mul_ln30 = mul i23 %sext_ln12, i23 51" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 68 'mul' 'mul_ln30' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln12, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 69 'partselect' 'tmp_1' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (2.91ns)   --->   "%mul_ln12_1 = mul i25 %sext_ln12_4, i25 %sext_ln12_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 70 'mul' 'mul_ln12_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 2.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [2/3] (1.08ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i25 %sext_ln12_4, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 71 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [2/3] (1.08ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i25 %sext_ln12_5, i25 %sext_ln12_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 72 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %mul_ln12_1, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 73 'partselect' 'tmp_2' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.00>
ST_2 : Operation 74 [2/3] (1.08ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i25 %sext_ln12_7, i25 %sext_ln12_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 74 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 75 [2/3] (1.08ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln12_7, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 75 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [2/3] (1.08ns) (grouped into DSP with root node sub_ln30_1)   --->   "%mul_ln30_1 = mul i23 %sext_ln12_3, i23 51" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 76 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 1.08> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 0.83>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp, i9 0" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 77 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node sub_ln30)   --->   "%mul_ln30 = mul i23 %sext_ln12, i23 51" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 78 'mul' 'mul_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into DSP with root node sub_ln30)   --->   "%sext_ln30 = sext i23 %mul_ln30" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 79 'sext' 'sext_ln30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_1, i9 0" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 80 'bitconcatenate' 'shl_ln2' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.00>
ST_3 : Operation 81 [1/3] (0.00ns) (grouped into DSP with root node add_ln13)   --->   "%mul_ln13_1 = mul i25 %sext_ln12_4, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 81 'mul' 'mul_ln13_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 82 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13 = add i25 %shl_ln1, i25 %mul_ln13_1" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 82 'add' 'add_ln13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 83 [1/3] (0.00ns) (grouped into DSP with root node add_ln12)   --->   "%mul_ln12_2 = mul i25 %sext_ln12_5, i25 %sext_ln12_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 83 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 84 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12 = add i25 %shl_ln2, i25 %mul_ln12_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 84 'add' 'add_ln12' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%shl_ln12_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_2, i9 0" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 85 'bitconcatenate' 'shl_ln12_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.00>
ST_3 : Operation 86 [1/3] (0.00ns) (grouped into DSP with root node add_ln12_1)   --->   "%mul_ln12_3 = mul i25 %sext_ln12_7, i25 %sext_ln12_6" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 86 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 87 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12_1 = add i25 %shl_ln12_1, i25 %mul_ln12_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 87 'add' 'add_ln12_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%shl_ln13_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %tmp_3, i9 0" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 88 'bitconcatenate' 'shl_ln13_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/3] (0.00ns) (grouped into DSP with root node add_ln13_1)   --->   "%mul_ln13_3 = mul i25 %sext_ln12_7, i25 %sext_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 89 'mul' 'mul_ln13_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 90 [2/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13_1 = add i25 %shl_ln13_1, i25 %mul_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 90 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %p_read_5, i9 0" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 91 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln30 = sub i25 %shl_ln3, i25 %sext_ln30" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 92 'sub' 'sub_ln30' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/3] (0.00ns) (grouped into DSP with root node sub_ln30_1)   --->   "%mul_ln30_1 = mul i23 %sext_ln12_3, i23 51" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 93 'mul' 'mul_ln30_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%shl_ln30_1 = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %p_read_4, i9 0" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 94 'bitconcatenate' 'shl_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into DSP with root node sub_ln30_1)   --->   "%sext_ln30_1 = sext i23 %mul_ln30_1" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 95 'sext' 'sext_ln30_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [2/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln30_1 = sub i25 %shl_ln30_1, i25 %sext_ln30_1" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 96 'sub' 'sub_ln30_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.33>
ST_4 : Operation 97 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13 = add i25 %shl_ln1, i25 %mul_ln13_1" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 97 'add' 'add_ln13' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln13, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 98 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12 = add i25 %shl_ln2, i25 %mul_ln12_2" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 99 'add' 'add_ln12' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%weight_out_sum_delta_out = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln12, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 100 'partselect' 'weight_out_sum_delta_out' <Predicate = (icmp_ln11 & !cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 101 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln12_1 = add i25 %shl_ln12_1, i25 %mul_ln12_3" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 101 'add' 'add_ln12_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%weight_out_sum_delta_out_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln12_1, i32 9, i32 24" [../weight_pe.cpp:12->../array.cpp:24]   --->   Operation 102 'partselect' 'weight_out_sum_delta_out_1' <Predicate = (icmp_ln11_1 & !cmp_i_i)> <Delay = 0.00>
ST_4 : Operation 103 [1/2] (0.83ns) (root node of the DSP)   --->   "%add_ln13_1 = add i25 %shl_ln13_1, i25 %mul_ln13_3" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 103 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%trunc_ln13_2 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %add_ln13_1, i32 9, i32 24" [../weight_pe.cpp:13->../array.cpp:24]   --->   Operation 104 'partselect' 'trunc_ln13_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (1.01ns)   --->   "%add_ln29 = add i16 %trunc_ln, i16 %p_read_5" [../bias_pe.cpp:29->../array.cpp:34]   --->   Operation 105 'add' 'add_ln29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln30 = sub i25 %shl_ln3, i25 %sext_ln30" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 106 'sub' 'sub_ln30' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%omega = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %sub_ln30, i32 9, i32 24" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 107 'partselect' 'omega' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln12_3 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %sub_ln30, i32 9, i32 23" [../act_pe.cpp:12->../array.cpp:38]   --->   Operation 108 'partselect' 'trunc_ln12_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (1.01ns)   --->   "%icmp_ln12 = icmp_sgt  i16 %omega, i16 0" [../act_pe.cpp:12->../array.cpp:38]   --->   Operation 109 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.48ns)   --->   "%output_3 = select i1 %icmp_ln12, i15 %trunc_ln12_3, i15 0" [../act_pe.cpp:12->../array.cpp:38]   --->   Operation 110 'select' 'output_3' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i15 %output_3" [../bias_pe.cpp:29->../array.cpp:34]   --->   Operation 111 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (1.01ns)   --->   "%add_ln29_1 = add i16 %trunc_ln13_2, i16 %p_read_4" [../bias_pe.cpp:29->../array.cpp:34]   --->   Operation 112 'add' 'add_ln29_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/2] (0.83ns) (root node of the DSP)   --->   "%sub_ln30_1 = sub i25 %shl_ln30_1, i25 %sext_ln30_1" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 113 'sub' 'sub_ln30_1' <Predicate = true> <Delay = 0.83> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%omega_1 = partselect i16 @_ssdm_op_PartSelect.i16.i25.i32.i32, i25 %sub_ln30_1, i32 9, i32 24" [../bias_pe.cpp:30->../array.cpp:34]   --->   Operation 114 'partselect' 'omega_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i15 @_ssdm_op_PartSelect.i15.i25.i32.i32, i25 %sub_ln30_1, i32 9, i32 23" [../act_pe.cpp:5->../array.cpp:38]   --->   Operation 115 'partselect' 'trunc_ln5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (1.01ns)   --->   "%icmp_ln12_1 = icmp_sgt  i16 %omega_1, i16 0" [../act_pe.cpp:12->../array.cpp:38]   --->   Operation 116 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.48ns)   --->   "%output_2 = select i1 %icmp_ln12_1, i15 %trunc_ln5, i15 0" [../act_pe.cpp:12->../array.cpp:38]   --->   Operation 117 'select' 'output_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln6 = zext i15 %output_2" [../act_pe.cpp:6->../array.cpp:38]   --->   Operation 118 'zext' 'zext_ln6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_0_0)   --->   "%error_1 = select i1 %icmp_ln11, i16 %weight_out_sum_delta_out, i16 0" [../error_pe.cpp:11->../array.cpp:46]   --->   Operation 119 'select' 'error_1' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node agg_result_delta_kmin1_1_0)   --->   "%error_3 = select i1 %icmp_ln11_1, i16 %weight_out_sum_delta_out_1, i16 0" [../error_pe.cpp:11->../array.cpp:46]   --->   Operation 120 'select' 'error_3' <Predicate = (!cmp_i_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.42ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_0_0 = select i1 %cmp_i_i, i16 0, i16 %error_1" [../error_pe.cpp:11->../array.cpp:46]   --->   Operation 121 'select' 'agg_result_delta_kmin1_0_0' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.42ns) (out node of the LUT)   --->   "%agg_result_delta_kmin1_1_0 = select i1 %cmp_i_i, i16 0, i16 %error_3" [../error_pe.cpp:11->../array.cpp:46]   --->   Operation 122 'select' 'agg_result_delta_kmin1_1_0' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%mrv = insertvalue i160 <undef>, i16 %zext_ln29" [../array.cpp:50]   --->   Operation 123 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i160 %mrv, i16 %zext_ln6" [../array.cpp:50]   --->   Operation 124 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i160 %mrv_1, i16 %agg_result_delta_kmin1_0_0" [../array.cpp:50]   --->   Operation 125 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i160 %mrv_2, i16 %agg_result_delta_kmin1_1_0" [../array.cpp:50]   --->   Operation 126 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i160 %mrv_3, i16 %weight_out_weight_change" [../array.cpp:50]   --->   Operation 127 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i160 %mrv_4, i16 %weight_out_weight_change_1" [../array.cpp:50]   --->   Operation 128 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i160 %mrv_5, i16 %weight_out_weight_change_2" [../array.cpp:50]   --->   Operation 129 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i160 %mrv_6, i16 %weight_out_weight_change_3" [../array.cpp:50]   --->   Operation 130 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i160 %mrv_7, i16 %add_ln29" [../array.cpp:50]   --->   Operation 131 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i160 %mrv_8, i16 %add_ln29_1" [../array.cpp:50]   --->   Operation 132 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%ret_ln50 = ret i160 %mrv_9" [../array.cpp:50]   --->   Operation 133 'ret' 'ret_ln50' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read29]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read30]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read31]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read32]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read33]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read34]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read35]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read36]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read37]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ training]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
training_read              (read          ) [ 00000]
p_read                     (read          ) [ 00000]
p_read_1                   (read          ) [ 01100]
p_read_2                   (read          ) [ 00000]
p_read_3                   (read          ) [ 00000]
p_read_4                   (read          ) [ 01111]
p_read_5                   (read          ) [ 01111]
p_read_6                   (read          ) [ 00000]
p_read303                  (read          ) [ 00000]
p_read_7                   (read          ) [ 00000]
p_read101                  (read          ) [ 01100]
conv_i_i                   (sext          ) [ 00000]
sext_ln12                  (sext          ) [ 01110]
sext_ln13                  (sext          ) [ 00000]
sext_ln13_2                (sext          ) [ 01100]
mul_ln14                   (mul           ) [ 00000]
sext_ln14                  (sext          ) [ 00000]
shl_ln                     (bitconcatenate) [ 00000]
mul_ln14_1                 (mul           ) [ 00000]
add_ln14                   (add           ) [ 00000]
weight_out_weight_change   (partselect    ) [ 01111]
sext_ln13_1                (sext          ) [ 00000]
mul_ln14_2                 (mul           ) [ 00000]
sext_ln24                  (sext          ) [ 00000]
conv_i_i_1                 (sext          ) [ 00000]
sext_ln12_3                (sext          ) [ 01110]
mul_ln14_3                 (mul           ) [ 00000]
sext_ln24_1                (sext          ) [ 00000]
sext_ln12_4                (sext          ) [ 01110]
sext_ln13_3                (sext          ) [ 01110]
shl_ln14_1                 (bitconcatenate) [ 00000]
mul_ln14_4                 (mul           ) [ 00000]
add_ln14_1                 (add           ) [ 00000]
weight_out_weight_change_1 (partselect    ) [ 01111]
sext_ln12_5                (sext          ) [ 01110]
sext_ln12_6                (sext          ) [ 01110]
mul_ln13_2                 (mul           ) [ 00000]
shl_ln14_2                 (bitconcatenate) [ 00000]
mul_ln14_5                 (mul           ) [ 00000]
add_ln14_2                 (add           ) [ 00000]
weight_out_weight_change_2 (partselect    ) [ 01111]
sext_ln12_7                (sext          ) [ 01110]
tmp_3                      (partselect    ) [ 01110]
mul_ln14_6                 (mul           ) [ 00000]
sext_ln14_1                (sext          ) [ 00000]
shl_ln14_3                 (bitconcatenate) [ 00000]
mul_ln14_7                 (mul           ) [ 00000]
add_ln14_3                 (add           ) [ 00000]
weight_out_weight_change_3 (partselect    ) [ 01111]
cmp_i_i                    (icmp          ) [ 01111]
icmp_ln11                  (icmp          ) [ 01111]
icmp_ln11_1                (icmp          ) [ 01111]
sext_ln12_1                (sext          ) [ 00000]
sext_ln12_2                (sext          ) [ 00000]
mul_ln12                   (mul           ) [ 00000]
mul_ln13                   (mul           ) [ 00000]
tmp                        (partselect    ) [ 01010]
tmp_1                      (partselect    ) [ 01010]
mul_ln12_1                 (mul           ) [ 00000]
tmp_2                      (partselect    ) [ 01010]
shl_ln1                    (bitconcatenate) [ 01001]
mul_ln30                   (mul           ) [ 00000]
sext_ln30                  (sext          ) [ 01001]
shl_ln2                    (bitconcatenate) [ 01001]
mul_ln13_1                 (mul           ) [ 01001]
mul_ln12_2                 (mul           ) [ 01001]
shl_ln12_1                 (bitconcatenate) [ 01001]
mul_ln12_3                 (mul           ) [ 01001]
shl_ln13_1                 (bitconcatenate) [ 01001]
mul_ln13_3                 (mul           ) [ 01001]
shl_ln3                    (bitconcatenate) [ 01001]
mul_ln30_1                 (mul           ) [ 00000]
shl_ln30_1                 (bitconcatenate) [ 01001]
sext_ln30_1                (sext          ) [ 01001]
add_ln13                   (add           ) [ 00000]
trunc_ln                   (partselect    ) [ 00000]
add_ln12                   (add           ) [ 00000]
weight_out_sum_delta_out   (partselect    ) [ 00000]
add_ln12_1                 (add           ) [ 00000]
weight_out_sum_delta_out_1 (partselect    ) [ 00000]
add_ln13_1                 (add           ) [ 00000]
trunc_ln13_2               (partselect    ) [ 00000]
add_ln29                   (add           ) [ 00000]
sub_ln30                   (sub           ) [ 00000]
omega                      (partselect    ) [ 00000]
trunc_ln12_3               (partselect    ) [ 00000]
icmp_ln12                  (icmp          ) [ 00000]
output_3                   (select        ) [ 00000]
zext_ln29                  (zext          ) [ 00000]
add_ln29_1                 (add           ) [ 00000]
sub_ln30_1                 (sub           ) [ 00000]
omega_1                    (partselect    ) [ 00000]
trunc_ln5                  (partselect    ) [ 00000]
icmp_ln12_1                (icmp          ) [ 00000]
output_2                   (select        ) [ 00000]
zext_ln6                   (zext          ) [ 00000]
error_1                    (select        ) [ 00000]
error_3                    (select        ) [ 00000]
agg_result_delta_kmin1_0_0 (select        ) [ 00000]
agg_result_delta_kmin1_1_0 (select        ) [ 00000]
mrv                        (insertvalue   ) [ 00000]
mrv_1                      (insertvalue   ) [ 00000]
mrv_2                      (insertvalue   ) [ 00000]
mrv_3                      (insertvalue   ) [ 00000]
mrv_4                      (insertvalue   ) [ 00000]
mrv_5                      (insertvalue   ) [ 00000]
mrv_6                      (insertvalue   ) [ 00000]
mrv_7                      (insertvalue   ) [ 00000]
mrv_8                      (insertvalue   ) [ 00000]
mrv_9                      (insertvalue   ) [ 00000]
ret_ln50                   (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read10">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read10"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read29">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read29"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read30">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read30"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read31">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read31"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read32">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read33">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read33"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read34">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read34"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read35">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read35"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_read36">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read36"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_read37">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read37"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="training">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="training"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i34.i16.i18"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i34.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i16.i9"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="training_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="16" slack="0"/>
<pin id="60" dir="0" index="1" bw="16" slack="0"/>
<pin id="61" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="training_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="p_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="p_read_1_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="16" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_read_2_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="16" slack="0"/>
<pin id="79" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="p_read_3_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="16" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="0"/>
<pin id="85" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_read_4_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="16" slack="0"/>
<pin id="91" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="p_read_5_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="16" slack="0"/>
<pin id="96" dir="0" index="1" bw="16" slack="0"/>
<pin id="97" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_read_6_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="16" slack="0"/>
<pin id="102" dir="0" index="1" bw="16" slack="0"/>
<pin id="103" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_6/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="p_read303_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read303/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_read_7_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="16" slack="0"/>
<pin id="115" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="p_read101_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="16" slack="0"/>
<pin id="121" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read101/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="mul_ln14_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="7" slack="0"/>
<pin id="127" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_1/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="mul_ln14_4_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="7" slack="0"/>
<pin id="132" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_4/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mul_ln14_5_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="7" slack="0"/>
<pin id="137" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_5/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="mul_ln14_7_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="7" slack="0"/>
<pin id="142" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_7/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="conv_i_i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sext_ln12_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="0"/>
<pin id="150" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="sext_ln13_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="sext_ln13_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_2/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="mul_ln14_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="0" index="1" bw="16" slack="0"/>
<pin id="163" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="sext_ln14_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="shl_ln_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="34" slack="0"/>
<pin id="173" dir="0" index="1" bw="16" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="add_ln14_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="34" slack="0"/>
<pin id="181" dir="0" index="1" bw="34" slack="0"/>
<pin id="182" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="weight_out_weight_change_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="34" slack="0"/>
<pin id="188" dir="0" index="2" bw="6" slack="0"/>
<pin id="189" dir="0" index="3" bw="7" slack="0"/>
<pin id="190" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="sext_ln13_1_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="16" slack="0"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_1/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="mul_ln14_2_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="16" slack="0"/>
<pin id="201" dir="0" index="1" bw="16" slack="0"/>
<pin id="202" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_2/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="sext_ln24_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="conv_i_i_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_i_i_1/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="sext_ln12_3_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_3/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="mul_ln14_3_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="0"/>
<pin id="220" dir="0" index="1" bw="16" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_3/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="sext_ln24_1_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln24_1/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln12_4_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="16" slack="0"/>
<pin id="231" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_4/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sext_ln13_3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="0"/>
<pin id="235" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln13_3/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="shl_ln14_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="34" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_1/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln14_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="34" slack="0"/>
<pin id="247" dir="0" index="1" bw="34" slack="0"/>
<pin id="248" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="weight_out_weight_change_1_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="34" slack="0"/>
<pin id="254" dir="0" index="2" bw="6" slack="0"/>
<pin id="255" dir="0" index="3" bw="7" slack="0"/>
<pin id="256" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_1/1 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sext_ln12_5_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="16" slack="0"/>
<pin id="263" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_5/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="sext_ln12_6_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_6/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="mul_ln13_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13_2/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="shl_ln14_2_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="34" slack="0"/>
<pin id="277" dir="0" index="1" bw="16" slack="0"/>
<pin id="278" dir="0" index="2" bw="1" slack="0"/>
<pin id="279" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_2/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln14_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="34" slack="0"/>
<pin id="285" dir="0" index="1" bw="34" slack="0"/>
<pin id="286" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_2/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="weight_out_weight_change_2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="0" index="1" bw="34" slack="0"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="0" index="3" bw="7" slack="0"/>
<pin id="294" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_2/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="sext_ln12_7_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_7/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp_3_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="0" index="1" bw="25" slack="0"/>
<pin id="306" dir="0" index="2" bw="5" slack="0"/>
<pin id="307" dir="0" index="3" bw="6" slack="0"/>
<pin id="308" dir="1" index="4" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="313" class="1004" name="mul_ln14_6_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="16" slack="0"/>
<pin id="316" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln14_6/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="sext_ln14_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="0"/>
<pin id="321" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln14_1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="shl_ln14_3_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="34" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="0" index="2" bw="1" slack="0"/>
<pin id="328" dir="1" index="3" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln14_3/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="add_ln14_3_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="34" slack="0"/>
<pin id="334" dir="0" index="1" bw="34" slack="0"/>
<pin id="335" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_3/1 "/>
</bind>
</comp>

<comp id="338" class="1004" name="weight_out_weight_change_3_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="16" slack="0"/>
<pin id="340" dir="0" index="1" bw="34" slack="0"/>
<pin id="341" dir="0" index="2" bw="6" slack="0"/>
<pin id="342" dir="0" index="3" bw="7" slack="0"/>
<pin id="343" dir="1" index="4" bw="16" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_weight_change_3/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="cmp_i_i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln11_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="icmp_ln11_1_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="16" slack="0"/>
<pin id="362" dir="0" index="1" bw="16" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11_1/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="sext_ln12_1_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="1"/>
<pin id="368" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="sext_ln12_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="1"/>
<pin id="371" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln12_2/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="mul_ln12_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="0"/>
<pin id="375" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="mul_ln13_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="16" slack="0"/>
<pin id="380" dir="0" index="1" bw="16" slack="1"/>
<pin id="381" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln13/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="0" index="1" bw="25" slack="0"/>
<pin id="386" dir="0" index="2" bw="5" slack="0"/>
<pin id="387" dir="0" index="3" bw="6" slack="0"/>
<pin id="388" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_1_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="16" slack="0"/>
<pin id="395" dir="0" index="1" bw="25" slack="0"/>
<pin id="396" dir="0" index="2" bw="5" slack="0"/>
<pin id="397" dir="0" index="3" bw="6" slack="0"/>
<pin id="398" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="mul_ln12_1_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="16" slack="1"/>
<pin id="405" dir="0" index="1" bw="16" slack="0"/>
<pin id="406" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_1/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_2_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="16" slack="0"/>
<pin id="410" dir="0" index="1" bw="25" slack="0"/>
<pin id="411" dir="0" index="2" bw="5" slack="0"/>
<pin id="412" dir="0" index="3" bw="6" slack="0"/>
<pin id="413" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="shl_ln1_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="25" slack="0"/>
<pin id="420" dir="0" index="1" bw="16" slack="1"/>
<pin id="421" dir="0" index="2" bw="1" slack="0"/>
<pin id="422" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="shl_ln2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="25" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="1"/>
<pin id="428" dir="0" index="2" bw="1" slack="0"/>
<pin id="429" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/3 "/>
</bind>
</comp>

<comp id="432" class="1004" name="shl_ln12_1_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="25" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="1"/>
<pin id="435" dir="0" index="2" bw="1" slack="0"/>
<pin id="436" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln12_1/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="shl_ln13_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="25" slack="0"/>
<pin id="441" dir="0" index="1" bw="16" slack="2"/>
<pin id="442" dir="0" index="2" bw="1" slack="0"/>
<pin id="443" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln13_1/3 "/>
</bind>
</comp>

<comp id="446" class="1004" name="shl_ln3_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="25" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="2"/>
<pin id="449" dir="0" index="2" bw="1" slack="0"/>
<pin id="450" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln3/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="shl_ln30_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="25" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="2"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln30_1/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="trunc_ln_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="16" slack="0"/>
<pin id="462" dir="0" index="1" bw="25" slack="0"/>
<pin id="463" dir="0" index="2" bw="5" slack="0"/>
<pin id="464" dir="0" index="3" bw="6" slack="0"/>
<pin id="465" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/4 "/>
</bind>
</comp>

<comp id="469" class="1004" name="weight_out_sum_delta_out_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="0" index="1" bw="25" slack="0"/>
<pin id="472" dir="0" index="2" bw="5" slack="0"/>
<pin id="473" dir="0" index="3" bw="6" slack="0"/>
<pin id="474" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_delta_out/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="weight_out_sum_delta_out_1_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="0" index="1" bw="25" slack="0"/>
<pin id="481" dir="0" index="2" bw="5" slack="0"/>
<pin id="482" dir="0" index="3" bw="6" slack="0"/>
<pin id="483" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="weight_out_sum_delta_out_1/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="trunc_ln13_2_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="16" slack="0"/>
<pin id="489" dir="0" index="1" bw="25" slack="0"/>
<pin id="490" dir="0" index="2" bw="5" slack="0"/>
<pin id="491" dir="0" index="3" bw="6" slack="0"/>
<pin id="492" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln13_2/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln29_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="3"/>
<pin id="499" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="omega_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="16" slack="0"/>
<pin id="503" dir="0" index="1" bw="25" slack="0"/>
<pin id="504" dir="0" index="2" bw="5" slack="0"/>
<pin id="505" dir="0" index="3" bw="6" slack="0"/>
<pin id="506" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="omega/4 "/>
</bind>
</comp>

<comp id="510" class="1004" name="trunc_ln12_3_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="15" slack="0"/>
<pin id="512" dir="0" index="1" bw="25" slack="0"/>
<pin id="513" dir="0" index="2" bw="5" slack="0"/>
<pin id="514" dir="0" index="3" bw="6" slack="0"/>
<pin id="515" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln12_3/4 "/>
</bind>
</comp>

<comp id="519" class="1004" name="icmp_ln12_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="16" slack="0"/>
<pin id="521" dir="0" index="1" bw="16" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="525" class="1004" name="output_3_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="15" slack="0"/>
<pin id="528" dir="0" index="2" bw="15" slack="0"/>
<pin id="529" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_3/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln29_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="15" slack="0"/>
<pin id="535" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/4 "/>
</bind>
</comp>

<comp id="537" class="1004" name="add_ln29_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="16" slack="0"/>
<pin id="539" dir="0" index="1" bw="16" slack="3"/>
<pin id="540" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29_1/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="omega_1_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="0"/>
<pin id="544" dir="0" index="1" bw="25" slack="0"/>
<pin id="545" dir="0" index="2" bw="5" slack="0"/>
<pin id="546" dir="0" index="3" bw="6" slack="0"/>
<pin id="547" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="omega_1/4 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln5_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="15" slack="0"/>
<pin id="553" dir="0" index="1" bw="25" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="0" index="3" bw="6" slack="0"/>
<pin id="556" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/4 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp_ln12_1_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="16" slack="0"/>
<pin id="562" dir="0" index="1" bw="16" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12_1/4 "/>
</bind>
</comp>

<comp id="566" class="1004" name="output_2_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="1" slack="0"/>
<pin id="568" dir="0" index="1" bw="15" slack="0"/>
<pin id="569" dir="0" index="2" bw="15" slack="0"/>
<pin id="570" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="output_2/4 "/>
</bind>
</comp>

<comp id="574" class="1004" name="zext_ln6_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="15" slack="0"/>
<pin id="576" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln6/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="error_1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="3"/>
<pin id="580" dir="0" index="1" bw="16" slack="0"/>
<pin id="581" dir="0" index="2" bw="16" slack="0"/>
<pin id="582" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="error_1/4 "/>
</bind>
</comp>

<comp id="585" class="1004" name="error_3_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="1" slack="3"/>
<pin id="587" dir="0" index="1" bw="16" slack="0"/>
<pin id="588" dir="0" index="2" bw="16" slack="0"/>
<pin id="589" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="error_3/4 "/>
</bind>
</comp>

<comp id="592" class="1004" name="agg_result_delta_kmin1_0_0_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="3"/>
<pin id="594" dir="0" index="1" bw="16" slack="0"/>
<pin id="595" dir="0" index="2" bw="16" slack="0"/>
<pin id="596" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_delta_kmin1_0_0/4 "/>
</bind>
</comp>

<comp id="599" class="1004" name="agg_result_delta_kmin1_1_0_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="3"/>
<pin id="601" dir="0" index="1" bw="16" slack="0"/>
<pin id="602" dir="0" index="2" bw="16" slack="0"/>
<pin id="603" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="agg_result_delta_kmin1_1_0/4 "/>
</bind>
</comp>

<comp id="606" class="1004" name="mrv_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="160" slack="0"/>
<pin id="608" dir="0" index="1" bw="15" slack="0"/>
<pin id="609" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/4 "/>
</bind>
</comp>

<comp id="612" class="1004" name="mrv_1_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="160" slack="0"/>
<pin id="614" dir="0" index="1" bw="15" slack="0"/>
<pin id="615" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/4 "/>
</bind>
</comp>

<comp id="618" class="1004" name="mrv_2_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="160" slack="0"/>
<pin id="620" dir="0" index="1" bw="16" slack="0"/>
<pin id="621" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/4 "/>
</bind>
</comp>

<comp id="624" class="1004" name="mrv_3_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="160" slack="0"/>
<pin id="626" dir="0" index="1" bw="16" slack="0"/>
<pin id="627" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="mrv_4_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="160" slack="0"/>
<pin id="632" dir="0" index="1" bw="16" slack="3"/>
<pin id="633" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_4/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="mrv_5_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="160" slack="0"/>
<pin id="637" dir="0" index="1" bw="16" slack="3"/>
<pin id="638" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_5/4 "/>
</bind>
</comp>

<comp id="640" class="1004" name="mrv_6_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="160" slack="0"/>
<pin id="642" dir="0" index="1" bw="16" slack="3"/>
<pin id="643" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_6/4 "/>
</bind>
</comp>

<comp id="645" class="1004" name="mrv_7_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="160" slack="0"/>
<pin id="647" dir="0" index="1" bw="16" slack="3"/>
<pin id="648" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_7/4 "/>
</bind>
</comp>

<comp id="650" class="1004" name="mrv_8_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="160" slack="0"/>
<pin id="652" dir="0" index="1" bw="16" slack="0"/>
<pin id="653" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_8/4 "/>
</bind>
</comp>

<comp id="656" class="1004" name="mrv_9_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="160" slack="0"/>
<pin id="658" dir="0" index="1" bw="16" slack="0"/>
<pin id="659" dir="1" index="2" bw="160" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_9/4 "/>
</bind>
</comp>

<comp id="662" class="1007" name="grp_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="16" slack="0"/>
<pin id="664" dir="0" index="1" bw="6" slack="0"/>
<pin id="665" dir="0" index="2" bw="25" slack="0"/>
<pin id="666" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln30/1 sext_ln30/3 sub_ln30/3 "/>
</bind>
</comp>

<comp id="672" class="1007" name="grp_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="0"/>
<pin id="674" dir="0" index="1" bw="16" slack="0"/>
<pin id="675" dir="0" index="2" bw="25" slack="0"/>
<pin id="676" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_1/1 add_ln13/3 "/>
</bind>
</comp>

<comp id="681" class="1007" name="grp_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="16" slack="0"/>
<pin id="683" dir="0" index="1" bw="16" slack="0"/>
<pin id="684" dir="0" index="2" bw="25" slack="0"/>
<pin id="685" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln12_2/1 add_ln12/3 "/>
</bind>
</comp>

<comp id="690" class="1007" name="grp_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="0"/>
<pin id="692" dir="0" index="1" bw="16" slack="0"/>
<pin id="693" dir="0" index="2" bw="25" slack="0"/>
<pin id="694" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln12_3/1 add_ln12_1/3 "/>
</bind>
</comp>

<comp id="699" class="1007" name="grp_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="16" slack="0"/>
<pin id="701" dir="0" index="1" bw="16" slack="0"/>
<pin id="702" dir="0" index="2" bw="25" slack="0"/>
<pin id="703" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln13_3/1 add_ln13_1/3 "/>
</bind>
</comp>

<comp id="708" class="1007" name="grp_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="16" slack="0"/>
<pin id="710" dir="0" index="1" bw="6" slack="0"/>
<pin id="711" dir="0" index="2" bw="25" slack="0"/>
<pin id="712" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="mulsub(1173) " fcode="mulsub"/>
<opset="mul_ln30_1/1 sext_ln30_1/3 sub_ln30_1/3 "/>
</bind>
</comp>

<comp id="718" class="1005" name="p_read_1_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="1"/>
<pin id="720" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read_1 "/>
</bind>
</comp>

<comp id="723" class="1005" name="p_read_4_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="16" slack="2"/>
<pin id="725" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_4 "/>
</bind>
</comp>

<comp id="729" class="1005" name="p_read_5_reg_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="16" slack="2"/>
<pin id="731" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_read_5 "/>
</bind>
</comp>

<comp id="735" class="1005" name="p_read101_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="16" slack="1"/>
<pin id="737" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="p_read101 "/>
</bind>
</comp>

<comp id="740" class="1005" name="sext_ln12_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="23" slack="1"/>
<pin id="742" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12 "/>
</bind>
</comp>

<comp id="745" class="1005" name="sext_ln13_2_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="25" slack="1"/>
<pin id="747" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_2 "/>
</bind>
</comp>

<comp id="750" class="1005" name="weight_out_weight_change_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="16" slack="3"/>
<pin id="752" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_out_weight_change "/>
</bind>
</comp>

<comp id="755" class="1005" name="sext_ln12_3_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="23" slack="1"/>
<pin id="757" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_3 "/>
</bind>
</comp>

<comp id="760" class="1005" name="sext_ln12_4_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="25" slack="1"/>
<pin id="762" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_4 "/>
</bind>
</comp>

<comp id="766" class="1005" name="sext_ln13_3_reg_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="25" slack="1"/>
<pin id="768" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln13_3 "/>
</bind>
</comp>

<comp id="772" class="1005" name="weight_out_weight_change_1_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="16" slack="3"/>
<pin id="774" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_1 "/>
</bind>
</comp>

<comp id="777" class="1005" name="sext_ln12_5_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="25" slack="1"/>
<pin id="779" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_5 "/>
</bind>
</comp>

<comp id="782" class="1005" name="sext_ln12_6_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="25" slack="1"/>
<pin id="784" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_6 "/>
</bind>
</comp>

<comp id="788" class="1005" name="weight_out_weight_change_2_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="16" slack="3"/>
<pin id="790" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_2 "/>
</bind>
</comp>

<comp id="793" class="1005" name="sext_ln12_7_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="25" slack="1"/>
<pin id="795" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln12_7 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_3_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="16" slack="2"/>
<pin id="801" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="804" class="1005" name="weight_out_weight_change_3_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="16" slack="3"/>
<pin id="806" dir="1" index="1" bw="16" slack="3"/>
</pin_list>
<bind>
<opset="weight_out_weight_change_3 "/>
</bind>
</comp>

<comp id="809" class="1005" name="cmp_i_i_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="1" slack="1"/>
<pin id="811" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="cmp_i_i "/>
</bind>
</comp>

<comp id="815" class="1005" name="icmp_ln11_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="1" slack="1"/>
<pin id="817" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="820" class="1005" name="icmp_ln11_1_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="1" slack="1"/>
<pin id="822" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln11_1 "/>
</bind>
</comp>

<comp id="825" class="1005" name="tmp_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="16" slack="1"/>
<pin id="827" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="830" class="1005" name="tmp_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="16" slack="1"/>
<pin id="832" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="835" class="1005" name="tmp_2_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="16" slack="1"/>
<pin id="837" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="840" class="1005" name="shl_ln1_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="25" slack="1"/>
<pin id="842" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="shl_ln2_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="25" slack="1"/>
<pin id="847" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln2 "/>
</bind>
</comp>

<comp id="850" class="1005" name="shl_ln12_1_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="25" slack="1"/>
<pin id="852" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln12_1 "/>
</bind>
</comp>

<comp id="855" class="1005" name="shl_ln13_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="25" slack="1"/>
<pin id="857" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln13_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="shl_ln3_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="25" slack="1"/>
<pin id="862" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln3 "/>
</bind>
</comp>

<comp id="865" class="1005" name="shl_ln30_1_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="25" slack="1"/>
<pin id="867" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln30_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="62"><net_src comp="22" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="20" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="22" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="18" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="22" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="22" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="4" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="22" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="128"><net_src comp="28" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="28" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="28" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="28" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="147"><net_src comp="70" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="70" pin="2"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="82" pin="2"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="82" pin="2"/><net_sink comp="156" pin=0"/></net>

<net id="164"><net_src comp="152" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="165"><net_src comp="144" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="169"><net_src comp="160" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="118" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="178"><net_src comp="26" pin="0"/><net_sink comp="171" pin=2"/></net>

<net id="183"><net_src comp="171" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="124" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="179" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="193"><net_src comp="32" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="185" pin=3"/></net>

<net id="198"><net_src comp="76" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="144" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="208"><net_src comp="199" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="213"><net_src comp="64" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="217"><net_src comp="64" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="222"><net_src comp="210" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="152" pin="1"/><net_sink comp="218" pin=1"/></net>

<net id="227"><net_src comp="218" pin="2"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="232"><net_src comp="112" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="76" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="24" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="112" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="129" pin="2"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="30" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="245" pin="2"/><net_sink comp="251" pin=1"/></net>

<net id="259"><net_src comp="32" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="260"><net_src comp="34" pin="0"/><net_sink comp="251" pin=3"/></net>

<net id="264"><net_src comp="106" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="64" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="261" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="156" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="280"><net_src comp="24" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="106" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="287"><net_src comp="275" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="134" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="295"><net_src comp="30" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="283" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="297"><net_src comp="32" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="298"><net_src comp="34" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="302"><net_src comp="100" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="269" pin="2"/><net_sink comp="303" pin=1"/></net>

<net id="311"><net_src comp="40" pin="0"/><net_sink comp="303" pin=2"/></net>

<net id="312"><net_src comp="42" pin="0"/><net_sink comp="303" pin=3"/></net>

<net id="317"><net_src comp="210" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="195" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="322"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="329"><net_src comp="24" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="330"><net_src comp="100" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="331"><net_src comp="26" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="336"><net_src comp="324" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="139" pin="2"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="30" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="345"><net_src comp="332" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="346"><net_src comp="32" pin="0"/><net_sink comp="338" pin=2"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="338" pin=3"/></net>

<net id="352"><net_src comp="58" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="44" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="82" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="44" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="76" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="44" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="376"><net_src comp="366" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="369" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="366" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="38" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="40" pin="0"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="42" pin="0"/><net_sink comp="383" pin=3"/></net>

<net id="399"><net_src comp="38" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="400"><net_src comp="372" pin="2"/><net_sink comp="393" pin=1"/></net>

<net id="401"><net_src comp="40" pin="0"/><net_sink comp="393" pin=2"/></net>

<net id="402"><net_src comp="42" pin="0"/><net_sink comp="393" pin=3"/></net>

<net id="407"><net_src comp="369" pin="1"/><net_sink comp="403" pin=1"/></net>

<net id="414"><net_src comp="38" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="403" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="416"><net_src comp="40" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="417"><net_src comp="42" pin="0"/><net_sink comp="408" pin=3"/></net>

<net id="423"><net_src comp="46" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="48" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="46" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="48" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="46" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="48" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="48" pin="0"/><net_sink comp="439" pin=2"/></net>

<net id="451"><net_src comp="46" pin="0"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="48" pin="0"/><net_sink comp="446" pin=2"/></net>

<net id="458"><net_src comp="46" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="48" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="38" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="40" pin="0"/><net_sink comp="460" pin=2"/></net>

<net id="468"><net_src comp="42" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="475"><net_src comp="38" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="40" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="477"><net_src comp="42" pin="0"/><net_sink comp="469" pin=3"/></net>

<net id="484"><net_src comp="38" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="485"><net_src comp="40" pin="0"/><net_sink comp="478" pin=2"/></net>

<net id="486"><net_src comp="42" pin="0"/><net_sink comp="478" pin=3"/></net>

<net id="493"><net_src comp="38" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="494"><net_src comp="40" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="495"><net_src comp="42" pin="0"/><net_sink comp="487" pin=3"/></net>

<net id="500"><net_src comp="460" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="507"><net_src comp="38" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="40" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="509"><net_src comp="42" pin="0"/><net_sink comp="501" pin=3"/></net>

<net id="516"><net_src comp="50" pin="0"/><net_sink comp="510" pin=0"/></net>

<net id="517"><net_src comp="40" pin="0"/><net_sink comp="510" pin=2"/></net>

<net id="518"><net_src comp="52" pin="0"/><net_sink comp="510" pin=3"/></net>

<net id="523"><net_src comp="501" pin="4"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="44" pin="0"/><net_sink comp="519" pin=1"/></net>

<net id="530"><net_src comp="519" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="510" pin="4"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="54" pin="0"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="525" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="541"><net_src comp="487" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="548"><net_src comp="38" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="40" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="550"><net_src comp="42" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="557"><net_src comp="50" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="40" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="559"><net_src comp="52" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="564"><net_src comp="542" pin="4"/><net_sink comp="560" pin=0"/></net>

<net id="565"><net_src comp="44" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="571"><net_src comp="560" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="572"><net_src comp="551" pin="4"/><net_sink comp="566" pin=1"/></net>

<net id="573"><net_src comp="54" pin="0"/><net_sink comp="566" pin=2"/></net>

<net id="577"><net_src comp="566" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="469" pin="4"/><net_sink comp="578" pin=1"/></net>

<net id="584"><net_src comp="44" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="590"><net_src comp="478" pin="4"/><net_sink comp="585" pin=1"/></net>

<net id="591"><net_src comp="44" pin="0"/><net_sink comp="585" pin=2"/></net>

<net id="597"><net_src comp="44" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="598"><net_src comp="578" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="604"><net_src comp="44" pin="0"/><net_sink comp="599" pin=1"/></net>

<net id="605"><net_src comp="585" pin="3"/><net_sink comp="599" pin=2"/></net>

<net id="610"><net_src comp="56" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="533" pin="1"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="606" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="574" pin="1"/><net_sink comp="612" pin=1"/></net>

<net id="622"><net_src comp="612" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="623"><net_src comp="592" pin="3"/><net_sink comp="618" pin=1"/></net>

<net id="628"><net_src comp="618" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="599" pin="3"/><net_sink comp="624" pin=1"/></net>

<net id="634"><net_src comp="624" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="639"><net_src comp="630" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="644"><net_src comp="635" pin="2"/><net_sink comp="640" pin=0"/></net>

<net id="649"><net_src comp="640" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="654"><net_src comp="645" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="655"><net_src comp="496" pin="2"/><net_sink comp="650" pin=1"/></net>

<net id="660"><net_src comp="650" pin="2"/><net_sink comp="656" pin=0"/></net>

<net id="661"><net_src comp="537" pin="2"/><net_sink comp="656" pin=1"/></net>

<net id="667"><net_src comp="148" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="668"><net_src comp="36" pin="0"/><net_sink comp="662" pin=1"/></net>

<net id="669"><net_src comp="446" pin="3"/><net_sink comp="662" pin=2"/></net>

<net id="670"><net_src comp="662" pin="3"/><net_sink comp="501" pin=1"/></net>

<net id="671"><net_src comp="662" pin="3"/><net_sink comp="510" pin=1"/></net>

<net id="677"><net_src comp="229" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="678"><net_src comp="233" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="679"><net_src comp="418" pin="3"/><net_sink comp="672" pin=2"/></net>

<net id="680"><net_src comp="672" pin="3"/><net_sink comp="460" pin=1"/></net>

<net id="686"><net_src comp="261" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="265" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="688"><net_src comp="425" pin="3"/><net_sink comp="681" pin=2"/></net>

<net id="689"><net_src comp="681" pin="3"/><net_sink comp="469" pin=1"/></net>

<net id="695"><net_src comp="299" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="696"><net_src comp="265" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="697"><net_src comp="432" pin="3"/><net_sink comp="690" pin=2"/></net>

<net id="698"><net_src comp="690" pin="3"/><net_sink comp="478" pin=1"/></net>

<net id="704"><net_src comp="299" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="705"><net_src comp="233" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="706"><net_src comp="439" pin="3"/><net_sink comp="699" pin=2"/></net>

<net id="707"><net_src comp="699" pin="3"/><net_sink comp="487" pin=1"/></net>

<net id="713"><net_src comp="214" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="714"><net_src comp="36" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="715"><net_src comp="453" pin="3"/><net_sink comp="708" pin=2"/></net>

<net id="716"><net_src comp="708" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="717"><net_src comp="708" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="721"><net_src comp="70" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="726"><net_src comp="88" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="728"><net_src comp="723" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="732"><net_src comp="94" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="733"><net_src comp="729" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="734"><net_src comp="729" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="738"><net_src comp="118" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="743"><net_src comp="148" pin="1"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="748"><net_src comp="156" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="753"><net_src comp="185" pin="4"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="758"><net_src comp="214" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="763"><net_src comp="229" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="765"><net_src comp="760" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="769"><net_src comp="233" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="770"><net_src comp="766" pin="1"/><net_sink comp="672" pin=1"/></net>

<net id="771"><net_src comp="766" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="775"><net_src comp="251" pin="4"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="780"><net_src comp="261" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="785"><net_src comp="265" pin="1"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="690" pin=1"/></net>

<net id="791"><net_src comp="289" pin="4"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="796"><net_src comp="299" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="802"><net_src comp="303" pin="4"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="807"><net_src comp="338" pin="4"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="812"><net_src comp="348" pin="2"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="818"><net_src comp="354" pin="2"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="823"><net_src comp="360" pin="2"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="828"><net_src comp="383" pin="4"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="833"><net_src comp="393" pin="4"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="838"><net_src comp="408" pin="4"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="843"><net_src comp="418" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="672" pin=0"/></net>

<net id="848"><net_src comp="425" pin="3"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="853"><net_src comp="432" pin="3"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="858"><net_src comp="439" pin="3"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="863"><net_src comp="446" pin="3"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="662" pin=0"/></net>

<net id="868"><net_src comp="453" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="708" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_read10 | {}
	Port: p_read29 | {}
	Port: p_read30 | {}
	Port: p_read31 | {}
	Port: p_read32 | {}
	Port: p_read33 | {}
	Port: p_read34 | {}
	Port: p_read35 | {}
	Port: p_read36 | {}
	Port: p_read37 | {}
	Port: training | {}
 - Input state : 
	Port: model_array : p_read10 | {1 }
	Port: model_array : p_read29 | {1 }
	Port: model_array : p_read30 | {1 }
	Port: model_array : p_read31 | {1 }
	Port: model_array : p_read32 | {1 }
	Port: model_array : p_read33 | {1 }
	Port: model_array : p_read34 | {1 }
	Port: model_array : p_read35 | {1 }
	Port: model_array : p_read36 | {1 }
	Port: model_array : p_read37 | {1 }
	Port: model_array : training | {1 }
  - Chain level:
	State 1
		mul_ln14 : 1
		sext_ln14 : 2
		mul_ln14_1 : 3
		add_ln14 : 4
		weight_out_weight_change : 5
		mul_ln14_2 : 1
		sext_ln24 : 2
		mul_ln30 : 1
		mul_ln14_3 : 1
		sext_ln24_1 : 2
		mul_ln13_1 : 1
		mul_ln14_4 : 3
		add_ln14_1 : 4
		weight_out_weight_change_1 : 5
		mul_ln12_2 : 1
		mul_ln13_2 : 1
		mul_ln14_5 : 3
		add_ln14_2 : 4
		weight_out_weight_change_2 : 5
		mul_ln12_3 : 1
		tmp_3 : 2
		mul_ln13_3 : 1
		mul_ln14_6 : 1
		sext_ln14_1 : 2
		mul_ln14_7 : 3
		add_ln14_3 : 4
		weight_out_weight_change_3 : 5
		mul_ln30_1 : 1
	State 2
		mul_ln12 : 1
		mul_ln13 : 1
		tmp : 2
		tmp_1 : 2
		mul_ln12_1 : 1
		tmp_2 : 2
	State 3
		sext_ln30 : 1
		add_ln13 : 1
		add_ln12 : 1
		add_ln12_1 : 1
		add_ln13_1 : 1
		sub_ln30 : 2
		sext_ln30_1 : 1
		sub_ln30_1 : 2
	State 4
		trunc_ln : 1
		weight_out_sum_delta_out : 1
		weight_out_sum_delta_out_1 : 1
		trunc_ln13_2 : 1
		add_ln29 : 2
		omega : 1
		trunc_ln12_3 : 1
		icmp_ln12 : 2
		output_3 : 3
		zext_ln29 : 4
		add_ln29_1 : 2
		omega_1 : 1
		trunc_ln5 : 1
		icmp_ln12_1 : 2
		output_2 : 3
		zext_ln6 : 4
		error_1 : 2
		error_3 : 2
		agg_result_delta_kmin1_0_0 : 3
		agg_result_delta_kmin1_1_0 : 3
		mrv : 5
		mrv_1 : 6
		mrv_2 : 7
		mrv_3 : 8
		mrv_4 : 9
		mrv_5 : 10
		mrv_6 : 11
		mrv_7 : 12
		mrv_8 : 13
		mrv_9 : 14
		ret_ln50 : 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|
|          |          add_ln14_fu_179          |    0    |    0    |    41   |
|          |         add_ln14_1_fu_245         |    0    |    0    |    41   |
|    add   |         add_ln14_2_fu_283         |    0    |    0    |    41   |
|          |         add_ln14_3_fu_332         |    0    |    0    |    41   |
|          |          add_ln29_fu_496          |    0    |    0    |    23   |
|          |         add_ln29_1_fu_537         |    0    |    0    |    23   |
|----------|-----------------------------------|---------|---------|---------|
|          |         mul_ln14_1_fu_124         |    2    |    0    |    20   |
|          |         mul_ln14_4_fu_129         |    2    |    0    |    20   |
|          |         mul_ln14_5_fu_134         |    2    |    0    |    20   |
|          |         mul_ln14_7_fu_139         |    2    |    0    |    20   |
|          |          mul_ln14_fu_160          |    1    |    0    |    5    |
|    mul   |         mul_ln14_2_fu_199         |    1    |    0    |    5    |
|          |         mul_ln14_3_fu_218         |    1    |    0    |    5    |
|          |         mul_ln13_2_fu_269         |    1    |    0    |    5    |
|          |         mul_ln14_6_fu_313         |    1    |    0    |    5    |
|          |          mul_ln12_fu_372          |    1    |    0    |    5    |
|          |          mul_ln13_fu_378          |    1    |    0    |    5    |
|          |         mul_ln12_1_fu_403         |    1    |    0    |    5    |
|----------|-----------------------------------|---------|---------|---------|
|          |           cmp_i_i_fu_348          |    0    |    0    |    23   |
|          |          icmp_ln11_fu_354         |    0    |    0    |    23   |
|   icmp   |         icmp_ln11_1_fu_360        |    0    |    0    |    23   |
|          |          icmp_ln12_fu_519         |    0    |    0    |    23   |
|          |         icmp_ln12_1_fu_560        |    0    |    0    |    23   |
|----------|-----------------------------------|---------|---------|---------|
|          |          output_3_fu_525          |    0    |    0    |    15   |
|          |          output_2_fu_566          |    0    |    0    |    15   |
|  select  |           error_1_fu_578          |    0    |    0    |    16   |
|          |           error_3_fu_585          |    0    |    0    |    16   |
|          | agg_result_delta_kmin1_0_0_fu_592 |    0    |    0    |    16   |
|          | agg_result_delta_kmin1_1_0_fu_599 |    0    |    0    |    16   |
|----------|-----------------------------------|---------|---------|---------|
|          |             grp_fu_672            |    1    |    0    |    0    |
|  muladd  |             grp_fu_681            |    1    |    0    |    0    |
|          |             grp_fu_690            |    1    |    0    |    0    |
|          |             grp_fu_699            |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|  mulsub  |             grp_fu_662            |    1    |    0    |    0    |
|          |             grp_fu_708            |    1    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |      training_read_read_fu_58     |    0    |    0    |    0    |
|          |         p_read_read_fu_64         |    0    |    0    |    0    |
|          |        p_read_1_read_fu_70        |    0    |    0    |    0    |
|          |        p_read_2_read_fu_76        |    0    |    0    |    0    |
|          |        p_read_3_read_fu_82        |    0    |    0    |    0    |
|   read   |        p_read_4_read_fu_88        |    0    |    0    |    0    |
|          |        p_read_5_read_fu_94        |    0    |    0    |    0    |
|          |        p_read_6_read_fu_100       |    0    |    0    |    0    |
|          |       p_read303_read_fu_106       |    0    |    0    |    0    |
|          |        p_read_7_read_fu_112       |    0    |    0    |    0    |
|          |       p_read101_read_fu_118       |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |          conv_i_i_fu_144          |    0    |    0    |    0    |
|          |          sext_ln12_fu_148         |    0    |    0    |    0    |
|          |          sext_ln13_fu_152         |    0    |    0    |    0    |
|          |         sext_ln13_2_fu_156        |    0    |    0    |    0    |
|          |          sext_ln14_fu_166         |    0    |    0    |    0    |
|          |         sext_ln13_1_fu_195        |    0    |    0    |    0    |
|          |          sext_ln24_fu_205         |    0    |    0    |    0    |
|          |         conv_i_i_1_fu_210         |    0    |    0    |    0    |
|   sext   |         sext_ln12_3_fu_214        |    0    |    0    |    0    |
|          |         sext_ln24_1_fu_224        |    0    |    0    |    0    |
|          |         sext_ln12_4_fu_229        |    0    |    0    |    0    |
|          |         sext_ln13_3_fu_233        |    0    |    0    |    0    |
|          |         sext_ln12_5_fu_261        |    0    |    0    |    0    |
|          |         sext_ln12_6_fu_265        |    0    |    0    |    0    |
|          |         sext_ln12_7_fu_299        |    0    |    0    |    0    |
|          |         sext_ln14_1_fu_319        |    0    |    0    |    0    |
|          |         sext_ln12_1_fu_366        |    0    |    0    |    0    |
|          |         sext_ln12_2_fu_369        |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |           shl_ln_fu_171           |    0    |    0    |    0    |
|          |         shl_ln14_1_fu_237         |    0    |    0    |    0    |
|          |         shl_ln14_2_fu_275         |    0    |    0    |    0    |
|          |         shl_ln14_3_fu_324         |    0    |    0    |    0    |
|bitconcatenate|           shl_ln1_fu_418          |    0    |    0    |    0    |
|          |           shl_ln2_fu_425          |    0    |    0    |    0    |
|          |         shl_ln12_1_fu_432         |    0    |    0    |    0    |
|          |         shl_ln13_1_fu_439         |    0    |    0    |    0    |
|          |           shl_ln3_fu_446          |    0    |    0    |    0    |
|          |         shl_ln30_1_fu_453         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |  weight_out_weight_change_fu_185  |    0    |    0    |    0    |
|          | weight_out_weight_change_1_fu_251 |    0    |    0    |    0    |
|          | weight_out_weight_change_2_fu_289 |    0    |    0    |    0    |
|          |            tmp_3_fu_303           |    0    |    0    |    0    |
|          | weight_out_weight_change_3_fu_338 |    0    |    0    |    0    |
|          |             tmp_fu_383            |    0    |    0    |    0    |
|          |            tmp_1_fu_393           |    0    |    0    |    0    |
|partselect|            tmp_2_fu_408           |    0    |    0    |    0    |
|          |          trunc_ln_fu_460          |    0    |    0    |    0    |
|          |  weight_out_sum_delta_out_fu_469  |    0    |    0    |    0    |
|          | weight_out_sum_delta_out_1_fu_478 |    0    |    0    |    0    |
|          |        trunc_ln13_2_fu_487        |    0    |    0    |    0    |
|          |            omega_fu_501           |    0    |    0    |    0    |
|          |        trunc_ln12_3_fu_510        |    0    |    0    |    0    |
|          |           omega_1_fu_542          |    0    |    0    |    0    |
|          |          trunc_ln5_fu_551         |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   zext   |          zext_ln29_fu_533         |    0    |    0    |    0    |
|          |          zext_ln6_fu_574          |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|          |             mrv_fu_606            |    0    |    0    |    0    |
|          |            mrv_1_fu_612           |    0    |    0    |    0    |
|          |            mrv_2_fu_618           |    0    |    0    |    0    |
|          |            mrv_3_fu_624           |    0    |    0    |    0    |
|insertvalue|            mrv_4_fu_630           |    0    |    0    |    0    |
|          |            mrv_5_fu_635           |    0    |    0    |    0    |
|          |            mrv_6_fu_640           |    0    |    0    |    0    |
|          |            mrv_7_fu_645           |    0    |    0    |    0    |
|          |            mrv_8_fu_650           |    0    |    0    |    0    |
|          |            mrv_9_fu_656           |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|
|   Total  |                                   |    22   |    0    |   539   |
|----------|-----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|          cmp_i_i_reg_809         |    1   |
|        icmp_ln11_1_reg_820       |    1   |
|         icmp_ln11_reg_815        |    1   |
|         p_read101_reg_735        |   16   |
|         p_read_1_reg_718         |   16   |
|         p_read_4_reg_723         |   16   |
|         p_read_5_reg_729         |   16   |
|        sext_ln12_3_reg_755       |   23   |
|        sext_ln12_4_reg_760       |   25   |
|        sext_ln12_5_reg_777       |   25   |
|        sext_ln12_6_reg_782       |   25   |
|        sext_ln12_7_reg_793       |   25   |
|         sext_ln12_reg_740        |   23   |
|        sext_ln13_2_reg_745       |   25   |
|        sext_ln13_3_reg_766       |   25   |
|        shl_ln12_1_reg_850        |   25   |
|        shl_ln13_1_reg_855        |   25   |
|          shl_ln1_reg_840         |   25   |
|          shl_ln2_reg_845         |   25   |
|        shl_ln30_1_reg_865        |   25   |
|          shl_ln3_reg_860         |   25   |
|           tmp_1_reg_830          |   16   |
|           tmp_2_reg_835          |   16   |
|           tmp_3_reg_799          |   16   |
|            tmp_reg_825           |   16   |
|weight_out_weight_change_1_reg_772|   16   |
|weight_out_weight_change_2_reg_788|   16   |
|weight_out_weight_change_3_reg_804|   16   |
| weight_out_weight_change_reg_750 |   16   |
+----------------------------------+--------+
|               Total              |   541  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_662 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_672 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_672 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_681 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_681 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_690 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_690 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_699 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
| grp_fu_699 |  p1  |   2  |  16  |   32   ||    0    ||    9    |
| grp_fu_708 |  p0  |   3  |  16  |   48   ||    0    ||    14   |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   416  ||  5.238  ||    0    ||   120   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |    -   |    0   |   539  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    0   |   120  |
|  Register |    -   |    -   |   541  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |    5   |   541  |   659  |
+-----------+--------+--------+--------+--------+
