Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Nov  5 22:54:33 2025
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file led7_timing_summary_routed.rpt -pb led7_timing_summary_routed.pb -rpx led7_timing_summary_routed.rpx -warn_on_violation
| Design       : led7
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   15          inf        0.000                      0                   15           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_w_an[6]
                            (input port)
  Destination:            o_w_an[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.630ns  (logic 5.000ns (47.032%)  route 5.631ns (52.968%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  i_w_an[6] (IN)
                         net (fo=0)                   0.000     0.000    i_w_an[6]
    R16                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_w_an_IBUF[6]_inst/O
                         net (fo=1, routed)           5.631     7.113    o_w_an_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    10.630 r  o_w_an_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.630    o_w_an[6]
    K2                                                                r  o_w_an[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_an[4]
                            (input port)
  Destination:            o_w_an[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.161ns  (logic 4.532ns (44.602%)  route 5.629ns (55.398%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  i_w_an[4] (IN)
                         net (fo=0)                   0.000     0.000    i_w_an[4]
    T8                   IBUF (Prop_ibuf_I_O)         0.982     0.982 r  i_w_an_IBUF[4]_inst/O
                         net (fo=1, routed)           5.629     6.611    o_w_an_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.550    10.161 r  o_w_an_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.161    o_w_an[4]
    P14                                                               r  o_w_an[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_in[0]
                            (input port)
  Destination:            o_w_7seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.150ns  (logic 5.415ns (53.345%)  route 4.736ns (46.655%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_w_in[0] (IN)
                         net (fo=0)                   0.000     0.000    i_w_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_w_in_IBUF[0]_inst/O
                         net (fo=7, routed)           1.786     3.264    i_w_in_IBUF[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.152     3.416 r  o_w_7seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.949     6.365    o_w_7seg_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.785    10.150 r  o_w_7seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.150    o_w_7seg[0]
    T10                                                               r  o_w_7seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_an[5]
                            (input port)
  Destination:            o_w_an[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.857ns  (logic 4.519ns (45.840%)  route 5.339ns (54.160%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  i_w_an[5] (IN)
                         net (fo=0)                   0.000     0.000    i_w_an[5]
    U8                   IBUF (Prop_ibuf_I_O)         0.967     0.967 r  i_w_an_IBUF[5]_inst/O
                         net (fo=1, routed)           5.339     6.306    o_w_an_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     9.857 r  o_w_an_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.857    o_w_an[5]
    T14                                                               r  o_w_an[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_in[0]
                            (input port)
  Destination:            o_w_7seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.738ns  (logic 5.157ns (52.958%)  route 4.581ns (47.042%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_w_in[0] (IN)
                         net (fo=0)                   0.000     0.000    i_w_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_w_in_IBUF[0]_inst/O
                         net (fo=7, routed)           1.794     3.272    i_w_in_IBUF[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.124     3.396 r  o_w_7seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.787     6.183    o_w_7seg_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.738 r  o_w_7seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.738    o_w_7seg[1]
    R10                                                               r  o_w_7seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_in[0]
                            (input port)
  Destination:            o_w_7seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.704ns  (logic 5.390ns (55.544%)  route 4.314ns (44.456%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_w_in[0] (IN)
                         net (fo=0)                   0.000     0.000    i_w_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_w_in_IBUF[0]_inst/O
                         net (fo=7, routed)           1.794     3.272    i_w_in_IBUF[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I0_O)        0.150     3.422 r  o_w_7seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.520     5.942    o_w_7seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.763     9.704 r  o_w_7seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.704    o_w_7seg[5]
    T11                                                               r  o_w_7seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_in[3]
                            (input port)
  Destination:            o_w_7seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.375ns  (logic 5.151ns (54.950%)  route 4.223ns (45.050%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  i_w_in[3] (IN)
                         net (fo=0)                   0.000     0.000    i_w_in[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  i_w_in_IBUF[3]_inst/O
                         net (fo=7, routed)           1.802     3.279    i_w_in_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.124     3.403 r  o_w_7seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.422     5.825    o_w_7seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.375 r  o_w_7seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.375    o_w_7seg[3]
    K13                                                               r  o_w_7seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_in[3]
                            (input port)
  Destination:            o_w_7seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.277ns  (logic 5.363ns (57.805%)  route 3.914ns (42.195%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  i_w_in[3] (IN)
                         net (fo=0)                   0.000     0.000    i_w_in[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  i_w_in_IBUF[3]_inst/O
                         net (fo=7, routed)           1.802     3.279    i_w_in_IBUF[3]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.150     3.429 r  o_w_7seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.113     5.542    o_w_7seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.736     9.277 r  o_w_7seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.277    o_w_7seg[4]
    P15                                                               r  o_w_7seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_in[0]
                            (input port)
  Destination:            o_w_7seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.968ns  (logic 5.095ns (56.810%)  route 3.873ns (43.190%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  i_w_in[0] (IN)
                         net (fo=0)                   0.000     0.000    i_w_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  i_w_in_IBUF[0]_inst/O
                         net (fo=7, routed)           1.798     3.276    i_w_in_IBUF[0]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.124     3.400 r  o_w_7seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.075     5.475    o_w_7seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.968 r  o_w_7seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.968    o_w_7seg[2]
    K16                                                               r  o_w_7seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_in[0]
                            (input port)
  Destination:            o_w_7seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.650ns  (logic 5.139ns (59.407%)  route 3.511ns (40.593%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  i_w_in[0] (IN)
                         net (fo=0)                   0.000     0.000    i_w_in[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  i_w_in_IBUF[0]_inst/O
                         net (fo=7, routed)           1.786     3.264    i_w_in_IBUF[0]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.124     3.388 r  o_w_7seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.725     5.113    o_w_7seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.650 r  o_w_7seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.650    o_w_7seg[6]
    L18                                                               r  o_w_7seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_w_an[7]
                            (input port)
  Destination:            o_w_an[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.524ns (80.813%)  route 0.362ns (19.187%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 r  i_w_an[7] (IN)
                         net (fo=0)                   0.000     0.000    i_w_an[7]
    T13                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  i_w_an_IBUF[7]_inst/O
                         net (fo=1, routed)           0.362     0.631    o_w_an_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         1.254     1.885 r  o_w_an_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.885    o_w_an[7]
    U13                                                               r  o_w_an[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_an[1]
                            (input port)
  Destination:            o_w_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.501ns (72.909%)  route 0.558ns (27.091%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  i_w_an[1] (IN)
                         net (fo=0)                   0.000     0.000    i_w_an[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  i_w_an_IBUF[1]_inst/O
                         net (fo=1, routed)           0.558     0.823    o_w_an_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     2.059 r  o_w_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.059    o_w_an[1]
    J18                                                               r  o_w_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_an[2]
                            (input port)
  Destination:            o_w_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.080ns  (logic 1.537ns (73.886%)  route 0.543ns (26.114%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_w_an[2] (IN)
                         net (fo=0)                   0.000     0.000    i_w_an[2]
    U18                  IBUF (Prop_ibuf_I_O)         0.262     0.262 r  i_w_an_IBUF[2]_inst/O
                         net (fo=1, routed)           0.543     0.805    o_w_an_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.275     2.080 r  o_w_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.080    o_w_an[2]
    T9                                                                r  o_w_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_an[0]
                            (input port)
  Destination:            o_w_an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.167ns  (logic 1.497ns (69.080%)  route 0.670ns (30.920%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  i_w_an[0] (IN)
                         net (fo=0)                   0.000     0.000    i_w_an[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  i_w_an_IBUF[0]_inst/O
                         net (fo=1, routed)           0.670     0.930    o_w_an_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     2.167 r  o_w_an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.167    o_w_an[0]
    J17                                                               r  o_w_an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_an[3]
                            (input port)
  Destination:            o_w_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.175ns  (logic 1.528ns (70.279%)  route 0.646ns (29.721%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  i_w_an[3] (IN)
                         net (fo=0)                   0.000     0.000    i_w_an[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  i_w_an_IBUF[3]_inst/O
                         net (fo=1, routed)           0.646     0.922    o_w_an_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.253     2.175 r  o_w_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.175    o_w_an[3]
    J14                                                               r  o_w_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_in[2]
                            (input port)
  Destination:            o_w_7seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.345ns  (logic 1.536ns (65.507%)  route 0.809ns (34.493%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_w_in[2] (IN)
                         net (fo=0)                   0.000     0.000    i_w_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_w_in_IBUF[2]_inst/O
                         net (fo=7, routed)           0.444     0.697    i_w_in_IBUF[2]
    SLICE_X0Y86          LUT4 (Prop_lut4_I2_O)        0.045     0.742 r  o_w_7seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.365     1.107    o_w_7seg_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.238     2.345 r  o_w_7seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.345    o_w_7seg[6]
    L18                                                               r  o_w_7seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_in[2]
                            (input port)
  Destination:            o_w_7seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.492ns (63.494%)  route 0.858ns (36.506%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 f  i_w_in[2] (IN)
                         net (fo=0)                   0.000     0.000    i_w_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 f  i_w_in_IBUF[2]_inst/O
                         net (fo=7, routed)           0.360     0.613    i_w_in_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I0_O)        0.045     0.658 r  o_w_7seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.498     1.156    o_w_7seg_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     2.350 r  o_w_7seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.350    o_w_7seg[2]
    K16                                                               r  o_w_7seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_in[2]
                            (input port)
  Destination:            o_w_7seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.489ns  (logic 1.597ns (64.185%)  route 0.891ns (35.815%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_w_in[2] (IN)
                         net (fo=0)                   0.000     0.000    i_w_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_w_in_IBUF[2]_inst/O
                         net (fo=7, routed)           0.359     0.612    i_w_in_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I2_O)        0.048     0.660 r  o_w_7seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.533     1.192    o_w_7seg_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.296     2.489 r  o_w_7seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.489    o_w_7seg[4]
    P15                                                               r  o_w_7seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_in[2]
                            (input port)
  Destination:            o_w_7seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.537ns  (logic 1.549ns (61.049%)  route 0.988ns (38.952%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  i_w_in[2] (IN)
                         net (fo=0)                   0.000     0.000    i_w_in[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  i_w_in_IBUF[2]_inst/O
                         net (fo=7, routed)           0.359     0.612    i_w_in_IBUF[2]
    SLICE_X0Y87          LUT4 (Prop_lut4_I1_O)        0.045     0.657 r  o_w_7seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.630     1.286    o_w_7seg_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.251     2.537 r  o_w_7seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.537    o_w_7seg[3]
    K13                                                               r  o_w_7seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_w_in[1]
                            (input port)
  Destination:            o_w_7seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.865ns  (logic 1.617ns (56.435%)  route 1.248ns (43.565%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  i_w_in[1] (IN)
                         net (fo=0)                   0.000     0.000    i_w_in[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  i_w_in_IBUF[1]_inst/O
                         net (fo=7, routed)           0.535     0.783    i_w_in_IBUF[1]
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.046     0.829 r  o_w_7seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.713     1.541    o_w_7seg_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.323     2.865 r  o_w_7seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.865    o_w_7seg[5]
    T11                                                               r  o_w_7seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





