#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon May  2 19:25:24 2022
# Process ID: 313037
# Current directory: /home/ionut/vhdl-dragon-dice/project_1/project_1.runs/synth_1
# Command line: vivado -log fsm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fsm.tcl
# Log file: /home/ionut/vhdl-dragon-dice/project_1/project_1.runs/synth_1/fsm.vds
# Journal file: /home/ionut/vhdl-dragon-dice/project_1/project_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fsm.tcl -notrace
Command: synth_design -top fsm -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 313053 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1225.906 ; gain = 61.875 ; free physical = 232 ; free virtual = 16977
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fsm' [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:26]
INFO: [Synth 8-3491] module 'driver7seg' declared at '/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/imports/exemple/Project2 - WhackaMole/driver7seg.vhd:5' bound to instance 'u_ssd' of component 'driver7seg' [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:51]
INFO: [Synth 8-638] synthesizing module 'driver7seg' [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/imports/exemple/Project2 - WhackaMole/driver7seg.vhd:15]
INFO: [Synth 8-226] default block is never used [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/imports/exemple/Project2 - WhackaMole/driver7seg.vhd:57]
INFO: [Synth 8-226] default block is never used [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/imports/exemple/Project2 - WhackaMole/driver7seg.vhd:70]
INFO: [Synth 8-226] default block is never used [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/imports/exemple/Project2 - WhackaMole/driver7seg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'driver7seg' (1#1) [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/imports/exemple/Project2 - WhackaMole/driver7seg.vhd:15]
WARNING: [Synth 8-614] signal 'currentDice' is read in the process but is not in the sensitivity list [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:68]
WARNING: [Synth 8-614] signal 'currentDice' is read in the process but is not in the sensitivity list [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:96]
WARNING: [Synth 8-614] signal 'current_state' is read in the process but is not in the sensitivity list [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:109]
WARNING: [Synth 8-614] signal 'diceValues' is read in the process but is not in the sensitivity list [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:109]
WARNING: [Synth 8-6014] Unused sequential element firstbit_reg was removed.  [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:90]
WARNING: [Synth 8-3848] Net dp_in in module/entity fsm does not have driver. [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'fsm' (2#1) [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:26]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[15]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[14]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[13]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[12]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[11]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[10]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[9]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[8]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[7]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[6]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[5]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[4]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[3]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[2]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[1]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[0]
WARNING: [Synth 8-3331] design fsm has unconnected port btnC
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1270.531 ; gain = 106.500 ; free physical = 243 ; free virtual = 16988
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_ssd:dp_in[3] to constant 0 [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin u_ssd:dp_in[2] to constant 0 [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin u_ssd:dp_in[1] to constant 0 [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:51]
WARNING: [Synth 8-3295] tying undriven pin u_ssd:dp_in[0] to constant 0 [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:51]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1270.531 ; gain = 106.500 ; free physical = 243 ; free virtual = 16987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1270.531 ; gain = 106.500 ; free physical = 243 ; free virtual = 16987
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/constrs_1/imports/Project2 - WhackaMole/basys3.xdc]
Finished Parsing XDC File [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/constrs_1/imports/Project2 - WhackaMole/basys3.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/constrs_1/imports/Project2 - WhackaMole/basys3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fsm_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fsm_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1625.891 ; gain = 0.000 ; free physical = 154 ; free virtual = 16793
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 231 ; free virtual = 16871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 231 ; free virtual = 16871
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 233 ; free virtual = 16873
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'fsm'
INFO: [Synth 8-5545] ROM "diceValues_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "diceValues_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "diceValues_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "diceValues_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "diceValues_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "diceValues_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "diceValues_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "diceValues_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "Din" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'Din_reg' [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:52]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              001 |                               00
                 get_rnd |                              010 |                               01
                  iSTATE |                              100 |                               10
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:15 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 224 ; free virtual = 16863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fsm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
Module driver7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "diceValues_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "diceValues_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "diceValues_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "diceValues_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design fsm has unconnected port sw[15]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[14]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[13]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[12]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[11]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[10]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[9]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[8]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[7]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[6]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[5]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[4]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[3]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[2]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[1]
WARNING: [Synth 8-3331] design fsm has unconnected port sw[0]
WARNING: [Synth 8-3331] design fsm has unconnected port btnC
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][31]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][30]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][29]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][28]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][27]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][26]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][25]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][24]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][23]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][22]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][21]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][20]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][19]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][18]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][17]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][16]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][15]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][14]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][13]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][12]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][11]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][10]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][9]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][8]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][7]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][6]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][5]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[3][4]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][31]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][30]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][29]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][28]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][27]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][26]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][25]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][24]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][23]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][22]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][21]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][20]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][19]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][18]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][17]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][16]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][15]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][14]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][13]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][12]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][11]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][10]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][9]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][8]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][7]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][6]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][5]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[2][4]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][31]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][30]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][29]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][28]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][27]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][26]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][25]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][24]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][23]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][22]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][21]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][20]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][19]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][18]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][17]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][16]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][15]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][14]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][13]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][12]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][11]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][10]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][9]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][8]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][7]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][6]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][5]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[1][4]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][31]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][30]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][29]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][28]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][27]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][26]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][25]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][24]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][23]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][22]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][21]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][20]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][19]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][18]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][17]) is unused and will be removed from module fsm.
WARNING: [Synth 8-3332] Sequential element (diceValues_reg[0][16]) is unused and will be removed from module fsm.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 212 ; free virtual = 16854
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 131 ; free virtual = 16750
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 154 ; free virtual = 16747
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 153 ; free virtual = 16746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5396] Clock pin G has keep related attribute (keep/mark_debug/dont_touch) which could create extra logic on its net [/home/ionut/vhdl-dragon-dice/project_1/project_1.srcs/sources_1/new/fsm.vhd:52]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 153 ; free virtual = 16746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 153 ; free virtual = 16746
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 153 ; free virtual = 16746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 153 ; free virtual = 16746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 153 ; free virtual = 16746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 153 ; free virtual = 16746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name        | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fsm         | shiftreg_reg[6] | 4      | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+-----------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    18|
|3     |LUT1   |     3|
|4     |LUT2   |    53|
|5     |LUT3   |     3|
|6     |LUT4   |    15|
|7     |LUT5   |     2|
|8     |LUT6   |    17|
|9     |SRL16E |     1|
|10    |FDCE   |    83|
|11    |FDPE   |    11|
|12    |FDRE   |     3|
|13    |LD     |    16|
|14    |IBUF   |     2|
|15    |OBUF   |    12|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------+------+
|      |Instance |Module     |Cells |
+------+---------+-----------+------+
|1     |top      |           |   240|
|2     |  u_ssd  |driver7seg |    80|
+------+---------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 153 ; free virtual = 16746
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 131 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1625.891 ; gain = 106.500 ; free physical = 206 ; free virtual = 16799
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1625.891 ; gain = 461.859 ; free physical = 206 ; free virtual = 16799
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

INFO: [Common 17-83] Releasing license: Synthesis
37 Infos, 146 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1625.891 ; gain = 461.984 ; free physical = 200 ; free virtual = 16794
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/ionut/vhdl-dragon-dice/project_1/project_1.runs/synth_1/fsm.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fsm_utilization_synth.rpt -pb fsm_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1649.902 ; gain = 0.000 ; free physical = 201 ; free virtual = 16794
INFO: [Common 17-206] Exiting Vivado at Mon May  2 19:25:51 2022...
