bank_utilization {DDR4_MEM00 PLRAM_MEM00} dsa_info {excluded_board_components {} axi_passthrough {} board_component_slr_map {xilinx.com:u2:ddr4_sdram_c0:1.0 SLR0} slr_pblock_map {SLR0 pblock_dynamic_SLR0}} ctrl_slr_map {S_AXI_CTRL SLR0} interconnect_slr_map {interconnect_S00_AXI SLR0 interconnect_DDR4_MEM00 SLR0 interconnect_PLRAM_MEM00 SLR0} ctrl_cc {ddr4_mem00_ctrl_cc SLR0} interconnect_one_to_one {interconnect_ddr4_mem00 true interconnect_plram_mem00 true} slr_crossings {interconnect_S00_AXI {S00_AXI {source_slr SLR0 target_slr SLR0 depth 1} M00_AXI {source_slr SLR0 target_slr SLR0 depth 1} M01_AXI {source_slr SLR0 target_slr SLR0 depth 1}} interconnect_DDR4_MEM00 {M00_AXI {source_slr SLR0 target_slr SLR0 depth 1} S00_AXI {source_slr SLR0 target_slr SLR0 depth 1}} interconnect_PLRAM_MEM00 {M00_AXI {source_slr SLR0 target_slr SLR0 depth 1} S00_AXI {source_slr SLR0 target_slr SLR0 depth 1}}}
