# do convolutionIP.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:39 on Mar 16,2025
# vlog -work work convolutionIP.vo 
# -- Compiling module convolutionIP
# 
# Top level modules:
# 	convolutionIP
# End time: 15:55:39 on Mar 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:55:39 on Mar 16,2025
# vlog -work work Waveform.vwf.vt 
# -- Compiling module convolutionIP_vlg_vec_tst
# 
# Top level modules:
# 	convolutionIP_vlg_vec_tst
# End time: 15:55:39 on Mar 16,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.convolutionIP_vlg_vec_tst 
# Start time: 15:55:40 on Mar 16,2025
# Loading work.convolutionIP_vlg_vec_tst
# Loading work.convolutionIP
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 15718 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#23
# ** Note: $finish    : Waveform.vwf.vt(82)
#    Time: 1 us  Iteration: 0  Instance: /convolutionIP_vlg_vec_tst
# End time: 15:55:41 on Mar 16,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
