// Seed: 1847987556
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [1 : -1 'b0] id_5;
endmodule
module module_1 #(
    parameter id_4 = 32'd41
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire _id_4;
  module_0 modCall_1 (
      id_3,
      id_7,
      id_7,
      id_7
  );
  input wire id_3;
  output supply1 id_2;
  input wire id_1;
  assign id_2 = -1;
  wire [id_4 : 1] id_10;
endmodule
