rom_256x16b.v,verilog,xil_defaultlib,../../../../RISC CPU.srcs/sources_1/ip/rom_256x16b/sim/rom_256x16b.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
