Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\AudioProjPhase4\EDKtemplateAxi4Burst\_xps_tempmhsfilename.mhs line 42 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\AudioProjPhase4\EDKtemplateAxi4Burst\_xps_tempmhsfilename.mhs line 133 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\AudioProjPhase4\EDKtemplateAxi4Burst\_xps_tempmhsfilename.mhs line 154 
Writing filter settings....
Done writing filter settings to:
	C:\workspace\es6051\AudioProjPhase4\EDKtemplateAxi4Burst\etc\system.filters
Done writing Tab View settings to:
	C:\workspace\es6051\AudioProjPhase4\EDKtemplateAxi4Burst\etc\system.gui
Save project successfully
Writing filter settings....
Done writing filter settings to:
	C:\workspace\es6051\AudioProjPhase4\EDKtemplateAxi4Burst\etc\system.filters
Done writing Tab View settings to:
	C:\workspace\es6051\AudioProjPhase4\EDKtemplateAxi4Burst\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver axidma 7.01.a for instance axi_dma_0
axi_dma_0 has been added to the project
ERROR:EDK:4125 - IPNAME: axi_dma, INSTANCE: axi_dma_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_dma, INSTANCE: axi_dma_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_dma_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi_interconnect_2
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x74e00000-0x74e0ffff) oled_bypass_ps2pl_0	axi_interconnect_1
  (0x75000000-0x7500ffff) i2s_ctrl_0	axi_interconnect_1
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_2
INFO:EDK - Connect clock port S_AXI_HP0_ACLK to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface M_AXI_MM2S to axi_interconnect_2
INFO:EDK - Connect clock port m_axi_mm2s_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Connect bus interface M_AXI_S2MM to axi_interconnect_2
INFO:EDK - Connect clock port m_axi_s2mm_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Do connection by refering to bus interface of a processing_system7_0 in design
INFO:EDK - Connect bus interface S_AXI_LITE to axi_interconnect_1
INFO:EDK - Connect clock port s_axi_lite_aclk to processing_system7_0_FCLK_CLK0
INFO:EDK - Successfully did connection by refering to M_AXI_GP0 bus interface in processing_system7_0
INFO:EDK - All master interface and control bus interface of instance:axi_dma_0 connected sucessfully.INFO:EDK - All AXIS bus interface of instance:axi_dma_0 need to be connected manually depending on use case !!
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_dma_0
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\_xps_tempmhsfilename.mhs line 42 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\_xps_tempmhsfilename.mhs line 139 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\_xps_tempmhsfilename.mhs line 160 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\_xps_tempmhsfilename.mhs line 186 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\_xps_tempmhsfilename.mhs line 202 
Writing filter settings....
Done writing filter settings to:
	C:\workspace\es6051\FINAL3\EDK\etc\system.filters
Done writing Tab View settings to:
	C:\workspace\es6051\FINAL3\EDK\etc\system.gui
axi_stream_ps2pl_0 has been added to the project
Save project successfully
The project's MHS file has changed on disk.
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 213 
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file. Please make sure that the directory specified exists.
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 213 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - Pre-Production version not verified on hardware for architecture 'zynq' - C:\workspace\es6051\FINAL3\EDK\system.mhs line 213 

********************************************************************************
At Local date and time: Wed Nov 12 05:42:35 2014
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/workspace/es6051/FINAL3/EDK/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 213 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 213 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x74e00000-0x74e0ffff) oled_bypass_ps2pl_0	axi_interconnect_1
  (0x75000000-0x7500ffff) i2s_ctrl_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   axi_stream_ps2pl_0_M_AXIS_TKEEP - No driver found. Port will be driven to VCC
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 255 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_stream_ps2pl_0_M_AXIS_TUSER - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_stream_ps2pl_0_M_AXIS_TID - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_stream_ps2pl_0_M_AXIS_TDEST - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: axi_stream_ps2pl_0, Overriding connection of PORT:
   ARESETN, VALUE: processing_system7_0_FCLK_RESET0_N - which is part of the
   connected BUSIF: M_AXIS - C:\workspace\es6051\FINAL3\EDK\system.mhs line 221
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 - C:\workspace\es6051\FINAL3\EDK\system.mhs line
51 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 - C:\workspace\es6051\FINAL3\EDK\system.mhs line 148
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:i2s_ctrl_0 - C:\workspace\es6051\FINAL3\EDK\system.mhs line 156 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gpio_0 - C:\workspace\es6051\FINAL3\EDK\system.mhs line 169 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:oled_bypass_ps2pl_0 - C:\workspace\es6051\FINAL3\EDK\system.mhs line
180 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_0 - C:\workspace\es6051\FINAL3\EDK\system.mhs line 195 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_2 - C:\workspace\es6051\FINAL3\EDK\system.mhs line 213
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_stream_ps2pl_0 - C:\workspace\es6051\FINAL3\EDK\system.mhs line 221
- Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
C:\workspace\es6051\FINAL3\EDK\system.mhs line 148 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"C:/workspace/es6051/FINAL3/EDK/implementation/axi_interconnect_1_wrapper/system
_axi_interconnect_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_dma_0_wrapper INSTANCE:axi_dma_0 -
C:\workspace\es6051\FINAL3\EDK\system.mhs line 195 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_dma_0_wrapper.ngc
../system_axi_dma_0_wrapper

Reading NGO file
"C:/workspace/es6051/FINAL3/EDK/implementation/axi_dma_0_wrapper/system_axi_dma_
0_wrapper.ngc" ...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
C:\workspace\es6051\FINAL3\EDK\system.mhs line 213 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_2_wrapper.ngc
../system_axi_interconnect_2_wrapper

Reading NGO file
"C:/workspace/es6051/FINAL3/EDK/implementation/axi_interconnect_2_wrapper/system
_axi_interconnect_2_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_axi_interconnect_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1154.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile C:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/workspace/es6051/FINAL3/EDK/implementation 

Using Flow File: C:/workspace/es6051/FINAL3/EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/workspace/es6051/FINAL3/EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"C:/workspace/es6051/FINAL3/EDK/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
C:/workspace/es6051/FINAL3/EDK/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/workspace/es6051/FINAL3/EDK/implementation/system.ngc" ...
Loading design module
"C:/workspace/es6051/FINAL3/EDK/implementation/system_processing_system7_0_wrapp
er.ngc"...
Loading design module
"C:/workspace/es6051/FINAL3/EDK/implementation/system_i2s_ctrl_0_wrapper.ngc"...
Loading design module
"C:/workspace/es6051/FINAL3/EDK/implementation/system_axi_interconnect_1_wrapper
.ngc"...
Loading design module
"C:/workspace/es6051/FINAL3/EDK/implementation/system_axi_interconnect_2_wrapper
.ngc"...
Loading design module
"C:/workspace/es6051/FINAL3/EDK/implementation/system_axi_stream_ps2pl_0_wrapper
.ngc"...
Loading design module
"C:/workspace/es6051/FINAL3/EDK/implementation/fftv8_fixp16_scaled.ngc"...
Loading design module
"C:/workspace/es6051/FINAL3/EDK/implementation/system_axi_gpio_0_wrapper.ngc"...
Loading design module
"C:/workspace/es6051/FINAL3/EDK/implementation/system_oled_bypass_ps2pl_0_wrappe
r.ngc"...
Loading design module
"C:/workspace/es6051/FINAL3/EDK/implementation/system_axi_dma_0_wrapper.ngc"...
Applying constraints in
"C:/workspace/es6051/FINAL3/EDK/implementation/system_processing_system7_0_wrapp
er.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"C:/workspace/es6051/FINAL3/EDK/implementation/system_axi_interconnect_1_wrapper
.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"C:/workspace/es6051/FINAL3/EDK/implementation/system_axi_interconnect_2_wrapper
.ncf" to module "axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"C:/workspace/es6051/FINAL3/EDK/implementation/system_axi_dma_0_wrapper.ncf" to
module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   0538' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   0539' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   053a' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   053b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   053c' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   053d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   054e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   054f' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   0568' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   0569' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   056a' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   056b' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   056c' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   056d' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   057e' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   057f' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   0671' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   0672' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   0673' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   0674' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   0675' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   0676' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft/blk00000001/blk0000
   0677' has unconnected output pin
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings: 155

Writing NGD file "system.ngd" ...
Total REAL time to NGDBUILD completion:  40 sec
Total CPU time to NGDBUILD completion:   40 sec

Writing NGDBUILD log file "system.bld"...

NGDBUILD done.



#----------------------------------------------#
# Starting program map
# map -o system_map.ncd -w -pr b -ol high -timing -detail system.ngd system.pcf 
#----------------------------------------------#
Release 14.4 - Map P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.4/ISE_DS/EDK/data/Xdh_PrimTypeLib.xda> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/Xdh_PrimTypeLib.xda>
Using target part "7z020clg484-1".
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<53>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<53>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<52>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<52>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<51>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<51>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<50>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<50>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<47>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<47>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<46>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<46>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<45>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<45>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<44>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<44>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<43>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<43>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<42>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<42>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<41>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<41>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<40>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<40>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<39>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<39>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<38>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<38>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<37>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<37>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<36>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<36>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<35>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<35>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<34>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<34>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<33>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<33>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<32>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<32>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<31>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<31>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<30>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<30>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<29>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<29>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<28>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<28>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<27>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<27>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<26>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<26>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<25>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<25>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<24>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<24>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<23>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<23>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<22>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<22>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<21>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<21>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<20>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<20>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<19>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<19>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<18>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<18>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<17>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<17>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<16>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<16>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<15>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<15>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<14>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<14>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<13>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<13>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<12>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<12>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<11>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<11>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<10>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<10>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<9>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<9>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<8>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<8>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<7>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<7>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<6>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<6>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<5>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<5>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<4>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<4>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<3>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<3>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<2>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<2>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<1>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<1>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_MIO<0>" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_MIO<0>" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_SRSTB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_SRSTB" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_CLK" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_CLK" is not constrained
   (LOC) to a specific location.
WARNING:LIT:701 - PAD symbol "processing_system7_0_PS_PORB" has an undefined
   IOSTANDARD.
WARNING:LIT:702 - PAD symbol "processing_system7_0_PS_PORB" is not constrained
   (LOC) to a specific location.
Mapping design into LUTs...
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 43 secs 
Total CPU  time at the beginning of Placer: 43 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:275bddab) REAL time: 47 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:275bddab) REAL time: 47 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:275bddab) REAL time: 47 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:fe82abd6) REAL time: 58 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:fe82abd6) REAL time: 58 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:fe82abd6) REAL time: 59 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:fe82abd6) REAL time: 59 secs 

Phase 8.8  Global Placement
........................................
..........................
..............................................................................................................................
.......................................................................
.....................................................................................
Phase 8.8  Global Placement (Checksum:fc321318) REAL time: 3 mins 33 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:fc321318) REAL time: 3 mins 34 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:818dbbde) REAL time: 3 mins 49 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:818dbbde) REAL time: 3 mins 49 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:818dbbde) REAL time: 3 mins 50 secs 

Total REAL time to Placer completion: 3 mins 50 secs 
Total CPU  time to Placer completion: 3 mins 50 secs 
Running post-placement packing...
Writing output files...

Design Summary:
Number of errors:      0
Number of warnings:  113
Slice Logic Utilization:
  Number of Slice Registers:                 4,963 out of 106,400    4
    Number used as Flip Flops:               4,950
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:               13
  Number of Slice LUTs:                      3,845 out of  53,200    7
    Number used as logic:                    3,213 out of  53,200    6
      Number using O6 output only:           2,201
      Number using O5 output only:              36
      Number using O5 and O6:                  976
      Number used as ROM:                        0
    Number used as Memory:                     526 out of  17,400    3
      Number used as Dual Port RAM:            146
        Number using O6 output only:           130
        Number using O5 output only:             4
        Number using O5 and O6:                 12
      Number used as Single Port RAM:            0
      Number used as Shift Register:           380
        Number using O6 output only:           328
        Number using O5 output only:             0
        Number using O5 and O6:                 52
    Number used exclusively as route-thrus:    106
      Number with same-slice register load:     77
      Number with same-slice carry load:        23
      Number with other load:                    6

Slice Logic Distribution:
  Number of occupied Slices:                 2,198 out of  13,300   16
  Number of LUT Flip Flop pairs used:        5,703
    Number with an unused Flip Flop:         1,319 out of   5,703   23
    Number with an unused LUT:               1,858 out of   5,703   32
    Number of fully used LUT-FF pairs:       2,526 out of   5,703   44
    Number of unique control sets:             265
    Number of slice register sites lost
      to control set restrictions:           1,020 out of 106,400    1

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        15 out of     200    7
    Number of LOCed IOBs:                       15 out of      15  100
  Number of bonded IOPAD:                      130 out of     130  100
    IOB Flip Flops:                              3

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                  4 out of     140    2
    Number using RAMB36E1 only:                  4
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                  1 out of     280    1
    Number using RAMB18E1 only:                  1
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      2 out of      32    6
    Number used as BUFGs:                        2
    Number used as BUFGCTRLs:                    0
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:        1 out of     200    1
    Number used as ILOGICE2s:                    1
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:        4 out of     200    2
    Number used as OLOGICE2s:                    4
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0
  Number of BSCANs:                              0 out of       4    0
  Number of BUFHCEs:                             0 out of      72    0
  Number of BUFRs:                               0 out of      16    0
  Number of CAPTUREs:                            0 out of       1    0
  Number of DNA_PORTs:                           0 out of       1    0
  Number of DSP48E1s:                            2 out of     220    1
  Number of EFUSE_USRs:                          0 out of       1    0
  Number of FRAME_ECCs:                          0 out of       1    0
  Number of ICAPs:                               0 out of       2    0
  Number of IDELAYCTRLs:                         0 out of       4    0
  Number of IN_FIFOs:                            0 out of      16    0
  Number of MMCME2_ADVs:                         0 out of       4    0
  Number of OUT_FIFOs:                           0 out of      16    0
  Number of PHASER_REFs:                         0 out of       4    0
  Number of PHY_CONTROLs:                        0 out of       4    0
  Number of PLLE2_ADVs:                          0 out of       4    0
  Number of PS7s:                                1 out of       1  100
  Number of STARTUPs:                            0 out of       1    0
  Number of XADCs:                               0 out of       1    0

Average Fanout of Non-Clock Nets:                3.67

Peak Memory Usage:  1061 MB
Total REAL time to MAP completion:  3 mins 56 secs 
Total CPU time to MAP completion:   3 mins 56 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.



#----------------------------------------------#
# Starting program par
# par -w -ol high system_map.ncd system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - par P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/data/parBmgr.acd> with local file
<C:/Xilinx/14.4/ISE_DS/ISE/data/parBmgr.acd>



Constraints file: system.pcf.
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 0.950 Volts. (default - Range: 0.950 to 1.050 Volts)


Device speed data version:  "ADVANCED 1.04 2012-12-04".



Device Utilization Summary:

   Number of BUFGs                           2 out of 32      6
   Number of DSP48E1s                        2 out of 220     1
   Number of ILOGICE2s                       1 out of 200     1
   Number of External IOB33s                15 out of 200     7
      Number of LOCed IOB33s                15 out of 15    100

   Number of External IOPADs               130 out of 130   100
      Number of LOCed IOPADs                75 out of 130    57

   Number of OLOGICE2s                       4 out of 200     2
   Number of PS7s                            1 out of 1     100
   Number of RAMB18E1s                       1 out of 280     1
   Number of RAMB36E1s                       4 out of 140     2
   Number of Slices                       2198 out of 13300  16
   Number of Slice Registers              4963 out of 106400  4
      Number used as Flip Flops           4963
      Number used as Latches                 0
      Number used as LatchThrus              0

   Number of Slice LUTS                   3845 out of 53200   7
   Number of Slice LUT-Flip Flop pairs    5521 out of 53200  10


Overall effort level (-ol):   High 
Router effort level (-rl):    High 

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx
   Command Line Tools User Guide for information on generating a TSI report.
Starting initial Timing Analysis.  REAL time: 21 secs 
Finished initial Timing Analysis.  REAL time: 21 secs 

WARNING:Par:288 - The signal
   axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_F
   IFO/V6_S6_AND_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O has no
   load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mra
   m_RAM_RAMD_D1_O has no load.  PAR will not attempt to route this signal.
WARNING:Par:288 - The signal
   axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRIT
   E.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM
   _RAMD_D1_O has no load.  PAR will not attempt to route this signal.
Starting Router


Phase  1  : 28486 unrouted;      REAL time: 23 secs 

Phase  2  : 22111 unrouted;      REAL time: 24 secs 

Phase  3  : 6613 unrouted;      REAL time: 35 secs 

Phase  4  : 6613 unrouted; (Setup:0, Hold:58601, Component Switching Limit:0)     REAL time: 39 secs 

Updating file: system.ncd with current fully routed design.

Phase  5  : 0 unrouted; (Setup:0, Hold:47187, Component Switching Limit:0)     REAL time: 48 secs 

Phase  6  : 0 unrouted; (Setup:0, Hold:47187, Component Switching Limit:0)     REAL time: 48 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:47187, Component Switching Limit:0)     REAL time: 48 secs 

Phase  8  : 0 unrouted; (Setup:0, Hold:47187, Component Switching Limit:0)     REAL time: 48 secs 

Phase  9  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 51 secs 
Total REAL time to Router completion: 51 secs 
Total CPU time to Router completion: 54 secs 

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
|processing_system7_0 |              |      |      |            |             |
|          _FCLK_CLK0 |BUFGCTRL_X0Y31| No   | 1784 |  0.436     |  2.055      |
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_0 = PERIOD TIMEGRP "clk_fpga_ | SETUP       |     0.367ns|     9.633ns|       0|           0
  0" 100 MHz HIGH 50| HOLD        |     0.003ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_2_reset_resync_ | SETUP       |         N/A|     1.096ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PATH "TS_axi_interconnect_1_reset_resync_ | SETUP       |         N/A|     1.118ns|     N/A|           0
  path" TIG                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_clk_fpga_1 = PERIOD TIMEGRP "clk_fpga_ | N/A         |         N/A|         N/A|     N/A|         N/A
  1" 10 MHz HIGH 50|             |            |            |        |            
----------------------------------------------------------------------------------------------------------


All constraints were met.
INFO:Timing:2761 - N/A entries in the Constraints List may indicate that the 
   constraint is not analyzed due to the following: No paths covered by this 
   constraint; Other constraints intersect with this constraint; or This 
   constraint was disabled by a Path Tracing Control. Please run the Timespec 
   Interaction Report (TSI) via command line (trce tsi) or Timing Analyzer GUI.


Generating Pad Report.

All signals are completely routed.

WARNING:Par:283 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC warnings.

Total REAL time to PAR completion: 54 secs 
Total CPU time to PAR completion: 56 secs 

Peak Memory Usage:  826 MB

Placer: Placement generated during map.
Routing: Completed - No errors found.
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 5
Number of info messages: 1

Writing design to file system.ncd



PAR done!



#----------------------------------------------#
# Starting program post_par_trce
# trce -e 3 -xml system.twx system.ncd system.pcf 
#----------------------------------------------#
Release 14.4 - Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more
   information, see the TSI report.  Please consult the Xilinx Command Line
   Tools User Guide for information on generating a TSI report.
--------------------------------------------------------------------------------
Release 14.4 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -e 3 -xml system.twx
system.ncd system.pcf


Design file:              system.ncd
Physical constraint file: system.pcf
Device,speed:             xc7z020,-1 (ADVANCED 1.04 2012-12-04)
Report level:             error report
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in
   the unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of
   this model, and for more information on accounting for different loading conditions, please see the device datasheet.


Timing summary:
---------------

Timing errors: 0  Score: 0 (Setup/Max: 0, Hold: 0)

Constraints cover 112329 paths, 0 nets, and 23851 connections

Design statistics:
   Minimum period:   9.633ns (Maximum frequency: 103.810MHz)


Analysis completed Wed Nov 12 06:08:29 2014
--------------------------------------------------------------------------------

Generating Report ...

Number of warnings: 0
Number of info messages: 4
Total time: 23 secs 


xflow done!
touch __xps/system_routed
xilperl C:/Xilinx/14.4/ISE_DS/EDK/data/fpga_impl/observe_par.pl -error yes implementation/system.par
Analyzing implementation/system.par
"*********************************************"
"Running Bitgen.."
"*********************************************"
cd implementation & bitgen -w -f bitgen.ut system & cd ..
Release 14.4 - Bitgen P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
Loading device for application Rf_Device from file '7z020.nph' in environment
C:\Xilinx\14.4\ISE_DS\ISE\;C:\Xilinx\14.4\ISE_DS\EDK.
   "system" is an NCD, version 3.2, device xc7z020, package clg484, speed -1
Opened constraints file system.pcf.

Wed Nov 12 06:08:45 2014

Running DRC.
WARNING:PhysDesignRules:367 - The signal
   <axi_dma_0/axi_dma_0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_
   ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LA
   TER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_f
   ifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfif
   o.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete.
   The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi_interconnect_2/axi_interconnect_2/mi_protocol_conv_bank/gen_protocol_slo
   t[0].gen_prot_conv.conv_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_ins
   t/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/
   grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
DRC detected 0 errors and 3 warnings.  Please see the previously displayed
individual error or warning messages for more details.
Creating bit map...
Saving bit stream in "system.bit".
Bitstream generation is complete.
Done!

********************************************************************************
At Local date and time: Wed Nov 12 06:09:52 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
ZynqConfig: Terminated for pscgen mode
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 213 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 213 
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 213 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 213 
WARNING:EDK -
   C:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_i2c_v1_00_
   a\data\ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC Serial Data
WARNING:EDK -
   C:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_i2c_v1_00_
   a\data\ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC Serial Clock

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41200000-0x4120ffff) axi_gpio_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x74e00000-0x74e0ffff)
oled_bypass_ps2pl_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x75000000-0x7500ffff) i2s_ctrl_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41200000-0x4120ffff) axi_gpio_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x74e00000-0x74e0ffff)
oled_bypass_ps2pl_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x75000000-0x7500ffff) i2s_ctrl_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK -
   C:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_i2c_v1_00_
   a\data\ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC Serial Data
WARNING:EDK -
   C:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_i2c_v1_00_
   a\data\ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC Serial Clock
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\workspace\es6051\FINAL3\EDK\system.mhs line 213 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing i2s_ctrl_0.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing oled_bypass_ps2pl_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_stream_ps2pl_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
Done!

********************************************************************************
At Local date and time: Wed Nov 12 06:10:13 2014
 xsdk.exe -hwspec C:\workspace\es6051\FINAL3\EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\workspace\es6051\FINAL3\EDK\etc\system.filters
Done writing Tab View settings to:
	C:\workspace\es6051\FINAL3\EDK\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Nov 10 18:08:18 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Nov 10 18:08:20 2015
 xsdk.exe -hwspec C:\Users\user\Downloads\FINAL3\EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\user\Downloads\FINAL3\EDK\etc\system.filters
Done writing Tab View settings to:
	C:\Users\user\Downloads\FINAL3\EDK\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Nov 10 18:18:49 2015
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Tue Nov 10 18:18:50 2015
 xsdk.exe -hwspec C:\Users\user\Downloads\FINAL3\EDK\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!

********************************************************************************
At Local date and time: Tue Nov 10 18:19:55 2015
 make -f system.make hwclean started...
rm -f implementation/system.ngc
rm -f implementation/system_processing_system7_0_wrapper.ngc implementation/system_axi_interconnect_1_wrapper.ngc implementation/system_i2s_ctrl_0_wrapper.ngc implementation/system_axi_gpio_0_wrapper.ngc implementation/system_oled_bypass_ps2pl_0_wrapper.ngc implementation/system_axi_dma_0_wrapper.ngc implementation/system_axi_interconnect_2_wrapper.ngc implementation/system_axi_stream_ps2pl_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
Done!

********************************************************************************
At Local date and time: Tue Nov 10 18:20:15 2015
 make -f system.make exporttosdk started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse C:/Users/user/Downloads/FINAL3/EDK/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 213 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 213 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x74e00000-0x74e0ffff) oled_bypass_ps2pl_0	axi_interconnect_1
  (0x75000000-0x7500ffff) i2s_ctrl_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   axi_stream_ps2pl_0_M_AXIS_TKEEP - No driver found. Port will be driven to VCC
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 255 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_stream_ps2pl_0_M_AXIS_TUSER - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_stream_ps2pl_0_M_AXIS_TID - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_stream_ps2pl_0_M_AXIS_TDEST - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: axi_stream_ps2pl_0, Overriding connection of PORT:
   ARESETN, VALUE: processing_system7_0_FCLK_RESET0_N - which is part of the
   connected BUSIF: M_AXIS - C:\Users\user\Downloads\FINAL3\EDK\system.mhs line
   221
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:processing_system7_0 - C:\Users\user\Downloads\FINAL3\EDK\system.mhs
line 51 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 - C:\Users\user\Downloads\FINAL3\EDK\system.mhs line
148 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:i2s_ctrl_0 - C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 156 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_gpio_0 - C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 169 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:oled_bypass_ps2pl_0 - C:\Users\user\Downloads\FINAL3\EDK\system.mhs
line 180 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_dma_0 - C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 195 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_2 - C:\Users\user\Downloads\FINAL3\EDK\system.mhs line
213 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_stream_ps2pl_0 - C:\Users\user\Downloads\FINAL3\EDK\system.mhs line
221 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 148 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"C:/Users/user/Downloads/FINAL3/EDK/implementation/axi_interconnect_1_wrapper/sy
stem_axi_interconnect_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_dma_0_wrapper INSTANCE:axi_dma_0 -
C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 195 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_dma_0_wrapper.ngc
../system_axi_dma_0_wrapper

Reading NGO file
"C:/Users/user/Downloads/FINAL3/EDK/implementation/axi_dma_0_wrapper/system_axi_
dma_0_wrapper.ngc" ...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module "../system_axi_dma_0_wrapper_fifo_generator_v9_1_3.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_dma_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   7 sec

Writing NGCBUILD log file "../system_axi_dma_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_2_wrapper INSTANCE:axi_interconnect_2 -
C:\Users\user\Downloads\FINAL3\EDK\system.mhs line 213 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_2_wrapper.ngc
../system_axi_interconnect_2_wrapper

Reading NGO file
"C:/Users/user/Downloads/FINAL3/EDK/implementation/axi_interconnect_2_wrapper/sy
stem_axi_interconnect_2_wrapper.ngc" ...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_1.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_2.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_3.ngc"...
Loading design module
"../system_axi_interconnect_2_wrapper_fifo_generator_v9_1_4.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_2_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi_interconnect_2_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 1237.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
.... Copying flowfile C:/Xilinx/14.4/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/Users/user/Downloads/FINAL3/EDK/implementation 

Using Flow File: C:/Users/user/Downloads/FINAL3/EDK/implementation/fpga.flw 
Using Option File(s): 
 C:/Users/user/Downloads/FINAL3/EDK/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"C:/Users/user/Downloads/FINAL3/EDK/implementation/system.ngc" -uc system.ucf
system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
C:/Users/user/Downloads/FINAL3/EDK/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file "C:/Users/user/Downloads/FINAL3/EDK/implementation/system.ngc"
...
Loading design module
"C:/Users/user/Downloads/FINAL3/EDK/implementation/system_processing_system7_0_w
rapper.ngc"...
Loading design module
"C:/Users/user/Downloads/FINAL3/EDK/implementation/system_i2s_ctrl_0_wrapper.ngc
"...
Loading design module
"C:/Users/user/Downloads/FINAL3/EDK/implementation/system_axi_interconnect_1_wra
pper.ngc"...
Loading design module
"C:/Users/user/Downloads/FINAL3/EDK/implementation/system_axi_interconnect_2_wra
pper.ngc"...
Loading design module
"C:/Users/user/Downloads/FINAL3/EDK/implementation/system_axi_stream_ps2pl_0_wra
pper.ngc"...
Loading design module
"C:/Users/user/Downloads/FINAL3/EDK/implementation/system_axi_gpio_0_wrapper.ngc
"...
Loading design module
"C:/Users/user/Downloads/FINAL3/EDK/implementation/system_oled_bypass_ps2pl_0_wr
apper.ngc"...
Loading design module
"C:/Users/user/Downloads/FINAL3/EDK/implementation/system_axi_dma_0_wrapper.ngc"
...
Applying constraints in
"C:/Users/user/Downloads/FINAL3/EDK/implementation/system_processing_system7_0_w
rapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/user/Downloads/FINAL3/EDK/implementation/system_axi_interconnect_1_wra
pper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/user/Downloads/FINAL3/EDK/implementation/system_axi_interconnect_2_wra
pper.ncf" to module "axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/user/Downloads/FINAL3/EDK/implementation/system_axi_dma_0_wrapper.ncf"
to module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
ERROR:NgdBuild:604 - logical block
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft' with type
   'fftv8_fixp16_scaled' could not be resolved. A pin name misspelling can cause
   this, a missing edif or ngc file, case mismatch between the block name and
   the edif or ngc file name, or the misspelling of a type name. Symbol
   'fftv8_fixp16_scaled' is not supported in target 'zynq'.
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings: 132

Total REAL time to NGDBUILD completion:  34 sec
Total CPU time to NGDBUILD completion:   33 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\user\Downloads\FINAL3\EDK\etc\system.filters
Done writing Tab View settings to:
	C:\Users\user\Downloads\FINAL3\EDK\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	F:\Embedded-System-Design\Project\part3\etc\system.filters
Done writing Tab View settings to:
	F:\Embedded-System-Design\Project\part3\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.4 Build EDK_P.49d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Thu Nov 12 02:26:52 2015
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
pscgen -mhs system.mhs -expdir SDK\SDK_Export\hw
ZynqConfig: Terminated for pscgen mode
psf2Edward -inp system.xmp -flat_zynq -dont_run_checkhwsys -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.4 - psf2Edward EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Qt: Untested Windows version 6.2 detected!
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 213 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 213 
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 213 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 213 
WARNING:EDK -
   C:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_i2c_v1_00_
   a\data\ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC Serial Data
WARNING:EDK -
   C:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_i2c_v1_00_
   a\data\ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC Serial Clock

Overriding IP level properties ...

Computing clock values...

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor ps7_cortexa9_0
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41200000-0x4120ffff) axi_gpio_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x74e00000-0x74e0ffff)
oled_bypass_ps2pl_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x75000000-0x7500ffff) i2s_ctrl_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0
Address Map for Processor ps7_cortexa9_1
  (0000000000-0x0002ffff) ps7_ram_0	ps7_axi_interconnect_0
  (0x00100000-0x1fffffff) ps7_ddr_0	ps7_axi_interconnect_0
  (0x40400000-0x4040ffff) axi_dma_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x41200000-0x4120ffff) axi_gpio_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x74e00000-0x74e0ffff)
oled_bypass_ps2pl_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0x75000000-0x7500ffff) i2s_ctrl_0	ps7_axi_interconnect_0->axi_interconnect_1
  (0xe0001000-0xe0001fff) ps7_uart_1	ps7_axi_interconnect_0
  (0xe0004000-0xe0004fff) ps7_i2c_0	ps7_axi_interconnect_0
  (0xe0200000-0xe0200fff) ps7_iop_bus_config_0	ps7_axi_interconnect_0
  (0xf8000000-0xf8000fff) ps7_slcr_0	ps7_axi_interconnect_0
  (0xf8003000-0xf8003fff) ps7_dma_s	ps7_axi_interconnect_0
  (0xf8004000-0xf8004fff) ps7_dma_ns	ps7_axi_interconnect_0
  (0xf8006000-0xf8006fff) ps7_ddrc_0	ps7_axi_interconnect_0
  (0xf8007000-0xf8007fff) ps7_dev_cfg_0	ps7_axi_interconnect_0
  (0xf8008000-0xf8008fff) ps7_afi_0	ps7_axi_interconnect_0
  (0xf8009000-0xf8009fff) ps7_afi_1	ps7_axi_interconnect_0
  (0xf800a000-0xf800afff) ps7_afi_2	ps7_axi_interconnect_0
  (0xf800b000-0xf800bfff) ps7_afi_3	ps7_axi_interconnect_0
  (0xf8f00100-0xf8f001ff) ps7_scugic_0	ps7_axi_interconnect_0
  (0xf8f00600-0xf8f0061f) ps7_scutimer_0	ps7_axi_interconnect_0
  (0xf8f00620-0xf8f006ff) ps7_scuwdt_0	ps7_axi_interconnect_0
  (0xffff0000-0xfffffdff) ps7_ram_1	ps7_axi_interconnect_0

Checking platform address map ...
WARNING:EDK -
   C:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_i2c_v1_00_
   a\data\ps7_i2c_v2_1_0.mpd line 108	Unknown PORT subproperty IIC Serial Data
WARNING:EDK -
   C:\Xilinx\14.4\ISE_DS\ISE\data\zynqconfig\ps7_internals\pcores\ps7_i2c_v1_00_
   a\data\ps7_i2c_v2_1_0.mpd line 109	Unknown PORT subproperty IIC Serial Clock
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Qt: Untested Windows version 6.2 detected!
Release 14.4 - xdsgen EDK_P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
WARNING:EDK:1687 - Invalid path specified for ModuleSearchPath in XMP file.
   Please make sure that the directory specified exists.
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 213 
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_gpio;v=v1_01_b;d=ds744_axi_gpi
   o.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_dma;v=v6_03_a;d=pg021_axi_dma.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing processing_system7_0.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing i2s_ctrl_0.jpg.....
Rasterizing axi_gpio_0.jpg.....
Rasterizing oled_bypass_ps2pl_0.jpg.....
Rasterizing axi_dma_0.jpg.....
Rasterizing axi_interconnect_2.jpg.....
Rasterizing axi_stream_ps2pl_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.4 - platgen Xilinx EDK 14.4 Build EDK_P.49d
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst system.mhs 

Parse F:/Embedded-System-Design/Project/part3/system.mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 213 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 51 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 148 
WARNING:EDK:4092 - IPNAME: axi_gpio, INSTANCE: axi_gpio_0 - Pre-Production
   version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 169 
WARNING:EDK:4092 - IPNAME: axi_dma, INSTANCE: axi_dma_0 - Pre-Production version
   not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 195 
WARNING:EDK:4092 - IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\Embedded-System-Design\Project\part3\system.mhs line 213 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP0_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 300 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP2_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 308 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x40400000-0x4040ffff) axi_dma_0	axi_interconnect_1
  (0x41200000-0x4120ffff) axi_gpio_0	axi_interconnect_1
  (0x74e00000-0x74e0ffff) oled_bypass_ps2pl_0	axi_interconnect_1
  (0x75000000-0x7500ffff) i2s_ctrl_0	axi_interconnect_1

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 4
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 2 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: s_axis_s2mm_tkeep, CONNECTOR:
   axi_stream_ps2pl_0_M_AXIS_TKEEP - No driver found. Port will be driven to VCC
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 255 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tuser, CONNECTOR:
   axi_stream_ps2pl_0_M_AXIS_TUSER - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 259 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tid, CONNECTOR:
   axi_stream_ps2pl_0_M_AXIS_TID - No driver found. Port will be driven to GND -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 260 
WARNING:EDK:4180 - PORT: s_axis_s2mm_tdest, CONNECTOR:
   axi_stream_ps2pl_0_M_AXIS_TDEST - No driver found. Port will be driven to GND
   -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 261 
WARNING:EDK:4181 - PORT: mm2s_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 221 
WARNING:EDK:4181 - PORT: mm2s_cntrl_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 230 
WARNING:EDK:4181 - PORT: s2mm_prmry_reset_out_n, CONNECTOR: RESET_OUT_N -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 253 
WARNING:EDK:4181 - PORT: s2mm_sts_reset_out_n, CONNECTOR: RESET_OUT_N - floating
   connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 262 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tkeep, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TKEEP - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tuser, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TUSER - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 227 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tid, CONNECTOR: axi_dma_0_M_AXIS_MM2S_TID -
   floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 228 
WARNING:EDK:4181 - PORT: m_axis_mm2s_tdest, CONNECTOR:
   axi_dma_0_M_AXIS_MM2S_TDEST - floating connection -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_dma_v6_03_a\data
   \axi_dma_v2_1_0.mpd line 229 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_system7_v
   4_02_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_2; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.4\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_2.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:processing_system7 INSTANCE:processing_system7_0 -
F:\Embedded-System-Design\Project\part3\system.mhs line 51 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
F:\Embedded-System-Design\Project\part3\system.mhs line 148 - Copying cache
implementation netlist
IPNAME:i2s_ctrl INSTANCE:i2s_ctrl_0 -
F:\Embedded-System-Design\Project\part3\system.mhs line 156 - Copying cache
implementation netlist
IPNAME:axi_gpio INSTANCE:axi_gpio_0 -
F:\Embedded-System-Design\Project\part3\system.mhs line 169 - Copying cache
implementation netlist
IPNAME:oled_bypass_ps2pl INSTANCE:oled_bypass_ps2pl_0 -
F:\Embedded-System-Design\Project\part3\system.mhs line 180 - Copying cache
implementation netlist
IPNAME:axi_dma INSTANCE:axi_dma_0 -
F:\Embedded-System-Design\Project\part3\system.mhs line 195 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_2 -
F:\Embedded-System-Design\Project\part3\system.mhs line 213 - Copying cache
implementation netlist
IPNAME:axi_stream_ps2pl INSTANCE:axi_stream_ps2pl_0 -
F:\Embedded-System-Design\Project\part3\system.mhs line 221 - Copying cache
implementation netlist

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
WARNING:EDK:4059 - INSTANCE: axi_stream_ps2pl_0, Overriding connection of PORT:
   ARESETN, VALUE: processing_system7_0_FCLK_RESET0_N - which is part of the
   connected BUSIF: M_AXIS - F:\Embedded-System-Design\Project\part3\system.mhs
   line 221
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:i2s_ctrl_0 - F:\Embedded-System-Design\Project\part3\system.mhs line
156 - Running XST synthesis
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 42.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc
Release 14.4 - Xflow P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7z020clg484-1 -implement xflow.opt system.ngc 
 
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Using Flow File:
F:/Embedded-System-Design/Project/part3/implementation/fpga.flw 
Using Option File(s): 
 F:/Embedded-System-Design/Project/part3/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7z020clg484-1 -nt timestamp -bm system.bmm
"F:/Embedded-System-Design/Project/part3/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.4 - ngdbuild P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file <C:/Xilinx/14.4/ISE_DS/EDK/zynq/data/zynq.acd>
with local file <C:/Xilinx/14.4/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7z020clg484-1 -nt timestamp -bm system.bmm
F:/Embedded-System-Design/Project/part3/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"F:/Embedded-System-Design/Project/part3/implementation/system.ngc" ...
Loading design module
"F:/Embedded-System-Design/Project/part3/implementation/system_processing_system
7_0_wrapper.ngc"...
Loading design module
"F:/Embedded-System-Design/Project/part3/implementation/system_i2s_ctrl_0_wrappe
r.ngc"...
Loading design module
"F:/Embedded-System-Design/Project/part3/implementation/system_axi_interconnect_
1_wrapper.ngc"...
Loading design module
"F:/Embedded-System-Design/Project/part3/implementation/system_axi_interconnect_
2_wrapper.ngc"...
Loading design module
"F:/Embedded-System-Design/Project/part3/implementation/system_axi_stream_ps2pl_
0_wrapper.ngc"...
Loading design module
"F:/Embedded-System-Design/Project/part3/implementation/system_axi_gpio_0_wrappe
r.ngc"...
Loading design module
"F:/Embedded-System-Design/Project/part3/implementation/system_oled_bypass_ps2pl
_0_wrapper.ngc"...
Loading design module
"F:/Embedded-System-Design/Project/part3/implementation/system_axi_dma_0_wrapper
.ngc"...
Applying constraints in
"F:/Embedded-System-Design/Project/part3/implementation/system_processing_system
7_0_wrapper.ncf" to module "processing_system7_0"...
Checking Constraint Associations...
Applying constraints in
"F:/Embedded-System-Design/Project/part3/implementation/system_axi_interconnect_
1_wrapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"F:/Embedded-System-Design/Project/part3/implementation/system_axi_interconnect_
2_wrapper.ncf" to module "axi_interconnect_2"...
Checking Constraint Associations...
Applying constraints in
"F:/Embedded-System-Design/Project/part3/implementation/system_axi_dma_0_wrapper
.ncf" to module "axi_dma_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_PORB_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_CLK_IBUF'.  All constraints associated with this
   symbol will be ignored.
INFO:NgdBuild:649 - Removing redundant 'IBUF' symbol
   'processing_system7_0_PS_SRSTB_IBUF'.  All constraints associated with this
   symbol will be ignored.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_2/axi_interconnect_2\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_2_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_2/axi_interconnect_2/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_2_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_2_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

Done...

Processing BMM file "system.bmm" ...

WARNING::53 - File 'system.bmm' is empty or has no BMM content.


Checking expanded design ...
ERROR:NgdBuild:604 - logical block
   'axi_stream_ps2pl_0/axi_stream_ps2pl_0/signalproc/fft/fft' with type
   'fftv8_fixp16_scaled' could not be resolved. A pin name misspelling can cause
   this, a missing edif or ngc file, case mismatch between the block name and
   the edif or ngc file name, or the misspelling of a type name. Symbol
   'fftv8_fixp16_scaled' is not supported in target 'zynq'.
WARNING:NgdBuild:452 - logical net 'N132' has no driver
WARNING:NgdBuild:452 - logical net 'N133' has no driver
WARNING:NgdBuild:452 - logical net 'N134' has no driver
WARNING:NgdBuild:452 - logical net 'N135' has no driver
WARNING:NgdBuild:452 - logical net 'N136' has no driver
WARNING:NgdBuild:452 - logical net 'N137' has no driver
WARNING:NgdBuild:452 - logical net 'N138' has no driver
WARNING:NgdBuild:452 - logical net 'N139' has no driver
WARNING:NgdBuild:452 - logical net 'N140' has no driver
WARNING:NgdBuild:452 - logical net 'N141' has no driver
WARNING:NgdBuild:452 - logical net 'N142' has no driver
WARNING:NgdBuild:452 - logical net 'N143' has no driver
WARNING:NgdBuild:452 - logical net 'N144' has no driver
WARNING:NgdBuild:452 - logical net 'N145' has no driver
WARNING:NgdBuild:452 - logical net 'N146' has no driver
WARNING:NgdBuild:452 - logical net 'N147' has no driver
WARNING:NgdBuild:452 - logical net 'N148' has no driver
WARNING:NgdBuild:452 - logical net 'N149' has no driver
WARNING:NgdBuild:452 - logical net 'N150' has no driver
WARNING:NgdBuild:452 - logical net 'N151' has no driver
WARNING:NgdBuild:452 - logical net 'N152' has no driver
WARNING:NgdBuild:452 - logical net 'N153' has no driver
WARNING:NgdBuild:452 - logical net 'N154' has no driver
WARNING:NgdBuild:452 - logical net 'N155' has no driver
WARNING:NgdBuild:452 - logical net 'N156' has no driver
WARNING:NgdBuild:452 - logical net 'N157' has no driver
WARNING:NgdBuild:452 - logical net 'N158' has no driver
WARNING:NgdBuild:452 - logical net 'N159' has no driver
WARNING:NgdBuild:452 - logical net 'N160' has no driver
WARNING:NgdBuild:452 - logical net 'N161' has no driver
WARNING:NgdBuild:452 - logical net 'N162' has no driver
WARNING:NgdBuild:452 - logical net 'N163' has no driver
WARNING:NgdBuild:452 - logical net 'N164' has no driver
WARNING:NgdBuild:452 - logical net 'N165' has no driver
WARNING:NgdBuild:452 - logical net 'N166' has no driver
WARNING:NgdBuild:452 - logical net 'N167' has no driver
WARNING:NgdBuild:452 - logical net 'N168' has no driver
WARNING:NgdBuild:452 - logical net 'N169' has no driver
WARNING:NgdBuild:452 - logical net 'N170' has no driver
WARNING:NgdBuild:452 - logical net 'N171' has no driver
WARNING:NgdBuild:452 - logical net 'N172' has no driver
WARNING:NgdBuild:452 - logical net 'N173' has no driver
WARNING:NgdBuild:452 - logical net 'N174' has no driver
WARNING:NgdBuild:452 - logical net 'N175' has no driver
WARNING:NgdBuild:452 - logical net 'N176' has no driver
WARNING:NgdBuild:452 - logical net 'N177' has no driver
WARNING:NgdBuild:452 - logical net 'N178' has no driver
WARNING:NgdBuild:452 - logical net 'N179' has no driver
WARNING:NgdBuild:452 - logical net 'N180' has no driver
WARNING:NgdBuild:452 - logical net 'N181' has no driver
WARNING:NgdBuild:452 - logical net 'N182' has no driver
WARNING:NgdBuild:452 - logical net 'N183' has no driver
WARNING:NgdBuild:452 - logical net 'N184' has no driver
WARNING:NgdBuild:452 - logical net 'N185' has no driver
WARNING:NgdBuild:452 - logical net 'N186' has no driver
WARNING:NgdBuild:452 - logical net 'N187' has no driver
WARNING:NgdBuild:452 - logical net 'N188' has no driver
WARNING:NgdBuild:452 - logical net 'N189' has no driver
WARNING:NgdBuild:452 - logical net 'N190' has no driver
WARNING:NgdBuild:452 - logical net 'N191' has no driver
WARNING:NgdBuild:452 - logical net 'N192' has no driver
WARNING:NgdBuild:452 - logical net 'N193' has no driver
WARNING:NgdBuild:452 - logical net 'N194' has no driver
WARNING:NgdBuild:452 - logical net 'N195' has no driver
WARNING:NgdBuild:452 - logical net 'N196' has no driver
WARNING:NgdBuild:452 - logical net 'N197' has no driver
WARNING:NgdBuild:452 - logical net 'N198' has no driver
WARNING:NgdBuild:452 - logical net 'N199' has no driver
WARNING:NgdBuild:452 - logical net 'N200' has no driver
WARNING:NgdBuild:452 - logical net 'N201' has no driver
WARNING:NgdBuild:452 - logical net 'N202' has no driver
WARNING:NgdBuild:452 - logical net 'N203' has no driver
WARNING:NgdBuild:452 - logical net 'N204' has no driver
WARNING:NgdBuild:452 - logical net 'N205' has no driver
WARNING:NgdBuild:452 - logical net 'N206' has no driver
WARNING:NgdBuild:452 - logical net 'N207' has no driver
WARNING:NgdBuild:452 - logical net 'N208' has no driver
WARNING:NgdBuild:452 - logical net 'N209' has no driver
WARNING:NgdBuild:452 - logical net 'N210' has no driver
WARNING:NgdBuild:452 - logical net 'N211' has no driver
WARNING:NgdBuild:452 - logical net 'N212' has no driver
WARNING:NgdBuild:452 - logical net 'N213' has no driver
WARNING:NgdBuild:452 - logical net 'N214' has no driver
WARNING:NgdBuild:452 - logical net 'N215' has no driver
WARNING:NgdBuild:452 - logical net 'N216' has no driver
WARNING:NgdBuild:452 - logical net 'N217' has no driver
WARNING:NgdBuild:452 - logical net 'N218' has no driver
WARNING:NgdBuild:452 - logical net 'N219' has no driver
WARNING:NgdBuild:452 - logical net 'N220' has no driver
WARNING:NgdBuild:452 - logical net 'N221' has no driver
WARNING:NgdBuild:452 - logical net 'N222' has no driver
WARNING:NgdBuild:452 - logical net 'N223' has no driver
WARNING:NgdBuild:452 - logical net 'N224' has no driver
WARNING:NgdBuild:452 - logical net 'N225' has no driver
WARNING:NgdBuild:452 - logical net 'N226' has no driver
WARNING:NgdBuild:452 - logical net 'N227' has no driver
WARNING:NgdBuild:452 - logical net 'N228' has no driver
WARNING:NgdBuild:452 - logical net 'N229' has no driver
WARNING:NgdBuild:452 - logical net 'N230' has no driver
WARNING:NgdBuild:452 - logical net 'N231' has no driver
WARNING:NgdBuild:452 - logical net 'N232' has no driver
WARNING:NgdBuild:452 - logical net 'N233' has no driver
WARNING:NgdBuild:452 - logical net 'N234' has no driver
WARNING:NgdBuild:452 - logical net 'N235' has no driver
WARNING:NgdBuild:452 - logical net 'N236' has no driver
WARNING:NgdBuild:452 - logical net 'N237' has no driver
WARNING:NgdBuild:452 - logical net 'N238' has no driver
WARNING:NgdBuild:452 - logical net 'N239' has no driver
WARNING:NgdBuild:452 - logical net 'N240' has no driver
WARNING:NgdBuild:452 - logical net 'N241' has no driver
WARNING:NgdBuild:452 - logical net 'N242' has no driver
WARNING:NgdBuild:452 - logical net 'N243' has no driver
WARNING:NgdBuild:452 - logical net 'N244' has no driver
WARNING:NgdBuild:452 - logical net 'N245' has no driver
WARNING:NgdBuild:452 - logical net 'N246' has no driver
WARNING:NgdBuild:452 - logical net 'N247' has no driver
WARNING:NgdBuild:452 - logical net 'N250' has no driver
WARNING:NgdBuild:452 - logical net 'N251' has no driver
WARNING:NgdBuild:452 - logical net 'N252' has no driver
WARNING:NgdBuild:452 - logical net 'N253' has no driver
WARNING:NgdBuild:452 - logical net 'N254' has no driver
WARNING:NgdBuild:452 - logical net 'N255' has no driver
WARNING:NgdBuild:452 - logical net 'N256' has no driver
WARNING:NgdBuild:452 - logical net 'N257' has no driver
WARNING:NgdBuild:452 - logical net 'N258' has no driver
WARNING:NgdBuild:452 - logical net 'N259' has no driver

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings: 132

Total REAL time to NGDBUILD completion:  44 sec
Total CPU time to NGDBUILD completion:   44 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	F:\Embedded-System-Design\Project\part3\etc\system.filters
Done writing Tab View settings to:
	F:\Embedded-System-Design\Project\part3\etc\system.gui
