Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Wed Nov 10 01:28:54 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[2]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[2]/QN (DFFR_X2)                            0.4121     0.4121 f
  U778/ZN (INV_X8)                                      0.1840     0.5961 r
  U789/ZN (XNOR2_X2)                                    0.3110     0.9071 r
  U788/ZN (INV_X4)                                      0.0544     0.9615 f
  U941/ZN (XNOR2_X2)                                    0.2847     1.2462 f
  U690/ZN (XNOR2_X2)                                    0.2730     1.5193 f
  U903/ZN (NOR2_X2)                                     0.1443     1.6636 r
  U495/ZN (NAND3_X2)                                    0.0717     1.7353 f
  U506/ZN (NAND2_X2)                                    0.1351     1.8704 r
  U505/ZN (INV_X4)                                      0.0354     1.9059 f
  U691/ZN (AOI21_X2)                                    0.1445     2.0504 r
  dut_sram_write_data_reg[8]/D (DFF_X2)                 0.0000     2.0504 r
  data arrival time                                                2.0504

  clock clk (rise edge)                                 2.1200     2.1200
  clock network delay (ideal)                           0.0000     2.1200
  clock uncertainty                                    -0.0500     2.0700
  dut_sram_write_data_reg[8]/CK (DFF_X2)                0.0000     2.0700 r
  library setup time                                   -0.2297     1.8403
  data required time                                               1.8403
  --------------------------------------------------------------------------
  data required time                                               1.8403
  data arrival time                                               -2.0504
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                -0.2100


1
