<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.43.0 (0)
 -->
<!-- Title: G Pages: 1 -->
<svg width="2750pt" height="680pt"
 viewBox="0.00 0.00 2750.00 680.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 676)">
<title>G</title>
<polygon fill="white" stroke="transparent" points="-4,4 -4,-676 2746,-676 2746,4 -4,4"/>
<g id="clust1" class="cluster">
<title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index=0&#10;full_system=false&#10;sim_quantum=0&#10;time_sync_enable=false&#10;time_sync_period=100000000000&#10;time_sync_spin_threshold=100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 2722,-8 2722,-8 2728,-8 2734,-14 2734,-20 2734,-20 2734,-652 2734,-652 2734,-658 2728,-664 2722,-664 2722,-664 20,-664 20,-664 14,-664 8,-658 8,-652 8,-652 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="1371" y="-648.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="1371" y="-633.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster">
<title>cluster_system</title>
<g id="a_clust2"><a xlink:title="auto_unlink_shared_backstore=false&#10;cache_line_size=64&#10;eventq_index=0&#10;exit_on_work_items=false&#10;init_param=0&#10;m5ops_base=0&#10;mem_mode=timing&#10;mem_ranges=0:536870912&#10;memories=system.mem_ctrls.dram&#10;mmap_using_noreserve=false&#10;multi_thread=false&#10;&#10;um_work_ids=16&#10;&#13;eadfile=&#10;&#13;edirect_paths=system.redirect_paths0 system.redirect_paths1 system.redirect_paths2&#10;shadow_rom_ranges=&#10;shared_backstore=&#10;symbolfile=&#10;thermal_components=&#10;thermal_model=Null&#10;work_begin_ckpt_count=0&#10;work_begin_cpu_id_exit=&#45;1&#10;work_begin_exit_count=0&#10;work_cpus_ckpt_count=0&#10;work_end_ckpt_count=0&#10;work_end_exit_count=0&#10;work_item_id=&#45;1&#10;workload=system.workload">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 2714,-16 2714,-16 2720,-16 2726,-22 2726,-28 2726,-28 2726,-606 2726,-606 2726,-612 2720,-618 2714,-618 2714,-618 28,-618 28,-618 22,-618 16,-612 16,-606 16,-606 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="1371" y="-602.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="1371" y="-587.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust4" class="cluster">
<title>cluster_system_cpu0</title>
<g id="a_clust4"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu0.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=0&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu0.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu0.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu0.interrupts&#10;isa=system.cpu0.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu0.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu0.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu0.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M1481,-24C1481,-24 2614,-24 2614,-24 2620,-24 2626,-30 2626,-36 2626,-36 2626,-378 2626,-378 2626,-384 2620,-390 2614,-390 2614,-390 1481,-390 1481,-390 1475,-390 1469,-384 1469,-378 1469,-378 1469,-36 1469,-36 1469,-30 1475,-24 1481,-24"/>
<text text-anchor="middle" x="2047.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu0 </text>
<text text-anchor="middle" x="2047.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust5" class="cluster">
<title>cluster_system_cpu0_mmu</title>
<g id="a_clust5"><a xlink:title="dtb=system.cpu0.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu0.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M2272,-146C2272,-146 2606,-146 2606,-146 2612,-146 2618,-152 2618,-158 2618,-158 2618,-332 2618,-332 2618,-338 2612,-344 2606,-344 2606,-344 2272,-344 2272,-344 2266,-344 2260,-338 2260,-332 2260,-332 2260,-158 2260,-158 2260,-152 2266,-146 2272,-146"/>
<text text-anchor="middle" x="2439" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="2439" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust6" class="cluster">
<title>cluster_system_cpu0_mmu_itb</title>
<g id="a_clust6"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2455,-154C2455,-154 2598,-154 2598,-154 2604,-154 2610,-160 2610,-166 2610,-166 2610,-286 2610,-286 2610,-292 2604,-298 2598,-298 2598,-298 2455,-298 2455,-298 2449,-298 2443,-292 2443,-286 2443,-286 2443,-166 2443,-166 2443,-160 2449,-154 2455,-154"/>
<text text-anchor="middle" x="2526.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="2526.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust7" class="cluster">
<title>cluster_system_cpu0_mmu_itb_walker</title>
<g id="a_clust7"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2463,-162C2463,-162 2590,-162 2590,-162 2596,-162 2602,-168 2602,-174 2602,-174 2602,-240 2602,-240 2602,-246 2596,-252 2590,-252 2590,-252 2463,-252 2463,-252 2457,-252 2451,-246 2451,-240 2451,-240 2451,-174 2451,-174 2451,-168 2457,-162 2463,-162"/>
<text text-anchor="middle" x="2526.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2526.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust9" class="cluster">
<title>cluster_system_cpu0_mmu_dtb</title>
<g id="a_clust9"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu0.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M2280,-154C2280,-154 2423,-154 2423,-154 2429,-154 2435,-160 2435,-166 2435,-166 2435,-286 2435,-286 2435,-292 2429,-298 2423,-298 2423,-298 2280,-298 2280,-298 2274,-298 2268,-292 2268,-286 2268,-286 2268,-166 2268,-166 2268,-160 2274,-154 2280,-154"/>
<text text-anchor="middle" x="2351.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="2351.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust10" class="cluster">
<title>cluster_system_cpu0_mmu_dtb_walker</title>
<g id="a_clust10"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu0.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M2288,-162C2288,-162 2415,-162 2415,-162 2421,-162 2427,-168 2427,-174 2427,-174 2427,-240 2427,-240 2427,-246 2421,-252 2415,-252 2415,-252 2288,-252 2288,-252 2282,-252 2276,-246 2276,-240 2276,-240 2276,-174 2276,-174 2276,-168 2282,-162 2288,-162"/>
<text text-anchor="middle" x="2351.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="2351.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust118" class="cluster">
<title>cluster_system_cpu0_icache</title>
<g id="a_clust118"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M1952,-32C1952,-32 2114,-32 2114,-32 2120,-32 2126,-38 2126,-44 2126,-44 2126,-110 2126,-110 2126,-116 2120,-122 2114,-122 2114,-122 1952,-122 1952,-122 1946,-122 1940,-116 1940,-110 1940,-110 1940,-44 1940,-44 1940,-38 1946,-32 1952,-32"/>
<text text-anchor="middle" x="2033" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="2033" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust124" class="cluster">
<title>cluster_system_cpu0_dcache</title>
<g id="a_clust124"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1737,-32C1737,-32 1899,-32 1899,-32 1905,-32 1911,-38 1911,-44 1911,-44 1911,-110 1911,-110 1911,-116 1905,-122 1899,-122 1899,-122 1737,-122 1737,-122 1731,-122 1725,-116 1725,-110 1725,-110 1725,-44 1725,-44 1725,-38 1731,-32 1737,-32"/>
<text text-anchor="middle" x="1818" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="1818" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust130" class="cluster">
<title>cluster_system_cpu0_itb_walker_cache</title>
<g id="a_clust130"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2354,-32C2354,-32 2516,-32 2516,-32 2522,-32 2528,-38 2528,-44 2528,-44 2528,-110 2528,-110 2528,-116 2522,-122 2516,-122 2516,-122 2354,-122 2354,-122 2348,-122 2342,-116 2342,-110 2342,-110 2342,-44 2342,-44 2342,-38 2348,-32 2354,-32"/>
<text text-anchor="middle" x="2435" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="2435" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust136" class="cluster">
<title>cluster_system_cpu0_dtb_walker_cache</title>
<g id="a_clust136"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu0.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M2156,-32C2156,-32 2318,-32 2318,-32 2324,-32 2330,-38 2330,-44 2330,-44 2330,-110 2330,-110 2330,-116 2324,-122 2318,-122 2318,-122 2156,-122 2156,-122 2150,-122 2144,-116 2144,-110 2144,-110 2144,-44 2144,-44 2144,-38 2150,-32 2156,-32"/>
<text text-anchor="middle" x="2237" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="2237" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust142" class="cluster">
<title>cluster_system_cpu0_toL2Bus</title>
<g id="a_clust142"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu0.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu0.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M2004,-162C2004,-162 2240,-162 2240,-162 2246,-162 2252,-168 2252,-174 2252,-174 2252,-240 2252,-240 2252,-246 2246,-252 2240,-252 2240,-252 2004,-252 2004,-252 1998,-252 1992,-246 1992,-240 1992,-240 1992,-174 1992,-174 1992,-168 1998,-162 2004,-162"/>
<text text-anchor="middle" x="2122" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="2122" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust145" class="cluster">
<title>cluster_system_cpu0_l2cache</title>
<g id="a_clust145"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu0.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu0.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu0.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1502,-32C1502,-32 1664,-32 1664,-32 1670,-32 1676,-38 1676,-44 1676,-44 1676,-110 1676,-110 1676,-116 1670,-122 1664,-122 1664,-122 1502,-122 1502,-122 1496,-122 1490,-116 1490,-110 1490,-110 1490,-44 1490,-44 1490,-38 1496,-32 1502,-32"/>
<text text-anchor="middle" x="1583" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1583" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust151" class="cluster">
<title>cluster_system_cpu0_interrupts</title>
<g id="a_clust151"><a xlink:title="clk_domain=system.cpu0.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M1695,-162C1695,-162 1972,-162 1972,-162 1978,-162 1984,-168 1984,-174 1984,-174 1984,-240 1984,-240 1984,-246 1978,-252 1972,-252 1972,-252 1695,-252 1695,-252 1689,-252 1683,-246 1683,-240 1683,-240 1683,-174 1683,-174 1683,-168 1689,-162 1695,-162"/>
<text text-anchor="middle" x="1833.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="1833.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust153" class="cluster">
<title>cluster_system_cpu1</title>
<g id="a_clust153"><a xlink:title="LFSTSize=1024&#10;LQEntries=32&#10;LSQCheckLoads=true&#10;LSQDepCheckShift=4&#10;SQEntries=32&#10;SSITSize=1024&#10;activity=0&#10;backComSize=5&#10;branchPred=system.cpu1.branchPred&#10;cacheLoadPorts=200&#10;cacheStorePorts=200&#10;checker=Null&#10;clk_domain=system.cpu_clk_domain&#10;commitToDecodeDelay=1&#10;commitToFetchDelay=1&#10;commitToIEWDelay=1&#10;commitToRenameDelay=1&#10;commitWidth=8&#10;cpu_id=1&#10;decodeToFetchDelay=1&#10;decodeToRenameDelay=1&#10;decodeWidth=8&#10;decoder=system.cpu1.decoder&#10;dispatchWidth=8&#10;do_checkpoint_insts=true&#10;do_statistics_insts=true&#10;eventq_index=0&#10;fetchBufferSize=64&#10;fetchQueueSize=32&#10;fetchToDecodeDelay=1&#10;fetchTrapLatency=1&#10;fetchWidth=8&#10;forwardComSize=5&#10;fuPool=system.cpu1.fuPool&#10;function_trace=false&#10;function_trace_start=0&#10;iewToCommitDelay=1&#10;iewToDecodeDelay=1&#10;iewToFetchDelay=1&#10;iewToRenameDelay=1&#10;interrupts=system.cpu1.interrupts&#10;isa=system.cpu1.isa&#10;issueToExecuteDelay=1&#10;issueWidth=8&#10;max_insts_all_threads=0&#10;max_insts_any_thread=0&#10;mmu=system.cpu1.mmu&#10;&#10;eedsTSO=true&#10;&#10;umIQEntries=64&#10;&#10;umPhysCCRegs=1280&#10;&#10;umPhysFloatRegs=256&#10;&#10;umPhysIntRegs=256&#10;&#10;umPhysMatRegs=2&#10;&#10;umPhysVecPredRegs=32&#10;&#10;umPhysVecRegs=256&#10;&#10;umROBEntries=192&#10;&#10;umRobs=1&#10;&#10;umThreads=1&#10;power_gating_on_idle=false&#10;power_model=&#10;power_state=system.cpu1.power_state&#10;progress_interval=0&#10;pwr_gating_latency=300&#10;&#13;enameToDecodeDelay=1&#10;&#13;enameToFetchDelay=1&#10;&#13;enameToIEWDelay=2&#10;&#13;enameToROBDelay=1&#10;&#13;enameWidth=8&#10;simpoint_start_insts=&#10;smtCommitPolicy=RoundRobin&#10;smtFetchPolicy=RoundRobin&#10;smtIQPolicy=Partitioned&#10;smtIQThreshold=100&#10;smtLSQPolicy=Partitioned&#10;smtLSQThreshold=100&#10;smtNumFetchingThreads=1&#10;smtROBPolicy=Partitioned&#10;smtROBThreshold=100&#10;socket_id=0&#10;squashWidth=8&#10;store_set_clear_period=250000&#10;switched_out=false&#10;syscallRetryLatency=10000&#10;system=system&#10;tracer=system.cpu1.tracer&#10;trapLatency=13&#10;wbWidth=8&#10;workload=system.cpu0.workload">
<path fill="#bbc6d9" stroke="#000000" d="M36,-24C36,-24 1169,-24 1169,-24 1175,-24 1181,-30 1181,-36 1181,-36 1181,-378 1181,-378 1181,-384 1175,-390 1169,-390 1169,-390 36,-390 36,-390 30,-390 24,-384 24,-378 24,-378 24,-36 24,-36 24,-30 30,-24 36,-24"/>
<text text-anchor="middle" x="602.5" y="-374.8" font-family="Arial" font-size="14.00" fill="#000000">cpu1 </text>
<text text-anchor="middle" x="602.5" y="-359.8" font-family="Arial" font-size="14.00" fill="#000000">: X86O3CPU</text>
</a>
</g>
</g>
<g id="clust154" class="cluster">
<title>cluster_system_cpu1_mmu</title>
<g id="a_clust154"><a xlink:title="dtb=system.cpu1.mmu.dtb&#10;eventq_index=0&#10;itb=system.cpu1.mmu.itb">
<path fill="#bab6ae" stroke="#000000" d="M827,-146C827,-146 1161,-146 1161,-146 1167,-146 1173,-152 1173,-158 1173,-158 1173,-332 1173,-332 1173,-338 1167,-344 1161,-344 1161,-344 827,-344 827,-344 821,-344 815,-338 815,-332 815,-332 815,-158 815,-158 815,-152 821,-146 827,-146"/>
<text text-anchor="middle" x="994" y="-328.8" font-family="Arial" font-size="14.00" fill="#000000">mmu </text>
<text text-anchor="middle" x="994" y="-313.8" font-family="Arial" font-size="14.00" fill="#000000">: X86MMU</text>
</a>
</g>
</g>
<g id="clust155" class="cluster">
<title>cluster_system_cpu1_mmu_itb</title>
<g id="a_clust155"><a xlink:title="entry_type=instruction&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.itb.walker">
<path fill="#9f9c95" stroke="#000000" d="M835,-154C835,-154 978,-154 978,-154 984,-154 990,-160 990,-166 990,-166 990,-286 990,-286 990,-292 984,-298 978,-298 978,-298 835,-298 835,-298 829,-298 823,-292 823,-286 823,-286 823,-166 823,-166 823,-160 829,-154 835,-154"/>
<text text-anchor="middle" x="906.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="906.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust156" class="cluster">
<title>cluster_system_cpu1_mmu_itb_walker</title>
<g id="a_clust156"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.itb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M843,-162C843,-162 970,-162 970,-162 976,-162 982,-168 982,-174 982,-174 982,-240 982,-240 982,-246 976,-252 970,-252 970,-252 843,-252 843,-252 837,-252 831,-246 831,-240 831,-240 831,-174 831,-174 831,-168 837,-162 843,-162"/>
<text text-anchor="middle" x="906.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="906.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust158" class="cluster">
<title>cluster_system_cpu1_mmu_dtb</title>
<g id="a_clust158"><a xlink:title="entry_type=data&#10;eventq_index=0&#10;&#10;ext_level=Null&#10;size=64&#10;system=system&#10;walker=system.cpu1.mmu.dtb.walker">
<path fill="#9f9c95" stroke="#000000" d="M1010,-154C1010,-154 1153,-154 1153,-154 1159,-154 1165,-160 1165,-166 1165,-166 1165,-286 1165,-286 1165,-292 1159,-298 1153,-298 1153,-298 1010,-298 1010,-298 1004,-298 998,-292 998,-286 998,-286 998,-166 998,-166 998,-160 1004,-154 1010,-154"/>
<text text-anchor="middle" x="1081.5" y="-282.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="1081.5" y="-267.8" font-family="Arial" font-size="14.00" fill="#000000">: X86TLB</text>
</a>
</g>
</g>
<g id="clust159" class="cluster">
<title>cluster_system_cpu1_mmu_dtb_walker</title>
<g id="a_clust159"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;&#10;um_squash_per_cycle=4&#10;power_model=&#10;power_state=system.cpu1.mmu.dtb.walker.power_state&#10;system=system">
<path fill="#84827c" stroke="#000000" d="M1018,-162C1018,-162 1145,-162 1145,-162 1151,-162 1157,-168 1157,-174 1157,-174 1157,-240 1157,-240 1157,-246 1151,-252 1145,-252 1145,-252 1018,-252 1018,-252 1012,-252 1006,-246 1006,-240 1006,-240 1006,-174 1006,-174 1006,-168 1012,-162 1018,-162"/>
<text text-anchor="middle" x="1081.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="1081.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86PagetableWalker</text>
</a>
</g>
</g>
<g id="clust266" class="cluster">
<title>cluster_system_cpu1_icache</title>
<g id="a_clust266"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=true&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.icache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.icache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=32768&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.icache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=true">
<path fill="#bab6ae" stroke="#000000" d="M315,-32C315,-32 477,-32 477,-32 483,-32 489,-38 489,-44 489,-44 489,-110 489,-110 489,-116 483,-122 477,-122 477,-122 315,-122 315,-122 309,-122 303,-116 303,-110 303,-110 303,-44 303,-44 303,-38 309,-32 315,-32"/>
<text text-anchor="middle" x="396" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="396" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust272" class="cluster">
<title>cluster_system_cpu1_dcache</title>
<g id="a_clust272"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=8&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=4&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.dcache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dcache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=65536&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dcache.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M83,-32C83,-32 245,-32 245,-32 251,-32 257,-38 257,-44 257,-44 257,-110 257,-110 257,-116 251,-122 245,-122 245,-122 83,-122 83,-122 77,-122 71,-116 71,-110 71,-110 71,-44 71,-44 71,-38 77,-32 83,-32"/>
<text text-anchor="middle" x="164" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="164" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<g id="clust278" class="cluster">
<title>cluster_system_cpu1_itb_walker_cache</title>
<g id="a_clust278"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.itb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.itb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.itb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M578,-32C578,-32 740,-32 740,-32 746,-32 752,-38 752,-44 752,-44 752,-110 752,-110 752,-116 746,-122 740,-122 740,-122 578,-122 578,-122 572,-122 566,-116 566,-110 566,-110 566,-44 566,-44 566,-38 572,-32 578,-32"/>
<text text-anchor="middle" x="659" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">itb_walker_cache </text>
<text text-anchor="middle" x="659" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust284" class="cluster">
<title>cluster_system_cpu1_dtb_walker_cache</title>
<g id="a_clust284"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=2&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=2&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=10&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.dtb_walker_cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.dtb_walker_cache.replacement_policy&#10;&#13;esponse_latency=2&#10;sequential_access=false&#10;size=1024&#10;system=system&#10;tag_latency=2&#10;tags=system.cpu1.dtb_walker_cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M791,-32C791,-32 953,-32 953,-32 959,-32 965,-38 965,-44 965,-44 965,-110 965,-110 965,-116 959,-122 953,-122 953,-122 791,-122 791,-122 785,-122 779,-116 779,-110 779,-110 779,-44 779,-44 779,-38 785,-32 791,-32"/>
<text text-anchor="middle" x="872" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">dtb_walker_cache </text>
<text text-anchor="middle" x="872" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: PageTableWalkerCache</text>
</a>
</g>
</g>
<g id="clust290" class="cluster">
<title>cluster_system_cpu1_toL2Bus</title>
<g id="a_clust290"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.cpu1.toL2Bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.cpu1.toL2Bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M559,-162C559,-162 795,-162 795,-162 801,-162 807,-168 807,-174 807,-174 807,-240 807,-240 807,-246 801,-252 795,-252 795,-252 559,-252 559,-252 553,-252 547,-246 547,-240 547,-240 547,-174 547,-174 547,-168 553,-162 559,-162"/>
<text text-anchor="middle" x="677" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">toL2Bus </text>
<text text-anchor="middle" x="677" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust293" class="cluster">
<title>cluster_system_cpu1_l2cache</title>
<g id="a_clust293"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=16&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=20&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.cpu1.l2cache.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.cpu1.l2cache.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=2097152&#10;system=system&#10;tag_latency=20&#10;tags=system.cpu1.l2cache.tags&#10;tgts_per_mshr=12&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=8&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M994,-32C994,-32 1156,-32 1156,-32 1162,-32 1168,-38 1168,-44 1168,-44 1168,-110 1168,-110 1168,-116 1162,-122 1156,-122 1156,-122 994,-122 994,-122 988,-122 982,-116 982,-110 982,-110 982,-44 982,-44 982,-38 988,-32 994,-32"/>
<text text-anchor="middle" x="1075" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l2cache </text>
<text text-anchor="middle" x="1075" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L2Cache</text>
</a>
</g>
</g>
<g id="clust299" class="cluster">
<title>cluster_system_cpu1_interrupts</title>
<g id="a_clust299"><a xlink:title="clk_domain=system.cpu1.interrupts.clk_domain&#10;eventq_index=0&#10;int_latency=1000&#10;pio_latency=100000&#10;system=system">
<path fill="#bab6ae" stroke="#000000" d="M250,-162C250,-162 527,-162 527,-162 533,-162 539,-168 539,-174 539,-174 539,-240 539,-240 539,-246 533,-252 527,-252 527,-252 250,-252 250,-252 244,-252 238,-246 238,-240 238,-240 238,-174 238,-174 238,-168 244,-162 250,-162"/>
<text text-anchor="middle" x="388.5" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">interrupts </text>
<text text-anchor="middle" x="388.5" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: X86LocalApic</text>
</a>
</g>
</g>
<g id="clust305" class="cluster">
<title>cluster_system_membus</title>
<g id="a_clust305"><a xlink:title="clk_domain=system.clk_domain&#10;eventq_index=0&#10;forward_latency=4&#10;frontend_latency=3&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=true&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.membus.power_state&#10;&#13;esponse_latency=2&#10;snoop_filter=system.membus.snoop_filter&#10;snoop_response_latency=4&#10;system=system&#10;use_default_range=false&#10;width=16">
<path fill="#6f798c" stroke="#000000" d="M1333,-398C1333,-398 1569,-398 1569,-398 1575,-398 1581,-404 1581,-410 1581,-410 1581,-476 1581,-476 1581,-482 1575,-488 1569,-488 1569,-488 1333,-488 1333,-488 1327,-488 1321,-482 1321,-476 1321,-476 1321,-410 1321,-410 1321,-404 1327,-398 1333,-398"/>
<text text-anchor="middle" x="1451" y="-472.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="1451" y="-457.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust308" class="cluster">
<title>cluster_system_l3</title>
<g id="a_clust308"><a xlink:title="addr_ranges=0:18446744073709551615&#10;assoc=24&#10;clk_domain=system.cpu_clk_domain&#10;clusivity=mostly_incl&#10;compressor=Null&#10;data_latency=20&#10;demand_mshr_reserve=1&#10;eventq_index=0&#10;is_read_only=false&#10;max_miss_count=0&#10;move_contractions=true&#10;mshrs=512&#10;partitioning_manager=Null&#10;power_model=&#10;power_state=system.l3.power_state&#10;prefetcher=Null&#10;&#13;eplace_expansions=true&#10;&#13;eplacement_policy=system.l3.replacement_policy&#10;&#13;esponse_latency=20&#10;sequential_access=false&#10;size=6291456&#10;system=system&#10;tag_latency=20&#10;tags=system.l3.tags&#10;tgts_per_mshr=20&#10;warmup_percentage=0&#10;write_allocator=Null&#10;write_buffers=256&#10;writeback_clean=false">
<path fill="#bab6ae" stroke="#000000" d="M1232,-32C1232,-32 1394,-32 1394,-32 1400,-32 1406,-38 1406,-44 1406,-44 1406,-110 1406,-110 1406,-116 1400,-122 1394,-122 1394,-122 1232,-122 1232,-122 1226,-122 1220,-116 1220,-110 1220,-110 1220,-44 1220,-44 1220,-38 1226,-32 1232,-32"/>
<text text-anchor="middle" x="1313" y="-106.8" font-family="Arial" font-size="14.00" fill="#000000">l3 </text>
<text text-anchor="middle" x="1313" y="-91.8" font-family="Arial" font-size="14.00" fill="#000000">: L3Cache</text>
</a>
</g>
</g>
<g id="clust314" class="cluster">
<title>cluster_system_tol3bus</title>
<g id="a_clust314"><a xlink:title="clk_domain=system.cpu_clk_domain&#10;eventq_index=0&#10;forward_latency=0&#10;frontend_latency=1&#10;header_latency=1&#10;max_outstanding_snoops=512&#10;max_routing_table_size=512&#10;point_of_coherency=false&#10;point_of_unification=true&#10;power_model=&#10;power_state=system.tol3bus.power_state&#10;&#13;esponse_latency=1&#10;snoop_filter=system.tol3bus.snoop_filter&#10;snoop_response_latency=1&#10;system=system&#10;use_default_range=false&#10;width=32">
<path fill="#6f798c" stroke="#000000" d="M1213,-162C1213,-162 1449,-162 1449,-162 1455,-162 1461,-168 1461,-174 1461,-174 1461,-240 1461,-240 1461,-246 1455,-252 1449,-252 1449,-252 1213,-252 1213,-252 1207,-252 1201,-246 1201,-240 1201,-240 1201,-174 1201,-174 1201,-168 1207,-162 1213,-162"/>
<text text-anchor="middle" x="1331" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">tol3bus </text>
<text text-anchor="middle" x="1331" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: L2XBar</text>
</a>
</g>
</g>
<g id="clust317" class="cluster">
<title>cluster_system_mem_ctrls</title>
<g id="a_clust317"><a xlink:title="clk_domain=system.clk_domain&#10;command_window=10000&#10;disable_sanity_check=false&#10;dram=system.mem_ctrls.dram&#10;eventq_index=0&#10;mem_sched_policy=frfcfs&#10;min_reads_per_switch=16&#10;min_writes_per_switch=16&#10;power_model=&#10;power_state=system.mem_ctrls.power_state&#10;qos_policy=Null&#10;qos_priorities=1&#10;qos_priority_escalation=false&#10;qos_q_policy=fifo&#10;qos_requestors= &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;qos_syncro_scheduler=false&#10;qos_turnaround_policy=Null&#10;static_backend_latency=10000&#10;static_frontend_latency=10000&#10;system=system&#10;write_high_thresh_perc=85&#10;write_low_thresh_perc=50">
<path fill="#bab6ae" stroke="#000000" d="M2646,-162C2646,-162 2706,-162 2706,-162 2712,-162 2718,-168 2718,-174 2718,-174 2718,-240 2718,-240 2718,-246 2712,-252 2706,-252 2706,-252 2646,-252 2646,-252 2640,-252 2634,-246 2634,-240 2634,-240 2634,-174 2634,-174 2634,-168 2640,-162 2646,-162"/>
<text text-anchor="middle" x="2676" y="-236.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="2676" y="-221.8" font-family="Arial" font-size="14.00" fill="#000000">: MemCtrl</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node">
<title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M1552.5,-572C1552.5,-572 1485.5,-572 1485.5,-572 1479.5,-572 1473.5,-566 1473.5,-560 1473.5,-560 1473.5,-548 1473.5,-548 1473.5,-542 1479.5,-536 1485.5,-536 1485.5,-536 1552.5,-536 1552.5,-536 1558.5,-536 1564.5,-542 1564.5,-548 1564.5,-548 1564.5,-560 1564.5,-560 1564.5,-566 1558.5,-572 1552.5,-572"/>
<text text-anchor="middle" x="1519" y="-550.3" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_cpu_side_ports -->
<g id="node40" class="node">
<title>system_membus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1561,-442C1561,-442 1477,-442 1477,-442 1471,-442 1465,-436 1465,-430 1465,-430 1465,-418 1465,-418 1465,-412 1471,-406 1477,-406 1477,-406 1561,-406 1561,-406 1567,-406 1573,-412 1573,-418 1573,-418 1573,-430 1573,-430 1573,-436 1567,-442 1561,-442"/>
<text text-anchor="middle" x="1519" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_cpu_side_ports -->
<g id="edge1" class="edge">
<title>system_system_port&#45;&gt;system_membus_cpu_side_ports</title>
<path fill="none" stroke="black" d="M1519,-535.74C1519,-514.36 1519,-477.69 1519,-452.44"/>
<polygon fill="black" stroke="black" points="1522.5,-452.4 1519,-442.4 1515.5,-452.4 1522.5,-452.4"/>
</g>
<!-- system_cpu0_icache_port -->
<g id="node2" class="node">
<title>system_cpu0_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M1661,-206C1661,-206 1599,-206 1599,-206 1593,-206 1587,-200 1587,-194 1587,-194 1587,-182 1587,-182 1587,-176 1593,-170 1599,-170 1599,-170 1661,-170 1661,-170 1667,-170 1673,-176 1673,-182 1673,-182 1673,-194 1673,-194 1673,-200 1667,-206 1661,-206"/>
<text text-anchor="middle" x="1630" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu0_icache_cpu_side -->
<g id="node6" class="node">
<title>system_cpu0_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2007.5,-76C2007.5,-76 1960.5,-76 1960.5,-76 1954.5,-76 1948.5,-70 1948.5,-64 1948.5,-64 1948.5,-52 1948.5,-52 1948.5,-46 1954.5,-40 1960.5,-40 1960.5,-40 2007.5,-40 2007.5,-40 2013.5,-40 2019.5,-46 2019.5,-52 2019.5,-52 2019.5,-64 2019.5,-64 2019.5,-70 2013.5,-76 2007.5,-76"/>
<text text-anchor="middle" x="1984" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side -->
<g id="edge2" class="edge">
<title>system_cpu0_icache_port&#45;&gt;system_cpu0_icache_cpu_side</title>
<path fill="none" stroke="black" d="M1645.54,-169.8C1654.43,-161.13 1666.33,-151.34 1679,-146 1776.15,-105.04 1818.76,-165.05 1915,-122 1934.06,-113.47 1951.4,-97.59 1963.93,-83.91"/>
<polygon fill="black" stroke="black" points="1966.75,-86 1970.73,-76.18 1961.5,-81.37 1966.75,-86"/>
</g>
<!-- system_cpu0_dcache_port -->
<g id="node3" class="node">
<title>system_cpu0_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M1556.5,-206C1556.5,-206 1489.5,-206 1489.5,-206 1483.5,-206 1477.5,-200 1477.5,-194 1477.5,-194 1477.5,-182 1477.5,-182 1477.5,-176 1483.5,-170 1489.5,-170 1489.5,-170 1556.5,-170 1556.5,-170 1562.5,-170 1568.5,-176 1568.5,-182 1568.5,-182 1568.5,-194 1568.5,-194 1568.5,-200 1562.5,-206 1556.5,-206"/>
<text text-anchor="middle" x="1523" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu0_dcache_cpu_side -->
<g id="node8" class="node">
<title>system_cpu0_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1792.5,-76C1792.5,-76 1745.5,-76 1745.5,-76 1739.5,-76 1733.5,-70 1733.5,-64 1733.5,-64 1733.5,-52 1733.5,-52 1733.5,-46 1739.5,-40 1745.5,-40 1745.5,-40 1792.5,-40 1792.5,-40 1798.5,-40 1804.5,-46 1804.5,-52 1804.5,-52 1804.5,-64 1804.5,-64 1804.5,-70 1798.5,-76 1792.5,-76"/>
<text text-anchor="middle" x="1769" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side -->
<g id="edge3" class="edge">
<title>system_cpu0_dcache_port&#45;&gt;system_cpu0_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M1542.11,-169.69C1552.15,-161.42 1565.04,-152.03 1578,-146 1620.22,-126.34 1637.54,-141.14 1680,-122 1702.4,-111.9 1724.95,-95.86 1741.76,-82.48"/>
<polygon fill="black" stroke="black" points="1743.97,-85.2 1749.52,-76.17 1739.55,-79.77 1743.97,-85.2"/>
</g>
<!-- system_cpu0_mmu_itb_walker_port -->
<g id="node4" class="node">
<title>system_cpu0_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2501,-206C2501,-206 2471,-206 2471,-206 2465,-206 2459,-200 2459,-194 2459,-194 2459,-182 2459,-182 2459,-176 2465,-170 2471,-170 2471,-170 2501,-170 2501,-170 2507,-170 2513,-176 2513,-182 2513,-182 2513,-194 2513,-194 2513,-200 2507,-206 2501,-206"/>
<text text-anchor="middle" x="2486" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_itb_walker_cache_cpu_side -->
<g id="node10" class="node">
<title>system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2507.5,-76C2507.5,-76 2460.5,-76 2460.5,-76 2454.5,-76 2448.5,-70 2448.5,-64 2448.5,-64 2448.5,-52 2448.5,-52 2448.5,-46 2454.5,-40 2460.5,-40 2460.5,-40 2507.5,-40 2507.5,-40 2513.5,-40 2519.5,-46 2519.5,-52 2519.5,-52 2519.5,-64 2519.5,-64 2519.5,-70 2513.5,-76 2507.5,-76"/>
<text text-anchor="middle" x="2484" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side -->
<g id="edge4" class="edge">
<title>system_cpu0_mmu_itb_walker_port&#45;&gt;system_cpu0_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2485.73,-169.74C2485.4,-148.36 2484.82,-111.69 2484.43,-86.44"/>
<polygon fill="black" stroke="black" points="2487.93,-86.34 2484.27,-76.4 2480.93,-86.45 2487.93,-86.34"/>
</g>
<!-- system_cpu0_mmu_dtb_walker_port -->
<g id="node5" class="node">
<title>system_cpu0_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M2326,-206C2326,-206 2296,-206 2296,-206 2290,-206 2284,-200 2284,-194 2284,-194 2284,-182 2284,-182 2284,-176 2290,-170 2296,-170 2296,-170 2326,-170 2326,-170 2332,-170 2338,-176 2338,-182 2338,-182 2338,-194 2338,-194 2338,-200 2332,-206 2326,-206"/>
<text text-anchor="middle" x="2311" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu0_dtb_walker_cache_cpu_side -->
<g id="node12" class="node">
<title>system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M2309.5,-76C2309.5,-76 2262.5,-76 2262.5,-76 2256.5,-76 2250.5,-70 2250.5,-64 2250.5,-64 2250.5,-52 2250.5,-52 2250.5,-46 2256.5,-40 2262.5,-40 2262.5,-40 2309.5,-40 2309.5,-40 2315.5,-40 2321.5,-46 2321.5,-52 2321.5,-52 2321.5,-64 2321.5,-64 2321.5,-70 2315.5,-76 2309.5,-76"/>
<text text-anchor="middle" x="2286" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side -->
<g id="edge5" class="edge">
<title>system_cpu0_mmu_dtb_walker_port&#45;&gt;system_cpu0_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M2307.63,-169.74C2303.45,-148.36 2296.29,-111.69 2291.36,-86.44"/>
<polygon fill="black" stroke="black" points="2294.75,-85.54 2289.4,-76.4 2287.88,-86.88 2294.75,-85.54"/>
</g>
<!-- system_cpu0_icache_mem_side -->
<g id="node7" class="node">
<title>system_cpu0_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2106,-76C2106,-76 2050,-76 2050,-76 2044,-76 2038,-70 2038,-64 2038,-64 2038,-52 2038,-52 2038,-46 2044,-40 2050,-40 2050,-40 2106,-40 2106,-40 2112,-40 2118,-46 2118,-52 2118,-52 2118,-64 2118,-64 2118,-70 2112,-76 2106,-76"/>
<text text-anchor="middle" x="2078" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dcache_mem_side -->
<g id="node9" class="node">
<title>system_cpu0_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1891,-76C1891,-76 1835,-76 1835,-76 1829,-76 1823,-70 1823,-64 1823,-64 1823,-52 1823,-52 1823,-46 1829,-40 1835,-40 1835,-40 1891,-40 1891,-40 1897,-40 1903,-46 1903,-52 1903,-52 1903,-64 1903,-64 1903,-70 1897,-76 1891,-76"/>
<text text-anchor="middle" x="1863" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_itb_walker_cache_mem_side -->
<g id="node11" class="node">
<title>system_cpu0_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2418,-76C2418,-76 2362,-76 2362,-76 2356,-76 2350,-70 2350,-64 2350,-64 2350,-52 2350,-52 2350,-46 2356,-40 2362,-40 2362,-40 2418,-40 2418,-40 2424,-40 2430,-46 2430,-52 2430,-52 2430,-64 2430,-64 2430,-70 2424,-76 2418,-76"/>
<text text-anchor="middle" x="2390" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_dtb_walker_cache_mem_side -->
<g id="node13" class="node">
<title>system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M2220,-76C2220,-76 2164,-76 2164,-76 2158,-76 2152,-70 2152,-64 2152,-64 2152,-52 2152,-52 2152,-46 2158,-40 2164,-40 2164,-40 2220,-40 2220,-40 2226,-40 2232,-46 2232,-52 2232,-52 2232,-64 2232,-64 2232,-70 2226,-76 2220,-76"/>
<text text-anchor="middle" x="2192" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports -->
<g id="node14" class="node">
<title>system_cpu0_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2232,-206C2232,-206 2148,-206 2148,-206 2142,-206 2136,-200 2136,-194 2136,-194 2136,-182 2136,-182 2136,-176 2142,-170 2148,-170 2148,-170 2232,-170 2232,-170 2238,-170 2244,-176 2244,-182 2244,-182 2244,-194 2244,-194 2244,-200 2238,-206 2232,-206"/>
<text text-anchor="middle" x="2190" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side -->
<g id="edge6" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_icache_mem_side</title>
<path fill="none" stroke="black" d="M2168.17,-162.05C2146.1,-136.82 2112.57,-98.51 2093.22,-76.4"/>
<polygon fill="black" stroke="black" points="2165.68,-164.52 2174.9,-169.74 2170.94,-159.91 2165.68,-164.52"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side -->
<g id="edge7" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dcache_mem_side</title>
<path fill="none" stroke="black" d="M2160.69,-164C2150.54,-157.14 2138.75,-150.3 2127,-146 2046.66,-116.59 2014.17,-156.77 1936,-122 1912.44,-111.52 1890.81,-90.85 1877.31,-76.04"/>
<polygon fill="black" stroke="black" points="2158.96,-167.06 2169.14,-169.98 2163,-161.35 2158.96,-167.06"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side -->
<g id="edge8" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2231.47,-165.32C2244.33,-158.85 2258.65,-151.91 2272,-146 2299.02,-134.05 2309.73,-138.85 2334,-122 2352.03,-109.48 2368.16,-90.01 2378.42,-76.02"/>
<polygon fill="black" stroke="black" points="2229.72,-162.28 2222.38,-169.93 2232.88,-168.52 2229.72,-162.28"/>
</g>
<!-- system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side -->
<g id="edge9" class="edge">
<title>system_cpu0_toL2Bus_cpu_side_ports&#45;&gt;system_cpu0_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M2190.43,-159.72C2190.82,-134.52 2191.39,-97.84 2191.73,-76.4"/>
<polygon fill="black" stroke="black" points="2186.93,-159.68 2190.27,-169.74 2193.93,-159.79 2186.93,-159.68"/>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports -->
<g id="node15" class="node">
<title>system_cpu0_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M2106,-206C2106,-206 2012,-206 2012,-206 2006,-206 2000,-200 2000,-194 2000,-194 2000,-182 2000,-182 2000,-176 2006,-170 2012,-170 2012,-170 2106,-170 2106,-170 2112,-170 2118,-176 2118,-182 2118,-182 2118,-194 2118,-194 2118,-200 2112,-206 2106,-206"/>
<text text-anchor="middle" x="2059" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu0_l2cache_cpu_side -->
<g id="node16" class="node">
<title>system_cpu0_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1655.5,-76C1655.5,-76 1608.5,-76 1608.5,-76 1602.5,-76 1596.5,-70 1596.5,-64 1596.5,-64 1596.5,-52 1596.5,-52 1596.5,-46 1602.5,-40 1608.5,-40 1608.5,-40 1655.5,-40 1655.5,-40 1661.5,-40 1667.5,-46 1667.5,-52 1667.5,-52 1667.5,-64 1667.5,-64 1667.5,-70 1661.5,-76 1655.5,-76"/>
<text text-anchor="middle" x="1632" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side -->
<g id="edge10" class="edge">
<title>system_cpu0_toL2Bus_mem_side_ports&#45;&gt;system_cpu0_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M2035.58,-170C2022.29,-161.27 2004.96,-151.37 1988,-146 1874.41,-110.03 1832.81,-163.17 1721,-122 1697.49,-113.34 1674.5,-96.8 1657.78,-82.84"/>
<polygon fill="black" stroke="black" points="1659.96,-80.1 1650.1,-76.24 1655.4,-85.41 1659.96,-80.1"/>
</g>
<!-- system_cpu0_l2cache_mem_side -->
<g id="node17" class="node">
<title>system_cpu0_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1566,-76C1566,-76 1510,-76 1510,-76 1504,-76 1498,-70 1498,-64 1498,-64 1498,-52 1498,-52 1498,-46 1504,-40 1510,-40 1510,-40 1566,-40 1566,-40 1572,-40 1578,-46 1578,-52 1578,-52 1578,-64 1578,-64 1578,-70 1572,-76 1566,-76"/>
<text text-anchor="middle" x="1538" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu0_interrupts_int_requestor -->
<g id="node18" class="node">
<title>system_cpu0_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M1963.5,-206C1963.5,-206 1892.5,-206 1892.5,-206 1886.5,-206 1880.5,-200 1880.5,-194 1880.5,-194 1880.5,-182 1880.5,-182 1880.5,-176 1886.5,-170 1892.5,-170 1892.5,-170 1963.5,-170 1963.5,-170 1969.5,-170 1975.5,-176 1975.5,-182 1975.5,-182 1975.5,-194 1975.5,-194 1975.5,-200 1969.5,-206 1963.5,-206"/>
<text text-anchor="middle" x="1928" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu0_interrupts_int_responder -->
<g id="node19" class="node">
<title>system_cpu0_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M1850.5,-206C1850.5,-206 1775.5,-206 1775.5,-206 1769.5,-206 1763.5,-200 1763.5,-194 1763.5,-194 1763.5,-182 1763.5,-182 1763.5,-176 1769.5,-170 1775.5,-170 1775.5,-170 1850.5,-170 1850.5,-170 1856.5,-170 1862.5,-176 1862.5,-182 1862.5,-182 1862.5,-194 1862.5,-194 1862.5,-200 1856.5,-206 1850.5,-206"/>
<text text-anchor="middle" x="1813" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu0_interrupts_pio -->
<g id="node20" class="node">
<title>system_cpu0_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M1733,-206C1733,-206 1703,-206 1703,-206 1697,-206 1691,-200 1691,-194 1691,-194 1691,-182 1691,-182 1691,-176 1697,-170 1703,-170 1703,-170 1733,-170 1733,-170 1739,-170 1745,-176 1745,-182 1745,-182 1745,-194 1745,-194 1745,-200 1739,-206 1733,-206"/>
<text text-anchor="middle" x="1718" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_cpu1_icache_port -->
<g id="node21" class="node">
<title>system_cpu1_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M216,-206C216,-206 154,-206 154,-206 148,-206 142,-200 142,-194 142,-194 142,-182 142,-182 142,-176 148,-170 154,-170 154,-170 216,-170 216,-170 222,-170 228,-176 228,-182 228,-182 228,-194 228,-194 228,-200 222,-206 216,-206"/>
<text text-anchor="middle" x="185" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu1_icache_cpu_side -->
<g id="node25" class="node">
<title>system_cpu1_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M370.5,-76C370.5,-76 323.5,-76 323.5,-76 317.5,-76 311.5,-70 311.5,-64 311.5,-64 311.5,-52 311.5,-52 311.5,-46 317.5,-40 323.5,-40 323.5,-40 370.5,-40 370.5,-40 376.5,-40 382.5,-46 382.5,-52 382.5,-52 382.5,-64 382.5,-64 382.5,-70 376.5,-76 370.5,-76"/>
<text text-anchor="middle" x="347" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side -->
<g id="edge11" class="edge">
<title>system_cpu1_icache_port&#45;&gt;system_cpu1_icache_cpu_side</title>
<path fill="none" stroke="black" d="M205.35,-169.66C214.1,-162.28 224.49,-153.64 234,-146 261.51,-123.91 293.41,-99.46 316.28,-82.12"/>
<polygon fill="black" stroke="black" points="318.42,-84.89 324.28,-76.07 314.19,-79.31 318.42,-84.89"/>
</g>
<!-- system_cpu1_dcache_port -->
<g id="node22" class="node">
<title>system_cpu1_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M111.5,-206C111.5,-206 44.5,-206 44.5,-206 38.5,-206 32.5,-200 32.5,-194 32.5,-194 32.5,-182 32.5,-182 32.5,-176 38.5,-170 44.5,-170 44.5,-170 111.5,-170 111.5,-170 117.5,-170 123.5,-176 123.5,-182 123.5,-182 123.5,-194 123.5,-194 123.5,-200 117.5,-206 111.5,-206"/>
<text text-anchor="middle" x="78" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu1_dcache_cpu_side -->
<g id="node27" class="node">
<title>system_cpu1_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M138.5,-76C138.5,-76 91.5,-76 91.5,-76 85.5,-76 79.5,-70 79.5,-64 79.5,-64 79.5,-52 79.5,-52 79.5,-46 85.5,-40 91.5,-40 91.5,-40 138.5,-40 138.5,-40 144.5,-40 150.5,-46 150.5,-52 150.5,-52 150.5,-64 150.5,-64 150.5,-70 144.5,-76 138.5,-76"/>
<text text-anchor="middle" x="115" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side -->
<g id="edge12" class="edge">
<title>system_cpu1_dcache_port&#45;&gt;system_cpu1_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M82.99,-169.74C89.2,-148.27 99.86,-111.36 107.17,-86.1"/>
<polygon fill="black" stroke="black" points="110.56,-86.98 109.97,-76.4 103.83,-85.03 110.56,-86.98"/>
</g>
<!-- system_cpu1_mmu_itb_walker_port -->
<g id="node23" class="node">
<title>system_cpu1_mmu_itb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M881,-206C881,-206 851,-206 851,-206 845,-206 839,-200 839,-194 839,-194 839,-182 839,-182 839,-176 845,-170 851,-170 851,-170 881,-170 881,-170 887,-170 893,-176 893,-182 893,-182 893,-194 893,-194 893,-200 887,-206 881,-206"/>
<text text-anchor="middle" x="866" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_itb_walker_cache_cpu_side -->
<g id="node29" class="node">
<title>system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M731.5,-76C731.5,-76 684.5,-76 684.5,-76 678.5,-76 672.5,-70 672.5,-64 672.5,-64 672.5,-52 672.5,-52 672.5,-46 678.5,-40 684.5,-40 684.5,-40 731.5,-40 731.5,-40 737.5,-40 743.5,-46 743.5,-52 743.5,-52 743.5,-64 743.5,-64 743.5,-70 737.5,-76 731.5,-76"/>
<text text-anchor="middle" x="708" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side -->
<g id="edge13" class="edge">
<title>system_cpu1_mmu_itb_walker_port&#45;&gt;system_cpu1_itb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M843.72,-169.97C833.79,-162.5 821.9,-153.69 811,-146 795.29,-134.92 790.06,-133.96 775,-122 759.99,-110.07 744.32,-95.48 731.91,-83.33"/>
<polygon fill="black" stroke="black" points="734.21,-80.69 724.64,-76.14 729.29,-85.66 734.21,-80.69"/>
</g>
<!-- system_cpu1_mmu_dtb_walker_port -->
<g id="node24" class="node">
<title>system_cpu1_mmu_dtb_walker_port</title>
<path fill="#6a6863" stroke="#000000" d="M1056,-206C1056,-206 1026,-206 1026,-206 1020,-206 1014,-200 1014,-194 1014,-194 1014,-182 1014,-182 1014,-176 1020,-170 1026,-170 1026,-170 1056,-170 1056,-170 1062,-170 1068,-176 1068,-182 1068,-182 1068,-194 1068,-194 1068,-200 1062,-206 1056,-206"/>
<text text-anchor="middle" x="1041" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_cpu1_dtb_walker_cache_cpu_side -->
<g id="node31" class="node">
<title>system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M944.5,-76C944.5,-76 897.5,-76 897.5,-76 891.5,-76 885.5,-70 885.5,-64 885.5,-64 885.5,-52 885.5,-52 885.5,-46 891.5,-40 897.5,-40 897.5,-40 944.5,-40 944.5,-40 950.5,-40 956.5,-46 956.5,-52 956.5,-52 956.5,-64 956.5,-64 956.5,-70 950.5,-76 944.5,-76"/>
<text text-anchor="middle" x="921" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side -->
<g id="edge14" class="edge">
<title>system_cpu1_mmu_dtb_walker_port&#45;&gt;system_cpu1_dtb_walker_cache_cpu_side</title>
<path fill="none" stroke="black" d="M1023.99,-169.77C1011.22,-156.76 993.36,-138.4 978,-122 966.37,-109.58 953.64,-95.56 943.17,-83.9"/>
<polygon fill="black" stroke="black" points="945.61,-81.37 936.33,-76.26 940.39,-86.04 945.61,-81.37"/>
</g>
<!-- system_cpu1_icache_mem_side -->
<g id="node26" class="node">
<title>system_cpu1_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M469,-76C469,-76 413,-76 413,-76 407,-76 401,-70 401,-64 401,-64 401,-52 401,-52 401,-46 407,-40 413,-40 413,-40 469,-40 469,-40 475,-40 481,-46 481,-52 481,-52 481,-64 481,-64 481,-70 475,-76 469,-76"/>
<text text-anchor="middle" x="441" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dcache_mem_side -->
<g id="node28" class="node">
<title>system_cpu1_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M237,-76C237,-76 181,-76 181,-76 175,-76 169,-70 169,-64 169,-64 169,-52 169,-52 169,-46 175,-40 181,-40 181,-40 237,-40 237,-40 243,-40 249,-46 249,-52 249,-52 249,-64 249,-64 249,-70 243,-76 237,-76"/>
<text text-anchor="middle" x="209" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_itb_walker_cache_mem_side -->
<g id="node30" class="node">
<title>system_cpu1_itb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M642,-76C642,-76 586,-76 586,-76 580,-76 574,-70 574,-64 574,-64 574,-52 574,-52 574,-46 580,-40 586,-40 586,-40 642,-40 642,-40 648,-40 654,-46 654,-52 654,-52 654,-64 654,-64 654,-70 648,-76 642,-76"/>
<text text-anchor="middle" x="614" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_dtb_walker_cache_mem_side -->
<g id="node32" class="node">
<title>system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M855,-76C855,-76 799,-76 799,-76 793,-76 787,-70 787,-64 787,-64 787,-52 787,-52 787,-46 793,-40 799,-40 799,-40 855,-40 855,-40 861,-40 867,-46 867,-52 867,-52 867,-64 867,-64 867,-70 861,-76 855,-76"/>
<text text-anchor="middle" x="827" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports -->
<g id="node33" class="node">
<title>system_cpu1_toL2Bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M651,-206C651,-206 567,-206 567,-206 561,-206 555,-200 555,-194 555,-194 555,-182 555,-182 555,-176 561,-170 567,-170 567,-170 651,-170 651,-170 657,-170 663,-176 663,-182 663,-182 663,-194 663,-194 663,-200 657,-206 651,-206"/>
<text text-anchor="middle" x="609" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side -->
<g id="edge15" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_icache_mem_side</title>
<path fill="none" stroke="black" d="M578.35,-163.65C545.21,-138.4 493.16,-98.74 463.57,-76.19"/>
<polygon fill="black" stroke="black" points="576.27,-166.46 586.34,-169.74 580.51,-160.89 576.27,-166.46"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side -->
<g id="edge16" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dcache_mem_side</title>
<path fill="none" stroke="black" d="M578.54,-164.03C567.84,-157.09 555.38,-150.2 543,-146 439.8,-111 401.2,-159.81 299,-122 271.45,-111.81 244.48,-91.08 227.36,-76.18"/>
<polygon fill="black" stroke="black" points="576.85,-167.11 587.09,-169.82 580.77,-161.32 576.85,-167.11"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side -->
<g id="edge17" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_itb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M610.07,-159.72C611.05,-134.52 612.48,-97.84 613.32,-76.4"/>
<polygon fill="black" stroke="black" points="606.57,-159.61 609.67,-169.74 613.56,-159.88 606.57,-159.61"/>
</g>
<!-- system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side -->
<g id="edge18" class="edge">
<title>system_cpu1_toL2Bus_cpu_side_ports&#45;&gt;system_cpu1_dtb_walker_cache_mem_side</title>
<path fill="none" stroke="black" d="M639.98,-164.22C649.86,-157.68 661.07,-150.98 672,-146 707.33,-129.9 721.96,-140.68 756,-122 777.81,-110.03 798.6,-90.26 811.97,-76.06"/>
<polygon fill="black" stroke="black" points="637.97,-161.35 631.68,-169.87 641.91,-167.13 637.97,-161.35"/>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports -->
<g id="node34" class="node">
<title>system_cpu1_toL2Bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M787,-206C787,-206 693,-206 693,-206 687,-206 681,-200 681,-194 681,-194 681,-182 681,-182 681,-176 687,-170 693,-170 693,-170 787,-170 787,-170 793,-170 799,-176 799,-182 799,-182 799,-194 799,-194 799,-200 793,-206 787,-206"/>
<text text-anchor="middle" x="740" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_cpu1_l2cache_cpu_side -->
<g id="node35" class="node">
<title>system_cpu1_l2cache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1049.5,-76C1049.5,-76 1002.5,-76 1002.5,-76 996.5,-76 990.5,-70 990.5,-64 990.5,-64 990.5,-52 990.5,-52 990.5,-46 996.5,-40 1002.5,-40 1002.5,-40 1049.5,-40 1049.5,-40 1055.5,-40 1061.5,-46 1061.5,-52 1061.5,-52 1061.5,-64 1061.5,-64 1061.5,-70 1055.5,-76 1049.5,-76"/>
<text text-anchor="middle" x="1026" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side -->
<g id="edge19" class="edge">
<title>system_cpu1_toL2Bus_mem_side_ports&#45;&gt;system_cpu1_l2cache_cpu_side</title>
<path fill="none" stroke="black" d="M770.98,-169.86C787.23,-161.54 807.72,-152.05 827,-146 888.07,-126.85 912.87,-152.76 969,-122 985.23,-113.1 999.25,-97.79 1009.32,-84.48"/>
<polygon fill="black" stroke="black" points="1012.34,-86.28 1015.35,-76.12 1006.67,-82.18 1012.34,-86.28"/>
</g>
<!-- system_cpu1_l2cache_mem_side -->
<g id="node36" class="node">
<title>system_cpu1_l2cache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1148,-76C1148,-76 1092,-76 1092,-76 1086,-76 1080,-70 1080,-64 1080,-64 1080,-52 1080,-52 1080,-46 1086,-40 1092,-40 1092,-40 1148,-40 1148,-40 1154,-40 1160,-46 1160,-52 1160,-52 1160,-64 1160,-64 1160,-70 1154,-76 1148,-76"/>
<text text-anchor="middle" x="1120" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_cpu1_interrupts_int_requestor -->
<g id="node37" class="node">
<title>system_cpu1_interrupts_int_requestor</title>
<path fill="#94918b" stroke="#000000" d="M518.5,-206C518.5,-206 447.5,-206 447.5,-206 441.5,-206 435.5,-200 435.5,-194 435.5,-194 435.5,-182 435.5,-182 435.5,-176 441.5,-170 447.5,-170 447.5,-170 518.5,-170 518.5,-170 524.5,-170 530.5,-176 530.5,-182 530.5,-182 530.5,-194 530.5,-194 530.5,-200 524.5,-206 518.5,-206"/>
<text text-anchor="middle" x="483" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_requestor</text>
</g>
<!-- system_cpu1_interrupts_int_responder -->
<g id="node38" class="node">
<title>system_cpu1_interrupts_int_responder</title>
<path fill="#94918b" stroke="#000000" d="M405.5,-206C405.5,-206 330.5,-206 330.5,-206 324.5,-206 318.5,-200 318.5,-194 318.5,-194 318.5,-182 318.5,-182 318.5,-176 324.5,-170 330.5,-170 330.5,-170 405.5,-170 405.5,-170 411.5,-170 417.5,-176 417.5,-182 417.5,-182 417.5,-194 417.5,-194 417.5,-200 411.5,-206 405.5,-206"/>
<text text-anchor="middle" x="368" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">int_responder</text>
</g>
<!-- system_cpu1_interrupts_pio -->
<g id="node39" class="node">
<title>system_cpu1_interrupts_pio</title>
<path fill="#94918b" stroke="#000000" d="M288,-206C288,-206 258,-206 258,-206 252,-206 246,-200 246,-194 246,-194 246,-182 246,-182 246,-176 252,-170 258,-170 258,-170 288,-170 288,-170 294,-170 300,-176 300,-182 300,-182 300,-194 300,-194 300,-200 294,-206 288,-206"/>
<text text-anchor="middle" x="273" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">pio</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor -->
<g id="edge21" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu0_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1583.35,-420.89C1679.15,-417.17 1850.38,-408.07 1872,-390 1928.01,-343.19 1930.54,-245.54 1929.08,-206.09"/>
<polygon fill="black" stroke="black" points="1583.05,-417.4 1573.19,-421.28 1583.31,-424.39 1583.05,-417.4"/>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor -->
<g id="edge22" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_cpu1_interrupts_int_requestor</title>
<path fill="none" stroke="black" d="M1473.25,-402.61C1467.54,-400.73 1461.7,-399.11 1456,-398 1443.56,-395.56 553.14,-397.62 543,-390 484.2,-345.79 480.84,-246.2 482.03,-206.16"/>
<polygon fill="black" stroke="black" points="1472.12,-405.92 1482.71,-405.98 1474.47,-399.32 1472.12,-405.92"/>
</g>
<!-- system_l3_mem_side -->
<g id="node43" class="node">
<title>system_l3_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M1296,-76C1296,-76 1240,-76 1240,-76 1234,-76 1228,-70 1228,-64 1228,-64 1228,-52 1228,-52 1228,-46 1234,-40 1240,-40 1240,-40 1296,-40 1296,-40 1302,-40 1308,-46 1308,-52 1308,-52 1308,-64 1308,-64 1308,-70 1302,-76 1296,-76"/>
<text text-anchor="middle" x="1268" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side -->
<g id="edge20" class="edge">
<title>system_membus_cpu_side_ports&#45;&gt;system_l3_mem_side</title>
<path fill="none" stroke="black" d="M1472.59,-402.52C1467.08,-400.71 1461.47,-399.13 1456,-398 1441.9,-395.08 1207.02,-400.34 1197,-390 1159.26,-351.07 1178.8,-197.08 1197,-146 1207.01,-117.9 1230.42,-92.31 1247.63,-76.27"/>
<polygon fill="black" stroke="black" points="1471.75,-405.94 1482.35,-405.99 1474.1,-399.34 1471.75,-405.94"/>
</g>
<!-- system_membus_mem_side_ports -->
<g id="node41" class="node">
<title>system_membus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1435,-442C1435,-442 1341,-442 1341,-442 1335,-442 1329,-436 1329,-430 1329,-430 1329,-418 1329,-418 1329,-412 1335,-406 1341,-406 1341,-406 1435,-406 1435,-406 1441,-406 1447,-412 1447,-418 1447,-418 1447,-430 1447,-430 1447,-436 1441,-442 1435,-442"/>
<text text-anchor="middle" x="1388" y="-420.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder -->
<g id="edge24" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M1427.65,-405.97C1436.8,-402.74 1446.61,-399.8 1456,-398 1472.26,-394.88 1740.88,-400.1 1754,-390 1807.78,-348.6 1814.5,-260.75 1814.2,-216.17"/>
<polygon fill="black" stroke="black" points="1817.7,-216.01 1814,-206.08 1810.7,-216.14 1817.7,-216.01"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio -->
<g id="edge23" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu0_interrupts_pio</title>
<path fill="none" stroke="black" d="M1428.03,-405.9C1437.07,-402.71 1446.74,-399.81 1456,-398 1468.6,-395.53 1677.4,-398.53 1687,-390 1736.14,-346.36 1730.21,-259.9 1723.31,-215.98"/>
<polygon fill="black" stroke="black" points="1726.75,-215.3 1721.62,-206.03 1719.85,-216.47 1726.75,-215.3"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder -->
<g id="edge26" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_int_responder</title>
<path fill="none" stroke="black" d="M1328.97,-422.86C1125.34,-422.15 462.7,-417.69 427,-390 373.38,-348.4 366.58,-260.64 366.84,-216.13"/>
<polygon fill="black" stroke="black" points="370.34,-216.11 367.02,-206.05 363.34,-215.98 370.34,-216.11"/>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio -->
<g id="edge25" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_cpu1_interrupts_pio</title>
<path fill="none" stroke="black" d="M1328.64,-423.23C1108.41,-423.8 348.84,-423.36 310,-390 259.9,-346.96 263.09,-260.24 268.57,-216.11"/>
<polygon fill="black" stroke="black" points="272.05,-216.5 269.94,-206.12 265.12,-215.55 272.05,-216.5"/>
</g>
<!-- system_mem_ctrls_port -->
<g id="node46" class="node">
<title>system_mem_ctrls_port</title>
<path fill="#94918b" stroke="#000000" d="M2684,-206C2684,-206 2654,-206 2654,-206 2648,-206 2642,-200 2642,-194 2642,-194 2642,-182 2642,-182 2642,-176 2648,-170 2654,-170 2654,-170 2684,-170 2684,-170 2690,-170 2696,-176 2696,-182 2696,-182 2696,-194 2696,-194 2696,-200 2690,-206 2684,-206"/>
<text text-anchor="middle" x="2669" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port -->
<g id="edge27" class="edge">
<title>system_membus_mem_side_ports&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M1427.27,-405.96C1436.52,-402.68 1446.47,-399.73 1456,-398 1471.72,-395.15 2593.16,-399.5 2606,-390 2660.86,-349.41 2669.22,-261.19 2669.71,-216.35"/>
<polygon fill="black" stroke="black" points="2673.21,-216.19 2669.7,-206.19 2666.21,-216.2 2673.21,-216.19"/>
</g>
<!-- system_l3_cpu_side -->
<g id="node42" class="node">
<title>system_l3_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M1385.5,-76C1385.5,-76 1338.5,-76 1338.5,-76 1332.5,-76 1326.5,-70 1326.5,-64 1326.5,-64 1326.5,-52 1326.5,-52 1326.5,-46 1332.5,-40 1338.5,-40 1338.5,-40 1385.5,-40 1385.5,-40 1391.5,-40 1397.5,-46 1397.5,-52 1397.5,-52 1397.5,-64 1397.5,-64 1397.5,-70 1391.5,-76 1385.5,-76"/>
<text text-anchor="middle" x="1362" y="-54.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_tol3bus_cpu_side_ports -->
<g id="node44" class="node">
<title>system_tol3bus_cpu_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1305,-206C1305,-206 1221,-206 1221,-206 1215,-206 1209,-200 1209,-194 1209,-194 1209,-182 1209,-182 1209,-176 1215,-170 1221,-170 1221,-170 1305,-170 1305,-170 1311,-170 1317,-176 1317,-182 1317,-182 1317,-194 1317,-194 1317,-200 1311,-206 1305,-206"/>
<text text-anchor="middle" x="1263" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">cpu_side_ports</text>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side -->
<g id="edge28" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu0_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M1293.98,-164.22C1303.86,-157.68 1315.07,-150.98 1326,-146 1361.33,-129.9 1373.77,-135.96 1410,-122 1444.32,-108.77 1481.89,-89.69 1507.4,-76"/>
<polygon fill="black" stroke="black" points="1291.97,-161.35 1285.68,-169.87 1295.91,-167.13 1291.97,-161.35"/>
</g>
<!-- system_tol3bus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side -->
<g id="edge29" class="edge">
<title>system_tol3bus_cpu_side_ports&#45;&gt;system_cpu1_l2cache_mem_side</title>
<path fill="none" stroke="black" d="M1236.21,-163.02C1208.06,-137.82 1164.46,-98.8 1139.44,-76.4"/>
<polygon fill="black" stroke="black" points="1233.93,-165.68 1243.71,-169.74 1238.6,-160.46 1233.93,-165.68"/>
</g>
<!-- system_tol3bus_mem_side_ports -->
<g id="node45" class="node">
<title>system_tol3bus_mem_side_ports</title>
<path fill="#586070" stroke="#000000" d="M1441,-206C1441,-206 1347,-206 1347,-206 1341,-206 1335,-200 1335,-194 1335,-194 1335,-182 1335,-182 1335,-176 1341,-170 1347,-170 1347,-170 1441,-170 1441,-170 1447,-170 1453,-176 1453,-182 1453,-182 1453,-194 1453,-194 1453,-200 1447,-206 1441,-206"/>
<text text-anchor="middle" x="1394" y="-184.3" font-family="Arial" font-size="14.00" fill="#000000">mem_side_ports</text>
</g>
<!-- system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side -->
<g id="edge30" class="edge">
<title>system_tol3bus_mem_side_ports&#45;&gt;system_l3_cpu_side</title>
<path fill="none" stroke="black" d="M1389.68,-169.74C1384.32,-148.27 1375.09,-111.36 1368.78,-86.1"/>
<polygon fill="black" stroke="black" points="1372.17,-85.25 1366.35,-76.4 1365.38,-86.95 1372.17,-85.25"/>
</g>
</g>
</svg>
