// Seed: 3520322460
module module_0 ();
  assign module_2.id_9 = 0;
  wire id_1;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    output tri0 id_2,
    input wand id_3,
    output logic id_4,
    input supply0 id_5,
    output uwire id_6
);
  assign id_4 = id_1;
  module_0 modCall_1 ();
  assign id_4 = id_3;
  always @*
    if (-1'b0 - 1 || 1 == 1 < -1);
    else id_4 <= 1;
endmodule
module module_2 (
    output tri id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3
    , id_14,
    output wire id_4,
    input wire id_5,
    input tri0 id_6,
    input wand id_7,
    output tri1 id_8,
    output supply1 id_9,
    output tri id_10,
    input wire id_11,
    output tri id_12
);
  assign id_14 = id_5;
  module_0 modCall_1 ();
endmodule
