Running: D:\Xilinx_ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/FPGA_Xilinx/ISE/CCD/HT_Serial_Interface_isim_beh.exe -prj E:/FPGA_Xilinx/ISE/CCD/HT_Serial_Interface_beh.prj work.HT_Serial_Interface work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 24
Turning on mult-threading, number of parallel sub-compilation jobs: 48 
Determining compilation order of HDL files
Analyzing Verilog file "E:/FPGA_Xilinx/ISE/CCD/HT_Serial_Com.v" into library work
Analyzing Verilog file "E:/FPGA_Xilinx/ISE/CCD/HT_Serial_Interface.v" into library work
Analyzing Verilog file "D:/Xilinx_ISE/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module HT_Serial_Com
Compiling module HT_Serial_Interface
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable E:/FPGA_Xilinx/ISE/CCD/HT_Serial_Interface_isim_beh.exe
Fuse Memory Usage: 31180 KB
Fuse CPU Usage: 296 ms
