[2025-09-16 17:36:00] START suite=gap trace=cc-6
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-6.trace.gz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2571657 heartbeat IPC: 3.889 cumulative IPC: 3.889 (Simulation time: 00 hr 00 min 24 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 4837792 heartbeat IPC: 4.413 cumulative IPC: 4.134 (Simulation time: 00 hr 00 min 57 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 4837792 cumulative IPC: 4.134 (Simulation time: 00 hr 00 min 57 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 4837792 cumulative IPC: 4.134 (Simulation time: 00 hr 00 min 57 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 41553845 heartbeat IPC: 0.2724 cumulative IPC: 0.2724 (Simulation time: 00 hr 03 min 59 sec)
Heartbeat CPU 0 instructions: 40000005 cycles: 76055317 heartbeat IPC: 0.2898 cumulative IPC: 0.2808 (Simulation time: 00 hr 06 min 54 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 110396382 heartbeat IPC: 0.2912 cumulative IPC: 0.2842 (Simulation time: 00 hr 09 min 52 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 144123331 heartbeat IPC: 0.2965 cumulative IPC: 0.2872 (Simulation time: 00 hr 12 min 50 sec)
Heartbeat CPU 0 instructions: 70000006 cycles: 179461325 heartbeat IPC: 0.283 cumulative IPC: 0.2863 (Simulation time: 00 hr 15 min 45 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 215679700 heartbeat IPC: 0.2761 cumulative IPC: 0.2846 (Simulation time: 00 hr 18 min 54 sec)
Heartbeat CPU 0 instructions: 90000008 cycles: 249960873 heartbeat IPC: 0.2917 cumulative IPC: 0.2856 (Simulation time: 00 hr 21 min 56 sec)
Heartbeat CPU 0 instructions: 100000008 cycles: 284123567 heartbeat IPC: 0.2927 cumulative IPC: 0.2864 (Simulation time: 00 hr 24 min 50 sec)
Heartbeat CPU 0 instructions: 110000011 cycles: 317697548 heartbeat IPC: 0.2978 cumulative IPC: 0.2877 (Simulation time: 00 hr 27 min 49 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 348224002 cumulative IPC: 0.2872 (Simulation time: 00 hr 31 min 09 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 348224002 cumulative IPC: 0.2872 (Simulation time: 00 hr 31 min 09 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/gap/cc-6.trace.gz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.2872 instructions: 100000000 cycles: 348224002
CPU 0 Branch Prediction Accuracy: 86.36% MPKI: 28.17 Average ROB Occupancy at Mispredict: 16.04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 28.17
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 9901610
LQ_STALL: 0
SQ_STALL: 0


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 402.50958
REPLAY_LOAD: 220.23491
NON_REPLAY_LOAD: 30.823467

== Total ==
ADDR_TRANS: 210110
REPLAY_LOAD: 167819
NON_REPLAY_LOAD: 9523681

== Counts ==
ADDR_TRANS: 522
REPLAY_LOAD: 762
NON_REPLAY_LOAD: 308975

cpu0->cpu0_STLB TOTAL        ACCESS:    5250909 HIT:    5243016 MISS:       7893 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    5250909 HIT:    5243016 MISS:       7893 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 539.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8295117 HIT:    2662276 MISS:    5632841 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    8050819 HIT:    2427301 MISS:    5623518 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     228871 HIT:     228788 MISS:         83 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      15427 HIT:       6187 MISS:       9240 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 70.51 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    1529794 HIT:    1529794 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:    1529794 HIT:    1529794 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   27586271 HIT:   17887476 MISS:    9698795 MSHR_MERGE:    1632550
cpu0->cpu0_L1D LOAD         ACCESS:   27291311 HIT:   17607943 MISS:    9683368 MSHR_MERGE:    1632550
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:     279159 HIT:     279159 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D TRANSLATION  ACCESS:      15801 HIT:        374 MISS:      15427 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 59.26 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    1529786 HIT:    1529786 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    1529786 HIT:    1529786 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   27570383 HIT:   21455818 MISS:    6114565 MSHR_MERGE:     863656
cpu0->cpu0_DTLB LOAD         ACCESS:   27570383 HIT:   21455818 MISS:    6114565 MSHR_MERGE:     863656
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.849 cycles
cpu0->LLC TOTAL        ACCESS:    5861025 HIT:    3354335 MISS:    2506690 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    5623518 HIT:    3126274 MISS:    2497244 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     228267 HIT:     227719 MISS:        548 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       9240 HIT:        342 MISS:       8898 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.66 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      10342
  ROW_BUFFER_MISS:    2495774
  AVG DBUS CONGESTED CYCLE: 5.953
Channel 0 WQ ROW_BUFFER_HIT:      44950
  ROW_BUFFER_MISS:     176129
  FULL:          0
Channel 0 REFRESHES ISSUED:      29018

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       306518      1866867      2381858      1510609
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0          748
  STLB miss resolved @ L2C                0            0            0            0        12374
  STLB miss resolved @ LLC                0            0            0            0          684
  STLB miss resolved @ MEM                0            0            0            0         8898

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0            0            0            0            0
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0            0            0            0
  STLB miss resolved @ L2C                0            0            0            0            0
  STLB miss resolved @ LLC                0            0            0            0            0
  STLB miss resolved @ MEM                0            0            0            0            0
[2025-09-16 18:07:09] END   suite=gap trace=cc-6 (rc=0)
