static void das16m1_ai_set_queue(struct comedi_device *dev,\r\nunsigned int *chanspec, unsigned int len)\r\n{\r\nunsigned int i;\r\nfor (i = 0; i < len; i++) {\r\nunsigned int chan = CR_CHAN(chanspec[i]);\r\nunsigned int range = CR_RANGE(chanspec[i]);\r\noutb(i, dev->iobase + DAS16M1_Q_ADDR_REG);\r\noutb(DAS16M1_Q_CHAN(chan) | DAS16M1_Q_RANGE(range),\r\ndev->iobase + DAS16M1_Q_REG);\r\n}\r\n}\r\nstatic void das16m1_ai_munge(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nvoid *data, unsigned int num_bytes,\r\nunsigned int start_chan_index)\r\n{\r\nunsigned short *array = data;\r\nunsigned int nsamples = comedi_bytes_to_samples(s, num_bytes);\r\nunsigned int i;\r\nfor (i = 0; i < nsamples; i++)\r\narray[i] = DAS16M1_AI_TO_SAMPLE(array[i]);\r\n}\r\nstatic int das16m1_ai_check_chanlist(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_cmd *cmd)\r\n{\r\nint i;\r\nif (cmd->chanlist_len == 1)\r\nreturn 0;\r\nif ((cmd->chanlist_len % 2) != 0) {\r\ndev_dbg(dev->class_dev,\r\n"chanlist must be of even length or length 1\n");\r\nreturn -EINVAL;\r\n}\r\nfor (i = 0; i < cmd->chanlist_len; i++) {\r\nunsigned int chan = CR_CHAN(cmd->chanlist[i]);\r\nif ((i % 2) != (chan % 2)) {\r\ndev_dbg(dev->class_dev,\r\n"even/odd channels must go have even/odd chanlist indices\n");\r\nreturn -EINVAL;\r\n}\r\n}\r\nreturn 0;\r\n}\r\nstatic int das16m1_ai_cmdtest(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_cmd *cmd)\r\n{\r\nint err = 0;\r\nerr |= comedi_check_trigger_src(&cmd->start_src, TRIG_NOW | TRIG_EXT);\r\nerr |= comedi_check_trigger_src(&cmd->scan_begin_src, TRIG_FOLLOW);\r\nerr |= comedi_check_trigger_src(&cmd->convert_src,\r\nTRIG_TIMER | TRIG_EXT);\r\nerr |= comedi_check_trigger_src(&cmd->scan_end_src, TRIG_COUNT);\r\nerr |= comedi_check_trigger_src(&cmd->stop_src, TRIG_COUNT | TRIG_NONE);\r\nif (err)\r\nreturn 1;\r\nerr |= comedi_check_trigger_is_unique(cmd->start_src);\r\nerr |= comedi_check_trigger_is_unique(cmd->convert_src);\r\nerr |= comedi_check_trigger_is_unique(cmd->stop_src);\r\nif (err)\r\nreturn 2;\r\nerr |= comedi_check_trigger_arg_is(&cmd->start_arg, 0);\r\nif (cmd->scan_begin_src == TRIG_FOLLOW)\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_begin_arg, 0);\r\nif (cmd->convert_src == TRIG_TIMER)\r\nerr |= comedi_check_trigger_arg_min(&cmd->convert_arg, 1000);\r\nerr |= comedi_check_trigger_arg_is(&cmd->scan_end_arg,\r\ncmd->chanlist_len);\r\nif (cmd->stop_src == TRIG_COUNT)\r\nerr |= comedi_check_trigger_arg_min(&cmd->stop_arg, 1);\r\nelse\r\nerr |= comedi_check_trigger_arg_is(&cmd->stop_arg, 0);\r\nif (err)\r\nreturn 3;\r\nif (cmd->convert_src == TRIG_TIMER) {\r\nunsigned int arg = cmd->convert_arg;\r\ncomedi_8254_cascade_ns_to_timer(dev->pacer, &arg, cmd->flags);\r\nerr |= comedi_check_trigger_arg_is(&cmd->convert_arg, arg);\r\n}\r\nif (err)\r\nreturn 4;\r\nif (cmd->chanlist && cmd->chanlist_len > 0)\r\nerr |= das16m1_ai_check_chanlist(dev, s, cmd);\r\nif (err)\r\nreturn 5;\r\nreturn 0;\r\n}\r\nstatic int das16m1_ai_cmd(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct das16m1_private *devpriv = dev->private;\r\nstruct comedi_async *async = s->async;\r\nstruct comedi_cmd *cmd = &async->cmd;\r\nunsigned int byte;\r\ndevpriv->adc_count = 0;\r\ncomedi_8254_set_mode(devpriv->counter, 1, I8254_MODE2 | I8254_BINARY);\r\ncomedi_8254_write(devpriv->counter, 1, 0);\r\ndevpriv->initial_hw_count = comedi_8254_read(devpriv->counter, 1);\r\ndas16m1_ai_set_queue(dev, cmd->chanlist, cmd->chanlist_len);\r\ndevpriv->intr_ctrl &= ~DAS16M1_INTR_CTRL_PACER_MASK;\r\nif (cmd->convert_src == TRIG_TIMER) {\r\ncomedi_8254_update_divisors(dev->pacer);\r\ncomedi_8254_pacer_enable(dev->pacer, 1, 2, true);\r\ndevpriv->intr_ctrl |= DAS16M1_INTR_CTRL_PACER_INT;\r\n} else {\r\ndevpriv->intr_ctrl |= DAS16M1_INTR_CTRL_PACER_EXT;\r\n}\r\nbyte = 0;\r\nif (cmd->start_src == TRIG_EXT && cmd->convert_src != TRIG_EXT)\r\nbyte |= DAS16M1_CS_EXT_TRIG;\r\noutb(byte, dev->iobase + DAS16M1_CS_REG);\r\noutb(0, dev->iobase + DAS16M1_CLR_INTR_REG);\r\ndevpriv->intr_ctrl |= DAS16M1_INTR_CTRL_INTE;\r\noutb(devpriv->intr_ctrl, dev->iobase + DAS16M1_INTR_CTRL_REG);\r\nreturn 0;\r\n}\r\nstatic int das16m1_ai_cancel(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nstruct das16m1_private *devpriv = dev->private;\r\ndevpriv->intr_ctrl &= ~(DAS16M1_INTR_CTRL_INTE |\r\nDAS16M1_INTR_CTRL_PACER_MASK);\r\noutb(devpriv->intr_ctrl, dev->iobase + DAS16M1_INTR_CTRL_REG);\r\nreturn 0;\r\n}\r\nstatic int das16m1_ai_eoc(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned long context)\r\n{\r\nunsigned int status;\r\nstatus = inb(dev->iobase + DAS16M1_CS_REG);\r\nif (status & DAS16M1_CS_IRQDATA)\r\nreturn 0;\r\nreturn -EBUSY;\r\n}\r\nstatic int das16m1_ai_insn_read(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nint ret;\r\nint i;\r\ndas16m1_ai_set_queue(dev, &insn->chanspec, 1);\r\nfor (i = 0; i < insn->n; i++) {\r\nunsigned short val;\r\noutb(0, dev->iobase + DAS16M1_CLR_INTR_REG);\r\noutb(0, dev->iobase + DAS16M1_AI_REG);\r\nret = comedi_timeout(dev, s, insn, das16m1_ai_eoc, 0);\r\nif (ret)\r\nreturn ret;\r\nval = inw(dev->iobase + DAS16M1_AI_REG);\r\ndata[i] = DAS16M1_AI_TO_SAMPLE(val);\r\n}\r\nreturn insn->n;\r\n}\r\nstatic int das16m1_di_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\ndata[1] = inb(dev->iobase + DAS16M1_DI_REG) & 0xf;\r\nreturn insn->n;\r\n}\r\nstatic int das16m1_do_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nif (comedi_dio_update_state(s, data))\r\noutb(s->state, dev->iobase + DAS16M1_DO_REG);\r\ndata[1] = s->state;\r\nreturn insn->n;\r\n}\r\nstatic void das16m1_handler(struct comedi_device *dev, unsigned int status)\r\n{\r\nstruct das16m1_private *devpriv = dev->private;\r\nstruct comedi_subdevice *s = dev->read_subdev;\r\nstruct comedi_async *async = s->async;\r\nstruct comedi_cmd *cmd = &async->cmd;\r\nu16 num_samples;\r\nu16 hw_counter;\r\nhw_counter = comedi_8254_read(devpriv->counter, 1);\r\nif (devpriv->adc_count == 0 &&\r\nhw_counter == devpriv->initial_hw_count) {\r\nnum_samples = 0;\r\n} else {\r\nnum_samples = -hw_counter - devpriv->adc_count;\r\n}\r\nif (cmd->stop_src == TRIG_COUNT) {\r\nif (num_samples > cmd->stop_arg * cmd->chanlist_len)\r\nnum_samples = cmd->stop_arg * cmd->chanlist_len;\r\n}\r\nif (num_samples > DAS16M1_AI_FIFO_SZ)\r\nnum_samples = DAS16M1_AI_FIFO_SZ;\r\ninsw(dev->iobase, devpriv->ai_buffer, num_samples);\r\ncomedi_buf_write_samples(s, devpriv->ai_buffer, num_samples);\r\ndevpriv->adc_count += num_samples;\r\nif (cmd->stop_src == TRIG_COUNT) {\r\nif (devpriv->adc_count >= cmd->stop_arg * cmd->chanlist_len) {\r\nasync->events |= COMEDI_CB_EOA;\r\n}\r\n}\r\nif (status & DAS16M1_CS_OVRUN) {\r\nasync->events |= COMEDI_CB_ERROR;\r\ndev_err(dev->class_dev, "fifo overflow\n");\r\n}\r\ncomedi_handle_events(dev, s);\r\n}\r\nstatic int das16m1_ai_poll(struct comedi_device *dev,\r\nstruct comedi_subdevice *s)\r\n{\r\nunsigned long flags;\r\nunsigned int status;\r\nspin_lock_irqsave(&dev->spinlock, flags);\r\nstatus = inb(dev->iobase + DAS16M1_CS_REG);\r\ndas16m1_handler(dev, status);\r\nspin_unlock_irqrestore(&dev->spinlock, flags);\r\nreturn comedi_buf_n_bytes_ready(s);\r\n}\r\nstatic irqreturn_t das16m1_interrupt(int irq, void *d)\r\n{\r\nint status;\r\nstruct comedi_device *dev = d;\r\nif (!dev->attached) {\r\ndev_err(dev->class_dev, "premature interrupt\n");\r\nreturn IRQ_HANDLED;\r\n}\r\nspin_lock(&dev->spinlock);\r\nstatus = inb(dev->iobase + DAS16M1_CS_REG);\r\nif ((status & (DAS16M1_CS_IRQDATA | DAS16M1_CS_OVRUN)) == 0) {\r\ndev_err(dev->class_dev, "spurious interrupt\n");\r\nspin_unlock(&dev->spinlock);\r\nreturn IRQ_NONE;\r\n}\r\ndas16m1_handler(dev, status);\r\noutb(0, dev->iobase + DAS16M1_CLR_INTR_REG);\r\nspin_unlock(&dev->spinlock);\r\nreturn IRQ_HANDLED;\r\n}\r\nstatic int das16m1_irq_bits(unsigned int irq)\r\n{\r\nswitch (irq) {\r\ncase 10:\r\nreturn 0x0;\r\ncase 11:\r\nreturn 0x1;\r\ncase 12:\r\nreturn 0x2;\r\ncase 15:\r\nreturn 0x3;\r\ncase 2:\r\nreturn 0x4;\r\ncase 3:\r\nreturn 0x5;\r\ncase 5:\r\nreturn 0x6;\r\ncase 7:\r\nreturn 0x7;\r\ndefault:\r\nreturn 0x0;\r\n}\r\n}\r\nstatic int das16m1_attach(struct comedi_device *dev,\r\nstruct comedi_devconfig *it)\r\n{\r\nstruct das16m1_private *devpriv;\r\nstruct comedi_subdevice *s;\r\nint ret;\r\ndevpriv = comedi_alloc_devpriv(dev, sizeof(*devpriv));\r\nif (!devpriv)\r\nreturn -ENOMEM;\r\nret = comedi_request_region(dev, it->options[0], 0x10);\r\nif (ret)\r\nreturn ret;\r\nret = __comedi_request_region(dev, dev->iobase + DAS16M1_8255_IOBASE,\r\nDAS16M1_SIZE2);\r\nif (ret)\r\nreturn ret;\r\ndevpriv->extra_iobase = dev->iobase + DAS16M1_8255_IOBASE;\r\nif ((1 << it->options[1]) & 0xdcfc) {\r\nret = request_irq(it->options[1], das16m1_interrupt, 0,\r\ndev->board_name, dev);\r\nif (ret == 0)\r\ndev->irq = it->options[1];\r\n}\r\ndev->pacer = comedi_8254_init(dev->iobase + DAS16M1_8254_IOBASE2,\r\nI8254_OSC_BASE_10MHZ, I8254_IO8, 0);\r\nif (!dev->pacer)\r\nreturn -ENOMEM;\r\ndevpriv->counter = comedi_8254_init(dev->iobase + DAS16M1_8254_IOBASE1,\r\n0, I8254_IO8, 0);\r\nif (!devpriv->counter)\r\nreturn -ENOMEM;\r\nret = comedi_alloc_subdevices(dev, 4);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[0];\r\ns->type = COMEDI_SUBD_AI;\r\ns->subdev_flags = SDF_READABLE | SDF_DIFF;\r\ns->n_chan = 8;\r\ns->maxdata = 0x0fff;\r\ns->range_table = &range_das16m1;\r\ns->insn_read = das16m1_ai_insn_read;\r\nif (dev->irq) {\r\ndev->read_subdev = s;\r\ns->subdev_flags |= SDF_CMD_READ;\r\ns->len_chanlist = 256;\r\ns->do_cmdtest = das16m1_ai_cmdtest;\r\ns->do_cmd = das16m1_ai_cmd;\r\ns->cancel = das16m1_ai_cancel;\r\ns->poll = das16m1_ai_poll;\r\ns->munge = das16m1_ai_munge;\r\n}\r\ns = &dev->subdevices[1];\r\ns->type = COMEDI_SUBD_DI;\r\ns->subdev_flags = SDF_READABLE;\r\ns->n_chan = 4;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = das16m1_di_insn_bits;\r\ns = &dev->subdevices[2];\r\ns->type = COMEDI_SUBD_DO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 4;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = das16m1_do_insn_bits;\r\ns = &dev->subdevices[3];\r\nret = subdev_8255_init(dev, s, NULL, DAS16M1_8255_IOBASE);\r\nif (ret)\r\nreturn ret;\r\noutb(0, dev->iobase + DAS16M1_DO_REG);\r\ndevpriv->intr_ctrl = DAS16M1_INTR_CTRL_IRQ(das16m1_irq_bits(dev->irq));\r\noutb(devpriv->intr_ctrl, dev->iobase + DAS16M1_INTR_CTRL_REG);\r\nreturn 0;\r\n}\r\nstatic void das16m1_detach(struct comedi_device *dev)\r\n{\r\nstruct das16m1_private *devpriv = dev->private;\r\nif (devpriv) {\r\nif (devpriv->extra_iobase)\r\nrelease_region(devpriv->extra_iobase, DAS16M1_SIZE2);\r\nkfree(devpriv->counter);\r\n}\r\ncomedi_legacy_detach(dev);\r\n}
