#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010c7bb0 .scope module, "a_fsm" "a_fsm" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_a";
    .port_info 1 /INPUT 1 "rstn_a";
    .port_info 2 /INPUT 1 "asend";
    .port_info 3 /INPUT 1 "a_ack";
    .port_info 4 /OUTPUT 1 "aready";
P_00000000010de0f0 .param/l "BUSY" 0 2 9, C4<0>;
P_00000000010de128 .param/l "READY" 0 2 9, C4<1>;
L_00000000010e45f0 .functor BUFZ 1, v00000000010e9cb0_0, C4<0>, C4<0>, C4<0>;
o00000000010f2698 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e8590_0 .net "a_ack", 0 0, o00000000010f2698;  0 drivers
v00000000010e8450_0 .net "aready", 0 0, L_00000000010e45f0;  1 drivers
o00000000010f26f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e8310_0 .net "asend", 0 0, o00000000010f26f8;  0 drivers
v00000000010e9cb0_0 .var "c_state", 0 0;
o00000000010f2758 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e8630_0 .net "clk_a", 0 0, o00000000010f2758;  0 drivers
v00000000010e9b70_0 .var "n_state", 0 0;
o00000000010f27b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e97b0_0 .net "rstn_a", 0 0, o00000000010f27b8;  0 drivers
E_00000000010ee2f0 .event edge, v00000000010e9cb0_0, v00000000010e8310_0, v00000000010e8590_0;
E_00000000010ee970/0 .event negedge, v00000000010e97b0_0;
E_00000000010ee970/1 .event posedge, v00000000010e8630_0;
E_00000000010ee970 .event/or E_00000000010ee970/0, E_00000000010ee970/1;
S_00000000010c7d40 .scope module, "b_fsm" "b_fsm" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_b";
    .port_info 1 /INPUT 1 "rstn_b";
    .port_info 2 /INPUT 1 "b_en";
    .port_info 3 /INPUT 1 "bload";
    .port_info 4 /OUTPUT 1 "bvalid";
P_00000000010dea70 .param/l "READY" 0 3 9, C4<1>;
P_00000000010deaa8 .param/l "WAIT" 0 3 9, C4<0>;
L_00000000010e3da0 .functor BUFZ 1, v00000000010e9c10_0, C4<0>, C4<0>, C4<0>;
o00000000010f28d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e90d0_0 .net "b_en", 0 0, o00000000010f28d8;  0 drivers
o00000000010f2908 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e9670_0 .net "bload", 0 0, o00000000010f2908;  0 drivers
v00000000010e83b0_0 .net "bvalid", 0 0, L_00000000010e3da0;  1 drivers
v00000000010e9c10_0 .var "c_state", 0 0;
o00000000010f2998 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e9030_0 .net "clk_b", 0 0, o00000000010f2998;  0 drivers
v00000000010e9170_0 .var "n_state", 0 0;
o00000000010f29f8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000010e92b0_0 .net "rstn_b", 0 0, o00000000010f29f8;  0 drivers
E_00000000010eeb30 .event edge, v00000000010e9c10_0, v00000000010e90d0_0, v00000000010e9670_0;
E_00000000010ee570/0 .event negedge, v00000000010e92b0_0;
E_00000000010ee570/1 .event posedge, v00000000010e9030_0;
E_00000000010ee570 .event/or E_00000000010ee570/0, E_00000000010ee570/1;
S_00000000010d8f40 .scope module, "mcp_tb" "mcp_tb" 4 1;
 .timescale 0 0;
P_00000000010eebf0 .param/l "DWIDTH" 0 4 2, +C4<00000000000000000000000000001000>;
v00000000010bd5e0_0 .var "adatain", 7 0;
v00000000010bd360_0 .net "aready", 0 0, v00000000010e8d10_0;  1 drivers
v00000000010bcc80_0 .var "asend", 0 0;
v00000000010bc6e0_0 .net "bdata", 7 0, v00000000010e8130_0;  1 drivers
v00000000010bd4a0_0 .var "bload", 0 0;
v00000000010bd220_0 .net "bvalid", 0 0, v00000000010e9e90_0;  1 drivers
v00000000010bca00_0 .var "clk_a", 0 0;
v00000000010bcaa0_0 .var "clk_b", 0 0;
v00000000010bd400_0 .var "rstn_a", 0 0;
v00000000010bcd20_0 .var "rstn_b", 0 0;
S_00000000010d90d0 .scope module, "u_mcp" "mcp" 4 127, 5 1 0, S_00000000010d8f40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_a";
    .port_info 1 /INPUT 8 "adatain";
    .port_info 2 /INPUT 1 "asend";
    .port_info 3 /INPUT 1 "rstn_a";
    .port_info 4 /OUTPUT 1 "aready";
    .port_info 5 /INPUT 1 "clk_b";
    .port_info 6 /INPUT 1 "rstn_b";
    .port_info 7 /INPUT 1 "bload";
    .port_info 8 /OUTPUT 1 "bvalid";
    .port_info 9 /OUTPUT 8 "bdata";
P_00000000010ee630 .param/l "DWIDTH" 0 5 2, +C4<00000000000000000000000000001000>;
L_00000000010e3e10 .functor AND 1, v00000000010bcc80_0, v00000000010e8d10_0, C4<1>, C4<1>;
L_00000000010e4740 .functor XOR 1, v00000000010e8b30_0, v00000000010e9490_0, C4<0>, C4<0>;
L_00000000010e4040 .functor XOR 1, v00000000010e84f0_0, v00000000010e9350_0, C4<0>, C4<0>;
L_00000000010e3940 .functor AND 1, v00000000010e9e90_0, v00000000010bd4a0_0, C4<1>, C4<1>;
v00000000010e8270_0 .net "a_ack", 0 0, L_00000000010e4740;  1 drivers
v00000000010e9710_0 .var "a_en", 0 0;
v00000000010e88b0_0 .net "a_en_sync2", 0 0, v00000000010e84f0_0;  1 drivers
v00000000010e9350_0 .var "a_en_sync3", 0 0;
v00000000010e8bd0_0 .var "adata", 7 0;
v00000000010e8950_0 .net "adatain", 7 0, v00000000010bd5e0_0;  1 drivers
v00000000010e8c70_0 .net "aready", 0 0, v00000000010e8d10_0;  alias, 1 drivers
v00000000010e8d10_0 .var "aready_m", 0 0;
v00000000010e8090_0 .net "asend", 0 0, v00000000010bcc80_0;  1 drivers
v00000000010e98f0_0 .var "b_ack", 0 0;
v00000000010e9530_0 .net "b_ack_sync2", 0 0, v00000000010e8b30_0;  1 drivers
v00000000010e9490_0 .var "b_ack_sync3", 0 0;
v00000000010e89f0_0 .net "b_en", 0 0, L_00000000010e4040;  1 drivers
v00000000010e8130_0 .var "bdata", 7 0;
v00000000010e8db0_0 .net "bload", 0 0, v00000000010bd4a0_0;  1 drivers
v00000000010e8ef0_0 .net "bload_data", 0 0, L_00000000010e3940;  1 drivers
v00000000010e9850_0 .net "bvalid", 0 0, v00000000010e9e90_0;  alias, 1 drivers
v00000000010e9e90_0 .var "bvalid_m", 0 0;
v00000000010e8f90_0 .net "clk_a", 0 0, v00000000010bca00_0;  1 drivers
v00000000010e95d0_0 .net "clk_b", 0 0, v00000000010bcaa0_0;  1 drivers
v00000000010e9990_0 .net "din_cap", 0 0, L_00000000010e3e10;  1 drivers
v00000000010e7ff0_0 .net "rstn_a", 0 0, v00000000010bd400_0;  1 drivers
v00000000010e9ad0_0 .net "rstn_b", 0 0, v00000000010bcd20_0;  1 drivers
E_00000000010eed70 .event posedge, v00000000010e9a30_0;
E_00000000010eeb70 .event posedge, v00000000010e9d50_0;
S_0000000001076880 .scope module, "a_en_1" "sync2" 5 92, 6 1 0, S_00000000010d90d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
v00000000010e9a30_0 .net "clk", 0 0, v00000000010bcaa0_0;  alias, 1 drivers
v00000000010e86d0_0 .net "din", 0 0, v00000000010e9710_0;  1 drivers
v00000000010e81d0_0 .net "dout", 0 0, v00000000010e84f0_0;  alias, 1 drivers
v00000000010e93f0_0 .net "rstn", 0 0, v00000000010bcd20_0;  alias, 1 drivers
v00000000010e9210_0 .var "sync0", 0 0;
v00000000010e84f0_0 .var "sync1", 0 0;
E_00000000010eeff0/0 .event negedge, v00000000010e93f0_0;
E_00000000010eeff0/1 .event posedge, v00000000010e9a30_0;
E_00000000010eeff0 .event/or E_00000000010eeff0/0, E_00000000010eeff0/1;
S_0000000001076a10 .scope module, "b_ack_1" "sync2" 5 44, 6 1 0, S_00000000010d90d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rstn";
    .port_info 2 /INPUT 1 "din";
    .port_info 3 /OUTPUT 1 "dout";
v00000000010e9d50_0 .net "clk", 0 0, v00000000010bca00_0;  alias, 1 drivers
v00000000010e9df0_0 .net "din", 0 0, v00000000010e98f0_0;  1 drivers
v00000000010e8770_0 .net "dout", 0 0, v00000000010e8b30_0;  alias, 1 drivers
v00000000010e8810_0 .net "rstn", 0 0, v00000000010bd400_0;  alias, 1 drivers
v00000000010e8e50_0 .var "sync0", 0 0;
v00000000010e8b30_0 .var "sync1", 0 0;
E_00000000010eecf0/0 .event negedge, v00000000010e8810_0;
E_00000000010eecf0/1 .event posedge, v00000000010e9d50_0;
E_00000000010eecf0 .event/or E_00000000010eecf0/0, E_00000000010eecf0/1;
    .scope S_00000000010c7bb0;
T_0 ;
    %wait E_00000000010ee970;
    %load/vec4 v00000000010e97b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010e9cb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000010e9b70_0;
    %assign/vec4 v00000000010e9cb0_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010c7bb0;
T_1 ;
    %wait E_00000000010ee2f0;
    %load/vec4 v00000000010e9cb0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v00000000010e8310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e9b70_0, 0, 1;
    %jmp T_1.4;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e9b70_0, 0, 1;
T_1.4 ;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v00000000010e8590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e9b70_0, 0, 1;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e9b70_0, 0, 1;
T_1.6 ;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000010c7d40;
T_2 ;
    %wait E_00000000010ee570;
    %load/vec4 v00000000010e92b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e9c10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000010e9170_0;
    %assign/vec4 v00000000010e9c10_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000010c7d40;
T_3 ;
    %wait E_00000000010eeb30;
    %load/vec4 v00000000010e9c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %load/vec4 v00000000010e90d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e9170_0, 0, 1;
    %jmp T_3.4;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e9170_0, 0, 1;
T_3.4 ;
    %jmp T_3.2;
T_3.1 ;
    %load/vec4 v00000000010e9670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010e9170_0, 0, 1;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010e9170_0, 0, 1;
T_3.6 ;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000001076a10;
T_4 ;
    %wait E_00000000010eecf0;
    %load/vec4 v00000000010e8810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e8e50_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000010e9df0_0;
    %assign/vec4 v00000000010e8e50_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001076a10;
T_5 ;
    %wait E_00000000010eecf0;
    %load/vec4 v00000000010e8810_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e8b30_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000010e8e50_0;
    %assign/vec4 v00000000010e8b30_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000001076880;
T_6 ;
    %wait E_00000000010eeff0;
    %load/vec4 v00000000010e93f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e9210_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000010e86d0_0;
    %assign/vec4 v00000000010e9210_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000001076880;
T_7 ;
    %wait E_00000000010eeff0;
    %load/vec4 v00000000010e93f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e84f0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000000010e9210_0;
    %assign/vec4 v00000000010e84f0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000000010d90d0;
T_8 ;
    %wait E_00000000010eeb70;
    %load/vec4 v00000000010e9990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000010e8950_0;
    %assign/vec4 v00000000010e8bd0_0, 0;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000010d90d0;
T_9 ;
    %wait E_00000000010eecf0;
    %load/vec4 v00000000010e7ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e9710_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000000010e9990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000000010e9710_0;
    %inv;
    %assign/vec4 v00000000010e9710_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_00000000010d90d0;
T_10 ;
    %wait E_00000000010eecf0;
    %load/vec4 v00000000010e7ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e9490_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000010e9530_0;
    %assign/vec4 v00000000010e9490_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000000010d90d0;
T_11 ;
    %wait E_00000000010eecf0;
    %load/vec4 v00000000010e7ff0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010e8d10_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000000010e8090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e8d10_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v00000000010e8270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010e8d10_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000010d90d0;
T_12 ;
    %wait E_00000000010eeff0;
    %load/vec4 v00000000010e9ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e9350_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v00000000010e88b0_0;
    %assign/vec4 v00000000010e9350_0, 0;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_00000000010d90d0;
T_13 ;
    %wait E_00000000010eeff0;
    %load/vec4 v00000000010e9ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e9e90_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000010e89f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000010e9e90_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v00000000010e8db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e9e90_0, 0;
T_13.4 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000010d90d0;
T_14 ;
    %wait E_00000000010eed70;
    %load/vec4 v00000000010e8ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000000010e8bd0_0;
    %assign/vec4 v00000000010e8130_0, 0;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000010d90d0;
T_15 ;
    %wait E_00000000010eeff0;
    %load/vec4 v00000000010e9ad0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000010e98f0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000000010e8ef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %load/vec4 v00000000010e98f0_0;
    %inv;
    %assign/vec4 v00000000010e98f0_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_00000000010d8f40;
T_16 ;
    %delay 1, 0;
    %load/vec4 v00000000010bca00_0;
    %inv;
    %store/vec4 v00000000010bca00_0, 0, 1;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000010d8f40;
T_17 ;
    %delay 4, 0;
    %load/vec4 v00000000010bcaa0_0;
    %inv;
    %store/vec4 v00000000010bcaa0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000010d8f40;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bca00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bd400_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcd20_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000000010bd5e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bd400_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bcd20_0, 0, 1;
    %wait E_00000000010eeb70;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %wait E_00000000010eeb70;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000000010bd5e0_0, 0, 8;
    %pushi/vec4 4, 0, 32;
T_18.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.1, 5;
    %jmp/1 T_18.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eeb70;
    %jmp T_18.0;
T_18.1 ;
    %pop/vec4 1;
    %wait E_00000000010eed70;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_18.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.3, 5;
    %jmp/1 T_18.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eed70;
    %jmp T_18.2;
T_18.3 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %wait E_00000000010eed70;
    %pushi/vec4 2, 0, 32;
T_18.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.5, 5;
    %jmp/1 T_18.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eeb70;
    %delay 0, 0;
    %jmp T_18.4;
T_18.5 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %wait E_00000000010eeb70;
    %delay 0, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000000010bd5e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_18.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.7, 5;
    %jmp/1 T_18.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eeb70;
    %jmp T_18.6;
T_18.7 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_18.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.9, 5;
    %jmp/1 T_18.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eed70;
    %jmp T_18.8;
T_18.9 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %wait E_00000000010eed70;
    %pushi/vec4 2, 0, 32;
T_18.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.11, 5;
    %jmp/1 T_18.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eeb70;
    %jmp T_18.10;
T_18.11 ;
    %pop/vec4 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %wait E_00000000010eeb70;
    %delay 0, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v00000000010bd5e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_18.12 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.13, 5;
    %jmp/1 T_18.13, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eeb70;
    %jmp T_18.12;
T_18.13 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_18.14 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.15, 5;
    %jmp/1 T_18.15, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eed70;
    %jmp T_18.14;
T_18.15 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %wait E_00000000010eed70;
    %pushi/vec4 2, 0, 32;
T_18.16 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.17, 5;
    %jmp/1 T_18.17, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eeb70;
    %jmp T_18.16;
T_18.17 ;
    %pop/vec4 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %wait E_00000000010eeb70;
    %delay 0, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v00000000010bd5e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_18.18 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.19, 5;
    %jmp/1 T_18.19, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eeb70;
    %jmp T_18.18;
T_18.19 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_18.20 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.21, 5;
    %jmp/1 T_18.21, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eed70;
    %jmp T_18.20;
T_18.21 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %wait E_00000000010eed70;
    %pushi/vec4 2, 0, 32;
T_18.22 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.23, 5;
    %jmp/1 T_18.23, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eeb70;
    %jmp T_18.22;
T_18.23 ;
    %pop/vec4 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %wait E_00000000010eeb70;
    %delay 0, 0;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v00000000010bd5e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_18.24 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.25, 5;
    %jmp/1 T_18.25, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eeb70;
    %jmp T_18.24;
T_18.25 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_18.26 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.27, 5;
    %jmp/1 T_18.27, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eed70;
    %jmp T_18.26;
T_18.27 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %wait E_00000000010eed70;
    %pushi/vec4 2, 0, 32;
T_18.28 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.29, 5;
    %jmp/1 T_18.29, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eeb70;
    %jmp T_18.28;
T_18.29 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %wait E_00000000010eeb70;
    %delay 0, 0;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v00000000010bd5e0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_18.30 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.31, 5;
    %jmp/1 T_18.31, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eeb70;
    %jmp T_18.30;
T_18.31 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_18.32 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.33, 5;
    %jmp/1 T_18.33, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eed70;
    %jmp T_18.32;
T_18.33 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %wait E_00000000010eed70;
    %pushi/vec4 2, 0, 32;
T_18.34 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.35, 5;
    %jmp/1 T_18.35, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eeb70;
    %jmp T_18.34;
T_18.35 ;
    %pop/vec4 1;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %wait E_00000000010eeb70;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bcc80_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_18.36 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.37, 5;
    %jmp/1 T_18.37, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eeb70;
    %jmp T_18.36;
T_18.37 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %pushi/vec4 3, 0, 32;
T_18.38 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_18.39, 5;
    %jmp/1 T_18.39, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000010eed70;
    %jmp T_18.38;
T_18.39 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000010bd4a0_0, 0, 1;
    %delay 200, 0;
    %vpi_call 4 117 "$finish" {0 0 0};
    %end;
    .thread T_18;
    .scope S_00000000010d8f40;
T_19 ;
    %vpi_call 4 123 "$dumpfile", "test.vcd" {0 0 0};
    %vpi_call 4 124 "$dumpvars" {0 0 0};
    %end;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "../code/a_fsm.v";
    "../code/b_fsm.v";
    "../code/mcp_tb.v";
    "../code/mcp.v";
    "../code/sync2.v";
