{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733234294413 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733234294413 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 07:58:14 2024 " "Processing started: Tue Dec  3 07:58:14 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733234294413 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234294413 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MOD_16_XY -c MOD_16_XY " "Command: quartus_map --read_settings_files=on --write_settings_files=off MOD_16_XY -c MOD_16_XY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234294413 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733234294908 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733234294908 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod_16_xy.vhd 2 1 " "Using design file mod_16_xy.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOD_16_XY-Behavioral " "Found design unit 1: MOD_16_XY-Behavioral" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733234307290 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOD_16_XY " "Found entity 1: MOD_16_XY" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733234307290 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733234307290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MOD_16_XY " "Elaborating entity \"MOD_16_XY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733234307297 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "estado_siguiente mod_16_xy.vhd(47) " "VHDL Process Statement warning at mod_16_xy.vhd(47): inferring latch(es) for signal or variable \"estado_siguiente\", which holds its previous value in one or more paths through the process" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1733234307298 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S15 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S15\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307298 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S14 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S14\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S13 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S13\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S12 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S12\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S11 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S11\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S10 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S10\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S9 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S9\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S8 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S8\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S7 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S7\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S6 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S6\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S5 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S5\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S4 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S4\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S3 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S3\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S2 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S2\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S1 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S1\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "estado_siguiente.S0 mod_16_xy.vhd(47) " "Inferred latch for \"estado_siguiente.S0\" at mod_16_xy.vhd(47)" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307299 "|MOD_16_XY"}
{ "Warning" "WSGN_SEARCH_FILE" "clk_redux.vhd 2 1 " "Using design file clk_redux.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_redux-Behavioral " "Found design unit 1: clk_redux-Behavioral" {  } { { "clk_redux.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/clk_redux.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733234307325 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_redux " "Found entity 1: clk_redux" {  } { { "clk_redux.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/clk_redux.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733234307325 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1733234307325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_redux clk_redux:clk_redux_inst " "Elaborating entity \"clk_redux\" for hierarchy \"clk_redux:clk_redux_inst\"" {  } { { "mod_16_xy.vhd" "clk_redux_inst" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733234307327 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S14_1597 " "LATCH primitive \"estado_siguiente.S14_1597\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S13_1717 " "LATCH primitive \"estado_siguiente.S13_1717\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S12_1837 " "LATCH primitive \"estado_siguiente.S12_1837\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S11_1957 " "LATCH primitive \"estado_siguiente.S11_1957\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307410 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S10_2077 " "LATCH primitive \"estado_siguiente.S10_2077\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S9_2197 " "LATCH primitive \"estado_siguiente.S9_2197\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S8_2317 " "LATCH primitive \"estado_siguiente.S8_2317\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S7_2437 " "LATCH primitive \"estado_siguiente.S7_2437\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S6_2557 " "LATCH primitive \"estado_siguiente.S6_2557\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S5_2677 " "LATCH primitive \"estado_siguiente.S5_2677\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S4_2797 " "LATCH primitive \"estado_siguiente.S4_2797\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S3_2917 " "LATCH primitive \"estado_siguiente.S3_2917\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S2_3037 " "LATCH primitive \"estado_siguiente.S2_3037\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S1_3157 " "LATCH primitive \"estado_siguiente.S1_3157\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S0_3277 " "LATCH primitive \"estado_siguiente.S0_3277\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307411 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "estado_siguiente.S15_1477 " "LATCH primitive \"estado_siguiente.S15_1477\" is permanently enabled" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 47 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307411 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "clk_1hz " "Inserted always-enabled tri-state buffer between \"clk_1hz\" and its non-tri-state driver." {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1733234307608 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1733234307608 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "clk_1hz " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"clk_1hz\" is moved to its source" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1733234307609 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1733234307609 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "clk_1hz~synth " "Node \"clk_1hz~synth\"" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1733234307667 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1733234307667 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display\[0\] GND " "Pin \"display\[0\]\" is stuck at GND" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733234307667 "|MOD_16_XY|display[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[1\] GND " "Pin \"display\[1\]\" is stuck at GND" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733234307667 "|MOD_16_XY|display[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[8\] GND " "Pin \"display\[8\]\" is stuck at GND" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733234307667 "|MOD_16_XY|display[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733234307667 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "148 " "Implemented 148 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733234307767 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733234307767 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1733234307767 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733234307767 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733234307767 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4767 " "Peak virtual memory: 4767 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733234307855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 07:58:27 2024 " "Processing ended: Tue Dec  3 07:58:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733234307855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733234307855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733234307855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733234307855 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733234309453 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733234309453 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 07:58:28 2024 " "Processing started: Tue Dec  3 07:58:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733234309453 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733234309453 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MOD_16_XY -c MOD_16_XY " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MOD_16_XY -c MOD_16_XY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733234309454 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733234309637 ""}
{ "Info" "0" "" "Project  = MOD_16_XY" {  } {  } 0 0 "Project  = MOD_16_XY" 0 0 "Fitter" 0 0 1733234309638 ""}
{ "Info" "0" "" "Revision = MOD_16_XY" {  } {  } 0 0 "Revision = MOD_16_XY" 0 0 "Fitter" 0 0 1733234309638 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733234309725 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733234309726 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MOD_16_XY EPM240T100C5 " "Selected device EPM240T100C5 for design \"MOD_16_XY\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733234309730 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733234309766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733234309767 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733234309805 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733234309811 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733234309950 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733234309950 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733234309950 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733234309950 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1733234309950 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1733234309950 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MOD_16_XY.sdc " "Synopsys Design Constraints File file not found: 'MOD_16_XY.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733234309993 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733234309994 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1733234309997 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1733234309997 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733234309998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733234309998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733234309998 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 clk_redux:clk_redux_inst\|clk_out~reg0 " "   1.000 clk_redux:clk_redux_inst\|clk_out~reg0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1733234309998 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1733234309998 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733234310001 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1733234310001 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1733234310005 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 12 " "Automatically promoted signal \"clk\" to use Global clock in PIN 12" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733234310012 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "clk_redux:clk_redux_inst\|clk_out~reg0 Global clock " "Automatically promoted some destinations of signal \"clk_redux:clk_redux_inst\|clk_out~reg0\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_1hz " "Destination \"clk_1hz\" may be non-global or may not use global clock" {  } { { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 9 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733234310013 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "clk_redux:clk_redux_inst\|clk_out~reg0 " "Destination \"clk_redux:clk_redux_inst\|clk_out~reg0\" may be non-global or may not use global clock" {  } { { "clk_redux.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/clk_redux.vhd" 18 0 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1733234310013 ""}  } { { "clk_redux.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/clk_redux.vhd" 18 0 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1733234310013 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1733234310013 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1733234310014 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1733234310034 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1733234310077 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1733234310077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1733234310077 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733234310078 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733234310090 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1733234310097 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733234310244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733234310386 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733234310390 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733234311133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733234311133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733234311173 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733234311348 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733234311348 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733234311521 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733234311521 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733234311521 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.43 " "Total time spent on timing analysis during the Fitter is 0.43 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733234311533 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733234311546 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "1 " "Following 1 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "clk_1hz a permanently enabled " "Pin clk_1hz has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/23.1std/quartus/bin64/pin_planner.ppl" { clk_1hz } } } { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_1hz" } } } } { "mod_16_xy.vhd" "" { Text "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/mod_16_xy.vhd" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1733234311561 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1733234311561 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1733234311561 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/output_files/MOD_16_XY.fit.smsg " "Generated suppressed messages file C:/Users/mcmin/Documents/GIT/Aplicaciones_sistemas_digitales_UPIICSA/MOD_16_XY/output_files/MOD_16_XY.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733234311610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6152 " "Peak virtual memory: 6152 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733234311648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 07:58:31 2024 " "Processing ended: Tue Dec  3 07:58:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733234311648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733234311648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733234311648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733234311648 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733234312906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733234312907 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 07:58:32 2024 " "Processing started: Tue Dec  3 07:58:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733234312907 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733234312907 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MOD_16_XY -c MOD_16_XY " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MOD_16_XY -c MOD_16_XY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733234312907 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733234313273 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1733234313297 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733234313303 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733234313482 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 07:58:33 2024 " "Processing ended: Tue Dec  3 07:58:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733234313482 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733234313482 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733234313482 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733234313482 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733234314170 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733234315068 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733234315069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 07:58:34 2024 " "Processing started: Tue Dec  3 07:58:34 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733234315069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733234315069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MOD_16_XY -c MOD_16_XY " "Command: quartus_sta MOD_16_XY -c MOD_16_XY" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733234315069 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733234315249 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733234315441 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733234315441 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733234315478 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733234315478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733234315522 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733234315648 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MOD_16_XY.sdc " "Synopsys Design Constraints File file not found: 'MOD_16_XY.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733234315711 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733234315712 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733234315713 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_redux:clk_redux_inst\|clk_out~reg0 clk_redux:clk_redux_inst\|clk_out~reg0 " "create_clock -period 1.000 -name clk_redux:clk_redux_inst\|clk_out~reg0 clk_redux:clk_redux_inst\|clk_out~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1733234315713 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1733234315713 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733234315717 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1733234315737 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1733234315739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.046 " "Worst-case setup slack is -7.046" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733234315743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733234315743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.046            -180.477 clk  " "   -7.046            -180.477 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733234315743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.994             -60.202 clk_redux:clk_redux_inst\|clk_out~reg0  " "   -5.994             -60.202 clk_redux:clk_redux_inst\|clk_out~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733234315743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733234315743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.084 " "Worst-case hold slack is -2.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733234315747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733234315747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.084              -2.084 clk  " "   -2.084              -2.084 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733234315747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.078               0.000 clk_redux:clk_redux_inst\|clk_out~reg0  " "    1.078               0.000 clk_redux:clk_redux_inst\|clk_out~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733234315747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733234315747 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733234315752 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733234315757 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733234315760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733234315760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733234315760 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 clk_redux:clk_redux_inst\|clk_out~reg0  " "    0.234               0.000 clk_redux:clk_redux_inst\|clk_out~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1733234315760 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733234315760 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1733234315791 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733234315809 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733234315810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4674 " "Peak virtual memory: 4674 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733234315877 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 07:58:35 2024 " "Processing ended: Tue Dec  3 07:58:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733234315877 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733234315877 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733234315877 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733234315877 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 37 s " "Quartus Prime Full Compilation was successful. 0 errors, 37 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733234316588 ""}
