<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="ContainerTopic" />
<meta name="DC.Title" content="Logic Gate Recognition" />
<meta name="abstract" content="Calibre nmLVS recognizes logic gates and semi-gates (pullup and pulldown structures and other series-parallel logic gates) in transistor-level circuits." />
<meta name="description" content="Calibre nmLVS recognizes logic gates and semi-gates (pullup and pulldown structures and other series-parallel logic gates) in transistor-level circuits." />
<meta name="DC.subject" content="Logic gates, Gates" />
<meta name="keywords" content="Logic gates, Gates" />
<meta name="prodname" content="Calibre Verification User's Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-15" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="calbr_ver_user" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="EclipsePluginName" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2;show" />
<meta name="DraftDate" content="March 2021" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Calibre® Verification User’s Manual" />
<meta name="CSHelp" content="NO" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ConditionFiltering" content="XML" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id1a72f415-a338-459e-8c64-751b8f58cae9" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>Logic Gate Recognition</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="Logic Gate Recognition" />
<meta name="attributes" content="doc.type.documentation.user,product.version.v2021.2,product.id.P10089,product.id.P11800,product.id.P11801,product.id.P11802,product.id.P11426,product.id.P10099,product.id.P10084,product.id.P10090,product.id.P11493,product.id.P11427" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body id="id1a72f415-a338-459e-8c64-751b8f58cae9">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">Logic
Gate Recognition</h1>
<div class="body MGCBody"><div class="abstract ContainerAbstract"><span class="shortdesc">Calibre
nmLVS recognizes logic gates and semi-gates (pullup and pulldown
structures and other series-parallel logic gates) in transistor-level
circuits.</span>
</div>
<p class="p">Calibre
nmLVS internally represents groups of transistors that form gates
and semi-gates in each circuit by virtual gate instances and performs
comparison at this level. Results are reported either on the transistor
or the gate level or both, whichever is appropriate. The tool does
the following:</p>
<ul class="ul"><li class="li" id="id1a72f415-a338-459e-8c64-751b8f58cae9__id2ee64d17-d7b7-462e-890c-acd269f757d6"><p class="p">Forms regular
CMOS gates from transistors with component type MP (pullup) and
MN (pulldown), or equivalent device types. </p>
</li>
<li class="li" id="id1a72f415-a338-459e-8c64-751b8f58cae9__id4775b813-311e-433c-93c2-a151e906f6e7"><p class="p">Forms LDD CMOS
gates from transistors with component type LDDP (pullup) and LDDN
(pulldown), or equivalent device types. </p>
</li>
<li class="li" id="id1a72f415-a338-459e-8c64-751b8f58cae9__idfcc32eca-ce53-477a-9b71-0aab1ba44566"><p class="p">Forms regular
NMOS gates from transistors with component type MD (pullup) and
ME (pulldown), or equivalent device types. </p>
</li>
<li class="li" id="id1a72f415-a338-459e-8c64-751b8f58cae9__id9a49a040-255b-4e44-9cd8-67435b438ff2"><p class="p">Forms LDD NMOS
gates from transistors with component type LDDD (pullup) and LDDE
(pulldown), or equivalent device types. </p>
</li>
</ul>
<p class="p">Other series-parallel gates are formed
from the previous types as well as component types M and LDD, or
equivalent types. The <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Device Type', 'svrf_ur'); return false;">LVS Device Type</a> statement allows you to specify device types equivalent
to the ones mentioned previously. To see how component types are
determined refer to the section “<a class="xref fm:HeadingAndPage" href="Concept_ComponentTypes_id87b74345.html#id87b74345-b5ef-474c-b893-bd8551ee830e__Concept_ComponentTypes_id87b74345.xml#id87b74345-b5ef-474c-b893-bd8551ee830e" title="An LVS component type is a name that uniquely identifies the electrical or logical function of a layout or source instance. Calibre nmLVS uses component type values in the process of matching layout and source instances. Instances are required to have the same component type in order to be correctly matched. Instances with different component types are sometimes matched if they are identically connected, but discrepancies are reported in such cases.">Component Types</a>”.</p>
<p class="p">The <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Recognize Gates', 'svrf_ur'); return false;">LVS Recognize Gates</a> specification statement specifies whether logic gate
recognition should be performed. The default is all logic gates
are recognized.</p>
<p class="p">The
secondary keyword SIMPLE prevents the formation of complete AOI
and OAI gates and higher level series-parallel structures. In the
case of AOI and OAI gates, Calibre nmLVS instead forms structures
of type SUP, SDW, SPUP, and SPDW.</p>
<p class="p">Logic gate recognition allows you to
swap the order of logically equivalent pins and devices in transistor
level implementations of logic circuits. For example, you can swap
the two input pins of a NAND gate. The swappability is described
with each gate type. </p>
<p class="p">Only properly configured MOS transistors
can form logic gates. Namely, they must have at least three pins
with the standard pin names as specified in the section “<a class="xref fm:HeadingAndPage" href="Contain_BuiltInDeviceTypes_idcab14c76.html#idcab14c76-1364-45bf-a168-da4c0e4f133c__Contain_BuiltInDeviceTypes_idcab14c76.xml#idcab14c76-1364-45bf-a168-da4c0e4f133c" title="Certain SPICE device component types are recognized as built-in to the LVS system. These component types receive special processing that other components do not.">Built-In Device Types</a>”. Other than this, there is
no restriction on component subtype, number of optional pins, or
optional pin names of the participating transistors. However, the
number of pins and pin names must be identical for all transistors
in a gate. </p>
<p class="p">By default, all transistors in a half-gate
must have the same component subtype. The secondary keyword MIX
SUBTYPES of the LVS Recognize Gates specification statement allows
mixing of different transistor subtypes in the same half-gate. Examples
of half-gates are pullup or pulldown sections of logic gates, serial
up and serial down structures, series-parallel up and series-parallel
down structures, and S<span class="keyword ParameterName OptionalReplaceable">m</span>*
and SP<span class="keyword ParameterName OptionalReplaceable">m</span>*
structures. Calibre nmLVS verifies that subtypes correspond in layout
and source and that connections of substrate pins and other optional
pins are the same in the layout and source.</p>
<p class="p">The CELL LIST option allows you to specify
a list of cells for which the LVS Recognize Gates statement applies.
This enables cell-specific gate recognition. You specify the cell
list by using the <a class="xref Link" href="../../svrf_ur/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'LVS Cell List', 'svrf_ur'); return false;">LVS Cell List</a> statement.</p>
</div>
<div class="related-links TopicTOC levels:1">
<ul class="ullinks">
<li class="link ulchildlink"><strong><a href="../topics/Concept_ToleranceBasedLogicGateRecognition_id975d2a46.html" title="To enable tolerance-based checking, you must specify the LVS Recognize Gates WITHIN TOLERANCE keyword. You must also use either the ALL or SIMPLE keyword. You can also use the CELL LIST option to control logic gate recognition based on cell names.">Tolerance-Based Logic Gate Recognition</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_EffectsLogicInjection_idfc8806a0.html" title="Logic injection is enabled by default in Calibre nmLVS-H. ">Effects of Logic Injection</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_RecognitionProcesses_id5b643719.html" title="Calibre nmLVS matches individual transistors in logic gates based on their gate pin connections (transistor pin name G), and all gate types are matched.">Recognition Processes</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_RegularCmosGates_idabf2b5f9.html" title="Regular CMOS gates are recognized by default. Specific topologies are shown for each gate type.">Regular CMOS Gates</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_RegularNmosGates_id8a50df8a.html" title="Regular NMOS gates are recognized by default. Specific topologies are shown by gate type.">Regular NMOS Gates</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/General_LddGates_id1a4c61d7.html" title="LDD devices are MOS transistors with non-swappable source and drain pins. There are five types of LDD devices: LDDN, LDDP, LDDE, LDDD, and LDD corresponding to the four regular MOS transistor types: MN, MP, ME, MD, and M.">LDD Gates</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_XTransistors_id3dc1473d.html" title="X+ devices are MOS transistors with component subtypes that begin with the letter X or x followed by at least one other character. Note that if the subtype consists of only one character, X, then the transistor is not an X+ device.">X+ Transistors</a></strong></li>
<li class="link ulchildlink"><strong><a href="../topics/Concept_DevicePinSwappingChecksInLogicGates_id3adf58cc.html" title="You can check the physical order of connections to logic gate inputs, including the physical order of parallel device groups. ">Device and Pin Swapping Checks in Logic Gates</a></strong></li>
</ul>

<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/MGCChap_LvsCircuitComparison_id7231aab2.html" title="LVS compares a layout design’s topology to a source netlist. This comparison checks that the functional intent of the source schematic is represented in the layout. Calibre nmLVS and Calibre nmLVS‑H use SPICE netlists for the comparison. Discrepancies are listed in a text report. A results database called a Mask SVDB Directory may be used together with Calibre RVE and a layout viewer for graphical debugging.">LVS Circuit Comparison</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "calbr_ver_user"
                DocTitle = "Calibre® Verification User’s Manual"
                PageTitle = "Logic Gate Recognition"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Contain_LogicGateRecognition_id1a72f415.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Calibre® Verification User’s Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>