{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1719975185528 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1719975185529 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 02 23:53:05 2024 " "Processing started: Tue Jul 02 23:53:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1719975185529 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1719975185529 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sinalizadora_controle -c Sinalizadora_controle " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sinalizadora_controle -c Sinalizadora_controle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1719975185529 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1719975185792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinalizadora_controle.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file sinalizadora_controle.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sinalizadora_controle-RTL " "Found design unit 1: Sinalizadora_controle-RTL" {  } { { "Sinalizadora_controle.vhdl" "" { Text "C:/Users/unknow/Documents/GitHub/Projeto_LSD/Controladora/Sinalizadora_controle/Sinalizadora_controle.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719975186249 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sinalizadora_controle " "Found entity 1: Sinalizadora_controle" {  } { { "Sinalizadora_controle.vhdl" "" { Text "C:/Users/unknow/Documents/GitHub/Projeto_LSD/Controladora/Sinalizadora_controle/Sinalizadora_controle.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719975186249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719975186249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknow/documents/github/projeto_lsd/controladora/controladora_alarme/controladora_alarme.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknow/documents/github/projeto_lsd/controladora/controladora_alarme/controladora_alarme.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controladora_alarme-arch " "Found design unit 1: Controladora_alarme-arch" {  } { { "../Controladora_alarme/controladora_alarme.vhdl" "" { Text "C:/Users/unknow/Documents/GitHub/Projeto_LSD/Controladora/Controladora_alarme/controladora_alarme.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719975186251 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controladora_alarme " "Found entity 1: Controladora_alarme" {  } { { "../Controladora_alarme/controladora_alarme.vhdl" "" { Text "C:/Users/unknow/Documents/GitHub/Projeto_LSD/Controladora/Controladora_alarme/controladora_alarme.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719975186251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719975186251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/unknow/documents/github/projeto_lsd/controladora/controladora/controladora.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/unknow/documents/github/projeto_lsd/controladora/controladora/controladora.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controladora-arch " "Found design unit 1: Controladora-arch" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/unknow/Documents/GitHub/Projeto_LSD/Controladora/Controladora/Controladora.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719975186254 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controladora " "Found entity 1: Controladora" {  } { { "../Controladora/Controladora.vhd" "" { Text "C:/Users/unknow/Documents/GitHub/Projeto_LSD/Controladora/Controladora/Controladora.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1719975186254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1719975186254 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sinalizadora_controle " "Elaborating entity \"Sinalizadora_controle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1719975186279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controladora_alarme Controladora_alarme:instancia_controladora_alarme " "Elaborating entity \"Controladora_alarme\" for hierarchy \"Controladora_alarme:instancia_controladora_alarme\"" {  } { { "Sinalizadora_controle.vhdl" "instancia_controladora_alarme" { Text "C:/Users/unknow/Documents/GitHub/Projeto_LSD/Controladora/Sinalizadora_controle/Sinalizadora_controle.vhdl" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719975186341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controladora Controladora:instancia_controladora " "Elaborating entity \"Controladora\" for hierarchy \"Controladora:instancia_controladora\"" {  } { { "Sinalizadora_controle.vhdl" "instancia_controladora" { Text "C:/Users/unknow/Documents/GitHub/Projeto_LSD/Controladora/Sinalizadora_controle/Sinalizadora_controle.vhdl" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1719975186352 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1719975187020 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719975187020 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "estado_emergencia " "No output dependent on input pin \"estado_emergencia\"" {  } { { "Sinalizadora_controle.vhdl" "" { Text "C:/Users/unknow/Documents/GitHub/Projeto_LSD/Controladora/Sinalizadora_controle/Sinalizadora_controle.vhdl" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1719975187217 "|Sinalizadora_controle|estado_emergencia"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1719975187217 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "40 " "Implemented 40 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1719975187218 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1719975187218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Implemented 21 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1719975187218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1719975187218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1719975187234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 02 23:53:07 2024 " "Processing ended: Tue Jul 02 23:53:07 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1719975187234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1719975187234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1719975187234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1719975187234 ""}
