{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622811952101 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622811952111 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 22:05:51 2021 " "Processing started: Fri Jun 04 22:05:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622811952111 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811952111 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811952111 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622811952836 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622811952836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digital_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file digital_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 digital_clock " "Found entity 1: digital_clock" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811963747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811963747 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "date.v " "Can't analyze file -- file date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622811963756 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "watch_date.v " "Can't analyze file -- file watch_date.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622811963764 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin2bcd.v(17) " "Verilog HDL information at bin2bcd.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622811963769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811963770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811963770 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "fsm.v " "Can't analyze file -- file fsm.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622811963778 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mode_aram.v " "Can't analyze file -- file mode_aram.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622811963786 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "stopwatch.v " "Can't analyze file -- file stopwatch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622811963794 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mode_stopwatch.v(116) " "Verilog HDL warning at mode_stopwatch.v(116): extended using \"x\" or \"z\"" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 116 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622811963799 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mode_stopwatch.v(121) " "Verilog HDL warning at mode_stopwatch.v(121): extended using \"x\" or \"z\"" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622811963800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_stopwatch.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_stopwatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_stopwatch " "Found entity 1: mode_stopwatch" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811963801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811963801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en_clk_100hz.v 1 1 " "Found 1 design units, including 1 entities, in source file en_clk_100hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_100hz " "Found entity 1: en_clk_100hz" {  } { { "en_clk_100hz.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk_100hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811963807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811963807 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "bin3bcd.v(19) " "Verilog HDL information at bin3bcd.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "bin3bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin3bcd.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622811963812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin3bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bin3bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin3bcd " "Found entity 1: bin3bcd" {  } { { "bin3bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin3bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811963814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811963814 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MUX.v " "Can't analyze file -- file MUX.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622811963823 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DEMUX.v " "Can't analyze file -- file DEMUX.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1622811963831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn digital_clock.v(38) " "Verilog HDL Implicit Net warning at digital_clock.v(38): created implicit net for \"rstn\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811963831 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "max_d digital_clock.v(97) " "Verilog HDL Implicit Net warning at digital_clock.v(97): created implicit net for \"max_d\"" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811963831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "digital_clock " "Elaborating entity \"digital_clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622811964093 ""}
{ "Warning" "WSGN_SEARCH_FILE" "sw_mux.v 1 1 " "Using design file sw_mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sw_mux " "Found entity 1: sw_mux" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811964129 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622811964129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sw_mux sw_mux:M0 " "Elaborating entity \"sw_mux\" for hierarchy \"sw_mux:M0\"" {  } { { "digital_clock.v" "M0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964131 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sw_mux.v(19) " "Verilog HDL Case Statement information at sw_mux.v(19): all case item expressions in this case statement are onehot" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1622811964132 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out0 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out0\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622811964132 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out4 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out4\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622811964132 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out3 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out3\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622811964132 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out2 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out2\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622811964132 "|digital_clock|sw_mux:M0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out1 sw_mux.v(18) " "Verilog HDL Always Construct warning at sw_mux.v(18): inferring latch(es) for variable \"out1\", which holds its previous value in one or more paths through the always construct" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1622811964132 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[0\] sw_mux.v(18) " "Inferred latch for \"out1\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[1\] sw_mux.v(18) " "Inferred latch for \"out1\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[2\] sw_mux.v(18) " "Inferred latch for \"out1\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out1\[3\] sw_mux.v(18) " "Inferred latch for \"out1\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[0\] sw_mux.v(18) " "Inferred latch for \"out2\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[1\] sw_mux.v(18) " "Inferred latch for \"out2\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[2\] sw_mux.v(18) " "Inferred latch for \"out2\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out2\[3\] sw_mux.v(18) " "Inferred latch for \"out2\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[0\] sw_mux.v(18) " "Inferred latch for \"out3\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[1\] sw_mux.v(18) " "Inferred latch for \"out3\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[2\] sw_mux.v(18) " "Inferred latch for \"out3\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out3\[3\] sw_mux.v(18) " "Inferred latch for \"out3\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[0\] sw_mux.v(18) " "Inferred latch for \"out4\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[1\] sw_mux.v(18) " "Inferred latch for \"out4\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[2\] sw_mux.v(18) " "Inferred latch for \"out4\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out4\[3\] sw_mux.v(18) " "Inferred latch for \"out4\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[0\] sw_mux.v(18) " "Inferred latch for \"out0\[0\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[1\] sw_mux.v(18) " "Inferred latch for \"out0\[1\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[2\] sw_mux.v(18) " "Inferred latch for \"out0\[2\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out0\[3\] sw_mux.v(18) " "Inferred latch for \"out0\[3\]\" at sw_mux.v(18)" {  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811964133 "|digital_clock|sw_mux:M0"}
{ "Warning" "WSGN_SEARCH_FILE" "data_demux.v 1 1 " "Using design file data_demux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 data_demux " "Found entity 1: data_demux" {  } { { "data_demux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/data_demux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811964156 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622811964156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_demux data_demux:M1 " "Elaborating entity \"data_demux\" for hierarchy \"data_demux:M1\"" {  } { { "digital_clock.v" "M1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964158 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "data_demux.v(19) " "Verilog HDL Case Statement information at data_demux.v(19): all case item expressions in this case statement are onehot" {  } { { "data_demux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/data_demux.v" 19 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1622811964159 "|digital_clock|data_demux:M1"}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer_clk.v 1 1 " "Using design file debouncer_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_clk " "Found entity 1: debouncer_clk" {  } { { "debouncer_clk.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811964182 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622811964182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_clk debouncer_clk:sw0 " "Elaborating entity \"debouncer_clk\" for hierarchy \"debouncer_clk:sw0\"" {  } { { "digital_clock.v" "sw0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964184 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clk_div.v 1 1 " "Using design file clk_div.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811964209 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622811964209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_div debouncer_clk:sw0\|clk_div:U0 " "Elaborating entity \"clk_div\" for hierarchy \"debouncer_clk:sw0\|clk_div:U0\"" {  } { { "debouncer_clk.v" "U0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964210 ""}
{ "Warning" "WSGN_SEARCH_FILE" "d_ff.v 1 1 " "Using design file d_ff.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811964235 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622811964235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff debouncer_clk:sw0\|d_ff:U1 " "Elaborating entity \"d_ff\" for hierarchy \"debouncer_clk:sw0\|d_ff:U1\"" {  } { { "debouncer_clk.v" "U1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/debouncer_clk.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964236 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk.v 1 1 " "Using design file en_clk.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk " "Found entity 1: en_clk" {  } { { "en_clk.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811964294 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622811964294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk en_clk:U0 " "Elaborating entity \"en_clk\" for hierarchy \"en_clk:U0\"" {  } { { "digital_clock.v" "U0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964296 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(103) " "Verilog HDL warning at watch_time.v(103): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 103 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622811964318 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(112) " "Verilog HDL warning at watch_time.v(112): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 112 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622811964319 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(121) " "Verilog HDL warning at watch_time.v(121): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 121 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622811964319 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(130) " "Verilog HDL warning at watch_time.v(130): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 130 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622811964319 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "watch_time.v(139) " "Verilog HDL warning at watch_time.v(139): extended using \"x\" or \"z\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 139 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1622811964319 ""}
{ "Warning" "WSGN_SEARCH_FILE" "watch_time.v 1 1 " "Using design file watch_time.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 watch_time " "Found entity 1: watch_time" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811964321 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622811964321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "watch_time watch_time:TIME " "Elaborating entity \"watch_time\" for hierarchy \"watch_time:TIME\"" {  } { { "digital_clock.v" "TIME" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964323 ""}
{ "Critical Warning" "WVRFX_VERI_PORT_DECLARED_WITH_DIFFERENT_RANGE" "max_date watch_time.v(28) " "Verilog HDL warning at watch_time.v(28): the port and data declarations for array port \"max_date\" do not specify the same range for each dimension" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 28 0 0 } }  } 1 10169 "Verilog HDL warning at %2!s!: the port and data declarations for array port \"%1!s!\" do not specify the same range for each dimension" 0 0 "Analysis & Synthesis" 0 -1 1622811964325 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_HDL_SEE_DECLARATION" "max_date watch_time.v(40) " "HDL warning at watch_time.v(40): see declaration for object \"max_date\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 40 0 0 } }  } 0 10359 "HDL warning at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964325 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 watch_time.v(50) " "Verilog HDL assignment warning at watch_time.v(50): truncated value with size 32 to match size of target (3)" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964325 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 watch_time.v(52) " "Verilog HDL assignment warning at watch_time.v(52): truncated value with size 32 to match size of target (3)" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964325 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "watch_time.v(93) " "Verilog HDL Case Statement warning at watch_time.v(93): can't check case statement for completeness because the case expression has too many possible states" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 93 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1622811964325 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(130) " "Verilog HDL Casex/Casez warning at watch_time.v(130): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 130 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622811964325 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "watch_time.v(139) " "Verilog HDL Casex/Casez warning at watch_time.v(139): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 139 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622811964325 "|digital_clock|watch_time:TIME"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mode_watch.v(111) " "Verilog HDL information at mode_watch.v(111): always construct contains both blocking and non-blocking assignments" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622811964347 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch.v 1 1 " "Using design file mode_watch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch " "Found entity 1: mode_watch" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811964350 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622811964350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch mode_watch:MODE0 " "Elaborating entity \"mode_watch\" for hierarchy \"mode_watch:MODE0\"" {  } { { "digital_clock.v" "MODE0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964353 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "leap_year mode_watch.v(39) " "Verilog HDL warning at mode_watch.v(39): object leap_year used but never assigned" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1622811964356 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gmt_day mode_watch.v(46) " "Verilog HDL warning at mode_watch.v(46): object gmt_day used but never assigned" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 46 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1622811964356 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch.v(97) " "Verilog HDL assignment warning at mode_watch.v(97): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964356 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch.v(103) " "Verilog HDL assignment warning at mode_watch.v(103): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964356 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch.v(105) " "Verilog HDL assignment warning at mode_watch.v(105): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964356 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch.v(107) " "Verilog HDL assignment warning at mode_watch.v(107): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964357 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mode_watch.v(116) " "Verilog HDL assignment warning at mode_watch.v(116): truncated value with size 32 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964357 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 mode_watch.v(121) " "Verilog HDL assignment warning at mode_watch.v(121): truncated value with size 32 to match size of target (5)" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964357 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gmt_day 0 mode_watch.v(46) " "Net \"gmt_day\" at mode_watch.v(46) has no driver or initial value, using a default initial value '0'" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 46 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622811964357 "|digital_clock|mode_watch:MODE0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "leap_year 0 mode_watch.v(39) " "Net \"leap_year\" at mode_watch.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622811964357 "|digital_clock|mode_watch:MODE0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd mode_watch:MODE0\|bin2bcd:CVT_second " "Elaborating entity \"bin2bcd\" for hierarchy \"mode_watch:MODE0\|bin2bcd:CVT_second\"" {  } { { "mode_watch.v" "CVT_second" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964359 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(30) " "Verilog HDL assignment warning at bin2bcd.v(30): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964360 "|digital_clock|mode_watch:MODE0|bin2bcd:CVT_second"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(28) " "Verilog HDL assignment warning at bin2bcd.v(28): truncated value with size 32 to match size of target (4)" {  } { { "bin2bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin2bcd.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964360 "|digital_clock|mode_watch:MODE0|bin2bcd:CVT_second"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin3bcd mode_watch:MODE0\|bin3bcd:CVT_year " "Elaborating entity \"bin3bcd\" for hierarchy \"mode_watch:MODE0\|bin3bcd:CVT_year\"" {  } { { "mode_watch.v" "CVT_year" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin3bcd.v(40) " "Verilog HDL assignment warning at bin3bcd.v(40): truncated value with size 32 to match size of target (4)" {  } { { "bin3bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin3bcd.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964366 "|digital_clock|mode_watch_set:MODE1|bin3bcd:CVT_year"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin3bcd.v(38) " "Verilog HDL assignment warning at bin3bcd.v(38): truncated value with size 32 to match size of target (4)" {  } { { "bin3bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin3bcd.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964366 "|digital_clock|mode_watch_set:MODE1|bin3bcd:CVT_year"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin3bcd.v(36) " "Verilog HDL assignment warning at bin3bcd.v(36): truncated value with size 32 to match size of target (4)" {  } { { "bin3bcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/bin3bcd.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964366 "|digital_clock|mode_watch_set:MODE1|bin3bcd:CVT_year"}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mode_watch_set.v(108) " "Verilog HDL information at mode_watch_set.v(108): always construct contains both blocking and non-blocking assignments" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1622811964389 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mode_watch_set.v 1 1 " "Using design file mode_watch_set.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_watch_set " "Found entity 1: mode_watch_set" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811964391 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622811964391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_watch_set mode_watch_set:MODE1 " "Elaborating entity \"mode_watch_set\" for hierarchy \"mode_watch_set:MODE1\"" {  } { { "digital_clock.v" "MODE1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964395 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gmt_day mode_watch_set.v(47) " "Verilog HDL warning at mode_watch_set.v(47): object gmt_day used but never assigned" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 47 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_watch_set.v(54) " "Verilog HDL assignment warning at mode_watch_set.v(54): truncated value with size 32 to match size of target (1)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(116) " "Verilog HDL assignment warning at mode_watch_set.v(116): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(118) " "Verilog HDL assignment warning at mode_watch_set.v(118): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_watch_set.v(120) " "Verilog HDL assignment warning at mode_watch_set.v(120): truncated value with size 8 to match size of target (5)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(301) " "Verilog HDL assignment warning at mode_watch_set.v(301): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_watch_set.v(303) " "Verilog HDL assignment warning at mode_watch_set.v(303): truncated value with size 32 to match size of target (3)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mode_watch_set.v(306) " "Verilog HDL assignment warning at mode_watch_set.v(306): truncated value with size 32 to match size of target (12)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(308) " "Verilog HDL assignment warning at mode_watch_set.v(308): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(310) " "Verilog HDL assignment warning at mode_watch_set.v(310): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(312) " "Verilog HDL assignment warning at mode_watch_set.v(312): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(314) " "Verilog HDL assignment warning at mode_watch_set.v(314): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(316) " "Verilog HDL assignment warning at mode_watch_set.v(316): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mode_watch_set.v(323) " "Verilog HDL assignment warning at mode_watch_set.v(323): truncated value with size 32 to match size of target (12)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(325) " "Verilog HDL assignment warning at mode_watch_set.v(325): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(327) " "Verilog HDL assignment warning at mode_watch_set.v(327): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(329) " "Verilog HDL assignment warning at mode_watch_set.v(329): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964400 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(331) " "Verilog HDL assignment warning at mode_watch_set.v(331): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 331 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964401 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_watch_set.v(333) " "Verilog HDL assignment warning at mode_watch_set.v(333): truncated value with size 32 to match size of target (8)" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 333 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964401 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gmt_day 0 mode_watch_set.v(47) " "Net \"gmt_day\" at mode_watch_set.v(47) has no driver or initial value, using a default initial value '0'" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 47 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622811964401 "|digital_clock|mode_watch_set:MODE1"}
{ "Warning" "WSGN_SEARCH_FILE" "mode_alarm.v 1 1 " "Using design file mode_alarm.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mode_alarm " "Found entity 1: mode_alarm" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811964431 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622811964431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_alarm mode_alarm:MODE2 " "Elaborating entity \"mode_alarm\" for hierarchy \"mode_alarm:MODE2\"" {  } { { "digital_clock.v" "MODE2" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964434 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "set_alarm mode_alarm.v(36) " "Verilog HDL or VHDL warning at mode_alarm.v(36): object \"set_alarm\" assigned a value but never read" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_alarm.v(44) " "Verilog HDL assignment warning at mode_alarm.v(44): truncated value with size 32 to match size of target (1)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_alarm.v(104) " "Verilog HDL assignment warning at mode_alarm.v(104): truncated value with size 8 to match size of target (5)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_alarm.v(106) " "Verilog HDL assignment warning at mode_alarm.v(106): truncated value with size 8 to match size of target (5)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 mode_alarm.v(108) " "Verilog HDL assignment warning at mode_alarm.v(108): truncated value with size 8 to match size of target (5)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_alarm.v(165) " "Verilog HDL assignment warning at mode_alarm.v(165): truncated value with size 32 to match size of target (3)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mode_alarm.v(167) " "Verilog HDL assignment warning at mode_alarm.v(167): truncated value with size 32 to match size of target (3)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mode_alarm.v(170) " "Verilog HDL assignment warning at mode_alarm.v(170): truncated value with size 32 to match size of target (12)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(172) " "Verilog HDL assignment warning at mode_alarm.v(172): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(174) " "Verilog HDL assignment warning at mode_alarm.v(174): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(176) " "Verilog HDL assignment warning at mode_alarm.v(176): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(178) " "Verilog HDL assignment warning at mode_alarm.v(178): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(180) " "Verilog HDL assignment warning at mode_alarm.v(180): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 mode_alarm.v(192) " "Verilog HDL assignment warning at mode_alarm.v(192): truncated value with size 32 to match size of target (12)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(194) " "Verilog HDL assignment warning at mode_alarm.v(194): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(196) " "Verilog HDL assignment warning at mode_alarm.v(196): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(198) " "Verilog HDL assignment warning at mode_alarm.v(198): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(200) " "Verilog HDL assignment warning at mode_alarm.v(200): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_alarm.v(202) " "Verilog HDL assignment warning at mode_alarm.v(202): truncated value with size 32 to match size of target (8)" {  } { { "mode_alarm.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964438 "|digital_clock|mode_alarm:MODE2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_stopwatch mode_stopwatch:MODE3 " "Elaborating entity \"mode_stopwatch\" for hierarchy \"mode_stopwatch:MODE3\"" {  } { { "digital_clock.v" "MODE3" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964448 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_stopwatch.v(117) " "Verilog HDL assignment warning at mode_stopwatch.v(117): truncated value with size 32 to match size of target (8)" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964451 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_stopwatch.v(123) " "Verilog HDL assignment warning at mode_stopwatch.v(123): truncated value with size 32 to match size of target (8)" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964451 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 mode_stopwatch.v(129) " "Verilog HDL assignment warning at mode_stopwatch.v(129): truncated value with size 32 to match size of target (8)" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964451 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "mode_stopwatch.v(116) " "Verilog HDL Casex/Casez warning at mode_stopwatch.v(116): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 116 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622811964451 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_CASEXZ_ITEM_EXPRS_OVERLAP" "mode_stopwatch.v(121) " "Verilog HDL Casex/Casez warning at mode_stopwatch.v(121): casex/casez item expression overlaps with a previous casex/casez item expression" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 121 0 0 } }  } 0 10935 "Verilog HDL Casex/Casez warning at %1!s!: casex/casez item expression overlaps with a previous casex/casez item expression" 0 0 "Analysis & Synthesis" 0 -1 1622811964451 "|digital_clock|mode_stopwatch:MODE3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mode_stopwatch.v(144) " "Verilog HDL assignment warning at mode_stopwatch.v(144): truncated value with size 32 to match size of target (1)" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964451 "|digital_clock|mode_stopwatch:MODE3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_100hz mode_stopwatch:MODE3\|en_clk_100hz:STOPCLK " "Elaborating entity \"en_clk_100hz\" for hierarchy \"mode_stopwatch:MODE3\|en_clk_100hz:STOPCLK\"" {  } { { "mode_stopwatch.v" "STOPCLK" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964453 ""}
{ "Warning" "WSGN_SEARCH_FILE" "en_clk_lcd.v 1 1 " "Using design file en_clk_lcd.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 en_clk_lcd " "Found entity 1: en_clk_lcd" {  } { { "en_clk_lcd.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/en_clk_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811964486 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622811964486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "en_clk_lcd en_clk_lcd:LCLK " "Elaborating entity \"en_clk_lcd\" for hierarchy \"en_clk_lcd:LCLK\"" {  } { { "digital_clock.v" "LCLK" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964488 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "state STATE lcd_driver.v(34) " "Verilog HDL Declaration information at lcd_driver.v(34): object \"state\" differs only in case from object \"STATE\" in the same scope" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1622811964511 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lcd_driver.v 1 1 " "Using design file lcd_driver.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_driver " "Found entity 1: lcd_driver" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811964515 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1622811964515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_driver lcd_driver:DRV " "Elaborating entity \"lcd_driver\" for hierarchy \"lcd_driver:DRV\"" {  } { { "digital_clock.v" "DRV" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811964517 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "STATE lcd_driver.v(201) " "Verilog HDL or VHDL warning at lcd_driver.v(201): object \"STATE\" assigned a value but never read" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 201 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1622811964519 "|digital_clock|lcd_driver:comb_4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 lcd_driver.v(48) " "Verilog HDL assignment warning at lcd_driver.v(48): truncated value with size 32 to match size of target (22)" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622811964519 "|digital_clock|lcd_driver:comb_4"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod2\"" {  } { { "watch_time.v" "Mod2" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622811966749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod3\"" {  } { { "watch_time.v" "Mod3" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622811966749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod0\"" {  } { { "watch_time.v" "Mod0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622811966749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Mod1\"" {  } { { "watch_time.v" "Mod1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622811966749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Div0\"" {  } { { "watch_time.v" "Div0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622811966749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "watch_time:TIME\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"watch_time:TIME\|Mult0\"" {  } { { "watch_time.v" "Mult0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622811966749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_watch_set:MODE1\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_watch_set:MODE1\|Mod0\"" {  } { { "mode_watch_set.v" "Mod0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622811966749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_watch_set:MODE1\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_watch_set:MODE1\|Mod1\"" {  } { { "mode_watch_set.v" "Mod1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622811966749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_alarm:MODE2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_alarm:MODE2\|Mod0\"" {  } { { "mode_alarm.v" "Mod0" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622811966749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "mode_alarm:MODE2\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"mode_alarm:MODE2\|Mod1\"" {  } { { "mode_alarm.v" "Mod1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_alarm.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622811966749 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "watch_time:TIME\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"watch_time:TIME\|Mult1\"" {  } { { "watch_time.v" "Mult1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622811966749 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "watch_time:TIME\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"watch_time:TIME\|Div1\"" {  } { { "watch_time.v" "Div1" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622811966749 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1622811966749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Mod2\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811966819 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Mod2 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811966819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811966819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811966819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811966819 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622811966819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2bm " "Found entity 1: lpm_divide_2bm" {  } { { "db/lpm_divide_2bm.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/lpm_divide_2bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811966872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811966872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/sign_div_unsign_nlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811966900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811966900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/alt_u_div_27f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811966951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811966951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811967017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811967017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811967077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811967077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Mod0\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811967134 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Mod0 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967134 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967134 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622811967134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/lpm_divide_4bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811967185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811967185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811967212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811967212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811967252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811967252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Mod1\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811967285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Mod1 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 9 " "Parameter \"LPM_WIDTHD\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967285 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622811967285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6bm " "Found entity 1: lpm_divide_6bm" {  } { { "db/lpm_divide_6bm.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/lpm_divide_6bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811967335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811967335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811967365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811967365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a7f " "Found entity 1: alt_u_div_a7f" {  } { { "db/alt_u_div_a7f.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/alt_u_div_a7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811967400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811967400 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Div0\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811967433 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Div0 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 12 " "Parameter \"LPM_WIDTHN\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967433 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967433 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622811967433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1jm " "Found entity 1: lpm_divide_1jm" {  } { { "db/lpm_divide_1jm.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/lpm_divide_1jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811967484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811967484 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811967583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_mult:Mult0 " "Instantiated megafunction \"watch_time:TIME\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 12 " "Parameter \"LPM_WIDTHB\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811967583 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622811967583 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811967691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811967749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811967835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811967895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811967895 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811967914 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811967933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mgh " "Found entity 1: add_sub_mgh" {  } { { "db/add_sub_mgh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/add_sub_mgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811967992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811967992 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult0\|altshift:external_latency_ffs watch_time:TIME\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811968038 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811968206 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_mult:Mult1 " "Instantiated megafunction \"watch_time:TIME\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 5 " "Parameter \"LPM_WIDTHA\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811968206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811968206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811968206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811968206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811968206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811968206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811968206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811968206 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811968206 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622811968206 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult1\|multcore:mult_core watch_time:TIME\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811968219 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder watch_time:TIME\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811968239 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "watch_time:TIME\|lpm_mult:Mult1\|altshift:external_latency_ffs watch_time:TIME\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"watch_time:TIME\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811968316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "watch_time:TIME\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"watch_time:TIME\|lpm_divide:Div1\"" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811968327 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "watch_time:TIME\|lpm_divide:Div1 " "Instantiated megafunction \"watch_time:TIME\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811968327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811968327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811968327 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622811968327 ""}  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622811968327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_0jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_0jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_0jm " "Found entity 1: lpm_divide_0jm" {  } { { "db/lpm_divide_0jm.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/lpm_divide_0jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811968382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811968382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811968413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811968413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_47f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_47f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_47f " "Found entity 1: alt_u_div_47f" {  } { { "db/alt_u_div_47f.tdf" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/db/alt_u_div_47f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622811968452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811968452 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "25 " "25 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622811969026 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "watch_time.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/watch_time.v" 76 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1622811969075 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1622811969075 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622811975381 "|digital_clock|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1622811975381 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622811975530 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1622811978527 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.map.smsg " "Generated suppressed messages file C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811978648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622811978960 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622811978960 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3985 " "Implemented 3985 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622811979209 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622811979209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3964 " "Implemented 3964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622811979209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622811979209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4827 " "Peak virtual memory: 4827 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622811979236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 22:06:19 2021 " "Processing ended: Fri Jun 04 22:06:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622811979236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622811979236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622811979236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622811979236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1622811980682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622811980695 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 22:06:20 2021 " "Processing started: Fri Jun 04 22:06:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622811980695 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1622811980695 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1622811980695 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1622811980881 ""}
{ "Info" "0" "" "Project  = digital_clock" {  } {  } 0 0 "Project  = digital_clock" 0 0 "Fitter" 0 0 1622811980881 ""}
{ "Info" "0" "" "Revision = digital_clock" {  } {  } 0 0 "Revision = digital_clock" 0 0 "Fitter" 0 0 1622811980881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1622811981006 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1622811981006 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "digital_clock EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"digital_clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1622811981033 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622811981080 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1622811981080 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1622811981210 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1622811981220 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622811981608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622811981608 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1622811981608 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1622811981608 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 7164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622811981615 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 7166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622811981615 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 7168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622811981615 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 7170 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622811981615 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 7172 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1622811981615 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1622811981615 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1622811981618 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1622811982376 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digital_clock.sdc " "Synopsys Design Constraints File file not found: 'digital_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1622811982379 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1622811982379 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|WideOr0~0  from: dataa  to: combout " "Cell: M0\|WideOr0~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622811982398 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1622811982398 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1622811982408 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1622811982409 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1622811982410 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622811982597 ""}  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 7152 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622811982597 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_demux:M1\|Mux0~0  " "Automatically promoted node data_demux:M1\|Mux0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622811982597 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd_driver:DRV\|Selector1~1 " "Destination node lcd_driver:DRV\|Selector1~1" {  } { { "lcd_driver.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/lcd_driver.v" 144 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982597 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622811982597 ""}  } { { "data_demux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/data_demux.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 2217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622811982597 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sw_mux:M0\|Decoder0~0  " "Automatically promoted node sw_mux:M0\|Decoder0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622811982597 ""}  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 4553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622811982597 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sw_mux:M0\|Decoder0~1  " "Automatically promoted node sw_mux:M0\|Decoder0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622811982598 ""}  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 5575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622811982598 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sw_mux:M0\|WideOr0~0  " "Automatically promoted node sw_mux:M0\|WideOr0~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622811982598 ""}  } { { "sw_mux.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/sw_mux.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 6758 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622811982598 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer_clk:sw0\|clk_div:U0\|myclk  " "Automatically promoted node debouncer_clk:sw0\|clk_div:U0\|myclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_clk:sw0\|clk_div:U0\|myclk~0 " "Destination node debouncer_clk:sw0\|clk_div:U0\|myclk~0" {  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 7122 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622811982598 ""}  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 1027 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622811982598 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer_clk:sw1\|clk_div:U0\|myclk  " "Automatically promoted node debouncer_clk:sw1\|clk_div:U0\|myclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_clk:sw1\|clk_div:U0\|myclk~0 " "Destination node debouncer_clk:sw1\|clk_div:U0\|myclk~0" {  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 7120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622811982598 ""}  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 1301 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622811982598 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer_clk:sw2\|clk_div:U0\|myclk  " "Automatically promoted node debouncer_clk:sw2\|clk_div:U0\|myclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_clk:sw2\|clk_div:U0\|myclk~0 " "Destination node debouncer_clk:sw2\|clk_div:U0\|myclk~0" {  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 7121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622811982598 ""}  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 1294 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622811982598 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "debouncer_clk:sw3\|clk_div:U0\|myclk  " "Automatically promoted node debouncer_clk:sw3\|clk_div:U0\|myclk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_clk:sw3\|clk_div:U0\|myclk~0 " "Destination node debouncer_clk:sw3\|clk_div:U0\|myclk~0" {  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 7119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622811982598 ""}  } { { "clk_div.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/clk_div.v" 7 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 1287 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622811982598 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Automatically promoted node rst~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G7 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G7" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_stopwatch:MODE3\|run " "Destination node mode_stopwatch:MODE3\|run" {  } { { "mode_stopwatch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_stopwatch.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 335 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|country1\[4\] " "Destination node mode_watch:MODE0\|country1\[4\]" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 762 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|country2\[4\] " "Destination node mode_watch:MODE0\|country2\[4\]" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 767 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch:MODE0\|gmt_min\[1\] " "Destination node mode_watch:MODE0\|gmt_min\[1\]" {  } { { "mode_watch.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch.v" 115 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 776 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch_set:MODE1\|cal_min\[5\] " "Destination node mode_watch_set:MODE1\|cal_min\[5\]" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch_set:MODE1\|cal_min\[6\] " "Destination node mode_watch_set:MODE1\|cal_min\[6\]" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 525 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch_set:MODE1\|cal_min\[7\] " "Destination node mode_watch_set:MODE1\|cal_min\[7\]" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 524 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch_set:MODE1\|cal_min\[4\] " "Destination node mode_watch_set:MODE1\|cal_min\[4\]" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch_set:MODE1\|cal_min\[3\] " "Destination node mode_watch_set:MODE1\|cal_min\[3\]" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 528 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mode_watch_set:MODE1\|cal_min\[2\] " "Destination node mode_watch_set:MODE1\|cal_min\[2\]" {  } { { "mode_watch_set.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/mode_watch_set.v" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 529 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1622811982598 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1622811982598 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1622811982598 ""}  } { { "digital_clock.v" "" { Text "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/digital_clock.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 0 { 0 ""} 0 7153 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1622811982598 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1622811983006 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622811983008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1622811983009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622811983012 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1622811983016 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1622811983020 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1622811983021 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1622811983023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1622811983160 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1622811983162 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1622811983162 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622811983249 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1622811983256 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1622811983839 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622811984734 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1622811984758 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1622811989576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622811989576 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1622811990129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "10 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/" { { 1 { 0 "Router estimated peak interconnect usage is 10% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1622811991735 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1622811991735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1622811993764 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1622811993764 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622811993767 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.46 " "Total time spent on timing analysis during the Fitter is 2.46 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1622811993911 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622811993931 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622811994312 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1622811994313 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1622811994851 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1622811995804 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.fit.smsg " "Generated suppressed messages file C:/Users/cube_/OneDrive/Github/Verilog_watch_second/output_files/digital_clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1622811996269 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5523 " "Peak virtual memory: 5523 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622811997056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 22:06:37 2021 " "Processing ended: Fri Jun 04 22:06:37 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622811997056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622811997056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622811997056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1622811997056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1622811998301 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622811998313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 22:06:38 2021 " "Processing started: Fri Jun 04 22:06:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622811998313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1622811998313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1622811998313 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1622811998679 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1622811999007 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1622811999024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4678 " "Peak virtual memory: 4678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622811999226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 22:06:39 2021 " "Processing ended: Fri Jun 04 22:06:39 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622811999226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622811999226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622811999226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1622811999226 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1622811999933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1622812000646 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622812000657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 22:06:40 2021 " "Processing started: Fri Jun 04 22:06:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622812000657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1622812000657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta digital_clock -c digital_clock " "Command: quartus_sta digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1622812000657 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1622812000833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1622812001342 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1622812001342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622812001390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622812001390 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "The Timing Analyzer is analyzing 16 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1622812001612 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "digital_clock.sdc " "Synopsys Design Constraints File file not found: 'digital_clock.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1622812001683 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1622812001683 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622812001693 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dip_sw\[0\] dip_sw\[0\] " "create_clock -period 1.000 -name dip_sw\[0\] dip_sw\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622812001693 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer_clk:sw1\|clk_div:U0\|myclk debouncer_clk:sw1\|clk_div:U0\|myclk " "create_clock -period 1.000 -name debouncer_clk:sw1\|clk_div:U0\|myclk debouncer_clk:sw1\|clk_div:U0\|myclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622812001693 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer_clk:sw2\|clk_div:U0\|myclk debouncer_clk:sw2\|clk_div:U0\|myclk " "create_clock -period 1.000 -name debouncer_clk:sw2\|clk_div:U0\|myclk debouncer_clk:sw2\|clk_div:U0\|myclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622812001693 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer_clk:sw0\|clk_div:U0\|myclk debouncer_clk:sw0\|clk_div:U0\|myclk " "create_clock -period 1.000 -name debouncer_clk:sw0\|clk_div:U0\|myclk debouncer_clk:sw0\|clk_div:U0\|myclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622812001693 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name debouncer_clk:sw3\|clk_div:U0\|myclk debouncer_clk:sw3\|clk_div:U0\|myclk " "create_clock -period 1.000 -name debouncer_clk:sw3\|clk_div:U0\|myclk debouncer_clk:sw3\|clk_div:U0\|myclk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622812001693 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name en_clk:U0\|en_1hz en_clk:U0\|en_1hz " "create_clock -period 1.000 -name en_clk:U0\|en_1hz en_clk:U0\|en_1hz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1622812001693 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622812001693 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|WideOr0~0  from: datad  to: combout " "Cell: M0\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622812001706 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1622812001706 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1622812001717 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622812001718 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1622812001719 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1622812001731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1622812001873 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622812001873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -118.238 " "Worst-case setup slack is -118.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -118.238           -5530.614 clk  " " -118.238           -5530.614 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.235             -29.299 dip_sw\[0\]  " "   -3.235             -29.299 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.197              -0.197 debouncer_clk:sw3\|clk_div:U0\|myclk  " "   -0.197              -0.197 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.010               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.010               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.015               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.015               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.021               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.021               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.114               0.000 en_clk:U0\|en_1hz  " "    0.114               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622812001875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.452 " "Worst-case hold slack is 0.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 clk  " "    0.452               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 dip_sw\[0\]  " "    0.490               0.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 en_clk:U0\|en_1hz  " "    0.497               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.511               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.511               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.526               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.528               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.528               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.724               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.724               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622812001891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622812001897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622812001900 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1176.243 clk  " "   -3.000           -1176.243 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dip_sw\[0\]  " "   -3.000              -3.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw0\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw1\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw2\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw3\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 en_clk:U0\|en_1hz  " "   -1.487              -1.487 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812001907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622812001907 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622812002590 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622812002590 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622812002594 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1622812002619 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1622812003177 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|WideOr0~0  from: datad  to: combout " "Cell: M0\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622812003422 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1622812003422 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622812003423 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1622812003461 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622812003461 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -107.827 " "Worst-case setup slack is -107.827" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -107.827           -5093.990 clk  " " -107.827           -5093.990 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.188             -27.217 dip_sw\[0\]  " "   -3.188             -27.217 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.094              -0.094 debouncer_clk:sw3\|clk_div:U0\|myclk  " "   -0.094              -0.094 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.111               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.111               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.115               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.118               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003464 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 en_clk:U0\|en_1hz  " "    0.208               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003464 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622812003464 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.309 " "Worst-case hold slack is 0.309" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 dip_sw\[0\]  " "    0.309               0.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk  " "    0.400               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 en_clk:U0\|en_1hz  " "    0.445               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.482               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.482               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.492               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.495               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.495               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.668               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.668               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622812003480 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622812003487 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622812003489 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1176.243 clk  " "   -3.000           -1176.243 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dip_sw\[0\]  " "   -3.000              -3.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw0\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw1\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw2\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -2.974 debouncer_clk:sw3\|clk_div:U0\|myclk  " "   -1.487              -2.974 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487              -1.487 en_clk:U0\|en_1hz  " "   -1.487              -1.487 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812003493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622812003493 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622812004139 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622812004139 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1622812004144 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: M0\|WideOr0~0  from: datad  to: combout " "Cell: M0\|WideOr0~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1622812004316 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1622812004316 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622812004317 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1622812004329 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1622812004329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -49.577 " "Worst-case setup slack is -49.577" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -49.577           -2001.945 clk  " "  -49.577           -2001.945 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.795              -5.223 dip_sw\[0\]  " "   -0.795              -5.223 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.502               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.502               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.564               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.564               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.568               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.568               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.568               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.626               0.000 en_clk:U0\|en_1hz  " "    0.626               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622812004333 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.186 " "Worst-case hold slack is 0.186" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 clk  " "    0.186               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "    0.201               0.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.204               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "    0.204               0.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "    0.206               0.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.208               0.000 en_clk:U0\|en_1hz  " "    0.208               0.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 dip_sw\[0\]  " "    0.234               0.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.278               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "    0.278               0.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622812004349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622812004354 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1622812004360 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -845.678 clk  " "   -3.000            -845.678 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 dip_sw\[0\]  " "   -3.000              -3.000 dip_sw\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 debouncer_clk:sw0\|clk_div:U0\|myclk  " "   -1.000              -2.000 debouncer_clk:sw0\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 debouncer_clk:sw1\|clk_div:U0\|myclk  " "   -1.000              -2.000 debouncer_clk:sw1\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 debouncer_clk:sw2\|clk_div:U0\|myclk  " "   -1.000              -2.000 debouncer_clk:sw2\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 debouncer_clk:sw3\|clk_div:U0\|myclk  " "   -1.000              -2.000 debouncer_clk:sw3\|clk_div:U0\|myclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 en_clk:U0\|en_1hz  " "   -1.000              -1.000 en_clk:U0\|en_1hz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1622812004376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1622812004376 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 4 synchronizer chains. " "Report Metastability: Found 4 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1622812005030 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1622812005030 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622812005338 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1622812005340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622812005418 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 22:06:45 2021 " "Processing ended: Fri Jun 04 22:06:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622812005418 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622812005418 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622812005418 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1622812005418 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1622812006526 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622812006536 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 04 22:06:46 2021 " "Processing started: Fri Jun 04 22:06:46 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622812006536 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1622812006536 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off digital_clock -c digital_clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1622812006536 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1622812007263 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_85c_slow.vo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_8_1200mv_85c_slow.vo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622812007986 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_0c_slow.vo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_8_1200mv_0c_slow.vo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622812008451 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_min_1200mv_0c_fast.vo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_min_1200mv_0c_fast.vo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622812008922 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock.vo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock.vo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622812009384 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_85c_v_slow.sdo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_8_1200mv_85c_v_slow.sdo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622812009684 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_8_1200mv_0c_v_slow.sdo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_8_1200mv_0c_v_slow.sdo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622812010010 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_min_1200mv_0c_v_fast.sdo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622812010384 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "digital_clock_v.sdo C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/ simulation " "Generated file digital_clock_v.sdo in folder \"C:/Users/cube_/OneDrive/Github/Verilog_watch_second/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1622812010753 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4681 " "Peak virtual memory: 4681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622812010827 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 04 22:06:50 2021 " "Processing ended: Fri Jun 04 22:06:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622812010827 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622812010827 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622812010827 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1622812010827 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus Prime Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1622812011482 ""}
