

================================================================
== Vivado HLS Report for 'trames_separ_do_gen'
================================================================
* Date:           Thu Mar 25 13:23:32 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FLOAT
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.816 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min    |    max    | min |  max |   Type  |
    +---------+---------+-----------+-----------+-----+------+---------+
    |        3|     2309| 30.000 ns | 23.090 us |    3|  2309|   none  |
    +---------+---------+-----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |        2|     2308| 2 ~ 2308 |          -|          -|  inf |    no    |
        | + Loop 1.1  |      256|      256|         1|          -|          -|   256|    no    |
        | + Loop 1.2  |     1920|     1920|         1|          -|          -|  1920|    no    |
        | + Loop 1.3  |      128|      128|         1|          -|          -|   128|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     98|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     81|    -|
|Register         |        -|      -|      34|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      34|    179|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_155_p2                  |     +    |      0|  0|  18|          11|           1|
    |i_2_fu_167_p2                  |     +    |      0|  0|  15|           8|           1|
    |i_fu_143_p2                    |     +    |      0|  0|  16|           9|           1|
    |ap_predicate_op53_read_state5  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln50_fu_137_p2            |   icmp   |      0|  0|  13|           9|          10|
    |icmp_ln55_fu_149_p2            |   icmp   |      0|  0|  13|          11|           9|
    |icmp_ln60_fu_161_p2            |   icmp   |      0|  0|  13|           8|           9|
    |ap_block_state2                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4                |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5                |    or    |      0|  0|   2|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0|  98|          61|          36|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  27|          5|    1|          5|
    |detect_blk_n  |   9|          2|    1|          2|
    |e_blk_n       |   9|          2|    1|          2|
    |i1_0_reg_115  |   9|          2|   11|         22|
    |i2_0_reg_126  |   9|          2|    8|         16|
    |i_0_reg_104   |   9|          2|    9|         18|
    |s_blk_n       |   9|          2|    1|          2|
    +--------------+----+-----------+-----+-----------+
    |Total         |  81|         17|   32|         67|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +--------------+----+----+-----+-----------+
    |     Name     | FF | LUT| Bits| Const Bits|
    +--------------+----+----+-----+-----------+
    |ap_CS_fsm     |   5|   0|    5|          0|
    |i1_0_reg_115  |  11|   0|   11|          0|
    |i2_0_reg_126  |   8|   0|    8|          0|
    |i_0_reg_104   |   9|   0|    9|          0|
    |tmp_reg_173   |   1|   0|    1|          0|
    +--------------+----+----+-----+-----------+
    |Total         |  34|   0|   34|          0|
    +--------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+----------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+----------------+-----+-----+------------+----------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | trames_separ::do_gen | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | trames_separ::do_gen | return value |
|e_dout          |  in |    8|   ap_fifo  |           e          |    pointer   |
|e_empty_n       |  in |    1|   ap_fifo  |           e          |    pointer   |
|e_read          | out |    1|   ap_fifo  |           e          |    pointer   |
|detect_dout     |  in |    1|   ap_fifo  |        detect        |    pointer   |
|detect_empty_n  |  in |    1|   ap_fifo  |        detect        |    pointer   |
|detect_read     | out |    1|   ap_fifo  |        detect        |    pointer   |
|s_din           | out |    8|   ap_fifo  |           s          |    pointer   |
|s_full_n        |  in |    1|   ap_fifo  |           s          |    pointer   |
|s_write         | out |    1|   ap_fifo  |           s          |    pointer   |
+----------------+-----+-----+------------+----------------------+--------------+

