strict digraph "compose( ,  )" {
	node [label="\N"];
	"10:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f97e4d85d10>",
		clk_sens=True,
		fillcolor=gold,
		label="10:AL",
		sens="['clk', 'reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['load', 'reset', 'amount', 'data', 'out']"];
	"10:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f97e0e63890>",
		fillcolor=turquoise,
		label="10:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"10:AL" -> "10:BL"	[cond="[]",
		lineno=None];
	"14:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f97e0e71650>",
		fillcolor=turquoise,
		label="14:BL
out <= data;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f97e0e7d4d0>]",
		style=filled,
		typ=Block];
	"Leaf_10:AL"	[def_var="['out']",
		label="Leaf_10:AL"];
	"14:BL" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f97e0e66450>",
		fillcolor=turquoise,
		label="17:BL
out = out << amount;
out = out >> amount;",
		statements="[<pyverilog.vparser.ast.BlockingSubstitution object at 0x7f97e0e66150>, <pyverilog.vparser.ast.BlockingSubstitution object at 0x7f97e1281610>]",
		style=filled,
		typ=Block];
	"17:BL" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"11:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f97e0e63e10>",
		fillcolor=turquoise,
		label="11:BL
out <= 8'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f97e0bcebd0>]",
		style=filled,
		typ=Block];
	"11:BL" -> "Leaf_10:AL"	[cond="[]",
		lineno=None];
	"14:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f97e0e7dd10>",
		fillcolor=springgreen,
		label="14:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"14:IF" -> "14:BL"	[cond="['load']",
		label=load,
		lineno=14];
	"14:IF" -> "17:BL"	[cond="['load']",
		label="!(load)",
		lineno=14];
	"11:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f97e0bcecd0>",
		fillcolor=springgreen,
		label="11:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"11:IF" -> "11:BL"	[cond="['reset']",
		label=reset,
		lineno=11];
	"11:IF" -> "14:IF"	[cond="['reset']",
		label="!(reset)",
		lineno=11];
	"10:BL" -> "11:IF"	[cond="[]",
		lineno=None];
	"Leaf_10:AL" -> "10:AL";
}
