Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Apr 13 15:57:14 2022
| Host         : LAPTOP-69752C9G running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file au_top_0_control_sets_placed.rpt
| Design       : au_top_0
| Device       : xc7a35t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |    12 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              18 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             167 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                        Enable Signal                        |                          Set/Reset Signal                         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                             | reset_cond/M_reset_cond_in                                        |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | led_strip/M_bit_ctr_q[4]_i_1_n_0                            | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | led_strip/M_pixel_ctr_q[4]_i_1_n_0                          | reset_cond/Q[0]                                                   |                4 |              5 |         1.25 |
|  clk_IBUF_BUFG | betaCPU/r/M_input_letter_2_d                                | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_input_letter_3_d                                | reset_cond/Q[0]                                                   |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | betaCPU/r/M_input_letter_1_d                                | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_input_letter_4_d                                | reset_cond/Q[0]                                                   |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG |                                                             |                                                                   |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | betaCPU/r/M_temp_guess_g_letter_i_d                         | reset_cond/Q[0]                                                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | led_strip/M_state_d                                         | reset_cond/Q[0]                                                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_1_letter_2_d                              | reset_cond/Q[0]                                                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_3_letter_2_d                              | reset_cond/Q[0]                                                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_1_letter_3_d                              | reset_cond/Q[0]                                                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_3_letter_4_d                              | reset_cond/Q[0]                                                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_3_letter_3_d                              | reset_cond/Q[0]                                                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_1_letter_1_d                              | reset_cond/Q[0]                                                   |                4 |              7 |         1.75 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_1_letter_4_d                              | reset_cond/Q[0]                                                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_guess_3_letter_1_d                              | reset_cond/Q[0]                                                   |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG | betaCPU/r/M_temp_coloured_letter_d                          | reset_cond/Q[0]                                                   |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG | betaCPU/control_unit/E[0]                                   | reset_cond/Q[0]                                                   |                4 |              8 |         2.00 |
|  clk_IBUF_BUFG | led_strip/M_rst_ctr_q[0]_i_2_n_0                            | led_strip/M_rst_ctr_q[0]_i_1_n_0                                  |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG |                                                             | reset_cond/Q[0]                                                   |               10 |             14 |         1.40 |
|  clk_IBUF_BUFG | button_panel_controller/clear_/button_cond/M_ctr_q_reg[1]_0 | button_panel_controller/clear_/button_cond/sync/M_pipe_q_reg[1]_0 |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | keyboard_controller/a_/button_cond/sel                      | keyboard_controller/a_/button_cond/sync/clear                     |                5 |             20 |         4.00 |
+----------------+-------------------------------------------------------------+-------------------------------------------------------------------+------------------+----------------+--------------+


