Design Entry;HDL Check||(null)||Checking HDL syntax of 'LED_DIMMER_s.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_EVAL_TEST' design rules check succeeded, but with warnings||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin LED_DIMMER_s_0:LED_DIM||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/PF_EVAL_TEST/pins/LED_DIMMER_s_0:LED_DIM
Design Entry;SmartDesign Check||(null)||Warning: Floating output pin PF_CCC_C0_0:PLL_LOCK_0||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/PF_EVAL_TEST/pins/PF_CCC_C0_0:PLL_LOCK_0
Design Entry;SmartDesign Check||(null)||Warning: Floating output bus pin UART_IO_0:DATA_IN[31:0]||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/PF_EVAL_TEST/pins/UART_IO_0:DATA_IN
Design Entry;SmartDesign Check||(null)||Warning: Floating output bus pin UART_IO_0:ADDRESS_OUT[15:0]||(null);(null)||Floating Driver;liberoaction://cross_probe/smartdesign/PF_EVAL_TEST/pins/UART_IO_0:ADDRESS_OUT
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'uart_reader.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'IO_registers.vhd'||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_DPSRAM_64x12' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'PF_DPSRAM_64x12' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_DPSRAM_32x12' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'PF_DPSRAM_32x12' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_DPSRAM_32x12' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'PF_DPSRAM_32x12' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||SmartDesign 'PF_DPSRAM_64x12' design rules check succeeded||(null);(null)||(null);(null)
Design Entry;SmartDesign Check||(null)||'PF_DPSRAM_64x12' was successfully generated.  ||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'deinterlace_instance_12_fixpt.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Checking HDL syntax of 'deinterlace_instance_12_fixpt.vhd'||(null);(null)||(null);(null)
Design Entry;HDL Check||(null)||Syntax checking is successful||(null);(null)||(null);(null)
HelpInfo,C:\Microchip\Libero_SoC_v2022.3\SynplifyPro\lib\html,fpgahelp.qhc,synerrmsg.mp,C:\Microchip\Libero_SoC_v2022.3\SynplifyPro\bin\assistant
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_fwft.vhd'.||LuSEE_PF_EVAL.srr(44);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/44||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vhdl\core\fifo_pkg.vhd'.||LuSEE_PF_EVAL.srr(45);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/45||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_NstagesSync.vhd'.||LuSEE_PF_EVAL.srr(46);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/46||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'.||LuSEE_PF_EVAL.srr(47);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/47||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.vhd'.||LuSEE_PF_EVAL.srr(48);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/48||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_fwft.vhd'.||LuSEE_PF_EVAL.srr(49);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/49||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_NstagesSync.vhd'.||LuSEE_PF_EVAL.srr(50);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/50||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'.||LuSEE_PF_EVAL.srr(51);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/51||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_LSRAM_top.vhd'.||LuSEE_PF_EVAL.srr(52);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/52||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\spectrometer_fixpt_pkg.vhd'.||LuSEE_PF_EVAL.srr(53);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/53||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\ADS4245_CNTL.vhd'.||LuSEE_PF_EVAL.srr(54);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/54||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\IO_registers.vhd'.||LuSEE_PF_EVAL.srr(55);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/55||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\LED_DIMMER_s.vhd'.||LuSEE_PF_EVAL.srr(56);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/56||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.vhd'.||LuSEE_PF_EVAL.srr(57);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/57||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd'.||LuSEE_PF_EVAL.srr(58);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/58||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Tx_async.vhd'.||LuSEE_PF_EVAL.srr(59);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/59||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\fifo_256x8_g5.vhd'.||LuSEE_PF_EVAL.srr(60);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/60||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Clock_gen.vhd'.||LuSEE_PF_EVAL.srr(61);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/61||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\coreuart_pkg.vhd'.||LuSEE_PF_EVAL.srr(62);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/62||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\components.vhd'.||LuSEE_PF_EVAL.srr(63);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/63||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_fwft.vhd'.||LuSEE_PF_EVAL.srr(64);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/64||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_NstagesSync.vhd'.||LuSEE_PF_EVAL.srr(65);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/65||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'.||LuSEE_PF_EVAL.srr(66);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/66||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_LSRAM_top.vhd'.||LuSEE_PF_EVAL.srr(67);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/67||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\LuSEE_Pkg.vhd'.||LuSEE_PF_EVAL.srr(68);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/68||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SimpleDualPortRAM_generic.vhd'.||LuSEE_PF_EVAL.srr(69);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/69||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SimpleDualPortRAM_generic_block.vhd'.||LuSEE_PF_EVAL.srr(70);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/70||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_1.vhd'.||LuSEE_PF_EVAL.srr(71);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/71||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_10.vhd'.||LuSEE_PF_EVAL.srr(72);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/72||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_11.vhd'.||LuSEE_PF_EVAL.srr(73);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/73||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_12.vhd'.||LuSEE_PF_EVAL.srr(74);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/74||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_2.vhd'.||LuSEE_PF_EVAL.srr(75);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/75||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_3.vhd'.||LuSEE_PF_EVAL.srr(76);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/76||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_4.vhd'.||LuSEE_PF_EVAL.srr(77);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/77||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_5.vhd'.||LuSEE_PF_EVAL.srr(78);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/78||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_6.vhd'.||LuSEE_PF_EVAL.srr(79);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/79||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_7.vhd'.||LuSEE_PF_EVAL.srr(80);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/80||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_8.vhd'.||LuSEE_PF_EVAL.srr(81);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/81||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_9.vhd'.||LuSEE_PF_EVAL.srr(82);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/82||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\Multiply_generic.vhd'.||LuSEE_PF_EVAL.srr(83);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/83||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_11_1_array.vhd'.||LuSEE_PF_EVAL.srr(84);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/84||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_sync_scntr.vhd'.||LuSEE_PF_EVAL.srr(85);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/85||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_sync.vhd'.||LuSEE_PF_EVAL.srr(86);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/86||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'.||LuSEE_PF_EVAL.srr(87);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/87||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'.||LuSEE_PF_EVAL.srr(88);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/88||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'.||LuSEE_PF_EVAL.srr(89);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/89||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0.vhd'.||LuSEE_PF_EVAL.srr(90);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/90||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_sync_scntr.vhd'.||LuSEE_PF_EVAL.srr(91);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/91||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_sync.vhd'.||LuSEE_PF_EVAL.srr(92);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/92||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'.||LuSEE_PF_EVAL.srr(93);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/93||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'.||LuSEE_PF_EVAL.srr(94);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/94||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'.||LuSEE_PF_EVAL.srr(95);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/95||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer.vhd'.||LuSEE_PF_EVAL.srr(96);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/96||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\ADC_UART_RDOUT.vhd'.||LuSEE_PF_EVAL.srr(97);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/97||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\CORERESET_PF_C0\CORERESET_PF_C0.vhd'.||LuSEE_PF_EVAL.srr(98);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/98||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\PF_RESET.vhd.vhd'.||LuSEE_PF_EVAL.srr(99);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/99||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'.||LuSEE_PF_EVAL.srr(100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/100||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0.vhd'.||LuSEE_PF_EVAL.srr(101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/101||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_sync_scntr.vhd'.||LuSEE_PF_EVAL.srr(102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/102||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_sync.vhd'.||LuSEE_PF_EVAL.srr(103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/103||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'.||LuSEE_PF_EVAL.srr(104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/104||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'.||LuSEE_PF_EVAL.srr(105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/105||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'.||LuSEE_PF_EVAL.srr(106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/106||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO.vhd'.||LuSEE_PF_EVAL.srr(107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/107||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\uart_reader.vhd'.||LuSEE_PF_EVAL.srr(108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/108||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\UART_IO.vhd'.||LuSEE_PF_EVAL.srr(109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/109||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\average_instance_P1_fixpt.vhd'.||LuSEE_PF_EVAL.srr(110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/110||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\deinterlace_instance_12_fixpt.vhd'.||LuSEE_PF_EVAL.srr(111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/111||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator1.vhd'.||LuSEE_PF_EVAL.srr(112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/112||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_1.vhd'.||LuSEE_PF_EVAL.srr(113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/113||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator11.vhd'.||LuSEE_PF_EVAL.srr(114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/114||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\Complex4Multiply_generic.vhd'.||LuSEE_PF_EVAL.srr(115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/115||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_11.vhd'.||LuSEE_PF_EVAL.srr(116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/116||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator3.vhd'.||LuSEE_PF_EVAL.srr(117);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/117||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_3.vhd'.||LuSEE_PF_EVAL.srr(118);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/118||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator5.vhd'.||LuSEE_PF_EVAL.srr(119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/119||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_5.vhd'.||LuSEE_PF_EVAL.srr(120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/120||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator7.vhd'.||LuSEE_PF_EVAL.srr(121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/121||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_7.vhd'.||LuSEE_PF_EVAL.srr(122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/122||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator9.vhd'.||LuSEE_PF_EVAL.srr(123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/123||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_9.vhd'.||LuSEE_PF_EVAL.srr(124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/124||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator10.vhd'.||LuSEE_PF_EVAL.srr(125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/125||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_10.vhd'.||LuSEE_PF_EVAL.srr(126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/126||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator12.vhd'.||LuSEE_PF_EVAL.srr(127);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/127||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_12.vhd'.||LuSEE_PF_EVAL.srr(128);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/128||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator2.vhd'.||LuSEE_PF_EVAL.srr(129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/129||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_2.vhd'.||LuSEE_PF_EVAL.srr(130);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/130||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator4.vhd'.||LuSEE_PF_EVAL.srr(131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/131||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_4.vhd'.||LuSEE_PF_EVAL.srr(132);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/132||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator6.vhd'.||LuSEE_PF_EVAL.srr(133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/133||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_6.vhd'.||LuSEE_PF_EVAL.srr(134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/134||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator8.vhd'.||LuSEE_PF_EVAL.srr(135);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/135||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_8.vhd'.||LuSEE_PF_EVAL.srr(136);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/136||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX2FFT_bitNatural.vhd'.||LuSEE_PF_EVAL.srr(137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/137||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_3_1.vhd'.||LuSEE_PF_EVAL.srr(138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/138||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_5_1.vhd'.||LuSEE_PF_EVAL.srr(139);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/139||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_7_1.vhd'.||LuSEE_PF_EVAL.srr(140);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/140||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_9_1.vhd'.||LuSEE_PF_EVAL.srr(141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/141||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\dsphdl_FFT.vhd'.||LuSEE_PF_EVAL.srr(142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/142||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\sfft_fixpt.vhd'.||LuSEE_PF_EVAL.srr(143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/143||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\weight_fold_instance_1_fixpt.vhd'.||LuSEE_PF_EVAL.srr(144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/144||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\weight_streamer_fixpt.vhd'.||LuSEE_PF_EVAL.srr(145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/145||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\spectrometer_fixpt.vhd'.||LuSEE_PF_EVAL.srr(146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/146||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\LuSEE_PF_EVAL.vhd'.||LuSEE_PF_EVAL.srr(147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/147||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||LuSEE_PF_EVAL.srr(149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/149||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.3\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/183||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/185||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/187||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/189||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/191||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/193||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/195||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/197||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/199||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/201||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/203||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/205||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/207||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/209||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/211||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/213||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/215||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/217||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/219||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/221||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/223||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/225||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/227||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/229||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/231||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/233||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/235||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/237||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/239||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/241||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/243||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/245||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/247||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/249||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/251||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/253||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/255||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/257||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/259||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/261||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/263||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/265||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/267||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/269||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/271||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/273||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/275||polarfire_syn_comps.v(4253);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4253
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/277||polarfire_syn_comps.v(4437);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4437
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/279||polarfire_syn_comps.v(4478);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4478
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/281||polarfire_syn_comps.v(4504);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/283||polarfire_syn_comps.v(4521);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4521
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/285||polarfire_syn_comps.v(4598);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/287||polarfire_syn_comps.v(5362);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5362
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/289||polarfire_syn_comps.v(6172);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/291||polarfire_syn_comps.v(6281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/293||polarfire_syn_comps.v(6319);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6319
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/295||polarfire_syn_comps.v(6392);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6392
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/297||polarfire_syn_comps.v(7281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/299||polarfire_syn_comps.v(8338);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/301||polarfire_syn_comps.v(9297);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9297
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/303||polarfire_syn_comps.v(10033);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10033
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/305||polarfire_syn_comps.v(10748);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10748
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/307||polarfire_syn_comps.v(10782);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10782
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/309||polarfire_syn_comps.v(10818);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/311||polarfire_syn_comps.v(10865);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10865
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/313||polarfire_syn_comps.v(10899);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10899
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/315||polarfire_syn_comps.v(11765);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11765
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/317||polarfire_syn_comps.v(12808);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12808
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/319||polarfire_syn_comps.v(12820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/321||polarfire_syn_comps.v(12831);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12831
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/323||polarfire_syn_comps.v(12844);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12844
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_fwft.vhd'.||LuSEE_PF_EVAL.srr(342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/342||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\Actel\DirectCore\COREFIFO\3.0.101\rtl\vhdl\core\fifo_pkg.vhd'.||LuSEE_PF_EVAL.srr(343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/343||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_NstagesSync.vhd'.||LuSEE_PF_EVAL.srr(344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/344||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'.||LuSEE_PF_EVAL.srr(345);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/345||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_LSRAM_top.vhd'.||LuSEE_PF_EVAL.srr(346);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/346||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_fwft.vhd'.||LuSEE_PF_EVAL.srr(347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/347||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_NstagesSync.vhd'.||LuSEE_PF_EVAL.srr(348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/348||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'.||LuSEE_PF_EVAL.srr(349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/349||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_LSRAM_top.vhd'.||LuSEE_PF_EVAL.srr(350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/350||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\spectrometer_fixpt_pkg.vhd'.||LuSEE_PF_EVAL.srr(351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/351||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\ADS4245_CNTL.vhd'.||LuSEE_PF_EVAL.srr(352);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/352||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\IO_registers.vhd'.||LuSEE_PF_EVAL.srr(353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/353||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\LED_DIMMER_s.vhd'.||LuSEE_PF_EVAL.srr(354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/354||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.vhd'.||LuSEE_PF_EVAL.srr(355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/355||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd'.||LuSEE_PF_EVAL.srr(356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/356||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Tx_async.vhd'.||LuSEE_PF_EVAL.srr(357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/357||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\fifo_256x8_g5.vhd'.||LuSEE_PF_EVAL.srr(358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/358||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Clock_gen.vhd'.||LuSEE_PF_EVAL.srr(359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/359||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\coreuart_pkg.vhd'.||LuSEE_PF_EVAL.srr(360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/360||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\components.vhd'.||LuSEE_PF_EVAL.srr(361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/361||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_fwft.vhd'.||LuSEE_PF_EVAL.srr(362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/362||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_NstagesSync.vhd'.||LuSEE_PF_EVAL.srr(363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/363||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'.||LuSEE_PF_EVAL.srr(364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/364||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_LSRAM_top.vhd'.||LuSEE_PF_EVAL.srr(365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/365||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\LuSEE_Pkg.vhd'.||LuSEE_PF_EVAL.srr(366);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/366||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SimpleDualPortRAM_generic.vhd'.||LuSEE_PF_EVAL.srr(367);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/367||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SimpleDualPortRAM_generic_block.vhd'.||LuSEE_PF_EVAL.srr(368);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/368||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_1.vhd'.||LuSEE_PF_EVAL.srr(369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/369||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_10.vhd'.||LuSEE_PF_EVAL.srr(370);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/370||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_11.vhd'.||LuSEE_PF_EVAL.srr(371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/371||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_12.vhd'.||LuSEE_PF_EVAL.srr(372);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/372||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_2.vhd'.||LuSEE_PF_EVAL.srr(373);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/373||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_3.vhd'.||LuSEE_PF_EVAL.srr(374);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/374||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_4.vhd'.||LuSEE_PF_EVAL.srr(375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/375||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_5.vhd'.||LuSEE_PF_EVAL.srr(376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/376||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_6.vhd'.||LuSEE_PF_EVAL.srr(377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/377||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_7.vhd'.||LuSEE_PF_EVAL.srr(378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/378||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_8.vhd'.||LuSEE_PF_EVAL.srr(379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/379||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_CTRL1_9.vhd'.||LuSEE_PF_EVAL.srr(380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/380||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\Multiply_generic.vhd'.||LuSEE_PF_EVAL.srr(381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/381||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_11_1_array.vhd'.||LuSEE_PF_EVAL.srr(382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/382||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_sync_scntr.vhd'.||LuSEE_PF_EVAL.srr(383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/383||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_sync.vhd'.||LuSEE_PF_EVAL.srr(384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/384||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'.||LuSEE_PF_EVAL.srr(385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/385||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'.||LuSEE_PF_EVAL.srr(386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/386||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'.||LuSEE_PF_EVAL.srr(387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/387||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_C0\COREFIFO_C0.vhd'.||LuSEE_PF_EVAL.srr(388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/388||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_sync_scntr.vhd'.||LuSEE_PF_EVAL.srr(389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/389||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_sync.vhd'.||LuSEE_PF_EVAL.srr(390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/390||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'.||LuSEE_PF_EVAL.srr(391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/391||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'.||LuSEE_PF_EVAL.srr(392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/392||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'.||LuSEE_PF_EVAL.srr(393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/393||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer.vhd'.||LuSEE_PF_EVAL.srr(394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/394||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\ADC_UART_RDOUT.vhd'.||LuSEE_PF_EVAL.srr(395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/395||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\CORERESET_PF_C0\CORERESET_PF_C0.vhd'.||LuSEE_PF_EVAL.srr(396);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/396||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\PF_RESET.vhd.vhd'.||LuSEE_PF_EVAL.srr(397);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/397||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'.||LuSEE_PF_EVAL.srr(398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/398||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\COREUART_C0\COREUART_C0.vhd'.||LuSEE_PF_EVAL.srr(399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/399||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_sync_scntr.vhd'.||LuSEE_PF_EVAL.srr(400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/400||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_sync.vhd'.||LuSEE_PF_EVAL.srr(401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/401||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'.||LuSEE_PF_EVAL.srr(402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/402||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'.||LuSEE_PF_EVAL.srr(403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/403||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'.||LuSEE_PF_EVAL.srr(404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/404||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\component\work\UART_FIFO\UART_FIFO.vhd'.||LuSEE_PF_EVAL.srr(405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/405||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\uart_reader.vhd'.||LuSEE_PF_EVAL.srr(406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/406||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\UART_IO.vhd'.||LuSEE_PF_EVAL.srr(407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/407||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\average_instance_P1_fixpt.vhd'.||LuSEE_PF_EVAL.srr(408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/408||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\deinterlace_instance_12_fixpt.vhd'.||LuSEE_PF_EVAL.srr(409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/409||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator1.vhd'.||LuSEE_PF_EVAL.srr(410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/410||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_1.vhd'.||LuSEE_PF_EVAL.srr(411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/411||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator11.vhd'.||LuSEE_PF_EVAL.srr(412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/412||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\Complex4Multiply_generic.vhd'.||LuSEE_PF_EVAL.srr(413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/413||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_11.vhd'.||LuSEE_PF_EVAL.srr(414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/414||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator3.vhd'.||LuSEE_PF_EVAL.srr(415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/415||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_3.vhd'.||LuSEE_PF_EVAL.srr(416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/416||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator5.vhd'.||LuSEE_PF_EVAL.srr(417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/417||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_5.vhd'.||LuSEE_PF_EVAL.srr(418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/418||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator7.vhd'.||LuSEE_PF_EVAL.srr(419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/419||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_7.vhd'.||LuSEE_PF_EVAL.srr(420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/420||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator9.vhd'.||LuSEE_PF_EVAL.srr(421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/421||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF1_9.vhd'.||LuSEE_PF_EVAL.srr(422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/422||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator10.vhd'.||LuSEE_PF_EVAL.srr(423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/423||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_10.vhd'.||LuSEE_PF_EVAL.srr(424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/424||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator12.vhd'.||LuSEE_PF_EVAL.srr(425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/425||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_12.vhd'.||LuSEE_PF_EVAL.srr(426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/426||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator2.vhd'.||LuSEE_PF_EVAL.srr(427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/427||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_2.vhd'.||LuSEE_PF_EVAL.srr(428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/428||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator4.vhd'.||LuSEE_PF_EVAL.srr(429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/429||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_4.vhd'.||LuSEE_PF_EVAL.srr(430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/430||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator6.vhd'.||LuSEE_PF_EVAL.srr(431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/431||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_6.vhd'.||LuSEE_PF_EVAL.srr(432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/432||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\SDFCommutator8.vhd'.||LuSEE_PF_EVAL.srr(433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/433||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX22FFT_SDF2_8.vhd'.||LuSEE_PF_EVAL.srr(434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/434||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\RADIX2FFT_bitNatural.vhd'.||LuSEE_PF_EVAL.srr(435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/435||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_3_1.vhd'.||LuSEE_PF_EVAL.srr(436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/436||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_5_1.vhd'.||LuSEE_PF_EVAL.srr(437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/437||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_7_1.vhd'.||LuSEE_PF_EVAL.srr(438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/438||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\TWDLROM_9_1.vhd'.||LuSEE_PF_EVAL.srr(439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/439||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\dsphdl_FFT.vhd'.||LuSEE_PF_EVAL.srr(440);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/440||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\sfft_fixpt.vhd'.||LuSEE_PF_EVAL.srr(441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/441||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\weight_fold_instance_1_fixpt.vhd'.||LuSEE_PF_EVAL.srr(442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/442||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\weight_streamer_fixpt.vhd'.||LuSEE_PF_EVAL.srr(443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/443||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\spectrometer_fixpt.vhd'.||LuSEE_PF_EVAL.srr(444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/444||null;null
Implementation;Synthesis||CD140||@N:  Using the VHDL 2008 Standard for file 'C:\share\LuSEE\FPGA\PF_EVAL_TEST\hdl\LuSEE_PF_EVAL.vhd'.||LuSEE_PF_EVAL.srr(445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/445||null;null
Implementation;Synthesis||CD231||@N: Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".||LuSEE_PF_EVAL.srr(447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/447||std1164.vhd(889);liberoaction://cross_probe/hdl/file/'C:\Microchip\Libero_SoC_v2022.3\SynplifyPro\lib\vhd2008\std1164.vhd'/linenumber/889
Implementation;Synthesis||CD630||@N: Synthesizing work.lusee_pf_eval.architecture_lusee_pf_eval.||LuSEE_PF_EVAL.srr(448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/448||LuSEE_PF_EVAL.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\LuSEE_PF_EVAL.vhd'/linenumber/25
Implementation;Synthesis||CD638||@W:Signal adc_s_clk_i is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/449||LuSEE_PF_EVAL.vhd(231);liberoaction://cross_probe/hdl/file/'<project>\hdl\LuSEE_PF_EVAL.vhd'/linenumber/231
Implementation;Synthesis||CD630||@N: Synthesizing work.spectrometer_fixpt.rtl.||LuSEE_PF_EVAL.srr(450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/450||spectrometer_fixpt.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/44
Implementation;Synthesis||CD638||@W:Signal pks_s1_2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/451||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CD638||@W:Signal pks_s1_3 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/452||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CD630||@N: Synthesizing work.average_instance_p1_fixpt.rtl.||LuSEE_PF_EVAL.srr(453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/453||average_instance_P1_fixpt.vhd(43);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/43
Implementation;Synthesis||CD247||@N: Instance u_buf2_ram is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(454);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/454||average_instance_P1_fixpt.vhd(257);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/257
Implementation;Synthesis||CD247||@N: Instance u_buf1_ram_generic is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(455);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/455||average_instance_P1_fixpt.vhd(270);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/270
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/456||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=32||LuSEE_PF_EVAL.srr(459);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/459||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/461||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=4096, width=32||LuSEE_PF_EVAL.srr(464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/464||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL265||@W:Removing unused bit 31 of to2val_2_4(31 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/468||average_instance_P1_fixpt.vhd(613);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/613
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/469||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/470||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/471||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/472||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/473||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/474||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/475||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(476);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/476||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/477||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/478||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/479||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/480||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/481||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/482||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/483||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/484||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/485||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/486||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(487);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/487||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(488);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/488||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(489);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/489||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(490);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/490||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(491);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/491||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/492||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(493);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/493||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/494||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/495||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/496||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/497||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/498||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/499||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit outpk_2(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/500||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL190||@W:Optimizing register bit ctr_0_sig(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/501||average_instance_P1_fixpt.vhd(450);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/450
Implementation;Synthesis||CL190||@W:Optimizing register bit ctr_0_sig(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/502||average_instance_P1_fixpt.vhd(450);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/450
Implementation;Synthesis||CL190||@W:Optimizing register bit ctr_0_sig(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/503||average_instance_P1_fixpt.vhd(450);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/450
Implementation;Synthesis||CL190||@W:Optimizing register bit ctr_0_sig(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/504||average_instance_P1_fixpt.vhd(450);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/450
Implementation;Synthesis||CL190||@W:Optimizing register bit ctr_0_sig(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/505||average_instance_P1_fixpt.vhd(450);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/450
Implementation;Synthesis||CL190||@W:Optimizing register bit ctr_0_sig(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/506||average_instance_P1_fixpt.vhd(450);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/450
Implementation;Synthesis||CL190||@W:Optimizing register bit ctr_0_sig(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/507||average_instance_P1_fixpt.vhd(450);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/450
Implementation;Synthesis||CL190||@W:Optimizing register bit ctr_0_sig(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/508||average_instance_P1_fixpt.vhd(450);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/450
Implementation;Synthesis||CL169||@W:Pruning unused register outpk_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/509||average_instance_P1_fixpt.vhd(430);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/430
Implementation;Synthesis||CL169||@W:Pruning unused register ctr_0_sig(7 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/510||average_instance_P1_fixpt.vhd(450);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/450
Implementation;Synthesis||CD630||@N: Synthesizing work.deinterlace_instance_12_fixpt.rtl.||LuSEE_PF_EVAL.srr(512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/512||deinterlace_instance_12_fixpt.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/46
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic_block.rtl.||LuSEE_PF_EVAL.srr(513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/513||SimpleDualPortRAM_generic_block.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic_block.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=4096, width=64||LuSEE_PF_EVAL.srr(516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/516||SimpleDualPortRAM_generic_block.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic_block.vhd'/linenumber/46
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/520||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/521||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(522);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/522||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(523);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/523||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(524);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/524||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(525);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/525||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(526);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/526||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/527||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/528||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/529||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/530||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/531||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/532||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/533||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/534||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/535||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/536||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/537||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/538||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/539||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/540||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/541||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/542||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(543);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/543||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(544);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/544||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/545||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(546);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/546||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(547);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/547||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(28) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(548);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/548||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(29) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(549);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/549||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(30) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(550);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/550||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_im_1(31) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/551||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/552||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/553||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(2) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/554||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(3) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/555||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(4) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/556||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(5) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/557||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/558||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(7) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/559||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(8) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/560||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(9) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/561||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(10) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/562||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(11) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/563||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/564||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(13) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/565||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(14) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/566||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(15) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/567||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(16) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/568||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(17) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/569||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(18) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/570||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(19) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/571||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(20) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/572||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(21) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/573||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(22) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/574||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(23) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/575||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(24) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/576||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(25) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/577||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(26) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/578||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL190||@W:Optimizing register bit fft_val_b_re_1(27) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/579||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL169||@W:Pruning unused register fft_val_b_im_1(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/582||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL169||@W:Pruning unused register fft_val_b_re_1(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/583||deinterlace_instance_12_fixpt.vhd(310);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/310
Implementation;Synthesis||CL169||@W:Pruning unused register tmp_im_1(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/584||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CL169||@W:Pruning unused register tmp_re_1(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/585||deinterlace_instance_12_fixpt.vhd(334);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/334
Implementation;Synthesis||CD630||@N: Synthesizing work.sfft_fixpt.rtl.||LuSEE_PF_EVAL.srr(587);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/587||sfft_fixpt.vhd(43);liberoaction://cross_probe/hdl/file/'<project>\hdl\sfft_fixpt.vhd'/linenumber/43
Implementation;Synthesis||CD247||@N: Instance u_dsphdl_FFT is bound to entity dsphdl_FFT, architecture rtl.||LuSEE_PF_EVAL.srr(588);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/588||sfft_fixpt.vhd(88);liberoaction://cross_probe/hdl/file/'<project>\hdl\sfft_fixpt.vhd'/linenumber/88
Implementation;Synthesis||CD630||@N: Synthesizing work.dsphdl_fft.rtl.||LuSEE_PF_EVAL.srr(589);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/589||dsphdl_FFT.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/26
Implementation;Synthesis||CD247||@N: Instance u_CTRL1_1_1 is bound to entity RADIX22FFT_CTRL1_1, architecture rtl.||LuSEE_PF_EVAL.srr(590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/590||dsphdl_FFT.vhd(804);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/804
Implementation;Synthesis||CD247||@N: Instance u_SDF1_1_1 is bound to entity RADIX22FFT_SDF1_1, architecture rtl.||LuSEE_PF_EVAL.srr(591);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/591||dsphdl_FFT.vhd(817);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/817
Implementation;Synthesis||CD247||@N: Instance u_CTRL2_2_1 is bound to entity RADIX22FFT_CTRL1_2, architecture rtl.||LuSEE_PF_EVAL.srr(592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/592||dsphdl_FFT.vhd(837);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/837
Implementation;Synthesis||CD247||@N: Instance u_SDF2_2_1 is bound to entity RADIX22FFT_SDF2_2, architecture rtl.||LuSEE_PF_EVAL.srr(593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/593||dsphdl_FFT.vhd(850);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/850
Implementation;Synthesis||CD247||@N: Instance u_twdlROM_3_1 is bound to entity TWDLROM_3_1, architecture rtl.||LuSEE_PF_EVAL.srr(594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/594||dsphdl_FFT.vhd(868);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/868
Implementation;Synthesis||CD247||@N: Instance u_CTRL1_3_1 is bound to entity RADIX22FFT_CTRL1_3, architecture rtl.||LuSEE_PF_EVAL.srr(595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/595||dsphdl_FFT.vhd(879);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/879
Implementation;Synthesis||CD247||@N: Instance u_SDF1_3_1 is bound to entity RADIX22FFT_SDF1_3, architecture rtl.||LuSEE_PF_EVAL.srr(596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/596||dsphdl_FFT.vhd(892);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/892
Implementation;Synthesis||CD247||@N: Instance u_CTRL2_4_1 is bound to entity RADIX22FFT_CTRL1_4, architecture rtl.||LuSEE_PF_EVAL.srr(597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/597||dsphdl_FFT.vhd(912);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/912
Implementation;Synthesis||CD247||@N: Instance u_SDF2_4_1 is bound to entity RADIX22FFT_SDF2_4, architecture rtl.||LuSEE_PF_EVAL.srr(598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/598||dsphdl_FFT.vhd(925);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/925
Implementation;Synthesis||CD247||@N: Instance u_twdlROM_5_1 is bound to entity TWDLROM_5_1, architecture rtl.||LuSEE_PF_EVAL.srr(599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/599||dsphdl_FFT.vhd(943);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/943
Implementation;Synthesis||CD247||@N: Instance u_CTRL1_5_1 is bound to entity RADIX22FFT_CTRL1_5, architecture rtl.||LuSEE_PF_EVAL.srr(600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/600||dsphdl_FFT.vhd(954);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/954
Implementation;Synthesis||CD247||@N: Instance u_SDF1_5_1 is bound to entity RADIX22FFT_SDF1_5, architecture rtl.||LuSEE_PF_EVAL.srr(601);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/601||dsphdl_FFT.vhd(967);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/967
Implementation;Synthesis||CD247||@N: Instance u_CTRL2_6_1 is bound to entity RADIX22FFT_CTRL1_6, architecture rtl.||LuSEE_PF_EVAL.srr(602);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/602||dsphdl_FFT.vhd(987);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/987
Implementation;Synthesis||CD247||@N: Instance u_SDF2_6_1 is bound to entity RADIX22FFT_SDF2_6, architecture rtl.||LuSEE_PF_EVAL.srr(603);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/603||dsphdl_FFT.vhd(1000);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1000
Implementation;Synthesis||CD247||@N: Instance u_twdlROM_7_1 is bound to entity TWDLROM_7_1, architecture rtl.||LuSEE_PF_EVAL.srr(604);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/604||dsphdl_FFT.vhd(1018);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1018
Implementation;Synthesis||CD247||@N: Instance u_CTRL1_7_1 is bound to entity RADIX22FFT_CTRL1_7, architecture rtl.||LuSEE_PF_EVAL.srr(605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/605||dsphdl_FFT.vhd(1029);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1029
Implementation;Synthesis||CD247||@N: Instance u_SDF1_7_1 is bound to entity RADIX22FFT_SDF1_7, architecture rtl.||LuSEE_PF_EVAL.srr(606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/606||dsphdl_FFT.vhd(1042);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1042
Implementation;Synthesis||CD247||@N: Instance u_CTRL2_8_1 is bound to entity RADIX22FFT_CTRL1_8, architecture rtl.||LuSEE_PF_EVAL.srr(607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/607||dsphdl_FFT.vhd(1062);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1062
Implementation;Synthesis||CD247||@N: Instance u_SDF2_8_1 is bound to entity RADIX22FFT_SDF2_8, architecture rtl.||LuSEE_PF_EVAL.srr(608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/608||dsphdl_FFT.vhd(1075);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1075
Implementation;Synthesis||CD247||@N: Instance u_twdlROM_9_1 is bound to entity TWDLROM_9_1, architecture rtl.||LuSEE_PF_EVAL.srr(609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/609||dsphdl_FFT.vhd(1093);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1093
Implementation;Synthesis||CD247||@N: Instance u_CTRL1_9_1 is bound to entity RADIX22FFT_CTRL1_9, architecture rtl.||LuSEE_PF_EVAL.srr(610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/610||dsphdl_FFT.vhd(1104);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1104
Implementation;Synthesis||CD247||@N: Instance u_SDF1_9_1 is bound to entity RADIX22FFT_SDF1_9, architecture rtl.||LuSEE_PF_EVAL.srr(611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/611||dsphdl_FFT.vhd(1117);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1117
Implementation;Synthesis||CD247||@N: Instance u_CTRL2_10_1 is bound to entity RADIX22FFT_CTRL1_10, architecture rtl.||LuSEE_PF_EVAL.srr(612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/612||dsphdl_FFT.vhd(1137);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1137
Implementation;Synthesis||CD247||@N: Instance u_SDF2_10_1 is bound to entity RADIX22FFT_SDF2_10, architecture rtl.||LuSEE_PF_EVAL.srr(613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/613||dsphdl_FFT.vhd(1150);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1150
Implementation;Synthesis||CD247||@N: Instance u_CTRL1_11_1 is bound to entity RADIX22FFT_CTRL1_11, architecture rtl.||LuSEE_PF_EVAL.srr(614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/614||dsphdl_FFT.vhd(1207);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1207
Implementation;Synthesis||CD247||@N: Instance u_SDF1_11_1 is bound to entity RADIX22FFT_SDF1_11, architecture rtl.||LuSEE_PF_EVAL.srr(615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/615||dsphdl_FFT.vhd(1220);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1220
Implementation;Synthesis||CD247||@N: Instance u_CTRL2_12_1 is bound to entity RADIX22FFT_CTRL1_12, architecture rtl.||LuSEE_PF_EVAL.srr(616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/616||dsphdl_FFT.vhd(1240);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1240
Implementation;Synthesis||CD247||@N: Instance u_SDF2_12_1 is bound to entity RADIX22FFT_SDF2_12, architecture rtl.||LuSEE_PF_EVAL.srr(617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/617||dsphdl_FFT.vhd(1253);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1253
Implementation;Synthesis||CD247||@N: Instance u_NaturalOrder_Stage is bound to entity RADIX2FFT_bitNatural, architecture rtl.||LuSEE_PF_EVAL.srr(618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/618||dsphdl_FFT.vhd(1271);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1271
Implementation;Synthesis||CD630||@N: Synthesizing work.radix2fft_bitnatural.rtl.||LuSEE_PF_EVAL.srr(619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/619||RADIX2FFT_bitNatural.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX2FFT_bitNatural.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_1 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(620);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/620||RADIX2FFT_bitNatural.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX2FFT_bitNatural.vhd'/linenumber/108
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_1 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(621);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/621||RADIX2FFT_bitNatural.vhd(121);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX2FFT_bitNatural.vhd'/linenumber/121
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/622||RADIX2FFT_bitNatural.vhd(295);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX2FFT_bitNatural.vhd'/linenumber/295
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(623);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/623||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=4096, width=44||LuSEE_PF_EVAL.srr(626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/626||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL169||@W:Pruning unused register rdStateMachineBitNatural_endOutReg2_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/630||RADIX2FFT_bitNatural.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX2FFT_bitNatural.vhd'/linenumber/203
Implementation;Synthesis||CL169||@W:Pruning unused register rdStateMachineBitNatural_endOutReg1_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/631||RADIX2FFT_bitNatural.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX2FFT_bitNatural.vhd'/linenumber/203
Implementation;Synthesis||CL169||@W:Pruning unused register rdStateMachineBitNatural_startOutReg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/632||RADIX2FFT_bitNatural.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX2FFT_bitNatural.vhd'/linenumber/203
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf2_12.rtl.||LuSEE_PF_EVAL.srr(634);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/634||RADIX22FFT_SDF2_12.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_12 is bound to entity SDFCommutator12, architecture rtl.||LuSEE_PF_EVAL.srr(635);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/635||RADIX22FFT_SDF2_12.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/166
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator12.rtl.||LuSEE_PF_EVAL.srr(636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/636||SDFCommutator12.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator12.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_12 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/637||SDFCommutator12.vhd(142);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator12.vhd'/linenumber/142
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_12 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(638);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/638||SDFCommutator12.vhd(155);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator12.vhd'/linenumber/155
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(639);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/639||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=44||LuSEE_PF_EVAL.srr(642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/642||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL169||@W:Pruning unused register SDFCummutator_xRdAddr(2 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(646);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/646||SDFCommutator12.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator12.vhd'/linenumber/187
Implementation;Synthesis||CL169||@W:Pruning unused register SDFCummutator_xWrAddr(2 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(647);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/647||SDFCommutator12.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator12.vhd'/linenumber/187
Implementation;Synthesis||CL169||@W:Pruning unused register SDFCummutator_wrAddr_reg. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(648);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/648||SDFCommutator12.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator12.vhd'/linenumber/187
Implementation;Synthesis||CL260||@W:Pruning register bit 44 of Radix22ButterflyG2_btf1_im_reg(44 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(652);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/652||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL260||@W:Pruning register bit 44 of Radix22ButterflyG2_btf2_im_reg(44 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(653);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/653||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL260||@W:Pruning register bit 44 of Radix22ButterflyG2_btf2_re_reg(44 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(654);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/654||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL260||@W:Pruning register bit 44 of Radix22ButterflyG2_btf1_re_reg(44 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(655);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/655||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_12.rtl.||LuSEE_PF_EVAL.srr(657);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/657||RADIX22FFT_CTRL1_12.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_12.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(658);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/658||RADIX22FFT_CTRL1_12.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_12.vhd'/linenumber/106
Implementation;Synthesis||CL169||@W:Pruning unused register SDFController_rdAddr_reg. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(661);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/661||RADIX22FFT_CTRL1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf1_11.rtl.||LuSEE_PF_EVAL.srr(663);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/663||RADIX22FFT_SDF1_11.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_11.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_MUL4 is bound to entity Complex4Multiply_generic, architecture rtl.||LuSEE_PF_EVAL.srr(664);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/664||RADIX22FFT_SDF1_11.vhd(173);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_11.vhd'/linenumber/173
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_11 is bound to entity SDFCommutator11, architecture rtl.||LuSEE_PF_EVAL.srr(665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/665||RADIX22FFT_SDF1_11.vhd(195);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_11.vhd'/linenumber/195
Implementation;Synthesis||CD638||@W:Signal din_11_vld_dly_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(666);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/666||RADIX22FFT_SDF1_11.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_11.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator11.rtl.||LuSEE_PF_EVAL.srr(667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/667||SDFCommutator11.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator11.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_11 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(668);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/668||SDFCommutator11.vhd(136);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator11.vhd'/linenumber/136
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_11 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(669);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/669||SDFCommutator11.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator11.vhd'/linenumber/149
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(670);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/670||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=43||LuSEE_PF_EVAL.srr(673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/673||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.complex4multiply_generic.rtl.||LuSEE_PF_EVAL.srr(678);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/678||Complex4Multiply_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.multiply_generic.rtl.||LuSEE_PF_EVAL.srr(679);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/679||Multiply_generic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/5
Implementation;Synthesis||CD638||@W:Signal valid_s8 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(680);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/680||Multiply_generic.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/68
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_mb_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/683||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_2_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/684||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_3_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/685||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/686||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 75 to 73 of Complex4Add_multRes_im_reg_3(75 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(699);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/699||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_im_reg_3(75 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(700);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/700||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 75 to 73 of Complex4Add_multRes_re_reg_3(75 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(701);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/701||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_re_reg_3(75 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(702);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/702||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 74 to 73 of Complex4Add_prod1_im_reg_3(74 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/703||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 74 to 73 of Complex4Add_prod1_re_reg_3(74 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(704);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/704||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 74 to 73 of Complex4Add_prod2_im_reg_3(74 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(705);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/705||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 74 to 73 of Complex4Add_prod2_re_reg_3(74 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/706||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL265||@W:Removing unused bit 43 of Radix22ButterflyG1_btf2_im_reg_3(43 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/710||RADIX22FFT_SDF1_11.vhd(306);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_11.vhd'/linenumber/306
Implementation;Synthesis||CL265||@W:Removing unused bit 43 of Radix22ButterflyG1_btf2_re_reg_3(43 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/711||RADIX22FFT_SDF1_11.vhd(306);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_11.vhd'/linenumber/306
Implementation;Synthesis||CL265||@W:Removing unused bit 43 of Radix22ButterflyG1_btf1_im_reg_3(43 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/712||RADIX22FFT_SDF1_11.vhd(306);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_11.vhd'/linenumber/306
Implementation;Synthesis||CL265||@W:Removing unused bit 43 of Radix22ButterflyG1_btf1_re_reg_3(43 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/713||RADIX22FFT_SDF1_11.vhd(306);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_11.vhd'/linenumber/306
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_11.rtl.||LuSEE_PF_EVAL.srr(715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/715||RADIX22FFT_CTRL1_11.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_11.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/716||RADIX22FFT_CTRL1_11.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_11.vhd'/linenumber/119
Implementation;Synthesis||CD630||@N: Synthesizing work.twdlrom_11_1_array.architecture_twdlrom_11_1_array.||LuSEE_PF_EVAL.srr(720);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/720||TWDLROM_11_1_array.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/25
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf2_10.rtl.||LuSEE_PF_EVAL.srr(724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/724||RADIX22FFT_SDF2_10.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_10 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/725||RADIX22FFT_SDF2_10.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/165
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_10 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/726||RADIX22FFT_SDF2_10.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_10 is bound to entity SDFCommutator10, architecture rtl.||LuSEE_PF_EVAL.srr(727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/727||RADIX22FFT_SDF2_10.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/191
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator10.rtl.||LuSEE_PF_EVAL.srr(728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/728||SDFCommutator10.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator10.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_10 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(729);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/729||SDFCommutator10.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator10.vhd'/linenumber/137
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_10 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(730);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/730||SDFCommutator10.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator10.vhd'/linenumber/150
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(731);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/731||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=42||LuSEE_PF_EVAL.srr(734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/734||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/739||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=4, width=42||LuSEE_PF_EVAL.srr(742);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/742||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL260||@W:Pruning register bit 42 of Radix22ButterflyG2_btf1_im_reg(42 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(746);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/746||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 42 of Radix22ButterflyG2_btf2_im_reg(42 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(747);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/747||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 42 of Radix22ButterflyG2_btf2_re_reg(42 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(748);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/748||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 42 of Radix22ButterflyG2_btf1_re_reg(42 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(749);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/749||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_10.rtl.||LuSEE_PF_EVAL.srr(751);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/751||RADIX22FFT_CTRL1_10.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_10.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(752);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/752||RADIX22FFT_CTRL1_10.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_10.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf1_9.rtl.||LuSEE_PF_EVAL.srr(756);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/756||RADIX22FFT_SDF1_9.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_9.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_MUL4 is bound to entity Complex4Multiply_generic, architecture rtl.||LuSEE_PF_EVAL.srr(757);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/757||RADIX22FFT_SDF1_9.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_9.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_9 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(758);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/758||RADIX22FFT_SDF1_9.vhd(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_9.vhd'/linenumber/198
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_9 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(759);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/759||RADIX22FFT_SDF1_9.vhd(211);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_9.vhd'/linenumber/211
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_9 is bound to entity SDFCommutator9, architecture rtl.||LuSEE_PF_EVAL.srr(760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/760||RADIX22FFT_SDF1_9.vhd(224);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_9.vhd'/linenumber/224
Implementation;Synthesis||CD638||@W:Signal din_9_vld_dly_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/761||RADIX22FFT_SDF1_9.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_9.vhd'/linenumber/175
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator9.rtl.||LuSEE_PF_EVAL.srr(762);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/762||SDFCommutator9.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator9.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_9 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(763);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/763||SDFCommutator9.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator9.vhd'/linenumber/137
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_9 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/764||SDFCommutator9.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator9.vhd'/linenumber/150
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/765||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=41||LuSEE_PF_EVAL.srr(768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/768||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.complex4multiply_generic.rtl.||LuSEE_PF_EVAL.srr(773);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/773||Complex4Multiply_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.multiply_generic.rtl.||LuSEE_PF_EVAL.srr(774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/774||Multiply_generic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/5
Implementation;Synthesis||CD638||@W:Signal valid_s8 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(775);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/775||Multiply_generic.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/68
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_mb_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/778||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_2_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(779);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/779||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_3_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/780||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(781);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/781||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 73 to 71 of Complex4Add_multRes_im_reg_3(73 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/794||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_im_reg_3(73 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(795);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/795||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 73 to 71 of Complex4Add_multRes_re_reg_3(73 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/796||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_re_reg_3(73 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(797);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/797||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 72 to 71 of Complex4Add_prod1_im_reg_3(72 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/798||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 72 to 71 of Complex4Add_prod1_re_reg_3(72 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/799||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 72 to 71 of Complex4Add_prod2_im_reg_3(72 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/800||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 72 to 71 of Complex4Add_prod2_re_reg_3(72 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/801||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL265||@W:Removing unused bit 41 of Radix22ButterflyG1_btf2_im_reg_4(41 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(805);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/805||RADIX22FFT_SDF1_9.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_9.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 41 of Radix22ButterflyG1_btf2_re_reg_4(41 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/806||RADIX22FFT_SDF1_9.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_9.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 41 of Radix22ButterflyG1_btf1_im_reg_4(41 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(807);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/807||RADIX22FFT_SDF1_9.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_9.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 41 of Radix22ButterflyG1_btf1_re_reg_4(41 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/808||RADIX22FFT_SDF1_9.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_9.vhd'/linenumber/281
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_9.rtl.||LuSEE_PF_EVAL.srr(810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/810||RADIX22FFT_CTRL1_9.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_9.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(811);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/811||RADIX22FFT_CTRL1_9.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_9.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.twdlrom_9_1.rtl.||LuSEE_PF_EVAL.srr(815);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/815||TWDLROM_9_1.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_9_1.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf2_8.rtl.||LuSEE_PF_EVAL.srr(819);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/819||RADIX22FFT_SDF2_8.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_8 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/820||RADIX22FFT_SDF2_8.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/165
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_8 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/821||RADIX22FFT_SDF2_8.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_8 is bound to entity SDFCommutator8, architecture rtl.||LuSEE_PF_EVAL.srr(822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/822||RADIX22FFT_SDF2_8.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/191
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator8.rtl.||LuSEE_PF_EVAL.srr(823);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/823||SDFCommutator8.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator8.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_8 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/824||SDFCommutator8.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator8.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_8 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(825);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/825||SDFCommutator8.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator8.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/826||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=40||LuSEE_PF_EVAL.srr(829);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/829||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/834||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=16, width=40||LuSEE_PF_EVAL.srr(837);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/837||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL260||@W:Pruning register bit 40 of Radix22ButterflyG2_btf1_im_reg(40 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(841);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/841||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 40 of Radix22ButterflyG2_btf2_im_reg(40 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/842||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 40 of Radix22ButterflyG2_btf2_re_reg(40 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/843||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 40 of Radix22ButterflyG2_btf1_re_reg(40 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/844||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_8.rtl.||LuSEE_PF_EVAL.srr(846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/846||RADIX22FFT_CTRL1_8.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_8.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(847);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/847||RADIX22FFT_CTRL1_8.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_8.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf1_7.rtl.||LuSEE_PF_EVAL.srr(851);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/851||RADIX22FFT_SDF1_7.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_7.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_MUL4 is bound to entity Complex4Multiply_generic, architecture rtl.||LuSEE_PF_EVAL.srr(852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/852||RADIX22FFT_SDF1_7.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_7.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_7 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/853||RADIX22FFT_SDF1_7.vhd(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_7.vhd'/linenumber/198
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_7 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/854||RADIX22FFT_SDF1_7.vhd(211);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_7.vhd'/linenumber/211
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_7 is bound to entity SDFCommutator7, architecture rtl.||LuSEE_PF_EVAL.srr(855);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/855||RADIX22FFT_SDF1_7.vhd(224);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_7.vhd'/linenumber/224
Implementation;Synthesis||CD638||@W:Signal din_7_vld_dly_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/856||RADIX22FFT_SDF1_7.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_7.vhd'/linenumber/175
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator7.rtl.||LuSEE_PF_EVAL.srr(857);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/857||SDFCommutator7.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator7.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_7 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/858||SDFCommutator7.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator7.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_7 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/859||SDFCommutator7.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator7.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/860||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=39||LuSEE_PF_EVAL.srr(863);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/863||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/868||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=32, width=39||LuSEE_PF_EVAL.srr(871);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/871||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.complex4multiply_generic.rtl.||LuSEE_PF_EVAL.srr(873);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/873||Complex4Multiply_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.multiply_generic.rtl.||LuSEE_PF_EVAL.srr(874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/874||Multiply_generic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/5
Implementation;Synthesis||CD638||@W:Signal valid_s8 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/875||Multiply_generic.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/68
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_mb_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/878||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_2_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/879||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_3_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/880||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/881||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 71 to 69 of Complex4Add_multRes_im_reg_3(71 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/894||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_im_reg_3(71 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/895||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 71 to 69 of Complex4Add_multRes_re_reg_3(71 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/896||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_re_reg_3(71 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/897||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 70 to 69 of Complex4Add_prod1_im_reg_3(70 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/898||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 70 to 69 of Complex4Add_prod1_re_reg_3(70 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/899||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 70 to 69 of Complex4Add_prod2_im_reg_3(70 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/900||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 70 to 69 of Complex4Add_prod2_re_reg_3(70 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/901||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL265||@W:Removing unused bit 39 of Radix22ButterflyG1_btf2_im_reg_4(39 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(905);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/905||RADIX22FFT_SDF1_7.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_7.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 39 of Radix22ButterflyG1_btf2_re_reg_4(39 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/906||RADIX22FFT_SDF1_7.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_7.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 39 of Radix22ButterflyG1_btf1_im_reg_4(39 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(907);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/907||RADIX22FFT_SDF1_7.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_7.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 39 of Radix22ButterflyG1_btf1_re_reg_4(39 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(908);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/908||RADIX22FFT_SDF1_7.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_7.vhd'/linenumber/281
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_7.rtl.||LuSEE_PF_EVAL.srr(910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/910||RADIX22FFT_CTRL1_7.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_7.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(911);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/911||RADIX22FFT_CTRL1_7.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_7.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.twdlrom_7_1.rtl.||LuSEE_PF_EVAL.srr(915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/915||TWDLROM_7_1.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_7_1.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf2_6.rtl.||LuSEE_PF_EVAL.srr(919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/919||RADIX22FFT_SDF2_6.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_6 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(920);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/920||RADIX22FFT_SDF2_6.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/165
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_6 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(921);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/921||RADIX22FFT_SDF2_6.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_6 is bound to entity SDFCommutator6, architecture rtl.||LuSEE_PF_EVAL.srr(922);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/922||RADIX22FFT_SDF2_6.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/191
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator6.rtl.||LuSEE_PF_EVAL.srr(923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/923||SDFCommutator6.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator6.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_6 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(924);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/924||SDFCommutator6.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator6.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_6 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(925);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/925||SDFCommutator6.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator6.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(926);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/926||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=38||LuSEE_PF_EVAL.srr(929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/929||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/934||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=64, width=38||LuSEE_PF_EVAL.srr(937);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/937||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL260||@W:Pruning register bit 38 of Radix22ButterflyG2_btf1_im_reg(38 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/941||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 38 of Radix22ButterflyG2_btf2_im_reg(38 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/942||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 38 of Radix22ButterflyG2_btf2_re_reg(38 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/943||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 38 of Radix22ButterflyG2_btf1_re_reg(38 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/944||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_6.rtl.||LuSEE_PF_EVAL.srr(946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/946||RADIX22FFT_CTRL1_6.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_6.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/947||RADIX22FFT_CTRL1_6.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_6.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf1_5.rtl.||LuSEE_PF_EVAL.srr(951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/951||RADIX22FFT_SDF1_5.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_5.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_MUL4 is bound to entity Complex4Multiply_generic, architecture rtl.||LuSEE_PF_EVAL.srr(952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/952||RADIX22FFT_SDF1_5.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_5.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_5 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/953||RADIX22FFT_SDF1_5.vhd(198);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_5.vhd'/linenumber/198
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_5 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/954||RADIX22FFT_SDF1_5.vhd(211);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_5.vhd'/linenumber/211
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_5 is bound to entity SDFCommutator5, architecture rtl.||LuSEE_PF_EVAL.srr(955);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/955||RADIX22FFT_SDF1_5.vhd(224);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_5.vhd'/linenumber/224
Implementation;Synthesis||CD638||@W:Signal din_5_vld_dly_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(956);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/956||RADIX22FFT_SDF1_5.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_5.vhd'/linenumber/175
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator5.rtl.||LuSEE_PF_EVAL.srr(957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/957||SDFCommutator5.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator5.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_5 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/958||SDFCommutator5.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator5.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_5 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/959||SDFCommutator5.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator5.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/960||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=37||LuSEE_PF_EVAL.srr(963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/963||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/968||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=128, width=37||LuSEE_PF_EVAL.srr(971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/971||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.complex4multiply_generic.rtl.||LuSEE_PF_EVAL.srr(973);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/973||Complex4Multiply_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.multiply_generic.rtl.||LuSEE_PF_EVAL.srr(974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/974||Multiply_generic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/5
Implementation;Synthesis||CD638||@W:Signal valid_s8 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(975);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/975||Multiply_generic.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/68
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_mb_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(978);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/978||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_2_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(979);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/979||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_3_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(980);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/980||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/981||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 69 to 67 of Complex4Add_multRes_im_reg_3(69 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/994||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_im_reg_3(69 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/995||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 69 to 67 of Complex4Add_multRes_re_reg_3(69 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/996||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_re_reg_3(69 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/997||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 68 to 67 of Complex4Add_prod1_im_reg_3(68 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/998||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 68 to 67 of Complex4Add_prod1_re_reg_3(68 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(999);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/999||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 68 to 67 of Complex4Add_prod2_im_reg_3(68 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1000);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1000||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 68 to 67 of Complex4Add_prod2_re_reg_3(68 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1001||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL265||@W:Removing unused bit 37 of Radix22ButterflyG1_btf2_im_reg_4(37 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1005);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1005||RADIX22FFT_SDF1_5.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_5.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 37 of Radix22ButterflyG1_btf2_re_reg_4(37 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1006||RADIX22FFT_SDF1_5.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_5.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 37 of Radix22ButterflyG1_btf1_im_reg_4(37 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1007);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1007||RADIX22FFT_SDF1_5.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_5.vhd'/linenumber/281
Implementation;Synthesis||CL265||@W:Removing unused bit 37 of Radix22ButterflyG1_btf1_re_reg_4(37 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1008);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1008||RADIX22FFT_SDF1_5.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_5.vhd'/linenumber/281
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_5.rtl.||LuSEE_PF_EVAL.srr(1010);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1010||RADIX22FFT_CTRL1_5.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_5.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1011);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1011||RADIX22FFT_CTRL1_5.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_5.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.twdlrom_5_1.rtl.||LuSEE_PF_EVAL.srr(1015);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1015||TWDLROM_5_1.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_5_1.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf2_4.rtl.||LuSEE_PF_EVAL.srr(1019);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1019||RADIX22FFT_SDF2_4.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_4 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1020||RADIX22FFT_SDF2_4.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/165
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_4 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1021);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1021||RADIX22FFT_SDF2_4.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_4 is bound to entity SDFCommutator4, architecture rtl.||LuSEE_PF_EVAL.srr(1022);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1022||RADIX22FFT_SDF2_4.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/191
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator4.rtl.||LuSEE_PF_EVAL.srr(1023);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1023||SDFCommutator4.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator4.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_4 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1024);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1024||SDFCommutator4.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator4.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_4 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1025);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1025||SDFCommutator4.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator4.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1026);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1026||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=36||LuSEE_PF_EVAL.srr(1029);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1029||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1034||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=256, width=36||LuSEE_PF_EVAL.srr(1037);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1037||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL260||@W:Pruning register bit 36 of Radix22ButterflyG2_btf1_im_reg(36 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1041);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1041||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 36 of Radix22ButterflyG2_btf2_im_reg(36 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1042);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1042||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 36 of Radix22ButterflyG2_btf2_re_reg(36 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1043||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 36 of Radix22ButterflyG2_btf1_re_reg(36 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1044);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1044||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_4.rtl.||LuSEE_PF_EVAL.srr(1046);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1046||RADIX22FFT_CTRL1_4.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_4.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1047);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1047||RADIX22FFT_CTRL1_4.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_4.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf1_3.rtl.||LuSEE_PF_EVAL.srr(1051);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1051||RADIX22FFT_SDF1_3.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_3.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_MUL4 is bound to entity Complex4Multiply_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1052);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1052||RADIX22FFT_SDF1_3.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_3.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_3 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1053);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1053||RADIX22FFT_SDF1_3.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_3.vhd'/linenumber/199
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_3 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1054);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1054||RADIX22FFT_SDF1_3.vhd(212);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_3.vhd'/linenumber/212
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_3 is bound to entity SDFCommutator3, architecture rtl.||LuSEE_PF_EVAL.srr(1055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1055||RADIX22FFT_SDF1_3.vhd(225);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_3.vhd'/linenumber/225
Implementation;Synthesis||CD638||@W:Signal din_3_vld_dly_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1056);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1056||RADIX22FFT_SDF1_3.vhd(175);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_3.vhd'/linenumber/175
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator3.rtl.||LuSEE_PF_EVAL.srr(1057);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1057||SDFCommutator3.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator3.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_3 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1058);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1058||SDFCommutator3.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator3.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_3 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1059);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1059||SDFCommutator3.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator3.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1060);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1060||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=35||LuSEE_PF_EVAL.srr(1063);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1063||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1068||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=512, width=35||LuSEE_PF_EVAL.srr(1071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1071||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.complex4multiply_generic.rtl.||LuSEE_PF_EVAL.srr(1073);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1073||Complex4Multiply_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/23
Implementation;Synthesis||CD630||@N: Synthesizing work.multiply_generic.rtl.||LuSEE_PF_EVAL.srr(1074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1074||Multiply_generic.vhd(5);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/5
Implementation;Synthesis||CD638||@W:Signal valid_s8 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1075||Multiply_generic.vhd(68);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/68
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_mb_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1078||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_2_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1079||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_3_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1080);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1080||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL169||@W:Pruning unused register p_mult.p_ma_lo_4_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1081);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1081||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL271||@W:Pruning unused bits 67 to 65 of Complex4Add_multRes_im_reg_3(67 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1094||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_im_reg_3(67 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1095);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1095||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 67 to 65 of Complex4Add_multRes_re_reg_3(67 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1096);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1096||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 29 to 0 of Complex4Add_multRes_re_reg_3(67 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1097||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 66 to 65 of Complex4Add_prod1_im_reg_3(66 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1098||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 66 to 65 of Complex4Add_prod1_re_reg_3(66 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1099||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 66 to 65 of Complex4Add_prod2_im_reg_3(66 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1100||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL271||@W:Pruning unused bits 66 to 65 of Complex4Add_prod2_re_reg_3(66 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1101||Complex4Multiply_generic.vhd(279);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/279
Implementation;Synthesis||CL265||@W:Removing unused bit 35 of Radix22ButterflyG1_btf2_im_reg_3(35 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1105||RADIX22FFT_SDF1_3.vhd(282);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_3.vhd'/linenumber/282
Implementation;Synthesis||CL265||@W:Removing unused bit 35 of Radix22ButterflyG1_btf2_re_reg_3(35 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1106||RADIX22FFT_SDF1_3.vhd(282);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_3.vhd'/linenumber/282
Implementation;Synthesis||CL265||@W:Removing unused bit 35 of Radix22ButterflyG1_btf1_im_reg_3(35 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1107);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1107||RADIX22FFT_SDF1_3.vhd(282);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_3.vhd'/linenumber/282
Implementation;Synthesis||CL265||@W:Removing unused bit 35 of Radix22ButterflyG1_btf1_re_reg_3(35 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1108);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1108||RADIX22FFT_SDF1_3.vhd(282);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_3.vhd'/linenumber/282
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_3.rtl.||LuSEE_PF_EVAL.srr(1110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1110||RADIX22FFT_CTRL1_3.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_3.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1111||RADIX22FFT_CTRL1_3.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_3.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.twdlrom_3_1.rtl.||LuSEE_PF_EVAL.srr(1115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1115||TWDLROM_3_1.vhd(24);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_3_1.vhd'/linenumber/24
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf2_2.rtl.||LuSEE_PF_EVAL.srr(1119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1119||RADIX22FFT_SDF2_2.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_2 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1120);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1120||RADIX22FFT_SDF2_2.vhd(165);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/165
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_2 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1121);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1121||RADIX22FFT_SDF2_2.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/178
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_2 is bound to entity SDFCommutator2, architecture rtl.||LuSEE_PF_EVAL.srr(1122);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1122||RADIX22FFT_SDF2_2.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/191
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator2.rtl.||LuSEE_PF_EVAL.srr(1123);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1123||SDFCommutator2.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator2.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_2 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1124);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1124||SDFCommutator2.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator2.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_2 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1125||SDFCommutator2.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator2.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1126);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1126||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=34||LuSEE_PF_EVAL.srr(1129);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1129||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1134);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1134||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=1024, width=34||LuSEE_PF_EVAL.srr(1137);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1137||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL260||@W:Pruning register bit 34 of Radix22ButterflyG2_btf1_im_reg(34 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1141||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 34 of Radix22ButterflyG2_btf2_im_reg(34 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1142||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 34 of Radix22ButterflyG2_btf2_re_reg(34 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1143||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 34 of Radix22ButterflyG2_btf1_re_reg(34 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1144||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_2.rtl.||LuSEE_PF_EVAL.srr(1146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1146||RADIX22FFT_CTRL1_2.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_2.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1147||RADIX22FFT_CTRL1_2.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_2.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_sdf1_1.rtl.||LuSEE_PF_EVAL.srr(1151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1151||RADIX22FFT_SDF1_1.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_im_0_1 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1152||RADIX22FFT_SDF1_1.vhd(153);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/153
Implementation;Synthesis||CD247||@N: Instance u_dataMEM_re_0_1_generic is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1153||RADIX22FFT_SDF1_1.vhd(166);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/166
Implementation;Synthesis||CD247||@N: Instance u_SDFCOMMUTATOR_1 is bound to entity SDFCommutator1, architecture rtl.||LuSEE_PF_EVAL.srr(1154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1154||RADIX22FFT_SDF1_1.vhd(179);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/179
Implementation;Synthesis||CD630||@N: Synthesizing work.sdfcommutator1.rtl.||LuSEE_PF_EVAL.srr(1155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1155||SDFCommutator1.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator1.vhd'/linenumber/23
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_re_0_1 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1156||SDFCommutator1.vhd(157);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator1.vhd'/linenumber/157
Implementation;Synthesis||CD247||@N: Instance u_dataXMEM_im_0_1 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1157||SDFCommutator1.vhd(170);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator1.vhd'/linenumber/170
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1158||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8, width=33||LuSEE_PF_EVAL.srr(1161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1161||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1166||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=2048, width=33||LuSEE_PF_EVAL.srr(1169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1169||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL265||@W:Removing unused bit 33 of Radix22ButterflyG1_btf2_im_reg_3(33 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1173||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL265||@W:Removing unused bit 33 of Radix22ButterflyG1_btf2_re_reg_3(33 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1174||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL265||@W:Removing unused bit 33 of Radix22ButterflyG1_btf1_im_reg_3(33 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1175||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL265||@W:Removing unused bit 33 of Radix22ButterflyG1_btf1_re_reg_3(33 downto 0). Either assign all bits or reduce the width of the signal.||LuSEE_PF_EVAL.srr(1176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1176||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CD630||@N: Synthesizing work.radix22fft_ctrl1_1.rtl.||LuSEE_PF_EVAL.srr(1178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1178||RADIX22FFT_CTRL1_1.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_1.vhd'/linenumber/23
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1179||RADIX22FFT_CTRL1_1.vhd(132);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_1.vhd'/linenumber/132
Implementation;Synthesis||CD630||@N: Synthesizing work.weight_fold_instance_1_fixpt.rtl.||LuSEE_PF_EVAL.srr(1189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1189||weight_fold_instance_1_fixpt.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/41
Implementation;Synthesis||CD247||@N: Instance u_buf_ram_generic is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1190||weight_fold_instance_1_fixpt.vhd(196);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/196
Implementation;Synthesis||CD247||@N: Instance u_buf_ram is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1191||weight_fold_instance_1_fixpt.vhd(209);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/209
Implementation;Synthesis||CD247||@N: Instance u_buf_ram_1 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1192||weight_fold_instance_1_fixpt.vhd(222);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/222
Implementation;Synthesis||CD247||@N: Instance u_buf_ram_2 is bound to entity SimpleDualPortRAM_generic, architecture rtl.||LuSEE_PF_EVAL.srr(1193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1193||weight_fold_instance_1_fixpt.vhd(235);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/235
Implementation;Synthesis||CD630||@N: Synthesizing work.simpledualportram_generic.rtl.||LuSEE_PF_EVAL.srr(1194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1194||SimpleDualPortRAM_generic.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/23
Implementation;Synthesis||CL134||@N: Found RAM ram, depth=8192, width=14||LuSEE_PF_EVAL.srr(1197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1197||SimpleDualPortRAM_generic.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/44
Implementation;Synthesis||CL169||@W:Pruning unused register tmp_14(13 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1201||weight_fold_instance_1_fixpt.vhd(411);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/411
Implementation;Synthesis||CL169||@W:Pruning unused register tmp_26(13 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1202||weight_fold_instance_1_fixpt.vhd(511);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/511
Implementation;Synthesis||CL169||@W:Pruning unused register tmp_38(13 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1203||weight_fold_instance_1_fixpt.vhd(623);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/623
Implementation;Synthesis||CL169||@W:Pruning unused register tmp_50(13 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1204||weight_fold_instance_1_fixpt.vhd(750);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/750
Implementation;Synthesis||CD630||@N: Synthesizing work.weight_streamer_fixpt.rtl.||LuSEE_PF_EVAL.srr(1206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1206||weight_streamer_fixpt.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_streamer_fixpt.vhd'/linenumber/47
Implementation;Synthesis||CL240||@W:Signal ce_out is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1209||weight_streamer_fixpt.vhd(51);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_streamer_fixpt.vhd'/linenumber/51
Implementation;Synthesis||CL252||@W:Bit 0 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1213||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 1 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1214||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 2 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1215);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1215||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 3 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1216);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1216||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 4 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1217);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1217||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 5 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1218);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1218||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 6 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1219||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 7 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1220);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1220||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 8 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1221);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1221||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 9 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1222||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 10 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1223);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1223||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 11 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1224);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1224||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 12 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1225||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 13 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1226||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 14 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1227||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 15 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1228||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 16 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1229||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 17 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1230||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 18 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1231||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 19 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1232||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 20 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1233||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 21 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1234||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 22 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1235||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 23 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1236||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 24 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1237||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 25 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1238||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 26 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1239||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 27 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1240||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 28 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1241||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 29 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1242||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 30 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1243||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 31 of signal pks_s1_2 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1244||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 0 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1245||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 1 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1246||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 2 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1247||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 3 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1248||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 4 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1249||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 5 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1250||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 6 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1251||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 7 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1252||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 8 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1253||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 9 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1254||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 10 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1255||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 11 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1256||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 12 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1257||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 13 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1258||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 14 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1259||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 15 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1260||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 16 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1261||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 17 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1262||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 18 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1263||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 19 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1264||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 20 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1265||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 21 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1266||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 22 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1267||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 23 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1268||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 24 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1269||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 25 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1270||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 26 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1271||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 27 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1272||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 28 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1273||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 29 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1274||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 30 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1275||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL252||@W:Bit 31 of signal pks_s1_3 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1276||spectrometer_fixpt.vhd(242);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/242
Implementation;Synthesis||CL169||@W:Pruning unused register AVG_DLYr_2(3 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1277||spectrometer_fixpt.vhd(268);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/268
Implementation;Synthesis||CL169||@W:Pruning unused register deinterlace_DLYr_2(3 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1278||spectrometer_fixpt.vhd(268);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/268
Implementation;Synthesis||CD630||@N: Synthesizing work.ads4245_cntl.architecture_ads4245_cntl.||LuSEE_PF_EVAL.srr(1280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1280||ADS4245_CNTL.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/27
Implementation;Synthesis||CD233||@N: Using sequential encoding for type adc_cntl_state_type.||LuSEE_PF_EVAL.srr(1281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1281||ADS4245_CNTL.vhd(106);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/106
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||LuSEE_PF_EVAL.srr(1282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1282||ADS4245_CNTL.vhd(162);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/162
Implementation;Synthesis||CG290||@W:Referenced variable reset is not in sensitivity list.||LuSEE_PF_EVAL.srr(1283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1283||ADS4245_CNTL.vhd(163);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/163
Implementation;Synthesis||CG296||@W:Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.||LuSEE_PF_EVAL.srr(1284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1284||ADS4245_CNTL.vhd(177);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/177
Implementation;Synthesis||CG290||@W:Referenced variable reset is not in sensitivity list.||LuSEE_PF_EVAL.srr(1285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1285||ADS4245_CNTL.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/178
Implementation;Synthesis||CG290||@W:Referenced variable adc_cntl_state is not in sensitivity list.||LuSEE_PF_EVAL.srr(1286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1286||ADS4245_CNTL.vhd(178);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/178
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1287||ADS4245_CNTL.vhd(229);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/229
Implementation;Synthesis||CD638||@W:Signal adc_sdout_net is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1288||ADS4245_CNTL.vhd(119);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/119
Implementation;Synthesis||CD630||@N: Synthesizing work.io_registers.behavior.||LuSEE_PF_EVAL.srr(1295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1295||IO_registers.vhd(23);liberoaction://cross_probe/hdl/file/'<project>\hdl\IO_registers.vhd'/linenumber/23
Implementation;Synthesis||CD638||@W:Signal wr_dly is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1296||IO_registers.vhd(149);liberoaction://cross_probe/hdl/file/'<project>\hdl\IO_registers.vhd'/linenumber/149
Implementation;Synthesis||CD638||@W:Signal version is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1297||IO_registers.vhd(150);liberoaction://cross_probe/hdl/file/'<project>\hdl\IO_registers.vhd'/linenumber/150
Implementation;Synthesis||CD638||@W:Signal date_o is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1298||IO_registers.vhd(151);liberoaction://cross_probe/hdl/file/'<project>\hdl\IO_registers.vhd'/linenumber/151
Implementation;Synthesis||CD638||@W:Signal time_o is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1299||IO_registers.vhd(152);liberoaction://cross_probe/hdl/file/'<project>\hdl\IO_registers.vhd'/linenumber/152
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_io.architecture_uart_io.||LuSEE_PF_EVAL.srr(1304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1304||UART_IO.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_IO.vhd'/linenumber/25
Implementation;Synthesis||CD638||@W:Signal start_s is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1305||UART_IO.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\hdl\UART_IO.vhd'/linenumber/64
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_reader.architecture_uart_reader.||LuSEE_PF_EVAL.srr(1306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1306||uart_reader.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/25
Implementation;Synthesis||CD231||@N: Using onehot encoding for type uart_state_type. For example, enumeration s_idle is mapped to "100000000000000000".||LuSEE_PF_EVAL.srr(1307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1307||uart_reader.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/82
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1308||uart_reader.vhd(255);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/255
Implementation;Synthesis||CD638||@W:Signal DATA_reg_11 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1309||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CD638||@W:Signal DATA_reg_10 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1310||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CD630||@N: Synthesizing work.uart_fifo.rtl.||LuSEE_PF_EVAL.srr(1311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1311||UART_FIFO.vhd(57);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO.vhd'/linenumber/57
Implementation;Synthesis||CD630||@N: Synthesizing corefifo_lib.uart_fifo_uart_fifo_0_corefifo.translated.||LuSEE_PF_EVAL.srr(1312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1312||COREFIFO.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/34
Implementation;Synthesis||CD638||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1313||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis||CD638||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1314||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis||CD638||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1315||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis||CD638||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1316||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis||CD638||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1317||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis||CD638||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1318||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis||CD638||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1319||COREFIFO.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/469
Implementation;Synthesis||CD638||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1320||COREFIFO.vhd(486);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/486
Implementation;Synthesis||CD638||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1321||COREFIFO.vhd(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/490
Implementation;Synthesis||CD638||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1322||COREFIFO.vhd(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/491
Implementation;Synthesis||CD638||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1323||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis||CD638||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1324||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis||CD638||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1325||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis||CD638||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1326);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1326||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/512
Implementation;Synthesis||CD638||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1327||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/513
Implementation;Synthesis||CD638||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1328||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis||CD638||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1329||COREFIFO.vhd(557);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/557
Implementation;Synthesis||CD638||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1330||COREFIFO.vhd(558);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/558
Implementation;Synthesis||CD638||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1331||COREFIFO.vhd(560);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/560
Implementation;Synthesis||CD638||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1332||COREFIFO.vhd(561);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/561
Implementation;Synthesis||CD638||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1333||COREFIFO.vhd(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/587
Implementation;Synthesis||CD638||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1334);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1334||COREFIFO.vhd(589);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/589
Implementation;Synthesis||CD638||@W:Signal reset_reg is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1335);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1335||COREFIFO.vhd(590);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/590
Implementation;Synthesis||CD638||@W:Signal reset_reg1 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1336||COREFIFO.vhd(591);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/591
Implementation;Synthesis||CD638||@W:Signal reset_rclk is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1337||COREFIFO.vhd(592);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/592
Implementation;Synthesis||CD638||@W:Signal reset_wclk is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1338||COREFIFO.vhd(593);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/593
Implementation;Synthesis||CD638||@W:Signal reset_syc_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1339||COREFIFO.vhd(594);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/594
Implementation;Synthesis||CD638||@W:Signal reset_syc_w is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1340||COREFIFO.vhd(595);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/595
Implementation;Synthesis||CD630||@N: Synthesizing corefifo_lib.uart_fifo_uart_fifo_0_ram_wrapper.generated.||LuSEE_PF_EVAL.srr(1341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1341||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/8
Implementation;Synthesis||CD630||@N: Synthesizing corefifo_lib.uart_fifo_uart_fifo_0_lsram_top.def_arch.||LuSEE_PF_EVAL.srr(1342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1342||UART_FIFO_UART_FIFO_0_LSRAM_top.vhd(8);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_LSRAM_top.vhd'/linenumber/8
Implementation;Synthesis||CL240||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1348);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1348||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/31
Implementation;Synthesis||CL240||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1349);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1349||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/30
Implementation;Synthesis||CL240||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1350||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis||CL240||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1351||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis||CD630||@N: Synthesizing corefifo_lib.uart_fifo_uart_fifo_0_corefifo_async.translated.||LuSEE_PF_EVAL.srr(1353);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1353||corefifo_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/33
Implementation;Synthesis||CD434||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1354||corefifo_async.vhd(782);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/782
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1355||corefifo_async.vhd(1001);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1001
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1356||corefifo_async.vhd(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1068
Implementation;Synthesis||CD638||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1357);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1357||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis||CD638||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1358);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1358||corefifo_async.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/194
Implementation;Synthesis||CD638||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1359||corefifo_async.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/199
Implementation;Synthesis||CD638||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1360);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1360||corefifo_async.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/202
Implementation;Synthesis||CD638||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1361);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1361||corefifo_async.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/203
Implementation;Synthesis||CD638||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1362);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1362||corefifo_async.vhd(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/221
Implementation;Synthesis||CD630||@N: Synthesizing corefifo_lib.uart_fifo_uart_fifo_0_corefifo_graytobinconv.translated.||LuSEE_PF_EVAL.srr(1363);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1363||corefifo_grayToBinConv.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/32
Implementation;Synthesis||CD434||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1364);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1364||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis||CD638||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1365||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis||CD630||@N: Synthesizing corefifo_lib.uart_fifo_uart_fifo_0_corefifo_nstagessync.translated.||LuSEE_PF_EVAL.srr(1369);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1369||corefifo_NstagesSync.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_NstagesSync.vhd'/linenumber/31
Implementation;Synthesis||CL240||@W:Signal re_top_p is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1375);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1375||corefifo_async.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/203
Implementation;Synthesis||CL240||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1376);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1376||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1377);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1377||corefifo_async.vhd(975);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/975
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft_4. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1378||corefifo_async.vhd(955);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/955
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_gray_fwft_3(10 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1379);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1379||corefifo_async.vhd(909);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/909
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_fwft_2(10 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1380);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1380||corefifo_async.vhd(909);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/909
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1381||corefifo_async.vhd(827);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/827
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1382);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1382||corefifo_async.vhd(827);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/827
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1383);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1383||corefifo_async.vhd(811);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/811
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1384||corefifo_async.vhd(811);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/811
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1385);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1385||corefifo_async.vhd(798);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/798
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2_fwft_3(10 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1386);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1386||corefifo_async.vhd(748);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/748
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||LuSEE_PF_EVAL.srr(1387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1387||corefifo_async.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/735
Implementation;Synthesis||CL168||@W:Removing instance Rd_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||LuSEE_PF_EVAL.srr(1388);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1388||corefifo_async.vhd(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/718
Implementation;Synthesis||CL111||@W:All reachable assignments to overflow_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1389);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1389||corefifo_async.vhd(1091);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1091
Implementation;Synthesis||CL111||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1390);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1390||corefifo_async.vhd(1076);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1076
Implementation;Synthesis||CL111||@W:All reachable assignments to underflow_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1391);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1391||corefifo_async.vhd(1023);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1023
Implementation;Synthesis||CL111||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1392);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1392||corefifo_async.vhd(1008);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1008
Implementation;Synthesis||CL169||@W:Pruning unused register rdcnt_r(10 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1393);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1393||corefifo_async.vhd(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/991
Implementation;Synthesis||CL169||@W:Pruning unused register wrcnt_r(10 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1394);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1394||corefifo_async.vhd(1058);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1058
Implementation;Synthesis||CL240||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1398);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1398||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis||CL240||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1399);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1399||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1400);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1400||COREFIFO.vhd(1454);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1454
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1401);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1401||COREFIFO.vhd(1440);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1440
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1402);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1402||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1403||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1404||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1405);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1405||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1406);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1406||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1407);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1407||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1408);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1408||COREFIFO.vhd(1341);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1341
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2_2(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1409||COREFIFO.vhd(1324);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1324
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r1_3(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1410||COREFIFO.vhd(1308);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1308
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r_pre_3(31 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1411);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1411||COREFIFO.vhd(1293);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1293
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r1_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1412);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1412||COREFIFO.vhd(1244);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1244
Implementation;Synthesis||CL169||@W:Pruning unused register AEMPTY1_r_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1413||COREFIFO.vhd(1244);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1244
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_scntr_ecc_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1414||COREFIFO.vhd(818);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/818
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_sync_ecc_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1415||COREFIFO.vhd(818);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/818
Implementation;Synthesis||CL169||@W:Pruning unused register DVLD_async_ecc_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1416||COREFIFO.vhd(818);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/818
Implementation;Synthesis||CL252||@W:Bit 0 of signal DATA_reg_11 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1423);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1423||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 1 of signal DATA_reg_11 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1424);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1424||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 2 of signal DATA_reg_11 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1425||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 3 of signal DATA_reg_11 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1426||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 4 of signal DATA_reg_11 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1427||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 5 of signal DATA_reg_11 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1428||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 6 of signal DATA_reg_11 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1429||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 7 of signal DATA_reg_11 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1430||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 0 of signal DATA_reg_10 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1431||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 1 of signal DATA_reg_10 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1432||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 2 of signal DATA_reg_10 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1433||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 3 of signal DATA_reg_10 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1434||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 4 of signal DATA_reg_10 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1435||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 5 of signal DATA_reg_10 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1436||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 6 of signal DATA_reg_10 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1437);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1437||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL252||@W:Bit 7 of signal DATA_reg_10 is floating -- simulation mismatch possible.||LuSEE_PF_EVAL.srr(1438);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1438||uart_reader.vhd(94);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/94
Implementation;Synthesis||CL271||@W:Pruning unused bits 7 to 0 of FF_Q_dly_4(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1439||uart_reader.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/143
Implementation;Synthesis||CD630||@N: Synthesizing work.coreuart_c0.rtl.||LuSEE_PF_EVAL.srr(1441);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1441||COREUART_C0.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0.vhd'/linenumber/35
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_coreuart.translated.||LuSEE_PF_EVAL.srr(1442);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1442||CoreUART.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/34
Implementation;Synthesis||CD434||@W:Signal rx_dout_reg in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1443);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1443||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD434||@W:Signal parity_err_xhdl1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1444);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1444||CoreUART.vhd(265);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/265
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1445||CoreUART.vhd(392);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/392
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1446);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1446||CoreUART.vhd(450);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/450
Implementation;Synthesis||CD630||@N: Synthesizing coreuart_lib.coreuart_c0_coreuart_c0_0_rx_async.translated.||LuSEE_PF_EVAL.srr(1447);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1447||Rx_async.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/33
Implementation;Synthesis||CD233||@N: Using sequential encoding for type receive_states.||LuSEE_PF_EVAL.srr(1448);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1448||Rx_async.vhd(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/64
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1449);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1449||Rx_async.vhd(233);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/233
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1450);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1450||Rx_async.vhd(253);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/253
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1451||Rx_async.vhd(256);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/256
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1452);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1452||Rx_async.vhd(318);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/318
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1453);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1453||Rx_async.vhd(423);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/423
Implementation;Synthesis||CL177||@W:Sharing sequential element clear_framing_error_en_i and merging clear_parity_en_xhdl3. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(1456);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1456||Rx_async.vhd(443);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/443
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1460);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1460||Tx_async.vhd(311);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/311
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1463||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1465||Clock_gen.vhd(109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/109
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1466||Clock_gen.vhd(122);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/122
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1467||Clock_gen.vhd(135);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/135
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1468||Clock_gen.vhd(148);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/148
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1469||Clock_gen.vhd(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/161
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1470||Clock_gen.vhd(174);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/174
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1471||Clock_gen.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/187
Implementation;Synthesis||CD604||@N: OTHERS clause is not synthesized.||LuSEE_PF_EVAL.srr(1472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1472||Clock_gen.vhd(198);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/198
Implementation;Synthesis||CL169||@W:Pruning unused register overflow_reg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1478||CoreUART.vhd(439);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/439
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_empty_5. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1479||CoreUART.vhd(414);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/414
Implementation;Synthesis||CL169||@W:Pruning unused register rx_dout_reg_5(7 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1480||CoreUART.vhd(399);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/399
Implementation;Synthesis||CL169||@W:Pruning unused register rx_state_4(1 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1481);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1481||CoreUART.vhd(367);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/367
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg0_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1482);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1482||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/350
Implementation;Synthesis||CL169||@W:Pruning unused register clear_framing_error_reg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1483||CoreUART.vhd(350);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/350
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg0_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1484);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1484||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register clear_parity_reg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1485);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1485||CoreUART.vhd(333);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/333
Implementation;Synthesis||CL169||@W:Pruning unused register fifo_write_tx_4. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1486||CoreUART.vhd(245);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\CoreUART.vhd'/linenumber/245
Implementation;Synthesis||CD638||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1494);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1494||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis||CD638||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1495);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1495||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis||CD638||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1496);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1496||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis||CD638||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1497);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1497||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis||CD638||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1498||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis||CD638||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1499||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis||CD638||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1500||COREFIFO.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/469
Implementation;Synthesis||CD638||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1501||COREFIFO.vhd(486);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/486
Implementation;Synthesis||CD638||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1502);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1502||COREFIFO.vhd(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/490
Implementation;Synthesis||CD638||@W:Signal aempty2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1503);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1503||COREFIFO.vhd(491);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/491
Implementation;Synthesis||CD638||@W:Signal dvld_xhdl10_scntr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1504||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis||CD638||@W:Signal dvld_xhdl10_sync is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1505||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis||CD638||@W:Signal fwft_dvld is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1506||COREFIFO.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/503
Implementation;Synthesis||CD638||@W:Signal int_memrd_sig1 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1507);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1507||COREFIFO.vhd(512);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/512
Implementation;Synthesis||CD638||@W:Signal int_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1508);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1508||COREFIFO.vhd(513);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/513
Implementation;Synthesis||CD638||@W:Signal ext_memrd_sig2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1509||COREFIFO.vhd(526);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/526
Implementation;Synthesis||CD638||@W:Signal aresetn is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1510);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1510||COREFIFO.vhd(557);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/557
Implementation;Synthesis||CD638||@W:Signal sresetn is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1511);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1511||COREFIFO.vhd(558);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/558
Implementation;Synthesis||CD638||@W:Signal fifo_rd_en is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1512);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1512||COREFIFO.vhd(560);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/560
Implementation;Synthesis||CD638||@W:Signal fwft_reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1513);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1513||COREFIFO.vhd(561);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/561
Implementation;Synthesis||CD638||@W:Signal sb_correct_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1514);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1514||COREFIFO.vhd(587);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/587
Implementation;Synthesis||CD638||@W:Signal db_detect_xhdl2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1515||COREFIFO.vhd(589);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/589
Implementation;Synthesis||CD638||@W:Signal reset_reg is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1516);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1516||COREFIFO.vhd(590);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/590
Implementation;Synthesis||CD638||@W:Signal reset_reg1 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1517);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1517||COREFIFO.vhd(591);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/591
Implementation;Synthesis||CD638||@W:Signal reset_rclk is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1518);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1518||COREFIFO.vhd(592);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/592
Implementation;Synthesis||CD638||@W:Signal reset_wclk is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1519);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1519||COREFIFO.vhd(593);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/593
Implementation;Synthesis||CD638||@W:Signal reset_syc_r is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1520);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1520||COREFIFO.vhd(594);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/594
Implementation;Synthesis||CD638||@W:Signal reset_syc_w is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1521||COREFIFO.vhd(595);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/595
Implementation;Synthesis||CL240||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1527);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1527||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'/linenumber/31
Implementation;Synthesis||CL240||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1528||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'/linenumber/30
Implementation;Synthesis||CL240||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1529);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1529||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis||CL240||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1530);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1530||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis||CD434||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1532||corefifo_async.vhd(782);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/782
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1533);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1533||corefifo_async.vhd(1001);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1001
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1534||corefifo_async.vhd(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1068
Implementation;Synthesis||CD638||@W:Signal almostemptyi_fwft is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1535);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1535||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis||CD638||@W:Signal temp_xhdl15 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1536);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1536||corefifo_async.vhd(194);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/194
Implementation;Synthesis||CD638||@W:Signal temp_xhdl20 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1537||corefifo_async.vhd(199);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/199
Implementation;Synthesis||CD638||@W:Signal temp_xhdl22_top is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1538||corefifo_async.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/202
Implementation;Synthesis||CD638||@W:Signal re_top_p is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1539||corefifo_async.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/203
Implementation;Synthesis||CD638||@W:Signal neg_reset is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1540);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1540||corefifo_async.vhd(221);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/221
Implementation;Synthesis||CD434||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1541);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1541||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis||CD638||@W:Signal i is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1542);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1542||corefifo_grayToBinConv.vhd(59);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/59
Implementation;Synthesis||CL240||@W:Signal re_top_p is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1551||corefifo_async.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/203
Implementation;Synthesis||CL240||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1552||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis||CL169||@W:Pruning unused register aempty_r_fwft_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1553||corefifo_async.vhd(975);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/975
Implementation;Synthesis||CL169||@W:Pruning unused register empty_r_fwft_4. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1554||corefifo_async.vhd(955);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/955
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_gray_fwft_3(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1555);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1555||corefifo_async.vhd(909);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/909
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_fwft_2(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1556);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1556||corefifo_async.vhd(909);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/909
Implementation;Synthesis||CL169||@W:Pruning unused register we_p_r_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1557||corefifo_async.vhd(827);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/827
Implementation;Synthesis||CL169||@W:Pruning unused register full_reg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1558||corefifo_async.vhd(827);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/827
Implementation;Synthesis||CL169||@W:Pruning unused register empty_reg_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1559||corefifo_async.vhd(811);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/811
Implementation;Synthesis||CL169||@W:Pruning unused register dvld_r2_2. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1560||corefifo_async.vhd(811);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/811
Implementation;Synthesis||CL169||@W:Pruning unused register re_p_d1_4. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1561||corefifo_async.vhd(798);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/798
Implementation;Synthesis||CL169||@W:Pruning unused register rptr_bin_sync2_fwft_3(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1562||corefifo_async.vhd(748);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/748
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||LuSEE_PF_EVAL.srr(1563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1563||corefifo_async.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/735
Implementation;Synthesis||CL168||@W:Removing instance Rd_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||LuSEE_PF_EVAL.srr(1564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1564||corefifo_async.vhd(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/718
Implementation;Synthesis||CL111||@W:All reachable assignments to overflow_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1565||corefifo_async.vhd(1091);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1091
Implementation;Synthesis||CL111||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1566||corefifo_async.vhd(1076);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1076
Implementation;Synthesis||CL111||@W:All reachable assignments to underflow_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1567);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1567||corefifo_async.vhd(1023);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1023
Implementation;Synthesis||CL111||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1568);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1568||corefifo_async.vhd(1008);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1008
Implementation;Synthesis||CL169||@W:Pruning unused register rdcnt_r(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1569||corefifo_async.vhd(991);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/991
Implementation;Synthesis||CL169||@W:Pruning unused register wrcnt_r(16 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1570||corefifo_async.vhd(1058);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1058
Implementation;Synthesis||CL240||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1574||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis||CL240||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1575||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r1_2(13 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1576||COREFIFO.vhd(1454);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1454
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_ext_r_2(13 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1577||COREFIFO.vhd(1440);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1440
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d3_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1578||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register re_pulse_d2_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1579||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d3_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1580);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1580||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register RE_d2_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1581);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1581||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d3_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1582);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1582||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register REN_d2_3. Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1583);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1583||COREFIFO.vhd(1356);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1356
Implementation;Synthesis||CL169||@W:Pruning unused register fwft_Q_r_2(13 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1584||COREFIFO.vhd(1341);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1341
Implementation;Synthesis||CL169||@W:Pruning unused register RDATA_r2_2(13 downto 0). Make sure that there are no unused intermediate registers.||LuSEE_PF_EVAL.srr(1585);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1585||COREFIFO.vhd(1324);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1324
Implementation;Synthesis||CD638||@W:Signal reg_valid is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1592);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1592||COREFIFO.vhd(456);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/456
Implementation;Synthesis||CD638||@W:Signal reg_rd is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1593);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1593||COREFIFO.vhd(457);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/457
Implementation;Synthesis||CD638||@W:Signal fwft_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1594);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1594||COREFIFO.vhd(460);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/460
Implementation;Synthesis||CD638||@W:Signal pf_dvld is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1595);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1595||COREFIFO.vhd(461);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/461
Implementation;Synthesis||CD638||@W:Signal pf_memraddr is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1596||COREFIFO.vhd(462);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/462
Implementation;Synthesis||CD638||@W:Signal pf_q is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1597||COREFIFO.vhd(466);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/466
Implementation;Synthesis||CD638||@W:Signal fwft_q is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1598);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1598||COREFIFO.vhd(469);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/469
Implementation;Synthesis||CD638||@W:Signal xhdl_122 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1599);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1599||COREFIFO.vhd(486);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/486
Implementation;Synthesis||CD638||@W:Signal empty2 is undriven. Either assign the signal a value or remove the signal declaration.||LuSEE_PF_EVAL.srr(1600);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1600||COREFIFO.vhd(490);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/490
Implementation;Synthesis||CL240||@W:Signal B_DB_DETECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1608||COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'/linenumber/31
Implementation;Synthesis||CL240||@W:Signal A_DB_DETECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1609||COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'/linenumber/30
Implementation;Synthesis||CL240||@W:Signal B_SB_CORRECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1610||COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'/linenumber/29
Implementation;Synthesis||CL240||@W:Signal A_SB_CORRECT is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1611||COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'/linenumber/28
Implementation;Synthesis||CD434||@W:Signal wptr_bin_sync2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1613||corefifo_async.vhd(782);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/782
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1614||corefifo_async.vhd(1001);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1001
Implementation;Synthesis||CD364||@N: Removing redundant assignment.||LuSEE_PF_EVAL.srr(1615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1615||corefifo_async.vhd(1068);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1068
Implementation;Synthesis||CD434||@W:Signal i in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.||LuSEE_PF_EVAL.srr(1616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1616||corefifo_grayToBinConv.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_grayToBinConv.vhd'/linenumber/73
Implementation;Synthesis||CL240||@W:Signal re_top_p is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1625);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1625||corefifo_async.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/203
Implementation;Synthesis||CL240||@W:Signal almostemptyi_fwft is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1626);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1626||corefifo_async.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/191
Implementation;Synthesis||CL168||@W:Removing instance Rd_grayToBinConv_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||LuSEE_PF_EVAL.srr(1627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1627||corefifo_async.vhd(735);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/735
Implementation;Synthesis||CL168||@W:Removing instance Rd_NstagesSync_fwft because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.||LuSEE_PF_EVAL.srr(1628);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1628||corefifo_async.vhd(718);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/718
Implementation;Synthesis||CL111||@W:All reachable assignments to overflow_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1629);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1629||corefifo_async.vhd(1091);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1091
Implementation;Synthesis||CL111||@W:All reachable assignments to wack_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1630);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1630||corefifo_async.vhd(1076);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1076
Implementation;Synthesis||CL111||@W:All reachable assignments to underflow_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1631);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1631||corefifo_async.vhd(1023);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1023
Implementation;Synthesis||CL111||@W:All reachable assignments to dvld_r are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.||LuSEE_PF_EVAL.srr(1632);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1632||corefifo_async.vhd(1008);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1008
Implementation;Synthesis||CL240||@W:Signal DVLD_xhdl10_sync is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1636);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1636||COREFIFO.vhd(501);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/501
Implementation;Synthesis||CL240||@W:Signal DVLD_xhdl10_scntr is floating; a simulation mismatch is possible.||LuSEE_PF_EVAL.srr(1637);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1637||COREFIFO.vhd(500);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/500
Implementation;Synthesis||CL135||@N: Found sequential shift dff with address depth of 16 words and data bit width of 1.||LuSEE_PF_EVAL.srr(1665);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1665||corereset_pf.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.vhd'/linenumber/58
Implementation;Synthesis||CL279||@W:Pruning register bits 15 to 10 of counter(15 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1674);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1674||LED_DIMMER_s.vhd(108);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_DIMMER_s.vhd'/linenumber/108
Implementation;Synthesis||CL279||@W:Pruning register bits 7 to 4 of CLK_GEN(7 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1675);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1675||LED_DIMMER_s.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_DIMMER_s.vhd'/linenumber/70
Implementation;Synthesis||CL159||@N: Input re_top is unused.||LuSEE_PF_EVAL.srr(1684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1684||corefifo_async.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/87
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||LuSEE_PF_EVAL.srr(1689);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1689||COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'/linenumber/25
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||LuSEE_PF_EVAL.srr(1690);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1690||COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||LuSEE_PF_EVAL.srr(1693);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1693||COREFIFO.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||LuSEE_PF_EVAL.srr(1694);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1694||COREFIFO.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/115
Implementation;Synthesis||CL159||@N: Input re_top is unused.||LuSEE_PF_EVAL.srr(1703);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1703||corefifo_async.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/87
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||LuSEE_PF_EVAL.srr(1708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1708||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'/linenumber/25
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||LuSEE_PF_EVAL.srr(1709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1709||COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||LuSEE_PF_EVAL.srr(1712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1712||COREFIFO.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||LuSEE_PF_EVAL.srr(1713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1713||COREFIFO.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/115
Implementation;Synthesis||CL246||@W:Input port bits 31 to 16 of num_samples(31 downto 0) are unused. Assign logic for all port bits or change the input port size.||LuSEE_PF_EVAL.srr(1718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1718||ADC_UART_RDOUT.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/47
Implementation;Synthesis||CL159||@N: Input ce_out is unused.||LuSEE_PF_EVAL.srr(1719);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1719||ADC_UART_RDOUT.vhd(41);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/41
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register xmit_state.||LuSEE_PF_EVAL.srr(1724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1724||Tx_async.vhd(134);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/134
Implementation;Synthesis||CL159||@N: Input tx_dout_reg is unused.||LuSEE_PF_EVAL.srr(1733);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1733||Tx_async.vhd(45);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/45
Implementation;Synthesis||CL159||@N: Input fifo_empty is unused.||LuSEE_PF_EVAL.srr(1734);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1734||Tx_async.vhd(46);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/46
Implementation;Synthesis||CL159||@N: Input fifo_full is unused.||LuSEE_PF_EVAL.srr(1735);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1735||Tx_async.vhd(47);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Tx_async.vhd'/linenumber/47
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rx_state.||LuSEE_PF_EVAL.srr(1738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1738||Rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/264
Implementation;Synthesis||CL159||@N: Input re_top is unused.||LuSEE_PF_EVAL.srr(1755);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1755||corefifo_async.vhd(87);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/87
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||LuSEE_PF_EVAL.srr(1760);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1760||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/25
Implementation;Synthesis||CL159||@N: Input CLOCK is unused.||LuSEE_PF_EVAL.srr(1761);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1761||UART_FIFO_UART_FIFO_0_ram_wrapper.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\UART_FIFO_UART_FIFO_0_ram_wrapper.vhd'/linenumber/26
Implementation;Synthesis||CL159||@N: Input RESET_N is unused.||LuSEE_PF_EVAL.srr(1764);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1764||COREFIFO.vhd(82);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/82
Implementation;Synthesis||CL159||@N: Input MEMRD is unused.||LuSEE_PF_EVAL.srr(1765);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1765||COREFIFO.vhd(115);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/115
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register uart_wr_state.||LuSEE_PF_EVAL.srr(1770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1770||uart_reader.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/143
Implementation;Synthesis||CL159||@N: Input FRAMING_ERR is unused.||LuSEE_PF_EVAL.srr(1791);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1791||uart_reader.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/32
Implementation;Synthesis||CL159||@N: Input OVERFLOW is unused.||LuSEE_PF_EVAL.srr(1792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1792||uart_reader.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/33
Implementation;Synthesis||CL159||@N: Input PARITY_ERR is unused.||LuSEE_PF_EVAL.srr(1793);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1793||uart_reader.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/34
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of wr_address(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||LuSEE_PF_EVAL.srr(1798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1798||IO_registers.vhd(31);liberoaction://cross_probe/hdl/file/'<project>\hdl\IO_registers.vhd'/linenumber/31
Implementation;Synthesis||CL246||@W:Input port bits 15 to 12 of rd_address(15 downto 0) are unused. Assign logic for all port bits or change the input port size.||LuSEE_PF_EVAL.srr(1799);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1799||IO_registers.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\IO_registers.vhd'/linenumber/32
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register ADC_Cntl_state.||LuSEE_PF_EVAL.srr(1804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1804||ADS4245_CNTL.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/191
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of INDEX(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1813);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1813||weight_streamer_fixpt.vhd(4190);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_streamer_fixpt.vhd'/linenumber/4190
Implementation;Synthesis||CL159||@N: Input clk_enable is unused.||LuSEE_PF_EVAL.srr(1814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1814||weight_streamer_fixpt.vhd(50);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_streamer_fixpt.vhd'/linenumber/50
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(1817);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1817||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of bndx_1(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1820||weight_fold_instance_1_fixpt.vhd(304);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/304
Implementation;Synthesis||CL260||@W:Pruning register bit 12 of ndx_2(12 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1821);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1821||weight_fold_instance_1_fixpt.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/264
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(1824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1824||RADIX22FFT_CTRL1_1.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_1.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(1830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1830||RADIX22FFT_CTRL1_1.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_1.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(1836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1836||RADIX22FFT_CTRL1_1.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_1.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(1843);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1843||RADIX22FFT_CTRL1_1.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_1.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(1846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1846||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(1849);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1849||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(1852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1852||SDFCommutator1.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator1.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(1860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1860||SDFCommutator1.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator1.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(1868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1868||SDFCommutator1.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator1.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input din_1_vld_dly is unused.||LuSEE_PF_EVAL.srr(1874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1874||SDFCommutator1.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator1.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(1875);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1875||SDFCommutator1.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator1.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift xf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(1878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1878||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL135||@N: Found sequential shift btf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(1879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1879||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of dinXTwdl_im(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1880||RADIX22FFT_SDF1_1.vhd(227);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/227
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of dinXTwdl_re(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1881||RADIX22FFT_SDF1_1.vhd(211);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/211
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of Radix22ButterflyG1_dinXtwdl_re_dly1(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1882||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of Radix22ButterflyG1_dinXtwdl_im_dly1(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1883||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of Radix22ButterflyG1_dinXtwdl_re_dly2(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1884||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of Radix22ButterflyG1_dinXtwdl_im_dly2(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1885||RADIX22FFT_SDF1_1.vhd(268);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/268
Implementation;Synthesis||CL159||@N: Input twdl_1_1_re is unused.||LuSEE_PF_EVAL.srr(1886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1886||RADIX22FFT_SDF1_1.vhd(32);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/32
Implementation;Synthesis||CL159||@N: Input twdl_1_1_im is unused.||LuSEE_PF_EVAL.srr(1887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1887||RADIX22FFT_SDF1_1.vhd(33);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/33
Implementation;Synthesis||CL159||@N: Input twdl_1_1_vld is unused.||LuSEE_PF_EVAL.srr(1888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1888||RADIX22FFT_SDF1_1.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_1.vhd'/linenumber/34
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(1891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1891||RADIX22FFT_CTRL1_2.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_2.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(1897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1897||RADIX22FFT_CTRL1_2.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_2.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(1903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1903||RADIX22FFT_CTRL1_2.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_2.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(1910);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1910||RADIX22FFT_CTRL1_2.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_2.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(1913);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1913||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(1916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1916||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(1919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1919||SDFCommutator2.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator2.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(1927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1927||SDFCommutator2.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator2.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(1935);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1935||SDFCommutator2.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator2.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input dout_1_1_vld is unused.||LuSEE_PF_EVAL.srr(1941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1941||SDFCommutator2.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator2.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(1942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1942||SDFCommutator2.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator2.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_x_vld_dly with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(1945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1945||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_procEnb_dly2 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(1946);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1946||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 33 of Radix22ButterflyG2_din_re_dly(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1947);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1947||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 33 of Radix22ButterflyG2_din_im_dly(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1948);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1948||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 33 of Radix22ButterflyG2_dinXTwdl_re_dly1(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1949);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1949||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 33 of Radix22ButterflyG2_dinXTwdl_im_dly1(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1950);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1950||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 33 of Radix22ButterflyG2_dinXTwdl_re_dly2(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1951);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1951||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 33 of Radix22ButterflyG2_dinXTwdl_im_dly2(33 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(1952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1952||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_im_dly and merging Radix22ButterflyG2_dinXTwdl_im_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(1953);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1953||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_re_dly and merging Radix22ButterflyG2_dinXTwdl_re_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(1954);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1954||RADIX22FFT_SDF2_2.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_2.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift twdl_3 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(1957);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1957||TWDLROM_3_1.vhd(630);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_3_1.vhd'/linenumber/630
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(1958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1958||TWDLROM_3_1.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_3_1.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(1959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1959||TWDLROM_3_1.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_3_1.vhd'/linenumber/29
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(1962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1962||RADIX22FFT_CTRL1_3.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_3.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(1968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1968||RADIX22FFT_CTRL1_3.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_3.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(1974);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1974||RADIX22FFT_CTRL1_3.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_3.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(1981);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1981||RADIX22FFT_CTRL1_3.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_3.vhd'/linenumber/29
Implementation;Synthesis||CL135||@N: Found sequential shift p_m1 with address depth of 5 words and data bit width of 17.||LuSEE_PF_EVAL.srr(1984);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1984||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_m3 with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(1985);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1985||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_mid with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(1986);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1986||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_hi with address depth of 4 words and data bit width of 1.||LuSEE_PF_EVAL.srr(1987);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1987||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_mb_mid with address depth of 3 words and data bit width of 15.||LuSEE_PF_EVAL.srr(1988);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1988||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift valid_out with address depth of 8 words and data bit width of 1.||LuSEE_PF_EVAL.srr(1989);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1989||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(34) is always 0.||LuSEE_PF_EVAL.srr(1990);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1990||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(35) is always 0.||LuSEE_PF_EVAL.srr(1991);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1991||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(34) is always 0.||LuSEE_PF_EVAL.srr(1992);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1992||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(35) is always 0.||LuSEE_PF_EVAL.srr(1993);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1993||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p3(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1994);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1994||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1995);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1995||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(35) is always 0.||LuSEE_PF_EVAL.srr(1996);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1996||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(34) is always 0.||LuSEE_PF_EVAL.srr(1997);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1997||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_m1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(1998);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/1998||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift vld_out_s3 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2001);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2001||Complex4Multiply_generic.vhd(260);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/260
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2002);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2002||Complex4Multiply_generic.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2003);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2003||Complex4Multiply_generic.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/35
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2006);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2006||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2009);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2009||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2012);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2012||SDFCommutator3.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator3.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2020);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2020||SDFCommutator3.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator3.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(2028);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2028||SDFCommutator3.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator3.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input din_3_vld_dly is unused.||LuSEE_PF_EVAL.srr(2034);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2034||SDFCommutator3.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator3.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2035);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2035||SDFCommutator3.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator3.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift xf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2038);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2038||RADIX22FFT_SDF1_3.vhd(282);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_3.vhd'/linenumber/282
Implementation;Synthesis||CL135||@N: Found sequential shift btf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2039);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2039||RADIX22FFT_SDF1_3.vhd(282);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_3.vhd'/linenumber/282
Implementation;Synthesis||CL159||@N: Input twdl_3_1_vld is unused.||LuSEE_PF_EVAL.srr(2040);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2040||RADIX22FFT_SDF1_3.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_3.vhd'/linenumber/34
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2043);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2043||RADIX22FFT_CTRL1_4.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_4.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2049);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2049||RADIX22FFT_CTRL1_4.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_4.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2055);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2055||RADIX22FFT_CTRL1_4.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_4.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2062);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2062||RADIX22FFT_CTRL1_4.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_4.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2065);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2065||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2068||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2071);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2071||SDFCommutator4.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator4.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2079);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2079||SDFCommutator4.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator4.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(2087);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2087||SDFCommutator4.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator4.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input dout_3_1_vld is unused.||LuSEE_PF_EVAL.srr(2093);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2093||SDFCommutator4.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator4.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2094);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2094||SDFCommutator4.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator4.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_x_vld_dly with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2097);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2097||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_procEnb_dly2 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2098);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2098||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 35 of Radix22ButterflyG2_din_re_dly(35 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2099);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2099||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 35 of Radix22ButterflyG2_din_im_dly(35 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2100);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2100||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 35 of Radix22ButterflyG2_dinXTwdl_re_dly1(35 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2101);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2101||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 35 of Radix22ButterflyG2_dinXTwdl_im_dly1(35 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2102);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2102||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 35 of Radix22ButterflyG2_dinXTwdl_re_dly2(35 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2103);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2103||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 35 of Radix22ButterflyG2_dinXTwdl_im_dly2(35 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2104);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2104||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_im_dly and merging Radix22ButterflyG2_dinXTwdl_im_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2105);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2105||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_re_dly and merging Radix22ButterflyG2_dinXTwdl_re_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2106);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2106||RADIX22FFT_SDF2_4.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_4.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift twdl_5 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2109);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2109||TWDLROM_5_1.vhd(630);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_5_1.vhd'/linenumber/630
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of Radix22TwdlMapping_cnt(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2110);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2110||TWDLROM_5_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_5_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(1) is always 0.||LuSEE_PF_EVAL.srr(2111);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2111||TWDLROM_5_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_5_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(0) is always 0.||LuSEE_PF_EVAL.srr(2112);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2112||TWDLROM_5_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_5_1.vhd'/linenumber/359
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of Radix22TwdlMapping_twdlAddrMap(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2113);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2113||TWDLROM_5_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_5_1.vhd'/linenumber/359
Implementation;Synthesis||CL279||@W:Pruning register bits 1 to 0 of Radix22TwdlMapping_twdlAddr_raw(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2114);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2114||TWDLROM_5_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_5_1.vhd'/linenumber/359
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2115);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2115||TWDLROM_5_1.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_5_1.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2116);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2116||TWDLROM_5_1.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_5_1.vhd'/linenumber/29
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2119);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2119||RADIX22FFT_CTRL1_5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_5.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2125);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2125||RADIX22FFT_CTRL1_5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_5.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2131);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2131||RADIX22FFT_CTRL1_5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_5.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2138);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2138||RADIX22FFT_CTRL1_5.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_5.vhd'/linenumber/29
Implementation;Synthesis||CL135||@N: Found sequential shift p_m1 with address depth of 5 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2141);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2141||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_m3 with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2142);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2142||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_mid with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2143);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2143||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_hi with address depth of 4 words and data bit width of 3.||LuSEE_PF_EVAL.srr(2144);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2144||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_mb_mid with address depth of 3 words and data bit width of 15.||LuSEE_PF_EVAL.srr(2145);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2145||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift valid_out with address depth of 8 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2146);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2146||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(34) is always 0.||LuSEE_PF_EVAL.srr(2147);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2147||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(35) is always 0.||LuSEE_PF_EVAL.srr(2148);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2148||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(34) is always 0.||LuSEE_PF_EVAL.srr(2149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2149||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(35) is always 0.||LuSEE_PF_EVAL.srr(2150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2150||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p3(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2151||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2152||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(35) is always 0.||LuSEE_PF_EVAL.srr(2153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2153||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(34) is always 0.||LuSEE_PF_EVAL.srr(2154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2154||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_m1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2155||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift vld_out_s3 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2158||Complex4Multiply_generic.vhd(260);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/260
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2159||Complex4Multiply_generic.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2160||Complex4Multiply_generic.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/35
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2163||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2166||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2169||SDFCommutator5.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator5.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2177||SDFCommutator5.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator5.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(2185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2185||SDFCommutator5.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator5.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input din_5_vld_dly is unused.||LuSEE_PF_EVAL.srr(2191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2191||SDFCommutator5.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator5.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2192||SDFCommutator5.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator5.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift xf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2195||RADIX22FFT_SDF1_5.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_5.vhd'/linenumber/281
Implementation;Synthesis||CL135||@N: Found sequential shift btf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2196||RADIX22FFT_SDF1_5.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_5.vhd'/linenumber/281
Implementation;Synthesis||CL159||@N: Input twdl_5_1_vld is unused.||LuSEE_PF_EVAL.srr(2197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2197||RADIX22FFT_SDF1_5.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_5.vhd'/linenumber/34
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2200||RADIX22FFT_CTRL1_6.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_6.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2206||RADIX22FFT_CTRL1_6.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_6.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2212||RADIX22FFT_CTRL1_6.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_6.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2219);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2219||RADIX22FFT_CTRL1_6.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_6.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2222);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2222||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2225||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2228||SDFCommutator6.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator6.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2236||SDFCommutator6.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator6.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(2244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2244||SDFCommutator6.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator6.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input dout_5_1_vld is unused.||LuSEE_PF_EVAL.srr(2250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2250||SDFCommutator6.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator6.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2251||SDFCommutator6.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator6.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_x_vld_dly with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2254||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_procEnb_dly2 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2255||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 37 of Radix22ButterflyG2_din_re_dly(37 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2256||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 37 of Radix22ButterflyG2_din_im_dly(37 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2257||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 37 of Radix22ButterflyG2_dinXTwdl_re_dly1(37 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2258||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 37 of Radix22ButterflyG2_dinXTwdl_im_dly1(37 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2259||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 37 of Radix22ButterflyG2_dinXTwdl_re_dly2(37 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2260||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 37 of Radix22ButterflyG2_dinXTwdl_im_dly2(37 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2261||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_im_dly and merging Radix22ButterflyG2_dinXTwdl_im_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2262||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_re_dly and merging Radix22ButterflyG2_dinXTwdl_re_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2263||RADIX22FFT_SDF2_6.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_6.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift twdl_7 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2266||TWDLROM_7_1.vhd(630);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_7_1.vhd'/linenumber/630
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of Radix22TwdlMapping_cnt(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2267||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(3) is always 0.||LuSEE_PF_EVAL.srr(2268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2268||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(2) is always 0.||LuSEE_PF_EVAL.srr(2269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2269||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(1) is always 0.||LuSEE_PF_EVAL.srr(2270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2270||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(0) is always 0.||LuSEE_PF_EVAL.srr(2271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2271||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of Radix22TwdlMapping_twdlAddrMap(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2272||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL279||@W:Pruning register bits 3 to 0 of Radix22TwdlMapping_twdlAddr_raw(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2273||TWDLROM_7_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_7_1.vhd'/linenumber/359
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2274||TWDLROM_7_1.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_7_1.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2275||TWDLROM_7_1.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_7_1.vhd'/linenumber/29
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2278||RADIX22FFT_CTRL1_7.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_7.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2284||RADIX22FFT_CTRL1_7.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_7.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2290||RADIX22FFT_CTRL1_7.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_7.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2297||RADIX22FFT_CTRL1_7.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_7.vhd'/linenumber/29
Implementation;Synthesis||CL135||@N: Found sequential shift p_m1 with address depth of 5 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2300||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_m3 with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2301||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_mid with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2302||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_hi with address depth of 4 words and data bit width of 5.||LuSEE_PF_EVAL.srr(2303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2303||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_mb_mid with address depth of 3 words and data bit width of 15.||LuSEE_PF_EVAL.srr(2304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2304||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift valid_out with address depth of 8 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2305||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(34) is always 0.||LuSEE_PF_EVAL.srr(2306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2306||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(35) is always 0.||LuSEE_PF_EVAL.srr(2307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2307||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(34) is always 0.||LuSEE_PF_EVAL.srr(2308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2308||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(35) is always 0.||LuSEE_PF_EVAL.srr(2309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2309||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p3(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2310||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2311||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(35) is always 0.||LuSEE_PF_EVAL.srr(2312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2312||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(34) is always 0.||LuSEE_PF_EVAL.srr(2313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2313||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_m1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2314||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift vld_out_s3 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2317||Complex4Multiply_generic.vhd(260);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/260
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2318||Complex4Multiply_generic.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2319||Complex4Multiply_generic.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/35
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2322||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2325);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2325||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2328||SDFCommutator7.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator7.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2336);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2336||SDFCommutator7.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator7.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(2344);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2344||SDFCommutator7.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator7.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input din_7_vld_dly is unused.||LuSEE_PF_EVAL.srr(2350);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2350||SDFCommutator7.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator7.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2351);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2351||SDFCommutator7.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator7.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift xf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2354);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2354||RADIX22FFT_SDF1_7.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_7.vhd'/linenumber/281
Implementation;Synthesis||CL135||@N: Found sequential shift btf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2355);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2355||RADIX22FFT_SDF1_7.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_7.vhd'/linenumber/281
Implementation;Synthesis||CL159||@N: Input twdl_7_1_vld is unused.||LuSEE_PF_EVAL.srr(2356);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2356||RADIX22FFT_SDF1_7.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_7.vhd'/linenumber/34
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2359);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2359||RADIX22FFT_CTRL1_8.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_8.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2365);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2365||RADIX22FFT_CTRL1_8.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_8.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2371);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2371||RADIX22FFT_CTRL1_8.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_8.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2378);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2378||RADIX22FFT_CTRL1_8.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_8.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2381);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2381||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2384||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2387);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2387||SDFCommutator8.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator8.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2395);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2395||SDFCommutator8.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator8.vhd'/linenumber/202
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_mem_btf_switch.||LuSEE_PF_EVAL.srr(2403);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2403||SDFCommutator8.vhd(202);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator8.vhd'/linenumber/202
Implementation;Synthesis||CL159||@N: Input dout_7_1_vld is unused.||LuSEE_PF_EVAL.srr(2409);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2409||SDFCommutator8.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator8.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2410);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2410||SDFCommutator8.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator8.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_x_vld_dly with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2413);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2413||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_procEnb_dly2 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2414);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2414||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 39 of Radix22ButterflyG2_din_re_dly(39 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2415);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2415||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 39 of Radix22ButterflyG2_din_im_dly(39 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2416);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2416||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 39 of Radix22ButterflyG2_dinXTwdl_re_dly1(39 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2417);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2417||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 39 of Radix22ButterflyG2_dinXTwdl_im_dly1(39 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2418);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2418||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 39 of Radix22ButterflyG2_dinXTwdl_re_dly2(39 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2419);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2419||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 39 of Radix22ButterflyG2_dinXTwdl_im_dly2(39 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2420);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2420||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_im_dly and merging Radix22ButterflyG2_dinXTwdl_im_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2421);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2421||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_re_dly and merging Radix22ButterflyG2_dinXTwdl_re_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2422);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2422||RADIX22FFT_SDF2_8.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_8.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift twdl_9 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2425);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2425||TWDLROM_9_1.vhd(630);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_9_1.vhd'/linenumber/630
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 0 of Radix22TwdlMapping_cnt(9 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2426);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2426||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(5) is always 0.||LuSEE_PF_EVAL.srr(2427);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2427||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(4) is always 0.||LuSEE_PF_EVAL.srr(2428);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2428||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(3) is always 0.||LuSEE_PF_EVAL.srr(2429);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2429||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(2) is always 0.||LuSEE_PF_EVAL.srr(2430);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2430||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(1) is always 0.||LuSEE_PF_EVAL.srr(2431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2431||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL189||@N: Register bit Radix22TwdlMapping_twdlAddr_raw(0) is always 0.||LuSEE_PF_EVAL.srr(2432);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2432||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 0 of Radix22TwdlMapping_twdlAddrMap(8 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2433);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2433||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL279||@W:Pruning register bits 5 to 0 of Radix22TwdlMapping_twdlAddr_raw(11 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2434);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2434||TWDLROM_9_1.vhd(359);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_9_1.vhd'/linenumber/359
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2435);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2435||TWDLROM_9_1.vhd(27);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_9_1.vhd'/linenumber/27
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2436);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2436||TWDLROM_9_1.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_9_1.vhd'/linenumber/29
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2439);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2439||RADIX22FFT_CTRL1_9.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_9.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2445);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2445||RADIX22FFT_CTRL1_9.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_9.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2451);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2451||RADIX22FFT_CTRL1_9.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_9.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2458);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2458||RADIX22FFT_CTRL1_9.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_9.vhd'/linenumber/29
Implementation;Synthesis||CL135||@N: Found sequential shift p_m1 with address depth of 5 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2461);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2461||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_m3 with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2462);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2462||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_mid with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2463);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2463||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_hi with address depth of 4 words and data bit width of 7.||LuSEE_PF_EVAL.srr(2464);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2464||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_mb_mid with address depth of 3 words and data bit width of 15.||LuSEE_PF_EVAL.srr(2465);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2465||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift valid_out with address depth of 8 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2466);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2466||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(34) is always 0.||LuSEE_PF_EVAL.srr(2467);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2467||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(35) is always 0.||LuSEE_PF_EVAL.srr(2468);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2468||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(34) is always 0.||LuSEE_PF_EVAL.srr(2469);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2469||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(35) is always 0.||LuSEE_PF_EVAL.srr(2470);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2470||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p3(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2471);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2471||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2472);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2472||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(35) is always 0.||LuSEE_PF_EVAL.srr(2473);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2473||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(34) is always 0.||LuSEE_PF_EVAL.srr(2474);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2474||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_m1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2475);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2475||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift vld_out_s3 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2478);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2478||Complex4Multiply_generic.vhd(260);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/260
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2479);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2479||Complex4Multiply_generic.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2480);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2480||Complex4Multiply_generic.vhd(35);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/35
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2483);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2483||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2486);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2486||SDFCommutator9.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator9.vhd'/linenumber/182
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2492);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2492||SDFCommutator9.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator9.vhd'/linenumber/182
Implementation;Synthesis||CL159||@N: Input xf_re is unused.||LuSEE_PF_EVAL.srr(2498);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2498||SDFCommutator9.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator9.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input xf_im is unused.||LuSEE_PF_EVAL.srr(2499);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2499||SDFCommutator9.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator9.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input xf_vld is unused.||LuSEE_PF_EVAL.srr(2500);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2500||SDFCommutator9.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator9.vhd'/linenumber/30
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2501);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2501||SDFCommutator9.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator9.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift xf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2504);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2504||RADIX22FFT_SDF1_9.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_9.vhd'/linenumber/281
Implementation;Synthesis||CL135||@N: Found sequential shift btf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2505);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2505||RADIX22FFT_SDF1_9.vhd(281);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_9.vhd'/linenumber/281
Implementation;Synthesis||CL159||@N: Input twdl_9_1_vld is unused.||LuSEE_PF_EVAL.srr(2506);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2506||RADIX22FFT_SDF1_9.vhd(34);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_9.vhd'/linenumber/34
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2509);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2509||RADIX22FFT_CTRL1_10.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_10.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2515);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2515||RADIX22FFT_CTRL1_10.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_10.vhd'/linenumber/73
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2521);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2521||RADIX22FFT_CTRL1_10.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_10.vhd'/linenumber/73
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2528);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2528||RADIX22FFT_CTRL1_10.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_10.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2531);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2531||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input enb is unused.||LuSEE_PF_EVAL.srr(2534);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2534||SimpleDualPortRAM_generic.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/28
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of SDFCummutator_xWrAddr(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2537);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2537||SDFCommutator10.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator10.vhd'/linenumber/182
Implementation;Synthesis||CL260||@W:Pruning register bit 2 of SDFCummutator_xRdAddr(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2538);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2538||SDFCommutator10.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator10.vhd'/linenumber/182
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2539);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2539||SDFCommutator10.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator10.vhd'/linenumber/182
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2545);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2545||SDFCommutator10.vhd(182);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator10.vhd'/linenumber/182
Implementation;Synthesis||CL159||@N: Input xf_re is unused.||LuSEE_PF_EVAL.srr(2551);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2551||SDFCommutator10.vhd(28);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator10.vhd'/linenumber/28
Implementation;Synthesis||CL159||@N: Input xf_im is unused.||LuSEE_PF_EVAL.srr(2552);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2552||SDFCommutator10.vhd(29);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator10.vhd'/linenumber/29
Implementation;Synthesis||CL159||@N: Input xf_vld is unused.||LuSEE_PF_EVAL.srr(2553);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2553||SDFCommutator10.vhd(30);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator10.vhd'/linenumber/30
Implementation;Synthesis||CL159||@N: Input softReset is unused.||LuSEE_PF_EVAL.srr(2554);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2554||SDFCommutator10.vhd(39);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator10.vhd'/linenumber/39
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_x_vld_dly with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2557);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2557||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_procEnb_dly2 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2558);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2558||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 41 of Radix22ButterflyG2_din_re_dly(41 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2559);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2559||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 41 of Radix22ButterflyG2_din_im_dly(41 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2560);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2560||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 41 of Radix22ButterflyG2_dinXTwdl_re_dly1(41 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2561);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2561||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 41 of Radix22ButterflyG2_dinXTwdl_im_dly1(41 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2562);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2562||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 41 of Radix22ButterflyG2_dinXTwdl_re_dly2(41 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2563);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2563||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 41 of Radix22ButterflyG2_dinXTwdl_im_dly2(41 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2564);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2564||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_im_dly and merging Radix22ButterflyG2_dinXTwdl_im_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2565);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2565||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL177||@W:Sharing sequential element Radix22ButterflyG2_din_re_dly and merging Radix22ButterflyG2_dinXTwdl_re_dly1. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2566);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2566||RADIX22FFT_SDF2_10.vhd(286);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_10.vhd'/linenumber/286
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of twdl_11_1_re(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2569);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2569||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 29 to 18 of twdl_11_1_re(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2570);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2570||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 16 to 14 of twdl_11_1_re(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2571);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2571||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 12 to 10 of twdl_11_1_re(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2572);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2572||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 8 to 7 of twdl_11_1_re(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2573);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2573||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL260||@W:Pruning register bit 31 of twdl_11_1_im(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2574);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2574||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 29 to 18 of twdl_11_1_im(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2575);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2575||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 16 to 14 of twdl_11_1_im(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2576);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2576||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 12 to 10 of twdl_11_1_im(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2577);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2577||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL279||@W:Pruning register bits 8 to 7 of twdl_11_1_im(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2578);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2578||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL260||@W:Pruning register bit 5 of twdl_11_1_im(31 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2579);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2579||TWDLROM_11_1_array.vhd(55);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/55
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2584);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2584||RADIX22FFT_CTRL1_11.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_11.vhd'/linenumber/60
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2590);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2590||RADIX22FFT_CTRL1_11.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_11.vhd'/linenumber/60
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2596);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2596||RADIX22FFT_CTRL1_11.vhd(60);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_11.vhd'/linenumber/60
Implementation;Synthesis||CL135||@N: Found sequential shift p_m1 with address depth of 5 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2605);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2605||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_m3 with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2606);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2606||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_mid with address depth of 3 words and data bit width of 17.||LuSEE_PF_EVAL.srr(2607);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2607||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_ma_hi with address depth of 4 words and data bit width of 9.||LuSEE_PF_EVAL.srr(2608);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2608||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift p_mb_mid with address depth of 3 words and data bit width of 15.||LuSEE_PF_EVAL.srr(2609);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2609||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift valid_out with address depth of 8 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2610);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2610||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(34) is always 0.||LuSEE_PF_EVAL.srr(2611);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2611||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p1(35) is always 0.||LuSEE_PF_EVAL.srr(2612);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2612||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(34) is always 0.||LuSEE_PF_EVAL.srr(2613);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2613||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_p3(35) is always 0.||LuSEE_PF_EVAL.srr(2614);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2614||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p3(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2615);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2615||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_p1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2616);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2616||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(35) is always 0.||LuSEE_PF_EVAL.srr(2617);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2617||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL189||@N: Register bit r_m1(34) is always 0.||LuSEE_PF_EVAL.srr(2618);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2618||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL279||@W:Pruning register bits 35 to 34 of r_m1(35 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.||LuSEE_PF_EVAL.srr(2619);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2619||Multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||CL135||@N: Found sequential shift vld_out_s3 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2622);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2622||Complex4Multiply_generic.vhd(260);liberoaction://cross_probe/hdl/file/'<project>\hdl\Complex4Multiply_generic.vhd'/linenumber/260
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2627);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2627||SDFCommutator11.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator11.vhd'/linenumber/181
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2633);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2633||SDFCommutator11.vhd(181);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator11.vhd'/linenumber/181
Implementation;Synthesis||CL135||@N: Found sequential shift xf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2641);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2641||RADIX22FFT_SDF1_11.vhd(306);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_11.vhd'/linenumber/306
Implementation;Synthesis||CL135||@N: Found sequential shift btf_vld with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2642);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2642||RADIX22FFT_SDF1_11.vhd(306);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF1_11.vhd'/linenumber/306
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_wrState.||LuSEE_PF_EVAL.srr(2645);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2645||RADIX22FFT_CTRL1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_rdState.||LuSEE_PF_EVAL.srr(2651);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2651||RADIX22FFT_CTRL1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFController_multjState.||LuSEE_PF_EVAL.srr(2656);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2656||RADIX22FFT_CTRL1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_wrState.||LuSEE_PF_EVAL.srr(2667);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2667||SDFCommutator12.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator12.vhd'/linenumber/187
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register SDFCummutator_XState.||LuSEE_PF_EVAL.srr(2673);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2673||SDFCommutator12.vhd(187);liberoaction://cross_probe/hdl/file/'<project>\hdl\SDFCommutator12.vhd'/linenumber/187
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_x_vld_dly with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2681);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2681||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_procEnb_dly2 with address depth of 3 words and data bit width of 1.||LuSEE_PF_EVAL.srr(2682);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2682||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_dinXTwdl_re_dly2 with address depth of 4 words and data bit width of 44.||LuSEE_PF_EVAL.srr(2683);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2683||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL135||@N: Found sequential shift Radix22ButterflyG2_dinXTwdl_im_dly2 with address depth of 4 words and data bit width of 44.||LuSEE_PF_EVAL.srr(2684);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2684||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL260||@W:Pruning register bit 43 of Radix22ButterflyG2_din_re_dly(43 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2685);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2685||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL260||@W:Pruning register bit 43 of Radix22ButterflyG2_din_im_dly(43 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2686);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2686||RADIX22FFT_SDF2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register rdStateMachineBitNatural_rdState.||LuSEE_PF_EVAL.srr(2691);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2691||RADIX2FFT_bitNatural.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX2FFT_bitNatural.vhd'/linenumber/203
Implementation;Synthesis||CL201||@N: Trying to extract state machine for register wrStateMachineBitNatural_wrState.||LuSEE_PF_EVAL.srr(2698);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2698||RADIX2FFT_bitNatural.vhd(137);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX2FFT_bitNatural.vhd'/linenumber/137
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg with address depth of 3 words and data bit width of 32.||LuSEE_PF_EVAL.srr(2706);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2706||dsphdl_FFT.vhd(1295);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1295
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_1 with address depth of 3 words and data bit width of 32.||LuSEE_PF_EVAL.srr(2707);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2707||dsphdl_FFT.vhd(1313);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1313
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_4 with address depth of 3 words and data bit width of 34.||LuSEE_PF_EVAL.srr(2708);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2708||dsphdl_FFT.vhd(1375);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1375
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_5 with address depth of 3 words and data bit width of 34.||LuSEE_PF_EVAL.srr(2709);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2709||dsphdl_FFT.vhd(1393);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1393
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_7 with address depth of 3 words and data bit width of 36.||LuSEE_PF_EVAL.srr(2710);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2710||dsphdl_FFT.vhd(1433);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1433
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_8 with address depth of 3 words and data bit width of 36.||LuSEE_PF_EVAL.srr(2711);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2711||dsphdl_FFT.vhd(1451);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1451
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_10 with address depth of 3 words and data bit width of 38.||LuSEE_PF_EVAL.srr(2712);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2712||dsphdl_FFT.vhd(1491);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1491
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_11 with address depth of 3 words and data bit width of 38.||LuSEE_PF_EVAL.srr(2713);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2713||dsphdl_FFT.vhd(1509);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1509
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_13 with address depth of 3 words and data bit width of 40.||LuSEE_PF_EVAL.srr(2714);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2714||dsphdl_FFT.vhd(1549);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1549
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_14 with address depth of 3 words and data bit width of 40.||LuSEE_PF_EVAL.srr(2715);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2715||dsphdl_FFT.vhd(1567);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1567
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_16 with address depth of 3 words and data bit width of 42.||LuSEE_PF_EVAL.srr(2716);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2716||dsphdl_FFT.vhd(1607);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1607
Implementation;Synthesis||CL135||@N: Found sequential shift intdelay_reg_17 with address depth of 3 words and data bit width of 42.||LuSEE_PF_EVAL.srr(2717);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2717||dsphdl_FFT.vhd(1625);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/1625
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of tmp_im_15(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2724);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2724||deinterlace_instance_12_fixpt.vhd(482);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/482
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of tmp_im_8(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2725);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2725||deinterlace_instance_12_fixpt.vhd(427);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/427
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of tmp_re_15(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2726);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2726||deinterlace_instance_12_fixpt.vhd(482);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/482
Implementation;Synthesis||CL260||@W:Pruning register bit 32 of tmp_re_8(32 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.||LuSEE_PF_EVAL.srr(2727);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2727||deinterlace_instance_12_fixpt.vhd(427);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/427
Implementation;Synthesis||CL177||@W:Sharing sequential element tmp_re_15 and merging tmp_re_8. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2728);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2728||deinterlace_instance_12_fixpt.vhd(482);liberoaction://cross_probe/hdl/file/'<project>\hdl\deinterlace_instance_12_fixpt.vhd'/linenumber/482
Implementation;Synthesis||CL177||@W:Sharing sequential element w4_s3 and merging w4_s2. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2737);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2737||spectrometer_fixpt.vhd(332);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/332
Implementation;Synthesis||CL177||@W:Sharing sequential element w3_s3 and merging w3_s2. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2738);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2738||spectrometer_fixpt.vhd(332);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/332
Implementation;Synthesis||CL177||@W:Sharing sequential element w2_s3 and merging w2_s2. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2739);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2739||spectrometer_fixpt.vhd(332);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/332
Implementation;Synthesis||CL177||@W:Sharing sequential element w1_s3 and merging w1_s2. Add a syn_preserve attribute to the element to prevent sharing.||LuSEE_PF_EVAL.srr(2740);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2740||spectrometer_fixpt.vhd(332);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/332
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2766);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2766||polarfire_syn_comps.v(21);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/21
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2768);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2768||polarfire_syn_comps.v(61);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/61
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2770);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2770||polarfire_syn_comps.v(88);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/88
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2772||polarfire_syn_comps.v(118);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/118
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2774);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2774||polarfire_syn_comps.v(168);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/168
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2776);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2776||polarfire_syn_comps.v(213);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/213
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2778);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2778||polarfire_syn_comps.v(232);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/232
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2780);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2780||polarfire_syn_comps.v(281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2782);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2782||polarfire_syn_comps.v(335);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/335
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2784);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2784||polarfire_syn_comps.v(657);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/657
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2786);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2786||polarfire_syn_comps.v(761);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/761
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2788);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2788||polarfire_syn_comps.v(795);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/795
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2790);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2790||polarfire_syn_comps.v(1059);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1059
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2792);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2792||polarfire_syn_comps.v(1369);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1369
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2794);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2794||polarfire_syn_comps.v(1396);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1396
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2796);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2796||polarfire_syn_comps.v(1441);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1441
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2798);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2798||polarfire_syn_comps.v(1474);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1474
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2800);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2800||polarfire_syn_comps.v(1492);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1492
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2802);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2802||polarfire_syn_comps.v(1518);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1518
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2804);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2804||polarfire_syn_comps.v(1559);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1559
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2806);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2806||polarfire_syn_comps.v(1581);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1581
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2808);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2808||polarfire_syn_comps.v(1599);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1599
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2810);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2810||polarfire_syn_comps.v(1616);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1616
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2812);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2812||polarfire_syn_comps.v(1635);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1635
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2814);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2814||polarfire_syn_comps.v(1652);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1652
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2816);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2816||polarfire_syn_comps.v(1681);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1681
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2818);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2818||polarfire_syn_comps.v(1712);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1712
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2820);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2820||polarfire_syn_comps.v(1802);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/1802
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2822);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2822||polarfire_syn_comps.v(2026);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2026
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2824);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2824||polarfire_syn_comps.v(2187);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2187
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2826);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2826||polarfire_syn_comps.v(2203);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2203
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2828);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2828||polarfire_syn_comps.v(2219);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2219
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2830);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2830||polarfire_syn_comps.v(2235);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2235
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2832);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2832||polarfire_syn_comps.v(2267);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2267
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2834);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2834||polarfire_syn_comps.v(2648);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/2648
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2836);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2836||polarfire_syn_comps.v(3661);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3661
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2838);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2838||polarfire_syn_comps.v(3732);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3732
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2840);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2840||polarfire_syn_comps.v(3861);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3861
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2842);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2842||polarfire_syn_comps.v(3879);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3879
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2844);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2844||polarfire_syn_comps.v(3896);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3896
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2846);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2846||polarfire_syn_comps.v(3911);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3911
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2848);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2848||polarfire_syn_comps.v(3926);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3926
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2850);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2850||polarfire_syn_comps.v(3953);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/3953
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2852||polarfire_syn_comps.v(4065);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4065
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2854||polarfire_syn_comps.v(4096);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4096
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2856);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2856||polarfire_syn_comps.v(4142);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4142
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2858);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2858||polarfire_syn_comps.v(4253);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4253
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2860);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2860||polarfire_syn_comps.v(4437);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4437
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2862||polarfire_syn_comps.v(4478);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4478
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2864);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2864||polarfire_syn_comps.v(4504);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4504
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2866);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2866||polarfire_syn_comps.v(4521);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4521
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2868);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2868||polarfire_syn_comps.v(4598);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/4598
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2870);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2870||polarfire_syn_comps.v(5362);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/5362
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2872);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2872||polarfire_syn_comps.v(6172);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6172
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2874);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2874||polarfire_syn_comps.v(6281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2876);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2876||polarfire_syn_comps.v(6319);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6319
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2878||polarfire_syn_comps.v(6392);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/6392
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2880||polarfire_syn_comps.v(7281);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/7281
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2882||polarfire_syn_comps.v(8338);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/8338
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2884||polarfire_syn_comps.v(9297);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/9297
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2886||polarfire_syn_comps.v(10033);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10033
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2888||polarfire_syn_comps.v(10748);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10748
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2890||polarfire_syn_comps.v(10782);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10782
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2892||polarfire_syn_comps.v(10818);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10818
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2894||polarfire_syn_comps.v(10865);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10865
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2896||polarfire_syn_comps.v(10899);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/10899
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2898||polarfire_syn_comps.v(11765);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/11765
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2900||polarfire_syn_comps.v(12808);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12808
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2902||polarfire_syn_comps.v(12820);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12820
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2904);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2904||polarfire_syn_comps.v(12831);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12831
Implementation;Synthesis||CG100||@W:User defined pragma syn_black_box detected||LuSEE_PF_EVAL.srr(2906);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2906||polarfire_syn_comps.v(12844);liberoaction://cross_probe/hdl/file/'<project>\component\polarfire_syn_comps.v'/linenumber/12844
Implementation;Synthesis||CG168||@W:Type of parameter FABRIC_POR_N_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2915);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2915||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/52
Implementation;Synthesis||CG168||@W:Type of parameter PCIE_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2916);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2916||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/52
Implementation;Synthesis||CG168||@W:Type of parameter SRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2917);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2917||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/52
Implementation;Synthesis||CG168||@W:Type of parameter UIC_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2918||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/52
Implementation;Synthesis||CG168||@W:Type of parameter USRAM_INIT_DONE_SIMULATION_DELAY on the instance I_INIT is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2919);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2919||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(52);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/52
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_7 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2923);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2923||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/62
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_2 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2927);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2927||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/64
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2928);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2928||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(66);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/66
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_6 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2929);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2929||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/68
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_1 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2930);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2930||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/70
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_5 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2934);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2934||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/73
Implementation;Synthesis||CG168||@W:Type of parameter BANK_EN_SIMULATION_DELAY on the instance I_BEN_4 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2938);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2938||PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/76
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_12 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2958);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2958||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(161);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/161
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_3 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2959);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2959||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(203);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/203
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_11 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2960);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2960||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(243);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/243
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_10 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2961);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2961||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(283);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/283
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_13 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2962);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2962||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(325);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/325
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2963);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2963||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(365);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/365
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_8 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2964);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2964||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(410);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/410
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_2 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2965);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2965||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(451);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/451
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_7 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2966);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2966||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(496);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/496
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_4 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2967);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2967||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(539);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/539
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_6 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2968);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2968||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(582);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/582
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2969);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2969||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(623);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/623
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_5 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2970);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2970||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(664);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/664
Implementation;Synthesis||CG781||@W:Input RX_N on instance I_IOD_9 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. ||LuSEE_PF_EVAL.srr(2971);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2971||PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v(713);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_IOD_ADC_ADS4245\PF_IOD_RX\PF_IOD_ADC_ADS4245_PF_IOD_RX_PF_IOD.v'/linenumber/713
Implementation;Synthesis||CG168||@W:Type of parameter VCOFREQUENCY on the instance pll_inst_0 is not in accordance with the type of parameter on corresponding module. Please update RTL with correct parameter type ||LuSEE_PF_EVAL.srr(2977);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/2977||PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v(37);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v'/linenumber/37
Implementation;Synthesis||MF472||@N: Synthesis running in Automatic Compile Point mode||LuSEE_PF_EVAL.srr(3133);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3133||null;null
Implementation;Synthesis||FX1183||@W:User-specified initial value set for instance PF_RESET_inst.CORERESET_PF_C0_0.CORERESET_PF_C0_0.dff cannot be supported due to limitations in architecture. Please remove the initial value set on the instance to avoid the warning. ||LuSEE_PF_EVAL.srr(3149);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3149||corereset_pf.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.vhd'/linenumber/58
Implementation;Synthesis||BN114||@W:Removing instance vcc_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3150);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3150||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(71);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/71
Implementation;Synthesis||BN114||@W:Removing instance gnd_inst (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3151);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3151||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(74);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/74
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.COREFIFO_C0_B_inst.COREFIFO_C0_0.re_set with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3152);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3152||corefifo.vhd(1261);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1261
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.COREFIFO_C0_B_inst.COREFIFO_C0_0.RDATA_r[13:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3153);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3153||corefifo.vhd(1278);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\COREFIFO.vhd'/linenumber/1278
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_spec_FF_bin with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3154);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3154||adc_uart_rdout.vhd(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_spec_FF_D with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3155);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3155||adc_uart_rdout.vhd(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_spec_FF_C with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3156);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3156||adc_uart_rdout.vhd(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_spec_FF_B with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3157);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3157||adc_uart_rdout.vhd(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_spec_FF_A with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3158);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3158||adc_uart_rdout.vhd(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_FF_B with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3159);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3159||adc_uart_rdout.vhd(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.RD_FF_A with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3160);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3160||adc_uart_rdout.vhd(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.CNT_EN with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3161);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3161||adc_uart_rdout.vhd(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.FF_spec_WE_srt with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3162);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3162||adc_uart_rdout.vhd(319);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/319
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.FF_spec_WE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3163);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3163||adc_uart_rdout.vhd(319);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/319
Implementation;Synthesis||FX1171||@N: Found instance ADC_UART_RDOUT_inst.FF_WE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3164);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3164||adc_uart_rdout.vhd(295);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/295
Implementation;Synthesis||FX1171||@N: Found instance UART_IO_0.uart_reader_i.Reg_OPCODE[7:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3165);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3165||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/274
Implementation;Synthesis||FX1171||@N: Found instance UART_IO_0.uart_reader_i.Reg_RX_DATA[31:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3166);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3166||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/274
Implementation;Synthesis||FX1171||@N: Found instance UART_IO_0.uart_reader_i.Reg_ADDR[15:0] with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3167);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3167||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/274
Implementation;Synthesis||FX1171||@N: Found instance UART_IO_0.uart_reader_i.WEN with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3168);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3168||uart_reader.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/143
Implementation;Synthesis||FX1171||@N: Found instance UART_IO_0.uart_reader_i.FF_RE with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3169);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3169||uart_reader.vhd(143);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/143
Implementation;Synthesis||FX1171||@N: Found instance UART_IO_0.uart_reader_i.FF_AFULL with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3170);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3170||uart_reader.vhd(128);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/128
Implementation;Synthesis||FX1171||@N: Found instance ADS4245_CNTL_inst.ADC_SEN with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3171);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3171||ads4245_cntl.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/191
Implementation;Synthesis||FX1171||@N: Found instance ADS4245_CNTL_inst.ADC_SDATA with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3172);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3172||ads4245_cntl.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/191
Implementation;Synthesis||FX1171||@N: Found instance ADS4245_CNTL_inst.ADC_SCLK with reset/set having higher priority than enable. Selected technology supports register with enable having higher priority than reset/set. Adding glue logic to resolve priority. ||LuSEE_PF_EVAL.srr(3173);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3173||ads4245_cntl.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/191
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.u_buf_ram_2.data_int[13:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3174);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3174||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.tmp_52[13:0] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.tmp_40[13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3175);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3175||weight_fold_instance_1_fixpt.vhd(766);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/766
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.tmp_40[13:0] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.tmp_28[13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3176);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3176||weight_fold_instance_1_fixpt.vhd(639);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/639
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.tmp_28[13:0] because it is equivalent to instance spectrometer_fixpt_inst.weight_fold_instance_1_fixpt_inst2.tmp_16[13:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3177);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3177||weight_fold_instance_1_fixpt.vhd(527);liberoaction://cross_probe/hdl/file/'<project>\hdl\weight_fold_instance_1_fixpt.vhd'/linenumber/527
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_1_1.u_dataMEM_re_0_1_generic.data_int[32:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3178);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3178||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_1_1.u_SDFCOMMUTATOR_1.u_dataXMEM_im_0_1.data_int[32:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3179);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3179||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_2_1.u_dataMEM_re_0_2.data_int[33:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3180);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3180||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_2_1.u_SDFCOMMUTATOR_2.u_dataXMEM_im_0_2.data_int[33:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3181);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3181||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_3_1.u_dataMEM_re_0_3.data_int[34:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3182);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3182||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_3_1.u_SDFCOMMUTATOR_3.u_dataXMEM_im_0_3.data_int[34:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3183);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3183||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_4_1.u_dataMEM_re_0_4.data_int[35:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3184);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3184||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_4_1.u_SDFCOMMUTATOR_4.u_dataXMEM_im_0_4.data_int[35:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3185);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3185||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_5_1.u_dataMEM_re_0_5.data_int[36:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3186);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3186||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_5_1.u_SDFCOMMUTATOR_5.u_dataXMEM_im_0_5.data_int[36:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3187);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3187||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_6_1.u_dataMEM_re_0_6.data_int[37:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3188);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3188||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_6_1.u_SDFCOMMUTATOR_6.u_dataXMEM_im_0_6.data_int[37:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3189);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3189||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_7_1.u_dataMEM_re_0_7.data_int[38:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3190);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3190||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_7_1.u_SDFCOMMUTATOR_7.u_dataXMEM_im_0_7.data_int[38:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3191);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3191||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_8_1.u_dataMEM_re_0_8.data_int[39:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3192);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3192||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_8_1.u_SDFCOMMUTATOR_8.u_dataXMEM_im_0_8.data_int[39:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3193);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3193||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_9_1.u_SDFCOMMUTATOR_9.u_dataXMEM_im_0_9.data_int[40:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3194);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3194||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_10_1.u_dataMEM_re_0_10.data_int[41:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3195);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3195||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_10_1.u_SDFCOMMUTATOR_10.u_dataXMEM_im_0_10.data_int[41:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3196);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3196||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF1_11_1.u_SDFCOMMUTATOR_11.u_dataXMEM_im_0_11.data_int[42:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3197);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3197||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.u_SDFCOMMUTATOR_12.u_dataXMEM_im_0_12.data_int[43:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3198);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3198||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.din_re_dly1_0[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.din_re_dly1_0[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3199);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3199||radix22fft_sdf2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.din_im_dly1_0[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.din_im_dly1_0[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3200);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3200||radix22fft_sdf2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.btfin_im_1[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.btfin_im_1[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3201);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3201||radix22fft_sdf2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_im_dly1_2[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_im_dly1_2[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3202);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3202||radix22fft_sdf2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_im_dly2_3[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_im_dly2_3[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3203);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3203||radix22fft_sdf2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.btfin_re_1[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.btfin_re_1[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3204);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3204||radix22fft_sdf2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_re_dly1_2[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_re_dly1_2[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3205);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3205||radix22fft_sdf2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_re_dly2_3[43] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_dinXTwdl_re_dly2_3[42]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3206);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3206||radix22fft_sdf2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_NaturalOrder_Stage.u_dataMEM_re_1.data_int[43:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3207);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3207||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.deinterlace_instance_12_fixpt_inst.u_buf_ram_generic.data_int[63:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3208);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3208||simpledualportram_generic_block.vhd(58);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic_block.vhd'/linenumber/58
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.average_instance_P1_fixpt_inst2.u_buf2_ram.data_int[31:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3209);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3209||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||FX1172||@W:User-specified initial value defined for instance spectrometer_fixpt_inst.average_instance_P1_fixpt_inst2.u_buf1_ram_generic.data_int[31:0] is being ignored due to limitations in architecture. ||LuSEE_PF_EVAL.srr(3210);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3210||simpledualportram_generic.vhd(56);liberoaction://cross_probe/hdl/file/'<project>\hdl\SimpleDualPortRAM_generic.vhd'/linenumber/56
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.average_instance_P1_fixpt_inst2.tmp_23 because it is equivalent to instance spectrometer_fixpt_inst.average_instance_P1_fixpt_inst2.ready_out. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3211);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3211||average_instance_p1_fixpt.vhd(681);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/681
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.average_instance_P1_fixpt_inst2.tmp_6 because it is equivalent to instance spectrometer_fixpt_inst.average_instance_P1_fixpt_inst2.ready_out. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3212);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3212||average_instance_p1_fixpt.vhd(415);liberoaction://cross_probe/hdl/file/'<project>\hdl\average_instance_P1_fixpt.vhd'/linenumber/415
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.din_re_dly1_0[42:0] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_din_re_dly[42:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3213);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3213||radix22fft_sdf2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN132||@W:Removing sequential instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.din_im_dly1_0[42:0] because it is equivalent to instance spectrometer_fixpt_inst.sfft_fixpt_inst.u_dsphdl_FFT.u_SDF2_12_1.Radix22ButterflyG2_din_im_dly[42:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.||LuSEE_PF_EVAL.srr(3214);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3214||radix22fft_sdf2_12.vhd(387);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_SDF2_12.vhd'/linenumber/387
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multiply_J_reg (in view: work.RADIX22FFT_CTRL1_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3225);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3225||radix22fft_ctrl1_1.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_1.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_1(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3226);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3226||radix22fft_ctrl1_1.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_1.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3227);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3227||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3228);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3228||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3229);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3229||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3230);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3230||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3231);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3231||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3232);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3232||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3233);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3233||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_34_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3234);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3234||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3235);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3235||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3236);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3236||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3237);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3237||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3238);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3238||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3239);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3239||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3240);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3240||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3241);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3241||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_34_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3242);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3242||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3243);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3243||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3244);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3244||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3245);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3245||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3246);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3246||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3247);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3247||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3248);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3248||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3249);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3249||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_34_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3250);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3250||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multiply_J_reg (in view: work.RADIX22FFT_CTRL1_3(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3251);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3251||radix22fft_ctrl1_3.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_3.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_3(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3252);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3252||radix22fft_ctrl1_3.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_3.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3253);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3253||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3254);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3254||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3255);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3255||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3256);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3256||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3257);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3257||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3258);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3258||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3259);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3259||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_36_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3260);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3260||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3261);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3261||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3262);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3262||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3263);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3263||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3264);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3264||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3265);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3265||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3266);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3266||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3267);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3267||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_36_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3268);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3268||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3269);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3269||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3270);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3270||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3271);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3271||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3272);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3272||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3273);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3273||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3274);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3274||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3275);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3275||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_36_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3276);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3276||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multiply_J_reg (in view: work.RADIX22FFT_CTRL1_5(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3277);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3277||radix22fft_ctrl1_5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_5.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_5(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3278);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3278||radix22fft_ctrl1_5.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_5.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3279);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3279||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3280);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3280||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3281);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3281||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3282);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3282||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3283);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3283||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3284);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3284||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3285);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3285||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_38_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3286);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3286||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3287);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3287||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3288);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3288||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3289);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3289||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3290);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3290||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3291);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3291||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3292);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3292||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3293);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3293||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_38_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3294);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3294||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3295);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3295||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3296);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3296||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3297);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3297||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3298);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3298||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3299);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3299||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3300);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3300||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3301);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3301||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_38_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3302);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3302||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multiply_J_reg (in view: work.RADIX22FFT_CTRL1_7(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3303);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3303||radix22fft_ctrl1_7.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_7.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_7(rtl)) of type view:PrimLib.statemachine(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3304);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3304||radix22fft_ctrl1_7.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_7.vhd'/linenumber/73
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3305);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3305||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3306);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3306||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3307);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3307||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3308);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3308||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3309);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3309||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3310);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3310||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3311);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3311||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_40_2(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3312);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3312||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3313);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3313||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3314);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3314||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3315);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3315||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3316);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3316||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s4 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3317);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3317||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s3 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3318);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3318||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s2 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3319);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3319||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s1 (in view: work.Multiply_generic_40_0(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3320);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3320||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_out (in view: work.Multiply_generic_40_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3321);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3321||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s7 (in view: work.Multiply_generic_40_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3322);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3322||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s6 (in view: work.Multiply_generic_40_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3323);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3323||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||BN362||@N: Removing sequential instance valid_s5 (in view: work.Multiply_generic_40_1(rtl)) of type view:PrimLib.dffr(prim) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3324);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3324||multiply_generic.vhd(81);liberoaction://cross_probe/hdl/file/'<project>\hdl\Multiply_generic.vhd'/linenumber/81
Implementation;Synthesis||MO129||@W:Sequential instance spectrometer_fixpt_inst.ce_out is reduced to a combinational gate by constant propagation.||LuSEE_PF_EVAL.srr(3327);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3327||spectrometer_fixpt.vhd(503);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/503
Implementation;Synthesis||BN114||@W:Removing instance I_BEN_1 (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3328);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3328||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(70);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/70
Implementation;Synthesis||BN114||@W:Removing instance I_BEN_2 (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3329);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3329||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(64);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/64
Implementation;Synthesis||BN114||@W:Removing instance I_BEN_4 (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3330);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3330||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(76);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/76
Implementation;Synthesis||BN114||@W:Removing instance I_BEN_5 (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3331);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3331||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(73);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/73
Implementation;Synthesis||BN114||@W:Removing instance I_BEN_7 (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3332);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3332||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(62);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/62
Implementation;Synthesis||BN114||@W:Removing instance I_BEN_6 (in view: work.PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR(verilog)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3333);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3333||pf_init_monitor_c0_pf_init_monitor_c0_0_pf_init_monitor.v(68);liberoaction://cross_probe/hdl/file/'<project>\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PF_INIT_MONITOR.v'/linenumber/68
Implementation;Synthesis||FP130||@N: Promoting Net spectrometer_fixpt_inst.sfft_en_7_arst[0] on CLKINT  I_1 ||LuSEE_PF_EVAL.srr(3337);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3337||null;null
Implementation;Synthesis||FP130||@N: Promoting Net nRESET_SYS_arst on CLKINT  I_1 ||LuSEE_PF_EVAL.srr(3338);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3338||null;null
Implementation;Synthesis||FP130||@N: Promoting Net ADC_UART_RDOUT_inst.fifo_rst_arst on CLKINT  I_1 ||LuSEE_PF_EVAL.srr(3339);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3339||null;null
Implementation;Synthesis||FP130||@N: Promoting Net clk_50MHz on CLKINT  I_2 ||LuSEE_PF_EVAL.srr(3340);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3340||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=136,dsps=280 on compile point dsphdl_FFT ||LuSEE_PF_EVAL.srr(3341);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3341||null;null
Implementation;Synthesis||FX1185||@N: Applying syn_allowed_resources blockrams=96,dsps=80 on compile point spectrometer_fixpt ||LuSEE_PF_EVAL.srr(3342);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3342||null;null
Implementation;Synthesis||FX1184||@N: Applying syn_allowed_resources blockrams=952,dsps=564 on top level netlist LuSEE_PF_EVAL ||LuSEE_PF_EVAL.srr(3343);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3343||null;null
Implementation;Synthesis||Z241||@W:Source for clock SPEC_CLK should be moved to net ADS4245_CNTL_inst.PF_IOD_ADC_ADS4245_inst.RX_CLK_G connected to driving cell pin ADS4245_CNTL_inst.PF_IOD_ADC_ADS4245_inst.CLKINT_0.O ||LuSEE_PF_EVAL.srr(3347);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3347||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\lusee_pf_eval\synthesis.fdc'/linenumber/10
Implementation;Synthesis||FX1143||@N: Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.||LuSEE_PF_EVAL.srr(3384);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3384||null;null
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3404);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3404||rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/264
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine ADC_Cntl_state[0:3] (in view: work.ADS4245_CNTL(architecture_ads4245_cntl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3431);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3431||ads4245_cntl.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/191
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_2(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3477);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3477||radix22fft_ctrl1_2.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_2.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_4(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3532);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3532||radix22fft_ctrl1_4.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_4.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_6(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3597);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3597||radix22fft_ctrl1_6.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_6.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_8(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3662);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3662||radix22fft_ctrl1_8.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_8.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_10(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3718);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3718||radix22fft_ctrl1_10.vhd(73);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_10.vhd'/linenumber/73
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rdStateMachineBitNatural_rdState[0:3] (in view: work.RADIX2FFT_bitNatural(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3745);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3745||radix2fft_bitnatural.vhd(203);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX2FFT_bitNatural.vhd'/linenumber/203
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_multjState[0:3] (in view: work.RADIX22FFT_CTRL1_12(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3767);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3767||radix22fft_ctrl1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine SDFController_rdState[0:1] (in view: work.RADIX22FFT_CTRL1_12(rtl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3772);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3772||radix22fft_ctrl1_12.vhd(66);liberoaction://cross_probe/hdl/file/'<project>\hdl\RADIX22FFT_CTRL1_12.vhd'/linenumber/66
Implementation;Synthesis||MF511||@W:Found issues with constraints. Please check constraint checker report "C:\share\LuSEE\FPGA\PF_EVAL_TEST\synthesis\LuSEE_PF_EVAL_cck.rpt" .||LuSEE_PF_EVAL.srr(3801);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3801||null;null
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.TWDLROM_11_1_array(architecture_twdlrom_11_1_array) ||LuSEE_PF_EVAL.srr(3852);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3852||twdlrom_11_1_array.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/25
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.dsphdl_FFT(rtl) ||LuSEE_PF_EVAL.srr(3853);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3853||dsphdl_fft.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/26
Implementation;Synthesis||MF104||@N: Found compile point of type hard on View view:work.spectrometer_fixpt(rtl) ||LuSEE_PF_EVAL.srr(3854);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3854||spectrometer_fixpt.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/44
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.dsphdl_FFT(rtl) unnecessary ||LuSEE_PF_EVAL.srr(3859);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3859||dsphdl_fft.vhd(26);liberoaction://cross_probe/hdl/file/'<project>\hdl\dsphdl_FFT.vhd'/linenumber/26
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.TWDLROM_11_1_array(architecture_twdlrom_11_1_array) unnecessary ||LuSEE_PF_EVAL.srr(3861);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3861||twdlrom_11_1_array.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\TWDLROM_11_1_array.vhd'/linenumber/25
Implementation;Synthesis||MF107||@N: Old database up-to-date, remapping Compile point view:work.spectrometer_fixpt(rtl) unnecessary ||LuSEE_PF_EVAL.srr(3862);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3862||spectrometer_fixpt.vhd(44);liberoaction://cross_probe/hdl/file/'<project>\hdl\spectrometer_fixpt.vhd'/linenumber/44
Implementation;Synthesis||MF106||@N: Mapping Top level view:work.LuSEE_PF_EVAL(architecture_lusee_pf_eval) because ||LuSEE_PF_EVAL.srr(3865);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3865||lusee_pf_eval.vhd(25);liberoaction://cross_probe/hdl/file/'<project>\hdl\LuSEE_PF_EVAL.vhd'/linenumber/25
Implementation;Synthesis||MO231||@N: Found counter in view:work.LED_DIMMER_s(behavior) instance counter2[15:0] ||LuSEE_PF_EVAL.srr(3878);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3878||led_dimmer_s.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_DIMMER_s.vhd'/linenumber/70
Implementation;Synthesis||MO231||@N: Found counter in view:work.LED_DIMMER_s(behavior) instance LED_SETTING[15:0] ||LuSEE_PF_EVAL.srr(3879);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3879||led_dimmer_s.vhd(70);liberoaction://cross_probe/hdl/file/'<project>\hdl\LED_DIMMER_s.vhd'/linenumber/70
Implementation;Synthesis||MO231||@N: Found counter in view:work.ADC_UART_RDOUT(architecture_adc_uart_rdout) instance CNT_TEST[31:0] ||LuSEE_PF_EVAL.srr(3880);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3880||adc_uart_rdout.vhd(169);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/169
Implementation;Synthesis||MF179||@N: Found 32 by 32 bit equality operator ('==') un10_cnt_en (in view: work.ADC_UART_RDOUT(architecture_adc_uart_rdout))||LuSEE_PF_EVAL.srr(3881);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3881||adc_uart_rdout.vhd(221);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADC_UART_RDOUT.vhd'/linenumber/221
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_0(translated) instance rptr[11:0] ||LuSEE_PF_EVAL.srr(3882);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3882||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_0(translated) instance memraddr_r[10:0] ||LuSEE_PF_EVAL.srr(3883);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3883||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_0(translated) instance memwaddr_r[10:0] ||LuSEE_PF_EVAL.srr(3884);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3884||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_1(translated) instance rptr[11:0] ||LuSEE_PF_EVAL.srr(3885);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3885||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_1(translated) instance memraddr_r[10:0] ||LuSEE_PF_EVAL.srr(3886);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3886||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_1(translated) instance memwaddr_r[10:0] ||LuSEE_PF_EVAL.srr(3887);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3887||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_2(translated) instance rptr[11:0] ||LuSEE_PF_EVAL.srr(3888);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3888||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_2(translated) instance memraddr_r[10:0] ||LuSEE_PF_EVAL.srr(3889);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3889||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_2(translated) instance memwaddr_r[10:0] ||LuSEE_PF_EVAL.srr(3890);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3890||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_3(translated) instance rptr[11:0] ||LuSEE_PF_EVAL.srr(3891);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3891||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_3(translated) instance memraddr_r[10:0] ||LuSEE_PF_EVAL.srr(3892);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3892||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_3(translated) instance memwaddr_r[10:0] ||LuSEE_PF_EVAL.srr(3893);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3893||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_4(translated) instance rptr[11:0] ||LuSEE_PF_EVAL.srr(3894);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3894||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_4(translated) instance memraddr_r[10:0] ||LuSEE_PF_EVAL.srr(3895);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3895||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_Spectrometer_COREFIFO_Spectrometer_0_corefifo_async_32_11_32_11_2048_11_11_0_0_1_1_1_0_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_4(translated) instance memwaddr_r[10:0] ||LuSEE_PF_EVAL.srr(3896);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3896||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_Spectrometer\COREFIFO_Spectrometer_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_14_16_14_16_40960_16_16_0_0_1_1_1_1_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_0(translated) instance rptr[16:0] ||LuSEE_PF_EVAL.srr(3897);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3897||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_14_16_14_16_40960_16_16_0_0_1_1_1_1_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_0(translated) instance memraddr_r[15:0] ||LuSEE_PF_EVAL.srr(3898);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3898||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_14_16_14_16_40960_16_16_0_0_1_1_1_1_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_0(translated) instance memwaddr_r[15:0] ||LuSEE_PF_EVAL.srr(3899);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3899||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_14_16_14_16_40960_16_16_0_0_1_1_1_1_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_1(translated) instance rptr[16:0] ||LuSEE_PF_EVAL.srr(3900);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3900||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_14_16_14_16_40960_16_16_0_0_1_1_1_1_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_1(translated) instance memraddr_r[15:0] ||LuSEE_PF_EVAL.srr(3901);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3901||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.COREFIFO_C0_COREFIFO_C0_0_corefifo_async_14_16_14_16_40960_16_16_0_0_1_1_1_1_0_0_0_0_0_1020_4_1_1_1_0_0_0_0_0_2_0_1(translated) instance memwaddr_r[15:0] ||LuSEE_PF_EVAL.srr(3902);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3902||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREFIFO_C0\COREFIFO_C0_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO231||@N: Found counter in view:coreuart_lib.COREUART_C0_COREUART_C0_0_Clock_gen_1_0(rtl) instance baud_cntr[12:0] ||LuSEE_PF_EVAL.srr(3903);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3903||clock_gen.vhd(90);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Clock_gen.vhd'/linenumber/90
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine rx_state[0:3] (in view: coreuart_lib.COREUART_C0_COREUART_C0_0_Rx_async_0_0(translated)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3918);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3918||rx_async.vhd(264);liberoaction://cross_probe/hdl/file/'<project>\component\work\COREUART_C0\COREUART_C0_0\rtl\vhdl\core\Rx_async.vhd'/linenumber/264
Implementation;Synthesis||BN362||@N: Removing sequential instance Reg_ADDR[12] (in view: work.uart_reader(architecture_uart_reader)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3939);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3939||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/274
Implementation;Synthesis||BN362||@N: Removing sequential instance Reg_ADDR[13] (in view: work.uart_reader(architecture_uart_reader)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3940);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3940||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/274
Implementation;Synthesis||BN362||@N: Removing sequential instance Reg_ADDR[14] (in view: work.uart_reader(architecture_uart_reader)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3941);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3941||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/274
Implementation;Synthesis||BN362||@N: Removing sequential instance Reg_ADDR[15] (in view: work.uart_reader(architecture_uart_reader)) because it does not drive other instances.||LuSEE_PF_EVAL.srr(3942);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3942||uart_reader.vhd(274);liberoaction://cross_probe/hdl/file/'<project>\hdl\uart_reader.vhd'/linenumber/274
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.UART_FIFO_UART_FIFO_0_corefifo_async_32_10_1024_32_10_1024_10_10_0_0_1_1_1_0_0_0_0_1_0_1020_4_1_1_1_0_0_0_0_0_2_0(translated) instance rptr[10:0] ||LuSEE_PF_EVAL.srr(3943);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3943||corefifo_async.vhd(888);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/888
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.UART_FIFO_UART_FIFO_0_corefifo_async_32_10_1024_32_10_1024_10_10_0_0_1_1_1_0_0_0_0_1_0_1020_4_1_1_1_0_0_0_0_0_2_0(translated) instance memraddr_r[9:0] ||LuSEE_PF_EVAL.srr(3944);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3944||corefifo_async.vhd(1129);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1129
Implementation;Synthesis||MO231||@N: Found counter in view:corefifo_lib.UART_FIFO_UART_FIFO_0_corefifo_async_32_10_1024_32_10_1024_10_10_0_0_1_1_1_0_0_0_0_1_0_1020_4_1_1_1_0_0_0_0_0_2_0(translated) instance memwaddr_r[9:0] ||LuSEE_PF_EVAL.srr(3945);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3945||corefifo_async.vhd(1109);liberoaction://cross_probe/hdl/file/'<project>\component\work\UART_FIFO\UART_FIFO_0\rtl\vhdl\core\corefifo_async.vhd'/linenumber/1109
Implementation;Synthesis||MO225||@N: There are no possible illegal states for state machine ADC_Cntl_state[0:3] (in view: work.ADS4245_CNTL(architecture_ads4245_cntl)); safe FSM implementation is not required.||LuSEE_PF_EVAL.srr(3952);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/3952||ads4245_cntl.vhd(191);liberoaction://cross_probe/hdl/file/'<project>\hdl\ADS4245_CNTL.vhd'/linenumber/191
Implementation;Synthesis||BW110||@W:Renaming port SimpleDualPortRAM_generic_13_14 due to collision with Verilog/ System Verilog reserved word ||LuSEE_PF_EVAL.srr(4068);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/4068||null;null
Implementation;Synthesis||BW110||@W:Renaming port SimpleDualPortRAM_generic_13_14_3 due to collision with Verilog/ System Verilog reserved word ||LuSEE_PF_EVAL.srr(4070);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/4070||null;null
Implementation;Synthesis||BW278||@N: Clock SPEC_CLK source pin ADC_S_CLK_keep.OUT[0]||LuSEE_PF_EVAL.srr(4074);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/4074||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\lusee_pf_eval\synthesis.fdc'/linenumber/10
Implementation;Synthesis||BW279||@N: Clock SPEC_CLK drive pin ADS4245_CNTL_inst.PF_IOD_ADC_ADS4245_inst.CLKINT_0.Y||LuSEE_PF_EVAL.srr(4075);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/4075||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\lusee_pf_eval\synthesis.fdc'/linenumber/10
Implementation;Synthesis||BW280||@N: Forward annotating clock SPEC_CLK on drive pins would add that clock to 14 clock pins including ADS4245_CNTL_inst.PF_IOD_ADC_ADS4245_inst.PF_IOD_RX.I_IOD_0.RX_CLK||LuSEE_PF_EVAL.srr(4076);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/4076||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\lusee_pf_eval\synthesis.fdc'/linenumber/10
Implementation;Synthesis||BW295||@W:Forward annotation of clocks to input pins not allowed for this technology. Forward annotating clock SPEC_CLK on driving pins||LuSEE_PF_EVAL.srr(4077);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/4077||synthesis.fdc(10);liberoaction://cross_probe/hdl/file/'<project>\designer\lusee_pf_eval\synthesis.fdc'/linenumber/10
Implementation;Synthesis||BW156||@W:Option "-name" of set_clock_groups cannot be forward-annotated; there is no equivalent option in your place-and-route tool.||LuSEE_PF_EVAL.srr(4078);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/4078||synthesis.fdc(20);liberoaction://cross_probe/hdl/file/'<project>\designer\lusee_pf_eval\synthesis.fdc'/linenumber/20
Implementation;Synthesis||MT615||@N: Found clock clk_50MHz with period 20.00ns ||LuSEE_PF_EVAL.srr(4089);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/4089||null;null
Implementation;Synthesis||MT615||@N: Found clock ADC_CLKOUT_P with period 10.00ns ||LuSEE_PF_EVAL.srr(4090);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/4090||null;null
Implementation;Synthesis||MT615||@N: Found clock SPEC_CLK with period 10.00ns ||LuSEE_PF_EVAL.srr(4091);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/4091||null;null
Implementation;Synthesis||MT615||@N: Found clock PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0/OUT0 with period 10.00ns ||LuSEE_PF_EVAL.srr(4092);liberoaction://cross_probe/hdl/file/'<project>\synthesis\LuSEE_PF_EVAL.srr'/linenumber/4092||null;null
Implementation;Place and Route;RootName:LuSEE_PF_EVAL
Implementation;Place and Route||(null)||Please refer to the log file for details about 6 Info(s)||LuSEE_PF_EVAL_layout_log.log;liberoaction://open_report/file/LuSEE_PF_EVAL_layout_log.log||(null);(null)
Implementation;Generate Bitstream;RootName:LuSEE_PF_EVAL
Implementation;Generate Bitstream||(null)||Please refer to the log file for details about 1 Info(s)||LuSEE_PF_EVAL_generateBitstream.log;liberoaction://open_report/file/LuSEE_PF_EVAL_generateBitstream.log||(null);(null)
