Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Nov  1 14:13:51 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BrickBreaker_game_timing_summary_routed.rpt -pb BrickBreaker_game_timing_summary_routed.pb -rpx BrickBreaker_game_timing_summary_routed.rpx -warn_on_violation
| Design       : BrickBreaker_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 115 register/latch pins with no clock driven by root clock pin: clk625/SLOW_CLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 228 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.281       -8.442                      3                  662        0.055        0.000                      0                  662        4.500        0.000                       0                   340  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.281       -8.442                      3                  662        0.055        0.000                      0                  662        4.500        0.000                       0                   340  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            3  Failing Endpoints,  Worst Slack       -3.281ns,  Total Violation       -8.442ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.281ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.230ns  (logic 3.855ns (29.138%)  route 9.375ns (70.862%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT6=13)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.763ns = ( 14.763 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.546     5.067    CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  ball_y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  ball_y_pos_reg[1]/Q
                         net (fo=25, routed)          0.616     6.139    ball_y_pos_reg[1]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.795 r  brick_state_reg[122]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.795    brick_state_reg[122]_i_17_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.909 r  brick_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.909    brick_state_reg[5]_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.148 r  pixel_data_reg[11]_i_53/O[2]
                         net (fo=5, routed)           0.823     7.971    pixel_data_reg[11]_i_53_n_5
    SLICE_X32Y66         LUT4 (Prop_lut4_I0_O)        0.302     8.273 r  brick_state[5]_i_9/O
                         net (fo=10, routed)          1.067     9.340    brick_state[5]_i_9_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124     9.464 f  brick_state[127]_i_8/O
                         net (fo=22, routed)          0.648    10.112    brick_state[127]_i_8_n_0
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.124    10.236 f  brick_state[27]_i_7/O
                         net (fo=7, routed)           0.788    11.024    brick_state[27]_i_7_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.150    11.174 f  FSM_sequential_current_state[2]_i_663/O
                         net (fo=1, routed)           0.544    11.718    FSM_sequential_current_state[2]_i_663_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.326    12.044 f  FSM_sequential_current_state[2]_i_613/O
                         net (fo=1, routed)           0.995    13.039    FSM_sequential_current_state[2]_i_613_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I4_O)        0.124    13.163 r  FSM_sequential_current_state[2]_i_569/O
                         net (fo=1, routed)           0.571    13.734    FSM_sequential_current_state[2]_i_569_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    13.858 r  FSM_sequential_current_state[2]_i_535/O
                         net (fo=1, routed)           0.593    14.451    FSM_sequential_current_state[2]_i_535_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.124    14.575 r  FSM_sequential_current_state[2]_i_501/O
                         net (fo=2, routed)           0.316    14.891    FSM_sequential_current_state[2]_i_501_n_0
    SLICE_X38Y74         LUT6 (Prop_lut6_I2_O)        0.124    15.015 r  FSM_sequential_current_state[1]_i_161/O
                         net (fo=1, routed)           0.476    15.491    FSM_sequential_current_state[1]_i_161_n_0
    SLICE_X38Y77         LUT6 (Prop_lut6_I2_O)        0.124    15.615 r  FSM_sequential_current_state[1]_i_134/O
                         net (fo=1, routed)           0.303    15.918    FSM_sequential_current_state[1]_i_134_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I2_O)        0.124    16.042 r  FSM_sequential_current_state[1]_i_99/O
                         net (fo=1, routed)           0.294    16.336    FSM_sequential_current_state[1]_i_99_n_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    16.460 r  FSM_sequential_current_state[1]_i_63/O
                         net (fo=1, routed)           0.165    16.625    FSM_sequential_current_state[1]_i_63_n_0
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    16.749 r  FSM_sequential_current_state[1]_i_23/O
                         net (fo=1, routed)           0.295    17.045    FSM_sequential_current_state[1]_i_23_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I2_O)        0.124    17.169 r  FSM_sequential_current_state[1]_i_6/O
                         net (fo=1, routed)           0.426    17.595    FSM_sequential_current_state[1]_i_6_n_0
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124    17.719 r  FSM_sequential_current_state[1]_i_2/O
                         net (fo=1, routed)           0.454    18.173    FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X43Y76         LUT6 (Prop_lut6_I2_O)        0.124    18.297 r  FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000    18.297    FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X43Y76         FDRE                                         r  FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.422    14.763    CLK_IBUF_BUFG
    SLICE_X43Y76         FDRE                                         r  FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.258    15.021    
                         clock uncertainty           -0.035    14.986    
    SLICE_X43Y76         FDRE (Setup_fdre_C_D)        0.031    15.017    FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -18.297    
  -------------------------------------------------------------------
                         slack                                 -3.281    

Slack (VIOLATED) :        -3.093ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.044ns  (logic 3.731ns (28.603%)  route 9.313ns (71.397%))
  Logic Levels:           18  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=10)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.546     5.067    CLK_IBUF_BUFG
    SLICE_X37Y65         FDRE                                         r  ball_y_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y65         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  ball_y_pos_reg[1]/Q
                         net (fo=25, routed)          0.616     6.139    ball_y_pos_reg[1]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     6.795 r  brick_state_reg[122]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.795    brick_state_reg[122]_i_17_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.909 r  brick_state_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000     6.909    brick_state_reg[5]_i_10_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.148 f  pixel_data_reg[11]_i_53/O[2]
                         net (fo=5, routed)           0.823     7.971    pixel_data_reg[11]_i_53_n_5
    SLICE_X32Y66         LUT4 (Prop_lut4_I0_O)        0.302     8.273 f  brick_state[5]_i_9/O
                         net (fo=10, routed)          1.067     9.340    brick_state[5]_i_9_n_0
    SLICE_X39Y66         LUT6 (Prop_lut6_I4_O)        0.124     9.464 r  brick_state[127]_i_8/O
                         net (fo=22, routed)          0.648    10.112    brick_state[127]_i_8_n_0
    SLICE_X39Y64         LUT3 (Prop_lut3_I0_O)        0.124    10.236 r  brick_state[27]_i_7/O
                         net (fo=7, routed)           0.788    11.024    brick_state[27]_i_7_n_0
    SLICE_X39Y67         LUT2 (Prop_lut2_I1_O)        0.150    11.174 r  FSM_sequential_current_state[2]_i_663/O
                         net (fo=1, routed)           0.544    11.718    FSM_sequential_current_state[2]_i_663_n_0
    SLICE_X38Y68         LUT6 (Prop_lut6_I5_O)        0.326    12.044 r  FSM_sequential_current_state[2]_i_613/O
                         net (fo=1, routed)           0.995    13.039    FSM_sequential_current_state[2]_i_613_n_0
    SLICE_X39Y69         LUT6 (Prop_lut6_I4_O)        0.124    13.163 f  FSM_sequential_current_state[2]_i_569/O
                         net (fo=1, routed)           0.571    13.734    FSM_sequential_current_state[2]_i_569_n_0
    SLICE_X39Y70         LUT6 (Prop_lut6_I2_O)        0.124    13.858 f  FSM_sequential_current_state[2]_i_535/O
                         net (fo=1, routed)           0.593    14.451    FSM_sequential_current_state[2]_i_535_n_0
    SLICE_X38Y72         LUT6 (Prop_lut6_I2_O)        0.124    14.575 f  FSM_sequential_current_state[2]_i_501/O
                         net (fo=2, routed)           0.602    15.177    FSM_sequential_current_state[2]_i_501_n_0
    SLICE_X38Y73         LUT5 (Prop_lut5_I3_O)        0.124    15.301 r  FSM_sequential_current_state[2]_i_455/O
                         net (fo=1, routed)           0.303    15.604    FSM_sequential_current_state[2]_i_455_n_0
    SLICE_X38Y74         LUT5 (Prop_lut5_I3_O)        0.124    15.728 r  FSM_sequential_current_state[2]_i_309/O
                         net (fo=1, routed)           0.330    16.058    FSM_sequential_current_state[2]_i_309_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I1_O)        0.124    16.182 r  FSM_sequential_current_state[2]_i_150/O
                         net (fo=1, routed)           0.292    16.474    FSM_sequential_current_state[2]_i_150_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I0_O)        0.124    16.598 r  FSM_sequential_current_state[2]_i_58/O
                         net (fo=1, routed)           0.473    17.072    FSM_sequential_current_state[2]_i_58_n_0
    SLICE_X44Y76         LUT6 (Prop_lut6_I0_O)        0.124    17.196 f  FSM_sequential_current_state[2]_i_16/O
                         net (fo=1, routed)           0.403    17.599    FSM_sequential_current_state[2]_i_16_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I5_O)        0.124    17.723 r  FSM_sequential_current_state[2]_i_3/O
                         net (fo=1, routed)           0.264    17.987    FSM_sequential_current_state[2]_i_3_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I2_O)        0.124    18.111 r  FSM_sequential_current_state[2]_i_1/O
                         net (fo=1, routed)           0.000    18.111    FSM_sequential_current_state[2]_i_1_n_0
    SLICE_X45Y76         FDRE                                         r  FSM_sequential_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.423    14.764    CLK_IBUF_BUFG
    SLICE_X45Y76         FDRE                                         r  FSM_sequential_current_state_reg[2]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X45Y76         FDRE (Setup_fdre_C_D)        0.031    15.018    FSM_sequential_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -18.111    
  -------------------------------------------------------------------
                         slack                                 -3.093    

Slack (VIOLATED) :        -2.068ns  (required time - arrival time)
  Source:                 ball_x_pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.996ns  (logic 3.205ns (26.717%)  route 8.791ns (73.283%))
  Logic Levels:           14  (CARRY4=2 LUT1=1 LUT2=1 LUT3=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.762ns = ( 14.762 - 10.000 ) 
    Source Clock Delay      (SCD):    5.062ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.541     5.062    CLK_IBUF_BUFG
    SLICE_X35Y68         FDRE                                         r  ball_x_pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y68         FDRE (Prop_fdre_C_Q)         0.456     5.518 f  ball_x_pos_reg[1]/Q
                         net (fo=32, routed)          0.505     6.023    ball_x_pos_reg[1]
    SLICE_X32Y68         LUT1 (Prop_lut1_I0_O)        0.124     6.147 r  brick_state[85]_i_16/O
                         net (fo=1, routed)           0.000     6.147    brick_state[85]_i_16_n_0
    SLICE_X32Y68         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.679 r  brick_state_reg[85]_i_11/CO[3]
                         net (fo=1, routed)           0.000     6.679    brick_state_reg[85]_i_11_n_0
    SLICE_X32Y69         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.992 f  brick_state_reg[95]_i_15/O[3]
                         net (fo=1, routed)           1.102     8.094    current_state6[8]
    SLICE_X30Y70         LUT6 (Prop_lut6_I2_O)        0.306     8.400 f  brick_state[29]_i_18/O
                         net (fo=13, routed)          0.640     9.040    brick_state[29]_i_18_n_0
    SLICE_X31Y71         LUT2 (Prop_lut2_I1_O)        0.150     9.190 f  brick_state[95]_i_16/O
                         net (fo=6, routed)           0.786     9.976    brick_state[95]_i_16_n_0
    SLICE_X36Y73         LUT6 (Prop_lut6_I2_O)        0.332    10.308 f  brick_state[119]_i_10/O
                         net (fo=15, routed)          1.281    11.589    brick_state[119]_i_10_n_0
    SLICE_X44Y81         LUT3 (Prop_lut3_I2_O)        0.124    11.713 r  brick_state[113]_i_5/O
                         net (fo=6, routed)           0.962    12.675    brick_state[113]_i_5_n_0
    SLICE_X38Y75         LUT6 (Prop_lut6_I0_O)        0.124    12.799 r  FSM_sequential_current_state[2]_i_261/O
                         net (fo=1, routed)           0.452    13.251    FSM_sequential_current_state[2]_i_261_n_0
    SLICE_X38Y75         LUT5 (Prop_lut5_I0_O)        0.124    13.375 r  FSM_sequential_current_state[2]_i_121/O
                         net (fo=2, routed)           1.111    14.486    FSM_sequential_current_state[2]_i_121_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I5_O)        0.124    14.610 f  FSM_sequential_current_state[2]_i_129/O
                         net (fo=1, routed)           0.622    15.232    FSM_sequential_current_state[2]_i_129_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.356 r  FSM_sequential_current_state[2]_i_41/O
                         net (fo=1, routed)           0.403    15.759    FSM_sequential_current_state[2]_i_41_n_0
    SLICE_X47Y75         LUT6 (Prop_lut6_I5_O)        0.124    15.883 f  FSM_sequential_current_state[2]_i_10/O
                         net (fo=1, routed)           0.360    16.242    FSM_sequential_current_state[2]_i_10_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I5_O)        0.124    16.366 r  FSM_sequential_current_state[2]_i_2/O
                         net (fo=3, routed)           0.568    16.934    FSM_sequential_current_state[2]_i_2_n_0
    SLICE_X46Y75         LUT6 (Prop_lut6_I1_O)        0.124    17.058 r  FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000    17.058    FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.421    14.762    CLK_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.187    14.949    
                         clock uncertainty           -0.035    14.913    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)        0.077    14.990    FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.990    
                         arrival time                         -17.058    
  -------------------------------------------------------------------
                         slack                                 -2.068    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.429ns  (logic 3.427ns (36.346%)  route 6.002ns (63.654%))
  Logic Levels:           14  (CARRY4=6 LUT1=1 LUT2=1 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.766ns = ( 14.766 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.682     6.274    board_x_curr_reg_n_0_[3]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.398 r  pixel_data[11]_i_443/O
                         net (fo=1, routed)           0.000     6.398    pixel_data[11]_i_443_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.931 r  pixel_data_reg[11]_i_423/CO[3]
                         net (fo=1, routed)           0.000     6.931    pixel_data_reg[11]_i_423_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.048 r  pixel_data_reg[11]_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.048    pixel_data_reg[11]_i_342_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.371 r  pixel_data_reg[11]_i_169/O[1]
                         net (fo=3, routed)           0.620     7.991    pixel_data_reg[11]_i_169_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.306     8.297 r  FSM_sequential_current_state[0]_i_57/O
                         net (fo=1, routed)           0.000     8.297    FSM_sequential_current_state[0]_i_57_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.830 r  FSM_sequential_current_state_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.830    FSM_sequential_current_state_reg[0]_i_45_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.947 r  FSM_sequential_current_state_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.947    FSM_sequential_current_state_reg[0]_i_33_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  FSM_sequential_current_state_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.750     9.814    paddle_collision21297_in
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  FSM_sequential_current_state[0]_i_9/O
                         net (fo=4, routed)           0.445    10.384    FSM_sequential_current_state[0]_i_9_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.124    10.508 f  brick_state[128]_i_12/O
                         net (fo=5, routed)           0.433    10.941    brick_state[128]_i_12_n_0
    SLICE_X39Y62         LUT4 (Prop_lut4_I0_O)        0.124    11.065 f  brick_state[120]_i_4/O
                         net (fo=99, routed)          1.156    12.221    brick_state[120]_i_4_n_0
    SLICE_X30Y78         LUT5 (Prop_lut5_I3_O)        0.124    12.345 f  brick_state[8]_i_5/O
                         net (fo=1, routed)           0.452    12.797    brick_state[8]_i_5_n_0
    SLICE_X30Y78         LUT6 (Prop_lut6_I1_O)        0.124    12.921 f  brick_state[8]_i_3/O
                         net (fo=1, routed)           0.985    13.907    brick_state[8]_i_3_n_0
    SLICE_X31Y66         LUT4 (Prop_lut4_I3_O)        0.119    14.026 r  brick_state[8]_i_1/O
                         net (fo=1, routed)           0.477    14.503    brick_state[8]_i_1_n_0
    SLICE_X31Y68         FDRE                                         r  brick_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.425    14.766    CLK_IBUF_BUFG
    SLICE_X31Y68         FDRE                                         r  brick_state_reg[8]/C
                         clock pessimism              0.187    14.953    
                         clock uncertainty           -0.035    14.917    
    SLICE_X31Y68         FDRE (Setup_fdre_C_D)       -0.275    14.642    brick_state_reg[8]
  -------------------------------------------------------------------
                         required time                         14.642    
                         arrival time                         -14.503    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.423ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.505ns  (logic 3.027ns (31.848%)  route 6.478ns (68.152%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X34Y66         FDRE                                         r  ball_y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  ball_y_pos_reg[4]/Q
                         net (fo=23, routed)          1.190     6.772    ball_y_pos_reg[4]
    SLICE_X31Y60         LUT1 (Prop_lut1_I0_O)        0.124     6.896 r  pixel_data[11]_i_403/O
                         net (fo=1, routed)           0.000     6.896    pixel_data[11]_i_403_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.297 r  pixel_data_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000     7.297    pixel_data_reg[11]_i_321_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.519 f  pixel_data_reg[11]_i_158/O[0]
                         net (fo=2, routed)           0.704     8.224    pixel_data_reg[11]_i_158_n_7
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.299     8.523 r  pixel_data[11]_i_396/O
                         net (fo=1, routed)           0.616     9.139    pixel_data[11]_i_396_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.543 r  pixel_data_reg[11]_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.543    pixel_data_reg[11]_i_318_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  pixel_data_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000     9.660    pixel_data_reg[11]_i_157_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  pixel_data_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.777    pixel_data_reg[11]_i_59_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 f  pixel_data_reg[11]_i_18/CO[3]
                         net (fo=2, routed)           0.974    10.867    oled/ball_y_pos_reg[11]_0[0]
    SLICE_X44Y61         LUT4 (Prop_lut4_I2_O)        0.124    10.991 f  oled/pixel_data[9]_i_13/O
                         net (fo=1, routed)           0.159    11.150    oled/pixel_data[9]_i_13_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.274 r  oled/pixel_data[9]_i_5/O
                         net (fo=6, routed)           1.961    13.235    oled/pixel_data[9]_i_5_n_0
    SLICE_X45Y9          LUT5 (Prop_lut5_I0_O)        0.124    13.359 r  oled/pixel_data[10]_i_5/O
                         net (fo=1, routed)           0.874    14.234    oled/pixel_data[10]_i_5_n_0
    SLICE_X48Y17         LUT6 (Prop_lut6_I5_O)        0.124    14.358 r  oled/pixel_data[10]_i_2/O
                         net (fo=1, routed)           0.000    14.358    oled/pixel_data[10]_i_2_n_0
    SLICE_X48Y17         MUXF7 (Prop_muxf7_I0_O)      0.212    14.569 r  oled/pixel_data_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    14.569    pixel_data[10]
    SLICE_X48Y17         FDRE                                         r  pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.443    14.784    CLK_IBUF_BUFG
    SLICE_X48Y17         FDRE                                         r  pixel_data_reg[10]/C
                         clock pessimism              0.180    14.964    
                         clock uncertainty           -0.035    14.929    
    SLICE_X48Y17         FDRE (Setup_fdre_C_D)        0.064    14.993    pixel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -14.570    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.526ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.524ns  (logic 2.776ns (29.148%)  route 6.748ns (70.852%))
  Logic Levels:           11  (CARRY4=6 LUT1=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns = ( 14.857 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X34Y66         FDRE                                         r  ball_y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  ball_y_pos_reg[4]/Q
                         net (fo=23, routed)          1.190     6.772    ball_y_pos_reg[4]
    SLICE_X31Y60         LUT1 (Prop_lut1_I0_O)        0.124     6.896 r  pixel_data[11]_i_403/O
                         net (fo=1, routed)           0.000     6.896    pixel_data[11]_i_403_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.297 r  pixel_data_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000     7.297    pixel_data_reg[11]_i_321_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.519 f  pixel_data_reg[11]_i_158/O[0]
                         net (fo=2, routed)           0.704     8.224    pixel_data_reg[11]_i_158_n_7
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.299     8.523 r  pixel_data[11]_i_396/O
                         net (fo=1, routed)           0.616     9.139    pixel_data[11]_i_396_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.543 r  pixel_data_reg[11]_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.543    pixel_data_reg[11]_i_318_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  pixel_data_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000     9.660    pixel_data_reg[11]_i_157_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  pixel_data_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.777    pixel_data_reg[11]_i_59_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 r  pixel_data_reg[11]_i_18/CO[3]
                         net (fo=2, routed)           0.977    10.871    oled/ball_y_pos_reg[11]_0[0]
    SLICE_X44Y61         LUT6 (Prop_lut6_I3_O)        0.124    10.995 r  oled/pixel_data[11]_i_5/O
                         net (fo=5, routed)           3.261    14.256    oled/pixel_data[11]_i_5_n_0
    SLICE_X60Y9          LUT6 (Prop_lut6_I5_O)        0.124    14.380 r  oled/pixel_data[14]_i_2/O
                         net (fo=1, routed)           0.000    14.380    oled/pixel_data[14]_i_2_n_0
    SLICE_X60Y9          MUXF7 (Prop_muxf7_I0_O)      0.209    14.589 r  oled/pixel_data_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    14.589    pixel_data[14]
    SLICE_X60Y9          FDRE                                         r  pixel_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.516    14.857    CLK_IBUF_BUFG
    SLICE_X60Y9          FDRE                                         r  pixel_data_reg[14]/C
                         clock pessimism              0.180    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X60Y9          FDRE (Setup_fdre_C_D)        0.113    15.115    pixel_data_reg[14]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                         -14.589    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pixel_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.334ns  (logic 2.903ns (31.101%)  route 6.431ns (68.899%))
  Logic Levels:           12  (CARRY4=6 LUT1=1 LUT4=1 LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X34Y66         FDRE                                         r  ball_y_pos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDRE (Prop_fdre_C_Q)         0.518     5.583 f  ball_y_pos_reg[4]/Q
                         net (fo=23, routed)          1.190     6.772    ball_y_pos_reg[4]
    SLICE_X31Y60         LUT1 (Prop_lut1_I0_O)        0.124     6.896 r  pixel_data[11]_i_403/O
                         net (fo=1, routed)           0.000     6.896    pixel_data[11]_i_403_n_0
    SLICE_X31Y60         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.297 r  pixel_data_reg[11]_i_321/CO[3]
                         net (fo=1, routed)           0.000     7.297    pixel_data_reg[11]_i_321_n_0
    SLICE_X31Y61         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.519 f  pixel_data_reg[11]_i_158/O[0]
                         net (fo=2, routed)           0.704     8.224    pixel_data_reg[11]_i_158_n_7
    SLICE_X35Y59         LUT6 (Prop_lut6_I0_O)        0.299     8.523 r  pixel_data[11]_i_396/O
                         net (fo=1, routed)           0.616     9.139    pixel_data[11]_i_396_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     9.543 r  pixel_data_reg[11]_i_318/CO[3]
                         net (fo=1, routed)           0.000     9.543    pixel_data_reg[11]_i_318_n_0
    SLICE_X30Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.660 r  pixel_data_reg[11]_i_157/CO[3]
                         net (fo=1, routed)           0.000     9.660    pixel_data_reg[11]_i_157_n_0
    SLICE_X30Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.777 r  pixel_data_reg[11]_i_59/CO[3]
                         net (fo=1, routed)           0.000     9.777    pixel_data_reg[11]_i_59_n_0
    SLICE_X30Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.894 f  pixel_data_reg[11]_i_18/CO[3]
                         net (fo=2, routed)           0.974    10.867    oled/ball_y_pos_reg[11]_0[0]
    SLICE_X44Y61         LUT4 (Prop_lut4_I2_O)        0.124    10.991 f  oled/pixel_data[9]_i_13/O
                         net (fo=1, routed)           0.159    11.150    oled/pixel_data[9]_i_13_n_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I1_O)        0.124    11.274 r  oled/pixel_data[9]_i_5/O
                         net (fo=6, routed)           2.789    14.063    oled/pixel_data[9]_i_5_n_0
    SLICE_X36Y11         LUT5 (Prop_lut5_I2_O)        0.124    14.187 r  oled/pixel_data[8]_i_2/O
                         net (fo=1, routed)           0.000    14.187    oled/pixel_data[8]_i_2_n_0
    SLICE_X36Y11         MUXF7 (Prop_muxf7_I0_O)      0.212    14.399 r  oled/pixel_data_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    14.399    pixel_data[8]
    SLICE_X36Y11         FDRE                                         r  pixel_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.442    14.783    CLK_IBUF_BUFG
    SLICE_X36Y11         FDRE                                         r  pixel_data_reg[8]/C
                         clock pessimism              0.180    14.963    
                         clock uncertainty           -0.035    14.928    
    SLICE_X36Y11         FDRE (Setup_fdre_C_D)        0.064    14.992    pixel_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.992    
                         arrival time                         -14.399    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.610ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 3.303ns (36.567%)  route 5.730ns (63.433%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.682     6.274    board_x_curr_reg_n_0_[3]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.398 r  pixel_data[11]_i_443/O
                         net (fo=1, routed)           0.000     6.398    pixel_data[11]_i_443_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.931 r  pixel_data_reg[11]_i_423/CO[3]
                         net (fo=1, routed)           0.000     6.931    pixel_data_reg[11]_i_423_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.048 r  pixel_data_reg[11]_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.048    pixel_data_reg[11]_i_342_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.371 r  pixel_data_reg[11]_i_169/O[1]
                         net (fo=3, routed)           0.620     7.991    pixel_data_reg[11]_i_169_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.306     8.297 r  FSM_sequential_current_state[0]_i_57/O
                         net (fo=1, routed)           0.000     8.297    FSM_sequential_current_state[0]_i_57_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.830 r  FSM_sequential_current_state_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.830    FSM_sequential_current_state_reg[0]_i_45_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.947 r  FSM_sequential_current_state_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.947    FSM_sequential_current_state_reg[0]_i_33_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  FSM_sequential_current_state_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.750     9.814    paddle_collision21297_in
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  FSM_sequential_current_state[0]_i_9/O
                         net (fo=4, routed)           0.445    10.384    FSM_sequential_current_state[0]_i_9_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.124    10.508 f  brick_state[128]_i_12/O
                         net (fo=5, routed)           0.434    10.942    brick_state[128]_i_12_n_0
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.124    11.066 r  brick_state[17]_i_2/O
                         net (fo=121, routed)         1.201    12.267    brick_state[17]_i_2_n_0
    SLICE_X40Y65         LUT4 (Prop_lut4_I2_O)        0.124    12.391 r  brick_state[29]_i_3/O
                         net (fo=10, routed)          1.072    13.463    brick_state[29]_i_3_n_0
    SLICE_X47Y68         LUT5 (Prop_lut5_I2_O)        0.119    13.582 r  brick_state[20]_i_1/O
                         net (fo=1, routed)           0.525    14.107    brick_state[20]_i_1_n_0
    SLICE_X47Y68         FDRE                                         r  brick_state_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.428    14.769    CLK_IBUF_BUFG
    SLICE_X47Y68         FDRE                                         r  brick_state_reg[20]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X47Y68         FDRE (Setup_fdre_C_D)       -0.275    14.717    brick_state_reg[20]
  -------------------------------------------------------------------
                         required time                         14.717    
                         arrival time                         -14.107    
  -------------------------------------------------------------------
                         slack                                  0.610    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 ball_y_pos_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[50]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 1.724ns (18.622%)  route 7.534ns (81.378%))
  Logic Levels:           6  (LUT4=3 LUT6=3)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.065ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.544     5.065    CLK_IBUF_BUFG
    SLICE_X34Y66         FDSE                                         r  ball_y_pos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y66         FDSE (Prop_fdse_C_Q)         0.518     5.583 f  ball_y_pos_reg[6]/Q
                         net (fo=12, routed)          1.238     6.821    ball_y_pos_reg[6]
    SLICE_X34Y72         LUT4 (Prop_lut4_I0_O)        0.146     6.967 r  brick_state[95]_i_19/O
                         net (fo=1, routed)           0.331     7.298    brick_state[95]_i_19_n_0
    SLICE_X32Y73         LUT4 (Prop_lut4_I3_O)        0.328     7.626 f  brick_state[95]_i_11/O
                         net (fo=10, routed)          1.206     8.831    brick_state[95]_i_11_n_0
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  brick_state[128]_i_11/O
                         net (fo=97, routed)          2.513    11.469    brick_state[128]_i_11_n_0
    SLICE_X39Y70         LUT4 (Prop_lut4_I0_O)        0.152    11.621 r  brick_state[50]_i_8/O
                         net (fo=1, routed)           1.579    13.200    brick_state[50]_i_8_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.332    13.532 r  brick_state[50]_i_3/O
                         net (fo=1, routed)           0.667    14.199    brick_state[50]_i_3_n_0
    SLICE_X49Y71         LUT6 (Prop_lut6_I1_O)        0.124    14.323 r  brick_state[50]_i_1/O
                         net (fo=1, routed)           0.000    14.323    brick_state[50]_i_1_n_0
    SLICE_X49Y71         FDRE                                         r  brick_state_reg[50]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.429    14.770    CLK_IBUF_BUFG
    SLICE_X49Y71         FDRE                                         r  brick_state_reg[50]/C
                         clock pessimism              0.187    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X49Y71         FDRE (Setup_fdre_C_D)        0.031    14.952    brick_state_reg[50]
  -------------------------------------------------------------------
                         required time                         14.952    
                         arrival time                         -14.323    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 board_x_curr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brick_state_reg[116]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.356ns  (logic 3.308ns (35.356%)  route 6.048ns (64.644%))
  Logic Levels:           13  (CARRY4=6 LUT1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.553     5.074    CLK_IBUF_BUFG
    SLICE_X38Y53         FDRE                                         r  board_x_curr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.592 f  board_x_curr_reg[3]/Q
                         net (fo=13, routed)          0.682     6.274    board_x_curr_reg_n_0_[3]
    SLICE_X42Y56         LUT1 (Prop_lut1_I0_O)        0.124     6.398 r  pixel_data[11]_i_443/O
                         net (fo=1, routed)           0.000     6.398    pixel_data[11]_i_443_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.931 r  pixel_data_reg[11]_i_423/CO[3]
                         net (fo=1, routed)           0.000     6.931    pixel_data_reg[11]_i_423_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.048 r  pixel_data_reg[11]_i_342/CO[3]
                         net (fo=1, routed)           0.000     7.048    pixel_data_reg[11]_i_342_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.371 r  pixel_data_reg[11]_i_169/O[1]
                         net (fo=3, routed)           0.620     7.991    pixel_data_reg[11]_i_169_n_6
    SLICE_X42Y60         LUT4 (Prop_lut4_I0_O)        0.306     8.297 r  FSM_sequential_current_state[0]_i_57/O
                         net (fo=1, routed)           0.000     8.297    FSM_sequential_current_state[0]_i_57_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.830 r  FSM_sequential_current_state_reg[0]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.830    FSM_sequential_current_state_reg[0]_i_45_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.947 r  FSM_sequential_current_state_reg[0]_i_33/CO[3]
                         net (fo=1, routed)           0.000     8.947    FSM_sequential_current_state_reg[0]_i_33_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.064 r  FSM_sequential_current_state_reg[0]_i_21/CO[3]
                         net (fo=1, routed)           0.750     9.814    paddle_collision21297_in
    SLICE_X37Y61         LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  FSM_sequential_current_state[0]_i_9/O
                         net (fo=4, routed)           0.445    10.384    FSM_sequential_current_state[0]_i_9_n_0
    SLICE_X38Y61         LUT2 (Prop_lut2_I1_O)        0.124    10.508 f  brick_state[128]_i_12/O
                         net (fo=5, routed)           0.434    10.942    brick_state[128]_i_12_n_0
    SLICE_X39Y62         LUT5 (Prop_lut5_I4_O)        0.124    11.066 r  brick_state[17]_i_2/O
                         net (fo=121, routed)         2.246    13.312    brick_state[17]_i_2_n_0
    SLICE_X51Y81         LUT6 (Prop_lut6_I2_O)        0.124    13.436 r  brick_state[116]_i_2/O
                         net (fo=1, routed)           0.870    14.306    brick_state[116]_i_2_n_0
    SLICE_X52Y81         LUT4 (Prop_lut4_I0_O)        0.124    14.430 r  brick_state[116]_i_1/O
                         net (fo=1, routed)           0.000    14.430    brick_state[116]_i_1_n_0
    SLICE_X52Y81         FDRE                                         r  brick_state_reg[116]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         1.432    14.773    CLK_IBUF_BUFG
    SLICE_X52Y81         FDRE                                         r  brick_state_reg[116]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X52Y81         FDRE (Setup_fdre_C_D)        0.077    15.073    brick_state_reg[116]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -14.430    
  -------------------------------------------------------------------
                         slack                                  0.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.347ns (81.297%)  route 0.080ns (18.703%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X39Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.874 r  bounce_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.874    bounce_counter_reg[12]_i_1_n_7
    SLICE_X39Y50         FDRE                                         r  bounce_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  bounce_counter_reg[12]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    bounce_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.358ns (81.767%)  route 0.080ns (18.233%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X39Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.885 r  bounce_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.885    bounce_counter_reg[12]_i_1_n_5
    SLICE_X39Y50         FDRE                                         r  bounce_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  bounce_counter_reg[14]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    bounce_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.383ns (82.752%)  route 0.080ns (17.248%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X39Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.910 r  bounce_counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.910    bounce_counter_reg[12]_i_1_n_6
    SLICE_X39Y50         FDRE                                         r  bounce_counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  bounce_counter_reg[13]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    bounce_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.383ns (82.752%)  route 0.080ns (17.248%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X39Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.910 r  bounce_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    bounce_counter_reg[12]_i_1_n_4
    SLICE_X39Y50         FDRE                                         r  bounce_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  bounce_counter_reg[15]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    bounce_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.386ns (82.863%)  route 0.080ns (17.137%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X39Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.859 r  bounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.859    bounce_counter_reg[12]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.913 r  bounce_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    bounce_counter_reg[16]_i_1_n_7
    SLICE_X39Y51         FDRE                                         r  bounce_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  bounce_counter_reg[16]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    bounce_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 reset_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.569%)  route 0.127ns (25.431%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  reset_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  reset_counter_reg[23]/Q
                         net (fo=2, routed)           0.127     1.738    reset_counter_reg_n_0_[23]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  reset_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    reset_counter_reg[24]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.947 r  reset_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.947    data0__0[25]
    SLICE_X42Y50         FDRE                                         r  reset_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  reset_counter_reg[25]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    reset_counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.397ns (83.258%)  route 0.080ns (16.742%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X39Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.859 r  bounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.859    bounce_counter_reg[12]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.924 r  bounce_counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.924    bounce_counter_reg[16]_i_1_n_5
    SLICE_X39Y51         FDRE                                         r  bounce_counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  bounce_counter_reg[18]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    bounce_counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 reset_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.213%)  route 0.127ns (24.787%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X42Y49         FDRE                                         r  reset_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  reset_counter_reg[23]/Q
                         net (fo=2, routed)           0.127     1.738    reset_counter_reg_n_0_[23]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.894 r  reset_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.894    reset_counter_reg[24]_i_1_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.960 r  reset_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.960    data0__0[27]
    SLICE_X42Y50         FDRE                                         r  reset_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.832     1.959    CLK_IBUF_BUFG
    SLICE_X42Y50         FDRE                                         r  reset_counter_reg[27]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    reset_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.422ns (84.092%)  route 0.080ns (15.908%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X39Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.859 r  bounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.859    bounce_counter_reg[12]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.949 r  bounce_counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.949    bounce_counter_reg[16]_i_1_n_6
    SLICE_X39Y51         FDRE                                         r  bounce_counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  bounce_counter_reg[17]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    bounce_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 bounce_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bounce_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.422ns (84.092%)  route 0.080ns (15.908%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.564     1.447    CLK_IBUF_BUFG
    SLICE_X39Y48         FDRE                                         r  bounce_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  bounce_counter_reg[7]/Q
                         net (fo=4, routed)           0.079     1.667    bounce_counter_reg[7]
    SLICE_X39Y48         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.780 r  bounce_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.780    bounce_counter_reg[4]_i_1_n_0
    SLICE_X39Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.819 r  bounce_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.820    bounce_counter_reg[8]_i_1_n_0
    SLICE_X39Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.859 r  bounce_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.859    bounce_counter_reg[12]_i_1_n_0
    SLICE_X39Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.949 r  bounce_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.949    bounce_counter_reg[16]_i_1_n_4
    SLICE_X39Y51         FDRE                                         r  bounce_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=339, routed)         0.830     1.958    CLK_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  bounce_counter_reg[19]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.105     1.819    bounce_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.949    
  -------------------------------------------------------------------
                         slack                                  0.130    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y57   ball_move_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y57   ball_move_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y57   ball_move_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y57   ball_move_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y58   ball_move_counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y58   ball_move_counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y58   ball_move_counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y54   ball_move_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y58   ball_move_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   bounce_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   bounce_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y47   bounce_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   bounce_counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   ball_start_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   ball_start_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   ball_start_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y30   ball_start_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   bounce_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y48   bounce_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y54   ball_move_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   bounce_counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   bounce_counter_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y50   bounce_counter_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   bounce_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   bounce_counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   bounce_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y51   bounce_counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y52   bounce_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X39Y52   bounce_counter_reg[21]/C



