library IEEE;
use IEEE.std_logic_1164.all;

entity tb_reg_8b is
end tb_reg_8b;

architecture test of tb_reg_8b is
	signal mr : std_logic := '1';
	signal clk : std_logic := '0';
	signal ld : std_logic := '0';
	signal d_in : std_logic_vector(7 downto 0) := (others => '0');
	signal q_out : std_logic_vector(7 downto 0);
	
	constant Tclk : time := 20 ns;
begin

	clk_gen: clk <= not clk after Tclk/2;
	
	dut: entity work.reg_8b port map (mr=>mr, clk=>clk, ld=>ld, d_in=>d_in, q_out=>q_out);
	
	stimulus: process 
	begin
		wait for 4*Tclk;
		mr <= '0';
		wait for 4*Tclk;
		d_in <= x'fe';
		ld <= '1';
		wait for 4*Tclk;
		ld <= '0';
		d_in <= x'88';
		wait for 4*Tclk;
		d_in <= x'ee';
		ld <= '1'
		wait for 4*Tclk;
		mr <= '0';
		wait for 10*Tclk;
		mr <= '1';
		wait for 10*Tclk;
		wait;
	end process;
	
end test;