\subsection{tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd}
\label{tx__outfifo__16__to__32_8vhd_source}\index{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/tx\+\_\+outfifo\+\_\+mimo/tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd@{/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/ip/tx\+\_\+outfifo\+\_\+mimo/tx\+\_\+outfifo\+\_\+16\+\_\+to\+\_\+32.\+vhd}}

\begin{DoxyCode}
00001 \textcolor{keyword}{-- megafunction wizard: %FIFO%}
00002 \textcolor{keyword}{-- GENERATION: STANDARD}
00003 \textcolor{keyword}{-- VERSION: WM1.0}
00004 \textcolor{keyword}{-- MODULE: dcfifo\_mixed\_widths }
00005 
00006 \textcolor{keyword}{-- ============================================================}
00007 \textcolor{keyword}{-- File Name: tx\_outfifo\_16\_to\_32.vhd}
00008 \textcolor{keyword}{-- Megafunction Name(s):}
00009 \textcolor{keyword}{--          dcfifo\_mixed\_widths}
00010 \textcolor{keyword}{--}
00011 \textcolor{keyword}{-- Simulation Library Files(s):}
00012 \textcolor{keyword}{--          altera\_mf}
00013 \textcolor{keyword}{-- ============================================================}
00014 \textcolor{keyword}{-- ************************************************************}
00015 \textcolor{keyword}{-- THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!}
00016 \textcolor{keyword}{--}
00017 \textcolor{keyword}{-- 15.0.0 Build 145 04/22/2015 SJ Web Edition}
00018 \textcolor{keyword}{-- ************************************************************}
00019 
00020 
00021 \textcolor{keyword}{--Copyright (C) 1991-2015 Altera Corporation. All rights reserved.}
00022 \textcolor{keyword}{--Your use of Altera Corporation's design tools, logic functions }
00023 \textcolor{keyword}{--and other software and tools, and its AMPP partner logic }
00024 \textcolor{keyword}{--functions, and any output files from any of the foregoing }
00025 \textcolor{keyword}{--(including device programming or simulation files), and any }
00026 \textcolor{keyword}{--associated documentation or information are expressly subject }
00027 \textcolor{keyword}{--to the terms and conditions of the Altera Program License }
00028 \textcolor{keyword}{--Subscription Agreement, the Altera Quartus II License Agreement,}
00029 \textcolor{keyword}{--the Altera MegaCore Function License Agreement, or other }
00030 \textcolor{keyword}{--applicable license agreement, including, without limitation, }
00031 \textcolor{keyword}{--that your use is for the sole purpose of programming logic }
00032 \textcolor{keyword}{--devices manufactured by Altera and sold by Altera or its }
00033 \textcolor{keyword}{--authorized distributors.  Please refer to the applicable }
00034 \textcolor{keyword}{--agreement for further details.}
00035 
00036 
00037 \textcolor{vhdlkeyword}{LIBRARY }\textcolor{keywordflow}{ieee};
00038 \textcolor{vhdlkeyword}{USE }ieee.std\_logic\_1164.\textcolor{keywordflow}{all};
00039 
00040 \textcolor{vhdlkeyword}{LIBRARY }\textcolor{keywordflow}{altera\_mf};
00041 \textcolor{vhdlkeyword}{USE }\textcolor{keywordflow}{altera\_mf.all};
00042 
00043 \textcolor{keywordflow}{ENTITY }tx_outfifo_16_to_32 \textcolor{keywordflow}{IS}
00044     \textcolor{keywordflow}{PORT}
00045     \textcolor{vhdlchar}{(}
00046         \textcolor{vhdlchar}{aclr}        \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC}  \textcolor{vhdlchar}{:=} \textcolor{vhdlchar}{'}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{'};
00047         \textcolor{vhdlchar}{data}        \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00048         \textcolor{vhdlchar}{rdclk}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00049         \textcolor{vhdlchar}{rdreq}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00050         \textcolor{vhdlchar}{wrclk}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00051         \textcolor{vhdlchar}{wrreq}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00052         \textcolor{vhdlchar}{q}       \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00053         \textcolor{vhdlchar}{rdempty}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
00054         \textcolor{vhdlchar}{rdfull}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
00055         \textcolor{vhdlchar}{rdusedw}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00056         \textcolor{vhdlchar}{wrempty}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
00057         \textcolor{vhdlchar}{wrfull}      \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
00058         \textcolor{vhdlchar}{wrusedw}     \textcolor{vhdlchar}{:} \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)}
00059     \textcolor{vhdlchar}{)};
00060 \textcolor{keywordflow}{END} \textcolor{vhdlchar}{tx\_outfifo\_16\_to\_32};
00061 
00062 
00063 \textcolor{keywordflow}{ARCHITECTURE} SYN \textcolor{keywordflow}{OF} tx_outfifo_16_to_32 IS
00064 
00065     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire0}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00066     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire1}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC} ;
00067     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire2}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC} ;
00068     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire3}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00069     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire4}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC} ;
00070     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire5}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC} ;
00071     \textcolor{keywordflow}{SIGNAL} \textcolor{vhdlchar}{sub_wire6}    \textcolor{vhdlchar}{:} \textcolor{comment}{STD\_LOGIC\_VECTOR} \textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00072 
00073 
00074 
00075     \textcolor{keywordflow}{COMPONENT} dcfifo\_mixed\_widths
00076     \textcolor{keywordflow}{GENERIC} (
00077         intended\_device\_family      : \textcolor{comment}{STRING};
00078         lpm\_numwords        : \textcolor{comment}{NATURAL};
00079         lpm\_showahead       : \textcolor{comment}{STRING};
00080         lpm\_type        : \textcolor{comment}{STRING};
00081         lpm\_width       : \textcolor{comment}{NATURAL};
00082         lpm\_widthu      : \textcolor{comment}{NATURAL};
00083         lpm\_widthu\_r        : \textcolor{comment}{NATURAL};
00084         lpm\_width\_r     : \textcolor{comment}{NATURAL};
00085         overflow\_checking       : \textcolor{comment}{STRING};
00086         rdsync\_delaypipe        : \textcolor{comment}{NATURAL};
00087         read\_aclr\_synch     : \textcolor{comment}{STRING};
00088         underflow\_checking      : \textcolor{comment}{STRING};
00089         use\_eab     : \textcolor{comment}{STRING};
00090         write\_aclr\_synch        : \textcolor{comment}{STRING};
00091         wrsync\_delaypipe        : \textcolor{comment}{NATURAL}
00092     );
00093     \textcolor{keywordflow}{PORT} (
00094             aclr    : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00095             data    : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{15} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00096             rdclk   : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00097             rdreq   : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00098             wrclk   : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00099             wrreq   : \textcolor{keywordflow}{IN} \textcolor{comment}{STD\_LOGIC} ;
00100             q   : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00101             rdempty : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
00102             rdfull  : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
00103             rdusedw : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0});
00104             wrempty : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
00105             wrfull  : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC} ;
00106             wrusedw : \textcolor{keywordflow}{OUT} \textcolor{comment}{STD\_LOGIC\_VECTOR} (\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0})
00107     );
00108     \textcolor{keywordflow}{END} \textcolor{keywordflow}{COMPONENT};
00109 
00110 \textcolor{vhdlkeyword}{BEGIN}
00111     \textcolor{vhdlchar}{q}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire0}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{31} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00112     \textcolor{vhdlchar}{rdempty}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire1};
00113     \textcolor{vhdlchar}{rdfull}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire2};
00114     \textcolor{vhdlchar}{rdusedw}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire3}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{9} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00115     \textcolor{vhdlchar}{wrempty}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire4};
00116     \textcolor{vhdlchar}{wrfull}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire5};
00117     \textcolor{vhdlchar}{wrusedw}    \textcolor{vhdlchar}{<=} \textcolor{vhdlchar}{sub_wire6}\textcolor{vhdlchar}{(}\textcolor{vhdllogic}{}\textcolor{vhdllogic}{10} \textcolor{keywordflow}{DOWNTO} \textcolor{vhdllogic}{}\textcolor{vhdllogic}{0}\textcolor{vhdlchar}{)};
00118 
00119     dcfifo_mixed_widths_component : dcfifo\_mixed\_widths
00120     \textcolor{keywordflow}{GENERIC} \textcolor{keywordflow}{MAP} (
00121         intended\_device\_family => \textcolor{keyword}{"Cyclone IV E"}  ,
00122         lpm\_numwords => \textcolor{vhdllogic}{2048},
00123         lpm\_showahead => \textcolor{keyword}{"OFF"},
00124         lpm\_type => \textcolor{keyword}{"dcfifo\_mixed\_widths"},
00125         lpm\_width => \textcolor{vhdllogic}{16},
00126         lpm\_widthu => \textcolor{vhdllogic}{11},
00127         lpm\_widthu\_r => \textcolor{vhdllogic}{10},
00128         lpm\_width\_r => \textcolor{vhdllogic}{32},
00129         overflow\_checking => \textcolor{keyword}{"ON"},
00130         rdsync\_delaypipe => \textcolor{vhdllogic}{4},
00131         read\_aclr\_synch => \textcolor{keyword}{"OFF"},
00132         underflow\_checking => \textcolor{keyword}{"ON"},
00133         use\_eab => \textcolor{keyword}{"ON"},
00134         write\_aclr\_synch => \textcolor{keyword}{"OFF"},
00135         wrsync\_delaypipe => \textcolor{vhdllogic}{4}
00136     \textcolor{vhdlchar}{)}
00137     \textcolor{keywordflow}{PORT} \textcolor{keywordflow}{MAP} (
00138         aclr => aclr,
00139         data => data,
00140         rdclk => rdclk,
00141         rdreq => rdreq,
00142         wrclk => wrclk,
00143         wrreq => wrreq,
00144         q => sub_wire0,
00145         rdempty => sub_wire1,
00146         rdfull => sub_wire2,
00147         rdusedw => sub_wire3,
00148         wrempty => sub_wire4,
00149         wrfull => sub_wire5,
00150         wrusedw => sub_wire6
00151     \textcolor{vhdlchar}{)};
00152 
00153 
00154 
00155 \textcolor{keywordflow}{END} \textcolor{vhdlchar}{SYN};
00156 
00157 \textcolor{keyword}{-- ============================================================}
00158 \textcolor{keyword}{-- CNX file retrieval info}
00159 \textcolor{keyword}{-- ============================================================}
00160 \textcolor{keyword}{-- Retrieval info: PRIVATE: AlmostEmpty NUMERIC "0"}
00161 \textcolor{keyword}{-- Retrieval info: PRIVATE: AlmostEmptyThr NUMERIC "-1"}
00162 \textcolor{keyword}{-- Retrieval info: PRIVATE: AlmostFull NUMERIC "0"}
00163 \textcolor{keyword}{-- Retrieval info: PRIVATE: AlmostFullThr NUMERIC "-1"}
00164 \textcolor{keyword}{-- Retrieval info: PRIVATE: CLOCKS\_ARE\_SYNCHRONIZED NUMERIC "0"}
00165 \textcolor{keyword}{-- Retrieval info: PRIVATE: Clock NUMERIC "4"}
00166 \textcolor{keyword}{-- Retrieval info: PRIVATE: Depth NUMERIC "2048"}
00167 \textcolor{keyword}{-- Retrieval info: PRIVATE: Empty NUMERIC "1"}
00168 \textcolor{keyword}{-- Retrieval info: PRIVATE: Full NUMERIC "1"}
00169 \textcolor{keyword}{-- Retrieval info: PRIVATE: INTENDED\_DEVICE\_FAMILY STRING "Cyclone IV E"}
00170 \textcolor{keyword}{-- Retrieval info: PRIVATE: LE\_BasedFIFO NUMERIC "0"}
00171 \textcolor{keyword}{-- Retrieval info: PRIVATE: LegacyRREQ NUMERIC "1"}
00172 \textcolor{keyword}{-- Retrieval info: PRIVATE: MAX\_DEPTH\_BY\_9 NUMERIC "0"}
00173 \textcolor{keyword}{-- Retrieval info: PRIVATE: OVERFLOW\_CHECKING NUMERIC "0"}
00174 \textcolor{keyword}{-- Retrieval info: PRIVATE: Optimize NUMERIC "0"}
00175 \textcolor{keyword}{-- Retrieval info: PRIVATE: RAM\_BLOCK\_TYPE NUMERIC "0"}
00176 \textcolor{keyword}{-- Retrieval info: PRIVATE: SYNTH\_WRAPPER\_GEN\_POSTFIX STRING "0"}
00177 \textcolor{keyword}{-- Retrieval info: PRIVATE: UNDERFLOW\_CHECKING NUMERIC "0"}
00178 \textcolor{keyword}{-- Retrieval info: PRIVATE: UsedW NUMERIC "1"}
00179 \textcolor{keyword}{-- Retrieval info: PRIVATE: Width NUMERIC "16"}
00180 \textcolor{keyword}{-- Retrieval info: PRIVATE: dc\_aclr NUMERIC "1"}
00181 \textcolor{keyword}{-- Retrieval info: PRIVATE: diff\_widths NUMERIC "1"}
00182 \textcolor{keyword}{-- Retrieval info: PRIVATE: msb\_usedw NUMERIC "0"}
00183 \textcolor{keyword}{-- Retrieval info: PRIVATE: output\_width NUMERIC "32"}
00184 \textcolor{keyword}{-- Retrieval info: PRIVATE: rsEmpty NUMERIC "1"}
00185 \textcolor{keyword}{-- Retrieval info: PRIVATE: rsFull NUMERIC "1"}
00186 \textcolor{keyword}{-- Retrieval info: PRIVATE: rsUsedW NUMERIC "1"}
00187 \textcolor{keyword}{-- Retrieval info: PRIVATE: sc\_aclr NUMERIC "0"}
00188 \textcolor{keyword}{-- Retrieval info: PRIVATE: sc\_sclr NUMERIC "0"}
00189 \textcolor{keyword}{-- Retrieval info: PRIVATE: wsEmpty NUMERIC "1"}
00190 \textcolor{keyword}{-- Retrieval info: PRIVATE: wsFull NUMERIC "1"}
00191 \textcolor{keyword}{-- Retrieval info: PRIVATE: wsUsedW NUMERIC "1"}
00192 \textcolor{keyword}{-- Retrieval info: LIBRARY: altera\_mf altera\_mf.altera\_mf\_components.all}
00193 \textcolor{keyword}{-- Retrieval info: CONSTANT: INTENDED\_DEVICE\_FAMILY STRING "Cyclone IV E"}
00194 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_NUMWORDS NUMERIC "2048"}
00195 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_SHOWAHEAD STRING "OFF"}
00196 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_TYPE STRING "dcfifo\_mixed\_widths"}
00197 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_WIDTH NUMERIC "16"}
00198 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_WIDTHU NUMERIC "11"}
00199 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_WIDTHU\_R NUMERIC "10"}
00200 \textcolor{keyword}{-- Retrieval info: CONSTANT: LPM\_WIDTH\_R NUMERIC "32"}
00201 \textcolor{keyword}{-- Retrieval info: CONSTANT: OVERFLOW\_CHECKING STRING "ON"}
00202 \textcolor{keyword}{-- Retrieval info: CONSTANT: RDSYNC\_DELAYPIPE NUMERIC "4"}
00203 \textcolor{keyword}{-- Retrieval info: CONSTANT: READ\_ACLR\_SYNCH STRING "OFF"}
00204 \textcolor{keyword}{-- Retrieval info: CONSTANT: UNDERFLOW\_CHECKING STRING "ON"}
00205 \textcolor{keyword}{-- Retrieval info: CONSTANT: USE\_EAB STRING "ON"}
00206 \textcolor{keyword}{-- Retrieval info: CONSTANT: WRITE\_ACLR\_SYNCH STRING "OFF"}
00207 \textcolor{keyword}{-- Retrieval info: CONSTANT: WRSYNC\_DELAYPIPE NUMERIC "4"}
00208 \textcolor{keyword}{-- Retrieval info: USED\_PORT: aclr 0 0 0 0 INPUT GND "aclr"}
00209 \textcolor{keyword}{-- Retrieval info: USED\_PORT: data 0 0 16 0 INPUT NODEFVAL "data[15..0]"}
00210 \textcolor{keyword}{-- Retrieval info: USED\_PORT: q 0 0 32 0 OUTPUT NODEFVAL "q[31..0]"}
00211 \textcolor{keyword}{-- Retrieval info: USED\_PORT: rdclk 0 0 0 0 INPUT NODEFVAL "rdclk"}
00212 \textcolor{keyword}{-- Retrieval info: USED\_PORT: rdempty 0 0 0 0 OUTPUT NODEFVAL "rdempty"}
00213 \textcolor{keyword}{-- Retrieval info: USED\_PORT: rdfull 0 0 0 0 OUTPUT NODEFVAL "rdfull"}
00214 \textcolor{keyword}{-- Retrieval info: USED\_PORT: rdreq 0 0 0 0 INPUT NODEFVAL "rdreq"}
00215 \textcolor{keyword}{-- Retrieval info: USED\_PORT: rdusedw 0 0 10 0 OUTPUT NODEFVAL "rdusedw[9..0]"}
00216 \textcolor{keyword}{-- Retrieval info: USED\_PORT: wrclk 0 0 0 0 INPUT NODEFVAL "wrclk"}
00217 \textcolor{keyword}{-- Retrieval info: USED\_PORT: wrempty 0 0 0 0 OUTPUT NODEFVAL "wrempty"}
00218 \textcolor{keyword}{-- Retrieval info: USED\_PORT: wrfull 0 0 0 0 OUTPUT NODEFVAL "wrfull"}
00219 \textcolor{keyword}{-- Retrieval info: USED\_PORT: wrreq 0 0 0 0 INPUT NODEFVAL "wrreq"}
00220 \textcolor{keyword}{-- Retrieval info: USED\_PORT: wrusedw 0 0 11 0 OUTPUT NODEFVAL "wrusedw[10..0]"}
00221 \textcolor{keyword}{-- Retrieval info: CONNECT: @aclr 0 0 0 0 aclr 0 0 0 0}
00222 \textcolor{keyword}{-- Retrieval info: CONNECT: @data 0 0 16 0 data 0 0 16 0}
00223 \textcolor{keyword}{-- Retrieval info: CONNECT: @rdclk 0 0 0 0 rdclk 0 0 0 0}
00224 \textcolor{keyword}{-- Retrieval info: CONNECT: @rdreq 0 0 0 0 rdreq 0 0 0 0}
00225 \textcolor{keyword}{-- Retrieval info: CONNECT: @wrclk 0 0 0 0 wrclk 0 0 0 0}
00226 \textcolor{keyword}{-- Retrieval info: CONNECT: @wrreq 0 0 0 0 wrreq 0 0 0 0}
00227 \textcolor{keyword}{-- Retrieval info: CONNECT: q 0 0 32 0 @q 0 0 32 0}
00228 \textcolor{keyword}{-- Retrieval info: CONNECT: rdempty 0 0 0 0 @rdempty 0 0 0 0}
00229 \textcolor{keyword}{-- Retrieval info: CONNECT: rdfull 0 0 0 0 @rdfull 0 0 0 0}
00230 \textcolor{keyword}{-- Retrieval info: CONNECT: rdusedw 0 0 10 0 @rdusedw 0 0 10 0}
00231 \textcolor{keyword}{-- Retrieval info: CONNECT: wrempty 0 0 0 0 @wrempty 0 0 0 0}
00232 \textcolor{keyword}{-- Retrieval info: CONNECT: wrfull 0 0 0 0 @wrfull 0 0 0 0}
00233 \textcolor{keyword}{-- Retrieval info: CONNECT: wrusedw 0 0 11 0 @wrusedw 0 0 11 0}
00234 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL tx\_outfifo\_16\_to\_32.vhd TRUE}
00235 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL tx\_outfifo\_16\_to\_32.inc FALSE}
00236 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL tx\_outfifo\_16\_to\_32.cmp TRUE}
00237 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL tx\_outfifo\_16\_to\_32.bsf FALSE}
00238 \textcolor{keyword}{-- Retrieval info: GEN\_FILE: TYPE\_NORMAL tx\_outfifo\_16\_to\_32\_inst.vhd FALSE}
00239 \textcolor{keyword}{-- Retrieval info: LIB\_FILE: altera\_mf}
\end{DoxyCode}
