digraph "CFG for '_Z9addKernelPiS_S_' function" {
	label="CFG for '_Z9addKernelPiS_S_' function";

	Node0x5f1af50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = load i32, i32 addrspace(1)* %2, align 4, !tbaa !5\l  %6 = icmp sgt i32 %5, 0\l  br i1 %6, label %7, label %24\l|{<s0>T|<s1>F}}"];
	Node0x5f1af50:s0 -> Node0x5f1c580;
	Node0x5f1af50:s1 -> Node0x5f1c610;
	Node0x5f1c580 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%7:\l7:                                                \l  %8 = zext i32 %4 to i64\l  %9 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %8\l  %10 = load i32, i32 addrspace(1)* %9, align 4, !tbaa !5\l  br label %11\l}"];
	Node0x5f1c580 -> Node0x5f1bce0;
	Node0x5f1bce0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%11:\l11:                                               \l  %12 = phi i32 [ %10, %7 ], [ %20, %11 ]\l  %13 = phi i32 [ %5, %7 ], [ %22, %11 ]\l  %14 = phi i32 [ 0, %7 ], [ %21, %11 ]\l  %15 = mul nsw i32 %13, %4\l  %16 = add nsw i32 %15, %14\l  %17 = sext i32 %16 to i64\l  %18 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %17\l  %19 = load i32, i32 addrspace(1)* %18, align 4, !tbaa !5\l  %20 = add nsw i32 %12, %19\l  store i32 %20, i32 addrspace(1)* %9, align 4, !tbaa !5\l  %21 = add nuw nsw i32 %14, 1\l  %22 = load i32, i32 addrspace(1)* %2, align 4, !tbaa !5\l  %23 = icmp slt i32 %21, %22\l  br i1 %23, label %11, label %24, !llvm.loop !9\l|{<s0>T|<s1>F}}"];
	Node0x5f1bce0:s0 -> Node0x5f1bce0;
	Node0x5f1bce0:s1 -> Node0x5f1c610;
	Node0x5f1c610 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#cedaeb70",label="{%24:\l24:                                               \l  ret void\l}"];
}
