0.6
2018.2
Jun 14 2018
20:41:02
D:/Codes/Digital-circuit-course/lab8_2_1/lab8_2_1.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Codes/Digital-circuit-course/lab8_2_1/lab8_2_1.srcs/sim_1/new/bcd_counter_tb.v,1542947194,verilog,,,,bcd_counter_tb,,,../../../../lab8_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Codes/Digital-circuit-course/lab8_2_1/lab8_2_1.srcs/sim_1/new/top.v,1542370466,verilog,,,,Clk_5MHz_to_1Hz;Clk_5MHz_to_1kHz;show_bcd;top,,,../../../../lab8_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Codes/Digital-circuit-course/lab8_2_1/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/sim/c_counter_binary_0.vhd,1542370293,vhdl,,,,c_counter_binary_0,,,,,,,,
D:/Codes/Digital-circuit-course/lab8_2_1/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1542368754,verilog,,D:/Codes/Digital-circuit-course/lab8_2_1/lab8_2_1.srcs/sim_1/new/top.v,,clk_wiz_0,,,../../../../lab8_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Codes/Digital-circuit-course/lab8_2_1/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1542368753,verilog,,D:/Codes/Digital-circuit-course/lab8_2_1/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../lab8_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
D:/Codes/Digital-circuit-course/lab8_2_1/lab8_2_1.srcs/sources_1/new/bcd_counter.v,1542947534,verilog,,D:/Codes/Digital-circuit-course/lab8_2_1/lab8_2_1.srcs/sim_1/new/bcd_counter_tb.v,,bcd_counter,,,../../../../lab8_2_1.srcs/sources_1/ip/clk_wiz_0,,,,,
