{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672126775201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672126775205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 27 15:39:35 2022 " "Processing started: Tue Dec 27 15:39:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672126775205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126775205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off final -c final " "Command: quartus_map --read_settings_files=on --write_settings_files=off final -c final" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126775205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672126775848 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672126775848 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Checkkeypad.v(12) " "Verilog HDL information at Checkkeypad.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "Checkkeypad.v" "" { Text "C:/intelFPGA_lite/final project/Checkkeypad.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672126785551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "checkkeypad.v 1 1 " "Found 1 design units, including 1 entities, in source file checkkeypad.v" { { "Info" "ISGN_ENTITY_NAME" "1 Checkkeypad " "Found entity 1: Checkkeypad" {  } { { "Checkkeypad.v" "" { Text "C:/intelFPGA_lite/final project/Checkkeypad.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126785553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785553 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Mode.v " "Can't analyze file -- file Mode.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1672126785557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider " "Found entity 1: FrequencyDivider" {  } { { "FrequencyDivider.v" "" { Text "C:/intelFPGA_lite/final project/FrequencyDivider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126785560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "match.v 1 1 " "Found 1 design units, including 1 entities, in source file match.v" { { "Info" "ISGN_ENTITY_NAME" "1 Match " "Found entity 1: Match" {  } { { "Match.v" "" { Text "C:/intelFPGA_lite/final project/Match.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126785564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785564 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "SevenDisplay.v(12) " "Verilog HDL information at SevenDisplay.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "SevenDisplay.v" "" { Text "C:/intelFPGA_lite/final project/SevenDisplay.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1672126785567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevendisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file sevendisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenDisplay " "Found entity 1: SevenDisplay" {  } { { "SevenDisplay.v" "" { Text "C:/intelFPGA_lite/final project/SevenDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126785568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785568 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "final final.v(1) " "Verilog HDL Declaration warning at final.v(1): \"final\" is SystemVerilog-2005 keyword" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 1 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1672126785570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.v 1 1 " "Found 1 design units, including 1 entities, in source file final.v" { { "Info" "ISGN_ENTITY_NAME" "1 final " "Found entity 1: final" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126785571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotmatrix.v 1 1 " "Found 1 design units, including 1 entities, in source file dotmatrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotMatrix " "Found entity 1: DotMatrix" {  } { { "DotMatrix.v" "" { Text "C:/intelFPGA_lite/final project/DotMatrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126785575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785575 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "TimeExpire FrequencyDivider.v 2 FrequencyDivider2.v(2) " "Verilog HDL macro warning at FrequencyDivider2.v(2): overriding existing definition for macro \"TimeExpire\", which was defined in \"FrequencyDivider.v\", line 2" {  } { { "FrequencyDivider2.v" "" { Text "C:/intelFPGA_lite/final project/FrequencyDivider2.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Analysis & Synthesis" 0 -1 1672126785577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencydivider2.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencydivider2.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyDivider2 " "Found entity 1: FrequencyDivider2" {  } { { "FrequencyDivider2.v" "" { Text "C:/intelFPGA_lite/final project/FrequencyDivider2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126785578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785578 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "final " "Elaborating entity \"final\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672126785610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyDivider FrequencyDivider:fd " "Elaborating entity \"FrequencyDivider\" for hierarchy \"FrequencyDivider:fd\"" {  } { { "final.v" "fd" { Text "C:/intelFPGA_lite/final project/final.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672126785619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Checkkeypad Checkkeypad:cp " "Elaborating entity \"Checkkeypad\" for hierarchy \"Checkkeypad:cp\"" {  } { { "final.v" "cp" { Text "C:/intelFPGA_lite/final project/final.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672126785621 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "keypadDelay Checkkeypad.v(10) " "Verilog HDL or VHDL warning at Checkkeypad.v(10): object \"keypadDelay\" assigned a value but never read" {  } { { "Checkkeypad.v" "" { Text "C:/intelFPGA_lite/final project/Checkkeypad.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672126785622 "|final|Checkkeypad:cp"}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672126785637 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1672126785637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller Controller:md " "Elaborating entity \"Controller\" for hierarchy \"Controller:md\"" {  } { { "final.v" "md" { Text "C:/intelFPGA_lite/final project/final.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672126785638 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "error controller.v(9) " "Verilog HDL or VHDL warning at controller.v(9): object \"error\" assigned a value but never read" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state controller.v(13) " "Verilog HDL Always Construct warning at controller.v(13): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 13 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit controller.v(15) " "Verilog HDL Always Construct warning at controller.v(15): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 15 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(15) " "Verilog HDL Case Statement information at controller.v(15): all case item expressions in this case statement are onehot" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "digit controller.v(25) " "Verilog HDL Always Construct warning at controller.v(25): variable \"digit\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "controller.v(25) " "Verilog HDL Case Statement information at controller.v(25): all case item expressions in this case statement are onehot" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q4 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"q4\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q3 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"q3\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q2 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"q2\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q1 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"q1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a4 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"a4\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a3 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"a3\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a2 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"a2\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a1 controller.v(11) " "Verilog HDL Always Construct warning at controller.v(11): inferring latch(es) for variable \"a1\", which holds its previous value in one or more paths through the always construct" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[0\] controller.v(25) " "Inferred latch for \"a1\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[1\] controller.v(25) " "Inferred latch for \"a1\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[2\] controller.v(25) " "Inferred latch for \"a1\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[3\] controller.v(25) " "Inferred latch for \"a1\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[0\] controller.v(25) " "Inferred latch for \"a2\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[1\] controller.v(25) " "Inferred latch for \"a2\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[2\] controller.v(25) " "Inferred latch for \"a2\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[3\] controller.v(25) " "Inferred latch for \"a2\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[0\] controller.v(25) " "Inferred latch for \"a3\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[1\] controller.v(25) " "Inferred latch for \"a3\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[2\] controller.v(25) " "Inferred latch for \"a3\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[3\] controller.v(25) " "Inferred latch for \"a3\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[0\] controller.v(25) " "Inferred latch for \"a4\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[1\] controller.v(25) " "Inferred latch for \"a4\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[2\] controller.v(25) " "Inferred latch for \"a4\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a4\[3\] controller.v(25) " "Inferred latch for \"a4\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[0\] controller.v(25) " "Inferred latch for \"q1\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785639 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[1\] controller.v(25) " "Inferred latch for \"q1\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[2\] controller.v(25) " "Inferred latch for \"q1\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q1\[3\] controller.v(25) " "Inferred latch for \"q1\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[0\] controller.v(25) " "Inferred latch for \"q2\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[1\] controller.v(25) " "Inferred latch for \"q2\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[2\] controller.v(25) " "Inferred latch for \"q2\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q2\[3\] controller.v(25) " "Inferred latch for \"q2\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[0\] controller.v(25) " "Inferred latch for \"q3\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[1\] controller.v(25) " "Inferred latch for \"q3\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[2\] controller.v(25) " "Inferred latch for \"q3\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q3\[3\] controller.v(25) " "Inferred latch for \"q3\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[0\] controller.v(25) " "Inferred latch for \"q4\[0\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[1\] controller.v(25) " "Inferred latch for \"q4\[1\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[2\] controller.v(25) " "Inferred latch for \"q4\[2\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q4\[3\] controller.v(25) " "Inferred latch for \"q4\[3\]\" at controller.v(25)" {  } { { "controller.v" "" { Text "C:/intelFPGA_lite/final project/controller.v" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126785640 "|final|Controller:md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Match Match:mt " "Elaborating entity \"Match\" for hierarchy \"Match:mt\"" {  } { { "final.v" "mt" { Text "C:/intelFPGA_lite/final project/final.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672126785641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenDisplay SevenDisplay:sd " "Elaborating entity \"SevenDisplay\" for hierarchy \"SevenDisplay:sd\"" {  } { { "final.v" "sd" { Text "C:/intelFPGA_lite/final project/final.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672126785643 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[0\] VCC " "Pin \"o1\[0\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[1\] VCC " "Pin \"o1\[1\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[2\] GND " "Pin \"o1\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[3\] GND " "Pin \"o1\[3\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[4\] GND " "Pin \"o1\[4\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[5\] GND " "Pin \"o1\[5\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o1\[6\] GND " "Pin \"o1\[6\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o2\[1\] GND " "Pin \"o2\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[0\] GND " "Pin \"o3\[0\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[1\] GND " "Pin \"o3\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[2\] GND " "Pin \"o3\[2\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[3\] VCC " "Pin \"o3\[3\]\" is stuck at VCC" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[4\] GND " "Pin \"o3\[4\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[5\] GND " "Pin \"o3\[5\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o3\[6\] GND " "Pin \"o3\[6\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o4\[1\] GND " "Pin \"o4\[1\]\" is stuck at GND" {  } { { "final.v" "" { Text "C:/intelFPGA_lite/final project/final.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672126786247 "|final|o4[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672126786247 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672126786313 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/final project/output_files/final.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/final project/output_files/final.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126786515 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672126786691 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672126786691 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "208 " "Implemented 208 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672126786730 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672126786730 ""} { "Info" "ICUT_CUT_TM_LCELLS" "156 " "Implemented 156 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672126786730 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672126786730 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672126786746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 27 15:39:46 2022 " "Processing ended: Tue Dec 27 15:39:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672126786746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672126786746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672126786746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672126786746 ""}
