{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 15:19:28 2015 " "Info: Processing started: Thu Apr 09 15:19:28 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mimaqi_hxh -c mimaqi_hxh " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mimaqi_hxh -c mimaqi_hxh" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mimaqi_hxh.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file mimaqi_hxh.v" { { "Info" "ISGN_ENTITY_NAME" "1 mimaqi_hxh " "Info: Found entity 1: mimaqi_hxh" {  } { { "mimaqi_hxh.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/mimaqi_hxh.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "15 jianpandujianma.v(37) " "Warning (10229): Verilog HDL Expression warning at jianpandujianma.v(37): truncated literal to match 15 bits" {  } { { "jianpandujianma.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/jianpandujianma.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "jianpandujianma jianpandujianma.v(10) " "Warning (10238): Verilog Module Declaration warning at jianpandujianma.v(10): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"jianpandujianma\"" {  } { { "jianpandujianma.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/jianpandujianma.v" 10 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jianpandujianma.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file jianpandujianma.v" { { "Info" "ISGN_ENTITY_NAME" "1 jianpandujianma " "Info: Found entity 1: jianpandujianma" {  } { { "jianpandujianma.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/jianpandujianma.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "xianshiluoji.v(26) " "Warning (10268): Verilog HDL information at xianshiluoji.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "xianshiluoji.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/xianshiluoji.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xianshiluoji.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file xianshiluoji.v" { { "Info" "ISGN_ENTITY_NAME" "1 xianshiluoji " "Info: Found entity 1: xianshiluoji" {  } { { "xianshiluoji.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/xianshiluoji.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shumaguan.v(24) " "Warning (10268): Verilog HDL information at shumaguan.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "shumaguan.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/shumaguan.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shumaguan.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shumaguan.v" { { "Info" "ISGN_ENTITY_NAME" "1 shumaguan " "Info: Found entity 1: shumaguan" {  } { { "shumaguan.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/shumaguan.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"reg\";  expecting \";\", or \",\" mimabaocunyanzheng.v(37) " "Error (10170): Verilog HDL syntax error at mimabaocunyanzheng.v(37) near text \"reg\";  expecting \";\", or \",\"" {  } { { "mimabaocunyanzheng.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/mimabaocunyanzheng.v" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mimabaocunyanzheng.v(42) " "Warning (10268): Verilog HDL information at mimabaocunyanzheng.v(42): always construct contains both blocking and non-blocking assignments" {  } { { "mimabaocunyanzheng.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/mimabaocunyanzheng.v" 42 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "mimabaocunyanzheng.v(72) " "Warning (10268): Verilog HDL information at mimabaocunyanzheng.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "mimabaocunyanzheng.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/mimabaocunyanzheng.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mimabaocunyanzheng mimabaocunyanzheng.v(4) " "Error (10112): Ignored design unit \"mimabaocunyanzheng\" at mimabaocunyanzheng.v(4) due to previous errors" {  } { { "mimabaocunyanzheng.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/mimabaocunyanzheng.v" 4 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mimabaocunyanzheng.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file mimabaocunyanzheng.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "shengyin.v(17) " "Warning (10268): Verilog HDL information at shengyin.v(17): always construct contains both blocking and non-blocking assignments" {  } { { "shengyin.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/shengyin.v" 17 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shengyin.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file shengyin.v" { { "Info" "ISGN_ENTITY_NAME" "1 shengyin " "Info: Found entity 1: shengyin" {  } { { "shengyin.v" "" { Text "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/shengyin.v" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/mimaqi_hxh.map.smsg " "Info: Generated suppressed messages file C:/Documents and Settings/Administrator/桌面/120240426/新建文件夹/调整显示的密码器/mimaqi_hxh.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Error: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 09 15:19:29 2015 " "Error: Processing ended: Thu Apr 09 15:19:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Error: Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
