SIM             = icarus
TOPLEVEL_LANG   = verilog
WAVE            = 1
VERILOG_SOURCES = /code/rtl/FILO_RTL.sv
TOPLEVEL        = FILO_RTL
MODULE          = test_filo
PYTHONPATH      = /src
HASH            = 33-resolve-undefined-data_out-values-during-pop-operations-in-synchronous-filo-module
