Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Dec 12 10:39:57 2025
| Host         : LAPTOP-6I7OJEUU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CSSTE_timing_summary_routed.rpt -pb CSSTE_timing_summary_routed.pb -rpx CSSTE_timing_summary_routed.rpx -warn_on_violation
| Design       : CSSTE
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     1000        
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8856)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (9822)
5. checking no_input_delay (17)
6. checking no_output_delay (46)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8856)
---------------------------
 There are 752 register/latch pins with no clock driven by root clock pin: clk_100mhz (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: U1/IFRegID/inst_out_IFID_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[11]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[1]/Q (HIGH)

 There are 1593 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[24]/Q (HIGH)

 There are 1593 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[2]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[6]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U8/clkdiv_reg[9]/Q (HIGH)

 There are 1593 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[10]/Q (HIGH)

 There are 1593 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[2]/Q (HIGH)

 There are 1593 register/latch pins with no clock driven by root clock pin: U9/u1/sw_reg[8]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (9822)
---------------------------------------------------
 There are 9822 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (46)
--------------------------------
 There are 46 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 9868          inf        0.000                      0                 9868           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          9868 Endpoints
Min Delay          9868 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.325ns  (logic 7.986ns (19.805%)  route 32.338ns (80.195%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=18, routed)          0.899     1.355    U11/vga_controller/Q[1]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124     1.479 f  U11/vga_controller/display_data_reg_0_63_0_2_i_42/O
                         net (fo=5, routed)           1.033     2.512    U11/vga_controller/display_data_reg_0_63_0_2_i_42_n_0
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.636 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=16, routed)          1.034     3.670    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I1_O)        0.124     3.794 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          2.183     5.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X28Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     6.101    U11/vga_controller/display_data_reg_0_63_0_2_i_21_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.348 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=446, routed)         7.499    13.847    U11/vga_display/display_data_reg_3968_4031_0_2/ADDRA3
    SLICE_X6Y61          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.299    14.146 r  U11/vga_display/display_data_reg_3968_4031_0_2/RAMA/O
                         net (fo=1, routed)           1.114    15.260    U11/vga_display/display_data_reg_3968_4031_0_2_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I1_O)        0.124    15.384 r  U11/vga_display/text_ascii_carry_i_118/O
                         net (fo=1, routed)           0.000    15.384    U11/vga_display/text_ascii_carry_i_118_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    15.601 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    15.601    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X7Y64          MUXF8 (Prop_muxf8_I1_O)      0.094    15.695 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.749    17.444    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.316    17.760 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.529    18.289    U11/vga_display/text_ascii0[0]
    SLICE_X15Y81         LUT2 (Prop_lut2_I0_O)        0.124    18.413 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    18.413    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.660 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.435    19.095    U11/vga_display/font_addr0[0]
    SLICE_X29Y81         LUT2 (Prop_lut2_I0_O)        0.299    19.394 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    19.394    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.621 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=410, routed)         5.873    25.493    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.303    25.796 r  U11/vga_display/Blue_OBUF[3]_inst_i_543/O
                         net (fo=1, routed)           0.000    25.796    U11/vga_display/Blue_OBUF[3]_inst_i_543_n_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    26.013 r  U11/vga_display/Blue_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_273_n_0
    SLICE_X43Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    26.107 r  U11/vga_display/Blue_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.774    26.882    U11/vga_display/Blue_OBUF[3]_inst_i_109_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.316    27.198 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.918    28.116    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.240 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.810    29.049    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I3_O)        0.124    29.173 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.797    29.970    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.094 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.692    36.786    Red_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.538    40.325 r  Green_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.325    Green[0]
    C6                                                                r  Green[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.181ns  (logic 7.983ns (19.868%)  route 32.197ns (80.132%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=18, routed)          0.899     1.355    U11/vga_controller/Q[1]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124     1.479 f  U11/vga_controller/display_data_reg_0_63_0_2_i_42/O
                         net (fo=5, routed)           1.033     2.512    U11/vga_controller/display_data_reg_0_63_0_2_i_42_n_0
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.636 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=16, routed)          1.034     3.670    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I1_O)        0.124     3.794 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          2.183     5.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X28Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     6.101    U11/vga_controller/display_data_reg_0_63_0_2_i_21_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.348 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=446, routed)         7.499    13.847    U11/vga_display/display_data_reg_3968_4031_0_2/ADDRA3
    SLICE_X6Y61          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.299    14.146 r  U11/vga_display/display_data_reg_3968_4031_0_2/RAMA/O
                         net (fo=1, routed)           1.114    15.260    U11/vga_display/display_data_reg_3968_4031_0_2_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I1_O)        0.124    15.384 r  U11/vga_display/text_ascii_carry_i_118/O
                         net (fo=1, routed)           0.000    15.384    U11/vga_display/text_ascii_carry_i_118_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    15.601 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    15.601    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X7Y64          MUXF8 (Prop_muxf8_I1_O)      0.094    15.695 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.749    17.444    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.316    17.760 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.529    18.289    U11/vga_display/text_ascii0[0]
    SLICE_X15Y81         LUT2 (Prop_lut2_I0_O)        0.124    18.413 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    18.413    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.660 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.435    19.095    U11/vga_display/font_addr0[0]
    SLICE_X29Y81         LUT2 (Prop_lut2_I0_O)        0.299    19.394 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    19.394    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.621 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=410, routed)         5.873    25.493    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.303    25.796 r  U11/vga_display/Blue_OBUF[3]_inst_i_543/O
                         net (fo=1, routed)           0.000    25.796    U11/vga_display/Blue_OBUF[3]_inst_i_543_n_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    26.013 r  U11/vga_display/Blue_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_273_n_0
    SLICE_X43Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    26.107 r  U11/vga_display/Blue_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.774    26.882    U11/vga_display/Blue_OBUF[3]_inst_i_109_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.316    27.198 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.918    28.116    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.240 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.810    29.049    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I3_O)        0.124    29.173 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.797    29.970    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.094 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.551    36.645    Red_OBUF[0]
    C5                   OBUF (Prop_obuf_I_O)         3.535    40.181 r  Red_OBUF[2]_inst/O
                         net (fo=0)                   0.000    40.181    Red[2]
    C5                                                                r  Red[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        40.041ns  (logic 7.995ns (19.967%)  route 32.046ns (80.033%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=18, routed)          0.899     1.355    U11/vga_controller/Q[1]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124     1.479 f  U11/vga_controller/display_data_reg_0_63_0_2_i_42/O
                         net (fo=5, routed)           1.033     2.512    U11/vga_controller/display_data_reg_0_63_0_2_i_42_n_0
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.636 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=16, routed)          1.034     3.670    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I1_O)        0.124     3.794 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          2.183     5.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X28Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     6.101    U11/vga_controller/display_data_reg_0_63_0_2_i_21_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.348 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=446, routed)         7.499    13.847    U11/vga_display/display_data_reg_3968_4031_0_2/ADDRA3
    SLICE_X6Y61          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.299    14.146 r  U11/vga_display/display_data_reg_3968_4031_0_2/RAMA/O
                         net (fo=1, routed)           1.114    15.260    U11/vga_display/display_data_reg_3968_4031_0_2_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I1_O)        0.124    15.384 r  U11/vga_display/text_ascii_carry_i_118/O
                         net (fo=1, routed)           0.000    15.384    U11/vga_display/text_ascii_carry_i_118_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    15.601 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    15.601    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X7Y64          MUXF8 (Prop_muxf8_I1_O)      0.094    15.695 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.749    17.444    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.316    17.760 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.529    18.289    U11/vga_display/text_ascii0[0]
    SLICE_X15Y81         LUT2 (Prop_lut2_I0_O)        0.124    18.413 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    18.413    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.660 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.435    19.095    U11/vga_display/font_addr0[0]
    SLICE_X29Y81         LUT2 (Prop_lut2_I0_O)        0.299    19.394 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    19.394    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.621 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=410, routed)         5.873    25.493    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.303    25.796 r  U11/vga_display/Blue_OBUF[3]_inst_i_543/O
                         net (fo=1, routed)           0.000    25.796    U11/vga_display/Blue_OBUF[3]_inst_i_543_n_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    26.013 r  U11/vga_display/Blue_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_273_n_0
    SLICE_X43Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    26.107 r  U11/vga_display/Blue_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.774    26.882    U11/vga_display/Blue_OBUF[3]_inst_i_109_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.316    27.198 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.918    28.116    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.240 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.810    29.049    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I3_O)        0.124    29.173 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.797    29.970    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.094 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.400    36.494    Red_OBUF[0]
    B7                   OBUF (Prop_obuf_I_O)         3.547    40.041 r  Blue_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.041    Blue[0]
    B7                                                                r  Blue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.890ns  (logic 7.994ns (20.041%)  route 31.896ns (79.959%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=18, routed)          0.899     1.355    U11/vga_controller/Q[1]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124     1.479 f  U11/vga_controller/display_data_reg_0_63_0_2_i_42/O
                         net (fo=5, routed)           1.033     2.512    U11/vga_controller/display_data_reg_0_63_0_2_i_42_n_0
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.636 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=16, routed)          1.034     3.670    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I1_O)        0.124     3.794 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          2.183     5.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X28Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     6.101    U11/vga_controller/display_data_reg_0_63_0_2_i_21_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.348 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=446, routed)         7.499    13.847    U11/vga_display/display_data_reg_3968_4031_0_2/ADDRA3
    SLICE_X6Y61          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.299    14.146 r  U11/vga_display/display_data_reg_3968_4031_0_2/RAMA/O
                         net (fo=1, routed)           1.114    15.260    U11/vga_display/display_data_reg_3968_4031_0_2_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I1_O)        0.124    15.384 r  U11/vga_display/text_ascii_carry_i_118/O
                         net (fo=1, routed)           0.000    15.384    U11/vga_display/text_ascii_carry_i_118_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    15.601 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    15.601    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X7Y64          MUXF8 (Prop_muxf8_I1_O)      0.094    15.695 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.749    17.444    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.316    17.760 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.529    18.289    U11/vga_display/text_ascii0[0]
    SLICE_X15Y81         LUT2 (Prop_lut2_I0_O)        0.124    18.413 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    18.413    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.660 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.435    19.095    U11/vga_display/font_addr0[0]
    SLICE_X29Y81         LUT2 (Prop_lut2_I0_O)        0.299    19.394 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    19.394    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.621 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=410, routed)         5.873    25.493    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.303    25.796 r  U11/vga_display/Blue_OBUF[3]_inst_i_543/O
                         net (fo=1, routed)           0.000    25.796    U11/vga_display/Blue_OBUF[3]_inst_i_543_n_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    26.013 r  U11/vga_display/Blue_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_273_n_0
    SLICE_X43Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    26.107 r  U11/vga_display/Blue_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.774    26.882    U11/vga_display/Blue_OBUF[3]_inst_i_109_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.316    27.198 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.918    28.116    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.240 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.810    29.049    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I3_O)        0.124    29.173 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.797    29.970    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.094 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.249    36.344    Red_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    39.890 r  Green_OBUF[2]_inst/O
                         net (fo=0)                   0.000    39.890    Green[2]
    B6                                                                r  Green[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.739ns  (logic 7.994ns (20.117%)  route 31.745ns (79.883%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=18, routed)          0.899     1.355    U11/vga_controller/Q[1]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124     1.479 f  U11/vga_controller/display_data_reg_0_63_0_2_i_42/O
                         net (fo=5, routed)           1.033     2.512    U11/vga_controller/display_data_reg_0_63_0_2_i_42_n_0
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.636 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=16, routed)          1.034     3.670    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I1_O)        0.124     3.794 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          2.183     5.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X28Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     6.101    U11/vga_controller/display_data_reg_0_63_0_2_i_21_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.348 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=446, routed)         7.499    13.847    U11/vga_display/display_data_reg_3968_4031_0_2/ADDRA3
    SLICE_X6Y61          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.299    14.146 r  U11/vga_display/display_data_reg_3968_4031_0_2/RAMA/O
                         net (fo=1, routed)           1.114    15.260    U11/vga_display/display_data_reg_3968_4031_0_2_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I1_O)        0.124    15.384 r  U11/vga_display/text_ascii_carry_i_118/O
                         net (fo=1, routed)           0.000    15.384    U11/vga_display/text_ascii_carry_i_118_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    15.601 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    15.601    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X7Y64          MUXF8 (Prop_muxf8_I1_O)      0.094    15.695 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.749    17.444    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.316    17.760 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.529    18.289    U11/vga_display/text_ascii0[0]
    SLICE_X15Y81         LUT2 (Prop_lut2_I0_O)        0.124    18.413 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    18.413    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.660 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.435    19.095    U11/vga_display/font_addr0[0]
    SLICE_X29Y81         LUT2 (Prop_lut2_I0_O)        0.299    19.394 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    19.394    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.621 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=410, routed)         5.873    25.493    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.303    25.796 r  U11/vga_display/Blue_OBUF[3]_inst_i_543/O
                         net (fo=1, routed)           0.000    25.796    U11/vga_display/Blue_OBUF[3]_inst_i_543_n_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    26.013 r  U11/vga_display/Blue_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_273_n_0
    SLICE_X43Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    26.107 r  U11/vga_display/Blue_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.774    26.882    U11/vga_display/Blue_OBUF[3]_inst_i_109_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.316    27.198 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.918    28.116    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.240 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.810    29.049    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I3_O)        0.124    29.173 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.797    29.970    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.094 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          6.098    36.193    Red_OBUF[0]
    A6                   OBUF (Prop_obuf_I_O)         3.546    39.739 r  Green_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.739    Green[3]
    A6                                                                r  Green[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Green[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.586ns  (logic 7.993ns (20.190%)  route 31.594ns (79.810%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=18, routed)          0.899     1.355    U11/vga_controller/Q[1]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124     1.479 f  U11/vga_controller/display_data_reg_0_63_0_2_i_42/O
                         net (fo=5, routed)           1.033     2.512    U11/vga_controller/display_data_reg_0_63_0_2_i_42_n_0
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.636 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=16, routed)          1.034     3.670    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I1_O)        0.124     3.794 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          2.183     5.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X28Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     6.101    U11/vga_controller/display_data_reg_0_63_0_2_i_21_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.348 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=446, routed)         7.499    13.847    U11/vga_display/display_data_reg_3968_4031_0_2/ADDRA3
    SLICE_X6Y61          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.299    14.146 r  U11/vga_display/display_data_reg_3968_4031_0_2/RAMA/O
                         net (fo=1, routed)           1.114    15.260    U11/vga_display/display_data_reg_3968_4031_0_2_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I1_O)        0.124    15.384 r  U11/vga_display/text_ascii_carry_i_118/O
                         net (fo=1, routed)           0.000    15.384    U11/vga_display/text_ascii_carry_i_118_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    15.601 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    15.601    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X7Y64          MUXF8 (Prop_muxf8_I1_O)      0.094    15.695 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.749    17.444    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.316    17.760 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.529    18.289    U11/vga_display/text_ascii0[0]
    SLICE_X15Y81         LUT2 (Prop_lut2_I0_O)        0.124    18.413 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    18.413    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.660 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.435    19.095    U11/vga_display/font_addr0[0]
    SLICE_X29Y81         LUT2 (Prop_lut2_I0_O)        0.299    19.394 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    19.394    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.621 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=410, routed)         5.873    25.493    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.303    25.796 r  U11/vga_display/Blue_OBUF[3]_inst_i_543/O
                         net (fo=1, routed)           0.000    25.796    U11/vga_display/Blue_OBUF[3]_inst_i_543_n_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    26.013 r  U11/vga_display/Blue_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_273_n_0
    SLICE_X43Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    26.107 r  U11/vga_display/Blue_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.774    26.882    U11/vga_display/Blue_OBUF[3]_inst_i_109_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.316    27.198 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.918    28.116    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.240 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.810    29.049    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I3_O)        0.124    29.173 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.797    29.970    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.094 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.947    36.042    Red_OBUF[0]
    A5                   OBUF (Prop_obuf_I_O)         3.545    39.586 r  Green_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.586    Green[1]
    A5                                                                r  Green[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.442ns  (logic 8.000ns (20.282%)  route 31.443ns (79.718%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=18, routed)          0.899     1.355    U11/vga_controller/Q[1]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124     1.479 f  U11/vga_controller/display_data_reg_0_63_0_2_i_42/O
                         net (fo=5, routed)           1.033     2.512    U11/vga_controller/display_data_reg_0_63_0_2_i_42_n_0
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.636 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=16, routed)          1.034     3.670    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I1_O)        0.124     3.794 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          2.183     5.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X28Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     6.101    U11/vga_controller/display_data_reg_0_63_0_2_i_21_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.348 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=446, routed)         7.499    13.847    U11/vga_display/display_data_reg_3968_4031_0_2/ADDRA3
    SLICE_X6Y61          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.299    14.146 r  U11/vga_display/display_data_reg_3968_4031_0_2/RAMA/O
                         net (fo=1, routed)           1.114    15.260    U11/vga_display/display_data_reg_3968_4031_0_2_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I1_O)        0.124    15.384 r  U11/vga_display/text_ascii_carry_i_118/O
                         net (fo=1, routed)           0.000    15.384    U11/vga_display/text_ascii_carry_i_118_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    15.601 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    15.601    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X7Y64          MUXF8 (Prop_muxf8_I1_O)      0.094    15.695 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.749    17.444    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.316    17.760 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.529    18.289    U11/vga_display/text_ascii0[0]
    SLICE_X15Y81         LUT2 (Prop_lut2_I0_O)        0.124    18.413 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    18.413    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.660 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.435    19.095    U11/vga_display/font_addr0[0]
    SLICE_X29Y81         LUT2 (Prop_lut2_I0_O)        0.299    19.394 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    19.394    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.621 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=410, routed)         5.873    25.493    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.303    25.796 r  U11/vga_display/Blue_OBUF[3]_inst_i_543/O
                         net (fo=1, routed)           0.000    25.796    U11/vga_display/Blue_OBUF[3]_inst_i_543_n_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    26.013 r  U11/vga_display/Blue_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_273_n_0
    SLICE_X43Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    26.107 r  U11/vga_display/Blue_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.774    26.882    U11/vga_display/Blue_OBUF[3]_inst_i_109_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.316    27.198 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.918    28.116    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.240 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.810    29.049    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I3_O)        0.124    29.173 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.797    29.970    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.094 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.796    35.891    Red_OBUF[0]
    D8                   OBUF (Prop_obuf_I_O)         3.552    39.442 r  Blue_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.442    Blue[3]
    D8                                                                r  Blue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.291ns  (logic 7.999ns (20.359%)  route 31.292ns (79.641%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=18, routed)          0.899     1.355    U11/vga_controller/Q[1]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124     1.479 f  U11/vga_controller/display_data_reg_0_63_0_2_i_42/O
                         net (fo=5, routed)           1.033     2.512    U11/vga_controller/display_data_reg_0_63_0_2_i_42_n_0
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.636 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=16, routed)          1.034     3.670    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I1_O)        0.124     3.794 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          2.183     5.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X28Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     6.101    U11/vga_controller/display_data_reg_0_63_0_2_i_21_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.348 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=446, routed)         7.499    13.847    U11/vga_display/display_data_reg_3968_4031_0_2/ADDRA3
    SLICE_X6Y61          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.299    14.146 r  U11/vga_display/display_data_reg_3968_4031_0_2/RAMA/O
                         net (fo=1, routed)           1.114    15.260    U11/vga_display/display_data_reg_3968_4031_0_2_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I1_O)        0.124    15.384 r  U11/vga_display/text_ascii_carry_i_118/O
                         net (fo=1, routed)           0.000    15.384    U11/vga_display/text_ascii_carry_i_118_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    15.601 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    15.601    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X7Y64          MUXF8 (Prop_muxf8_I1_O)      0.094    15.695 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.749    17.444    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.316    17.760 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.529    18.289    U11/vga_display/text_ascii0[0]
    SLICE_X15Y81         LUT2 (Prop_lut2_I0_O)        0.124    18.413 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    18.413    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.660 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.435    19.095    U11/vga_display/font_addr0[0]
    SLICE_X29Y81         LUT2 (Prop_lut2_I0_O)        0.299    19.394 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    19.394    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.621 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=410, routed)         5.873    25.493    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.303    25.796 r  U11/vga_display/Blue_OBUF[3]_inst_i_543/O
                         net (fo=1, routed)           0.000    25.796    U11/vga_display/Blue_OBUF[3]_inst_i_543_n_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    26.013 r  U11/vga_display/Blue_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_273_n_0
    SLICE_X43Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    26.107 r  U11/vga_display/Blue_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.774    26.882    U11/vga_display/Blue_OBUF[3]_inst_i_109_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.316    27.198 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.918    28.116    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.240 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.810    29.049    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I3_O)        0.124    29.173 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.797    29.970    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.094 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.646    35.740    Red_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.551    39.291 r  Blue_OBUF[1]_inst/O
                         net (fo=0)                   0.000    39.291    Blue[1]
    C7                                                                r  Blue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Blue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.970ns  (logic 7.971ns (20.455%)  route 30.998ns (79.545%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=18, routed)          0.899     1.355    U11/vga_controller/Q[1]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124     1.479 f  U11/vga_controller/display_data_reg_0_63_0_2_i_42/O
                         net (fo=5, routed)           1.033     2.512    U11/vga_controller/display_data_reg_0_63_0_2_i_42_n_0
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.636 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=16, routed)          1.034     3.670    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I1_O)        0.124     3.794 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          2.183     5.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X28Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     6.101    U11/vga_controller/display_data_reg_0_63_0_2_i_21_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.348 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=446, routed)         7.499    13.847    U11/vga_display/display_data_reg_3968_4031_0_2/ADDRA3
    SLICE_X6Y61          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.299    14.146 r  U11/vga_display/display_data_reg_3968_4031_0_2/RAMA/O
                         net (fo=1, routed)           1.114    15.260    U11/vga_display/display_data_reg_3968_4031_0_2_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I1_O)        0.124    15.384 r  U11/vga_display/text_ascii_carry_i_118/O
                         net (fo=1, routed)           0.000    15.384    U11/vga_display/text_ascii_carry_i_118_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    15.601 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    15.601    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X7Y64          MUXF8 (Prop_muxf8_I1_O)      0.094    15.695 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.749    17.444    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.316    17.760 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.529    18.289    U11/vga_display/text_ascii0[0]
    SLICE_X15Y81         LUT2 (Prop_lut2_I0_O)        0.124    18.413 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    18.413    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.660 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.435    19.095    U11/vga_display/font_addr0[0]
    SLICE_X29Y81         LUT2 (Prop_lut2_I0_O)        0.299    19.394 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    19.394    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.621 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=410, routed)         5.873    25.493    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.303    25.796 r  U11/vga_display/Blue_OBUF[3]_inst_i_543/O
                         net (fo=1, routed)           0.000    25.796    U11/vga_display/Blue_OBUF[3]_inst_i_543_n_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    26.013 r  U11/vga_display/Blue_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_273_n_0
    SLICE_X43Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    26.107 r  U11/vga_display/Blue_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.774    26.882    U11/vga_display/Blue_OBUF[3]_inst_i_109_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.316    27.198 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.918    28.116    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.240 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.810    29.049    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I3_O)        0.124    29.173 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.797    29.970    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.094 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.352    35.446    Red_OBUF[0]
    D7                   OBUF (Prop_obuf_I_O)         3.523    38.970 r  Blue_OBUF[2]_inst/O
                         net (fo=0)                   0.000    38.970    Blue[2]
    D7                                                                r  Blue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U11/vga_controller/h_count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            Red[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.704ns  (logic 7.996ns (20.660%)  route 30.708ns (79.340%))
  Logic Levels:           23  (CARRY4=3 FDRE=1 LUT2=3 LUT3=1 LUT5=2 LUT6=7 MUXF7=2 MUXF8=2 OBUF=1 RAMD64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE                         0.000     0.000 r  U11/vga_controller/h_count_reg[1]/C
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U11/vga_controller/h_count_reg[1]/Q
                         net (fo=18, routed)          0.899     1.355    U11/vga_controller/Q[1]
    SLICE_X29Y84         LUT6 (Prop_lut6_I2_O)        0.124     1.479 f  U11/vga_controller/display_data_reg_0_63_0_2_i_42/O
                         net (fo=5, routed)           1.033     2.512    U11/vga_controller/display_data_reg_0_63_0_2_i_42_n_0
    SLICE_X29Y79         LUT2 (Prop_lut2_I1_O)        0.124     2.636 r  U11/vga_controller/Blue_OBUF[3]_inst_i_8/O
                         net (fo=16, routed)          1.034     3.670    U11/vga_controller/h_count_reg[6]_0
    SLICE_X31Y79         LUT5 (Prop_lut5_I1_O)        0.124     3.794 r  U11/vga_controller/Blue_OBUF[3]_inst_i_2/O
                         net (fo=48, routed)          2.183     5.977    U11/vga_controller/h_count_reg[7]_0
    SLICE_X28Y79         LUT3 (Prop_lut3_I0_O)        0.124     6.101 r  U11/vga_controller/display_data_reg_0_63_0_2_i_21/O
                         net (fo=1, routed)           0.000     6.101    U11/vga_controller/display_data_reg_0_63_0_2_i_21_n_0
    SLICE_X28Y79         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.348 r  U11/vga_controller/display_data_reg_0_63_0_2_i_5/O[0]
                         net (fo=446, routed)         7.499    13.847    U11/vga_display/display_data_reg_3968_4031_0_2/ADDRA3
    SLICE_X6Y61          RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.299    14.146 r  U11/vga_display/display_data_reg_3968_4031_0_2/RAMA/O
                         net (fo=1, routed)           1.114    15.260    U11/vga_display/display_data_reg_3968_4031_0_2_n_0
    SLICE_X7Y64          LUT6 (Prop_lut6_I1_O)        0.124    15.384 r  U11/vga_display/text_ascii_carry_i_118/O
                         net (fo=1, routed)           0.000    15.384    U11/vga_display/text_ascii_carry_i_118_n_0
    SLICE_X7Y64          MUXF7 (Prop_muxf7_I1_O)      0.217    15.601 r  U11/vga_display/text_ascii_carry_i_59/O
                         net (fo=1, routed)           0.000    15.601    U11/vga_display/text_ascii_carry_i_59_n_0
    SLICE_X7Y64          MUXF8 (Prop_muxf8_I1_O)      0.094    15.695 r  U11/vga_display/text_ascii_carry_i_23/O
                         net (fo=1, routed)           1.749    17.444    U11/vga_display/text_ascii_carry_i_23_n_0
    SLICE_X11Y78         LUT6 (Prop_lut6_I0_O)        0.316    17.760 r  U11/vga_display/text_ascii_carry_i_4/O
                         net (fo=2, routed)           0.529    18.289    U11/vga_display/text_ascii0[0]
    SLICE_X15Y81         LUT2 (Prop_lut2_I0_O)        0.124    18.413 r  U11/vga_display/text_ascii_carry_i_8/O
                         net (fo=1, routed)           0.000    18.413    U11/vga_display/text_ascii_carry_i_8_n_0
    SLICE_X15Y81         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    18.660 r  U11/vga_display/text_ascii_carry/O[0]
                         net (fo=2, routed)           0.435    19.095    U11/vga_display/font_addr0[0]
    SLICE_X29Y81         LUT2 (Prop_lut2_I0_O)        0.299    19.394 r  U11/vga_display/Blue_OBUF[3]_inst_i_71/O
                         net (fo=1, routed)           0.000    19.394    U11/vga_display/Blue_OBUF[3]_inst_i_71_n_0
    SLICE_X29Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    19.621 r  U11/vga_display/Blue_OBUF[3]_inst_i_29/O[1]
                         net (fo=410, routed)         5.873    25.493    U11/vga_display/Blue_OBUF[3]_inst_i_31_0[1]
    SLICE_X43Y85         LUT6 (Prop_lut6_I2_O)        0.303    25.796 r  U11/vga_display/Blue_OBUF[3]_inst_i_543/O
                         net (fo=1, routed)           0.000    25.796    U11/vga_display/Blue_OBUF[3]_inst_i_543_n_0
    SLICE_X43Y85         MUXF7 (Prop_muxf7_I1_O)      0.217    26.013 r  U11/vga_display/Blue_OBUF[3]_inst_i_273/O
                         net (fo=1, routed)           0.000    26.013    U11/vga_display/Blue_OBUF[3]_inst_i_273_n_0
    SLICE_X43Y85         MUXF8 (Prop_muxf8_I1_O)      0.094    26.107 r  U11/vga_display/Blue_OBUF[3]_inst_i_109/O
                         net (fo=1, routed)           0.774    26.882    U11/vga_display/Blue_OBUF[3]_inst_i_109_n_0
    SLICE_X44Y84         LUT6 (Prop_lut6_I0_O)        0.316    27.198 r  U11/vga_display/Blue_OBUF[3]_inst_i_47/O
                         net (fo=1, routed)           0.918    28.116    U11/vga_display/Blue_OBUF[3]_inst_i_47_n_0
    SLICE_X39Y81         LUT5 (Prop_lut5_I4_O)        0.124    28.240 r  U11/vga_display/Blue_OBUF[3]_inst_i_18/O
                         net (fo=1, routed)           0.810    29.049    U11/vga_display/Blue_OBUF[3]_inst_i_18_n_0
    SLICE_X36Y81         LUT6 (Prop_lut6_I3_O)        0.124    29.173 r  U11/vga_display/Blue_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.797    29.970    U11/vga_display/Blue_OBUF[3]_inst_i_5_n_0
    SLICE_X37Y80         LUT6 (Prop_lut6_I4_O)        0.124    30.094 r  U11/vga_display/Blue_OBUF[3]_inst_i_1/O
                         net (fo=12, routed)          5.061    35.156    Red_OBUF[0]
    B4                   OBUF (Prop_obuf_I_O)         3.548    38.704 r  Red_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.704    Red[1]
    B4                                                                r  Red[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U10/counter1_Lock_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.186ns (74.990%)  route 0.062ns (25.010%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[24]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[24]/Q
                         net (fo=2, routed)           0.062     0.203    U10/counter1_Lock_reg_n_0_[24]
    SLICE_X5Y64          LUT6 (Prop_lut6_I4_O)        0.045     0.248 r  U10/counter1[23]_i_1/O
                         net (fo=1, routed)           0.000     0.248    U10/p_1_in[23]
    SLICE_X5Y64          FDCE                                         r  U10/counter1_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.249ns  (logic 0.186ns (74.661%)  route 0.063ns (25.339%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y61          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[6]/C
    SLICE_X4Y61          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[6]/Q
                         net (fo=2, routed)           0.063     0.204    U10/counter1_Lock_reg_n_0_[6]
    SLICE_X5Y61          LUT6 (Prop_lut6_I4_O)        0.045     0.249 r  U10/counter1[5]_i_1/O
                         net (fo=1, routed)           0.000     0.249    U10/p_1_in[5]
    SLICE_X5Y61          FDCE                                         r  U10/counter1_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[20]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[19]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.250ns  (logic 0.186ns (74.383%)  route 0.064ns (25.617%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y63          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[20]/C
    SLICE_X4Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[20]/Q
                         net (fo=2, routed)           0.064     0.205    U10/counter1_Lock_reg_n_0_[20]
    SLICE_X5Y63          LUT6 (Prop_lut6_I4_O)        0.045     0.250 r  U10/counter1[19]_i_1/O
                         net (fo=1, routed)           0.000     0.250    U10/p_1_in[19]
    SLICE_X5Y63          FDCE                                         r  U10/counter1_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/EXRegMem/RegWrite_out_EXMem_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/MemRegWB/RegWrite_out_MemWB_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDCE                         0.000     0.000 r  U1/EXRegMem/RegWrite_out_EXMem_reg/C
    SLICE_X39Y51         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/EXRegMem/RegWrite_out_EXMem_reg/Q
                         net (fo=1, routed)           0.110     0.251    U1/MemRegWB/RegWrite_in_MemWB
    SLICE_X39Y51         FDCE                                         r  U1/MemRegWB/RegWrite_out_MemWB_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter1_Lock_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter1_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.186ns (74.094%)  route 0.065ns (25.906%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          FDCE                         0.000     0.000 r  U10/counter1_Lock_reg[24]/C
    SLICE_X4Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter1_Lock_reg[24]/Q
                         net (fo=2, routed)           0.065     0.206    U10/counter1_Lock_reg_n_0_[24]
    SLICE_X5Y64          LUT6 (Prop_lut6_I3_O)        0.045     0.251 r  U10/counter1[24]_i_1/O
                         net (fo=1, routed)           0.000     0.251    U10/p_1_in[24]
    SLICE_X5Y64          FDCE                                         r  U10/counter1_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.186ns (73.059%)  route 0.069ns (26.941%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[22]/C
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter2_Lock_reg[22]/Q
                         net (fo=2, routed)           0.069     0.210    U10/counter2_Lock_reg_n_0_[22]
    SLICE_X0Y64          LUT6 (Prop_lut6_I3_O)        0.045     0.255 r  U10/counter2[22]_i_1/O
                         net (fo=1, routed)           0.000     0.255    U10/counter2[22]_i_1_n_0
    SLICE_X0Y64          FDCE                                         r  U10/counter2_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U10/counter2_Lock_reg[22]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U10/counter2_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.186ns (72.773%)  route 0.070ns (27.227%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDCE                         0.000     0.000 r  U10/counter2_Lock_reg[22]/C
    SLICE_X1Y64          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U10/counter2_Lock_reg[22]/Q
                         net (fo=2, routed)           0.070     0.211    U10/counter2_Lock_reg_n_0_[22]
    SLICE_X0Y64          LUT6 (Prop_lut6_I4_O)        0.045     0.256 r  U10/counter2[21]_i_1/O
                         net (fo=1, routed)           0.000     0.256    U10/counter2[21]_i_1_n_0
    SLICE_X0Y64          FDCE                                         r  U10/counter2_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/EXRegMem/ALU_out_EXMem_reg[24]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/MemRegWB/ALU_out_MemWB_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.128ns (49.662%)  route 0.130ns (50.338%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDCE                         0.000     0.000 r  U1/EXRegMem/ALU_out_EXMem_reg[24]/C
    SLICE_X13Y61         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  U1/EXRegMem/ALU_out_EXMem_reg[24]/Q
                         net (fo=3, routed)           0.130     0.258    U1/MemRegWB/ALU_in_MemWB[24]
    SLICE_X15Y62         FDCE                                         r  U1/MemRegWB/ALU_out_MemWB_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/IFRegID/inst_out_IFID_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/IDRegEX/Rd_addr_out_IDEX_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.128ns (48.703%)  route 0.135ns (51.297%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y62         FDRE                         0.000     0.000 r  U1/IFRegID/inst_out_IFID_reg[9]/C
    SLICE_X31Y62         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  U1/IFRegID/inst_out_IFID_reg[9]/Q
                         net (fo=2, routed)           0.135     0.263    U1/IDRegEX/Rd_addr_out_IDEX_reg[4]_0[7]
    SLICE_X31Y62         FDRE                                         r  U1/IDRegEX/Rd_addr_out_IDEX_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/IFRegID/PC_out_IFID_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/IDRegEX/PC_out_IDEX_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.495%)  route 0.123ns (46.505%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y63         FDRE                         0.000     0.000 r  U1/IFRegID/PC_out_IFID_reg[9]/C
    SLICE_X29Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/IFRegID/PC_out_IFID_reg[9]/Q
                         net (fo=2, routed)           0.123     0.264    U1/IDRegEX/U1_PC_out_ID[1]
    SLICE_X29Y63         FDRE                                         r  U1/IDRegEX/PC_out_IDEX_reg[9]/D
  -------------------------------------------------------------------    -------------------





