// Seed: 1096899899
module module_0 #(
    parameter id_4 = 32'd38,
    parameter id_5 = 32'd59
) (
    output supply1 id_0,
    output supply1 id_1,
    output supply1 id_2
);
  parameter id_4 = 1;
  parameter id_5 = 1;
  logic [7:0][id_5 : id_4  /  1] id_6;
  assign id_6[1] = -1;
  assign id_0 = id_4;
endmodule
module module_1 #(
    parameter id_1 = 32'd75,
    parameter id_3 = 32'd55,
    parameter id_4 = 32'd14,
    parameter id_6 = 32'd89
) (
    output tri1 id_0,
    output tri  _id_1
);
  wire [-1 : -1] _id_3;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_5 = 0;
  wire _id_4;
  logic id_5 = -1'b0;
  wire _id_6;
  wire [id_6 : 1] id_7[1 'b0 : id_4];
  logic [id_3 : id_1] id_8;
  assign id_5 = 1;
endmodule
