$date
	Mon Dec 29 00:20:04 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module nonoverlappingsequence101_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$var reg 1 $ x $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var wire 1 $ x $end
$var parameter 2 % A $end
$var parameter 2 & B $end
$var parameter 2 ' C $end
$var reg 2 ( next_state [1:0] $end
$var reg 2 ) state [1:0] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 '
b1 &
b0 %
$end
#0
$dumpvars
b0 )
b0 (
0$
0#
0"
0!
$end
#5
1"
#10
0"
#12
1#
#15
1"
#20
0"
#22
b1 (
1$
#25
b1 )
1"
#30
0"
#32
b10 (
0$
#35
b0 (
b10 )
1"
#40
0"
#42
1!
1$
#45
b1 (
0!
b0 )
1"
#50
0"
#52
b0 (
0$
#55
1"
#60
0"
#62
b1 (
1$
#65
b1 )
1"
#70
0"
#75
1"
#80
0"
#82
b10 (
0$
#85
b0 (
b10 )
1"
#90
0"
#92
1!
1$
#95
0!
b1 (
b0 )
1"
#100
0"
#105
b1 )
1"
#110
0"
#112
