/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [2:0] _01_;
  wire [12:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [11:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [13:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [22:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [19:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_7z = ~(celloutsig_0_5z & in_data[13]);
  assign celloutsig_0_33z = !(celloutsig_0_9z ? celloutsig_0_23z[0] : in_data[55]);
  assign celloutsig_1_19z = !(celloutsig_1_7z ? celloutsig_1_0z[15] : celloutsig_1_5z);
  assign celloutsig_0_6z = !(celloutsig_0_0z ? celloutsig_0_4z[5] : celloutsig_0_5z);
  assign celloutsig_1_18z = ~celloutsig_1_11z;
  assign celloutsig_0_10z = ~celloutsig_0_0z;
  assign celloutsig_0_17z = ~_00_;
  assign celloutsig_1_7z = ~(celloutsig_1_2z[10] ^ celloutsig_1_5z);
  assign celloutsig_0_13z = ~(celloutsig_0_7z ^ celloutsig_0_10z);
  assign celloutsig_0_18z = { celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_15z } + { _01_[2], celloutsig_0_3z, celloutsig_0_9z };
  reg [12:0] _13_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _13_ <= 13'h0000;
    else _13_ <= { in_data[25:15], celloutsig_0_5z, celloutsig_0_0z };
  assign { _00_, _02_[11:2], _01_[2], _02_[0] } = _13_;
  assign celloutsig_0_34z = { celloutsig_0_28z[4:2], celloutsig_0_1z } === { celloutsig_0_18z[1:0], celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_9z = { in_data[58:52], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_3z } === { celloutsig_0_8z[21:7], celloutsig_0_2z };
  assign celloutsig_1_4z = celloutsig_1_0z[16:12] >= celloutsig_1_0z[12:8];
  assign celloutsig_0_2z = in_data[28:24] >= { in_data[61:58], celloutsig_0_1z };
  assign celloutsig_0_20z = { celloutsig_0_14z[4:2], celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_12z } <= { in_data[35:31], celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_1_3z = celloutsig_1_0z[1] & ~(celloutsig_1_0z[1]);
  assign celloutsig_0_1z = in_data[33] & ~(in_data[57]);
  assign celloutsig_0_25z = celloutsig_0_6z & ~(celloutsig_0_3z);
  assign celloutsig_1_0z = in_data[125:106] % { 1'h1, in_data[137:119] };
  assign celloutsig_0_23z = { celloutsig_0_12z[3:2], celloutsig_0_18z } % { 1'h1, celloutsig_0_8z[20:19], celloutsig_0_20z, celloutsig_0_5z };
  assign celloutsig_0_4z = celloutsig_0_0z ? { in_data[20:16], celloutsig_0_1z, celloutsig_0_3z } : { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, 1'h0 };
  assign celloutsig_0_8z = celloutsig_0_6z ? in_data[60:38] : { in_data[70:58], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, 1'h0, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_3z = in_data[48:39] != in_data[93:84];
  assign celloutsig_1_1z = { in_data[125:121], celloutsig_1_0z } != in_data[147:123];
  assign celloutsig_1_11z = { celloutsig_1_0z[17], celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_1z } != { in_data[148:143], celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_0_5z = { celloutsig_0_4z[4:3], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_2z } != { celloutsig_0_4z[6:1], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_8z[20:18], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_5z } != in_data[81:60];
  assign celloutsig_0_16z = { celloutsig_0_5z, _00_, _02_[11:2], _01_[2], _02_[0], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_9z } != { _02_[10:5], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_0_19z = { _02_[3:2], _01_[2], celloutsig_0_18z, celloutsig_0_1z, celloutsig_0_1z } != { celloutsig_0_12z[4:0], celloutsig_0_6z, celloutsig_0_13z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[39:24] !== in_data[70:55];
  assign celloutsig_1_6z = { celloutsig_1_0z[19:6], celloutsig_1_4z } !== celloutsig_1_0z[18:4];
  assign celloutsig_0_21z = celloutsig_0_18z !== { celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_2z };
  assign celloutsig_1_5z = & { celloutsig_1_3z, celloutsig_1_0z[4:3] };
  assign celloutsig_0_26z = celloutsig_0_5z & celloutsig_0_14z[8];
  assign celloutsig_1_10z = celloutsig_1_0z[15:13] >>> { in_data[153:152], celloutsig_1_7z };
  assign celloutsig_0_14z = { celloutsig_0_12z[7:0], celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_7z } >>> { celloutsig_0_8z[18:8], celloutsig_0_10z };
  assign celloutsig_1_2z = celloutsig_1_0z[18:6] ~^ in_data[148:136];
  assign celloutsig_0_12z = { celloutsig_0_8z[8:3], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_6z } ~^ { in_data[41:34], celloutsig_0_10z };
  assign celloutsig_0_28z = { celloutsig_0_4z[2:1], celloutsig_0_26z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_9z } ~^ { celloutsig_0_0z, celloutsig_0_15z, celloutsig_0_21z, celloutsig_0_7z, celloutsig_0_19z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_25z, celloutsig_0_2z };
  assign _01_[1:0] = { celloutsig_0_3z, celloutsig_0_9z };
  assign { _02_[12], _02_[1] } = { _00_, _01_[2] };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_33z, celloutsig_0_34z };
endmodule
