module test_led(
    input wire clk,
    input wire nreset,
    output wire [7:0] led
);

reg [31:0] accum=0;
reg [7:0] led_reg=0;
reg flag_clk=0;

always @(posedge clk)
if (nreset) 
begin
  accum<=0;
led_reg<=0;
end else
begin

accum<=accum+1;

if ((accum[25])&&(flag_clk==0)) flag_clk<=1;else
if  (accum[25]==0)              flag_clk<=0;

end