abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/wal8.blif
Line 9: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 10: Skipping line ".default_output_required 0.00 0.00 ".
Line 11: Skipping line ".default_input_drive 0.10 0.10 ".
Line 12: Skipping line ".default_output_load 2.00 ".
Line 13: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mwal8                          :[0m i/o =   16/   16  lat =    0  nd =   490  edge =   1058  area =1081.00  delay =45.30  lev = 36
--------------- round 1 ---------------
seed = 4114383570
maxLevel = 4
n365 is replaced by n363 with estimated error 0
error = 0
area = 1078
delay = 44.7
#gates = 491
output circuit appNtk/wal8_1_0_1078_44.7.blif
time = 17859445 us
--------------- round 2 ---------------
seed = 1259485878
maxLevel = 4
n449 is replaced by n446 with estimated error 0
error = 0
area = 1075
delay = 44.1
#gates = 490
output circuit appNtk/wal8_2_0_1075_44.1.blif
time = 33671341 us
--------------- round 3 ---------------
seed = 538311682
maxLevel = 4
n466 is replaced by n467 with inverter with estimated error 0
error = 0
area = 1073
delay = 44.1
#gates = 490
output circuit appNtk/wal8_3_0_1073_44.1.blif
time = 49618791 us
--------------- round 4 ---------------
seed = 3492737067
maxLevel = 4
n415 is replaced by n392 with estimated error 0
error = 0
area = 1071
delay = 44.1
#gates = 489
output circuit appNtk/wal8_4_0_1071_44.1.blif
time = 65555968 us
--------------- round 5 ---------------
seed = 2577051322
maxLevel = 4
n497 is replaced by n501 with estimated error 0
error = 0
area = 1069
delay = 44.1
#gates = 488
output circuit appNtk/wal8_5_0_1069_44.1.blif
time = 82433510 us
--------------- round 6 ---------------
seed = 3827122258
maxLevel = 4
n106 is replaced by n185 with inverter with estimated error 0
error = 0
area = 1067
delay = 44.1
#gates = 488
output circuit appNtk/wal8_6_0_1067_44.1.blif
time = 98579130 us
--------------- round 7 ---------------
seed = 359202311
maxLevel = 4
n173 is replaced by n228 with estimated error 0
error = 0
area = 1065
delay = 44.1
#gates = 487
output circuit appNtk/wal8_7_0_1065_44.1.blif
time = 114483615 us
--------------- round 8 ---------------
seed = 1477215873
maxLevel = 4
n207 is replaced by n275 with inverter with estimated error 0
error = 0
area = 1063
delay = 44.1
#gates = 486
output circuit appNtk/wal8_8_0_1063_44.1.blif
time = 130682416 us
--------------- round 9 ---------------
seed = 1909452642
maxLevel = 4
n156 is replaced by n211 with inverter with estimated error 0
error = 0
area = 1061
delay = 44.1
#gates = 485
output circuit appNtk/wal8_9_0_1061_44.1.blif
time = 145551901 us
--------------- round 10 ---------------
seed = 2501705910
maxLevel = 4
n341 is replaced by n342 with estimated error 0
error = 0
area = 1059
delay = 44.1
#gates = 484
output circuit appNtk/wal8_10_0_1059_44.1.blif
time = 161515735 us
--------------- round 11 ---------------
seed = 230736376
maxLevel = 4
n513 is replaced by n517 with estimated error 0
error = 0
area = 1057
delay = 44.1
#gates = 483
output circuit appNtk/wal8_11_0_1057_44.1.blif
time = 177330053 us
--------------- round 12 ---------------
seed = 3060027427
maxLevel = 4
n518 is replaced by n507 with estimated error 0
error = 0
area = 1055
delay = 44.1
#gates = 482
output circuit appNtk/wal8_12_0_1055_44.1.blif
time = 192689549 us
--------------- round 13 ---------------
seed = 1299295831
maxLevel = 4
n521 is replaced by n508 with estimated error 0
error = 0
area = 1053
delay = 43.1
#gates = 481
output circuit appNtk/wal8_13_0_1053_43.1.blif
time = 207415138 us
--------------- round 14 ---------------
seed = 4082219456
maxLevel = 4
n248 is replaced by n245 with estimated error 0
error = 0
area = 1052
delay = 43.1
#gates = 480
output circuit appNtk/wal8_14_0_1052_43.1.blif
time = 221969334 us
--------------- round 15 ---------------
seed = 902466800
maxLevel = 4
n515 is replaced by n510 with estimated error 0
error = 0
area = 1051
delay = 43.1
#gates = 479
output circuit appNtk/wal8_15_0_1051_43.1.blif
time = 237080794 us
--------------- round 16 ---------------
seed = 2463546305
maxLevel = 4
n502 is replaced by n494 with estimated error 0.00012
error = 0.00012
area = 1049
delay = 43.1
#gates = 478
output circuit appNtk/wal8_16_0.00012_1049_43.1.blif
time = 251162593 us
--------------- round 17 ---------------
seed = 3921533115
maxLevel = 4
n366 is replaced by n357 with estimated error 0.00091
error = 0.00091
area = 1047
delay = 43.1
#gates = 477
output circuit appNtk/wal8_17_0.00091_1047_43.1.blif
time = 264983937 us
--------------- round 18 ---------------
seed = 764904587
maxLevel = 4
exceed error bound
