VPWR power 1.8
VGND power 0.0
#define std_input min@VGND max@VPWR
clk input std_input
st input std_input
mcand[31:0] input std_input
mplier[31:0] input std_input
