Enabled shift register with buffering