// Seed: 2499490087
module module_0 (
    input  tri0  id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  tri   id_3,
    output wire  id_4
);
  wire id_6;
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    input tri0 id_2,
    output tri1 id_3,
    input tri0 id_4,
    input wor id_5,
    output supply0 id_6,
    input supply0 id_7,
    input supply1 id_8,
    input tri id_9,
    output supply1 id_10,
    output wor id_11,
    output tri id_12
);
  wire id_14;
  assign #(1) id_12 = 1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_5,
      id_9,
      id_3
  );
  id_15(
      id_0 * id_9
  );
endmodule
