#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0xcd13f0 .scope module, "compare" "compare" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 1 "out"
o0x7f33ab571018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xcdbf60_0 .net "in1", 31 0, o0x7f33ab571018;  0 drivers
o0x7f33ab571048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0xcf8520_0 .net "in2", 31 0, o0x7f33ab571048;  0 drivers
o0x7f33ab571078 .functor BUFZ 3, C4<zzz>; HiZ drive
v0xcf8600_0 .net "op", 2 0, o0x7f33ab571078;  0 drivers
v0xcf86f0_0 .var "out", 0 0;
E_0xccb250 .event edge, v0xcf8600_0, v0xcdbf60_0, v0xcf8520_0;
S_0xccda10 .scope module, "rv32_soc_TB" "rv32_soc_TB" 3 12;
 .timescale -9 -12;
v0xcff110_0 .var "clock", 0 0;
v0xcff1b0_0 .var "reset", 0 0;
S_0xcf8860 .scope module, "uut" "rv32_soc" 3 35, 4 13 0, S_0xccda10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0xcfe9f0_0 .net "PC", 31 0, v0xcfd900_0;  1 drivers
v0xcfeb20_0 .net "clk", 0 0, v0xcff110_0;  1 drivers
v0xcfec70_0 .net "i_data", 31 0, v0xcfe6c0_0;  1 drivers
v0xcfed10_0 .net "mem_rd", 0 0, v0xcfd720_0;  1 drivers
v0xcfee00_0 .net "mem_wr", 0 0, v0xcfd7c0_0;  1 drivers
v0xcfef40_0 .net "o_data", 31 0, v0xcfd860_0;  1 drivers
v0xcff030_0 .net "reset", 0 0, v0xcff1b0_0;  1 drivers
S_0xcf8ab0 .scope module, "core" "rv32" 4 33, 5 15 0, S_0xcf8860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "in_data"
    .port_info 3 /OUTPUT 32 "out_data"
    .port_info 4 /OUTPUT 32 "out_mem_addr"
    .port_info 5 /OUTPUT 1 "mem_wr"
    .port_info 6 /OUTPUT 1 "mem_rd"
P_0xcf8ca0 .param/l "ADDR_WIDTH" 0 5 27, +C4<00000000000000000000000000100000>;
L_0xd10070 .functor BUFZ 1, v0xcface0_0, C4<0>, C4<0>, C4<0>;
v0xcfc7d0_0 .var "PC", 31 0;
v0xcfc8d0_0 .net "PCplus4", 31 0, L_0xd0f2d0;  1 drivers
v0xcfc9b0_0 .net "RegId1", 4 0, L_0xd0f4d0;  1 drivers
v0xcfca80_0 .net "RegId2", 4 0, L_0xd0f570;  1 drivers
L_0x7f33ab528018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0xcfcb90_0 .net/2u *"_s0", 31 0, L_0x7f33ab528018;  1 drivers
v0xcfccc0_0 .var "aluIn1", 31 0;
v0xcfcd80_0 .var "aluIn2", 31 0;
v0xcfce20_0 .net "aluout", 31 0, v0xcf9620_0;  1 drivers
v0xcfcec0_0 .net "alusel1", 0 0, v0xcfa310_0;  1 drivers
v0xcfd020_0 .net "alusel2", 0 0, v0xcfa460_0;  1 drivers
v0xcfd0f0_0 .net "clk", 0 0, v0xcff110_0;  alias, 1 drivers
v0xcfd190_0 .net "func3", 2 0, L_0xd0f6a0;  1 drivers
v0xcfd280_0 .net "funcQual", 0 0, v0xcfa5e0_0;  1 drivers
v0xcfd370_0 .net "imm", 31 0, v0xcfa750_0;  1 drivers
v0xcfd410_0 .net "in_data", 31 0, v0xcfe6c0_0;  alias, 1 drivers
v0xcfd4b0_0 .var "instr", 31 0;
v0xcfd570_0 .net "isALU", 0 0, v0xcfa8f0_0;  1 drivers
v0xcfd720_0 .var "mem_rd", 0 0;
v0xcfd7c0_0 .var "mem_wr", 0 0;
v0xcfd860_0 .var "out_data", 31 0;
v0xcfd900_0 .var "out_mem_addr", 31 0;
v0xcfd9a0_0 .net "regOut1", 31 0, L_0xd103a0;  1 drivers
v0xcfda90_0 .net "regOut2", 31 0, L_0xd10720;  1 drivers
v0xcfdb60_0 .net "reset", 0 0, v0xcff1b0_0;  alias, 1 drivers
v0xcfdc00_0 .var "state", 5 0;
v0xcfdce0_0 .net "writeBack", 0 0, L_0xd10070;  1 drivers
v0xcfddb0_0 .var "writeBackData", 31 0;
v0xcfde80_0 .net "writeBackEn", 0 0, v0xcface0_0;  1 drivers
v0xcfdf50_0 .net "writeBackRegId", 4 0, L_0xd0f3e0;  1 drivers
L_0xd0f2d0 .arith/sum 32, v0xcfc7d0_0, L_0x7f33ab528018;
S_0xcf8e30 .scope module, "ALU" "alu" 5 109, 6 7 0, S_0xcf8ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 3 "func3"
    .port_info 4 /INPUT 1 "opequal"
    .port_info 5 /OUTPUT 32 "out"
v0xcf9180_0 .net "clk", 0 0, v0xcff110_0;  alias, 1 drivers
v0xcf9260_0 .net "func3", 2 0, L_0xd0f6a0;  alias, 1 drivers
v0xcf9340_0 .net "in1", 31 0, v0xcfccc0_0;  1 drivers
v0xcf9430_0 .net "in2", 31 0, v0xcfcd80_0;  1 drivers
v0xcf9510_0 .net "opequal", 0 0, v0xcfa5e0_0;  alias, 1 drivers
v0xcf9620_0 .var "out", 31 0;
E_0xcf9100 .event posedge, v0xcf9180_0;
S_0xcf9800 .scope module, "decoder" "mini_decoder" 5 58, 7 9 0, S_0xcf8ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "writeBackEn"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
    .port_info 5 /OUTPUT 3 "func3"
    .port_info 6 /OUTPUT 1 "funcQual"
    .port_info 7 /OUTPUT 1 "alusel1"
    .port_info 8 /OUTPUT 1 "alusel2"
    .port_info 9 /OUTPUT 1 "isALU"
    .port_info 10 /OUTPUT 32 "imm"
L_0xd0f370 .functor OR 1, L_0xd0fd40, L_0xd0fea0, C4<0>, C4<0>;
v0xcf9c00_0 .net "Iimm", 31 0, L_0xd0f9e0;  1 drivers
v0xcf9d00_0 .net *"_s10", 20 0, L_0xd0f7e0;  1 drivers
v0xcf9de0_0 .net *"_s13", 10 0, L_0xd0f940;  1 drivers
L_0x7f33ab528060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0xcf9ea0_0 .net/2u *"_s16", 2 0, L_0x7f33ab528060;  1 drivers
v0xcf9f80_0 .net *"_s18", 0 0, L_0xd0fd40;  1 drivers
L_0x7f33ab5280a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0xcfa090_0 .net/2u *"_s20", 2 0, L_0x7f33ab5280a8;  1 drivers
v0xcfa170_0 .net *"_s22", 0 0, L_0xd0fea0;  1 drivers
v0xcfa230_0 .net *"_s9", 0 0, L_0xd0f740;  1 drivers
v0xcfa310_0 .var "alusel1", 0 0;
v0xcfa460_0 .var "alusel2", 0 0;
v0xcfa520_0 .net "func3", 2 0, L_0xd0f6a0;  alias, 1 drivers
v0xcfa5e0_0 .var "funcQual", 0 0;
v0xcfa6b0_0 .net "funcisshift", 0 0, L_0xd0f370;  1 drivers
v0xcfa750_0 .var "imm", 31 0;
v0xcfa810_0 .net "instr", 31 0, v0xcfd4b0_0;  1 drivers
v0xcfa8f0_0 .var "isALU", 0 0;
v0xcfa9b0_0 .net "rd", 4 0, L_0xd0f3e0;  alias, 1 drivers
v0xcfab60_0 .net "rs1", 4 0, L_0xd0f4d0;  alias, 1 drivers
v0xcfac00_0 .net "rs2", 4 0, L_0xd0f570;  alias, 1 drivers
v0xcface0_0 .var "writeBackEn", 0 0;
E_0xcf9020/0 .event edge, v0xcfa810_0, v0xcfa9b0_0, v0xcfab60_0, v0xcfac00_0;
E_0xcf9020/1 .event edge, v0xcf9260_0, v0xcfa750_0;
E_0xcf9020 .event/or E_0xcf9020/0, E_0xcf9020/1;
E_0xcf9ba0 .event edge, v0xcfa810_0, v0xcfa6b0_0, v0xcf9c00_0;
L_0xd0f3e0 .part v0xcfd4b0_0, 7, 5;
L_0xd0f4d0 .part v0xcfd4b0_0, 15, 5;
L_0xd0f570 .part v0xcfd4b0_0, 20, 5;
L_0xd0f6a0 .part v0xcfd4b0_0, 12, 3;
L_0xd0f740 .part v0xcfd4b0_0, 31, 1;
LS_0xd0f7e0_0_0 .concat [ 1 1 1 1], L_0xd0f740, L_0xd0f740, L_0xd0f740, L_0xd0f740;
LS_0xd0f7e0_0_4 .concat [ 1 1 1 1], L_0xd0f740, L_0xd0f740, L_0xd0f740, L_0xd0f740;
LS_0xd0f7e0_0_8 .concat [ 1 1 1 1], L_0xd0f740, L_0xd0f740, L_0xd0f740, L_0xd0f740;
LS_0xd0f7e0_0_12 .concat [ 1 1 1 1], L_0xd0f740, L_0xd0f740, L_0xd0f740, L_0xd0f740;
LS_0xd0f7e0_0_16 .concat [ 1 1 1 1], L_0xd0f740, L_0xd0f740, L_0xd0f740, L_0xd0f740;
LS_0xd0f7e0_0_20 .concat [ 1 0 0 0], L_0xd0f740;
LS_0xd0f7e0_1_0 .concat [ 4 4 4 4], LS_0xd0f7e0_0_0, LS_0xd0f7e0_0_4, LS_0xd0f7e0_0_8, LS_0xd0f7e0_0_12;
LS_0xd0f7e0_1_4 .concat [ 4 1 0 0], LS_0xd0f7e0_0_16, LS_0xd0f7e0_0_20;
L_0xd0f7e0 .concat [ 16 5 0 0], LS_0xd0f7e0_1_0, LS_0xd0f7e0_1_4;
L_0xd0f940 .part v0xcfd4b0_0, 20, 11;
L_0xd0f9e0 .concat [ 11 21 0 0], L_0xd0f940, L_0xd0f7e0;
L_0xd0fd40 .cmp/eq 3, L_0xd0f6a0, L_0x7f33ab528060;
L_0xd0fea0 .cmp/eq 3, L_0xd0f6a0, L_0x7f33ab5280a8;
S_0xcfaf60 .scope module, "regs" "register_file" 5 89, 8 9 0, S_0xcf8ab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /INPUT 5 "writereg"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /INPUT 1 "inEn"
    .port_info 6 /OUTPUT 32 "data1"
    .port_info 7 /OUTPUT 32 "data2"
L_0xd103a0 .functor BUFZ 32, L_0xd10180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0xd10720 .functor BUFZ 32, L_0xd104b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0xcfb390 .array "RF", 0 31, 31 0;
v0xcfb980_0 .net *"_s0", 31 0, L_0xd10180;  1 drivers
v0xcfba60_0 .net *"_s10", 6 0, L_0xd10550;  1 drivers
L_0x7f33ab528138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xcfbb50_0 .net *"_s13", 1 0, L_0x7f33ab528138;  1 drivers
v0xcfbc30_0 .net *"_s2", 6 0, L_0xd10220;  1 drivers
L_0x7f33ab5280f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0xcfbd60_0 .net *"_s5", 1 0, L_0x7f33ab5280f0;  1 drivers
v0xcfbe40_0 .net *"_s8", 31 0, L_0xd104b0;  1 drivers
v0xcfbf20_0 .net "clock", 0 0, v0xcff110_0;  alias, 1 drivers
v0xcfbfc0_0 .net "data1", 31 0, L_0xd103a0;  alias, 1 drivers
v0xcfc110_0 .net "data2", 31 0, L_0xd10720;  alias, 1 drivers
v0xcfc1f0_0 .var/i "i", 31 0;
v0xcfc2d0_0 .net "inEn", 0 0, L_0xd10070;  alias, 1 drivers
v0xcfc390_0 .net "read1", 4 0, L_0xd0f4d0;  alias, 1 drivers
v0xcfc480_0 .net "read2", 4 0, L_0xd0f570;  alias, 1 drivers
v0xcfc540_0 .net "writedata", 31 0, v0xcfddb0_0;  1 drivers
v0xcfc600_0 .net "writereg", 4 0, L_0xd0f3e0;  alias, 1 drivers
v0xcfb390_0 .array/port v0xcfb390, 0;
E_0xcfb230/0 .event edge, v0xcfc540_0, v0xcfa9b0_0, v0xcfc1f0_0, v0xcfb390_0;
v0xcfb390_1 .array/port v0xcfb390, 1;
v0xcfb390_2 .array/port v0xcfb390, 2;
v0xcfb390_3 .array/port v0xcfb390, 3;
v0xcfb390_4 .array/port v0xcfb390, 4;
E_0xcfb230/1 .event edge, v0xcfb390_1, v0xcfb390_2, v0xcfb390_3, v0xcfb390_4;
v0xcfb390_5 .array/port v0xcfb390, 5;
v0xcfb390_6 .array/port v0xcfb390, 6;
v0xcfb390_7 .array/port v0xcfb390, 7;
v0xcfb390_8 .array/port v0xcfb390, 8;
E_0xcfb230/2 .event edge, v0xcfb390_5, v0xcfb390_6, v0xcfb390_7, v0xcfb390_8;
v0xcfb390_9 .array/port v0xcfb390, 9;
v0xcfb390_10 .array/port v0xcfb390, 10;
v0xcfb390_11 .array/port v0xcfb390, 11;
v0xcfb390_12 .array/port v0xcfb390, 12;
E_0xcfb230/3 .event edge, v0xcfb390_9, v0xcfb390_10, v0xcfb390_11, v0xcfb390_12;
v0xcfb390_13 .array/port v0xcfb390, 13;
v0xcfb390_14 .array/port v0xcfb390, 14;
v0xcfb390_15 .array/port v0xcfb390, 15;
v0xcfb390_16 .array/port v0xcfb390, 16;
E_0xcfb230/4 .event edge, v0xcfb390_13, v0xcfb390_14, v0xcfb390_15, v0xcfb390_16;
v0xcfb390_17 .array/port v0xcfb390, 17;
v0xcfb390_18 .array/port v0xcfb390, 18;
v0xcfb390_19 .array/port v0xcfb390, 19;
v0xcfb390_20 .array/port v0xcfb390, 20;
E_0xcfb230/5 .event edge, v0xcfb390_17, v0xcfb390_18, v0xcfb390_19, v0xcfb390_20;
v0xcfb390_21 .array/port v0xcfb390, 21;
v0xcfb390_22 .array/port v0xcfb390, 22;
v0xcfb390_23 .array/port v0xcfb390, 23;
v0xcfb390_24 .array/port v0xcfb390, 24;
E_0xcfb230/6 .event edge, v0xcfb390_21, v0xcfb390_22, v0xcfb390_23, v0xcfb390_24;
v0xcfb390_25 .array/port v0xcfb390, 25;
v0xcfb390_26 .array/port v0xcfb390, 26;
v0xcfb390_27 .array/port v0xcfb390, 27;
v0xcfb390_28 .array/port v0xcfb390, 28;
E_0xcfb230/7 .event edge, v0xcfb390_25, v0xcfb390_26, v0xcfb390_27, v0xcfb390_28;
v0xcfb390_29 .array/port v0xcfb390, 29;
v0xcfb390_30 .array/port v0xcfb390, 30;
v0xcfb390_31 .array/port v0xcfb390, 31;
E_0xcfb230/8 .event edge, v0xcfb390_29, v0xcfb390_30, v0xcfb390_31;
E_0xcfb230 .event/or E_0xcfb230/0, E_0xcfb230/1, E_0xcfb230/2, E_0xcfb230/3, E_0xcfb230/4, E_0xcfb230/5, E_0xcfb230/6, E_0xcfb230/7, E_0xcfb230/8;
L_0xd10180 .array/port v0xcfb390, L_0xd10220;
L_0xd10220 .concat [ 5 2 0 0], L_0xd0f4d0, L_0x7f33ab5280f0;
L_0xd104b0 .array/port v0xcfb390, L_0xd10550;
L_0xd10550 .concat [ 5 2 0 0], L_0xd0f570, L_0x7f33ab528138;
S_0xcfe140 .scope module, "ram" "memory" 4 23, 9 8 0, S_0xcf8860;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PC"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 32 "o_data"
v0xcfe3d0_0 .net "PC", 31 0, v0xcfd900_0;  alias, 1 drivers
v0xcfe490_0 .net "clk", 0 0, v0xcff110_0;  alias, 1 drivers
v0xcfe550_0 .net "i_data", 31 0, v0xcfd860_0;  alias, 1 drivers
v0xcfe620 .array "memory", 0 15, 31 0;
v0xcfe6c0_0 .var "o_data", 31 0;
v0xcfe7b0_0 .net "rd", 0 0, v0xcfd720_0;  alias, 1 drivers
v0xcfe880_0 .net "wr", 0 0, v0xcfd7c0_0;  alias, 1 drivers
    .scope S_0xcd13f0;
T_0 ;
    %wait E_0xccb250;
    %load/vec4 v0xcf8600_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xcf86f0_0, 0, 1;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0xcdbf60_0;
    %load/vec4 v0xcf8520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0xcf86f0_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0xcdbf60_0;
    %load/vec4 v0xcf8520_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0xcf86f0_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0xcdbf60_0;
    %load/vec4 v0xcf8520_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0xcf86f0_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0xcf8520_0;
    %load/vec4 v0xcdbf60_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0xcf86f0_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0xcdbf60_0;
    %load/vec4 v0xcf8520_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0xcf86f0_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0xcf8520_0;
    %load/vec4 v0xcdbf60_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0xcf86f0_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0xcfe140;
T_1 ;
    %wait E_0xcf9100;
    %load/vec4 v0xcfe880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0xcfe550_0;
    %ix/getv 3, v0xcfe3d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xcfe620, 0, 4;
T_1.0 ;
    %load/vec4 v0xcfe7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv 4, v0xcfe3d0_0;
    %load/vec4a v0xcfe620, 4;
    %assign/vec4 v0xcfe6c0_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0xcfe140;
T_2 ;
    %pushi/vec4 2130355, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xcfe620, 4, 0;
    %pushi/vec4 1075872179, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xcfe620, 4, 0;
    %pushi/vec4 1081875, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0xcfe620, 4, 0;
    %end;
    .thread T_2;
    .scope S_0xcf9800;
T_3 ;
    %wait E_0xcf9ba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcfa8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcfa5e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xcfa310_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xcfa460_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0xcfa750_0, 0, 32;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0xcface0_0, 0, 1;
    %load/vec4 v0xcfa810_0;
    %parti/s 5, 2, 3;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcface0_0, 0, 1;
    %load/vec4 v0xcfa6b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.3, 8;
    %load/vec4 v0xcfa810_0;
    %parti/s 1, 30, 6;
    %jmp/1 T_3.4, 8;
T_3.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.4, 8;
 ; End of false expr.
    %blend;
T_3.4;
    %store/vec4 v0xcfa5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcfa8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcfa310_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcfa460_0, 0, 1;
    %load/vec4 v0xcf9c00_0;
    %store/vec4 v0xcfa750_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcface0_0, 0, 1;
    %load/vec4 v0xcfa810_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0xcfa5e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcfa8f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcfa310_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcfa460_0, 0, 1;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0xcf9800;
T_4 ;
    %wait E_0xcf9020;
    %vpi_call 7 101 "$display", "instr: %b", v0xcfa810_0 {0 0 0};
    %vpi_call 7 102 "$display", "Destination Register:%b", v0xcfa9b0_0 {0 0 0};
    %vpi_call 7 103 "$display", "Source Register: %b", v0xcfab60_0 {0 0 0};
    %vpi_call 7 104 "$display", "Source Register: %b", v0xcfac00_0 {0 0 0};
    %vpi_call 7 105 "$display", "Func3 : %b", v0xcfa520_0 {0 0 0};
    %vpi_call 7 106 "$display", "imm : %b", v0xcfa750_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0xcfaf60;
T_5 ;
    %wait E_0xcf9100;
    %load/vec4 v0xcfc2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0xcfc600_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0xcfc540_0;
    %load/vec4 v0xcfc600_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xcfb390, 0, 4;
T_5.2 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0xcfaf60;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xcfb390, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xcfb390, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0xcfb390, 0, 4;
    %end;
    .thread T_6;
    .scope S_0xcfaf60;
T_7 ;
    %wait E_0xcfb230;
    %vpi_call 8 47 "$display", "\000" {0 0 0};
    %vpi_call 8 48 "$display", "\000" {0 0 0};
    %vpi_call 8 49 "$display", "Write Data: %d", v0xcfc540_0 {0 0 0};
    %vpi_call 8 50 "$display", "Write reg:  %d", v0xcfc600_0 {0 0 0};
    %vpi_call 8 51 "$display", "REGISTER FILE:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xcfc1f0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0xcfc1f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %vpi_call 8 53 "$display", "R[%d]     ::      %d", v0xcfc1f0_0, &A<v0xcfb390, v0xcfc1f0_0 > {0 0 0};
    %load/vec4 v0xcfc1f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0xcfc1f0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 8 55 "$display", "\012\012" {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0xcf8e30;
T_8 ;
    %wait E_0xcf9100;
    %load/vec4 v0xcf9260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0xcf9510_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.9, 8;
    %load/vec4 v0xcf9340_0;
    %load/vec4 v0xcf9430_0;
    %sub;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %load/vec4 v0xcf9340_0;
    %load/vec4 v0xcf9430_0;
    %add;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %store/vec4 v0xcf9620_0, 0, 32;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0xcf9340_0;
    %load/vec4 v0xcf9430_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.12, 8;
T_8.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.12, 8;
 ; End of false expr.
    %blend;
T_8.12;
    %store/vec4 v0xcf9620_0, 0, 32;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0xcf9340_0;
    %load/vec4 v0xcf9430_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v0xcf9620_0, 0, 32;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0xcf9340_0;
    %load/vec4 v0xcf9430_0;
    %xor;
    %store/vec4 v0xcf9620_0, 0, 32;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0xcf9340_0;
    %load/vec4 v0xcf9430_0;
    %or;
    %store/vec4 v0xcf9620_0, 0, 32;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0xcf9340_0;
    %load/vec4 v0xcf9430_0;
    %and;
    %store/vec4 v0xcf9620_0, 0, 32;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0xcf9340_0;
    %load/vec4 v0xcf9430_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0xcf9620_0, 0, 32;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0xcf9510_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.15, 8;
    %load/vec4 v0xcf9340_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %load/vec4 v0xcf9340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0xcf9430_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %pad/s 32;
    %store/vec4 v0xcf9620_0, 0, 32;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0xcf8ab0;
T_9 ;
    %wait E_0xcf9100;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0xcfdc00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcfd7c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0xcfd720_0, 0;
    %load/vec4 v0xcfdb60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xcfdc00_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0xcfc7d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0xcfdc00_0;
    %parti/s 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %load/vec4 v0xcfdc00_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %load/vec4 v0xcfdc00_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %load/vec4 v0xcfdc00_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %load/vec4 v0xcfdc00_0;
    %parti/s 1, 4, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xcfdc00_0, 4, 5;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0xcfc7d0_0;
    %assign/vec4 v0xcfd900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0xcfd720_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xcfdc00_0, 4, 5;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xcfdc00_0, 4, 5;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0xcfd410_0;
    %assign/vec4 v0xcfd4b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xcfdc00_0, 4, 5;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0xcfcec0_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.9, 8;
    %load/vec4 v0xcfc7d0_0;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %load/vec4 v0xcfd9a0_0;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %assign/vec4 v0xcfccc0_0, 0;
    %load/vec4 v0xcfd020_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.11, 8;
    %load/vec4 v0xcfd370_0;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %load/vec4 v0xcfda90_0;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %assign/vec4 v0xcfcd80_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xcfdc00_0, 4, 5;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0xcfc8d0_0;
    %assign/vec4 v0xcfc7d0_0, 0;
    %load/vec4 v0xcfce20_0;
    %assign/vec4 v0xcfddb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0xcfdc00_0, 4, 5;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0xccda10;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcff110_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0xcff110_0;
    %inv;
    %store/vec4 v0xcff110_0, 0, 1;
    %jmp T_10.0;
    %jmp T_10;
    .thread T_10;
    .scope S_0xccda10;
T_11 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xcff1b0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xcff1b0_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 25 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0xccda10;
T_12 ;
    %vpi_call 3 30 "$dumpfile", "rv32_soc_TB.vcd" {0 0 0};
    %vpi_call 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0xccda10 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./compare.v";
    "rv32_soc_TB.v";
    "./rv32_soc.v";
    "./rv32.v";
    "./alu.v";
    "./mini_decoder.v";
    "./register_file.v";
    "./memory.v";
