// Seed: 1260387477
module module_0 (
    output wand  id_0,
    output wire  id_1,
    input  uwire id_2,
    output tri0  id_3,
    output wor   id_4
);
  assign id_1 = 1;
  module_2(
      id_2, id_2, id_2, id_3, id_3
  );
endmodule
macromodule module_1 (
    input  uwire id_0,
    output tri1  id_1,
    input  tri0  id_2
);
  assign id_1 = id_1++;
  wire id_4;
  module_0(
      id_1, id_1, id_0, id_1, id_1
  );
endmodule
module module_2 (
    input  uwire id_0,
    input  uwire id_1,
    input  tri   id_2,
    output wand  id_3
    , id_6,
    output wire  id_4
);
  if (1'b0 + id_1 - 1) begin : id_7
    assign id_3 = 1;
  end
endmodule
