

================================================================
== Vivado HLS Report for 'cache_update'
================================================================
* Date:           Sat Dec  7 00:22:12 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_full.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.853 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    18657|    18657| 0.187 ms | 0.187 ms |  18657|  18657|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- CACHE_UPDATE_LOOP_1     |    18656|    18656|      1166|          -|          -|    16|    no    |
        | + CACHE_UPDATE_LOOP_2    |     1164|     1164|       194|          -|          -|     6|    no    |
        |  ++ CACHE_UPDATE_LOOP_3  |      192|      192|         2|          -|          -|    96|    no    |
        +--------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    283|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     60|    -|
|Register         |        -|      -|      94|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      94|    343|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |add_ln203_3_fu_362_p2  |     +    |      0|  0|  21|          15|          15|
    |add_ln203_fu_291_p2    |     +    |      0|  0|  14|          10|          10|
    |add_ln204_1_fu_256_p2  |     +    |      0|  0|  15|           8|           8|
    |add_ln204_2_fu_352_p2  |     +    |      0|  0|  19|          14|          14|
    |add_ln204_3_fu_367_p2  |     +    |      0|  0|  12|          12|          12|
    |add_ln204_fu_170_p2    |     +    |      0|  0|  15|           8|           8|
    |i_fu_148_p2            |     +    |      0|  0|  15|           5|           1|
    |j_fu_242_p2            |     +    |      0|  0|  12|           3|           1|
    |k_fu_334_p2            |     +    |      0|  0|  15|           7|           1|
    |sub_ln203_3_fu_316_p2  |     -    |      0|  0|  21|          15|          15|
    |sub_ln203_fu_200_p2    |     -    |      0|  0|  15|           9|           9|
    |sub_ln204_1_fu_285_p2  |     -    |      0|  0|  19|          14|          14|
    |sub_ln204_fu_230_p2    |     -    |      0|  0|  12|          12|          12|
    |icmp_ln201_fu_142_p2   |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln202_fu_236_p2   |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln203_fu_328_p2   |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln204_fu_322_p2   |   icmp   |      0|  0|   9|           3|           3|
    |cache_out_V_d0         |  select  |      0|  0|  38|           1|          38|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 283|         151|         177|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_NS_fsm    |  33|          6|    1|          6|
    |i_0_reg_109  |   9|          2|    5|         10|
    |j_0_reg_120  |   9|          2|    3|          6|
    |k_0_reg_131  |   9|          2|    7|         14|
    +-------------+----+-----------+-----+-----------+
    |Total        |  60|         12|   16|         36|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------+----+----+-----+-----------+
    |         Name        | FF | LUT| Bits| Const Bits|
    +---------------------+----+----+-----+-----------+
    |add_ln203_3_reg_448  |  15|   0|   15|          0|
    |add_ln204_reg_397    |   8|   0|    8|          0|
    |ap_CS_fsm            |   5|   0|    5|          0|
    |i_0_reg_109          |   5|   0|    5|          0|
    |i_reg_392            |   5|   0|    5|          0|
    |icmp_ln204_reg_430   |   1|   0|    1|          0|
    |j_0_reg_120          |   3|   0|    3|          0|
    |j_reg_415            |   3|   0|    3|          0|
    |k_0_reg_131          |   7|   0|    7|          0|
    |k_reg_438            |   7|   0|    7|          0|
    |sext_ln203_reg_402   |   9|   0|   10|          1|
    |sub_ln203_3_reg_425  |  10|   0|   15|          5|
    |sub_ln204_1_reg_420  |   9|   0|   14|          5|
    |sub_ln204_reg_407    |   7|   0|   12|          5|
    +---------------------+----+----+-----+-----------+
    |Total                |  94|   0|  110|         16|
    +---------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_start              |  in |    1| ap_ctrl_hs | cache_update | return value |
|ap_done               | out |    1| ap_ctrl_hs | cache_update | return value |
|ap_idle               | out |    1| ap_ctrl_hs | cache_update | return value |
|ap_ready              | out |    1| ap_ctrl_hs | cache_update | return value |
|cache_in_V_address0   | out |   13|  ap_memory |  cache_in_V  |     array    |
|cache_in_V_ce0        | out |    1|  ap_memory |  cache_in_V  |     array    |
|cache_in_V_q0         |  in |   38|  ap_memory |  cache_in_V  |     array    |
|cache_out_V_address0  | out |   14|  ap_memory |  cache_out_V |     array    |
|cache_out_V_ce0       | out |    1|  ap_memory |  cache_out_V |     array    |
|cache_out_V_we0       | out |    1|  ap_memory |  cache_out_V |     array    |
|cache_out_V_d0        | out |   38|  ap_memory |  cache_out_V |     array    |
|update_0_V_address0   | out |   11|  ap_memory |  update_0_V  |     array    |
|update_0_V_ce0        | out |    1|  ap_memory |  update_0_V  |     array    |
|update_0_V_q0         |  in |   38|  ap_memory |  update_0_V  |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:201]   --->   Operation 6 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %CACHE_UPDATE_LOOP_1_end ]"   --->   Operation 7 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (1.36ns)   --->   "%icmp_ln201 = icmp eq i5 %i_0, -16" [./layer.h:201]   --->   Operation 8 'icmp' 'icmp_ln201' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 9 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [./layer.h:201]   --->   Operation 10 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "br i1 %icmp_ln201, label %4, label %CACHE_UPDATE_LOOP_1_begin" [./layer.h:201]   --->   Operation 11 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1824) nounwind" [./layer.h:202]   --->   Operation 12 'specloopname' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1824)" [./layer.h:202]   --->   Operation 13 'specregionbegin' 'tmp' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i5 %i_0 to i8" [./layer.h:204]   --->   Operation 14 'zext' 'zext_ln204' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_53 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0, i2 0)" [./layer.h:204]   --->   Operation 15 'bitconcatenate' 'tmp_53' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i7 %tmp_53 to i8" [./layer.h:204]   --->   Operation 16 'zext' 'zext_ln204_1' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.87ns)   --->   "%add_ln204 = add i8 %zext_ln204, %zext_ln204_1" [./layer.h:204]   --->   Operation 17 'add' 'add_ln204' <Predicate = (!icmp_ln201)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_0, i3 0)" [./layer.h:204]   --->   Operation 18 'bitconcatenate' 'tmp_54' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i8 %tmp_54 to i9" [./layer.h:204]   --->   Operation 19 'zext' 'zext_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_55 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_0, i1 false)" [./layer.h:204]   --->   Operation 20 'bitconcatenate' 'tmp_55' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i6 %tmp_55 to i9" [./layer.h:204]   --->   Operation 21 'zext' 'zext_ln203_7' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.91ns)   --->   "%sub_ln203 = sub i9 %zext_ln203, %zext_ln203_7" [./layer.h:204]   --->   Operation 22 'sub' 'sub_ln203' <Predicate = (!icmp_ln201)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i9 %sub_ln203 to i10" [./layer.h:204]   --->   Operation 23 'sext' 'sext_ln203' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_56 = call i12 @_ssdm_op_BitConcatenate.i12.i5.i7(i5 %i_0, i7 0)" [./layer.h:204]   --->   Operation 24 'bitconcatenate' 'tmp_56' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_57 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0, i5 0)" [./layer.h:204]   --->   Operation 25 'bitconcatenate' 'tmp_57' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i10 %tmp_57 to i12" [./layer.h:204]   --->   Operation 26 'zext' 'zext_ln204_2' <Predicate = (!icmp_ln201)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.54ns)   --->   "%sub_ln204 = sub i12 %tmp_56, %zext_ln204_2" [./layer.h:204]   --->   Operation 27 'sub' 'sub_ln204' <Predicate = (!icmp_ln201)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:202]   --->   Operation 28 'br' <Predicate = (!icmp_ln201)> <Delay = 1.76>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "ret void" [./layer.h:205]   --->   Operation 29 'ret' <Predicate = (icmp_ln201)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.76>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%j_0 = phi i3 [ 0, %CACHE_UPDATE_LOOP_1_begin ], [ %j, %CACHE_UPDATE_LOOP_2_end ]"   --->   Operation 30 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.13ns)   --->   "%icmp_ln202 = icmp eq i3 %j_0, -2" [./layer.h:202]   --->   Operation 31 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 32 'speclooptripcount' 'empty_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.65ns)   --->   "%j = add i3 %j_0, 1" [./layer.h:202]   --->   Operation 33 'add' 'j' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %icmp_ln202, label %CACHE_UPDATE_LOOP_1_end, label %CACHE_UPDATE_LOOP_2_begin" [./layer.h:202]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1825) nounwind" [./layer.h:203]   --->   Operation 35 'specloopname' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([20 x i8]* @p_str1825)" [./layer.h:203]   --->   Operation 36 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln204_3 = zext i3 %j_0 to i10" [./layer.h:204]   --->   Operation 37 'zext' 'zext_ln204_3' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln204_4 = zext i3 %j_0 to i8" [./layer.h:204]   --->   Operation 38 'zext' 'zext_ln204_4' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.91ns)   --->   "%add_ln204_1 = add i8 %add_ln204, %zext_ln204_4" [./layer.h:204]   --->   Operation 39 'add' 'add_ln204_1' <Predicate = (!icmp_ln202)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i8 %add_ln204_1 to i7" [./layer.h:204]   --->   Operation 40 'trunc' 'trunc_ln204' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_shl7_cast = call i14 @_ssdm_op_BitConcatenate.i14.i7.i7(i7 %trunc_ln204, i7 0)" [./layer.h:204]   --->   Operation 41 'bitconcatenate' 'p_shl7_cast' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_85 = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %add_ln204_1, i5 0)" [./layer.h:204]   --->   Operation 42 'bitconcatenate' 'tmp_85' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln204_5 = zext i13 %tmp_85 to i14" [./layer.h:204]   --->   Operation 43 'zext' 'zext_ln204_5' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.81ns)   --->   "%sub_ln204_1 = sub i14 %p_shl7_cast, %zext_ln204_5" [./layer.h:204]   --->   Operation 44 'sub' 'sub_ln204_1' <Predicate = (!icmp_ln202)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (1.82ns)   --->   "%add_ln203 = add i10 %sext_ln203, %zext_ln204_3" [./layer.h:204]   --->   Operation 45 'add' 'add_ln203' <Predicate = (!icmp_ln202)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i10 %add_ln203 to i8" [./layer.h:204]   --->   Operation 46 'trunc' 'trunc_ln203' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%p_shl5_cast = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %trunc_ln203, i7 0)" [./layer.h:204]   --->   Operation 47 'bitconcatenate' 'p_shl5_cast' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i15 @_ssdm_op_BitConcatenate.i15.i10.i5(i10 %add_ln203, i5 0)" [./layer.h:204]   --->   Operation 48 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (1.94ns)   --->   "%sub_ln203_3 = sub i15 %p_shl5_cast, %p_shl6_cast" [./layer.h:204]   --->   Operation 49 'sub' 'sub_ln203_3' <Predicate = (!icmp_ln202)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (1.13ns)   --->   "%icmp_ln204 = icmp eq i3 %j_0, -3" [./layer.h:204]   --->   Operation 50 'icmp' 'icmp_ln204' <Predicate = (!icmp_ln202)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:203]   --->   Operation 51 'br' <Predicate = (!icmp_ln202)> <Delay = 1.76>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%empty_99 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1824, i32 %tmp)" [./layer.h:204]   --->   Operation 52 'specregionend' 'empty_99' <Predicate = (icmp_ln202)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:201]   --->   Operation 53 'br' <Predicate = (icmp_ln202)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.06>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%k_0 = phi i7 [ 0, %CACHE_UPDATE_LOOP_2_begin ], [ %k, %_ifconv ]"   --->   Operation 54 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.48ns)   --->   "%icmp_ln203 = icmp eq i7 %k_0, -32" [./layer.h:203]   --->   Operation 55 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 96, i64 96, i64 96)"   --->   Operation 56 'speclooptripcount' 'empty_97' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.87ns)   --->   "%k = add i7 %k_0, 1" [./layer.h:203]   --->   Operation 57 'add' 'k' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %icmp_ln203, label %CACHE_UPDATE_LOOP_2_end, label %_ifconv" [./layer.h:203]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln204_6 = zext i7 %k_0 to i12" [./layer.h:204]   --->   Operation 59 'zext' 'zext_ln204_6' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln204_7 = zext i7 %k_0 to i15" [./layer.h:204]   --->   Operation 60 'zext' 'zext_ln204_7' <Predicate = (!icmp_ln203)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln204_8 = zext i7 %k_0 to i14" [./layer.h:204]   --->   Operation 61 'zext' 'zext_ln204_8' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.81ns)   --->   "%add_ln204_2 = add i14 %sub_ln204_1, %zext_ln204_8" [./layer.h:204]   --->   Operation 62 'add' 'add_ln204_2' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln204_9 = zext i14 %add_ln204_2 to i64" [./layer.h:204]   --->   Operation 63 'zext' 'zext_ln204_9' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%cache_in_V_addr = getelementptr [7680 x i38]* %cache_in_V, i64 0, i64 %zext_ln204_9" [./layer.h:204]   --->   Operation 64 'getelementptr' 'cache_in_V_addr' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.94ns)   --->   "%add_ln203_3 = add i15 %sub_ln203_3, %zext_ln204_7" [./layer.h:204]   --->   Operation 65 'add' 'add_ln203_3' <Predicate = (!icmp_ln203)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (1.54ns)   --->   "%add_ln204_3 = add i12 %sub_ln204, %zext_ln204_6" [./layer.h:204]   --->   Operation 66 'add' 'add_ln204_3' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln204 = sext i12 %add_ln204_3 to i64" [./layer.h:204]   --->   Operation 67 'sext' 'sext_ln204' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%update_0_V_addr = getelementptr [1536 x i38]* %update_0_V, i64 0, i64 %sext_ln204" [./layer.h:204]   --->   Operation 68 'getelementptr' 'update_0_V_addr' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%update_0_V_load = load i38* %update_0_V_addr, align 8" [./layer.h:204]   --->   Operation 69 'load' 'update_0_V_load' <Predicate = (!icmp_ln203 & icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%cache_in_V_load = load i38* %cache_in_V_addr, align 8" [./layer.h:204]   --->   Operation 70 'load' 'cache_in_V_load' <Predicate = (!icmp_ln203 & !icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%empty_98 = call i32 (...)* @_ssdm_op_SpecRegionEnd([20 x i8]* @p_str1825, i32 %tmp_s)" [./layer.h:204]   --->   Operation 71 'specregionend' 'empty_98' <Predicate = (icmp_ln203)> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:202]   --->   Operation 72 'br' <Predicate = (icmp_ln203)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.85>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([20 x i8]* @p_str1826) nounwind" [./layer.h:204]   --->   Operation 73 'specloopname' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i15 %add_ln203_3 to i64" [./layer.h:204]   --->   Operation 74 'zext' 'zext_ln203_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%cache_out_V_addr = getelementptr [9216 x i38]* %cache_out_V, i64 0, i64 %zext_ln203_8" [./layer.h:204]   --->   Operation 75 'getelementptr' 'cache_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 76 [1/2] (3.25ns)   --->   "%update_0_V_load = load i38* %update_0_V_addr, align 8" [./layer.h:204]   --->   Operation 76 'load' 'update_0_V_load' <Predicate = (icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%cache_in_V_load = load i38* %cache_in_V_addr, align 8" [./layer.h:204]   --->   Operation 77 'load' 'cache_in_V_load' <Predicate = (!icmp_ln204)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_5 : Operation 78 [1/1] (1.34ns)   --->   "%select_ln204 = select i1 %icmp_ln204, i38 %update_0_V_load, i38 %cache_in_V_load" [./layer.h:204]   --->   Operation 78 'select' 'select_ln204' <Predicate = true> <Delay = 1.34> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (3.25ns)   --->   "store i38 %select_ln204, i38* %cache_out_V_addr, align 8" [./layer.h:204]   --->   Operation 79 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 38> <Depth = 1536> <RAM>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:203]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cache_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ cache_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ update_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln201           (br               ) [ 011111]
i_0                (phi              ) [ 001000]
icmp_ln201         (icmp             ) [ 001111]
empty              (speclooptripcount) [ 000000]
i                  (add              ) [ 011111]
br_ln201           (br               ) [ 000000]
specloopname_ln202 (specloopname     ) [ 000000]
tmp                (specregionbegin  ) [ 000111]
zext_ln204         (zext             ) [ 000000]
tmp_53             (bitconcatenate   ) [ 000000]
zext_ln204_1       (zext             ) [ 000000]
add_ln204          (add              ) [ 000111]
tmp_54             (bitconcatenate   ) [ 000000]
zext_ln203         (zext             ) [ 000000]
tmp_55             (bitconcatenate   ) [ 000000]
zext_ln203_7       (zext             ) [ 000000]
sub_ln203          (sub              ) [ 000000]
sext_ln203         (sext             ) [ 000111]
tmp_56             (bitconcatenate   ) [ 000000]
tmp_57             (bitconcatenate   ) [ 000000]
zext_ln204_2       (zext             ) [ 000000]
sub_ln204          (sub              ) [ 000111]
br_ln202           (br               ) [ 001111]
ret_ln205          (ret              ) [ 000000]
j_0                (phi              ) [ 000100]
icmp_ln202         (icmp             ) [ 001111]
empty_96           (speclooptripcount) [ 000000]
j                  (add              ) [ 001111]
br_ln202           (br               ) [ 000000]
specloopname_ln203 (specloopname     ) [ 000000]
tmp_s              (specregionbegin  ) [ 000011]
zext_ln204_3       (zext             ) [ 000000]
zext_ln204_4       (zext             ) [ 000000]
add_ln204_1        (add              ) [ 000000]
trunc_ln204        (trunc            ) [ 000000]
p_shl7_cast        (bitconcatenate   ) [ 000000]
tmp_85             (bitconcatenate   ) [ 000000]
zext_ln204_5       (zext             ) [ 000000]
sub_ln204_1        (sub              ) [ 000011]
add_ln203          (add              ) [ 000000]
trunc_ln203        (trunc            ) [ 000000]
p_shl5_cast        (bitconcatenate   ) [ 000000]
p_shl6_cast        (bitconcatenate   ) [ 000000]
sub_ln203_3        (sub              ) [ 000011]
icmp_ln204         (icmp             ) [ 000011]
br_ln203           (br               ) [ 001111]
empty_99           (specregionend    ) [ 000000]
br_ln201           (br               ) [ 011111]
k_0                (phi              ) [ 000010]
icmp_ln203         (icmp             ) [ 001111]
empty_97           (speclooptripcount) [ 000000]
k                  (add              ) [ 001111]
br_ln203           (br               ) [ 000000]
zext_ln204_6       (zext             ) [ 000000]
zext_ln204_7       (zext             ) [ 000000]
zext_ln204_8       (zext             ) [ 000000]
add_ln204_2        (add              ) [ 000000]
zext_ln204_9       (zext             ) [ 000000]
cache_in_V_addr    (getelementptr    ) [ 000001]
add_ln203_3        (add              ) [ 000001]
add_ln204_3        (add              ) [ 000000]
sext_ln204         (sext             ) [ 000000]
update_0_V_addr    (getelementptr    ) [ 000001]
empty_98           (specregionend    ) [ 000000]
br_ln202           (br               ) [ 001111]
specloopname_ln204 (specloopname     ) [ 000000]
zext_ln203_8       (zext             ) [ 000000]
cache_out_V_addr   (getelementptr    ) [ 000000]
update_0_V_load    (load             ) [ 000000]
cache_in_V_load    (load             ) [ 000000]
select_ln204       (select           ) [ 000000]
store_ln204        (store            ) [ 000000]
br_ln203           (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cache_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_in_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="cache_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cache_out_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="update_0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="update_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1824"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i5.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1825"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i7.i7"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i10.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1826"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="cache_in_V_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="38" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="14" slack="0"/>
<pin id="74" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_in_V_addr/4 "/>
</bind>
</comp>

<comp id="77" class="1004" name="update_0_V_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="38" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="12" slack="0"/>
<pin id="81" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="update_0_V_addr/4 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="update_0_V_load/4 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="13" slack="0"/>
<pin id="92" dir="0" index="1" bw="38" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cache_in_V_load/4 "/>
</bind>
</comp>

<comp id="96" class="1004" name="cache_out_V_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="38" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="15" slack="0"/>
<pin id="100" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cache_out_V_addr/5 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln204_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="14" slack="0"/>
<pin id="105" dir="0" index="1" bw="38" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="38" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln204/5 "/>
</bind>
</comp>

<comp id="109" class="1005" name="i_0_reg_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="5" slack="1"/>
<pin id="111" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="113" class="1004" name="i_0_phi_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="1"/>
<pin id="115" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="116" dir="0" index="2" bw="5" slack="0"/>
<pin id="117" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="j_0_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="1"/>
<pin id="122" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_0_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="1"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="3" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="131" class="1005" name="k_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="7" slack="1"/>
<pin id="133" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="k_0_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="7" slack="0"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="icmp_ln201_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="5" slack="0"/>
<pin id="144" dir="0" index="1" bw="5" slack="0"/>
<pin id="145" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln201/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="i_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="5" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="zext_ln204_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="5" slack="0"/>
<pin id="156" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204/2 "/>
</bind>
</comp>

<comp id="158" class="1004" name="tmp_53_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="7" slack="0"/>
<pin id="160" dir="0" index="1" bw="5" slack="0"/>
<pin id="161" dir="0" index="2" bw="1" slack="0"/>
<pin id="162" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_53/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln204_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="7" slack="0"/>
<pin id="168" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_1/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="add_ln204_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="5" slack="0"/>
<pin id="172" dir="0" index="1" bw="7" slack="0"/>
<pin id="173" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_54_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="8" slack="0"/>
<pin id="178" dir="0" index="1" bw="5" slack="0"/>
<pin id="179" dir="0" index="2" bw="1" slack="0"/>
<pin id="180" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_54/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="zext_ln203_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="8" slack="0"/>
<pin id="186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203/2 "/>
</bind>
</comp>

<comp id="188" class="1004" name="tmp_55_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="0" index="1" bw="5" slack="0"/>
<pin id="191" dir="0" index="2" bw="1" slack="0"/>
<pin id="192" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_55/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="zext_ln203_7_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_7/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="sub_ln203_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="0"/>
<pin id="203" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203/2 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln203_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="9" slack="0"/>
<pin id="208" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln203/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="tmp_56_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="12" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="0" index="2" bw="1" slack="0"/>
<pin id="214" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_56/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="tmp_57_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="10" slack="0"/>
<pin id="220" dir="0" index="1" bw="5" slack="0"/>
<pin id="221" dir="0" index="2" bw="1" slack="0"/>
<pin id="222" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_57/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="zext_ln204_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="10" slack="0"/>
<pin id="228" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_2/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sub_ln204_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="0" index="1" bw="10" slack="0"/>
<pin id="233" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln204/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln202_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="3" slack="0"/>
<pin id="238" dir="0" index="1" bw="3" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln202/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="j_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="3" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="248" class="1004" name="zext_ln204_3_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="3" slack="0"/>
<pin id="250" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_3/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln204_4_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="3" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_4/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="add_ln204_1_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="1"/>
<pin id="258" dir="0" index="1" bw="3" slack="0"/>
<pin id="259" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_1/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln204_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="8" slack="0"/>
<pin id="263" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln204/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_shl7_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="14" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="0" index="2" bw="1" slack="0"/>
<pin id="269" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl7_cast/3 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_85_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="13" slack="0"/>
<pin id="275" dir="0" index="1" bw="8" slack="0"/>
<pin id="276" dir="0" index="2" bw="1" slack="0"/>
<pin id="277" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_85/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="zext_ln204_5_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="13" slack="0"/>
<pin id="283" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_5/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="sub_ln204_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="14" slack="0"/>
<pin id="287" dir="0" index="1" bw="13" slack="0"/>
<pin id="288" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln204_1/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="add_ln203_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="9" slack="1"/>
<pin id="293" dir="0" index="1" bw="3" slack="0"/>
<pin id="294" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="trunc_ln203_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="10" slack="0"/>
<pin id="298" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln203/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_shl5_cast_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="15" slack="0"/>
<pin id="302" dir="0" index="1" bw="8" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl5_cast/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="p_shl6_cast_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="15" slack="0"/>
<pin id="310" dir="0" index="1" bw="10" slack="0"/>
<pin id="311" dir="0" index="2" bw="1" slack="0"/>
<pin id="312" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl6_cast/3 "/>
</bind>
</comp>

<comp id="316" class="1004" name="sub_ln203_3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="15" slack="0"/>
<pin id="318" dir="0" index="1" bw="15" slack="0"/>
<pin id="319" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln203_3/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="icmp_ln204_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="3" slack="0"/>
<pin id="324" dir="0" index="1" bw="3" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln204/3 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln203_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="7" slack="0"/>
<pin id="330" dir="0" index="1" bw="7" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln203/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="k_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="7" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="zext_ln204_6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_6/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln204_7_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_7/4 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln204_8_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="7" slack="0"/>
<pin id="350" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_8/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="add_ln204_2_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="14" slack="1"/>
<pin id="354" dir="0" index="1" bw="7" slack="0"/>
<pin id="355" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_2/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="zext_ln204_9_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="14" slack="0"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln204_9/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="add_ln203_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="15" slack="1"/>
<pin id="364" dir="0" index="1" bw="7" slack="0"/>
<pin id="365" dir="1" index="2" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln203_3/4 "/>
</bind>
</comp>

<comp id="367" class="1004" name="add_ln204_3_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="12" slack="2"/>
<pin id="369" dir="0" index="1" bw="7" slack="0"/>
<pin id="370" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln204_3/4 "/>
</bind>
</comp>

<comp id="372" class="1004" name="sext_ln204_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="12" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln204/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln203_8_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="15" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln203_8/5 "/>
</bind>
</comp>

<comp id="381" class="1004" name="select_ln204_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="2"/>
<pin id="383" dir="0" index="1" bw="38" slack="0"/>
<pin id="384" dir="0" index="2" bw="38" slack="0"/>
<pin id="385" dir="1" index="3" bw="38" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln204/5 "/>
</bind>
</comp>

<comp id="392" class="1005" name="i_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="397" class="1005" name="add_ln204_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="1"/>
<pin id="399" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln204 "/>
</bind>
</comp>

<comp id="402" class="1005" name="sext_ln203_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="10" slack="1"/>
<pin id="404" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln203 "/>
</bind>
</comp>

<comp id="407" class="1005" name="sub_ln204_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="12" slack="2"/>
<pin id="409" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="sub_ln204 "/>
</bind>
</comp>

<comp id="415" class="1005" name="j_reg_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="3" slack="0"/>
<pin id="417" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="420" class="1005" name="sub_ln204_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="14" slack="1"/>
<pin id="422" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln204_1 "/>
</bind>
</comp>

<comp id="425" class="1005" name="sub_ln203_3_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="15" slack="1"/>
<pin id="427" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln203_3 "/>
</bind>
</comp>

<comp id="430" class="1005" name="icmp_ln204_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="1" slack="1"/>
<pin id="432" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln204 "/>
</bind>
</comp>

<comp id="438" class="1005" name="k_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="7" slack="0"/>
<pin id="440" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="443" class="1005" name="cache_in_V_addr_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="13" slack="1"/>
<pin id="445" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="cache_in_V_addr "/>
</bind>
</comp>

<comp id="448" class="1005" name="add_ln203_3_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="15" slack="1"/>
<pin id="450" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="add_ln203_3 "/>
</bind>
</comp>

<comp id="453" class="1005" name="update_0_V_addr_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="11" slack="1"/>
<pin id="455" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="update_0_V_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="0" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="66" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="4" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="66" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="70" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="66" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="6" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="119"><net_src comp="109" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="113" pin="4"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="113" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="14" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="157"><net_src comp="113" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="113" pin="4"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="24" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="169"><net_src comp="158" pin="3"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="154" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="166" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="113" pin="4"/><net_sink comp="176" pin=1"/></net>

<net id="183"><net_src comp="28" pin="0"/><net_sink comp="176" pin=2"/></net>

<net id="187"><net_src comp="176" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="113" pin="4"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="188" pin=2"/></net>

<net id="199"><net_src comp="188" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="184" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="196" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="200" pin="2"/><net_sink comp="206" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="113" pin="4"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="36" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="113" pin="4"/><net_sink comp="218" pin=1"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="229"><net_src comp="218" pin="3"/><net_sink comp="226" pin=0"/></net>

<net id="234"><net_src comp="210" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="226" pin="1"/><net_sink comp="230" pin=1"/></net>

<net id="240"><net_src comp="124" pin="4"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="246"><net_src comp="124" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="247"><net_src comp="44" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="251"><net_src comp="124" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="124" pin="4"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="252" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="264"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="270"><net_src comp="48" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="261" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="272"><net_src comp="36" pin="0"/><net_sink comp="265" pin=2"/></net>

<net id="278"><net_src comp="50" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="256" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="6" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="284"><net_src comp="273" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="289"><net_src comp="265" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="295"><net_src comp="248" pin="1"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="291" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="36" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="313"><net_src comp="54" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="314"><net_src comp="291" pin="2"/><net_sink comp="308" pin=1"/></net>

<net id="315"><net_src comp="6" pin="0"/><net_sink comp="308" pin=2"/></net>

<net id="320"><net_src comp="300" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="308" pin="3"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="124" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="56" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="135" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="60" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="135" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="64" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="135" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="135" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="135" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="348" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="352" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="366"><net_src comp="344" pin="1"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="340" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="375"><net_src comp="367" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="380"><net_src comp="377" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="386"><net_src comp="84" pin="3"/><net_sink comp="381" pin=1"/></net>

<net id="387"><net_src comp="90" pin="3"/><net_sink comp="381" pin=2"/></net>

<net id="388"><net_src comp="381" pin="3"/><net_sink comp="103" pin=1"/></net>

<net id="395"><net_src comp="148" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="400"><net_src comp="170" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="405"><net_src comp="206" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="410"><net_src comp="230" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="418"><net_src comp="242" pin="2"/><net_sink comp="415" pin=0"/></net>

<net id="419"><net_src comp="415" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="423"><net_src comp="285" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="428"><net_src comp="316" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="433"><net_src comp="322" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="381" pin=0"/></net>

<net id="441"><net_src comp="334" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="446"><net_src comp="70" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="451"><net_src comp="362" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="456"><net_src comp="77" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="84" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: cache_in_V | {}
	Port: cache_out_V | {5 }
 - Input state : 
	Port: cache_update : cache_in_V | {4 5 }
	Port: cache_update : update_0_V | {4 5 }
  - Chain level:
	State 1
	State 2
		icmp_ln201 : 1
		i : 1
		br_ln201 : 2
		zext_ln204 : 1
		tmp_53 : 1
		zext_ln204_1 : 2
		add_ln204 : 3
		tmp_54 : 1
		zext_ln203 : 2
		tmp_55 : 1
		zext_ln203_7 : 2
		sub_ln203 : 3
		sext_ln203 : 4
		tmp_56 : 1
		tmp_57 : 1
		zext_ln204_2 : 2
		sub_ln204 : 3
	State 3
		icmp_ln202 : 1
		j : 1
		br_ln202 : 2
		zext_ln204_3 : 1
		zext_ln204_4 : 1
		add_ln204_1 : 2
		trunc_ln204 : 3
		p_shl7_cast : 4
		tmp_85 : 3
		zext_ln204_5 : 4
		sub_ln204_1 : 5
		add_ln203 : 2
		trunc_ln203 : 3
		p_shl5_cast : 4
		p_shl6_cast : 3
		sub_ln203_3 : 5
		icmp_ln204 : 1
	State 4
		icmp_ln203 : 1
		k : 1
		br_ln203 : 2
		zext_ln204_6 : 1
		zext_ln204_7 : 1
		zext_ln204_8 : 1
		add_ln204_2 : 2
		zext_ln204_9 : 3
		cache_in_V_addr : 4
		add_ln203_3 : 2
		add_ln204_3 : 2
		sext_ln204 : 3
		update_0_V_addr : 4
		update_0_V_load : 5
		cache_in_V_load : 5
	State 5
		cache_out_V_addr : 1
		select_ln204 : 1
		store_ln204 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |       i_fu_148      |    0    |    15   |
|          |   add_ln204_fu_170  |    0    |    15   |
|          |       j_fu_242      |    0    |    12   |
|          |  add_ln204_1_fu_256 |    0    |    15   |
|    add   |   add_ln203_fu_291  |    0    |    15   |
|          |       k_fu_334      |    0    |    15   |
|          |  add_ln204_2_fu_352 |    0    |    19   |
|          |  add_ln203_3_fu_362 |    0    |    21   |
|          |  add_ln204_3_fu_367 |    0    |    12   |
|----------|---------------------|---------|---------|
|          |   sub_ln203_fu_200  |    0    |    15   |
|    sub   |   sub_ln204_fu_230  |    0    |    12   |
|          |  sub_ln204_1_fu_285 |    0    |    19   |
|          |  sub_ln203_3_fu_316 |    0    |    21   |
|----------|---------------------|---------|---------|
|          |  icmp_ln201_fu_142  |    0    |    11   |
|   icmp   |  icmp_ln202_fu_236  |    0    |    9    |
|          |  icmp_ln204_fu_322  |    0    |    9    |
|          |  icmp_ln203_fu_328  |    0    |    11   |
|----------|---------------------|---------|---------|
|  select  | select_ln204_fu_381 |    0    |    38   |
|----------|---------------------|---------|---------|
|          |  zext_ln204_fu_154  |    0    |    0    |
|          | zext_ln204_1_fu_166 |    0    |    0    |
|          |  zext_ln203_fu_184  |    0    |    0    |
|          | zext_ln203_7_fu_196 |    0    |    0    |
|          | zext_ln204_2_fu_226 |    0    |    0    |
|          | zext_ln204_3_fu_248 |    0    |    0    |
|   zext   | zext_ln204_4_fu_252 |    0    |    0    |
|          | zext_ln204_5_fu_281 |    0    |    0    |
|          | zext_ln204_6_fu_340 |    0    |    0    |
|          | zext_ln204_7_fu_344 |    0    |    0    |
|          | zext_ln204_8_fu_348 |    0    |    0    |
|          | zext_ln204_9_fu_357 |    0    |    0    |
|          | zext_ln203_8_fu_377 |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    tmp_53_fu_158    |    0    |    0    |
|          |    tmp_54_fu_176    |    0    |    0    |
|          |    tmp_55_fu_188    |    0    |    0    |
|          |    tmp_56_fu_210    |    0    |    0    |
|bitconcatenate|    tmp_57_fu_218    |    0    |    0    |
|          |  p_shl7_cast_fu_265 |    0    |    0    |
|          |    tmp_85_fu_273    |    0    |    0    |
|          |  p_shl5_cast_fu_300 |    0    |    0    |
|          |  p_shl6_cast_fu_308 |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  sext_ln203_fu_206  |    0    |    0    |
|          |  sext_ln204_fu_372  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln204_fu_261 |    0    |    0    |
|          |  trunc_ln203_fu_296 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   284   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  add_ln203_3_reg_448  |   15   |
|   add_ln204_reg_397   |    8   |
|cache_in_V_addr_reg_443|   13   |
|      i_0_reg_109      |    5   |
|       i_reg_392       |    5   |
|   icmp_ln204_reg_430  |    1   |
|      j_0_reg_120      |    3   |
|       j_reg_415       |    3   |
|      k_0_reg_131      |    7   |
|       k_reg_438       |    7   |
|   sext_ln203_reg_402  |   10   |
|  sub_ln203_3_reg_425  |   15   |
|  sub_ln204_1_reg_420  |   14   |
|   sub_ln204_reg_407   |   12   |
|update_0_V_addr_reg_453|   11   |
+-----------------------+--------+
|         Total         |   129  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_84 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_90 |  p0  |   2  |  13  |   26   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   48   ||  3.538  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   284  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   129  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   129  |   302  |
+-----------+--------+--------+--------+
