data	,	V_4
uvd_power_gated	,	V_6
request_ps	,	V_21
fiji_update_uvd_dpm	,	F_4
fiji_update_vce_dpm	,	F_6
pnew_state	,	V_24
states	,	V_16
fiji_phm_powergate_samu	,	F_8
fiji_phm_powergate_uvd	,	F_2
vce_power_gated	,	V_7
hwmgr	,	V_2
samu_power_gated	,	V_8
pp_power_state	,	V_17
backend	,	V_5
fiji_phm_powergate_vce	,	F_5
cgs_set_clockgating_state	,	F_3
current_ps	,	V_20
phm_set_power_state_input	,	V_15
hardware	,	V_23
pp_hwmgr	,	V_1
fiji_hwmgr	,	V_3
fiji_phm_powergate_acp	,	F_10
pcurrent	,	V_18
fiji_enable_disable_vce_dpm	,	F_7
AMD_IP_BLOCK_TYPE_UVD	,	V_12
pcurrent_state	,	V_22
fiji_update_samu_dpm	,	F_9
requested	,	V_19
fiji_update_acp_dpm	,	F_11
fiji_phm_disable_clock_power_gating	,	F_1
AMD_CG_STATE_GATE	,	V_13
bgate	,	V_10
device	,	V_11
AMD_PG_STATE_UNGATE	,	V_14
acp_power_gated	,	V_9
