	(primitive_def SYSMONE1 266 271 #SBS
		(pin CONVST CONVST input)
		(pin CONVST_CLK_B CONVST_CLK_B input)
		(pin DADDR0 DADDR0 input)
		(pin DADDR1 DADDR1 input)
		(pin DADDR2 DADDR2 input)
		(pin DADDR3 DADDR3 input)
		(pin DADDR4 DADDR4 input)
		(pin DADDR5 DADDR5 input)
		(pin DADDR6 DADDR6 input)
		(pin DADDR7 DADDR7 input)
		(pin DATA_READY_ADC1_F DATA_READY_ADC1_F input)
		(pin DATA_READY_ADC2_F DATA_READY_ADC2_F input)
		(pin DCLK_B DCLK_B input)
		(pin DEC_OUT_ADC1_F0 DEC_OUT_ADC1_F0 input)
		(pin DEC_OUT_ADC1_F1 DEC_OUT_ADC1_F1 input)
		(pin DEC_OUT_ADC1_F10 DEC_OUT_ADC1_F10 input)
		(pin DEC_OUT_ADC1_F11 DEC_OUT_ADC1_F11 input)
		(pin DEC_OUT_ADC1_F12 DEC_OUT_ADC1_F12 input)
		(pin DEC_OUT_ADC1_F13 DEC_OUT_ADC1_F13 input)
		(pin DEC_OUT_ADC1_F14 DEC_OUT_ADC1_F14 input)
		(pin DEC_OUT_ADC1_F15 DEC_OUT_ADC1_F15 input)
		(pin DEC_OUT_ADC1_F2 DEC_OUT_ADC1_F2 input)
		(pin DEC_OUT_ADC1_F3 DEC_OUT_ADC1_F3 input)
		(pin DEC_OUT_ADC1_F4 DEC_OUT_ADC1_F4 input)
		(pin DEC_OUT_ADC1_F5 DEC_OUT_ADC1_F5 input)
		(pin DEC_OUT_ADC1_F6 DEC_OUT_ADC1_F6 input)
		(pin DEC_OUT_ADC1_F7 DEC_OUT_ADC1_F7 input)
		(pin DEC_OUT_ADC1_F8 DEC_OUT_ADC1_F8 input)
		(pin DEC_OUT_ADC1_F9 DEC_OUT_ADC1_F9 input)
		(pin DEC_OUT_ADC2_F0 DEC_OUT_ADC2_F0 input)
		(pin DEC_OUT_ADC2_F1 DEC_OUT_ADC2_F1 input)
		(pin DEC_OUT_ADC2_F10 DEC_OUT_ADC2_F10 input)
		(pin DEC_OUT_ADC2_F11 DEC_OUT_ADC2_F11 input)
		(pin DEC_OUT_ADC2_F12 DEC_OUT_ADC2_F12 input)
		(pin DEC_OUT_ADC2_F13 DEC_OUT_ADC2_F13 input)
		(pin DEC_OUT_ADC2_F14 DEC_OUT_ADC2_F14 input)
		(pin DEC_OUT_ADC2_F15 DEC_OUT_ADC2_F15 input)
		(pin DEC_OUT_ADC2_F2 DEC_OUT_ADC2_F2 input)
		(pin DEC_OUT_ADC2_F3 DEC_OUT_ADC2_F3 input)
		(pin DEC_OUT_ADC2_F4 DEC_OUT_ADC2_F4 input)
		(pin DEC_OUT_ADC2_F5 DEC_OUT_ADC2_F5 input)
		(pin DEC_OUT_ADC2_F6 DEC_OUT_ADC2_F6 input)
		(pin DEC_OUT_ADC2_F7 DEC_OUT_ADC2_F7 input)
		(pin DEC_OUT_ADC2_F8 DEC_OUT_ADC2_F8 input)
		(pin DEC_OUT_ADC2_F9 DEC_OUT_ADC2_F9 input)
		(pin DEN DEN input)
		(pin DI0 DI0 input)
		(pin DI1 DI1 input)
		(pin DI10 DI10 input)
		(pin DI11 DI11 input)
		(pin DI12 DI12 input)
		(pin DI13 DI13 input)
		(pin DI14 DI14 input)
		(pin DI15 DI15 input)
		(pin DI2 DI2 input)
		(pin DI3 DI3 input)
		(pin DI4 DI4 input)
		(pin DI5 DI5 input)
		(pin DI6 DI6 input)
		(pin DI7 DI7 input)
		(pin DI8 DI8 input)
		(pin DI9 DI9 input)
		(pin DWE DWE input)
		(pin I2C_SCLK_IN I2C_SCLK_IN input)
		(pin I2C_SDA_IN I2C_SDA_IN input)
		(pin RESET_USER_B RESET_USER_B input)
		(pin TEST_ADC_CLK_B0 TEST_ADC_CLK_B0 input)
		(pin TEST_ADC_CLK_B1 TEST_ADC_CLK_B1 input)
		(pin TEST_ADC_CLK_B2 TEST_ADC_CLK_B2 input)
		(pin TEST_ADC_CLK_B3 TEST_ADC_CLK_B3 input)
		(pin TEST_ADC_IN0 TEST_ADC_IN0 input)
		(pin TEST_ADC_IN1 TEST_ADC_IN1 input)
		(pin TEST_ADC_IN10 TEST_ADC_IN10 input)
		(pin TEST_ADC_IN11 TEST_ADC_IN11 input)
		(pin TEST_ADC_IN12 TEST_ADC_IN12 input)
		(pin TEST_ADC_IN13 TEST_ADC_IN13 input)
		(pin TEST_ADC_IN14 TEST_ADC_IN14 input)
		(pin TEST_ADC_IN15 TEST_ADC_IN15 input)
		(pin TEST_ADC_IN16 TEST_ADC_IN16 input)
		(pin TEST_ADC_IN17 TEST_ADC_IN17 input)
		(pin TEST_ADC_IN18 TEST_ADC_IN18 input)
		(pin TEST_ADC_IN19 TEST_ADC_IN19 input)
		(pin TEST_ADC_IN2 TEST_ADC_IN2 input)
		(pin TEST_ADC_IN2_0 TEST_ADC_IN2_0 input)
		(pin TEST_ADC_IN2_1 TEST_ADC_IN2_1 input)
		(pin TEST_ADC_IN2_10 TEST_ADC_IN2_10 input)
		(pin TEST_ADC_IN2_11 TEST_ADC_IN2_11 input)
		(pin TEST_ADC_IN2_12 TEST_ADC_IN2_12 input)
		(pin TEST_ADC_IN2_13 TEST_ADC_IN2_13 input)
		(pin TEST_ADC_IN2_14 TEST_ADC_IN2_14 input)
		(pin TEST_ADC_IN2_15 TEST_ADC_IN2_15 input)
		(pin TEST_ADC_IN2_16 TEST_ADC_IN2_16 input)
		(pin TEST_ADC_IN2_17 TEST_ADC_IN2_17 input)
		(pin TEST_ADC_IN2_18 TEST_ADC_IN2_18 input)
		(pin TEST_ADC_IN2_19 TEST_ADC_IN2_19 input)
		(pin TEST_ADC_IN2_2 TEST_ADC_IN2_2 input)
		(pin TEST_ADC_IN2_3 TEST_ADC_IN2_3 input)
		(pin TEST_ADC_IN2_4 TEST_ADC_IN2_4 input)
		(pin TEST_ADC_IN2_5 TEST_ADC_IN2_5 input)
		(pin TEST_ADC_IN2_6 TEST_ADC_IN2_6 input)
		(pin TEST_ADC_IN2_7 TEST_ADC_IN2_7 input)
		(pin TEST_ADC_IN2_8 TEST_ADC_IN2_8 input)
		(pin TEST_ADC_IN2_9 TEST_ADC_IN2_9 input)
		(pin TEST_ADC_IN3 TEST_ADC_IN3 input)
		(pin TEST_ADC_IN4 TEST_ADC_IN4 input)
		(pin TEST_ADC_IN5 TEST_ADC_IN5 input)
		(pin TEST_ADC_IN6 TEST_ADC_IN6 input)
		(pin TEST_ADC_IN7 TEST_ADC_IN7 input)
		(pin TEST_ADC_IN8 TEST_ADC_IN8 input)
		(pin TEST_ADC_IN9 TEST_ADC_IN9 input)
		(pin TEST_CAPTURE TEST_CAPTURE input)
		(pin TEST_DRCK TEST_DRCK input)
		(pin TEST_EN_JTAG TEST_EN_JTAG input)
		(pin TEST_RST TEST_RST input)
		(pin TEST_SCAN_CLK0 TEST_SCAN_CLK0 input)
		(pin TEST_SCAN_CLK1 TEST_SCAN_CLK1 input)
		(pin TEST_SCAN_CLK2 TEST_SCAN_CLK2 input)
		(pin TEST_SCAN_CLK3 TEST_SCAN_CLK3 input)
		(pin TEST_SCAN_CLK4 TEST_SCAN_CLK4 input)
		(pin TEST_SCAN_MODE0 TEST_SCAN_MODE0 input)
		(pin TEST_SCAN_MODE1 TEST_SCAN_MODE1 input)
		(pin TEST_SCAN_MODE2 TEST_SCAN_MODE2 input)
		(pin TEST_SCAN_MODE3 TEST_SCAN_MODE3 input)
		(pin TEST_SCAN_MODE4 TEST_SCAN_MODE4 input)
		(pin TEST_SCAN_RESET TEST_SCAN_RESET input)
		(pin TEST_SE0 TEST_SE0 input)
		(pin TEST_SE1 TEST_SE1 input)
		(pin TEST_SE2 TEST_SE2 input)
		(pin TEST_SE3 TEST_SE3 input)
		(pin TEST_SE4 TEST_SE4 input)
		(pin TEST_SEL TEST_SEL input)
		(pin TEST_SHIFT TEST_SHIFT input)
		(pin TEST_SI0 TEST_SI0 input)
		(pin TEST_SI1 TEST_SI1 input)
		(pin TEST_SI2 TEST_SI2 input)
		(pin TEST_SI3 TEST_SI3 input)
		(pin TEST_SI4 TEST_SI4 input)
		(pin TEST_TDI TEST_TDI input)
		(pin TEST_UPDATE TEST_UPDATE input)
		(pin VN_AUX0 VN_AUX0 input)
		(pin VN_AUX1 VN_AUX1 input)
		(pin VN_AUX10 VN_AUX10 input)
		(pin VN_AUX11 VN_AUX11 input)
		(pin VN_AUX12 VN_AUX12 input)
		(pin VN_AUX13 VN_AUX13 input)
		(pin VN_AUX14 VN_AUX14 input)
		(pin VN_AUX15 VN_AUX15 input)
		(pin VN_AUX2 VN_AUX2 input)
		(pin VN_AUX3 VN_AUX3 input)
		(pin VN_AUX4 VN_AUX4 input)
		(pin VN_AUX5 VN_AUX5 input)
		(pin VN_AUX6 VN_AUX6 input)
		(pin VN_AUX7 VN_AUX7 input)
		(pin VN_AUX8 VN_AUX8 input)
		(pin VN_AUX9 VN_AUX9 input)
		(pin VP_AUX0 VP_AUX0 input)
		(pin VP_AUX1 VP_AUX1 input)
		(pin VP_AUX10 VP_AUX10 input)
		(pin VP_AUX11 VP_AUX11 input)
		(pin VP_AUX12 VP_AUX12 input)
		(pin VP_AUX13 VP_AUX13 input)
		(pin VP_AUX14 VP_AUX14 input)
		(pin VP_AUX15 VP_AUX15 input)
		(pin VP_AUX2 VP_AUX2 input)
		(pin VP_AUX3 VP_AUX3 input)
		(pin VP_AUX4 VP_AUX4 input)
		(pin VP_AUX5 VP_AUX5 input)
		(pin VP_AUX6 VP_AUX6 input)
		(pin VP_AUX7 VP_AUX7 input)
		(pin VP_AUX8 VP_AUX8 input)
		(pin VP_AUX9 VP_AUX9 input)
		(pin ALM0 ALM0 output)
		(pin ALM1 ALM1 output)
		(pin ALM10 ALM10 output)
		(pin ALM11 ALM11 output)
		(pin ALM12 ALM12 output)
		(pin ALM13 ALM13 output)
		(pin ALM14 ALM14 output)
		(pin ALM15 ALM15 output)
		(pin ALM2 ALM2 output)
		(pin ALM3 ALM3 output)
		(pin ALM4 ALM4 output)
		(pin ALM5 ALM5 output)
		(pin ALM6 ALM6 output)
		(pin ALM7 ALM7 output)
		(pin ALM8 ALM8 output)
		(pin ALM9 ALM9 output)
		(pin BUSY BUSY output)
		(pin CHANNEL0 CHANNEL0 output)
		(pin CHANNEL1 CHANNEL1 output)
		(pin CHANNEL2 CHANNEL2 output)
		(pin CHANNEL3 CHANNEL3 output)
		(pin CHANNEL4 CHANNEL4 output)
		(pin CHANNEL5 CHANNEL5 output)
		(pin DOUT0 DOUT0 output)
		(pin DOUT1 DOUT1 output)
		(pin DOUT10 DOUT10 output)
		(pin DOUT11 DOUT11 output)
		(pin DOUT12 DOUT12 output)
		(pin DOUT13 DOUT13 output)
		(pin DOUT14 DOUT14 output)
		(pin DOUT15 DOUT15 output)
		(pin DOUT2 DOUT2 output)
		(pin DOUT3 DOUT3 output)
		(pin DOUT4 DOUT4 output)
		(pin DOUT5 DOUT5 output)
		(pin DOUT6 DOUT6 output)
		(pin DOUT7 DOUT7 output)
		(pin DOUT8 DOUT8 output)
		(pin DOUT9 DOUT9 output)
		(pin DRDY DRDY output)
		(pin EOC EOC output)
		(pin EOS EOS output)
		(pin I2C_SCLK_TS I2C_SCLK_TS output)
		(pin I2C_SDA_TS I2C_SDA_TS output)
		(pin JTAG_BUSY JTAG_BUSY output)
		(pin JTAG_LOCKED JTAG_LOCKED output)
		(pin JTAG_MODIFIED JTAG_MODIFIED output)
		(pin MUX_ADDR0 MUX_ADDR0 output)
		(pin MUX_ADDR1 MUX_ADDR1 output)
		(pin MUX_ADDR2 MUX_ADDR2 output)
		(pin MUX_ADDR3 MUX_ADDR3 output)
		(pin MUX_ADDR4 MUX_ADDR4 output)
		(pin OT OT output)
		(pin TEST_ADC_OUT0 TEST_ADC_OUT0 output)
		(pin TEST_ADC_OUT1 TEST_ADC_OUT1 output)
		(pin TEST_ADC_OUT10 TEST_ADC_OUT10 output)
		(pin TEST_ADC_OUT11 TEST_ADC_OUT11 output)
		(pin TEST_ADC_OUT12 TEST_ADC_OUT12 output)
		(pin TEST_ADC_OUT13 TEST_ADC_OUT13 output)
		(pin TEST_ADC_OUT14 TEST_ADC_OUT14 output)
		(pin TEST_ADC_OUT15 TEST_ADC_OUT15 output)
		(pin TEST_ADC_OUT16 TEST_ADC_OUT16 output)
		(pin TEST_ADC_OUT17 TEST_ADC_OUT17 output)
		(pin TEST_ADC_OUT18 TEST_ADC_OUT18 output)
		(pin TEST_ADC_OUT19 TEST_ADC_OUT19 output)
		(pin TEST_ADC_OUT2 TEST_ADC_OUT2 output)
		(pin TEST_ADC_OUT3 TEST_ADC_OUT3 output)
		(pin TEST_ADC_OUT4 TEST_ADC_OUT4 output)
		(pin TEST_ADC_OUT5 TEST_ADC_OUT5 output)
		(pin TEST_ADC_OUT6 TEST_ADC_OUT6 output)
		(pin TEST_ADC_OUT7 TEST_ADC_OUT7 output)
		(pin TEST_ADC_OUT8 TEST_ADC_OUT8 output)
		(pin TEST_ADC_OUT9 TEST_ADC_OUT9 output)
		(pin TEST_DB0 TEST_DB0 output)
		(pin TEST_DB1 TEST_DB1 output)
		(pin TEST_DB10 TEST_DB10 output)
		(pin TEST_DB11 TEST_DB11 output)
		(pin TEST_DB12 TEST_DB12 output)
		(pin TEST_DB13 TEST_DB13 output)
		(pin TEST_DB14 TEST_DB14 output)
		(pin TEST_DB15 TEST_DB15 output)
		(pin TEST_DB2 TEST_DB2 output)
		(pin TEST_DB3 TEST_DB3 output)
		(pin TEST_DB4 TEST_DB4 output)
		(pin TEST_DB5 TEST_DB5 output)
		(pin TEST_DB6 TEST_DB6 output)
		(pin TEST_DB7 TEST_DB7 output)
		(pin TEST_DB8 TEST_DB8 output)
		(pin TEST_DB9 TEST_DB9 output)
		(pin TEST_SO0 TEST_SO0 output)
		(pin TEST_SO1 TEST_SO1 output)
		(pin TEST_SO2 TEST_SO2 output)
		(pin TEST_SO3 TEST_SO3 output)
		(pin TEST_SO4 TEST_SO4 output)
		(pin TEST_TDO TEST_TDO output)
		(element CONVST 1
			(pin CONVST output)
			(conn CONVST CONVST ==> SYSMONE1 CONVST)
		)
		(element CONVST_CLK_B 1
			(pin CONVST_CLK_B output)
			(conn CONVST_CLK_B CONVST_CLK_B ==> OPTINV_CONVSTCLK CLK)
		)
		(element DADDR0 1
			(pin DADDR0 output)
			(conn DADDR0 DADDR0 ==> SYSMONE1 DADDR0)
		)
		(element DADDR1 1
			(pin DADDR1 output)
			(conn DADDR1 DADDR1 ==> SYSMONE1 DADDR1)
		)
		(element DADDR2 1
			(pin DADDR2 output)
			(conn DADDR2 DADDR2 ==> SYSMONE1 DADDR2)
		)
		(element DADDR3 1
			(pin DADDR3 output)
			(conn DADDR3 DADDR3 ==> SYSMONE1 DADDR3)
		)
		(element DADDR4 1
			(pin DADDR4 output)
			(conn DADDR4 DADDR4 ==> SYSMONE1 DADDR4)
		)
		(element DADDR5 1
			(pin DADDR5 output)
			(conn DADDR5 DADDR5 ==> SYSMONE1 DADDR5)
		)
		(element DADDR6 1
			(pin DADDR6 output)
			(conn DADDR6 DADDR6 ==> SYSMONE1 DADDR6)
		)
		(element DADDR7 1
			(pin DADDR7 output)
			(conn DADDR7 DADDR7 ==> SYSMONE1 DADDR7)
		)
		(element DATA_READY_ADC1_F 1
			(pin DATA_READY_ADC1_F output)
		)
		(element DATA_READY_ADC2_F 1
			(pin DATA_READY_ADC2_F output)
		)
		(element DCLK_B 1
			(pin DCLK_B output)
			(conn DCLK_B DCLK_B ==> OPTINV_DCLK CLK)
		)
		(element DEC_OUT_ADC1_F0 1
			(pin DEC_OUT_ADC1_F0 output)
		)
		(element DEC_OUT_ADC1_F1 1
			(pin DEC_OUT_ADC1_F1 output)
		)
		(element DEC_OUT_ADC1_F10 1
			(pin DEC_OUT_ADC1_F10 output)
		)
		(element DEC_OUT_ADC1_F11 1
			(pin DEC_OUT_ADC1_F11 output)
		)
		(element DEC_OUT_ADC1_F12 1
			(pin DEC_OUT_ADC1_F12 output)
		)
		(element DEC_OUT_ADC1_F13 1
			(pin DEC_OUT_ADC1_F13 output)
		)
		(element DEC_OUT_ADC1_F14 1
			(pin DEC_OUT_ADC1_F14 output)
		)
		(element DEC_OUT_ADC1_F15 1
			(pin DEC_OUT_ADC1_F15 output)
		)
		(element DEC_OUT_ADC1_F2 1
			(pin DEC_OUT_ADC1_F2 output)
		)
		(element DEC_OUT_ADC1_F3 1
			(pin DEC_OUT_ADC1_F3 output)
		)
		(element DEC_OUT_ADC1_F4 1
			(pin DEC_OUT_ADC1_F4 output)
		)
		(element DEC_OUT_ADC1_F5 1
			(pin DEC_OUT_ADC1_F5 output)
		)
		(element DEC_OUT_ADC1_F6 1
			(pin DEC_OUT_ADC1_F6 output)
		)
		(element DEC_OUT_ADC1_F7 1
			(pin DEC_OUT_ADC1_F7 output)
		)
		(element DEC_OUT_ADC1_F8 1
			(pin DEC_OUT_ADC1_F8 output)
		)
		(element DEC_OUT_ADC1_F9 1
			(pin DEC_OUT_ADC1_F9 output)
		)
		(element DEC_OUT_ADC2_F0 1
			(pin DEC_OUT_ADC2_F0 output)
		)
		(element DEC_OUT_ADC2_F1 1
			(pin DEC_OUT_ADC2_F1 output)
		)
		(element DEC_OUT_ADC2_F10 1
			(pin DEC_OUT_ADC2_F10 output)
		)
		(element DEC_OUT_ADC2_F11 1
			(pin DEC_OUT_ADC2_F11 output)
		)
		(element DEC_OUT_ADC2_F12 1
			(pin DEC_OUT_ADC2_F12 output)
		)
		(element DEC_OUT_ADC2_F13 1
			(pin DEC_OUT_ADC2_F13 output)
		)
		(element DEC_OUT_ADC2_F14 1
			(pin DEC_OUT_ADC2_F14 output)
		)
		(element DEC_OUT_ADC2_F15 1
			(pin DEC_OUT_ADC2_F15 output)
		)
		(element DEC_OUT_ADC2_F2 1
			(pin DEC_OUT_ADC2_F2 output)
		)
		(element DEC_OUT_ADC2_F3 1
			(pin DEC_OUT_ADC2_F3 output)
		)
		(element DEC_OUT_ADC2_F4 1
			(pin DEC_OUT_ADC2_F4 output)
		)
		(element DEC_OUT_ADC2_F5 1
			(pin DEC_OUT_ADC2_F5 output)
		)
		(element DEC_OUT_ADC2_F6 1
			(pin DEC_OUT_ADC2_F6 output)
		)
		(element DEC_OUT_ADC2_F7 1
			(pin DEC_OUT_ADC2_F7 output)
		)
		(element DEC_OUT_ADC2_F8 1
			(pin DEC_OUT_ADC2_F8 output)
		)
		(element DEC_OUT_ADC2_F9 1
			(pin DEC_OUT_ADC2_F9 output)
		)
		(element DEN 1
			(pin DEN output)
			(conn DEN DEN ==> SYSMONE1 DEN)
		)
		(element DI0 1
			(pin DI0 output)
			(conn DI0 DI0 ==> SYSMONE1 DI0)
		)
		(element DI1 1
			(pin DI1 output)
			(conn DI1 DI1 ==> SYSMONE1 DI1)
		)
		(element DI10 1
			(pin DI10 output)
			(conn DI10 DI10 ==> SYSMONE1 DI10)
		)
		(element DI11 1
			(pin DI11 output)
			(conn DI11 DI11 ==> SYSMONE1 DI11)
		)
		(element DI12 1
			(pin DI12 output)
			(conn DI12 DI12 ==> SYSMONE1 DI12)
		)
		(element DI13 1
			(pin DI13 output)
			(conn DI13 DI13 ==> SYSMONE1 DI13)
		)
		(element DI14 1
			(pin DI14 output)
			(conn DI14 DI14 ==> SYSMONE1 DI14)
		)
		(element DI15 1
			(pin DI15 output)
			(conn DI15 DI15 ==> SYSMONE1 DI15)
		)
		(element DI2 1
			(pin DI2 output)
			(conn DI2 DI2 ==> SYSMONE1 DI2)
		)
		(element DI3 1
			(pin DI3 output)
			(conn DI3 DI3 ==> SYSMONE1 DI3)
		)
		(element DI4 1
			(pin DI4 output)
			(conn DI4 DI4 ==> SYSMONE1 DI4)
		)
		(element DI5 1
			(pin DI5 output)
			(conn DI5 DI5 ==> SYSMONE1 DI5)
		)
		(element DI6 1
			(pin DI6 output)
			(conn DI6 DI6 ==> SYSMONE1 DI6)
		)
		(element DI7 1
			(pin DI7 output)
			(conn DI7 DI7 ==> SYSMONE1 DI7)
		)
		(element DI8 1
			(pin DI8 output)
			(conn DI8 DI8 ==> SYSMONE1 DI8)
		)
		(element DI9 1
			(pin DI9 output)
			(conn DI9 DI9 ==> SYSMONE1 DI9)
		)
		(element DWE 1
			(pin DWE output)
			(conn DWE DWE ==> SYSMONE1 DWE)
		)
		(element I2C_SCLK_IN 1
			(pin I2C_SCLK_IN output)
			(conn I2C_SCLK_IN I2C_SCLK_IN ==> SYSMONE1 I2CSCLK)
		)
		(element I2C_SDA_IN 1
			(pin I2C_SDA_IN output)
			(conn I2C_SDA_IN I2C_SDA_IN ==> SYSMONE1 I2CSDA)
		)
		(element RESET_USER_B 1
			(pin RESET_USER_B output)
			(conn RESET_USER_B RESET_USER_B ==> SYSMONE1 RESET)
		)
		(element TEST_ADC_CLK_B0 1
			(pin TEST_ADC_CLK_B0 output)
		)
		(element TEST_ADC_CLK_B1 1
			(pin TEST_ADC_CLK_B1 output)
		)
		(element TEST_ADC_CLK_B2 1
			(pin TEST_ADC_CLK_B2 output)
		)
		(element TEST_ADC_CLK_B3 1
			(pin TEST_ADC_CLK_B3 output)
		)
		(element TEST_ADC_IN0 1
			(pin TEST_ADC_IN0 output)
		)
		(element TEST_ADC_IN1 1
			(pin TEST_ADC_IN1 output)
		)
		(element TEST_ADC_IN10 1
			(pin TEST_ADC_IN10 output)
		)
		(element TEST_ADC_IN11 1
			(pin TEST_ADC_IN11 output)
		)
		(element TEST_ADC_IN12 1
			(pin TEST_ADC_IN12 output)
		)
		(element TEST_ADC_IN13 1
			(pin TEST_ADC_IN13 output)
		)
		(element TEST_ADC_IN14 1
			(pin TEST_ADC_IN14 output)
		)
		(element TEST_ADC_IN15 1
			(pin TEST_ADC_IN15 output)
		)
		(element TEST_ADC_IN16 1
			(pin TEST_ADC_IN16 output)
		)
		(element TEST_ADC_IN17 1
			(pin TEST_ADC_IN17 output)
		)
		(element TEST_ADC_IN18 1
			(pin TEST_ADC_IN18 output)
		)
		(element TEST_ADC_IN19 1
			(pin TEST_ADC_IN19 output)
		)
		(element TEST_ADC_IN2 1
			(pin TEST_ADC_IN2 output)
		)
		(element TEST_ADC_IN2_0 1
			(pin TEST_ADC_IN2_0 output)
		)
		(element TEST_ADC_IN2_1 1
			(pin TEST_ADC_IN2_1 output)
		)
		(element TEST_ADC_IN2_10 1
			(pin TEST_ADC_IN2_10 output)
		)
		(element TEST_ADC_IN2_11 1
			(pin TEST_ADC_IN2_11 output)
		)
		(element TEST_ADC_IN2_12 1
			(pin TEST_ADC_IN2_12 output)
		)
		(element TEST_ADC_IN2_13 1
			(pin TEST_ADC_IN2_13 output)
		)
		(element TEST_ADC_IN2_14 1
			(pin TEST_ADC_IN2_14 output)
		)
		(element TEST_ADC_IN2_15 1
			(pin TEST_ADC_IN2_15 output)
		)
		(element TEST_ADC_IN2_16 1
			(pin TEST_ADC_IN2_16 output)
		)
		(element TEST_ADC_IN2_17 1
			(pin TEST_ADC_IN2_17 output)
		)
		(element TEST_ADC_IN2_18 1
			(pin TEST_ADC_IN2_18 output)
		)
		(element TEST_ADC_IN2_19 1
			(pin TEST_ADC_IN2_19 output)
		)
		(element TEST_ADC_IN2_2 1
			(pin TEST_ADC_IN2_2 output)
		)
		(element TEST_ADC_IN2_3 1
			(pin TEST_ADC_IN2_3 output)
		)
		(element TEST_ADC_IN2_4 1
			(pin TEST_ADC_IN2_4 output)
		)
		(element TEST_ADC_IN2_5 1
			(pin TEST_ADC_IN2_5 output)
		)
		(element TEST_ADC_IN2_6 1
			(pin TEST_ADC_IN2_6 output)
		)
		(element TEST_ADC_IN2_7 1
			(pin TEST_ADC_IN2_7 output)
		)
		(element TEST_ADC_IN2_8 1
			(pin TEST_ADC_IN2_8 output)
		)
		(element TEST_ADC_IN2_9 1
			(pin TEST_ADC_IN2_9 output)
		)
		(element TEST_ADC_IN3 1
			(pin TEST_ADC_IN3 output)
		)
		(element TEST_ADC_IN4 1
			(pin TEST_ADC_IN4 output)
		)
		(element TEST_ADC_IN5 1
			(pin TEST_ADC_IN5 output)
		)
		(element TEST_ADC_IN6 1
			(pin TEST_ADC_IN6 output)
		)
		(element TEST_ADC_IN7 1
			(pin TEST_ADC_IN7 output)
		)
		(element TEST_ADC_IN8 1
			(pin TEST_ADC_IN8 output)
		)
		(element TEST_ADC_IN9 1
			(pin TEST_ADC_IN9 output)
		)
		(element TEST_CAPTURE 1
			(pin TEST_CAPTURE output)
		)
		(element TEST_DRCK 1
			(pin TEST_DRCK output)
		)
		(element TEST_EN_JTAG 1
			(pin TEST_EN_JTAG output)
		)
		(element TEST_RST 1
			(pin TEST_RST output)
		)
		(element TEST_SCAN_CLK0 1
			(pin TEST_SCAN_CLK0 output)
		)
		(element TEST_SCAN_CLK1 1
			(pin TEST_SCAN_CLK1 output)
		)
		(element TEST_SCAN_CLK2 1
			(pin TEST_SCAN_CLK2 output)
		)
		(element TEST_SCAN_CLK3 1
			(pin TEST_SCAN_CLK3 output)
		)
		(element TEST_SCAN_CLK4 1
			(pin TEST_SCAN_CLK4 output)
		)
		(element TEST_SCAN_MODE0 1
			(pin TEST_SCAN_MODE0 output)
		)
		(element TEST_SCAN_MODE1 1
			(pin TEST_SCAN_MODE1 output)
		)
		(element TEST_SCAN_MODE2 1
			(pin TEST_SCAN_MODE2 output)
		)
		(element TEST_SCAN_MODE3 1
			(pin TEST_SCAN_MODE3 output)
		)
		(element TEST_SCAN_MODE4 1
			(pin TEST_SCAN_MODE4 output)
		)
		(element TEST_SCAN_RESET 1
			(pin TEST_SCAN_RESET output)
		)
		(element TEST_SE0 1
			(pin TEST_SE0 output)
		)
		(element TEST_SE1 1
			(pin TEST_SE1 output)
		)
		(element TEST_SE2 1
			(pin TEST_SE2 output)
		)
		(element TEST_SE3 1
			(pin TEST_SE3 output)
		)
		(element TEST_SE4 1
			(pin TEST_SE4 output)
		)
		(element TEST_SEL 1
			(pin TEST_SEL output)
		)
		(element TEST_SHIFT 1
			(pin TEST_SHIFT output)
		)
		(element TEST_SI0 1
			(pin TEST_SI0 output)
		)
		(element TEST_SI1 1
			(pin TEST_SI1 output)
		)
		(element TEST_SI2 1
			(pin TEST_SI2 output)
		)
		(element TEST_SI3 1
			(pin TEST_SI3 output)
		)
		(element TEST_SI4 1
			(pin TEST_SI4 output)
		)
		(element TEST_TDI 1
			(pin TEST_TDI output)
		)
		(element TEST_UPDATE 1
			(pin TEST_UPDATE output)
		)
		(element VN_AUX0 1
			(pin VN_AUX0 output)
			(conn VN_AUX0 VN_AUX0 ==> SYSMONE1 VAUXN0)
		)
		(element VN_AUX1 1
			(pin VN_AUX1 output)
			(conn VN_AUX1 VN_AUX1 ==> SYSMONE1 VAUXN1)
		)
		(element VN_AUX10 1
			(pin VN_AUX10 output)
			(conn VN_AUX10 VN_AUX10 ==> SYSMONE1 VAUXN10)
		)
		(element VN_AUX11 1
			(pin VN_AUX11 output)
			(conn VN_AUX11 VN_AUX11 ==> SYSMONE1 VAUXN11)
		)
		(element VN_AUX12 1
			(pin VN_AUX12 output)
			(conn VN_AUX12 VN_AUX12 ==> SYSMONE1 VAUXN12)
		)
		(element VN_AUX13 1
			(pin VN_AUX13 output)
			(conn VN_AUX13 VN_AUX13 ==> SYSMONE1 VAUXN13)
		)
		(element VN_AUX14 1
			(pin VN_AUX14 output)
			(conn VN_AUX14 VN_AUX14 ==> SYSMONE1 VAUXN14)
		)
		(element VN_AUX15 1
			(pin VN_AUX15 output)
			(conn VN_AUX15 VN_AUX15 ==> SYSMONE1 VAUXN15)
		)
		(element VN_AUX2 1
			(pin VN_AUX2 output)
			(conn VN_AUX2 VN_AUX2 ==> SYSMONE1 VAUXN2)
		)
		(element VN_AUX3 1
			(pin VN_AUX3 output)
			(conn VN_AUX3 VN_AUX3 ==> SYSMONE1 VAUXN3)
		)
		(element VN_AUX4 1
			(pin VN_AUX4 output)
			(conn VN_AUX4 VN_AUX4 ==> SYSMONE1 VAUXN4)
		)
		(element VN_AUX5 1
			(pin VN_AUX5 output)
			(conn VN_AUX5 VN_AUX5 ==> SYSMONE1 VAUXN5)
		)
		(element VN_AUX6 1
			(pin VN_AUX6 output)
			(conn VN_AUX6 VN_AUX6 ==> SYSMONE1 VAUXN6)
		)
		(element VN_AUX7 1
			(pin VN_AUX7 output)
			(conn VN_AUX7 VN_AUX7 ==> SYSMONE1 VAUXN7)
		)
		(element VN_AUX8 1
			(pin VN_AUX8 output)
			(conn VN_AUX8 VN_AUX8 ==> SYSMONE1 VAUXN8)
		)
		(element VN_AUX9 1
			(pin VN_AUX9 output)
			(conn VN_AUX9 VN_AUX9 ==> SYSMONE1 VAUXN9)
		)
		(element VP_AUX0 1
			(pin VP_AUX0 output)
			(conn VP_AUX0 VP_AUX0 ==> SYSMONE1 VAUXP0)
		)
		(element VP_AUX1 1
			(pin VP_AUX1 output)
			(conn VP_AUX1 VP_AUX1 ==> SYSMONE1 VAUXP1)
		)
		(element VP_AUX10 1
			(pin VP_AUX10 output)
			(conn VP_AUX10 VP_AUX10 ==> SYSMONE1 VAUXP10)
		)
		(element VP_AUX11 1
			(pin VP_AUX11 output)
			(conn VP_AUX11 VP_AUX11 ==> SYSMONE1 VAUXP11)
		)
		(element VP_AUX12 1
			(pin VP_AUX12 output)
			(conn VP_AUX12 VP_AUX12 ==> SYSMONE1 VAUXP12)
		)
		(element VP_AUX13 1
			(pin VP_AUX13 output)
			(conn VP_AUX13 VP_AUX13 ==> SYSMONE1 VAUXP13)
		)
		(element VP_AUX14 1
			(pin VP_AUX14 output)
			(conn VP_AUX14 VP_AUX14 ==> SYSMONE1 VAUXP14)
		)
		(element VP_AUX15 1
			(pin VP_AUX15 output)
			(conn VP_AUX15 VP_AUX15 ==> SYSMONE1 VAUXP15)
		)
		(element VP_AUX2 1
			(pin VP_AUX2 output)
			(conn VP_AUX2 VP_AUX2 ==> SYSMONE1 VAUXP2)
		)
		(element VP_AUX3 1
			(pin VP_AUX3 output)
			(conn VP_AUX3 VP_AUX3 ==> SYSMONE1 VAUXP3)
		)
		(element VP_AUX4 1
			(pin VP_AUX4 output)
			(conn VP_AUX4 VP_AUX4 ==> SYSMONE1 VAUXP4)
		)
		(element VP_AUX5 1
			(pin VP_AUX5 output)
			(conn VP_AUX5 VP_AUX5 ==> SYSMONE1 VAUXP5)
		)
		(element VP_AUX6 1
			(pin VP_AUX6 output)
			(conn VP_AUX6 VP_AUX6 ==> SYSMONE1 VAUXP6)
		)
		(element VP_AUX7 1
			(pin VP_AUX7 output)
			(conn VP_AUX7 VP_AUX7 ==> SYSMONE1 VAUXP7)
		)
		(element VP_AUX8 1
			(pin VP_AUX8 output)
			(conn VP_AUX8 VP_AUX8 ==> SYSMONE1 VAUXP8)
		)
		(element VP_AUX9 1
			(pin VP_AUX9 output)
			(conn VP_AUX9 VP_AUX9 ==> SYSMONE1 VAUXP9)
		)
		(element ALM0 1
			(pin ALM0 input)
			(conn ALM0 ALM0 <== SYSMONE1 ALM0)
		)
		(element ALM1 1
			(pin ALM1 input)
			(conn ALM1 ALM1 <== SYSMONE1 ALM1)
		)
		(element ALM10 1
			(pin ALM10 input)
			(conn ALM10 ALM10 <== SYSMONE1 ALM10)
		)
		(element ALM11 1
			(pin ALM11 input)
			(conn ALM11 ALM11 <== SYSMONE1 ALM11)
		)
		(element ALM12 1
			(pin ALM12 input)
			(conn ALM12 ALM12 <== SYSMONE1 ALM12)
		)
		(element ALM13 1
			(pin ALM13 input)
			(conn ALM13 ALM13 <== SYSMONE1 ALM13)
		)
		(element ALM14 1
			(pin ALM14 input)
			(conn ALM14 ALM14 <== SYSMONE1 ALM14)
		)
		(element ALM15 1
			(pin ALM15 input)
			(conn ALM15 ALM15 <== SYSMONE1 ALM15)
		)
		(element ALM2 1
			(pin ALM2 input)
			(conn ALM2 ALM2 <== SYSMONE1 ALM2)
		)
		(element ALM3 1
			(pin ALM3 input)
			(conn ALM3 ALM3 <== SYSMONE1 ALM3)
		)
		(element ALM4 1
			(pin ALM4 input)
			(conn ALM4 ALM4 <== SYSMONE1 ALM4)
		)
		(element ALM5 1
			(pin ALM5 input)
			(conn ALM5 ALM5 <== SYSMONE1 ALM5)
		)
		(element ALM6 1
			(pin ALM6 input)
			(conn ALM6 ALM6 <== SYSMONE1 ALM6)
		)
		(element ALM7 1
			(pin ALM7 input)
			(conn ALM7 ALM7 <== SYSMONE1 ALM7)
		)
		(element ALM8 1
			(pin ALM8 input)
			(conn ALM8 ALM8 <== SYSMONE1 ALM8)
		)
		(element ALM9 1
			(pin ALM9 input)
			(conn ALM9 ALM9 <== SYSMONE1 ALM9)
		)
		(element BUSY 1
			(pin BUSY input)
			(conn BUSY BUSY <== SYSMONE1 BUSY)
		)
		(element CHANNEL0 1
			(pin CHANNEL0 input)
			(conn CHANNEL0 CHANNEL0 <== SYSMONE1 CHANNEL0)
		)
		(element CHANNEL1 1
			(pin CHANNEL1 input)
			(conn CHANNEL1 CHANNEL1 <== SYSMONE1 CHANNEL1)
		)
		(element CHANNEL2 1
			(pin CHANNEL2 input)
			(conn CHANNEL2 CHANNEL2 <== SYSMONE1 CHANNEL2)
		)
		(element CHANNEL3 1
			(pin CHANNEL3 input)
			(conn CHANNEL3 CHANNEL3 <== SYSMONE1 CHANNEL3)
		)
		(element CHANNEL4 1
			(pin CHANNEL4 input)
			(conn CHANNEL4 CHANNEL4 <== SYSMONE1 CHANNEL4)
		)
		(element CHANNEL5 1
			(pin CHANNEL5 input)
			(conn CHANNEL5 CHANNEL5 <== SYSMONE1 CHANNEL5)
		)
		(element DOUT0 1
			(pin DOUT0 input)
			(conn DOUT0 DOUT0 <== SYSMONE1 DO0)
		)
		(element DOUT1 1
			(pin DOUT1 input)
			(conn DOUT1 DOUT1 <== SYSMONE1 DO1)
		)
		(element DOUT10 1
			(pin DOUT10 input)
			(conn DOUT10 DOUT10 <== SYSMONE1 DO10)
		)
		(element DOUT11 1
			(pin DOUT11 input)
			(conn DOUT11 DOUT11 <== SYSMONE1 DO11)
		)
		(element DOUT12 1
			(pin DOUT12 input)
			(conn DOUT12 DOUT12 <== SYSMONE1 DO12)
		)
		(element DOUT13 1
			(pin DOUT13 input)
			(conn DOUT13 DOUT13 <== SYSMONE1 DO13)
		)
		(element DOUT14 1
			(pin DOUT14 input)
			(conn DOUT14 DOUT14 <== SYSMONE1 DO14)
		)
		(element DOUT15 1
			(pin DOUT15 input)
			(conn DOUT15 DOUT15 <== SYSMONE1 DO15)
		)
		(element DOUT2 1
			(pin DOUT2 input)
			(conn DOUT2 DOUT2 <== SYSMONE1 DO2)
		)
		(element DOUT3 1
			(pin DOUT3 input)
			(conn DOUT3 DOUT3 <== SYSMONE1 DO3)
		)
		(element DOUT4 1
			(pin DOUT4 input)
			(conn DOUT4 DOUT4 <== SYSMONE1 DO4)
		)
		(element DOUT5 1
			(pin DOUT5 input)
			(conn DOUT5 DOUT5 <== SYSMONE1 DO5)
		)
		(element DOUT6 1
			(pin DOUT6 input)
			(conn DOUT6 DOUT6 <== SYSMONE1 DO6)
		)
		(element DOUT7 1
			(pin DOUT7 input)
			(conn DOUT7 DOUT7 <== SYSMONE1 DO7)
		)
		(element DOUT8 1
			(pin DOUT8 input)
			(conn DOUT8 DOUT8 <== SYSMONE1 DO8)
		)
		(element DOUT9 1
			(pin DOUT9 input)
			(conn DOUT9 DOUT9 <== SYSMONE1 DO9)
		)
		(element DRDY 1
			(pin DRDY input)
			(conn DRDY DRDY <== SYSMONE1 DRDY)
		)
		(element EOC 1
			(pin EOC input)
			(conn EOC EOC <== SYSMONE1 EOC)
		)
		(element EOS 1
			(pin EOS input)
			(conn EOS EOS <== SYSMONE1 EOS)
		)
		(element I2C_SCLK_TS 1
			(pin I2C_SCLK_TS input)
			(conn I2C_SCLK_TS I2C_SCLK_TS <== SYSMONE1 I2C_SCLK_TS)
		)
		(element I2C_SDA_TS 1
			(pin I2C_SDA_TS input)
			(conn I2C_SDA_TS I2C_SDA_TS <== SYSMONE1 I2C_SDA_TS)
		)
		(element JTAG_BUSY 1
			(pin JTAG_BUSY input)
			(conn JTAG_BUSY JTAG_BUSY <== SYSMONE1 JTAGBUSY)
		)
		(element JTAG_LOCKED 1
			(pin JTAG_LOCKED input)
			(conn JTAG_LOCKED JTAG_LOCKED <== SYSMONE1 JTAGLOCKED)
		)
		(element JTAG_MODIFIED 1
			(pin JTAG_MODIFIED input)
			(conn JTAG_MODIFIED JTAG_MODIFIED <== SYSMONE1 JTAGMODIFIED)
		)
		(element MUX_ADDR0 1
			(pin MUX_ADDR0 input)
			(conn MUX_ADDR0 MUX_ADDR0 <== SYSMONE1 MUXADDR0)
		)
		(element MUX_ADDR1 1
			(pin MUX_ADDR1 input)
			(conn MUX_ADDR1 MUX_ADDR1 <== SYSMONE1 MUXADDR1)
		)
		(element MUX_ADDR2 1
			(pin MUX_ADDR2 input)
			(conn MUX_ADDR2 MUX_ADDR2 <== SYSMONE1 MUXADDR2)
		)
		(element MUX_ADDR3 1
			(pin MUX_ADDR3 input)
			(conn MUX_ADDR3 MUX_ADDR3 <== SYSMONE1 MUXADDR3)
		)
		(element MUX_ADDR4 1
			(pin MUX_ADDR4 input)
			(conn MUX_ADDR4 MUX_ADDR4 <== SYSMONE1 MUXADDR4)
		)
		(element OT 1
			(pin OT input)
			(conn OT OT <== SYSMONE1 OT)
		)
		(element TEST_ADC_OUT0 1
			(pin TEST_ADC_OUT0 input)
		)
		(element TEST_ADC_OUT1 1
			(pin TEST_ADC_OUT1 input)
		)
		(element TEST_ADC_OUT10 1
			(pin TEST_ADC_OUT10 input)
		)
		(element TEST_ADC_OUT11 1
			(pin TEST_ADC_OUT11 input)
		)
		(element TEST_ADC_OUT12 1
			(pin TEST_ADC_OUT12 input)
		)
		(element TEST_ADC_OUT13 1
			(pin TEST_ADC_OUT13 input)
		)
		(element TEST_ADC_OUT14 1
			(pin TEST_ADC_OUT14 input)
		)
		(element TEST_ADC_OUT15 1
			(pin TEST_ADC_OUT15 input)
		)
		(element TEST_ADC_OUT16 1
			(pin TEST_ADC_OUT16 input)
		)
		(element TEST_ADC_OUT17 1
			(pin TEST_ADC_OUT17 input)
		)
		(element TEST_ADC_OUT18 1
			(pin TEST_ADC_OUT18 input)
		)
		(element TEST_ADC_OUT19 1
			(pin TEST_ADC_OUT19 input)
		)
		(element TEST_ADC_OUT2 1
			(pin TEST_ADC_OUT2 input)
		)
		(element TEST_ADC_OUT3 1
			(pin TEST_ADC_OUT3 input)
		)
		(element TEST_ADC_OUT4 1
			(pin TEST_ADC_OUT4 input)
		)
		(element TEST_ADC_OUT5 1
			(pin TEST_ADC_OUT5 input)
		)
		(element TEST_ADC_OUT6 1
			(pin TEST_ADC_OUT6 input)
		)
		(element TEST_ADC_OUT7 1
			(pin TEST_ADC_OUT7 input)
		)
		(element TEST_ADC_OUT8 1
			(pin TEST_ADC_OUT8 input)
		)
		(element TEST_ADC_OUT9 1
			(pin TEST_ADC_OUT9 input)
		)
		(element TEST_DB0 1
			(pin TEST_DB0 input)
		)
		(element TEST_DB1 1
			(pin TEST_DB1 input)
		)
		(element TEST_DB10 1
			(pin TEST_DB10 input)
		)
		(element TEST_DB11 1
			(pin TEST_DB11 input)
		)
		(element TEST_DB12 1
			(pin TEST_DB12 input)
		)
		(element TEST_DB13 1
			(pin TEST_DB13 input)
		)
		(element TEST_DB14 1
			(pin TEST_DB14 input)
		)
		(element TEST_DB15 1
			(pin TEST_DB15 input)
		)
		(element TEST_DB2 1
			(pin TEST_DB2 input)
		)
		(element TEST_DB3 1
			(pin TEST_DB3 input)
		)
		(element TEST_DB4 1
			(pin TEST_DB4 input)
		)
		(element TEST_DB5 1
			(pin TEST_DB5 input)
		)
		(element TEST_DB6 1
			(pin TEST_DB6 input)
		)
		(element TEST_DB7 1
			(pin TEST_DB7 input)
		)
		(element TEST_DB8 1
			(pin TEST_DB8 input)
		)
		(element TEST_DB9 1
			(pin TEST_DB9 input)
		)
		(element TEST_SO0 1
			(pin TEST_SO0 input)
		)
		(element TEST_SO1 1
			(pin TEST_SO1 input)
		)
		(element TEST_SO2 1
			(pin TEST_SO2 input)
		)
		(element TEST_SO3 1
			(pin TEST_SO3 input)
		)
		(element TEST_SO4 1
			(pin TEST_SO4 input)
		)
		(element TEST_TDO 1
			(pin TEST_TDO input)
		)
		(element OPTINV_CONVSTCLK 2
			(pin CLKOUT output)
			(pin CLK input)
			(cfg CLK)
			(conn OPTINV_CONVSTCLK CLK <== CONVST_CLK_B CONVST_CLK_B)
			(conn OPTINV_CONVSTCLK CLKOUT ==> SYSMONE1 CONVSTCLK)
		)
		(element OPTINV_DCLK 2
			(pin CLKOUT output)
			(pin CLK input)
			(cfg CLK)
			(conn OPTINV_DCLK CLK <== DCLK_B DCLK_B)
			(conn OPTINV_DCLK CLKOUT ==> SYSMONE1 DCLK)
		)
		(element IPAD1 1 # BEL
			(pin O output)
			(conn IPAD1 O ==> SYSMONE1 VP)
		)
		(element IPAD2 1 # BEL
			(pin O output)
			(conn IPAD2 O ==> SYSMONE1 VN)
		)
		(element SYSMONE1 119 # BEL
			(pin CONVST input)
			(pin CONVSTCLK input)
			(pin DADDR0 input)
			(pin DADDR1 input)
			(pin DADDR2 input)
			(pin DADDR3 input)
			(pin DADDR4 input)
			(pin DADDR5 input)
			(pin DADDR6 input)
			(pin DADDR7 input)
			(pin DCLK input)
			(pin DEN input)
			(pin DI0 input)
			(pin DI1 input)
			(pin DI10 input)
			(pin DI11 input)
			(pin DI12 input)
			(pin DI13 input)
			(pin DI14 input)
			(pin DI15 input)
			(pin DI2 input)
			(pin DI3 input)
			(pin DI4 input)
			(pin DI5 input)
			(pin DI6 input)
			(pin DI7 input)
			(pin DI8 input)
			(pin DI9 input)
			(pin DWE input)
			(pin I2CSCLK input)
			(pin I2CSDA input)
			(pin RESET input)
			(pin VAUXN0 input)
			(pin VAUXN1 input)
			(pin VAUXN10 input)
			(pin VAUXN11 input)
			(pin VAUXN12 input)
			(pin VAUXN13 input)
			(pin VAUXN14 input)
			(pin VAUXN15 input)
			(pin VAUXN2 input)
			(pin VAUXN3 input)
			(pin VAUXN4 input)
			(pin VAUXN5 input)
			(pin VAUXN6 input)
			(pin VAUXN7 input)
			(pin VAUXN8 input)
			(pin VAUXN9 input)
			(pin VAUXP0 input)
			(pin VAUXP1 input)
			(pin VAUXP10 input)
			(pin VAUXP11 input)
			(pin VAUXP12 input)
			(pin VAUXP13 input)
			(pin VAUXP14 input)
			(pin VAUXP15 input)
			(pin VAUXP2 input)
			(pin VAUXP3 input)
			(pin VAUXP4 input)
			(pin VAUXP5 input)
			(pin VAUXP6 input)
			(pin VAUXP7 input)
			(pin VAUXP8 input)
			(pin VAUXP9 input)
			(pin VN input)
			(pin VP input)
			(pin ALM0 output)
			(pin ALM1 output)
			(pin ALM10 output)
			(pin ALM11 output)
			(pin ALM12 output)
			(pin ALM13 output)
			(pin ALM14 output)
			(pin ALM15 output)
			(pin ALM2 output)
			(pin ALM3 output)
			(pin ALM4 output)
			(pin ALM5 output)
			(pin ALM6 output)
			(pin ALM7 output)
			(pin ALM8 output)
			(pin ALM9 output)
			(pin BUSY output)
			(pin CHANNEL0 output)
			(pin CHANNEL1 output)
			(pin CHANNEL2 output)
			(pin CHANNEL3 output)
			(pin CHANNEL4 output)
			(pin CHANNEL5 output)
			(pin DO0 output)
			(pin DO1 output)
			(pin DO10 output)
			(pin DO11 output)
			(pin DO12 output)
			(pin DO13 output)
			(pin DO14 output)
			(pin DO15 output)
			(pin DO2 output)
			(pin DO3 output)
			(pin DO4 output)
			(pin DO5 output)
			(pin DO6 output)
			(pin DO7 output)
			(pin DO8 output)
			(pin DO9 output)
			(pin DRDY output)
			(pin EOC output)
			(pin EOS output)
			(pin I2C_SCLK_TS output)
			(pin I2C_SDA_TS output)
			(pin JTAGBUSY output)
			(pin JTAGLOCKED output)
			(pin JTAGMODIFIED output)
			(pin MUXADDR0 output)
			(pin MUXADDR1 output)
			(pin MUXADDR2 output)
			(pin MUXADDR3 output)
			(pin MUXADDR4 output)
			(pin OT output)
			(conn SYSMONE1 ALM0 ==> ALM0 ALM0)
			(conn SYSMONE1 ALM1 ==> ALM1 ALM1)
			(conn SYSMONE1 ALM10 ==> ALM10 ALM10)
			(conn SYSMONE1 ALM11 ==> ALM11 ALM11)
			(conn SYSMONE1 ALM12 ==> ALM12 ALM12)
			(conn SYSMONE1 ALM13 ==> ALM13 ALM13)
			(conn SYSMONE1 ALM14 ==> ALM14 ALM14)
			(conn SYSMONE1 ALM15 ==> ALM15 ALM15)
			(conn SYSMONE1 ALM2 ==> ALM2 ALM2)
			(conn SYSMONE1 ALM3 ==> ALM3 ALM3)
			(conn SYSMONE1 ALM4 ==> ALM4 ALM4)
			(conn SYSMONE1 ALM5 ==> ALM5 ALM5)
			(conn SYSMONE1 ALM6 ==> ALM6 ALM6)
			(conn SYSMONE1 ALM7 ==> ALM7 ALM7)
			(conn SYSMONE1 ALM8 ==> ALM8 ALM8)
			(conn SYSMONE1 ALM9 ==> ALM9 ALM9)
			(conn SYSMONE1 BUSY ==> BUSY BUSY)
			(conn SYSMONE1 CHANNEL0 ==> CHANNEL0 CHANNEL0)
			(conn SYSMONE1 CHANNEL1 ==> CHANNEL1 CHANNEL1)
			(conn SYSMONE1 CHANNEL2 ==> CHANNEL2 CHANNEL2)
			(conn SYSMONE1 CHANNEL3 ==> CHANNEL3 CHANNEL3)
			(conn SYSMONE1 CHANNEL4 ==> CHANNEL4 CHANNEL4)
			(conn SYSMONE1 CHANNEL5 ==> CHANNEL5 CHANNEL5)
			(conn SYSMONE1 CONVST <== CONVST CONVST)
			(conn SYSMONE1 CONVSTCLK <== OPTINV_CONVSTCLK CLKOUT)
			(conn SYSMONE1 DADDR0 <== DADDR0 DADDR0)
			(conn SYSMONE1 DADDR1 <== DADDR1 DADDR1)
			(conn SYSMONE1 DADDR2 <== DADDR2 DADDR2)
			(conn SYSMONE1 DADDR3 <== DADDR3 DADDR3)
			(conn SYSMONE1 DADDR4 <== DADDR4 DADDR4)
			(conn SYSMONE1 DADDR5 <== DADDR5 DADDR5)
			(conn SYSMONE1 DADDR6 <== DADDR6 DADDR6)
			(conn SYSMONE1 DADDR7 <== DADDR7 DADDR7)
			(conn SYSMONE1 DCLK <== OPTINV_DCLK CLKOUT)
			(conn SYSMONE1 DEN <== DEN DEN)
			(conn SYSMONE1 DI0 <== DI0 DI0)
			(conn SYSMONE1 DI1 <== DI1 DI1)
			(conn SYSMONE1 DI10 <== DI10 DI10)
			(conn SYSMONE1 DI11 <== DI11 DI11)
			(conn SYSMONE1 DI12 <== DI12 DI12)
			(conn SYSMONE1 DI13 <== DI13 DI13)
			(conn SYSMONE1 DI14 <== DI14 DI14)
			(conn SYSMONE1 DI15 <== DI15 DI15)
			(conn SYSMONE1 DI2 <== DI2 DI2)
			(conn SYSMONE1 DI3 <== DI3 DI3)
			(conn SYSMONE1 DI4 <== DI4 DI4)
			(conn SYSMONE1 DI5 <== DI5 DI5)
			(conn SYSMONE1 DI6 <== DI6 DI6)
			(conn SYSMONE1 DI7 <== DI7 DI7)
			(conn SYSMONE1 DI8 <== DI8 DI8)
			(conn SYSMONE1 DI9 <== DI9 DI9)
			(conn SYSMONE1 DO0 ==> DOUT0 DOUT0)
			(conn SYSMONE1 DO1 ==> DOUT1 DOUT1)
			(conn SYSMONE1 DO10 ==> DOUT10 DOUT10)
			(conn SYSMONE1 DO11 ==> DOUT11 DOUT11)
			(conn SYSMONE1 DO12 ==> DOUT12 DOUT12)
			(conn SYSMONE1 DO13 ==> DOUT13 DOUT13)
			(conn SYSMONE1 DO14 ==> DOUT14 DOUT14)
			(conn SYSMONE1 DO15 ==> DOUT15 DOUT15)
			(conn SYSMONE1 DO2 ==> DOUT2 DOUT2)
			(conn SYSMONE1 DO3 ==> DOUT3 DOUT3)
			(conn SYSMONE1 DO4 ==> DOUT4 DOUT4)
			(conn SYSMONE1 DO5 ==> DOUT5 DOUT5)
			(conn SYSMONE1 DO6 ==> DOUT6 DOUT6)
			(conn SYSMONE1 DO7 ==> DOUT7 DOUT7)
			(conn SYSMONE1 DO8 ==> DOUT8 DOUT8)
			(conn SYSMONE1 DO9 ==> DOUT9 DOUT9)
			(conn SYSMONE1 DRDY ==> DRDY DRDY)
			(conn SYSMONE1 DWE <== DWE DWE)
			(conn SYSMONE1 EOC ==> EOC EOC)
			(conn SYSMONE1 EOS ==> EOS EOS)
			(conn SYSMONE1 I2CSCLK <== I2C_SCLK_IN I2C_SCLK_IN)
			(conn SYSMONE1 I2CSDA <== I2C_SDA_IN I2C_SDA_IN)
			(conn SYSMONE1 I2C_SCLK_TS ==> I2C_SCLK_TS I2C_SCLK_TS)
			(conn SYSMONE1 I2C_SDA_TS ==> I2C_SDA_TS I2C_SDA_TS)
			(conn SYSMONE1 JTAGBUSY ==> JTAG_BUSY JTAG_BUSY)
			(conn SYSMONE1 JTAGLOCKED ==> JTAG_LOCKED JTAG_LOCKED)
			(conn SYSMONE1 JTAGMODIFIED ==> JTAG_MODIFIED JTAG_MODIFIED)
			(conn SYSMONE1 MUXADDR0 ==> MUX_ADDR0 MUX_ADDR0)
			(conn SYSMONE1 MUXADDR1 ==> MUX_ADDR1 MUX_ADDR1)
			(conn SYSMONE1 MUXADDR2 ==> MUX_ADDR2 MUX_ADDR2)
			(conn SYSMONE1 MUXADDR3 ==> MUX_ADDR3 MUX_ADDR3)
			(conn SYSMONE1 MUXADDR4 ==> MUX_ADDR4 MUX_ADDR4)
			(conn SYSMONE1 OT ==> OT OT)
			(conn SYSMONE1 RESET <== RESET_USER_B RESET_USER_B)
			(conn SYSMONE1 VAUXN0 <== VN_AUX0 VN_AUX0)
			(conn SYSMONE1 VAUXN1 <== VN_AUX1 VN_AUX1)
			(conn SYSMONE1 VAUXN10 <== VN_AUX10 VN_AUX10)
			(conn SYSMONE1 VAUXN11 <== VN_AUX11 VN_AUX11)
			(conn SYSMONE1 VAUXN12 <== VN_AUX12 VN_AUX12)
			(conn SYSMONE1 VAUXN13 <== VN_AUX13 VN_AUX13)
			(conn SYSMONE1 VAUXN14 <== VN_AUX14 VN_AUX14)
			(conn SYSMONE1 VAUXN15 <== VN_AUX15 VN_AUX15)
			(conn SYSMONE1 VAUXN2 <== VN_AUX2 VN_AUX2)
			(conn SYSMONE1 VAUXN3 <== VN_AUX3 VN_AUX3)
			(conn SYSMONE1 VAUXN4 <== VN_AUX4 VN_AUX4)
			(conn SYSMONE1 VAUXN5 <== VN_AUX5 VN_AUX5)
			(conn SYSMONE1 VAUXN6 <== VN_AUX6 VN_AUX6)
			(conn SYSMONE1 VAUXN7 <== VN_AUX7 VN_AUX7)
			(conn SYSMONE1 VAUXN8 <== VN_AUX8 VN_AUX8)
			(conn SYSMONE1 VAUXN9 <== VN_AUX9 VN_AUX9)
			(conn SYSMONE1 VAUXP0 <== VP_AUX0 VP_AUX0)
			(conn SYSMONE1 VAUXP1 <== VP_AUX1 VP_AUX1)
			(conn SYSMONE1 VAUXP10 <== VP_AUX10 VP_AUX10)
			(conn SYSMONE1 VAUXP11 <== VP_AUX11 VP_AUX11)
			(conn SYSMONE1 VAUXP12 <== VP_AUX12 VP_AUX12)
			(conn SYSMONE1 VAUXP13 <== VP_AUX13 VP_AUX13)
			(conn SYSMONE1 VAUXP14 <== VP_AUX14 VP_AUX14)
			(conn SYSMONE1 VAUXP15 <== VP_AUX15 VP_AUX15)
			(conn SYSMONE1 VAUXP2 <== VP_AUX2 VP_AUX2)
			(conn SYSMONE1 VAUXP3 <== VP_AUX3 VP_AUX3)
			(conn SYSMONE1 VAUXP4 <== VP_AUX4 VP_AUX4)
			(conn SYSMONE1 VAUXP5 <== VP_AUX5 VP_AUX5)
			(conn SYSMONE1 VAUXP6 <== VP_AUX6 VP_AUX6)
			(conn SYSMONE1 VAUXP7 <== VP_AUX7 VP_AUX7)
			(conn SYSMONE1 VAUXP8 <== VP_AUX8 VP_AUX8)
			(conn SYSMONE1 VAUXP9 <== VP_AUX9 VP_AUX9)
			(conn SYSMONE1 VN <== IPAD2 O)
			(conn SYSMONE1 VP <== IPAD1 O)
		)
	)