Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Feb  9 00:06:15 2024
| Host         : DESKTOP-FV1L0RM running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    74 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              14 |            5 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               4 |            1 |
| Yes          | No                    | No                     |              51 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               9 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------+----------------------------------------+-----------------------+------------------+----------------+
|          Clock Signal         |              Enable Signal             |    Set/Reset Signal   | Slice Load Count | Bel Load Count |
+-------------------------------+----------------------------------------+-----------------------+------------------+----------------+
|  clock/slowclk/MSCLK_CNT4ff_3 | stopIt/ResetTimer                      | timeCount/count/R0    |                1 |              1 |
|  clock/slowclk/MSCLK_CNT4ff_3 | stopIt/ResetTimer                      | timeCount/count/FF1_1 |                1 |              1 |
|  clock/slowclk/MSCLK_CNT4ff_3 | clock/slowclk/qsec3                    |                       |                1 |              1 |
|  clock/slowclk/MSCLK_CNT4ff_3 | stopIt/led1                            |                       |                2 |              3 |
|  clock/slowclk/MSCLK_CNT4ff_3 | clock/slowclk/XLXI_45/XLXN_79          | clock/slowclk/qsec3   |                1 |              3 |
|  clock/my_clk_inst/clk_out1   |                                        |                       |                1 |              4 |
|  clock/my_clk_inst/clk_out1   | clock/slowclk/XLXI_37/MSCLK_CNT4ff_2_0 |                       |                1 |              4 |
|  clock/my_clk_inst/clk_out1   | clock/slowclk/XLXI_38/XLXN_70          |                       |                1 |              4 |
|  clock/slowclk/MSCLK_CNT4ff_3 |                                        | clock/slowclk/qsec3   |                1 |              4 |
|  clock/slowclk/MSCLK_CNT4ff_3 | clock/slowclk/XLXI_40/XLXN_75          |                       |                1 |              4 |
|  clock/slowclk/MSCLK_CNT4ff_3 | clock/slowclk/XLXI_49/MSCLK_CNT4ff_2_0 | clock/slowclk/qsec3   |                1 |              4 |
|  clock/slowclk/MSCLK_CNT4ff_3 | stopIt/Q2_FF_0                         |                       |                1 |              5 |
|  clock/slowclk/MSCLK_CNT4ff_3 | clock/slowclk/Q2_FF                    |                       |                2 |              5 |
|  clock/slowclk/MSCLK_CNT4ff_3 | synchedC                               |                       |                2 |              8 |
|  clock/slowclk/MSCLK_CNT4ff_3 |                                        |                       |                4 |             10 |
|  clock/slowclk/MSCLK_CNT4ff_3 | random/Q2_FF                           |                       |                6 |             17 |
+-------------------------------+----------------------------------------+-----------------------+------------------+----------------+


