// Seed: 3114943956
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  inout id_4;
  input id_3;
  output id_2;
  output id_1;
  assign id_4 = 1;
  always begin
    if (1) begin
      id_5 <= id_3;
    end
  end
  reg id_5;
  reg id_6;
  assign id_4 = 1;
  assign id_5 = id_6;
endmodule
`timescale 1ps / 1ps
