import sys
import os
import struct

# UART è¼¸å‡ºåœ°å€ (é€™æ˜¯å”¯ä¸€ç‰¹æ®Šçš„åœ°å€)
UART_BASE_ADDRESS = 0x10000000

# ğŸ† æ–°å¢ï¼šå®šæ™‚å™¨åœ°å€
TIMER_BASE_ADDRESS = 0x20000000
TIMER_MTIME_ADDR   = TIMER_BASE_ADDRESS
TIMER_MTIMECMP_ADDR = TIMER_BASE_ADDRESS + 0x8

class RISCV_ILS:
    def __init__(self, rom_path):
        self.registers = [0] * 32
        # åˆå§‹ SP è¨­å€‹å¤§æ¦‚ï¼Œåæ­£ start.s æœƒè¦†è“‹å®ƒ
        self.registers[2] = 0x00008000  # ğŸ† ä¿®æ­£ç‚º 0x00008000
        
        # ğŸ† æ ¸å¿ƒå‡ç´šï¼šä½¿ç”¨å­—å…¸ (Dictionary) ä½œç‚º RAM
        # é€™ç¨±ç‚ºã€Œç¨€ç–è¨˜æ†¶é«”ã€ï¼Œä¸ç®¡ç¨‹å¼å¯«å…¥ 0x1000 é‚„æ˜¯ 0x80000000ï¼Œé€šé€šéƒ½èƒ½å­˜ï¼
        # é€™æ¨£å°±ä¸ç”¨æ“”å¿ƒ Linker æŠŠè®Šæ•¸äº‚æ”¾å°è‡´å¯«å…¥å¤±æ•—äº†ã€‚
        self.ram = {} 
        
        # ğŸ† æ–°å¢ï¼šCSR å¯„å­˜å™¨
        self.csr = {
            'mstatus': 0x00000000,
            'misa': 0x40001100,  # RV32IM
            'mie': 0x00000000,
            'mtvec': 0x00000100,  # ä¾‹å¤–å‘é‡è¡¨åœ°å€
            'mscratch': 0x00000000,
            'mepc': 0x00000000,
            'mcause': 0x00000000,
            'mtval': 0x00000000,
            'mip': 0x00000000,
        }
        
        # ğŸ† æ–°å¢ï¼šå®šæ™‚å™¨
        self.mtime = 0
        self.mtimecmp = 0xFFFFFFFF
        
        # ğŸ† æ–°å¢ï¼šä¸­æ–·ç‹€æ…‹
        self.interrupt_enabled = False
        self.timer_int_pending = False
        self.external_int_pending = False
        self.software_int_pending = False
        
        self.pc = 0
        self.rom = self._load_rom(rom_path)
        self.uart_output = ""
        self.halted = False
        
        # ğŸ† æ–°å¢ï¼šä¾‹å¤–è™•ç†ç‹€æ…‹
        self.in_exception = False
        self.exception_handler = 0x100  # é è¨­ä¾‹å¤–è™•ç†åœ°å€
        
        # ğŸ† æ–°å¢ï¼šèª¿è©¦é¸é …
        self.debug = False
        self.cycle_count = 0
        self.instruction_count = 0

    def _load_rom(self, path):
        rom_data = {}
        try:
            with open(path, 'r') as f:
                addr = 0
                for line_num, line in enumerate(f, 1):
                    line = line.strip()
                    if not line:
                        continue
                    
                    # æª¢æŸ¥æ˜¯å¦ç‚ºåœ°å€æ¨™è¨˜ï¼ˆ@é–‹é ­ï¼‰
                    if line.startswith('@'):
                        try:
                            addr = int(line[1:], 16)
                        except ValueError:
                            print(f"[ROM] è­¦å‘Š: ç¬¬ {line_num} è¡Œç„¡æ•ˆçš„åœ°å€æ¨™è¨˜: {line}")
                        continue
                    
                    # è™•ç†æŒ‡ä»¤è¡Œï¼ˆ8å€‹åå…­é€²ä½å­—ç¬¦ï¼‰
                    try:
                        # ç§»é™¤æ‰€æœ‰ç©ºæ ¼ï¼Œç¢ºä¿æ˜¯8å€‹å­—ç¬¦
                        line = line.replace(' ', '')
                        if len(line) != 8:
                            print(f"[ROM] è­¦å‘Š: ç¬¬ {line_num} è¡Œé•·åº¦ä¸ç‚º8: {line}")
                            continue
                        
                        instruction = int(line, 16)
                        rom_data[addr] = instruction
                        
                        # èª¿è©¦è¼¸å‡ºå‰å¹¾æ¢æŒ‡ä»¤
                        if addr < 0x20:
                            print(f"[ROM] åœ°å€ {addr:#08x}: {instruction:08x}")
                        
                        addr += 4
                    except ValueError:
                        print(f"[ROM] è­¦å‘Š: ç¬¬ {line_num} è¡Œç„¡æ•ˆçš„åå…­é€²ä½æ•¸å­—: {line}")
            
            print(f"[ROM] å¾ {path} åŠ è¼‰äº† {len(rom_data)} æ¢æŒ‡ä»¤")
            
            # å¦‚æœæ²’æœ‰æŒ‡ä»¤ï¼Œæ‰“å°è­¦å‘Š
            if len(rom_data) == 0:
                print(f"[ROM] éŒ¯èª¤: æ²’æœ‰åŠ è¼‰åˆ°ä»»ä½•æŒ‡ä»¤!")
                print(f"[ROM] æ–‡ä»¶å…§å®¹ç¯„ä¾‹ (å‰10è¡Œ):")
                with open(path, 'r') as f:
                    for i, line in enumerate(f):
                        if i >= 10:
                            break
                        print(f"  {i}: {line.strip()}")
            
        except Exception as e:
            print(f"åŠ è¼‰ ROM éŒ¯èª¤: {e}")
            sys.exit(1)
        return rom_data

    def _read_mem(self, addr, size=4):
        # ğŸ† é¦–å…ˆæª¢æŸ¥ç‰¹æ®Šåœ°å€
        if addr == UART_BASE_ADDRESS:  # UART æ•¸æ“šå¯„å­˜å™¨
            return 0  # è®€å– UART æ•¸æ“šå¯„å­˜å™¨è¿”å› 0
        elif addr == UART_BASE_ADDRESS + 4:  # UART ç‹€æ…‹å¯„å­˜å™¨
            return 0  # ç¸½æ˜¯è¿”å›ä¸å¿™
        elif addr == TIMER_MTIME_ADDR:  # mtime å¯„å­˜å™¨
            return self.mtime & 0xFFFFFFFF
        elif addr == TIMER_MTIMECMP_ADDR:  # mtimecmp å¯„å­˜å™¨
            return self.mtimecmp
        
        # ğŸ† è®€å–é‚è¼¯ï¼šå„ªå…ˆæª¢æŸ¥ RAM (æ˜¯å¦æœ‰è¢«ä¿®æ”¹éï¼Ÿ)
        # æˆ‘å€‘é€å€‹ byte æª¢æŸ¥ï¼Œå› ç‚ºå¯«å…¥å¯èƒ½æ˜¯ byte ç´šåˆ¥çš„
        val = 0
        found_in_ram = False
        
        # å˜—è©¦å¾ RAM æ‹¼æ¹Šæ•¸æ“š
        temp_val = 0
        for i in range(size):
            byte_addr = addr + i
            if byte_addr in self.ram:
                temp_val |= (self.ram[byte_addr] << (i * 8))
                found_in_ram = True
            else:
                # å¦‚æœ RAM è£¡æ²’æœ‰ï¼Œå» ROM æ‰¾æ‰¾çœ‹ (å”¯è®€æ•¸æ“š/æŒ‡ä»¤)
                # ROM æ˜¯ä»¥ 4-byte å„²å­˜çš„ï¼Œæ‰€ä»¥è¦ç®—ä¸€ä¸‹
                rom_base = byte_addr & ~3
                if rom_base in self.rom:
                    rom_word = self.rom[rom_base]
                    byte_offset = byte_addr % 4
                    byte_val = (rom_word >> (byte_offset * 8)) & 0xFF
                    temp_val |= (byte_val << (i * 8))
                # å¦‚æœ ROM ä¹Ÿæ²’æœ‰ï¼Œé‚£å°±æ˜¯ 0
        
        data = temp_val

        # ç¬¦è™Ÿæ“´å±•è™•ç†
        if size == 1:
            return struct.unpack('b', struct.pack('B', data & 0xFF))[0] & 0xFFFFFFFF
        elif size == 2:
            return struct.unpack('h', struct.pack('H', data & 0xFFFF))[0] & 0xFFFFFFFF
        return data & 0xFFFFFFFF

    def _write_mem(self, addr, data, size=4):
        # UART ç‰¹æ®Šè™•ç†
        if addr == UART_BASE_ADDRESS or addr == UART_BASE_ADDRESS + 4:
            if addr == UART_BASE_ADDRESS:  # æ•¸æ“šå¯„å­˜å™¨
                char = chr(data & 0xFF)
                self.uart_output += char
                if self.debug:
                    print(f"UART TX: '{char}' (0x{data:02x})") 
            return
        
        # ğŸ† å®šæ™‚å™¨ç‰¹æ®Šè™•ç†
        elif addr == TIMER_MTIMECMP_ADDR:
            self.mtimecmp = data & 0xFFFFFFFF
            if self.debug:
                print(f"TIMER: Set mtimecmp = 0x{self.mtimecmp:08x}")
            return
            
        # 2. å¯«å…¥é‚è¼¯ï¼šç›´æ¥å¯«å…¥ RAM å­—å…¸
        # é€™æ¨£ç„¡è«–åœ°å€æ˜¯ 0x1000 (Global) é‚„æ˜¯ 0x10001000 (Stack)ï¼Œéƒ½èƒ½å¯«å…¥
        for i in range(size):
            self.ram[addr + i] = (data >> (i * 8)) & 0xFF
        
        if self.debug and addr >= 0x10000 and addr < 0x11000:
            print(f"[MEM_WRITE] Addr={addr:#x}, Data={data:#x}, Size={size}")
        
        # x0 æ°¸é ç‚º 0
        self.registers[0] = 0

    def _get_reg_name(self, idx):
        names = ["zero", "ra", "sp", "gp", "tp", "t0", "t1", "t2", "s0", "s1", 
                 "a0", "a1", "a2", "a3", "a4", "a5", "a6", "a7", "s2", "s3", 
                 "s4", "s5", "s6", "s7", "s8", "s9", "s10", "s11", "t3", "t4", "t5", "t6"]
        return names[idx]

    def print_state(self):
        print("\n--- æœ€çµ‚æš«å­˜å™¨ç‹€æ…‹ ---")
        for i in range(0, 32, 4):
            line = ""
            for j in range(4):
                if i+j < 32: line += f"x{i+j:02d} ({self._get_reg_name(i+j)}): {self.registers[i+j]:#010x}  "
            print(line)
        
        print("\n--- CSR å¯„å­˜å™¨ç‹€æ…‹ ---")
        for name, value in self.csr.items():
            print(f"{name}: {value:#010x}")
        
        print(f"\nUART æœ€çµ‚è¼¸å‡º: \"{self.uart_output}\"")
        print(f"ç¸½é€±æœŸæ•¸: {self.cycle_count}")
        print(f"ç¸½æŒ‡ä»¤æ•¸: {self.instruction_count}")

    # ğŸ† æ–°å¢ï¼šæª¢æŸ¥ä¸­æ–·
    def _check_interrupts(self):
        if not self.interrupt_enabled:
            return False
        
        # æª¢æŸ¥å®šæ™‚å™¨ä¸­æ–·
        if self.mtime >= self.mtimecmp:
            self.timer_int_pending = True
        
        # å¦‚æœæœ‰ä¸­æ–·å¾…è™•ç†ï¼Œè™•ç†æœ€é«˜å„ªå…ˆç´šçš„ä¸­æ–·
        if self.timer_int_pending and (self.csr['mie'] & 0x80):
            return True
        elif self.software_int_pending and (self.csr['mie'] & 0x08):
            return True
        elif self.external_int_pending and (self.csr['mie'] & 0x800):
            return True
        
        return False

    # ğŸ† æ–°å¢ï¼šè™•ç†ä¾‹å¤–
    def _handle_exception(self, cause, tval=0):
        # ä¿å­˜ç•¶å‰ç‹€æ…‹
        self.csr['mepc'] = self.pc
        self.csr['mcause'] = cause
        self.csr['mtval'] = tval
        
        # æ›´æ–° mstatus
        old_mie = (self.csr['mstatus'] >> 3) & 1
        self.csr['mstatus'] &= ~0x8  # æ¸…é™¤ MIE
        self.csr['mstatus'] &= ~0x80  # æ¸…é™¤ MPIE
        if old_mie:
            self.csr['mstatus'] |= 0x80  # è¨­ç½® MPIE = 1
        
        # è·³è½‰åˆ°ä¾‹å¤–è™•ç†ç¨‹åº
        self.pc = self.csr['mtvec']
        self.in_exception = True
        
        if self.debug:
            print(f"[EXCEPTION] PC={self.csr['mepc']:#x}, Cause={cause:#x}, TVAL={tval:#x}")

    # ğŸ† æ–°å¢ï¼šè™•ç†ä¸­æ–·
    def _handle_interrupt(self, cause):
        # ä¸­æ–·è™•ç†é¡ä¼¼ä¾‹å¤–ï¼Œä½† mcause æœ€é«˜ä½ç‚º 1
        self._handle_exception(0x80000000 | cause)
        
        # æ¸…é™¤ä¸­æ–·æš«å­˜
        if cause == 7:  # å®šæ™‚å™¨ä¸­æ–·
            self.timer_int_pending = False
        elif cause == 3:  # è»Ÿé«”ä¸­æ–·
            self.software_int_pending = False
        elif cause == 11:  # å¤–éƒ¨ä¸­æ–·
            self.external_int_pending = False

    def run(self, max_cycles=150000):
        print(f"--- RISC-V ILS æ¨¡æ“¬å•Ÿå‹• (è¼‰å…¥ {len(self.rom)} æ¢æŒ‡ä»¤) ---")
        self.cycle_count = 0
        
        # è¨­ç½®èµ·å§‹ PC
        self.pc = 0
        print(f"èµ·å§‹ PC: {self.pc:#x}")
        
        # é¡¯ç¤º ROM ä¸­çš„å‰å¹¾æ¢æŒ‡ä»¤
        print("\nROM ä¸­çš„å‰ 10 æ¢æŒ‡ä»¤:")
        for i in range(0, min(10 * 4, max(self.rom.keys()) + 4), 4):
            if i in self.rom:
                print(f"  0x{i:08x}: {self.rom[i]:08x}")
            else:
                print(f"  0x{i:08x}: (æœªå®šç¾©)")
        
        # è¨­ç½®ä¾‹å¤–è™•ç†ç¨‹åºåœ°å€
        if 0x100 in self.rom:
            print(f"ä¾‹å¤–å‘é‡è¡¨ (0x100) çš„æŒ‡ä»¤: {self.rom[0x100]:08x}")
        
        while self.cycle_count < max_cycles and not self.halted:
            # ğŸ† æ›´æ–°å®šæ™‚å™¨
            self.mtime += 1
            
            # è®€å–æŒ‡ä»¤
            if self.pc in self.rom:
                inst = self.rom[self.pc]
            else:
                # å¦‚æœ PC ä¸åœ¨ ROM ä¸­ï¼Œæª¢æŸ¥æ˜¯å¦ç‚ºæœ‰æ•ˆçš„è¨˜æ†¶é«”ä½ç½®
                if self.pc < 0x10000:  # å‡è¨­ ROM åœ¨ä½ 64KB
                    inst = 0
                    print(f"[WARN] PC {self.pc:#x} ä¸åœ¨ ROM ä¸­ï¼ŒæŒ‡ä»¤è¨­ç‚º 0")
                else:
                    # å¯èƒ½æ˜¯è¨˜æ†¶é«”æ˜ å°„ I/Oï¼Œè·³é
                    inst = 0
            
            # åŸ·è¡ŒæŒ‡ä»¤
            self._execute_instruction(inst)
            self.cycle_count += 1
            
            # ğŸ† é€±æœŸæ€§ç‹€æ…‹å ±å‘Š
            if self.cycle_count % 100000 == 0:
                print(f"é€±æœŸ {self.cycle_count}, PC={self.pc:#x}")
        
        print(f"\n--- æ¨¡æ“¬çµæŸ: {self.cycle_count} é€±æœŸ ---")
        self.print_state()

    def _execute_instruction(self, inst):
        if self.cycle_count < 20:
                opcode = inst & 0x7F
                print(f"[EXEC {self.cycle_count:3d}] PC={self.pc:#08x}, Inst={inst:#010x}, Opcode={opcode:#04x}")
        
        opcode = inst & 0x7F
        rd = (inst >> 7) & 0x1F
        funct3 = (inst >> 12) & 0x7
        rs1 = (inst >> 15) & 0x1F
        rs2 = (inst >> 20) & 0x1F
        funct7 = (inst >> 25) & 0x7F
        csr_addr = (inst >> 20) & 0xFFF
        
        pc_next = self.pc + 4
        
        val_rs1 = self.registers[rs1]
        val_rs2 = self.registers[rs2]

        # ğŸ† æ›´æ–°æŒ‡ä»¤è¨ˆæ•¸
        self.instruction_count += 1

        # LUI
        if opcode == 0b0110111: 
            self.registers[rd] = ((inst >> 12) << 12) & 0xFFFFFFFF
        
        # AUIPC
        elif opcode == 0b0010111: 
            self.registers[rd] = (self.pc + ((inst >> 12) << 12)) & 0xFFFFFFFF
        
        # JAL
        elif opcode == 0b1101111:
            self.registers[rd] = self.pc + 4
            imm = ((inst >> 21) & 0x3FF) << 1 | ((inst >> 20) & 1) << 11 | ((inst >> 12) & 0xFF) << 12 | ((inst >> 31) & 1) << 20
            if imm & 0x100000: imm |= 0xFFE00000
            pc_next = (self.pc + imm) & 0xFFFFFFFF
        
        # JALR
        elif opcode == 0b1100111:
            imm = (inst >> 20)
            if imm & 0x800: imm |= 0xFFFFF000
            self.registers[rd] = self.pc + 4
            pc_next = (val_rs1 + imm) & ~1 & 0xFFFFFFFF
        
        # Branch
        elif opcode == 0b1100011:
            imm = ((inst >> 8) & 0xF) << 1 | ((inst >> 25) & 0x3F) << 5 | ((inst >> 7) & 1) << 11 | ((inst >> 31) & 1) << 12
            if imm & 0x1000: imm |= 0xFFFFE000
            take = False
            if funct3 == 0: take = (val_rs1 == val_rs2)
            elif funct3 == 1: take = (val_rs1 != val_rs2)
            elif funct3 == 4: take = (val_rs1 < val_rs2)
            elif funct3 == 5: take = (val_rs1 >= val_rs2)
            elif funct3 == 6: take = ((val_rs1 & 0xFFFFFFFF) < (val_rs2 & 0xFFFFFFFF))
            elif funct3 == 7: take = ((val_rs1 & 0xFFFFFFFF) >= (val_rs2 & 0xFFFFFFFF))
            if take: pc_next = (self.pc + imm) & 0xFFFFFFFF
        
        # Load
        elif opcode == 0b0000011:
            imm = (inst >> 20)
            if imm & 0x800: imm |= 0xFFFFF000
            addr = (val_rs1 + imm) & 0xFFFFFFFF
            if funct3 == 0: self.registers[rd] = self._read_mem(addr, 1) & 0xFFFFFFFF
            elif funct3 == 1: self.registers[rd] = self._read_mem(addr, 2) & 0xFFFFFFFF
            elif funct3 == 2: self.registers[rd] = self._read_mem(addr, 4) & 0xFFFFFFFF
            elif funct3 == 4: self.registers[rd] = self._read_mem(addr, 1) & 0xFF
            elif funct3 == 5: self.registers[rd] = self._read_mem(addr, 2) & 0xFFFF
        
        # Store
        elif opcode == 0b0100011:
            imm = ((inst >> 7) & 0x1F) | ((inst >> 25) << 5)
            if imm & 0x800: imm |= 0xFFFFF000
            addr = (val_rs1 + imm) & 0xFFFFFFFF
            if funct3 == 0: self._write_mem(addr, val_rs2, 1)
            elif funct3 == 1: self._write_mem(addr, val_rs2, 2)
            elif funct3 == 2: self._write_mem(addr, val_rs2, 4)
        
        # ALU Imm
        elif opcode == 0b0010011:
            imm = (inst >> 20)
            if imm & 0x800: imm |= 0xFFFFF000
            if funct3 == 0: self.registers[rd] = (val_rs1 + imm) & 0xFFFFFFFF
            elif funct3 == 2: self.registers[rd] = 1 if val_rs1 < imm else 0
            elif funct3 == 3: self.registers[rd] = 1 if (val_rs1 & 0xFFFFFFFF) < (imm & 0xFFFFFFFF) else 0
            elif funct3 == 4: self.registers[rd] = (val_rs1 ^ imm) & 0xFFFFFFFF
            elif funct3 == 6: self.registers[rd] = (val_rs1 | imm) & 0xFFFFFFFF
            elif funct3 == 7: self.registers[rd] = (val_rs1 & imm) & 0xFFFFFFFF
            elif funct3 == 1: self.registers[rd] = (val_rs1 << (imm & 0x1F)) & 0xFFFFFFFF
            elif funct3 == 5:
                if imm & 0x400: # SRAI
                    sign = val_rs1 & 0x80000000
                    res = val_rs1 >> (imm & 0x1F)
                    if sign: res |= (0xFFFFFFFF << (32 - (imm & 0x1F)))
                    self.registers[rd] = res & 0xFFFFFFFF
                else: self.registers[rd] = (val_rs1 >> (imm & 0x1F)) & 0xFFFFFFFF
        
        # ALU Reg
        elif opcode == 0b0110011:
            if funct7 == 0x01: 
                if funct3 == 0:   # MUL
                    self.registers[rd] = (val_rs1 * val_rs2) & 0xFFFFFFFF
                elif funct3 == 4: # DIV
                    if val_rs2 == 0: self.registers[rd] = 0xFFFFFFFF
                    else: self.registers[rd] = int(val_rs1 / val_rs2) & 0xFFFFFFFF
                elif funct3 == 6: # REM
                    if val_rs2 == 0: self.registers[rd] = val_rs1
                    else: self.registers[rd] = (val_rs1 % val_rs2) & 0xFFFFFFFF            
            # ğŸ† åŸæœ¬çš„æ¨™æº– R-type é‚è¼¯ (funct7 == 0x00 æˆ– 0x20)    
            elif funct3 == 0: 
                if funct7 == 0: self.registers[rd] = (val_rs1 + val_rs2) & 0xFFFFFFFF
                else: self.registers[rd] = (val_rs1 - val_rs2) & 0xFFFFFFFF
            elif funct3 == 1: self.registers[rd] = (val_rs1 << (val_rs2 & 0x1F)) & 0xFFFFFFFF
            elif funct3 == 2: self.registers[rd] = 1 if val_rs1 < val_rs2 else 0
            elif funct3 == 3: self.registers[rd] = 1 if (val_rs1 & 0xFFFFFFFF) < (val_rs2 & 0xFFFFFFFF) else 0
            elif funct3 == 4: self.registers[rd] = (val_rs1 ^ val_rs2) & 0xFFFFFFFF
            elif funct3 == 5:
                if funct7 == 0x20: # SRA
                    sign = val_rs1 & 0x80000000
                    res = val_rs1 >> (val_rs2 & 0x1F)
                    if sign: res |= (0xFFFFFFFF << (32 - (val_rs2 & 0x1F)))
                    self.registers[rd] = res & 0xFFFFFFFF
                else: self.registers[rd] = (val_rs1 >> (val_rs2 & 0x1F)) & 0xFFFFFFFF
            elif funct3 == 6: self.registers[rd] = (val_rs1 | val_rs2) & 0xFFFFFFFF
            elif funct3 == 7: self.registers[rd] = (val_rs1 & val_rs2) & 0xFFFFFFFF
        
        # ğŸ† æ–°å¢ï¼šç³»çµ±æŒ‡ä»¤ (CSR, ECALL, EBREAK, MRET)
        elif opcode == 0b1110011:
            if funct3 == 0:  # ECALL, EBREAK, MRET
                if inst == 0x00000073:  # ECALL
                    self._handle_exception(11)  # ç’°å¢ƒå‘¼å«ä¾‹å¤–
                    return
                elif inst == 0x00100073:  # EBREAK
                    self._handle_exception(3)   # æ–·é»ä¾‹å¤–
                    return
                elif inst == 0x30200073:  # MRET
                    # å¾ä¾‹å¤–è¿”å›
                    old_pc = self.pc
                    self.pc = self.csr['mepc']
                    
                    # æ¢å¾© mstatus
                    old_mpie = (self.csr['mstatus'] >> 7) & 1
                    self.csr['mstatus'] &= ~0x80  # æ¸…é™¤ MPIE
                    if old_mpie:
                        self.csr['mstatus'] |= 0x8  # è¨­ç½® MIE = MPIE
                    
                    self.in_exception = False
                    
                    if self.debug:
                        print(f"[MRET] Return to PC={self.pc:#x} from {old_pc:#x}")
                    return
            
            # CSR æŒ‡ä»¤
            elif funct3 >= 1 and funct3 <= 7:
                # è®€å– CSR å€¼
                csr_value = 0
                if csr_addr == 0x300:  # mstatus
                    csr_value = self.csr['mstatus']
                elif csr_addr == 0x304:  # mie
                    csr_value = self.csr['mie']
                elif csr_addr == 0x305:  # mtvec
                    csr_value = self.csr['mtvec']
                elif csr_addr == 0x340:  # mscratch
                    csr_value = self.csr['mscratch']
                elif csr_addr == 0x341:  # mepc
                    csr_value = self.csr['mepc']
                elif csr_addr == 0x342:  # mcause
                    csr_value = self.csr['mcause']
                elif csr_addr == 0x343:  # mtval
                    csr_value = self.csr['mtval']
                elif csr_addr == 0x344:  # mip
                    csr_value = self.csr['mip']
                else:
                    # æœªçŸ¥ CSR
                    csr_value = 0
                
                # å¯«å…¥å€¼
                write_value = 0
                if funct3 in [1, 5]:  # CSRRW, CSRRWI
                    write_value = val_rs1 if funct3 == 1 else rs1
                elif funct3 in [2, 6]:  # CSRRS, CSRRSI
                    write_value = csr_value | (val_rs1 if funct3 == 2 else rs1)
                elif funct3 in [3, 7]:  # CSRRC, CSRRCI
                    write_value = csr_value & ~(val_rs1 if funct3 == 3 else rs1)
                
                # æ›´æ–° CSR
                if csr_addr == 0x300:  # mstatus
                    self.csr['mstatus'] = write_value
                    # æ›´æ–°ä¸­æ–·ä½¿èƒ½ç‹€æ…‹
                    self.interrupt_enabled = (write_value & 0x8) != 0
                elif csr_addr == 0x304:  # mie
                    self.csr['mie'] = write_value
                elif csr_addr == 0x305:  # mtvec
                    self.csr['mtvec'] = write_value & ~0x3  # å°é½Šåˆ° 4 ä½å…ƒçµ„
                elif csr_addr == 0x340:  # mscratch
                    self.csr['mscratch'] = write_value
                elif csr_addr == 0x341:  # mepc
                    self.csr['mepc'] = write_value & ~0x1  # æ¸…é™¤æœ€ä½ä½
                elif csr_addr == 0x342:  # mcause
                    self.csr['mcause'] = write_value
                elif csr_addr == 0x343:  # mtval
                    self.csr['mtval'] = write_value
                elif csr_addr == 0x344:  # mip
                    self.csr['mip'] = write_value
                
                # å¯«å›çµæœåˆ°å¯„å­˜å™¨
                self.registers[rd] = csr_value
                
                if self.debug:
                    print(f"[CSR] {csr_addr:#x} = {write_value:#x}, rd=x{rd} <- {csr_value:#x}")
        
        else:
            # éæ³•æŒ‡ä»¤ä¾‹å¤–
            if self.debug:
                print(f"Illegal instruction: {opcode:#b} at PC={self.pc:#x}")
            self._handle_exception(2, inst)  # éæ³•æŒ‡ä»¤ä¾‹å¤–
            return

        # x0 æ°¸é ç‚º 0
        self.registers[0] = 0
        self.pc = pc_next

if __name__ == "__main__":
    import argparse
    
    parser = argparse.ArgumentParser(description='RISC-V Instruction Level Simulator')
    parser.add_argument('--rom', default='firmware.hex', help='ROM file path')
    parser.add_argument('--max-cycles', type=int, default=150000, help='Maximum cycles to simulate')
    parser.add_argument('--debug', action='store_true', help='Enable debug output')
    args = parser.parse_args()
    
    ROM_FILE = args.rom
    if os.path.exists(ROM_FILE):
        sim = RISCV_ILS(ROM_FILE)
        sim.debug = args.debug
        sim.run(args.max_cycles)
    else:
        print(f"Firmware not found: {ROM_FILE}")
        print("Run 'make' first to generate firmware.hex")
        sys.exit(1)