Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 10:53:59 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.476       -6.980                     39                 1127        0.116        0.000                      0                 1127        4.500        0.000                       0                   448  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.476       -6.980                     39                 1123        0.116        0.000                      0                 1123        4.500        0.000                       0                   448  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    6.410        0.000                      0                    4        0.962        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           39  Failing Endpoints,  Worst Slack       -0.476ns,  Total Violation       -6.980ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.476ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.875ns  (logic 2.615ns (26.481%)  route 7.260ns (73.519%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         1.062     6.648    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  sm/D_registers_d_reg[7]_i_75/O
                         net (fo=6, routed)           1.000     7.771    sm/D_registers_d_reg[7]_i_75_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.895 r  sm/ram_reg_i_213/O
                         net (fo=2, routed)           0.632     8.527    sm/ram_reg_i_213_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  sm/i__carry_i_22/O
                         net (fo=1, routed)           0.303     8.954    sm/i__carry_i_22_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.078 r  sm/i__carry_i_14/O
                         net (fo=1, routed)           0.161     9.238    sm/i__carry_i_14_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.362 r  sm/i__carry_i_9/O
                         net (fo=9, routed)           0.683    10.046    sm/M_sm_bsel[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.170 r  sm/out_sig0_carry__1_i_10/O
                         net (fo=19, routed)          0.693    10.863    sm/D_states_q_reg[0]_1
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.124    10.987 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.425    11.411    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.535 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.535    alum/ram_reg_i_130_2[2]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.933 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.933    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.155 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.756    12.911    alum/data1[4]
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.299    13.210 r  alum/ram_reg_i_110/O
                         net (fo=1, routed)           0.407    13.618    sm/D_registers_q_reg[7][4]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    13.742 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.563    14.305    sm/D_states_q_reg[0]_5
    SLICE_X48Y71         LUT5 (Prop_lut5_I4_O)        0.124    14.429 r  sm/ram_reg_i_9/O
                         net (fo=1, routed)           0.576    15.005    brams/bram2/ram_reg_0[4]
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.468    14.873    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.529    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -15.005    
  -------------------------------------------------------------------
                         slack                                 -0.476    

Slack (VIOLATED) :        -0.436ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.330ns  (logic 2.492ns (24.124%)  route 7.838ns (75.876%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         1.062     6.648    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  sm/D_registers_d_reg[7]_i_75/O
                         net (fo=6, routed)           1.000     7.771    sm/D_registers_d_reg[7]_i_75_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.895 r  sm/ram_reg_i_213/O
                         net (fo=2, routed)           0.632     8.527    sm/ram_reg_i_213_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  sm/i__carry_i_22/O
                         net (fo=1, routed)           0.303     8.954    sm/i__carry_i_22_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.078 r  sm/i__carry_i_14/O
                         net (fo=1, routed)           0.161     9.238    sm/i__carry_i_14_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.362 r  sm/i__carry_i_9/O
                         net (fo=9, routed)           0.683    10.046    sm/M_sm_bsel[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.170 r  sm/out_sig0_carry__1_i_10/O
                         net (fo=19, routed)          0.693    10.863    sm/D_states_q_reg[0]_1
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.124    10.987 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.566    11.553    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.677 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.677    alum/S[2]
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.057 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    alum/out_sig0_carry_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.296 r  alum/out_sig0_carry__0/O[2]
                         net (fo=1, routed)           0.914    13.210    sm/D_registers_q_reg[7][9][0]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.301    13.511 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.825    14.336    sm/ram_reg_i_31_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124    14.460 r  sm/D_registers_q[7][6]_i_1/O
                         net (fo=8, routed)           1.000    15.460    L_reg/D[6]
    SLICE_X38Y68         FDRE                                         r  L_reg/D_registers_q_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.425    14.829    L_reg/clk_IBUF_BUFG
    SLICE_X38Y68         FDRE                                         r  L_reg/D_registers_q_reg[1][6]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X38Y68         FDRE (Setup_fdre_C_D)       -0.028    15.024    L_reg/D_registers_q_reg[1][6]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -15.460    
  -------------------------------------------------------------------
                         slack                                 -0.436    

Slack (VIOLATED) :        -0.386ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[6][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.253ns  (logic 2.492ns (24.306%)  route 7.761ns (75.694%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         1.062     6.648    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  sm/D_registers_d_reg[7]_i_75/O
                         net (fo=6, routed)           1.000     7.771    sm/D_registers_d_reg[7]_i_75_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.895 r  sm/ram_reg_i_213/O
                         net (fo=2, routed)           0.632     8.527    sm/ram_reg_i_213_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  sm/i__carry_i_22/O
                         net (fo=1, routed)           0.303     8.954    sm/i__carry_i_22_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.078 r  sm/i__carry_i_14/O
                         net (fo=1, routed)           0.161     9.238    sm/i__carry_i_14_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.362 r  sm/i__carry_i_9/O
                         net (fo=9, routed)           0.683    10.046    sm/M_sm_bsel[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.170 r  sm/out_sig0_carry__1_i_10/O
                         net (fo=19, routed)          0.693    10.863    sm/D_states_q_reg[0]_1
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.124    10.987 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.566    11.553    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.677 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.677    alum/S[2]
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.057 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    alum/out_sig0_carry_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.296 r  alum/out_sig0_carry__0/O[2]
                         net (fo=1, routed)           0.914    13.210    sm/D_registers_q_reg[7][9][0]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.301    13.511 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.825    14.336    sm/ram_reg_i_31_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124    14.460 r  sm/D_registers_q[7][6]_i_1/O
                         net (fo=8, routed)           0.923    15.383    L_reg/D[6]
    SLICE_X37Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.428    14.832    L_reg/clk_IBUF_BUFG
    SLICE_X37Y66         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X37Y66         FDRE (Setup_fdre_C_D)       -0.058    14.997    L_reg/D_registers_q_reg[6][6]
  -------------------------------------------------------------------
                         required time                         14.997    
                         arrival time                         -15.383    
  -------------------------------------------------------------------
                         slack                                 -0.386    

Slack (VIOLATED) :        -0.377ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[5][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.240ns  (logic 2.492ns (24.336%)  route 7.748ns (75.664%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         1.062     6.648    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  sm/D_registers_d_reg[7]_i_75/O
                         net (fo=6, routed)           1.000     7.771    sm/D_registers_d_reg[7]_i_75_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.895 r  sm/ram_reg_i_213/O
                         net (fo=2, routed)           0.632     8.527    sm/ram_reg_i_213_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  sm/i__carry_i_22/O
                         net (fo=1, routed)           0.303     8.954    sm/i__carry_i_22_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.078 r  sm/i__carry_i_14/O
                         net (fo=1, routed)           0.161     9.238    sm/i__carry_i_14_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.362 r  sm/i__carry_i_9/O
                         net (fo=9, routed)           0.683    10.046    sm/M_sm_bsel[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.170 r  sm/out_sig0_carry__1_i_10/O
                         net (fo=19, routed)          0.693    10.863    sm/D_states_q_reg[0]_1
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.124    10.987 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.566    11.553    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.677 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.677    alum/S[2]
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.057 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    alum/out_sig0_carry_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.296 r  alum/out_sig0_carry__0/O[2]
                         net (fo=1, routed)           0.914    13.210    sm/D_registers_q_reg[7][9][0]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.301    13.511 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.825    14.336    sm/ram_reg_i_31_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124    14.460 r  sm/D_registers_q[7][6]_i_1/O
                         net (fo=8, routed)           0.910    15.370    L_reg/D[6]
    SLICE_X37Y67         FDRE                                         r  L_reg/D_registers_q_reg[5][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.427    14.831    L_reg/clk_IBUF_BUFG
    SLICE_X37Y67         FDRE                                         r  L_reg/D_registers_q_reg[5][6]/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X37Y67         FDRE (Setup_fdre_C_D)       -0.061    14.993    L_reg/D_registers_q_reg[5][6]
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -15.370    
  -------------------------------------------------------------------
                         slack                                 -0.377    

Slack (VIOLATED) :        -0.349ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.748ns  (logic 2.705ns (27.748%)  route 7.043ns (72.252%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         1.062     6.648    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  sm/D_registers_d_reg[7]_i_75/O
                         net (fo=6, routed)           1.000     7.771    sm/D_registers_d_reg[7]_i_75_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.895 r  sm/ram_reg_i_213/O
                         net (fo=2, routed)           0.632     8.527    sm/ram_reg_i_213_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  sm/i__carry_i_22/O
                         net (fo=1, routed)           0.303     8.954    sm/i__carry_i_22_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.078 r  sm/i__carry_i_14/O
                         net (fo=1, routed)           0.161     9.238    sm/i__carry_i_14_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.362 r  sm/i__carry_i_9/O
                         net (fo=9, routed)           0.683    10.046    sm/M_sm_bsel[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.170 r  sm/out_sig0_carry__1_i_10/O
                         net (fo=19, routed)          0.693    10.863    sm/D_states_q_reg[0]_1
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.124    10.987 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.566    11.553    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.677 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.677    alum/S[2]
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.057 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    alum/out_sig0_carry_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.380 r  alum/out_sig0_carry__0/O[1]
                         net (fo=1, routed)           0.504    12.884    alum/data0[5]
    SLICE_X47Y69         LUT3 (Prop_lut3_I2_O)        0.306    13.190 r  alum/ram_reg_i_105/O
                         net (fo=1, routed)           0.289    13.480    sm/D_registers_q_reg[7][5]
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.124    13.604 r  sm/ram_reg_i_34/O
                         net (fo=3, routed)           0.575    14.179    display/ram_reg_13
    SLICE_X48Y70         LUT5 (Prop_lut5_I3_O)        0.124    14.303 r  display/ram_reg_i_8__0/O
                         net (fo=1, routed)           0.576    14.878    brams/bram1/ADDRARDADDR[5]
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.468    14.873    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    14.529    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -14.878    
  -------------------------------------------------------------------
                         slack                                 -0.349    

Slack (VIOLATED) :        -0.317ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.716ns  (logic 2.615ns (26.914%)  route 7.101ns (73.086%))
  Logic Levels:           13  (CARRY4=2 LUT2=1 LUT3=3 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         1.062     6.648    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  sm/D_registers_d_reg[7]_i_75/O
                         net (fo=6, routed)           1.000     7.771    sm/D_registers_d_reg[7]_i_75_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.895 r  sm/ram_reg_i_213/O
                         net (fo=2, routed)           0.632     8.527    sm/ram_reg_i_213_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  sm/i__carry_i_22/O
                         net (fo=1, routed)           0.303     8.954    sm/i__carry_i_22_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.078 r  sm/i__carry_i_14/O
                         net (fo=1, routed)           0.161     9.238    sm/i__carry_i_14_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.362 r  sm/i__carry_i_9/O
                         net (fo=9, routed)           0.683    10.046    sm/M_sm_bsel[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.170 r  sm/out_sig0_carry__1_i_10/O
                         net (fo=19, routed)          0.693    10.863    sm/D_states_q_reg[0]_1
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.124    10.987 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.425    11.411    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X45Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.535 r  L_reg/i__carry_i_6__5/O
                         net (fo=1, routed)           0.000    11.535    alum/ram_reg_i_130_2[2]
    SLICE_X45Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.933 r  alum/out_sig0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    11.933    alum/out_sig0_inferred__0/i__carry_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.155 r  alum/out_sig0_inferred__0/i__carry__0/O[0]
                         net (fo=1, routed)           0.756    12.911    alum/data1[4]
    SLICE_X44Y71         LUT3 (Prop_lut3_I0_O)        0.299    13.210 r  alum/ram_reg_i_110/O
                         net (fo=1, routed)           0.407    13.618    sm/D_registers_q_reg[7][4]
    SLICE_X46Y72         LUT6 (Prop_lut6_I4_O)        0.124    13.742 r  sm/ram_reg_i_36/O
                         net (fo=3, routed)           0.311    14.053    display/ram_reg_15
    SLICE_X46Y72         LUT5 (Prop_lut5_I3_O)        0.124    14.177 r  display/ram_reg_i_9__0/O
                         net (fo=1, routed)           0.669    14.846    brams/bram1/ADDRARDADDR[4]
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.468    14.873    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    14.529    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -14.846    
  -------------------------------------------------------------------
                         slack                                 -0.317    

Slack (VIOLATED) :        -0.291ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.690ns  (logic 2.247ns (23.188%)  route 7.443ns (76.812%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         1.062     6.648    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  sm/D_registers_d_reg[7]_i_75/O
                         net (fo=6, routed)           1.000     7.771    sm/D_registers_d_reg[7]_i_75_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.895 r  sm/ram_reg_i_213/O
                         net (fo=2, routed)           0.632     8.527    sm/ram_reg_i_213_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  sm/i__carry_i_22/O
                         net (fo=1, routed)           0.303     8.954    sm/i__carry_i_22_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.078 r  sm/i__carry_i_14/O
                         net (fo=1, routed)           0.161     9.238    sm/i__carry_i_14_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.362 r  sm/i__carry_i_9/O
                         net (fo=9, routed)           0.683    10.046    sm/M_sm_bsel[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.170 r  sm/out_sig0_carry__1_i_10/O
                         net (fo=19, routed)          0.693    10.863    sm/D_states_q_reg[0]_1
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.124    10.987 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.566    11.553    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.677 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.677    alum/S[2]
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.927 r  alum/out_sig0_carry/O[2]
                         net (fo=1, routed)           0.918    12.845    alum/data0[2]
    SLICE_X43Y70         LUT4 (Prop_lut4_I1_O)        0.301    13.146 r  alum/ram_reg_i_120/O
                         net (fo=1, routed)           0.290    13.436    sm/D_registers_q_reg[7][2]
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    13.560 r  sm/ram_reg_i_40/O
                         net (fo=3, routed)           0.468    14.029    display/ram_reg_19
    SLICE_X47Y70         LUT5 (Prop_lut5_I3_O)        0.124    14.153 r  display/ram_reg_i_11__0/O
                         net (fo=1, routed)           0.667    14.820    brams/bram1/ADDRARDADDR[2]
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.468    14.873    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.529    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -14.820    
  -------------------------------------------------------------------
                         slack                                 -0.291    

Slack (VIOLATED) :        -0.285ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.684ns  (logic 2.355ns (24.318%)  route 7.329ns (75.682%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         1.062     6.648    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  sm/D_registers_d_reg[7]_i_75/O
                         net (fo=6, routed)           1.000     7.771    sm/D_registers_d_reg[7]_i_75_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.895 r  sm/ram_reg_i_213/O
                         net (fo=2, routed)           0.632     8.527    sm/ram_reg_i_213_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  sm/i__carry_i_22/O
                         net (fo=1, routed)           0.303     8.954    sm/i__carry_i_22_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.078 r  sm/i__carry_i_14/O
                         net (fo=1, routed)           0.161     9.238    sm/i__carry_i_14_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.362 r  sm/i__carry_i_9/O
                         net (fo=9, routed)           0.683    10.046    sm/M_sm_bsel[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.170 r  sm/out_sig0_carry__1_i_10/O
                         net (fo=19, routed)          0.693    10.863    sm/D_states_q_reg[0]_1
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.124    10.987 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.566    11.553    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.677 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.677    alum/S[2]
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    12.029 r  alum/out_sig0_carry/O[3]
                         net (fo=1, routed)           0.639    12.668    alum/data0[3]
    SLICE_X47Y68         LUT4 (Prop_lut4_I1_O)        0.307    12.975 r  alum/ram_reg_i_115/O
                         net (fo=1, routed)           0.263    13.238    sm/D_registers_q_reg[7][3]
    SLICE_X47Y68         LUT5 (Prop_lut5_I4_O)        0.124    13.362 r  sm/ram_reg_i_38/O
                         net (fo=3, routed)           0.596    13.958    display/ram_reg_17
    SLICE_X44Y70         LUT5 (Prop_lut5_I3_O)        0.124    14.082 r  display/ram_reg_i_10__0/O
                         net (fo=1, routed)           0.732    14.814    brams/bram1/ADDRARDADDR[3]
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.468    14.873    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y28         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB18_X1Y28         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    14.529    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -14.814    
  -------------------------------------------------------------------
                         slack                                 -0.285    

Slack (VIOLATED) :        -0.277ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.677ns  (logic 2.247ns (23.221%)  route 7.430ns (76.779%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         1.062     6.648    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  sm/D_registers_d_reg[7]_i_75/O
                         net (fo=6, routed)           1.000     7.771    sm/D_registers_d_reg[7]_i_75_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.895 r  sm/ram_reg_i_213/O
                         net (fo=2, routed)           0.632     8.527    sm/ram_reg_i_213_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  sm/i__carry_i_22/O
                         net (fo=1, routed)           0.303     8.954    sm/i__carry_i_22_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.078 r  sm/i__carry_i_14/O
                         net (fo=1, routed)           0.161     9.238    sm/i__carry_i_14_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.362 r  sm/i__carry_i_9/O
                         net (fo=9, routed)           0.683    10.046    sm/M_sm_bsel[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.170 r  sm/out_sig0_carry__1_i_10/O
                         net (fo=19, routed)          0.693    10.863    sm/D_states_q_reg[0]_1
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.124    10.987 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.566    11.553    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.677 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.677    alum/S[2]
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    11.927 r  alum/out_sig0_carry/O[2]
                         net (fo=1, routed)           0.918    12.845    alum/data0[2]
    SLICE_X43Y70         LUT4 (Prop_lut4_I1_O)        0.301    13.146 r  alum/ram_reg_i_120/O
                         net (fo=1, routed)           0.290    13.436    sm/D_registers_q_reg[7][2]
    SLICE_X43Y69         LUT5 (Prop_lut5_I4_O)        0.124    13.560 r  sm/ram_reg_i_40/O
                         net (fo=3, routed)           0.545    14.105    sm/D_states_q_reg[0]_7
    SLICE_X49Y69         LUT5 (Prop_lut5_I4_O)        0.124    14.229 r  sm/ram_reg_i_11/O
                         net (fo=1, routed)           0.577    14.807    brams/bram2/ram_reg_0[2]
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.468    14.873    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y29         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.130    
                         clock uncertainty           -0.035    15.095    
    RAMB18_X1Y29         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.529    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.529    
                         arrival time                         -14.807    
  -------------------------------------------------------------------
                         slack                                 -0.277    

Slack (VIOLATED) :        -0.263ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            L_reg/D_registers_q_reg[7][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.119ns  (logic 2.492ns (24.628%)  route 7.627ns (75.372%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT3=2 LUT4=1 LUT6=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.830ns = ( 14.830 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X41Y66         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.456     5.586 r  sm/D_states_q_reg[6]/Q
                         net (fo=129, routed)         1.062     6.648    sm/D_states_q_reg_n_0_[6]
    SLICE_X43Y70         LUT3 (Prop_lut3_I1_O)        0.124     6.772 r  sm/D_registers_d_reg[7]_i_75/O
                         net (fo=6, routed)           1.000     7.771    sm/D_registers_d_reg[7]_i_75_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I1_O)        0.124     7.895 r  sm/ram_reg_i_213/O
                         net (fo=2, routed)           0.632     8.527    sm/ram_reg_i_213_n_0
    SLICE_X42Y67         LUT6 (Prop_lut6_I0_O)        0.124     8.651 r  sm/i__carry_i_22/O
                         net (fo=1, routed)           0.303     8.954    sm/i__carry_i_22_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I1_O)        0.124     9.078 r  sm/i__carry_i_14/O
                         net (fo=1, routed)           0.161     9.238    sm/i__carry_i_14_n_0
    SLICE_X42Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.362 r  sm/i__carry_i_9/O
                         net (fo=9, routed)           0.683    10.046    sm/M_sm_bsel[0]
    SLICE_X45Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.170 r  sm/out_sig0_carry__1_i_10/O
                         net (fo=19, routed)          0.693    10.863    sm/D_states_q_reg[0]_1
    SLICE_X44Y68         LUT3 (Prop_lut3_I1_O)        0.124    10.987 r  sm/out_sig0_carry_i_10/O
                         net (fo=3, routed)           0.566    11.553    L_reg/out_sig0_inferred__0/i__carry
    SLICE_X46Y68         LUT2 (Prop_lut2_I1_O)        0.124    11.677 r  L_reg/out_sig0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.677    alum/S[2]
    SLICE_X46Y68         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    12.057 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.057    alum/out_sig0_carry_n_0
    SLICE_X46Y69         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.296 r  alum/out_sig0_carry__0/O[2]
                         net (fo=1, routed)           0.914    13.210    sm/D_registers_q_reg[7][9][0]
    SLICE_X44Y73         LUT6 (Prop_lut6_I5_O)        0.301    13.511 r  sm/ram_reg_i_31/O
                         net (fo=3, routed)           0.825    14.336    sm/ram_reg_i_31_n_0
    SLICE_X42Y63         LUT6 (Prop_lut6_I0_O)        0.124    14.460 r  sm/D_registers_q[7][6]_i_1/O
                         net (fo=8, routed)           0.789    15.249    L_reg/D[6]
    SLICE_X40Y70         FDRE                                         r  L_reg/D_registers_q_reg[7][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.426    14.830    L_reg/clk_IBUF_BUFG
    SLICE_X40Y70         FDRE                                         r  L_reg/D_registers_q_reg[7][6]/C
                         clock pessimism              0.272    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X40Y70         FDRE (Setup_fdre_C_D)       -0.081    14.986    L_reg/D_registers_q_reg[7][6]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                         -15.249    
  -------------------------------------------------------------------
                         slack                                 -0.263    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.781    aseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.942    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.996    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6_n_7
    SLICE_X36Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    aseg_driver/ctr/D_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.559     1.503    forLoop_idx_0_356514362[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y81         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.700    forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X57Y81         FDRE                                         r  forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.825     2.015    forLoop_idx_0_356514362[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.503    
    SLICE_X57Y81         FDRE (Hold_fdre_C_D)         0.075     1.578    forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.560     1.504    forLoop_idx_0_356514362[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.701    forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X55Y84         FDRE                                         r  forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.828     2.018    forLoop_idx_0_356514362[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.515     1.504    
    SLICE_X55Y84         FDRE (Hold_fdre_C_D)         0.075     1.579    forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.589     1.533    forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.730    forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X63Y64         FDRE                                         r  forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.858     2.048    forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.075     1.608    forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_bram_addr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.128ns (31.749%)  route 0.275ns (68.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.547     1.491    display/clk_IBUF_BUFG
    SLICE_X35Y74         FDRE                                         r  display/D_pixel_idx_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.128     1.619 r  display/D_pixel_idx_q_reg[3]/Q
                         net (fo=5, routed)           0.275     1.894    display/p_0_in__0[3]
    SLICE_X36Y74         FDRE                                         r  display/D_bram_addr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.813     2.003    display/clk_IBUF_BUFG
    SLICE_X36Y74         FDRE                                         r  display/D_bram_addr_q_reg[3]/C
                         clock pessimism             -0.251     1.753    
    SLICE_X36Y74         FDRE (Hold_fdre_C_D)         0.018     1.771    display/D_bram_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.589     1.533    forLoop_idx_0_356514362[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.730    forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q[0]
    SLICE_X63Y64         FDRE                                         r  forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.858     2.048    forLoop_idx_0_356514362[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.516     1.533    
    SLICE_X63Y64         FDRE (Hold_fdre_C_D)         0.071     1.604    forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.564     1.508    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  aseg_driver/ctr/D_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.133     1.781    aseg_driver/ctr/D_ctr_q_reg[6]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.941 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.942    aseg_driver/ctr/D_ctr_q_reg[4]_i_1__6_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.007 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     2.007    aseg_driver/ctr/D_ctr_q_reg[8]_i_1__6_n_5
    SLICE_X36Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.830     2.020    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.880    aseg_driver/ctr/D_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.253ns (50.981%)  route 0.243ns (49.019%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.548     1.492    display/clk_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.148     1.640 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=16, routed)          0.243     1.883    display/p_0_in[0]
    SLICE_X36Y73         LUT5 (Prop_lut5_I1_O)        0.105     1.988 r  display/D_pixel_idx_q[8]_i_1/O
                         net (fo=1, routed)           0.000     1.988    display/D_pixel_idx_q[8]_i_1_n_0
    SLICE_X36Y73         FDRE                                         r  display/D_pixel_idx_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.814     2.004    display/clk_IBUF_BUFG
    SLICE_X36Y73         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
                         clock pessimism             -0.251     1.754    
    SLICE_X36Y73         FDRE (Hold_fdre_C_D)         0.107     1.861    display/D_pixel_idx_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.593     1.537    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y55         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     1.743    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.517     1.537    
    SLICE_X62Y55         FDRE (Hold_fdre_C_D)         0.075     1.612    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/D_pixel_idx_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.247ns (50.381%)  route 0.243ns (49.619%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.548     1.492    display/clk_IBUF_BUFG
    SLICE_X34Y73         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y73         FDRE (Prop_fdre_C_Q)         0.148     1.640 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=16, routed)          0.243     1.883    display/p_0_in[0]
    SLICE_X36Y73         LUT4 (Prop_lut4_I1_O)        0.099     1.982 r  display/D_pixel_idx_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.982    display/D_pixel_idx_q[7]_i_1_n_0
    SLICE_X36Y73         FDRE                                         r  display/D_pixel_idx_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.814     2.004    display/clk_IBUF_BUFG
    SLICE_X36Y73         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
                         clock pessimism             -0.251     1.754    
    SLICE_X36Y73         FDRE (Hold_fdre_C_D)         0.092     1.846    display/D_pixel_idx_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.846    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y28   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y29   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y64   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y69   D_gamecounter_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X59Y71   D_gamecounter_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y69   D_gamecounter_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y69   D_gamecounter_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X65Y64   D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y69   D_gamecounter_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y69   D_gamecounter_q_reg[0]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.410ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.962ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.704ns (22.382%)  route 2.441ns (77.618%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X43Y66         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[7]/Q
                         net (fo=145, routed)         1.159     6.745    sm/D_states_q_reg_n_0_[7]
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.869 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.649     7.518    sm/D_stage_q[3]_i_2_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.642 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     8.275    fifo_reset_cond/AS[0]
    SLICE_X39Y74         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.418    14.822    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X39Y74         FDPE (Recov_fdpe_C_PRE)     -0.359    14.686    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.704ns (22.382%)  route 2.441ns (77.618%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X43Y66         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[7]/Q
                         net (fo=145, routed)         1.159     6.745    sm/D_states_q_reg_n_0_[7]
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.869 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.649     7.518    sm/D_stage_q[3]_i_2_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.642 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     8.275    fifo_reset_cond/AS[0]
    SLICE_X39Y74         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.418    14.822    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X39Y74         FDPE (Recov_fdpe_C_PRE)     -0.359    14.686    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.704ns (22.382%)  route 2.441ns (77.618%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X43Y66         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[7]/Q
                         net (fo=145, routed)         1.159     6.745    sm/D_states_q_reg_n_0_[7]
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.869 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.649     7.518    sm/D_stage_q[3]_i_2_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.642 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     8.275    fifo_reset_cond/AS[0]
    SLICE_X39Y74         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.418    14.822    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X39Y74         FDPE (Recov_fdpe_C_PRE)     -0.359    14.686    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 0.704ns (22.382%)  route 2.441ns (77.618%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.822ns = ( 14.822 - 10.000 ) 
    Source Clock Delay      (SCD):    5.130ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.546     5.130    sm/clk_IBUF_BUFG
    SLICE_X43Y66         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDSE (Prop_fdse_C_Q)         0.456     5.586 r  sm/D_states_q_reg[7]/Q
                         net (fo=145, routed)         1.159     6.745    sm/D_states_q_reg_n_0_[7]
    SLICE_X41Y72         LUT4 (Prop_lut4_I1_O)        0.124     6.869 f  sm/D_stage_q[3]_i_2/O
                         net (fo=10, routed)          0.649     7.518    sm/D_stage_q[3]_i_2_n_0
    SLICE_X39Y71         LUT6 (Prop_lut6_I3_O)        0.124     7.642 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.633     8.275    fifo_reset_cond/AS[0]
    SLICE_X39Y74         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.418    14.822    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.080    
                         clock uncertainty           -0.035    15.045    
    SLICE_X39Y74         FDPE (Recov_fdpe_C_PRE)     -0.359    14.686    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -8.275    
  -------------------------------------------------------------------
                         slack                                  6.410    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.813%)  route 0.708ns (79.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.471     2.108    sm/M_brams_ro
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.045     2.153 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.237     2.390    fifo_reset_cond/AS[0]
    SLICE_X39Y74         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.813     2.003    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.524    
    SLICE_X39Y74         FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.813%)  route 0.708ns (79.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.471     2.108    sm/M_brams_ro
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.045     2.153 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.237     2.390    fifo_reset_cond/AS[0]
    SLICE_X39Y74         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.813     2.003    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.524    
    SLICE_X39Y74         FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.813%)  route 0.708ns (79.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.471     2.108    sm/M_brams_ro
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.045     2.153 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.237     2.390    fifo_reset_cond/AS[0]
    SLICE_X39Y74         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.813     2.003    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.524    
    SLICE_X39Y74         FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.962    

Slack (MET) :             0.962ns  (arrival time - required time)
  Source:                 display/D_ddr_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.186ns (20.813%)  route 0.708ns (79.187%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.553     1.497    display/clk_IBUF_BUFG
    SLICE_X41Y69         FDRE                                         r  display/D_ddr_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y69         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  display/D_ddr_q_reg/Q
                         net (fo=86, routed)          0.471     2.108    sm/M_brams_ro
    SLICE_X39Y71         LUT6 (Prop_lut6_I2_O)        0.045     2.153 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.237     2.390    fifo_reset_cond/AS[0]
    SLICE_X39Y74         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.813     2.003    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X39Y74         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.524    
    SLICE_X39Y74         FDPE (Remov_fdpe_C_PRE)     -0.095     1.429    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           2.390    
  -------------------------------------------------------------------
                         slack                                  0.962    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.101ns  (logic 11.420ns (33.489%)  route 22.681ns (66.511%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.183     7.827    L_reg/Q[1]
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.951 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.444     8.395    L_reg/L_1cf328c4_remainder0__0_carry__1_i_12_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.150     8.545 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.333     8.877    L_reg/L_1cf328c4_remainder0__0_carry__1_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.326     9.203 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.742     9.945    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.150    10.095 r  L_reg/L_1cf328c4_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.015    11.110    L_reg/L_1cf328c4_remainder0__0_carry_i_9_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.348    11.458 r  L_reg/L_1cf328c4_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.458    aseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.008    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.122    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 f  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.979    13.340    L_reg/L_1cf328c4_remainder0[10]
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.302    13.642 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.398    15.040    L_reg/i__carry__0_i_20_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I3_O)        0.152    15.192 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.045    16.237    L_reg/i__carry_i_26__0_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.332    16.569 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.394    16.963    L_reg/i__carry_i_21__1_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.118    17.081 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.853    17.934    L_reg/i__carry_i_13__5_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I3_O)        0.326    18.260 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.892    19.151    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.149    19.300 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    19.636    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X44Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.351 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.351    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.465    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.799 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.972    21.770    L_reg/L_1cf328c4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.303    22.073 r  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.377    23.450    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    23.574 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.818    24.392    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    24.516 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.096    25.612    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    25.736 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.007    26.743    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.124    26.867 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.867    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.417 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.417    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.531    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.645    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    28.668    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.299    28.967 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.151    29.118    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    29.242 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.167    30.409    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    30.533 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           0.869    31.402    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_2
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.526 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.867    32.393    L_reg/aseg[3]
    SLICE_X40Y51         LUT4 (Prop_lut4_I3_O)        0.152    32.545 r  L_reg/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.945    35.490    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.737    39.227 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    39.227    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.076ns  (logic 11.407ns (33.475%)  route 22.669ns (66.525%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.183     7.827    L_reg/Q[1]
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.951 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.444     8.395    L_reg/L_1cf328c4_remainder0__0_carry__1_i_12_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.150     8.545 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.333     8.877    L_reg/L_1cf328c4_remainder0__0_carry__1_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.326     9.203 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.742     9.945    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.150    10.095 r  L_reg/L_1cf328c4_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.015    11.110    L_reg/L_1cf328c4_remainder0__0_carry_i_9_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.348    11.458 r  L_reg/L_1cf328c4_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.458    aseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.008    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.122    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 f  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.979    13.340    L_reg/L_1cf328c4_remainder0[10]
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.302    13.642 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.398    15.040    L_reg/i__carry__0_i_20_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I3_O)        0.152    15.192 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.045    16.237    L_reg/i__carry_i_26__0_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.332    16.569 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.394    16.963    L_reg/i__carry_i_21__1_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.118    17.081 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.853    17.934    L_reg/i__carry_i_13__5_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I3_O)        0.326    18.260 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.892    19.151    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.149    19.300 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    19.636    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X44Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.351 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.351    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.465    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.799 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.972    21.770    L_reg/L_1cf328c4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.303    22.073 r  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.377    23.450    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    23.574 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.818    24.392    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    24.516 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.096    25.612    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    25.736 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.007    26.743    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.124    26.867 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.867    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.417 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.417    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.531    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.645    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    28.668    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.299    28.967 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.151    29.118    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    29.242 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.167    30.409    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    30.533 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           0.869    31.402    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_2
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.526 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.875    32.401    L_reg/aseg[3]
    SLICE_X40Y51         LUT4 (Prop_lut4_I1_O)        0.150    32.551 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.925    35.476    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    39.202 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.202    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.878ns  (logic 11.172ns (32.977%)  route 22.706ns (67.023%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=2 LUT4=5 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.183     7.827    L_reg/Q[1]
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.951 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.444     8.395    L_reg/L_1cf328c4_remainder0__0_carry__1_i_12_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.150     8.545 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.333     8.877    L_reg/L_1cf328c4_remainder0__0_carry__1_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.326     9.203 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.742     9.945    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.150    10.095 r  L_reg/L_1cf328c4_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.015    11.110    L_reg/L_1cf328c4_remainder0__0_carry_i_9_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.348    11.458 r  L_reg/L_1cf328c4_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.458    aseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.008    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.122    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 f  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.979    13.340    L_reg/L_1cf328c4_remainder0[10]
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.302    13.642 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.398    15.040    L_reg/i__carry__0_i_20_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I3_O)        0.152    15.192 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.045    16.237    L_reg/i__carry_i_26__0_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.332    16.569 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.394    16.963    L_reg/i__carry_i_21__1_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.118    17.081 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.853    17.934    L_reg/i__carry_i_13__5_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I3_O)        0.326    18.260 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.892    19.151    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.149    19.300 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    19.636    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X44Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.351 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.351    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.465    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.799 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.972    21.770    L_reg/L_1cf328c4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.303    22.073 r  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.377    23.450    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    23.574 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.818    24.392    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    24.516 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.096    25.612    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    25.736 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.007    26.743    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.124    26.867 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.867    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.417 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.417    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.531    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.645    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 f  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    28.668    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.299    28.967 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.151    29.118    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    29.242 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.167    30.409    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    30.533 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           0.869    31.402    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_2
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.526 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.670    32.196    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X40Y51         LUT3 (Prop_lut3_I0_O)        0.124    32.320 r  aseg_driver/ctr/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.167    35.487    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.517    39.004 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    39.004    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.852ns  (logic 11.162ns (32.972%)  route 22.690ns (67.028%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.183     7.827    L_reg/Q[1]
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.951 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.444     8.395    L_reg/L_1cf328c4_remainder0__0_carry__1_i_12_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.150     8.545 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.333     8.877    L_reg/L_1cf328c4_remainder0__0_carry__1_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.326     9.203 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.742     9.945    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.150    10.095 r  L_reg/L_1cf328c4_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.015    11.110    L_reg/L_1cf328c4_remainder0__0_carry_i_9_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.348    11.458 r  L_reg/L_1cf328c4_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.458    aseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.008    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.122    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 f  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.979    13.340    L_reg/L_1cf328c4_remainder0[10]
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.302    13.642 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.398    15.040    L_reg/i__carry__0_i_20_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I3_O)        0.152    15.192 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.045    16.237    L_reg/i__carry_i_26__0_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.332    16.569 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.394    16.963    L_reg/i__carry_i_21__1_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.118    17.081 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.853    17.934    L_reg/i__carry_i_13__5_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I3_O)        0.326    18.260 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.892    19.151    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.149    19.300 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    19.636    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X44Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.351 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.351    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.465    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.799 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.972    21.770    L_reg/L_1cf328c4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.303    22.073 r  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.377    23.450    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    23.574 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.818    24.392    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    24.516 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.096    25.612    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    25.736 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.007    26.743    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.124    26.867 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.867    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.417 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.417    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.531    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.645    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    28.668    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.299    28.967 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.151    29.118    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    29.242 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.167    30.409    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    30.533 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           0.869    31.402    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_2
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.526 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.875    32.401    L_reg/aseg[3]
    SLICE_X40Y51         LUT4 (Prop_lut4_I1_O)        0.124    32.525 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.946    35.471    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    38.978 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.978    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.604ns  (logic 11.381ns (33.869%)  route 22.223ns (66.131%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.183     7.827    L_reg/Q[1]
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.951 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.444     8.395    L_reg/L_1cf328c4_remainder0__0_carry__1_i_12_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.150     8.545 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.333     8.877    L_reg/L_1cf328c4_remainder0__0_carry__1_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.326     9.203 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.742     9.945    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.150    10.095 r  L_reg/L_1cf328c4_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.015    11.110    L_reg/L_1cf328c4_remainder0__0_carry_i_9_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.348    11.458 r  L_reg/L_1cf328c4_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.458    aseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.008    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.122    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 f  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.979    13.340    L_reg/L_1cf328c4_remainder0[10]
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.302    13.642 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.398    15.040    L_reg/i__carry__0_i_20_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I3_O)        0.152    15.192 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.045    16.237    L_reg/i__carry_i_26__0_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.332    16.569 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.394    16.963    L_reg/i__carry_i_21__1_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.118    17.081 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.853    17.934    L_reg/i__carry_i_13__5_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I3_O)        0.326    18.260 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.892    19.151    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.149    19.300 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    19.636    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X44Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.351 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.351    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.465    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.799 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.972    21.770    L_reg/L_1cf328c4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.303    22.073 r  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.377    23.450    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    23.574 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.818    24.392    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    24.516 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.096    25.612    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    25.736 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.007    26.743    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.124    26.867 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.867    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.417 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.417    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.531    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.645    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 f  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    28.668    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.299    28.967 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.151    29.118    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    29.242 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.167    30.409    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    30.533 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           0.869    31.402    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_2
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.526 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.670    32.196    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I1_O)        0.153    32.349 r  aseg_driver/ctr/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.684    35.033    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.697    38.730 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.730    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.519ns  (logic 11.178ns (33.348%)  route 22.341ns (66.652%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.183     7.827    L_reg/Q[1]
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.951 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.444     8.395    L_reg/L_1cf328c4_remainder0__0_carry__1_i_12_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.150     8.545 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.333     8.877    L_reg/L_1cf328c4_remainder0__0_carry__1_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.326     9.203 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.742     9.945    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.150    10.095 r  L_reg/L_1cf328c4_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.015    11.110    L_reg/L_1cf328c4_remainder0__0_carry_i_9_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.348    11.458 r  L_reg/L_1cf328c4_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.458    aseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.008    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.122    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 f  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.979    13.340    L_reg/L_1cf328c4_remainder0[10]
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.302    13.642 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.398    15.040    L_reg/i__carry__0_i_20_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I3_O)        0.152    15.192 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.045    16.237    L_reg/i__carry_i_26__0_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.332    16.569 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.394    16.963    L_reg/i__carry_i_21__1_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.118    17.081 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.853    17.934    L_reg/i__carry_i_13__5_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I3_O)        0.326    18.260 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.892    19.151    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.149    19.300 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    19.636    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X44Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.351 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.351    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.465    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.799 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.972    21.770    L_reg/L_1cf328c4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.303    22.073 r  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.377    23.450    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    23.574 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.818    24.392    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    24.516 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.096    25.612    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    25.736 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.007    26.743    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.124    26.867 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.867    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.417 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.417    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.531    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.645    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    28.668    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.299    28.967 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.151    29.118    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    29.242 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.167    30.409    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    30.533 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           0.869    31.402    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_2
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.526 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.867    32.393    L_reg/aseg[3]
    SLICE_X40Y51         LUT4 (Prop_lut4_I2_O)        0.124    32.517 r  L_reg/aseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.605    35.122    aseg_OBUF[4]
    N3                   OBUF (Prop_obuf_I_O)         3.523    38.645 r  aseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.645    aseg[4]
    N3                                                                r  aseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.465ns  (logic 11.177ns (33.399%)  route 22.288ns (66.601%))
  Logic Levels:           32  (CARRY4=10 LUT2=1 LUT3=1 LUT4=6 LUT5=7 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=18, routed)          2.183     7.827    L_reg/Q[1]
    SLICE_X44Y57         LUT6 (Prop_lut6_I4_O)        0.124     7.951 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_12/O
                         net (fo=1, routed)           0.444     8.395    L_reg/L_1cf328c4_remainder0__0_carry__1_i_12_n_0
    SLICE_X44Y57         LUT5 (Prop_lut5_I2_O)        0.150     8.545 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.333     8.877    L_reg/L_1cf328c4_remainder0__0_carry__1_i_6_n_0
    SLICE_X43Y57         LUT6 (Prop_lut6_I0_O)        0.326     9.203 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=3, routed)           0.742     9.945    L_reg/aseg_OBUF[10]_inst_i_12_n_0
    SLICE_X46Y57         LUT4 (Prop_lut4_I2_O)        0.150    10.095 r  L_reg/L_1cf328c4_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           1.015    11.110    L_reg/L_1cf328c4_remainder0__0_carry_i_9_n_0
    SLICE_X45Y56         LUT4 (Prop_lut4_I2_O)        0.348    11.458 r  L_reg/L_1cf328c4_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    11.458    aseg_driver/decimal_renderer/i__carry_i_5__2_0[1]
    SLICE_X45Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.008 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.008    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.122 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.122    aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0_n_0
    SLICE_X45Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.361 f  aseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.979    13.340    L_reg/L_1cf328c4_remainder0[10]
    SLICE_X44Y57         LUT5 (Prop_lut5_I4_O)        0.302    13.642 f  L_reg/i__carry__0_i_20/O
                         net (fo=10, routed)          1.398    15.040    L_reg/i__carry__0_i_20_n_0
    SLICE_X47Y55         LUT4 (Prop_lut4_I3_O)        0.152    15.192 f  L_reg/i__carry_i_26__0/O
                         net (fo=1, routed)           1.045    16.237    L_reg/i__carry_i_26__0_n_0
    SLICE_X46Y54         LUT6 (Prop_lut6_I5_O)        0.332    16.569 f  L_reg/i__carry_i_21__1/O
                         net (fo=2, routed)           0.394    16.963    L_reg/i__carry_i_21__1_n_0
    SLICE_X45Y54         LUT3 (Prop_lut3_I2_O)        0.118    17.081 f  L_reg/i__carry_i_13__5/O
                         net (fo=6, routed)           0.853    17.934    L_reg/i__carry_i_13__5_n_0
    SLICE_X45Y53         LUT5 (Prop_lut5_I3_O)        0.326    18.260 f  L_reg/i__carry_i_12__4/O
                         net (fo=3, routed)           0.892    19.151    L_reg/i__carry_i_12__4_n_0
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.149    19.300 r  L_reg/i__carry_i_3__3/O
                         net (fo=1, routed)           0.335    19.636    aseg_driver/decimal_renderer/i__carry_i_10__0[0]
    SLICE_X44Y54         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.715    20.351 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.351    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.465 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.465    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.799 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.972    21.770    L_reg/L_1cf328c4_remainder0_inferred__1/i__carry__2[1]
    SLICE_X42Y56         LUT5 (Prop_lut5_I1_O)        0.303    22.073 r  L_reg/i__carry_i_25__0/O
                         net (fo=13, routed)          1.377    23.450    L_reg/D_registers_q_reg[2][2]_1
    SLICE_X39Y53         LUT6 (Prop_lut6_I1_O)        0.124    23.574 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.818    24.392    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X40Y53         LUT6 (Prop_lut6_I1_O)        0.124    24.516 f  L_reg/aseg_OBUF[10]_inst_i_9/O
                         net (fo=2, routed)           1.096    25.612    L_reg/aseg_OBUF[10]_inst_i_9_n_0
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.124    25.736 r  L_reg/i__carry_i_12__0/O
                         net (fo=3, routed)           1.007    26.743    L_reg/i__carry_i_12__0_n_0
    SLICE_X40Y54         LUT4 (Prop_lut4_I0_O)        0.124    26.867 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    26.867    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_6_1[1]
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.417 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.417    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.531 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.531    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.645 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    27.645    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.867 r  aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.801    28.668    aseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X41Y56         LUT4 (Prop_lut4_I3_O)        0.299    28.967 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.151    29.118    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_35_n_0
    SLICE_X41Y56         LUT5 (Prop_lut5_I4_O)        0.124    29.242 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.167    30.409    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I3_O)        0.124    30.533 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_15/O
                         net (fo=2, routed)           0.869    31.402    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_2
    SLICE_X40Y52         LUT5 (Prop_lut5_I0_O)        0.124    31.526 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.663    32.189    L_reg/aseg[3]
    SLICE_X40Y51         LUT4 (Prop_lut4_I2_O)        0.124    32.313 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.756    35.069    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    38.591 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.591    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.097ns  (logic 11.052ns (33.393%)  route 22.045ns (66.607%))
  Logic Levels:           32  (CARRY4=10 LUT2=3 LUT3=1 LUT4=5 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.556     7.201    L_reg/D_registers_q_reg[3][9]_0[1]
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.124     7.325 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.819     8.143    L_reg/L_1cf328c4_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.267 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           0.665     8.932    L_reg/L_1cf328c4_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.150     9.082 r  L_reg/L_1cf328c4_remainder0__0_carry__1_i_6__0/O
                         net (fo=5, routed)           0.837     9.920    L_reg/L_1cf328c4_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.267 r  L_reg/L_1cf328c4_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.214    11.482    L_reg/L_1cf328c4_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.124    11.606 r  L_reg/L_1cf328c4_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.606    bseg_driver/decimal_renderer/i__carry_i_23__3_0[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.156 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.156    bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.270 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.270    bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.509 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.831    13.340    L_reg/L_1cf328c4_remainder0_1[10]
    SLICE_X41Y61         LUT5 (Prop_lut5_I4_O)        0.302    13.642 r  L_reg/i__carry_i_26__2/O
                         net (fo=13, routed)          0.885    14.528    L_reg/i__carry_i_26__2_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124    14.652 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=7, routed)           1.284    15.936    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.152    16.088 f  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.624    16.711    L_reg/i__carry_i_18__2_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.320    17.031 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           0.838    17.869    L_reg/i__carry_i_10__4_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I3_O)        0.354    18.223 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.973    19.196    L_reg/D_registers_q_reg[3][4]_0[1]
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.326    19.522 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    19.522    bseg_driver/decimal_renderer/i__carry_i_12__1_0[2]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.920 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.920    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.034    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.368 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.908    21.276    bseg_driver/decimal_renderer/D_registers_q_reg[3][9][1]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.303    21.579 r  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=10, routed)          0.850    22.429    L_reg/i__carry_i_13__2_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124    22.553 f  L_reg/i__carry__0_i_10__1/O
                         net (fo=7, routed)           1.008    23.561    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    23.685 f  L_reg/i__carry_i_23__2/O
                         net (fo=1, routed)           0.670    24.355    L_reg/i__carry_i_23__2_n_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.479 f  L_reg/i__carry_i_10__2/O
                         net (fo=6, routed)           1.201    25.680    L_reg/i__carry_i_10__2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.804 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.324    26.129    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X38Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.649 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.649    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.766 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.766    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.883 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.883    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.102 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.710    27.812    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.295    28.107 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.433    28.540    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    28.664 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.800    29.464    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    29.588 f  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.581    30.169    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.124    30.293 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.807    31.101    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I3_O)        0.152    31.253 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.225    34.478    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.746    38.224 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.224    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.852ns  (logic 11.050ns (33.637%)  route 21.801ns (66.363%))
  Logic Levels:           32  (CARRY4=10 LUT2=3 LUT3=1 LUT4=5 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.556     7.201    L_reg/D_registers_q_reg[3][9]_0[1]
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.124     7.325 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.819     8.143    L_reg/L_1cf328c4_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.267 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           0.665     8.932    L_reg/L_1cf328c4_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.150     9.082 r  L_reg/L_1cf328c4_remainder0__0_carry__1_i_6__0/O
                         net (fo=5, routed)           0.837     9.920    L_reg/L_1cf328c4_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.267 r  L_reg/L_1cf328c4_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.214    11.482    L_reg/L_1cf328c4_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.124    11.606 r  L_reg/L_1cf328c4_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.606    bseg_driver/decimal_renderer/i__carry_i_23__3_0[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.156 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.156    bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.270 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.270    bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.509 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.831    13.340    L_reg/L_1cf328c4_remainder0_1[10]
    SLICE_X41Y61         LUT5 (Prop_lut5_I4_O)        0.302    13.642 r  L_reg/i__carry_i_26__2/O
                         net (fo=13, routed)          0.885    14.528    L_reg/i__carry_i_26__2_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124    14.652 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=7, routed)           1.284    15.936    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.152    16.088 f  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.624    16.711    L_reg/i__carry_i_18__2_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.320    17.031 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           0.838    17.869    L_reg/i__carry_i_10__4_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I3_O)        0.354    18.223 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.973    19.196    L_reg/D_registers_q_reg[3][4]_0[1]
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.326    19.522 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    19.522    bseg_driver/decimal_renderer/i__carry_i_12__1_0[2]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.920 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.920    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.034    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.368 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.908    21.276    bseg_driver/decimal_renderer/D_registers_q_reg[3][9][1]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.303    21.579 r  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=10, routed)          0.850    22.429    L_reg/i__carry_i_13__2_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124    22.553 f  L_reg/i__carry__0_i_10__1/O
                         net (fo=7, routed)           1.008    23.561    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    23.685 f  L_reg/i__carry_i_23__2/O
                         net (fo=1, routed)           0.670    24.355    L_reg/i__carry_i_23__2_n_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.479 f  L_reg/i__carry_i_10__2/O
                         net (fo=6, routed)           1.201    25.680    L_reg/i__carry_i_10__2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.804 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.324    26.129    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X38Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.649 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.649    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.766 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.766    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.883 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.883    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.102 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.710    27.812    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.295    28.107 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.433    28.540    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    28.664 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.800    29.464    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    29.588 f  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.581    30.169    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.124    30.293 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.806    31.100    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I0_O)        0.152    31.252 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.983    34.234    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.744    37.979 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    37.979    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.691ns  (logic 10.823ns (33.107%)  route 21.868ns (66.893%))
  Logic Levels:           32  (CARRY4=10 LUT2=3 LUT3=1 LUT4=5 LUT5=5 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.543     5.127    L_reg/clk_IBUF_BUFG
    SLICE_X42Y68         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y68         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=17, routed)          1.556     7.201    L_reg/D_registers_q_reg[3][9]_0[1]
    SLICE_X37Y62         LUT3 (Prop_lut3_I1_O)        0.124     7.325 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_11__1/O
                         net (fo=2, routed)           0.819     8.143    L_reg/L_1cf328c4_remainder0__0_carry__1_i_11__1_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I1_O)        0.124     8.267 f  L_reg/L_1cf328c4_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           0.665     8.932    L_reg/L_1cf328c4_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X38Y62         LUT2 (Prop_lut2_I1_O)        0.150     9.082 r  L_reg/L_1cf328c4_remainder0__0_carry__1_i_6__0/O
                         net (fo=5, routed)           0.837     9.920    L_reg/L_1cf328c4_remainder0__0_carry__1_i_6__0_n_0
    SLICE_X39Y62         LUT6 (Prop_lut6_I5_O)        0.348    10.267 r  L_reg/L_1cf328c4_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.214    11.482    L_reg/L_1cf328c4_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y60         LUT4 (Prop_lut4_I0_O)        0.124    11.606 r  L_reg/L_1cf328c4_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    11.606    bseg_driver/decimal_renderer/i__carry_i_23__3_0[1]
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.156 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.156    bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.270 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.270    bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__0_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.509 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           0.831    13.340    L_reg/L_1cf328c4_remainder0_1[10]
    SLICE_X41Y61         LUT5 (Prop_lut5_I4_O)        0.302    13.642 r  L_reg/i__carry_i_26__2/O
                         net (fo=13, routed)          0.885    14.528    L_reg/i__carry_i_26__2_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.124    14.652 r  L_reg/i__carry__0_i_14__2/O
                         net (fo=7, routed)           1.284    15.936    L_reg/i__carry__0_i_14__2_n_0
    SLICE_X45Y60         LUT2 (Prop_lut2_I1_O)        0.152    16.088 f  L_reg/i__carry_i_18__2/O
                         net (fo=4, routed)           0.624    16.711    L_reg/i__carry_i_18__2_n_0
    SLICE_X44Y60         LUT4 (Prop_lut4_I2_O)        0.320    17.031 f  L_reg/i__carry_i_10__4/O
                         net (fo=2, routed)           0.838    17.869    L_reg/i__carry_i_10__4_n_0
    SLICE_X44Y59         LUT4 (Prop_lut4_I3_O)        0.354    18.223 r  L_reg/i__carry_i_2__0/O
                         net (fo=2, routed)           0.973    19.196    L_reg/D_registers_q_reg[3][4]_0[1]
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.326    19.522 r  L_reg/i__carry_i_5/O
                         net (fo=1, routed)           0.000    19.522    bseg_driver/decimal_renderer/i__carry_i_12__1_0[2]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    19.920 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    19.920    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.034 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.034    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    20.368 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.908    21.276    bseg_driver/decimal_renderer/D_registers_q_reg[3][9][1]
    SLICE_X39Y60         LUT5 (Prop_lut5_I2_O)        0.303    21.579 r  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=10, routed)          0.850    22.429    L_reg/i__carry_i_13__2_0
    SLICE_X37Y59         LUT5 (Prop_lut5_I4_O)        0.124    22.553 f  L_reg/i__carry__0_i_10__1/O
                         net (fo=7, routed)           1.008    23.561    L_reg/i__carry__0_i_10__1_n_0
    SLICE_X38Y56         LUT6 (Prop_lut6_I0_O)        0.124    23.685 f  L_reg/i__carry_i_23__2/O
                         net (fo=1, routed)           0.670    24.355    L_reg/i__carry_i_23__2_n_0
    SLICE_X38Y56         LUT2 (Prop_lut2_I0_O)        0.124    24.479 f  L_reg/i__carry_i_10__2/O
                         net (fo=6, routed)           1.201    25.680    L_reg/i__carry_i_10__2_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I5_O)        0.124    25.804 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.324    26.129    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X38Y57         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    26.649 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.649    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry_n_0
    SLICE_X38Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.766 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.766    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X38Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.883 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    26.883    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X38Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    27.102 r  bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           0.710    27.812    bseg_driver/decimal_renderer/L_1cf328c4_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X39Y59         LUT6 (Prop_lut6_I4_O)        0.295    28.107 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=2, routed)           0.433    28.540    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34_n_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    28.664 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_32/O
                         net (fo=3, routed)           0.800    29.464    L_reg/bseg_OBUF[10]_inst_i_3_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124    29.588 f  L_reg/bseg_OBUF[10]_inst_i_11/O
                         net (fo=1, routed)           0.581    30.169    L_reg/bseg_OBUF[10]_inst_i_11_n_0
    SLICE_X41Y57         LUT6 (Prop_lut6_I0_O)        0.124    30.293 r  L_reg/bseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.806    31.100    L_reg/bseg_OBUF[10]_inst_i_3_n_0
    SLICE_X43Y57         LUT4 (Prop_lut4_I3_O)        0.124    31.224 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.049    34.273    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    37.818 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.818    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.751ns  (logic 1.409ns (80.464%)  route 0.342ns (19.536%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.342     2.003    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.283 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.283    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.780ns  (logic 1.363ns (76.596%)  route 0.417ns (23.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.417     2.090    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.313 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.313    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.367ns (76.724%)  route 0.415ns (23.276%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.415     2.088    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.314 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.314    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.404ns (76.453%)  route 0.432ns (23.547%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y64         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y64         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.432     2.093    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.369 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.369    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.874ns  (logic 1.414ns (75.449%)  route 0.460ns (24.551%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDPE (Prop_fdpe_C_Q)         0.128     1.663 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.460     2.123    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.286     3.409 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.409    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.000ns  (logic 1.416ns (70.799%)  route 0.584ns (29.202%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.593     1.537    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X62Y53         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  cond_butt_next_play/D_ctr_q_reg[12]/Q
                         net (fo=2, routed)           0.158     1.836    cond_butt_next_play/D_ctr_q_reg[12]
    SLICE_X63Y51         LUT6 (Prop_lut6_I4_O)        0.045     1.881 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           0.426     2.307    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.537 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.537    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1017517538[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.081ns  (logic 1.415ns (68.017%)  route 0.666ns (31.983%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.591     1.535    forLoop_idx_0_1017517538[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X61Y57         FDRE                                         r  forLoop_idx_0_1017517538[1].cond_butt_sel_desel/D_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  forLoop_idx_0_1017517538[1].cond_butt_sel_desel/D_ctr_q_reg[4]/Q
                         net (fo=2, routed)           0.231     1.907    forLoop_idx_0_1017517538[1].cond_butt_sel_desel/D_ctr_q_reg[4]
    SLICE_X60Y58         LUT6 (Prop_lut6_I5_O)        0.045     1.952 r  forLoop_idx_0_1017517538[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=5, routed)           0.434     2.386    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.616 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.616    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1017517538[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.124ns  (logic 1.489ns (70.097%)  route 0.635ns (29.903%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.592     1.536    forLoop_idx_0_1017517538[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y59         FDRE                                         r  forLoop_idx_0_1017517538[0].cond_butt_sel_desel/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y59         FDRE (Prop_fdre_C_Q)         0.164     1.700 r  forLoop_idx_0_1017517538[0].cond_butt_sel_desel/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.096     1.795    forLoop_idx_0_1017517538[0].cond_butt_sel_desel/D_ctr_q_reg[11]
    SLICE_X65Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.840 f  forLoop_idx_0_1017517538[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.051     1.892    forLoop_idx_0_1017517538[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y59         LUT6 (Prop_lut6_I1_O)        0.045     1.937 r  forLoop_idx_0_1017517538[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.488     2.425    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.659 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.659    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.316ns  (logic 1.373ns (59.279%)  route 0.943ns (40.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.548     1.492    display/clk_IBUF_BUFG
    SLICE_X37Y74         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y74         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.943     2.576    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.808 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.808    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.339ns  (logic 1.406ns (60.121%)  route 0.933ns (39.879%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.548     1.492    display/clk_IBUF_BUFG
    SLICE_X38Y74         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y74         FDRE (Prop_fdre_C_Q)         0.164     1.656 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.933     2.588    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.831 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.831    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 1.628ns (38.749%)  route 2.573ns (61.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.908     3.412    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.536 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.665     4.201    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 1.628ns (38.749%)  route 2.573ns (61.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.908     3.412    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.536 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.665     4.201    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 1.628ns (38.749%)  route 2.573ns (61.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.908     3.412    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.536 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.665     4.201    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 1.628ns (38.749%)  route 2.573ns (61.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.908     3.412    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.536 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.665     4.201    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.201ns  (logic 1.628ns (38.749%)  route 2.573ns (61.251%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.910ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.910ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.908     3.412    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.536 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.665     4.201    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.506     4.910    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.659ns  (logic 1.625ns (44.409%)  route 2.034ns (55.591%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.034     3.535    forLoop_idx_0_356514362[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.659 r  forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.659    forLoop_idx_0_356514362[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X63Y64         FDRE                                         r  forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.504     4.908    forLoop_idx_0_356514362[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.522ns  (logic 1.617ns (45.925%)  route 1.904ns (54.075%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.904     3.398    forLoop_idx_0_356514362[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.124     3.522 r  forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.522    forLoop_idx_0_356514362[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X57Y81         FDRE                                         r  forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.433     4.837    forLoop_idx_0_356514362[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.481ns  (logic 1.619ns (46.497%)  route 1.863ns (53.503%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.863     3.357    forLoop_idx_0_356514362[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.124     3.481 r  forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.481    forLoop_idx_0_356514362[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X55Y84         FDRE                                         r  forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.436     4.840    forLoop_idx_0_356514362[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.449ns  (logic 1.622ns (47.042%)  route 1.827ns (52.958%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.325    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.449 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.449    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.509     4.913    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_356514362[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.207ns  (logic 1.615ns (50.356%)  route 1.592ns (49.644%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.839ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.592     3.083    forLoop_idx_0_356514362[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.207 r  forLoop_idx_0_356514362[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.207    forLoop_idx_0_356514362[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X50Y83         FDRE                                         r  forLoop_idx_0_356514362[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         1.435     4.839    forLoop_idx_0_356514362[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  forLoop_idx_0_356514362[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.803ns  (logic 0.300ns (37.302%)  route 0.504ns (62.698%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.504     0.758    forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.803 r  forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.803    forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X63Y64         FDRE                                         r  forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.858     2.048    forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  forLoop_idx_0_1017517538[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1017517538[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.307ns (34.923%)  route 0.572ns (65.077%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.572     0.834    forLoop_idx_0_1017517538[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X60Y59         LUT1 (Prop_lut1_I0_O)        0.045     0.879 r  forLoop_idx_0_1017517538[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.879    forLoop_idx_0_1017517538[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_1017517538[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.860     2.050    forLoop_idx_0_1017517538[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y59         FDRE                                         r  forLoop_idx_0_1017517538[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_356514362[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.014ns  (logic 0.304ns (29.955%)  route 0.710ns (70.045%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.710     0.969    forLoop_idx_0_356514362[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y83         LUT1 (Prop_lut1_I0_O)        0.045     1.014 r  forLoop_idx_0_356514362[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.014    forLoop_idx_0_356514362[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X50Y83         FDRE                                         r  forLoop_idx_0_356514362[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.827     2.017    forLoop_idx_0_356514362[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X50Y83         FDRE                                         r  forLoop_idx_0_356514362[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.311ns (29.225%)  route 0.754ns (70.775%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.754     1.020    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X62Y55         LUT1 (Prop_lut1_I0_O)        0.045     1.065 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.065    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.863     2.053    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X62Y55         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.075ns  (logic 0.307ns (28.595%)  route 0.768ns (71.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.768     1.030    forLoop_idx_0_356514362[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X55Y84         LUT1 (Prop_lut1_I0_O)        0.045     1.075 r  forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.075    forLoop_idx_0_356514362[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X55Y84         FDRE                                         r  forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.828     2.018    forLoop_idx_0_356514362[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X55Y84         FDRE                                         r  forLoop_idx_0_356514362[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.086ns  (logic 0.306ns (28.172%)  route 0.780ns (71.828%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.780     1.041    forLoop_idx_0_356514362[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y81         LUT1 (Prop_lut1_I0_O)        0.045     1.086 r  forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.086    forLoop_idx_0_356514362[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X57Y81         FDRE                                         r  forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.825     2.015    forLoop_idx_0_356514362[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X57Y81         FDRE                                         r  forLoop_idx_0_356514362[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.118ns  (logic 0.313ns (28.025%)  route 0.805ns (71.975%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.805     1.073    forLoop_idx_0_356514362[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X63Y64         LUT1 (Prop_lut1_I0_O)        0.045     1.118 r  forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.118    forLoop_idx_0_356514362[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X63Y64         FDRE                                         r  forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.858     2.048    forLoop_idx_0_356514362[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  forLoop_idx_0_356514362[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.316ns (22.337%)  route 1.100ns (77.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.042    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.087 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.330     1.416    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.316ns (22.337%)  route 1.100ns (77.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.042    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.087 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.330     1.416    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.416ns  (logic 0.316ns (22.337%)  route 1.100ns (77.663%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.770     1.042    reset_cond/butt_reset_IBUF
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     1.087 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.330     1.416    reset_cond/M_reset_cond_in
    SLICE_X65Y61         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=447, routed)         0.861     2.051    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y61         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





