Model {
  Name			  "acoustic_delay_buffer"
  Version		  9.2
  SavedCharacterEncoding  "windows-1252"
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.205"
    NumModelReferences	    0
    NumTestPointedSignals   19
    TestPointedSignal {
      SignalName	      "data out"
      FullBlockPath	      "acoustic_delay_buffer/adb"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "valid out"
      FullBlockPath	      "acoustic_delay_buffer/adb"
      PortIndex		      2
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "channel out"
      FullBlockPath	      "acoustic_delay_buffer/adb"
      PortIndex		      3
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/d"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/v"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/c"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      "delay_comp"
      FullBlockPath	      "acoustic_delay_buffer/adb/delay_buffer/delay_compensation"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/delay_buffer/CmpNE"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator"
      PortIndex		      2
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/delay_buffer/circular_buffer"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/delay_buffer/circular_buffer/write"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/delay_buffer/circular_buffer/din"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/delay_buffer/circular_buffer/write_addr"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/delay_buffer/circular_buffer/read_addr"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/delay_buffer/circular_buffer/DualMem"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/delay_buffer/circular_buffer/DualMem"
      PortIndex		      2
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/valid_in"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    TestPointedSignal {
      SignalName	      ""
      FullBlockPath	      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/CmpEQ"
      LogSignal		      1
      MaxPoints		      5000
      Decimation	      2
    }
    NumProvidedFunctions    0
    NumRequiredFunctions    0
    NumResetEvents	    0
    HasInitializeEvent	    0
    HasTerminateEvent	    0
    PreCompExecutionDomainType "Unset"
    IsExportFunctionModel   0
    NumParameterArguments   0
    NumExternalFileReferences 50
    ExternalFileReference {
      Reference		      "DSPBABase/Control"
      Path		      "acoustic_delay_buffer/Control"
      SID		      "3"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBABase/EditParams"
      Path		      "acoustic_delay_buffer/EditParams"
      SID		      "5"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/ChannelIn"
      Path		      "acoustic_delay_buffer/adb/AStInput/ChannelIn"
      SID		      "101:482"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/ChannelOut"
      Path		      "acoustic_delay_buffer/adb/AStInput/ChannelOut"
      SID		      "101:483"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/SynthesisInfo"
      Path		      "acoustic_delay_buffer/adb/AStInput/SynthesisInfo"
      SID		      "101:487"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/ChannelIn"
      Path		      "acoustic_delay_buffer/adb/AStOutput/ChannelIn"
      SID		      "102:344"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/ChannelOut"
      Path		      "acoustic_delay_buffer/adb/AStOutput/ChannelOut"
      SID		      "102:345"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/SynthesisInfo"
      Path		      "acoustic_delay_buffer/adb/AStOutput/SynthesisInfo"
      SID		      "102:348"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBABase/Device"
      Path		      "acoustic_delay_buffer/adb/Device"
      SID		      "21"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAModelBus/RegField"
      Path		      "acoustic_delay_buffer/adb/acoustic_delay_compensation"
      SID		      "208"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/ChannelIn"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/ChannelIn"
      SID		      "59"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/ChannelOut"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/ChannelOut"
      SID		      "60"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/CmpNE"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/CmpNE"
      SID		      "128"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/GPIn"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/GPIn"
      SID		      "99"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Or"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/Or"
      SID		      "188"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/SampleDelay"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/SampleDelay"
      SID		      "129"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/SynthesisInfo"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/SynthesisInfo"
      SID		      "94"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Add"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator/Add"
      SID		      "195"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/And"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator/And"
      SID		      "171"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/CmpEQ"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator/CmpEQ1"
      SID		      "172"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator/Const"
      SID		      "197"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator/Const1"
      SID		      "203"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator/Const2"
      SID		      "144"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator/Const3"
      SID		      "145"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator/Const4"
      SID		      "173"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator/Const5"
      SID		      "174"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/LoadableCounter"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator/LoadableCounter"
      SID		      "142"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/SampleDelay"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator/SampleDelay1"
      SID		      "175"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Select"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator/Select1"
      SID		      "176"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Sub"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/channel_valid_generator/Sub"
      SID		      "202"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/DualMem"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/circular_buffer/DualMem"
      SID		      "43"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Add"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/Add"
      SID		      "190"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/And"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/And"
      SID		      "117"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/CmpEQ"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/CmpEQ"
      SID		      "71"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/Const"
      SID		      "191"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/Const1"
      SID		      "115"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/Const2"
      SID		      "135"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/Const3"
      SID		      "136"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/Const4"
      SID		      "137"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/Const5"
      SID		      "165"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/LoadableCounter"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/LoadableCounter"
      SID		      "138"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/SampleDelay"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/SampleDelay1"
      SID		      "166"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Select"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/read_addr_counter/Select"
      SID		      "112"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/write_addr_counter/Const"
      SID		      "131"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/write_addr_counter/Const1"
      SID		      "132"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/Const"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/write_addr_counter/Const2"
      SID		      "133"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "DSPBAPrim/LoadableCounter"
      Path		      "acoustic_delay_buffer/adb/delay_buffer/write_addr_counter/LoadableCounter"
      SID		      "130"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Sources/Repeating\nSequence\nStair"
      Path		      "acoustic_delay_buffer/channel"
      SID		      "14"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Sources/Repeating\nSequence\nStair"
      Path		      "acoustic_delay_buffer/data1"
      SID		      "15"
      Type		      "LIBRARY_BLOCK"
    }
    ExternalFileReference {
      Reference		      "simulink/Sources/Repeating\nSequence\nStair"
      Path		      "acoustic_delay_buffer/valid"
      SID		      "30"
      Type		      "LIBRARY_BLOCK"
    }
    OrderedModelArguments   1
  }
  DiagnosticSuppressor	  "on"
  SuppressorTable	  "<?xml version=\"1.0\" encoding=\"UTF-8\" standalone=\"yes\" ?>\n<!DOCTYPE boost_serialization>\n<"
  "boost_serialization signature=\"serialization::archive\" version=\"15\">\n<DiagnosticSuppressor class_id=\"0\" track"
  "ing_level=\"0\" version=\"6\">\n	<Table class_id=\"1\" tracking_level=\"0\" version=\"0\">\n		<count>2</count>\n		<b"
  "ucket_count>8</bucket_count>\n		<item_version>0</item_version>\n		<item class_id=\"2\" tracking_level=\"0\" version="
  "\"0\">\n			<first class_id=\"3\" tracking_level=\"0\" version=\"6\">\n				<Source class_id=\"4\" tracking_level=\"0\""
  " version=\"0\">\n					<count>1</count>\n					<item_version>0</item_version>\n					<item>acoustic_delay_buffer/channe"
  "l/LimitedCounter</item>\n				</Source>\n			</first>\n			<second class_id=\"5\" tracking_level=\"0\" version=\"6\">\n"
  "				<SuppressedData class_id=\"6\" tracking_level=\"0\" version=\"0\">\n					<count>2</count>\n					<bucket_count>8<"
  "/bucket_count>\n					<item_version>0</item_version>\n					<item class_id=\"7\" tracking_level=\"0\" version=\"0\">\n"
  "						<first class_id=\"8\" tracking_level=\"0\" version=\"6\">\n							<ID>SimulinkFixedPoint:util:Overflowoccurred"
  "</ID>\n							<Cause>\n								<Source>\n									<count>0</count>\n									<item_version>0</item_version>\n							"
  "	</Source>\n							</Cause>\n						</first>\n						<second class_id=\"9\" tracking_level=\"0\" version=\"6\">\n					"
  "		<Comment></Comment>\n							<User></User>\n							<LastModified class_id=\"10\" tracking_level=\"0\" version=\"0\""
  ">\n								<ptime_date class_id=\"11\" tracking_level=\"0\" version=\"0\">\n									<date>20160608</date>\n								"
  "</ptime_date>\n								<ptime_time_duration class_id=\"12\" tracking_level=\"0\" version=\"0\">\n									<is_specia"
  "l>0</is_special>\n									<time_duration_hours>15</time_duration_hours>\n									<time_duration_minutes>23</time_d"
  "uration_minutes>\n									<time_duration_seconds>17</time_duration_seconds>\n									<time_duration_fractional_sec"
  "onds>0</time_duration_fractional_seconds>\n								</ptime_time_duration>\n							</LastModified>\n							<Suppressi"
  "onType>1</SuppressionType>\n						</second>\n					</item>\n					<item>\n						<first>\n							<ID>Simulink:DataType:"
  "WarningOverFlowDetected</ID>\n							<Cause>\n								<Source>\n									<count>0</count>\n									<item_version>0<"
  "/item_version>\n								</Source>\n							</Cause>\n						</first>\n						<second>\n							<Comment></Comment>\n				"
  "			<User></User>\n							<LastModified>\n								<ptime_date>\n									<date>20160608</date>\n								</ptime_date>"
  "\n								<ptime_time_duration>\n									<is_special>0</is_special>\n									<time_duration_hours>15</time_duratio"
  "n_hours>\n									<time_duration_minutes>23</time_duration_minutes>\n									<time_duration_seconds>17</time_durat"
  "ion_seconds>\n									<time_duration_fractional_seconds>0</time_duration_fractional_seconds>\n								</ptime_time_"
  "duration>\n							</LastModified>\n							<SuppressionType>1</SuppressionType>\n						</second>\n					</item>\n				<"
  "/SuppressedData>\n			</second>\n		</item>\n		<item>\n			<first>\n				<Source>\n					<count>1</count>\n					<item_ver"
  "sion>0</item_version>\n					<item>acoustic_delay_buffer/adb/delay_write_en/LimitedCounter</item>\n				</Source>\n			"
  "</first>\n			<second>\n				<SuppressedData>\n					<count>2</count>\n					<bucket_count>8</bucket_count>\n					<item_"
  "version>0</item_version>\n					<item>\n						<first>\n							<ID>SimulinkFixedPoint:util:Overflowoccurred</ID>\n				"
  "			<Cause>\n								<Source>\n									<count>0</count>\n									<item_version>0</item_version>\n								</Source>\n"
  "							</Cause>\n						</first>\n						<second>\n							<Comment></Comment>\n							<User></User>\n							<LastModif"
  "ied>\n								<ptime_date>\n									<date>20160608</date>\n								</ptime_date>\n								<ptime_time_duration>\n		"
  "							<is_special>0</is_special>\n									<time_duration_hours>15</time_duration_hours>\n									<time_duration_m"
  "inutes>23</time_duration_minutes>\n									<time_duration_seconds>17</time_duration_seconds>\n									<time_durati"
  "on_fractional_seconds>0</time_duration_fractional_seconds>\n								</ptime_time_duration>\n							</LastModified>\n"
  "							<SuppressionType>1</SuppressionType>\n						</second>\n					</item>\n					<item>\n						<first>\n							<ID>S"
  "imulink:DataType:WarningOverFlowDetected</ID>\n							<Cause>\n								<Source>\n									<count>0</count>\n								"
  "	<item_version>0</item_version>\n								</Source>\n							</Cause>\n						</first>\n						<second>\n							<Comment"
  "></Comment>\n							<User></User>\n							<LastModified>\n								<ptime_date>\n									<date>20160608</date>\n				"
  "				</ptime_date>\n								<ptime_time_duration>\n									<is_special>0</is_special>\n									<time_duration_hours"
  ">15</time_duration_hours>\n									<time_duration_minutes>23</time_duration_minutes>\n									<time_duration_secon"
  "ds>17</time_duration_seconds>\n									<time_duration_fractional_seconds>0</time_duration_fractional_seconds>\n				"
  "				</ptime_time_duration>\n							</LastModified>\n							<SuppressionType>1</SuppressionType>\n						</second>\n		"
  "			</item>\n				</SuppressedData>\n			</second>\n		</item>\n	</Table>\n</DiagnosticSuppressor>\n</boost_serializatio"
  "n>\n\n"
  WebScopes_FoundationPlugin "on"
  NotesPlugin		  "on"
  LogicAnalyzerGraphicalSettings "{\n  \"cursors\" : {\n    \"activeCursor\" : 0,\n    \"lockedCursors\" : [\n\n    ],"
  "\n    \"startingCursor\" : 0,\n    \"times\" : [\n      1382\n    ]\n  },\n  \"global\" : {\n    \"booleanDisplay\" "
  ": \"gradient\",\n    \"color\" : \"#0073bd\",\n    \"displayBusElementNames\" : true,\n    \"displayShortNames\" : t"
  "rue,\n    \"fontSize\" : 12,\n    \"height\" : 20,\n    \"recentlyUsedColors\" : [\n      \"#7d2e8f\",\n      \"#007"
  "3bd\",\n      \"#0fffff\",\n      \"default\",\n      \"\",\n      \"#ffff11\",\n      \"#139fff\"\n    ]\n  },\n  \""
  "panels\" : [\n    {\n      \"height\" : 100,\n      \"startingTrace\" : 0,\n      \"traces\" : [\n        {\n       "
  "   \"color\" : \"#ff6929\",\n          \"height\" : 30,\n          \"name\" : \"valid_stim\",\n          \"signalId\""
  " : \"18024acf-8c31-4ed4-966b-9c5112f68f18\",\n          \"type\" : \"wave\"\n        },\n        {\n          \"colo"
  "r\" : \"#ff6929\",\n          \"height\" : 30,\n          \"name\" : \"channel_stim\",\n          \"signalId\" : \"b"
  "16340d5-95cc-41ce-b9ba-3d9f2a82d5c7\",\n          \"type\" : \"wave\"\n        },\n        {\n          \"color\" : "
  "\"#ff6929\",\n          \"height\" : 30,\n          \"name\" : \"data_stim\",\n          \"signalId\" : \"73847741-1"
  "302-4618-ba98-6acef04c4683\",\n          \"type\" : \"wave\"\n        },\n        {\n          \"color\" : \"#0073bd"
  "\",\n          \"height\" : 30,\n          \"signalId\" : \"aaf5a439-c955-4ee6-b568-777acc1bd3bb\",\n          \"typ"
  "e\" : \"wave\"\n        },\n        {\n          \"color\" : \"#0073bd\",\n          \"height\" : 30,\n          \"s"
  "ignalId\" : \"ac04c1fb-3b27-4459-9e9c-8231ad8ef4bf\",\n          \"type\" : \"wave\"\n        },\n        {\n       "
  "   \"color\" : \"#0073bd\",\n          \"height\" : 30,\n          \"signalId\" : \"ddf50ec1-edd7-49e5-a566-ac4f62c9"
  "51d6\",\n          \"type\" : \"wave\"\n        },\n        {\n          \"color\" : \"#edb021\",\n          \"heigh"
  "t\" : 30,\n          \"name\" : \"write_addr == delay\",\n          \"signalId\" : \"1314958b-2ca4-4760-b14e-21636fc"
  "16e8a\",\n          \"type\" : \"wave\"\n        },\n        {\n          \"color\" : \"#edb021\",\n          \"heig"
  "ht\" : 30,\n          \"name\" : \"valid_in\",\n          \"signalId\" : \"a1263464-d66d-421f-b545-d698760bf497\",\n"
  "          \"type\" : \"wave\"\n        },\n        {\n          \"color\" : \"#b746ff\",\n          \"height\" : 30,"
  "\n          \"name\" : \"din\",\n          \"signalId\" : \"336fe2d9-f44c-47a9-a8e5-5e40221b217f\",\n          \"typ"
  "e\" : \"wave\"\n        },\n        {\n          \"color\" : \"#b746ff\",\n          \"height\" : 30,\n          \"n"
  "ame\" : \"write\",\n          \"signalId\" : \"a742d53d-581d-4b05-b348-192446bdeb24\",\n          \"type\" : \"wave\""
  "\n        },\n        {\n          \"color\" : \"#b746ff\",\n          \"height\" : 30,\n          \"name\" : \"writ"
  "e_addr\",\n          \"signalId\" : \"f71103e9-4e69-4618-a9ca-5008dd724a19\",\n          \"type\" : \"wave\"\n      "
  "  },\n        {\n          \"color\" : \"#b746ff\",\n          \"height\" : 30,\n          \"name\" : \"read_addr\","
  "\n          \"signalId\" : \"b655c0ea-e5b7-4f9a-9095-04efa7391f59\",\n          \"type\" : \"wave\"\n        },\n   "
  "     {\n          \"color\" : \"#b746ff\",\n          \"height\" : 30,\n          \"name\" : \"q1\",\n          \"si"
  "gnalId\" : \"6258e434-ad41-4b37-b0cd-7eb737f716c4\",\n          \"type\" : \"wave\"\n        },\n        {\n        "
  "  \"color\" : \"#b746ff\",\n          \"height\" : 30,\n          \"name\" : \"q2\",\n          \"signalId\" : \"097"
  "54ba2-98e9-4803-bde8-10590804ee7c\",\n          \"type\" : \"wave\"\n        },\n        {\n          \"color\" : \""
  "#78ab30\",\n          \"height\" : 30,\n          \"name\" : \"dout_buffer\",\n          \"signalId\" : \"5190fdba-c"
  "9e1-4656-be28-b079149338cb\",\n          \"type\" : \"wave\"\n        },\n        {\n          \"color\" : \"#78ab30"
  "\",\n          \"height\" : 30,\n          \"name\" : \"ch_out_buffer\",\n          \"signalId\" : \"30466ab8-321b-4"
  "5d2-abc5-98b1f25c16af\",\n          \"type\" : \"wave\"\n        },\n        {\n          \"color\" : \"#78ab30\",\n"
  "          \"height\" : 30,\n          \"name\" : \"valid_out_buffer\",\n          \"signalId\" : \"0661e296-95ee-4d4"
  "7-9664-915a724506db\",\n          \"type\" : \"wave\"\n        },\n        {\n          \"color\" : \"#ff13a6\",\n  "
  "        \"height\" : 30,\n          \"name\" : \"reset\",\n          \"signalId\" : \"2ca13bd6-3b11-4a64-9ccb-860d44"
  "70aa9c\",\n          \"type\" : \"wave\"\n        },\n        {\n          \"color\" : \"#ff13a6\",\n          \"hei"
  "ght\" : 30,\n          \"name\" : \"delay_comp\",\n          \"signalId\" : \"673dd956-a9b7-47c6-8e3b-b5370a165700\""
  ",\n          \"type\" : \"wave\"\n        }\n      ],\n      \"yOffset\" : 0\n    }\n  ],\n  \"timeAxis\" : {\n    \""
  "pixelsPerSecond\" : 0.2014684101347109\n  },\n  \"trigger\" : {\n    \"enabled\" : false,\n    \"mode\" : \"once\",\n"
  "    \"samples\" : 200,\n    \"signals\" : {\n    },\n    \"stages\" : [\n      {\n        \"conditions\" : [\n\n    "
  "    ],\n        \"operator\" : \"AND\"\n      }\n    ]\n  }\n}"
  LogicAnalyzerPlugin	  "on"
  LogicAnalyzerSignalOrdering "673dd956-a9b7-47c6-8e3b-b5370a165700,2ca13bd6-3b11-4a64-9ccb-860d4470aa9c,1314958b-2ca4"
  "-4760-b14e-21636fc16e8a,18024acf-8c31-4ed4-966b-9c5112f68f18,b16340d5-95cc-41ce-b9ba-3d9f2a82d5c7,73847741-1302-4618"
  "-ba98-6acef04c4683,30466ab8-321b-45d2-abc5-98b1f25c16af,0661e296-95ee-4d47-9664-915a724506db,a1263464-d66d-421f-b545"
  "-d698760bf497,336fe2d9-f44c-47a9-a8e5-5e40221b217f,f71103e9-4e69-4618-a9ca-5008dd724a19,a742d53d-581d-4b05-b348-1924"
  "46bdeb24,b655c0ea-e5b7-4f9a-9095-04efa7391f59,5190fdba-c9e1-4656-be28-b079149338cb,ddf50ec1-edd7-49e5-a566-ac4f62c95"
  "1d6,aaf5a439-c955-4ee6-b568-777acc1bd3bb,ac04c1fb-3b27-4459-9e9c-8231ad8ef4bf,6258e434-ad41-4b37-b0cd-7eb737f716c4,0"
  "9754ba2-98e9-4803-bde8-10590804ee7c"
  SLCCPlugin		  "on"
  Description		  " DSP Builder Advanced Template for Template Design implementing ModelIP designs"
  slprops.hdlmdlprops {
    $PropName		    "HDLParams"
    $ObjectID		    1
    Array {
      Type		      "Cell"
      Dimension		      14
      Cell		      "HDLSubsystem"
      Cell		      "$bdroot/acoustic_delay_buffer"
      Cell		      "SynthesisTool"
      Cell		      "Altera QUARTUS II"
      Cell		      "SynthesisToolChipFamily"
      Cell		      "Cyclone V"
      Cell		      "SynthesisToolDeviceName"
      Cell		      "5CSXFC6D6F31C8"
      Cell		      "TargetDirectory"
      Cell		      "hdl_prj\\hdlsrc"
      Cell		      "TargetPlatform"
      Cell		      "Generic Altera Platform"
      Cell		      "Workflow"
      Cell		      "IP Core Generation"
      PropName		      "mdlProps"
    }
  }
  PreLoadFcn		  "% Run the setup script when the model is opened\nsetup_acoustic_delay_buffer; "
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  DataTypeOverrideAppliesTo "AllNumericTypes"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  FPTRunName		  "Run 1"
  MaxMDLFileLineLength	  120
  InitFcn		  "% Run the setup script again just before the \n% model is run, so that any updates made\n% after opening"
  " are applied. \nsetup_acoustic_delay_buffer; "
  LastSavedArchitecture	  "win64"
  Object {
    $PropName		    "BdWindowsInfo"
    $ObjectID		    2
    $ClassName		    "Simulink.BDWindowsInfo"
    Object {
      $PropName		      "WindowsInfo"
      $ObjectID		      3
      $ClassName	      "Simulink.WindowInfo"
      IsActive		      [1]
      Location		      [-8.0, -8.0, 2576.0, 1056.0]
      Object {
	$PropName		"ModelBrowserInfo"
	$ObjectID		4
	$ClassName		"Simulink.ModelBrowserInfo"
	Visible			[0]
	DockPosition		"Left"
	Width			[50]
	Height			[50]
	Filter			[9]
      }
      Object {
	$PropName		"ExplorerBarInfo"
	$ObjectID		5
	$ClassName		"Simulink.ExplorerBarInfo"
	Visible			[1]
      }
      Array {
	Type			"Simulink.EditorInfo"
	Dimension		8
	Object {
	  $ObjectID		  6
	  IsActive		  [0]
	  ViewObjType		  "SimulinkSubsys"
	  LoadSaveID		  "62"
	  Extents		  [2522.0, 872.0]
	  ZoomFactor		  [2.0]
	  Offset		  [-361.52317708333294, -20.266666666666652]
	}
	Object {
	  $ObjectID		  7
	  IsActive		  [0]
	  ViewObjType		  "SimulinkSubsys"
	  LoadSaveID		  "44"
	  Extents		  [2522.0, 872.0]
	  ZoomFactor		  [0.8]
	  Offset		  [-1016.381422768604, -20.453292866979041]
	}
	Object {
	  $ObjectID		  8
	  IsActive		  [0]
	  ViewObjType		  "SimulinkSubsys"
	  LoadSaveID		  "65"
	  Extents		  [2522.0, 872.0]
	  ZoomFactor		  [0.59999999999999987]
	  Offset		  [-838.71730613491218, -473.29158707760735]
	}
	Object {
	  $ObjectID		  9
	  IsActive		  [0]
	  ViewObjType		  "SimulinkSubsys"
	  LoadSaveID		  "83"
	  Extents		  [2522.0, 872.0]
	  ZoomFactor		  [0.8]
	  Offset		  [-1250.5136898108185, -920.80494120882292]
	}
	Object {
	  $ObjectID		  10
	  IsActive		  [0]
	  ViewObjType		  "SimulinkSubsys"
	  LoadSaveID		  "101"
	  Extents		  [1240.0, 863.0]
	  ZoomFactor		  [1.25]
	  Offset		  [93.050400563234234, -15.095237706505429]
	}
	Object {
	  $ObjectID		  11
	  IsActive		  [0]
	  ViewObjType		  "SimulinkTopLevel"
	  LoadSaveID		  "0"
	  Extents		  [2522.0, 872.0]
	  ZoomFactor		  [1.25]
	  Offset		  [-290.24723179292073, -85.624587232956259]
	}
	Object {
	  $ObjectID		  12
	  IsActive		  [0]
	  ViewObjType		  "SimulinkSubsys"
	  LoadSaveID		  "14"
	  Extents		  [1240.0, 863.0]
	  ZoomFactor		  [1.75]
	  Offset		  [-49.639397321428646, -144.33809523809524]
	}
	Object {
	  $ObjectID		  13
	  IsActive		  [1]
	  ViewObjType		  "SimulinkSubsys"
	  LoadSaveID		  "16"
	  Extents		  [2522.0, 872.0]
	  ZoomFactor		  [1.25]
	  Offset		  [-482.88822021210217, -90.14509701552663]
	}
	PropName		"EditorsInfo"
      }
      Object {
	$PropName		"DockComponentsInfo"
	$ObjectID		14
	$ClassName		"Simulink.DockComponentInfo"
	Type			"GLUE2:PropertyInspector"
	ID			"Property Inspector"
	Visible			[0]
	CreateCallback		""
	UserData		""
	Floating		[0]
	DockPosition		"Right"
	Width			[640]
	Height			[480]
      }
      WindowState	      "AAAA/wAAAAD9AAAAAgAAAAAAAAC9AAAB+PwCAAAAA/sAAAAWAEQAbwBjAGsAVwBpAGQAZwBlAHQAMwEAAAAxAAAB+AAAA"
      "AAAAAAA+wAAABYARABvAGMAawBXAGkAZABnAGUAdAA0AAAAAAD/////AAAAAAAAAAD7AAAAUgBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0Ac"
      "ABvAG4AZQBuAHQALwBHAEwAVQBFADIAIAB0AHIAZQBlACAAYwBvAG0AcABvAG4AZQBuAHQAAAAAAP////8AAABjAP///wAAAAEAAAAAAAAAAPwCA"
      "AAAAfsAAABUAEcATABVAEUAMgA6AFAAcgBvAHAAZQByAHQAeQBJAG4AcwBwAGUAYwB0AG8AcgAvAFAAcgBvAHAAZQByAHQAeQAgAEkAbgBzAHAAZ"
      "QBjAHQAbwByAAAAAAD/////AAAAOQD///8AAAoAAAADpAAAAAEAAAACAAAAAQAAAAL8AAAAAQAAAAIAAAAP/////wAAAAAA/////wAAAAAAAAAA/"
      "////wEAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/"
      "////wEAAAB5/////wAAAAAAAAAA/////wEAAADa/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAFT/////wAAAAAAAAAA/"
      "////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA/////wEAAAMr/////wAAAAAAAAAA/"
      "////wEAAANa/////wAAAAAAAAAA/////wAAAAAA/////wAAAAAAAAAA"
    }
  }
  HideAutomaticNames	  on
  Created		  "Mon May 16 15:21:05 2011"
  Creator		  "mjervis"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "trevorvannoy"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed May 01 17:37:50 2019"
  RTWModifiedTimeStamp	  478631975
  ModelVersionFormat	  "1.%<AutoIncrement:205>"
  SampleTimeColors	  on
  SampleTimeAnnotations	  on
  LibraryLinkDisplay	  "none"
  WideLines		  on
  ShowLineDimensions	  on
  ShowPortDataTypes	  on
  ShowAllPropagatedSignalLabels	off
  PortDataTypeDisplayFormat "AliasTypeOnly"
  ShowEditTimeErrors	  on
  ShowEditTimeWarnings	  on
  ShowEditTimeAdvisorChecks off
  ShowPortUnits		  off
  ShowDesignRanges	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  VariantCondition	  off
  ShowSubsystemDomainSpec off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  ShowVisualizeInsertedRTB on
  ShowMarkup		  on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  BlockVariantConditionDataTip off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  FunctionConnectors	  off
  BrowserLookUnderMasks	  off
  MultiThreadCoSim	  on
  SimulationMode	  "normal"
  VisualizeLoggedSignalsWhenLoggingToFile off
  PauseTimes		  "5"
  NumberOfSteps		  1
  SnapshotBufferSize	  10
  SnapshotInterval	  10
  NumberOfLastSnapshots	  0
  EnablePacing		  off
  PacingRate		  1
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  Object {
    $PropName		    "DataLoggingOverride"
    $ObjectID		    15
    $ClassName		    "Simulink.SimulationData.ModelLoggingInfo"
    model_		    "acoustic_delay_buffer"
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      "acoustic_delay_buffer"
      PropName		      "logAsSpecifiedByModels_"
    }
    Array {
      Type		      "Cell"
      Dimension		      1
      Cell		      ""
      PropName		      "logAsSpecifiedByModelsSSIDs_"
    }
  }
  Object {
    $PropName		    "InstrumentedSignals"
    $ObjectID		    16
    $ClassName		    "Simulink.HMI.InstrumentedSignals"
    Array {
      Type		      "Struct"
      Dimension		      19
      MATStruct {
	UUID			"ddf50ec1-edd7-49e5-a566-ac4f62c951d6"
	BlockPath_		"adb"
	SID_			"16"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		"data out"
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"aaf5a439-c955-4ee6-b568-777acc1bd3bb"
	BlockPath_		"adb"
	SID_			"16"
	SubPath_		""
	OutputPortIndex_	[2.0]
	LogicalPortIndex_	[0.0]
	SignalName_		"valid out"
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"ac04c1fb-3b27-4459-9e9c-8231ad8ef4bf"
	BlockPath_		"adb"
	SID_			"16"
	SubPath_		""
	OutputPortIndex_	[3.0]
	LogicalPortIndex_	[0.0]
	SignalName_		"channel out"
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"673dd956-a9b7-47c6-8e3b-b5370a165700"
	BlockPath_		"adb/delay_buffer/delay_compensation"
	SID_			"58"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		"delay_comp"
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"1314958b-2ca4-4760-b14e-21636fc16e8a"
	BlockPath_		"adb/delay_buffer/read_addr_counter/CmpEQ"
	SID_			"71"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"a1263464-d66d-421f-b545-d698760bf497"
	BlockPath_		"adb/delay_buffer/read_addr_counter/valid_in"
	SID_			"72"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"336fe2d9-f44c-47a9-a8e5-5e40221b217f"
	BlockPath_		"adb/delay_buffer/circular_buffer/din"
	SID_			"76"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"f71103e9-4e69-4618-a9ca-5008dd724a19"
	BlockPath_		"adb/delay_buffer/circular_buffer/write_addr"
	SID_			"77"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"a742d53d-581d-4b05-b348-192446bdeb24"
	BlockPath_		"adb/delay_buffer/circular_buffer/write"
	SID_			"75"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"b655c0ea-e5b7-4f9a-9095-04efa7391f59"
	BlockPath_		"adb/delay_buffer/circular_buffer/read_addr"
	SID_			"78"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"6258e434-ad41-4b37-b0cd-7eb737f716c4"
	BlockPath_		"adb/delay_buffer/circular_buffer/DualMem"
	SID_			"43"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"09754ba2-98e9-4803-bde8-10590804ee7c"
	BlockPath_		"adb/delay_buffer/circular_buffer/DualMem"
	SID_			"43"
	SubPath_		""
	OutputPortIndex_	[2.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"5190fdba-c9e1-4656-be28-b079149338cb"
	BlockPath_		"adb/delay_buffer/circular_buffer"
	SID_			"74"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"30466ab8-321b-45d2-abc5-98b1f25c16af"
	BlockPath_		"adb/delay_buffer/channel_valid_generator"
	SID_			"83"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"0661e296-95ee-4d47-9664-915a724506db"
	BlockPath_		"adb/delay_buffer/channel_valid_generator"
	SID_			"83"
	SubPath_		""
	OutputPortIndex_	[2.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"2ca13bd6-3b11-4a64-9ccb-860d4470aa9c"
	BlockPath_		"adb/delay_buffer/CmpNE"
	SID_			"128"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"18024acf-8c31-4ed4-966b-9c5112f68f18"
	BlockPath_		"adb/v"
	SID_			"18"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"b16340d5-95cc-41ce-b9ba-3d9f2a82d5c7"
	BlockPath_		"adb/c"
	SID_			"19"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      MATStruct {
	UUID			"73847741-1302-4618-ba98-6acef04c4683"
	BlockPath_		"adb/d"
	SID_			"17"
	SubPath_		""
	OutputPortIndex_	[1.0]
	LogicalPortIndex_	[0.0]
	SignalName_		""
	SubSysPath_		""
	Decimation_		[1.0]
	MaxPoints_		[1024.0]
	TargetBufferedStreaming_ [0.0]
	IsFrameBased_		[0.0]
	DomainType_		""
	Array {
	  Type			  "Struct"
	  Dimension		  1
	  MATStruct {
	  }
	  PropName		  "DomainParams_"
	}
	VisualType_		""
      }
      PropName		      "Persistence"
    }
  }
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  OrderedModelArguments	  on
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      17
      Version		      "1.18.1"
      DisabledProps	      []
      Description	      ""
      Array {
	Type			"Handle"
	Dimension		10
	Simulink.SolverCC {
	  $ObjectID		  18
	  Version		  "1.18.1"
	  DisabledProps		  []
	  Description		  ""
	  StartTime		  "0"
	  StopTime		  "acoustic_delay_buffer_param.endTime"
	  AbsTol		  "auto"
	  AutoScaleAbsTol	  on
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  EnableMultiTasking	  on
	  ConcurrentTasks	  off
	  Solver		  "FixedStepDiscrete"
	  SolverName		  "FixedStepDiscrete"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverInfoToggleStatus  on
	  IsAutoAppliedInSIP	  off
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	  SampleTimeProperty	  []
	  DecoupledContinuousIntegration off
	  MinimalZcImpactIntegration off
	}
	Simulink.DataIOCC {
	  $ObjectID		  19
	  Version		  "1.18.1"
	  DisabledProps		  []
	  Description		  ""
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SignalLoggingSaveFormat "Dataset"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  VisualizeSimOutput	  on
	  StreamToWorkspace	  off
	  StreamVariableName	  "streamout"
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	  LoggingToFile		  off
	  DatasetSignalFormat	  "timeseries"
	  LoggingFileName	  "out.mat"
	  LoggingIntervals	  "[-inf, inf]"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  20
	  Version		  "1.18.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    8
	    Cell		    "BooleansAsBitfields"
	    Cell		    "PassReuseOutputArgsAs"
	    Cell		    "PassReuseOutputArgsThreshold"
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "UseSpecifiedMinMax"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  BlockReduction	  off
	  BooleanDataType	  on
	  ConditionallyExecuteInputs off
	  DefaultParameterBehavior "Tunable"
	  UseDivisionForNetSlopeComputation "off"
	  UseFloatMulNetSlope	  off
	  DefaultUnderspecifiedDataType	"double"
	  UseSpecifiedMinMax	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  CachingGlobalReferences off
	  GlobalBufferReuse	  on
	  StrengthReduction	  off
	  AdvancedOptControl	  ""
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  PassReuseOutputArgsThreshold 12
	  ExpressionDepthLimit	  2147483647
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  StateBitsets		  off
	  DataBitsets		  off
	  ActiveStateOutputEnumStorageType "Native Integer"
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "off"
	  AccelVerboseBuild	  off
	  OptimizeBlockOrder	  "off"
	  OptimizeDataStoreBuffers on
	  BusAssignmentInplaceUpdate on
	  DifferentSizesBufferReuse off
	  OptimizationLevel	  "level2"
	  OptimizationPriority	  "Balanced"
	  OptimizationCustomize	  on
	  UseRowMajorAlgorithm	  off
	  LabelGuidedReuse	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  21
	  Version		  "1.18.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "UseOnlyExistingSharedCode"
	    PropName		    "DisabledProps"
	  }
	  Description		  ""
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  StringTruncationChecking "error"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"warning"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "UseLocalSettings"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  MaskedZcDiagnostic	  "warning"
	  IgnoredZcDiagnostic	  "warning"
	  SolverPrmCheckMsg	  "warning"
	  InheritedTsInSrcMsg	  "none"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "warning"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  ExportedTasksRateTransMsg "none"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "none"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "warning"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  UseOnlyExistingSharedCode "error"
	  SFcnCompatibilityMsg	  "none"
	  FrameProcessingCompatibilityMsg "error"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  AllowSymbolicDim	  on
	  RowMajorDimensionSupport off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceMultiInstanceNormalModeStructChecksumCheck "error"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  SimStateOlderReleaseMsg "error"
	  ChecksumConsistencyForSSReuse	"none"
	  LibraryContextMissingDiagnostic "warning"
	  MatchCodeGenerationContextForUpdateDiagram "none"
	  InitInArrayFormatMsg	  "warning"
	  StrictBusMsg		  "ErrorLevel1"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  SymbolicDimMinMaxWarning "warning"
	  LossOfSymbolicDimsSimulationWarning "warning"
	  LossOfSymbolicDimsCodeGenerationWarning "error"
	  SymbolicDimsDataTypeCodeGenerationDiagnostic "error"
	  BlockIODiagnostic	  "none"
	  SFUnusedDataAndEventsDiag "warning"
	  SFUnexpectedBacktrackingDiag "warning"
	  SFInvalidInputDataAccessInChartInitDiag "warning"
	  SFNoUnconditionalDefaultTransitionDiag "warning"
	  SFTransitionOutsideNaturalParentDiag "warning"
	  SFUnreachableExecutionPathDiag "warning"
	  SFUndirectedBroadcastEventsDiag "warning"
	  SFTransitionActionBeforeConditionDiag	"warning"
	  SFOutputUsedAsStateInMooreChartDiag "error"
	  SFTemporalDelaySmallerThanSampleTimeDiag "warning"
	  SFSelfTransitionDiag	  "warning"
	  SFExecutionAtInitializationDiag "none"
	  SFMachineParentedDataDiag "warning"
	  IntegerSaturationMsg	  "none"
	  AllowedUnitSystems	  "all"
	  UnitsInconsistencyMsg	  "warning"
	  AllowAutomaticUnitConversions	on
	  RCSCRenamedMsg	  "warning"
	  RCSCObservableMsg	  "warning"
	  ForceCombineOutputUpdateInSim	off
	  UnitDatabase		  ""
	  UnderSpecifiedDimensionMsg "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  22
	  Version		  "1.18.1"
	  DisabledProps		  []
	  Description		  ""
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdBitPerLongLong	  64
	  ProdBitPerFloat	  32
	  ProdBitPerDouble	  64
	  ProdBitPerPointer	  32
	  ProdBitPerSizeT	  32
	  ProdBitPerPtrDiffT	  32
	  ProdLargestAtomicInteger "Char"
	  ProdLargestAtomicFloat  "None"
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdLongLongMode	  off
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetBitPerLongLong	  64
	  TargetBitPerFloat	  32
	  TargetBitPerDouble	  64
	  TargetBitPerPointer	  32
	  TargetBitPerSizeT	  32
	  TargetBitPerPtrDiffT	  32
	  TargetLargestAtomicInteger "Char"
	  TargetLargestAtomicFloat "None"
	  TargetShiftRightIntArith on
	  TargetLongLongMode	  off
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  off
	  ProdEqTarget		  on
	  UseEmbeddedCoderFeatures on
	  UseSimulinkCoderFeatures on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  23
	  Version		  "1.18.1"
	  DisabledProps		  []
	  Description		  ""
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  EnableRefExpFcnMdlSchedulingChecks on
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceErrorOnInvalidPool on
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelDependencies	  ""
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  24
	  Version		  "1.18.1"
	  DisabledProps		  []
	  Description		  ""
	  SimCustomSourceCode	  ""
	  SimCustomHeaderCode	  ""
	  SimCustomInitializer	  ""
	  SimCustomTerminator	  ""
	  SimReservedNameArray	  []
	  SimUserSources	  ""
	  SimUserIncludeDirs	  ""
	  SimUserLibraries	  ""
	  SimUserDefines	  ""
	  SimCustomCompilerFlags  ""
	  SimCustomLinkerFlags	  ""
	  SFSimEcho		  on
	  SimCtrlC		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimParseCustomCode	  on
	  SimAnalyzeCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	  SimGenImportedTypeDefs  off
	  ModelFunctionsGlobalVisibility "on"
	  CompileTimeRecursionLimit 50
	  EnableRuntimeRecursion  on
	  MATLABDynamicMemAlloc	  on
	  MATLABDynamicMemAllocThreshold 65536
	  CustomCodeFunctionArrayLayout	[]
	  DefaultCustomCodeFunctionArrayLayout "NotSpecified"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  25
	  Version		  "1.18.1"
	  Array {
	    Type		    "Cell"
	    Dimension		    16
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    Cell		    "PortableWordSizes"
	    Cell		    "GenerateWebview"
	    Cell		    "GenerateCodeMetricsReport"
	    Cell		    "GenerateCodeReplacementReport"
	    Cell		    "GenerateMissedCodeReplacementReport"
	    Cell		    "GenerateErtSFunction"
	    Cell		    "CreateSILPILBlock"
	    Cell		    "CodeExecutionProfiling"
	    Cell		    "CodeProfilingSaveOptions"
	    Cell		    "CodeProfilingInstrumentation"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  HardwareBoard		  "None"
	  TLCOptions		  ""
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  PackageGeneratedCodeAndArtifacts off
	  PackageName		  ""
	  TemplateMakefile	  "grt_default_tmf"
	  PostCodeGenCommand	  ""
	  Description		  ""
	  GenerateReport	  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  RTWBuildHooks		  []
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  CustomSourceCode	  ""
	  CustomHeaderCode	  ""
	  CustomInclude		  ""
	  CustomSource		  ""
	  CustomLibrary		  ""
	  CustomDefine		  ""
	  CustomBLASCallback	  ""
	  CustomLAPACKCallback	  ""
	  CustomFFTCallback	  ""
	  CustomInitializer	  ""
	  CustomTerminator	  ""
	  Toolchain		  "Automatically locate an installed toolchain"
	  BuildConfiguration	  "Faster Builds"
	  CustomToolchainOptions  []
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  PortableWordSizes	  off
	  CreateSILPILBlock	  "None"
	  CodeExecutionProfiling  off
	  CodeExecutionProfileVariable "executionProfile"
	  CodeProfilingSaveOptions "SummaryOnly"
	  CodeProfilingInstrumentation "off"
	  SILDebugging		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateWebview	  off
	  GenerateCodeMetricsReport off
	  GenerateCodeReplacementReport	off
	  GenerateMissedCodeReplacementReport off
	  RTWCompilerOptimization "off"
	  ObjectivePriorities	  []
	  RTWCustomCompilerOptimizations ""
	  CheckMdlBeforeBuild	  "Off"
	  SharedConstantsCachingThreshold 1024
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      26
	      Version		      "1.18.1"
	      Array {
		Type			"Cell"
		Dimension		28
		Cell			"IgnoreCustomStorageClasses"
		Cell			"IgnoreTestpoints"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrFcnArg"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		Cell			"ReqsInCode"
		Cell			"BlockCommentType"
		Cell			"InsertPolySpaceComments"
		Cell			"MATLABFcnDesc"
		Cell			"InternalIdentifier"
		Cell			"CustomSymbolStrModelFcn"
		Cell			"CustomSymbolStrUtil"
		Cell			"CustomSymbolStrEmxType"
		Cell			"CustomSymbolStrEmxFcn"
		Cell			"CustomUserTokenString"
		PropName		"DisabledProps"
	      }
	      Description	      ""
	      Comment		      ""
	      ForceParamTrailComments off
	      GenerateComments	      on
	      CommentStyle	      "Auto"
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      OperatorAnnotations     off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      MATLABFcnDesc	      off
	      MangleLength	      1
	      SharedChecksumLength    8
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M_T"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrModelFcn "$R$N"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      CustomSymbolStrUtil     "$N$C"
	      CustomSymbolStrEmxType  "emxArray_$M$N"
	      CustomSymbolStrEmxFcn   "emx$M$N"
	      CustomUserTokenString   ""
	      CustomCommentsFcn	      ""
	      DefineNamingRule	      "None"
	      DefineNamingFcn	      ""
	      ParamNamingRule	      "None"
	      ParamNamingFcn	      ""
	      SignalNamingRule	      "None"
	      SignalNamingFcn	      ""
	      InsertBlockDesc	      off
	      InsertPolySpaceComments off
	      SimulinkBlockComments   on
	      BlockCommentType	      "BlockPathComment"
	      StateflowObjectComments on
	      MATLABSourceComments    off
	      EnableCustomComments    off
	      InternalIdentifierFile  ""
	      InternalIdentifier      "Shortened"
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	      ReservedNameArray	      []
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      27
	      Version		      "1.18.1"
	      Array {
		Type			"Cell"
		Dimension		19
		Cell			"GeneratePreprocessorConditionals"
		Cell			"IncludeMdlTerminateFcn"
		Cell			"PreserveStateflowLocalDataDimensions"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PurelyIntegerCode"
		Cell			"PortableWordSizes"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"GenerateAllocFcn"
		Cell			"ExistingSharedCode"
		Cell			"RemoveDisableFunc"
		Cell			"RemoveResetFunc"
		PropName		"DisabledProps"
	      }
	      Description	      ""
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      GenFloatMathFcnCalls    "NOT IN USE"
	      TargetLangStandard      "C89/C90 (ANSI)"
	      CodeReplacementLibrary  "None"
	      UtilityFuncGeneration   "Auto"
	      MultiwordTypeDef	      "System defined"
	      MultiwordLength	      2048
	      DynamicStringBufferSize 256
	      GenerateFullHeader      on
	      InferredTypesCompatibility off
	      ExistingSharedCode      ""
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      ConcurrentExecutionCompliant on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      CombineSignalStateStructs	off
	      GroupInternalDataByFunction off
	      SuppressErrorStatus     off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      CodeInterfacePackaging  "Nonreusable function"
	      PurelyIntegerCode	      off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      RemoveDisableFunc	      off
	      RemoveResetFunc	      off
	      SupportVariableSizeSignals off
	      ParenthesesLevel	      "Nominal"
	      CastingMode	      "Nominal"
	      PreserveStateflowLocalDataDimensions off
	      MATLABClassNameForMDSCustomization "Simulink.SoftwareTarget.GRTCustomization"
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    on
	      AutosarCompliant	      off
	      MDXCompliant	      off
	      GRTInterface	      on
	      GenerateAllocFcn	      off
	      UseToolchainInfoCompliant	on
	      GenerateSharedConstants on
	      CoderGroups	      []
	      AccessMethods	      []
	      LookupTableObjectStructAxisOrder "1,2,3,4,..."
	      LUTObjectStructOrderExplicitValues "Size,Breakpoints,Table"
	      LUTObjectStructOrderEvenSpacing "Size,Breakpoints,Table"
	      ArrayLayout	      "Column-major"
	      UnsupportedSFcnMsg      "error"
	      ERTHeaderFileRootName   "$R$E"
	      ERTSourceFileRootName   "$R$E"
	      ERTDataFileRootName     "$R_data"
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeMexArgs	      ""
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      RTWCAPIRootIO	      off
	      GenerateASAP2	      off
	      MultiInstanceErrorCode  "Error"
	    }
	    PropName		    "Components"
	  }
	}
	SlCovCC.ConfigComp {
	  $ObjectID		  28
	  Version		  "1.18.1"
	  DisabledProps		  []
	  Description		  "Simulink Coverage Configuration Component"
	  Name			  "Simulink Coverage"
	  CovEnable		  off
	  CovScope		  "EntireSystem"
	  CovIncludeTopModel	  on
	  RecordCoverage	  off
	  CovPath		  "/"
	  CovSaveName		  "covdata"
	  CovCompData		  ""
	  CovMetricSettings	  "dw"
	  CovFilter		  ""
	  CovHTMLOptions	  ""
	  CovNameIncrementing	  off
	  CovHtmlReporting	  on
	  CovForceBlockReductionOff on
	  CovEnableCumulative	  on
	  CovSaveCumulativeToWorkspaceVar on
	  CovSaveSingleToWorkspaceVar on
	  CovCumulativeVarName	  "covCumulativeData"
	  CovCumulativeReport	  off
	  CovSaveOutputData	  on
	  CovOutputDir		  "slcov_output/$ModelName$"
	  CovDataFileName	  "$ModelName$_cvdata"
	  CovShowResultsExplorer  on
	  CovReportOnPause	  on
	  CovModelRefEnable	  "off"
	  CovModelRefExcluded	  ""
	  CovExternalEMLEnable	  off
	  CovSFcnEnable		  on
	  CovBoundaryAbsTol	  1e-05
	  CovBoundaryRelTol	  0.01
	  CovUseTimeInterval	  off
	  CovStartTime		  0
	  CovStopTime		  0
	  CovMcdcMode		  "Masking"
	}
	hdlcoderui.hdlcc {
	  $ObjectID		  29
	  Version		  "1.18.1"
	  DisabledProps		  []
	  Description		  "HDL Coder custom configuration component"
	  Name			  "HDL Coder"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    " "
	    PropName		    "HDLConfigFile"
	  }
	  HDLCActiveTab		  "0"
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      ExtraOptions	      ""
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    [ 352, 225, 1248, 923 ]
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    17
  }
  Object {
    $PropName		    "DataTransfer"
    $ObjectID		    30
    $ClassName		    "Simulink.GlobalDataTransfer"
    DefaultTransitionBetweenSyncTasks "Ensure deterministic transfer (maximum delay)"
    DefaultTransitionBetweenAsyncTasks "Ensure data integrity only"
    DefaultTransitionBetweenContTasks "Ensure deterministic transfer (minimum delay)"
    DefaultExtrapolationMethodBetweenContTasks "None"
    AutoInsertRateTranBlk   [0]
  }
  ExplicitPartitioning	  off
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    HideAutomaticName	    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    MarkupType		    "model"
    UseDisplayTextAsClickCallback off
    AnnotationType	    "note_annotation"
    FixedHeight		    off
    FixedWidth		    off
    Interpreter		    "off"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  MaskDefaults {
    SelfModifiable	    "off"
    IconFrame		    "on"
    IconOpaque		    "opaque"
    RunInitForIconRedraw    "analyze"
    IconRotate		    "none"
    PortRotate		    "default"
    IconUnits		    "autoscale"
  }
  MaskParameterDefaults {
    Evaluate		    "on"
    Tunable		    "on"
    NeverSave		    "off"
    Internal		    "off"
    ReadOnly		    "off"
    Enabled		    "on"
    Visible		    "on"
    ToolTip		    "on"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      DataTypeConversion
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      LockScale		      off
      ConvertRealWorld	      "Real World Value (RWV)"
      RndMeth		      "Zero"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      OutputFunctionCall      off
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      BusOutputAsStruct	      off
      Unit		      "inherit"
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      SignalType	      "auto"
      SamplingMode	      "auto"
      EnsureOutportIsVirtual  off
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
      MustResolveToSignalObject	off
      OutputWhenUnConnected   off
      OutputWhenUnconnectedValue "0"
      VectorParamsAs1DForOutWhenUnconnected off
    }
    Block {
      BlockType		      Scope
      DefaultConfigurationName "Simulink.scopes.TimeScopeBlockCfg"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      SystemSampleTime	      "-1"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      FunctionInterfaceSpec   "void_void"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      DataTypeOverrideAppliesTo	"AllNumericTypes"
      MinMaxOverflowLogging   "UseLocalSettings"
      Opaque		      off
      MaskHideContents	      off
      SFBlockType	      "NONE"
      VariantControlMode      "Expression"
      Variant		      off
      GeneratePreprocessorConditionals off
      AllowZeroVariantControls off
      PropagateVariantConditions off
      TreatAsGroupedWhenPropagatingVariantConditions on
      ContentPreviewEnabled   off
      IsWebBlock	      off
      IsObserver	      off
      Latency		      "0"
      AutoFrameSizeCalculation off
      IsWebBlockPanel	      off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "acoustic_delay_buffer"
    Location		    [-8, -8, 2568, 1048]
    Open		    on
    PortBlocksUseCompactNotation off
    SetExecutionDomain	    off
    ExecutionDomainType	    "Deduce"
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "A4"
    PaperUnits		    "centimeters"
    TiledPaperMargins	    [1.270000, 1.270000, 1.270000, 1.270000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "125"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    "234"
    Block {
      BlockType		      Reference
      Name		      "Control"
      SID		      "3"
      Ports		      []
      Position		      [110, -75, 265, -10]
      ZOrder		      -3
      ShowName		      off
      LibraryVersion	      "1.163"
      SourceBlock	      "DSPBABase/Control"
      SourceType	      "DSP Builder Advanced Blockset Control Block"
      MultiThreadCoSim	      "auto"
      generate		      on
      language		      "VHDL"
      destination	      "./rtl"
      destination_gui	      "./rtl"
      make_full_path	      off
      quartus_work	      "../rtl"
      quartus_work_gui	      "../rtl"
      path_is_relative	      on
      autotestbench	      off
      signaldepth	      "2"
      coveragetestbench	      off
      logs		      off
      spacewidth	      "2"
      spacenum		      "1"
      addrwidth		      "10"
      datawidth		      "16"
      dataendian	      "Big Endian"
      hierarchicalnames	      off
      ramThresholdBits	      "-1"
      distRamThresholdBits    "-1"
      mlabThresholdBits	      "-1"
      hardMultiplierThresholdLuts "-1"
      version		      "20090407"
      errorOnChanMismatch     "on"
      errorOnGPIOMismatch     "off"
      importModelsimResults   "0"
      floatMismatchTolerance  "-1.0"
      floatMismatchZeroTolerance "-1.0"
      cycleAccurate	      off
      reinterpretCastMult     off
      paramFile		      "acoustic_delay_buffer_params.xml"
    }
    Block {
      BlockType		      DataTypeConversion
      Name		      "Convert Input to\nDesired Datatype"
      SID		      "4"
      Position		      [265, 244, 315, 266]
      ZOrder		      -4
      ShowName		      off
      OutDataTypeStr	      "fixdt(1,acoustic_delay_buffer_param.input_word_length,acoustic_delay_buffer_param.input_fr"
      "action_length)"
      RndMeth		      "Floor"
    }
    Block {
      BlockType		      Reference
      Name		      "EditParams"
      SID		      "5"
      Ports		      []
      Position		      [550, -77, 599, -24]
      ZOrder		      -5
      BackgroundColor	      "[0.925490, 1.000000, 1.000000]"
      ShowName		      off
      LibraryVersion	      "1.163"
      SourceBlock	      "DSPBABase/EditParams"
      SourceType	      "DSP Builder Advanced Blockset Ignored Block"
      ContentPreviewEnabled   off
      version		      "20090407"
    }
    Block {
      BlockType		      Scope
      Name		      "Scope"
      SID		      "207"
      Ports		      [3]
      Position		      [720, 221, 810, 429]
      ZOrder		      14
      ScopeSpecificationString "Simulink.scopes.TimeScopeBlockCfg('CurrentConfiguration', extmgr.ConfigurationSet(extm"
      "gr.Configuration('Core','General UI',true),extmgr.Configuration('Core','Source UI',true),extmgr.Configuration('S"
      "ources','WiredSimulink',true),extmgr.Configuration('Visuals','Time Domain',true),extmgr.Configuration('Tools','P"
      "lot Navigation',true),extmgr.Configuration('Tools','Measurements',true)),'Version','2018b')"
      NumInputPorts	      "3"
      Floating		      off
    }
    Block {
      BlockType		      SubSystem
      Name		      "adb"
      SID		      "16"
      Ports		      [3, 3]
      Position		      [415, 223, 545, 427]
      ZOrder		      -16
      BackgroundColor	      "yellow"
      HideAutomaticName	      off
      slprops.hdlblkprops {
	$PropName		"HDLData"
	$ObjectID		31
	archSelection		"Module"
	Array {
	  Type			  "Cell"
	  Dimension		  2
	  Cell			  "ProcessorFPGASynchronization"
	  Cell			  "Free running"
	  PropName		  "archImplInfo"
	}
      }
      TreatAsAtomicUnit	      on
      RequestExecContextInheritance off
      Port {
	PortNumber		1
	Name			"data out"
      }
      Port {
	PortNumber		2
	Name			"valid out"
      }
      Port {
	PortNumber		3
	Name			"channel out"
      }
      System {
	Name			"adb"
	Location		[-8, -8, 2568, 1048]
	Open			on
	PortBlocksUseCompactNotation off
	SetExecutionDomain	off
	ExecutionDomainType	"Deduce"
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"A4"
	PaperUnits		"centimeters"
	TiledPaperMargins	[1.270000, 1.270000, 1.270000, 1.270000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"125"
	Block {
	  BlockType		  Inport
	  Name			  "d"
	  SID			  "17"
	  Position		  [-195, 287, -175, 303]
	  ZOrder		  -1
	  IconDisplay		  "Port number"
	  Port {
	    PortNumber		    1
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "v"
	  SID			  "18"
	  Position		  [-195, 147, -175, 163]
	  ZOrder		  -2
	  Port			  "2"
	  IconDisplay		  "Port number"
	  Port {
	    PortNumber		    1
	    PropagatedSignals	    "valid signal"
	  }
	}
	Block {
	  BlockType		  Inport
	  Name			  "c"
	  SID			  "19"
	  Position		  [-195, 217, -175, 233]
	  ZOrder		  -3
	  Port			  "3"
	  IconDisplay		  "Port number"
	  Port {
	    PortNumber		    1
	    PropagatedSignals	    "channel count signal"
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "AStInput"
	  SID			  "101"
	  Ports			  [3, 3]
	  Position		  [-25, 120, 120, 330]
	  ZOrder		  35
	  ForegroundColor	  "red"
	  AncestorBlock		  "DSPBAAvalonST/AStInput"
	  LibraryVersion	  "*1.31"
	  InitFcn		  "warning('off','Simulink:Commands:LoadMdlParameterizedLink');"
	  StopFcn		  "warning('on','Simulink:Commands:LoadMdlParameterizedLink');"
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    32
	    $ClassName		    "Simulink.Mask"
	    Type		    "DSP Builder Advanced Blockset Avalon Streaming Input Interface"
	    Description		    "Avalon Streaming Input Interface\n\nPlace this block at the front end of a system to generate t"
	    "he appropriate hw.tcl code for an Avalon Streaming interface with same name as the name of this block.\n\n"
	    Help		    "helpview(dspba.GetHelp('AStInput'));"
	    Display		    "image('dspba_channel.jpg');\nfprintf('Avalon-ST\\nInput');\nport_label('input',1,'sink_valid');\npo"
	    "rt_label('input',2,'sink_channel');\nport_label('input',3,'sink_data');\nport_label('output',1,'input_valid');\np"
	    "ort_label('output',2,'input_channel');\nport_label('output',3,'input_data');\n"
	    IconFrame		    "off"
	    Object {
	      $PropName		      "DialogControls"
	      $ObjectID		      33
	      $ClassName	      "Simulink.dialog.Group"
	      Prompt		      "%<MaskType>"
	      Object {
		$PropName		"DialogControls"
		$ObjectID		34
		$ClassName		"Simulink.dialog.Text"
		Prompt			"%<MaskDescription>"
		Name			"DescTextVar"
	      }
	      Name		      "DescGroupVar"
	    }
	  }
	  System {
	    Name		    "AStInput"
	    Location		    [-7, 0, 1287, 1047]
	    Open		    on
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "125"
	    SIDHighWatermark	    "545"
	    SIDPrevWatermark	    "545"
	    Block {
	      BlockType		      Inport
	      Name		      "sink_valid"
	      SID		      "101:413"
	      Tag		      "valid"
	      Position		      [165, 153, 195, 167]
	      ZOrder		      -2
	      AttributesFormatString  "%<Tag>"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sink_channel"
	      SID		      "101:414"
	      Tag		      "channel"
	      Position		      [165, 263, 195, 277]
	      ZOrder		      -3
	      AttributesFormatString  "%<Tag>"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "sink_data"
	      SID		      "101:415"
	      Tag		      "data"
	      Position		      [165, 373, 195, 387]
	      ZOrder		      -4
	      AttributesFormatString  "%<Tag>"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "BasicAvInput"
	      SID		      "101:418"
	      Ports		      [3, 3]
	      Position		      [465, 105, 550, 445]
	      ZOrder		      -7
	      ForegroundColor	      "red"
	      RequestExecContextInheritance off
	      Port {
		PortNumber		1
		Name			"input data fed into design is valid"
		PropagatedSignals	"svalid"
	      }
	      Port {
		PortNumber		2
		Name			"input channel fed into design"
		PropagatedSignals	"schan"
	      }
	      System {
		Name			"BasicAvInput"
		Location		[-7, 0, 1287, 1047]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"125"
		Block {
		  BlockType		  Inport
		  Name			  "svalid"
		  SID			  "101:419"
		  Position		  [95, 247, 125, 263]
		  ZOrder		  -1
		  NamePlacement		  "alternate"
		  IconDisplay		  "Port number"
		  Port {
		    PortNumber		    1
		    Name		    "svalid"
		    PropagatedSignals	    "input data valid"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "schan"
		  SID			  "101:420"
		  Position		  [95, 328, 125, 342]
		  ZOrder		  -2
		  Port			  "2"
		  IconDisplay		  "Port number"
		  Port {
		    PortNumber		    1
		    Name		    "schan"
		    PropagatedSignals	    "input channel"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "sdata"
		  SID			  "101:422"
		  Position		  [95, 408, 125, 422]
		  ZOrder		  -4
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "ivalid"
		  SID			  "101:469"
		  Position		  [670, 248, 700, 262]
		  ZOrder		  -21
		  ForegroundColor	  "red"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "ichan"
		  SID			  "101:470"
		  Position		  [670, 328, 700, 342]
		  ZOrder		  -22
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "idata"
		  SID			  "101:471"
		  Position		  [670, 408, 700, 422]
		  ZOrder		  -23
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Line {
		  Name			  "svalid"
		  ZOrder		  54
		  Labels		  [0, 0]
		  SrcBlock		  "svalid"
		  SrcPort		  1
		  DstBlock		  "ivalid"
		  DstPort		  1
		}
		Line {
		  ZOrder		  56
		  SrcBlock		  "sdata"
		  SrcPort		  1
		  DstBlock		  "idata"
		  DstPort		  1
		}
		Line {
		  Name			  "schan"
		  ZOrder		  55
		  Labels		  [0, 0]
		  SrcBlock		  "schan"
		  SrcPort		  1
		  DstBlock		  "ichan"
		  DstPort		  1
		}
		Annotation {
		  SID			  "101:513"
		  Name			  "Signal we can accept no more data"
		  Position		  [1222, 101, 1379, 115]
		  InternalMargins	  [0, 0, 0, 0]
		  HorizontalAlignment	  "right"
		  ZOrder		  -1
		}
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelIn"
	      SID		      "101:482"
	      Ports		      [3, 3]
	      Position		      [270, 101, 310, 439]
	      ZOrder		      -8
	      LibraryVersion	      "1.433"
	      SourceBlock	      "DSPBAPrim/ChannelIn"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      MultiThreadCoSim	      "auto"
	      primtype		      "channelin"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "1"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('In');"
	      style		      "Optimised"
	      dataSignals	      "1"
	      foldingEnabled	      off
	      channels		      "1"
	      sampleRate	      "200"
	      packetBeginPresent      off
	      packetBeginEnabled      "off"
	      visibilities	      "dspba_ChannelInVis(gcb)"
	      latencyCorrection	      "0"
	      scheduleOrigin	      on
	      version		      "20141013"
	      Port {
		PortNumber		1
		Name			"input data valid"
	      }
	      Port {
		PortNumber		2
		Name			"input channel"
	      }
	      Port {
		PortNumber		3
		Name			"design can accept data"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelOut"
	      SID		      "101:483"
	      Ports		      [3, 3]
	      Position		      [805, 98, 860, 452]
	      ZOrder		      -9
	      LibraryVersion	      "1.433"
	      SourceBlock	      "DSPBAPrim/ChannelOut"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      MultiThreadCoSim	      "auto"
	      primtype		      "channelout"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "1"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
	      style		      "Optimised"
	      dataSignals	      "1"
	      foldingEnabled	      off
	      channels		      "1"
	      sampleRate	      "200"
	      packetBeginPresent      off
	      packetBeginEnabled      "off"
	      visibilities	      "dspba_ChannelOutVis(gcb)"
	      latency		      "0"
	      latencyCorrection	      "0"
	      version		      "20141013"
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Inputs"
	      SID		      "101:485"
	      Ports		      [3]
	      Position		      [165, 468, 195, 542]
	      ZOrder		      -11
	      BlockMirror	      on
	      ScopeSpecificationString "C++SS(StrPVP('Location','[269, 186, 1069, 1038]'),StrPVP('Open','off'),StrPVP('ZoomMo"
	      "de','yonly'),MxPVP('AxesTitles',53,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',"
	      "''%<SignalLabel>'')'),MxPVP('ScopeGraphics',56,'struct(''FigureColor'',''[0.156862745098039 0.156862745098039 0"
	      ".156862745098039]'',''AxesColor'',''[0 0 0]'',''AxesTickColor'',''[0.686274509803922 0.686274509803922 0.686274"
	      "509803922]'',''LineColors'',''[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]'',''LineStyles'',''-|-|-|-|-|-'',''LineWidt"
	      "hs'',''[0.5 0.5 0.5 0.5 0.5 0.5]'',''MarkerStyles'',''none|none|none|none|none|none'')'),StrPVP('ShowLegends','"
	      "off'),StrPVP('TimeRange','400'),StrPVP('YMin','0~0~0'),StrPVP('YMax','1~300~1'),StrPVP('SaveName','ScopeData2')"
	      ",StrPVP('DataFormat','StructureWithTime'),StrPVP('LimitDataPoints','on'),StrPVP('Decimation','1'),StrPVP('Block"
	      "ParamSampleInput','off'))"
	      NumInputPorts	      "3"
	      Floating		      off
	    }
	    Block {
	      BlockType		      Scope
	      Name		      "Latched"
	      SID		      "101:486"
	      Ports		      [3]
	      Position		      [920, 493, 950, 567]
	      ZOrder		      -12
	      ScopeSpecificationString "C++SS(StrPVP('Location','[5, 48, 1605, 1159]'),StrPVP('Open','off'),MxPVP('AxesTitles"
	      "',53,'struct(''axes1'',''%<SignalLabel>'',''axes2'',''%<SignalLabel>'',''axes3'',''%<SignalLabel>'')'),MxPVP('S"
	      "copeGraphics',56,'struct(''FigureColor'',''[0.156862745098039 0.156862745098039 0.156862745098039]'',''AxesColo"
	      "r'',''[0 0 0]'',''AxesTickColor'',''[0.686274509803922 0.686274509803922 0.686274509803922]'',''LineColors'',''"
	      "[1 1 0;1 0 1;0 1 1;1 0 0;0 1 0;0 0 1]'',''LineStyles'',''-|-|-|-|-|-'',''LineWidths'',''[0.5 0.5 0.5 0.5 0.5 0."
	      "5]'',''MarkerStyles'',''none|none|none|none|none|none'')'),StrPVP('ShowLegends','off'),StrPVP('TimeRange','400'"
	      "),StrPVP('YMin','-1~0~0'),StrPVP('YMax','1~300~1'),StrPVP('SaveName','ScopeData3'),StrPVP('DataFormat','Structu"
	      "reWithTime'),StrPVP('LimitDataPoints','on'),StrPVP('Decimation','1'),StrPVP('BlockParamSampleInput','off'))"
	      NumInputPorts	      "3"
	      Floating		      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SynthesisInfo"
	      SID		      "101:487"
	      Ports		      []
	      Position		      [455, 470, 560, 499]
	      ZOrder		      -13
	      LibraryVersion	      "1.433"
	      SourceBlock	      "DSPBAPrim/SynthesisInfo"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      MultiThreadCoSim	      "auto"
	      primtype		      "synthinfo"
	      nInputs		      "0"
	      nOutputs		      "0"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Truncate"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "99"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim_ctrl.jpg"
	      text		      "fprintf('Style=%s', style);"
	      style		      "Scheduled"
	      visibilities	      "32768"
	      constraintInUse	      on
	      constraintRelation      "="
	      constraintLimit	      "0"
	      bitAccurate	      off
	      version		      "20150220"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "input_valid"
	      SID		      "101:489"
	      Tag		      "valid"
	      Position		      [920, 148, 950, 162]
	      ZOrder		      -15
	      AttributesFormatString  "%<Tag>"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "input_channel"
	      SID		      "101:490"
	      Tag		      "channel"
	      Position		      [920, 268, 950, 282]
	      ZOrder		      -16
	      AttributesFormatString  "%<Tag>"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "input_data"
	      SID		      "101:491"
	      Tag		      "data"
	      Position		      [920, 388, 950, 402]
	      ZOrder		      -17
	      AttributesFormatString  "%<Tag>"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      6
	      SrcBlock		      "ChannelOut"
	      SrcPort		      3
	      DstBlock		      "input_data"
	      DstPort		      1
	    }
	    Line {
	      Name		      "input data fed into design is valid"
	      ZOrder		      7
	      SrcBlock		      "BasicAvInput"
	      SrcPort		      1
	      Points		      [196, 0]
	      Branch {
		ZOrder			50
		Labels			[-1, 0]
		Points			[0, 345]
		DstBlock		"Latched"
		DstPort			1
	      }
	      Branch {
		ZOrder			9
		Points			[0, -5]
		DstBlock		"ChannelOut"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "input channel fed into design"
	      ZOrder		      10
	      SrcBlock		      "BasicAvInput"
	      SrcPort		      2
	      Points		      [188, 0]
	      Branch {
		ZOrder			56
		DstBlock		"ChannelOut"
		DstPort			2
	      }
	      Branch {
		ZOrder			11
		Labels			[-1, 0]
		Points			[0, 255]
		DstBlock		"Latched"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      16
	      SrcBlock		      "BasicAvInput"
	      SrcPort		      3
	      Points		      [123, 0]
	      Branch {
		ZOrder			61
		Points			[0, 165]
		DstBlock		"Latched"
		DstPort			3
	      }
	      Branch {
		ZOrder			60
		Points			[112, 0]
		DstBlock		"ChannelOut"
		DstPort			3
	      }
	    }
	    Line {
	      Name		      "input data valid"
	      ZOrder		      17
	      Labels		      [0, 0]
	      SrcBlock		      "ChannelIn"
	      SrcPort		      1
	      Points		      [88, 0]
	      Branch {
		ZOrder			55
		Labels			[-1, 0]
		Points			[0, 320]
		DstBlock		"Inputs"
		DstPort			1
	      }
	      Branch {
		ZOrder			19
		DstBlock		"BasicAvInput"
		DstPort			1
	      }
	    }
	    Line {
	      Name		      "input channel"
	      ZOrder		      20
	      Labels		      [0, 0]
	      SrcBlock		      "ChannelIn"
	      SrcPort		      2
	      Points		      [71, 0; 0, 5]
	      Branch {
		ZOrder			21
		Labels			[-1, 0]
		Points			[0, 230]
		DstBlock		"Inputs"
		DstPort			2
	      }
	      Branch {
		ZOrder			22
		DstBlock		"BasicAvInput"
		DstPort			2
	      }
	    }
	    Line {
	      Name		      "design can accept data"
	      ZOrder		      24
	      SrcBlock		      "ChannelIn"
	      SrcPort		      3
	      Points		      [65, 0; 0, 10]
	      Branch {
		ZOrder			57
		DstBlock		"BasicAvInput"
		DstPort			3
	      }
	      Branch {
		ZOrder			25
		Labels			[-1, 0]
		Points			[0, 140]
		DstBlock		"Inputs"
		DstPort			3
	      }
	    }
	    Line {
	      ZOrder		      27
	      SrcBlock		      "sink_valid"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      28
	      SrcBlock		      "sink_channel"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      37
	      SrcBlock		      "sink_data"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      33
	      SrcBlock		      "ChannelOut"
	      SrcPort		      1
	      DstBlock		      "input_valid"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      34
	      SrcBlock		      "ChannelOut"
	      SrcPort		      2
	      DstBlock		      "input_channel"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "101:525"
	      Name		      "Input End Of Packet - passed into the core DSP Builder design"
	      Position		      [1123, 405, 1402, 419]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -1
	    }
	    Annotation {
	      SID		      "101:524"
	      Name		      "Input Start Of Packet - passed into the core DSP Builder design"
	      Position		      [1123, 350, 1405, 364]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -2
	    }
	    Annotation {
	      SID		      "101:523"
	      Name		      "Input Data - passed into the core DSP Builder design"
	      Position		      [1098, 295, 1333, 309]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -3
	    }
	    Annotation {
	      SID		      "101:522"
	      Name		      "Input Valid - passed into the core DSP Builder design"
	      Position		      [1098, 185, 1334, 199]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -4
	    }
	    Annotation {
	      SID		      "101:521"
	      Name		      "This signal feeds an output of the design and is linked back \nupstream to provide back-pressure. "
	      "When ther DSP Builder\npart of the design here can no longer acept new data this \nsignal drops low. This shoul"
	      "d occur when the FIFOs are nearly\nfull. "
	      Position		      [982, 113, 1259, 175]
	      InternalMargins	      [0, 0, 0, 0]
	      HorizontalAlignment     "left"
	      ZOrder		      -5
	    }
	    Annotation {
	      SID		      "101:520"
	      Name		      "Input Channel number - passed into the core DSP Builder design"
	      Position		      [1123, 240, 1411, 254]
	      InternalMargins	      [0, 0, 0, 0]
	      ZOrder		      -6
	    }
	    Annotation {
	      SID		      "101:516"
	      Name		      "The channel count of the input data"
	      Position		      [118, 234, 276, 248]
	      InternalMargins	      [0, 0, 0, 0]
	      HorizontalAlignment     "right"
	      ZOrder		      -10
	    }
	    Annotation {
	      SID		      "101:515"
	      Name		      "The input data is valid"
	      Position		      [142, 128, 241, 142]
	      InternalMargins	      [0, 0, 0, 0]
	      HorizontalAlignment     "right"
	      ZOrder		      -11
	    }
	  }
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "AStOutput"
	  SID			  "102"
	  Ports			  [3, 3]
	  Position		  [685, 118, 865, 402]
	  ZOrder		  36
	  ForegroundColor	  "red"
	  AncestorBlock		  "DSPBAAvalonST/AStOutput"
	  LibraryVersion	  "*1.31"
	  InitFcn		  "warning('off','Simulink:Commands:LoadMdlParameterizedLink');"
	  StopFcn		  "warning('on','Simulink:Commands:LoadMdlParameterizedLink');"
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  Object {
	    $PropName		    "MaskObject"
	    $ObjectID		    35
	    $ClassName		    "Simulink.Mask"
	    Type		    "DSP Builder Advanced Blockset Avalon Streaming Output Interface"
	    Description		    "Avalon Streaming Output Interface\n\nPlace this block the back end of a system to generate the "
	    "appropriate hw.tcl code for an Avalon Streaming interface with same name as the name of this block. \n"
	    Help		    "helpview(dspba.GetHelp('AStOutput'));"
	    Display		    "image('dspba_channel.jpg');\nfprintf('Avalon-ST\\nOutput');\nport_label('input',1,'output_valid');\n"
	    "port_label('input',2,'output_channel');\nport_label('input',3,'output_data');\nport_label('output',1,'source_vali"
	    "d');\nport_label('output',2,'source_channel');\nport_label('output',3,'source_data');\n"
	    IconFrame		    "off"
	    Object {
	      $PropName		      "Parameters"
	      $ObjectID		      36
	      $ClassName	      "Simulink.MaskParameter"
	      Type		      "edit"
	      Name		      "fifo_setup"
	      Prompt		      "FIFO Setup [<_depth> <_fill_threshold> <_full_period>]:"
	      Value		      "[32 1 20]"
	    }
	    Array {
	      Type		      "Simulink.dialog.Group"
	      Dimension		      2
	      Object {
		$ObjectID		37
		Prompt			"%<MaskType>"
		Object {
		  $PropName		  "DialogControls"
		  $ObjectID		  38
		  $ClassName		  "Simulink.dialog.Text"
		  Prompt		  "%<MaskDescription>"
		  Name			  "DescTextVar"
		}
		Name			"DescGroupVar"
	      }
	      Object {
		$ObjectID		39
		Prompt			"Simulink:studio:ToolBarParametersMenu"
		Object {
		  $PropName		  "DialogControls"
		  $ObjectID		  40
		  $ClassName		  "Simulink.dialog.parameter.Edit"
		  Name			  "fifo_setup"
		}
		Name			"ParameterGroupVar"
	      }
	      PropName		      "DialogControls"
	    }
	  }
	  System {
	    Name		    "AStOutput"
	    Location		    [-7, 0, 1287, 1047]
	    Open		    off
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    SIDHighWatermark	    "545"
	    SIDPrevWatermark	    "545"
	    Block {
	      BlockType		      Inport
	      Name		      "output_valid"
	      SID		      "102:337"
	      Tag		      "valid"
	      Position		      [440, 263, 470, 277]
	      ZOrder		      -2
	      AttributesFormatString  "%<Tag>"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "output_channel"
	      SID		      "102:338"
	      Tag		      "channel"
	      Position		      [440, 373, 470, 387]
	      ZOrder		      -3
	      AttributesFormatString  "%<Tag>"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "output_data"
	      SID		      "102:339"
	      Tag		      "data"
	      Position		      [440, 483, 470, 497]
	      ZOrder		      -4
	      AttributesFormatString  "%<Tag>"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelIn"
	      SID		      "102:344"
	      Ports		      [3, 3]
	      Position		      [655, 212, 700, 548]
	      ZOrder		      -9
	      LibraryVersion	      "1.433"
	      SourceBlock	      "DSPBAPrim/ChannelIn"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      MultiThreadCoSim	      "auto"
	      primtype		      "channelin"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "1"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('In');"
	      style		      "Optimised"
	      dataSignals	      "1"
	      foldingEnabled	      off
	      channels		      "1"
	      sampleRate	      "200"
	      packetBeginPresent      off
	      packetBeginEnabled      "off"
	      visibilities	      "dspba_ChannelInVis(gcb)"
	      latencyCorrection	      "0"
	      scheduleOrigin	      on
	      version		      "20141013"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelOut"
	      SID		      "102:345"
	      Ports		      [3, 3]
	      Position		      [950, 217, 1005, 543]
	      ZOrder		      -10
	      LibraryVersion	      "1.433"
	      SourceBlock	      "DSPBAPrim/ChannelOut"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      MultiThreadCoSim	      "auto"
	      primtype		      "channelout"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "1"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
	      style		      "Optimised"
	      dataSignals	      "1"
	      foldingEnabled	      off
	      channels		      "1"
	      sampleRate	      "200"
	      packetBeginPresent      off
	      packetBeginEnabled      "off"
	      visibilities	      "dspba_ChannelOutVis(gcb)"
	      latency		      "0"
	      latencyCorrection	      "0"
	      version		      "20141013"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SynthesisInfo"
	      SID		      "102:348"
	      Ports		      []
	      Position		      [760, 595, 905, 639]
	      ZOrder		      -13
	      LibraryVersion	      "1.433"
	      SourceBlock	      "DSPBAPrim/SynthesisInfo"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      MultiThreadCoSim	      "auto"
	      primtype		      "synthinfo"
	      nInputs		      "0"
	      nOutputs		      "0"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Truncate"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "99"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim_ctrl.jpg"
	      text		      "fprintf('Style=%s', style);"
	      style		      "Scheduled"
	      visibilities	      "32768"
	      constraintInUse	      on
	      constraintRelation      "="
	      constraintLimit	      "0"
	      bitAccurate	      off
	      version		      "20150220"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "source_valid"
	      SID		      "102:364"
	      Tag		      "valid"
	      Position		      [1115, 263, 1145, 277]
	      ZOrder		      -29
	      ForegroundColor	      "red"
	      AttributesFormatString  "%<Tag>"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "source_channel"
	      SID		      "102:365"
	      Tag		      "channel"
	      Position		      [1115, 373, 1145, 387]
	      ZOrder		      -30
	      AttributesFormatString  "%<Tag>"
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "source_data"
	      SID		      "102:366"
	      Tag		      "data"
	      Position		      [1115, 483, 1145, 497]
	      ZOrder		      -31
	      AttributesFormatString  "%<Tag>"
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      ZOrder		      31
	      SrcBlock		      "output_valid"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      32
	      SrcBlock		      "output_channel"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      67
	      SrcBlock		      "output_data"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      3
	    }
	    Line {
	      ZOrder		      55
	      SrcBlock		      "ChannelOut"
	      SrcPort		      1
	      DstBlock		      "source_valid"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      56
	      SrcBlock		      "ChannelOut"
	      SrcPort		      2
	      DstBlock		      "source_channel"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      63
	      SrcBlock		      "ChannelOut"
	      SrcPort		      3
	      DstBlock		      "source_data"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      64
	      SrcBlock		      "ChannelIn"
	      SrcPort		      1
	      DstBlock		      "ChannelOut"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      65
	      SrcBlock		      "ChannelIn"
	      SrcPort		      2
	      DstBlock		      "ChannelOut"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      66
	      SrcBlock		      "ChannelIn"
	      SrcPort		      3
	      DstBlock		      "ChannelOut"
	      DstPort		      3
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Const6"
	  SID			  "149"
	  Ports			  [0, 1]
	  Position		  [-215, 602, -190, 628]
	  ZOrder		  44
	  Commented		  "on"
	  LibraryVersion	  "1.433"
	  SourceBlock		  "DSPBAPrim/Const"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  MultiThreadCoSim	  "auto"
	  primtype		  "const"
	  nInputs		  "0"
	  nOutputs		  "1"
	  omode			  "Inherit via internal rule"
	  otype			  "sfix(16)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "0"
	  inPortNames		  "['+'; '+';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%s', num2str(value));"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  floatPrecision	  "float32_m23"
	  version		  "20120820"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Const7"
	  SID			  "154"
	  Ports			  [0, 1]
	  Position		  [-215, 632, -190, 658]
	  ZOrder		  48
	  Commented		  "on"
	  LibraryVersion	  "1.433"
	  SourceBlock		  "DSPBAPrim/Const"
	  SourceType		  "DSP Builder Advanced Blockset primitive"
	  MultiThreadCoSim	  "auto"
	  primtype		  "const"
	  nInputs		  "0"
	  nOutputs		  "1"
	  omode			  "Inherit via back propagation"
	  otype			  "ufix(12)"
	  scale			  "2^-15"
	  rndmethod		  "Unbiased"
	  factor		  "1"
	  satmethod		  "Symmetric"
	  shift_vec		  "[0 1 2 -1]"
	  value			  "5"
	  inPortNames		  "['+'; '+';]"
	  outPortNames		  "[' ']"
	  dspbaimage		  "dspba_prim.jpg"
	  text			  "fprintf('%s', num2str(value));"
	  style			  "Optimised"
	  visibilities		  "8 + 1024"
	  floatPrecision	  "float32_m23"
	  version		  "20120820"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Device"
	  SID			  "21"
	  Ports			  []
	  Position		  [-105, -105, -6, -9]
	  ZOrder		  -5
	  BackgroundColor	  "[0.843137, 0.839216, 0.666667]"
	  ShowName		  off
	  LibraryVersion	  "1.163"
	  SourceBlock		  "DSPBABase/Device"
	  SourceType		  "DSP Builder Advanced Blockset Device Block"
	  ContentPreviewEnabled	  off
	  family		  "Arria 10"
	  deviceMember		  "Stratix IV GX"
	  stratix4device	  "Stratix IV GX"
	  hardcopy4device	  "HardCopy IV E"
	  stratix5device	  "Stratix V GX"
	  device		  "AUTO"
	  speed			  "-2"
	  stratixSpeed		  "-5"
	  stratix2Speed		  "-3"
	  stratix3Speed		  "-3"
	  stratix4gxSpeed	  "-2"
	  stratix4gtSpeed	  "-1"
	  cyclone2Speed		  "-6"
	  cyclone3Speed		  "-7"
	  arria2Speed		  "-4"
	  cyclone4eSpeed	  "-8"
	  stratix5Speed		  "-3"
	  arria5Speed		  "-4"
	  arriaSpeed		  "-6"
	  cyclone3lsSpeed	  "-7"
	  cyclone5Speed		  "-6"
	  arria2gzSpeed		  "-3"
	  nightFurySpeed	  "-2"
	  ecp2Speed		  "-7"
	  hardcopycompat	  off
	  version		  "20140217"
	  max10flashmode	  "off"
	  max10nomeminit	  off
	}
	Block {
	  BlockType		  Reference
	  Name			  "SharedMem"
	  SID			  "148"
	  Ports			  [3, 1]
	  Position		  [-35, 603, 90, 687]
	  ZOrder		  43
	  Commented		  "on"
	  LibraryVersion	  "1.84"
	  SourceBlock		  "DSPBAModelBus/SharedMem"
	  SourceType		  "DSP Builder Advanced Blockset SharedMem"
	  MultiThreadCoSim	  "auto"
	  mem_addr		  "0"
	  mem_rwmode		  "Read/Write"
	  mem_data		  "0"
	  mem_init		  on
	  mem_desc		  "Number of samples of delay to compensate for acoustic propagation delay"
	  mem_mode		  "Specify via dialog"
	  mem_type		  "ufix(acoustic_delay_buffer_param.addr_size)"
	  mem_scale		  "1"
	  SampleTime		  "-1"
	  version		  "20090407"
	}
	Block {
	  BlockType		  Reference
	  Name			  "acoustic_delay_compensation"
	  SID			  "208"
	  Ports			  [0, 1]
	  Position		  [-55, 375, 70, 415]
	  ZOrder		  50
	  ForegroundColor	  "red"
	  LibraryVersion	  "1.84"
	  SourceBlock		  "DSPBAModelBus/RegField"
	  SourceType		  "DSP Builder Advanced Blockset RegField"
	  MultiThreadCoSim	  "auto"
	  reg_name		  "0"
	  reg_rwmode		  "Read/Write"
	  reg_msb		  "acoustic_delay_buffer_param.addr_size - 1"
	  reg_lsb		  "0"
	  reg_mode		  "Specify via dialog"
	  reg_type		  "ufix(acoustic_delay_buffer_param.addr_size)"
	  reg_scale		  "1"
	  reg_init		  "0"
	  reg_desc		  "Number of samples of delay to compensate for acoustic propagation delay"
	  reg_modal		  off
	  reg_desc0		  "0"
	  reg_desc1		  "0"
	  reg_desc2		  "0"
	  reg_desc3		  "0"
	  reg_desc4		  "0"
	  reg_desc5		  "0"
	  reg_desc6		  "0"
	  reg_desc7		  "0"
	  reg_addr		  "0"
	  SampleTime		  "-1"
	  version		  "20090407"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "delay_buffer"
	  SID			  "44"
	  Ports			  [4, 3]
	  Position		  [270, 120, 555, 400]
	  ZOrder		  30
	  ForegroundColor	  "red"
	  RequestExecContextInheritance	off
	  ContentPreviewEnabled	  on
	  System {
	    Name		    "delay_buffer"
	    Location		    [-8, -8, 2568, 1048]
	    Open		    on
	    PortBlocksUseCompactNotation off
	    SetExecutionDomain	    off
	    ExecutionDomainType	    "Deduce"
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "80"
	    Block {
	      BlockType		      Inport
	      Name		      "valid_in"
	      SID		      "54"
	      Position		      [-615, 178, -585, 192]
	      ZOrder		      38
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"valid_in_buff"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "channel_in"
	      SID		      "53"
	      Position		      [-615, 263, -585, 277]
	      ZOrder		      37
	      Port		      "2"
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"channel_in_buff"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "din"
	      SID		      "45"
	      Position		      [-615, 348, -585, 362]
	      ZOrder		      29
	      Port		      "3"
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"din_buff"
	      }
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "delay_compensation"
	      SID		      "58"
	      Position		      [-685, 603, -655, 617]
	      ZOrder		      41
	      Port		      "4"
	      IconDisplay	      "Port number"
	      Port {
		PortNumber		1
		Name			"delay_comp"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelIn"
	      SID		      "59"
	      Ports		      [3, 3]
	      Position		      [-505, 143, -380, 397]
	      ZOrder		      42
	      LibraryVersion	      "1.433"
	      SourceBlock	      "DSPBAPrim/ChannelIn"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      MultiThreadCoSim	      "auto"
	      primtype		      "channelin"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "1"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('In');"
	      style		      "Optimised"
	      dataSignals	      "1"
	      foldingEnabled	      off
	      channels		      "1"
	      sampleRate	      "200"
	      packetBeginPresent      off
	      packetBeginEnabled      "off"
	      visibilities	      "dspba_ChannelInVis(gcb)"
	      latencyCorrection	      "0"
	      scheduleOrigin	      on
	      version		      "20141013"
	      Port {
		PortNumber		1
		Name			"write_en"
	      }
	      Port {
		PortNumber		3
		Name			"din_buff"
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "ChannelOut"
	      SID		      "60"
	      Ports		      [3, 3]
	      Position		      [765, 179, 890, 431]
	      ZOrder		      43
	      LibraryVersion	      "1.433"
	      SourceBlock	      "DSPBAPrim/ChannelOut"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      MultiThreadCoSim	      "auto"
	      primtype		      "channelout"
	      nInputs		      "dspba_internal_get_channel_ports(gcb)"
	      nOutputs		      "dspba_internal_get_channel_ports(gcb)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "1"
	      inPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; '"
	      "H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      outPortNames	      "['v'; 'c'; '0'; '1'; '2'; '3'; '4'; '5'; '6'; '7'; '8'; '9'; 'A'; 'B'; 'D'; 'E'; 'F'; 'G'; "
	      "'H'; 'I'; 'J'; 'K'; 'L'; 'M'; 'N'; 'O'; 'P'; 'Q'; 'R'; 'S'; 'T'; 'U'; 'W'; 'X'; 'Y'; 'Z']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('Out%s', AdvDSPBChannelOutDisplay(latency));"
	      style		      "Optimised"
	      dataSignals	      "1"
	      foldingEnabled	      off
	      channels		      "1"
	      sampleRate	      "200"
	      packetBeginPresent      off
	      packetBeginEnabled      "off"
	      visibilities	      "dspba_ChannelOutVis(gcb)"
	      latency		      "6"
	      latencyCorrection	      "0"
	      version		      "20141013"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "CmpNE"
	      SID		      "128"
	      Ports		      [2, 1]
	      Position		      [-370, 620, -320, 695]
	      ZOrder		      55
	      LibraryVersion	      "1.433"
	      SourceBlock	      "DSPBAPrim/CmpNE"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      MultiThreadCoSim	      "auto"
	      primtype		      "cmpne"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "boolean"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('~=');"
	      style		      "Optimised"
	      visibilities	      "0"
	      advOptions	      "[]"
	      version		      "20130117"
	      Port {
		PortNumber		1
		DataLogging		on
	      }
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "GPIn"
	      SID		      "99"
	      Ports		      [1, 1]
	      Position		      [-560, 585, -505, 635]
	      ZOrder		      54
	      BackgroundColor	      "yellow"
	      LibraryVersion	      "1.433"
	      SourceBlock	      "DSPBAPrim/GPIn"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      MultiThreadCoSim	      "auto"
	      primtype		      "gpin"
	      nInputs		      "evalAionMaskParam(gcb,'value',1)"
	      nOutputs		      "evalAionMaskParam(gcb,'value',1)"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "1"
	      inPortNames	      "[' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' '"
	      " ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ']'"
	      outPortNames	      "[' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' "
	      "' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ' ']'"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('GPIn');"
	      style		      "Optimised"
	      visibilities	      "1024"
	      latencyCorrection	      "0"
	      scheduleOrigin	      on
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Or"
	      SID		      "188"
	      Ports		      [2, 1]
	      Position		      [-110, 270, -70, 310]
	      ZOrder		      57
	      LibraryVersion	      "1.433"
	      SourceBlock	      "DSPBAPrim/Or"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      MultiThreadCoSim	      "auto"
	      primtype		      "or"
	      nInputs		      "2"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "0"
	      inPortNames	      "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "fprintf('|');"
	      style		      "Optimised"
	      visibilities	      "8+2"
	      version		      "20090407"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SampleDelay"
	      SID		      "129"
	      Ports		      [1, 1]
	      Position		      [-440, 620, -400, 660]
	      ZOrder		      56
	      LibraryVersion	      "1.433"
	      SourceBlock	      "DSPBAPrim/SampleDelay"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      MultiThreadCoSim	      "auto"
	      primtype		      "sampdelay"
	      nInputs		      "1"
	      nOutputs		      "1"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Unbiased"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "1"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim.jpg"
	      text		      "dpoly(1, eye(1,value+1), 'z')"
	      style		      "Optimised"
	      visibilities	      "8 + 1024 + 2^17 + 2^18"
	      flexible		      off
	      slackgroup	      "0"
	      augmented		      "0"
	      version		      "20090407"
	      advOptions	      "[]"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "SynthesisInfo"
	      SID		      "94"
	      Ports		      []
	      Position		      [345, 55, 455, 94]
	      ZOrder		      52
	      ShowName		      off
	      LibraryVersion	      "1.433"
	      SourceBlock	      "DSPBAPrim/SynthesisInfo"
	      SourceType	      "DSP Builder Advanced Blockset primitive"
	      MultiThreadCoSim	      "auto"
	      primtype		      "synthinfo"
	      nInputs		      "0"
	      nOutputs		      "0"
	      omode		      "Inherit via internal rule"
	      otype		      "sfix(16)"
	      scale		      "2^-15"
	      rndmethod		      "Truncate"
	      factor		      "1"
	      satmethod		      "Symmetric"
	      shift_vec		      "[0 1 2 -1]"
	      value		      "99"
	      inPortNames	      "[' '; ' ';]"
	      outPortNames	      "[' ']"
	      dspbaimage	      "dspba_prim_ctrl.jpg"
	      text		      "fprintf('Style=%s', style);"
	      style		      "Scheduled"
	      visibilities	      "2^17+2^18+2^19+2^20"
	      constraintInUse	      off
	      constraintRelation      ">"
	      constraintLimit	      "2"
	      bitAccurate	      off
	      version		      "20150220"
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "channel_valid_generator"
	      SID		      "83"
	      Ports		      [5, 2]
	      Position		      [-55, 867, 65, 953]
	      ZOrder		      51
	      ForegroundColor	      "red"
	      RequestExecContextInheritance off
	      Port {
		PortNumber		1
	      }
	      Port {
		PortNumber		2
	      }
	      System {
		Name			"channel_valid_generator"
		Location		[-8, -8, 2568, 1048]
		Open			on
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"80"
		Block {
		  BlockType		  Inport
		  Name			  "write_addr"
		  SID			  "84"
		  Position		  [-385, -392, -355, -378]
		  ZOrder		  47
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "delay"
		  SID			  "85"
		  Position		  [-870, -392, -840, -378]
		  ZOrder		  48
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  SID			  "169"
		  Position		  [130, -282, 160, -268]
		  ZOrder		  5222
		  ForegroundColor	  "magenta"
		  Port			  "3"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  SID			  "143"
		  Position		  [-385, -267, -355, -253]
		  ZOrder		  5231
		  ForegroundColor	  "magenta"
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "channel_in"
		  SID			  "146"
		  Position		  [150, -57, 180, -43]
		  ZOrder		  5218
		  ForegroundColor	  "red"
		  Port			  "5"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Add"
		  SID			  "195"
		  Ports			  [2, 1]
		  Position		  [-720, -421, -670, -374]
		  ZOrder		  5234
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Add"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "add"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule with word growth"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('+');"
		  style			  "Optimised"
		  visibilities		  "1032+2^17+2^18+2^19"
		  genFPC		  off
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130821"
		}
		Block {
		  BlockType		  Reference
		  Name			  "And"
		  SID			  "171"
		  Ports			  [2, 1]
		  Position		  [190, -313, 240, -262]
		  ZOrder		  5225
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/And"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "and"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('&');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpEQ1"
		  SID			  "172"
		  Ports			  [2, 1]
		  Position		  [-270, -372, -220, -323]
		  ZOrder		  5221
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/CmpEQ"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "cmpeq"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('==');"
		  style			  "Optimised"
		  visibilities		  "0"
		  advOptions		  "[]"
		  version		  "20130117"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  SID			  "197"
		  Ports			  [0, 1]
		  Position		  [-825, -475, -775, -425]
		  ZOrder		  5235
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  SID			  "203"
		  Ports			  [0, 1]
		  Position		  [205, -35, 225, -15]
		  ZOrder		  5239
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "uint(8)"
		  scale			  "1"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  SID			  "144"
		  Ports			  [0, 1]
		  Position		  [435, -225, 455, -205]
		  ZOrder		  5216
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const3"
		  SID			  "145"
		  Ports			  [0, 1]
		  Position		  [435, -190, 455, -170]
		  ZOrder		  5217
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "acoustic_delay_buffer_param.ChanCount"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const4"
		  SID			  "173"
		  Ports			  [0, 1]
		  Position		  [-105, -400, -55, -350]
		  ZOrder		  5224
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const5"
		  SID			  "174"
		  Ports			  [0, 1]
		  Position		  [-105, -250, -55, -200]
		  ZOrder		  5227
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LoadableCounter"
		  SID			  "142"
		  Ports			  [5, 1]
		  Position		  [540, -340, 600, -160]
		  ZOrder		  5214
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/LoadableCounter"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "loadablecounter"
		  nInputs		  "5"
		  nOutputs		  "1"
		  omode			  "Specify via dialog"
		  otype			  "ufix(8)"
		  scale			  "2^-0"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "[acoustic_delay_buffer_param.ChanCount - 1 acoustic_delay_buffer_param.ChanCount 1]"
		  inPortNames		  "['en';'ld';'i ';'s ';'m ']"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('loadable\\ncounter\\n[%d %d %d]', value(1), value(2), value(3));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  SID			  "175"
		  Ports			  [1, 1]
		  Position		  [10, -630, 60, -580]
		  ZOrder		  5228
		  BlockMirror		  on
		  ForegroundColor	  "red"
		  NamePlacement		  "alternate"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024 + 2^17 + 2^18"
		  flexible		  off
		  slackgroup		  "0"
		  augmented		  "0"
		  version		  "20090407"
		  advOptions		  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Select1"
		  SID			  "176"
		  Ports			  [5, 1]
		  Position		  [0, -558, 75, -192]
		  ZOrder		  5223
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Select"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "select"
		  nInputs		  "str2num(get_param(gcb,'value'))*2+1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['d'; '0'; 'a'; '1'; 'b'; '2'; 'c'; '3'; 'd'; '4'; 'e'; '5'; 'f'; '6'; 'g'; '7'; 'h'; '8'; 'i'; '9"
		  "'; 'j']"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Sub"
		  SID			  "202"
		  Ports			  [2, 1]
		  Position		  [275, -61, 325, -14]
		  ZOrder		  5238
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Sub"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "sub"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '-';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('-');"
		  style			  "Optimised"
		  visibilities		  "8+2^17+2^18"
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130115"
		}
		Block {
		  BlockType		  Outport
		  Name			  "channel_out"
		  SID			  "90"
		  Position		  [680, -257, 710, -243]
		  ZOrder		  46
		  ForegroundColor	  "red"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Outport
		  Name			  "valid_out"
		  SID			  "91"
		  Position		  [515, -402, 545, -388]
		  ZOrder		  52
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  72
		  SrcBlock		  "And"
		  SrcPort		  1
		  Points		  [9, 0; 0, -35; 122, 0]
		  Branch {
		    ZOrder		    46
		    DstBlock		    "LoadableCounter"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    37
		    Points		    [0, -75]
		    DstBlock		    "valid_out"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  47
		  SrcBlock		  "LoadableCounter"
		  SrcPort		  1
		  DstBlock		  "channel_out"
		  DstPort		  1
		}
		Line {
		  ZOrder		  71
		  SrcBlock		  "reset"
		  SrcPort		  1
		  Points		  [125, 0]
		  Branch {
		    ZOrder		    73
		    Points		    [0, 150; 494, 0; 0, -175]
		    DstBlock		    "LoadableCounter"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    61
		    Points		    [198, 0; 0, -190]
		    DstBlock		    "Select1"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  49
		  SrcBlock		  "Const3"
		  SrcPort		  1
		  DstBlock		  "LoadableCounter"
		  DstPort		  5
		}
		Line {
		  ZOrder		  50
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "LoadableCounter"
		  DstPort		  4
		}
		Line {
		  ZOrder		  52
		  SrcBlock		  "Const4"
		  SrcPort		  1
		  DstBlock		  "Select1"
		  DstPort		  3
		}
		Line {
		  ZOrder		  53
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "Select1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  69
		  SrcBlock		  "write_addr"
		  SrcPort		  1
		  Points		  [40, 0; 0, 25]
		  DstBlock		  "CmpEQ1"
		  DstPort		  1
		}
		Line {
		  ZOrder		  55
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  DstBlock		  "And"
		  DstPort		  2
		}
		Line {
		  ZOrder		  66
		  SrcBlock		  "Select1"
		  SrcPort		  1
		  Points		  [9, 0]
		  Branch {
		    ZOrder		    68
		    Points		    [0, 75]
		    DstBlock		    "And"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    65
		    Points		    [0, -230]
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  59
		  SrcBlock		  "Const5"
		  SrcPort		  1
		  DstBlock		  "Select1"
		  DstPort		  5
		}
		Line {
		  ZOrder		  63
		  SrcBlock		  "CmpEQ1"
		  SrcPort		  1
		  Points		  [25, 0; 0, 45]
		  DstBlock		  "Select1"
		  DstPort		  4
		}
		Line {
		  ZOrder		  103
		  SrcBlock		  "Const"
		  SrcPort		  1
		  Points		  [22, 0; 0, 40]
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  ZOrder		  119
		  SrcBlock		  "Add"
		  SrcPort		  1
		  Points		  [135, 0; 0, 60]
		  DstBlock		  "CmpEQ1"
		  DstPort		  2
		}
		Line {
		  ZOrder		  112
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  ZOrder		  114
		  SrcBlock		  "channel_in"
		  SrcPort		  1
		  DstBlock		  "Sub"
		  DstPort		  1
		}
		Line {
		  ZOrder		  115
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "Sub"
		  DstPort		  2
		}
		Line {
		  ZOrder		  116
		  SrcBlock		  "Sub"
		  SrcPort		  1
		  Points		  [59, 0; 0, -215]
		  DstBlock		  "LoadableCounter"
		  DstPort		  3
		}
		Annotation {
		  SID			  "234"
		  Name			  "When the counter gets reset, the inital value needs to be the current channel number minus 1. This way t"
		  "he counter will output the current channel number on the first output cycle."
		  Position		  [162, 3, 438, 47]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  on
		  FixedWidth		  on
		  HorizontalAlignment	  "left"
		  VerticalAlignment	  "top"
		}
		Annotation {
		  SID			  "233"
		  Name			  "The output is only valid once the write address equals the desired delay. The valid signal will be asser"
		  "ted when the data gets read out of the circular buffer."
		  Position		  [356, -465, 563, -411]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  on
		  FixedWidth		  on
		  HorizontalAlignment	  "left"
		  VerticalAlignment	  "top"
		}
		Annotation {
		  SID			  "229"
		  Name			  "Add 1 to the desired delay. Doing this makes the read address trail the write address by 1 when the dela"
		  "y is 0."
		  Position		  [-812, -541, -615, -497]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  on
		  FixedWidth		  on
		  HorizontalAlignment	  "left"
		  VerticalAlignment	  "top"
		  ZOrder		  -3
		}
		Annotation {
		  SID			  "230"
		  Name			  "Only count when the valid signal is asserted"
		  Position		  [130, -334, 326, -320]
		  InternalMargins	  [0, 0, 0, 0]
		  HorizontalAlignment	  "left"
		  VerticalAlignment	  "top"
		  ZOrder		  -4
		}
		Annotation {
		  SID			  "231"
		  Name			  "Once the write address equals the desired delay plus 1, enable the counter. Once this condition is met, "
		  "the counter must be enabled forever unless a reset is asserted. Feeding the output of the select block back to the"
		  " default output value ensures that the counter remains enabled when neither reset is asserted nor the initial enab"
		  "le condition is true."
		  Position		  [-167, -696, 264, -642]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  on
		  FixedWidth		  on
		  HorizontalAlignment	  "left"
		  VerticalAlignment	  "top"
		  ZOrder		  -5
		}
		Annotation {
		  SID			  "232"
		  Name			  "Check if the write address is equal to the desired delay plus 1."
		  Position		  [-321, -427, -166, -388]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  on
		  FixedWidth		  on
		  HorizontalAlignment	  "left"
		  VerticalAlignment	  "top"
		  ZOrder		  -6
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "circular_buffer"
	      SID		      "74"
	      Ports		      [4, 1]
	      Position		      [205, 261, 330, 514]
	      ZOrder		      49
	      RequestExecContextInheritance off
	      ContentPreviewEnabled   on
	      Port {
		PortNumber		1
	      }
	      System {
		Name			"circular_buffer"
		Location		[-8, -8, 2568, 1048]
		Open			off
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"200"
		Block {
		  BlockType		  Inport
		  Name			  "write"
		  SID			  "75"
		  Position		  [270, 173, 300, 187]
		  ZOrder		  29
		  IconDisplay		  "Port number"
		  Port {
		    PortNumber		    1
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "din"
		  SID			  "76"
		  Position		  [270, 43, 300, 57]
		  ZOrder		  30
		  Port			  "2"
		  IconDisplay		  "Port number"
		  Port {
		    PortNumber		    1
		    PropagatedSignals	    "din_buff"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "write_addr"
		  SID			  "77"
		  Position		  [270, 108, 300, 122]
		  ZOrder		  31
		  Port			  "3"
		  IconDisplay		  "Port number"
		  Port {
		    PortNumber		    1
		    PropagatedSignals	    "write_addr"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "read_addr"
		  SID			  "78"
		  Position		  [270, 238, 300, 252]
		  ZOrder		  32
		  Port			  "4"
		  IconDisplay		  "Port number"
		  Port {
		    PortNumber		    1
		    PropagatedSignals	    "read_addr"
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "DualMem"
		  SID			  "43"
		  Ports			  [4, 2]
		  Position		  [510, 21, 635, 274]
		  ZOrder		  28
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/DualMem"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "dualmem"
		  nInputs		  "4"
		  nOutputs		  "2"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "[zeros(acoustic_delay_buffer_param.buffer_size, 1)]"
		  inPortNames		  "['d1'; 'a1'; 'w1'; 'a2']"
		  outPortNames		  "['q1'; 'q2']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('dmem%s',AdvDSPBDMemDisplay(UseDontCare));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024 + 2^17 + 2^18"
		  UseDontCare		  on
		  TwinWritePorts	  off
		  version		  "20141001"
		  Port {
		    PortNumber		    1
		    DataLogging		    on
		  }
		  Port {
		    PortNumber		    2
		    DataLogging		    on
		  }
		}
		Block {
		  BlockType		  Terminator
		  Name			  "Terminator"
		  SID			  "81"
		  Position		  [685, 75, 705, 95]
		  ZOrder		  37
		  ForegroundColor	  "red"
		}
		Block {
		  BlockType		  Outport
		  Name			  "dout"
		  SID			  "80"
		  Position		  [680, 203, 710, 217]
		  ZOrder		  34
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  70
		  SrcBlock		  "DualMem"
		  SrcPort		  2
		  DstBlock		  "dout"
		  DstPort		  1
		}
		Line {
		  ZOrder		  67
		  SrcBlock		  "write_addr"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  2
		}
		Line {
		  ZOrder		  68
		  SrcBlock		  "read_addr"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  4
		}
		Line {
		  ZOrder		  71
		  SrcBlock		  "DualMem"
		  SrcPort		  1
		  DstBlock		  "Terminator"
		  DstPort		  1
		}
		Line {
		  ZOrder		  65
		  SrcBlock		  "write"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  3
		}
		Line {
		  ZOrder		  66
		  SrcBlock		  "din"
		  SrcPort		  1
		  DstBlock		  "DualMem"
		  DstPort		  1
		}
		Annotation {
		  SID			  "224"
		  Name			  "The read address trails behind the write address by the desired delay plus 1. We need it be trail by one"
		  " more than the delay to be able to have a delay of 0. If we didn't do this, we would be reading and writing from/t"
		  "o the same address, which is undefined behavior."
		  Position		  [409, -79, 736, 0]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  on
		  FixedWidth		  on
		  HorizontalAlignment	  "left"
		  VerticalAlignment	  "top"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "read_addr_counter"
	      SID		      "65"
	      Ports		      [4, 1]
	      Position		      [-55, 725, 65, 805]
	      ZOrder		      47
	      ForegroundColor	      "red"
	      RequestExecContextInheritance off
	      Port {
		PortNumber		1
		Name			"read_addr"
	      }
	      System {
		Name			"read_addr_counter"
		Location		[-8, -8, 2568, 1048]
		Open			on
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"60"
		Block {
		  BlockType		  Inport
		  Name			  "write_addr"
		  SID			  "69"
		  Position		  [-340, -62, -310, -48]
		  ZOrder		  47
		  ForegroundColor	  "red"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "delay"
		  SID			  "70"
		  Position		  [-780, -62, -750, -48]
		  ZOrder		  48
		  ForegroundColor	  "red"
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "valid_in"
		  SID			  "72"
		  Position		  [170, 113, 200, 127]
		  ZOrder		  50
		  Port			  "3"
		  IconDisplay		  "Port number"
		  Port {
		    PortNumber		    1
		    PropagatedSignals	    "write_en"
		  }
		}
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  SID			  "139"
		  Position		  [-340, 63, -310, 77]
		  ZOrder		  5211
		  ForegroundColor	  "red"
		  Port			  "4"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Add"
		  SID			  "190"
		  Ports			  [2, 1]
		  Position		  [-675, -91, -625, -44]
		  ZOrder		  5219
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Add"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "add"
		  nInputs		  "evalAionMaskParam(gcb,'value',1)"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule with word growth"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('+');"
		  style			  "Optimised"
		  visibilities		  "1032+2^17+2^18+2^19"
		  genFPC		  off
		  floatRounding		  "correct"
		  advOptions		  "[]"
		  version		  "20130821"
		}
		Block {
		  BlockType		  Reference
		  Name			  "And"
		  SID			  "117"
		  Ports			  [2, 1]
		  Position		  [235, 17, 285, 68]
		  ZOrder		  5206
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/And"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "and"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ' '; ]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('&');"
		  style			  "Optimised"
		  visibilities		  "8+2"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "CmpEQ"
		  SID			  "71"
		  Ports			  [2, 1]
		  Position		  [-225, -42, -175, 7]
		  ZOrder		  49
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/CmpEQ"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "cmpeq"
		  nInputs		  "2"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('==');"
		  style			  "Optimised"
		  visibilities		  "0"
		  advOptions		  "[]"
		  version		  "20130117"
		  Port {
		    PortNumber		    1
		    DataLogging		    on
		  }
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  SID			  "191"
		  Ports			  [0, 1]
		  Position		  [-780, -145, -730, -95]
		  ZOrder		  5220
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  SID			  "115"
		  Ports			  [0, 1]
		  Position		  [-60, -70, -10, -20]
		  ZOrder		  5204
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  SID			  "135"
		  Ports			  [0, 1]
		  Position		  [315, 105, 335, 125]
		  ZOrder		  5208
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "acoustic_delay_buffer_param.buffer_size - 1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const3"
		  SID			  "136"
		  Ports			  [0, 1]
		  Position		  [315, 140, 335, 160]
		  ZOrder		  5209
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const4"
		  SID			  "137"
		  Ports			  [0, 1]
		  Position		  [315, 174, 335, 196]
		  ZOrder		  5210
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "acoustic_delay_buffer_param.buffer_size "
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const5"
		  SID			  "165"
		  Ports			  [0, 1]
		  Position		  [-60, 80, -10, 130]
		  ZOrder		  5215
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LoadableCounter"
		  SID			  "138"
		  Ports			  [5, 1]
		  Position		  [425, 25, 485, 205]
		  ZOrder		  5207
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/LoadableCounter"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "loadablecounter"
		  nInputs		  "5"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "ufix(16)"
		  scale			  "2^-0"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "[acoustic_delay_buffer_param.buffer_size - 1 acoustic_delay_buffer_param.buffer_size 1]"
		  inPortNames		  "['en';'ld';'i ';'s ';'m ']"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('loadable\\ncounter\\n[%d %d %d]', value(1), value(2), value(3));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Reference
		  Name			  "SampleDelay1"
		  SID			  "166"
		  Ports			  [1, 1]
		  Position		  [55, -300, 105, -250]
		  ZOrder		  5216
		  BlockMirror		  on
		  NamePlacement		  "alternate"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/SampleDelay"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "sampdelay"
		  nInputs		  "1"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "[' '; ' ';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "dpoly(1, eye(1,value+1), 'z')"
		  style			  "Optimised"
		  visibilities		  "8 + 1024 + 2^17 + 2^18"
		  flexible		  off
		  slackgroup		  "0"
		  augmented		  "0"
		  version		  "20090407"
		  advOptions		  "[]"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Select"
		  SID			  "112"
		  Ports			  [5, 1]
		  Position		  [45, -228, 120, 138]
		  ZOrder		  5201
		  ForegroundColor	  "red"
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Select"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "select"
		  nInputs		  "str2num(get_param(gcb,'value'))*2+1"
		  nOutputs		  "1"
		  omode			  "boolean"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "2"
		  inPortNames		  "['d'; '0'; 'a'; '1'; 'b'; '2'; 'c'; '3'; 'd'; '4'; 'e'; '5'; 'f'; '6'; 'g'; '7'; 'h'; '8'; 'i'; '9"
		  "'; 'j']"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', primtype);"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Outport
		  Name			  "read_addr"
		  SID			  "68"
		  Position		  [595, 108, 625, 122]
		  ZOrder		  46
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  4
		  SrcBlock		  "write_addr"
		  SrcPort		  1
		  Points		  [40, 0; 0, 25]
		  DstBlock		  "CmpEQ"
		  DstPort		  1
		}
		Line {
		  ZOrder		  17
		  SrcBlock		  "CmpEQ"
		  SrcPort		  1
		  Points		  [25, 0; 0, 45]
		  DstBlock		  "Select"
		  DstPort		  4
		}
		Line {
		  ZOrder		  21
		  SrcBlock		  "Select"
		  SrcPort		  1
		  Points		  [9, 0]
		  Branch {
		    ZOrder		    57
		    Points		    [0, -230]
		    DstBlock		    "SampleDelay1"
		    DstPort		    1
		  }
		  Branch {
		    ZOrder		    56
		    Points		    [0, 75]
		    DstBlock		    "And"
		    DstPort		    1
		  }
		}
		Line {
		  ZOrder		  18
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "Select"
		  DstPort		  3
		}
		Line {
		  ZOrder		  55
		  SrcBlock		  "SampleDelay1"
		  SrcPort		  1
		  Points		  [-20, 0]
		  DstBlock		  "Select"
		  DstPort		  1
		}
		Line {
		  ZOrder		  25
		  SrcBlock		  "valid_in"
		  SrcPort		  1
		  Points		  [13, 0; 0, -65]
		  DstBlock		  "And"
		  DstPort		  2
		}
		Line {
		  ZOrder		  41
		  SrcBlock		  "And"
		  SrcPort		  1
		  DstBlock		  "LoadableCounter"
		  DstPort		  1
		}
		Line {
		  ZOrder		  35
		  SrcBlock		  "Const4"
		  SrcPort		  1
		  DstBlock		  "LoadableCounter"
		  DstPort		  5
		}
		Line {
		  ZOrder		  36
		  SrcBlock		  "Const3"
		  SrcPort		  1
		  DstBlock		  "LoadableCounter"
		  DstPort		  4
		}
		Line {
		  ZOrder		  37
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "LoadableCounter"
		  DstPort		  3
		}
		Line {
		  ZOrder		  38
		  SrcBlock		  "reset"
		  SrcPort		  1
		  Points		  [125, 0]
		  Branch {
		    ZOrder		    65
		    Points		    [198, 0; 0, -190]
		    DstBlock		    "Select"
		    DstPort		    2
		  }
		  Branch {
		    ZOrder		    64
		    Points		    [0, 267; 332, 0; 0, -257]
		    DstBlock		    "LoadableCounter"
		    DstPort		    2
		  }
		}
		Line {
		  ZOrder		  40
		  SrcBlock		  "LoadableCounter"
		  SrcPort		  1
		  DstBlock		  "read_addr"
		  DstPort		  1
		}
		Line {
		  ZOrder		  53
		  SrcBlock		  "Const5"
		  SrcPort		  1
		  DstBlock		  "Select"
		  DstPort		  5
		}
		Line {
		  ZOrder		  66
		  SrcBlock		  "delay"
		  SrcPort		  1
		  DstBlock		  "Add"
		  DstPort		  2
		}
		Line {
		  ZOrder		  68
		  SrcBlock		  "Const"
		  SrcPort		  1
		  Points		  [22, 0; 0, 40]
		  DstBlock		  "Add"
		  DstPort		  1
		}
		Line {
		  ZOrder		  80
		  SrcBlock		  "Add"
		  SrcPort		  1
		  Points		  [135, 0; 0, 60]
		  DstBlock		  "CmpEQ"
		  DstPort		  2
		}
		Annotation {
		  SID			  "228"
		  Name			  "Only count when the valid signal is asserted"
		  Position		  [162, -8, 358, 6]
		  InternalMargins	  [0, 0, 0, 0]
		  HorizontalAlignment	  "left"
		  VerticalAlignment	  "top"
		}
		Annotation {
		  SID			  "227"
		  Name			  "Once the write address equals the desired delay plus 1, enable the counter. Once this condition is met, "
		  "the counter must be enabled forever unless a reset is asserted. Feeding the output of the select block back to the"
		  " default output value ensures that the counter remains enabled when neither reset is asserted nor the initial enab"
		  "le condition is true."
		  Position		  [-135, -370, 296, -316]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  on
		  FixedWidth		  on
		  HorizontalAlignment	  "left"
		  VerticalAlignment	  "top"
		}
		Annotation {
		  SID			  "226"
		  Name			  "Check if the write address is equal to the desired delay plus 1."
		  Position		  [-289, -101, -134, -62]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  on
		  FixedWidth		  on
		  HorizontalAlignment	  "left"
		  VerticalAlignment	  "top"
		}
		Annotation {
		  SID			  "225"
		  Name			  "Add 1 to the desired delay. Doing this makes the read address trail the write address by 1 when the dela"
		  "y is 0."
		  Position		  [-780, -215, -583, -171]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  on
		  FixedWidth		  on
		  HorizontalAlignment	  "left"
		  VerticalAlignment	  "top"
		}
	      }
	    }
	    Block {
	      BlockType		      SubSystem
	      Name		      "write_addr_counter"
	      SID		      "62"
	      Ports		      [2, 1]
	      Position		      [-210, 600, -95, 680]
	      ZOrder		      46
	      RequestExecContextInheritance off
	      Port {
		PortNumber		1
		Name			"write_addr"
	      }
	      System {
		Name			"write_addr_counter"
		Location		[-8, -8, 2568, 1048]
		Open			on
		PortBlocksUseCompactNotation off
		SetExecutionDomain	off
		ExecutionDomainType	"Deduce"
		ModelBrowserVisibility	off
		ModelBrowserWidth	200
		ScreenColor		"white"
		PaperOrientation	"landscape"
		PaperPositionMode	"auto"
		PaperType		"usletter"
		PaperUnits		"inches"
		TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
		TiledPageScale		1
		ShowPageBoundaries	off
		ZoomFactor		"200"
		Block {
		  BlockType		  Inport
		  Name			  "enable"
		  SID			  "63"
		  Position		  [-40, 153, -10, 167]
		  ZOrder		  45
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Inport
		  Name			  "reset"
		  SID			  "134"
		  Position		  [-40, 188, -10, 202]
		  ZOrder		  51
		  Port			  "2"
		  IconDisplay		  "Port number"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const"
		  SID			  "131"
		  Ports			  [0, 1]
		  Position		  [-35, 220, -15, 240]
		  ZOrder		  48
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "0"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const1"
		  SID			  "132"
		  Ports			  [0, 1]
		  Position		  [-35, 255, -15, 275]
		  ZOrder		  49
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "1"
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "Const2"
		  SID			  "133"
		  Ports			  [0, 1]
		  Position		  [-35, 289, -15, 311]
		  ZOrder		  50
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/Const"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "const"
		  nInputs		  "0"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "sfix(16)"
		  scale			  "2^-15"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "acoustic_delay_buffer_param.buffer_size "
		  inPortNames		  "['+'; '+';]"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('%s', num2str(value));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  floatPrecision	  "float32_m23"
		  version		  "20120820"
		}
		Block {
		  BlockType		  Reference
		  Name			  "LoadableCounter"
		  SID			  "130"
		  Ports			  [5, 1]
		  Position		  [75, 140, 135, 320]
		  ZOrder		  47
		  LibraryVersion	  "1.433"
		  SourceBlock		  "DSPBAPrim/LoadableCounter"
		  SourceType		  "DSP Builder Advanced Blockset primitive"
		  MultiThreadCoSim	  "auto"
		  primtype		  "loadablecounter"
		  nInputs		  "5"
		  nOutputs		  "1"
		  omode			  "Inherit via internal rule"
		  otype			  "ufix(16)"
		  scale			  "2^-0"
		  rndmethod		  "Unbiased"
		  factor		  "1"
		  satmethod		  "Symmetric"
		  shift_vec		  "[0 1 2 -1]"
		  value			  "[acoustic_delay_buffer_param.buffer_size-1 acoustic_delay_buffer_param.buffer_size 1]"
		  inPortNames		  "['en';'ld';'i ';'s ';'m ']"
		  outPortNames		  "[' ']"
		  dspbaimage		  "dspba_prim.jpg"
		  text			  "fprintf('loadable\\ncounter\\n[%d %d %d]', value(1), value(2), value(3));"
		  style			  "Optimised"
		  visibilities		  "8 + 1024"
		  version		  "20090407"
		}
		Block {
		  BlockType		  Outport
		  Name			  "write_addr"
		  SID			  "64"
		  Position		  [235, 223, 265, 237]
		  ZOrder		  46
		  IconDisplay		  "Port number"
		}
		Line {
		  ZOrder		  56
		  SrcBlock		  "LoadableCounter"
		  SrcPort		  1
		  DstBlock		  "write_addr"
		  DstPort		  1
		}
		Line {
		  ZOrder		  57
		  SrcBlock		  "enable"
		  SrcPort		  1
		  DstBlock		  "LoadableCounter"
		  DstPort		  1
		}
		Line {
		  ZOrder		  58
		  SrcBlock		  "Const2"
		  SrcPort		  1
		  DstBlock		  "LoadableCounter"
		  DstPort		  5
		}
		Line {
		  ZOrder		  59
		  SrcBlock		  "Const1"
		  SrcPort		  1
		  DstBlock		  "LoadableCounter"
		  DstPort		  4
		}
		Line {
		  ZOrder		  60
		  SrcBlock		  "Const"
		  SrcPort		  1
		  DstBlock		  "LoadableCounter"
		  DstPort		  3
		}
		Line {
		  ZOrder		  61
		  SrcBlock		  "reset"
		  SrcPort		  1
		  DstBlock		  "LoadableCounter"
		  DstPort		  2
		}
		Annotation {
		  SID			  "223"
		  Name			  "The write address counter is free-running and rolls over when it reaches the last address in the buffer."
		  " When the desired delay changes, the counter gets reset."
		  Position		  [-21, 59, 231, 108]
		  InternalMargins	  [0, 0, 0, 0]
		  FixedHeight		  on
		  FixedWidth		  on
		  HorizontalAlignment	  "left"
		  VerticalAlignment	  "top"
		}
	      }
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "valid_out"
	      SID		      "56"
	      Position		      [1050, 213, 1080, 227]
	      ZOrder		      40
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "channel_out"
	      SID		      "55"
	      Position		      [1050, 298, 1080, 312]
	      ZOrder		      39
	      Port		      "2"
	      IconDisplay	      "Port number"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "dout"
	      SID		      "50"
	      Position		      [1050, 383, 1080, 397]
	      ZOrder		      34
	      Port		      "3"
	      IconDisplay	      "Port number"
	    }
	    Line {
	      Name		      "din_buff"
	      ZOrder		      47
	      Labels		      [1, 1]
	      SrcBlock		      "din"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      3
	    }
	    Line {
	      Name		      "channel_in_buff"
	      ZOrder		      49
	      Labels		      [1, 1]
	      SrcBlock		      "channel_in"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      2
	    }
	    Line {
	      Name		      "valid_in_buff"
	      ZOrder		      50
	      Labels		      [1, 1]
	      SrcBlock		      "valid_in"
	      SrcPort		      1
	      DstBlock		      "ChannelIn"
	      DstPort		      1
	    }
	    Line {
	      Name		      "write_addr"
	      ZOrder		      53
	      SrcBlock		      "write_addr_counter"
	      SrcPort		      1
	      Points		      [18, 0]
	      Branch {
		ZOrder			135
		Points			[0, 95]
		Branch {
		  ZOrder		  157
		  DstBlock		  "read_addr_counter"
		  DstPort		  1
		}
		Branch {
		  ZOrder		  128
		  Points		  [0, 145]
		  DstBlock		  "channel_valid_generator"
		  DstPort		  1
		}
	      }
	      Branch {
		ZOrder			132
		Labels			[2, 1]
		Points			[0, -220]
		DstBlock		"circular_buffer"
		DstPort			3
	      }
	    }
	    Line {
	      Name		      "delay_comp"
	      ZOrder		      60
	      Labels		      [1, 1]
	      SrcBlock		      "delay_compensation"
	      SrcPort		      1
	      DstBlock		      "GPIn"
	      DstPort		      1
	    }
	    Line {
	      Name		      "din_buff"
	      ZOrder		      65
	      Labels		      [1, 1]
	      SrcBlock		      "ChannelIn"
	      SrcPort		      3
	      DstBlock		      "circular_buffer"
	      DstPort		      2
	    }
	    Line {
	      Name		      "read_addr"
	      ZOrder		      67
	      Labels		      [3, 1]
	      SrcBlock		      "read_addr_counter"
	      SrcPort		      1
	      Points		      [69, 0; 0, -280]
	      DstBlock		      "circular_buffer"
	      DstPort		      4
	    }
	    Line {
	      ZOrder		      69
	      SrcBlock		      "circular_buffer"
	      SrcPort		      1
	      DstBlock		      "ChannelOut"
	      DstPort		      3
	    }
	    Line {
	      Name		      "write_en"
	      ZOrder		      61
	      SrcBlock		      "ChannelIn"
	      SrcPort		      1
	      Points		      [130, 0; 0, 95]
	      Branch {
		ZOrder			180
		Points			[0, 340]
		Branch {
		  ZOrder		  134
		  Points		  [0, 155; 1, 0]
		  Branch {
		    ZOrder		    170
		    Labels		    [0, 0]
		    Points		    [0, 135]
		    DstBlock		    "channel_valid_generator"
		    DstPort		    3
		  }
		  Branch {
		    ZOrder		    169
		    DstBlock		    "read_addr_counter"
		    DstPort		    3
		  }
		}
		Branch {
		  ZOrder		  62
		  DstBlock		  "write_addr_counter"
		  DstPort		  1
		}
	      }
	      Branch {
		ZOrder			175
		DstBlock		"Or"
		DstPort			1
	      }
	    }
	    Line {
	      ZOrder		      81
	      SrcBlock		      "channel_valid_generator"
	      SrcPort		      1
	      Points		      [554, 0; 0, -585]
	      DstBlock		      "ChannelOut"
	      DstPort		      2
	    }
	    Line {
	      ZOrder		      82
	      SrcBlock		      "channel_valid_generator"
	      SrcPort		      2
	      Points		      [625, 0; 0, -715]
	      DstBlock		      "ChannelOut"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      83
	      SrcBlock		      "ChannelOut"
	      SrcPort		      1
	      DstBlock		      "valid_out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      84
	      SrcBlock		      "ChannelOut"
	      SrcPort		      2
	      DstBlock		      "channel_out"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      85
	      SrcBlock		      "ChannelOut"
	      SrcPort		      3
	      DstBlock		      "dout"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      167
	      SrcBlock		      "ChannelIn"
	      SrcPort		      2
	      Points		      [113, 0; 0, 670]
	      DstBlock		      "channel_valid_generator"
	      DstPort		      5
	    }
	    Line {
	      ZOrder		      145
	      SrcBlock		      "SampleDelay"
	      SrcPort		      1
	      DstBlock		      "CmpNE"
	      DstPort		      1
	    }
	    Line {
	      ZOrder		      107
	      SrcBlock		      "GPIn"
	      SrcPort		      1
	      Points		      [34, 0]
	      Branch {
		ZOrder			152
		Points			[184, 0; 0, 145]
		Branch {
		  ZOrder		  144
		  Points		  [0, 140]
		  DstBlock		  "channel_valid_generator"
		  DstPort		  2
		}
		Branch {
		  ZOrder		  109
		  DstBlock		  "read_addr_counter"
		  DstPort		  2
		}
	      }
	      Branch {
		ZOrder			140
		Points			[0, 30]
		Branch {
		  ZOrder		  164
		  Points		  [0, 35]
		  DstBlock		  "CmpNE"
		  DstPort		  2
		}
		Branch {
		  ZOrder		  153
		  DstBlock		  "SampleDelay"
		  DstPort		  1
		}
	      }
	    }
	    Line {
	      ZOrder		      154
	      SrcBlock		      "CmpNE"
	      SrcPort		      1
	      Points		      [14, 0]
	      Branch {
		ZOrder			178
		Points			[0, -360]
		DstBlock		"Or"
		DstPort			2
	      }
	      Branch {
		ZOrder			163
		Points			[0, 135]
		Branch {
		  ZOrder		  172
		  Points		  [0, 130]
		  DstBlock		  "channel_valid_generator"
		  DstPort		  4
		}
		Branch {
		  ZOrder		  171
		  DstBlock		  "read_addr_counter"
		  DstPort		  4
		}
	      }
	      Branch {
		ZOrder			155
		DstBlock		"write_addr_counter"
		DstPort			2
	      }
	    }
	    Line {
	      ZOrder		      179
	      SrcBlock		      "Or"
	      SrcPort		      1
	      DstBlock		      "circular_buffer"
	      DstPort		      1
	    }
	    Annotation {
	      SID		      "222"
	      Name		      "Enable writing to the circular buffer when the valid flag is asserted or when the desired delay ch"
	      "anges."
	      Position		      [-181, 222, 1, 271]
	      InternalMargins	      [0, 0, 0, 0]
	      FixedHeight	      on
	      FixedWidth	      on
	      HorizontalAlignment     "left"
	      VerticalAlignment	      "top"
	    }
	    Annotation {
	      SID		      "221"
	      Name		      "The data gets written into the circular buffer, and gets read out at the desired sample delay."
	      Position		      [193, 211, 341, 250]
	      InternalMargins	      [0, 0, 0, 0]
	      FixedHeight	      on
	      FixedWidth	      on
	      HorizontalAlignment     "left"
	      VerticalAlignment	      "top"
	    }
	    Annotation {
	      SID		      "220"
	      Name		      "Regenerate the channel and valid signals. We do this so we can save resources by not delaying thes"
	      "e signals."
	      Position		      [-105, 981, 114, 1025]
	      InternalMargins	      [0, 0, 0, 0]
	      FixedHeight	      on
	      FixedWidth	      on
	      HorizontalAlignment     "left"
	      VerticalAlignment	      "top"
	    }
	    Annotation {
	      SID		      "219"
	      Name		      "Generate the read address for the circular buffer."
	      Position		      [-61, 681, 71, 725]
	      InternalMargins	      [0, 0, 0, 0]
	      FixedHeight	      on
	      FixedWidth	      on
	      HorizontalAlignment     "left"
	      VerticalAlignment	      "top"
	    }
	    Annotation {
	      SID		      "218"
	      Name		      "Generate the write address for the circular buffer."
	      Position		      [-214, 560, -91, 594]
	      InternalMargins	      [0, 0, 0, 0]
	      FixedHeight	      on
	      FixedWidth	      on
	      HorizontalAlignment     "left"
	      VerticalAlignment	      "top"
	    }
	    Annotation {
	      SID		      "216"
	      Name		      "GPIO syncrhonizer. DSP Builder needs this."
	      Position		      [-725, 563, -529, 577]
	      InternalMargins	      [0, 0, 0, 0]
	      HorizontalAlignment     "left"
	      VerticalAlignment	      "top"
	    }
	    Annotation {
	      SID		      "215"
	      Name		      "channel in synchronizer. DSP Builder needs this."
	      Position		      [-551, 111, -334, 125]
	      InternalMargins	      [0, 0, 0, 0]
	      HorizontalAlignment     "left"
	      VerticalAlignment	      "top"
	    }
	    Annotation {
	      SID		      "141"
	      Name		      "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">"
	      "\n<html><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap"
	      "; }\n</style></head><body style=\" font-family:'Helvetica'; font-size:10px; font-weight:400; font-style:normal;"
	      "\">\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text"
	      "-indent:0px;\"><span style=\" font-size:10px;\">When the number of samples to delay by changes, <br />we need t"
	      "o reset the address generators <br />to have the correct relative offset</span></p></body></html>"
	      Position		      [-481, 522, -310, 745]
	      InternalMargins	      [0, 0, 0, 0]
	      FixedHeight	      on
	      FixedWidth	      on
	      HorizontalAlignment     "left"
	      VerticalAlignment	      "top"
	      Interpreter	      "rich"
	      ZOrder		      -1
	    }
	    Annotation {
	      SID		      "217"
	      Name		      "channel out synchronizer. DSP Builder needs this."
	      Position		      [716, 143, 939, 157]
	      InternalMargins	      [0, 0, 0, 0]
	      HorizontalAlignment     "left"
	      VerticalAlignment	      "top"
	      ZOrder		      -2
	    }
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "delay_write_en"
	  SID			  "152"
	  Ports			  [0, 1]
	  Position		  [-220, 680, -190, 710]
	  ZOrder		  49
	  Commented		  "on"
	  LibraryVersion	  "1.444"
	  SourceBlock		  "simulink/Sources/Repeating\nSequence\nStair"
	  SourceType		  "Repeating Sequence Stair"
	  SourceProductName	  "Simulink"
	  SourceProductBaseCode	  "SL"
	  ContentPreviewEnabled	  off
	  OutValues		  "[zeros(1,acoustic_delay_buffer_param.endTime/4), 1, zeros(1, 3/4*acoustic_delay_buffer_param.endTime "
	  "- 1)]"
	  tsamp			  "acoustic_delay_buffer_param.ClockCycle"
	  OutMin		  "[]"
	  OutMax		  "[]"
	  OutDataTypeStr	  "fixdt('boolean')"
	  OutputDataTypeScalingMode "Specify via dialog"
	  OutDataType		  "fixdt('boolean')"
	  ConRadixGroup		  "Best Precision: Vector-wise"
	  OutScaling		  "[]"
	  LockScale		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "dout"
	  SID			  "26"
	  Position		  [1025, 347, 1045, 363]
	  ZOrder		  -10
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "vout"
	  SID			  "27"
	  Position		  [1025, 157, 1045, 173]
	  ZOrder		  -11
	  Port			  "2"
	  IconDisplay		  "Port number"
	}
	Block {
	  BlockType		  Outport
	  Name			  "cout"
	  SID			  "28"
	  Position		  [1025, 252, 1045, 268]
	  ZOrder		  -12
	  Port			  "3"
	  IconDisplay		  "Port number"
	}
	Line {
	  ZOrder		  191
	  SrcBlock		  "SharedMem"
	  SrcPort		  1
	  Points		  [44, 0; 0, -85; 32, 0]
	}
	Line {
	  ZOrder		  98
	  SrcBlock		  "delay_buffer"
	  SrcPort		  1
	  DstBlock		  "AStOutput"
	  DstPort		  1
	}
	Line {
	  ZOrder		  96
	  SrcBlock		  "delay_buffer"
	  SrcPort		  2
	  DstBlock		  "AStOutput"
	  DstPort		  2
	}
	Line {
	  ZOrder		  97
	  SrcBlock		  "delay_buffer"
	  SrcPort		  3
	  DstBlock		  "AStOutput"
	  DstPort		  3
	}
	Line {
	  ZOrder		  82
	  SrcBlock		  "AStInput"
	  SrcPort		  1
	  DstBlock		  "delay_buffer"
	  DstPort		  1
	}
	Line {
	  ZOrder		  81
	  SrcBlock		  "AStInput"
	  SrcPort		  2
	  DstBlock		  "delay_buffer"
	  DstPort		  2
	}
	Line {
	  ZOrder		  78
	  SrcBlock		  "AStInput"
	  SrcPort		  3
	  DstBlock		  "delay_buffer"
	  DstPort		  3
	}
	Line {
	  ZOrder		  186
	  SrcBlock		  "delay_write_en"
	  SrcPort		  1
	  Points		  [70, 0; 0, -20]
	  DstBlock		  "SharedMem"
	  DstPort		  3
	}
	Line {
	  ZOrder		  178
	  SrcBlock		  "v"
	  SrcPort		  1
	  DstBlock		  "AStInput"
	  DstPort		  1
	}
	Line {
	  ZOrder		  177
	  SrcBlock		  "c"
	  SrcPort		  1
	  DstBlock		  "AStInput"
	  DstPort		  2
	}
	Line {
	  ZOrder		  176
	  SrcBlock		  "d"
	  SrcPort		  1
	  DstBlock		  "AStInput"
	  DstPort		  3
	}
	Line {
	  ZOrder		  179
	  SrcBlock		  "AStOutput"
	  SrcPort		  2
	  DstBlock		  "cout"
	  DstPort		  1
	}
	Line {
	  ZOrder		  181
	  SrcBlock		  "AStOutput"
	  SrcPort		  3
	  DstBlock		  "dout"
	  DstPort		  1
	}
	Line {
	  ZOrder		  180
	  SrcBlock		  "AStOutput"
	  SrcPort		  1
	  DstBlock		  "vout"
	  DstPort		  1
	}
	Line {
	  ZOrder		  175
	  SrcBlock		  "Const7"
	  SrcPort		  1
	  DstBlock		  "SharedMem"
	  DstPort		  2
	}
	Line {
	  ZOrder		  170
	  SrcBlock		  "Const6"
	  SrcPort		  1
	  DstBlock		  "SharedMem"
	  DstPort		  1
	}
	Line {
	  ZOrder		  189
	  SrcBlock		  "acoustic_delay_compensation"
	  SrcPort		  1
	  Points		  [140, 0; 0, -30]
	  DstBlock		  "delay_buffer"
	  DstPort		  4
	}
	Annotation {
	  SID			  "212"
	  Name			  "Avalon streaming input/sink."
	  Position		  [-16, 89, 110, 103]
	  InternalMargins	  [0, 0, 0, 0]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	}
	Annotation {
	  SID			  "210"
	  Name			  "<!DOCTYPE HTML PUBLIC \"-//W3C//DTD HTML 4.0//EN\" \"http://www.w3.org/TR/REC-html40/strict.dtd\">\n<html"
	  "><head><meta name=\"qrichtext\" content=\"1\" /><style type=\"text/css\">\np, li { white-space: pre-wrap; }\n</styl"
	  "e></head><body style=\" font-family:'Helvetica'; font-size:10px; font-weight:400; font-style:normal;\">\n<p style=\""
	  " margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-indent:0px;\"><span"
	  " style=\" font-size:12px;\">For use in simulink simulation to verify that the system reacts appropriately </span></"
	  "p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-indent:0; text-inde"
	  "nt:0px;\"><span style=\" font-size:12px;\">to a change in register value. Modelsim simulation apparently didn't sup"
	  "port this,</span></p>\n<p style=\" margin-top:0px; margin-bottom:0px; margin-left:0px; margin-right:0px; -qt-block-"
	  "indent:0; text-indent:0px;\"><span style=\" font-size:12px;\">so the device level testbench was failing.</span></p>"
	  "</body></html>"
	  Position		  [-236, 520, 221, 749]
	  InternalMargins	  [0, 0, 0, 0]
	  FixedHeight		  on
	  FixedWidth		  on
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  DropShadow		  on
	  Interpreter		  "rich"
	  ZOrder		  -1
	}
	Annotation {
	  SID			  "213"
	  Name			  "Avalon streaming output/source"
	  Position		  [704, 89, 846, 103]
	  InternalMargins	  [0, 0, 0, 0]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  ZOrder		  -1
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "channel"
      SID		      "14"
      Ports		      [0, 1]
      Position		      [90, 380, 120, 410]
      ZOrder		      -14
      LibraryVersion	      "1.444"
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      OutValues		      "acoustic_delay_buffer_param.chan_stim"
      tsamp		      "acoustic_delay_buffer_param.ClockCycle"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "uint8"
      OutputDataTypeScalingMode	"uint8"
      OutDataType	      "uint8"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "2^-12"
      LockScale		      off
      Port {
	PortNumber		1
	Name			"channel count signal"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "data1"
      SID		      "15"
      Ports		      [0, 1]
      Position		      [90, 240, 120, 270]
      ZOrder		      -15
      LibraryVersion	      "1.444"
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      OutValues		      "acoustic_delay_buffer_param.input_data"
      tsamp		      "acoustic_delay_buffer_param.ClockCycle"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "Inherit: Inherit via back propagation"
      OutputDataTypeScalingMode	"Inherit via back propagation"
      OutDataType	      "fixdt('sfix16_En15')"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "[]"
      LockScale		      off
      Port {
	PortNumber		1
	Name			"data signal"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "valid"
      SID		      "30"
      Ports		      [0, 1]
      Position		      [90, 310, 120, 340]
      ZOrder		      -18
      LibraryVersion	      "1.444"
      SourceBlock	      "simulink/Sources/Repeating\nSequence\nStair"
      SourceType	      "Repeating Sequence Stair"
      SourceProductName	      "Simulink"
      SourceProductBaseCode   "SL"
      ContentPreviewEnabled   off
      OutValues		      "[1, zeros(1, acoustic_delay_buffer_param.SampleTime-1)]"
      tsamp		      "acoustic_delay_buffer_param.ClockCycle"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeStr	      "fixdt('boolean')"
      OutputDataTypeScalingMode	"Specify via dialog"
      OutDataType	      "fixdt('boolean')"
      ConRadixGroup	      "Best Precision: Vector-wise"
      OutScaling	      "[]"
      LockScale		      off
      Port {
	PortNumber		1
	Name			"valid signal"
      }
    }
    Line {
      Name		      "valid signal"
      ZOrder		      66
      Labels		      [0, 0]
      SrcBlock		      "valid"
      SrcPort		      1
      DstBlock		      "adb"
      DstPort		      2
    }
    Line {
      Name		      "channel count signal"
      ZOrder		      65
      Labels		      [0, 0]
      SrcBlock		      "channel"
      SrcPort		      1
      DstBlock		      "adb"
      DstPort		      3
    }
    Line {
      ZOrder		      16
      SrcBlock		      "Convert Input to\nDesired Datatype"
      SrcPort		      1
      DstBlock		      "adb"
      DstPort		      1
    }
    Line {
      Name		      "data signal"
      ZOrder		      67
      Labels		      [0, 0]
      SrcBlock		      "data1"
      SrcPort		      1
      DstBlock		      "Convert Input to\nDesired Datatype"
      DstPort		      1
    }
    Line {
      Name		      "data out"
      ZOrder		      71
      Labels		      [0, 0]
      SrcBlock		      "adb"
      SrcPort		      1
      DstBlock		      "Scope"
      DstPort		      1
    }
    Line {
      Name		      "valid out"
      ZOrder		      72
      Labels		      [0, 0]
      SrcBlock		      "adb"
      SrcPort		      2
      DstBlock		      "Scope"
      DstPort		      2
    }
    Line {
      Name		      "channel out"
      ZOrder		      73
      Labels		      [0, 0]
      SrcBlock		      "adb"
      SrcPort		      3
      DstBlock		      "Scope"
      DstPort		      3
    }
    Annotation {
      SID		      "214"
      Name		      "The acoustic delay buffer subsystem allows us to compensate for acoustic propagation delay from the"
      " source to the receiving microphone array. The acoustic propagation delay to each microhpone array is likely to "
      "be different; each array will have an acoustic delay buffer, so we can compensate for all of them. \n\nThe acous"
      "tic delay buffer utilizes a circular buffer to delay the incoming signals."
      Position		      [283, 131, 677, 225]
      InternalMargins	      [0, 0, 0, 0]
      FixedHeight	      on
      FixedWidth	      on
      HorizontalAlignment     "left"
      VerticalAlignment	      "top"
    }
    Annotation {
      SID		      "31"
      Name		      "\nacoustic_delay_buffer\n                                         ."
      Position		      [648, -72, 882, -1]
      InternalMargins	      [0, 0, 0, 0]
      DropShadow	      on
      ZOrder		      -1
      FontName		      "Arial"
      FontSize		      20
      FontWeight	      "bold"
    }
  }
}
