#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Nov 17 10:40:28 2018
# Process ID: 36332
# Current directory: /home/tao/DCE/lab8/lab8_2_1/lab8_2_1.runs/synth_1
# Command line: vivado -log lab8_2_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab8_2_1.tcl
# Log file: /home/tao/DCE/lab8/lab8_2_1/lab8_2_1.runs/synth_1/lab8_2_1.vds
# Journal file: /home/tao/DCE/lab8/lab8_2_1/lab8_2_1.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source lab8_2_1.tcl -notrace
Command: synth_design -top lab8_2_1 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 36340 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1243.102 ; gain = 86.812 ; free physical = 446 ; free virtual = 1940
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab8_2_1' [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/lab8_2_1.v:4]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.runs/synth_1/.Xil/Vivado-36332-tao-linux-vmware/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.runs/synth_1/.Xil/Vivado-36332-tao-linux-vmware/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'clock_divider' [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/clock_divider.v:4]
	Parameter C5MHz bound to: 2500000 - type: integer 
WARNING: [Synth 8-5788] Register Clk1Hz_reg in module clock_divider is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/clock_divider.v:25]
INFO: [Synth 8-6155] done synthesizing module 'clock_divider' (2#1) [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/clock_divider.v:4]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_0' [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.runs/synth_1/.Xil/Vivado-36332-tao-linux-vmware/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_0' (3#1) [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.runs/synth_1/.Xil/Vivado-36332-tao-linux-vmware/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'c_counter_binary_1' [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.runs/synth_1/.Xil/Vivado-36332-tao-linux-vmware/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'c_counter_binary_1' (4#1) [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.runs/synth_1/.Xil/Vivado-36332-tao-linux-vmware/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'counter' (5#1) [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/counter.v:4]
INFO: [Synth 8-6157] synthesizing module 'display' [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/lab8_1_2.v:4]
INFO: [Synth 8-6157] synthesizing module 'clock_divider_2' [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/clock_divider.v:4]
	Parameter cp bound to: 2500 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'clock_divider_2' (6#1) [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/clock_divider.v:4]
INFO: [Synth 8-6157] synthesizing module 'bcdto7segment_dataflow' [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/lab1_4_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'bcdto7segment_dataflow' (7#1) [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/lab1_4_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'display' (8#1) [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/imports/new/lab8_1_2.v:4]
INFO: [Synth 8-6155] done synthesizing module 'lab8_2_1' (9#1) [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/new/lab8_2_1.v:4]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1287.727 ; gain = 131.438 ; free physical = 456 ; free virtual = 1952
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1287.727 ; gain = 131.438 ; free physical = 456 ; free virtual = 1951
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1287.727 ; gain = 131.438 ; free physical = 456 ; free virtual = 1951
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line22/nolabel_line12'
Finished Parsing XDC File [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/ip/c_counter_binary_1/c_counter_binary_1/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line22/nolabel_line12'
Parsing XDC File [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line22/nolabel_line11'
Finished Parsing XDC File [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/ip/c_counter_binary_0/c_counter_binary_0/c_counter_binary_0_in_context.xdc] for cell 'nolabel_line22/nolabel_line11'
Parsing XDC File [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line20'
Finished Parsing XDC File [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'nolabel_line20'
Parsing XDC File [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/constrs_1/imports/DCE/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_2_1_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_2_1_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1600.508 ; gain = 0.000 ; free physical = 162 ; free virtual = 1687
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 242 ; free virtual = 1767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 242 ; free virtual = 1767
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  /home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for Clk100MHz. (constraint file  /home/tao/DCE/lab8/lab8_2_1/lab8_2_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for nolabel_line22/nolabel_line12. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line22/nolabel_line11. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line20. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 243 ; free virtual = 1768
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:30 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 233 ; free virtual = 1758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clock_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module clock_divider_2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:31 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 220 ; free virtual = 1748
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'nolabel_line20/clk_out1' to pin 'nolabel_line20/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 116 ; free virtual = 1625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 116 ; free virtual = 1624
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 115 ; free virtual = 1624
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 115 ; free virtual = 1624
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 115 ; free virtual = 1624
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 115 ; free virtual = 1624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 115 ; free virtual = 1624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 115 ; free virtual = 1624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 115 ; free virtual = 1624
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |c_counter_binary_0 |         1|
|3     |c_counter_binary_1 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |c_counter_binary_0 |     1|
|2     |c_counter_binary_1 |     1|
|3     |clk_wiz_0          |     1|
|4     |BUFG               |     1|
|5     |CARRY4             |    24|
|6     |LUT1               |     8|
|7     |LUT2               |    71|
|8     |LUT3               |     3|
|9     |LUT4               |     4|
|10    |LUT5               |     1|
|11    |LUT6               |     6|
|12    |FDCE               |    32|
|13    |FDRE               |    35|
|14    |IBUF               |     2|
|15    |OBUF               |    15|
+------+-------------------+------+

Report Instance Areas: 
+------+-----------------+----------------+------+
|      |Instance         |Module          |Cells |
+------+-----------------+----------------+------+
|1     |top              |                |   214|
|2     |  nolabel_line21 |clock_divider   |   101|
|3     |  nolabel_line22 |counter         |    24|
|4     |  nolabel_line23 |display         |    68|
|5     |    CD           |clock_divider_2 |    66|
+------+-----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.508 ; gain = 444.219 ; free physical = 115 ; free virtual = 1624
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 1600.508 ; gain = 131.438 ; free physical = 168 ; free virtual = 1676
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:42 . Memory (MB): peak = 1600.516 ; gain = 444.219 ; free physical = 168 ; free virtual = 1676
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 1600.516 ; gain = 444.414 ; free physical = 161 ; free virtual = 1670
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/tao/DCE/lab8/lab8_2_1/lab8_2_1.runs/synth_1/lab8_2_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab8_2_1_utilization_synth.rpt -pb lab8_2_1_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1624.520 ; gain = 0.000 ; free physical = 161 ; free virtual = 1670
INFO: [Common 17-206] Exiting Vivado at Sat Nov 17 10:41:25 2018...
