$date
	Thu Dec 25 17:28:50 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module counter_tb $end
$var wire 4 ! count [3:0] $end
$var parameter 32 " TYPE $end
$var parameter 32 # T_CLK $end
$var parameter 64 $ T_CYC $end
$var parameter 32 % n $end
$var reg 1 & clk $end
$var reg 1 ' count_up $end
$var reg 1 ( enable $end
$var reg 1 ) load $end
$var reg 1 * res_n $end
$var reg 4 + set [3:0] $end
$var integer 32 , expected [31:0] $end
$var integer 32 - i [31:0] $end
$scope begin genblk1 $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 1 ' count_up $end
$var wire 1 ( en $end
$var wire 1 * res_n $end
$var wire 4 . ff_clk [3:0] $end
$var wire 4 / count [3:0] $end
$var parameter 32 0 n $end
$scope begin genblk1[1] $end
$var parameter 2 1 i $end
$scope module ff_i $end
$var wire 1 ( T $end
$var wire 1 2 clk $end
$var wire 1 * res_n $end
$var reg 1 3 Q $end
$upscope $end
$upscope $end
$scope begin genblk1[2] $end
$var parameter 3 4 i $end
$scope module ff_i $end
$var wire 1 ( T $end
$var wire 1 5 clk $end
$var wire 1 * res_n $end
$var reg 1 6 Q $end
$upscope $end
$upscope $end
$scope begin genblk1[3] $end
$var parameter 3 7 i $end
$scope module ff_i $end
$var wire 1 ( T $end
$var wire 1 8 clk $end
$var wire 1 * res_n $end
$var reg 1 9 Q $end
$upscope $end
$upscope $end
$scope module ff_0 $end
$var wire 1 ( T $end
$var wire 1 : clk $end
$var wire 1 * res_n $end
$var reg 1 ; Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 7
b10 4
b1 1
b100 0
b100 %
b10100 $
b1010 #
b1101010011010110110011001100110 "
$end
#0
$dumpvars
x;
0:
x9
x8
x6
x5
x3
x2
bx /
bx0 .
bx -
bx ,
bx +
1*
x)
0(
1'
0&
bx !
$end
#10
1:
bx1 .
1&
#20
18
15
12
b0 !
b0 /
0;
03
06
09
0:
b1110 .
0&
b0 ,
0)
0*
#30
1:
b1111 .
1&
#40
0:
b1110 .
0&
b1 ,
b0 -
1(
1*
#50
02
b1 !
b1 /
1;
1:
b1101 .
1&
#60
0:
b1100 .
0&
b10 ,
b1 -
#70
05
13
12
b10 !
b10 /
0;
1:
b1011 .
1&
#80
0:
b1010 .
0&
b11 ,
b10 -
#90
02
b11 !
b11 /
1;
1:
b1001 .
1&
#100
0:
b1000 .
0&
b100 ,
b11 -
#110
08
16
15
03
12
b100 !
b100 /
0;
1:
b111 .
1&
#120
0:
b110 .
0&
b101 ,
b100 -
#130
02
b101 !
b101 /
1;
1:
b101 .
1&
#140
0:
b100 .
0&
b110 ,
b101 -
#150
05
13
12
b110 !
b110 /
0;
1:
b11 .
1&
#160
0:
b10 .
0&
b111 ,
b110 -
#170
02
b111 !
b111 /
1;
1:
b1 .
1&
#180
0:
b0 .
0&
b1000 ,
b111 -
#190
19
18
06
15
03
12
b1000 !
b1000 /
0;
1:
b1111 .
1&
#200
0:
b1110 .
0&
b1001 ,
b1000 -
#210
02
b1001 !
b1001 /
1;
1:
b1101 .
1&
#220
0:
b1100 .
0&
b1010 ,
b1001 -
#230
05
13
12
b1010 !
b1010 /
0;
1:
b1011 .
1&
#240
0:
b1010 .
0&
b1011 ,
b1010 -
#250
02
b1011 !
b1011 /
1;
1:
b1001 .
1&
#260
0:
b1000 .
0&
b1100 ,
b1011 -
#270
08
16
15
03
12
b1100 !
b1100 /
0;
1:
b111 .
1&
#280
0:
b110 .
0&
b1101 ,
b1100 -
#290
02
b1101 !
b1101 /
1;
1:
b101 .
1&
#300
0:
b100 .
0&
b1110 ,
b1101 -
#310
05
13
12
b1110 !
b1110 /
0;
1:
b11 .
1&
#320
0:
b10 .
0&
b1111 ,
b1110 -
#330
02
b1111 !
b1111 /
1;
1:
b1 .
1&
#340
0:
b0 .
0&
b0 ,
b1111 -
#350
09
18
06
15
03
12
b0 !
b0 /
0;
1:
b1111 .
1&
#360
0:
b1110 .
0&
b1 ,
b10000 -
#370
02
b1 !
b1 /
1;
1:
b1101 .
1&
#380
0:
b1100 .
0&
b10 ,
b10001 -
#390
05
13
12
b10 !
b10 /
0;
1:
b1011 .
1&
#400
0:
b1010 .
0&
b11 ,
b10010 -
#410
02
b11 !
b11 /
1;
1:
b1001 .
1&
#420
0:
b1000 .
0&
b100 ,
b10011 -
#430
08
16
15
03
12
b100 !
b100 /
0;
1:
b111 .
1&
#440
0:
b110 .
0&
b101 ,
b10100 -
#450
02
b101 !
b101 /
1;
1:
b101 .
1&
#460
0:
b100 .
0&
b110 ,
b10101 -
#470
05
13
12
b110 !
b110 /
0;
1:
b11 .
1&
#480
0:
b10 .
0&
b111 ,
b10110 -
#490
02
b111 !
b111 /
1;
1:
b1 .
1&
#500
0:
b0 .
0&
b1000 ,
b10111 -
#510
19
18
06
15
03
12
b1000 !
b1000 /
0;
1:
b1111 .
1&
#520
0:
b1110 .
0&
b1001 ,
b11000 -
#530
02
b1001 !
b1001 /
1;
1:
b1101 .
1&
#540
0:
b1100 .
0&
b1010 ,
b11001 -
#550
05
13
12
b1010 !
b1010 /
0;
1:
b1011 .
1&
#560
0:
b1010 .
0&
b1011 ,
b11010 -
#570
02
b1011 !
b1011 /
1;
1:
b1001 .
1&
#580
0:
b1000 .
0&
b1100 ,
b11011 -
#590
08
16
15
03
12
b1100 !
b1100 /
0;
1:
b111 .
1&
#600
0:
b110 .
0&
b1101 ,
b11100 -
#610
02
b1101 !
b1101 /
1;
1:
b101 .
1&
#620
0:
b100 .
0&
b1110 ,
b11101 -
#630
05
13
12
b1110 !
b1110 /
0;
1:
b11 .
1&
#640
0:
b10 .
0&
0(
b0 -
#650
1:
b11 .
1&
#660
0:
b10 .
0&
b1 -
#670
1:
b11 .
1&
#680
0:
b10 .
0&
b10 -
#690
1:
b11 .
1&
#700
0:
b10 .
0&
b11 -
#710
1:
b11 .
1&
#720
0:
b10 .
0&
b100 -
#730
1:
b11 .
1&
#740
0:
b10 .
0&
b101 -
#750
1:
b11 .
1&
#760
0:
b10 .
0&
b110 -
#770
1:
b11 .
1&
#780
0:
b10 .
0&
b111 -
#790
1:
b11 .
1&
#800
0:
b10 .
0&
b1000 -
#810
1:
b11 .
1&
#820
0:
b10 .
0&
b1001 -
#830
1:
b11 .
1&
#840
0:
b10 .
0&
b1010 -
#850
1:
b11 .
1&
#860
0:
b10 .
0&
b1011 -
#870
1:
b11 .
1&
#880
0:
b10 .
0&
b1100 -
#890
1:
b11 .
1&
#900
0:
b10 .
0&
b1101 -
#910
1:
b11 .
1&
#920
0:
b10 .
0&
b1110 -
#930
1:
b11 .
1&
#940
0:
b10 .
0&
b1111 -
#950
1:
b11 .
1&
#960
0:
b10 .
0&
0(
b10000 -
#970
1:
b11 .
1&
#980
0:
b10 .
0&
