--------------- Build Started: 07/27/2020 17:47:03 Project: Design01G, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Mike\AppData\Local\Cypress Semiconductor\PSoC Creator\4.3" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Mike\Documents\GitHub\Git-test1-PSoC-\Design01G.cydsn\Design01G.cyprj -d CY8C4247LQI-BL483 -s C:\Users\Mike\Documents\GitHub\Git-test1-PSoC-\Design01G.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: sdb.M0061: information: Info from component: ADC_SAR_Seq_1. The actual sample rate (10195 SPS) differs from the desired sample rate (10000 SPS) due to the clock configuration in the DWR.
 * C:\Users\Mike\Documents\GitHub\Git-test1-PSoC-\Design01G.cydsn\TopDesign\TopDesign.cysch (Instance:ADC_SAR_Seq_1)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 15 pin(s) will be assigned a location by the fitter: \SCB_1:miso_m(0)\, \SCB_1:mosi_m(0)\, \SCB_1:sclk_m(0)\, \SCB_1:ss0_m(0)\, ADC_In(0), LED_1(0), LED_2(0), SCK(0), SDI(0), SW1(0), SW2(0), SW3(0), SW4(0), SW5(0), WS(0)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 07/27/2020 17:48:47 ---------------
