#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Sat May  3 13:29:23 2025
# Process ID: 3741327
# Current directory: /home/sidharth/Vivado_Projects/MAC/MAC.runs/impl_1
# Command line: vivado -log mac_128.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source mac_128.tcl -notrace
# Log file: /home/sidharth/Vivado_Projects/MAC/MAC.runs/impl_1/mac_128.vdi
# Journal file: /home/sidharth/Vivado_Projects/MAC/MAC.runs/impl_1/vivado.jou
# Running On        :sidharth-Alienware-Aurora-Ryzen-Edition
# Platform          :Ubuntu
# Operating System  :Ubuntu 24.04.1 LTS
# Processor Detail  :AMD Ryzen 9 5900X 12-Core Processor
# CPU Frequency     :4186.768 MHz
# CPU Physical cores:12
# CPU Logical cores :24
# Host memory       :33570 MB
# Swap memory       :8589 MB
# Total Virtual     :42160 MB
# Available Virtual :3757 MB
#-----------------------------------------------------------
source mac_128.tcl -notrace
Command: link_design -top mac_128 -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Device 21-9227] Part: xc7a35tftg256-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1742.906 ; gain = 0.000 ; free physical = 775 ; free virtual = 2866
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/sidharth/Vivado_Projects/MAC/MAC.srcs/constrs_1/new/mac.xdc]
Finished Parsing XDC File [/home/sidharth/Vivado_Projects/MAC/MAC.srcs/constrs_1/new/mac.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1965.160 ; gain = 0.000 ; free physical = 671 ; free virtual = 2769
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2059.910 ; gain = 94.750 ; free physical = 637 ; free virtual = 2737

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13a1d3811

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2444.723 ; gain = 384.812 ; free physical = 405 ; free virtual = 2337

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 13a1d3811

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 439 ; free virtual = 2069

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 13a1d3811

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 439 ; free virtual = 2069
Phase 1 Initialization | Checksum: 13a1d3811

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 439 ; free virtual = 2069

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 13a1d3811

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 439 ; free virtual = 2069

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 13a1d3811

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 439 ; free virtual = 2069
Phase 2 Timer Update And Timing Data Collection | Checksum: 13a1d3811

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 439 ; free virtual = 2069

Phase 3 Retarget
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 13a1d3811

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 444 ; free virtual = 2069
Retarget | Checksum: 13a1d3811
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 13a1d3811

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 444 ; free virtual = 2069
Constant propagation | Checksum: 13a1d3811
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: 13a1d3811

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 444 ; free virtual = 2069
Sweep | Checksum: 13a1d3811
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 13a1d3811

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 444 ; free virtual = 2069
BUFG optimization | Checksum: 13a1d3811
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 13a1d3811

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 444 ; free virtual = 2069
Shift Register Optimization | Checksum: 13a1d3811
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 13a1d3811

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 444 ; free virtual = 2069
Post Processing Netlist | Checksum: 13a1d3811
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 13a1d3811

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 444 ; free virtual = 2069

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 444 ; free virtual = 2069
Phase 9.2 Verifying Netlist Connectivity | Checksum: 13a1d3811

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 444 ; free virtual = 2069
Phase 9 Finalization | Checksum: 13a1d3811

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 444 ; free virtual = 2069
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 13a1d3811

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 444 ; free virtual = 2069

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13a1d3811

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 445 ; free virtual = 2070

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13a1d3811

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 445 ; free virtual = 2070

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 445 ; free virtual = 2070
Ending Netlist Obfuscation Task | Checksum: 13a1d3811

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2757.559 ; gain = 0.000 ; free physical = 445 ; free virtual = 2070
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2757.559 ; gain = 792.398 ; free physical = 445 ; free virtual = 2070
INFO: [Vivado 12-24828] Executing command : report_drc -file mac_128_drc_opted.rpt -pb mac_128_drc_opted.pb -rpx mac_128_drc_opted.rpx
Command: report_drc -file mac_128_drc_opted.rpt -pb mac_128_drc_opted.pb -rpx mac_128_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sidharth/Vivado_Projects/MAC/MAC.runs/impl_1/mac_128_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 530 ; free virtual = 2062
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 530 ; free virtual = 2062
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 530 ; free virtual = 2062
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 529 ; free virtual = 2062
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 529 ; free virtual = 2062
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 529 ; free virtual = 2062
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 529 ; free virtual = 2062
INFO: [Common 17-1381] The checkpoint '/home/sidharth/Vivado_Projects/MAC/MAC.runs/impl_1/mac_128_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 573 ; free virtual = 2058
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11b13f628

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 573 ; free virtual = 2058
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 573 ; free virtual = 2058

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1e90f6452

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 563 ; free virtual = 2053

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 246711ec5

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 557 ; free virtual = 2049

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 246711ec5

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 557 ; free virtual = 2049
Phase 1 Placer Initialization | Checksum: 246711ec5

Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 556 ; free virtual = 2049

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 29d4823a6

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 549 ; free virtual = 2043

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2ac32e195

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 549 ; free virtual = 2042

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 2ac32e195

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 549 ; free virtual = 2042

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 2b03ab69d

Time (s): cpu = 00:00:00.92 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 599 ; free virtual = 2059

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 0 net or LUT. Breaked 0 LUT, combined 0 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 633 ; free virtual = 2070

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              0  |                     0  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 2b03ab69d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 632 ; free virtual = 2070
Phase 2.4 Global Placement Core | Checksum: 269fd4ffb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 632 ; free virtual = 2070
Phase 2 Global Placement | Checksum: 269fd4ffb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 632 ; free virtual = 2070

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2ca7d0683

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 631 ; free virtual = 2070

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 2b9d2b2e4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 631 ; free virtual = 2069

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2dd568bc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 631 ; free virtual = 2069

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2dd568bc9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 631 ; free virtual = 2069

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 21bcd043c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 623 ; free virtual = 2065

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2925ebe44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 623 ; free virtual = 2065

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2925ebe44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 623 ; free virtual = 2065
Phase 3 Detail Placement | Checksum: 2925ebe44

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 623 ; free virtual = 2065

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2dc952b1d

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=16.773 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d8782ac9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 615 ; free virtual = 2063
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2217635ac

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 615 ; free virtual = 2063
Phase 4.1.1.1 BUFG Insertion | Checksum: 2dc952b1d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 615 ; free virtual = 2063

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=16.773. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 23d6a19b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 615 ; free virtual = 2063

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 615 ; free virtual = 2063
Phase 4.1 Post Commit Optimization | Checksum: 23d6a19b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 615 ; free virtual = 2064

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23d6a19b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 615 ; free virtual = 2064

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23d6a19b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 615 ; free virtual = 2064
Phase 4.3 Placer Reporting | Checksum: 23d6a19b3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 615 ; free virtual = 2064

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 615 ; free virtual = 2064

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 615 ; free virtual = 2064
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16718fe21

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 615 ; free virtual = 2064
Ending Placer Task | Checksum: 12c1bd831

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.61 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 615 ; free virtual = 2064
62 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file mac_128_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 572 ; free virtual = 2041
INFO: [Vivado 12-24828] Executing command : report_utilization -file mac_128_utilization_placed.rpt -pb mac_128_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file mac_128_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 558 ; free virtual = 2036
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 558 ; free virtual = 2036
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 558 ; free virtual = 2036
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 558 ; free virtual = 2036
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 558 ; free virtual = 2036
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 558 ; free virtual = 2036
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 557 ; free virtual = 2036
Write Physdb Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 557 ; free virtual = 2036
INFO: [Common 17-1381] The checkpoint '/home/sidharth/Vivado_Projects/MAC/MAC.runs/impl_1/mac_128_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 556 ; free virtual = 2034
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 16.773 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
73 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 557 ; free virtual = 2036
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 555 ; free virtual = 2034
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 555 ; free virtual = 2034
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 555 ; free virtual = 2034
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 554 ; free virtual = 2033
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 558 ; free virtual = 2037
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2823.773 ; gain = 0.000 ; free physical = 557 ; free virtual = 2036
INFO: [Common 17-1381] The checkpoint '/home/sidharth/Vivado_Projects/MAC/MAC.runs/impl_1/mac_128_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 82a4e5e6 ConstDB: 0 ShapeSum: 8f595f4 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: bc99093a | NumContArr: e62ebac1 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 32819b935

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2888.820 ; gain = 37.945 ; free physical = 410 ; free virtual = 1903

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 32819b935

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2888.820 ; gain = 37.945 ; free physical = 415 ; free virtual = 1904

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 32819b935

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2888.820 ; gain = 37.945 ; free physical = 416 ; free virtual = 1904
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 22b463e69

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 467 ; free virtual = 1886
INFO: [Route 35-416] Intermediate Timing Summary | WNS=16.771 | TNS=0.000  | WHS=-0.071 | THS=-0.352 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 82
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 82
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 213049349

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 467 ; free virtual = 1886

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 213049349

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 467 ; free virtual = 1886

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 23f99deff

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 466 ; free virtual = 1886
Phase 4 Initial Routing | Checksum: 23f99deff

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 466 ; free virtual = 1886

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.084 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 24eb34e45

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 466 ; free virtual = 1886

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.084 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 286ebe664

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 466 ; free virtual = 1886
Phase 5 Rip-up And Reroute | Checksum: 286ebe664

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 466 ; free virtual = 1886

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 286ebe664

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 466 ; free virtual = 1886

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 286ebe664

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 466 ; free virtual = 1886
Phase 6 Delay and Skew Optimization | Checksum: 286ebe664

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 466 ; free virtual = 1886

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=17.164 | TNS=0.000  | WHS=0.211  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2828253fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 466 ; free virtual = 1886
Phase 7 Post Hold Fix | Checksum: 2828253fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 466 ; free virtual = 1886

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.076457 %
  Global Horizontal Routing Utilization  = 0.171655 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2828253fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 466 ; free virtual = 1886

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2828253fd

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 465 ; free virtual = 1885

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 277f69970

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 465 ; free virtual = 1885

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 277f69970

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 465 ; free virtual = 1885

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=17.164 | TNS=0.000  | WHS=0.211  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 277f69970

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 465 ; free virtual = 1885
Total Elapsed time in route_design: 7.12 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 10cc5bf72

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 465 ; free virtual = 1885
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 10cc5bf72

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2913.820 ; gain = 62.945 ; free physical = 465 ; free virtual = 1885

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2913.820 ; gain = 90.047 ; free physical = 463 ; free virtual = 1884
INFO: [Vivado 12-24828] Executing command : report_drc -file mac_128_drc_routed.rpt -pb mac_128_drc_routed.pb -rpx mac_128_drc_routed.rpx
Command: report_drc -file mac_128_drc_routed.rpt -pb mac_128_drc_routed.pb -rpx mac_128_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/sidharth/Vivado_Projects/MAC/MAC.runs/impl_1/mac_128_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file mac_128_methodology_drc_routed.rpt -pb mac_128_methodology_drc_routed.pb -rpx mac_128_methodology_drc_routed.rpx
Command: report_methodology -file mac_128_methodology_drc_routed.rpt -pb mac_128_methodology_drc_routed.pb -rpx mac_128_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/sidharth/Vivado_Projects/MAC/MAC.runs/impl_1/mac_128_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file mac_128_timing_summary_routed.rpt -pb mac_128_timing_summary_routed.pb -rpx mac_128_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file mac_128_route_status.rpt -pb mac_128_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file mac_128_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file mac_128_bus_skew_routed.rpt -pb mac_128_bus_skew_routed.pb -rpx mac_128_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file mac_128_power_routed.rpt -pb mac_128_power_summary_routed.pb -rpx mac_128_power_routed.rpx
Command: report_power -file mac_128_power_routed.rpt -pb mac_128_power_summary_routed.pb -rpx mac_128_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
108 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file mac_128_clock_utilization_routed.rpt
WARNING: [Device 21-9320] Failed to find the Oracle tile group with name 'HSR_BOUNDARY_TOP'. This is required for Clock regions and Virtual grid.
WARNING: [Device 21-2174] Failed to initialize Virtual grid.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.645 ; gain = 0.000 ; free physical = 469 ; free virtual = 1878
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.645 ; gain = 0.000 ; free physical = 469 ; free virtual = 1878
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.645 ; gain = 0.000 ; free physical = 469 ; free virtual = 1878
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3025.645 ; gain = 0.000 ; free physical = 469 ; free virtual = 1878
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.645 ; gain = 0.000 ; free physical = 469 ; free virtual = 1878
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3025.645 ; gain = 0.000 ; free physical = 469 ; free virtual = 1878
Write Physdb Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3025.645 ; gain = 0.000 ; free physical = 469 ; free virtual = 1878
INFO: [Common 17-1381] The checkpoint '/home/sidharth/Vivado_Projects/MAC/MAC.runs/impl_1/mac_128_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Sat May  3 13:29:50 2025...
