// system_bd.v

// Generated using ACDS version 18.1 625

`timescale 1 ps / 1 ps
module system_bd (
		input  wire        rx_ref_clk_clk,                       //          rx_ref_clk.clk
		input  wire [3:0]  rx_serial_data_rx_serial_data,        //      rx_serial_data.rx_serial_data
		output wire [0:0]  rx_sync_export,                       //             rx_sync.export
		input  wire        rx_sysref_export,                     //           rx_sysref.export
		input  wire        sys_clk_clk,                          //             sys_clk.clk
		output wire [0:0]  sys_ddr4_mem_mem_ck,                  //        sys_ddr4_mem.mem_ck
		output wire [0:0]  sys_ddr4_mem_mem_ck_n,                //                    .mem_ck_n
		output wire [16:0] sys_ddr4_mem_mem_a,                   //                    .mem_a
		output wire [0:0]  sys_ddr4_mem_mem_act_n,               //                    .mem_act_n
		output wire [1:0]  sys_ddr4_mem_mem_ba,                  //                    .mem_ba
		output wire [0:0]  sys_ddr4_mem_mem_bg,                  //                    .mem_bg
		output wire [0:0]  sys_ddr4_mem_mem_cke,                 //                    .mem_cke
		output wire [0:0]  sys_ddr4_mem_mem_cs_n,                //                    .mem_cs_n
		output wire [0:0]  sys_ddr4_mem_mem_odt,                 //                    .mem_odt
		output wire [0:0]  sys_ddr4_mem_mem_reset_n,             //                    .mem_reset_n
		output wire [0:0]  sys_ddr4_mem_mem_par,                 //                    .mem_par
		input  wire [0:0]  sys_ddr4_mem_mem_alert_n,             //                    .mem_alert_n
		inout  wire [7:0]  sys_ddr4_mem_mem_dqs,                 //                    .mem_dqs
		inout  wire [7:0]  sys_ddr4_mem_mem_dqs_n,               //                    .mem_dqs_n
		inout  wire [63:0] sys_ddr4_mem_mem_dq,                  //                    .mem_dq
		inout  wire [7:0]  sys_ddr4_mem_mem_dbi_n,               //                    .mem_dbi_n
		input  wire        sys_ddr4_oct_oct_rzqin,               //        sys_ddr4_oct.oct_rzqin
		input  wire        sys_ddr4_ref_clk_clk,                 //    sys_ddr4_ref_clk.clk
		output wire        sys_ddr4_status_local_cal_success,    //     sys_ddr4_status.local_cal_success
		output wire        sys_ddr4_status_local_cal_fail,       //                    .local_cal_fail
		input  wire [31:0] sys_gpio_in_export,                   //         sys_gpio_in.export
		output wire [31:0] sys_gpio_out_export,                  //        sys_gpio_out.export
		output wire [0:0]  sys_hps_ddr_mem_ck,                   //         sys_hps_ddr.mem_ck
		output wire [0:0]  sys_hps_ddr_mem_ck_n,                 //                    .mem_ck_n
		output wire [16:0] sys_hps_ddr_mem_a,                    //                    .mem_a
		output wire [0:0]  sys_hps_ddr_mem_act_n,                //                    .mem_act_n
		output wire [1:0]  sys_hps_ddr_mem_ba,                   //                    .mem_ba
		output wire [0:0]  sys_hps_ddr_mem_bg,                   //                    .mem_bg
		output wire [0:0]  sys_hps_ddr_mem_cke,                  //                    .mem_cke
		output wire [0:0]  sys_hps_ddr_mem_cs_n,                 //                    .mem_cs_n
		output wire [0:0]  sys_hps_ddr_mem_odt,                  //                    .mem_odt
		output wire [0:0]  sys_hps_ddr_mem_reset_n,              //                    .mem_reset_n
		output wire [0:0]  sys_hps_ddr_mem_par,                  //                    .mem_par
		input  wire [0:0]  sys_hps_ddr_mem_alert_n,              //                    .mem_alert_n
		inout  wire [4:0]  sys_hps_ddr_mem_dqs,                  //                    .mem_dqs
		inout  wire [4:0]  sys_hps_ddr_mem_dqs_n,                //                    .mem_dqs_n
		inout  wire [39:0] sys_hps_ddr_mem_dq,                   //                    .mem_dq
		inout  wire [4:0]  sys_hps_ddr_mem_dbi_n,                //                    .mem_dbi_n
		input  wire        sys_hps_ddr_oct_oct_rzqin,            //     sys_hps_ddr_oct.oct_rzqin
		input  wire        sys_hps_ddr_ref_clk_clk,              // sys_hps_ddr_ref_clk.clk
		input  wire        sys_hps_ddr_rstn_reset_n,             //    sys_hps_ddr_rstn.reset_n
		input  wire        sys_hps_i2c1_sda_i,                   //        sys_hps_i2c1.sda_i
		output wire        sys_hps_i2c1_sda_oe,                  //                    .sda_oe
		output wire        sys_hps_i2c1_clk_clk,                 //    sys_hps_i2c1_clk.clk
		input  wire        sys_hps_i2c1_scl_in_clk,              // sys_hps_i2c1_scl_in.clk
		output wire        sys_hps_io_hps_io_phery_emac1_TX_CLK, //          sys_hps_io.hps_io_phery_emac1_TX_CLK
		output wire        sys_hps_io_hps_io_phery_emac1_TXD0,   //                    .hps_io_phery_emac1_TXD0
		output wire        sys_hps_io_hps_io_phery_emac1_TXD1,   //                    .hps_io_phery_emac1_TXD1
		output wire        sys_hps_io_hps_io_phery_emac1_TXD2,   //                    .hps_io_phery_emac1_TXD2
		output wire        sys_hps_io_hps_io_phery_emac1_TXD3,   //                    .hps_io_phery_emac1_TXD3
		input  wire        sys_hps_io_hps_io_phery_emac1_RX_CTL, //                    .hps_io_phery_emac1_RX_CTL
		output wire        sys_hps_io_hps_io_phery_emac1_TX_CTL, //                    .hps_io_phery_emac1_TX_CTL
		input  wire        sys_hps_io_hps_io_phery_emac1_RX_CLK, //                    .hps_io_phery_emac1_RX_CLK
		input  wire        sys_hps_io_hps_io_phery_emac1_RXD0,   //                    .hps_io_phery_emac1_RXD0
		input  wire        sys_hps_io_hps_io_phery_emac1_RXD1,   //                    .hps_io_phery_emac1_RXD1
		input  wire        sys_hps_io_hps_io_phery_emac1_RXD2,   //                    .hps_io_phery_emac1_RXD2
		input  wire        sys_hps_io_hps_io_phery_emac1_RXD3,   //                    .hps_io_phery_emac1_RXD3
		inout  wire        sys_hps_io_hps_io_phery_emac1_MDIO,   //                    .hps_io_phery_emac1_MDIO
		output wire        sys_hps_io_hps_io_phery_emac1_MDC,    //                    .hps_io_phery_emac1_MDC
		inout  wire        sys_hps_io_hps_io_phery_sdmmc_CMD,    //                    .hps_io_phery_sdmmc_CMD
		inout  wire        sys_hps_io_hps_io_phery_sdmmc_D0,     //                    .hps_io_phery_sdmmc_D0
		inout  wire        sys_hps_io_hps_io_phery_sdmmc_D1,     //                    .hps_io_phery_sdmmc_D1
		inout  wire        sys_hps_io_hps_io_phery_sdmmc_D2,     //                    .hps_io_phery_sdmmc_D2
		inout  wire        sys_hps_io_hps_io_phery_sdmmc_D3,     //                    .hps_io_phery_sdmmc_D3
		output wire        sys_hps_io_hps_io_phery_sdmmc_CCLK,   //                    .hps_io_phery_sdmmc_CCLK
		inout  wire        sys_hps_io_hps_io_phery_usb1_DATA0,   //                    .hps_io_phery_usb1_DATA0
		inout  wire        sys_hps_io_hps_io_phery_usb1_DATA1,   //                    .hps_io_phery_usb1_DATA1
		inout  wire        sys_hps_io_hps_io_phery_usb1_DATA2,   //                    .hps_io_phery_usb1_DATA2
		inout  wire        sys_hps_io_hps_io_phery_usb1_DATA3,   //                    .hps_io_phery_usb1_DATA3
		inout  wire        sys_hps_io_hps_io_phery_usb1_DATA4,   //                    .hps_io_phery_usb1_DATA4
		inout  wire        sys_hps_io_hps_io_phery_usb1_DATA5,   //                    .hps_io_phery_usb1_DATA5
		inout  wire        sys_hps_io_hps_io_phery_usb1_DATA6,   //                    .hps_io_phery_usb1_DATA6
		inout  wire        sys_hps_io_hps_io_phery_usb1_DATA7,   //                    .hps_io_phery_usb1_DATA7
		input  wire        sys_hps_io_hps_io_phery_usb1_CLK,     //                    .hps_io_phery_usb1_CLK
		output wire        sys_hps_io_hps_io_phery_usb1_STP,     //                    .hps_io_phery_usb1_STP
		input  wire        sys_hps_io_hps_io_phery_usb1_DIR,     //                    .hps_io_phery_usb1_DIR
		input  wire        sys_hps_io_hps_io_phery_usb1_NXT,     //                    .hps_io_phery_usb1_NXT
		input  wire        sys_hps_io_hps_io_phery_uart0_RX,     //                    .hps_io_phery_uart0_RX
		output wire        sys_hps_io_hps_io_phery_uart0_TX,     //                    .hps_io_phery_uart0_TX
		input  wire        sys_hps_io_hps_io_phery_uart1_RX,     //                    .hps_io_phery_uart1_RX
		output wire        sys_hps_io_hps_io_phery_uart1_TX,     //                    .hps_io_phery_uart1_TX
		input  wire        sys_hps_io_hps_io_phery_uart1_CTS_N,  //                    .hps_io_phery_uart1_CTS_N
		output wire        sys_hps_io_hps_io_phery_uart1_RTS_N,  //                    .hps_io_phery_uart1_RTS_N
		output wire        sys_hps_out_rstn_reset_n,             //    sys_hps_out_rstn.reset_n
		input  wire        sys_hps_rstn_reset_n,                 //        sys_hps_rstn.reset_n
		input  wire        sys_rstn_reset_n,                     //            sys_rstn.reset_n
		input  wire        sys_spi_MISO,                         //             sys_spi.MISO
		output wire        sys_spi_MOSI,                         //                    .MOSI
		output wire        sys_spi_SCLK,                         //                    .SCLK
		output wire [7:0]  sys_spi_SS_n,                         //                    .SS_n
		input  wire        tx_fifo_bypass_bypass,                //      tx_fifo_bypass.bypass
		input  wire        tx_ref_clk_clk,                       //          tx_ref_clk.clk
		output wire [3:0]  tx_serial_data_tx_serial_data,        //      tx_serial_data.tx_serial_data
		input  wire        tx_sync_export,                       //             tx_sync.export
		input  wire        tx_sysref_export                      //           tx_sysref.export
	);

	wire   [511:0] avl_ad9144_fifo_amm_ddr_readdata;                               // fpga_ddr4_cntrl:amm_readdata_0 -> avl_ad9144_fifo:avl_readdata
	wire           avl_ad9144_fifo_amm_ddr_waitrequest;                            // fpga_ddr4_cntrl:amm_ready_0 -> avl_ad9144_fifo:avl_ready
	wire    [25:0] avl_ad9144_fifo_amm_ddr_address;                                // avl_ad9144_fifo:avl_address -> fpga_ddr4_cntrl:amm_address_0
	wire    [63:0] avl_ad9144_fifo_amm_ddr_byteenable;                             // avl_ad9144_fifo:avl_byteenable -> fpga_ddr4_cntrl:amm_byteenable_0
	wire           avl_ad9144_fifo_amm_ddr_read;                                   // avl_ad9144_fifo:avl_read -> fpga_ddr4_cntrl:amm_read_0
	wire           avl_ad9144_fifo_amm_ddr_readdatavalid;                          // fpga_ddr4_cntrl:amm_readdatavalid_0 -> avl_ad9144_fifo:avl_readdata_valid
	wire           avl_ad9144_fifo_amm_ddr_write;                                  // avl_ad9144_fifo:avl_write -> fpga_ddr4_cntrl:amm_write_0
	wire   [511:0] avl_ad9144_fifo_amm_ddr_writedata;                              // avl_ad9144_fifo:avl_writedata -> fpga_ddr4_cntrl:amm_writedata_0
	wire     [6:0] avl_ad9144_fifo_amm_ddr_burstcount;                             // avl_ad9144_fifo:avl_burstcount -> fpga_ddr4_cntrl:amm_burstcount_0
	wire    [31:0] avl_adxcfg_0_rcfg_m0_readdata;                                  // ad9144_jesd204:phy_reconfig_0_readdata -> avl_adxcfg_0:rcfg_out_readdata_0
	wire           avl_adxcfg_0_rcfg_m0_waitrequest;                               // ad9144_jesd204:phy_reconfig_0_waitrequest -> avl_adxcfg_0:rcfg_out_waitrequest_0
	wire           avl_adxcfg_0_rcfg_m0_read;                                      // avl_adxcfg_0:rcfg_out_read_0 -> ad9144_jesd204:phy_reconfig_0_read
	wire     [9:0] avl_adxcfg_0_rcfg_m0_address;                                   // avl_adxcfg_0:rcfg_out_address_0 -> ad9144_jesd204:phy_reconfig_0_address
	wire           avl_adxcfg_0_rcfg_m0_write;                                     // avl_adxcfg_0:rcfg_out_write_0 -> ad9144_jesd204:phy_reconfig_0_write
	wire    [31:0] avl_adxcfg_0_rcfg_m0_writedata;                                 // avl_adxcfg_0:rcfg_out_writedata_0 -> ad9144_jesd204:phy_reconfig_0_writedata
	wire    [31:0] avl_adxcfg_1_rcfg_m0_readdata;                                  // ad9144_jesd204:phy_reconfig_1_readdata -> avl_adxcfg_1:rcfg_out_readdata_0
	wire           avl_adxcfg_1_rcfg_m0_waitrequest;                               // ad9144_jesd204:phy_reconfig_1_waitrequest -> avl_adxcfg_1:rcfg_out_waitrequest_0
	wire           avl_adxcfg_1_rcfg_m0_read;                                      // avl_adxcfg_1:rcfg_out_read_0 -> ad9144_jesd204:phy_reconfig_1_read
	wire     [9:0] avl_adxcfg_1_rcfg_m0_address;                                   // avl_adxcfg_1:rcfg_out_address_0 -> ad9144_jesd204:phy_reconfig_1_address
	wire           avl_adxcfg_1_rcfg_m0_write;                                     // avl_adxcfg_1:rcfg_out_write_0 -> ad9144_jesd204:phy_reconfig_1_write
	wire    [31:0] avl_adxcfg_1_rcfg_m0_writedata;                                 // avl_adxcfg_1:rcfg_out_writedata_0 -> ad9144_jesd204:phy_reconfig_1_writedata
	wire    [31:0] avl_adxcfg_2_rcfg_m0_readdata;                                  // ad9144_jesd204:phy_reconfig_2_readdata -> avl_adxcfg_2:rcfg_out_readdata_0
	wire           avl_adxcfg_2_rcfg_m0_waitrequest;                               // ad9144_jesd204:phy_reconfig_2_waitrequest -> avl_adxcfg_2:rcfg_out_waitrequest_0
	wire           avl_adxcfg_2_rcfg_m0_read;                                      // avl_adxcfg_2:rcfg_out_read_0 -> ad9144_jesd204:phy_reconfig_2_read
	wire     [9:0] avl_adxcfg_2_rcfg_m0_address;                                   // avl_adxcfg_2:rcfg_out_address_0 -> ad9144_jesd204:phy_reconfig_2_address
	wire           avl_adxcfg_2_rcfg_m0_write;                                     // avl_adxcfg_2:rcfg_out_write_0 -> ad9144_jesd204:phy_reconfig_2_write
	wire    [31:0] avl_adxcfg_2_rcfg_m0_writedata;                                 // avl_adxcfg_2:rcfg_out_writedata_0 -> ad9144_jesd204:phy_reconfig_2_writedata
	wire    [31:0] avl_adxcfg_3_rcfg_m0_readdata;                                  // ad9144_jesd204:phy_reconfig_3_readdata -> avl_adxcfg_3:rcfg_out_readdata_0
	wire           avl_adxcfg_3_rcfg_m0_waitrequest;                               // ad9144_jesd204:phy_reconfig_3_waitrequest -> avl_adxcfg_3:rcfg_out_waitrequest_0
	wire           avl_adxcfg_3_rcfg_m0_read;                                      // avl_adxcfg_3:rcfg_out_read_0 -> ad9144_jesd204:phy_reconfig_3_read
	wire     [9:0] avl_adxcfg_3_rcfg_m0_address;                                   // avl_adxcfg_3:rcfg_out_address_0 -> ad9144_jesd204:phy_reconfig_3_address
	wire           avl_adxcfg_3_rcfg_m0_write;                                     // avl_adxcfg_3:rcfg_out_write_0 -> ad9144_jesd204:phy_reconfig_3_write
	wire    [31:0] avl_adxcfg_3_rcfg_m0_writedata;                                 // avl_adxcfg_3:rcfg_out_writedata_0 -> ad9144_jesd204:phy_reconfig_3_writedata
	wire    [31:0] avl_adxcfg_0_rcfg_m1_readdata;                                  // ad9680_jesd204:phy_reconfig_0_readdata -> avl_adxcfg_0:rcfg_out_readdata_1
	wire           avl_adxcfg_0_rcfg_m1_waitrequest;                               // ad9680_jesd204:phy_reconfig_0_waitrequest -> avl_adxcfg_0:rcfg_out_waitrequest_1
	wire           avl_adxcfg_0_rcfg_m1_read;                                      // avl_adxcfg_0:rcfg_out_read_1 -> ad9680_jesd204:phy_reconfig_0_read
	wire     [9:0] avl_adxcfg_0_rcfg_m1_address;                                   // avl_adxcfg_0:rcfg_out_address_1 -> ad9680_jesd204:phy_reconfig_0_address
	wire           avl_adxcfg_0_rcfg_m1_write;                                     // avl_adxcfg_0:rcfg_out_write_1 -> ad9680_jesd204:phy_reconfig_0_write
	wire    [31:0] avl_adxcfg_0_rcfg_m1_writedata;                                 // avl_adxcfg_0:rcfg_out_writedata_1 -> ad9680_jesd204:phy_reconfig_0_writedata
	wire    [31:0] avl_adxcfg_1_rcfg_m1_readdata;                                  // ad9680_jesd204:phy_reconfig_1_readdata -> avl_adxcfg_1:rcfg_out_readdata_1
	wire           avl_adxcfg_1_rcfg_m1_waitrequest;                               // ad9680_jesd204:phy_reconfig_1_waitrequest -> avl_adxcfg_1:rcfg_out_waitrequest_1
	wire           avl_adxcfg_1_rcfg_m1_read;                                      // avl_adxcfg_1:rcfg_out_read_1 -> ad9680_jesd204:phy_reconfig_1_read
	wire     [9:0] avl_adxcfg_1_rcfg_m1_address;                                   // avl_adxcfg_1:rcfg_out_address_1 -> ad9680_jesd204:phy_reconfig_1_address
	wire           avl_adxcfg_1_rcfg_m1_write;                                     // avl_adxcfg_1:rcfg_out_write_1 -> ad9680_jesd204:phy_reconfig_1_write
	wire    [31:0] avl_adxcfg_1_rcfg_m1_writedata;                                 // avl_adxcfg_1:rcfg_out_writedata_1 -> ad9680_jesd204:phy_reconfig_1_writedata
	wire    [31:0] avl_adxcfg_2_rcfg_m1_readdata;                                  // ad9680_jesd204:phy_reconfig_2_readdata -> avl_adxcfg_2:rcfg_out_readdata_1
	wire           avl_adxcfg_2_rcfg_m1_waitrequest;                               // ad9680_jesd204:phy_reconfig_2_waitrequest -> avl_adxcfg_2:rcfg_out_waitrequest_1
	wire           avl_adxcfg_2_rcfg_m1_read;                                      // avl_adxcfg_2:rcfg_out_read_1 -> ad9680_jesd204:phy_reconfig_2_read
	wire     [9:0] avl_adxcfg_2_rcfg_m1_address;                                   // avl_adxcfg_2:rcfg_out_address_1 -> ad9680_jesd204:phy_reconfig_2_address
	wire           avl_adxcfg_2_rcfg_m1_write;                                     // avl_adxcfg_2:rcfg_out_write_1 -> ad9680_jesd204:phy_reconfig_2_write
	wire    [31:0] avl_adxcfg_2_rcfg_m1_writedata;                                 // avl_adxcfg_2:rcfg_out_writedata_1 -> ad9680_jesd204:phy_reconfig_2_writedata
	wire    [31:0] avl_adxcfg_3_rcfg_m1_readdata;                                  // ad9680_jesd204:phy_reconfig_3_readdata -> avl_adxcfg_3:rcfg_out_readdata_1
	wire           avl_adxcfg_3_rcfg_m1_waitrequest;                               // ad9680_jesd204:phy_reconfig_3_waitrequest -> avl_adxcfg_3:rcfg_out_waitrequest_1
	wire           avl_adxcfg_3_rcfg_m1_read;                                      // avl_adxcfg_3:rcfg_out_read_1 -> ad9680_jesd204:phy_reconfig_3_read
	wire     [9:0] avl_adxcfg_3_rcfg_m1_address;                                   // avl_adxcfg_3:rcfg_out_address_1 -> ad9680_jesd204:phy_reconfig_3_address
	wire           avl_adxcfg_3_rcfg_m1_write;                                     // avl_adxcfg_3:rcfg_out_write_1 -> ad9680_jesd204:phy_reconfig_3_write
	wire    [31:0] avl_adxcfg_3_rcfg_m1_writedata;                                 // avl_adxcfg_3:rcfg_out_writedata_1 -> ad9680_jesd204:phy_reconfig_3_writedata
	wire           axi_ad9144_core_if_tx_data_valid;                               // axi_ad9144_core:tx_valid -> ad9144_jesd204:link_data_valid
	wire   [127:0] axi_ad9144_core_if_tx_data_data;                                // axi_ad9144_core:tx_data -> ad9144_jesd204:link_data_data
	wire           axi_ad9144_core_if_tx_data_ready;                               // ad9144_jesd204:link_data_ready -> axi_ad9144_core:tx_ready
	wire           fpga_ddr4_cntrl_emif_usr_clk_clock_source_clk;                  // fpga_ddr4_cntrl:emif_usr_clk -> [avl_ad9144_fifo:avl_clk, rst_controller_004:clk]
	wire           sys_hps_h2f_user0_clock_clk;                                    // sys_hps:s2f_user0_clk -> [ad9680_adcfifo:dma_clk, avl_ad9144_fifo:dma_clk, axi_ad9144_dma:m_axis_aclk, axi_ad9144_dma:m_src_axi_aclk, axi_ad9680_dma:m_dest_axi_aclk, axi_ad9680_dma:s_axis_aclk, mm_interconnect_2:sys_dma_clk_clk_clk, rst_controller_002:clk, sys_hps:f2sdram0_clk]
	wire           ad9680_jesd204_link_clk_clk;                                    // ad9680_jesd204:link_clk_clk -> [ad9680_adcfifo:adc_clk, avalon_st_adapter:in_clk_0_clk, axi_ad9680_core:rx_clk, rst_controller_001:clk, rst_controller_005:clk, util_ad9680_cpack:adc_clk]
	wire           ad9144_jesd204_link_clk_clk;                                    // ad9144_jesd204:link_clk_clk -> [avl_ad9144_fifo:dac_clk, axi_ad9144_core:tx_clk, rst_controller_003:clk, util_ad9144_upack:dac_clk]
	wire           axi_ad9680_core_adc_ch_0_valid;                                 // axi_ad9680_core:adc_valid_0 -> util_ad9680_cpack:adc_valid_0
	wire    [63:0] axi_ad9680_core_adc_ch_0_data;                                  // axi_ad9680_core:adc_data_0 -> util_ad9680_cpack:adc_data_0
	wire           axi_ad9680_core_adc_ch_0_enable;                                // axi_ad9680_core:adc_enable_0 -> util_ad9680_cpack:adc_enable_0
	wire           axi_ad9680_core_adc_ch_1_valid;                                 // axi_ad9680_core:adc_valid_1 -> util_ad9680_cpack:adc_valid_1
	wire    [63:0] axi_ad9680_core_adc_ch_1_data;                                  // axi_ad9680_core:adc_data_1 -> util_ad9680_cpack:adc_data_1
	wire           axi_ad9680_core_adc_ch_1_enable;                                // axi_ad9680_core:adc_enable_1 -> util_ad9680_cpack:adc_enable_1
	wire           axi_ad9144_core_dac_ch_0_valid;                                 // axi_ad9144_core:dac_valid_0 -> util_ad9144_upack:dac_valid_0
	wire    [63:0] util_ad9144_upack_dac_ch_0_data;                                // util_ad9144_upack:dac_data_0 -> axi_ad9144_core:dac_ddata_0
	wire           axi_ad9144_core_dac_ch_0_enable;                                // axi_ad9144_core:dac_enable_0 -> util_ad9144_upack:dac_enable_0
	wire           axi_ad9144_core_dac_ch_1_valid;                                 // axi_ad9144_core:dac_valid_1 -> util_ad9144_upack:dac_valid_1
	wire    [63:0] util_ad9144_upack_dac_ch_1_data;                                // util_ad9144_upack:dac_data_1 -> axi_ad9144_core:dac_ddata_1
	wire           axi_ad9144_core_dac_ch_1_enable;                                // axi_ad9144_core:dac_enable_1 -> util_ad9144_upack:dac_enable_1
	wire     [1:0] sys_hps_emif_gp_to_emif;                                        // sys_hps:emif_gp_to_emif -> sys_hps_ddr4_cntrl:hps_to_emif_gp
	wire  [4095:0] sys_hps_ddr4_cntrl_hps_emif_conduit_end_emif_to_hps;            // sys_hps_ddr4_cntrl:emif_to_hps -> sys_hps:emif_emif_to_hps
	wire     [0:0] sys_hps_ddr4_cntrl_hps_emif_conduit_end_emif_to_gp;             // sys_hps_ddr4_cntrl:emif_to_hps_gp -> sys_hps:emif_emif_to_gp
	wire  [4095:0] sys_hps_emif_hps_to_emif;                                       // sys_hps:emif_hps_to_emif -> sys_hps_ddr4_cntrl:hps_to_emif
	wire   [127:0] util_ad9680_cpack_if_adc_data_data;                             // util_ad9680_cpack:adc_data -> ad9680_adcfifo:adc_wdata
	wire           util_ad9680_cpack_if_adc_valid_valid;                           // util_ad9680_cpack:adc_valid -> ad9680_adcfifo:adc_wr
	wire           ad9680_adcfifo_if_adc_wovf_ovf;                                 // ad9680_adcfifo:adc_wovf -> axi_ad9680_core:adc_dovf
	wire   [127:0] avl_ad9144_fifo_if_dac_data_data;                               // avl_ad9144_fifo:dac_data -> util_ad9144_upack:dac_data
	wire           avl_ad9144_fifo_if_dac_dunf_unf;                                // avl_ad9144_fifo:dac_dunf -> axi_ad9144_core:dac_dunf
	wire           util_ad9144_upack_if_dac_valid_valid;                           // util_ad9144_upack:dac_valid -> avl_ad9144_fifo:dac_valid
	wire           avl_ad9144_fifo_if_dma_ready_ready;                             // avl_ad9144_fifo:dma_ready -> axi_ad9144_dma:m_axis_ready
	wire   [127:0] ad9680_adcfifo_if_dma_wdata_data;                               // ad9680_adcfifo:dma_wdata -> axi_ad9680_dma:s_axis_data
	wire           ad9680_adcfifo_if_dma_wr_valid;                                 // ad9680_adcfifo:dma_wr -> axi_ad9680_dma:s_axis_valid
	wire           axi_ad9680_dma_if_s_axis_ready_ready;                           // axi_ad9680_dma:s_axis_ready -> ad9680_adcfifo:dma_wready
	wire           axi_ad9680_dma_if_s_axis_xfer_req_xfer_req;                     // axi_ad9680_dma:s_axis_xfer_req -> ad9680_adcfifo:dma_xfer_req
	wire   [127:0] axi_ad9144_dma_if_m_axis_data_data;                             // axi_ad9144_dma:m_axis_data -> avl_ad9144_fifo:dma_data
	wire           axi_ad9144_dma_if_m_axis_last_last;                             // axi_ad9144_dma:m_axis_last -> avl_ad9144_fifo:dma_xfer_last
	wire           axi_ad9144_dma_if_m_axis_valid_valid;                           // axi_ad9144_dma:m_axis_valid -> avl_ad9144_fifo:dma_valid
	wire           axi_ad9144_dma_if_m_axis_xfer_req_xfer_req;                     // axi_ad9144_dma:m_axis_xfer_req -> avl_ad9144_fifo:dma_xfer_req
	wire     [3:0] ad9680_jesd204_link_sof_export;                                 // ad9680_jesd204:link_sof_export -> axi_ad9680_core:rx_sof
	wire     [1:0] sys_hps_h2f_lw_axi_master_awburst;                              // sys_hps:h2f_lw_AWBURST -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_awburst
	wire     [4:0] sys_hps_h2f_lw_axi_master_awuser;                               // sys_hps:h2f_lw_AWUSER -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_awuser
	wire     [3:0] sys_hps_h2f_lw_axi_master_arlen;                                // sys_hps:h2f_lw_ARLEN -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_arlen
	wire     [3:0] sys_hps_h2f_lw_axi_master_wstrb;                                // sys_hps:h2f_lw_WSTRB -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_wstrb
	wire           sys_hps_h2f_lw_axi_master_wready;                               // mm_interconnect_1:sys_hps_h2f_lw_axi_master_wready -> sys_hps:h2f_lw_WREADY
	wire     [3:0] sys_hps_h2f_lw_axi_master_rid;                                  // mm_interconnect_1:sys_hps_h2f_lw_axi_master_rid -> sys_hps:h2f_lw_RID
	wire           sys_hps_h2f_lw_axi_master_rready;                               // sys_hps:h2f_lw_RREADY -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_rready
	wire     [3:0] sys_hps_h2f_lw_axi_master_awlen;                                // sys_hps:h2f_lw_AWLEN -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_awlen
	wire     [3:0] sys_hps_h2f_lw_axi_master_wid;                                  // sys_hps:h2f_lw_WID -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_wid
	wire     [3:0] sys_hps_h2f_lw_axi_master_arcache;                              // sys_hps:h2f_lw_ARCACHE -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_arcache
	wire           sys_hps_h2f_lw_axi_master_wvalid;                               // sys_hps:h2f_lw_WVALID -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_wvalid
	wire    [20:0] sys_hps_h2f_lw_axi_master_araddr;                               // sys_hps:h2f_lw_ARADDR -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_araddr
	wire     [2:0] sys_hps_h2f_lw_axi_master_arprot;                               // sys_hps:h2f_lw_ARPROT -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_arprot
	wire     [2:0] sys_hps_h2f_lw_axi_master_awprot;                               // sys_hps:h2f_lw_AWPROT -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_awprot
	wire    [31:0] sys_hps_h2f_lw_axi_master_wdata;                                // sys_hps:h2f_lw_WDATA -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_wdata
	wire           sys_hps_h2f_lw_axi_master_arvalid;                              // sys_hps:h2f_lw_ARVALID -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_arvalid
	wire     [3:0] sys_hps_h2f_lw_axi_master_awcache;                              // sys_hps:h2f_lw_AWCACHE -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_awcache
	wire     [3:0] sys_hps_h2f_lw_axi_master_arid;                                 // sys_hps:h2f_lw_ARID -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_arid
	wire     [1:0] sys_hps_h2f_lw_axi_master_arlock;                               // sys_hps:h2f_lw_ARLOCK -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_arlock
	wire     [1:0] sys_hps_h2f_lw_axi_master_awlock;                               // sys_hps:h2f_lw_AWLOCK -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_awlock
	wire    [20:0] sys_hps_h2f_lw_axi_master_awaddr;                               // sys_hps:h2f_lw_AWADDR -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_awaddr
	wire     [1:0] sys_hps_h2f_lw_axi_master_bresp;                                // mm_interconnect_1:sys_hps_h2f_lw_axi_master_bresp -> sys_hps:h2f_lw_BRESP
	wire           sys_hps_h2f_lw_axi_master_arready;                              // mm_interconnect_1:sys_hps_h2f_lw_axi_master_arready -> sys_hps:h2f_lw_ARREADY
	wire    [31:0] sys_hps_h2f_lw_axi_master_rdata;                                // mm_interconnect_1:sys_hps_h2f_lw_axi_master_rdata -> sys_hps:h2f_lw_RDATA
	wire           sys_hps_h2f_lw_axi_master_awready;                              // mm_interconnect_1:sys_hps_h2f_lw_axi_master_awready -> sys_hps:h2f_lw_AWREADY
	wire     [1:0] sys_hps_h2f_lw_axi_master_arburst;                              // sys_hps:h2f_lw_ARBURST -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_arburst
	wire     [2:0] sys_hps_h2f_lw_axi_master_arsize;                               // sys_hps:h2f_lw_ARSIZE -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_arsize
	wire           sys_hps_h2f_lw_axi_master_bready;                               // sys_hps:h2f_lw_BREADY -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_bready
	wire           sys_hps_h2f_lw_axi_master_rlast;                                // mm_interconnect_1:sys_hps_h2f_lw_axi_master_rlast -> sys_hps:h2f_lw_RLAST
	wire           sys_hps_h2f_lw_axi_master_wlast;                                // sys_hps:h2f_lw_WLAST -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_wlast
	wire     [1:0] sys_hps_h2f_lw_axi_master_rresp;                                // mm_interconnect_1:sys_hps_h2f_lw_axi_master_rresp -> sys_hps:h2f_lw_RRESP
	wire     [3:0] sys_hps_h2f_lw_axi_master_awid;                                 // sys_hps:h2f_lw_AWID -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_awid
	wire     [3:0] sys_hps_h2f_lw_axi_master_bid;                                  // mm_interconnect_1:sys_hps_h2f_lw_axi_master_bid -> sys_hps:h2f_lw_BID
	wire           sys_hps_h2f_lw_axi_master_bvalid;                               // mm_interconnect_1:sys_hps_h2f_lw_axi_master_bvalid -> sys_hps:h2f_lw_BVALID
	wire     [2:0] sys_hps_h2f_lw_axi_master_awsize;                               // sys_hps:h2f_lw_AWSIZE -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_awsize
	wire           sys_hps_h2f_lw_axi_master_awvalid;                              // sys_hps:h2f_lw_AWVALID -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_awvalid
	wire     [4:0] sys_hps_h2f_lw_axi_master_aruser;                               // sys_hps:h2f_lw_ARUSER -> mm_interconnect_1:sys_hps_h2f_lw_axi_master_aruser
	wire           sys_hps_h2f_lw_axi_master_rvalid;                               // mm_interconnect_1:sys_hps_h2f_lw_axi_master_rvalid -> sys_hps:h2f_lw_RVALID
	wire    [31:0] mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_readdata;    // ad9144_jesd204:lane_pll_reconfig_readdata -> mm_interconnect_1:ad9144_jesd204_lane_pll_reconfig_readdata
	wire           mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_waitrequest; // ad9144_jesd204:lane_pll_reconfig_waitrequest -> mm_interconnect_1:ad9144_jesd204_lane_pll_reconfig_waitrequest
	wire     [9:0] mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_address;     // mm_interconnect_1:ad9144_jesd204_lane_pll_reconfig_address -> ad9144_jesd204:lane_pll_reconfig_address
	wire           mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_read;        // mm_interconnect_1:ad9144_jesd204_lane_pll_reconfig_read -> ad9144_jesd204:lane_pll_reconfig_read
	wire           mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_write;       // mm_interconnect_1:ad9144_jesd204_lane_pll_reconfig_write -> ad9144_jesd204:lane_pll_reconfig_write
	wire    [31:0] mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_writedata;   // mm_interconnect_1:ad9144_jesd204_lane_pll_reconfig_writedata -> ad9144_jesd204:lane_pll_reconfig_writedata
	wire    [11:0] mm_interconnect_1_ad9144_jesd204_link_management_awaddr;        // mm_interconnect_1:ad9144_jesd204_link_management_awaddr -> ad9144_jesd204:link_management_awaddr
	wire     [1:0] mm_interconnect_1_ad9144_jesd204_link_management_bresp;         // ad9144_jesd204:link_management_bresp -> mm_interconnect_1:ad9144_jesd204_link_management_bresp
	wire           mm_interconnect_1_ad9144_jesd204_link_management_arready;       // ad9144_jesd204:link_management_arready -> mm_interconnect_1:ad9144_jesd204_link_management_arready
	wire    [31:0] mm_interconnect_1_ad9144_jesd204_link_management_rdata;         // ad9144_jesd204:link_management_rdata -> mm_interconnect_1:ad9144_jesd204_link_management_rdata
	wire     [3:0] mm_interconnect_1_ad9144_jesd204_link_management_wstrb;         // mm_interconnect_1:ad9144_jesd204_link_management_wstrb -> ad9144_jesd204:link_management_wstrb
	wire           mm_interconnect_1_ad9144_jesd204_link_management_wready;        // ad9144_jesd204:link_management_wready -> mm_interconnect_1:ad9144_jesd204_link_management_wready
	wire           mm_interconnect_1_ad9144_jesd204_link_management_awready;       // ad9144_jesd204:link_management_awready -> mm_interconnect_1:ad9144_jesd204_link_management_awready
	wire           mm_interconnect_1_ad9144_jesd204_link_management_rready;        // mm_interconnect_1:ad9144_jesd204_link_management_rready -> ad9144_jesd204:link_management_rready
	wire           mm_interconnect_1_ad9144_jesd204_link_management_bready;        // mm_interconnect_1:ad9144_jesd204_link_management_bready -> ad9144_jesd204:link_management_bready
	wire           mm_interconnect_1_ad9144_jesd204_link_management_wvalid;        // mm_interconnect_1:ad9144_jesd204_link_management_wvalid -> ad9144_jesd204:link_management_wvalid
	wire    [11:0] mm_interconnect_1_ad9144_jesd204_link_management_araddr;        // mm_interconnect_1:ad9144_jesd204_link_management_araddr -> ad9144_jesd204:link_management_araddr
	wire     [2:0] mm_interconnect_1_ad9144_jesd204_link_management_arprot;        // mm_interconnect_1:ad9144_jesd204_link_management_arprot -> ad9144_jesd204:link_management_arprot
	wire     [1:0] mm_interconnect_1_ad9144_jesd204_link_management_rresp;         // ad9144_jesd204:link_management_rresp -> mm_interconnect_1:ad9144_jesd204_link_management_rresp
	wire     [2:0] mm_interconnect_1_ad9144_jesd204_link_management_awprot;        // mm_interconnect_1:ad9144_jesd204_link_management_awprot -> ad9144_jesd204:link_management_awprot
	wire    [31:0] mm_interconnect_1_ad9144_jesd204_link_management_wdata;         // mm_interconnect_1:ad9144_jesd204_link_management_wdata -> ad9144_jesd204:link_management_wdata
	wire           mm_interconnect_1_ad9144_jesd204_link_management_arvalid;       // mm_interconnect_1:ad9144_jesd204_link_management_arvalid -> ad9144_jesd204:link_management_arvalid
	wire           mm_interconnect_1_ad9144_jesd204_link_management_bvalid;        // ad9144_jesd204:link_management_bvalid -> mm_interconnect_1:ad9144_jesd204_link_management_bvalid
	wire           mm_interconnect_1_ad9144_jesd204_link_management_awvalid;       // mm_interconnect_1:ad9144_jesd204_link_management_awvalid -> ad9144_jesd204:link_management_awvalid
	wire           mm_interconnect_1_ad9144_jesd204_link_management_rvalid;        // ad9144_jesd204:link_management_rvalid -> mm_interconnect_1:ad9144_jesd204_link_management_rvalid
	wire    [11:0] mm_interconnect_1_ad9680_jesd204_link_management_awaddr;        // mm_interconnect_1:ad9680_jesd204_link_management_awaddr -> ad9680_jesd204:link_management_awaddr
	wire     [1:0] mm_interconnect_1_ad9680_jesd204_link_management_bresp;         // ad9680_jesd204:link_management_bresp -> mm_interconnect_1:ad9680_jesd204_link_management_bresp
	wire           mm_interconnect_1_ad9680_jesd204_link_management_arready;       // ad9680_jesd204:link_management_arready -> mm_interconnect_1:ad9680_jesd204_link_management_arready
	wire    [31:0] mm_interconnect_1_ad9680_jesd204_link_management_rdata;         // ad9680_jesd204:link_management_rdata -> mm_interconnect_1:ad9680_jesd204_link_management_rdata
	wire     [3:0] mm_interconnect_1_ad9680_jesd204_link_management_wstrb;         // mm_interconnect_1:ad9680_jesd204_link_management_wstrb -> ad9680_jesd204:link_management_wstrb
	wire           mm_interconnect_1_ad9680_jesd204_link_management_wready;        // ad9680_jesd204:link_management_wready -> mm_interconnect_1:ad9680_jesd204_link_management_wready
	wire           mm_interconnect_1_ad9680_jesd204_link_management_awready;       // ad9680_jesd204:link_management_awready -> mm_interconnect_1:ad9680_jesd204_link_management_awready
	wire           mm_interconnect_1_ad9680_jesd204_link_management_rready;        // mm_interconnect_1:ad9680_jesd204_link_management_rready -> ad9680_jesd204:link_management_rready
	wire           mm_interconnect_1_ad9680_jesd204_link_management_bready;        // mm_interconnect_1:ad9680_jesd204_link_management_bready -> ad9680_jesd204:link_management_bready
	wire           mm_interconnect_1_ad9680_jesd204_link_management_wvalid;        // mm_interconnect_1:ad9680_jesd204_link_management_wvalid -> ad9680_jesd204:link_management_wvalid
	wire    [11:0] mm_interconnect_1_ad9680_jesd204_link_management_araddr;        // mm_interconnect_1:ad9680_jesd204_link_management_araddr -> ad9680_jesd204:link_management_araddr
	wire     [2:0] mm_interconnect_1_ad9680_jesd204_link_management_arprot;        // mm_interconnect_1:ad9680_jesd204_link_management_arprot -> ad9680_jesd204:link_management_arprot
	wire     [1:0] mm_interconnect_1_ad9680_jesd204_link_management_rresp;         // ad9680_jesd204:link_management_rresp -> mm_interconnect_1:ad9680_jesd204_link_management_rresp
	wire     [2:0] mm_interconnect_1_ad9680_jesd204_link_management_awprot;        // mm_interconnect_1:ad9680_jesd204_link_management_awprot -> ad9680_jesd204:link_management_awprot
	wire    [31:0] mm_interconnect_1_ad9680_jesd204_link_management_wdata;         // mm_interconnect_1:ad9680_jesd204_link_management_wdata -> ad9680_jesd204:link_management_wdata
	wire           mm_interconnect_1_ad9680_jesd204_link_management_arvalid;       // mm_interconnect_1:ad9680_jesd204_link_management_arvalid -> ad9680_jesd204:link_management_arvalid
	wire           mm_interconnect_1_ad9680_jesd204_link_management_bvalid;        // ad9680_jesd204:link_management_bvalid -> mm_interconnect_1:ad9680_jesd204_link_management_bvalid
	wire           mm_interconnect_1_ad9680_jesd204_link_management_awvalid;       // mm_interconnect_1:ad9680_jesd204_link_management_awvalid -> ad9680_jesd204:link_management_awvalid
	wire           mm_interconnect_1_ad9680_jesd204_link_management_rvalid;        // ad9680_jesd204:link_management_rvalid -> mm_interconnect_1:ad9680_jesd204_link_management_rvalid
	wire    [31:0] mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_readdata;    // ad9144_jesd204:link_pll_reconfig_readdata -> mm_interconnect_1:ad9144_jesd204_link_pll_reconfig_readdata
	wire           mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_waitrequest; // ad9144_jesd204:link_pll_reconfig_waitrequest -> mm_interconnect_1:ad9144_jesd204_link_pll_reconfig_waitrequest
	wire     [9:0] mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_address;     // mm_interconnect_1:ad9144_jesd204_link_pll_reconfig_address -> ad9144_jesd204:link_pll_reconfig_address
	wire           mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_read;        // mm_interconnect_1:ad9144_jesd204_link_pll_reconfig_read -> ad9144_jesd204:link_pll_reconfig_read
	wire           mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_write;       // mm_interconnect_1:ad9144_jesd204_link_pll_reconfig_write -> ad9144_jesd204:link_pll_reconfig_write
	wire    [31:0] mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_writedata;   // mm_interconnect_1:ad9144_jesd204_link_pll_reconfig_writedata -> ad9144_jesd204:link_pll_reconfig_writedata
	wire    [31:0] mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_readdata;    // ad9680_jesd204:link_pll_reconfig_readdata -> mm_interconnect_1:ad9680_jesd204_link_pll_reconfig_readdata
	wire           mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_waitrequest; // ad9680_jesd204:link_pll_reconfig_waitrequest -> mm_interconnect_1:ad9680_jesd204_link_pll_reconfig_waitrequest
	wire     [9:0] mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_address;     // mm_interconnect_1:ad9680_jesd204_link_pll_reconfig_address -> ad9680_jesd204:link_pll_reconfig_address
	wire           mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_read;        // mm_interconnect_1:ad9680_jesd204_link_pll_reconfig_read -> ad9680_jesd204:link_pll_reconfig_read
	wire           mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_write;       // mm_interconnect_1:ad9680_jesd204_link_pll_reconfig_write -> ad9680_jesd204:link_pll_reconfig_write
	wire    [31:0] mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_writedata;   // mm_interconnect_1:ad9680_jesd204_link_pll_reconfig_writedata -> ad9680_jesd204:link_pll_reconfig_writedata
	wire    [13:0] mm_interconnect_1_ad9144_jesd204_link_reconfig_awaddr;          // mm_interconnect_1:ad9144_jesd204_link_reconfig_awaddr -> ad9144_jesd204:link_reconfig_awaddr
	wire     [1:0] mm_interconnect_1_ad9144_jesd204_link_reconfig_bresp;           // ad9144_jesd204:link_reconfig_bresp -> mm_interconnect_1:ad9144_jesd204_link_reconfig_bresp
	wire           mm_interconnect_1_ad9144_jesd204_link_reconfig_arready;         // ad9144_jesd204:link_reconfig_arready -> mm_interconnect_1:ad9144_jesd204_link_reconfig_arready
	wire    [31:0] mm_interconnect_1_ad9144_jesd204_link_reconfig_rdata;           // ad9144_jesd204:link_reconfig_rdata -> mm_interconnect_1:ad9144_jesd204_link_reconfig_rdata
	wire     [3:0] mm_interconnect_1_ad9144_jesd204_link_reconfig_wstrb;           // mm_interconnect_1:ad9144_jesd204_link_reconfig_wstrb -> ad9144_jesd204:link_reconfig_wstrb
	wire           mm_interconnect_1_ad9144_jesd204_link_reconfig_wready;          // ad9144_jesd204:link_reconfig_wready -> mm_interconnect_1:ad9144_jesd204_link_reconfig_wready
	wire           mm_interconnect_1_ad9144_jesd204_link_reconfig_awready;         // ad9144_jesd204:link_reconfig_awready -> mm_interconnect_1:ad9144_jesd204_link_reconfig_awready
	wire           mm_interconnect_1_ad9144_jesd204_link_reconfig_rready;          // mm_interconnect_1:ad9144_jesd204_link_reconfig_rready -> ad9144_jesd204:link_reconfig_rready
	wire           mm_interconnect_1_ad9144_jesd204_link_reconfig_bready;          // mm_interconnect_1:ad9144_jesd204_link_reconfig_bready -> ad9144_jesd204:link_reconfig_bready
	wire           mm_interconnect_1_ad9144_jesd204_link_reconfig_wvalid;          // mm_interconnect_1:ad9144_jesd204_link_reconfig_wvalid -> ad9144_jesd204:link_reconfig_wvalid
	wire    [13:0] mm_interconnect_1_ad9144_jesd204_link_reconfig_araddr;          // mm_interconnect_1:ad9144_jesd204_link_reconfig_araddr -> ad9144_jesd204:link_reconfig_araddr
	wire     [2:0] mm_interconnect_1_ad9144_jesd204_link_reconfig_arprot;          // mm_interconnect_1:ad9144_jesd204_link_reconfig_arprot -> ad9144_jesd204:link_reconfig_arprot
	wire     [1:0] mm_interconnect_1_ad9144_jesd204_link_reconfig_rresp;           // ad9144_jesd204:link_reconfig_rresp -> mm_interconnect_1:ad9144_jesd204_link_reconfig_rresp
	wire     [2:0] mm_interconnect_1_ad9144_jesd204_link_reconfig_awprot;          // mm_interconnect_1:ad9144_jesd204_link_reconfig_awprot -> ad9144_jesd204:link_reconfig_awprot
	wire    [31:0] mm_interconnect_1_ad9144_jesd204_link_reconfig_wdata;           // mm_interconnect_1:ad9144_jesd204_link_reconfig_wdata -> ad9144_jesd204:link_reconfig_wdata
	wire           mm_interconnect_1_ad9144_jesd204_link_reconfig_arvalid;         // mm_interconnect_1:ad9144_jesd204_link_reconfig_arvalid -> ad9144_jesd204:link_reconfig_arvalid
	wire           mm_interconnect_1_ad9144_jesd204_link_reconfig_bvalid;          // ad9144_jesd204:link_reconfig_bvalid -> mm_interconnect_1:ad9144_jesd204_link_reconfig_bvalid
	wire           mm_interconnect_1_ad9144_jesd204_link_reconfig_awvalid;         // mm_interconnect_1:ad9144_jesd204_link_reconfig_awvalid -> ad9144_jesd204:link_reconfig_awvalid
	wire           mm_interconnect_1_ad9144_jesd204_link_reconfig_rvalid;          // ad9144_jesd204:link_reconfig_rvalid -> mm_interconnect_1:ad9144_jesd204_link_reconfig_rvalid
	wire    [13:0] mm_interconnect_1_ad9680_jesd204_link_reconfig_awaddr;          // mm_interconnect_1:ad9680_jesd204_link_reconfig_awaddr -> ad9680_jesd204:link_reconfig_awaddr
	wire     [1:0] mm_interconnect_1_ad9680_jesd204_link_reconfig_bresp;           // ad9680_jesd204:link_reconfig_bresp -> mm_interconnect_1:ad9680_jesd204_link_reconfig_bresp
	wire           mm_interconnect_1_ad9680_jesd204_link_reconfig_arready;         // ad9680_jesd204:link_reconfig_arready -> mm_interconnect_1:ad9680_jesd204_link_reconfig_arready
	wire    [31:0] mm_interconnect_1_ad9680_jesd204_link_reconfig_rdata;           // ad9680_jesd204:link_reconfig_rdata -> mm_interconnect_1:ad9680_jesd204_link_reconfig_rdata
	wire     [3:0] mm_interconnect_1_ad9680_jesd204_link_reconfig_wstrb;           // mm_interconnect_1:ad9680_jesd204_link_reconfig_wstrb -> ad9680_jesd204:link_reconfig_wstrb
	wire           mm_interconnect_1_ad9680_jesd204_link_reconfig_wready;          // ad9680_jesd204:link_reconfig_wready -> mm_interconnect_1:ad9680_jesd204_link_reconfig_wready
	wire           mm_interconnect_1_ad9680_jesd204_link_reconfig_awready;         // ad9680_jesd204:link_reconfig_awready -> mm_interconnect_1:ad9680_jesd204_link_reconfig_awready
	wire           mm_interconnect_1_ad9680_jesd204_link_reconfig_rready;          // mm_interconnect_1:ad9680_jesd204_link_reconfig_rready -> ad9680_jesd204:link_reconfig_rready
	wire           mm_interconnect_1_ad9680_jesd204_link_reconfig_bready;          // mm_interconnect_1:ad9680_jesd204_link_reconfig_bready -> ad9680_jesd204:link_reconfig_bready
	wire           mm_interconnect_1_ad9680_jesd204_link_reconfig_wvalid;          // mm_interconnect_1:ad9680_jesd204_link_reconfig_wvalid -> ad9680_jesd204:link_reconfig_wvalid
	wire    [13:0] mm_interconnect_1_ad9680_jesd204_link_reconfig_araddr;          // mm_interconnect_1:ad9680_jesd204_link_reconfig_araddr -> ad9680_jesd204:link_reconfig_araddr
	wire     [2:0] mm_interconnect_1_ad9680_jesd204_link_reconfig_arprot;          // mm_interconnect_1:ad9680_jesd204_link_reconfig_arprot -> ad9680_jesd204:link_reconfig_arprot
	wire     [1:0] mm_interconnect_1_ad9680_jesd204_link_reconfig_rresp;           // ad9680_jesd204:link_reconfig_rresp -> mm_interconnect_1:ad9680_jesd204_link_reconfig_rresp
	wire     [2:0] mm_interconnect_1_ad9680_jesd204_link_reconfig_awprot;          // mm_interconnect_1:ad9680_jesd204_link_reconfig_awprot -> ad9680_jesd204:link_reconfig_awprot
	wire    [31:0] mm_interconnect_1_ad9680_jesd204_link_reconfig_wdata;           // mm_interconnect_1:ad9680_jesd204_link_reconfig_wdata -> ad9680_jesd204:link_reconfig_wdata
	wire           mm_interconnect_1_ad9680_jesd204_link_reconfig_arvalid;         // mm_interconnect_1:ad9680_jesd204_link_reconfig_arvalid -> ad9680_jesd204:link_reconfig_arvalid
	wire           mm_interconnect_1_ad9680_jesd204_link_reconfig_bvalid;          // ad9680_jesd204:link_reconfig_bvalid -> mm_interconnect_1:ad9680_jesd204_link_reconfig_bvalid
	wire           mm_interconnect_1_ad9680_jesd204_link_reconfig_awvalid;         // mm_interconnect_1:ad9680_jesd204_link_reconfig_awvalid -> ad9680_jesd204:link_reconfig_awvalid
	wire           mm_interconnect_1_ad9680_jesd204_link_reconfig_rvalid;          // ad9680_jesd204:link_reconfig_rvalid -> mm_interconnect_1:ad9680_jesd204_link_reconfig_rvalid
	wire    [31:0] mm_interconnect_1_avl_adxcfg_0_rcfg_s0_readdata;                // avl_adxcfg_0:rcfg_in_readdata_0 -> mm_interconnect_1:avl_adxcfg_0_rcfg_s0_readdata
	wire           mm_interconnect_1_avl_adxcfg_0_rcfg_s0_waitrequest;             // avl_adxcfg_0:rcfg_in_waitrequest_0 -> mm_interconnect_1:avl_adxcfg_0_rcfg_s0_waitrequest
	wire     [9:0] mm_interconnect_1_avl_adxcfg_0_rcfg_s0_address;                 // mm_interconnect_1:avl_adxcfg_0_rcfg_s0_address -> avl_adxcfg_0:rcfg_in_address_0
	wire           mm_interconnect_1_avl_adxcfg_0_rcfg_s0_read;                    // mm_interconnect_1:avl_adxcfg_0_rcfg_s0_read -> avl_adxcfg_0:rcfg_in_read_0
	wire           mm_interconnect_1_avl_adxcfg_0_rcfg_s0_write;                   // mm_interconnect_1:avl_adxcfg_0_rcfg_s0_write -> avl_adxcfg_0:rcfg_in_write_0
	wire    [31:0] mm_interconnect_1_avl_adxcfg_0_rcfg_s0_writedata;               // mm_interconnect_1:avl_adxcfg_0_rcfg_s0_writedata -> avl_adxcfg_0:rcfg_in_writedata_0
	wire    [31:0] mm_interconnect_1_avl_adxcfg_1_rcfg_s0_readdata;                // avl_adxcfg_1:rcfg_in_readdata_0 -> mm_interconnect_1:avl_adxcfg_1_rcfg_s0_readdata
	wire           mm_interconnect_1_avl_adxcfg_1_rcfg_s0_waitrequest;             // avl_adxcfg_1:rcfg_in_waitrequest_0 -> mm_interconnect_1:avl_adxcfg_1_rcfg_s0_waitrequest
	wire     [9:0] mm_interconnect_1_avl_adxcfg_1_rcfg_s0_address;                 // mm_interconnect_1:avl_adxcfg_1_rcfg_s0_address -> avl_adxcfg_1:rcfg_in_address_0
	wire           mm_interconnect_1_avl_adxcfg_1_rcfg_s0_read;                    // mm_interconnect_1:avl_adxcfg_1_rcfg_s0_read -> avl_adxcfg_1:rcfg_in_read_0
	wire           mm_interconnect_1_avl_adxcfg_1_rcfg_s0_write;                   // mm_interconnect_1:avl_adxcfg_1_rcfg_s0_write -> avl_adxcfg_1:rcfg_in_write_0
	wire    [31:0] mm_interconnect_1_avl_adxcfg_1_rcfg_s0_writedata;               // mm_interconnect_1:avl_adxcfg_1_rcfg_s0_writedata -> avl_adxcfg_1:rcfg_in_writedata_0
	wire    [31:0] mm_interconnect_1_avl_adxcfg_2_rcfg_s0_readdata;                // avl_adxcfg_2:rcfg_in_readdata_0 -> mm_interconnect_1:avl_adxcfg_2_rcfg_s0_readdata
	wire           mm_interconnect_1_avl_adxcfg_2_rcfg_s0_waitrequest;             // avl_adxcfg_2:rcfg_in_waitrequest_0 -> mm_interconnect_1:avl_adxcfg_2_rcfg_s0_waitrequest
	wire     [9:0] mm_interconnect_1_avl_adxcfg_2_rcfg_s0_address;                 // mm_interconnect_1:avl_adxcfg_2_rcfg_s0_address -> avl_adxcfg_2:rcfg_in_address_0
	wire           mm_interconnect_1_avl_adxcfg_2_rcfg_s0_read;                    // mm_interconnect_1:avl_adxcfg_2_rcfg_s0_read -> avl_adxcfg_2:rcfg_in_read_0
	wire           mm_interconnect_1_avl_adxcfg_2_rcfg_s0_write;                   // mm_interconnect_1:avl_adxcfg_2_rcfg_s0_write -> avl_adxcfg_2:rcfg_in_write_0
	wire    [31:0] mm_interconnect_1_avl_adxcfg_2_rcfg_s0_writedata;               // mm_interconnect_1:avl_adxcfg_2_rcfg_s0_writedata -> avl_adxcfg_2:rcfg_in_writedata_0
	wire    [31:0] mm_interconnect_1_avl_adxcfg_3_rcfg_s0_readdata;                // avl_adxcfg_3:rcfg_in_readdata_0 -> mm_interconnect_1:avl_adxcfg_3_rcfg_s0_readdata
	wire           mm_interconnect_1_avl_adxcfg_3_rcfg_s0_waitrequest;             // avl_adxcfg_3:rcfg_in_waitrequest_0 -> mm_interconnect_1:avl_adxcfg_3_rcfg_s0_waitrequest
	wire     [9:0] mm_interconnect_1_avl_adxcfg_3_rcfg_s0_address;                 // mm_interconnect_1:avl_adxcfg_3_rcfg_s0_address -> avl_adxcfg_3:rcfg_in_address_0
	wire           mm_interconnect_1_avl_adxcfg_3_rcfg_s0_read;                    // mm_interconnect_1:avl_adxcfg_3_rcfg_s0_read -> avl_adxcfg_3:rcfg_in_read_0
	wire           mm_interconnect_1_avl_adxcfg_3_rcfg_s0_write;                   // mm_interconnect_1:avl_adxcfg_3_rcfg_s0_write -> avl_adxcfg_3:rcfg_in_write_0
	wire    [31:0] mm_interconnect_1_avl_adxcfg_3_rcfg_s0_writedata;               // mm_interconnect_1:avl_adxcfg_3_rcfg_s0_writedata -> avl_adxcfg_3:rcfg_in_writedata_0
	wire    [31:0] mm_interconnect_1_avl_adxcfg_0_rcfg_s1_readdata;                // avl_adxcfg_0:rcfg_in_readdata_1 -> mm_interconnect_1:avl_adxcfg_0_rcfg_s1_readdata
	wire           mm_interconnect_1_avl_adxcfg_0_rcfg_s1_waitrequest;             // avl_adxcfg_0:rcfg_in_waitrequest_1 -> mm_interconnect_1:avl_adxcfg_0_rcfg_s1_waitrequest
	wire     [9:0] mm_interconnect_1_avl_adxcfg_0_rcfg_s1_address;                 // mm_interconnect_1:avl_adxcfg_0_rcfg_s1_address -> avl_adxcfg_0:rcfg_in_address_1
	wire           mm_interconnect_1_avl_adxcfg_0_rcfg_s1_read;                    // mm_interconnect_1:avl_adxcfg_0_rcfg_s1_read -> avl_adxcfg_0:rcfg_in_read_1
	wire           mm_interconnect_1_avl_adxcfg_0_rcfg_s1_write;                   // mm_interconnect_1:avl_adxcfg_0_rcfg_s1_write -> avl_adxcfg_0:rcfg_in_write_1
	wire    [31:0] mm_interconnect_1_avl_adxcfg_0_rcfg_s1_writedata;               // mm_interconnect_1:avl_adxcfg_0_rcfg_s1_writedata -> avl_adxcfg_0:rcfg_in_writedata_1
	wire    [31:0] mm_interconnect_1_avl_adxcfg_1_rcfg_s1_readdata;                // avl_adxcfg_1:rcfg_in_readdata_1 -> mm_interconnect_1:avl_adxcfg_1_rcfg_s1_readdata
	wire           mm_interconnect_1_avl_adxcfg_1_rcfg_s1_waitrequest;             // avl_adxcfg_1:rcfg_in_waitrequest_1 -> mm_interconnect_1:avl_adxcfg_1_rcfg_s1_waitrequest
	wire     [9:0] mm_interconnect_1_avl_adxcfg_1_rcfg_s1_address;                 // mm_interconnect_1:avl_adxcfg_1_rcfg_s1_address -> avl_adxcfg_1:rcfg_in_address_1
	wire           mm_interconnect_1_avl_adxcfg_1_rcfg_s1_read;                    // mm_interconnect_1:avl_adxcfg_1_rcfg_s1_read -> avl_adxcfg_1:rcfg_in_read_1
	wire           mm_interconnect_1_avl_adxcfg_1_rcfg_s1_write;                   // mm_interconnect_1:avl_adxcfg_1_rcfg_s1_write -> avl_adxcfg_1:rcfg_in_write_1
	wire    [31:0] mm_interconnect_1_avl_adxcfg_1_rcfg_s1_writedata;               // mm_interconnect_1:avl_adxcfg_1_rcfg_s1_writedata -> avl_adxcfg_1:rcfg_in_writedata_1
	wire    [31:0] mm_interconnect_1_avl_adxcfg_2_rcfg_s1_readdata;                // avl_adxcfg_2:rcfg_in_readdata_1 -> mm_interconnect_1:avl_adxcfg_2_rcfg_s1_readdata
	wire           mm_interconnect_1_avl_adxcfg_2_rcfg_s1_waitrequest;             // avl_adxcfg_2:rcfg_in_waitrequest_1 -> mm_interconnect_1:avl_adxcfg_2_rcfg_s1_waitrequest
	wire     [9:0] mm_interconnect_1_avl_adxcfg_2_rcfg_s1_address;                 // mm_interconnect_1:avl_adxcfg_2_rcfg_s1_address -> avl_adxcfg_2:rcfg_in_address_1
	wire           mm_interconnect_1_avl_adxcfg_2_rcfg_s1_read;                    // mm_interconnect_1:avl_adxcfg_2_rcfg_s1_read -> avl_adxcfg_2:rcfg_in_read_1
	wire           mm_interconnect_1_avl_adxcfg_2_rcfg_s1_write;                   // mm_interconnect_1:avl_adxcfg_2_rcfg_s1_write -> avl_adxcfg_2:rcfg_in_write_1
	wire    [31:0] mm_interconnect_1_avl_adxcfg_2_rcfg_s1_writedata;               // mm_interconnect_1:avl_adxcfg_2_rcfg_s1_writedata -> avl_adxcfg_2:rcfg_in_writedata_1
	wire    [31:0] mm_interconnect_1_avl_adxcfg_3_rcfg_s1_readdata;                // avl_adxcfg_3:rcfg_in_readdata_1 -> mm_interconnect_1:avl_adxcfg_3_rcfg_s1_readdata
	wire           mm_interconnect_1_avl_adxcfg_3_rcfg_s1_waitrequest;             // avl_adxcfg_3:rcfg_in_waitrequest_1 -> mm_interconnect_1:avl_adxcfg_3_rcfg_s1_waitrequest
	wire     [9:0] mm_interconnect_1_avl_adxcfg_3_rcfg_s1_address;                 // mm_interconnect_1:avl_adxcfg_3_rcfg_s1_address -> avl_adxcfg_3:rcfg_in_address_1
	wire           mm_interconnect_1_avl_adxcfg_3_rcfg_s1_read;                    // mm_interconnect_1:avl_adxcfg_3_rcfg_s1_read -> avl_adxcfg_3:rcfg_in_read_1
	wire           mm_interconnect_1_avl_adxcfg_3_rcfg_s1_write;                   // mm_interconnect_1:avl_adxcfg_3_rcfg_s1_write -> avl_adxcfg_3:rcfg_in_write_1
	wire    [31:0] mm_interconnect_1_avl_adxcfg_3_rcfg_s1_writedata;               // mm_interconnect_1:avl_adxcfg_3_rcfg_s1_writedata -> avl_adxcfg_3:rcfg_in_writedata_1
	wire           mm_interconnect_1_sys_gpio_in_s1_chipselect;                    // mm_interconnect_1:sys_gpio_in_s1_chipselect -> sys_gpio_in:chipselect
	wire    [31:0] mm_interconnect_1_sys_gpio_in_s1_readdata;                      // sys_gpio_in:readdata -> mm_interconnect_1:sys_gpio_in_s1_readdata
	wire     [1:0] mm_interconnect_1_sys_gpio_in_s1_address;                       // mm_interconnect_1:sys_gpio_in_s1_address -> sys_gpio_in:address
	wire           mm_interconnect_1_sys_gpio_in_s1_write;                         // mm_interconnect_1:sys_gpio_in_s1_write -> sys_gpio_in:write_n
	wire    [31:0] mm_interconnect_1_sys_gpio_in_s1_writedata;                     // mm_interconnect_1:sys_gpio_in_s1_writedata -> sys_gpio_in:writedata
	wire           mm_interconnect_1_sys_gpio_out_s1_chipselect;                   // mm_interconnect_1:sys_gpio_out_s1_chipselect -> sys_gpio_out:chipselect
	wire    [31:0] mm_interconnect_1_sys_gpio_out_s1_readdata;                     // sys_gpio_out:readdata -> mm_interconnect_1:sys_gpio_out_s1_readdata
	wire     [1:0] mm_interconnect_1_sys_gpio_out_s1_address;                      // mm_interconnect_1:sys_gpio_out_s1_address -> sys_gpio_out:address
	wire           mm_interconnect_1_sys_gpio_out_s1_write;                        // mm_interconnect_1:sys_gpio_out_s1_write -> sys_gpio_out:write_n
	wire    [31:0] mm_interconnect_1_sys_gpio_out_s1_writedata;                    // mm_interconnect_1:sys_gpio_out_s1_writedata -> sys_gpio_out:writedata
	wire    [11:0] mm_interconnect_1_axi_ad9144_dma_s_axi_awaddr;                  // mm_interconnect_1:axi_ad9144_dma_s_axi_awaddr -> axi_ad9144_dma:s_axi_awaddr
	wire     [1:0] mm_interconnect_1_axi_ad9144_dma_s_axi_bresp;                   // axi_ad9144_dma:s_axi_bresp -> mm_interconnect_1:axi_ad9144_dma_s_axi_bresp
	wire           mm_interconnect_1_axi_ad9144_dma_s_axi_arready;                 // axi_ad9144_dma:s_axi_arready -> mm_interconnect_1:axi_ad9144_dma_s_axi_arready
	wire    [31:0] mm_interconnect_1_axi_ad9144_dma_s_axi_rdata;                   // axi_ad9144_dma:s_axi_rdata -> mm_interconnect_1:axi_ad9144_dma_s_axi_rdata
	wire     [3:0] mm_interconnect_1_axi_ad9144_dma_s_axi_wstrb;                   // mm_interconnect_1:axi_ad9144_dma_s_axi_wstrb -> axi_ad9144_dma:s_axi_wstrb
	wire           mm_interconnect_1_axi_ad9144_dma_s_axi_wready;                  // axi_ad9144_dma:s_axi_wready -> mm_interconnect_1:axi_ad9144_dma_s_axi_wready
	wire           mm_interconnect_1_axi_ad9144_dma_s_axi_awready;                 // axi_ad9144_dma:s_axi_awready -> mm_interconnect_1:axi_ad9144_dma_s_axi_awready
	wire           mm_interconnect_1_axi_ad9144_dma_s_axi_rready;                  // mm_interconnect_1:axi_ad9144_dma_s_axi_rready -> axi_ad9144_dma:s_axi_rready
	wire           mm_interconnect_1_axi_ad9144_dma_s_axi_bready;                  // mm_interconnect_1:axi_ad9144_dma_s_axi_bready -> axi_ad9144_dma:s_axi_bready
	wire           mm_interconnect_1_axi_ad9144_dma_s_axi_wvalid;                  // mm_interconnect_1:axi_ad9144_dma_s_axi_wvalid -> axi_ad9144_dma:s_axi_wvalid
	wire    [11:0] mm_interconnect_1_axi_ad9144_dma_s_axi_araddr;                  // mm_interconnect_1:axi_ad9144_dma_s_axi_araddr -> axi_ad9144_dma:s_axi_araddr
	wire     [2:0] mm_interconnect_1_axi_ad9144_dma_s_axi_arprot;                  // mm_interconnect_1:axi_ad9144_dma_s_axi_arprot -> axi_ad9144_dma:s_axi_arprot
	wire     [1:0] mm_interconnect_1_axi_ad9144_dma_s_axi_rresp;                   // axi_ad9144_dma:s_axi_rresp -> mm_interconnect_1:axi_ad9144_dma_s_axi_rresp
	wire     [2:0] mm_interconnect_1_axi_ad9144_dma_s_axi_awprot;                  // mm_interconnect_1:axi_ad9144_dma_s_axi_awprot -> axi_ad9144_dma:s_axi_awprot
	wire    [31:0] mm_interconnect_1_axi_ad9144_dma_s_axi_wdata;                   // mm_interconnect_1:axi_ad9144_dma_s_axi_wdata -> axi_ad9144_dma:s_axi_wdata
	wire           mm_interconnect_1_axi_ad9144_dma_s_axi_arvalid;                 // mm_interconnect_1:axi_ad9144_dma_s_axi_arvalid -> axi_ad9144_dma:s_axi_arvalid
	wire           mm_interconnect_1_axi_ad9144_dma_s_axi_bvalid;                  // axi_ad9144_dma:s_axi_bvalid -> mm_interconnect_1:axi_ad9144_dma_s_axi_bvalid
	wire           mm_interconnect_1_axi_ad9144_dma_s_axi_awvalid;                 // mm_interconnect_1:axi_ad9144_dma_s_axi_awvalid -> axi_ad9144_dma:s_axi_awvalid
	wire           mm_interconnect_1_axi_ad9144_dma_s_axi_rvalid;                  // axi_ad9144_dma:s_axi_rvalid -> mm_interconnect_1:axi_ad9144_dma_s_axi_rvalid
	wire    [15:0] mm_interconnect_1_axi_ad9144_core_s_axi_awaddr;                 // mm_interconnect_1:axi_ad9144_core_s_axi_awaddr -> axi_ad9144_core:s_axi_awaddr
	wire     [1:0] mm_interconnect_1_axi_ad9144_core_s_axi_bresp;                  // axi_ad9144_core:s_axi_bresp -> mm_interconnect_1:axi_ad9144_core_s_axi_bresp
	wire           mm_interconnect_1_axi_ad9144_core_s_axi_arready;                // axi_ad9144_core:s_axi_arready -> mm_interconnect_1:axi_ad9144_core_s_axi_arready
	wire    [31:0] mm_interconnect_1_axi_ad9144_core_s_axi_rdata;                  // axi_ad9144_core:s_axi_rdata -> mm_interconnect_1:axi_ad9144_core_s_axi_rdata
	wire     [3:0] mm_interconnect_1_axi_ad9144_core_s_axi_wstrb;                  // mm_interconnect_1:axi_ad9144_core_s_axi_wstrb -> axi_ad9144_core:s_axi_wstrb
	wire           mm_interconnect_1_axi_ad9144_core_s_axi_wready;                 // axi_ad9144_core:s_axi_wready -> mm_interconnect_1:axi_ad9144_core_s_axi_wready
	wire           mm_interconnect_1_axi_ad9144_core_s_axi_awready;                // axi_ad9144_core:s_axi_awready -> mm_interconnect_1:axi_ad9144_core_s_axi_awready
	wire           mm_interconnect_1_axi_ad9144_core_s_axi_rready;                 // mm_interconnect_1:axi_ad9144_core_s_axi_rready -> axi_ad9144_core:s_axi_rready
	wire           mm_interconnect_1_axi_ad9144_core_s_axi_bready;                 // mm_interconnect_1:axi_ad9144_core_s_axi_bready -> axi_ad9144_core:s_axi_bready
	wire           mm_interconnect_1_axi_ad9144_core_s_axi_wvalid;                 // mm_interconnect_1:axi_ad9144_core_s_axi_wvalid -> axi_ad9144_core:s_axi_wvalid
	wire    [15:0] mm_interconnect_1_axi_ad9144_core_s_axi_araddr;                 // mm_interconnect_1:axi_ad9144_core_s_axi_araddr -> axi_ad9144_core:s_axi_araddr
	wire     [2:0] mm_interconnect_1_axi_ad9144_core_s_axi_arprot;                 // mm_interconnect_1:axi_ad9144_core_s_axi_arprot -> axi_ad9144_core:s_axi_arprot
	wire     [1:0] mm_interconnect_1_axi_ad9144_core_s_axi_rresp;                  // axi_ad9144_core:s_axi_rresp -> mm_interconnect_1:axi_ad9144_core_s_axi_rresp
	wire     [2:0] mm_interconnect_1_axi_ad9144_core_s_axi_awprot;                 // mm_interconnect_1:axi_ad9144_core_s_axi_awprot -> axi_ad9144_core:s_axi_awprot
	wire    [31:0] mm_interconnect_1_axi_ad9144_core_s_axi_wdata;                  // mm_interconnect_1:axi_ad9144_core_s_axi_wdata -> axi_ad9144_core:s_axi_wdata
	wire           mm_interconnect_1_axi_ad9144_core_s_axi_arvalid;                // mm_interconnect_1:axi_ad9144_core_s_axi_arvalid -> axi_ad9144_core:s_axi_arvalid
	wire           mm_interconnect_1_axi_ad9144_core_s_axi_bvalid;                 // axi_ad9144_core:s_axi_bvalid -> mm_interconnect_1:axi_ad9144_core_s_axi_bvalid
	wire           mm_interconnect_1_axi_ad9144_core_s_axi_awvalid;                // mm_interconnect_1:axi_ad9144_core_s_axi_awvalid -> axi_ad9144_core:s_axi_awvalid
	wire           mm_interconnect_1_axi_ad9144_core_s_axi_rvalid;                 // axi_ad9144_core:s_axi_rvalid -> mm_interconnect_1:axi_ad9144_core_s_axi_rvalid
	wire    [11:0] mm_interconnect_1_axi_ad9680_dma_s_axi_awaddr;                  // mm_interconnect_1:axi_ad9680_dma_s_axi_awaddr -> axi_ad9680_dma:s_axi_awaddr
	wire     [1:0] mm_interconnect_1_axi_ad9680_dma_s_axi_bresp;                   // axi_ad9680_dma:s_axi_bresp -> mm_interconnect_1:axi_ad9680_dma_s_axi_bresp
	wire           mm_interconnect_1_axi_ad9680_dma_s_axi_arready;                 // axi_ad9680_dma:s_axi_arready -> mm_interconnect_1:axi_ad9680_dma_s_axi_arready
	wire    [31:0] mm_interconnect_1_axi_ad9680_dma_s_axi_rdata;                   // axi_ad9680_dma:s_axi_rdata -> mm_interconnect_1:axi_ad9680_dma_s_axi_rdata
	wire     [3:0] mm_interconnect_1_axi_ad9680_dma_s_axi_wstrb;                   // mm_interconnect_1:axi_ad9680_dma_s_axi_wstrb -> axi_ad9680_dma:s_axi_wstrb
	wire           mm_interconnect_1_axi_ad9680_dma_s_axi_wready;                  // axi_ad9680_dma:s_axi_wready -> mm_interconnect_1:axi_ad9680_dma_s_axi_wready
	wire           mm_interconnect_1_axi_ad9680_dma_s_axi_awready;                 // axi_ad9680_dma:s_axi_awready -> mm_interconnect_1:axi_ad9680_dma_s_axi_awready
	wire           mm_interconnect_1_axi_ad9680_dma_s_axi_rready;                  // mm_interconnect_1:axi_ad9680_dma_s_axi_rready -> axi_ad9680_dma:s_axi_rready
	wire           mm_interconnect_1_axi_ad9680_dma_s_axi_bready;                  // mm_interconnect_1:axi_ad9680_dma_s_axi_bready -> axi_ad9680_dma:s_axi_bready
	wire           mm_interconnect_1_axi_ad9680_dma_s_axi_wvalid;                  // mm_interconnect_1:axi_ad9680_dma_s_axi_wvalid -> axi_ad9680_dma:s_axi_wvalid
	wire    [11:0] mm_interconnect_1_axi_ad9680_dma_s_axi_araddr;                  // mm_interconnect_1:axi_ad9680_dma_s_axi_araddr -> axi_ad9680_dma:s_axi_araddr
	wire     [2:0] mm_interconnect_1_axi_ad9680_dma_s_axi_arprot;                  // mm_interconnect_1:axi_ad9680_dma_s_axi_arprot -> axi_ad9680_dma:s_axi_arprot
	wire     [1:0] mm_interconnect_1_axi_ad9680_dma_s_axi_rresp;                   // axi_ad9680_dma:s_axi_rresp -> mm_interconnect_1:axi_ad9680_dma_s_axi_rresp
	wire     [2:0] mm_interconnect_1_axi_ad9680_dma_s_axi_awprot;                  // mm_interconnect_1:axi_ad9680_dma_s_axi_awprot -> axi_ad9680_dma:s_axi_awprot
	wire    [31:0] mm_interconnect_1_axi_ad9680_dma_s_axi_wdata;                   // mm_interconnect_1:axi_ad9680_dma_s_axi_wdata -> axi_ad9680_dma:s_axi_wdata
	wire           mm_interconnect_1_axi_ad9680_dma_s_axi_arvalid;                 // mm_interconnect_1:axi_ad9680_dma_s_axi_arvalid -> axi_ad9680_dma:s_axi_arvalid
	wire           mm_interconnect_1_axi_ad9680_dma_s_axi_bvalid;                  // axi_ad9680_dma:s_axi_bvalid -> mm_interconnect_1:axi_ad9680_dma_s_axi_bvalid
	wire           mm_interconnect_1_axi_ad9680_dma_s_axi_awvalid;                 // mm_interconnect_1:axi_ad9680_dma_s_axi_awvalid -> axi_ad9680_dma:s_axi_awvalid
	wire           mm_interconnect_1_axi_ad9680_dma_s_axi_rvalid;                  // axi_ad9680_dma:s_axi_rvalid -> mm_interconnect_1:axi_ad9680_dma_s_axi_rvalid
	wire    [15:0] mm_interconnect_1_axi_ad9680_core_s_axi_awaddr;                 // mm_interconnect_1:axi_ad9680_core_s_axi_awaddr -> axi_ad9680_core:s_axi_awaddr
	wire     [1:0] mm_interconnect_1_axi_ad9680_core_s_axi_bresp;                  // axi_ad9680_core:s_axi_bresp -> mm_interconnect_1:axi_ad9680_core_s_axi_bresp
	wire           mm_interconnect_1_axi_ad9680_core_s_axi_arready;                // axi_ad9680_core:s_axi_arready -> mm_interconnect_1:axi_ad9680_core_s_axi_arready
	wire    [31:0] mm_interconnect_1_axi_ad9680_core_s_axi_rdata;                  // axi_ad9680_core:s_axi_rdata -> mm_interconnect_1:axi_ad9680_core_s_axi_rdata
	wire     [3:0] mm_interconnect_1_axi_ad9680_core_s_axi_wstrb;                  // mm_interconnect_1:axi_ad9680_core_s_axi_wstrb -> axi_ad9680_core:s_axi_wstrb
	wire           mm_interconnect_1_axi_ad9680_core_s_axi_wready;                 // axi_ad9680_core:s_axi_wready -> mm_interconnect_1:axi_ad9680_core_s_axi_wready
	wire           mm_interconnect_1_axi_ad9680_core_s_axi_awready;                // axi_ad9680_core:s_axi_awready -> mm_interconnect_1:axi_ad9680_core_s_axi_awready
	wire           mm_interconnect_1_axi_ad9680_core_s_axi_rready;                 // mm_interconnect_1:axi_ad9680_core_s_axi_rready -> axi_ad9680_core:s_axi_rready
	wire           mm_interconnect_1_axi_ad9680_core_s_axi_bready;                 // mm_interconnect_1:axi_ad9680_core_s_axi_bready -> axi_ad9680_core:s_axi_bready
	wire           mm_interconnect_1_axi_ad9680_core_s_axi_wvalid;                 // mm_interconnect_1:axi_ad9680_core_s_axi_wvalid -> axi_ad9680_core:s_axi_wvalid
	wire    [15:0] mm_interconnect_1_axi_ad9680_core_s_axi_araddr;                 // mm_interconnect_1:axi_ad9680_core_s_axi_araddr -> axi_ad9680_core:s_axi_araddr
	wire     [2:0] mm_interconnect_1_axi_ad9680_core_s_axi_arprot;                 // mm_interconnect_1:axi_ad9680_core_s_axi_arprot -> axi_ad9680_core:s_axi_arprot
	wire     [1:0] mm_interconnect_1_axi_ad9680_core_s_axi_rresp;                  // axi_ad9680_core:s_axi_rresp -> mm_interconnect_1:axi_ad9680_core_s_axi_rresp
	wire     [2:0] mm_interconnect_1_axi_ad9680_core_s_axi_awprot;                 // mm_interconnect_1:axi_ad9680_core_s_axi_awprot -> axi_ad9680_core:s_axi_awprot
	wire    [31:0] mm_interconnect_1_axi_ad9680_core_s_axi_wdata;                  // mm_interconnect_1:axi_ad9680_core_s_axi_wdata -> axi_ad9680_core:s_axi_wdata
	wire           mm_interconnect_1_axi_ad9680_core_s_axi_arvalid;                // mm_interconnect_1:axi_ad9680_core_s_axi_arvalid -> axi_ad9680_core:s_axi_arvalid
	wire           mm_interconnect_1_axi_ad9680_core_s_axi_bvalid;                 // axi_ad9680_core:s_axi_bvalid -> mm_interconnect_1:axi_ad9680_core_s_axi_bvalid
	wire           mm_interconnect_1_axi_ad9680_core_s_axi_awvalid;                // mm_interconnect_1:axi_ad9680_core_s_axi_awvalid -> axi_ad9680_core:s_axi_awvalid
	wire           mm_interconnect_1_axi_ad9680_core_s_axi_rvalid;                 // axi_ad9680_core:s_axi_rvalid -> mm_interconnect_1:axi_ad9680_core_s_axi_rvalid
	wire           mm_interconnect_1_sys_spi_spi_control_port_chipselect;          // mm_interconnect_1:sys_spi_spi_control_port_chipselect -> sys_spi:spi_select
	wire    [15:0] mm_interconnect_1_sys_spi_spi_control_port_readdata;            // sys_spi:data_to_cpu -> mm_interconnect_1:sys_spi_spi_control_port_readdata
	wire     [2:0] mm_interconnect_1_sys_spi_spi_control_port_address;             // mm_interconnect_1:sys_spi_spi_control_port_address -> sys_spi:mem_addr
	wire           mm_interconnect_1_sys_spi_spi_control_port_read;                // mm_interconnect_1:sys_spi_spi_control_port_read -> sys_spi:read_n
	wire           mm_interconnect_1_sys_spi_spi_control_port_write;               // mm_interconnect_1:sys_spi_spi_control_port_write -> sys_spi:write_n
	wire    [15:0] mm_interconnect_1_sys_spi_spi_control_port_writedata;           // mm_interconnect_1:sys_spi_spi_control_port_writedata -> sys_spi:data_from_cpu
	wire     [1:0] axi_ad9680_dma_m_dest_axi_awburst;                              // axi_ad9680_dma:m_dest_axi_awburst -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_awburst
	wire     [3:0] axi_ad9680_dma_m_dest_axi_arlen;                                // axi_ad9680_dma:m_dest_axi_arlen -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_arlen
	wire    [15:0] axi_ad9680_dma_m_dest_axi_wstrb;                                // axi_ad9680_dma:m_dest_axi_wstrb -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_wstrb
	wire           axi_ad9680_dma_m_dest_axi_wready;                               // mm_interconnect_2:axi_ad9680_dma_m_dest_axi_wready -> axi_ad9680_dma:m_dest_axi_wready
	wire           axi_ad9680_dma_m_dest_axi_rid;                                  // mm_interconnect_2:axi_ad9680_dma_m_dest_axi_rid -> axi_ad9680_dma:m_dest_axi_rid
	wire           axi_ad9680_dma_m_dest_axi_rready;                               // axi_ad9680_dma:m_dest_axi_rready -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_rready
	wire     [3:0] axi_ad9680_dma_m_dest_axi_awlen;                                // axi_ad9680_dma:m_dest_axi_awlen -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_awlen
	wire           axi_ad9680_dma_m_dest_axi_wid;                                  // axi_ad9680_dma:m_dest_axi_wid -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_wid
	wire     [3:0] axi_ad9680_dma_m_dest_axi_arcache;                              // axi_ad9680_dma:m_dest_axi_arcache -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_arcache
	wire           axi_ad9680_dma_m_dest_axi_wvalid;                               // axi_ad9680_dma:m_dest_axi_wvalid -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_wvalid
	wire    [31:0] axi_ad9680_dma_m_dest_axi_araddr;                               // axi_ad9680_dma:m_dest_axi_araddr -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_araddr
	wire     [2:0] axi_ad9680_dma_m_dest_axi_arprot;                               // axi_ad9680_dma:m_dest_axi_arprot -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_arprot
	wire   [127:0] axi_ad9680_dma_m_dest_axi_wdata;                                // axi_ad9680_dma:m_dest_axi_wdata -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_wdata
	wire           axi_ad9680_dma_m_dest_axi_arvalid;                              // axi_ad9680_dma:m_dest_axi_arvalid -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_arvalid
	wire     [2:0] axi_ad9680_dma_m_dest_axi_awprot;                               // axi_ad9680_dma:m_dest_axi_awprot -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_awprot
	wire     [3:0] axi_ad9680_dma_m_dest_axi_awcache;                              // axi_ad9680_dma:m_dest_axi_awcache -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_awcache
	wire           axi_ad9680_dma_m_dest_axi_arid;                                 // axi_ad9680_dma:m_dest_axi_arid -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_arid
	wire     [1:0] axi_ad9680_dma_m_dest_axi_arlock;                               // axi_ad9680_dma:m_dest_axi_arlock -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_arlock
	wire     [1:0] axi_ad9680_dma_m_dest_axi_awlock;                               // axi_ad9680_dma:m_dest_axi_awlock -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_awlock
	wire    [31:0] axi_ad9680_dma_m_dest_axi_awaddr;                               // axi_ad9680_dma:m_dest_axi_awaddr -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_awaddr
	wire     [1:0] axi_ad9680_dma_m_dest_axi_bresp;                                // mm_interconnect_2:axi_ad9680_dma_m_dest_axi_bresp -> axi_ad9680_dma:m_dest_axi_bresp
	wire           axi_ad9680_dma_m_dest_axi_arready;                              // mm_interconnect_2:axi_ad9680_dma_m_dest_axi_arready -> axi_ad9680_dma:m_dest_axi_arready
	wire   [127:0] axi_ad9680_dma_m_dest_axi_rdata;                                // mm_interconnect_2:axi_ad9680_dma_m_dest_axi_rdata -> axi_ad9680_dma:m_dest_axi_rdata
	wire           axi_ad9680_dma_m_dest_axi_awready;                              // mm_interconnect_2:axi_ad9680_dma_m_dest_axi_awready -> axi_ad9680_dma:m_dest_axi_awready
	wire     [1:0] axi_ad9680_dma_m_dest_axi_arburst;                              // axi_ad9680_dma:m_dest_axi_arburst -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_arburst
	wire     [2:0] axi_ad9680_dma_m_dest_axi_arsize;                               // axi_ad9680_dma:m_dest_axi_arsize -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_arsize
	wire           axi_ad9680_dma_m_dest_axi_bready;                               // axi_ad9680_dma:m_dest_axi_bready -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_bready
	wire           axi_ad9680_dma_m_dest_axi_rlast;                                // mm_interconnect_2:axi_ad9680_dma_m_dest_axi_rlast -> axi_ad9680_dma:m_dest_axi_rlast
	wire           axi_ad9680_dma_m_dest_axi_wlast;                                // axi_ad9680_dma:m_dest_axi_wlast -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_wlast
	wire     [1:0] axi_ad9680_dma_m_dest_axi_rresp;                                // mm_interconnect_2:axi_ad9680_dma_m_dest_axi_rresp -> axi_ad9680_dma:m_dest_axi_rresp
	wire           axi_ad9680_dma_m_dest_axi_awid;                                 // axi_ad9680_dma:m_dest_axi_awid -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_awid
	wire           axi_ad9680_dma_m_dest_axi_bid;                                  // mm_interconnect_2:axi_ad9680_dma_m_dest_axi_bid -> axi_ad9680_dma:m_dest_axi_bid
	wire           axi_ad9680_dma_m_dest_axi_bvalid;                               // mm_interconnect_2:axi_ad9680_dma_m_dest_axi_bvalid -> axi_ad9680_dma:m_dest_axi_bvalid
	wire           axi_ad9680_dma_m_dest_axi_awvalid;                              // axi_ad9680_dma:m_dest_axi_awvalid -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_awvalid
	wire           axi_ad9680_dma_m_dest_axi_rvalid;                               // mm_interconnect_2:axi_ad9680_dma_m_dest_axi_rvalid -> axi_ad9680_dma:m_dest_axi_rvalid
	wire     [2:0] axi_ad9680_dma_m_dest_axi_awsize;                               // axi_ad9680_dma:m_dest_axi_awsize -> mm_interconnect_2:axi_ad9680_dma_m_dest_axi_awsize
	wire     [1:0] axi_ad9144_dma_m_src_axi_awburst;                               // axi_ad9144_dma:m_src_axi_awburst -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_awburst
	wire     [3:0] axi_ad9144_dma_m_src_axi_arlen;                                 // axi_ad9144_dma:m_src_axi_arlen -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_arlen
	wire    [15:0] axi_ad9144_dma_m_src_axi_wstrb;                                 // axi_ad9144_dma:m_src_axi_wstrb -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_wstrb
	wire           axi_ad9144_dma_m_src_axi_wready;                                // mm_interconnect_2:axi_ad9144_dma_m_src_axi_wready -> axi_ad9144_dma:m_src_axi_wready
	wire           axi_ad9144_dma_m_src_axi_rid;                                   // mm_interconnect_2:axi_ad9144_dma_m_src_axi_rid -> axi_ad9144_dma:m_src_axi_rid
	wire           axi_ad9144_dma_m_src_axi_rready;                                // axi_ad9144_dma:m_src_axi_rready -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_rready
	wire     [3:0] axi_ad9144_dma_m_src_axi_awlen;                                 // axi_ad9144_dma:m_src_axi_awlen -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_awlen
	wire           axi_ad9144_dma_m_src_axi_wid;                                   // axi_ad9144_dma:m_src_axi_wid -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_wid
	wire     [3:0] axi_ad9144_dma_m_src_axi_arcache;                               // axi_ad9144_dma:m_src_axi_arcache -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_arcache
	wire           axi_ad9144_dma_m_src_axi_wvalid;                                // axi_ad9144_dma:m_src_axi_wvalid -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_wvalid
	wire    [31:0] axi_ad9144_dma_m_src_axi_araddr;                                // axi_ad9144_dma:m_src_axi_araddr -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_araddr
	wire     [2:0] axi_ad9144_dma_m_src_axi_arprot;                                // axi_ad9144_dma:m_src_axi_arprot -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_arprot
	wire   [127:0] axi_ad9144_dma_m_src_axi_wdata;                                 // axi_ad9144_dma:m_src_axi_wdata -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_wdata
	wire           axi_ad9144_dma_m_src_axi_arvalid;                               // axi_ad9144_dma:m_src_axi_arvalid -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_arvalid
	wire     [2:0] axi_ad9144_dma_m_src_axi_awprot;                                // axi_ad9144_dma:m_src_axi_awprot -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_awprot
	wire     [3:0] axi_ad9144_dma_m_src_axi_awcache;                               // axi_ad9144_dma:m_src_axi_awcache -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_awcache
	wire           axi_ad9144_dma_m_src_axi_arid;                                  // axi_ad9144_dma:m_src_axi_arid -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_arid
	wire     [1:0] axi_ad9144_dma_m_src_axi_arlock;                                // axi_ad9144_dma:m_src_axi_arlock -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_arlock
	wire     [1:0] axi_ad9144_dma_m_src_axi_awlock;                                // axi_ad9144_dma:m_src_axi_awlock -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_awlock
	wire    [31:0] axi_ad9144_dma_m_src_axi_awaddr;                                // axi_ad9144_dma:m_src_axi_awaddr -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_awaddr
	wire     [1:0] axi_ad9144_dma_m_src_axi_bresp;                                 // mm_interconnect_2:axi_ad9144_dma_m_src_axi_bresp -> axi_ad9144_dma:m_src_axi_bresp
	wire           axi_ad9144_dma_m_src_axi_arready;                               // mm_interconnect_2:axi_ad9144_dma_m_src_axi_arready -> axi_ad9144_dma:m_src_axi_arready
	wire   [127:0] axi_ad9144_dma_m_src_axi_rdata;                                 // mm_interconnect_2:axi_ad9144_dma_m_src_axi_rdata -> axi_ad9144_dma:m_src_axi_rdata
	wire           axi_ad9144_dma_m_src_axi_awready;                               // mm_interconnect_2:axi_ad9144_dma_m_src_axi_awready -> axi_ad9144_dma:m_src_axi_awready
	wire     [1:0] axi_ad9144_dma_m_src_axi_arburst;                               // axi_ad9144_dma:m_src_axi_arburst -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_arburst
	wire     [2:0] axi_ad9144_dma_m_src_axi_arsize;                                // axi_ad9144_dma:m_src_axi_arsize -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_arsize
	wire           axi_ad9144_dma_m_src_axi_bready;                                // axi_ad9144_dma:m_src_axi_bready -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_bready
	wire           axi_ad9144_dma_m_src_axi_rlast;                                 // mm_interconnect_2:axi_ad9144_dma_m_src_axi_rlast -> axi_ad9144_dma:m_src_axi_rlast
	wire           axi_ad9144_dma_m_src_axi_wlast;                                 // axi_ad9144_dma:m_src_axi_wlast -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_wlast
	wire     [1:0] axi_ad9144_dma_m_src_axi_rresp;                                 // mm_interconnect_2:axi_ad9144_dma_m_src_axi_rresp -> axi_ad9144_dma:m_src_axi_rresp
	wire           axi_ad9144_dma_m_src_axi_awid;                                  // axi_ad9144_dma:m_src_axi_awid -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_awid
	wire           axi_ad9144_dma_m_src_axi_bid;                                   // mm_interconnect_2:axi_ad9144_dma_m_src_axi_bid -> axi_ad9144_dma:m_src_axi_bid
	wire           axi_ad9144_dma_m_src_axi_bvalid;                                // mm_interconnect_2:axi_ad9144_dma_m_src_axi_bvalid -> axi_ad9144_dma:m_src_axi_bvalid
	wire           axi_ad9144_dma_m_src_axi_awvalid;                               // axi_ad9144_dma:m_src_axi_awvalid -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_awvalid
	wire           axi_ad9144_dma_m_src_axi_rvalid;                                // mm_interconnect_2:axi_ad9144_dma_m_src_axi_rvalid -> axi_ad9144_dma:m_src_axi_rvalid
	wire     [2:0] axi_ad9144_dma_m_src_axi_awsize;                                // axi_ad9144_dma:m_src_axi_awsize -> mm_interconnect_2:axi_ad9144_dma_m_src_axi_awsize
	wire     [1:0] mm_interconnect_2_sys_hps_f2sdram0_data_awburst;                // mm_interconnect_2:sys_hps_f2sdram0_data_awburst -> sys_hps:f2sdram0_AWBURST
	wire     [4:0] mm_interconnect_2_sys_hps_f2sdram0_data_awuser;                 // mm_interconnect_2:sys_hps_f2sdram0_data_awuser -> sys_hps:f2sdram0_AWUSER
	wire     [3:0] mm_interconnect_2_sys_hps_f2sdram0_data_arlen;                  // mm_interconnect_2:sys_hps_f2sdram0_data_arlen -> sys_hps:f2sdram0_ARLEN
	wire    [15:0] mm_interconnect_2_sys_hps_f2sdram0_data_wstrb;                  // mm_interconnect_2:sys_hps_f2sdram0_data_wstrb -> sys_hps:f2sdram0_WSTRB
	wire           mm_interconnect_2_sys_hps_f2sdram0_data_wready;                 // sys_hps:f2sdram0_WREADY -> mm_interconnect_2:sys_hps_f2sdram0_data_wready
	wire     [3:0] mm_interconnect_2_sys_hps_f2sdram0_data_rid;                    // sys_hps:f2sdram0_RID -> mm_interconnect_2:sys_hps_f2sdram0_data_rid
	wire           mm_interconnect_2_sys_hps_f2sdram0_data_rready;                 // mm_interconnect_2:sys_hps_f2sdram0_data_rready -> sys_hps:f2sdram0_RREADY
	wire     [3:0] mm_interconnect_2_sys_hps_f2sdram0_data_awlen;                  // mm_interconnect_2:sys_hps_f2sdram0_data_awlen -> sys_hps:f2sdram0_AWLEN
	wire     [3:0] mm_interconnect_2_sys_hps_f2sdram0_data_wid;                    // mm_interconnect_2:sys_hps_f2sdram0_data_wid -> sys_hps:f2sdram0_WID
	wire     [3:0] mm_interconnect_2_sys_hps_f2sdram0_data_arcache;                // mm_interconnect_2:sys_hps_f2sdram0_data_arcache -> sys_hps:f2sdram0_ARCACHE
	wire           mm_interconnect_2_sys_hps_f2sdram0_data_wvalid;                 // mm_interconnect_2:sys_hps_f2sdram0_data_wvalid -> sys_hps:f2sdram0_WVALID
	wire    [31:0] mm_interconnect_2_sys_hps_f2sdram0_data_araddr;                 // mm_interconnect_2:sys_hps_f2sdram0_data_araddr -> sys_hps:f2sdram0_ARADDR
	wire     [2:0] mm_interconnect_2_sys_hps_f2sdram0_data_arprot;                 // mm_interconnect_2:sys_hps_f2sdram0_data_arprot -> sys_hps:f2sdram0_ARPROT
	wire     [2:0] mm_interconnect_2_sys_hps_f2sdram0_data_awprot;                 // mm_interconnect_2:sys_hps_f2sdram0_data_awprot -> sys_hps:f2sdram0_AWPROT
	wire   [127:0] mm_interconnect_2_sys_hps_f2sdram0_data_wdata;                  // mm_interconnect_2:sys_hps_f2sdram0_data_wdata -> sys_hps:f2sdram0_WDATA
	wire           mm_interconnect_2_sys_hps_f2sdram0_data_arvalid;                // mm_interconnect_2:sys_hps_f2sdram0_data_arvalid -> sys_hps:f2sdram0_ARVALID
	wire     [3:0] mm_interconnect_2_sys_hps_f2sdram0_data_awcache;                // mm_interconnect_2:sys_hps_f2sdram0_data_awcache -> sys_hps:f2sdram0_AWCACHE
	wire     [3:0] mm_interconnect_2_sys_hps_f2sdram0_data_arid;                   // mm_interconnect_2:sys_hps_f2sdram0_data_arid -> sys_hps:f2sdram0_ARID
	wire     [1:0] mm_interconnect_2_sys_hps_f2sdram0_data_arlock;                 // mm_interconnect_2:sys_hps_f2sdram0_data_arlock -> sys_hps:f2sdram0_ARLOCK
	wire     [1:0] mm_interconnect_2_sys_hps_f2sdram0_data_awlock;                 // mm_interconnect_2:sys_hps_f2sdram0_data_awlock -> sys_hps:f2sdram0_AWLOCK
	wire    [31:0] mm_interconnect_2_sys_hps_f2sdram0_data_awaddr;                 // mm_interconnect_2:sys_hps_f2sdram0_data_awaddr -> sys_hps:f2sdram0_AWADDR
	wire     [1:0] mm_interconnect_2_sys_hps_f2sdram0_data_bresp;                  // sys_hps:f2sdram0_BRESP -> mm_interconnect_2:sys_hps_f2sdram0_data_bresp
	wire           mm_interconnect_2_sys_hps_f2sdram0_data_arready;                // sys_hps:f2sdram0_ARREADY -> mm_interconnect_2:sys_hps_f2sdram0_data_arready
	wire   [127:0] mm_interconnect_2_sys_hps_f2sdram0_data_rdata;                  // sys_hps:f2sdram0_RDATA -> mm_interconnect_2:sys_hps_f2sdram0_data_rdata
	wire           mm_interconnect_2_sys_hps_f2sdram0_data_awready;                // sys_hps:f2sdram0_AWREADY -> mm_interconnect_2:sys_hps_f2sdram0_data_awready
	wire     [1:0] mm_interconnect_2_sys_hps_f2sdram0_data_arburst;                // mm_interconnect_2:sys_hps_f2sdram0_data_arburst -> sys_hps:f2sdram0_ARBURST
	wire     [2:0] mm_interconnect_2_sys_hps_f2sdram0_data_arsize;                 // mm_interconnect_2:sys_hps_f2sdram0_data_arsize -> sys_hps:f2sdram0_ARSIZE
	wire           mm_interconnect_2_sys_hps_f2sdram0_data_bready;                 // mm_interconnect_2:sys_hps_f2sdram0_data_bready -> sys_hps:f2sdram0_BREADY
	wire           mm_interconnect_2_sys_hps_f2sdram0_data_rlast;                  // sys_hps:f2sdram0_RLAST -> mm_interconnect_2:sys_hps_f2sdram0_data_rlast
	wire           mm_interconnect_2_sys_hps_f2sdram0_data_wlast;                  // mm_interconnect_2:sys_hps_f2sdram0_data_wlast -> sys_hps:f2sdram0_WLAST
	wire     [1:0] mm_interconnect_2_sys_hps_f2sdram0_data_rresp;                  // sys_hps:f2sdram0_RRESP -> mm_interconnect_2:sys_hps_f2sdram0_data_rresp
	wire     [3:0] mm_interconnect_2_sys_hps_f2sdram0_data_awid;                   // mm_interconnect_2:sys_hps_f2sdram0_data_awid -> sys_hps:f2sdram0_AWID
	wire     [3:0] mm_interconnect_2_sys_hps_f2sdram0_data_bid;                    // sys_hps:f2sdram0_BID -> mm_interconnect_2:sys_hps_f2sdram0_data_bid
	wire           mm_interconnect_2_sys_hps_f2sdram0_data_bvalid;                 // sys_hps:f2sdram0_BVALID -> mm_interconnect_2:sys_hps_f2sdram0_data_bvalid
	wire     [2:0] mm_interconnect_2_sys_hps_f2sdram0_data_awsize;                 // mm_interconnect_2:sys_hps_f2sdram0_data_awsize -> sys_hps:f2sdram0_AWSIZE
	wire           mm_interconnect_2_sys_hps_f2sdram0_data_awvalid;                // mm_interconnect_2:sys_hps_f2sdram0_data_awvalid -> sys_hps:f2sdram0_AWVALID
	wire     [4:0] mm_interconnect_2_sys_hps_f2sdram0_data_aruser;                 // mm_interconnect_2:sys_hps_f2sdram0_data_aruser -> sys_hps:f2sdram0_ARUSER
	wire           mm_interconnect_2_sys_hps_f2sdram0_data_rvalid;                 // sys_hps:f2sdram0_RVALID -> mm_interconnect_2:sys_hps_f2sdram0_data_rvalid
	wire           irq_mapper_receiver0_irq;                                       // ad9680_jesd204:interrupt_irq -> irq_mapper:receiver0_irq
	wire           irq_mapper_receiver1_irq;                                       // ad9144_jesd204:interrupt_irq -> irq_mapper:receiver1_irq
	wire           irq_mapper_receiver2_irq;                                       // axi_ad9680_dma:irq -> irq_mapper:receiver2_irq
	wire           irq_mapper_receiver3_irq;                                       // axi_ad9144_dma:irq -> irq_mapper:receiver3_irq
	wire           irq_mapper_receiver4_irq;                                       // sys_gpio_in:irq -> irq_mapper:receiver4_irq
	wire           irq_mapper_receiver5_irq;                                       // sys_spi:irq -> irq_mapper:receiver5_irq
	wire    [31:0] sys_hps_f2h_irq0_irq;                                           // irq_mapper:sender_irq -> sys_hps:f2h_irq_p0
	wire    [31:0] sys_hps_f2h_irq1_irq;                                           // irq_mapper_001:sender_irq -> sys_hps:f2h_irq_p1
	wire           ad9680_jesd204_link_data_valid;                                 // ad9680_jesd204:link_data_valid -> avalon_st_adapter:in_0_valid
	wire   [127:0] ad9680_jesd204_link_data_data;                                  // ad9680_jesd204:link_data_data -> avalon_st_adapter:in_0_data
	wire           avalon_st_adapter_out_0_valid;                                  // avalon_st_adapter:out_0_valid -> axi_ad9680_core:rx_valid
	wire   [127:0] avalon_st_adapter_out_0_data;                                   // avalon_st_adapter:out_0_data -> axi_ad9680_core:rx_data
	wire           avalon_st_adapter_out_0_ready;                                  // axi_ad9680_core:rx_ready -> avalon_st_adapter:out_0_ready
	wire           rst_controller_reset_out_reset;                                 // rst_controller:reset_out -> [ad9144_jesd204:sys_resetn_reset_n, ad9680_jesd204:sys_resetn_reset_n, avl_adxcfg_0:rcfg_reset_n, avl_adxcfg_1:rcfg_reset_n, avl_adxcfg_2:rcfg_reset_n, avl_adxcfg_3:rcfg_reset_n, axi_ad9144_core:s_axi_aresetn, axi_ad9144_dma:s_axi_aresetn, axi_ad9680_core:s_axi_aresetn, axi_ad9680_dma:s_axi_aresetn, mm_interconnect_1:sys_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset, sys_gpio_in:reset_n, sys_gpio_out:reset_n, sys_hps:h2f_lw_axi_rst, sys_spi:reset_n]
	wire           rst_controller_001_reset_out_reset;                             // rst_controller_001:reset_out -> ad9680_adcfifo:adc_rst
	wire           rst_controller_002_reset_out_reset;                             // rst_controller_002:reset_out -> [avl_ad9144_fifo:dma_rst, axi_ad9144_dma:m_src_axi_aresetn, axi_ad9680_dma:m_dest_axi_aresetn, mm_interconnect_2:axi_ad9680_dma_m_dest_axi_reset_reset_bridge_in_reset_reset, sys_hps:f2s_sdram0_rst]
	wire           rst_controller_003_reset_out_reset;                             // rst_controller_003:reset_out -> avl_ad9144_fifo:dac_rst
	wire           ad9144_jesd204_link_reset_reset;                                // ad9144_jesd204:link_reset_reset -> rst_controller_003:reset_in0
	wire           rst_controller_004_reset_out_reset;                             // rst_controller_004:reset_out -> avl_ad9144_fifo:avl_reset
	wire           fpga_ddr4_cntrl_emif_usr_reset_reset_source_reset;              // fpga_ddr4_cntrl:emif_usr_reset_n -> rst_controller_004:reset_in0
	wire           rst_controller_005_reset_out_reset;                             // rst_controller_005:reset_out -> [avalon_st_adapter:in_rst_0_reset, util_ad9680_cpack:adc_rst]

	system_bd_adi_jesd204_10_a5iqoiy ad9144_jesd204 (
		.sys_clk_clk                   (sys_clk_clk),                                                    //           sys_clk.clk
		.sys_resetn_reset_n            (~rst_controller_reset_out_reset),                                //        sys_resetn.reset_n
		.ref_clk_clk                   (tx_ref_clk_clk),                                                 //           ref_clk.clk
		.link_clk_clk                  (ad9144_jesd204_link_clk_clk),                                    //          link_clk.clk
		.link_reset_reset              (ad9144_jesd204_link_reset_reset),                                //        link_reset.reset
		.link_management_awvalid       (mm_interconnect_1_ad9144_jesd204_link_management_awvalid),       //   link_management.awvalid
		.link_management_awaddr        (mm_interconnect_1_ad9144_jesd204_link_management_awaddr),        //                  .awaddr
		.link_management_awprot        (mm_interconnect_1_ad9144_jesd204_link_management_awprot),        //                  .awprot
		.link_management_awready       (mm_interconnect_1_ad9144_jesd204_link_management_awready),       //                  .awready
		.link_management_wvalid        (mm_interconnect_1_ad9144_jesd204_link_management_wvalid),        //                  .wvalid
		.link_management_wdata         (mm_interconnect_1_ad9144_jesd204_link_management_wdata),         //                  .wdata
		.link_management_wstrb         (mm_interconnect_1_ad9144_jesd204_link_management_wstrb),         //                  .wstrb
		.link_management_wready        (mm_interconnect_1_ad9144_jesd204_link_management_wready),        //                  .wready
		.link_management_bvalid        (mm_interconnect_1_ad9144_jesd204_link_management_bvalid),        //                  .bvalid
		.link_management_bresp         (mm_interconnect_1_ad9144_jesd204_link_management_bresp),         //                  .bresp
		.link_management_bready        (mm_interconnect_1_ad9144_jesd204_link_management_bready),        //                  .bready
		.link_management_arvalid       (mm_interconnect_1_ad9144_jesd204_link_management_arvalid),       //                  .arvalid
		.link_management_araddr        (mm_interconnect_1_ad9144_jesd204_link_management_araddr),        //                  .araddr
		.link_management_arprot        (mm_interconnect_1_ad9144_jesd204_link_management_arprot),        //                  .arprot
		.link_management_arready       (mm_interconnect_1_ad9144_jesd204_link_management_arready),       //                  .arready
		.link_management_rvalid        (mm_interconnect_1_ad9144_jesd204_link_management_rvalid),        //                  .rvalid
		.link_management_rresp         (mm_interconnect_1_ad9144_jesd204_link_management_rresp),         //                  .rresp
		.link_management_rdata         (mm_interconnect_1_ad9144_jesd204_link_management_rdata),         //                  .rdata
		.link_management_rready        (mm_interconnect_1_ad9144_jesd204_link_management_rready),        //                  .rready
		.link_pll_reconfig_write       (mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_write),       // link_pll_reconfig.write
		.link_pll_reconfig_read        (mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_read),        //                  .read
		.link_pll_reconfig_address     (mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_address),     //                  .address
		.link_pll_reconfig_writedata   (mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_writedata),   //                  .writedata
		.link_pll_reconfig_readdata    (mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_readdata),    //                  .readdata
		.link_pll_reconfig_waitrequest (mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_waitrequest), //                  .waitrequest
		.lane_pll_reconfig_write       (mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_write),       // lane_pll_reconfig.write
		.lane_pll_reconfig_read        (mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_read),        //                  .read
		.lane_pll_reconfig_address     (mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_address),     //                  .address
		.lane_pll_reconfig_writedata   (mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_writedata),   //                  .writedata
		.lane_pll_reconfig_readdata    (mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_readdata),    //                  .readdata
		.lane_pll_reconfig_waitrequest (mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_waitrequest), //                  .waitrequest
		.phy_reconfig_0_address        (avl_adxcfg_0_rcfg_m0_address),                                   //    phy_reconfig_0.address
		.phy_reconfig_0_read           (avl_adxcfg_0_rcfg_m0_read),                                      //                  .read
		.phy_reconfig_0_readdata       (avl_adxcfg_0_rcfg_m0_readdata),                                  //                  .readdata
		.phy_reconfig_0_waitrequest    (avl_adxcfg_0_rcfg_m0_waitrequest),                               //                  .waitrequest
		.phy_reconfig_0_write          (avl_adxcfg_0_rcfg_m0_write),                                     //                  .write
		.phy_reconfig_0_writedata      (avl_adxcfg_0_rcfg_m0_writedata),                                 //                  .writedata
		.phy_reconfig_1_address        (avl_adxcfg_1_rcfg_m0_address),                                   //    phy_reconfig_1.address
		.phy_reconfig_1_read           (avl_adxcfg_1_rcfg_m0_read),                                      //                  .read
		.phy_reconfig_1_readdata       (avl_adxcfg_1_rcfg_m0_readdata),                                  //                  .readdata
		.phy_reconfig_1_waitrequest    (avl_adxcfg_1_rcfg_m0_waitrequest),                               //                  .waitrequest
		.phy_reconfig_1_write          (avl_adxcfg_1_rcfg_m0_write),                                     //                  .write
		.phy_reconfig_1_writedata      (avl_adxcfg_1_rcfg_m0_writedata),                                 //                  .writedata
		.phy_reconfig_2_address        (avl_adxcfg_2_rcfg_m0_address),                                   //    phy_reconfig_2.address
		.phy_reconfig_2_read           (avl_adxcfg_2_rcfg_m0_read),                                      //                  .read
		.phy_reconfig_2_readdata       (avl_adxcfg_2_rcfg_m0_readdata),                                  //                  .readdata
		.phy_reconfig_2_waitrequest    (avl_adxcfg_2_rcfg_m0_waitrequest),                               //                  .waitrequest
		.phy_reconfig_2_write          (avl_adxcfg_2_rcfg_m0_write),                                     //                  .write
		.phy_reconfig_2_writedata      (avl_adxcfg_2_rcfg_m0_writedata),                                 //                  .writedata
		.phy_reconfig_3_address        (avl_adxcfg_3_rcfg_m0_address),                                   //    phy_reconfig_3.address
		.phy_reconfig_3_read           (avl_adxcfg_3_rcfg_m0_read),                                      //                  .read
		.phy_reconfig_3_readdata       (avl_adxcfg_3_rcfg_m0_readdata),                                  //                  .readdata
		.phy_reconfig_3_waitrequest    (avl_adxcfg_3_rcfg_m0_waitrequest),                               //                  .waitrequest
		.phy_reconfig_3_write          (avl_adxcfg_3_rcfg_m0_write),                                     //                  .write
		.phy_reconfig_3_writedata      (avl_adxcfg_3_rcfg_m0_writedata),                                 //                  .writedata
		.interrupt_irq                 (irq_mapper_receiver1_irq),                                       //         interrupt.irq
		.link_reconfig_awvalid         (mm_interconnect_1_ad9144_jesd204_link_reconfig_awvalid),         //     link_reconfig.awvalid
		.link_reconfig_awaddr          (mm_interconnect_1_ad9144_jesd204_link_reconfig_awaddr),          //                  .awaddr
		.link_reconfig_awprot          (mm_interconnect_1_ad9144_jesd204_link_reconfig_awprot),          //                  .awprot
		.link_reconfig_awready         (mm_interconnect_1_ad9144_jesd204_link_reconfig_awready),         //                  .awready
		.link_reconfig_wvalid          (mm_interconnect_1_ad9144_jesd204_link_reconfig_wvalid),          //                  .wvalid
		.link_reconfig_wdata           (mm_interconnect_1_ad9144_jesd204_link_reconfig_wdata),           //                  .wdata
		.link_reconfig_wstrb           (mm_interconnect_1_ad9144_jesd204_link_reconfig_wstrb),           //                  .wstrb
		.link_reconfig_wready          (mm_interconnect_1_ad9144_jesd204_link_reconfig_wready),          //                  .wready
		.link_reconfig_bvalid          (mm_interconnect_1_ad9144_jesd204_link_reconfig_bvalid),          //                  .bvalid
		.link_reconfig_bresp           (mm_interconnect_1_ad9144_jesd204_link_reconfig_bresp),           //                  .bresp
		.link_reconfig_bready          (mm_interconnect_1_ad9144_jesd204_link_reconfig_bready),          //                  .bready
		.link_reconfig_arvalid         (mm_interconnect_1_ad9144_jesd204_link_reconfig_arvalid),         //                  .arvalid
		.link_reconfig_araddr          (mm_interconnect_1_ad9144_jesd204_link_reconfig_araddr),          //                  .araddr
		.link_reconfig_arprot          (mm_interconnect_1_ad9144_jesd204_link_reconfig_arprot),          //                  .arprot
		.link_reconfig_arready         (mm_interconnect_1_ad9144_jesd204_link_reconfig_arready),         //                  .arready
		.link_reconfig_rvalid          (mm_interconnect_1_ad9144_jesd204_link_reconfig_rvalid),          //                  .rvalid
		.link_reconfig_rresp           (mm_interconnect_1_ad9144_jesd204_link_reconfig_rresp),           //                  .rresp
		.link_reconfig_rdata           (mm_interconnect_1_ad9144_jesd204_link_reconfig_rdata),           //                  .rdata
		.link_reconfig_rready          (mm_interconnect_1_ad9144_jesd204_link_reconfig_rready),          //                  .rready
		.link_data_data                (axi_ad9144_core_if_tx_data_data),                                //         link_data.data
		.link_data_ready               (axi_ad9144_core_if_tx_data_ready),                               //                  .ready
		.link_data_valid               (axi_ad9144_core_if_tx_data_valid),                               //                  .valid
		.sysref_export                 (tx_sysref_export),                                               //            sysref.export
		.sync_export                   (tx_sync_export),                                                 //              sync.export
		.serial_data_tx_serial_data    (tx_serial_data_tx_serial_data)                                   //       serial_data.tx_serial_data
	);

	util_adcfifo #(
		.DEVICE_TYPE       (1),
		.ADC_DATA_WIDTH    (128),
		.DMA_DATA_WIDTH    (128),
		.DMA_READY_ENABLE  (1),
		.DMA_ADDRESS_WIDTH (16)
	) ad9680_adcfifo (
		.adc_clk         (ad9680_jesd204_link_clk_clk),                //         if_adc_clk.clk
		.adc_rst         (rst_controller_001_reset_out_reset),         //         if_adc_rst.reset
		.adc_wr          (util_ad9680_cpack_if_adc_valid_valid),       //          if_adc_wr.valid
		.adc_wdata       (util_ad9680_cpack_if_adc_data_data),         //       if_adc_wdata.data
		.adc_wovf        (ad9680_adcfifo_if_adc_wovf_ovf),             //        if_adc_wovf.ovf
		.dma_clk         (sys_hps_h2f_user0_clock_clk),                //         if_dma_clk.clk
		.dma_wr          (ad9680_adcfifo_if_dma_wr_valid),             //          if_dma_wr.valid
		.dma_wdata       (ad9680_adcfifo_if_dma_wdata_data),           //       if_dma_wdata.data
		.dma_wready      (axi_ad9680_dma_if_s_axis_ready_ready),       //      if_dma_wready.ready
		.dma_xfer_req    (axi_ad9680_dma_if_s_axis_xfer_req_xfer_req), //    if_dma_xfer_req.xfer_req
		.dma_xfer_status ()                                            // if_dma_xfer_status.xfer_status
	);

	system_bd_adi_jesd204_10_wp44ijy ad9680_jesd204 (
		.sys_clk_clk                   (sys_clk_clk),                                                    //           sys_clk.clk
		.sys_resetn_reset_n            (~rst_controller_reset_out_reset),                                //        sys_resetn.reset_n
		.ref_clk_clk                   (rx_ref_clk_clk),                                                 //           ref_clk.clk
		.link_clk_clk                  (ad9680_jesd204_link_clk_clk),                                    //          link_clk.clk
		.link_reset_reset              (),                                                               //        link_reset.reset
		.link_management_awvalid       (mm_interconnect_1_ad9680_jesd204_link_management_awvalid),       //   link_management.awvalid
		.link_management_awaddr        (mm_interconnect_1_ad9680_jesd204_link_management_awaddr),        //                  .awaddr
		.link_management_awprot        (mm_interconnect_1_ad9680_jesd204_link_management_awprot),        //                  .awprot
		.link_management_awready       (mm_interconnect_1_ad9680_jesd204_link_management_awready),       //                  .awready
		.link_management_wvalid        (mm_interconnect_1_ad9680_jesd204_link_management_wvalid),        //                  .wvalid
		.link_management_wdata         (mm_interconnect_1_ad9680_jesd204_link_management_wdata),         //                  .wdata
		.link_management_wstrb         (mm_interconnect_1_ad9680_jesd204_link_management_wstrb),         //                  .wstrb
		.link_management_wready        (mm_interconnect_1_ad9680_jesd204_link_management_wready),        //                  .wready
		.link_management_bvalid        (mm_interconnect_1_ad9680_jesd204_link_management_bvalid),        //                  .bvalid
		.link_management_bresp         (mm_interconnect_1_ad9680_jesd204_link_management_bresp),         //                  .bresp
		.link_management_bready        (mm_interconnect_1_ad9680_jesd204_link_management_bready),        //                  .bready
		.link_management_arvalid       (mm_interconnect_1_ad9680_jesd204_link_management_arvalid),       //                  .arvalid
		.link_management_araddr        (mm_interconnect_1_ad9680_jesd204_link_management_araddr),        //                  .araddr
		.link_management_arprot        (mm_interconnect_1_ad9680_jesd204_link_management_arprot),        //                  .arprot
		.link_management_arready       (mm_interconnect_1_ad9680_jesd204_link_management_arready),       //                  .arready
		.link_management_rvalid        (mm_interconnect_1_ad9680_jesd204_link_management_rvalid),        //                  .rvalid
		.link_management_rresp         (mm_interconnect_1_ad9680_jesd204_link_management_rresp),         //                  .rresp
		.link_management_rdata         (mm_interconnect_1_ad9680_jesd204_link_management_rdata),         //                  .rdata
		.link_management_rready        (mm_interconnect_1_ad9680_jesd204_link_management_rready),        //                  .rready
		.link_pll_reconfig_write       (mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_write),       // link_pll_reconfig.write
		.link_pll_reconfig_read        (mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_read),        //                  .read
		.link_pll_reconfig_address     (mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_address),     //                  .address
		.link_pll_reconfig_writedata   (mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_writedata),   //                  .writedata
		.link_pll_reconfig_readdata    (mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_readdata),    //                  .readdata
		.link_pll_reconfig_waitrequest (mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_waitrequest), //                  .waitrequest
		.phy_reconfig_0_address        (avl_adxcfg_0_rcfg_m1_address),                                   //    phy_reconfig_0.address
		.phy_reconfig_0_read           (avl_adxcfg_0_rcfg_m1_read),                                      //                  .read
		.phy_reconfig_0_readdata       (avl_adxcfg_0_rcfg_m1_readdata),                                  //                  .readdata
		.phy_reconfig_0_waitrequest    (avl_adxcfg_0_rcfg_m1_waitrequest),                               //                  .waitrequest
		.phy_reconfig_0_write          (avl_adxcfg_0_rcfg_m1_write),                                     //                  .write
		.phy_reconfig_0_writedata      (avl_adxcfg_0_rcfg_m1_writedata),                                 //                  .writedata
		.phy_reconfig_1_address        (avl_adxcfg_1_rcfg_m1_address),                                   //    phy_reconfig_1.address
		.phy_reconfig_1_read           (avl_adxcfg_1_rcfg_m1_read),                                      //                  .read
		.phy_reconfig_1_readdata       (avl_adxcfg_1_rcfg_m1_readdata),                                  //                  .readdata
		.phy_reconfig_1_waitrequest    (avl_adxcfg_1_rcfg_m1_waitrequest),                               //                  .waitrequest
		.phy_reconfig_1_write          (avl_adxcfg_1_rcfg_m1_write),                                     //                  .write
		.phy_reconfig_1_writedata      (avl_adxcfg_1_rcfg_m1_writedata),                                 //                  .writedata
		.phy_reconfig_2_address        (avl_adxcfg_2_rcfg_m1_address),                                   //    phy_reconfig_2.address
		.phy_reconfig_2_read           (avl_adxcfg_2_rcfg_m1_read),                                      //                  .read
		.phy_reconfig_2_readdata       (avl_adxcfg_2_rcfg_m1_readdata),                                  //                  .readdata
		.phy_reconfig_2_waitrequest    (avl_adxcfg_2_rcfg_m1_waitrequest),                               //                  .waitrequest
		.phy_reconfig_2_write          (avl_adxcfg_2_rcfg_m1_write),                                     //                  .write
		.phy_reconfig_2_writedata      (avl_adxcfg_2_rcfg_m1_writedata),                                 //                  .writedata
		.phy_reconfig_3_address        (avl_adxcfg_3_rcfg_m1_address),                                   //    phy_reconfig_3.address
		.phy_reconfig_3_read           (avl_adxcfg_3_rcfg_m1_read),                                      //                  .read
		.phy_reconfig_3_readdata       (avl_adxcfg_3_rcfg_m1_readdata),                                  //                  .readdata
		.phy_reconfig_3_waitrequest    (avl_adxcfg_3_rcfg_m1_waitrequest),                               //                  .waitrequest
		.phy_reconfig_3_write          (avl_adxcfg_3_rcfg_m1_write),                                     //                  .write
		.phy_reconfig_3_writedata      (avl_adxcfg_3_rcfg_m1_writedata),                                 //                  .writedata
		.interrupt_irq                 (irq_mapper_receiver0_irq),                                       //         interrupt.irq
		.link_reconfig_awvalid         (mm_interconnect_1_ad9680_jesd204_link_reconfig_awvalid),         //     link_reconfig.awvalid
		.link_reconfig_awaddr          (mm_interconnect_1_ad9680_jesd204_link_reconfig_awaddr),          //                  .awaddr
		.link_reconfig_awprot          (mm_interconnect_1_ad9680_jesd204_link_reconfig_awprot),          //                  .awprot
		.link_reconfig_awready         (mm_interconnect_1_ad9680_jesd204_link_reconfig_awready),         //                  .awready
		.link_reconfig_wvalid          (mm_interconnect_1_ad9680_jesd204_link_reconfig_wvalid),          //                  .wvalid
		.link_reconfig_wdata           (mm_interconnect_1_ad9680_jesd204_link_reconfig_wdata),           //                  .wdata
		.link_reconfig_wstrb           (mm_interconnect_1_ad9680_jesd204_link_reconfig_wstrb),           //                  .wstrb
		.link_reconfig_wready          (mm_interconnect_1_ad9680_jesd204_link_reconfig_wready),          //                  .wready
		.link_reconfig_bvalid          (mm_interconnect_1_ad9680_jesd204_link_reconfig_bvalid),          //                  .bvalid
		.link_reconfig_bresp           (mm_interconnect_1_ad9680_jesd204_link_reconfig_bresp),           //                  .bresp
		.link_reconfig_bready          (mm_interconnect_1_ad9680_jesd204_link_reconfig_bready),          //                  .bready
		.link_reconfig_arvalid         (mm_interconnect_1_ad9680_jesd204_link_reconfig_arvalid),         //                  .arvalid
		.link_reconfig_araddr          (mm_interconnect_1_ad9680_jesd204_link_reconfig_araddr),          //                  .araddr
		.link_reconfig_arprot          (mm_interconnect_1_ad9680_jesd204_link_reconfig_arprot),          //                  .arprot
		.link_reconfig_arready         (mm_interconnect_1_ad9680_jesd204_link_reconfig_arready),         //                  .arready
		.link_reconfig_rvalid          (mm_interconnect_1_ad9680_jesd204_link_reconfig_rvalid),          //                  .rvalid
		.link_reconfig_rresp           (mm_interconnect_1_ad9680_jesd204_link_reconfig_rresp),           //                  .rresp
		.link_reconfig_rdata           (mm_interconnect_1_ad9680_jesd204_link_reconfig_rdata),           //                  .rdata
		.link_reconfig_rready          (mm_interconnect_1_ad9680_jesd204_link_reconfig_rready),          //                  .rready
		.link_data_data                (ad9680_jesd204_link_data_data),                                  //         link_data.data
		.link_data_valid               (ad9680_jesd204_link_data_valid),                                 //                  .valid
		.link_sof_export               (ad9680_jesd204_link_sof_export),                                 //          link_sof.export
		.sysref_export                 (rx_sysref_export),                                               //            sysref.export
		.sync_export                   (rx_sync_export),                                                 //              sync.export
		.serial_data_rx_serial_data    (rx_serial_data_rx_serial_data)                                   //       serial_data.rx_serial_data
	);

	avl_dacfifo #(
		.DAC_DATA_WIDTH        (128),
		.DAC_MEM_ADDRESS_WIDTH (12),
		.DMA_DATA_WIDTH        (128),
		.DMA_MEM_ADDRESS_WIDTH (12),
		.AVL_DATA_WIDTH        (512),
		.AVL_ADDRESS_WIDTH     (26),
		.AVL_BURST_LENGTH      (64),
		.AVL_BASE_ADDRESS      (0),
		.AVL_ADDRESS_LIMIT     (-1879048193)
	) avl_ad9144_fifo (
		.dma_clk            (sys_hps_h2f_user0_clock_clk),                   //       if_dma_clk.clk
		.dma_rst            (rst_controller_002_reset_out_reset),            //       if_dma_rst.reset
		.dma_valid          (axi_ad9144_dma_if_m_axis_valid_valid),          //     if_dma_valid.valid
		.dma_data           (axi_ad9144_dma_if_m_axis_data_data),            //      if_dma_data.data
		.dma_ready          (avl_ad9144_fifo_if_dma_ready_ready),            //     if_dma_ready.ready
		.dma_xfer_req       (axi_ad9144_dma_if_m_axis_xfer_req_xfer_req),    //  if_dma_xfer_req.xfer_req
		.dma_xfer_last      (axi_ad9144_dma_if_m_axis_last_last),            // if_dma_xfer_last.last
		.dac_clk            (ad9144_jesd204_link_clk_clk),                   //       if_dac_clk.clk
		.dac_rst            (rst_controller_003_reset_out_reset),            //       if_dac_rst.reset
		.dac_valid          (util_ad9144_upack_if_dac_valid_valid),          //     if_dac_valid.valid
		.dac_data           (avl_ad9144_fifo_if_dac_data_data),              //      if_dac_data.data
		.dac_dunf           (avl_ad9144_fifo_if_dac_dunf_unf),               //      if_dac_dunf.unf
		.dac_xfer_out       (),                                              //  if_dac_xfer_out.xfer_out
		.bypass             (tx_fifo_bypass_bypass),                         //        if_bypass.bypass
		.avl_clk            (fpga_ddr4_cntrl_emif_usr_clk_clock_source_clk), //        avl_clock.clk
		.avl_reset          (rst_controller_004_reset_out_reset),            //        avl_reset.reset
		.avl_address        (avl_ad9144_fifo_amm_ddr_address),               //          amm_ddr.address
		.avl_burstcount     (avl_ad9144_fifo_amm_ddr_burstcount),            //                 .burstcount
		.avl_byteenable     (avl_ad9144_fifo_amm_ddr_byteenable),            //                 .byteenable
		.avl_read           (avl_ad9144_fifo_amm_ddr_read),                  //                 .read
		.avl_readdata       (avl_ad9144_fifo_amm_ddr_readdata),              //                 .readdata
		.avl_readdata_valid (avl_ad9144_fifo_amm_ddr_readdatavalid),         //                 .readdatavalid
		.avl_ready          (avl_ad9144_fifo_amm_ddr_waitrequest),           //                 .waitrequest_n
		.avl_write          (avl_ad9144_fifo_amm_ddr_write),                 //                 .write
		.avl_writedata      (avl_ad9144_fifo_amm_ddr_writedata)              //                 .writedata
	);

	avl_adxcfg avl_adxcfg_0 (
		.rcfg_clk               (sys_clk_clk),                                        //     rcfg_clk.clk
		.rcfg_reset_n           (~rst_controller_reset_out_reset),                    // rcfg_reset_n.reset_n
		.rcfg_in_read_0         (mm_interconnect_1_avl_adxcfg_0_rcfg_s0_read),        //      rcfg_s0.read
		.rcfg_in_write_0        (mm_interconnect_1_avl_adxcfg_0_rcfg_s0_write),       //             .write
		.rcfg_in_address_0      (mm_interconnect_1_avl_adxcfg_0_rcfg_s0_address),     //             .address
		.rcfg_in_writedata_0    (mm_interconnect_1_avl_adxcfg_0_rcfg_s0_writedata),   //             .writedata
		.rcfg_in_readdata_0     (mm_interconnect_1_avl_adxcfg_0_rcfg_s0_readdata),    //             .readdata
		.rcfg_in_waitrequest_0  (mm_interconnect_1_avl_adxcfg_0_rcfg_s0_waitrequest), //             .waitrequest
		.rcfg_out_read_0        (avl_adxcfg_0_rcfg_m0_read),                          //      rcfg_m0.read
		.rcfg_out_write_0       (avl_adxcfg_0_rcfg_m0_write),                         //             .write
		.rcfg_out_address_0     (avl_adxcfg_0_rcfg_m0_address),                       //             .address
		.rcfg_out_writedata_0   (avl_adxcfg_0_rcfg_m0_writedata),                     //             .writedata
		.rcfg_out_readdata_0    (avl_adxcfg_0_rcfg_m0_readdata),                      //             .readdata
		.rcfg_out_waitrequest_0 (avl_adxcfg_0_rcfg_m0_waitrequest),                   //             .waitrequest
		.rcfg_in_read_1         (mm_interconnect_1_avl_adxcfg_0_rcfg_s1_read),        //      rcfg_s1.read
		.rcfg_in_write_1        (mm_interconnect_1_avl_adxcfg_0_rcfg_s1_write),       //             .write
		.rcfg_in_address_1      (mm_interconnect_1_avl_adxcfg_0_rcfg_s1_address),     //             .address
		.rcfg_in_writedata_1    (mm_interconnect_1_avl_adxcfg_0_rcfg_s1_writedata),   //             .writedata
		.rcfg_in_readdata_1     (mm_interconnect_1_avl_adxcfg_0_rcfg_s1_readdata),    //             .readdata
		.rcfg_in_waitrequest_1  (mm_interconnect_1_avl_adxcfg_0_rcfg_s1_waitrequest), //             .waitrequest
		.rcfg_out_read_1        (avl_adxcfg_0_rcfg_m1_read),                          //      rcfg_m1.read
		.rcfg_out_write_1       (avl_adxcfg_0_rcfg_m1_write),                         //             .write
		.rcfg_out_address_1     (avl_adxcfg_0_rcfg_m1_address),                       //             .address
		.rcfg_out_writedata_1   (avl_adxcfg_0_rcfg_m1_writedata),                     //             .writedata
		.rcfg_out_readdata_1    (avl_adxcfg_0_rcfg_m1_readdata),                      //             .readdata
		.rcfg_out_waitrequest_1 (avl_adxcfg_0_rcfg_m1_waitrequest)                    //             .waitrequest
	);

	avl_adxcfg avl_adxcfg_1 (
		.rcfg_clk               (sys_clk_clk),                                        //     rcfg_clk.clk
		.rcfg_reset_n           (~rst_controller_reset_out_reset),                    // rcfg_reset_n.reset_n
		.rcfg_in_read_0         (mm_interconnect_1_avl_adxcfg_1_rcfg_s0_read),        //      rcfg_s0.read
		.rcfg_in_write_0        (mm_interconnect_1_avl_adxcfg_1_rcfg_s0_write),       //             .write
		.rcfg_in_address_0      (mm_interconnect_1_avl_adxcfg_1_rcfg_s0_address),     //             .address
		.rcfg_in_writedata_0    (mm_interconnect_1_avl_adxcfg_1_rcfg_s0_writedata),   //             .writedata
		.rcfg_in_readdata_0     (mm_interconnect_1_avl_adxcfg_1_rcfg_s0_readdata),    //             .readdata
		.rcfg_in_waitrequest_0  (mm_interconnect_1_avl_adxcfg_1_rcfg_s0_waitrequest), //             .waitrequest
		.rcfg_out_read_0        (avl_adxcfg_1_rcfg_m0_read),                          //      rcfg_m0.read
		.rcfg_out_write_0       (avl_adxcfg_1_rcfg_m0_write),                         //             .write
		.rcfg_out_address_0     (avl_adxcfg_1_rcfg_m0_address),                       //             .address
		.rcfg_out_writedata_0   (avl_adxcfg_1_rcfg_m0_writedata),                     //             .writedata
		.rcfg_out_readdata_0    (avl_adxcfg_1_rcfg_m0_readdata),                      //             .readdata
		.rcfg_out_waitrequest_0 (avl_adxcfg_1_rcfg_m0_waitrequest),                   //             .waitrequest
		.rcfg_in_read_1         (mm_interconnect_1_avl_adxcfg_1_rcfg_s1_read),        //      rcfg_s1.read
		.rcfg_in_write_1        (mm_interconnect_1_avl_adxcfg_1_rcfg_s1_write),       //             .write
		.rcfg_in_address_1      (mm_interconnect_1_avl_adxcfg_1_rcfg_s1_address),     //             .address
		.rcfg_in_writedata_1    (mm_interconnect_1_avl_adxcfg_1_rcfg_s1_writedata),   //             .writedata
		.rcfg_in_readdata_1     (mm_interconnect_1_avl_adxcfg_1_rcfg_s1_readdata),    //             .readdata
		.rcfg_in_waitrequest_1  (mm_interconnect_1_avl_adxcfg_1_rcfg_s1_waitrequest), //             .waitrequest
		.rcfg_out_read_1        (avl_adxcfg_1_rcfg_m1_read),                          //      rcfg_m1.read
		.rcfg_out_write_1       (avl_adxcfg_1_rcfg_m1_write),                         //             .write
		.rcfg_out_address_1     (avl_adxcfg_1_rcfg_m1_address),                       //             .address
		.rcfg_out_writedata_1   (avl_adxcfg_1_rcfg_m1_writedata),                     //             .writedata
		.rcfg_out_readdata_1    (avl_adxcfg_1_rcfg_m1_readdata),                      //             .readdata
		.rcfg_out_waitrequest_1 (avl_adxcfg_1_rcfg_m1_waitrequest)                    //             .waitrequest
	);

	avl_adxcfg avl_adxcfg_2 (
		.rcfg_clk               (sys_clk_clk),                                        //     rcfg_clk.clk
		.rcfg_reset_n           (~rst_controller_reset_out_reset),                    // rcfg_reset_n.reset_n
		.rcfg_in_read_0         (mm_interconnect_1_avl_adxcfg_2_rcfg_s0_read),        //      rcfg_s0.read
		.rcfg_in_write_0        (mm_interconnect_1_avl_adxcfg_2_rcfg_s0_write),       //             .write
		.rcfg_in_address_0      (mm_interconnect_1_avl_adxcfg_2_rcfg_s0_address),     //             .address
		.rcfg_in_writedata_0    (mm_interconnect_1_avl_adxcfg_2_rcfg_s0_writedata),   //             .writedata
		.rcfg_in_readdata_0     (mm_interconnect_1_avl_adxcfg_2_rcfg_s0_readdata),    //             .readdata
		.rcfg_in_waitrequest_0  (mm_interconnect_1_avl_adxcfg_2_rcfg_s0_waitrequest), //             .waitrequest
		.rcfg_out_read_0        (avl_adxcfg_2_rcfg_m0_read),                          //      rcfg_m0.read
		.rcfg_out_write_0       (avl_adxcfg_2_rcfg_m0_write),                         //             .write
		.rcfg_out_address_0     (avl_adxcfg_2_rcfg_m0_address),                       //             .address
		.rcfg_out_writedata_0   (avl_adxcfg_2_rcfg_m0_writedata),                     //             .writedata
		.rcfg_out_readdata_0    (avl_adxcfg_2_rcfg_m0_readdata),                      //             .readdata
		.rcfg_out_waitrequest_0 (avl_adxcfg_2_rcfg_m0_waitrequest),                   //             .waitrequest
		.rcfg_in_read_1         (mm_interconnect_1_avl_adxcfg_2_rcfg_s1_read),        //      rcfg_s1.read
		.rcfg_in_write_1        (mm_interconnect_1_avl_adxcfg_2_rcfg_s1_write),       //             .write
		.rcfg_in_address_1      (mm_interconnect_1_avl_adxcfg_2_rcfg_s1_address),     //             .address
		.rcfg_in_writedata_1    (mm_interconnect_1_avl_adxcfg_2_rcfg_s1_writedata),   //             .writedata
		.rcfg_in_readdata_1     (mm_interconnect_1_avl_adxcfg_2_rcfg_s1_readdata),    //             .readdata
		.rcfg_in_waitrequest_1  (mm_interconnect_1_avl_adxcfg_2_rcfg_s1_waitrequest), //             .waitrequest
		.rcfg_out_read_1        (avl_adxcfg_2_rcfg_m1_read),                          //      rcfg_m1.read
		.rcfg_out_write_1       (avl_adxcfg_2_rcfg_m1_write),                         //             .write
		.rcfg_out_address_1     (avl_adxcfg_2_rcfg_m1_address),                       //             .address
		.rcfg_out_writedata_1   (avl_adxcfg_2_rcfg_m1_writedata),                     //             .writedata
		.rcfg_out_readdata_1    (avl_adxcfg_2_rcfg_m1_readdata),                      //             .readdata
		.rcfg_out_waitrequest_1 (avl_adxcfg_2_rcfg_m1_waitrequest)                    //             .waitrequest
	);

	avl_adxcfg avl_adxcfg_3 (
		.rcfg_clk               (sys_clk_clk),                                        //     rcfg_clk.clk
		.rcfg_reset_n           (~rst_controller_reset_out_reset),                    // rcfg_reset_n.reset_n
		.rcfg_in_read_0         (mm_interconnect_1_avl_adxcfg_3_rcfg_s0_read),        //      rcfg_s0.read
		.rcfg_in_write_0        (mm_interconnect_1_avl_adxcfg_3_rcfg_s0_write),       //             .write
		.rcfg_in_address_0      (mm_interconnect_1_avl_adxcfg_3_rcfg_s0_address),     //             .address
		.rcfg_in_writedata_0    (mm_interconnect_1_avl_adxcfg_3_rcfg_s0_writedata),   //             .writedata
		.rcfg_in_readdata_0     (mm_interconnect_1_avl_adxcfg_3_rcfg_s0_readdata),    //             .readdata
		.rcfg_in_waitrequest_0  (mm_interconnect_1_avl_adxcfg_3_rcfg_s0_waitrequest), //             .waitrequest
		.rcfg_out_read_0        (avl_adxcfg_3_rcfg_m0_read),                          //      rcfg_m0.read
		.rcfg_out_write_0       (avl_adxcfg_3_rcfg_m0_write),                         //             .write
		.rcfg_out_address_0     (avl_adxcfg_3_rcfg_m0_address),                       //             .address
		.rcfg_out_writedata_0   (avl_adxcfg_3_rcfg_m0_writedata),                     //             .writedata
		.rcfg_out_readdata_0    (avl_adxcfg_3_rcfg_m0_readdata),                      //             .readdata
		.rcfg_out_waitrequest_0 (avl_adxcfg_3_rcfg_m0_waitrequest),                   //             .waitrequest
		.rcfg_in_read_1         (mm_interconnect_1_avl_adxcfg_3_rcfg_s1_read),        //      rcfg_s1.read
		.rcfg_in_write_1        (mm_interconnect_1_avl_adxcfg_3_rcfg_s1_write),       //             .write
		.rcfg_in_address_1      (mm_interconnect_1_avl_adxcfg_3_rcfg_s1_address),     //             .address
		.rcfg_in_writedata_1    (mm_interconnect_1_avl_adxcfg_3_rcfg_s1_writedata),   //             .writedata
		.rcfg_in_readdata_1     (mm_interconnect_1_avl_adxcfg_3_rcfg_s1_readdata),    //             .readdata
		.rcfg_in_waitrequest_1  (mm_interconnect_1_avl_adxcfg_3_rcfg_s1_waitrequest), //             .waitrequest
		.rcfg_out_read_1        (avl_adxcfg_3_rcfg_m1_read),                          //      rcfg_m1.read
		.rcfg_out_write_1       (avl_adxcfg_3_rcfg_m1_write),                         //             .write
		.rcfg_out_address_1     (avl_adxcfg_3_rcfg_m1_address),                       //             .address
		.rcfg_out_writedata_1   (avl_adxcfg_3_rcfg_m1_writedata),                     //             .writedata
		.rcfg_out_readdata_1    (avl_adxcfg_3_rcfg_m1_readdata),                      //             .readdata
		.rcfg_out_waitrequest_1 (avl_adxcfg_3_rcfg_m1_waitrequest)                    //             .waitrequest
	);

	axi_ad9144 #(
		.ID             (0),
		.QUAD_OR_DUAL_N (0)
	) axi_ad9144_core (
		.s_axi_aclk    (sys_clk_clk),                                                          // s_axi_clock.clk
		.s_axi_aresetn (~rst_controller_reset_out_reset),                                      // s_axi_reset.reset_n
		.s_axi_awvalid (mm_interconnect_1_axi_ad9144_core_s_axi_awvalid),                      //       s_axi.awvalid
		.s_axi_awaddr  (mm_interconnect_1_axi_ad9144_core_s_axi_awaddr),                       //            .awaddr
		.s_axi_awprot  (mm_interconnect_1_axi_ad9144_core_s_axi_awprot),                       //            .awprot
		.s_axi_awready (mm_interconnect_1_axi_ad9144_core_s_axi_awready),                      //            .awready
		.s_axi_wvalid  (mm_interconnect_1_axi_ad9144_core_s_axi_wvalid),                       //            .wvalid
		.s_axi_wdata   (mm_interconnect_1_axi_ad9144_core_s_axi_wdata),                        //            .wdata
		.s_axi_wstrb   (mm_interconnect_1_axi_ad9144_core_s_axi_wstrb),                        //            .wstrb
		.s_axi_wready  (mm_interconnect_1_axi_ad9144_core_s_axi_wready),                       //            .wready
		.s_axi_bvalid  (mm_interconnect_1_axi_ad9144_core_s_axi_bvalid),                       //            .bvalid
		.s_axi_bresp   (mm_interconnect_1_axi_ad9144_core_s_axi_bresp),                        //            .bresp
		.s_axi_bready  (mm_interconnect_1_axi_ad9144_core_s_axi_bready),                       //            .bready
		.s_axi_arvalid (mm_interconnect_1_axi_ad9144_core_s_axi_arvalid),                      //            .arvalid
		.s_axi_araddr  (mm_interconnect_1_axi_ad9144_core_s_axi_araddr),                       //            .araddr
		.s_axi_arprot  (mm_interconnect_1_axi_ad9144_core_s_axi_arprot),                       //            .arprot
		.s_axi_arready (mm_interconnect_1_axi_ad9144_core_s_axi_arready),                      //            .arready
		.s_axi_rvalid  (mm_interconnect_1_axi_ad9144_core_s_axi_rvalid),                       //            .rvalid
		.s_axi_rresp   (mm_interconnect_1_axi_ad9144_core_s_axi_rresp),                        //            .rresp
		.s_axi_rdata   (mm_interconnect_1_axi_ad9144_core_s_axi_rdata),                        //            .rdata
		.s_axi_rready  (mm_interconnect_1_axi_ad9144_core_s_axi_rready),                       //            .rready
		.tx_clk        (ad9144_jesd204_link_clk_clk),                                          //   if_tx_clk.clk
		.tx_data       (axi_ad9144_core_if_tx_data_data),                                      //  if_tx_data.data
		.tx_valid      (axi_ad9144_core_if_tx_data_valid),                                     //            .valid
		.tx_ready      (axi_ad9144_core_if_tx_data_ready),                                     //            .ready
		.dac_clk       (),                                                                     //  if_dac_clk.clk
		.dac_enable_0  (axi_ad9144_core_dac_ch_0_enable),                                      //    dac_ch_0.enable
		.dac_valid_0   (axi_ad9144_core_dac_ch_0_valid),                                       //            .valid
		.dac_ddata_0   (util_ad9144_upack_dac_ch_0_data),                                      //            .data
		.dac_enable_1  (axi_ad9144_core_dac_ch_1_enable),                                      //    dac_ch_1.enable
		.dac_valid_1   (axi_ad9144_core_dac_ch_1_valid),                                       //            .valid
		.dac_ddata_1   (util_ad9144_upack_dac_ch_1_data),                                      //            .data
		.dac_dunf      (avl_ad9144_fifo_if_dac_dunf_unf),                                      // if_dac_dunf.unf
		.dac_enable_2  (),                                                                     // (terminated)
		.dac_valid_2   (),                                                                     // (terminated)
		.dac_ddata_2   (64'b0000000000000000000000000000000000000000000000000000000000000000), // (terminated)
		.dac_enable_3  (),                                                                     // (terminated)
		.dac_valid_3   (),                                                                     // (terminated)
		.dac_ddata_3   (64'b0000000000000000000000000000000000000000000000000000000000000000)  // (terminated)
	);

	axi_dmac #(
		.ID                    (0),
		.DMA_LENGTH_WIDTH      (24),
		.FIFO_SIZE             (16),
		.MAX_BYTES_PER_BURST   (128),
		.DMA_TYPE_SRC          (0),
		.DMA_AXI_PROTOCOL_SRC  (1),
		.DMA_DATA_WIDTH_SRC    (128),
		.AXI_SLICE_SRC         (0),
		.DMA_TYPE_DEST         (1),
		.DMA_AXI_PROTOCOL_DEST (1),
		.DMA_DATA_WIDTH_DEST   (128),
		.AXI_SLICE_DEST        (0),
		.CYCLIC                (0),
		.DMA_2D_TRANSFER       (0),
		.SYNC_TRANSFER_START   (0),
		.ASYNC_CLK_REQ_SRC     (1),
		.ASYNC_CLK_SRC_DEST    (0),
		.ASYNC_CLK_DEST_REQ    (1),
		.ENABLE_DIAGNOSTICS_IF (0)
	) axi_ad9144_dma (
		.s_axi_aclk             (sys_clk_clk),                                                                                                                           //        s_axi_clock.clk
		.s_axi_aresetn          (~rst_controller_reset_out_reset),                                                                                                       //        s_axi_reset.reset_n
		.s_axi_awvalid          (mm_interconnect_1_axi_ad9144_dma_s_axi_awvalid),                                                                                        //              s_axi.awvalid
		.s_axi_awaddr           (mm_interconnect_1_axi_ad9144_dma_s_axi_awaddr),                                                                                         //                   .awaddr
		.s_axi_awprot           (mm_interconnect_1_axi_ad9144_dma_s_axi_awprot),                                                                                         //                   .awprot
		.s_axi_awready          (mm_interconnect_1_axi_ad9144_dma_s_axi_awready),                                                                                        //                   .awready
		.s_axi_wvalid           (mm_interconnect_1_axi_ad9144_dma_s_axi_wvalid),                                                                                         //                   .wvalid
		.s_axi_wdata            (mm_interconnect_1_axi_ad9144_dma_s_axi_wdata),                                                                                          //                   .wdata
		.s_axi_wstrb            (mm_interconnect_1_axi_ad9144_dma_s_axi_wstrb),                                                                                          //                   .wstrb
		.s_axi_wready           (mm_interconnect_1_axi_ad9144_dma_s_axi_wready),                                                                                         //                   .wready
		.s_axi_bvalid           (mm_interconnect_1_axi_ad9144_dma_s_axi_bvalid),                                                                                         //                   .bvalid
		.s_axi_bresp            (mm_interconnect_1_axi_ad9144_dma_s_axi_bresp),                                                                                          //                   .bresp
		.s_axi_bready           (mm_interconnect_1_axi_ad9144_dma_s_axi_bready),                                                                                         //                   .bready
		.s_axi_arvalid          (mm_interconnect_1_axi_ad9144_dma_s_axi_arvalid),                                                                                        //                   .arvalid
		.s_axi_araddr           (mm_interconnect_1_axi_ad9144_dma_s_axi_araddr),                                                                                         //                   .araddr
		.s_axi_arprot           (mm_interconnect_1_axi_ad9144_dma_s_axi_arprot),                                                                                         //                   .arprot
		.s_axi_arready          (mm_interconnect_1_axi_ad9144_dma_s_axi_arready),                                                                                        //                   .arready
		.s_axi_rvalid           (mm_interconnect_1_axi_ad9144_dma_s_axi_rvalid),                                                                                         //                   .rvalid
		.s_axi_rresp            (mm_interconnect_1_axi_ad9144_dma_s_axi_rresp),                                                                                          //                   .rresp
		.s_axi_rdata            (mm_interconnect_1_axi_ad9144_dma_s_axi_rdata),                                                                                          //                   .rdata
		.s_axi_rready           (mm_interconnect_1_axi_ad9144_dma_s_axi_rready),                                                                                         //                   .rready
		.irq                    (irq_mapper_receiver3_irq),                                                                                                              //   interrupt_sender.irq
		.m_src_axi_aclk         (sys_hps_h2f_user0_clock_clk),                                                                                                           //    m_src_axi_clock.clk
		.m_src_axi_aresetn      (~rst_controller_002_reset_out_reset),                                                                                                   //    m_src_axi_reset.reset_n
		.m_axis_aclk            (sys_hps_h2f_user0_clock_clk),                                                                                                           //     if_m_axis_aclk.clk
		.m_axis_valid           (axi_ad9144_dma_if_m_axis_valid_valid),                                                                                                  //    if_m_axis_valid.valid
		.m_axis_data            (axi_ad9144_dma_if_m_axis_data_data),                                                                                                    //     if_m_axis_data.data
		.m_axis_ready           (avl_ad9144_fifo_if_dma_ready_ready),                                                                                                    //    if_m_axis_ready.ready
		.m_axis_last            (axi_ad9144_dma_if_m_axis_last_last),                                                                                                    //     if_m_axis_last.last
		.m_axis_xfer_req        (axi_ad9144_dma_if_m_axis_xfer_req_xfer_req),                                                                                            // if_m_axis_xfer_req.xfer_req
		.m_src_axi_awvalid      (axi_ad9144_dma_m_src_axi_awvalid),                                                                                                      //          m_src_axi.awvalid
		.m_src_axi_awaddr       (axi_ad9144_dma_m_src_axi_awaddr),                                                                                                       //                   .awaddr
		.m_src_axi_awready      (axi_ad9144_dma_m_src_axi_awready),                                                                                                      //                   .awready
		.m_src_axi_wvalid       (axi_ad9144_dma_m_src_axi_wvalid),                                                                                                       //                   .wvalid
		.m_src_axi_wdata        (axi_ad9144_dma_m_src_axi_wdata),                                                                                                        //                   .wdata
		.m_src_axi_wstrb        (axi_ad9144_dma_m_src_axi_wstrb),                                                                                                        //                   .wstrb
		.m_src_axi_wready       (axi_ad9144_dma_m_src_axi_wready),                                                                                                       //                   .wready
		.m_src_axi_bvalid       (axi_ad9144_dma_m_src_axi_bvalid),                                                                                                       //                   .bvalid
		.m_src_axi_bresp        (axi_ad9144_dma_m_src_axi_bresp),                                                                                                        //                   .bresp
		.m_src_axi_bready       (axi_ad9144_dma_m_src_axi_bready),                                                                                                       //                   .bready
		.m_src_axi_arvalid      (axi_ad9144_dma_m_src_axi_arvalid),                                                                                                      //                   .arvalid
		.m_src_axi_araddr       (axi_ad9144_dma_m_src_axi_araddr),                                                                                                       //                   .araddr
		.m_src_axi_arready      (axi_ad9144_dma_m_src_axi_arready),                                                                                                      //                   .arready
		.m_src_axi_rvalid       (axi_ad9144_dma_m_src_axi_rvalid),                                                                                                       //                   .rvalid
		.m_src_axi_rresp        (axi_ad9144_dma_m_src_axi_rresp),                                                                                                        //                   .rresp
		.m_src_axi_rdata        (axi_ad9144_dma_m_src_axi_rdata),                                                                                                        //                   .rdata
		.m_src_axi_rready       (axi_ad9144_dma_m_src_axi_rready),                                                                                                       //                   .rready
		.m_src_axi_awlen        (axi_ad9144_dma_m_src_axi_awlen),                                                                                                        //                   .awlen
		.m_src_axi_awsize       (axi_ad9144_dma_m_src_axi_awsize),                                                                                                       //                   .awsize
		.m_src_axi_awburst      (axi_ad9144_dma_m_src_axi_awburst),                                                                                                      //                   .awburst
		.m_src_axi_awcache      (axi_ad9144_dma_m_src_axi_awcache),                                                                                                      //                   .awcache
		.m_src_axi_awprot       (axi_ad9144_dma_m_src_axi_awprot),                                                                                                       //                   .awprot
		.m_src_axi_wlast        (axi_ad9144_dma_m_src_axi_wlast),                                                                                                        //                   .wlast
		.m_src_axi_arlen        (axi_ad9144_dma_m_src_axi_arlen),                                                                                                        //                   .arlen
		.m_src_axi_arsize       (axi_ad9144_dma_m_src_axi_arsize),                                                                                                       //                   .arsize
		.m_src_axi_arburst      (axi_ad9144_dma_m_src_axi_arburst),                                                                                                      //                   .arburst
		.m_src_axi_arcache      (axi_ad9144_dma_m_src_axi_arcache),                                                                                                      //                   .arcache
		.m_src_axi_arprot       (axi_ad9144_dma_m_src_axi_arprot),                                                                                                       //                   .arprot
		.m_src_axi_awid         (axi_ad9144_dma_m_src_axi_awid),                                                                                                         //                   .awid
		.m_src_axi_awlock       (axi_ad9144_dma_m_src_axi_awlock),                                                                                                       //                   .awlock
		.m_src_axi_wid          (axi_ad9144_dma_m_src_axi_wid),                                                                                                          //                   .wid
		.m_src_axi_arid         (axi_ad9144_dma_m_src_axi_arid),                                                                                                         //                   .arid
		.m_src_axi_arlock       (axi_ad9144_dma_m_src_axi_arlock),                                                                                                       //                   .arlock
		.m_src_axi_rid          (axi_ad9144_dma_m_src_axi_rid),                                                                                                          //                   .rid
		.m_src_axi_bid          (axi_ad9144_dma_m_src_axi_bid),                                                                                                          //                   .bid
		.m_src_axi_rlast        (axi_ad9144_dma_m_src_axi_rlast),                                                                                                        //                   .rlast
		.m_dest_axi_aclk        (1'b0),                                                                                                                                  //        (terminated)
		.m_dest_axi_aresetn     (1'b1),                                                                                                                                  //        (terminated)
		.s_axis_aclk            (1'b0),                                                                                                                                  //        (terminated)
		.s_axis_valid           (1'b0),                                                                                                                                  //        (terminated)
		.s_axis_data            (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), //        (terminated)
		.s_axis_ready           (),                                                                                                                                      //        (terminated)
		.s_axis_last            (1'b0),                                                                                                                                  //        (terminated)
		.s_axis_xfer_req        (),                                                                                                                                      //        (terminated)
		.s_axis_user            (1'b0),                                                                                                                                  //        (terminated)
		.fifo_rd_clk            (1'b0),                                                                                                                                  //        (terminated)
		.fifo_rd_en             (1'b0),                                                                                                                                  //        (terminated)
		.fifo_rd_valid          (),                                                                                                                                      //        (terminated)
		.fifo_rd_dout           (),                                                                                                                                      //        (terminated)
		.fifo_rd_underflow      (),                                                                                                                                      //        (terminated)
		.fifo_rd_xfer_req       (),                                                                                                                                      //        (terminated)
		.fifo_wr_clk            (1'b0),                                                                                                                                  //        (terminated)
		.fifo_wr_en             (1'b0),                                                                                                                                  //        (terminated)
		.fifo_wr_din            (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), //        (terminated)
		.fifo_wr_overflow       (),                                                                                                                                      //        (terminated)
		.fifo_wr_sync           (1'b0),                                                                                                                                  //        (terminated)
		.fifo_wr_xfer_req       (),                                                                                                                                      //        (terminated)
		.dest_diag_level_bursts (),                                                                                                                                      //        (terminated)
		.m_dest_axi_awvalid     (),                                                                                                                                      //        (terminated)
		.m_dest_axi_awaddr      (),                                                                                                                                      //        (terminated)
		.m_dest_axi_awready     (1'b0),                                                                                                                                  //        (terminated)
		.m_dest_axi_wvalid      (),                                                                                                                                      //        (terminated)
		.m_dest_axi_wdata       (),                                                                                                                                      //        (terminated)
		.m_dest_axi_wstrb       (),                                                                                                                                      //        (terminated)
		.m_dest_axi_wready      (1'b0),                                                                                                                                  //        (terminated)
		.m_dest_axi_bvalid      (1'b0),                                                                                                                                  //        (terminated)
		.m_dest_axi_bresp       (2'b00),                                                                                                                                 //        (terminated)
		.m_dest_axi_bready      (),                                                                                                                                      //        (terminated)
		.m_dest_axi_arvalid     (),                                                                                                                                      //        (terminated)
		.m_dest_axi_araddr      (),                                                                                                                                      //        (terminated)
		.m_dest_axi_arready     (1'b0),                                                                                                                                  //        (terminated)
		.m_dest_axi_rvalid      (1'b0),                                                                                                                                  //        (terminated)
		.m_dest_axi_rresp       (2'b00),                                                                                                                                 //        (terminated)
		.m_dest_axi_rdata       (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), //        (terminated)
		.m_dest_axi_rready      (),                                                                                                                                      //        (terminated)
		.m_dest_axi_awlen       (),                                                                                                                                      //        (terminated)
		.m_dest_axi_awsize      (),                                                                                                                                      //        (terminated)
		.m_dest_axi_awburst     (),                                                                                                                                      //        (terminated)
		.m_dest_axi_awcache     (),                                                                                                                                      //        (terminated)
		.m_dest_axi_awprot      (),                                                                                                                                      //        (terminated)
		.m_dest_axi_wlast       (),                                                                                                                                      //        (terminated)
		.m_dest_axi_arlen       (),                                                                                                                                      //        (terminated)
		.m_dest_axi_arsize      (),                                                                                                                                      //        (terminated)
		.m_dest_axi_arburst     (),                                                                                                                                      //        (terminated)
		.m_dest_axi_arcache     (),                                                                                                                                      //        (terminated)
		.m_dest_axi_arprot      (),                                                                                                                                      //        (terminated)
		.m_dest_axi_awid        (),                                                                                                                                      //        (terminated)
		.m_dest_axi_awlock      (),                                                                                                                                      //        (terminated)
		.m_dest_axi_wid         (),                                                                                                                                      //        (terminated)
		.m_dest_axi_arid        (),                                                                                                                                      //        (terminated)
		.m_dest_axi_arlock      (),                                                                                                                                      //        (terminated)
		.m_dest_axi_rid         (1'b0),                                                                                                                                  //        (terminated)
		.m_dest_axi_bid         (1'b0),                                                                                                                                  //        (terminated)
		.m_dest_axi_rlast       (1'b0)                                                                                                                                   //        (terminated)
	);

	axi_ad9680 #(
		.ID (0)
	) axi_ad9680_core (
		.s_axi_aclk    (sys_clk_clk),                                     // s_axi_clock.clk
		.s_axi_aresetn (~rst_controller_reset_out_reset),                 // s_axi_reset.reset_n
		.s_axi_awvalid (mm_interconnect_1_axi_ad9680_core_s_axi_awvalid), //       s_axi.awvalid
		.s_axi_awaddr  (mm_interconnect_1_axi_ad9680_core_s_axi_awaddr),  //            .awaddr
		.s_axi_awprot  (mm_interconnect_1_axi_ad9680_core_s_axi_awprot),  //            .awprot
		.s_axi_awready (mm_interconnect_1_axi_ad9680_core_s_axi_awready), //            .awready
		.s_axi_wvalid  (mm_interconnect_1_axi_ad9680_core_s_axi_wvalid),  //            .wvalid
		.s_axi_wdata   (mm_interconnect_1_axi_ad9680_core_s_axi_wdata),   //            .wdata
		.s_axi_wstrb   (mm_interconnect_1_axi_ad9680_core_s_axi_wstrb),   //            .wstrb
		.s_axi_wready  (mm_interconnect_1_axi_ad9680_core_s_axi_wready),  //            .wready
		.s_axi_bvalid  (mm_interconnect_1_axi_ad9680_core_s_axi_bvalid),  //            .bvalid
		.s_axi_bresp   (mm_interconnect_1_axi_ad9680_core_s_axi_bresp),   //            .bresp
		.s_axi_bready  (mm_interconnect_1_axi_ad9680_core_s_axi_bready),  //            .bready
		.s_axi_arvalid (mm_interconnect_1_axi_ad9680_core_s_axi_arvalid), //            .arvalid
		.s_axi_araddr  (mm_interconnect_1_axi_ad9680_core_s_axi_araddr),  //            .araddr
		.s_axi_arprot  (mm_interconnect_1_axi_ad9680_core_s_axi_arprot),  //            .arprot
		.s_axi_arready (mm_interconnect_1_axi_ad9680_core_s_axi_arready), //            .arready
		.s_axi_rvalid  (mm_interconnect_1_axi_ad9680_core_s_axi_rvalid),  //            .rvalid
		.s_axi_rresp   (mm_interconnect_1_axi_ad9680_core_s_axi_rresp),   //            .rresp
		.s_axi_rdata   (mm_interconnect_1_axi_ad9680_core_s_axi_rdata),   //            .rdata
		.s_axi_rready  (mm_interconnect_1_axi_ad9680_core_s_axi_rready),  //            .rready
		.rx_clk        (ad9680_jesd204_link_clk_clk),                     //   if_rx_clk.clk
		.rx_sof        (ad9680_jesd204_link_sof_export),                  //   if_rx_sof.export
		.rx_data       (avalon_st_adapter_out_0_data),                    //  if_rx_data.data
		.rx_valid      (avalon_st_adapter_out_0_valid),                   //            .valid
		.rx_ready      (avalon_st_adapter_out_0_ready),                   //            .ready
		.adc_clk       (),                                                //  if_adc_clk.clk
		.adc_enable_0  (axi_ad9680_core_adc_ch_0_enable),                 //    adc_ch_0.enable
		.adc_valid_0   (axi_ad9680_core_adc_ch_0_valid),                  //            .valid
		.adc_data_0    (axi_ad9680_core_adc_ch_0_data),                   //            .data
		.adc_enable_1  (axi_ad9680_core_adc_ch_1_enable),                 //    adc_ch_1.enable
		.adc_valid_1   (axi_ad9680_core_adc_ch_1_valid),                  //            .valid
		.adc_data_1    (axi_ad9680_core_adc_ch_1_data),                   //            .data
		.adc_dovf      (ad9680_adcfifo_if_adc_wovf_ovf)                   // if_adc_dovf.ovf
	);

	axi_dmac #(
		.ID                    (0),
		.DMA_LENGTH_WIDTH      (24),
		.FIFO_SIZE             (8),
		.MAX_BYTES_PER_BURST   (128),
		.DMA_TYPE_SRC          (1),
		.DMA_AXI_PROTOCOL_SRC  (1),
		.DMA_DATA_WIDTH_SRC    (128),
		.AXI_SLICE_SRC         (0),
		.DMA_TYPE_DEST         (0),
		.DMA_AXI_PROTOCOL_DEST (1),
		.DMA_DATA_WIDTH_DEST   (128),
		.AXI_SLICE_DEST        (0),
		.CYCLIC                (0),
		.DMA_2D_TRANSFER       (0),
		.SYNC_TRANSFER_START   (0),
		.ASYNC_CLK_REQ_SRC     (1),
		.ASYNC_CLK_SRC_DEST    (0),
		.ASYNC_CLK_DEST_REQ    (1),
		.ENABLE_DIAGNOSTICS_IF (0)
	) axi_ad9680_dma (
		.s_axi_aclk             (sys_clk_clk),                                                                                                                           //        s_axi_clock.clk
		.s_axi_aresetn          (~rst_controller_reset_out_reset),                                                                                                       //        s_axi_reset.reset_n
		.s_axi_awvalid          (mm_interconnect_1_axi_ad9680_dma_s_axi_awvalid),                                                                                        //              s_axi.awvalid
		.s_axi_awaddr           (mm_interconnect_1_axi_ad9680_dma_s_axi_awaddr),                                                                                         //                   .awaddr
		.s_axi_awprot           (mm_interconnect_1_axi_ad9680_dma_s_axi_awprot),                                                                                         //                   .awprot
		.s_axi_awready          (mm_interconnect_1_axi_ad9680_dma_s_axi_awready),                                                                                        //                   .awready
		.s_axi_wvalid           (mm_interconnect_1_axi_ad9680_dma_s_axi_wvalid),                                                                                         //                   .wvalid
		.s_axi_wdata            (mm_interconnect_1_axi_ad9680_dma_s_axi_wdata),                                                                                          //                   .wdata
		.s_axi_wstrb            (mm_interconnect_1_axi_ad9680_dma_s_axi_wstrb),                                                                                          //                   .wstrb
		.s_axi_wready           (mm_interconnect_1_axi_ad9680_dma_s_axi_wready),                                                                                         //                   .wready
		.s_axi_bvalid           (mm_interconnect_1_axi_ad9680_dma_s_axi_bvalid),                                                                                         //                   .bvalid
		.s_axi_bresp            (mm_interconnect_1_axi_ad9680_dma_s_axi_bresp),                                                                                          //                   .bresp
		.s_axi_bready           (mm_interconnect_1_axi_ad9680_dma_s_axi_bready),                                                                                         //                   .bready
		.s_axi_arvalid          (mm_interconnect_1_axi_ad9680_dma_s_axi_arvalid),                                                                                        //                   .arvalid
		.s_axi_araddr           (mm_interconnect_1_axi_ad9680_dma_s_axi_araddr),                                                                                         //                   .araddr
		.s_axi_arprot           (mm_interconnect_1_axi_ad9680_dma_s_axi_arprot),                                                                                         //                   .arprot
		.s_axi_arready          (mm_interconnect_1_axi_ad9680_dma_s_axi_arready),                                                                                        //                   .arready
		.s_axi_rvalid           (mm_interconnect_1_axi_ad9680_dma_s_axi_rvalid),                                                                                         //                   .rvalid
		.s_axi_rresp            (mm_interconnect_1_axi_ad9680_dma_s_axi_rresp),                                                                                          //                   .rresp
		.s_axi_rdata            (mm_interconnect_1_axi_ad9680_dma_s_axi_rdata),                                                                                          //                   .rdata
		.s_axi_rready           (mm_interconnect_1_axi_ad9680_dma_s_axi_rready),                                                                                         //                   .rready
		.irq                    (irq_mapper_receiver2_irq),                                                                                                              //   interrupt_sender.irq
		.m_dest_axi_aclk        (sys_hps_h2f_user0_clock_clk),                                                                                                           //   m_dest_axi_clock.clk
		.m_dest_axi_aresetn     (~rst_controller_002_reset_out_reset),                                                                                                   //   m_dest_axi_reset.reset_n
		.s_axis_aclk            (sys_hps_h2f_user0_clock_clk),                                                                                                           //     if_s_axis_aclk.clk
		.s_axis_valid           (ad9680_adcfifo_if_dma_wr_valid),                                                                                                        //    if_s_axis_valid.valid
		.s_axis_data            (ad9680_adcfifo_if_dma_wdata_data),                                                                                                      //     if_s_axis_data.data
		.s_axis_ready           (axi_ad9680_dma_if_s_axis_ready_ready),                                                                                                  //    if_s_axis_ready.ready
		.s_axis_xfer_req        (axi_ad9680_dma_if_s_axis_xfer_req_xfer_req),                                                                                            // if_s_axis_xfer_req.xfer_req
		.m_dest_axi_awvalid     (axi_ad9680_dma_m_dest_axi_awvalid),                                                                                                     //         m_dest_axi.awvalid
		.m_dest_axi_awaddr      (axi_ad9680_dma_m_dest_axi_awaddr),                                                                                                      //                   .awaddr
		.m_dest_axi_awready     (axi_ad9680_dma_m_dest_axi_awready),                                                                                                     //                   .awready
		.m_dest_axi_wvalid      (axi_ad9680_dma_m_dest_axi_wvalid),                                                                                                      //                   .wvalid
		.m_dest_axi_wdata       (axi_ad9680_dma_m_dest_axi_wdata),                                                                                                       //                   .wdata
		.m_dest_axi_wstrb       (axi_ad9680_dma_m_dest_axi_wstrb),                                                                                                       //                   .wstrb
		.m_dest_axi_wready      (axi_ad9680_dma_m_dest_axi_wready),                                                                                                      //                   .wready
		.m_dest_axi_bvalid      (axi_ad9680_dma_m_dest_axi_bvalid),                                                                                                      //                   .bvalid
		.m_dest_axi_bresp       (axi_ad9680_dma_m_dest_axi_bresp),                                                                                                       //                   .bresp
		.m_dest_axi_bready      (axi_ad9680_dma_m_dest_axi_bready),                                                                                                      //                   .bready
		.m_dest_axi_arvalid     (axi_ad9680_dma_m_dest_axi_arvalid),                                                                                                     //                   .arvalid
		.m_dest_axi_araddr      (axi_ad9680_dma_m_dest_axi_araddr),                                                                                                      //                   .araddr
		.m_dest_axi_arready     (axi_ad9680_dma_m_dest_axi_arready),                                                                                                     //                   .arready
		.m_dest_axi_rvalid      (axi_ad9680_dma_m_dest_axi_rvalid),                                                                                                      //                   .rvalid
		.m_dest_axi_rresp       (axi_ad9680_dma_m_dest_axi_rresp),                                                                                                       //                   .rresp
		.m_dest_axi_rdata       (axi_ad9680_dma_m_dest_axi_rdata),                                                                                                       //                   .rdata
		.m_dest_axi_rready      (axi_ad9680_dma_m_dest_axi_rready),                                                                                                      //                   .rready
		.m_dest_axi_awlen       (axi_ad9680_dma_m_dest_axi_awlen),                                                                                                       //                   .awlen
		.m_dest_axi_awsize      (axi_ad9680_dma_m_dest_axi_awsize),                                                                                                      //                   .awsize
		.m_dest_axi_awburst     (axi_ad9680_dma_m_dest_axi_awburst),                                                                                                     //                   .awburst
		.m_dest_axi_awcache     (axi_ad9680_dma_m_dest_axi_awcache),                                                                                                     //                   .awcache
		.m_dest_axi_awprot      (axi_ad9680_dma_m_dest_axi_awprot),                                                                                                      //                   .awprot
		.m_dest_axi_wlast       (axi_ad9680_dma_m_dest_axi_wlast),                                                                                                       //                   .wlast
		.m_dest_axi_arlen       (axi_ad9680_dma_m_dest_axi_arlen),                                                                                                       //                   .arlen
		.m_dest_axi_arsize      (axi_ad9680_dma_m_dest_axi_arsize),                                                                                                      //                   .arsize
		.m_dest_axi_arburst     (axi_ad9680_dma_m_dest_axi_arburst),                                                                                                     //                   .arburst
		.m_dest_axi_arcache     (axi_ad9680_dma_m_dest_axi_arcache),                                                                                                     //                   .arcache
		.m_dest_axi_arprot      (axi_ad9680_dma_m_dest_axi_arprot),                                                                                                      //                   .arprot
		.m_dest_axi_awid        (axi_ad9680_dma_m_dest_axi_awid),                                                                                                        //                   .awid
		.m_dest_axi_awlock      (axi_ad9680_dma_m_dest_axi_awlock),                                                                                                      //                   .awlock
		.m_dest_axi_wid         (axi_ad9680_dma_m_dest_axi_wid),                                                                                                         //                   .wid
		.m_dest_axi_arid        (axi_ad9680_dma_m_dest_axi_arid),                                                                                                        //                   .arid
		.m_dest_axi_arlock      (axi_ad9680_dma_m_dest_axi_arlock),                                                                                                      //                   .arlock
		.m_dest_axi_rid         (axi_ad9680_dma_m_dest_axi_rid),                                                                                                         //                   .rid
		.m_dest_axi_bid         (axi_ad9680_dma_m_dest_axi_bid),                                                                                                         //                   .bid
		.m_dest_axi_rlast       (axi_ad9680_dma_m_dest_axi_rlast),                                                                                                       //                   .rlast
		.s_axis_last            (1'b0),                                                                                                                                  //        (terminated)
		.s_axis_user            (1'b1),                                                                                                                                  //        (terminated)
		.m_src_axi_aclk         (1'b0),                                                                                                                                  //        (terminated)
		.m_src_axi_aresetn      (1'b1),                                                                                                                                  //        (terminated)
		.m_axis_aclk            (1'b0),                                                                                                                                  //        (terminated)
		.m_axis_valid           (),                                                                                                                                      //        (terminated)
		.m_axis_data            (),                                                                                                                                      //        (terminated)
		.m_axis_ready           (1'b0),                                                                                                                                  //        (terminated)
		.m_axis_last            (),                                                                                                                                      //        (terminated)
		.m_axis_xfer_req        (),                                                                                                                                      //        (terminated)
		.fifo_rd_clk            (1'b0),                                                                                                                                  //        (terminated)
		.fifo_rd_en             (1'b0),                                                                                                                                  //        (terminated)
		.fifo_rd_valid          (),                                                                                                                                      //        (terminated)
		.fifo_rd_dout           (),                                                                                                                                      //        (terminated)
		.fifo_rd_underflow      (),                                                                                                                                      //        (terminated)
		.fifo_rd_xfer_req       (),                                                                                                                                      //        (terminated)
		.fifo_wr_clk            (1'b0),                                                                                                                                  //        (terminated)
		.fifo_wr_en             (1'b0),                                                                                                                                  //        (terminated)
		.fifo_wr_din            (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), //        (terminated)
		.fifo_wr_overflow       (),                                                                                                                                      //        (terminated)
		.fifo_wr_sync           (1'b0),                                                                                                                                  //        (terminated)
		.fifo_wr_xfer_req       (),                                                                                                                                      //        (terminated)
		.dest_diag_level_bursts (),                                                                                                                                      //        (terminated)
		.m_src_axi_awvalid      (),                                                                                                                                      //        (terminated)
		.m_src_axi_awaddr       (),                                                                                                                                      //        (terminated)
		.m_src_axi_awready      (1'b0),                                                                                                                                  //        (terminated)
		.m_src_axi_wvalid       (),                                                                                                                                      //        (terminated)
		.m_src_axi_wdata        (),                                                                                                                                      //        (terminated)
		.m_src_axi_wstrb        (),                                                                                                                                      //        (terminated)
		.m_src_axi_wready       (1'b0),                                                                                                                                  //        (terminated)
		.m_src_axi_bvalid       (1'b0),                                                                                                                                  //        (terminated)
		.m_src_axi_bresp        (2'b00),                                                                                                                                 //        (terminated)
		.m_src_axi_bready       (),                                                                                                                                      //        (terminated)
		.m_src_axi_arvalid      (),                                                                                                                                      //        (terminated)
		.m_src_axi_araddr       (),                                                                                                                                      //        (terminated)
		.m_src_axi_arready      (1'b0),                                                                                                                                  //        (terminated)
		.m_src_axi_rvalid       (1'b0),                                                                                                                                  //        (terminated)
		.m_src_axi_rresp        (2'b00),                                                                                                                                 //        (terminated)
		.m_src_axi_rdata        (128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), //        (terminated)
		.m_src_axi_rready       (),                                                                                                                                      //        (terminated)
		.m_src_axi_awlen        (),                                                                                                                                      //        (terminated)
		.m_src_axi_awsize       (),                                                                                                                                      //        (terminated)
		.m_src_axi_awburst      (),                                                                                                                                      //        (terminated)
		.m_src_axi_awcache      (),                                                                                                                                      //        (terminated)
		.m_src_axi_awprot       (),                                                                                                                                      //        (terminated)
		.m_src_axi_wlast        (),                                                                                                                                      //        (terminated)
		.m_src_axi_arlen        (),                                                                                                                                      //        (terminated)
		.m_src_axi_arsize       (),                                                                                                                                      //        (terminated)
		.m_src_axi_arburst      (),                                                                                                                                      //        (terminated)
		.m_src_axi_arcache      (),                                                                                                                                      //        (terminated)
		.m_src_axi_arprot       (),                                                                                                                                      //        (terminated)
		.m_src_axi_awid         (),                                                                                                                                      //        (terminated)
		.m_src_axi_awlock       (),                                                                                                                                      //        (terminated)
		.m_src_axi_wid          (),                                                                                                                                      //        (terminated)
		.m_src_axi_arid         (),                                                                                                                                      //        (terminated)
		.m_src_axi_arlock       (),                                                                                                                                      //        (terminated)
		.m_src_axi_rid          (1'b0),                                                                                                                                  //        (terminated)
		.m_src_axi_bid          (1'b0),                                                                                                                                  //        (terminated)
		.m_src_axi_rlast        (1'b0)                                                                                                                                   //        (terminated)
	);

	system_bd_altera_emif_181_gw6i5oi fpga_ddr4_cntrl (
		.emif_usr_reset_n    (fpga_ddr4_cntrl_emif_usr_reset_reset_source_reset), // emif_usr_reset_reset_source.reset_n
		.emif_usr_clk        (fpga_ddr4_cntrl_emif_usr_clk_clock_source_clk),     //   emif_usr_clk_clock_source.clk
		.global_reset_n      (sys_rstn_reset_n),                                  //     global_reset_reset_sink.reset_n
		.pll_ref_clk         (sys_ddr4_ref_clk_clk),                              //      pll_ref_clk_clock_sink.clk
		.oct_rzqin           (sys_ddr4_oct_oct_rzqin),                            //             oct_conduit_end.oct_rzqin
		.mem_ck              (sys_ddr4_mem_mem_ck),                               //             mem_conduit_end.mem_ck
		.mem_ck_n            (sys_ddr4_mem_mem_ck_n),                             //                            .mem_ck_n
		.mem_a               (sys_ddr4_mem_mem_a),                                //                            .mem_a
		.mem_act_n           (sys_ddr4_mem_mem_act_n),                            //                            .mem_act_n
		.mem_ba              (sys_ddr4_mem_mem_ba),                               //                            .mem_ba
		.mem_bg              (sys_ddr4_mem_mem_bg),                               //                            .mem_bg
		.mem_cke             (sys_ddr4_mem_mem_cke),                              //                            .mem_cke
		.mem_cs_n            (sys_ddr4_mem_mem_cs_n),                             //                            .mem_cs_n
		.mem_odt             (sys_ddr4_mem_mem_odt),                              //                            .mem_odt
		.mem_reset_n         (sys_ddr4_mem_mem_reset_n),                          //                            .mem_reset_n
		.mem_par             (sys_ddr4_mem_mem_par),                              //                            .mem_par
		.mem_alert_n         (sys_ddr4_mem_mem_alert_n),                          //                            .mem_alert_n
		.mem_dqs             (sys_ddr4_mem_mem_dqs),                              //                            .mem_dqs
		.mem_dqs_n           (sys_ddr4_mem_mem_dqs_n),                            //                            .mem_dqs_n
		.mem_dq              (sys_ddr4_mem_mem_dq),                               //                            .mem_dq
		.mem_dbi_n           (sys_ddr4_mem_mem_dbi_n),                            //                            .mem_dbi_n
		.local_cal_success   (sys_ddr4_status_local_cal_success),                 //          status_conduit_end.local_cal_success
		.local_cal_fail      (sys_ddr4_status_local_cal_fail),                    //                            .local_cal_fail
		.amm_ready_0         (avl_ad9144_fifo_amm_ddr_waitrequest),               //     ctrl_amm_avalon_slave_0.waitrequest_n
		.amm_read_0          (avl_ad9144_fifo_amm_ddr_read),                      //                            .read
		.amm_write_0         (avl_ad9144_fifo_amm_ddr_write),                     //                            .write
		.amm_address_0       (avl_ad9144_fifo_amm_ddr_address),                   //                            .address
		.amm_readdata_0      (avl_ad9144_fifo_amm_ddr_readdata),                  //                            .readdata
		.amm_writedata_0     (avl_ad9144_fifo_amm_ddr_writedata),                 //                            .writedata
		.amm_burstcount_0    (avl_ad9144_fifo_amm_ddr_burstcount),                //                            .burstcount
		.amm_byteenable_0    (avl_ad9144_fifo_amm_ddr_byteenable),                //                            .byteenable
		.amm_readdatavalid_0 (avl_ad9144_fifo_amm_ddr_readdatavalid)              //                            .readdatavalid
	);

	system_bd_altera_avalon_pio_181_wvvmw7a sys_gpio_in (
		.clk        (sys_clk_clk),                                 //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),             //               reset.reset_n
		.address    (mm_interconnect_1_sys_gpio_in_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_1_sys_gpio_in_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_1_sys_gpio_in_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_1_sys_gpio_in_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_1_sys_gpio_in_s1_readdata),   //                    .readdata
		.in_port    (sys_gpio_in_export),                          // external_connection.export
		.irq        (irq_mapper_receiver4_irq)                     //                 irq.irq
	);

	system_bd_altera_avalon_pio_181_o6mwuyy sys_gpio_out (
		.clk        (sys_clk_clk),                                  //                 clk.clk
		.reset_n    (~rst_controller_reset_out_reset),              //               reset.reset_n
		.address    (mm_interconnect_1_sys_gpio_out_s1_address),    //                  s1.address
		.write_n    (~mm_interconnect_1_sys_gpio_out_s1_write),     //                    .write_n
		.writedata  (mm_interconnect_1_sys_gpio_out_s1_writedata),  //                    .writedata
		.chipselect (mm_interconnect_1_sys_gpio_out_s1_chipselect), //                    .chipselect
		.readdata   (mm_interconnect_1_sys_gpio_out_s1_readdata),   //                    .readdata
		.out_port   (sys_gpio_out_export)                           // external_connection.export
	);

	system_bd_altera_arria10_hps_181_xmqpmyi #(
		.F2S_Width (0),
		.S2F_Width (0)
	) sys_hps (
		.h2f_rst_n                 (sys_hps_out_rstn_reset_n),                            //          h2f_reset.reset_n
		.f2h_cold_rst_req_n        (sys_hps_rstn_reset_n),                                // f2h_cold_reset_req.reset_n
		.s2f_user0_clk             (sys_hps_h2f_user0_clock_clk),                         //    h2f_user0_clock.clk
		.emif_emif_to_hps          (sys_hps_ddr4_cntrl_hps_emif_conduit_end_emif_to_hps), //               emif.emif_to_hps
		.emif_hps_to_emif          (sys_hps_emif_hps_to_emif),                            //                   .hps_to_emif
		.emif_emif_to_gp           (sys_hps_ddr4_cntrl_hps_emif_conduit_end_emif_to_gp),  //                   .emif_to_gp
		.emif_gp_to_emif           (sys_hps_emif_gp_to_emif),                             //                   .gp_to_emif
		.h2f_lw_axi_clk            (sys_clk_clk),                                         //   h2f_lw_axi_clock.clk
		.h2f_lw_axi_rst            (~rst_controller_reset_out_reset),                     //   h2f_lw_axi_reset.reset_n
		.h2f_lw_AWID               (sys_hps_h2f_lw_axi_master_awid),                      //  h2f_lw_axi_master.awid
		.h2f_lw_AWADDR             (sys_hps_h2f_lw_axi_master_awaddr),                    //                   .awaddr
		.h2f_lw_AWLEN              (sys_hps_h2f_lw_axi_master_awlen),                     //                   .awlen
		.h2f_lw_AWSIZE             (sys_hps_h2f_lw_axi_master_awsize),                    //                   .awsize
		.h2f_lw_AWBURST            (sys_hps_h2f_lw_axi_master_awburst),                   //                   .awburst
		.h2f_lw_AWLOCK             (sys_hps_h2f_lw_axi_master_awlock),                    //                   .awlock
		.h2f_lw_AWCACHE            (sys_hps_h2f_lw_axi_master_awcache),                   //                   .awcache
		.h2f_lw_AWPROT             (sys_hps_h2f_lw_axi_master_awprot),                    //                   .awprot
		.h2f_lw_AWVALID            (sys_hps_h2f_lw_axi_master_awvalid),                   //                   .awvalid
		.h2f_lw_AWREADY            (sys_hps_h2f_lw_axi_master_awready),                   //                   .awready
		.h2f_lw_AWUSER             (sys_hps_h2f_lw_axi_master_awuser),                    //                   .awuser
		.h2f_lw_WID                (sys_hps_h2f_lw_axi_master_wid),                       //                   .wid
		.h2f_lw_WDATA              (sys_hps_h2f_lw_axi_master_wdata),                     //                   .wdata
		.h2f_lw_WSTRB              (sys_hps_h2f_lw_axi_master_wstrb),                     //                   .wstrb
		.h2f_lw_WLAST              (sys_hps_h2f_lw_axi_master_wlast),                     //                   .wlast
		.h2f_lw_WVALID             (sys_hps_h2f_lw_axi_master_wvalid),                    //                   .wvalid
		.h2f_lw_WREADY             (sys_hps_h2f_lw_axi_master_wready),                    //                   .wready
		.h2f_lw_BID                (sys_hps_h2f_lw_axi_master_bid),                       //                   .bid
		.h2f_lw_BRESP              (sys_hps_h2f_lw_axi_master_bresp),                     //                   .bresp
		.h2f_lw_BVALID             (sys_hps_h2f_lw_axi_master_bvalid),                    //                   .bvalid
		.h2f_lw_BREADY             (sys_hps_h2f_lw_axi_master_bready),                    //                   .bready
		.h2f_lw_ARID               (sys_hps_h2f_lw_axi_master_arid),                      //                   .arid
		.h2f_lw_ARADDR             (sys_hps_h2f_lw_axi_master_araddr),                    //                   .araddr
		.h2f_lw_ARLEN              (sys_hps_h2f_lw_axi_master_arlen),                     //                   .arlen
		.h2f_lw_ARSIZE             (sys_hps_h2f_lw_axi_master_arsize),                    //                   .arsize
		.h2f_lw_ARBURST            (sys_hps_h2f_lw_axi_master_arburst),                   //                   .arburst
		.h2f_lw_ARLOCK             (sys_hps_h2f_lw_axi_master_arlock),                    //                   .arlock
		.h2f_lw_ARCACHE            (sys_hps_h2f_lw_axi_master_arcache),                   //                   .arcache
		.h2f_lw_ARPROT             (sys_hps_h2f_lw_axi_master_arprot),                    //                   .arprot
		.h2f_lw_ARVALID            (sys_hps_h2f_lw_axi_master_arvalid),                   //                   .arvalid
		.h2f_lw_ARREADY            (sys_hps_h2f_lw_axi_master_arready),                   //                   .arready
		.h2f_lw_ARUSER             (sys_hps_h2f_lw_axi_master_aruser),                    //                   .aruser
		.h2f_lw_RID                (sys_hps_h2f_lw_axi_master_rid),                       //                   .rid
		.h2f_lw_RDATA              (sys_hps_h2f_lw_axi_master_rdata),                     //                   .rdata
		.h2f_lw_RRESP              (sys_hps_h2f_lw_axi_master_rresp),                     //                   .rresp
		.h2f_lw_RLAST              (sys_hps_h2f_lw_axi_master_rlast),                     //                   .rlast
		.h2f_lw_RVALID             (sys_hps_h2f_lw_axi_master_rvalid),                    //                   .rvalid
		.h2f_lw_RREADY             (sys_hps_h2f_lw_axi_master_rready),                    //                   .rready
		.f2sdram0_clk              (sys_hps_h2f_user0_clock_clk),                         //     f2sdram0_clock.clk
		.f2s_sdram0_rst            (~rst_controller_002_reset_out_reset),                 //     f2sdram0_reset.reset_n
		.f2sdram0_ARADDR           (mm_interconnect_2_sys_hps_f2sdram0_data_araddr),      //      f2sdram0_data.araddr
		.f2sdram0_ARBURST          (mm_interconnect_2_sys_hps_f2sdram0_data_arburst),     //                   .arburst
		.f2sdram0_ARCACHE          (mm_interconnect_2_sys_hps_f2sdram0_data_arcache),     //                   .arcache
		.f2sdram0_ARID             (mm_interconnect_2_sys_hps_f2sdram0_data_arid),        //                   .arid
		.f2sdram0_ARLEN            (mm_interconnect_2_sys_hps_f2sdram0_data_arlen),       //                   .arlen
		.f2sdram0_ARLOCK           (mm_interconnect_2_sys_hps_f2sdram0_data_arlock),      //                   .arlock
		.f2sdram0_ARPROT           (mm_interconnect_2_sys_hps_f2sdram0_data_arprot),      //                   .arprot
		.f2sdram0_ARREADY          (mm_interconnect_2_sys_hps_f2sdram0_data_arready),     //                   .arready
		.f2sdram0_ARSIZE           (mm_interconnect_2_sys_hps_f2sdram0_data_arsize),      //                   .arsize
		.f2sdram0_ARUSER           (mm_interconnect_2_sys_hps_f2sdram0_data_aruser),      //                   .aruser
		.f2sdram0_ARVALID          (mm_interconnect_2_sys_hps_f2sdram0_data_arvalid),     //                   .arvalid
		.f2sdram0_AWADDR           (mm_interconnect_2_sys_hps_f2sdram0_data_awaddr),      //                   .awaddr
		.f2sdram0_AWBURST          (mm_interconnect_2_sys_hps_f2sdram0_data_awburst),     //                   .awburst
		.f2sdram0_AWCACHE          (mm_interconnect_2_sys_hps_f2sdram0_data_awcache),     //                   .awcache
		.f2sdram0_AWID             (mm_interconnect_2_sys_hps_f2sdram0_data_awid),        //                   .awid
		.f2sdram0_AWLEN            (mm_interconnect_2_sys_hps_f2sdram0_data_awlen),       //                   .awlen
		.f2sdram0_AWLOCK           (mm_interconnect_2_sys_hps_f2sdram0_data_awlock),      //                   .awlock
		.f2sdram0_AWPROT           (mm_interconnect_2_sys_hps_f2sdram0_data_awprot),      //                   .awprot
		.f2sdram0_AWREADY          (mm_interconnect_2_sys_hps_f2sdram0_data_awready),     //                   .awready
		.f2sdram0_AWSIZE           (mm_interconnect_2_sys_hps_f2sdram0_data_awsize),      //                   .awsize
		.f2sdram0_AWUSER           (mm_interconnect_2_sys_hps_f2sdram0_data_awuser),      //                   .awuser
		.f2sdram0_AWVALID          (mm_interconnect_2_sys_hps_f2sdram0_data_awvalid),     //                   .awvalid
		.f2sdram0_WDATA            (mm_interconnect_2_sys_hps_f2sdram0_data_wdata),       //                   .wdata
		.f2sdram0_WID              (mm_interconnect_2_sys_hps_f2sdram0_data_wid),         //                   .wid
		.f2sdram0_WLAST            (mm_interconnect_2_sys_hps_f2sdram0_data_wlast),       //                   .wlast
		.f2sdram0_WREADY           (mm_interconnect_2_sys_hps_f2sdram0_data_wready),      //                   .wready
		.f2sdram0_WSTRB            (mm_interconnect_2_sys_hps_f2sdram0_data_wstrb),       //                   .wstrb
		.f2sdram0_WVALID           (mm_interconnect_2_sys_hps_f2sdram0_data_wvalid),      //                   .wvalid
		.f2sdram0_BID              (mm_interconnect_2_sys_hps_f2sdram0_data_bid),         //                   .bid
		.f2sdram0_BREADY           (mm_interconnect_2_sys_hps_f2sdram0_data_bready),      //                   .bready
		.f2sdram0_BRESP            (mm_interconnect_2_sys_hps_f2sdram0_data_bresp),       //                   .bresp
		.f2sdram0_BVALID           (mm_interconnect_2_sys_hps_f2sdram0_data_bvalid),      //                   .bvalid
		.f2sdram0_RDATA            (mm_interconnect_2_sys_hps_f2sdram0_data_rdata),       //                   .rdata
		.f2sdram0_RID              (mm_interconnect_2_sys_hps_f2sdram0_data_rid),         //                   .rid
		.f2sdram0_RLAST            (mm_interconnect_2_sys_hps_f2sdram0_data_rlast),       //                   .rlast
		.f2sdram0_RREADY           (mm_interconnect_2_sys_hps_f2sdram0_data_rready),      //                   .rready
		.f2sdram0_RRESP            (mm_interconnect_2_sys_hps_f2sdram0_data_rresp),       //                   .rresp
		.f2sdram0_RVALID           (mm_interconnect_2_sys_hps_f2sdram0_data_rvalid),      //                   .rvalid
		.f2h_irq_p0                (sys_hps_f2h_irq0_irq),                                //           f2h_irq0.irq
		.f2h_irq_p1                (sys_hps_f2h_irq1_irq),                                //           f2h_irq1.irq
		.i2c1_scl_i                (sys_hps_i2c1_scl_in_clk),                             //        i2c1_scl_in.clk
		.i2c1_scl_oe               (sys_hps_i2c1_clk_clk),                                //           i2c1_clk.clk
		.i2c1_sda_i                (sys_hps_i2c1_sda_i),                                  //               i2c1.sda_i
		.i2c1_sda_oe               (sys_hps_i2c1_sda_oe),                                 //                   .sda_oe
		.hps_io_phery_emac1_TX_CLK (sys_hps_io_hps_io_phery_emac1_TX_CLK),                //             hps_io.hps_io_phery_emac1_TX_CLK
		.hps_io_phery_emac1_TXD0   (sys_hps_io_hps_io_phery_emac1_TXD0),                  //                   .hps_io_phery_emac1_TXD0
		.hps_io_phery_emac1_TXD1   (sys_hps_io_hps_io_phery_emac1_TXD1),                  //                   .hps_io_phery_emac1_TXD1
		.hps_io_phery_emac1_TXD2   (sys_hps_io_hps_io_phery_emac1_TXD2),                  //                   .hps_io_phery_emac1_TXD2
		.hps_io_phery_emac1_TXD3   (sys_hps_io_hps_io_phery_emac1_TXD3),                  //                   .hps_io_phery_emac1_TXD3
		.hps_io_phery_emac1_RX_CTL (sys_hps_io_hps_io_phery_emac1_RX_CTL),                //                   .hps_io_phery_emac1_RX_CTL
		.hps_io_phery_emac1_TX_CTL (sys_hps_io_hps_io_phery_emac1_TX_CTL),                //                   .hps_io_phery_emac1_TX_CTL
		.hps_io_phery_emac1_RX_CLK (sys_hps_io_hps_io_phery_emac1_RX_CLK),                //                   .hps_io_phery_emac1_RX_CLK
		.hps_io_phery_emac1_RXD0   (sys_hps_io_hps_io_phery_emac1_RXD0),                  //                   .hps_io_phery_emac1_RXD0
		.hps_io_phery_emac1_RXD1   (sys_hps_io_hps_io_phery_emac1_RXD1),                  //                   .hps_io_phery_emac1_RXD1
		.hps_io_phery_emac1_RXD2   (sys_hps_io_hps_io_phery_emac1_RXD2),                  //                   .hps_io_phery_emac1_RXD2
		.hps_io_phery_emac1_RXD3   (sys_hps_io_hps_io_phery_emac1_RXD3),                  //                   .hps_io_phery_emac1_RXD3
		.hps_io_phery_emac1_MDIO   (sys_hps_io_hps_io_phery_emac1_MDIO),                  //                   .hps_io_phery_emac1_MDIO
		.hps_io_phery_emac1_MDC    (sys_hps_io_hps_io_phery_emac1_MDC),                   //                   .hps_io_phery_emac1_MDC
		.hps_io_phery_sdmmc_CMD    (sys_hps_io_hps_io_phery_sdmmc_CMD),                   //                   .hps_io_phery_sdmmc_CMD
		.hps_io_phery_sdmmc_D0     (sys_hps_io_hps_io_phery_sdmmc_D0),                    //                   .hps_io_phery_sdmmc_D0
		.hps_io_phery_sdmmc_D1     (sys_hps_io_hps_io_phery_sdmmc_D1),                    //                   .hps_io_phery_sdmmc_D1
		.hps_io_phery_sdmmc_D2     (sys_hps_io_hps_io_phery_sdmmc_D2),                    //                   .hps_io_phery_sdmmc_D2
		.hps_io_phery_sdmmc_D3     (sys_hps_io_hps_io_phery_sdmmc_D3),                    //                   .hps_io_phery_sdmmc_D3
		.hps_io_phery_sdmmc_CCLK   (sys_hps_io_hps_io_phery_sdmmc_CCLK),                  //                   .hps_io_phery_sdmmc_CCLK
		.hps_io_phery_usb1_DATA0   (sys_hps_io_hps_io_phery_usb1_DATA0),                  //                   .hps_io_phery_usb1_DATA0
		.hps_io_phery_usb1_DATA1   (sys_hps_io_hps_io_phery_usb1_DATA1),                  //                   .hps_io_phery_usb1_DATA1
		.hps_io_phery_usb1_DATA2   (sys_hps_io_hps_io_phery_usb1_DATA2),                  //                   .hps_io_phery_usb1_DATA2
		.hps_io_phery_usb1_DATA3   (sys_hps_io_hps_io_phery_usb1_DATA3),                  //                   .hps_io_phery_usb1_DATA3
		.hps_io_phery_usb1_DATA4   (sys_hps_io_hps_io_phery_usb1_DATA4),                  //                   .hps_io_phery_usb1_DATA4
		.hps_io_phery_usb1_DATA5   (sys_hps_io_hps_io_phery_usb1_DATA5),                  //                   .hps_io_phery_usb1_DATA5
		.hps_io_phery_usb1_DATA6   (sys_hps_io_hps_io_phery_usb1_DATA6),                  //                   .hps_io_phery_usb1_DATA6
		.hps_io_phery_usb1_DATA7   (sys_hps_io_hps_io_phery_usb1_DATA7),                  //                   .hps_io_phery_usb1_DATA7
		.hps_io_phery_usb1_CLK     (sys_hps_io_hps_io_phery_usb1_CLK),                    //                   .hps_io_phery_usb1_CLK
		.hps_io_phery_usb1_STP     (sys_hps_io_hps_io_phery_usb1_STP),                    //                   .hps_io_phery_usb1_STP
		.hps_io_phery_usb1_DIR     (sys_hps_io_hps_io_phery_usb1_DIR),                    //                   .hps_io_phery_usb1_DIR
		.hps_io_phery_usb1_NXT     (sys_hps_io_hps_io_phery_usb1_NXT),                    //                   .hps_io_phery_usb1_NXT
		.hps_io_phery_uart0_RX     (sys_hps_io_hps_io_phery_uart0_RX),                    //                   .hps_io_phery_uart0_RX
		.hps_io_phery_uart0_TX     (sys_hps_io_hps_io_phery_uart0_TX),                    //                   .hps_io_phery_uart0_TX
		.hps_io_phery_uart1_RX     (sys_hps_io_hps_io_phery_uart1_RX),                    //                   .hps_io_phery_uart1_RX
		.hps_io_phery_uart1_TX     (sys_hps_io_hps_io_phery_uart1_TX),                    //                   .hps_io_phery_uart1_TX
		.hps_io_phery_uart1_CTS_N  (sys_hps_io_hps_io_phery_uart1_CTS_N),                 //                   .hps_io_phery_uart1_CTS_N
		.hps_io_phery_uart1_RTS_N  (sys_hps_io_hps_io_phery_uart1_RTS_N)                  //                   .hps_io_phery_uart1_RTS_N
	);

	system_bd_altera_emif_a10_hps_181_b26sami sys_hps_ddr4_cntrl (
		.global_reset_n (sys_hps_ddr_rstn_reset_n),                            // global_reset_reset_sink.reset_n
		.pll_ref_clk    (sys_hps_ddr_ref_clk_clk),                             //  pll_ref_clk_clock_sink.clk
		.oct_rzqin      (sys_hps_ddr_oct_oct_rzqin),                           //         oct_conduit_end.oct_rzqin
		.mem_ck         (sys_hps_ddr_mem_ck),                                  //         mem_conduit_end.mem_ck
		.mem_ck_n       (sys_hps_ddr_mem_ck_n),                                //                        .mem_ck_n
		.mem_a          (sys_hps_ddr_mem_a),                                   //                        .mem_a
		.mem_act_n      (sys_hps_ddr_mem_act_n),                               //                        .mem_act_n
		.mem_ba         (sys_hps_ddr_mem_ba),                                  //                        .mem_ba
		.mem_bg         (sys_hps_ddr_mem_bg),                                  //                        .mem_bg
		.mem_cke        (sys_hps_ddr_mem_cke),                                 //                        .mem_cke
		.mem_cs_n       (sys_hps_ddr_mem_cs_n),                                //                        .mem_cs_n
		.mem_odt        (sys_hps_ddr_mem_odt),                                 //                        .mem_odt
		.mem_reset_n    (sys_hps_ddr_mem_reset_n),                             //                        .mem_reset_n
		.mem_par        (sys_hps_ddr_mem_par),                                 //                        .mem_par
		.mem_alert_n    (sys_hps_ddr_mem_alert_n),                             //                        .mem_alert_n
		.mem_dqs        (sys_hps_ddr_mem_dqs),                                 //                        .mem_dqs
		.mem_dqs_n      (sys_hps_ddr_mem_dqs_n),                               //                        .mem_dqs_n
		.mem_dq         (sys_hps_ddr_mem_dq),                                  //                        .mem_dq
		.mem_dbi_n      (sys_hps_ddr_mem_dbi_n),                               //                        .mem_dbi_n
		.hps_to_emif    (sys_hps_emif_hps_to_emif),                            //    hps_emif_conduit_end.hps_to_emif
		.emif_to_hps    (sys_hps_ddr4_cntrl_hps_emif_conduit_end_emif_to_hps), //                        .emif_to_hps
		.hps_to_emif_gp (sys_hps_emif_gp_to_emif),                             //                        .gp_to_emif
		.emif_to_hps_gp (sys_hps_ddr4_cntrl_hps_emif_conduit_end_emif_to_gp)   //                        .emif_to_gp
	);

	system_bd_altera_avalon_spi_181_gh3z34i sys_spi (
		.clk           (sys_clk_clk),                                           //              clk.clk
		.reset_n       (~rst_controller_reset_out_reset),                       //            reset.reset_n
		.data_from_cpu (mm_interconnect_1_sys_spi_spi_control_port_writedata),  // spi_control_port.writedata
		.data_to_cpu   (mm_interconnect_1_sys_spi_spi_control_port_readdata),   //                 .readdata
		.mem_addr      (mm_interconnect_1_sys_spi_spi_control_port_address),    //                 .address
		.read_n        (~mm_interconnect_1_sys_spi_spi_control_port_read),      //                 .read_n
		.spi_select    (mm_interconnect_1_sys_spi_spi_control_port_chipselect), //                 .chipselect
		.write_n       (~mm_interconnect_1_sys_spi_spi_control_port_write),     //                 .write_n
		.irq           (irq_mapper_receiver5_irq),                              //              irq.irq
		.MISO          (sys_spi_MISO),                                          //         external.export
		.MOSI          (sys_spi_MOSI),                                          //                 .export
		.SCLK          (sys_spi_SCLK),                                          //                 .export
		.SS_n          (sys_spi_SS_n)                                           //                 .export
	);

	util_upack #(
		.CHANNEL_DATA_WIDTH (64),
		.NUM_OF_CHANNELS    (2)
	) util_ad9144_upack (
		.dac_clk         (ad9144_jesd204_link_clk_clk),          //   if_dac_clk.clk
		.dac_valid       (util_ad9144_upack_if_dac_valid_valid), // if_dac_valid.valid
		.dac_sync        (),                                     //  if_dac_sync.sync
		.dac_data        (avl_ad9144_fifo_if_dac_data_data),     //  if_dac_data.data
		.dac_enable_0    (axi_ad9144_core_dac_ch_0_enable),      //     dac_ch_0.enable
		.dac_valid_0     (axi_ad9144_core_dac_ch_0_valid),       //             .valid
		.dac_valid_out_0 (),                                     //             .data_valid
		.dac_data_0      (util_ad9144_upack_dac_ch_0_data),      //             .data
		.dac_enable_1    (axi_ad9144_core_dac_ch_1_enable),      //     dac_ch_1.enable
		.dac_valid_1     (axi_ad9144_core_dac_ch_1_valid),       //             .valid
		.dac_valid_out_1 (),                                     //             .data_valid
		.dac_data_1      (util_ad9144_upack_dac_ch_1_data),      //             .data
		.dac_enable_2    (1'b0),                                 //  (terminated)
		.dac_valid_2     (1'b0),                                 //  (terminated)
		.dac_valid_out_2 (),                                     //  (terminated)
		.dac_data_2      (),                                     //  (terminated)
		.dac_enable_3    (1'b0),                                 //  (terminated)
		.dac_valid_3     (1'b0),                                 //  (terminated)
		.dac_valid_out_3 (),                                     //  (terminated)
		.dac_data_3      (),                                     //  (terminated)
		.dac_enable_4    (1'b0),                                 //  (terminated)
		.dac_valid_4     (1'b0),                                 //  (terminated)
		.dac_valid_out_4 (),                                     //  (terminated)
		.dac_data_4      (),                                     //  (terminated)
		.dac_enable_5    (1'b0),                                 //  (terminated)
		.dac_valid_5     (1'b0),                                 //  (terminated)
		.dac_valid_out_5 (),                                     //  (terminated)
		.dac_data_5      (),                                     //  (terminated)
		.dac_enable_6    (1'b0),                                 //  (terminated)
		.dac_valid_6     (1'b0),                                 //  (terminated)
		.dac_valid_out_6 (),                                     //  (terminated)
		.dac_data_6      (),                                     //  (terminated)
		.dac_enable_7    (1'b0),                                 //  (terminated)
		.dac_valid_7     (1'b0),                                 //  (terminated)
		.dac_valid_out_7 (),                                     //  (terminated)
		.dac_data_7      ()                                      //  (terminated)
	);

	util_cpack #(
		.CHANNEL_DATA_WIDTH (64),
		.NUM_OF_CHANNELS    (2)
	) util_ad9680_cpack (
		.adc_clk      (ad9680_jesd204_link_clk_clk),                                          //   if_adc_clk.clk
		.adc_rst      (rst_controller_005_reset_out_reset),                                   //   if_adc_rst.reset
		.adc_valid    (util_ad9680_cpack_if_adc_valid_valid),                                 // if_adc_valid.valid
		.adc_sync     (),                                                                     //  if_adc_sync.sync
		.adc_data     (util_ad9680_cpack_if_adc_data_data),                                   //  if_adc_data.data
		.adc_enable_0 (axi_ad9680_core_adc_ch_0_enable),                                      //     adc_ch_0.enable
		.adc_valid_0  (axi_ad9680_core_adc_ch_0_valid),                                       //             .valid
		.adc_data_0   (axi_ad9680_core_adc_ch_0_data),                                        //             .data
		.adc_enable_1 (axi_ad9680_core_adc_ch_1_enable),                                      //     adc_ch_1.enable
		.adc_valid_1  (axi_ad9680_core_adc_ch_1_valid),                                       //             .valid
		.adc_data_1   (axi_ad9680_core_adc_ch_1_data),                                        //             .data
		.adc_enable_2 (1'b0),                                                                 //  (terminated)
		.adc_valid_2  (1'b0),                                                                 //  (terminated)
		.adc_data_2   (64'b0000000000000000000000000000000000000000000000000000000000000000), //  (terminated)
		.adc_enable_3 (1'b0),                                                                 //  (terminated)
		.adc_valid_3  (1'b0),                                                                 //  (terminated)
		.adc_data_3   (64'b0000000000000000000000000000000000000000000000000000000000000000), //  (terminated)
		.adc_enable_4 (1'b0),                                                                 //  (terminated)
		.adc_valid_4  (1'b0),                                                                 //  (terminated)
		.adc_data_4   (64'b0000000000000000000000000000000000000000000000000000000000000000), //  (terminated)
		.adc_enable_5 (1'b0),                                                                 //  (terminated)
		.adc_valid_5  (1'b0),                                                                 //  (terminated)
		.adc_data_5   (64'b0000000000000000000000000000000000000000000000000000000000000000), //  (terminated)
		.adc_enable_6 (1'b0),                                                                 //  (terminated)
		.adc_valid_6  (1'b0),                                                                 //  (terminated)
		.adc_data_6   (64'b0000000000000000000000000000000000000000000000000000000000000000), //  (terminated)
		.adc_enable_7 (1'b0),                                                                 //  (terminated)
		.adc_valid_7  (1'b0),                                                                 //  (terminated)
		.adc_data_7   (64'b0000000000000000000000000000000000000000000000000000000000000000)  //  (terminated)
	);

	system_bd_altera_mm_interconnect_181_sco5kda mm_interconnect_1 (
		.ad9144_jesd204_link_management_awaddr                (mm_interconnect_1_ad9144_jesd204_link_management_awaddr),        //                 ad9144_jesd204_link_management.awaddr
		.ad9144_jesd204_link_management_awprot                (mm_interconnect_1_ad9144_jesd204_link_management_awprot),        //                                               .awprot
		.ad9144_jesd204_link_management_awvalid               (mm_interconnect_1_ad9144_jesd204_link_management_awvalid),       //                                               .awvalid
		.ad9144_jesd204_link_management_awready               (mm_interconnect_1_ad9144_jesd204_link_management_awready),       //                                               .awready
		.ad9144_jesd204_link_management_wdata                 (mm_interconnect_1_ad9144_jesd204_link_management_wdata),         //                                               .wdata
		.ad9144_jesd204_link_management_wstrb                 (mm_interconnect_1_ad9144_jesd204_link_management_wstrb),         //                                               .wstrb
		.ad9144_jesd204_link_management_wvalid                (mm_interconnect_1_ad9144_jesd204_link_management_wvalid),        //                                               .wvalid
		.ad9144_jesd204_link_management_wready                (mm_interconnect_1_ad9144_jesd204_link_management_wready),        //                                               .wready
		.ad9144_jesd204_link_management_bresp                 (mm_interconnect_1_ad9144_jesd204_link_management_bresp),         //                                               .bresp
		.ad9144_jesd204_link_management_bvalid                (mm_interconnect_1_ad9144_jesd204_link_management_bvalid),        //                                               .bvalid
		.ad9144_jesd204_link_management_bready                (mm_interconnect_1_ad9144_jesd204_link_management_bready),        //                                               .bready
		.ad9144_jesd204_link_management_araddr                (mm_interconnect_1_ad9144_jesd204_link_management_araddr),        //                                               .araddr
		.ad9144_jesd204_link_management_arprot                (mm_interconnect_1_ad9144_jesd204_link_management_arprot),        //                                               .arprot
		.ad9144_jesd204_link_management_arvalid               (mm_interconnect_1_ad9144_jesd204_link_management_arvalid),       //                                               .arvalid
		.ad9144_jesd204_link_management_arready               (mm_interconnect_1_ad9144_jesd204_link_management_arready),       //                                               .arready
		.ad9144_jesd204_link_management_rdata                 (mm_interconnect_1_ad9144_jesd204_link_management_rdata),         //                                               .rdata
		.ad9144_jesd204_link_management_rresp                 (mm_interconnect_1_ad9144_jesd204_link_management_rresp),         //                                               .rresp
		.ad9144_jesd204_link_management_rvalid                (mm_interconnect_1_ad9144_jesd204_link_management_rvalid),        //                                               .rvalid
		.ad9144_jesd204_link_management_rready                (mm_interconnect_1_ad9144_jesd204_link_management_rready),        //                                               .rready
		.ad9144_jesd204_link_reconfig_awaddr                  (mm_interconnect_1_ad9144_jesd204_link_reconfig_awaddr),          //                   ad9144_jesd204_link_reconfig.awaddr
		.ad9144_jesd204_link_reconfig_awprot                  (mm_interconnect_1_ad9144_jesd204_link_reconfig_awprot),          //                                               .awprot
		.ad9144_jesd204_link_reconfig_awvalid                 (mm_interconnect_1_ad9144_jesd204_link_reconfig_awvalid),         //                                               .awvalid
		.ad9144_jesd204_link_reconfig_awready                 (mm_interconnect_1_ad9144_jesd204_link_reconfig_awready),         //                                               .awready
		.ad9144_jesd204_link_reconfig_wdata                   (mm_interconnect_1_ad9144_jesd204_link_reconfig_wdata),           //                                               .wdata
		.ad9144_jesd204_link_reconfig_wstrb                   (mm_interconnect_1_ad9144_jesd204_link_reconfig_wstrb),           //                                               .wstrb
		.ad9144_jesd204_link_reconfig_wvalid                  (mm_interconnect_1_ad9144_jesd204_link_reconfig_wvalid),          //                                               .wvalid
		.ad9144_jesd204_link_reconfig_wready                  (mm_interconnect_1_ad9144_jesd204_link_reconfig_wready),          //                                               .wready
		.ad9144_jesd204_link_reconfig_bresp                   (mm_interconnect_1_ad9144_jesd204_link_reconfig_bresp),           //                                               .bresp
		.ad9144_jesd204_link_reconfig_bvalid                  (mm_interconnect_1_ad9144_jesd204_link_reconfig_bvalid),          //                                               .bvalid
		.ad9144_jesd204_link_reconfig_bready                  (mm_interconnect_1_ad9144_jesd204_link_reconfig_bready),          //                                               .bready
		.ad9144_jesd204_link_reconfig_araddr                  (mm_interconnect_1_ad9144_jesd204_link_reconfig_araddr),          //                                               .araddr
		.ad9144_jesd204_link_reconfig_arprot                  (mm_interconnect_1_ad9144_jesd204_link_reconfig_arprot),          //                                               .arprot
		.ad9144_jesd204_link_reconfig_arvalid                 (mm_interconnect_1_ad9144_jesd204_link_reconfig_arvalid),         //                                               .arvalid
		.ad9144_jesd204_link_reconfig_arready                 (mm_interconnect_1_ad9144_jesd204_link_reconfig_arready),         //                                               .arready
		.ad9144_jesd204_link_reconfig_rdata                   (mm_interconnect_1_ad9144_jesd204_link_reconfig_rdata),           //                                               .rdata
		.ad9144_jesd204_link_reconfig_rresp                   (mm_interconnect_1_ad9144_jesd204_link_reconfig_rresp),           //                                               .rresp
		.ad9144_jesd204_link_reconfig_rvalid                  (mm_interconnect_1_ad9144_jesd204_link_reconfig_rvalid),          //                                               .rvalid
		.ad9144_jesd204_link_reconfig_rready                  (mm_interconnect_1_ad9144_jesd204_link_reconfig_rready),          //                                               .rready
		.ad9680_jesd204_link_management_awaddr                (mm_interconnect_1_ad9680_jesd204_link_management_awaddr),        //                 ad9680_jesd204_link_management.awaddr
		.ad9680_jesd204_link_management_awprot                (mm_interconnect_1_ad9680_jesd204_link_management_awprot),        //                                               .awprot
		.ad9680_jesd204_link_management_awvalid               (mm_interconnect_1_ad9680_jesd204_link_management_awvalid),       //                                               .awvalid
		.ad9680_jesd204_link_management_awready               (mm_interconnect_1_ad9680_jesd204_link_management_awready),       //                                               .awready
		.ad9680_jesd204_link_management_wdata                 (mm_interconnect_1_ad9680_jesd204_link_management_wdata),         //                                               .wdata
		.ad9680_jesd204_link_management_wstrb                 (mm_interconnect_1_ad9680_jesd204_link_management_wstrb),         //                                               .wstrb
		.ad9680_jesd204_link_management_wvalid                (mm_interconnect_1_ad9680_jesd204_link_management_wvalid),        //                                               .wvalid
		.ad9680_jesd204_link_management_wready                (mm_interconnect_1_ad9680_jesd204_link_management_wready),        //                                               .wready
		.ad9680_jesd204_link_management_bresp                 (mm_interconnect_1_ad9680_jesd204_link_management_bresp),         //                                               .bresp
		.ad9680_jesd204_link_management_bvalid                (mm_interconnect_1_ad9680_jesd204_link_management_bvalid),        //                                               .bvalid
		.ad9680_jesd204_link_management_bready                (mm_interconnect_1_ad9680_jesd204_link_management_bready),        //                                               .bready
		.ad9680_jesd204_link_management_araddr                (mm_interconnect_1_ad9680_jesd204_link_management_araddr),        //                                               .araddr
		.ad9680_jesd204_link_management_arprot                (mm_interconnect_1_ad9680_jesd204_link_management_arprot),        //                                               .arprot
		.ad9680_jesd204_link_management_arvalid               (mm_interconnect_1_ad9680_jesd204_link_management_arvalid),       //                                               .arvalid
		.ad9680_jesd204_link_management_arready               (mm_interconnect_1_ad9680_jesd204_link_management_arready),       //                                               .arready
		.ad9680_jesd204_link_management_rdata                 (mm_interconnect_1_ad9680_jesd204_link_management_rdata),         //                                               .rdata
		.ad9680_jesd204_link_management_rresp                 (mm_interconnect_1_ad9680_jesd204_link_management_rresp),         //                                               .rresp
		.ad9680_jesd204_link_management_rvalid                (mm_interconnect_1_ad9680_jesd204_link_management_rvalid),        //                                               .rvalid
		.ad9680_jesd204_link_management_rready                (mm_interconnect_1_ad9680_jesd204_link_management_rready),        //                                               .rready
		.ad9680_jesd204_link_reconfig_awaddr                  (mm_interconnect_1_ad9680_jesd204_link_reconfig_awaddr),          //                   ad9680_jesd204_link_reconfig.awaddr
		.ad9680_jesd204_link_reconfig_awprot                  (mm_interconnect_1_ad9680_jesd204_link_reconfig_awprot),          //                                               .awprot
		.ad9680_jesd204_link_reconfig_awvalid                 (mm_interconnect_1_ad9680_jesd204_link_reconfig_awvalid),         //                                               .awvalid
		.ad9680_jesd204_link_reconfig_awready                 (mm_interconnect_1_ad9680_jesd204_link_reconfig_awready),         //                                               .awready
		.ad9680_jesd204_link_reconfig_wdata                   (mm_interconnect_1_ad9680_jesd204_link_reconfig_wdata),           //                                               .wdata
		.ad9680_jesd204_link_reconfig_wstrb                   (mm_interconnect_1_ad9680_jesd204_link_reconfig_wstrb),           //                                               .wstrb
		.ad9680_jesd204_link_reconfig_wvalid                  (mm_interconnect_1_ad9680_jesd204_link_reconfig_wvalid),          //                                               .wvalid
		.ad9680_jesd204_link_reconfig_wready                  (mm_interconnect_1_ad9680_jesd204_link_reconfig_wready),          //                                               .wready
		.ad9680_jesd204_link_reconfig_bresp                   (mm_interconnect_1_ad9680_jesd204_link_reconfig_bresp),           //                                               .bresp
		.ad9680_jesd204_link_reconfig_bvalid                  (mm_interconnect_1_ad9680_jesd204_link_reconfig_bvalid),          //                                               .bvalid
		.ad9680_jesd204_link_reconfig_bready                  (mm_interconnect_1_ad9680_jesd204_link_reconfig_bready),          //                                               .bready
		.ad9680_jesd204_link_reconfig_araddr                  (mm_interconnect_1_ad9680_jesd204_link_reconfig_araddr),          //                                               .araddr
		.ad9680_jesd204_link_reconfig_arprot                  (mm_interconnect_1_ad9680_jesd204_link_reconfig_arprot),          //                                               .arprot
		.ad9680_jesd204_link_reconfig_arvalid                 (mm_interconnect_1_ad9680_jesd204_link_reconfig_arvalid),         //                                               .arvalid
		.ad9680_jesd204_link_reconfig_arready                 (mm_interconnect_1_ad9680_jesd204_link_reconfig_arready),         //                                               .arready
		.ad9680_jesd204_link_reconfig_rdata                   (mm_interconnect_1_ad9680_jesd204_link_reconfig_rdata),           //                                               .rdata
		.ad9680_jesd204_link_reconfig_rresp                   (mm_interconnect_1_ad9680_jesd204_link_reconfig_rresp),           //                                               .rresp
		.ad9680_jesd204_link_reconfig_rvalid                  (mm_interconnect_1_ad9680_jesd204_link_reconfig_rvalid),          //                                               .rvalid
		.ad9680_jesd204_link_reconfig_rready                  (mm_interconnect_1_ad9680_jesd204_link_reconfig_rready),          //                                               .rready
		.axi_ad9144_core_s_axi_awaddr                         (mm_interconnect_1_axi_ad9144_core_s_axi_awaddr),                 //                          axi_ad9144_core_s_axi.awaddr
		.axi_ad9144_core_s_axi_awprot                         (mm_interconnect_1_axi_ad9144_core_s_axi_awprot),                 //                                               .awprot
		.axi_ad9144_core_s_axi_awvalid                        (mm_interconnect_1_axi_ad9144_core_s_axi_awvalid),                //                                               .awvalid
		.axi_ad9144_core_s_axi_awready                        (mm_interconnect_1_axi_ad9144_core_s_axi_awready),                //                                               .awready
		.axi_ad9144_core_s_axi_wdata                          (mm_interconnect_1_axi_ad9144_core_s_axi_wdata),                  //                                               .wdata
		.axi_ad9144_core_s_axi_wstrb                          (mm_interconnect_1_axi_ad9144_core_s_axi_wstrb),                  //                                               .wstrb
		.axi_ad9144_core_s_axi_wvalid                         (mm_interconnect_1_axi_ad9144_core_s_axi_wvalid),                 //                                               .wvalid
		.axi_ad9144_core_s_axi_wready                         (mm_interconnect_1_axi_ad9144_core_s_axi_wready),                 //                                               .wready
		.axi_ad9144_core_s_axi_bresp                          (mm_interconnect_1_axi_ad9144_core_s_axi_bresp),                  //                                               .bresp
		.axi_ad9144_core_s_axi_bvalid                         (mm_interconnect_1_axi_ad9144_core_s_axi_bvalid),                 //                                               .bvalid
		.axi_ad9144_core_s_axi_bready                         (mm_interconnect_1_axi_ad9144_core_s_axi_bready),                 //                                               .bready
		.axi_ad9144_core_s_axi_araddr                         (mm_interconnect_1_axi_ad9144_core_s_axi_araddr),                 //                                               .araddr
		.axi_ad9144_core_s_axi_arprot                         (mm_interconnect_1_axi_ad9144_core_s_axi_arprot),                 //                                               .arprot
		.axi_ad9144_core_s_axi_arvalid                        (mm_interconnect_1_axi_ad9144_core_s_axi_arvalid),                //                                               .arvalid
		.axi_ad9144_core_s_axi_arready                        (mm_interconnect_1_axi_ad9144_core_s_axi_arready),                //                                               .arready
		.axi_ad9144_core_s_axi_rdata                          (mm_interconnect_1_axi_ad9144_core_s_axi_rdata),                  //                                               .rdata
		.axi_ad9144_core_s_axi_rresp                          (mm_interconnect_1_axi_ad9144_core_s_axi_rresp),                  //                                               .rresp
		.axi_ad9144_core_s_axi_rvalid                         (mm_interconnect_1_axi_ad9144_core_s_axi_rvalid),                 //                                               .rvalid
		.axi_ad9144_core_s_axi_rready                         (mm_interconnect_1_axi_ad9144_core_s_axi_rready),                 //                                               .rready
		.axi_ad9144_dma_s_axi_awaddr                          (mm_interconnect_1_axi_ad9144_dma_s_axi_awaddr),                  //                           axi_ad9144_dma_s_axi.awaddr
		.axi_ad9144_dma_s_axi_awprot                          (mm_interconnect_1_axi_ad9144_dma_s_axi_awprot),                  //                                               .awprot
		.axi_ad9144_dma_s_axi_awvalid                         (mm_interconnect_1_axi_ad9144_dma_s_axi_awvalid),                 //                                               .awvalid
		.axi_ad9144_dma_s_axi_awready                         (mm_interconnect_1_axi_ad9144_dma_s_axi_awready),                 //                                               .awready
		.axi_ad9144_dma_s_axi_wdata                           (mm_interconnect_1_axi_ad9144_dma_s_axi_wdata),                   //                                               .wdata
		.axi_ad9144_dma_s_axi_wstrb                           (mm_interconnect_1_axi_ad9144_dma_s_axi_wstrb),                   //                                               .wstrb
		.axi_ad9144_dma_s_axi_wvalid                          (mm_interconnect_1_axi_ad9144_dma_s_axi_wvalid),                  //                                               .wvalid
		.axi_ad9144_dma_s_axi_wready                          (mm_interconnect_1_axi_ad9144_dma_s_axi_wready),                  //                                               .wready
		.axi_ad9144_dma_s_axi_bresp                           (mm_interconnect_1_axi_ad9144_dma_s_axi_bresp),                   //                                               .bresp
		.axi_ad9144_dma_s_axi_bvalid                          (mm_interconnect_1_axi_ad9144_dma_s_axi_bvalid),                  //                                               .bvalid
		.axi_ad9144_dma_s_axi_bready                          (mm_interconnect_1_axi_ad9144_dma_s_axi_bready),                  //                                               .bready
		.axi_ad9144_dma_s_axi_araddr                          (mm_interconnect_1_axi_ad9144_dma_s_axi_araddr),                  //                                               .araddr
		.axi_ad9144_dma_s_axi_arprot                          (mm_interconnect_1_axi_ad9144_dma_s_axi_arprot),                  //                                               .arprot
		.axi_ad9144_dma_s_axi_arvalid                         (mm_interconnect_1_axi_ad9144_dma_s_axi_arvalid),                 //                                               .arvalid
		.axi_ad9144_dma_s_axi_arready                         (mm_interconnect_1_axi_ad9144_dma_s_axi_arready),                 //                                               .arready
		.axi_ad9144_dma_s_axi_rdata                           (mm_interconnect_1_axi_ad9144_dma_s_axi_rdata),                   //                                               .rdata
		.axi_ad9144_dma_s_axi_rresp                           (mm_interconnect_1_axi_ad9144_dma_s_axi_rresp),                   //                                               .rresp
		.axi_ad9144_dma_s_axi_rvalid                          (mm_interconnect_1_axi_ad9144_dma_s_axi_rvalid),                  //                                               .rvalid
		.axi_ad9144_dma_s_axi_rready                          (mm_interconnect_1_axi_ad9144_dma_s_axi_rready),                  //                                               .rready
		.axi_ad9680_core_s_axi_awaddr                         (mm_interconnect_1_axi_ad9680_core_s_axi_awaddr),                 //                          axi_ad9680_core_s_axi.awaddr
		.axi_ad9680_core_s_axi_awprot                         (mm_interconnect_1_axi_ad9680_core_s_axi_awprot),                 //                                               .awprot
		.axi_ad9680_core_s_axi_awvalid                        (mm_interconnect_1_axi_ad9680_core_s_axi_awvalid),                //                                               .awvalid
		.axi_ad9680_core_s_axi_awready                        (mm_interconnect_1_axi_ad9680_core_s_axi_awready),                //                                               .awready
		.axi_ad9680_core_s_axi_wdata                          (mm_interconnect_1_axi_ad9680_core_s_axi_wdata),                  //                                               .wdata
		.axi_ad9680_core_s_axi_wstrb                          (mm_interconnect_1_axi_ad9680_core_s_axi_wstrb),                  //                                               .wstrb
		.axi_ad9680_core_s_axi_wvalid                         (mm_interconnect_1_axi_ad9680_core_s_axi_wvalid),                 //                                               .wvalid
		.axi_ad9680_core_s_axi_wready                         (mm_interconnect_1_axi_ad9680_core_s_axi_wready),                 //                                               .wready
		.axi_ad9680_core_s_axi_bresp                          (mm_interconnect_1_axi_ad9680_core_s_axi_bresp),                  //                                               .bresp
		.axi_ad9680_core_s_axi_bvalid                         (mm_interconnect_1_axi_ad9680_core_s_axi_bvalid),                 //                                               .bvalid
		.axi_ad9680_core_s_axi_bready                         (mm_interconnect_1_axi_ad9680_core_s_axi_bready),                 //                                               .bready
		.axi_ad9680_core_s_axi_araddr                         (mm_interconnect_1_axi_ad9680_core_s_axi_araddr),                 //                                               .araddr
		.axi_ad9680_core_s_axi_arprot                         (mm_interconnect_1_axi_ad9680_core_s_axi_arprot),                 //                                               .arprot
		.axi_ad9680_core_s_axi_arvalid                        (mm_interconnect_1_axi_ad9680_core_s_axi_arvalid),                //                                               .arvalid
		.axi_ad9680_core_s_axi_arready                        (mm_interconnect_1_axi_ad9680_core_s_axi_arready),                //                                               .arready
		.axi_ad9680_core_s_axi_rdata                          (mm_interconnect_1_axi_ad9680_core_s_axi_rdata),                  //                                               .rdata
		.axi_ad9680_core_s_axi_rresp                          (mm_interconnect_1_axi_ad9680_core_s_axi_rresp),                  //                                               .rresp
		.axi_ad9680_core_s_axi_rvalid                         (mm_interconnect_1_axi_ad9680_core_s_axi_rvalid),                 //                                               .rvalid
		.axi_ad9680_core_s_axi_rready                         (mm_interconnect_1_axi_ad9680_core_s_axi_rready),                 //                                               .rready
		.axi_ad9680_dma_s_axi_awaddr                          (mm_interconnect_1_axi_ad9680_dma_s_axi_awaddr),                  //                           axi_ad9680_dma_s_axi.awaddr
		.axi_ad9680_dma_s_axi_awprot                          (mm_interconnect_1_axi_ad9680_dma_s_axi_awprot),                  //                                               .awprot
		.axi_ad9680_dma_s_axi_awvalid                         (mm_interconnect_1_axi_ad9680_dma_s_axi_awvalid),                 //                                               .awvalid
		.axi_ad9680_dma_s_axi_awready                         (mm_interconnect_1_axi_ad9680_dma_s_axi_awready),                 //                                               .awready
		.axi_ad9680_dma_s_axi_wdata                           (mm_interconnect_1_axi_ad9680_dma_s_axi_wdata),                   //                                               .wdata
		.axi_ad9680_dma_s_axi_wstrb                           (mm_interconnect_1_axi_ad9680_dma_s_axi_wstrb),                   //                                               .wstrb
		.axi_ad9680_dma_s_axi_wvalid                          (mm_interconnect_1_axi_ad9680_dma_s_axi_wvalid),                  //                                               .wvalid
		.axi_ad9680_dma_s_axi_wready                          (mm_interconnect_1_axi_ad9680_dma_s_axi_wready),                  //                                               .wready
		.axi_ad9680_dma_s_axi_bresp                           (mm_interconnect_1_axi_ad9680_dma_s_axi_bresp),                   //                                               .bresp
		.axi_ad9680_dma_s_axi_bvalid                          (mm_interconnect_1_axi_ad9680_dma_s_axi_bvalid),                  //                                               .bvalid
		.axi_ad9680_dma_s_axi_bready                          (mm_interconnect_1_axi_ad9680_dma_s_axi_bready),                  //                                               .bready
		.axi_ad9680_dma_s_axi_araddr                          (mm_interconnect_1_axi_ad9680_dma_s_axi_araddr),                  //                                               .araddr
		.axi_ad9680_dma_s_axi_arprot                          (mm_interconnect_1_axi_ad9680_dma_s_axi_arprot),                  //                                               .arprot
		.axi_ad9680_dma_s_axi_arvalid                         (mm_interconnect_1_axi_ad9680_dma_s_axi_arvalid),                 //                                               .arvalid
		.axi_ad9680_dma_s_axi_arready                         (mm_interconnect_1_axi_ad9680_dma_s_axi_arready),                 //                                               .arready
		.axi_ad9680_dma_s_axi_rdata                           (mm_interconnect_1_axi_ad9680_dma_s_axi_rdata),                   //                                               .rdata
		.axi_ad9680_dma_s_axi_rresp                           (mm_interconnect_1_axi_ad9680_dma_s_axi_rresp),                   //                                               .rresp
		.axi_ad9680_dma_s_axi_rvalid                          (mm_interconnect_1_axi_ad9680_dma_s_axi_rvalid),                  //                                               .rvalid
		.axi_ad9680_dma_s_axi_rready                          (mm_interconnect_1_axi_ad9680_dma_s_axi_rready),                  //                                               .rready
		.sys_hps_h2f_lw_axi_master_awid                       (sys_hps_h2f_lw_axi_master_awid),                                 //                      sys_hps_h2f_lw_axi_master.awid
		.sys_hps_h2f_lw_axi_master_awaddr                     (sys_hps_h2f_lw_axi_master_awaddr),                               //                                               .awaddr
		.sys_hps_h2f_lw_axi_master_awlen                      (sys_hps_h2f_lw_axi_master_awlen),                                //                                               .awlen
		.sys_hps_h2f_lw_axi_master_awsize                     (sys_hps_h2f_lw_axi_master_awsize),                               //                                               .awsize
		.sys_hps_h2f_lw_axi_master_awburst                    (sys_hps_h2f_lw_axi_master_awburst),                              //                                               .awburst
		.sys_hps_h2f_lw_axi_master_awlock                     (sys_hps_h2f_lw_axi_master_awlock),                               //                                               .awlock
		.sys_hps_h2f_lw_axi_master_awcache                    (sys_hps_h2f_lw_axi_master_awcache),                              //                                               .awcache
		.sys_hps_h2f_lw_axi_master_awprot                     (sys_hps_h2f_lw_axi_master_awprot),                               //                                               .awprot
		.sys_hps_h2f_lw_axi_master_awuser                     (sys_hps_h2f_lw_axi_master_awuser),                               //                                               .awuser
		.sys_hps_h2f_lw_axi_master_awvalid                    (sys_hps_h2f_lw_axi_master_awvalid),                              //                                               .awvalid
		.sys_hps_h2f_lw_axi_master_awready                    (sys_hps_h2f_lw_axi_master_awready),                              //                                               .awready
		.sys_hps_h2f_lw_axi_master_wid                        (sys_hps_h2f_lw_axi_master_wid),                                  //                                               .wid
		.sys_hps_h2f_lw_axi_master_wdata                      (sys_hps_h2f_lw_axi_master_wdata),                                //                                               .wdata
		.sys_hps_h2f_lw_axi_master_wstrb                      (sys_hps_h2f_lw_axi_master_wstrb),                                //                                               .wstrb
		.sys_hps_h2f_lw_axi_master_wlast                      (sys_hps_h2f_lw_axi_master_wlast),                                //                                               .wlast
		.sys_hps_h2f_lw_axi_master_wvalid                     (sys_hps_h2f_lw_axi_master_wvalid),                               //                                               .wvalid
		.sys_hps_h2f_lw_axi_master_wready                     (sys_hps_h2f_lw_axi_master_wready),                               //                                               .wready
		.sys_hps_h2f_lw_axi_master_bid                        (sys_hps_h2f_lw_axi_master_bid),                                  //                                               .bid
		.sys_hps_h2f_lw_axi_master_bresp                      (sys_hps_h2f_lw_axi_master_bresp),                                //                                               .bresp
		.sys_hps_h2f_lw_axi_master_bvalid                     (sys_hps_h2f_lw_axi_master_bvalid),                               //                                               .bvalid
		.sys_hps_h2f_lw_axi_master_bready                     (sys_hps_h2f_lw_axi_master_bready),                               //                                               .bready
		.sys_hps_h2f_lw_axi_master_arid                       (sys_hps_h2f_lw_axi_master_arid),                                 //                                               .arid
		.sys_hps_h2f_lw_axi_master_araddr                     (sys_hps_h2f_lw_axi_master_araddr),                               //                                               .araddr
		.sys_hps_h2f_lw_axi_master_arlen                      (sys_hps_h2f_lw_axi_master_arlen),                                //                                               .arlen
		.sys_hps_h2f_lw_axi_master_arsize                     (sys_hps_h2f_lw_axi_master_arsize),                               //                                               .arsize
		.sys_hps_h2f_lw_axi_master_arburst                    (sys_hps_h2f_lw_axi_master_arburst),                              //                                               .arburst
		.sys_hps_h2f_lw_axi_master_arlock                     (sys_hps_h2f_lw_axi_master_arlock),                               //                                               .arlock
		.sys_hps_h2f_lw_axi_master_arcache                    (sys_hps_h2f_lw_axi_master_arcache),                              //                                               .arcache
		.sys_hps_h2f_lw_axi_master_arprot                     (sys_hps_h2f_lw_axi_master_arprot),                               //                                               .arprot
		.sys_hps_h2f_lw_axi_master_aruser                     (sys_hps_h2f_lw_axi_master_aruser),                               //                                               .aruser
		.sys_hps_h2f_lw_axi_master_arvalid                    (sys_hps_h2f_lw_axi_master_arvalid),                              //                                               .arvalid
		.sys_hps_h2f_lw_axi_master_arready                    (sys_hps_h2f_lw_axi_master_arready),                              //                                               .arready
		.sys_hps_h2f_lw_axi_master_rid                        (sys_hps_h2f_lw_axi_master_rid),                                  //                                               .rid
		.sys_hps_h2f_lw_axi_master_rdata                      (sys_hps_h2f_lw_axi_master_rdata),                                //                                               .rdata
		.sys_hps_h2f_lw_axi_master_rresp                      (sys_hps_h2f_lw_axi_master_rresp),                                //                                               .rresp
		.sys_hps_h2f_lw_axi_master_rlast                      (sys_hps_h2f_lw_axi_master_rlast),                                //                                               .rlast
		.sys_hps_h2f_lw_axi_master_rvalid                     (sys_hps_h2f_lw_axi_master_rvalid),                               //                                               .rvalid
		.sys_hps_h2f_lw_axi_master_rready                     (sys_hps_h2f_lw_axi_master_rready),                               //                                               .rready
		.sys_clk_clk_clk                                      (sys_clk_clk),                                                    //                                    sys_clk_clk.clk
		.sys_hps_h2f_lw_axi_reset_reset_bridge_in_reset_reset (rst_controller_reset_out_reset),                                 // sys_hps_h2f_lw_axi_reset_reset_bridge_in_reset.reset
		.ad9144_jesd204_lane_pll_reconfig_address             (mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_address),     //               ad9144_jesd204_lane_pll_reconfig.address
		.ad9144_jesd204_lane_pll_reconfig_write               (mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_write),       //                                               .write
		.ad9144_jesd204_lane_pll_reconfig_read                (mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_read),        //                                               .read
		.ad9144_jesd204_lane_pll_reconfig_readdata            (mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_readdata),    //                                               .readdata
		.ad9144_jesd204_lane_pll_reconfig_writedata           (mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_writedata),   //                                               .writedata
		.ad9144_jesd204_lane_pll_reconfig_waitrequest         (mm_interconnect_1_ad9144_jesd204_lane_pll_reconfig_waitrequest), //                                               .waitrequest
		.ad9144_jesd204_link_pll_reconfig_address             (mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_address),     //               ad9144_jesd204_link_pll_reconfig.address
		.ad9144_jesd204_link_pll_reconfig_write               (mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_write),       //                                               .write
		.ad9144_jesd204_link_pll_reconfig_read                (mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_read),        //                                               .read
		.ad9144_jesd204_link_pll_reconfig_readdata            (mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_readdata),    //                                               .readdata
		.ad9144_jesd204_link_pll_reconfig_writedata           (mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_writedata),   //                                               .writedata
		.ad9144_jesd204_link_pll_reconfig_waitrequest         (mm_interconnect_1_ad9144_jesd204_link_pll_reconfig_waitrequest), //                                               .waitrequest
		.ad9680_jesd204_link_pll_reconfig_address             (mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_address),     //               ad9680_jesd204_link_pll_reconfig.address
		.ad9680_jesd204_link_pll_reconfig_write               (mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_write),       //                                               .write
		.ad9680_jesd204_link_pll_reconfig_read                (mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_read),        //                                               .read
		.ad9680_jesd204_link_pll_reconfig_readdata            (mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_readdata),    //                                               .readdata
		.ad9680_jesd204_link_pll_reconfig_writedata           (mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_writedata),   //                                               .writedata
		.ad9680_jesd204_link_pll_reconfig_waitrequest         (mm_interconnect_1_ad9680_jesd204_link_pll_reconfig_waitrequest), //                                               .waitrequest
		.avl_adxcfg_0_rcfg_s0_address                         (mm_interconnect_1_avl_adxcfg_0_rcfg_s0_address),                 //                           avl_adxcfg_0_rcfg_s0.address
		.avl_adxcfg_0_rcfg_s0_write                           (mm_interconnect_1_avl_adxcfg_0_rcfg_s0_write),                   //                                               .write
		.avl_adxcfg_0_rcfg_s0_read                            (mm_interconnect_1_avl_adxcfg_0_rcfg_s0_read),                    //                                               .read
		.avl_adxcfg_0_rcfg_s0_readdata                        (mm_interconnect_1_avl_adxcfg_0_rcfg_s0_readdata),                //                                               .readdata
		.avl_adxcfg_0_rcfg_s0_writedata                       (mm_interconnect_1_avl_adxcfg_0_rcfg_s0_writedata),               //                                               .writedata
		.avl_adxcfg_0_rcfg_s0_waitrequest                     (mm_interconnect_1_avl_adxcfg_0_rcfg_s0_waitrequest),             //                                               .waitrequest
		.avl_adxcfg_0_rcfg_s1_address                         (mm_interconnect_1_avl_adxcfg_0_rcfg_s1_address),                 //                           avl_adxcfg_0_rcfg_s1.address
		.avl_adxcfg_0_rcfg_s1_write                           (mm_interconnect_1_avl_adxcfg_0_rcfg_s1_write),                   //                                               .write
		.avl_adxcfg_0_rcfg_s1_read                            (mm_interconnect_1_avl_adxcfg_0_rcfg_s1_read),                    //                                               .read
		.avl_adxcfg_0_rcfg_s1_readdata                        (mm_interconnect_1_avl_adxcfg_0_rcfg_s1_readdata),                //                                               .readdata
		.avl_adxcfg_0_rcfg_s1_writedata                       (mm_interconnect_1_avl_adxcfg_0_rcfg_s1_writedata),               //                                               .writedata
		.avl_adxcfg_0_rcfg_s1_waitrequest                     (mm_interconnect_1_avl_adxcfg_0_rcfg_s1_waitrequest),             //                                               .waitrequest
		.avl_adxcfg_1_rcfg_s0_address                         (mm_interconnect_1_avl_adxcfg_1_rcfg_s0_address),                 //                           avl_adxcfg_1_rcfg_s0.address
		.avl_adxcfg_1_rcfg_s0_write                           (mm_interconnect_1_avl_adxcfg_1_rcfg_s0_write),                   //                                               .write
		.avl_adxcfg_1_rcfg_s0_read                            (mm_interconnect_1_avl_adxcfg_1_rcfg_s0_read),                    //                                               .read
		.avl_adxcfg_1_rcfg_s0_readdata                        (mm_interconnect_1_avl_adxcfg_1_rcfg_s0_readdata),                //                                               .readdata
		.avl_adxcfg_1_rcfg_s0_writedata                       (mm_interconnect_1_avl_adxcfg_1_rcfg_s0_writedata),               //                                               .writedata
		.avl_adxcfg_1_rcfg_s0_waitrequest                     (mm_interconnect_1_avl_adxcfg_1_rcfg_s0_waitrequest),             //                                               .waitrequest
		.avl_adxcfg_1_rcfg_s1_address                         (mm_interconnect_1_avl_adxcfg_1_rcfg_s1_address),                 //                           avl_adxcfg_1_rcfg_s1.address
		.avl_adxcfg_1_rcfg_s1_write                           (mm_interconnect_1_avl_adxcfg_1_rcfg_s1_write),                   //                                               .write
		.avl_adxcfg_1_rcfg_s1_read                            (mm_interconnect_1_avl_adxcfg_1_rcfg_s1_read),                    //                                               .read
		.avl_adxcfg_1_rcfg_s1_readdata                        (mm_interconnect_1_avl_adxcfg_1_rcfg_s1_readdata),                //                                               .readdata
		.avl_adxcfg_1_rcfg_s1_writedata                       (mm_interconnect_1_avl_adxcfg_1_rcfg_s1_writedata),               //                                               .writedata
		.avl_adxcfg_1_rcfg_s1_waitrequest                     (mm_interconnect_1_avl_adxcfg_1_rcfg_s1_waitrequest),             //                                               .waitrequest
		.avl_adxcfg_2_rcfg_s0_address                         (mm_interconnect_1_avl_adxcfg_2_rcfg_s0_address),                 //                           avl_adxcfg_2_rcfg_s0.address
		.avl_adxcfg_2_rcfg_s0_write                           (mm_interconnect_1_avl_adxcfg_2_rcfg_s0_write),                   //                                               .write
		.avl_adxcfg_2_rcfg_s0_read                            (mm_interconnect_1_avl_adxcfg_2_rcfg_s0_read),                    //                                               .read
		.avl_adxcfg_2_rcfg_s0_readdata                        (mm_interconnect_1_avl_adxcfg_2_rcfg_s0_readdata),                //                                               .readdata
		.avl_adxcfg_2_rcfg_s0_writedata                       (mm_interconnect_1_avl_adxcfg_2_rcfg_s0_writedata),               //                                               .writedata
		.avl_adxcfg_2_rcfg_s0_waitrequest                     (mm_interconnect_1_avl_adxcfg_2_rcfg_s0_waitrequest),             //                                               .waitrequest
		.avl_adxcfg_2_rcfg_s1_address                         (mm_interconnect_1_avl_adxcfg_2_rcfg_s1_address),                 //                           avl_adxcfg_2_rcfg_s1.address
		.avl_adxcfg_2_rcfg_s1_write                           (mm_interconnect_1_avl_adxcfg_2_rcfg_s1_write),                   //                                               .write
		.avl_adxcfg_2_rcfg_s1_read                            (mm_interconnect_1_avl_adxcfg_2_rcfg_s1_read),                    //                                               .read
		.avl_adxcfg_2_rcfg_s1_readdata                        (mm_interconnect_1_avl_adxcfg_2_rcfg_s1_readdata),                //                                               .readdata
		.avl_adxcfg_2_rcfg_s1_writedata                       (mm_interconnect_1_avl_adxcfg_2_rcfg_s1_writedata),               //                                               .writedata
		.avl_adxcfg_2_rcfg_s1_waitrequest                     (mm_interconnect_1_avl_adxcfg_2_rcfg_s1_waitrequest),             //                                               .waitrequest
		.avl_adxcfg_3_rcfg_s0_address                         (mm_interconnect_1_avl_adxcfg_3_rcfg_s0_address),                 //                           avl_adxcfg_3_rcfg_s0.address
		.avl_adxcfg_3_rcfg_s0_write                           (mm_interconnect_1_avl_adxcfg_3_rcfg_s0_write),                   //                                               .write
		.avl_adxcfg_3_rcfg_s0_read                            (mm_interconnect_1_avl_adxcfg_3_rcfg_s0_read),                    //                                               .read
		.avl_adxcfg_3_rcfg_s0_readdata                        (mm_interconnect_1_avl_adxcfg_3_rcfg_s0_readdata),                //                                               .readdata
		.avl_adxcfg_3_rcfg_s0_writedata                       (mm_interconnect_1_avl_adxcfg_3_rcfg_s0_writedata),               //                                               .writedata
		.avl_adxcfg_3_rcfg_s0_waitrequest                     (mm_interconnect_1_avl_adxcfg_3_rcfg_s0_waitrequest),             //                                               .waitrequest
		.avl_adxcfg_3_rcfg_s1_address                         (mm_interconnect_1_avl_adxcfg_3_rcfg_s1_address),                 //                           avl_adxcfg_3_rcfg_s1.address
		.avl_adxcfg_3_rcfg_s1_write                           (mm_interconnect_1_avl_adxcfg_3_rcfg_s1_write),                   //                                               .write
		.avl_adxcfg_3_rcfg_s1_read                            (mm_interconnect_1_avl_adxcfg_3_rcfg_s1_read),                    //                                               .read
		.avl_adxcfg_3_rcfg_s1_readdata                        (mm_interconnect_1_avl_adxcfg_3_rcfg_s1_readdata),                //                                               .readdata
		.avl_adxcfg_3_rcfg_s1_writedata                       (mm_interconnect_1_avl_adxcfg_3_rcfg_s1_writedata),               //                                               .writedata
		.avl_adxcfg_3_rcfg_s1_waitrequest                     (mm_interconnect_1_avl_adxcfg_3_rcfg_s1_waitrequest),             //                                               .waitrequest
		.sys_gpio_in_s1_address                               (mm_interconnect_1_sys_gpio_in_s1_address),                       //                                 sys_gpio_in_s1.address
		.sys_gpio_in_s1_write                                 (mm_interconnect_1_sys_gpio_in_s1_write),                         //                                               .write
		.sys_gpio_in_s1_readdata                              (mm_interconnect_1_sys_gpio_in_s1_readdata),                      //                                               .readdata
		.sys_gpio_in_s1_writedata                             (mm_interconnect_1_sys_gpio_in_s1_writedata),                     //                                               .writedata
		.sys_gpio_in_s1_chipselect                            (mm_interconnect_1_sys_gpio_in_s1_chipselect),                    //                                               .chipselect
		.sys_gpio_out_s1_address                              (mm_interconnect_1_sys_gpio_out_s1_address),                      //                                sys_gpio_out_s1.address
		.sys_gpio_out_s1_write                                (mm_interconnect_1_sys_gpio_out_s1_write),                        //                                               .write
		.sys_gpio_out_s1_readdata                             (mm_interconnect_1_sys_gpio_out_s1_readdata),                     //                                               .readdata
		.sys_gpio_out_s1_writedata                            (mm_interconnect_1_sys_gpio_out_s1_writedata),                    //                                               .writedata
		.sys_gpio_out_s1_chipselect                           (mm_interconnect_1_sys_gpio_out_s1_chipselect),                   //                                               .chipselect
		.sys_spi_spi_control_port_address                     (mm_interconnect_1_sys_spi_spi_control_port_address),             //                       sys_spi_spi_control_port.address
		.sys_spi_spi_control_port_write                       (mm_interconnect_1_sys_spi_spi_control_port_write),               //                                               .write
		.sys_spi_spi_control_port_read                        (mm_interconnect_1_sys_spi_spi_control_port_read),                //                                               .read
		.sys_spi_spi_control_port_readdata                    (mm_interconnect_1_sys_spi_spi_control_port_readdata),            //                                               .readdata
		.sys_spi_spi_control_port_writedata                   (mm_interconnect_1_sys_spi_spi_control_port_writedata),           //                                               .writedata
		.sys_spi_spi_control_port_chipselect                  (mm_interconnect_1_sys_spi_spi_control_port_chipselect)           //                                               .chipselect
	);

	system_bd_altera_mm_interconnect_181_jfe3fkq mm_interconnect_2 (
		.axi_ad9144_dma_m_src_axi_awid                               (axi_ad9144_dma_m_src_axi_awid),                   //                              axi_ad9144_dma_m_src_axi.awid
		.axi_ad9144_dma_m_src_axi_awaddr                             (axi_ad9144_dma_m_src_axi_awaddr),                 //                                                      .awaddr
		.axi_ad9144_dma_m_src_axi_awlen                              (axi_ad9144_dma_m_src_axi_awlen),                  //                                                      .awlen
		.axi_ad9144_dma_m_src_axi_awsize                             (axi_ad9144_dma_m_src_axi_awsize),                 //                                                      .awsize
		.axi_ad9144_dma_m_src_axi_awburst                            (axi_ad9144_dma_m_src_axi_awburst),                //                                                      .awburst
		.axi_ad9144_dma_m_src_axi_awlock                             (axi_ad9144_dma_m_src_axi_awlock),                 //                                                      .awlock
		.axi_ad9144_dma_m_src_axi_awcache                            (axi_ad9144_dma_m_src_axi_awcache),                //                                                      .awcache
		.axi_ad9144_dma_m_src_axi_awprot                             (axi_ad9144_dma_m_src_axi_awprot),                 //                                                      .awprot
		.axi_ad9144_dma_m_src_axi_awvalid                            (axi_ad9144_dma_m_src_axi_awvalid),                //                                                      .awvalid
		.axi_ad9144_dma_m_src_axi_awready                            (axi_ad9144_dma_m_src_axi_awready),                //                                                      .awready
		.axi_ad9144_dma_m_src_axi_wid                                (axi_ad9144_dma_m_src_axi_wid),                    //                                                      .wid
		.axi_ad9144_dma_m_src_axi_wdata                              (axi_ad9144_dma_m_src_axi_wdata),                  //                                                      .wdata
		.axi_ad9144_dma_m_src_axi_wstrb                              (axi_ad9144_dma_m_src_axi_wstrb),                  //                                                      .wstrb
		.axi_ad9144_dma_m_src_axi_wlast                              (axi_ad9144_dma_m_src_axi_wlast),                  //                                                      .wlast
		.axi_ad9144_dma_m_src_axi_wvalid                             (axi_ad9144_dma_m_src_axi_wvalid),                 //                                                      .wvalid
		.axi_ad9144_dma_m_src_axi_wready                             (axi_ad9144_dma_m_src_axi_wready),                 //                                                      .wready
		.axi_ad9144_dma_m_src_axi_bid                                (axi_ad9144_dma_m_src_axi_bid),                    //                                                      .bid
		.axi_ad9144_dma_m_src_axi_bresp                              (axi_ad9144_dma_m_src_axi_bresp),                  //                                                      .bresp
		.axi_ad9144_dma_m_src_axi_bvalid                             (axi_ad9144_dma_m_src_axi_bvalid),                 //                                                      .bvalid
		.axi_ad9144_dma_m_src_axi_bready                             (axi_ad9144_dma_m_src_axi_bready),                 //                                                      .bready
		.axi_ad9144_dma_m_src_axi_arid                               (axi_ad9144_dma_m_src_axi_arid),                   //                                                      .arid
		.axi_ad9144_dma_m_src_axi_araddr                             (axi_ad9144_dma_m_src_axi_araddr),                 //                                                      .araddr
		.axi_ad9144_dma_m_src_axi_arlen                              (axi_ad9144_dma_m_src_axi_arlen),                  //                                                      .arlen
		.axi_ad9144_dma_m_src_axi_arsize                             (axi_ad9144_dma_m_src_axi_arsize),                 //                                                      .arsize
		.axi_ad9144_dma_m_src_axi_arburst                            (axi_ad9144_dma_m_src_axi_arburst),                //                                                      .arburst
		.axi_ad9144_dma_m_src_axi_arlock                             (axi_ad9144_dma_m_src_axi_arlock),                 //                                                      .arlock
		.axi_ad9144_dma_m_src_axi_arcache                            (axi_ad9144_dma_m_src_axi_arcache),                //                                                      .arcache
		.axi_ad9144_dma_m_src_axi_arprot                             (axi_ad9144_dma_m_src_axi_arprot),                 //                                                      .arprot
		.axi_ad9144_dma_m_src_axi_arvalid                            (axi_ad9144_dma_m_src_axi_arvalid),                //                                                      .arvalid
		.axi_ad9144_dma_m_src_axi_arready                            (axi_ad9144_dma_m_src_axi_arready),                //                                                      .arready
		.axi_ad9144_dma_m_src_axi_rid                                (axi_ad9144_dma_m_src_axi_rid),                    //                                                      .rid
		.axi_ad9144_dma_m_src_axi_rdata                              (axi_ad9144_dma_m_src_axi_rdata),                  //                                                      .rdata
		.axi_ad9144_dma_m_src_axi_rresp                              (axi_ad9144_dma_m_src_axi_rresp),                  //                                                      .rresp
		.axi_ad9144_dma_m_src_axi_rlast                              (axi_ad9144_dma_m_src_axi_rlast),                  //                                                      .rlast
		.axi_ad9144_dma_m_src_axi_rvalid                             (axi_ad9144_dma_m_src_axi_rvalid),                 //                                                      .rvalid
		.axi_ad9144_dma_m_src_axi_rready                             (axi_ad9144_dma_m_src_axi_rready),                 //                                                      .rready
		.axi_ad9680_dma_m_dest_axi_awid                              (axi_ad9680_dma_m_dest_axi_awid),                  //                             axi_ad9680_dma_m_dest_axi.awid
		.axi_ad9680_dma_m_dest_axi_awaddr                            (axi_ad9680_dma_m_dest_axi_awaddr),                //                                                      .awaddr
		.axi_ad9680_dma_m_dest_axi_awlen                             (axi_ad9680_dma_m_dest_axi_awlen),                 //                                                      .awlen
		.axi_ad9680_dma_m_dest_axi_awsize                            (axi_ad9680_dma_m_dest_axi_awsize),                //                                                      .awsize
		.axi_ad9680_dma_m_dest_axi_awburst                           (axi_ad9680_dma_m_dest_axi_awburst),               //                                                      .awburst
		.axi_ad9680_dma_m_dest_axi_awlock                            (axi_ad9680_dma_m_dest_axi_awlock),                //                                                      .awlock
		.axi_ad9680_dma_m_dest_axi_awcache                           (axi_ad9680_dma_m_dest_axi_awcache),               //                                                      .awcache
		.axi_ad9680_dma_m_dest_axi_awprot                            (axi_ad9680_dma_m_dest_axi_awprot),                //                                                      .awprot
		.axi_ad9680_dma_m_dest_axi_awvalid                           (axi_ad9680_dma_m_dest_axi_awvalid),               //                                                      .awvalid
		.axi_ad9680_dma_m_dest_axi_awready                           (axi_ad9680_dma_m_dest_axi_awready),               //                                                      .awready
		.axi_ad9680_dma_m_dest_axi_wid                               (axi_ad9680_dma_m_dest_axi_wid),                   //                                                      .wid
		.axi_ad9680_dma_m_dest_axi_wdata                             (axi_ad9680_dma_m_dest_axi_wdata),                 //                                                      .wdata
		.axi_ad9680_dma_m_dest_axi_wstrb                             (axi_ad9680_dma_m_dest_axi_wstrb),                 //                                                      .wstrb
		.axi_ad9680_dma_m_dest_axi_wlast                             (axi_ad9680_dma_m_dest_axi_wlast),                 //                                                      .wlast
		.axi_ad9680_dma_m_dest_axi_wvalid                            (axi_ad9680_dma_m_dest_axi_wvalid),                //                                                      .wvalid
		.axi_ad9680_dma_m_dest_axi_wready                            (axi_ad9680_dma_m_dest_axi_wready),                //                                                      .wready
		.axi_ad9680_dma_m_dest_axi_bid                               (axi_ad9680_dma_m_dest_axi_bid),                   //                                                      .bid
		.axi_ad9680_dma_m_dest_axi_bresp                             (axi_ad9680_dma_m_dest_axi_bresp),                 //                                                      .bresp
		.axi_ad9680_dma_m_dest_axi_bvalid                            (axi_ad9680_dma_m_dest_axi_bvalid),                //                                                      .bvalid
		.axi_ad9680_dma_m_dest_axi_bready                            (axi_ad9680_dma_m_dest_axi_bready),                //                                                      .bready
		.axi_ad9680_dma_m_dest_axi_arid                              (axi_ad9680_dma_m_dest_axi_arid),                  //                                                      .arid
		.axi_ad9680_dma_m_dest_axi_araddr                            (axi_ad9680_dma_m_dest_axi_araddr),                //                                                      .araddr
		.axi_ad9680_dma_m_dest_axi_arlen                             (axi_ad9680_dma_m_dest_axi_arlen),                 //                                                      .arlen
		.axi_ad9680_dma_m_dest_axi_arsize                            (axi_ad9680_dma_m_dest_axi_arsize),                //                                                      .arsize
		.axi_ad9680_dma_m_dest_axi_arburst                           (axi_ad9680_dma_m_dest_axi_arburst),               //                                                      .arburst
		.axi_ad9680_dma_m_dest_axi_arlock                            (axi_ad9680_dma_m_dest_axi_arlock),                //                                                      .arlock
		.axi_ad9680_dma_m_dest_axi_arcache                           (axi_ad9680_dma_m_dest_axi_arcache),               //                                                      .arcache
		.axi_ad9680_dma_m_dest_axi_arprot                            (axi_ad9680_dma_m_dest_axi_arprot),                //                                                      .arprot
		.axi_ad9680_dma_m_dest_axi_arvalid                           (axi_ad9680_dma_m_dest_axi_arvalid),               //                                                      .arvalid
		.axi_ad9680_dma_m_dest_axi_arready                           (axi_ad9680_dma_m_dest_axi_arready),               //                                                      .arready
		.axi_ad9680_dma_m_dest_axi_rid                               (axi_ad9680_dma_m_dest_axi_rid),                   //                                                      .rid
		.axi_ad9680_dma_m_dest_axi_rdata                             (axi_ad9680_dma_m_dest_axi_rdata),                 //                                                      .rdata
		.axi_ad9680_dma_m_dest_axi_rresp                             (axi_ad9680_dma_m_dest_axi_rresp),                 //                                                      .rresp
		.axi_ad9680_dma_m_dest_axi_rlast                             (axi_ad9680_dma_m_dest_axi_rlast),                 //                                                      .rlast
		.axi_ad9680_dma_m_dest_axi_rvalid                            (axi_ad9680_dma_m_dest_axi_rvalid),                //                                                      .rvalid
		.axi_ad9680_dma_m_dest_axi_rready                            (axi_ad9680_dma_m_dest_axi_rready),                //                                                      .rready
		.sys_hps_f2sdram0_data_awid                                  (mm_interconnect_2_sys_hps_f2sdram0_data_awid),    //                                 sys_hps_f2sdram0_data.awid
		.sys_hps_f2sdram0_data_awaddr                                (mm_interconnect_2_sys_hps_f2sdram0_data_awaddr),  //                                                      .awaddr
		.sys_hps_f2sdram0_data_awlen                                 (mm_interconnect_2_sys_hps_f2sdram0_data_awlen),   //                                                      .awlen
		.sys_hps_f2sdram0_data_awsize                                (mm_interconnect_2_sys_hps_f2sdram0_data_awsize),  //                                                      .awsize
		.sys_hps_f2sdram0_data_awburst                               (mm_interconnect_2_sys_hps_f2sdram0_data_awburst), //                                                      .awburst
		.sys_hps_f2sdram0_data_awlock                                (mm_interconnect_2_sys_hps_f2sdram0_data_awlock),  //                                                      .awlock
		.sys_hps_f2sdram0_data_awcache                               (mm_interconnect_2_sys_hps_f2sdram0_data_awcache), //                                                      .awcache
		.sys_hps_f2sdram0_data_awprot                                (mm_interconnect_2_sys_hps_f2sdram0_data_awprot),  //                                                      .awprot
		.sys_hps_f2sdram0_data_awuser                                (mm_interconnect_2_sys_hps_f2sdram0_data_awuser),  //                                                      .awuser
		.sys_hps_f2sdram0_data_awvalid                               (mm_interconnect_2_sys_hps_f2sdram0_data_awvalid), //                                                      .awvalid
		.sys_hps_f2sdram0_data_awready                               (mm_interconnect_2_sys_hps_f2sdram0_data_awready), //                                                      .awready
		.sys_hps_f2sdram0_data_wid                                   (mm_interconnect_2_sys_hps_f2sdram0_data_wid),     //                                                      .wid
		.sys_hps_f2sdram0_data_wdata                                 (mm_interconnect_2_sys_hps_f2sdram0_data_wdata),   //                                                      .wdata
		.sys_hps_f2sdram0_data_wstrb                                 (mm_interconnect_2_sys_hps_f2sdram0_data_wstrb),   //                                                      .wstrb
		.sys_hps_f2sdram0_data_wlast                                 (mm_interconnect_2_sys_hps_f2sdram0_data_wlast),   //                                                      .wlast
		.sys_hps_f2sdram0_data_wvalid                                (mm_interconnect_2_sys_hps_f2sdram0_data_wvalid),  //                                                      .wvalid
		.sys_hps_f2sdram0_data_wready                                (mm_interconnect_2_sys_hps_f2sdram0_data_wready),  //                                                      .wready
		.sys_hps_f2sdram0_data_bid                                   (mm_interconnect_2_sys_hps_f2sdram0_data_bid),     //                                                      .bid
		.sys_hps_f2sdram0_data_bresp                                 (mm_interconnect_2_sys_hps_f2sdram0_data_bresp),   //                                                      .bresp
		.sys_hps_f2sdram0_data_bvalid                                (mm_interconnect_2_sys_hps_f2sdram0_data_bvalid),  //                                                      .bvalid
		.sys_hps_f2sdram0_data_bready                                (mm_interconnect_2_sys_hps_f2sdram0_data_bready),  //                                                      .bready
		.sys_hps_f2sdram0_data_arid                                  (mm_interconnect_2_sys_hps_f2sdram0_data_arid),    //                                                      .arid
		.sys_hps_f2sdram0_data_araddr                                (mm_interconnect_2_sys_hps_f2sdram0_data_araddr),  //                                                      .araddr
		.sys_hps_f2sdram0_data_arlen                                 (mm_interconnect_2_sys_hps_f2sdram0_data_arlen),   //                                                      .arlen
		.sys_hps_f2sdram0_data_arsize                                (mm_interconnect_2_sys_hps_f2sdram0_data_arsize),  //                                                      .arsize
		.sys_hps_f2sdram0_data_arburst                               (mm_interconnect_2_sys_hps_f2sdram0_data_arburst), //                                                      .arburst
		.sys_hps_f2sdram0_data_arlock                                (mm_interconnect_2_sys_hps_f2sdram0_data_arlock),  //                                                      .arlock
		.sys_hps_f2sdram0_data_arcache                               (mm_interconnect_2_sys_hps_f2sdram0_data_arcache), //                                                      .arcache
		.sys_hps_f2sdram0_data_arprot                                (mm_interconnect_2_sys_hps_f2sdram0_data_arprot),  //                                                      .arprot
		.sys_hps_f2sdram0_data_aruser                                (mm_interconnect_2_sys_hps_f2sdram0_data_aruser),  //                                                      .aruser
		.sys_hps_f2sdram0_data_arvalid                               (mm_interconnect_2_sys_hps_f2sdram0_data_arvalid), //                                                      .arvalid
		.sys_hps_f2sdram0_data_arready                               (mm_interconnect_2_sys_hps_f2sdram0_data_arready), //                                                      .arready
		.sys_hps_f2sdram0_data_rid                                   (mm_interconnect_2_sys_hps_f2sdram0_data_rid),     //                                                      .rid
		.sys_hps_f2sdram0_data_rdata                                 (mm_interconnect_2_sys_hps_f2sdram0_data_rdata),   //                                                      .rdata
		.sys_hps_f2sdram0_data_rresp                                 (mm_interconnect_2_sys_hps_f2sdram0_data_rresp),   //                                                      .rresp
		.sys_hps_f2sdram0_data_rlast                                 (mm_interconnect_2_sys_hps_f2sdram0_data_rlast),   //                                                      .rlast
		.sys_hps_f2sdram0_data_rvalid                                (mm_interconnect_2_sys_hps_f2sdram0_data_rvalid),  //                                                      .rvalid
		.sys_hps_f2sdram0_data_rready                                (mm_interconnect_2_sys_hps_f2sdram0_data_rready),  //                                                      .rready
		.sys_dma_clk_clk_clk                                         (sys_hps_h2f_user0_clock_clk),                     //                                       sys_dma_clk_clk.clk
		.axi_ad9680_dma_m_dest_axi_reset_reset_bridge_in_reset_reset (rst_controller_002_reset_out_reset)               // axi_ad9680_dma_m_dest_axi_reset_reset_bridge_in_reset.reset
	);

	system_bd_altera_irq_mapper_181_wwa5frq irq_mapper (
		.clk           (),                         //       clk.clk
		.reset         (),                         // clk_reset.reset
		.receiver0_irq (irq_mapper_receiver0_irq), // receiver0.irq
		.receiver1_irq (irq_mapper_receiver1_irq), // receiver1.irq
		.receiver2_irq (irq_mapper_receiver2_irq), // receiver2.irq
		.receiver3_irq (irq_mapper_receiver3_irq), // receiver3.irq
		.receiver4_irq (irq_mapper_receiver4_irq), // receiver4.irq
		.receiver5_irq (irq_mapper_receiver5_irq), // receiver5.irq
		.sender_irq    (sys_hps_f2h_irq0_irq)      //    sender.irq
	);

	system_bd_altera_irq_mapper_181_acw3b6a irq_mapper_001 (
		.clk        (),                     //       clk.clk
		.reset      (),                     // clk_reset.reset
		.sender_irq (sys_hps_f2h_irq1_irq)  //    sender.irq
	);

	system_bd_altera_avalon_st_adapter_181_6jlituq #(
		.inBitsPerSymbol (128),
		.inUsePackets    (0),
		.inDataWidth     (128),
		.inChannelWidth  (0),
		.inErrorWidth    (0),
		.inUseEmptyPort  (0),
		.inUseValid      (1),
		.inUseReady      (0),
		.inReadyLatency  (0),
		.outDataWidth    (128),
		.outChannelWidth (0),
		.outErrorWidth   (0),
		.outUseEmptyPort (0),
		.outUseValid     (1),
		.outUseReady     (1),
		.outReadyLatency (0)
	) avalon_st_adapter (
		.in_clk_0_clk   (ad9680_jesd204_link_clk_clk),        // in_clk_0.clk
		.in_rst_0_reset (rst_controller_005_reset_out_reset), // in_rst_0.reset
		.in_0_data      (ad9680_jesd204_link_data_data),      //     in_0.data
		.in_0_valid     (ad9680_jesd204_link_data_valid),     //         .valid
		.out_0_data     (avalon_st_adapter_out_0_data),       //    out_0.data
		.out_0_valid    (avalon_st_adapter_out_0_valid),      //         .valid
		.out_0_ready    (avalon_st_adapter_out_0_ready)       //         .ready
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller (
		.reset_in0      (~sys_rstn_reset_n),              // reset_in0.reset
		.clk            (sys_clk_clk),                    //       clk.clk
		.reset_out      (rst_controller_reset_out_reset), // reset_out.reset
		.reset_req      (),                               // (terminated)
		.reset_req_in0  (1'b0),                           // (terminated)
		.reset_in1      (1'b0),                           // (terminated)
		.reset_req_in1  (1'b0),                           // (terminated)
		.reset_in2      (1'b0),                           // (terminated)
		.reset_req_in2  (1'b0),                           // (terminated)
		.reset_in3      (1'b0),                           // (terminated)
		.reset_req_in3  (1'b0),                           // (terminated)
		.reset_in4      (1'b0),                           // (terminated)
		.reset_req_in4  (1'b0),                           // (terminated)
		.reset_in5      (1'b0),                           // (terminated)
		.reset_req_in5  (1'b0),                           // (terminated)
		.reset_in6      (1'b0),                           // (terminated)
		.reset_req_in6  (1'b0),                           // (terminated)
		.reset_in7      (1'b0),                           // (terminated)
		.reset_req_in7  (1'b0),                           // (terminated)
		.reset_in8      (1'b0),                           // (terminated)
		.reset_req_in8  (1'b0),                           // (terminated)
		.reset_in9      (1'b0),                           // (terminated)
		.reset_req_in9  (1'b0),                           // (terminated)
		.reset_in10     (1'b0),                           // (terminated)
		.reset_req_in10 (1'b0),                           // (terminated)
		.reset_in11     (1'b0),                           // (terminated)
		.reset_req_in11 (1'b0),                           // (terminated)
		.reset_in12     (1'b0),                           // (terminated)
		.reset_req_in12 (1'b0),                           // (terminated)
		.reset_in13     (1'b0),                           // (terminated)
		.reset_req_in13 (1'b0),                           // (terminated)
		.reset_in14     (1'b0),                           // (terminated)
		.reset_req_in14 (1'b0),                           // (terminated)
		.reset_in15     (1'b0),                           // (terminated)
		.reset_req_in15 (1'b0)                            // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (2),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_001 (
		.reset_in0      (~sys_rstn_reset_n),                  // reset_in0.reset
		.reset_in1      (~sys_rstn_reset_n),                  // reset_in1.reset
		.clk            (ad9680_jesd204_link_clk_clk),        //       clk.clk
		.reset_out      (rst_controller_001_reset_out_reset), // reset_out.reset
		.reset_req      (),                                   // (terminated)
		.reset_req_in0  (1'b0),                               // (terminated)
		.reset_req_in1  (1'b0),                               // (terminated)
		.reset_in2      (1'b0),                               // (terminated)
		.reset_req_in2  (1'b0),                               // (terminated)
		.reset_in3      (1'b0),                               // (terminated)
		.reset_req_in3  (1'b0),                               // (terminated)
		.reset_in4      (1'b0),                               // (terminated)
		.reset_req_in4  (1'b0),                               // (terminated)
		.reset_in5      (1'b0),                               // (terminated)
		.reset_req_in5  (1'b0),                               // (terminated)
		.reset_in6      (1'b0),                               // (terminated)
		.reset_req_in6  (1'b0),                               // (terminated)
		.reset_in7      (1'b0),                               // (terminated)
		.reset_req_in7  (1'b0),                               // (terminated)
		.reset_in8      (1'b0),                               // (terminated)
		.reset_req_in8  (1'b0),                               // (terminated)
		.reset_in9      (1'b0),                               // (terminated)
		.reset_req_in9  (1'b0),                               // (terminated)
		.reset_in10     (1'b0),                               // (terminated)
		.reset_req_in10 (1'b0),                               // (terminated)
		.reset_in11     (1'b0),                               // (terminated)
		.reset_req_in11 (1'b0),                               // (terminated)
		.reset_in12     (1'b0),                               // (terminated)
		.reset_req_in12 (1'b0),                               // (terminated)
		.reset_in13     (1'b0),                               // (terminated)
		.reset_req_in13 (1'b0),                               // (terminated)
		.reset_in14     (1'b0),                               // (terminated)
		.reset_req_in14 (1'b0),                               // (terminated)
		.reset_in15     (1'b0),                               // (terminated)
		.reset_req_in15 (1'b0)                                // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_002 (
		.reset_in0      (~sys_rstn_reset_n),                  // reset_in0.reset
		.clk            (sys_hps_h2f_user0_clock_clk),        //       clk.clk
		.reset_out      (rst_controller_002_reset_out_reset), // reset_out.reset
		.reset_req      (),                                   // (terminated)
		.reset_req_in0  (1'b0),                               // (terminated)
		.reset_in1      (1'b0),                               // (terminated)
		.reset_req_in1  (1'b0),                               // (terminated)
		.reset_in2      (1'b0),                               // (terminated)
		.reset_req_in2  (1'b0),                               // (terminated)
		.reset_in3      (1'b0),                               // (terminated)
		.reset_req_in3  (1'b0),                               // (terminated)
		.reset_in4      (1'b0),                               // (terminated)
		.reset_req_in4  (1'b0),                               // (terminated)
		.reset_in5      (1'b0),                               // (terminated)
		.reset_req_in5  (1'b0),                               // (terminated)
		.reset_in6      (1'b0),                               // (terminated)
		.reset_req_in6  (1'b0),                               // (terminated)
		.reset_in7      (1'b0),                               // (terminated)
		.reset_req_in7  (1'b0),                               // (terminated)
		.reset_in8      (1'b0),                               // (terminated)
		.reset_req_in8  (1'b0),                               // (terminated)
		.reset_in9      (1'b0),                               // (terminated)
		.reset_req_in9  (1'b0),                               // (terminated)
		.reset_in10     (1'b0),                               // (terminated)
		.reset_req_in10 (1'b0),                               // (terminated)
		.reset_in11     (1'b0),                               // (terminated)
		.reset_req_in11 (1'b0),                               // (terminated)
		.reset_in12     (1'b0),                               // (terminated)
		.reset_req_in12 (1'b0),                               // (terminated)
		.reset_in13     (1'b0),                               // (terminated)
		.reset_req_in13 (1'b0),                               // (terminated)
		.reset_in14     (1'b0),                               // (terminated)
		.reset_req_in14 (1'b0),                               // (terminated)
		.reset_in15     (1'b0),                               // (terminated)
		.reset_req_in15 (1'b0)                                // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_003 (
		.reset_in0      (ad9144_jesd204_link_reset_reset),    // reset_in0.reset
		.clk            (ad9144_jesd204_link_clk_clk),        //       clk.clk
		.reset_out      (rst_controller_003_reset_out_reset), // reset_out.reset
		.reset_req      (),                                   // (terminated)
		.reset_req_in0  (1'b0),                               // (terminated)
		.reset_in1      (1'b0),                               // (terminated)
		.reset_req_in1  (1'b0),                               // (terminated)
		.reset_in2      (1'b0),                               // (terminated)
		.reset_req_in2  (1'b0),                               // (terminated)
		.reset_in3      (1'b0),                               // (terminated)
		.reset_req_in3  (1'b0),                               // (terminated)
		.reset_in4      (1'b0),                               // (terminated)
		.reset_req_in4  (1'b0),                               // (terminated)
		.reset_in5      (1'b0),                               // (terminated)
		.reset_req_in5  (1'b0),                               // (terminated)
		.reset_in6      (1'b0),                               // (terminated)
		.reset_req_in6  (1'b0),                               // (terminated)
		.reset_in7      (1'b0),                               // (terminated)
		.reset_req_in7  (1'b0),                               // (terminated)
		.reset_in8      (1'b0),                               // (terminated)
		.reset_req_in8  (1'b0),                               // (terminated)
		.reset_in9      (1'b0),                               // (terminated)
		.reset_req_in9  (1'b0),                               // (terminated)
		.reset_in10     (1'b0),                               // (terminated)
		.reset_req_in10 (1'b0),                               // (terminated)
		.reset_in11     (1'b0),                               // (terminated)
		.reset_req_in11 (1'b0),                               // (terminated)
		.reset_in12     (1'b0),                               // (terminated)
		.reset_req_in12 (1'b0),                               // (terminated)
		.reset_in13     (1'b0),                               // (terminated)
		.reset_req_in13 (1'b0),                               // (terminated)
		.reset_in14     (1'b0),                               // (terminated)
		.reset_req_in14 (1'b0),                               // (terminated)
		.reset_in15     (1'b0),                               // (terminated)
		.reset_req_in15 (1'b0)                                // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_004 (
		.reset_in0      (~fpga_ddr4_cntrl_emif_usr_reset_reset_source_reset), // reset_in0.reset
		.clk            (fpga_ddr4_cntrl_emif_usr_clk_clock_source_clk),      //       clk.clk
		.reset_out      (rst_controller_004_reset_out_reset),                 // reset_out.reset
		.reset_req      (),                                                   // (terminated)
		.reset_req_in0  (1'b0),                                               // (terminated)
		.reset_in1      (1'b0),                                               // (terminated)
		.reset_req_in1  (1'b0),                                               // (terminated)
		.reset_in2      (1'b0),                                               // (terminated)
		.reset_req_in2  (1'b0),                                               // (terminated)
		.reset_in3      (1'b0),                                               // (terminated)
		.reset_req_in3  (1'b0),                                               // (terminated)
		.reset_in4      (1'b0),                                               // (terminated)
		.reset_req_in4  (1'b0),                                               // (terminated)
		.reset_in5      (1'b0),                                               // (terminated)
		.reset_req_in5  (1'b0),                                               // (terminated)
		.reset_in6      (1'b0),                                               // (terminated)
		.reset_req_in6  (1'b0),                                               // (terminated)
		.reset_in7      (1'b0),                                               // (terminated)
		.reset_req_in7  (1'b0),                                               // (terminated)
		.reset_in8      (1'b0),                                               // (terminated)
		.reset_req_in8  (1'b0),                                               // (terminated)
		.reset_in9      (1'b0),                                               // (terminated)
		.reset_req_in9  (1'b0),                                               // (terminated)
		.reset_in10     (1'b0),                                               // (terminated)
		.reset_req_in10 (1'b0),                                               // (terminated)
		.reset_in11     (1'b0),                                               // (terminated)
		.reset_req_in11 (1'b0),                                               // (terminated)
		.reset_in12     (1'b0),                                               // (terminated)
		.reset_req_in12 (1'b0),                                               // (terminated)
		.reset_in13     (1'b0),                                               // (terminated)
		.reset_req_in13 (1'b0),                                               // (terminated)
		.reset_in14     (1'b0),                                               // (terminated)
		.reset_req_in14 (1'b0),                                               // (terminated)
		.reset_in15     (1'b0),                                               // (terminated)
		.reset_req_in15 (1'b0)                                                // (terminated)
	);

	altera_reset_controller #(
		.NUM_RESET_INPUTS          (1),
		.OUTPUT_RESET_SYNC_EDGES   ("deassert"),
		.SYNC_DEPTH                (2),
		.RESET_REQUEST_PRESENT     (0),
		.RESET_REQ_WAIT_TIME       (1),
		.MIN_RST_ASSERTION_TIME    (3),
		.RESET_REQ_EARLY_DSRT_TIME (1),
		.USE_RESET_REQUEST_IN0     (0),
		.USE_RESET_REQUEST_IN1     (0),
		.USE_RESET_REQUEST_IN2     (0),
		.USE_RESET_REQUEST_IN3     (0),
		.USE_RESET_REQUEST_IN4     (0),
		.USE_RESET_REQUEST_IN5     (0),
		.USE_RESET_REQUEST_IN6     (0),
		.USE_RESET_REQUEST_IN7     (0),
		.USE_RESET_REQUEST_IN8     (0),
		.USE_RESET_REQUEST_IN9     (0),
		.USE_RESET_REQUEST_IN10    (0),
		.USE_RESET_REQUEST_IN11    (0),
		.USE_RESET_REQUEST_IN12    (0),
		.USE_RESET_REQUEST_IN13    (0),
		.USE_RESET_REQUEST_IN14    (0),
		.USE_RESET_REQUEST_IN15    (0),
		.ADAPT_RESET_REQUEST       (0)
	) rst_controller_005 (
		.reset_in0      (~sys_rstn_reset_n),                  // reset_in0.reset
		.clk            (ad9680_jesd204_link_clk_clk),        //       clk.clk
		.reset_out      (rst_controller_005_reset_out_reset), // reset_out.reset
		.reset_req      (),                                   // (terminated)
		.reset_req_in0  (1'b0),                               // (terminated)
		.reset_in1      (1'b0),                               // (terminated)
		.reset_req_in1  (1'b0),                               // (terminated)
		.reset_in2      (1'b0),                               // (terminated)
		.reset_req_in2  (1'b0),                               // (terminated)
		.reset_in3      (1'b0),                               // (terminated)
		.reset_req_in3  (1'b0),                               // (terminated)
		.reset_in4      (1'b0),                               // (terminated)
		.reset_req_in4  (1'b0),                               // (terminated)
		.reset_in5      (1'b0),                               // (terminated)
		.reset_req_in5  (1'b0),                               // (terminated)
		.reset_in6      (1'b0),                               // (terminated)
		.reset_req_in6  (1'b0),                               // (terminated)
		.reset_in7      (1'b0),                               // (terminated)
		.reset_req_in7  (1'b0),                               // (terminated)
		.reset_in8      (1'b0),                               // (terminated)
		.reset_req_in8  (1'b0),                               // (terminated)
		.reset_in9      (1'b0),                               // (terminated)
		.reset_req_in9  (1'b0),                               // (terminated)
		.reset_in10     (1'b0),                               // (terminated)
		.reset_req_in10 (1'b0),                               // (terminated)
		.reset_in11     (1'b0),                               // (terminated)
		.reset_req_in11 (1'b0),                               // (terminated)
		.reset_in12     (1'b0),                               // (terminated)
		.reset_req_in12 (1'b0),                               // (terminated)
		.reset_in13     (1'b0),                               // (terminated)
		.reset_req_in13 (1'b0),                               // (terminated)
		.reset_in14     (1'b0),                               // (terminated)
		.reset_req_in14 (1'b0),                               // (terminated)
		.reset_in15     (1'b0),                               // (terminated)
		.reset_req_in15 (1'b0)                                // (terminated)
	);

endmodule
