Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Wed Feb  7 09:14:05 2018
| Host         : mitag.st.cs.kumamoto-u.ac.jp running 64-bit Red Hat Enterprise Linux Server release 7.1 (Maipo)
| Command      : report_methodology -file pic16_methodology_drc_routed.rpt -rpx pic16_methodology_drc_routed.rpx
| Design       : pic16
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 16
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 16         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on RA[0] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on RA[1] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on RA[2] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on RA[3] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on RA[4] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on RA[5] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on RA[6] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on RA[7] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on RB[0] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on RB[1] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on RB[2] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on RB[3] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on RB[4] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on RB[5] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on RB[6] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on RB[7] relative to clock(s) VIRTUAL_clkout1 
Related violations: <none>


