/* Generated by Yosys 0.62 (git sha1 7326bb7d6641500ecb285c291a54a662cb1e76cf, g++ 14.3.0-16 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/home/conda/feedstock_root/build_artifacts/yosys_1770212898249/work=/usr/local/src/conda/yosys-0.62 -fdebug-prefix-map=/home/dp665/.conda/envs/synth-research=/usr/local/src/conda-prefix -fPIC -O3) */

module wxy_flat(SYSCLK, TMODE, RESET_D1_R_N, CLMI_RHOLD, REGA_E_R_0, REGA_E_R_1, REGA_E_R_2, REGA_E_R_3, REGA_E_R_4, REGA_E_R_5, REGA_E_R_6, REGA_E_R_7, REGA_E_R_8, REGA_E_R_9, REGA_E_R_10, REGA_E_R_11, REGA_E_R_12, REGA_E_R_13, REGA_E_R_14, REGA_E_R_15, REGA_E_R_16
, REGA_E_R_17, REGA_E_R_18, REGA_E_R_19, REGA_E_R_20, REGA_E_R_21, REGA_E_R_22, REGA_E_R_23, REGA_E_R_24, REGA_E_R_25, REGA_E_R_26, REGA_E_R_27, REGA_E_R_28, REGA_E_R_29, REGA_E_R_30, REGA_E_R_31, REGBI_E_R_0, REGBI_E_R_1, REGBI_E_R_2, REGBI_E_R_3, REGBI_E_R_4, REGBI_E_R_5
, REGBI_E_R_6, REGBI_E_R_7, REGBI_E_R_8, REGBI_E_R_9, REGBI_E_R_10, REGBI_E_R_11, REGBI_E_R_12, REGBI_E_R_13, REGBI_E_R_14, REGBI_E_R_15, REGBI_E_R_16, REGBI_E_R_17, REGBI_E_R_18, REGBI_E_R_19, REGBI_E_R_20, REGBI_E_R_21, REGBI_E_R_22, REGBI_E_R_23, REGBI_E_R_24, REGBI_E_R_25, REGBI_E_R_26
, REGBI_E_R_27, REGBI_E_R_28, REGBI_E_R_29, REGBI_E_R_30, REGBI_E_R_31, REGBR_E_R_0, REGBR_E_R_1, REGBR_E_R_2, REGBR_E_R_3, REGBR_E_R_4, REGBR_E_R_5, REGBR_E_R_6, REGBR_E_R_7, REGBR_E_R_8, REGBR_E_R_9, REGBR_E_R_10, REGBR_E_R_11, REGBR_E_R_12, REGBR_E_R_13, REGBR_E_R_14, REGBR_E_R_15
, REGBR_E_R_16, REGBR_E_R_17, REGBR_E_R_18, REGBR_E_R_19, REGBR_E_R_20, REGBR_E_R_21, REGBR_E_R_22, REGBR_E_R_23, REGBR_E_R_24, REGBR_E_R_25, REGBR_E_R_26, REGBR_E_R_27, REGBR_E_R_28, REGBR_E_R_29, REGBR_E_R_30, REGBR_E_R_31, WIDTH_E_P_0, WIDTH_E_P_1, WIDTH_E_P_2, WIDTH_E_P_3, DBYEN_E_0
, DBYEN_E_1, DBYEN_E_2, DBYEN_E_3, DADALERR_E, DADDR_E_0, DADDR_E_1, DADDR_E_2, DADDR_E_3, DADDR_E_4, DADDR_E_5, DADDR_E_6, DADDR_E_7, DADDR_E_8, DADDR_E_9, DADDR_E_10, DADDR_E_11, DADDR_E_12, DADDR_E_13, DADDR_E_14, DADDR_E_15, DADDR_E_16
, DADDR_E_17, DADDR_E_18, DADDR_E_19, DADDR_E_20, DADDR_E_21, DADDR_E_22, DADDR_E_23, DADDR_E_24, DADDR_E_25, DADDR_E_26, DADDR_E_27, DADDR_E_28, DADDR_E_29, DADDR_E_30, DADDR_E_31, DWORD_E, ADATAREG_M_R_0, ADATAREG_M_R_1, ADATAREG_M_R_2, ADATAREG_M_R_3, ADATAREG_M_R_4
, ADATAREG_M_R_5, ADATAREG_M_R_6, ADATAREG_M_R_7, ADATAREG_M_R_8, ADATAREG_M_R_9, ADATAREG_M_R_10, ADATAREG_M_R_11, ADATAREG_M_R_12, ADATAREG_M_R_13, ADATAREG_M_R_14, ADATAREG_M_R_15, ADATAREG_M_R_16, ADATAREG_M_R_17, ADATAREG_M_R_18, ADATAREG_M_R_19, ADATAREG_M_R_20, ADATAREG_M_R_21, ADATAREG_M_R_22, ADATAREG_M_R_23, ADATAREG_M_R_24, ADATAREG_M_R_25
, ADATAREG_M_R_26, ADATAREG_M_R_27, ADATAREG_M_R_28, ADATAREG_M_R_29, ADATAREG_M_R_30, ADATAREG_M_R_31);
  input SYSCLK;
  wire SYSCLK;
  input TMODE;
  wire TMODE;
  input RESET_D1_R_N;
  wire RESET_D1_R_N;
  input CLMI_RHOLD;
  wire CLMI_RHOLD;
  input REGA_E_R_0;
  wire REGA_E_R_0;
  input REGA_E_R_1;
  wire REGA_E_R_1;
  input REGA_E_R_2;
  wire REGA_E_R_2;
  input REGA_E_R_3;
  wire REGA_E_R_3;
  input REGA_E_R_4;
  wire REGA_E_R_4;
  input REGA_E_R_5;
  wire REGA_E_R_5;
  input REGA_E_R_6;
  wire REGA_E_R_6;
  input REGA_E_R_7;
  wire REGA_E_R_7;
  input REGA_E_R_8;
  wire REGA_E_R_8;
  input REGA_E_R_9;
  wire REGA_E_R_9;
  input REGA_E_R_10;
  wire REGA_E_R_10;
  input REGA_E_R_11;
  wire REGA_E_R_11;
  input REGA_E_R_12;
  wire REGA_E_R_12;
  input REGA_E_R_13;
  wire REGA_E_R_13;
  input REGA_E_R_14;
  wire REGA_E_R_14;
  input REGA_E_R_15;
  wire REGA_E_R_15;
  input REGA_E_R_16;
  wire REGA_E_R_16;
  input REGA_E_R_17;
  wire REGA_E_R_17;
  input REGA_E_R_18;
  wire REGA_E_R_18;
  input REGA_E_R_19;
  wire REGA_E_R_19;
  input REGA_E_R_20;
  wire REGA_E_R_20;
  input REGA_E_R_21;
  wire REGA_E_R_21;
  input REGA_E_R_22;
  wire REGA_E_R_22;
  input REGA_E_R_23;
  wire REGA_E_R_23;
  input REGA_E_R_24;
  wire REGA_E_R_24;
  input REGA_E_R_25;
  wire REGA_E_R_25;
  input REGA_E_R_26;
  wire REGA_E_R_26;
  input REGA_E_R_27;
  wire REGA_E_R_27;
  input REGA_E_R_28;
  wire REGA_E_R_28;
  input REGA_E_R_29;
  wire REGA_E_R_29;
  input REGA_E_R_30;
  wire REGA_E_R_30;
  input REGA_E_R_31;
  wire REGA_E_R_31;
  input REGBI_E_R_0;
  wire REGBI_E_R_0;
  input REGBI_E_R_1;
  wire REGBI_E_R_1;
  input REGBI_E_R_2;
  wire REGBI_E_R_2;
  input REGBI_E_R_3;
  wire REGBI_E_R_3;
  input REGBI_E_R_4;
  wire REGBI_E_R_4;
  input REGBI_E_R_5;
  wire REGBI_E_R_5;
  input REGBI_E_R_6;
  wire REGBI_E_R_6;
  input REGBI_E_R_7;
  wire REGBI_E_R_7;
  input REGBI_E_R_8;
  wire REGBI_E_R_8;
  input REGBI_E_R_9;
  wire REGBI_E_R_9;
  input REGBI_E_R_10;
  wire REGBI_E_R_10;
  input REGBI_E_R_11;
  wire REGBI_E_R_11;
  input REGBI_E_R_12;
  wire REGBI_E_R_12;
  input REGBI_E_R_13;
  wire REGBI_E_R_13;
  input REGBI_E_R_14;
  wire REGBI_E_R_14;
  input REGBI_E_R_15;
  wire REGBI_E_R_15;
  input REGBI_E_R_16;
  wire REGBI_E_R_16;
  input REGBI_E_R_17;
  wire REGBI_E_R_17;
  input REGBI_E_R_18;
  wire REGBI_E_R_18;
  input REGBI_E_R_19;
  wire REGBI_E_R_19;
  input REGBI_E_R_20;
  wire REGBI_E_R_20;
  input REGBI_E_R_21;
  wire REGBI_E_R_21;
  input REGBI_E_R_22;
  wire REGBI_E_R_22;
  input REGBI_E_R_23;
  wire REGBI_E_R_23;
  input REGBI_E_R_24;
  wire REGBI_E_R_24;
  input REGBI_E_R_25;
  wire REGBI_E_R_25;
  input REGBI_E_R_26;
  wire REGBI_E_R_26;
  input REGBI_E_R_27;
  wire REGBI_E_R_27;
  input REGBI_E_R_28;
  wire REGBI_E_R_28;
  input REGBI_E_R_29;
  wire REGBI_E_R_29;
  input REGBI_E_R_30;
  wire REGBI_E_R_30;
  input REGBI_E_R_31;
  wire REGBI_E_R_31;
  input REGBR_E_R_0;
  wire REGBR_E_R_0;
  input REGBR_E_R_1;
  wire REGBR_E_R_1;
  input REGBR_E_R_2;
  wire REGBR_E_R_2;
  input REGBR_E_R_3;
  wire REGBR_E_R_3;
  input REGBR_E_R_4;
  wire REGBR_E_R_4;
  input REGBR_E_R_5;
  wire REGBR_E_R_5;
  input REGBR_E_R_6;
  wire REGBR_E_R_6;
  input REGBR_E_R_7;
  wire REGBR_E_R_7;
  input REGBR_E_R_8;
  wire REGBR_E_R_8;
  input REGBR_E_R_9;
  wire REGBR_E_R_9;
  input REGBR_E_R_10;
  wire REGBR_E_R_10;
  input REGBR_E_R_11;
  wire REGBR_E_R_11;
  input REGBR_E_R_12;
  wire REGBR_E_R_12;
  input REGBR_E_R_13;
  wire REGBR_E_R_13;
  input REGBR_E_R_14;
  wire REGBR_E_R_14;
  input REGBR_E_R_15;
  wire REGBR_E_R_15;
  input REGBR_E_R_16;
  wire REGBR_E_R_16;
  input REGBR_E_R_17;
  wire REGBR_E_R_17;
  input REGBR_E_R_18;
  wire REGBR_E_R_18;
  input REGBR_E_R_19;
  wire REGBR_E_R_19;
  input REGBR_E_R_20;
  wire REGBR_E_R_20;
  input REGBR_E_R_21;
  wire REGBR_E_R_21;
  input REGBR_E_R_22;
  wire REGBR_E_R_22;
  input REGBR_E_R_23;
  wire REGBR_E_R_23;
  input REGBR_E_R_24;
  wire REGBR_E_R_24;
  input REGBR_E_R_25;
  wire REGBR_E_R_25;
  input REGBR_E_R_26;
  wire REGBR_E_R_26;
  input REGBR_E_R_27;
  wire REGBR_E_R_27;
  input REGBR_E_R_28;
  wire REGBR_E_R_28;
  input REGBR_E_R_29;
  wire REGBR_E_R_29;
  input REGBR_E_R_30;
  wire REGBR_E_R_30;
  input REGBR_E_R_31;
  wire REGBR_E_R_31;
  input WIDTH_E_P_0;
  wire WIDTH_E_P_0;
  input WIDTH_E_P_1;
  wire WIDTH_E_P_1;
  input WIDTH_E_P_2;
  wire WIDTH_E_P_2;
  input WIDTH_E_P_3;
  wire WIDTH_E_P_3;
  output DBYEN_E_0;
  wire DBYEN_E_0;
  output DBYEN_E_1;
  wire DBYEN_E_1;
  output DBYEN_E_2;
  wire DBYEN_E_2;
  output DBYEN_E_3;
  wire DBYEN_E_3;
  output DADALERR_E;
  reg DADALERR_E;
  output DADDR_E_0;
  wire DADDR_E_0;
  output DADDR_E_1;
  wire DADDR_E_1;
  output DADDR_E_2;
  wire DADDR_E_2;
  output DADDR_E_3;
  wire DADDR_E_3;
  output DADDR_E_4;
  wire DADDR_E_4;
  output DADDR_E_5;
  wire DADDR_E_5;
  output DADDR_E_6;
  wire DADDR_E_6;
  output DADDR_E_7;
  wire DADDR_E_7;
  output DADDR_E_8;
  wire DADDR_E_8;
  output DADDR_E_9;
  wire DADDR_E_9;
  output DADDR_E_10;
  wire DADDR_E_10;
  output DADDR_E_11;
  wire DADDR_E_11;
  output DADDR_E_12;
  wire DADDR_E_12;
  output DADDR_E_13;
  wire DADDR_E_13;
  output DADDR_E_14;
  wire DADDR_E_14;
  output DADDR_E_15;
  wire DADDR_E_15;
  output DADDR_E_16;
  wire DADDR_E_16;
  output DADDR_E_17;
  wire DADDR_E_17;
  output DADDR_E_18;
  wire DADDR_E_18;
  output DADDR_E_19;
  wire DADDR_E_19;
  output DADDR_E_20;
  wire DADDR_E_20;
  output DADDR_E_21;
  wire DADDR_E_21;
  output DADDR_E_22;
  wire DADDR_E_22;
  output DADDR_E_23;
  wire DADDR_E_23;
  output DADDR_E_24;
  wire DADDR_E_24;
  output DADDR_E_25;
  wire DADDR_E_25;
  output DADDR_E_26;
  wire DADDR_E_26;
  output DADDR_E_27;
  wire DADDR_E_27;
  output DADDR_E_28;
  wire DADDR_E_28;
  output DADDR_E_29;
  wire DADDR_E_29;
  output DADDR_E_30;
  wire DADDR_E_30;
  output DADDR_E_31;
  wire DADDR_E_31;
  output DWORD_E;
  wire DWORD_E;
  output ADATAREG_M_R_0;
  wire ADATAREG_M_R_0;
  output ADATAREG_M_R_1;
  wire ADATAREG_M_R_1;
  output ADATAREG_M_R_2;
  wire ADATAREG_M_R_2;
  output ADATAREG_M_R_3;
  wire ADATAREG_M_R_3;
  output ADATAREG_M_R_4;
  wire ADATAREG_M_R_4;
  output ADATAREG_M_R_5;
  wire ADATAREG_M_R_5;
  output ADATAREG_M_R_6;
  wire ADATAREG_M_R_6;
  output ADATAREG_M_R_7;
  wire ADATAREG_M_R_7;
  output ADATAREG_M_R_8;
  wire ADATAREG_M_R_8;
  output ADATAREG_M_R_9;
  wire ADATAREG_M_R_9;
  output ADATAREG_M_R_10;
  wire ADATAREG_M_R_10;
  output ADATAREG_M_R_11;
  wire ADATAREG_M_R_11;
  output ADATAREG_M_R_12;
  wire ADATAREG_M_R_12;
  output ADATAREG_M_R_13;
  wire ADATAREG_M_R_13;
  output ADATAREG_M_R_14;
  wire ADATAREG_M_R_14;
  output ADATAREG_M_R_15;
  wire ADATAREG_M_R_15;
  output ADATAREG_M_R_16;
  wire ADATAREG_M_R_16;
  output ADATAREG_M_R_17;
  wire ADATAREG_M_R_17;
  output ADATAREG_M_R_18;
  wire ADATAREG_M_R_18;
  output ADATAREG_M_R_19;
  wire ADATAREG_M_R_19;
  output ADATAREG_M_R_20;
  wire ADATAREG_M_R_20;
  output ADATAREG_M_R_21;
  wire ADATAREG_M_R_21;
  output ADATAREG_M_R_22;
  wire ADATAREG_M_R_22;
  output ADATAREG_M_R_23;
  wire ADATAREG_M_R_23;
  output ADATAREG_M_R_24;
  wire ADATAREG_M_R_24;
  output ADATAREG_M_R_25;
  wire ADATAREG_M_R_25;
  output ADATAREG_M_R_26;
  wire ADATAREG_M_R_26;
  output ADATAREG_M_R_27;
  wire ADATAREG_M_R_27;
  output ADATAREG_M_R_28;
  wire ADATAREG_M_R_28;
  output ADATAREG_M_R_29;
  wire ADATAREG_M_R_29;
  output ADATAREG_M_R_30;
  wire ADATAREG_M_R_30;
  output ADATAREG_M_R_31;
  wire ADATAREG_M_R_31;
  wire _000_;
  wire _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire _053_;
  wire _054_;
  wire _055_;
  wire _056_;
  wire _057_;
  wire _058_;
  wire _059_;
  wire _060_;
  wire _061_;
  wire _062_;
  wire _063_;
  wire _064_;
  wire _065_;
  wire _066_;
  wire _067_;
  wire _068_;
  wire _069_;
  wire _070_;
  wire _071_;
  wire _072_;
  wire _073_;
  wire _074_;
  wire _075_;
  wire _076_;
  wire _077_;
  wire _078_;
  wire _079_;
  wire _080_;
  wire _081_;
  wire _082_;
  wire _083_;
  wire _084_;
  wire _085_;
  wire _086_;
  wire _087_;
  wire _088_;
  wire _089_;
  wire _090_;
  wire _091_;
  wire _092_;
  wire _093_;
  wire _094_;
  wire _095_;
  wire _096_;
  wire _097_;
  wire _098_;
  wire _099_;
  wire _100_;
  wire _101_;
  wire _102_;
  wire _103_;
  wire _104_;
  wire _105_;
  wire _106_;
  wire _107_;
  wire _108_;
  wire _109_;
  wire _110_;
  wire _111_;
  wire _112_;
  wire _113_;
  wire _114_;
  wire _115_;
  wire _116_;
  wire _117_;
  wire _118_;
  wire _119_;
  wire _120_;
  wire _121_;
  wire _122_;
  wire _123_;
  wire _124_;
  wire _125_;
  wire _126_;
  wire _127_;
  wire _128_;
  wire _129_;
  wire _130_;
  wire _131_;
  wire _132_;
  wire _133_;
  wire _134_;
  wire _135_;
  wire _136_;
  wire _137_;
  wire _138_;
  wire _139_;
  wire _140_;
  wire _141_;
  wire _142_;
  wire _143_;
  wire _144_;
  wire _145_;
  wire _146_;
  wire _147_;
  wire _148_;
  wire _149_;
  wire _150_;
  wire _151_;
  wire _152_;
  wire _153_;
  wire _154_;
  wire _155_;
  wire _156_;
  wire _157_;
  wire _158_;
  wire _159_;
  wire _160_;
  wire _161_;
  wire _162_;
  wire _163_;
  wire _164_;
  wire _165_;
  wire _166_;
  wire _167_;
  wire _168_;
  wire _169_;
  wire _170_;
  wire _171_;
  wire _172_;
  wire _173_;
  wire _174_;
  wire _175_;
  wire _176_;
  wire _177_;
  wire _178_;
  wire _179_;
  wire _180_;
  wire _181_;
  wire _182_;
  wire _183_;
  wire _184_;
  wire _185_;
  wire _186_;
  wire _187_;
  wire _188_;
  wire _189_;
  wire _190_;
  wire _191_;
  wire _192_;
  wire _193_;
  wire _194_;
  wire _195_;
  wire _196_;
  wire _197_;
  wire _198_;
  wire _199_;
  wire _200_;
  wire _201_;
  wire _202_;
  wire _203_;
  wire _204_;
  wire _205_;
  wire _206_;
  wire _207_;
  wire _208_;
  wire _209_;
  wire _210_;
  wire _211_;
  wire _212_;
  wire _213_;
  wire _214_;
  wire _215_;
  wire _216_;
  wire _217_;
  wire _218_;
  wire _219_;
  wire _220_;
  wire _221_;
  wire _222_;
  wire _223_;
  wire _224_;
  wire _225_;
  wire _226_;
  wire _227_;
  wire _228_;
  wire _229_;
  wire _230_;
  wire _231_;
  wire _232_;
  wire _233_;
  wire _234_;
  wire _235_;
  wire _236_;
  wire _237_;
  wire _238_;
  wire _239_;
  wire _240_;
  wire _241_;
  wire _242_;
  wire _243_;
  wire _244_;
  wire _245_;
  wire _246_;
  wire _247_;
  wire _248_;
  wire Adatareg_M_P_0;
  wire Adatareg_M_P_1;
  wire Adatareg_M_P_10;
  wire Adatareg_M_P_11;
  wire Adatareg_M_P_12;
  wire Adatareg_M_P_13;
  wire Adatareg_M_P_14;
  wire Adatareg_M_P_15;
  wire Adatareg_M_P_16;
  wire Adatareg_M_P_17;
  wire Adatareg_M_P_18;
  wire Adatareg_M_P_19;
  wire Adatareg_M_P_2;
  wire Adatareg_M_P_20;
  wire Adatareg_M_P_21;
  wire Adatareg_M_P_22;
  wire Adatareg_M_P_23;
  wire Adatareg_M_P_24;
  wire Adatareg_M_P_25;
  wire Adatareg_M_P_26;
  wire Adatareg_M_P_27;
  wire Adatareg_M_P_28;
  wire Adatareg_M_P_29;
  wire Adatareg_M_P_3;
  wire Adatareg_M_P_30;
  wire Adatareg_M_P_31;
  wire Adatareg_M_P_4;
  wire Adatareg_M_P_5;
  wire Adatareg_M_P_6;
  wire Adatareg_M_P_7;
  wire Adatareg_M_P_8;
  wire Adatareg_M_P_9;
  wire DADDRi_E_0;
  wire DADDRi_E_1;
  wire DADDRi_E_10;
  wire DADDRi_E_11;
  wire DADDRi_E_12;
  wire DADDRi_E_13;
  wire DADDRi_E_14;
  wire DADDRi_E_15;
  wire DADDRi_E_16;
  wire DADDRi_E_17;
  wire DADDRi_E_18;
  wire DADDRi_E_19;
  wire DADDRi_E_2;
  wire DADDRi_E_20;
  wire DADDRi_E_21;
  wire DADDRi_E_22;
  wire DADDRi_E_23;
  wire DADDRi_E_24;
  wire DADDRi_E_25;
  wire DADDRi_E_26;
  wire DADDRi_E_27;
  wire DADDRi_E_28;
  wire DADDRi_E_29;
  wire DADDRi_E_3;
  wire DADDRi_E_30;
  wire DADDRi_E_31;
  wire DADDRi_E_4;
  wire DADDRi_E_5;
  wire DADDRi_E_6;
  wire DADDRi_E_7;
  wire DADDRi_E_8;
  wire DADDRi_E_9;
  wire RESET_D2_R_N;
  reg RESET_X_R_N;
  wire Width_E_R_0;
  wire Width_E_R_1;
  wire Width_E_R_2;
  wire Width_E_R_3;
  assign { DADDRi_E_31, DADDRi_E_30, DADDRi_E_29, DADDRi_E_28, DADDRi_E_27, DADDRi_E_26, DADDRi_E_25, DADDRi_E_24, DADDRi_E_23, DADDRi_E_22, DADDRi_E_21, DADDRi_E_20, DADDRi_E_19, DADDRi_E_18, DADDRi_E_17, DADDRi_E_16, DADDRi_E_15, DADDRi_E_14, DADDRi_E_13, DADDRi_E_12, DADDRi_E_11, DADDRi_E_10, DADDRi_E_9, DADDRi_E_8, DADDRi_E_7, DADDRi_E_6, DADDRi_E_5, DADDRi_E_4, DADDRi_E_3, DADDRi_E_2, DADDRi_E_1, DADDRi_E_0 } = { REGA_E_R_31, REGA_E_R_30, REGA_E_R_29, REGA_E_R_28, REGA_E_R_27, REGA_E_R_26, REGA_E_R_25, REGA_E_R_24, REGA_E_R_23, REGA_E_R_22, REGA_E_R_21, REGA_E_R_20, REGA_E_R_19, REGA_E_R_18, REGA_E_R_17, REGA_E_R_16, REGA_E_R_15, REGA_E_R_14, REGA_E_R_13, REGA_E_R_12, REGA_E_R_11, REGA_E_R_10, REGA_E_R_9, REGA_E_R_8, REGA_E_R_7, REGA_E_R_6, REGA_E_R_5, REGA_E_R_4, REGA_E_R_3, REGA_E_R_2, REGA_E_R_1, REGA_E_R_0 } + { REGBI_E_R_31, REGBI_E_R_30, REGBI_E_R_29, REGBI_E_R_28, REGBI_E_R_27, REGBI_E_R_26, REGBI_E_R_25, REGBI_E_R_24, REGBI_E_R_23, REGBI_E_R_22, REGBI_E_R_21, REGBI_E_R_20, REGBI_E_R_19, REGBI_E_R_18, REGBI_E_R_17, REGBI_E_R_16, REGBI_E_R_15, REGBI_E_R_14, REGBI_E_R_13, REGBI_E_R_12, REGBI_E_R_11, REGBI_E_R_10, REGBI_E_R_9, REGBI_E_R_8, REGBI_E_R_7, REGBI_E_R_6, REGBI_E_R_5, REGBI_E_R_4, REGBI_E_R_3, REGBI_E_R_2, REGBI_E_R_1, REGBI_E_R_0 };
  assign _120_ = ~ _180_;
  assign _121_ = ~ Width_E_R_3;
  assign _122_ = ~ Width_E_R_0;
  assign _123_ = ~ Width_E_R_1;
  assign _124_ = ~ Width_E_R_2;
  assign _125_ = ~ Width_E_R_3;
  assign _126_ = ~ Width_E_R_0;
  assign _127_ = ~ Width_E_R_1;
  assign _128_ = ~ Width_E_R_2;
  assign _129_ = ~ Width_E_R_3;
  assign _130_ = ~ Width_E_R_0;
  assign _131_ = ~ Width_E_R_1;
  assign _132_ = ~ Width_E_R_2;
  assign _133_ = ~ Width_E_R_3;
  assign _134_ = _120_ & _121_;
  assign _135_ = _124_ & _125_;
  assign _136_ = _123_ & _135_;
  assign _137_ = _122_ & _136_;
  assign _138_ = _128_ & _129_;
  assign _139_ = _127_ & _138_;
  assign _140_ = _126_ & _139_;
  assign _141_ = _132_ & _133_;
  assign _142_ = _131_ & _141_;
  assign _143_ = _130_ & _142_;
  reg [31:0] _274_;
  always @*
    if (!_134_) _274_ = { _090_, _089_, _087_, _086_, _085_, _084_, _083_, _082_, _081_, _080_, _079_, _078_, _076_, _075_, _074_, _073_, _072_, _071_, _070_, _069_, _068_, _067_, _096_, _095_, _094_, _093_, _092_, _091_, _088_, _077_, _066_, _065_ };
  assign { DADDR_E_31, DADDR_E_30, DADDR_E_29, DADDR_E_28, DADDR_E_27, DADDR_E_26, DADDR_E_25, DADDR_E_24, DADDR_E_23, DADDR_E_22, DADDR_E_21, DADDR_E_20, DADDR_E_19, DADDR_E_18, DADDR_E_17, DADDR_E_16, DADDR_E_15, DADDR_E_14, DADDR_E_13, DADDR_E_12, DADDR_E_11, DADDR_E_10, DADDR_E_9, DADDR_E_8, DADDR_E_7, DADDR_E_6, DADDR_E_5, DADDR_E_4, DADDR_E_3, DADDR_E_2, DADDR_E_1, DADDR_E_0 } = _274_;
  reg [3:0] _275_;
  always @*
    if (!_137_) _275_ = { _100_, _099_, _098_, _097_ };
  assign { DBYEN_E_3, DBYEN_E_2, DBYEN_E_1, DBYEN_E_0 } = _275_;
  always @*
    if (!_140_) DADALERR_E = _064_;
  reg [31:0] _277_;
  always @*
    if (!_143_) _277_ = { _057_, _056_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _034_, _063_, _062_, _061_, _060_, _059_, _058_, _055_, _044_, _033_, _032_ };
  assign { Adatareg_M_P_31, Adatareg_M_P_30, Adatareg_M_P_29, Adatareg_M_P_28, Adatareg_M_P_27, Adatareg_M_P_26, Adatareg_M_P_25, Adatareg_M_P_24, Adatareg_M_P_23, Adatareg_M_P_22, Adatareg_M_P_21, Adatareg_M_P_20, Adatareg_M_P_19, Adatareg_M_P_18, Adatareg_M_P_17, Adatareg_M_P_16, Adatareg_M_P_15, Adatareg_M_P_14, Adatareg_M_P_13, Adatareg_M_P_12, Adatareg_M_P_11, Adatareg_M_P_10, Adatareg_M_P_9, Adatareg_M_P_8, Adatareg_M_P_7, Adatareg_M_P_6, Adatareg_M_P_5, Adatareg_M_P_4, Adatareg_M_P_3, Adatareg_M_P_2, Adatareg_M_P_1, Adatareg_M_P_0 } = _277_;
  assign RESET_D2_R_N = RESET_X_R_N | TMODE;
  always @(posedge SYSCLK)
    RESET_X_R_N <= RESET_D1_R_N;
  reg [31:0] _280_;
  always @(posedge SYSCLK)
    _280_ <= { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ };
  assign { ADATAREG_M_R_31, ADATAREG_M_R_30, ADATAREG_M_R_29, ADATAREG_M_R_28, ADATAREG_M_R_27, ADATAREG_M_R_26, ADATAREG_M_R_25, ADATAREG_M_R_24, ADATAREG_M_R_23, ADATAREG_M_R_22, ADATAREG_M_R_21, ADATAREG_M_R_20, ADATAREG_M_R_19, ADATAREG_M_R_18, ADATAREG_M_R_17, ADATAREG_M_R_16, ADATAREG_M_R_15, ADATAREG_M_R_14, ADATAREG_M_R_13, ADATAREG_M_R_12, ADATAREG_M_R_11, ADATAREG_M_R_10, ADATAREG_M_R_9, ADATAREG_M_R_8, ADATAREG_M_R_7, ADATAREG_M_R_6, ADATAREG_M_R_5, ADATAREG_M_R_4, ADATAREG_M_R_3, ADATAREG_M_R_2, ADATAREG_M_R_1, ADATAREG_M_R_0 } = _280_;
  reg [3:0] _281_;
  always @(posedge SYSCLK)
    _281_ <= { _104_, _103_, _102_, _101_ };
  assign { Width_E_R_3, Width_E_R_2, Width_E_R_1, Width_E_R_0 } = _281_;
  assign { _147_, _146_, _145_, _144_ } = CLMI_RHOLD ? { Width_E_R_3, Width_E_R_2, Width_E_R_1, Width_E_R_0 } : { WIDTH_E_P_3, WIDTH_E_P_2, WIDTH_E_P_1, WIDTH_E_P_0 };
  assign { _104_, _103_, _102_, _101_ } = RESET_D2_R_N ? { _147_, _146_, _145_, _144_ } : 4'h8;
  assign { _173_, _172_, _170_, _169_, _168_, _167_, _166_, _165_, _164_, _163_, _162_, _161_, _159_, _158_, _157_, _156_, _155_, _154_, _153_, _152_, _151_, _150_, _179_, _178_, _177_, _176_, _175_, _174_, _171_, _160_, _149_, _148_ } = CLMI_RHOLD ? { ADATAREG_M_R_31, ADATAREG_M_R_30, ADATAREG_M_R_29, ADATAREG_M_R_28, ADATAREG_M_R_27, ADATAREG_M_R_26, ADATAREG_M_R_25, ADATAREG_M_R_24, ADATAREG_M_R_23, ADATAREG_M_R_22, ADATAREG_M_R_21, ADATAREG_M_R_20, ADATAREG_M_R_19, ADATAREG_M_R_18, ADATAREG_M_R_17, ADATAREG_M_R_16, ADATAREG_M_R_15, ADATAREG_M_R_14, ADATAREG_M_R_13, ADATAREG_M_R_12, ADATAREG_M_R_11, ADATAREG_M_R_10, ADATAREG_M_R_9, ADATAREG_M_R_8, ADATAREG_M_R_7, ADATAREG_M_R_6, ADATAREG_M_R_5, ADATAREG_M_R_4, ADATAREG_M_R_3, ADATAREG_M_R_2, ADATAREG_M_R_1, ADATAREG_M_R_0 } : { Adatareg_M_P_31, Adatareg_M_P_30, Adatareg_M_P_29, Adatareg_M_P_28, Adatareg_M_P_27, Adatareg_M_P_26, Adatareg_M_P_25, Adatareg_M_P_24, Adatareg_M_P_23, Adatareg_M_P_22, Adatareg_M_P_21, Adatareg_M_P_20, Adatareg_M_P_19, Adatareg_M_P_18, Adatareg_M_P_17, Adatareg_M_P_16, Adatareg_M_P_15, Adatareg_M_P_14, Adatareg_M_P_13, Adatareg_M_P_12, Adatareg_M_P_11, Adatareg_M_P_10, Adatareg_M_P_9, Adatareg_M_P_8, Adatareg_M_P_7, Adatareg_M_P_6, Adatareg_M_P_5, Adatareg_M_P_4, Adatareg_M_P_3, Adatareg_M_P_2, Adatareg_M_P_1, Adatareg_M_P_0 };
  assign { _025_, _024_, _022_, _021_, _020_, _019_, _018_, _017_, _016_, _015_, _014_, _013_, _011_, _010_, _009_, _008_, _007_, _006_, _005_, _004_, _003_, _002_, _031_, _030_, _029_, _028_, _027_, _026_, _023_, _012_, _001_, _000_ } = RESET_D2_R_N ? { _173_, _172_, _170_, _169_, _168_, _167_, _166_, _165_, _164_, _163_, _162_, _161_, _159_, _158_, _157_, _156_, _155_, _154_, _153_, _152_, _151_, _150_, _179_, _178_, _177_, _176_, _175_, _174_, _171_, _160_, _149_, _148_ } : 32'd0;
  assign { _090_, _089_, _087_, _086_, _085_, _084_, _083_, _082_, _081_, _080_, _079_, _078_, _076_, _075_, _074_, _073_, _072_, _071_, _070_, _069_, _068_, _067_, _096_, _095_, _094_, _093_, _092_, _091_, _088_, _077_, _066_, _065_ } = _180_ ? { DADDRi_E_31, DADDRi_E_30, DADDRi_E_29, DADDRi_E_28, DADDRi_E_27, DADDRi_E_26, DADDRi_E_25, DADDRi_E_24, DADDRi_E_23, DADDRi_E_22, DADDRi_E_21, DADDRi_E_20, DADDRi_E_19, DADDRi_E_18, DADDRi_E_17, DADDRi_E_16, DADDRi_E_15, DADDRi_E_14, DADDRi_E_13, DADDRi_E_12, DADDRi_E_11, DADDRi_E_10, DADDRi_E_9, DADDRi_E_8, DADDRi_E_7, DADDRi_E_6, DADDRi_E_5, DADDRi_E_4, DADDRi_E_3, DADDRi_E_2, DADDRi_E_1, DADDRi_E_0 } : 32'd4294967295;
  assign _180_ = | { Width_E_R_2, Width_E_R_1, Width_E_R_0 };
  function [3:0] _288_;
    input [3:0] a;
    input [7:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _288_ = b[3:0];
      2'b1?:
        _288_ = b[7:4];
      default:
        _288_ = a;
    endcase
  endfunction
  assign { _119_, _118_, _117_, _116_ } = _288_(4'hf, 8'hff, { _185_, _184_ });
  assign _184_ = | { _183_, _182_, _181_ };
  assign _181_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h1;
  assign _182_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h2;
  assign _183_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h3;
  assign _185_ = ! { DADDRi_E_1, DADDRi_E_0 };
  function [0:0] _294_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _294_ = b[0:0];
      2'b1?:
        _294_ = b[1:1];
      default:
        _294_ = a;
    endcase
  endfunction
  assign _115_ = _294_(1'h0, 2'h1, { _190_, _189_ });
  assign _189_ = | { _188_, _187_, _186_ };
  assign _186_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h1;
  assign _187_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h2;
  assign _188_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h3;
  assign _190_ = ! { DADDRi_E_1, DADDRi_E_0 };
  function [3:0] _300_;
    input [3:0] a;
    input [15:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _300_ = b[3:0];
      4'b??1?:
        _300_ = b[7:4];
      4'b?1??:
        _300_ = b[11:8];
      4'b1???:
        _300_ = b[15:12];
      default:
        _300_ = a;
    endcase
  endfunction
  assign { _114_, _113_, _112_, _111_ } = _300_(4'hc, 16'hcc33, { _194_, _193_, _192_, _191_ });
  assign _191_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h3;
  assign _192_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h2;
  assign _193_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h1;
  assign _194_ = ! { DADDRi_E_1, DADDRi_E_0 };
  function [0:0] _305_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _305_ = b[0:0];
      4'b??1?:
        _305_ = b[1:1];
      4'b?1??:
        _305_ = b[2:2];
      4'b1???:
        _305_ = b[3:3];
      default:
        _305_ = a;
    endcase
  endfunction
  assign _110_ = _305_(1'h0, 4'h5, { _198_, _197_, _196_, _195_ });
  assign _195_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h3;
  assign _196_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h2;
  assign _197_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h1;
  assign _198_ = ! { DADDRi_E_1, DADDRi_E_0 };
  function [3:0] _310_;
    input [3:0] a;
    input [15:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _310_ = b[3:0];
      4'b??1?:
        _310_ = b[7:4];
      4'b?1??:
        _310_ = b[11:8];
      4'b1???:
        _310_ = b[15:12];
      default:
        _310_ = a;
    endcase
  endfunction
  assign { _109_, _108_, _107_, _106_ } = _310_(4'h8, 16'h8421, { _202_, _201_, _200_, _199_ });
  assign _199_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h3;
  assign _200_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h2;
  assign _201_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h1;
  assign _202_ = ! { DADDRi_E_1, DADDRi_E_0 };
  function [0:0] _315_;
    input [0:0] a;
    input [3:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _315_ = b[0:0];
      4'b??1?:
        _315_ = b[1:1];
      4'b?1??:
        _315_ = b[2:2];
      4'b1???:
        _315_ = b[3:3];
      default:
        _315_ = a;
    endcase
  endfunction
  assign _105_ = _315_(1'h0, 4'h0, { _206_, _205_, _204_, _203_ });
  assign _203_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h3;
  assign _204_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h2;
  assign _205_ = { DADDRi_E_1, DADDRi_E_0 } == 2'h1;
  assign _206_ = ! { DADDRi_E_1, DADDRi_E_0 };
  assign _207_ = Width_E_R_2 ? _115_ : 1'h0;
  assign _208_ = Width_E_R_1 ? _110_ : _207_;
  assign _064_ = Width_E_R_0 ? _105_ : _208_;
  assign { _212_, _211_, _210_, _209_ } = Width_E_R_2 ? { _119_, _118_, _117_, _116_ } : 4'h0;
  assign { _216_, _215_, _214_, _213_ } = Width_E_R_1 ? { _114_, _113_, _112_, _111_ } : { _212_, _211_, _210_, _209_ };
  assign { _100_, _099_, _098_, _097_ } = Width_E_R_0 ? { _109_, _108_, _107_, _106_ } : { _216_, _215_, _214_, _213_ };
  assign { _242_, _241_, _239_, _238_, _237_, _236_, _235_, _234_, _233_, _232_, _231_, _230_, _228_, _227_, _226_, _225_, _224_, _223_, _222_, _221_, _220_, _219_, _248_, _247_, _246_, _245_, _244_, _243_, _240_, _229_, _218_, _217_ } = Width_E_R_1 ? { REGBR_E_R_15, REGBR_E_R_14, REGBR_E_R_13, REGBR_E_R_12, REGBR_E_R_11, REGBR_E_R_10, REGBR_E_R_9, REGBR_E_R_8, REGBR_E_R_7, REGBR_E_R_6, REGBR_E_R_5, REGBR_E_R_4, REGBR_E_R_3, REGBR_E_R_2, REGBR_E_R_1, REGBR_E_R_0, REGBR_E_R_15, REGBR_E_R_14, REGBR_E_R_13, REGBR_E_R_12, REGBR_E_R_11, REGBR_E_R_10, REGBR_E_R_9, REGBR_E_R_8, REGBR_E_R_7, REGBR_E_R_6, REGBR_E_R_5, REGBR_E_R_4, REGBR_E_R_3, REGBR_E_R_2, REGBR_E_R_1, REGBR_E_R_0 } : { REGBR_E_R_31, REGBR_E_R_30, REGBR_E_R_29, REGBR_E_R_28, REGBR_E_R_27, REGBR_E_R_26, REGBR_E_R_25, REGBR_E_R_24, REGBR_E_R_23, REGBR_E_R_22, REGBR_E_R_21, REGBR_E_R_20, REGBR_E_R_19, REGBR_E_R_18, REGBR_E_R_17, REGBR_E_R_16, REGBR_E_R_15, REGBR_E_R_14, REGBR_E_R_13, REGBR_E_R_12, REGBR_E_R_11, REGBR_E_R_10, REGBR_E_R_9, REGBR_E_R_8, REGBR_E_R_7, REGBR_E_R_6, REGBR_E_R_5, REGBR_E_R_4, REGBR_E_R_3, REGBR_E_R_2, REGBR_E_R_1, REGBR_E_R_0 };
  assign { _057_, _056_, _054_, _053_, _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _043_, _042_, _041_, _040_, _039_, _038_, _037_, _036_, _035_, _034_, _063_, _062_, _061_, _060_, _059_, _058_, _055_, _044_, _033_, _032_ } = Width_E_R_0 ? { REGBR_E_R_7, REGBR_E_R_6, REGBR_E_R_5, REGBR_E_R_4, REGBR_E_R_3, REGBR_E_R_2, REGBR_E_R_1, REGBR_E_R_0, REGBR_E_R_7, REGBR_E_R_6, REGBR_E_R_5, REGBR_E_R_4, REGBR_E_R_3, REGBR_E_R_2, REGBR_E_R_1, REGBR_E_R_0, REGBR_E_R_7, REGBR_E_R_6, REGBR_E_R_5, REGBR_E_R_4, REGBR_E_R_3, REGBR_E_R_2, REGBR_E_R_1, REGBR_E_R_0, REGBR_E_R_7, REGBR_E_R_6, REGBR_E_R_5, REGBR_E_R_4, REGBR_E_R_3, REGBR_E_R_2, REGBR_E_R_1, REGBR_E_R_0 } : { _242_, _241_, _239_, _238_, _237_, _236_, _235_, _234_, _233_, _232_, _231_, _230_, _228_, _227_, _226_, _225_, _224_, _223_, _222_, _221_, _220_, _219_, _248_, _247_, _246_, _245_, _244_, _243_, _240_, _229_, _218_, _217_ };
  assign DWORD_E = Width_E_R_2;
endmodule
