{"vcs1":{"timestamp_begin":1681613879.774232895, "rt":0.64, "ut":0.19, "st":0.14}}
{"vcselab":{"timestamp_begin":1681613880.451526494, "rt":0.85, "ut":0.21, "st":0.11}}
{"link":{"timestamp_begin":1681613881.327483815, "rt":0.61, "ut":0.07, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681613879.476170220}
{"VCS_COMP_START_TIME": 1681613879.476170220}
{"VCS_COMP_END_TIME": 1681613882.641524598}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 338300}}
{"stitch_vcselab": {"peak_mem": 222604}}
