Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/subsys_periph.qsys --block-symbol-file --output-directory=/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/subsys_periph --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading agilex_soc_devkit_ghrd/subsys_periph.qsys
Progress: Reading input file
Progress: Parameterizing module ILC
Progress: Parameterizing module button_pio
Progress: Parameterizing module dipsw_pio
Progress: Parameterizing module led_pio
Progress: Parameterizing module pb_cpu_0
Progress: Parameterizing module periph_clk
Progress: Parameterizing module periph_rst_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/subsys_periph.qsys --synthesis=VERILOG --output-directory=/home/wisig/sam/success_ghrd/agilex_soc_devkit_ghrd/subsys_periph --family=Agilex --part=AGFB014R24B2E2V
Progress: Loading agilex_soc_devkit_ghrd/subsys_periph.qsys
Progress: Reading input file
Progress: Parameterizing module ILC
Progress: Parameterizing module button_pio
Progress: Parameterizing module dipsw_pio
Progress: Parameterizing module led_pio
Progress: Parameterizing module pb_cpu_0
Progress: Parameterizing module periph_clk
Progress: Parameterizing module periph_rst_in
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: subsys_periph: "Transforming system: subsys_periph"
Info: subsys_periph: "Naming system components in system: subsys_periph"
Info: subsys_periph: "Processing generation queue"
Info: subsys_periph: "Generating: subsys_periph"
Info: subsys_periph: "Generating: ILC"
Info: subsys_periph: "Generating: button_pio"
Info: subsys_periph: "Generating: dipsw_pio"
Info: subsys_periph: "Generating: led_pio"
Info: subsys_periph: "Generating: pb_cpu_0"
Info: subsys_periph: "Generating: periph_clk"
Info: subsys_periph: "Generating: periph_rst_in"
Info: subsys_periph: "Generating: subsys_periph_altera_mm_interconnect_1920_rzaxtci"
Info: subsys_periph: "Generating: subsys_periph_altera_merlin_master_translator_191_g7h47bq"
Info: subsys_periph: "Generating: subsys_periph_altera_merlin_slave_translator_191_x56fcki"
Info: subsys_periph: "Generating: subsys_periph_altera_merlin_master_agent_191_mpbm6tq"
Info: subsys_periph: "Generating: subsys_periph_altera_merlin_slave_agent_191_ncfkfri"
Info: subsys_periph: "Generating: subsys_periph_altera_avalon_sc_fifo_1931_vhmcgqy"
Info: subsys_periph: "Generating: subsys_periph_altera_merlin_router_1921_dlg23vy"
Info: subsys_periph: "Generating: subsys_periph_altera_merlin_router_1921_acsabvy"
Info: subsys_periph: "Generating: subsys_periph_altera_merlin_traffic_limiter_191_6blplji"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: subsys_periph: "Generating: subsys_periph_altera_merlin_demultiplexer_1921_dipotqa"
Info: subsys_periph: "Generating: subsys_periph_altera_merlin_multiplexer_1921_qoouz6a"
Info: subsys_periph: "Generating: subsys_periph_altera_merlin_demultiplexer_1921_bitv67i"
Info: subsys_periph: "Generating: subsys_periph_altera_merlin_multiplexer_1921_3ikhc2i"
Info: subsys_periph: "Generating: subsys_periph_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_191_jiqvuxy"
Info: subsys_periph: Done "subsys_periph" with 22 modules, 20 files
Info: Finished: Create HDL design files for synthesis
