

================================================================
== Vivado HLS Report for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_8u_config2_s'
================================================================
* Date:           Fri Jun 27 00:35:56 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 6.325 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max   |  min |   max  |   Type  |
    +---------+---------+-----------+----------+------+--------+---------+
    |     5781|   262413| 36.565 us | 1.660 ms |  5781|  262413|   none  |
    +---------+---------+-----------+----------+------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max   | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s_fu_153  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s  |        2|      224| 12.650 ns | 1.417 us |    2|  224|   none  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     5780|   262412|  5 ~ 227 |          -|          -|  1156|    no    |
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     32|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        1|      1|    3404|   2831|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    153|    -|
|Register         |        -|      -|      77|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      1|    3481|   3016|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |   ~0  |       3|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP48E|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s_fu_153  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s  |        1|      1|  3404|  2831|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+
    |Total                                                                             |                                                                       |        1|      1|  3404|  2831|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+-------+------+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln84_fu_260_p2        |     +    |      0|  0|  13|          11|           1|
    |ap_block_state2           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op21  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln84_fu_254_p2       |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|  32|          25|          15|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  27|          5|    1|          5|
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |indvar_flatten_reg_142  |   9|          2|   11|         22|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_write    |   9|          2|    1|          2|
    |res_V_data_1_V_write    |   9|          2|    1|          2|
    |res_V_data_2_V_write    |   9|          2|    1|          2|
    |res_V_data_3_V_write    |   9|          2|    1|          2|
    |res_V_data_4_V_write    |   9|          2|    1|          2|
    |res_V_data_5_V_write    |   9|          2|    1|          2|
    |res_V_data_6_V_write    |   9|          2|    1|          2|
    |res_V_data_7_V_write    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 153|         33|   25|         53|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln84_reg_281                                                                               |  11|   0|   11|          0|
    |ap_CS_fsm                                                                                      |   4|   0|    4|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s_fu_153_ap_start_reg  |   1|   0|    1|          0|
    |indvar_flatten_reg_142                                                                         |  11|   0|   11|          0|
    |start_once_reg                                                                                 |   1|   0|    1|          0|
    |tmp_data_0_V_reg_286                                                                           |  16|   0|   16|          0|
    |tmp_data_1_V_reg_291                                                                           |  16|   0|   16|          0|
    |tmp_data_2_V_reg_296                                                                           |  16|   0|   16|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  77|   0|   77|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_start                 |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|start_full_n             |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_done                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_continue              |  in |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_idle                  | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|ap_ready                 | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|start_out                | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|start_write              | out |    1| ap_ctrl_hs | conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> | return value |
|data_V_data_0_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_0_V_read     | out |    1|   ap_fifo  |                            data_V_data_0_V                            |    pointer   |
|data_V_data_1_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_1_V_read     | out |    1|   ap_fifo  |                            data_V_data_1_V                            |    pointer   |
|data_V_data_2_V_dout     |  in |   16|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_empty_n  |  in |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|data_V_data_2_V_read     | out |    1|   ap_fifo  |                            data_V_data_2_V                            |    pointer   |
|res_V_data_0_V_din       | out |   16|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_0_V_write     | out |    1|   ap_fifo  |                             res_V_data_0_V                            |    pointer   |
|res_V_data_1_V_din       | out |   16|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_1_V_write     | out |    1|   ap_fifo  |                             res_V_data_1_V                            |    pointer   |
|res_V_data_2_V_din       | out |   16|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_2_V_write     | out |    1|   ap_fifo  |                             res_V_data_2_V                            |    pointer   |
|res_V_data_3_V_din       | out |   16|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_3_V_write     | out |    1|   ap_fifo  |                             res_V_data_3_V                            |    pointer   |
|res_V_data_4_V_din       | out |   16|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_4_V_write     | out |    1|   ap_fifo  |                             res_V_data_4_V                            |    pointer   |
|res_V_data_5_V_din       | out |   16|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_5_V_write     | out |    1|   ap_fifo  |                             res_V_data_5_V                            |    pointer   |
|res_V_data_6_V_din       | out |   16|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_6_V_write     | out |    1|   ap_fifo  |                             res_V_data_6_V                            |    pointer   |
|res_V_data_7_V_din       | out |   16|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_full_n    |  in |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
|res_V_data_7_V_write     | out |    1|   ap_fifo  |                             res_V_data_7_V                            |    pointer   |
+-------------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %0" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 16 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.18>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 [ 0, %codeRepl ], [ %add_ln84, %.reset ]" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 17 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.88ns)   --->   "%icmp_ln84 = icmp eq i11 %indvar_flatten, -892" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 18 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (1.63ns)   --->   "%add_ln84 = add i11 %indvar_flatten, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 19 'add' 'add_ln84' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %"conv_2d_buffer_cl<array<ap_fixed<16, 6, 5, 3, 0>, 3u>, array<ap_fixed<16, 6, 5, 3, 0>, 8u>, config2>.exit", label %.reset" [firmware/nnet_utils/nnet_conv2d_stream.h:84->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 20 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.18ns)   --->   "%empty_536 = call { i16, i16, i16 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P(i16* %data_V_data_0_V, i16* %data_V_data_1_V, i16* %data_V_data_2_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 21 'read' 'empty_536' <Predicate = (!icmp_ln84)> <Delay = 2.18> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_data_0_V = extractvalue { i16, i16, i16 } %empty_536, 0" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 22 'extractvalue' 'tmp_data_0_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_data_1_V = extractvalue { i16, i16, i16 } %empty_536, 1" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 23 'extractvalue' 'tmp_data_1_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_data_2_V = extractvalue { i16, i16, i16 } %empty_536, 2" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 24 'extractvalue' 'tmp_data_2_V' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_conv2d_stream.h:114]   --->   Operation 25 'ret' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.24>
ST_3 : Operation 26 [2/2] (3.24ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2>"(i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 26 'call' <Predicate = true> <Delay = 3.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @ReadInputHeight_ReadInputWidth_str)"   --->   Operation 27 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1156, i64 1156, i64 1156)"   --->   Operation 28 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str52) nounwind" [firmware/nnet_utils/nnet_conv2d_stream.h:86->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 29 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/2] (0.00ns)   --->   "call fastcc void @"compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2>"(i16 %tmp_data_0_V, i16 %tmp_data_1_V, i16 %tmp_data_2_V, i16* %res_V_data_0_V, i16* %res_V_data_1_V, i16* %res_V_data_2_V, i16* %res_V_data_3_V, i16* %res_V_data_4_V, i16* %res_V_data_5_V, i16* %res_V_data_6_V, i16* %res_V_data_7_V)" [firmware/nnet_utils/nnet_conv2d_stream.h:92->firmware/nnet_utils/nnet_conv2d_stream.h:108]   --->   Operation 30 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_2_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_3_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_4_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_5_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_6_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res_V_data_7_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_4_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_V_4_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_V_4_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ kernel_data_V_4_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_4_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ sY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pY_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ pX_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ outidx9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ w2_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=0; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
specinterface_ln0 (specinterface    ) [ 00000]
br_ln84           (br               ) [ 01111]
indvar_flatten    (phi              ) [ 00100]
icmp_ln84         (icmp             ) [ 00111]
add_ln84          (add              ) [ 01111]
br_ln84           (br               ) [ 00000]
empty_536         (read             ) [ 00000]
tmp_data_0_V      (extractvalue     ) [ 00011]
tmp_data_1_V      (extractvalue     ) [ 00011]
tmp_data_2_V      (extractvalue     ) [ 00011]
ret_ln114         (ret              ) [ 00000]
specloopname_ln0  (specloopname     ) [ 00000]
empty             (speclooptripcount) [ 00000]
specloopname_ln86 (specloopname     ) [ 00000]
call_ln92         (call             ) [ 00000]
br_ln0            (br               ) [ 01111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_V_data_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_V_data_1_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_V_data_2_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="res_V_data_0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="res_V_data_1_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_1_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="res_V_data_2_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_2_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res_V_data_3_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_3_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="res_V_data_4_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_4_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="res_V_data_5_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_5_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="res_V_data_6_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_6_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="res_V_data_7_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res_V_data_7_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_4_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_4_4">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_4_5">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_5"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_4_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_4_7">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_4_8">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_8"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_4_12">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_12"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_4_13">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_13"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_4_14">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_14"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_4_15">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_15"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_4_16">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_16"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_4_17">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_17"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_4_21">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_21"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_4_22">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_22"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_4_23">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_23"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_4_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_4_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_25"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_4_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_26"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="line_buffer_Array_V_4_0_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="line_buffer_Array_V_4_1_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="line_buffer_Array_V_4_0_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="line_buffer_Array_V_4_1_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="line_buffer_Array_V_4_0_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="line_buffer_Array_V_4_1_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_V_4_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_4_0">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_0"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_4_1">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_4_2">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_4_9">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_9"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="kernel_data_V_4_10">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_10"/></StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="kernel_data_V_4_11">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_11"/></StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="kernel_data_V_4_18">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_18"/></StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="kernel_data_V_4_19">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_19"/></StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="kernel_data_V_4_20">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_4_20"/></StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="sX_5">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="sY_5">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_5"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="pY_5">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_5"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="pX_5">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_5"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="outidx9">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="outidx9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="98" class="1000" name="w2_V">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w2_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,8u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str52"/></StgValue>
</bind>
</comp>

<comp id="132" class="1004" name="empty_536_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="48" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="0"/>
<pin id="136" dir="0" index="3" bw="16" slack="0"/>
<pin id="137" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_536/2 "/>
</bind>
</comp>

<comp id="142" class="1005" name="indvar_flatten_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="11" slack="1"/>
<pin id="144" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="indvar_flatten_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="11" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="16" slack="1"/>
<pin id="156" dir="0" index="2" bw="16" slack="1"/>
<pin id="157" dir="0" index="3" bw="16" slack="1"/>
<pin id="158" dir="0" index="4" bw="16" slack="0"/>
<pin id="159" dir="0" index="5" bw="16" slack="0"/>
<pin id="160" dir="0" index="6" bw="16" slack="0"/>
<pin id="161" dir="0" index="7" bw="16" slack="0"/>
<pin id="162" dir="0" index="8" bw="16" slack="0"/>
<pin id="163" dir="0" index="9" bw="16" slack="0"/>
<pin id="164" dir="0" index="10" bw="16" slack="0"/>
<pin id="165" dir="0" index="11" bw="16" slack="0"/>
<pin id="166" dir="0" index="12" bw="16" slack="0"/>
<pin id="167" dir="0" index="13" bw="16" slack="0"/>
<pin id="168" dir="0" index="14" bw="16" slack="0"/>
<pin id="169" dir="0" index="15" bw="16" slack="0"/>
<pin id="170" dir="0" index="16" bw="16" slack="0"/>
<pin id="171" dir="0" index="17" bw="16" slack="0"/>
<pin id="172" dir="0" index="18" bw="16" slack="0"/>
<pin id="173" dir="0" index="19" bw="16" slack="0"/>
<pin id="174" dir="0" index="20" bw="16" slack="0"/>
<pin id="175" dir="0" index="21" bw="16" slack="0"/>
<pin id="176" dir="0" index="22" bw="16" slack="0"/>
<pin id="177" dir="0" index="23" bw="16" slack="0"/>
<pin id="178" dir="0" index="24" bw="16" slack="0"/>
<pin id="179" dir="0" index="25" bw="16" slack="0"/>
<pin id="180" dir="0" index="26" bw="16" slack="0"/>
<pin id="181" dir="0" index="27" bw="16" slack="0"/>
<pin id="182" dir="0" index="28" bw="16" slack="0"/>
<pin id="183" dir="0" index="29" bw="16" slack="0"/>
<pin id="184" dir="0" index="30" bw="16" slack="0"/>
<pin id="185" dir="0" index="31" bw="16" slack="0"/>
<pin id="186" dir="0" index="32" bw="16" slack="0"/>
<pin id="187" dir="0" index="33" bw="16" slack="0"/>
<pin id="188" dir="0" index="34" bw="16" slack="0"/>
<pin id="189" dir="0" index="35" bw="16" slack="0"/>
<pin id="190" dir="0" index="36" bw="16" slack="0"/>
<pin id="191" dir="0" index="37" bw="16" slack="0"/>
<pin id="192" dir="0" index="38" bw="16" slack="0"/>
<pin id="193" dir="0" index="39" bw="16" slack="0"/>
<pin id="194" dir="0" index="40" bw="16" slack="0"/>
<pin id="195" dir="0" index="41" bw="16" slack="0"/>
<pin id="196" dir="0" index="42" bw="16" slack="0"/>
<pin id="197" dir="0" index="43" bw="16" slack="0"/>
<pin id="198" dir="0" index="44" bw="16" slack="0"/>
<pin id="199" dir="0" index="45" bw="32" slack="0"/>
<pin id="200" dir="0" index="46" bw="32" slack="0"/>
<pin id="201" dir="0" index="47" bw="32" slack="0"/>
<pin id="202" dir="0" index="48" bw="32" slack="0"/>
<pin id="203" dir="0" index="49" bw="3" slack="0"/>
<pin id="204" dir="0" index="50" bw="9" slack="0"/>
<pin id="205" dir="1" index="51" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln92/3 "/>
</bind>
</comp>

<comp id="254" class="1004" name="icmp_ln84_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="11" slack="0"/>
<pin id="256" dir="0" index="1" bw="11" slack="0"/>
<pin id="257" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln84_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="11" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_data_0_V_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="48" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_0_V/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="tmp_data_1_V_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="48" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_1_V/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_data_2_V_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="48" slack="0"/>
<pin id="276" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_2_V/2 "/>
</bind>
</comp>

<comp id="281" class="1005" name="add_ln84_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln84 "/>
</bind>
</comp>

<comp id="286" class="1005" name="tmp_data_0_V_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="1"/>
<pin id="288" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_0_V "/>
</bind>
</comp>

<comp id="291" class="1005" name="tmp_data_1_V_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="16" slack="1"/>
<pin id="293" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1_V "/>
</bind>
</comp>

<comp id="296" class="1005" name="tmp_data_2_V_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="1"/>
<pin id="298" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_2_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="118" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="140"><net_src comp="2" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="141"><net_src comp="4" pin="0"/><net_sink comp="132" pin=3"/></net>

<net id="145"><net_src comp="112" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="206"><net_src comp="120" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="153" pin=4"/></net>

<net id="208"><net_src comp="8" pin="0"/><net_sink comp="153" pin=5"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="153" pin=6"/></net>

<net id="210"><net_src comp="12" pin="0"/><net_sink comp="153" pin=7"/></net>

<net id="211"><net_src comp="14" pin="0"/><net_sink comp="153" pin=8"/></net>

<net id="212"><net_src comp="16" pin="0"/><net_sink comp="153" pin=9"/></net>

<net id="213"><net_src comp="18" pin="0"/><net_sink comp="153" pin=10"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="153" pin=11"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="153" pin=12"/></net>

<net id="216"><net_src comp="24" pin="0"/><net_sink comp="153" pin=13"/></net>

<net id="217"><net_src comp="26" pin="0"/><net_sink comp="153" pin=14"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="153" pin=15"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="153" pin=16"/></net>

<net id="220"><net_src comp="32" pin="0"/><net_sink comp="153" pin=17"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="153" pin=18"/></net>

<net id="222"><net_src comp="36" pin="0"/><net_sink comp="153" pin=19"/></net>

<net id="223"><net_src comp="38" pin="0"/><net_sink comp="153" pin=20"/></net>

<net id="224"><net_src comp="40" pin="0"/><net_sink comp="153" pin=21"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="153" pin=22"/></net>

<net id="226"><net_src comp="44" pin="0"/><net_sink comp="153" pin=23"/></net>

<net id="227"><net_src comp="46" pin="0"/><net_sink comp="153" pin=24"/></net>

<net id="228"><net_src comp="48" pin="0"/><net_sink comp="153" pin=25"/></net>

<net id="229"><net_src comp="50" pin="0"/><net_sink comp="153" pin=26"/></net>

<net id="230"><net_src comp="52" pin="0"/><net_sink comp="153" pin=27"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="153" pin=28"/></net>

<net id="232"><net_src comp="56" pin="0"/><net_sink comp="153" pin=29"/></net>

<net id="233"><net_src comp="58" pin="0"/><net_sink comp="153" pin=30"/></net>

<net id="234"><net_src comp="60" pin="0"/><net_sink comp="153" pin=31"/></net>

<net id="235"><net_src comp="62" pin="0"/><net_sink comp="153" pin=32"/></net>

<net id="236"><net_src comp="64" pin="0"/><net_sink comp="153" pin=33"/></net>

<net id="237"><net_src comp="66" pin="0"/><net_sink comp="153" pin=34"/></net>

<net id="238"><net_src comp="68" pin="0"/><net_sink comp="153" pin=35"/></net>

<net id="239"><net_src comp="70" pin="0"/><net_sink comp="153" pin=36"/></net>

<net id="240"><net_src comp="72" pin="0"/><net_sink comp="153" pin=37"/></net>

<net id="241"><net_src comp="74" pin="0"/><net_sink comp="153" pin=38"/></net>

<net id="242"><net_src comp="76" pin="0"/><net_sink comp="153" pin=39"/></net>

<net id="243"><net_src comp="78" pin="0"/><net_sink comp="153" pin=40"/></net>

<net id="244"><net_src comp="80" pin="0"/><net_sink comp="153" pin=41"/></net>

<net id="245"><net_src comp="82" pin="0"/><net_sink comp="153" pin=42"/></net>

<net id="246"><net_src comp="84" pin="0"/><net_sink comp="153" pin=43"/></net>

<net id="247"><net_src comp="86" pin="0"/><net_sink comp="153" pin=44"/></net>

<net id="248"><net_src comp="88" pin="0"/><net_sink comp="153" pin=45"/></net>

<net id="249"><net_src comp="90" pin="0"/><net_sink comp="153" pin=46"/></net>

<net id="250"><net_src comp="92" pin="0"/><net_sink comp="153" pin=47"/></net>

<net id="251"><net_src comp="94" pin="0"/><net_sink comp="153" pin=48"/></net>

<net id="252"><net_src comp="96" pin="0"/><net_sink comp="153" pin=49"/></net>

<net id="253"><net_src comp="98" pin="0"/><net_sink comp="153" pin=50"/></net>

<net id="258"><net_src comp="146" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="114" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="146" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="116" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="132" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="132" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="132" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="260" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="289"><net_src comp="266" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="294"><net_src comp="270" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="299"><net_src comp="274" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="153" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res_V_data_0_V | {3 4 }
	Port: res_V_data_1_V | {3 4 }
	Port: res_V_data_2_V | {3 4 }
	Port: res_V_data_3_V | {3 4 }
	Port: res_V_data_4_V | {3 4 }
	Port: res_V_data_5_V | {3 4 }
	Port: res_V_data_6_V | {3 4 }
	Port: res_V_data_7_V | {3 4 }
	Port: kernel_data_V_4_3 | {3 4 }
	Port: kernel_data_V_4_4 | {3 4 }
	Port: kernel_data_V_4_5 | {3 4 }
	Port: kernel_data_V_4_6 | {3 4 }
	Port: kernel_data_V_4_7 | {3 4 }
	Port: kernel_data_V_4_8 | {3 4 }
	Port: kernel_data_V_4_12 | {3 4 }
	Port: kernel_data_V_4_13 | {3 4 }
	Port: kernel_data_V_4_14 | {3 4 }
	Port: kernel_data_V_4_15 | {3 4 }
	Port: kernel_data_V_4_16 | {3 4 }
	Port: kernel_data_V_4_17 | {3 4 }
	Port: kernel_data_V_4_21 | {3 4 }
	Port: kernel_data_V_4_22 | {3 4 }
	Port: kernel_data_V_4_23 | {3 4 }
	Port: kernel_data_V_4_24 | {3 4 }
	Port: kernel_data_V_4_25 | {3 4 }
	Port: kernel_data_V_4_26 | {3 4 }
	Port: line_buffer_Array_V_4_0_0 | {3 4 }
	Port: line_buffer_Array_V_4_1_0 | {3 4 }
	Port: line_buffer_Array_V_4_0_1 | {3 4 }
	Port: line_buffer_Array_V_4_1_1 | {3 4 }
	Port: line_buffer_Array_V_4_0_2 | {3 4 }
	Port: line_buffer_Array_V_4_1_2 | {3 4 }
	Port: kernel_data_V_4_0 | {3 4 }
	Port: kernel_data_V_4_1 | {3 4 }
	Port: kernel_data_V_4_2 | {3 4 }
	Port: kernel_data_V_4_9 | {3 4 }
	Port: kernel_data_V_4_10 | {3 4 }
	Port: kernel_data_V_4_11 | {3 4 }
	Port: kernel_data_V_4_18 | {3 4 }
	Port: kernel_data_V_4_19 | {3 4 }
	Port: kernel_data_V_4_20 | {3 4 }
	Port: sX_5 | {3 4 }
	Port: sY_5 | {3 4 }
	Port: pY_5 | {3 4 }
	Port: pX_5 | {3 4 }
	Port: outidx9 | {}
	Port: w2_V | {}
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : data_V_data_0_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : data_V_data_1_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : data_V_data_2_V | {2 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_3 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_4 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_7 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_8 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_12 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_13 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_14 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_15 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_16 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_17 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_21 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_22 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_23 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_24 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_25 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_26 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : line_buffer_Array_V_4_0_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : line_buffer_Array_V_4_1_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : line_buffer_Array_V_4_0_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : line_buffer_Array_V_4_1_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : line_buffer_Array_V_4_0_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : line_buffer_Array_V_4_1_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_0 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_1 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_2 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_9 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_10 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_11 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_18 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_19 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : kernel_data_V_4_20 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : sX_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : sY_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : pY_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : pX_5 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : outidx9 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,8u>,config2> : w2_V | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln84 : 1
		add_ln84 : 1
		br_ln84 : 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config2_s_fu_153 |    1    |  37.149 |   1428  |   1463  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                 icmp_ln84_fu_254                                 |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                  add_ln84_fu_260                                 |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                               empty_536_read_fu_132                              |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                                tmp_data_0_V_fu_266                               |    0    |    0    |    0    |    0    |
|extractvalue|                                tmp_data_1_V_fu_270                               |    0    |    0    |    0    |    0    |
|          |                                tmp_data_2_V_fu_274                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |    1    |  37.149 |   1428  |   1489  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln84_reg_281   |   11   |
|indvar_flatten_reg_142|   11   |
| tmp_data_0_V_reg_286 |   16   |
| tmp_data_1_V_reg_291 |   16   |
| tmp_data_2_V_reg_296 |   16   |
+----------------------+--------+
|         Total        |   70   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |   37   |  1428  |  1489  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   70   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |   37   |  1498  |  1489  |
+-----------+--------+--------+--------+--------+
