Dec 27 22:31:56.582 VTTY: Console port: waiting connection on tcp port 5007 for protocol IPv4 (FD 14)
Dec 27 22:31:56.583 slot0: C/H/S settings = 16/4/32
Dec 27 22:31:56.583 slot1: C/H/S settings = 0/4/32
Dec 27 22:31:56.790 C3725_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x60a6a1e0,JIT on)
Dec 27 22:31:56.790 CPU0: CPU_STATE: Starting CPU (old state=2)...
Dec 27 22:31:56.984 ROM: Microcode has started.
Dec 27 22:31:56.993 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 27 22:31:57.217 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x22, pc=0x602417c4 (size=2)
Dec 27 22:31:57.217 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007dac,a2=0x62d3f9fc,a3=0x0000011c)
Dec 27 22:31:57.940 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 27 22:31:57.999 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce84: bus=0,device=0,function=0,reg=0x00
Dec 27 22:31:57.999 CPU0: PCI: read request for device 'gt96100' at pc=0x6024ce88: bus=0,device=0,function=0,reg=0x00
Dec 27 22:31:57.999 CPU0: PCI: read request for device 'gt96100' at pc=0x6024cc38: bus=0,device=0,function=0,reg=0x08
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x10000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x20
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x20
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0xa0
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x14000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0xa0
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x04
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x04
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x84
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000146) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x84
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x0c
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x0c
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x8c
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000007) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x8c
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x10
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x10
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x90
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x00000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x90
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x14
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x14
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd80: bus=0,device=0,function=0,reg=0x94
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0x20000000) for device 'gt96100' at pc=0x6024cd84: bus=0,device=0,function=0,reg=0x94
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x10).
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x10).
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x90).
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0xc0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x90).
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x14).
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x14).
Dec 27 22:31:57.999 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd80 (bus=0,device=0,function=1,reg=0x94).
Dec 27 22:31:58.000 CPU0: PCI: write request (data=0xe0000000) for unknown device at pc=0x6024cd84 (bus=0,device=0,function=1,reg=0x94).
Dec 27 22:31:58.000 CPU0: IO_FPGA: write to unknown addr 0x32, value=0x40, pc=0x6024a238 (size=2)
Dec 27 22:31:58.002 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x6026219c (size=2)
Dec 27 22:31:58.002 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x602621c8 (size=2)
Dec 27 22:31:58.002 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x0, pc=0x602621dc (size=2)
Dec 27 22:31:58.003 CPU0: MTS: read  access to undefined address 0x3c080000 at pc=0x60262210 (size=1)
Dec 27 22:31:58.008 ROM: unhandled syscall 0x0000003e at pc=0x60a64294 (a1=0x80007d9c,a2=0x62d3f9d8,a3=0x000000f8)
Dec 27 22:31:58.008 ROM: unhandled syscall 0x00000047 at pc=0x60a64294 (a1=0x80007da4,a2=0x62d3f9fc,a3=0x0000011c)
Dec 27 22:32:02.134 ROM: trying to read bootvar 'BOOT'
Dec 27 22:32:02.134 ROM: trying to read bootvar 'CONFIG_FILE'
Dec 27 22:32:02.134 ROM: trying to read bootvar 'BOOTLDR'
Dec 27 22:32:02.134 ROM: trying to read bootvar 'RSHELF'
Dec 27 22:32:02.134 ROM: trying to read bootvar 'DSHELF'
Dec 27 22:32:02.134 ROM: trying to read bootvar 'DSHELFINFO'
Dec 27 22:32:02.134 ROM: trying to read bootvar 'RESET_COUNTER'
Dec 27 22:32:02.134 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Dec 27 22:32:02.134 ROM: trying to read bootvar 'CHRG_ID'
Dec 27 22:32:02.134 ROM: trying to read bootvar 'SLOTCACHE'
Dec 27 22:32:02.134 ROM: trying to read bootvar 'OVERTEMP'
Dec 27 22:32:02.134 ROM: trying to read bootvar 'DIAG'
Dec 27 22:32:02.134 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 27 22:32:04.109 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4b14 (size=2)
Dec 27 22:32:04.110 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d4704 (size=1)
Dec 27 22:32:04.110 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d478c (size=1)
Dec 27 22:32:04.110 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d4798, value=0x00000000 (size=1)
Dec 27 22:32:04.110 CPU0: MTS: read  access to undefined address 0x3c080023 at pc=0x607d47a4 (size=1)
Dec 27 22:32:04.110 CPU0: MTS: write access to undefined address 0x3c080023 at pc=0x607d47b4, value=0x00000080 (size=1)
Dec 27 22:32:04.114 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6514 (size=1)
Dec 27 22:32:04.114 CPU0: MTS: write access to undefined address 0x3c000002 at pc=0x607d6520, value=0x00000080 (size=1)
Dec 27 22:32:04.114 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6524 (size=1)
Dec 27 22:32:04.456 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 27 22:32:04.821 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 27 22:32:05.157 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 27 22:32:05.420 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 27 22:32:05.672 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 27 22:32:05.985 CPU0: MTS: read  access to undefined address 0x3c000002 at pc=0x607d6550 (size=1)
Dec 27 22:32:05.985 CPU0: MTS: write access to undefined address 0x3c080007 at pc=0x607d48a0, value=0x00000002 (size=1)
Dec 27 22:32:05.985 CPU0: MTS: write access to undefined address 0x3c080008 at pc=0x607d48a8, value=0x00000002 (size=1)
Dec 27 22:32:05.985 CPU0: MTS: write access to undefined address 0x3c080009 at pc=0x607d48b0, value=0x00000002 (size=1)
Dec 27 22:32:05.985 CPU0: MTS: write access to undefined address 0x3c08000a at pc=0x607d48b4, value=0x00000002 (size=1)
Dec 27 22:32:05.985 CPU0: MTS: write access to undefined address 0x3c08000b at pc=0x607d48b8, value=0x00000002 (size=1)
Dec 27 22:32:05.986 CPU0: MTS: write access to undefined address 0x3c08000c at pc=0x607d48bc, value=0x00000002 (size=1)
Dec 27 22:32:05.986 CPU0: MTS: read  access to undefined address 0x3c080022 at pc=0x607d5740 (size=1)
Dec 27 22:32:08.103 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 27 22:32:08.103 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 27 22:32:08.103 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x00
Dec 27 22:32:08.103 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x00
Dec 27 22:32:08.103 CPU0: PCI: write request (data=0x4d000000) for device 'NM-16ESW(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x10
Dec 27 22:32:08.103 NM-16ESW(1): BCM5600 registers are mapped at 0x4d000000
Dec 27 22:32:08.103 CPU0: PCI: write request (data=0x4d000000) for device 'NM-16ESW(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x10
Dec 27 22:32:08.103 NM-16ESW(1): BCM5600 registers are mapped at 0x4d000000
Dec 27 22:32:08.103 CPU0: PCI: write request (data=0x00000046) for device 'NM-16ESW(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x04
Dec 27 22:32:08.103 CPU0: PCI: write request (data=0x00000046) for device 'NM-16ESW(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x04
Dec 27 22:32:08.103 CPU0: PCI: write request (data=0x00004000) for device 'NM-16ESW(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x0c
Dec 27 22:32:08.103 CPU0: PCI: write request (data=0x00004000) for device 'NM-16ESW(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x0c
Dec 27 22:32:08.103 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x40
Dec 27 22:32:08.103 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x40
Dec 27 22:32:08.103 CPU0: PCI: write request (data=0x00000000) for device 'NM-16ESW(1)' at pc=0x6024cd60: bus=0,device=6,function=0,reg=0x40
Dec 27 22:32:08.103 CPU0: PCI: write request (data=0x00000000) for device 'NM-16ESW(1)' at pc=0x6024cd6c: bus=0,device=6,function=0,reg=0x40
Dec 27 22:32:08.103 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6024ce94: bus=0,device=6,function=0,reg=0x08
Dec 27 22:32:08.103 CPU0: PCI: read request for device 'NM-16ESW(1)' at pc=0x6024ce98: bus=0,device=6,function=0,reg=0x08
Dec 27 22:32:08.138 NM-16ESW(1): unknown opcode 0x00000016 (cmd=0x58614000)
Dec 27 22:32:08.405 CPU0: IO_FPGA: write to unknown addr 0x34, value=0x33, pc=0x6023ed50 (size=2)
Dec 27 22:32:08.479 CPU0: JIT: partial JIT flush (count=807)
Dec 27 22:32:09.706 CPU0: JIT: flushing data structures (compiled pages=1006)
Dec 27 22:32:10.621 CPU0: JIT: partial JIT flush (count=872)
Dec 27 22:32:12.678 ROM: trying to read bootvar 'PMDEBUG'
Dec 27 22:32:12.706 ROM: trying to read bootvar 'MONDEBUG'
Dec 27 22:32:14.371 CPU0: JIT: flushing data structures (compiled pages=1038)
Dec 27 22:32:14.886 ROM: unhandled syscall 0x0000001a at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f948,a3=0x00000068)
Dec 27 22:32:14.886 ROM: unhandled syscall 0x00000009 at pc=0x60a64294 (a1=0x64d1f0bc,a2=0x62d3f904,a3=0x00000024)
Dec 27 22:32:17.005 CPU0: JIT: partial JIT flush (count=827)
Dec 27 22:32:17.069 ROM: trying to read bootvar 'RANDOM_NUM'
Dec 27 22:32:17.972 CPU0: IO_FPGA: read from unknown addr 0x16, pc=0x607d4ad4 (size=2)
Dec 27 22:32:17.972 CPU0: IO_FPGA: write to unknown addr 0x16, value=0x1, pc=0x607d4adc (size=2)
Dec 27 22:32:18.018 ROM: trying to read bootvar 'ROM_PERSISTENT_UTC'
Dec 27 22:32:18.732 CPU0: JIT: flushing data structures (compiled pages=1059)
Dec 27 22:32:19.476 ROM: trying to set bootvar 'BSI=0'
Dec 27 22:32:19.476 ROM: trying to read bootvar 'RET_2_RCALTS'
Dec 27 22:32:19.476 ROM: trying to set bootvar 'RET_2_RCALTS='
Dec 27 22:35:11.311 VTTY: Console port is now connected (accept_fd=14,conn_fd=20)
Dec 27 22:35:26.740 CPU0: JIT: partial JIT flush (count=746)
Dec 27 22:35:27.061 ROM: trying to set bootvar 'RANDOM_NUM=768021212'
Dec 27 22:56:34.272 VTTY: Console port is now connected (accept_fd=14,conn_fd=20)
Dec 27 23:22:26.739 VTTY: Console port is now connected (accept_fd=14,conn_fd=20)
Dec 27 23:26:36.028 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 27 23:26:36.029 ROM: trying to set bootvar 'WARM_REBOOT=FALSE'
Dec 27 23:26:36.222 CPU0: JIT: flushing data structures (compiled pages=1539)
Dec 27 23:26:37.074 CPU0: JIT: partial JIT flush (count=797)
Dec 27 23:52:59.392 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 27 23:52:59.491 CPU0: JIT: flushing data structures (compiled pages=1857)
Dec 27 23:53:00.401 CPU0: JIT: partial JIT flush (count=807)
Dec 27 23:54:19.046 ROM: trying to read bootvar 'WARM_REBOOT'
Dec 27 23:54:19.051 CPU0: JIT: flushing data structures (compiled pages=1973)
Dec 27 23:54:19.798 CPU0: JIT: partial JIT flush (count=801)
Dec 27 23:56:59.641 VTTY: Console port is now connected (accept_fd=14,conn_fd=21)
