{"Source Block": ["oh/gpio/hdl/gpio.v@43:53@HdlIdDef", "   //# BODY\n   //##################################################################\n   \n   //registers\n   reg [N-1:0] \t   odata_reg;\n   reg [N-1:0] \t   oen_reg;\n   reg [N-1:0] \t   idata_reg;\n   reg [AW-1:0]    reg_rdata;\n \t   \n   //nets\n   wire [N-1:0]    gpio_sync;\n"], "Clone Blocks": [["oh/gpio/hdl/gpio.v@44:54", "   //##################################################################\n   \n   //registers\n   reg [N-1:0] \t   odata_reg;\n   reg [N-1:0] \t   oen_reg;\n   reg [N-1:0] \t   idata_reg;\n   reg [AW-1:0]    reg_rdata;\n \t   \n   //nets\n   wire [N-1:0]    gpio_sync;\n   wire [N-1:0]    event_posedge;\n"], ["oh/gpio/hdl/gpio.v@42:52", "   //##################################################################\n   //# BODY\n   //##################################################################\n   \n   //registers\n   reg [N-1:0] \t   odata_reg;\n   reg [N-1:0] \t   oen_reg;\n   reg [N-1:0] \t   idata_reg;\n   reg [AW-1:0]    reg_rdata;\n \t   \n   //nets\n"], ["oh/gpio/hdl/gpio.v@50:60", "   reg [AW-1:0]    reg_rdata;\n \t   \n   //nets\n   wire [N-1:0]    gpio_sync;\n   wire [N-1:0]    event_posedge;\n   wire [N-1:0]    event_negedge;\n   \n   integer \t   i,j;\n   \n   /*AUTOWIRE*/\n   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n"], ["oh/gpio/hdl/gpio.v@49:59", "   reg [N-1:0] \t   idata_reg;\n   reg [AW-1:0]    reg_rdata;\n \t   \n   //nets\n   wire [N-1:0]    gpio_sync;\n   wire [N-1:0]    event_posedge;\n   wire [N-1:0]    event_negedge;\n   \n   integer \t   i,j;\n   \n   /*AUTOWIRE*/\n"]], "Diff Content": {"Delete": [[48, "   reg [N-1:0] \t   oen_reg;\n"]], "Add": []}}