Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Oct  4 21:21:11 2023
| Host         : DESKTOP-N36DDLV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TopLevel_UART_timing_summary_routed.rpt -pb TopLevel_UART_timing_summary_routed.pb -rpx TopLevel_UART_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel_UART
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.866        0.000                      0                  147        0.117        0.000                      0                  147        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.866        0.000                      0                  147        0.117        0.000                      0                  147        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.866ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 u_InterfaceCircuit/o_reg_dataA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_aluResultData_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 1.508ns (36.125%)  route 2.666ns (63.874%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.803     5.355    u_InterfaceCircuit/CLK
    SLICE_X4Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     5.811 r  u_InterfaceCircuit/o_reg_dataA_reg[6]/Q
                         net (fo=14, routed)          1.341     7.151    u_InterfaceCircuit/o_reg_dataA_reg[6]_0[6]
    SLICE_X3Y110         LUT5 (Prop_lut5_I2_O)        0.154     7.305 r  u_InterfaceCircuit/o_reg_aluResultData[2]_i_6/O
                         net (fo=2, routed)           0.802     8.107    u_InterfaceCircuit/o_reg_aluResultData[2]_i_6_n_0
    SLICE_X3Y109         LUT4 (Prop_lut4_I3_O)        0.357     8.464 r  u_InterfaceCircuit/o_reg_aluResultData[1]_i_4/O
                         net (fo=1, routed)           0.524     8.988    u_InterfaceCircuit/data5[1]
    SLICE_X2Y109         LUT6 (Prop_lut6_I0_O)        0.327     9.315 r  u_InterfaceCircuit/o_reg_aluResultData[1]_i_3/O
                         net (fo=1, routed)           0.000     9.315    u_InterfaceCircuit/o_reg_aluResultData[1]_i_3_n_0
    SLICE_X2Y109         MUXF7 (Prop_muxf7_I1_O)      0.214     9.529 r  u_InterfaceCircuit/o_reg_aluResultData_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.529    u_InterfaceCircuit/u_ALU/o_reg_ALUResult[1]
    SLICE_X2Y109         FDRE                                         r  u_InterfaceCircuit/o_reg_aluResultData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.678    15.049    u_InterfaceCircuit/CLK
    SLICE_X2Y109         FDRE                                         r  u_InterfaceCircuit/o_reg_aluResultData_reg[1]/C
                         clock pessimism              0.268    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X2Y109         FDRE (Setup_fdre_C_D)        0.113    15.395    u_InterfaceCircuit/o_reg_aluResultData_reg[1]
  -------------------------------------------------------------------
                         required time                         15.395    
                         arrival time                          -9.529    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 u_InterfaceCircuit/o_reg_dataB_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_aluResultData_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.103ns  (logic 1.278ns (31.145%)  route 2.825ns (68.855%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.804     5.356    u_InterfaceCircuit/CLK
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.456     5.812 r  u_InterfaceCircuit/o_reg_dataB_reg[1]/Q
                         net (fo=18, routed)          1.470     7.282    u_InterfaceCircuit/o_reg_dataB[1]
    SLICE_X6Y110         LUT4 (Prop_lut4_I0_O)        0.153     7.435 r  u_InterfaceCircuit/o_reg_aluResultData[4]_i_8/O
                         net (fo=1, routed)           0.692     8.127    u_InterfaceCircuit/o_reg_aluResultData[4]_i_8_n_0
    SLICE_X6Y110         LUT5 (Prop_lut5_I0_O)        0.331     8.458 r  u_InterfaceCircuit/o_reg_aluResultData[4]_i_5/O
                         net (fo=1, routed)           0.663     9.121    u_InterfaceCircuit/data4[4]
    SLICE_X6Y110         LUT6 (Prop_lut6_I2_O)        0.124     9.245 r  u_InterfaceCircuit/o_reg_aluResultData[4]_i_3/O
                         net (fo=1, routed)           0.000     9.245    u_InterfaceCircuit/o_reg_aluResultData[4]_i_3_n_0
    SLICE_X6Y110         MUXF7 (Prop_muxf7_I1_O)      0.214     9.459 r  u_InterfaceCircuit/o_reg_aluResultData_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     9.459    u_InterfaceCircuit/u_ALU/o_reg_ALUResult[4]
    SLICE_X6Y110         FDRE                                         r  u_InterfaceCircuit/o_reg_aluResultData_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.677    15.048    u_InterfaceCircuit/CLK
    SLICE_X6Y110         FDRE                                         r  u_InterfaceCircuit/o_reg_aluResultData_reg[4]/C
                         clock pessimism              0.268    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X6Y110         FDRE (Setup_fdre_C_D)        0.113    15.394    u_InterfaceCircuit/o_reg_aluResultData_reg[4]
  -------------------------------------------------------------------
                         required time                         15.394    
                         arrival time                          -9.459    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             6.024ns  (required time - arrival time)
  Source:                 u_InterfaceCircuit/o_reg_operationCode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_aluResultData_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 1.220ns (31.013%)  route 2.714ns (68.987%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.356ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.804     5.356    u_InterfaceCircuit/CLK
    SLICE_X3Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_operationCode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y111         FDRE (Prop_fdre_C_Q)         0.456     5.812 r  u_InterfaceCircuit/o_reg_operationCode_reg[5]/Q
                         net (fo=3, routed)           1.008     6.820    u_InterfaceCircuit/o_reg_operationCode_reg_n_0_[5]
    SLICE_X3Y111         LUT6 (Prop_lut6_I1_O)        0.124     6.944 r  u_InterfaceCircuit/o_reg_aluResultData[6]_i_5/O
                         net (fo=20, routed)          1.044     7.988    u_InterfaceCircuit/o_reg_aluResultData[6]_i_5_n_0
    SLICE_X5Y109         LUT5 (Prop_lut5_I2_O)        0.124     8.112 r  u_InterfaceCircuit/o_reg_aluResultData[5]_i_5/O
                         net (fo=1, routed)           0.000     8.112    u_InterfaceCircuit/o_reg_aluResultData[5]_i_5_n_0
    SLICE_X5Y109         MUXF7 (Prop_muxf7_I1_O)      0.217     8.329 r  u_InterfaceCircuit/o_reg_aluResultData_reg[5]_i_2/O
                         net (fo=1, routed)           0.661     8.991    u_InterfaceCircuit/o_reg_aluResultData_reg[5]_i_2_n_0
    SLICE_X4Y109         LUT6 (Prop_lut6_I0_O)        0.299     9.290 r  u_InterfaceCircuit/o_reg_aluResultData[5]_i_1/O
                         net (fo=1, routed)           0.000     9.290    u_InterfaceCircuit/u_ALU/o_reg_ALUResult[5]
    SLICE_X4Y109         FDRE                                         r  u_InterfaceCircuit/o_reg_aluResultData_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.677    15.048    u_InterfaceCircuit/CLK
    SLICE_X4Y109         FDRE                                         r  u_InterfaceCircuit/o_reg_aluResultData_reg[5]/C
                         clock pessimism              0.268    15.317    
                         clock uncertainty           -0.035    15.281    
    SLICE_X4Y109         FDRE (Setup_fdre_C_D)        0.032    15.313    u_InterfaceCircuit/o_reg_aluResultData_reg[5]
  -------------------------------------------------------------------
                         required time                         15.313    
                         arrival time                          -9.290    
  -------------------------------------------------------------------
                         slack                                  6.024    

Slack (MET) :             6.123ns  (required time - arrival time)
  Source:                 u_InterfaceCircuit/o_reg_dataA_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_aluResultData_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.869ns  (logic 1.275ns (32.954%)  route 2.594ns (67.046%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.049ns = ( 15.049 - 10.000 ) 
    Source Clock Delay      (SCD):    5.355ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.803     5.355    u_InterfaceCircuit/CLK
    SLICE_X4Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataA_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y111         FDRE (Prop_fdre_C_Q)         0.456     5.811 r  u_InterfaceCircuit/o_reg_dataA_reg[5]/Q
                         net (fo=12, routed)          1.333     7.143    u_InterfaceCircuit/o_reg_dataA_reg[6]_0[5]
    SLICE_X3Y109         LUT6 (Prop_lut6_I3_O)        0.124     7.267 r  u_InterfaceCircuit/o_reg_aluResultData[1]_i_6/O
                         net (fo=4, routed)           0.615     7.882    u_InterfaceCircuit/o_reg_aluResultData[1]_i_6_n_0
    SLICE_X2Y110         LUT4 (Prop_lut4_I3_O)        0.150     8.032 r  u_InterfaceCircuit/o_reg_aluResultData[0]_i_4/O
                         net (fo=1, routed)           0.647     8.679    u_InterfaceCircuit/data5[0]
    SLICE_X3Y110         LUT6 (Prop_lut6_I0_O)        0.328     9.007 r  u_InterfaceCircuit/o_reg_aluResultData[0]_i_3/O
                         net (fo=1, routed)           0.000     9.007    u_InterfaceCircuit/o_reg_aluResultData[0]_i_3_n_0
    SLICE_X3Y110         MUXF7 (Prop_muxf7_I1_O)      0.217     9.224 r  u_InterfaceCircuit/o_reg_aluResultData_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.224    u_InterfaceCircuit/u_ALU/o_reg_ALUResult[0]
    SLICE_X3Y110         FDRE                                         r  u_InterfaceCircuit/o_reg_aluResultData_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.678    15.049    u_InterfaceCircuit/CLK
    SLICE_X3Y110         FDRE                                         r  u_InterfaceCircuit/o_reg_aluResultData_reg[0]/C
                         clock pessimism              0.268    15.318    
                         clock uncertainty           -0.035    15.282    
    SLICE_X3Y110         FDRE (Setup_fdre_C_D)        0.064    15.346    u_InterfaceCircuit/o_reg_aluResultData_reg[0]
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -9.224    
  -------------------------------------------------------------------
                         slack                                  6.123    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 u_BaudRateGenerator/o_reg_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_dataB_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.792ns (24.076%)  route 2.498ns (75.924%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.807     5.359    u_BaudRateGenerator/CLK
    SLICE_X2Y105         FDRE                                         r  u_BaudRateGenerator/o_reg_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.877 r  u_BaudRateGenerator/o_reg_tick_reg/Q
                         net (fo=11, routed)          1.055     6.932    u_RxUART/o_tick
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.124     7.056 r  u_RxUART/FSM_sequential_reg_actualState[1]_i_3/O
                         net (fo=7, routed)           0.893     7.949    u_RxUART/reg_ticksCounter_reg[0]_0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.150     8.099 r  u_RxUART/o_reg_dataB[7]_i_1/O
                         net (fo=8, routed)           0.550     8.648    u_InterfaceCircuit/E[0]
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.677    15.048    u_InterfaceCircuit/CLK
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[0]/C
                         clock pessimism              0.282    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X0Y111         FDRE (Setup_fdre_C_CE)      -0.429    14.866    u_InterfaceCircuit/o_reg_dataB_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 u_BaudRateGenerator/o_reg_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_dataB_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.792ns (24.076%)  route 2.498ns (75.924%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.807     5.359    u_BaudRateGenerator/CLK
    SLICE_X2Y105         FDRE                                         r  u_BaudRateGenerator/o_reg_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.877 r  u_BaudRateGenerator/o_reg_tick_reg/Q
                         net (fo=11, routed)          1.055     6.932    u_RxUART/o_tick
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.124     7.056 r  u_RxUART/FSM_sequential_reg_actualState[1]_i_3/O
                         net (fo=7, routed)           0.893     7.949    u_RxUART/reg_ticksCounter_reg[0]_0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.150     8.099 r  u_RxUART/o_reg_dataB[7]_i_1/O
                         net (fo=8, routed)           0.550     8.648    u_InterfaceCircuit/E[0]
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.677    15.048    u_InterfaceCircuit/CLK
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[1]/C
                         clock pessimism              0.282    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X0Y111         FDRE (Setup_fdre_C_CE)      -0.429    14.866    u_InterfaceCircuit/o_reg_dataB_reg[1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 u_BaudRateGenerator/o_reg_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_dataB_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.792ns (24.076%)  route 2.498ns (75.924%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.807     5.359    u_BaudRateGenerator/CLK
    SLICE_X2Y105         FDRE                                         r  u_BaudRateGenerator/o_reg_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.877 r  u_BaudRateGenerator/o_reg_tick_reg/Q
                         net (fo=11, routed)          1.055     6.932    u_RxUART/o_tick
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.124     7.056 r  u_RxUART/FSM_sequential_reg_actualState[1]_i_3/O
                         net (fo=7, routed)           0.893     7.949    u_RxUART/reg_ticksCounter_reg[0]_0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.150     8.099 r  u_RxUART/o_reg_dataB[7]_i_1/O
                         net (fo=8, routed)           0.550     8.648    u_InterfaceCircuit/E[0]
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.677    15.048    u_InterfaceCircuit/CLK
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[2]/C
                         clock pessimism              0.282    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X0Y111         FDRE (Setup_fdre_C_CE)      -0.429    14.866    u_InterfaceCircuit/o_reg_dataB_reg[2]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 u_BaudRateGenerator/o_reg_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_dataB_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.290ns  (logic 0.792ns (24.076%)  route 2.498ns (75.924%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.048ns = ( 15.048 - 10.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.807     5.359    u_BaudRateGenerator/CLK
    SLICE_X2Y105         FDRE                                         r  u_BaudRateGenerator/o_reg_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.877 r  u_BaudRateGenerator/o_reg_tick_reg/Q
                         net (fo=11, routed)          1.055     6.932    u_RxUART/o_tick
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.124     7.056 r  u_RxUART/FSM_sequential_reg_actualState[1]_i_3/O
                         net (fo=7, routed)           0.893     7.949    u_RxUART/reg_ticksCounter_reg[0]_0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.150     8.099 r  u_RxUART/o_reg_dataB[7]_i_1/O
                         net (fo=8, routed)           0.550     8.648    u_InterfaceCircuit/E[0]
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.677    15.048    u_InterfaceCircuit/CLK
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[7]/C
                         clock pessimism              0.282    15.331    
                         clock uncertainty           -0.035    15.295    
    SLICE_X0Y111         FDRE (Setup_fdre_C_CE)      -0.429    14.866    u_InterfaceCircuit/o_reg_dataB_reg[7]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.648    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 u_BaudRateGenerator/o_reg_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_dataB_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.792ns (24.002%)  route 2.508ns (75.998%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.807     5.359    u_BaudRateGenerator/CLK
    SLICE_X2Y105         FDRE                                         r  u_BaudRateGenerator/o_reg_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.877 r  u_BaudRateGenerator/o_reg_tick_reg/Q
                         net (fo=11, routed)          1.055     6.932    u_RxUART/o_tick
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.124     7.056 r  u_RxUART/FSM_sequential_reg_actualState[1]_i_3/O
                         net (fo=7, routed)           0.893     7.949    u_RxUART/reg_ticksCounter_reg[0]_0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.150     8.099 r  u_RxUART/o_reg_dataB[7]_i_1/O
                         net (fo=8, routed)           0.560     8.659    u_InterfaceCircuit/E[0]
    SLICE_X6Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.676    15.047    u_InterfaceCircuit/CLK
    SLICE_X6Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[3]/C
                         clock pessimism              0.268    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X6Y111         FDRE (Setup_fdre_C_CE)      -0.393    14.887    u_InterfaceCircuit/o_reg_dataB_reg[3]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.229    

Slack (MET) :             6.229ns  (required time - arrival time)
  Source:                 u_BaudRateGenerator/o_reg_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_dataB_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.792ns (24.002%)  route 2.508ns (75.998%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.047ns = ( 15.047 - 10.000 ) 
    Source Clock Delay      (SCD):    5.359ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.807     5.359    u_BaudRateGenerator/CLK
    SLICE_X2Y105         FDRE                                         r  u_BaudRateGenerator/o_reg_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105         FDRE (Prop_fdre_C_Q)         0.518     5.877 r  u_BaudRateGenerator/o_reg_tick_reg/Q
                         net (fo=11, routed)          1.055     6.932    u_RxUART/o_tick
    SLICE_X2Y113         LUT6 (Prop_lut6_I3_O)        0.124     7.056 r  u_RxUART/FSM_sequential_reg_actualState[1]_i_3/O
                         net (fo=7, routed)           0.893     7.949    u_RxUART/reg_ticksCounter_reg[0]_0
    SLICE_X2Y111         LUT5 (Prop_lut5_I2_O)        0.150     8.099 r  u_RxUART/o_reg_dataB[7]_i_1/O
                         net (fo=8, routed)           0.560     8.659    u_InterfaceCircuit/E[0]
    SLICE_X6Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clock (IN)
                         net (fo=0)                   0.000    10.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.676    15.047    u_InterfaceCircuit/CLK
    SLICE_X6Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[5]/C
                         clock pessimism              0.268    15.316    
                         clock uncertainty           -0.035    15.280    
    SLICE_X6Y111         FDRE (Setup_fdre_C_CE)      -0.393    14.887    u_InterfaceCircuit/o_reg_dataB_reg[5]
  -------------------------------------------------------------------
                         required time                         14.887    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  6.229    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 u_BaudRateGenerator/reg_pulseCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_BaudRateGenerator/reg_pulseCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.673     1.587    u_BaudRateGenerator/CLK
    SLICE_X3Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y104         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  u_BaudRateGenerator/reg_pulseCounter_reg[3]/Q
                         net (fo=6, routed)           0.065     1.793    u_BaudRateGenerator/reg_pulseCounter_reg[3]
    SLICE_X2Y104         LUT6 (Prop_lut6_I2_O)        0.045     1.838 r  u_BaudRateGenerator/reg_pulseCounter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.838    u_BaudRateGenerator/p_0_in[5]
    SLICE_X2Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.948     2.106    u_BaudRateGenerator/CLK
    SLICE_X2Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[5]/C
                         clock pessimism             -0.507     1.600    
    SLICE_X2Y104         FDRE (Hold_fdre_C_D)         0.121     1.721    u_BaudRateGenerator/reg_pulseCounter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 u_BaudRateGenerator/reg_pulseCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_BaudRateGenerator/o_reg_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.673     1.587    u_BaudRateGenerator/CLK
    SLICE_X3Y105         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105         FDRE (Prop_fdre_C_Q)         0.141     1.728 r  u_BaudRateGenerator/reg_pulseCounter_reg[8]/Q
                         net (fo=4, routed)           0.109     1.837    u_BaudRateGenerator/reg_pulseCounter_reg[8]
    SLICE_X2Y105         LUT6 (Prop_lut6_I5_O)        0.045     1.882 r  u_BaudRateGenerator/o_reg_tick_i_1/O
                         net (fo=1, routed)           0.000     1.882    u_BaudRateGenerator/o_reg_tick_i_1_n_0
    SLICE_X2Y105         FDRE                                         r  u_BaudRateGenerator/o_reg_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.948     2.106    u_BaudRateGenerator/CLK
    SLICE_X2Y105         FDRE                                         r  u_BaudRateGenerator/o_reg_tick_reg/C
                         clock pessimism             -0.507     1.600    
    SLICE_X2Y105         FDRE (Hold_fdre_C_D)         0.120     1.720    u_BaudRateGenerator/o_reg_tick_reg
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_TxUART/reg_ticksCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_TxUART/reg_ticksCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.189ns (61.083%)  route 0.120ns (38.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.673     1.587    u_TxUART/CLK
    SLICE_X3Y106         FDCE                                         r  u_TxUART/reg_ticksCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  u_TxUART/reg_ticksCounter_reg[0]/Q
                         net (fo=5, routed)           0.120     1.848    u_TxUART/reg_ticksCounter[0]
    SLICE_X2Y106         LUT5 (Prop_lut5_I3_O)        0.048     1.896 r  u_TxUART/reg_ticksCounter[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.896    u_TxUART/reg_ticksCounter[2]_i_1__0_n_0
    SLICE_X2Y106         FDCE                                         r  u_TxUART/reg_ticksCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.948     2.106    u_TxUART/CLK
    SLICE_X2Y106         FDCE                                         r  u_TxUART/reg_ticksCounter_reg[2]/C
                         clock pessimism             -0.507     1.600    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.131     1.731    u_TxUART/reg_ticksCounter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_TxUART/reg_ticksCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_TxUART/reg_ticksCounter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.673     1.587    u_TxUART/CLK
    SLICE_X3Y106         FDCE                                         r  u_TxUART/reg_ticksCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  u_TxUART/reg_ticksCounter_reg[0]/Q
                         net (fo=5, routed)           0.120     1.848    u_TxUART/reg_ticksCounter[0]
    SLICE_X2Y106         LUT4 (Prop_lut4_I2_O)        0.045     1.893 r  u_TxUART/reg_ticksCounter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.893    u_TxUART/reg_ticksCounter[1]_i_1__0_n_0
    SLICE_X2Y106         FDCE                                         r  u_TxUART/reg_ticksCounter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.948     2.106    u_TxUART/CLK
    SLICE_X2Y106         FDCE                                         r  u_TxUART/reg_ticksCounter_reg[1]/C
                         clock pessimism             -0.507     1.600    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.120     1.720    u_TxUART/reg_ticksCounter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_TxUART/reg_ticksCounter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_TxUART/reg_ticksCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.920%)  route 0.124ns (40.080%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.106ns
    Source Clock Delay      (SCD):    1.587ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.673     1.587    u_TxUART/CLK
    SLICE_X3Y106         FDCE                                         r  u_TxUART/reg_ticksCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y106         FDCE (Prop_fdce_C_Q)         0.141     1.728 r  u_TxUART/reg_ticksCounter_reg[0]/Q
                         net (fo=5, routed)           0.124     1.852    u_TxUART/reg_ticksCounter[0]
    SLICE_X2Y106         LUT6 (Prop_lut6_I3_O)        0.045     1.897 r  u_TxUART/reg_ticksCounter[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.897    u_TxUART/reg_ticksCounter[3]_i_2__0_n_0
    SLICE_X2Y106         FDCE                                         r  u_TxUART/reg_ticksCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.948     2.106    u_TxUART/CLK
    SLICE_X2Y106         FDCE                                         r  u_TxUART/reg_ticksCounter_reg[3]/C
                         clock pessimism             -0.507     1.600    
    SLICE_X2Y106         FDCE (Hold_fdce_C_D)         0.121     1.721    u_TxUART/reg_ticksCounter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_RxUART/o_reg_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_operationCode_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.467%)  route 0.113ns (44.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.670     1.584    u_RxUART/CLK
    SLICE_X0Y112         FDCE                                         r  u_RxUART/o_reg_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  u_RxUART/o_reg_data_reg[1]/Q
                         net (fo=4, routed)           0.113     1.838    u_InterfaceCircuit/o_reg_dataA_reg[7]_0[1]
    SLICE_X2Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_operationCode_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.946     2.104    u_InterfaceCircuit/CLK
    SLICE_X2Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_operationCode_reg[1]/C
                         clock pessimism             -0.504     1.601    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.052     1.653    u_InterfaceCircuit/o_reg_operationCode_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_RxUART/o_reg_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_dataB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.717%)  route 0.132ns (48.283%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.670     1.584    u_RxUART/CLK
    SLICE_X0Y112         FDCE                                         r  u_RxUART/o_reg_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  u_RxUART/o_reg_data_reg[0]/Q
                         net (fo=3, routed)           0.132     1.857    u_InterfaceCircuit/o_reg_dataA_reg[7]_0[0]
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.946     2.104    u_InterfaceCircuit/CLK
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[0]/C
                         clock pessimism             -0.504     1.601    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.070     1.671    u_InterfaceCircuit/o_reg_dataB_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_RxUART/o_reg_data_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_operationCode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.003%)  route 0.125ns (46.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.670     1.584    u_RxUART/CLK
    SLICE_X0Y112         FDCE                                         r  u_RxUART/o_reg_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  u_RxUART/o_reg_data_reg[0]/Q
                         net (fo=3, routed)           0.125     1.850    u_InterfaceCircuit/o_reg_dataA_reg[7]_0[0]
    SLICE_X2Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_operationCode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.946     2.104    u_InterfaceCircuit/CLK
    SLICE_X2Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_operationCode_reg[0]/C
                         clock pessimism             -0.504     1.601    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.059     1.660    u_InterfaceCircuit/o_reg_operationCode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 u_RxUART/o_reg_data_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_InterfaceCircuit/o_reg_dataB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.281%)  route 0.134ns (48.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.670     1.584    u_RxUART/CLK
    SLICE_X0Y112         FDCE                                         r  u_RxUART/o_reg_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDCE (Prop_fdce_C_Q)         0.141     1.725 r  u_RxUART/o_reg_data_reg[1]/Q
                         net (fo=4, routed)           0.134     1.859    u_InterfaceCircuit/o_reg_dataA_reg[7]_0[1]
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.946     2.104    u_InterfaceCircuit/CLK
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[1]/C
                         clock pessimism             -0.504     1.601    
    SLICE_X0Y111         FDRE (Hold_fdre_C_D)         0.066     1.667    u_InterfaceCircuit/o_reg_dataB_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_RxUART/reg_bitsRxCounter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_RxUART/FSM_sequential_reg_actualState_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.488%)  route 0.143ns (43.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    1.584ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.670     1.584    u_RxUART/CLK
    SLICE_X1Y112         FDCE                                         r  u_RxUART/reg_bitsRxCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.141     1.725 f  u_RxUART/reg_bitsRxCounter_reg[3]/Q
                         net (fo=2, routed)           0.143     1.868    u_RxUART/reg_bitsRxCounter[3]
    SLICE_X2Y112         LUT5 (Prop_lut5_I1_O)        0.045     1.913 r  u_RxUART/FSM_sequential_reg_actualState[0]_i_1/O
                         net (fo=1, routed)           0.000     1.913    u_RxUART/FSM_sequential_reg_actualState[0]_i_1_n_0
    SLICE_X2Y112         FDCE                                         r  u_RxUART/FSM_sequential_reg_actualState_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.944     2.102    u_RxUART/CLK
    SLICE_X2Y112         FDCE                                         r  u_RxUART/FSM_sequential_reg_actualState_reg[0]/C
                         clock pessimism             -0.504     1.599    
    SLICE_X2Y112         FDCE (Hold_fdce_C_D)         0.120     1.719    u_RxUART/FSM_sequential_reg_actualState_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y105    u_BaudRateGenerator/o_reg_tick_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    u_BaudRateGenerator/reg_pulseCounter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    u_BaudRateGenerator/reg_pulseCounter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y104    u_BaudRateGenerator/reg_pulseCounter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y105    u_BaudRateGenerator/reg_pulseCounter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y105    u_BaudRateGenerator/o_reg_tick_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y105    u_BaudRateGenerator/o_reg_tick_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    u_BaudRateGenerator/reg_pulseCounter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    u_BaudRateGenerator/reg_pulseCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y105    u_BaudRateGenerator/o_reg_tick_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y105    u_BaudRateGenerator/o_reg_tick_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    u_BaudRateGenerator/reg_pulseCounter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y104    u_BaudRateGenerator/reg_pulseCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y104    u_BaudRateGenerator/reg_pulseCounter_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_TxUART/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_txUartData
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.682ns  (logic 3.977ns (69.999%)  route 1.705ns (30.001%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.806     5.358    u_TxUART/CLK
    SLICE_X3Y107         FDPE                                         r  u_TxUART/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDPE (Prop_fdpe_C_Q)         0.456     5.814 r  u_TxUART/tx_reg_reg/Q
                         net (fo=1, routed)           1.705     7.518    o_txUartData_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521    11.040 r  o_txUartData_OBUF_inst/O
                         net (fo=0)                   0.000    11.040    o_txUartData
    D10                                                               r  o_txUartData (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_TxUART/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            o_txUartData
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.363ns (79.729%)  route 0.347ns (20.271%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.672     1.586    u_TxUART/CLK
    SLICE_X3Y107         FDPE                                         r  u_TxUART/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDPE (Prop_fdpe_C_Q)         0.141     1.727 r  u_TxUART/tx_reg_reg/Q
                         net (fo=1, routed)           0.347     2.074    o_txUartData_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     3.296 r  o_txUartData_OBUF_inst/O
                         net (fo=0)                   0.000     3.296    o_txUartData
    D10                                                               r  o_txUartData (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           121 Endpoints
Min Delay           121 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_BaudRateGenerator/reg_pulseCounter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.212ns  (logic 1.661ns (31.868%)  route 3.551ns (68.132%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         1.537     1.537 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          2.926     4.463    u_BaudRateGenerator/i_reset_IBUF
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     4.587 r  u_BaudRateGenerator/reg_pulseCounter[9]_i_1/O
                         net (fo=10, routed)          0.625     5.212    u_BaudRateGenerator/reg_pulseCounter[9]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.680     5.051    u_BaudRateGenerator/CLK
    SLICE_X3Y105         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[7]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_BaudRateGenerator/reg_pulseCounter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.212ns  (logic 1.661ns (31.868%)  route 3.551ns (68.132%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         1.537     1.537 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          2.926     4.463    u_BaudRateGenerator/i_reset_IBUF
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     4.587 r  u_BaudRateGenerator/reg_pulseCounter[9]_i_1/O
                         net (fo=10, routed)          0.625     5.212    u_BaudRateGenerator/reg_pulseCounter[9]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.680     5.051    u_BaudRateGenerator/CLK
    SLICE_X3Y105         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[8]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_BaudRateGenerator/reg_pulseCounter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.212ns  (logic 1.661ns (31.868%)  route 3.551ns (68.132%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         1.537     1.537 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          2.926     4.463    u_BaudRateGenerator/i_reset_IBUF
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     4.587 r  u_BaudRateGenerator/reg_pulseCounter[9]_i_1/O
                         net (fo=10, routed)          0.625     5.212    u_BaudRateGenerator/reg_pulseCounter[9]_i_1_n_0
    SLICE_X3Y105         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.680     5.051    u_BaudRateGenerator/CLK
    SLICE_X3Y105         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[9]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_BaudRateGenerator/reg_pulseCounter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.661ns (33.525%)  route 3.294ns (66.475%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         1.537     1.537 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          2.926     4.463    u_BaudRateGenerator/i_reset_IBUF
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     4.587 r  u_BaudRateGenerator/reg_pulseCounter[9]_i_1/O
                         net (fo=10, routed)          0.368     4.955    u_BaudRateGenerator/reg_pulseCounter[9]_i_1_n_0
    SLICE_X3Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.680     5.051    u_BaudRateGenerator/CLK
    SLICE_X3Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_BaudRateGenerator/reg_pulseCounter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.661ns (33.525%)  route 3.294ns (66.475%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         1.537     1.537 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          2.926     4.463    u_BaudRateGenerator/i_reset_IBUF
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     4.587 r  u_BaudRateGenerator/reg_pulseCounter[9]_i_1/O
                         net (fo=10, routed)          0.368     4.955    u_BaudRateGenerator/reg_pulseCounter[9]_i_1_n_0
    SLICE_X3Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.680     5.051    u_BaudRateGenerator/CLK
    SLICE_X3Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_BaudRateGenerator/reg_pulseCounter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.661ns (33.525%)  route 3.294ns (66.475%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         1.537     1.537 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          2.926     4.463    u_BaudRateGenerator/i_reset_IBUF
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     4.587 r  u_BaudRateGenerator/reg_pulseCounter[9]_i_1/O
                         net (fo=10, routed)          0.368     4.955    u_BaudRateGenerator/reg_pulseCounter[9]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.680     5.051    u_BaudRateGenerator/CLK
    SLICE_X2Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[2]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_BaudRateGenerator/reg_pulseCounter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.661ns (33.525%)  route 3.294ns (66.475%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         1.537     1.537 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          2.926     4.463    u_BaudRateGenerator/i_reset_IBUF
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     4.587 r  u_BaudRateGenerator/reg_pulseCounter[9]_i_1/O
                         net (fo=10, routed)          0.368     4.955    u_BaudRateGenerator/reg_pulseCounter[9]_i_1_n_0
    SLICE_X3Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.680     5.051    u_BaudRateGenerator/CLK
    SLICE_X3Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_BaudRateGenerator/reg_pulseCounter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.661ns (33.525%)  route 3.294ns (66.475%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         1.537     1.537 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          2.926     4.463    u_BaudRateGenerator/i_reset_IBUF
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     4.587 r  u_BaudRateGenerator/reg_pulseCounter[9]_i_1/O
                         net (fo=10, routed)          0.368     4.955    u_BaudRateGenerator/reg_pulseCounter[9]_i_1_n_0
    SLICE_X3Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.680     5.051    u_BaudRateGenerator/CLK
    SLICE_X3Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[4]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_BaudRateGenerator/reg_pulseCounter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.661ns (33.525%)  route 3.294ns (66.475%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         1.537     1.537 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          2.926     4.463    u_BaudRateGenerator/i_reset_IBUF
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     4.587 r  u_BaudRateGenerator/reg_pulseCounter[9]_i_1/O
                         net (fo=10, routed)          0.368     4.955    u_BaudRateGenerator/reg_pulseCounter[9]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.680     5.051    u_BaudRateGenerator/CLK
    SLICE_X2Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[5]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_BaudRateGenerator/reg_pulseCounter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.955ns  (logic 1.661ns (33.525%)  route 3.294ns (66.475%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.051ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         1.537     1.537 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          2.926     4.463    u_BaudRateGenerator/i_reset_IBUF
    SLICE_X2Y105         LUT5 (Prop_lut5_I0_O)        0.124     4.587 r  u_BaudRateGenerator/reg_pulseCounter[9]_i_1/O
                         net (fo=10, routed)          0.368     4.955    u_BaudRateGenerator/reg_pulseCounter[9]_i_1_n_0
    SLICE_X2Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.680     5.051    u_BaudRateGenerator/CLK
    SLICE_X2Y104         FDRE                                         r  u_BaudRateGenerator/reg_pulseCounter_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_rxUartData
                            (input port)
  Destination:            u_RxUART/reg_ticksCounter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.837ns  (logic 0.351ns (41.948%)  route 0.486ns (58.052%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  i_rxUartData (IN)
                         net (fo=0)                   0.000     0.000    i_rxUartData
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  i_rxUartData_IBUF_inst/O
                         net (fo=17, routed)          0.486     0.792    u_RxUART/i_rxUartData_IBUF
    SLICE_X1Y113         LUT5 (Prop_lut5_I0_O)        0.045     0.837 r  u_RxUART/reg_ticksCounter[3]_i_2/O
                         net (fo=1, routed)           0.000     0.837    u_RxUART/reg_ticksCounter[3]_i_2_n_0
    SLICE_X1Y113         FDCE                                         r  u_RxUART/reg_ticksCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.943     2.101    u_RxUART/CLK
    SLICE_X1Y113         FDCE                                         r  u_RxUART/reg_ticksCounter_reg[3]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_InterfaceCircuit/reg_actualState_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.989ns  (logic 0.349ns (35.318%)  route 0.640ns (64.682%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 f  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 f  i_reset_IBUF_inst/O
                         net (fo=71, routed)          0.640     0.944    u_InterfaceCircuit/i_reset_IBUF
    SLICE_X1Y111         LUT6 (Prop_lut6_I5_O)        0.045     0.989 r  u_InterfaceCircuit/reg_actualState[1]_i_1/O
                         net (fo=1, routed)           0.000     0.989    u_InterfaceCircuit/reg_actualState[1]_i_1_n_0
    SLICE_X1Y111         FDRE                                         r  u_InterfaceCircuit/reg_actualState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.946     2.104    u_InterfaceCircuit/CLK
    SLICE_X1Y111         FDRE                                         r  u_InterfaceCircuit/reg_actualState_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_InterfaceCircuit/o_reg_dataB_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.304ns (29.815%)  route 0.716ns (70.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          0.716     1.021    u_InterfaceCircuit/i_reset_IBUF
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.946     2.104    u_InterfaceCircuit/CLK
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[0]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_InterfaceCircuit/o_reg_dataB_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.304ns (29.815%)  route 0.716ns (70.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          0.716     1.021    u_InterfaceCircuit/i_reset_IBUF
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.946     2.104    u_InterfaceCircuit/CLK
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[1]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_InterfaceCircuit/o_reg_dataB_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.304ns (29.815%)  route 0.716ns (70.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          0.716     1.021    u_InterfaceCircuit/i_reset_IBUF
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.946     2.104    u_InterfaceCircuit/CLK
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[2]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            u_InterfaceCircuit/o_reg_dataB_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.021ns  (logic 0.304ns (29.815%)  route 0.716ns (70.185%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  i_reset_IBUF_inst/O
                         net (fo=71, routed)          0.716     1.021    u_InterfaceCircuit/i_reset_IBUF
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.946     2.104    u_InterfaceCircuit/CLK
    SLICE_X0Y111         FDRE                                         r  u_InterfaceCircuit/o_reg_dataB_reg[7]/C

Slack:                    inf
  Source:                 i_rxUartData
                            (input port)
  Destination:            u_RxUART/reg_ticksCounter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.351ns (34.085%)  route 0.679ns (65.915%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  i_rxUartData (IN)
                         net (fo=0)                   0.000     0.000    i_rxUartData
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 f  i_rxUartData_IBUF_inst/O
                         net (fo=17, routed)          0.487     0.793    u_RxUART/i_rxUartData_IBUF
    SLICE_X1Y113         LUT4 (Prop_lut4_I0_O)        0.045     0.838 r  u_RxUART/reg_ticksCounter[3]_i_1/O
                         net (fo=4, routed)           0.192     1.030    u_RxUART/reg_ticksCounter[3]_i_1_n_0
    SLICE_X2Y113         FDCE                                         r  u_RxUART/reg_ticksCounter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.943     2.101    u_RxUART/CLK
    SLICE_X2Y113         FDCE                                         r  u_RxUART/reg_ticksCounter_reg[0]/C

Slack:                    inf
  Source:                 i_rxUartData
                            (input port)
  Destination:            u_RxUART/reg_ticksCounter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.351ns (34.085%)  route 0.679ns (65.915%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  i_rxUartData (IN)
                         net (fo=0)                   0.000     0.000    i_rxUartData
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 f  i_rxUartData_IBUF_inst/O
                         net (fo=17, routed)          0.487     0.793    u_RxUART/i_rxUartData_IBUF
    SLICE_X1Y113         LUT4 (Prop_lut4_I0_O)        0.045     0.838 r  u_RxUART/reg_ticksCounter[3]_i_1/O
                         net (fo=4, routed)           0.192     1.030    u_RxUART/reg_ticksCounter[3]_i_1_n_0
    SLICE_X2Y113         FDCE                                         r  u_RxUART/reg_ticksCounter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.943     2.101    u_RxUART/CLK
    SLICE_X2Y113         FDCE                                         r  u_RxUART/reg_ticksCounter_reg[1]/C

Slack:                    inf
  Source:                 i_rxUartData
                            (input port)
  Destination:            u_RxUART/reg_ticksCounter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.030ns  (logic 0.351ns (34.085%)  route 0.679ns (65.915%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  i_rxUartData (IN)
                         net (fo=0)                   0.000     0.000    i_rxUartData
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 f  i_rxUartData_IBUF_inst/O
                         net (fo=17, routed)          0.487     0.793    u_RxUART/i_rxUartData_IBUF
    SLICE_X1Y113         LUT4 (Prop_lut4_I0_O)        0.045     0.838 r  u_RxUART/reg_ticksCounter[3]_i_1/O
                         net (fo=4, routed)           0.192     1.030    u_RxUART/reg_ticksCounter[3]_i_1_n_0
    SLICE_X2Y113         FDCE                                         r  u_RxUART/reg_ticksCounter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.943     2.101    u_RxUART/CLK
    SLICE_X2Y113         FDCE                                         r  u_RxUART/reg_ticksCounter_reg[2]/C

Slack:                    inf
  Source:                 i_rxUartData
                            (input port)
  Destination:            u_RxUART/reg_bitsRxCounter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.351ns (33.761%)  route 0.689ns (66.239%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.102ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  i_rxUartData (IN)
                         net (fo=0)                   0.000     0.000    i_rxUartData
    A9                   IBUF (Prop_ibuf_I_O)         0.306     0.306 r  i_rxUartData_IBUF_inst/O
                         net (fo=17, routed)          0.689     0.995    u_RxUART/i_rxUartData_IBUF
    SLICE_X1Y112         LUT6 (Prop_lut6_I0_O)        0.045     1.040 r  u_RxUART/reg_bitsRxCounter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.040    u_RxUART/reg_nextBitsRxCounter[2]
    SLICE_X1Y112         FDCE                                         r  u_RxUART/reg_bitsRxCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clock (IN)
                         net (fo=0)                   0.000     0.000    i_clock
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  i_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    i_clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  i_clock_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.944     2.102    u_RxUART/CLK
    SLICE_X1Y112         FDCE                                         r  u_RxUART/reg_bitsRxCounter_reg[2]/C





