# System Verilog Project
Summer 2018 : I wrote a testbench for CPU design. The functionality of the CPU design is verified using the System Verilog testbench. System Verilog Assertion (SVA) is also used to check the functional coverage of the design
