// Seed: 1916323011
module module_0 (
    output tri0 id_0
    , id_14,
    input supply1 id_1,
    output tri1 id_2,
    output tri0 id_3,
    input tri0 id_4,
    input tri id_5,
    input tri id_6,
    output supply0 id_7,
    output supply1 id_8,
    input tri0 id_9,
    output wire id_10,
    input wire id_11,
    input wor id_12
);
  always @(id_1 or id_14[1] or 1 or negedge id_5) id_2 = 1'b0;
  wire id_15;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    output wire id_3,
    output uwire id_4
);
  assign id_3 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_4,
      id_3,
      id_0,
      id_1,
      id_0,
      id_4,
      id_3,
      id_2,
      id_4,
      id_1,
      id_0
  );
endmodule
