/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [5:0] _00_;
  wire [5:0] _01_;
  wire [13:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [11:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [5:0] celloutsig_0_17z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [32:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [24:0] celloutsig_1_0z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [11:0] celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~in_data[43];
  assign celloutsig_1_2z = ~in_data[171];
  assign celloutsig_0_10z = celloutsig_0_5z[4] | ~(celloutsig_0_0z);
  assign celloutsig_1_0z = in_data[135:111] + in_data[190:166];
  reg [2:0] _07_;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _07_ <= 3'h0;
    else _07_ <= { in_data[15:14], celloutsig_0_3z };
  assign _00_[2:0] = _07_;
  reg [13:0] _08_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _08_ <= 14'h0000;
    else _08_ <= { in_data[29:18], celloutsig_0_0z, celloutsig_0_0z };
  assign { _02_[13:6], _01_[5:1], _02_[0] } = _08_;
  assign celloutsig_0_5z = { in_data[47:18], _00_[2:0] } & { in_data[46:20], _00_[2:0], _00_[2:0] };
  assign celloutsig_1_19z = celloutsig_1_0z[13:11] == celloutsig_1_6z[11:9];
  assign celloutsig_0_6z = _00_[2:0] == { celloutsig_0_5z[28:27], celloutsig_0_2z };
  assign celloutsig_0_7z = { celloutsig_0_5z[18:5], celloutsig_0_2z } <= { in_data[41:29], celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_14z = { _02_[6], _01_[5:2] } && { celloutsig_0_12z[6:3], celloutsig_0_3z };
  assign celloutsig_0_9z = { in_data[25:18], celloutsig_0_2z } < { in_data[53:46], celloutsig_0_7z };
  assign celloutsig_1_1z = celloutsig_1_0z[16:2] < celloutsig_1_0z[18:4];
  assign celloutsig_1_4z = in_data[129:124] % { 1'h1, celloutsig_1_0z[11:7] };
  assign celloutsig_0_17z = { celloutsig_0_12z[9:5], celloutsig_0_3z } * { _02_[10:6], celloutsig_0_10z };
  assign celloutsig_0_3z = & { _01_[5:1], _02_[11:6] };
  assign celloutsig_0_2z = & in_data[18:12];
  assign celloutsig_0_16z = ~^ { celloutsig_0_5z[11:6], celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_1_5z = ~^ celloutsig_1_4z[2:0];
  assign celloutsig_1_18z = in_data[167:157] ~^ celloutsig_1_0z[22:12];
  assign celloutsig_0_12z = { _02_[10:6], _01_[5:1], _02_[0], celloutsig_0_9z } ~^ { in_data[7:2], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_7z, _00_[2:0] };
  assign celloutsig_1_6z = { celloutsig_1_0z[7:5], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z } ~^ { celloutsig_1_0z[12:4], celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z };
  assign _00_[5:3] = celloutsig_0_5z[19:17];
  assign _01_[0] = celloutsig_0_6z;
  assign _02_[5:1] = _01_[5:1];
  assign { out_data[138:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_16z, celloutsig_0_17z };
endmodule
