
---------- Begin Simulation Statistics ----------
final_tick                               164895856000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 300625                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659372                       # Number of bytes of host memory used
host_op_rate                                   301215                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   332.64                       # Real time elapsed on the host
host_tick_rate                              495717585                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.164896                       # Number of seconds simulated
sim_ticks                                164895856000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.648959                       # CPI: cycles per instruction
system.cpu.discardedOps                        189405                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32168745                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.606443                       # IPC: instructions per cycle
system.cpu.numCycles                        164895856                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132727111                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       271801                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        552353                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           75                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       681897                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1338                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1365386                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1347                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485821                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735513                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103825                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101815                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904460                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65376                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51338379                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51338379                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51338889                       # number of overall hits
system.cpu.dcache.overall_hits::total        51338889                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       727103                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         727103                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       735012                       # number of overall misses
system.cpu.dcache.overall_misses::total        735012                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  42548208000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42548208000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42548208000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42548208000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52065482                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52065482                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52073901                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52073901                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013965                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013965                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.014115                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.014115                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 58517.442508                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 58517.442508                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57887.773261                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57887.773261                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        93059                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3260                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.545706                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       588016                       # number of writebacks
system.cpu.dcache.writebacks::total            588016                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        52217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        52217                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        52217                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        52217                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       674886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       674886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       682791                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       682791                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39559164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39559164000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40337344999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40337344999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012962                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012962                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.013112                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 58616.068492                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 58616.068492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59077.148057                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59077.148057                       # average overall mshr miss latency
system.cpu.dcache.replacements                 681767                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40728247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40728247                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       388153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        388153                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  18443306000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18443306000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41116400                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41116400                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009440                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 47515.557010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47515.557010                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           53                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       388100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       388100                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  17664990000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17664990000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009439                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45516.593661                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45516.593661                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10610132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10610132                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       338950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       338950                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  24104902000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  24104902000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.030957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030957                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 71116.394748                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 71116.394748                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52164                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52164                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       286786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       286786                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  21894174000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  21894174000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026193                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76343.245486                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76343.245486                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    778180999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    778180999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 98441.619102                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 98441.619102                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1012.897521                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52021756                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            682791                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.189868                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1012.897521                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989158                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          724                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104830745                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104830745                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685814                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474983                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024876                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278042                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278042                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278042                       # number of overall hits
system.cpu.icache.overall_hits::total        10278042                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     69356000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     69356000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     69356000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     69356000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278742                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278742                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278742                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278742                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        99080                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        99080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        99080                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        99080                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     67956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     67956000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     67956000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     67956000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        97080                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        97080                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        97080                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        97080                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278042                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278042                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     69356000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     69356000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278742                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278742                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        99080                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        99080                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     67956000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     67956000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        97080                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        97080                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           463.173849                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278742                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14683.917143                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   463.173849                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.452318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.452318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558184                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558184                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 164895856000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   41                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               402879                       # number of demand (read+write) hits
system.l2.demand_hits::total                   402920                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  41                       # number of overall hits
system.l2.overall_hits::.cpu.data              402879                       # number of overall hits
system.l2.overall_hits::total                  402920                       # number of overall hits
system.l2.demand_misses::.cpu.inst                659                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             279912                       # number of demand (read+write) misses
system.l2.demand_misses::total                 280571                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               659                       # number of overall misses
system.l2.overall_misses::.cpu.data            279912                       # number of overall misses
system.l2.overall_misses::total                280571                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     64959000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  29811883000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      29876842000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     64959000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  29811883000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     29876842000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           682791                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               683491                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          682791                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              683491                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.941429                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.409953                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.410497                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941429                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.409953                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.410497                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 98572.078907                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 106504.483552                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 106485.852066                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 98572.078907                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 106504.483552                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 106485.852066                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              193561                       # number of writebacks
system.l2.writebacks::total                    193561                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           659                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        279906                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            280565                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          659                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       279906                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           280565                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     51779000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  24213303000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  24265082000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     51779000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  24213303000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  24265082000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.941429                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.409944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.410488                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.941429                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.409944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.410488                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 78572.078907                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 86505.123148                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86486.489762                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 78572.078907                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 86505.123148                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86486.489762                       # average overall mshr miss latency
system.l2.replacements                         273076                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       588016                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           588016                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       588016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       588016                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           59                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            59                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            115806                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                115806                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          170980                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              170980                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  18590094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   18590094000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        286786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            286786                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.596194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.596194                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 108726.716575                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108726.716575                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       170980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         170980                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  15170494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15170494000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.596194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.596194                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 88726.716575                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 88726.716575                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 41                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              659                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     64959000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     64959000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941429                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 98572.078907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 98572.078907                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          659                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     51779000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     51779000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.941429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941429                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 78572.078907                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78572.078907                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        287073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            287073                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       108932                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          108932                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  11221789000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  11221789000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       396005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        396005                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.275077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.275077                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 103016.459810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 103016.459810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       108926                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       108926                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9042809000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9042809000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.275062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.275062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 83017.911242                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83017.911242                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8083.479434                       # Cycle average of tags in use
system.l2.tags.total_refs                     1365246                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    281268                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.853897                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      28.100538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        23.100359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8032.278537                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003430                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002820                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980503                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.986753                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2494                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5230                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          233                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5742512                       # Number of tag accesses
system.l2.tags.data_accesses                  5742512                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    193561.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    279354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.025569030500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11365                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11365                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              783788                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             182374                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      280565                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     193561                       # Number of write requests accepted
system.mem_ctrls.readBursts                    280565                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   193561                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    552                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.61                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                280565                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               193561                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  225657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   54235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      44                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   5414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11462                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  11429                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11393                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11389                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11365                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.637220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.144125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.711041                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63          11194     98.50%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          107      0.94%     99.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      0.12%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.08%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           27      0.24%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            3      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1855            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11365                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11365                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.029212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.996039                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.066774                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5709     50.23%     50.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              193      1.70%     51.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4901     43.12%     95.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              548      4.82%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               12      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11365                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   35328                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17956160                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12387904                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    108.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     75.13                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  164880167000                       # Total gap between requests
system.mem_ctrls.avgGap                     347756.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42176                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     17878656                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12386368                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 255773.559282168979                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 108423925.462383955717                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 75116308.562660291791                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          659                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       279906                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       193561                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     17946500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   9813128750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3912740935750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27232.93                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35058.66                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20214510.86                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42176                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     17913984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17956160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42176                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12387904                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12387904                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          659                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       279906                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         280565                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       193561                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        193561                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       255774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    108638170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        108893943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       255774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       255774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     75125624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        75125624                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     75125624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       255774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    108638170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       184019567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               280013                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              193537                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17115                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        16756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        17954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        16844                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        17689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        18507                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17160                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16282                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18188                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18003                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        17874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        17743                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11501                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11574                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12473                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12406                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13202                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12098                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10976                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        12773                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11491                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12427                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12267                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4580831500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1400065000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         9831075250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16359.35                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35109.35                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              146464                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              98761                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            52.31                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.03                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       228325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   132.737107                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    89.016423                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   191.694184                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       175007     76.65%     76.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        28389     12.43%     89.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5850      2.56%     91.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1677      0.73%     92.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9293      4.07%     96.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          571      0.25%     96.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          470      0.21%     96.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          595      0.26%     97.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6473      2.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       228325                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17920832                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12386368                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              108.679699                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               75.116309                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.44                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.85                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       804756540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       427738245                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      993759480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     500848560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13016231280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  40545942240                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  29176057440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   85465333785                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   518.298858                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  75427406500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5506020000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  83962429500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       825483960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       438755130                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1005533340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     509414580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13016231280.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  40076601390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  29571291840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   85443311520                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.165305                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  76458344750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5506020000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  82931491250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             109585                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       193561                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78227                       # Transaction distribution
system.membus.trans_dist::ReadExReq            170980                       # Transaction distribution
system.membus.trans_dist::ReadExResp           170980                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        109585                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       832918                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 832918                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     30344064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                30344064                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            280565                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  280565    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              280565                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1326597000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1526333000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            396705                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       781577                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          173266                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           286786                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          286786                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       396005                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2047349                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2048877                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     81331648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               81384640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          273076                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12387904                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           956567                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001498                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.038918                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 955143     99.85%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1415      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      9      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             956567                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 164895856000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         2541674000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2048378994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
