// Seed: 2800412573
module module_0 #(
    parameter id_1 = 32'd55,
    parameter id_3 = 32'd60,
    parameter id_4 = 32'd42
) (
    output _id_1
);
  always id_1 <= id_1;
  reg   id_2;
  logic _id_3;
  initial if (1) _id_4;
  reg id_5;
  task id_6;
    if (id_4) begin
      id_5 <= id_2[1];
      id_4 = ~(id_4[id_1]);
    end
  endtask
  always id_4[1 : 1] <= id_4[1];
  assign id_6[id_4 : id_1][1] = id_3[id_3];
  assign id_2 = 1;
  type_12(
      .id_0(1), .id_1(id_5), .id_2(1), .id_3(id_4[1]), .id_4(id_2 + id_1 - 1'h0)
  );
  initial id_1 = id_3 - 1;
  logic id_7 = 1 - 1 == 1;
  logic id_8;
  logic id_9;
  assign id_3 = 1;
endmodule
`define pp_1 0
