# DC User Guide

**Libraries & HDL Code & Constraints** 

**synthesis = translation + logic optimization + gate mapping** 

![Untitled](imgs/Untitled.png)

### Constraints

Constraints are declarations that define the designâ€™s goals in measurable circuit characteristics, such as timing, area, power, and capacitance.

### Organize Design Data

![Untitled](imgs/Untitled%201.png)

# Synthesis Flow

![Untitled](imgs/Untitled%202.png)

Follow this flow:

#### [Prepare for synthesis](https://www.notion.so/Prepare-for-synthesis-5dcdd772af3648e6a403d934b1c3003a)

#### [Specify Libraries](https://www.notion.so/Specify-Libraries-08c05ebc436041ebaea7f987a8d15169)

#### [Read Design](https://www.notion.so/Read-Design-914f28a5c16246d4ac9af4abd6c36f66)