#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Sep 15 00:27:09 2023
# Process ID: 5564
# Current directory: D:/CPU_design/lab3/RAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9616 D:\CPU_design\lab3\RAM\RAM.xpr
# Log file: D:/CPU_design/lab3/RAM/vivado.log
# Journal file: D:/CPU_design/lab3/RAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CPU_design/lab3/RAM/RAM.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sim_2
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/ConJUMP.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/ConJUMP.v
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/ConJUMP.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/ConUnit.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/ConUnit.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/DRAM_top.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/DRAM_top.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/MUX2X5.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/MUX2X5.v
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/DRAM_top.v
set_property top ram_top [get_filesets sim_2]
update_compile_order -fileset sim_2
current_fileset -simset [ get_filesets sim_2 ]
import_files
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/XNOR.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/XNOR.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/OR.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/OR.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/NOT.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/NOT.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/XOR.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/XOR.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/AND.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab2/alu/alu.srcs/sources_1/new/AND.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab3/registers/registers.srcs/sources_1/new/regfile.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/CPU_design/lab3/registers/registers.srcs/sources_1/new/regfile.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/MUX2.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/MUX2.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/IRAM_top.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/new/IRAM_top.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/alu/alu.srcs/sources_1/new/sub1.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/alu/alu.srcs/sources_1/new/sub1.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/add/add.srcs/sources_1/new/add.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/add/add.srcs/sources_1/new/add.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/alu/alu.srcs/sources_1/new/adder_32.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/alu/alu.srcs/sources_1/new/adder_32.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/alu/alu.srcs/sources_1/new/CLA_16.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/alu/alu.srcs/sources_1/new/CLA_16.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/alu/alu.srcs/sources_1/new/add_4.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/alu/alu.srcs/sources_1/new/add_4.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/alu/alu.srcs/sources_1/new/CLA.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/alu/alu.srcs/sources_1/new/CLA.v
export_ip_user_files -of_objects  [get_files D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/alu/alu.srcs/sources_1/new/adder.v] -no_script -reset -force -quiet
remove_files  D:/CPU_design/lab3/RAM/RAM.srcs/sources_1/imports/lab2/alu/alu.srcs/sources_1/new/adder.v
launch_simulation -simset [get_filesets sim_2 ]
source ram_top.tcl
close_sim
