                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
set_svf UART.svf
1
################## Design Compiler Library Files ######################
lappend search_path /home/IC/Labs/Ass_Syn_2.0/std_cells
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/Ass_Syn_2.0/std_cells
lappend search_path /home/IC/Labs/Ass_Syn_2.0/rtl
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/Ass_Syn_2.0/std_cells /home/IC/Labs/Ass_Syn_2.0/rtl
lappend search_path /home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/Ass_Syn_2.0/std_cells /home/IC/Labs/Ass_Syn_2.0/rtl /home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX
lappend search_path /home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/Ass_Syn_2.0/std_cells /home/IC/Labs/Ass_Syn_2.0/rtl /home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX /home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX
lappend search_path /home/IC/Labs/Ass_Syn_2.0/rtl/UART_TOP
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/Labs/Ass_Syn_2.0/std_cells /home/IC/Labs/Ass_Syn_2.0/rtl /home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX /home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX /home/IC/Labs/Ass_Syn_2.0/rtl/UART_TOP
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
#echo "###############################################"
#echo "############# Reading RTL Files  ##############"
#echo "###############################################"
#TX
read_file -format verilog mux.v
Loading db file '/home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/mux.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/mux.v

Statistics for case statements in always block at line 17 in file
	'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mux line 37 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/mux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/mux.db:mux'
Loaded 1 design.
Current design is 'mux'.
mux
read_file -format verilog parity_calc.v
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/parity_calc.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/parity_calc.v

Statistics for case statements in always block at line 29 in file
	'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/parity_calc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_calc line 16 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc line 29 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     parity_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/parity_calc.db:parity_calc'
Loaded 1 design.
Current design is 'parity_calc'.
parity_calc
read_file -format verilog Serializer.v
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/Serializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/Serializer.v

Inferred memory devices in process
	in routine Serializer line 19 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer line 37 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/Serializer.db:Serializer'
Loaded 1 design.
Current design is 'Serializer'.
Serializer
read_file -format verilog uart_tx_fsm.v
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/uart_tx_fsm.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/uart_tx_fsm.v

Statistics for case statements in always block at line 42 in file
	'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 79 in file
	'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            81            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_tx_fsm line 28 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_tx_fsm line 122 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TX/uart_tx_fsm.db:uart_tx_fsm'
Loaded 1 design.
Current design is 'uart_tx_fsm'.
uart_tx_fsm
read_file -format verilog UART_TX.v
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/syn/UART_TX.v'
Detecting input file type automatically (-rtl or -netlist).
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/IC/Labs/Ass_Syn_2.0/syn/UART_TX.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
Current design is now '/home/IC/Labs/Ass_Syn_2.0/syn/uart_tx_fsm.db:uart_tx_fsm'
Loaded 14 designs.
Current design is 'uart_tx_fsm'.
uart_tx_fsm Serializer mux parity_calc UART_TX uart_rx_fsm edge_bit_counter data_sampling deserializer strt_chk par_chk stp_chk UART_RX UART
#RX
read_file -format verilog data_sampling.v
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/data_sampling.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/data_sampling.v

Statistics for case statements in always block at line 57 in file
	'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampling line 25 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sampling line 57 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Design 'data_sampling' was renamed to 'data_sampling_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Current design is now '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/data_sampling_1.db:data_sampling_1'
Loaded 1 design.
Current design is 'data_sampling_1'.
data_sampling_1
read_file -format verilog deserializer.v
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/deserializer.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/deserializer.v

Inferred memory devices in process
	in routine deserializer line 15 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Design 'deserializer' was renamed to 'deserializer_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Current design is now '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/deserializer_1.db:deserializer_1'
Loaded 1 design.
Current design is 'deserializer_1'.
deserializer_1
read_file -format verilog edge_bit_counter.v
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/edge_bit_counter.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/edge_bit_counter.v

Inferred memory devices in process
	in routine edge_bit_counter line 16 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter line 43 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Design 'edge_bit_counter' was renamed to 'edge_bit_counter_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Current design is now '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/edge_bit_counter_1.db:edge_bit_counter_1'
Loaded 1 design.
Current design is 'edge_bit_counter_1'.
edge_bit_counter_1
read_file -format verilog par_chk.v
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/par_chk.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/par_chk.v

Statistics for case statements in always block at line 18 in file
	'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/par_chk.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine par_chk line 32 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/par_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Design 'par_chk' was renamed to 'par_chk_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Current design is now '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/par_chk_1.db:par_chk_1'
Loaded 1 design.
Current design is 'par_chk_1'.
par_chk_1
read_file -format verilog stp_chk.v
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/stp_chk.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/stp_chk.v

Inferred memory devices in process
	in routine stp_chk line 13 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/stp_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Design 'stp_chk' was renamed to 'stp_chk_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Current design is now '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/stp_chk_1.db:stp_chk_1'
Loaded 1 design.
Current design is 'stp_chk_1'.
stp_chk_1
read_file -format verilog strt_chk.v
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/strt_chk.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/strt_chk.v

Inferred memory devices in process
	in routine strt_chk line 13 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/strt_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Design 'strt_chk' was renamed to 'strt_chk_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Current design is now '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/strt_chk_1.db:strt_chk_1'
Loaded 1 design.
Current design is 'strt_chk_1'.
strt_chk_1
read_file -format verilog UART_RX.v
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/UART_RX.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/UART_RX.v
Presto compilation completed successfully.
Warning: Design 'UART_RX' was renamed to 'UART_RX_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Current design is now '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/UART_RX_1.db:UART_RX_1'
Loaded 1 design.
Current design is 'UART_RX_1'.
UART_RX_1
read_file -format verilog uart_rx_fsm.v
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/uart_rx_fsm.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/uart_rx_fsm.v
Warning:  /home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/uart_rx_fsm.v:24: Parameter keyword used in local parameter declaration. (VER-329)

Statistics for case statements in always block at line 50 in file
	'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 137 in file
	'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           146            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_rx_fsm line 36 in file
		'/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/uart_rx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Warning: Design 'uart_rx_fsm' was renamed to 'uart_rx_fsm_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Current design is now '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_RX/uart_rx_fsm_1.db:uart_rx_fsm_1'
Loaded 1 design.
Current design is 'uart_rx_fsm_1'.
uart_rx_fsm_1
#UART TOP
read_file -format verilog UART_TOP/UART.v
Loading verilog file '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TOP/UART.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Labs/Ass_Syn_2.0/rtl/UART_TOP/UART.v
Presto compilation completed successfully.
Warning: Design 'UART' was renamed to 'UART_1' to avoid
	a conflict with another design that has the same name but
different parameters. (LINK-17)
Current design is now '/home/IC/Labs/Ass_Syn_2.0/rtl/UART_TOP/UART_1.db:UART_1'
Loaded 1 design.
Current design is 'UART_1'.
UART_1
###################### Defining toplevel ###################################
current_design UART
Current design is 'UART'.
{UART}
#################### Liniking All The Design Parts #########################
#echo "###############################################"
#echo "# Linking The Top Module with its submodules  #"
#echo "###############################################"
link 

  Linking design 'UART'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (27 designs)              /home/IC/Labs/Ass_Syn_2.0/syn/UART.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

Warning: Design 'mux.db:mux' comes before design 'mux.db:mux' in the link_library; 'mux.db:mux' will be ignored. (UIO-92)
Information: Design 'mux' is referenced in design 'UART_TX.db:U0_UART_TX'. (UIO-93)
Warning: Design 'parity_calc.db:parity_calc' comes before design 'parity_calc.db:parity_calc' in the link_library; 'parity_calc.db:parity_calc' will be ignored. (UIO-92)
Information: Design 'parity_calc' is referenced in design 'UART_TX.db:U0_UART_TX'. (UIO-93)
Warning: Design 'Serializer.db:Serializer' comes before design 'Serializer.db:Serializer' in the link_library; 'Serializer.db:Serializer' will be ignored. (UIO-92)
Information: Design 'Serializer' is referenced in design 'UART_TX.db:U0_UART_TX'. (UIO-93)
Warning: Design 'uart_tx_fsm.db:uart_tx_fsm' comes before design 'uart_tx_fsm.db:uart_tx_fsm' in the link_library; 'uart_tx_fsm.db:uart_tx_fsm' will be ignored. (UIO-92)
Information: Design 'uart_tx_fsm' is referenced in design 'UART_TX.db:U0_UART_TX'. (UIO-93)
1
############# Make unique copies of replicated modules by ##################
############# giving each replicated module a unique name  #############
uniquify
1
#puts "***********************file of constrains *******************"
#source ./cons.tcl
############################################################################################## constrains ####################################################################################################
####################################################################################
# UART Constraints
# ----------------------------------------------------------------------------
#
# 0. Design Compiler variables
#
# 1. Master Clock Definitions
#
# 2. Generated Clock Definitions
#
# 3. Clock Uncertainties
#
# 4. Clock Latencies 
#
# 5. Clock Relationships
#
# 6. #set input/output delay on ports
#
# 7. Driving cells
#
# 8. Output load
####################################################################################
#########################################################
#### Section 0 : DC Variables ####
#########################################################
#################################################################################### 
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
1
#################################################################################### 
#########################################################
#### Section 1 : Clock Definition ####
#########################################################
#################################################################################### 
# 1. Master Clock Definitions 
# 2. Generated Clock Definitions
# 3. Clock Latencies
# 4. Clock Uncertainties
# 4. Clock Transitions
####################################################################################
set CLK_TX_NAME "tx_clk"
tx_clk
set CLK_RX_NAME "rx_clk"
rx_clk
set CLK_TX_PER 800
800
set CLK_RX_PER [expr $CLK_TX_PER/8]
100
set CLK_SETUP_SKEW 0.25
0.25
set CLK_HOLD_SKEW 0.05
0.05
set CLK_LAT 0
0
set CLK_RISE 0.1
0.1
set CLK_FALL 0.1
0.1
create_clock -name $CLK_TX_NAME -period $CLK_TX_PER -waveform "0 [expr $CLK_TX_PER/2]" [get_ports TX_CLK]
1
create_clock -name $CLK_RX_NAME -period $CLK_RX_PER -waveform "0 [expr $CLK_RX_PER/2]" [get_ports RX_CLK]
1
set_clock_uncertainty -setup $CLK_SETUP_SKEW [get_clocks [list $CLK_TX_NAME $CLK_RX_NAME]]
1
set_clock_uncertainty -hold  $CLK_HOLD_SKEW  [get_clocks [list $CLK_TX_NAME $CLK_RX_NAME]]
1
set_clock_transition  -rise  $CLK_RISE       [get_clocks [list $CLK_TX_NAME $CLK_RX_NAME]]
1
set_clock_transition  -fall  $CLK_FALL       [get_clocks [list $CLK_TX_NAME $CLK_RX_NAME]]
1
set_clock_latency            $CLK_LAT        [get_clocks [list $CLK_TX_NAME $CLK_RX_NAME]]
1
set_dont_touch_network [list $CLK_TX_NAME $CLK_RX_NAME] 
1
set_dont_touch_network [get_ports RST] 
1
####################################################################################
#########################################################
#### Section 2 : Clocks Relationships ####
#########################################################
####################################################################################
####################################################################################
#########################################################
#### Section 3 : #set input/output delay on ports ####
#########################################################
####################################################################################
set tx_delay  [expr 0.2*$CLK_TX_PER]
160.0
set rx_delay [expr 0.2*$CLK_RX_PER]
20.0
#Constrain Input Paths TX
set_input_delay $tx_delay -clock $CLK_TX_NAME [get_port TX_IN_P] 
1
set_input_delay $tx_delay -clock $CLK_TX_NAME [get_port TX_IN_V]
1
#set_input_delay $tx_delay -clock $CLK_TX_NAME [get_port U0_UART_TX/parity_enable]
#set_input_delay $tx_delay -clock $CLK_TX_NAME [get_port U0_UART_TX/parity_type]
#Constrain Input Paths RX
set_input_delay $rx_delay -clock $CLK_RX_NAME [get_port RX_IN_S]
1
set_input_delay $rx_delay -clock $CLK_RX_NAME [get_port Prescale]
1
set_input_delay $rx_delay -clock $CLK_RX_NAME [get_port parity_enable]
1
set_input_delay $rx_delay -clock $CLK_RX_NAME [get_port parity_type]
1
#Constrain Output Paths TX
set_output_delay $tx_delay -clock $CLK_TX_NAME [get_port TX_OUT_S]
1
set_output_delay $tx_delay -clock $CLK_TX_NAME [get_port TX_OUT_V]
1
#Constrain Output Paths RX
set_output_delay $rx_delay -clock $CLK_RX_NAME [get_port RX_OUT_P]
1
set_output_delay $rx_delay -clock $CLK_RX_NAME [get_port RX_OUT_V]
1
####################################################################################
#########################################################
#### Section 4 : Driving cells ####
#########################################################
####################################################################################
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port TX_IN_P]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port TX_IN_V]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port parity_enable]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port parity_type]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port RX_IN_S]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
set_driving_cell -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c -lib_cell BUFX2M -pin Y [get_port Prescale]
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
1
####################################################################################
#########################################################
#### Section 5 : Output load ####
#########################################################
####################################################################################
set load_value 50
50
set_load $load_value  [get_port TX_OUT_S]
1
set_load $load_value  [get_port TX_OUT_V]
1
set_load $load_value  [get_port RX_OUT_P]
1
set_load $load_value  [get_port RX_OUT_V]
1
####################################################################################
#########################################################
#### Section 6 : Operating Condition ####
#########################################################
####################################################################################
# Define the Worst Library for Max(#setup) analysis
# Define the Best Library for Min(hold) analysis
set_operating_conditions -min_library "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -min "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c" -max_library "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c" -max "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c"
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
1
####################################################################################
#########################################################
#### Section 7 : wireload Model ####
#########################################################
####################################################################################
set_wire_load_model -name tsmc13_wl30 -library scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
1
####################################################################################
#############################################################################################end of constrains ################################################################################################
###################### Mapping and optimization ########################"
# Prevent assign statements in the generated netlist (must be applied before compile command)
set_fix_multiple_port_nets -all -buffer_constants -feedthroughs
1
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 4 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design UART has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'stp_chk'
  Processing 'par_chk'
  Processing 'strt_chk'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'uart_rx_fsm'
  Processing 'UART_RX'
  Processing 'parity_calc'
  Processing 'mux'
  Processing 'Serializer'
  Processing 'uart_tx_fsm'
  Processing 'UART_TX'
  Processing 'UART'
Warning: Design 'mux.db:mux' comes before design 'mux.db:mux' in the link_library; 'mux.db:mux' will be ignored. (UIO-92)
Information: Design 'mux' is referenced in design 'UART_TX.db:U0_UART_TX'. (UIO-93)
Warning: Design 'parity_calc.db:parity_calc' comes before design 'parity_calc.db:parity_calc' in the link_library; 'parity_calc.db:parity_calc' will be ignored. (UIO-92)
Information: Design 'parity_calc' is referenced in design 'UART_TX.db:U0_UART_TX'. (UIO-93)
Warning: Design 'Serializer.db:Serializer' comes before design 'Serializer.db:Serializer' in the link_library; 'Serializer.db:Serializer' will be ignored. (UIO-92)
Information: Design 'Serializer' is referenced in design 'UART_TX.db:U0_UART_TX'. (UIO-93)
Warning: Design 'uart_tx_fsm.db:uart_tx_fsm' comes before design 'uart_tx_fsm.db:uart_tx_fsm' in the link_library; 'uart_tx_fsm.db:uart_tx_fsm' will be ignored. (UIO-92)
Information: Design 'uart_tx_fsm' is referenced in design 'UART_TX.db:U0_UART_TX'. (UIO-93)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04   97112.0      0.00       0.0    2350.4                          
    0:00:04   97112.0      0.00       0.0    2350.4                          
    0:00:04   97112.0      0.00       0.0    2350.4                          
    0:00:04   97112.0      0.00       0.0    2350.4                          
    0:00:04   97112.0      0.00       0.0    2350.4                          
    0:00:04   94996.3     10.64      62.3    2309.4                          
    0:00:04   95158.7      9.75      37.6    2174.2                          
    0:00:04   95495.2      9.37      26.9    2062.4                          
    0:00:04   95657.5      8.42      16.7    1943.6                          
    0:00:04   95812.8      0.00       0.0    1832.3                          
    0:00:04   95788.1      0.00       0.0    1834.0                          
    0:00:04   95788.1      0.00       0.0    1834.0                          
    0:00:04   95788.1      0.00       0.0    1834.0                          
    0:00:04   95788.1      0.00       0.0    1834.0                          
    0:00:04   95788.1      0.00       0.0    1834.0                          
    0:00:05   95948.1      0.00       0.0    1454.3                          
    0:00:05   95948.1      0.00       0.0    1454.3                          
    0:00:05   95948.1      0.00       0.0    1454.3                          
    0:00:05   95948.1      0.00       0.0    1454.3                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   95948.1      0.00       0.0    1454.3                          
    0:00:05   95948.1      0.00       0.0    1454.3                          
    0:00:05   94212.8      0.00      -0.0    2070.8                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05   94212.8      0.00      -0.0    2070.8                          
    0:00:05   95438.7      0.00      -0.0     892.5 U0_UART_RX/U0_edge_bit_counter/edge_count[0]
    0:00:05   95465.8      0.00      -0.0     886.3 U0_UART_RX/U0_deserializer/P_DATA[0]
    0:00:05   95647.0      0.00      -0.0     883.1 U0_UART_RX/U0_deserializer/net1038
    0:00:05   99402.4      0.00      -0.0     762.4 U0_UART_RX/net1378       
    0:00:06   99701.2      0.00      -0.0     762.2 U0_UART_RX/U0_deserializer/n6
    0:00:06   99701.2      0.00      -0.0     762.4 U0_UART_RX/net1436       
    0:00:06   99823.5      0.00      -0.0     763.2                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:06   99823.5      0.00      -0.0     763.2                          
    0:00:06   99823.5      0.00      -0.0     763.2                          
    0:00:06   97952.9      0.00      -0.0     763.2                          
    0:00:06   97665.8      0.00      -0.0     763.3                          
    0:00:06   97665.8      0.00      -0.0     763.3                          
    0:00:06   97665.8      0.00      -0.0     763.3                          
    0:00:06   97665.8      0.00      -0.0     763.3                          
    0:00:06   97665.8      0.00      -0.0     763.3                          
    0:00:06   97365.8      0.00      -0.0     769.2                          
    0:00:06   97365.8      0.00      -0.0     769.2                          
    0:00:06   97365.8      0.00      -0.0     769.2                          
    0:00:06   97365.8      0.00      -0.0     769.2                          
    0:00:06   97365.8      0.00      -0.0     769.2                          
    0:00:06   97365.8      0.00      -0.0     769.2                          
    0:00:06   97365.8      0.00      -0.0     769.2                          
Loading db file '/home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/Labs/Ass_Syn_2.0/std_cells/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
#############################################################################
# Write out Design after initial compile
#############################################################################
#write_file -format verilog -output UART.v
write_file -format verilog -hierarchy -output UART_TX.v
Writing verilog file '/home/IC/Labs/Ass_Syn_2.0/syn/UART_TX.v'.
1
write_file -format ddc -hierarchy -output UART_TX.ddc
Writing ddc file 'UART_TX.ddc'.
1
write_sdc  -nosplit UART_TX.sdc
1
################# reporting #######################
report_area -hierarchy > area.rpt
report_power -hierarchy > power.rpt
report_timing -max_paths 10 -delay_type min > hold.rpt
report_timing -max_paths 10 -delay_type max > setup.rpt
report_clock -attributes > clocks.rpt
report_constraint -all_violators > constraints.rpt
report_port > ports.rpt
#######################################################
dc_shell> 