Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun Jun 10 12:59:09 2018
| Host         : DESKTOP-R99TAMK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    30 |
| Unused register locations in slices containing registers |    65 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              65 |           25 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             182 |           51 |
| Yes          | No                    | No                     |             144 |           40 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              48 |           12 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
|           Clock Signal           |             Enable Signal            |           Set/Reset Signal           | Slice Load Count | Bel Load Count |
+----------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+
| ~clk_out_1                       |                                      |                                      |                1 |              2 |
| ~clk_out_3                       |                                      |                                      |                1 |              2 |
|  clk_out_0                       |                                      |                                      |                1 |              2 |
|  clk_out                         |                                      |                                      |                1 |              2 |
| ~clk_out_2                       |                                      |                                      |                1 |              2 |
|  clk_IBUF_BUFG                   |                                      | prog10/clear                         |                4 |             16 |
|  clk_IBUF_BUFG                   |                                      | prog2/clear                          |                4 |             16 |
|  clk_IBUF_BUFG                   |                                      | prog6/clear                          |                4 |             16 |
| ~clk_out_1                       | prog2/distance[15]_i_1_n_0           |                                      |                5 |             16 |
| ~clk_out_1                       | prog2/distance_count[15]_i_2_n_0     | prog2/distance_count[15]_i_1_n_0     |                4 |             16 |
| ~clk_out_3                       | prog10/distance_count[15]_i_2__1_n_0 | prog10/distance_count[15]_i_1__1_n_0 |                4 |             16 |
| ~clk_out_3                       | prog10/distance[15]_i_1__1_n_0       |                                      |                3 |             16 |
|  clk_out_0                       | prog3/dis0[15]_i_1_n_0               |                                      |                5 |             16 |
|  clk_out_0                       | prog3/dis2[15]_i_1_n_0               |                                      |                5 |             16 |
|  clk_out_0                       | prog3/dis1[15]_i_1_n_0               |                                      |                4 |             16 |
|  clk_out                         | prog4/dis0[15]_i_1__0_n_0            |                                      |                4 |             16 |
|  clk_out                         | prog4/dis1[15]_i_1__0_n_0            |                                      |                5 |             16 |
|  clk_out                         | prog4/dis2[15]_i_1__0_n_0            |                                      |                4 |             16 |
| ~clk_out_2                       | prog6/distance[15]_i_1__0_n_0        |                                      |                5 |             16 |
| ~clk_out_2                       | prog6/distance_count[15]_i_2__0_n_0  | prog6/distance_count[15]_i_1__0_n_0  |                4 |             16 |
|  prog3/dismid_reg[15]_i_2_n_0    |                                      |                                      |                5 |             16 |
|  prog4/dismid_reg[15]_i_2__0_n_0 |                                      |                                      |                8 |             16 |
|  clk_IBUF_BUFG                   |                                      | prog13/cnt_period[16]_i_1_n_0        |                5 |             17 |
|  clk_IBUF_BUFG                   |                                      | prog14/cnt_period[16]_i_1__0_n_0     |                5 |             17 |
|  clk_IBUF_BUFG                   |                                      | prog15/cnt_period[16]_i_1__1_n_0     |                5 |             17 |
|  clk_IBUF_BUFG                   |                                      | prog16/cnt_period[16]_i_1__2_n_0     |                5 |             17 |
|  clk_IBUF_BUFG                   |                                      | prog1/cnt_period[21]_i_1_n_0         |                7 |             22 |
|  clk_IBUF_BUFG                   |                                      | prog3/clear                          |                6 |             22 |
|  clk_IBUF_BUFG                   |                                      | prog4/clear                          |                6 |             22 |
|  clk_IBUF_BUFG                   |                                      |                                      |                7 |             23 |
+----------------------------------+--------------------------------------+--------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 2      |                     5 |
| 16+    |                    25 |
+--------+-----------------------+


