module sr_ff(input s,r,clk,rst, output reg q);
  always@(posedge clk)begin
    if(rst)
      q<=1'b0;
    else begin
      case({s,r})
        0:q<=q;
        1:q<=0;
        2:q<=1;
        default:q<=1'bx;
      endcase
    end
  end
endmodule
