# 4-bit Binary Counter â€“ RTL Design and Functional Verification

This project implements a **4-bit binary counter** with support for **up-count, down-count, and load operations**, and verifies its functionality using a **SystemVerilog UVM-like modular testbench**. The verification includes **directed, constrained-random testing** and **functional/code coverage** tracking.

---

## ğŸ”§ Features

- RTL design in **Verilog** (synthesizable)
- Modular verification testbench using **SystemVerilog**
- Verification components:
  - Generator, Driver, Monitor, Scoreboard
  - Mailbox-based transaction communication
  - Configurable random/directed testing
- Full functional and code coverage
- Simulation support with run and regression scripts

---

## ğŸ“ Directory Structure

```bash
binary_counter/
â”‚
â”œâ”€â”€ rtl/                    # RTL Design Files
â”‚   â””â”€â”€ binary_counter.v
â”‚
â”œâ”€â”€ tb/                     # Testbench Components
â”‚   â”œâ”€â”€ interface.sv
â”‚   â”œâ”€â”€ transaction.sv
â”‚   â”œâ”€â”€ generator.sv
â”‚   â”œâ”€â”€ driver.sv
â”‚   â”œâ”€â”€ monitor.sv
â”‚   â”œâ”€â”€ scoreboard.sv
â”‚   â”œâ”€â”€ test_base.sv
â”‚   â”œâ”€â”€ test_cases/         # Different test scenarios
â”‚   â”‚   â”œâ”€â”€ reset_test.sv
â”‚   â”‚   â”œâ”€â”€ load_test.sv
â”‚   â”‚   â”œâ”€â”€ up_count_test.sv
â”‚   â”‚   â”œâ”€â”€ down_count_test.sv
â”‚   â”‚   â”œâ”€â”€ rollover_test.sv
â”‚   â”‚   â””â”€â”€ sync_test.sv
â”‚   â””â”€â”€ tb_top.sv
â”‚
â”œâ”€â”€ coverage/               # Coverage Files
â”‚   â”œâ”€â”€ functional_cov.sv
â”‚   â””â”€â”€ iccr_merge.do
â”‚
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ run.sh              # Compile and run (batch/gui/cov mode)
â”‚   â””â”€â”€ regression.sh       # Run all tests and generate merged coverage
â”‚
â”œâ”€â”€ doc/
â”‚   â”œâ”€â”€ testplan.xlsx
â”‚   â”œâ”€â”€ architecture_diagram.png
â”‚   â”œâ”€â”€ coverage_report.html
â”‚   â””â”€â”€ bugs_found.md
â”‚
â””â”€â”€ README.md               # Project Overview
