Index@CheckId@Status@Category@DesignCategory@Severity@FileId@Module@ArgList@ClusterInfo@OldRtlId
50b83427@0@uninspected@Rtl Design Style@Rtl Design Style@Error@0@"APB_SLAVE"@"0:PRDATA#1:10#2:4#3:APB_SLAVE#4:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#rtl_id:f29c23e6_00200"@"0"@"f29c23e6_00100:"
19bd6c8f@0@uninspected@Rtl Design Style@Rtl Design Style@Error@0@"APB_SLAVE"@"0:PRDATA#1:10#2:5#3:APB_SLAVE#4:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#rtl_id:d0e91a4c_00200"@"0"@"d0e91a4c_00100:"
19b1ac6b@0@uninspected@Rtl Design Style@Rtl Design Style@Error@0@"APB_SLAVE"@"0:PRDATA#1:10#2:8#3:APB_SLAVE#4:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#rtl_id:b7957635_00200"@"0"@"b7957635_00100:"
e45f3b41@0@uninspected@Rtl Design Style@Rtl Design Style@Error@0@"APB_SLAVE"@"0:PRDATA#1:10#2:8#3:APB_SLAVE#4:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#rtl_id:c71276da_00200"@"0"@"c71276da_00100:"
483d739c@1@uninspected@Rtl Design Style@Rtl Design Style@Info@0@"APB_SLAVE"@"0:APB_SLAVE#1:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#rtl_id:f8d25718_00200"@"0"@""
521f1bce@2@uninspected@Connectivity@Implementation@Warning@1@"UART_APB_TOP"@"0:rx_error#1:uart_rx#2:UART_APB_TOP#3:E:/Projects/Verilog/Projects/APB_UART/UART_APB.v#"@"0"@""
67097db5@3@uninspected@Rtl Design Style@Rtl Design Style@Error@1,0@"UART_APB_TOP"@"0:apb#1:PADDR#2:32#3:UART_APB_TOP#4:E:/Projects/Verilog/Projects/APB_UART/UART_APB.v#6:PADDR#7:4#8:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@""@""
79d009fb@3@uninspected@Rtl Design Style@Rtl Design Style@Error@1,0@"UART_APB_TOP"@"0:apb#1:PWDATA#2:32#3:UART_APB_TOP#4:E:/Projects/Verilog/Projects/APB_UART/UART_APB.v#6:PWDATA#7:10#8:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@""@""
cade55e2@3@uninspected@Rtl Design Style@Rtl Design Style@Error@1,0@"UART_APB_TOP"@"0:apb#1:PRDATA#2:32#3:UART_APB_TOP#4:E:/Projects/Verilog/Projects/APB_UART/UART_APB.v#6:PRDATA#7:10#8:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@""@""
98de7012@4@uninspected@Nomenclature Style@Nomenclature Style@Info@0@"APB_SLAVE"@"0:SETUP#1:SDF or EDIF keyword#2:APB_SLAVE#3:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
cc58b22f@4@uninspected@Nomenclature Style@Nomenclature Style@Info@0@"APB_SLAVE"@"0:ACCESS#1:VHDL keyword#2:APB_SLAVE#3:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
1d4fa67a@4@uninspected@Nomenclature Style@Nomenclature Style@Info@2@"UART_RECIVER"@"0:out#1:VHDL keyword#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@"0"@""
183e4b1@4@uninspected@Nomenclature Style@Nomenclature Style@Info@3@"baudrate"@"0:FINAL#1:Case variant of verilog keyword#2:baudrate#3:E:/Projects/Verilog/Projects/APB_UART/baudrate.v#"@"0"@""
6f2807f2@5@uninspected@Simulation@Simulation@Error@0@"APB_SLAVE"@"0:STATS_REG#1:APB_SLAVE#2:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
d05c9ea7@5@uninspected@Simulation@Simulation@Error@0@"APB_SLAVE"@"0:RX_DATA#1:APB_SLAVE#2:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
e6e85a0c@6@uninspected@Rtl Design Style@Rtl Design Style@Error@0,0@"APB_SLAVE"@"0:STATS_REG[31:4]#1:APB_SLAVE#2:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#4:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#"@"0"@""
3e60aecd@7@uninspected@Reset@Implementation@Error@2@"UART_RECIVER"@"0:UART_RECIVER#1:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#rtl_id:a48da647_00200"@"0"@""
a22aa2ab@8@uninspected@Reset@Implementation@Info@2@"UART_RECIVER"@"0:uart_rx.r_Rx_Data_R#1:UART_RECIVER#2:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@""@""
b2829ecb@8@uninspected@Reset@Implementation@Info@2@"UART_RECIVER"@"0:uart_rx.r_Rx_Data#1:UART_RECIVER#2:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@""@""
607accef@9@uninspected@Reset@Implementation@Warning@0@"APB_SLAVE"@"0:APB_SLAVE#1:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#3:CTRL_REG#5:PRDATA#"@"0"@""
5464597e@10@uninspected@Rtl Design Style@Rtl Design Style@Error@2@"UART_RECIVER"@"0:rx_register[counter+1]#1:UART_RECIVER#2:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@"0"@""
71c0e299@11@uninspected@Nomenclature Style@Nomenclature Style@Info@2@"UART_RECIVER"@"0:rx_error#1:UART_RECIVER#2:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@"0"@""
58f95f42@12@uninspected@Rtl Design Style@Rtl Design Style@Info@0@"APB_SLAVE"@"0:APB_SLAVE#1:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#rtl_id:7389c170_00200"@"0"@""
d5af427@12@uninspected@Rtl Design Style@Rtl Design Style@Info@2@"UART_RECIVER"@"0:UART_RECIVER#1:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#rtl_id:6eba929f_00200"@"0"@""
9de148bc@12@uninspected@Rtl Design Style@Rtl Design Style@Info@4@"UART_TRANSMITTER"@"0:UART_TRANSMITTER#1:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#rtl_id:6eba929f_00200"@"0"@""
f749d4d6@13@uninspected@Rtl Design Style@Rtl Design Style@Warning@2@"UART_RECIVER"@"0:6#1:5#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@"0"@""
48d4cfc4@13@uninspected@Rtl Design Style@Rtl Design Style@Warning@4@"UART_TRANSMITTER"@"0:6#1:5#2:UART_TRANSMITTER#3:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#"@"0"@""
221806de@14@uninspected@Nomenclature Style@Nomenclature Style@Info@0,2@"APB_SLAVE"@"0:IDLE#1:3#2:APB_SLAVE#3:E:/Projects/Verilog/Projects/APB_UART/APB_SLAVE.v#5:UART_RECIVER#6:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@""@""
de49279a@14@uninspected@Nomenclature Style@Nomenclature Style@Info@2,4@"UART_RECIVER"@"0:width#1:2#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#5:UART_TRANSMITTER#6:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#"@""@""
16d66041@14@uninspected@Nomenclature Style@Nomenclature Style@Info@2,4@"UART_RECIVER"@"0:width2#1:2#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#5:UART_TRANSMITTER#6:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#"@""@""
6bfeba3d@14@uninspected@Nomenclature Style@Nomenclature Style@Info@2,4@"UART_RECIVER"@"0:START#1:2#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#5:UART_TRANSMITTER#6:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#"@""@""
8ff590e5@14@uninspected@Nomenclature Style@Nomenclature Style@Info@2,4@"UART_RECIVER"@"0:DATA#1:2#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#5:UART_TRANSMITTER#6:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#"@""@""
81456fd3@14@uninspected@Nomenclature Style@Nomenclature Style@Info@2,4@"UART_RECIVER"@"0:STOP#1:2#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#5:UART_TRANSMITTER#6:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#"@""@""
f79dce75@14@uninspected@Nomenclature Style@Nomenclature Style@Info@2,4@"UART_RECIVER"@"0:DONE#1:2#2:UART_RECIVER#3:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#5:UART_TRANSMITTER#6:E:/Projects/Verilog/Projects/APB_UART/UART_TRANSMITTER.v#"@""@""
91dd897c@15@uninspected@Nomenclature Style@Nomenclature Style@Info@1@""@"0:E:/Projects/Verilog/Projects/APB_UART/UART_APB.v#"@"2"@""
91dd897c_1@15@uninspected@Nomenclature Style@Nomenclature Style@Info@1@""@"0:E:/Projects/Verilog/Projects/APB_UART/UART_APB.v#"@"-1"@""
91dd897c_2@15@uninspected@Nomenclature Style@Nomenclature Style@Info@1@""@"0:E:/Projects/Verilog/Projects/APB_UART/UART_APB.v#"@"-1"@""
a52d78c8@15@uninspected@Nomenclature Style@Nomenclature Style@Info@2@""@"0:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@"3"@""
a52d78c8_1@15@uninspected@Nomenclature Style@Nomenclature Style@Info@2@""@"0:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@"-1"@""
a52d78c8_2@15@uninspected@Nomenclature Style@Nomenclature Style@Info@2@""@"0:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@"-1"@""
a52d78c8_3@15@uninspected@Nomenclature Style@Nomenclature Style@Info@2@""@"0:E:/Projects/Verilog/Projects/APB_UART/UART_RECIVER.v#"@"-1"@""

