\hypertarget{group___a_d_c___clock_prescaler}{}\doxysection{ADC Clock\+Prescaler}
\label{group___a_d_c___clock_prescaler}\index{ADC ClockPrescaler@{ADC ClockPrescaler}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga092c0277fd6db9b905d229c9f8dda8ab}{ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV1}}~(0x00000000U)
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8603cb9fe211cb7cda8b29049dcde908}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+0}})
\item 
\#define \mbox{\hyperlink{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}{ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4}}~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8d90fdb7639030c0816d24f27cad4b}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+1}})
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c___clock_prescaler_ga092c0277fd6db9b905d229c9f8dda8ab}\label{group___a_d_c___clock_prescaler_ga092c0277fd6db9b905d229c9f8dda8ab}} 
\index{ADC ClockPrescaler@{ADC ClockPrescaler}!ADC\_CLOCK\_ASYNC\_DIV1@{ADC\_CLOCK\_ASYNC\_DIV1}}
\index{ADC\_CLOCK\_ASYNC\_DIV1@{ADC\_CLOCK\_ASYNC\_DIV1}!ADC ClockPrescaler@{ADC ClockPrescaler}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_ASYNC\_DIV1}{ADC\_CLOCK\_ASYNC\_DIV1}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+ASYNC\+\_\+\+DIV1~(0x00000000U)}

ADC asynchronous clock derived from ADC dedicated HSI 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00285}{285}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}\label{group___a_d_c___clock_prescaler_ga71571b183aa6d0ddbaeef8a1da11d00a}} 
\index{ADC ClockPrescaler@{ADC ClockPrescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV2@{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV2@{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}!ADC ClockPrescaler@{ADC ClockPrescaler}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}{ADC\_CLOCK\_SYNC\_PCLK\_DIV2}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV2~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8603cb9fe211cb7cda8b29049dcde908}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+0}})}

ADC synchronous clock derived from AHB clock divided by a prescaler of 2 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00287}{287}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

\mbox{\Hypertarget{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}\label{group___a_d_c___clock_prescaler_ga41b6a6d1cdf7806ec1e5790fc7fdc651}} 
\index{ADC ClockPrescaler@{ADC ClockPrescaler}!ADC\_CLOCK\_SYNC\_PCLK\_DIV4@{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}
\index{ADC\_CLOCK\_SYNC\_PCLK\_DIV4@{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}!ADC ClockPrescaler@{ADC ClockPrescaler}}
\doxysubsubsection{\texorpdfstring{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}{ADC\_CLOCK\_SYNC\_PCLK\_DIV4}}
{\footnotesize\ttfamily \#define ADC\+\_\+\+CLOCK\+\_\+\+SYNC\+\_\+\+PCLK\+\_\+\+DIV4~((uint32\+\_\+t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gadd8d90fdb7639030c0816d24f27cad4b}{ADC\+\_\+\+CFGR2\+\_\+\+CKMODE\+\_\+1}})}

ADC synchronous clock derived from AHB clock divided by a prescaler of 4 

Definition at line \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source_l00288}{288}} of file \mbox{\hyperlink{stm32f0xx__hal__adc_8h_source}{stm32f0xx\+\_\+hal\+\_\+adc.\+h}}.

