Flow report for Project1
Tue Mar 21 21:41:15 2017
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+------------------------------------+---------------------------------------------+
; Flow Status                        ; Successful - Tue Mar 21 21:41:15 2017       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; Project1                                    ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; MAX 10                                      ;
; Device                             ; 10M50DAF484I7G                              ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 250 / 49,760 ( < 1 % )                      ;
;     Total combinational functions  ; 249 / 49,760 ( < 1 % )                      ;
;     Dedicated logic registers      ; 78 / 49,760 ( < 1 % )                       ;
; Total registers                    ; 78                                          ;
; Total pins                         ; 47 / 360 ( 13 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0 / 1,677,312 ( 0 % )                       ;
; Embedded Multiplier 9-bit elements ; 0 / 288 ( 0 % )                             ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
; UFM blocks                         ; 0 / 1 ( 0 % )                               ;
; ADC blocks                         ; 0 / 2 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/21/2017 21:40:45 ;
; Main task         ; Compilation         ;
; Revision Name     ; Project1            ;
+-------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                               ;
+-----------------------------------------+---------------------------------------+---------------+-------------+----------------+
; Assignment Name                         ; Value                                 ; Default Value ; Entity Name ; Section Id     ;
+-----------------------------------------+---------------------------------------+---------------+-------------+----------------+
; ALM_REGISTER_PACKING_EFFORT             ; High                                  ; Medium        ; --          ; --             ;
; COMPILER_SIGNATURE_ID                   ; 0.149015404509165                     ; --            ; --          ; --             ;
; EDA_OUTPUT_DATA_FORMAT                  ; Verilog Hdl                           ; --            ; --          ; eda_simulation ;
; EDA_SIMULATION_TOOL                     ; ModelSim-Altera (Verilog)             ; <None>        ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP                  ; 85                                    ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                  ; 0                                     ; --            ; --          ; --             ;
; OPTIMIZATION_MODE                       ; Aggressive Area                       ; Balanced      ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS          ; Half Signal Swing                     ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_FAR_END_VMEAS          ; Half Signal Swing                     ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS         ; Half Vccio                            ; --            ; --          ; --             ;
; OUTPUT_IO_TIMING_NEAR_END_VMEAS         ; Half Vccio                            ; --            ; --          ; --             ;
; PARTITION_COLOR                         ; 16764057                              ; --            ; top         ; Top            ;
; PARTITION_FITTER_PRESERVATION_LEVEL     ; PLACEMENT_AND_ROUTING                 ; --            ; top         ; Top            ;
; PARTITION_NETLIST_TYPE                  ; SOURCE                                ; --            ; top         ; Top            ;
; PHYSICAL_SYNTHESIS_COMBO_LOGIC_FOR_AREA ; On                                    ; Off           ; --          ; --             ;
; POWER_BOARD_THERMAL_MODEL               ; None (CONSERVATIVE)                   ; --            ; --          ; --             ;
; POWER_PRESET_COOLING_SOLUTION           ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW ; --            ; --          ; --             ;
; PROJECT_OUTPUT_DIRECTORY                ; output_files                          ; --            ; --          ; --             ;
; TOP_LEVEL_ENTITY                        ; top                                   ; Project1      ; --          ; --             ;
+-----------------------------------------+---------------------------------------+---------------+-------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:09     ; 1.0                     ; 1179 MB             ; 00:00:21                           ;
; Fitter                    ; 00:00:12     ; 1.0                     ; 1518 MB             ; 00:00:13                           ;
; Assembler                 ; 00:00:03     ; 1.0                     ; 1078 MB             ; 00:00:02                           ;
; TimeQuest Timing Analyzer ; 00:00:04     ; 1.0                     ; 1131 MB             ; 00:00:04                           ;
; EDA Netlist Writer        ; 00:00:00     ; 1.0                     ; 1314 MB             ; 00:00:00                           ;
; Total                     ; 00:00:28     ; --                      ; --                  ; 00:00:40                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                         ;
+---------------------------+------------------+------------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name    ; OS Version ; Processor type ;
+---------------------------+------------------+------------+------------+----------------+
; Analysis & Synthesis      ; chimi            ; Arch Linux ; Arch Linux ; x86_64         ;
; Fitter                    ; chimi            ; Arch Linux ; Arch Linux ; x86_64         ;
; Assembler                 ; chimi            ; Arch Linux ; Arch Linux ; x86_64         ;
; TimeQuest Timing Analyzer ; chimi            ; Arch Linux ; Arch Linux ; x86_64         ;
; EDA Netlist Writer        ; chimi            ; Arch Linux ; Arch Linux ; x86_64         ;
+---------------------------+------------------+------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Project1 -c Project1
quartus_fit --read_settings_files=off --write_settings_files=off Project1 -c Project1
quartus_asm --read_settings_files=off --write_settings_files=off Project1 -c Project1
quartus_sta Project1 -c Project1
quartus_eda --read_settings_files=off --write_settings_files=off Project1 -c Project1



