#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000021ac87fcf50 .scope module, "ieee754_natural_exponential" "ieee754_natural_exponential" 2 302;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "done";
P_0000021ac87f0770 .param/l "ITER" 0 2 302, +C4<00000000000000000000000000001010>;
o0000021ac880c218 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021ac886f2b0_0 .net "A", 31 0, o0000021ac880c218;  0 drivers
v0000021ac886f490_0 .net "A1_M2", 31 0, v0000021ac885f620_0;  1 drivers
v0000021ac886f530_0 .net "A2_OUT", 31 0, v0000021ac885fc60_0;  1 drivers
v0000021ac886f850_0 .net "D1_A2", 31 0, v0000021ac886c620_0;  1 drivers
v0000021ac886fad0_0 .net "M1_D1", 31 0, L_0000021ac88bdc30;  1 drivers
v0000021ac886fe90_0 .net "M2_D1", 31 0, L_0000021ac88bd5f0;  1 drivers
v0000021ac886ff30_0 .var/i "clk", 31 0;
o0000021ac880c038 .functor BUFZ 1, C4<z>; HiZ drive
v0000021ac886e770_0 .net "clock", 0 0, o0000021ac880c038;  0 drivers
v0000021ac886ffd0_0 .var "div_enable", 0 0;
v0000021ac8870070_0 .var "done", 0 0;
v0000021ac8870110_0 .var "fatorial_count", 31 0;
v0000021ac8870250_0 .var "fatorial_mul", 31 0;
v0000021ac88702f0_0 .var/i "index_division", 31 0;
v0000021ac8870390_0 .var/i "index_fatorial", 31 0;
v0000021ac8873700_0 .var "natural_exponential_counter", 2 0;
v0000021ac8873980_0 .var "natural_exponential_sum", 31 0;
v0000021ac8874ec0_0 .var "pontential_mul", 31 0;
o0000021ac880ca58 .functor BUFZ 1, C4<z>; HiZ drive
v0000021ac8874920_0 .net "reset", 0 0, o0000021ac880ca58;  0 drivers
v0000021ac8874b00_0 .var "result", 31 0;
S_0000021ac8746ed0 .scope module, "A1" "ieee754_adder" 2 324, 2 61 0, S_0000021ac87fcf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000021ac87f07b0 .param/l "XLEN" 0 2 61, +C4<00000000000000000000000000100000>;
L_0000021ac8875698 .functor BUFT 1, C4<00111111100000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ac87e2ff0_0 .net "A", 31 0, L_0000021ac8875698;  1 drivers
v0000021ac87e3090_0 .net "A_Exponent", 7 0, L_0000021ac88bd9b0;  1 drivers
v0000021ac87e36d0_0 .net "A_Mantissa", 23 0, L_0000021ac88bfad0;  1 drivers
v0000021ac87e3450_0 .net "A_sign", 0 0, L_0000021ac88be090;  1 drivers
v0000021ac87e3810_0 .var "A_swap", 31 0;
v0000021ac87e3310_0 .net "B", 31 0, v0000021ac8870110_0;  1 drivers
v0000021ac87e1dd0_0 .net "B_Exponent", 7 0, L_0000021ac88be630;  1 drivers
v0000021ac87e3630_0 .net "B_Mantissa", 23 0, L_0000021ac88bd690;  1 drivers
v0000021ac87e3130_0 .var "B_shifted_mantissa", 23 0;
v0000021ac87e3770_0 .net "B_sign", 0 0, L_0000021ac88bfb70;  1 drivers
v0000021ac87e39f0_0 .var "B_swap", 31 0;
v0000021ac87e31d0_0 .var "Exponent", 7 0;
v0000021ac87e33b0_0 .var "Temp_Mantissa", 23 0;
L_0000021ac8875578 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac87e1f10_0 .net/2u *"_ivl_0", 0 0, L_0000021ac8875578;  1 drivers
L_0000021ac8875608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ac87e38b0_0 .net/2u *"_ivl_20", 0 0, L_0000021ac8875608;  1 drivers
v0000021ac87e3a90_0 .net *"_ivl_23", 30 0, L_0000021ac88bdcd0;  1 drivers
L_0000021ac8875650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ac87e1e70_0 .net/2u *"_ivl_26", 0 0, L_0000021ac8875650;  1 drivers
v0000021ac87e1fb0_0 .net *"_ivl_29", 30 0, L_0000021ac88bf210;  1 drivers
v0000021ac87e20f0_0 .net *"_ivl_3", 22 0, L_0000021ac88bd870;  1 drivers
L_0000021ac88755c0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac885f8a0_0 .net/2u *"_ivl_6", 0 0, L_0000021ac88755c0;  1 drivers
v0000021ac8860160_0 .net *"_ivl_9", 22 0, L_0000021ac88be450;  1 drivers
v0000021ac885f4e0_0 .var "carry", 0 0;
v0000021ac885e9a0_0 .net "comp", 0 0, v0000021ac87e2f50_0;  1 drivers
v0000021ac885f6c0_0 .var "diff_Exponent", 7 0;
v0000021ac885f580_0 .var/i "i", 31 0;
v0000021ac885f620_0 .var "result", 31 0;
E_0000021ac87f17b0/0 .event anyedge, v0000021ac87e2f50_0, v0000021ac87e2ff0_0, v0000021ac87e3310_0, v0000021ac87e3090_0;
E_0000021ac87f17b0/1 .event anyedge, v0000021ac87e1dd0_0, v0000021ac87e3630_0, v0000021ac885f6c0_0, v0000021ac87e3450_0;
E_0000021ac87f17b0/2 .event anyedge, v0000021ac87e3770_0, v0000021ac87e36d0_0, v0000021ac87e3130_0, v0000021ac885f4e0_0;
E_0000021ac87f17b0/3 .event anyedge, v0000021ac87e33b0_0, v0000021ac87e31d0_0;
E_0000021ac87f17b0 .event/or E_0000021ac87f17b0/0, E_0000021ac87f17b0/1, E_0000021ac87f17b0/2, E_0000021ac87f17b0/3;
L_0000021ac88bd870 .part v0000021ac87e3810_0, 0, 23;
L_0000021ac88bfad0 .concat [ 23 1 0 0], L_0000021ac88bd870, L_0000021ac8875578;
L_0000021ac88be450 .part v0000021ac87e39f0_0, 0, 23;
L_0000021ac88bd690 .concat [ 23 1 0 0], L_0000021ac88be450, L_0000021ac88755c0;
L_0000021ac88bd9b0 .part v0000021ac87e3810_0, 23, 8;
L_0000021ac88be630 .part v0000021ac87e39f0_0, 23, 8;
L_0000021ac88be090 .part v0000021ac87e3810_0, 31, 1;
L_0000021ac88bfb70 .part v0000021ac87e39f0_0, 31, 1;
L_0000021ac88bdcd0 .part L_0000021ac8875698, 0, 31;
L_0000021ac88be310 .concat [ 31 1 0 0], L_0000021ac88bdcd0, L_0000021ac8875608;
L_0000021ac88bf210 .part v0000021ac8870110_0, 0, 31;
L_0000021ac88bd730 .concat [ 31 1 0 0], L_0000021ac88bf210, L_0000021ac8875650;
S_0000021ac8773c70 .scope module, "comp_abs" "ieee754_compare" 2 84, 2 35 0, S_0000021ac8746ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000021ac87e2410_0 .net "A", 31 0, L_0000021ac88be310;  1 drivers
v0000021ac87e2870_0 .net "B", 31 0, L_0000021ac88bd730;  1 drivers
v0000021ac87e2f50_0 .var "result", 0 0;
E_0000021ac87f1c30 .event anyedge, v0000021ac87e2410_0, v0000021ac87e2870_0, v0000021ac87e2f50_0;
S_0000021ac8773e00 .scope module, "A2" "ieee754_adder" 2 347, 2 61 0, S_0000021ac87fcf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000021ac87f20f0 .param/l "XLEN" 0 2 61, +C4<00000000000000000000000000100000>;
v0000021ac885f120_0 .net "A", 31 0, v0000021ac886c620_0;  alias, 1 drivers
v0000021ac885f940_0 .net "A_Exponent", 7 0, L_0000021ac88d1e30;  1 drivers
v0000021ac885e7c0_0 .net "A_Mantissa", 23 0, L_0000021ac88d1cf0;  1 drivers
v0000021ac88602a0_0 .net "A_sign", 0 0, L_0000021ac88d3230;  1 drivers
v0000021ac885e5e0_0 .var "A_swap", 31 0;
v0000021ac885e860_0 .net "B", 31 0, v0000021ac8873980_0;  1 drivers
v0000021ac885eb80_0 .net "B_Exponent", 7 0, L_0000021ac88d28d0;  1 drivers
v0000021ac885f9e0_0 .net "B_Mantissa", 23 0, L_0000021ac88d2f10;  1 drivers
v0000021ac885ecc0_0 .var "B_shifted_mantissa", 23 0;
v0000021ac885f760_0 .net "B_sign", 0 0, L_0000021ac88d1f70;  1 drivers
v0000021ac885f1c0_0 .var "B_swap", 31 0;
v0000021ac8860340_0 .var "Exponent", 7 0;
v0000021ac8860020_0 .var "Temp_Mantissa", 23 0;
L_0000021ac8875e78 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac885eea0_0 .net/2u *"_ivl_0", 0 0, L_0000021ac8875e78;  1 drivers
L_0000021ac8875f08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ac885f800_0 .net/2u *"_ivl_20", 0 0, L_0000021ac8875f08;  1 drivers
v0000021ac885fa80_0 .net *"_ivl_23", 30 0, L_0000021ac88d30f0;  1 drivers
L_0000021ac8875f50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ac885efe0_0 .net/2u *"_ivl_26", 0 0, L_0000021ac8875f50;  1 drivers
v0000021ac885ed60_0 .net *"_ivl_29", 30 0, L_0000021ac88d1930;  1 drivers
v0000021ac885f080_0 .net *"_ivl_3", 22 0, L_0000021ac88c02f0;  1 drivers
L_0000021ac8875ec0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac885f440_0 .net/2u *"_ivl_6", 0 0, L_0000021ac8875ec0;  1 drivers
v0000021ac885fb20_0 .net *"_ivl_9", 22 0, L_0000021ac88d2650;  1 drivers
v0000021ac885fbc0_0 .var "carry", 0 0;
v0000021ac885e540_0 .net "comp", 0 0, v0000021ac885e720_0;  1 drivers
v0000021ac885eae0_0 .var "diff_Exponent", 7 0;
v0000021ac885ec20_0 .var/i "i", 31 0;
v0000021ac885fc60_0 .var "result", 31 0;
E_0000021ac87f2570/0 .event anyedge, v0000021ac885e720_0, v0000021ac885f120_0, v0000021ac885e860_0, v0000021ac885f940_0;
E_0000021ac87f2570/1 .event anyedge, v0000021ac885eb80_0, v0000021ac885f9e0_0, v0000021ac885eae0_0, v0000021ac88602a0_0;
E_0000021ac87f2570/2 .event anyedge, v0000021ac885f760_0, v0000021ac885e7c0_0, v0000021ac885ecc0_0, v0000021ac885fbc0_0;
E_0000021ac87f2570/3 .event anyedge, v0000021ac8860020_0, v0000021ac8860340_0;
E_0000021ac87f2570 .event/or E_0000021ac87f2570/0, E_0000021ac87f2570/1, E_0000021ac87f2570/2, E_0000021ac87f2570/3;
L_0000021ac88c02f0 .part v0000021ac885e5e0_0, 0, 23;
L_0000021ac88d1cf0 .concat [ 23 1 0 0], L_0000021ac88c02f0, L_0000021ac8875e78;
L_0000021ac88d2650 .part v0000021ac885f1c0_0, 0, 23;
L_0000021ac88d2f10 .concat [ 23 1 0 0], L_0000021ac88d2650, L_0000021ac8875ec0;
L_0000021ac88d1e30 .part v0000021ac885e5e0_0, 23, 8;
L_0000021ac88d28d0 .part v0000021ac885f1c0_0, 23, 8;
L_0000021ac88d3230 .part v0000021ac885e5e0_0, 31, 1;
L_0000021ac88d1f70 .part v0000021ac885f1c0_0, 31, 1;
L_0000021ac88d30f0 .part v0000021ac886c620_0, 0, 31;
L_0000021ac88d1890 .concat [ 31 1 0 0], L_0000021ac88d30f0, L_0000021ac8875f08;
L_0000021ac88d1930 .part v0000021ac8873980_0, 0, 31;
L_0000021ac88d2970 .concat [ 31 1 0 0], L_0000021ac88d1930, L_0000021ac8875f50;
S_0000021ac875b7b0 .scope module, "comp_abs" "ieee754_compare" 2 84, 2 35 0, S_0000021ac8773e00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000021ac8860200_0 .net "A", 31 0, L_0000021ac88d1890;  1 drivers
v0000021ac885ef40_0 .net "B", 31 0, L_0000021ac88d2970;  1 drivers
v0000021ac885e720_0 .var "result", 0 0;
E_0000021ac87f30f0 .event anyedge, v0000021ac8860200_0, v0000021ac885ef40_0, v0000021ac885e720_0;
S_0000021ac875b940 .scope module, "D1" "ieee754_divider" 2 339, 2 180 0, S_0000021ac87fcf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "A";
    .port_info 3 /INPUT 32 "B";
    .port_info 4 /OUTPUT 32 "result";
P_0000021ac86faa90 .param/l "ITER" 0 2 180, +C4<00000000000000000000000000000011>;
P_0000021ac86faac8 .param/l "USE_ENABLE" 0 2 180, +C4<00000000000000000000000000000001>;
L_0000021ac87fe1e0 .functor BUFZ 1, v0000021ac886ffd0_0, C4<0>, C4<0>, C4<0>;
v0000021ac886cd00_0 .net "A", 31 0, L_0000021ac88bdc30;  alias, 1 drivers
v0000021ac886d200_0 .net "A1_Xn", 31 0, v0000021ac8860f50_0;  1 drivers
v0000021ac886d020_0 .net "A2_M3", 31 0, v0000021ac88613b0_0;  1 drivers
v0000021ac886d5c0_0 .net "B", 31 0, L_0000021ac88bd5f0;  alias, 1 drivers
v0000021ac886c6c0_0 .net "M1_A1", 31 0, L_0000021ac88be4f0;  1 drivers
v0000021ac886e380_0 .net "M2_A2", 31 0, L_0000021ac88bee50;  1 drivers
v0000021ac886df20_0 .net "M3_M4", 31 0, L_0000021ac88c0cf0;  1 drivers
v0000021ac886c800_0 .net "M4_OUT", 31 0, L_0000021ac88bfd50;  1 drivers
v0000021ac886db60_0 .var "Xn", 31 0;
L_0000021ac8875a40 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac886dc00_0 .net/2u *"_ivl_14", 0 0, L_0000021ac8875a40;  1 drivers
v0000021ac886d840_0 .net *"_ivl_17", 30 0, L_0000021ac88bdb90;  1 drivers
L_0000021ac8875800 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ac886ce40_0 .net/2u *"_ivl_2", 0 0, L_0000021ac8875800;  1 drivers
L_0000021ac8875b18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ac886d980_0 .net/2u *"_ivl_20", 0 0, L_0000021ac8875b18;  1 drivers
L_0000021ac8875b60 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000021ac886d2a0_0 .net/2u *"_ivl_22", 7 0, L_0000021ac8875b60;  1 drivers
v0000021ac886cee0_0 .net *"_ivl_25", 22 0, L_0000021ac88bedb0;  1 drivers
v0000021ac886d700_0 .net *"_ivl_31", 0 0, L_0000021ac88c06b0;  1 drivers
v0000021ac886c940_0 .net *"_ivl_33", 0 0, L_0000021ac88c0750;  1 drivers
v0000021ac886cb20_0 .net *"_ivl_35", 30 0, L_0000021ac88c0d90;  1 drivers
v0000021ac886cbc0_0 .net *"_ivl_39", 0 0, L_0000021ac88c1010;  1 drivers
L_0000021ac8875848 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000021ac886dca0_0 .net/2u *"_ivl_4", 7 0, L_0000021ac8875848;  1 drivers
v0000021ac886dde0_0 .net *"_ivl_41", 7 0, L_0000021ac88c10b0;  1 drivers
L_0000021ac8875e30 .functor BUFT 1, C4<01111110>, C4<0>, C4<0>, C4<0>;
v0000021ac886d340_0 .net/2u *"_ivl_42", 7 0, L_0000021ac8875e30;  1 drivers
v0000021ac886e240_0 .net *"_ivl_44", 7 0, L_0000021ac88c11f0;  1 drivers
v0000021ac886de80_0 .net *"_ivl_47", 7 0, L_0000021ac88c1290;  1 drivers
v0000021ac886c760_0 .net *"_ivl_48", 7 0, L_0000021ac88c13d0;  1 drivers
v0000021ac886dfc0_0 .net *"_ivl_51", 22 0, L_0000021ac88c0070;  1 drivers
v0000021ac886e1a0_0 .net *"_ivl_7", 22 0, L_0000021ac88bf8f0;  1 drivers
v0000021ac886c9e0_0 .var/i "clk", 31 0;
v0000021ac886cf80_0 .net "clock", 0 0, o0000021ac880c038;  alias, 0 drivers
v0000021ac886c4e0_0 .var "divider_counter", 2 0;
v0000021ac886d7a0_0 .net "effective_enable", 0 0, L_0000021ac87fe1e0;  1 drivers
v0000021ac886ca80_0 .net "enable", 0 0, v0000021ac886ffd0_0;  1 drivers
v0000021ac886d0c0_0 .var/i "index", 31 0;
v0000021ac886c620_0 .var "result", 31 0;
E_0000021ac87f3230 .event posedge, v0000021ac886cf80_0;
L_0000021ac88bf8f0 .part L_0000021ac88bd5f0, 0, 23;
L_0000021ac88bdeb0 .concat [ 23 8 1 0], L_0000021ac88bf8f0, L_0000021ac8875848, L_0000021ac8875800;
L_0000021ac88bdb90 .part L_0000021ac88be4f0, 0, 31;
L_0000021ac88be770 .concat [ 31 1 0 0], L_0000021ac88bdb90, L_0000021ac8875a40;
L_0000021ac88bedb0 .part L_0000021ac88bd5f0, 0, 23;
L_0000021ac88bf0d0 .concat [ 23 8 1 0], L_0000021ac88bedb0, L_0000021ac8875b60, L_0000021ac8875b18;
L_0000021ac88c06b0 .part L_0000021ac88bee50, 31, 1;
L_0000021ac88c0750 .reduce/nor L_0000021ac88c06b0;
L_0000021ac88c0d90 .part L_0000021ac88bee50, 0, 31;
L_0000021ac88c0610 .concat [ 31 1 0 0], L_0000021ac88c0d90, L_0000021ac88c0750;
L_0000021ac88c1010 .part L_0000021ac88bd5f0, 31, 1;
L_0000021ac88c10b0 .part L_0000021ac88c0cf0, 23, 8;
L_0000021ac88c11f0 .arith/sum 8, L_0000021ac88c10b0, L_0000021ac8875e30;
L_0000021ac88c1290 .part L_0000021ac88bd5f0, 23, 8;
L_0000021ac88c13d0 .arith/sub 8, L_0000021ac88c11f0, L_0000021ac88c1290;
L_0000021ac88c0070 .part L_0000021ac88c0cf0, 0, 23;
L_0000021ac88c0250 .concat [ 23 8 1 0], L_0000021ac88c0070, L_0000021ac88c13d0, L_0000021ac88c1010;
S_0000021ac87657b0 .scope module, "A1" "ieee754_adder" 2 208, 2 61 0, S_0000021ac875b940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000021ac87f2f30 .param/l "XLEN" 0 2 61, +C4<00000000000000000000000000100000>;
L_0000021ac88759f8 .functor BUFT 1, C4<01000000001101001011010010110101>, C4<0>, C4<0>, C4<0>;
v0000021ac885fee0_0 .net "A", 31 0, L_0000021ac88759f8;  1 drivers
v0000021ac885f260_0 .net "A_Exponent", 7 0, L_0000021ac88bd910;  1 drivers
v0000021ac885fe40_0 .net "A_Mantissa", 23 0, L_0000021ac88bfc10;  1 drivers
v0000021ac885ee00_0 .net "A_sign", 0 0, L_0000021ac88be8b0;  1 drivers
v0000021ac885ff80_0 .var "A_swap", 31 0;
v0000021ac885f300_0 .net "B", 31 0, L_0000021ac88be770;  1 drivers
v0000021ac885e680_0 .net "B_Exponent", 7 0, L_0000021ac88be9f0;  1 drivers
v0000021ac88600c0_0 .net "B_Mantissa", 23 0, L_0000021ac88bf3f0;  1 drivers
v0000021ac885f3a0_0 .var "B_shifted_mantissa", 23 0;
v0000021ac885e900_0 .net "B_sign", 0 0, L_0000021ac88be590;  1 drivers
v0000021ac885ea40_0 .var "B_swap", 31 0;
v0000021ac8861450_0 .var "Exponent", 7 0;
v0000021ac8860550_0 .var "Temp_Mantissa", 23 0;
L_0000021ac88758d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac8861630_0 .net/2u *"_ivl_0", 0 0, L_0000021ac88758d8;  1 drivers
L_0000021ac8875968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ac88614f0_0 .net/2u *"_ivl_20", 0 0, L_0000021ac8875968;  1 drivers
v0000021ac8860af0_0 .net *"_ivl_23", 30 0, L_0000021ac88be6d0;  1 drivers
L_0000021ac88759b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ac88605f0_0 .net/2u *"_ivl_26", 0 0, L_0000021ac88759b0;  1 drivers
v0000021ac8861810_0 .net *"_ivl_29", 30 0, L_0000021ac88bdaf0;  1 drivers
v0000021ac8860b90_0 .net *"_ivl_3", 22 0, L_0000021ac88bf350;  1 drivers
L_0000021ac8875920 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac88604b0_0 .net/2u *"_ivl_6", 0 0, L_0000021ac8875920;  1 drivers
v0000021ac8860910_0 .net *"_ivl_9", 22 0, L_0000021ac88bfa30;  1 drivers
v0000021ac88618b0_0 .var "carry", 0 0;
v0000021ac8861130_0 .net "comp", 0 0, v0000021ac885fda0_0;  1 drivers
v0000021ac8861310_0 .var "diff_Exponent", 7 0;
v0000021ac88620d0_0 .var/i "i", 31 0;
v0000021ac8860f50_0 .var "result", 31 0;
E_0000021ac87f3370/0 .event anyedge, v0000021ac885fda0_0, v0000021ac885fee0_0, v0000021ac885f300_0, v0000021ac885f260_0;
E_0000021ac87f3370/1 .event anyedge, v0000021ac885e680_0, v0000021ac88600c0_0, v0000021ac8861310_0, v0000021ac885ee00_0;
E_0000021ac87f3370/2 .event anyedge, v0000021ac885e900_0, v0000021ac885fe40_0, v0000021ac885f3a0_0, v0000021ac88618b0_0;
E_0000021ac87f3370/3 .event anyedge, v0000021ac8860550_0, v0000021ac8861450_0;
E_0000021ac87f3370 .event/or E_0000021ac87f3370/0, E_0000021ac87f3370/1, E_0000021ac87f3370/2, E_0000021ac87f3370/3;
L_0000021ac88bf350 .part v0000021ac885ff80_0, 0, 23;
L_0000021ac88bfc10 .concat [ 23 1 0 0], L_0000021ac88bf350, L_0000021ac88758d8;
L_0000021ac88bfa30 .part v0000021ac885ea40_0, 0, 23;
L_0000021ac88bf3f0 .concat [ 23 1 0 0], L_0000021ac88bfa30, L_0000021ac8875920;
L_0000021ac88bd910 .part v0000021ac885ff80_0, 23, 8;
L_0000021ac88be9f0 .part v0000021ac885ea40_0, 23, 8;
L_0000021ac88be8b0 .part v0000021ac885ff80_0, 31, 1;
L_0000021ac88be590 .part v0000021ac885ea40_0, 31, 1;
L_0000021ac88be6d0 .part L_0000021ac88759f8, 0, 31;
L_0000021ac88bf670 .concat [ 31 1 0 0], L_0000021ac88be6d0, L_0000021ac8875968;
L_0000021ac88bdaf0 .part L_0000021ac88be770, 0, 31;
L_0000021ac88bfcb0 .concat [ 31 1 0 0], L_0000021ac88bdaf0, L_0000021ac88759b0;
S_0000021ac8765940 .scope module, "comp_abs" "ieee754_compare" 2 84, 2 35 0, S_0000021ac87657b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000021ac885fd00_0 .net "A", 31 0, L_0000021ac88bf670;  1 drivers
v0000021ac885e4a0_0 .net "B", 31 0, L_0000021ac88bfcb0;  1 drivers
v0000021ac885fda0_0 .var "result", 0 0;
E_0000021ac87f2730 .event anyedge, v0000021ac885fd00_0, v0000021ac885e4a0_0, v0000021ac885fda0_0;
S_0000021ac874b160 .scope module, "A2" "ieee754_adder" 2 221, 2 61 0, S_0000021ac875b940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000021ac87f31f0 .param/l "XLEN" 0 2 61, +C4<00000000000000000000000000100000>;
L_0000021ac8875cc8 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021ac8860d70_0 .net "A", 31 0, L_0000021ac8875cc8;  1 drivers
v0000021ac8861270_0 .net "A_Exponent", 7 0, L_0000021ac88bf7b0;  1 drivers
v0000021ac8860ff0_0 .net "A_Mantissa", 23 0, L_0000021ac88bf710;  1 drivers
v0000021ac88622b0_0 .net "A_sign", 0 0, L_0000021ac88c07f0;  1 drivers
v0000021ac88616d0_0 .var "A_swap", 31 0;
v0000021ac8860730_0 .net "B", 31 0, L_0000021ac88c0610;  1 drivers
v0000021ac8861bd0_0 .net "B_Exponent", 7 0, L_0000021ac88c0430;  1 drivers
v0000021ac8860e10_0 .net "B_Mantissa", 23 0, L_0000021ac88bd550;  1 drivers
v0000021ac8860eb0_0 .var "B_shifted_mantissa", 23 0;
v0000021ac8861770_0 .net "B_sign", 0 0, L_0000021ac88c04d0;  1 drivers
v0000021ac8861f90_0 .var "B_swap", 31 0;
v0000021ac8861950_0 .var "Exponent", 7 0;
v0000021ac88607d0_0 .var "Temp_Mantissa", 23 0;
L_0000021ac8875ba8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac8861db0_0 .net/2u *"_ivl_0", 0 0, L_0000021ac8875ba8;  1 drivers
L_0000021ac8875c38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ac8860c30_0 .net/2u *"_ivl_20", 0 0, L_0000021ac8875c38;  1 drivers
v0000021ac8862030_0 .net *"_ivl_23", 30 0, L_0000021ac88c0890;  1 drivers
L_0000021ac8875c80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ac8860870_0 .net/2u *"_ivl_26", 0 0, L_0000021ac8875c80;  1 drivers
v0000021ac88609b0_0 .net *"_ivl_29", 30 0, L_0000021ac88c0930;  1 drivers
v0000021ac8861a90_0 .net *"_ivl_3", 22 0, L_0000021ac88bf170;  1 drivers
L_0000021ac8875bf0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac88619f0_0 .net/2u *"_ivl_6", 0 0, L_0000021ac8875bf0;  1 drivers
v0000021ac8860cd0_0 .net *"_ivl_9", 22 0, L_0000021ac88bf2b0;  1 drivers
v0000021ac8860a50_0 .var "carry", 0 0;
v0000021ac8862170_0 .net "comp", 0 0, v0000021ac8860690_0;  1 drivers
v0000021ac8861090_0 .var "diff_Exponent", 7 0;
v0000021ac88611d0_0 .var/i "i", 31 0;
v0000021ac88613b0_0 .var "result", 31 0;
E_0000021ac87f2970/0 .event anyedge, v0000021ac8860690_0, v0000021ac8860d70_0, v0000021ac8860730_0, v0000021ac8861270_0;
E_0000021ac87f2970/1 .event anyedge, v0000021ac8861bd0_0, v0000021ac8860e10_0, v0000021ac8861090_0, v0000021ac88622b0_0;
E_0000021ac87f2970/2 .event anyedge, v0000021ac8861770_0, v0000021ac8860ff0_0, v0000021ac8860eb0_0, v0000021ac8860a50_0;
E_0000021ac87f2970/3 .event anyedge, v0000021ac88607d0_0, v0000021ac8861950_0;
E_0000021ac87f2970 .event/or E_0000021ac87f2970/0, E_0000021ac87f2970/1, E_0000021ac87f2970/2, E_0000021ac87f2970/3;
L_0000021ac88bf170 .part v0000021ac88616d0_0, 0, 23;
L_0000021ac88bf710 .concat [ 23 1 0 0], L_0000021ac88bf170, L_0000021ac8875ba8;
L_0000021ac88bf2b0 .part v0000021ac8861f90_0, 0, 23;
L_0000021ac88bd550 .concat [ 23 1 0 0], L_0000021ac88bf2b0, L_0000021ac8875bf0;
L_0000021ac88bf7b0 .part v0000021ac88616d0_0, 23, 8;
L_0000021ac88c0430 .part v0000021ac8861f90_0, 23, 8;
L_0000021ac88c07f0 .part v0000021ac88616d0_0, 31, 1;
L_0000021ac88c04d0 .part v0000021ac8861f90_0, 31, 1;
L_0000021ac88c0890 .part L_0000021ac8875cc8, 0, 31;
L_0000021ac88bfe90 .concat [ 31 1 0 0], L_0000021ac88c0890, L_0000021ac8875c38;
L_0000021ac88c0930 .part L_0000021ac88c0610, 0, 31;
L_0000021ac88c0570 .concat [ 31 1 0 0], L_0000021ac88c0930, L_0000021ac8875c80;
S_0000021ac874b2f0 .scope module, "comp_abs" "ieee754_compare" 2 84, 2 35 0, S_0000021ac874b160;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000021ac8861590_0 .net "A", 31 0, L_0000021ac88bfe90;  1 drivers
v0000021ac8862350_0 .net "B", 31 0, L_0000021ac88c0570;  1 drivers
v0000021ac8860690_0 .var "result", 0 0;
E_0000021ac87f27f0 .event anyedge, v0000021ac8861590_0, v0000021ac8862350_0, v0000021ac8860690_0;
S_0000021ac87511f0 .scope module, "M1" "ieee754_multiplier" 2 201, 2 122 0, S_0000021ac875b940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000021ac87f3470 .param/l "XLEN" 0 2 122, +C4<00000000000000000000000000100000>;
v0000021ac8861b30_0 .net "A", 31 0, L_0000021ac88bdeb0;  1 drivers
v0000021ac8861c70_0 .net "A_Exponent", 7 0, L_0000021ac88be810;  1 drivers
v0000021ac8861d10_0 .net "A_Mantissa", 23 0, L_0000021ac88bf530;  1 drivers
v0000021ac8861e50_0 .net "A_sign", 0 0, L_0000021ac88bdf50;  1 drivers
L_0000021ac8875890 .functor BUFT 1, C4<00111111111100001111000011110001>, C4<0>, C4<0>, C4<0>;
v0000021ac8861ef0_0 .net "B", 31 0, L_0000021ac8875890;  1 drivers
v0000021ac8862210_0 .net "B_Exponent", 7 0, L_0000021ac88be270;  1 drivers
v0000021ac886b470_0 .net "B_Mantissa", 23 0, L_0000021ac88bde10;  1 drivers
v0000021ac886aed0_0 .net "B_sign", 0 0, L_0000021ac88be3b0;  1 drivers
v0000021ac886bb50_0 .var "Exponent", 7 0;
v0000021ac886bdd0_0 .var "Mantissa", 22 0;
v0000021ac886bab0_0 .var "Sign", 0 0;
v0000021ac886b150_0 .var "Temp_Exponent", 8 0;
v0000021ac886bd30_0 .var "Temp_Mantissa", 47 0;
L_0000021ac8875770 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac886b830_0 .net/2u *"_ivl_0", 0 0, L_0000021ac8875770;  1 drivers
v0000021ac886c0f0_0 .net *"_ivl_3", 22 0, L_0000021ac88bd7d0;  1 drivers
L_0000021ac88757b8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac886b8d0_0 .net/2u *"_ivl_6", 0 0, L_0000021ac88757b8;  1 drivers
v0000021ac886ae30_0 .net *"_ivl_9", 22 0, L_0000021ac88be1d0;  1 drivers
v0000021ac886a890_0 .net "result", 31 0, L_0000021ac88be4f0;  alias, 1 drivers
E_0000021ac87f34f0/0 .event anyedge, v0000021ac8861c70_0, v0000021ac8862210_0, v0000021ac8861d10_0, v0000021ac886b470_0;
E_0000021ac87f34f0/1 .event anyedge, v0000021ac886bd30_0, v0000021ac886b150_0, v0000021ac8861e50_0, v0000021ac886aed0_0;
E_0000021ac87f34f0 .event/or E_0000021ac87f34f0/0, E_0000021ac87f34f0/1;
L_0000021ac88bd7d0 .part L_0000021ac88bdeb0, 0, 23;
L_0000021ac88bf530 .concat [ 23 1 0 0], L_0000021ac88bd7d0, L_0000021ac8875770;
L_0000021ac88be1d0 .part L_0000021ac8875890, 0, 23;
L_0000021ac88bde10 .concat [ 23 1 0 0], L_0000021ac88be1d0, L_0000021ac88757b8;
L_0000021ac88be810 .part L_0000021ac88bdeb0, 23, 8;
L_0000021ac88be270 .part L_0000021ac8875890, 23, 8;
L_0000021ac88bdf50 .part L_0000021ac88bdeb0, 31, 1;
L_0000021ac88be3b0 .part L_0000021ac8875890, 31, 1;
L_0000021ac88be4f0 .concat [ 23 8 1 0], v0000021ac886bdd0_0, v0000021ac886bb50_0, v0000021ac886bab0_0;
S_0000021ac8751380 .scope module, "M2" "ieee754_multiplier" 2 215, 2 122 0, S_0000021ac875b940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000021ac87f35b0 .param/l "XLEN" 0 2 122, +C4<00000000000000000000000000100000>;
v0000021ac886a930_0 .net "A", 31 0, L_0000021ac88bf0d0;  1 drivers
v0000021ac886c190_0 .net "A_Exponent", 7 0, L_0000021ac88bf990;  1 drivers
v0000021ac886bbf0_0 .net "A_Mantissa", 23 0, L_0000021ac88beb30;  1 drivers
v0000021ac886af70_0 .net "A_sign", 0 0, L_0000021ac88bed10;  1 drivers
v0000021ac886bc90_0 .net "B", 31 0, v0000021ac886db60_0;  1 drivers
v0000021ac886be70_0 .net "B_Exponent", 7 0, L_0000021ac88bebd0;  1 drivers
v0000021ac886bf10_0 .net "B_Mantissa", 23 0, L_0000021ac88bea90;  1 drivers
v0000021ac886a570_0 .net "B_sign", 0 0, L_0000021ac88bf5d0;  1 drivers
v0000021ac886bfb0_0 .var "Exponent", 7 0;
v0000021ac886c2d0_0 .var "Mantissa", 22 0;
v0000021ac886b1f0_0 .var "Sign", 0 0;
v0000021ac886b970_0 .var "Temp_Exponent", 8 0;
v0000021ac886b010_0 .var "Temp_Mantissa", 47 0;
L_0000021ac8875a88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac886a7f0_0 .net/2u *"_ivl_0", 0 0, L_0000021ac8875a88;  1 drivers
v0000021ac886ba10_0 .net *"_ivl_3", 22 0, L_0000021ac88be950;  1 drivers
L_0000021ac8875ad0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac886c050_0 .net/2u *"_ivl_6", 0 0, L_0000021ac8875ad0;  1 drivers
v0000021ac886b510_0 .net *"_ivl_9", 22 0, L_0000021ac88bf490;  1 drivers
v0000021ac886b5b0_0 .net "result", 31 0, L_0000021ac88bee50;  alias, 1 drivers
E_0000021ac87f2670/0 .event anyedge, v0000021ac886c190_0, v0000021ac886be70_0, v0000021ac886bbf0_0, v0000021ac886bf10_0;
E_0000021ac87f2670/1 .event anyedge, v0000021ac886b010_0, v0000021ac886b970_0, v0000021ac886af70_0, v0000021ac886a570_0;
E_0000021ac87f2670 .event/or E_0000021ac87f2670/0, E_0000021ac87f2670/1;
L_0000021ac88be950 .part L_0000021ac88bf0d0, 0, 23;
L_0000021ac88beb30 .concat [ 23 1 0 0], L_0000021ac88be950, L_0000021ac8875a88;
L_0000021ac88bf490 .part v0000021ac886db60_0, 0, 23;
L_0000021ac88bea90 .concat [ 23 1 0 0], L_0000021ac88bf490, L_0000021ac8875ad0;
L_0000021ac88bf990 .part L_0000021ac88bf0d0, 23, 8;
L_0000021ac88bebd0 .part v0000021ac886db60_0, 23, 8;
L_0000021ac88bed10 .part L_0000021ac88bf0d0, 31, 1;
L_0000021ac88bf5d0 .part v0000021ac886db60_0, 31, 1;
L_0000021ac88bee50 .concat [ 23 8 1 0], v0000021ac886c2d0_0, v0000021ac886bfb0_0, v0000021ac886b1f0_0;
S_0000021ac8712d20 .scope module, "M3" "ieee754_multiplier" 2 228, 2 122 0, S_0000021ac875b940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000021ac87f26b0 .param/l "XLEN" 0 2 122, +C4<00000000000000000000000000100000>;
v0000021ac886b650_0 .net "A", 31 0, v0000021ac886db60_0;  alias, 1 drivers
v0000021ac886a9d0_0 .net "A_Exponent", 7 0, L_0000021ac88c0bb0;  1 drivers
v0000021ac886ad90_0 .net "A_Mantissa", 23 0, L_0000021ac88c09d0;  1 drivers
v0000021ac886b0b0_0 .net "A_sign", 0 0, L_0000021ac88c0e30;  1 drivers
v0000021ac886c230_0 .net "B", 31 0, v0000021ac88613b0_0;  alias, 1 drivers
v0000021ac886b290_0 .net "B_Exponent", 7 0, L_0000021ac88c0c50;  1 drivers
v0000021ac886c370_0 .net "B_Mantissa", 23 0, L_0000021ac88c0b10;  1 drivers
v0000021ac886a4d0_0 .net "B_sign", 0 0, L_0000021ac88bfdf0;  1 drivers
v0000021ac886a610_0 .var "Exponent", 7 0;
v0000021ac886aa70_0 .var "Mantissa", 22 0;
v0000021ac886a6b0_0 .var "Sign", 0 0;
v0000021ac886b330_0 .var "Temp_Exponent", 8 0;
v0000021ac886a750_0 .var "Temp_Mantissa", 47 0;
L_0000021ac8875d10 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac886ab10_0 .net/2u *"_ivl_0", 0 0, L_0000021ac8875d10;  1 drivers
v0000021ac886abb0_0 .net *"_ivl_3", 22 0, L_0000021ac88c0390;  1 drivers
L_0000021ac8875d58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac886b3d0_0 .net/2u *"_ivl_6", 0 0, L_0000021ac8875d58;  1 drivers
v0000021ac886ac50_0 .net *"_ivl_9", 22 0, L_0000021ac88c0a70;  1 drivers
v0000021ac886acf0_0 .net "result", 31 0, L_0000021ac88c0cf0;  alias, 1 drivers
E_0000021ac87f2770/0 .event anyedge, v0000021ac886a9d0_0, v0000021ac886b290_0, v0000021ac886ad90_0, v0000021ac886c370_0;
E_0000021ac87f2770/1 .event anyedge, v0000021ac886a750_0, v0000021ac886b330_0, v0000021ac886b0b0_0, v0000021ac886a4d0_0;
E_0000021ac87f2770 .event/or E_0000021ac87f2770/0, E_0000021ac87f2770/1;
L_0000021ac88c0390 .part v0000021ac886db60_0, 0, 23;
L_0000021ac88c09d0 .concat [ 23 1 0 0], L_0000021ac88c0390, L_0000021ac8875d10;
L_0000021ac88c0a70 .part v0000021ac88613b0_0, 0, 23;
L_0000021ac88c0b10 .concat [ 23 1 0 0], L_0000021ac88c0a70, L_0000021ac8875d58;
L_0000021ac88c0bb0 .part v0000021ac886db60_0, 23, 8;
L_0000021ac88c0c50 .part v0000021ac88613b0_0, 23, 8;
L_0000021ac88c0e30 .part v0000021ac886db60_0, 31, 1;
L_0000021ac88bfdf0 .part v0000021ac88613b0_0, 31, 1;
L_0000021ac88c0cf0 .concat [ 23 8 1 0], v0000021ac886aa70_0, v0000021ac886a610_0, v0000021ac886a6b0_0;
S_0000021ac8712eb0 .scope module, "M4" "ieee754_multiplier" 2 234, 2 122 0, S_0000021ac875b940;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000021ac87f2830 .param/l "XLEN" 0 2 122, +C4<00000000000000000000000000100000>;
v0000021ac886b6f0_0 .net "A", 31 0, L_0000021ac88bdc30;  alias, 1 drivers
v0000021ac886b790_0 .net "A_Exponent", 7 0, L_0000021ac88c0ed0;  1 drivers
v0000021ac886e060_0 .net "A_Mantissa", 23 0, L_0000021ac88c01b0;  1 drivers
v0000021ac886cda0_0 .net "A_sign", 0 0, L_0000021ac88c0f70;  1 drivers
v0000021ac886c8a0_0 .net "B", 31 0, L_0000021ac88c0250;  1 drivers
v0000021ac886d480_0 .net "B_Exponent", 7 0, L_0000021ac88bffd0;  1 drivers
v0000021ac886d520_0 .net "B_Mantissa", 23 0, L_0000021ac88c1150;  1 drivers
v0000021ac886d660_0 .net "B_sign", 0 0, L_0000021ac88bff30;  1 drivers
v0000021ac886c580_0 .var "Exponent", 7 0;
v0000021ac886e100_0 .var "Mantissa", 22 0;
v0000021ac886da20_0 .var "Sign", 0 0;
v0000021ac886d3e0_0 .var "Temp_Exponent", 8 0;
v0000021ac886dac0_0 .var "Temp_Mantissa", 47 0;
L_0000021ac8875da0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac886e2e0_0 .net/2u *"_ivl_0", 0 0, L_0000021ac8875da0;  1 drivers
v0000021ac886dd40_0 .net *"_ivl_3", 22 0, L_0000021ac88c0110;  1 drivers
L_0000021ac8875de8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac886d160_0 .net/2u *"_ivl_6", 0 0, L_0000021ac8875de8;  1 drivers
v0000021ac886d8e0_0 .net *"_ivl_9", 22 0, L_0000021ac88c1330;  1 drivers
v0000021ac886cc60_0 .net "result", 31 0, L_0000021ac88bfd50;  alias, 1 drivers
E_0000021ac87f2870/0 .event anyedge, v0000021ac886b790_0, v0000021ac886d480_0, v0000021ac886e060_0, v0000021ac886d520_0;
E_0000021ac87f2870/1 .event anyedge, v0000021ac886dac0_0, v0000021ac886d3e0_0, v0000021ac886cda0_0, v0000021ac886d660_0;
E_0000021ac87f2870 .event/or E_0000021ac87f2870/0, E_0000021ac87f2870/1;
L_0000021ac88c0110 .part L_0000021ac88bdc30, 0, 23;
L_0000021ac88c01b0 .concat [ 23 1 0 0], L_0000021ac88c0110, L_0000021ac8875da0;
L_0000021ac88c1330 .part L_0000021ac88c0250, 0, 23;
L_0000021ac88c1150 .concat [ 23 1 0 0], L_0000021ac88c1330, L_0000021ac8875de8;
L_0000021ac88c0ed0 .part L_0000021ac88bdc30, 23, 8;
L_0000021ac88bffd0 .part L_0000021ac88c0250, 23, 8;
L_0000021ac88c0f70 .part L_0000021ac88bdc30, 31, 1;
L_0000021ac88bff30 .part L_0000021ac88c0250, 31, 1;
L_0000021ac88bfd50 .concat [ 23 8 1 0], v0000021ac886e100_0, v0000021ac886c580_0, v0000021ac886da20_0;
S_0000021ac8713040 .scope module, "M1" "ieee754_multiplier" 2 318, 2 122 0, S_0000021ac87fcf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000021ac87f2930 .param/l "XLEN" 0 2 122, +C4<00000000000000000000000000100000>;
v0000021ac886ebd0_0 .net "A", 31 0, o0000021ac880c218;  alias, 0 drivers
v0000021ac886e9f0_0 .net "A_Exponent", 7 0, L_0000021ac8873de0;  1 drivers
v0000021ac886fdf0_0 .net "A_Mantissa", 23 0, L_0000021ac88735c0;  1 drivers
v0000021ac886f210_0 .net "A_sign", 0 0, L_0000021ac8873e80;  1 drivers
v0000021ac886f0d0_0 .net "B", 31 0, v0000021ac8874ec0_0;  1 drivers
v0000021ac886f5d0_0 .net "B_Exponent", 7 0, L_0000021ac8874a60;  1 drivers
v0000021ac886e6d0_0 .net "B_Mantissa", 23 0, L_0000021ac88749c0;  1 drivers
v0000021ac886ec70_0 .net "B_sign", 0 0, L_0000021ac88bec70;  1 drivers
v0000021ac886f350_0 .var "Exponent", 7 0;
v0000021ac886e8b0_0 .var "Mantissa", 22 0;
v0000021ac886fb70_0 .var "Sign", 0 0;
v0000021ac886f170_0 .var "Temp_Exponent", 8 0;
v0000021ac886f030_0 .var "Temp_Mantissa", 47 0;
L_0000021ac88754e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac886e810_0 .net/2u *"_ivl_0", 0 0, L_0000021ac88754e8;  1 drivers
v0000021ac886e590_0 .net *"_ivl_3", 22 0, L_0000021ac8873520;  1 drivers
L_0000021ac8875530 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac886f670_0 .net/2u *"_ivl_6", 0 0, L_0000021ac8875530;  1 drivers
v0000021ac886ef90_0 .net *"_ivl_9", 22 0, L_0000021ac8873d40;  1 drivers
v0000021ac886eef0_0 .net "result", 31 0, L_0000021ac88bdc30;  alias, 1 drivers
E_0000021ac87f4170/0 .event anyedge, v0000021ac886e9f0_0, v0000021ac886f5d0_0, v0000021ac886fdf0_0, v0000021ac886e6d0_0;
E_0000021ac87f4170/1 .event anyedge, v0000021ac886f030_0, v0000021ac886f170_0, v0000021ac886f210_0, v0000021ac886ec70_0;
E_0000021ac87f4170 .event/or E_0000021ac87f4170/0, E_0000021ac87f4170/1;
L_0000021ac8873520 .part o0000021ac880c218, 0, 23;
L_0000021ac88735c0 .concat [ 23 1 0 0], L_0000021ac8873520, L_0000021ac88754e8;
L_0000021ac8873d40 .part v0000021ac8874ec0_0, 0, 23;
L_0000021ac88749c0 .concat [ 23 1 0 0], L_0000021ac8873d40, L_0000021ac8875530;
L_0000021ac8873de0 .part o0000021ac880c218, 23, 8;
L_0000021ac8874a60 .part v0000021ac8874ec0_0, 23, 8;
L_0000021ac8873e80 .part o0000021ac880c218, 31, 1;
L_0000021ac88bec70 .part v0000021ac8874ec0_0, 31, 1;
L_0000021ac88bdc30 .concat [ 23 8 1 0], v0000021ac886e8b0_0, v0000021ac886f350_0, v0000021ac886fb70_0;
S_0000021ac88726a0 .scope module, "M2" "ieee754_multiplier" 2 330, 2 122 0, S_0000021ac87fcf50;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000021ac87f3fb0 .param/l "XLEN" 0 2 122, +C4<00000000000000000000000000100000>;
v0000021ac886fc10_0 .net "A", 31 0, v0000021ac885f620_0;  alias, 1 drivers
v0000021ac886f990_0 .net "A_Exponent", 7 0, L_0000021ac88bef90;  1 drivers
v0000021ac886fcb0_0 .net "A_Mantissa", 23 0, L_0000021ac88be130;  1 drivers
v0000021ac886e630_0 .net "A_sign", 0 0, L_0000021ac88beef0;  1 drivers
v0000021ac886fd50_0 .net "B", 31 0, v0000021ac8870250_0;  1 drivers
v0000021ac886e950_0 .net "B_Exponent", 7 0, L_0000021ac88bda50;  1 drivers
v0000021ac886ed10_0 .net "B_Mantissa", 23 0, L_0000021ac88bf850;  1 drivers
v0000021ac886edb0_0 .net "B_sign", 0 0, L_0000021ac88bf030;  1 drivers
v0000021ac886ea90_0 .var "Exponent", 7 0;
v0000021ac88701b0_0 .var "Mantissa", 22 0;
v0000021ac886f3f0_0 .var "Sign", 0 0;
v0000021ac886e4f0_0 .var "Temp_Exponent", 8 0;
v0000021ac886eb30_0 .var "Temp_Mantissa", 47 0;
L_0000021ac88756e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac886fa30_0 .net/2u *"_ivl_0", 0 0, L_0000021ac88756e0;  1 drivers
v0000021ac886ee50_0 .net *"_ivl_3", 22 0, L_0000021ac88bdff0;  1 drivers
L_0000021ac8875728 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac886f710_0 .net/2u *"_ivl_6", 0 0, L_0000021ac8875728;  1 drivers
v0000021ac886f7b0_0 .net *"_ivl_9", 22 0, L_0000021ac88bdd70;  1 drivers
v0000021ac886f8f0_0 .net "result", 31 0, L_0000021ac88bd5f0;  alias, 1 drivers
E_0000021ac87f38b0/0 .event anyedge, v0000021ac886f990_0, v0000021ac886e950_0, v0000021ac886fcb0_0, v0000021ac886ed10_0;
E_0000021ac87f38b0/1 .event anyedge, v0000021ac886eb30_0, v0000021ac886e4f0_0, v0000021ac886e630_0, v0000021ac886edb0_0;
E_0000021ac87f38b0 .event/or E_0000021ac87f38b0/0, E_0000021ac87f38b0/1;
L_0000021ac88bdff0 .part v0000021ac885f620_0, 0, 23;
L_0000021ac88be130 .concat [ 23 1 0 0], L_0000021ac88bdff0, L_0000021ac88756e0;
L_0000021ac88bdd70 .part v0000021ac8870250_0, 0, 23;
L_0000021ac88bf850 .concat [ 23 1 0 0], L_0000021ac88bdd70, L_0000021ac8875728;
L_0000021ac88bef90 .part v0000021ac885f620_0, 23, 8;
L_0000021ac88bda50 .part v0000021ac8870250_0, 23, 8;
L_0000021ac88beef0 .part v0000021ac885f620_0, 31, 1;
L_0000021ac88bf030 .part v0000021ac8870250_0, 31, 1;
L_0000021ac88bd5f0 .concat [ 23 8 1 0], v0000021ac88701b0_0, v0000021ac886ea90_0, v0000021ac886f3f0_0;
S_0000021ac87e8770 .scope module, "ieee754_to_parts" "ieee754_to_parts" 2 1;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ieee754";
    .port_info 1 /OUTPUT 32 "integer_part";
    .port_info 2 /OUTPUT 32 "fractional_part";
    .port_info 3 /OUTPUT 1 "sign";
v0000021ac88750a0_0 .var "exponent", 7 0;
v0000021ac8873a20_0 .var "fractional_part", 31 0;
o0000021ac880cc08 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000021ac8875140_0 .net "ieee754", 31 0, o0000021ac880cc08;  0 drivers
v0000021ac8873b60_0 .var "integer_part", 31 0;
v0000021ac8873c00_0 .var "mantissa", 23 0;
v0000021ac8874420_0 .var "sign", 0 0;
E_0000021ac87f45b0 .event anyedge, v0000021ac8875140_0, v0000021ac88750a0_0, v0000021ac8873c00_0, v0000021ac8873a20_0;
S_0000021ac8746d40 .scope module, "tb_ieee754_adder" "tb_ieee754_adder" 3 3;
 .timescale -9 -12;
v0000021ac88747e0_0 .var "A", 31 0;
v0000021ac8873ac0_0 .var "B", 31 0;
v0000021ac8874100_0 .net "result", 31 0, v0000021ac8873660_0;  1 drivers
S_0000021ac8872830 .scope module, "uut" "ieee754_adder" 3 9, 2 61 0, S_0000021ac8746d40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "result";
P_0000021ac87f43f0 .param/l "XLEN" 0 2 61, +C4<00000000000000000000000000100000>;
v0000021ac8875320_0 .net "A", 31 0, v0000021ac88747e0_0;  1 drivers
v0000021ac8874c40_0 .net "A_Exponent", 7 0, L_0000021ac88d23d0;  1 drivers
v0000021ac8873840_0 .net "A_Mantissa", 23 0, L_0000021ac88d3870;  1 drivers
v0000021ac8875280_0 .net "A_sign", 0 0, L_0000021ac88d3190;  1 drivers
v0000021ac8874ba0_0 .var "A_swap", 31 0;
v0000021ac88746a0_0 .net "B", 31 0, v0000021ac8873ac0_0;  1 drivers
v0000021ac88751e0_0 .net "B_Exponent", 7 0, L_0000021ac88d25b0;  1 drivers
v0000021ac8874e20_0 .net "B_Mantissa", 23 0, L_0000021ac88d2330;  1 drivers
v0000021ac8874f60_0 .var "B_shifted_mantissa", 23 0;
v0000021ac8873f20_0 .net "B_sign", 0 0, L_0000021ac88d3c30;  1 drivers
v0000021ac8874600_0 .var "B_swap", 31 0;
v0000021ac8874740_0 .var "Exponent", 7 0;
v0000021ac8874ce0_0 .var "Temp_Mantissa", 23 0;
L_0000021ac8875f98 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac8874380_0 .net/2u *"_ivl_0", 0 0, L_0000021ac8875f98;  1 drivers
L_0000021ac8876028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ac8873ca0_0 .net/2u *"_ivl_20", 0 0, L_0000021ac8876028;  1 drivers
v0000021ac8873fc0_0 .net *"_ivl_23", 30 0, L_0000021ac88d34b0;  1 drivers
L_0000021ac8876070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000021ac88741a0_0 .net/2u *"_ivl_26", 0 0, L_0000021ac8876070;  1 drivers
v0000021ac8874240_0 .net *"_ivl_29", 30 0, L_0000021ac88d1610;  1 drivers
v0000021ac88742e0_0 .net *"_ivl_3", 22 0, L_0000021ac88d2a10;  1 drivers
L_0000021ac8875fe0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000021ac8874d80_0 .net/2u *"_ivl_6", 0 0, L_0000021ac8875fe0;  1 drivers
v0000021ac8874880_0 .net *"_ivl_9", 22 0, L_0000021ac88d2ab0;  1 drivers
v0000021ac88753c0_0 .var "carry", 0 0;
v0000021ac8875000_0 .net "comp", 0 0, v0000021ac88737a0_0;  1 drivers
v0000021ac8874060_0 .var "diff_Exponent", 7 0;
v0000021ac88738e0_0 .var/i "i", 31 0;
v0000021ac8873660_0 .var "result", 31 0;
E_0000021ac87f3e30/0 .event anyedge, v0000021ac88737a0_0, v0000021ac8875320_0, v0000021ac88746a0_0, v0000021ac8874c40_0;
E_0000021ac87f3e30/1 .event anyedge, v0000021ac88751e0_0, v0000021ac8874e20_0, v0000021ac8874060_0, v0000021ac8875280_0;
E_0000021ac87f3e30/2 .event anyedge, v0000021ac8873f20_0, v0000021ac8873840_0, v0000021ac8874f60_0, v0000021ac88753c0_0;
E_0000021ac87f3e30/3 .event anyedge, v0000021ac8874ce0_0, v0000021ac8874740_0;
E_0000021ac87f3e30 .event/or E_0000021ac87f3e30/0, E_0000021ac87f3e30/1, E_0000021ac87f3e30/2, E_0000021ac87f3e30/3;
L_0000021ac88d2a10 .part v0000021ac8874ba0_0, 0, 23;
L_0000021ac88d3870 .concat [ 23 1 0 0], L_0000021ac88d2a10, L_0000021ac8875f98;
L_0000021ac88d2ab0 .part v0000021ac8874600_0, 0, 23;
L_0000021ac88d2330 .concat [ 23 1 0 0], L_0000021ac88d2ab0, L_0000021ac8875fe0;
L_0000021ac88d23d0 .part v0000021ac8874ba0_0, 23, 8;
L_0000021ac88d25b0 .part v0000021ac8874600_0, 23, 8;
L_0000021ac88d3190 .part v0000021ac8874ba0_0, 31, 1;
L_0000021ac88d3c30 .part v0000021ac8874600_0, 31, 1;
L_0000021ac88d34b0 .part v0000021ac88747e0_0, 0, 31;
L_0000021ac88d20b0 .concat [ 31 1 0 0], L_0000021ac88d34b0, L_0000021ac8876028;
L_0000021ac88d1610 .part v0000021ac8873ac0_0, 0, 31;
L_0000021ac88d2b50 .concat [ 31 1 0 0], L_0000021ac88d1610, L_0000021ac8876070;
S_0000021ac88729c0 .scope module, "comp_abs" "ieee754_compare" 2 84, 2 35 0, S_0000021ac8872830;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "result";
v0000021ac8874560_0 .net "A", 31 0, L_0000021ac88d20b0;  1 drivers
v0000021ac88744c0_0 .net "B", 31 0, L_0000021ac88d2b50;  1 drivers
v0000021ac88737a0_0 .var "result", 0 0;
E_0000021ac87f43b0 .event anyedge, v0000021ac8874560_0, v0000021ac88744c0_0, v0000021ac88737a0_0;
    .scope S_0000021ac8713040;
T_0 ;
    %wait E_0000021ac87f4170;
    %load/vec4 v0000021ac886e9f0_0;
    %pad/u 9;
    %load/vec4 v0000021ac886f5d0_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000021ac886f170_0, 0, 9;
    %load/vec4 v0000021ac886fdf0_0;
    %pad/u 48;
    %load/vec4 v0000021ac886e6d0_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000021ac886f030_0, 0, 48;
    %load/vec4 v0000021ac886f030_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0000021ac886f030_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000021ac886e8b0_0, 0, 23;
    %load/vec4 v0000021ac886f170_0;
    %addi 1, 0, 9;
    %store/vec4 v0000021ac886f170_0, 0, 9;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021ac886f030_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000021ac886e8b0_0, 0, 23;
T_0.1 ;
    %load/vec4 v0000021ac886f170_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_0.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021ac886f350_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021ac886e8b0_0, 0, 23;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000021ac886f170_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_0.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021ac886f350_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021ac886e8b0_0, 0, 23;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000021ac886f170_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000021ac886f350_0, 0, 8;
T_0.5 ;
T_0.3 ;
    %load/vec4 v0000021ac886f210_0;
    %load/vec4 v0000021ac886ec70_0;
    %xor;
    %store/vec4 v0000021ac886fb70_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000021ac8773c70;
T_1 ;
    %wait E_0000021ac87f1c30;
    %load/vec4 v0000021ac87e2410_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000021ac87e2870_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0000021ac87e2410_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000021ac87e2f50_0, 0, 1;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000021ac87e2410_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000021ac87e2870_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000021ac87e2870_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000021ac87e2410_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.5, 8;
T_1.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.5, 8;
 ; End of false expr.
    %blend;
T_1.5;
    %store/vec4 v0000021ac87e2f50_0, 0, 1;
    %load/vec4 v0000021ac87e2410_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %load/vec4 v0000021ac87e2f50_0;
    %inv;
    %store/vec4 v0000021ac87e2f50_0, 0, 1;
T_1.6 ;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0000021ac87e2870_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000021ac87e2410_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v0000021ac87e2f50_0, 0, 1;
    %load/vec4 v0000021ac87e2410_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v0000021ac87e2f50_0;
    %inv;
    %store/vec4 v0000021ac87e2f50_0, 0, 1;
T_1.10 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000021ac8746ed0;
T_2 ;
    %wait E_0000021ac87f17b0;
    %load/vec4 v0000021ac885e9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.0, 8;
    %load/vec4 v0000021ac87e2ff0_0;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v0000021ac87e3310_0;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v0000021ac87e3810_0, 0, 32;
    %load/vec4 v0000021ac885e9a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.2, 8;
    %load/vec4 v0000021ac87e3310_0;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v0000021ac87e2ff0_0;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v0000021ac87e39f0_0, 0, 32;
    %load/vec4 v0000021ac87e3090_0;
    %load/vec4 v0000021ac87e1dd0_0;
    %sub;
    %store/vec4 v0000021ac885f6c0_0, 0, 8;
    %load/vec4 v0000021ac87e3630_0;
    %ix/getv 4, v0000021ac885f6c0_0;
    %shiftr 4;
    %store/vec4 v0000021ac87e3130_0, 0, 24;
    %load/vec4 v0000021ac87e3450_0;
    %load/vec4 v0000021ac87e3770_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_2.4, 8;
    %load/vec4 v0000021ac87e36d0_0;
    %pad/u 25;
    %load/vec4 v0000021ac87e3130_0;
    %pad/u 25;
    %add;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %load/vec4 v0000021ac87e36d0_0;
    %pad/u 25;
    %load/vec4 v0000021ac87e3130_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %split/vec4 24;
    %store/vec4 v0000021ac87e33b0_0, 0, 24;
    %store/vec4 v0000021ac885f4e0_0, 0, 1;
    %load/vec4 v0000021ac87e3090_0;
    %store/vec4 v0000021ac87e31d0_0, 0, 8;
    %load/vec4 v0000021ac885f4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v0000021ac87e33b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021ac87e33b0_0, 0, 24;
    %load/vec4 v0000021ac87e31d0_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_2.8, 8;
    %load/vec4 v0000021ac87e31d0_0;
    %addi 1, 0, 8;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %store/vec4 v0000021ac87e31d0_0, 0, 8;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000021ac87e33b0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000021ac87e33b0_0, 0, 24;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac885f580_0, 0, 32;
T_2.12 ;
    %load/vec4 v0000021ac87e33b0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_2.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021ac87e31d0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.14, 9;
    %load/vec4 v0000021ac885f580_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz T_2.13, 8;
    %load/vec4 v0000021ac87e33b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000021ac87e33b0_0, 0, 24;
    %load/vec4 v0000021ac87e31d0_0;
    %subi 1, 0, 8;
    %store/vec4 v0000021ac87e31d0_0, 0, 8;
    %load/vec4 v0000021ac885f580_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac885f580_0, 0, 32;
    %jmp T_2.12;
T_2.13 ;
T_2.11 ;
T_2.7 ;
    %load/vec4 v0000021ac87e3450_0;
    %load/vec4 v0000021ac87e31d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021ac87e33b0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021ac885f620_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000021ac88726a0;
T_3 ;
    %wait E_0000021ac87f38b0;
    %load/vec4 v0000021ac886f990_0;
    %pad/u 9;
    %load/vec4 v0000021ac886e950_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000021ac886e4f0_0, 0, 9;
    %load/vec4 v0000021ac886fcb0_0;
    %pad/u 48;
    %load/vec4 v0000021ac886ed10_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000021ac886eb30_0, 0, 48;
    %load/vec4 v0000021ac886eb30_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0000021ac886eb30_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000021ac88701b0_0, 0, 23;
    %load/vec4 v0000021ac886e4f0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000021ac886e4f0_0, 0, 9;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000021ac886eb30_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000021ac88701b0_0, 0, 23;
T_3.1 ;
    %load/vec4 v0000021ac886e4f0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_3.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021ac886ea90_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021ac88701b0_0, 0, 23;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000021ac886e4f0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_3.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021ac886ea90_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021ac88701b0_0, 0, 23;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000021ac886e4f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000021ac886ea90_0, 0, 8;
T_3.5 ;
T_3.3 ;
    %load/vec4 v0000021ac886e630_0;
    %load/vec4 v0000021ac886edb0_0;
    %xor;
    %store/vec4 v0000021ac886f3f0_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000021ac87511f0;
T_4 ;
    %wait E_0000021ac87f34f0;
    %load/vec4 v0000021ac8861c70_0;
    %pad/u 9;
    %load/vec4 v0000021ac8862210_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000021ac886b150_0, 0, 9;
    %load/vec4 v0000021ac8861d10_0;
    %pad/u 48;
    %load/vec4 v0000021ac886b470_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000021ac886bd30_0, 0, 48;
    %load/vec4 v0000021ac886bd30_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000021ac886bd30_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000021ac886bdd0_0, 0, 23;
    %load/vec4 v0000021ac886b150_0;
    %addi 1, 0, 9;
    %store/vec4 v0000021ac886b150_0, 0, 9;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000021ac886bd30_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000021ac886bdd0_0, 0, 23;
T_4.1 ;
    %load/vec4 v0000021ac886b150_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_4.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021ac886bb50_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021ac886bdd0_0, 0, 23;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000021ac886b150_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_4.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021ac886bb50_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021ac886bdd0_0, 0, 23;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0000021ac886b150_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000021ac886bb50_0, 0, 8;
T_4.5 ;
T_4.3 ;
    %load/vec4 v0000021ac8861e50_0;
    %load/vec4 v0000021ac886aed0_0;
    %xor;
    %store/vec4 v0000021ac886bab0_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000021ac8765940;
T_5 ;
    %wait E_0000021ac87f2730;
    %load/vec4 v0000021ac885fd00_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000021ac885e4a0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000021ac885fd00_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000021ac885fda0_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000021ac885fd00_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000021ac885e4a0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0000021ac885e4a0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000021ac885fd00_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.5, 8;
T_5.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.5, 8;
 ; End of false expr.
    %blend;
T_5.5;
    %store/vec4 v0000021ac885fda0_0, 0, 1;
    %load/vec4 v0000021ac885fd00_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %load/vec4 v0000021ac885fda0_0;
    %inv;
    %store/vec4 v0000021ac885fda0_0, 0, 1;
T_5.6 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000021ac885e4a0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000021ac885fd00_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_5.9, 8;
T_5.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_5.9, 8;
 ; End of false expr.
    %blend;
T_5.9;
    %store/vec4 v0000021ac885fda0_0, 0, 1;
    %load/vec4 v0000021ac885fd00_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %load/vec4 v0000021ac885fda0_0;
    %inv;
    %store/vec4 v0000021ac885fda0_0, 0, 1;
T_5.10 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000021ac87657b0;
T_6 ;
    %wait E_0000021ac87f3370;
    %load/vec4 v0000021ac8861130_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.0, 8;
    %load/vec4 v0000021ac885fee0_0;
    %jmp/1 T_6.1, 8;
T_6.0 ; End of true expr.
    %load/vec4 v0000021ac885f300_0;
    %jmp/0 T_6.1, 8;
 ; End of false expr.
    %blend;
T_6.1;
    %store/vec4 v0000021ac885ff80_0, 0, 32;
    %load/vec4 v0000021ac8861130_0;
    %flag_set/vec4 8;
    %jmp/0 T_6.2, 8;
    %load/vec4 v0000021ac885f300_0;
    %jmp/1 T_6.3, 8;
T_6.2 ; End of true expr.
    %load/vec4 v0000021ac885fee0_0;
    %jmp/0 T_6.3, 8;
 ; End of false expr.
    %blend;
T_6.3;
    %store/vec4 v0000021ac885ea40_0, 0, 32;
    %load/vec4 v0000021ac885f260_0;
    %load/vec4 v0000021ac885e680_0;
    %sub;
    %store/vec4 v0000021ac8861310_0, 0, 8;
    %load/vec4 v0000021ac88600c0_0;
    %ix/getv 4, v0000021ac8861310_0;
    %shiftr 4;
    %store/vec4 v0000021ac885f3a0_0, 0, 24;
    %load/vec4 v0000021ac885ee00_0;
    %load/vec4 v0000021ac885e900_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_6.4, 8;
    %load/vec4 v0000021ac885fe40_0;
    %pad/u 25;
    %load/vec4 v0000021ac885f3a0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_6.5, 8;
T_6.4 ; End of true expr.
    %load/vec4 v0000021ac885fe40_0;
    %pad/u 25;
    %load/vec4 v0000021ac885f3a0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_6.5, 8;
 ; End of false expr.
    %blend;
T_6.5;
    %split/vec4 24;
    %store/vec4 v0000021ac8860550_0, 0, 24;
    %store/vec4 v0000021ac88618b0_0, 0, 1;
    %load/vec4 v0000021ac885f260_0;
    %store/vec4 v0000021ac8861450_0, 0, 8;
    %load/vec4 v0000021ac88618b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0000021ac8860550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021ac8860550_0, 0, 24;
    %load/vec4 v0000021ac8861450_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_6.8, 8;
    %load/vec4 v0000021ac8861450_0;
    %addi 1, 0, 8;
    %jmp/1 T_6.9, 8;
T_6.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_6.9, 8;
 ; End of false expr.
    %blend;
T_6.9;
    %store/vec4 v0000021ac8861450_0, 0, 8;
    %jmp T_6.7;
T_6.6 ;
    %load/vec4 v0000021ac8860550_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_6.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000021ac8860550_0, 0, 24;
    %jmp T_6.11;
T_6.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac88620d0_0, 0, 32;
T_6.12 ;
    %load/vec4 v0000021ac8860550_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_6.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021ac8861450_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_6.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.14, 9;
    %load/vec4 v0000021ac88620d0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_6.14;
    %flag_set/vec4 8;
    %jmp/0xz T_6.13, 8;
    %load/vec4 v0000021ac8860550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000021ac8860550_0, 0, 24;
    %load/vec4 v0000021ac8861450_0;
    %subi 1, 0, 8;
    %store/vec4 v0000021ac8861450_0, 0, 8;
    %load/vec4 v0000021ac88620d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac88620d0_0, 0, 32;
    %jmp T_6.12;
T_6.13 ;
T_6.11 ;
T_6.7 ;
    %load/vec4 v0000021ac885ee00_0;
    %load/vec4 v0000021ac8861450_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021ac8860550_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021ac8860f50_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000021ac8751380;
T_7 ;
    %wait E_0000021ac87f2670;
    %load/vec4 v0000021ac886c190_0;
    %pad/u 9;
    %load/vec4 v0000021ac886be70_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000021ac886b970_0, 0, 9;
    %load/vec4 v0000021ac886bbf0_0;
    %pad/u 48;
    %load/vec4 v0000021ac886bf10_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000021ac886b010_0, 0, 48;
    %load/vec4 v0000021ac886b010_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000021ac886b010_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000021ac886c2d0_0, 0, 23;
    %load/vec4 v0000021ac886b970_0;
    %addi 1, 0, 9;
    %store/vec4 v0000021ac886b970_0, 0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000021ac886b010_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000021ac886c2d0_0, 0, 23;
T_7.1 ;
    %load/vec4 v0000021ac886b970_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021ac886bfb0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021ac886c2d0_0, 0, 23;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000021ac886b970_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_7.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021ac886bfb0_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021ac886c2d0_0, 0, 23;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000021ac886b970_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000021ac886bfb0_0, 0, 8;
T_7.5 ;
T_7.3 ;
    %load/vec4 v0000021ac886af70_0;
    %load/vec4 v0000021ac886a570_0;
    %xor;
    %store/vec4 v0000021ac886b1f0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000021ac874b2f0;
T_8 ;
    %wait E_0000021ac87f27f0;
    %load/vec4 v0000021ac8861590_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000021ac8862350_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0000021ac8861590_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000021ac8860690_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000021ac8861590_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000021ac8862350_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000021ac8862350_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000021ac8861590_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0000021ac8860690_0, 0, 1;
    %load/vec4 v0000021ac8861590_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.6, 8;
    %load/vec4 v0000021ac8860690_0;
    %inv;
    %store/vec4 v0000021ac8860690_0, 0, 1;
T_8.6 ;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0000021ac8862350_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000021ac8861590_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_8.9, 8;
T_8.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.9, 8;
 ; End of false expr.
    %blend;
T_8.9;
    %store/vec4 v0000021ac8860690_0, 0, 1;
    %load/vec4 v0000021ac8861590_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0000021ac8860690_0;
    %inv;
    %store/vec4 v0000021ac8860690_0, 0, 1;
T_8.10 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000021ac874b160;
T_9 ;
    %wait E_0000021ac87f2970;
    %load/vec4 v0000021ac8862170_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.0, 8;
    %load/vec4 v0000021ac8860d70_0;
    %jmp/1 T_9.1, 8;
T_9.0 ; End of true expr.
    %load/vec4 v0000021ac8860730_0;
    %jmp/0 T_9.1, 8;
 ; End of false expr.
    %blend;
T_9.1;
    %store/vec4 v0000021ac88616d0_0, 0, 32;
    %load/vec4 v0000021ac8862170_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.2, 8;
    %load/vec4 v0000021ac8860730_0;
    %jmp/1 T_9.3, 8;
T_9.2 ; End of true expr.
    %load/vec4 v0000021ac8860d70_0;
    %jmp/0 T_9.3, 8;
 ; End of false expr.
    %blend;
T_9.3;
    %store/vec4 v0000021ac8861f90_0, 0, 32;
    %load/vec4 v0000021ac8861270_0;
    %load/vec4 v0000021ac8861bd0_0;
    %sub;
    %store/vec4 v0000021ac8861090_0, 0, 8;
    %load/vec4 v0000021ac8860e10_0;
    %ix/getv 4, v0000021ac8861090_0;
    %shiftr 4;
    %store/vec4 v0000021ac8860eb0_0, 0, 24;
    %load/vec4 v0000021ac88622b0_0;
    %load/vec4 v0000021ac8861770_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_9.4, 8;
    %load/vec4 v0000021ac8860ff0_0;
    %pad/u 25;
    %load/vec4 v0000021ac8860eb0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_9.5, 8;
T_9.4 ; End of true expr.
    %load/vec4 v0000021ac8860ff0_0;
    %pad/u 25;
    %load/vec4 v0000021ac8860eb0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_9.5, 8;
 ; End of false expr.
    %blend;
T_9.5;
    %split/vec4 24;
    %store/vec4 v0000021ac88607d0_0, 0, 24;
    %store/vec4 v0000021ac8860a50_0, 0, 1;
    %load/vec4 v0000021ac8861270_0;
    %store/vec4 v0000021ac8861950_0, 0, 8;
    %load/vec4 v0000021ac8860a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.6, 8;
    %load/vec4 v0000021ac88607d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021ac88607d0_0, 0, 24;
    %load/vec4 v0000021ac8861950_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_9.8, 8;
    %load/vec4 v0000021ac8861950_0;
    %addi 1, 0, 8;
    %jmp/1 T_9.9, 8;
T_9.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_9.9, 8;
 ; End of false expr.
    %blend;
T_9.9;
    %store/vec4 v0000021ac8861950_0, 0, 8;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0000021ac88607d0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000021ac88607d0_0, 0, 24;
    %jmp T_9.11;
T_9.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac88611d0_0, 0, 32;
T_9.12 ;
    %load/vec4 v0000021ac88607d0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_9.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021ac8861950_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_9.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.14, 9;
    %load/vec4 v0000021ac88611d0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_9.14;
    %flag_set/vec4 8;
    %jmp/0xz T_9.13, 8;
    %load/vec4 v0000021ac88607d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000021ac88607d0_0, 0, 24;
    %load/vec4 v0000021ac8861950_0;
    %subi 1, 0, 8;
    %store/vec4 v0000021ac8861950_0, 0, 8;
    %load/vec4 v0000021ac88611d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac88611d0_0, 0, 32;
    %jmp T_9.12;
T_9.13 ;
T_9.11 ;
T_9.7 ;
    %load/vec4 v0000021ac88622b0_0;
    %load/vec4 v0000021ac8861950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021ac88607d0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021ac88613b0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000021ac8712d20;
T_10 ;
    %wait E_0000021ac87f2770;
    %load/vec4 v0000021ac886a9d0_0;
    %pad/u 9;
    %load/vec4 v0000021ac886b290_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000021ac886b330_0, 0, 9;
    %load/vec4 v0000021ac886ad90_0;
    %pad/u 48;
    %load/vec4 v0000021ac886c370_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000021ac886a750_0, 0, 48;
    %load/vec4 v0000021ac886a750_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000021ac886a750_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000021ac886aa70_0, 0, 23;
    %load/vec4 v0000021ac886b330_0;
    %addi 1, 0, 9;
    %store/vec4 v0000021ac886b330_0, 0, 9;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000021ac886a750_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000021ac886aa70_0, 0, 23;
T_10.1 ;
    %load/vec4 v0000021ac886b330_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_10.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021ac886a610_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021ac886aa70_0, 0, 23;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000021ac886b330_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_10.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021ac886a610_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021ac886aa70_0, 0, 23;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v0000021ac886b330_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000021ac886a610_0, 0, 8;
T_10.5 ;
T_10.3 ;
    %load/vec4 v0000021ac886b0b0_0;
    %load/vec4 v0000021ac886a4d0_0;
    %xor;
    %store/vec4 v0000021ac886a6b0_0, 0, 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000021ac8712eb0;
T_11 ;
    %wait E_0000021ac87f2870;
    %load/vec4 v0000021ac886b790_0;
    %pad/u 9;
    %load/vec4 v0000021ac886d480_0;
    %pad/u 9;
    %add;
    %subi 127, 0, 9;
    %store/vec4 v0000021ac886d3e0_0, 0, 9;
    %load/vec4 v0000021ac886e060_0;
    %pad/u 48;
    %load/vec4 v0000021ac886d520_0;
    %pad/u 48;
    %mul;
    %store/vec4 v0000021ac886dac0_0, 0, 48;
    %load/vec4 v0000021ac886dac0_0;
    %parti/s 1, 47, 7;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0000021ac886dac0_0;
    %parti/s 23, 24, 6;
    %store/vec4 v0000021ac886e100_0, 0, 23;
    %load/vec4 v0000021ac886d3e0_0;
    %addi 1, 0, 9;
    %store/vec4 v0000021ac886d3e0_0, 0, 9;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000021ac886dac0_0;
    %parti/s 23, 23, 6;
    %store/vec4 v0000021ac886e100_0, 0, 23;
T_11.1 ;
    %load/vec4 v0000021ac886d3e0_0;
    %cmpi/u 255, 0, 9;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.2, 5;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0000021ac886c580_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021ac886e100_0, 0, 23;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000021ac886d3e0_0;
    %cmpi/u 0, 0, 9;
    %flag_or 5, 4;
    %jmp/0xz  T_11.4, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021ac886c580_0, 0, 8;
    %pushi/vec4 0, 0, 23;
    %store/vec4 v0000021ac886e100_0, 0, 23;
    %jmp T_11.5;
T_11.4 ;
    %load/vec4 v0000021ac886d3e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000021ac886c580_0, 0, 8;
T_11.5 ;
T_11.3 ;
    %load/vec4 v0000021ac886cda0_0;
    %load/vec4 v0000021ac886d660_0;
    %xor;
    %store/vec4 v0000021ac886da20_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000021ac875b940;
T_12 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021ac886c4e0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac886d0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac886c9e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac886c620_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_0000021ac875b940;
T_13 ;
    %wait E_0000021ac87f3230;
    %load/vec4 v0000021ac886cd00_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac886c620_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021ac886c4e0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac886d0c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac886c9e0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000021ac886d7a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0000021ac886c4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021ac886c4e0_0, 0, 3;
    %jmp T_13.8;
T_13.4 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021ac886c4e0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac886d0c0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021ac886c9e0_0, 0, 32;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v0000021ac886d200_0;
    %store/vec4 v0000021ac886db60_0, 0, 32;
    %load/vec4 v0000021ac886c4e0_0;
    %addi 1, 0, 3;
    %store/vec4 v0000021ac886c4e0_0, 0, 3;
    %load/vec4 v0000021ac886c9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac886c9e0_0, 0, 32;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v0000021ac886d0c0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_13.9, 5;
    %load/vec4 v0000021ac886df20_0;
    %store/vec4 v0000021ac886db60_0, 0, 32;
    %load/vec4 v0000021ac886c9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac886c9e0_0, 0, 32;
    %jmp T_13.10;
T_13.9 ;
    %load/vec4 v0000021ac886c800_0;
    %store/vec4 v0000021ac886c620_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021ac886c4e0_0, 0, 3;
    %load/vec4 v0000021ac886c9e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac886c9e0_0, 0, 32;
T_13.10 ;
    %load/vec4 v0000021ac886d0c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac886d0c0_0, 0, 32;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000021ac875b7b0;
T_14 ;
    %wait E_0000021ac87f30f0;
    %load/vec4 v0000021ac8860200_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000021ac885ef40_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000021ac8860200_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000021ac885e720_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000021ac8860200_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000021ac885ef40_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v0000021ac885ef40_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000021ac8860200_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.5, 8;
T_14.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_14.5, 8;
 ; End of false expr.
    %blend;
T_14.5;
    %store/vec4 v0000021ac885e720_0, 0, 1;
    %load/vec4 v0000021ac8860200_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0000021ac885e720_0;
    %inv;
    %store/vec4 v0000021ac885e720_0, 0, 1;
T_14.6 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0000021ac885ef40_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000021ac8860200_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_14.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_14.9, 8;
T_14.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_14.9, 8;
 ; End of false expr.
    %blend;
T_14.9;
    %store/vec4 v0000021ac885e720_0, 0, 1;
    %load/vec4 v0000021ac8860200_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.10, 8;
    %load/vec4 v0000021ac885e720_0;
    %inv;
    %store/vec4 v0000021ac885e720_0, 0, 1;
T_14.10 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000021ac8773e00;
T_15 ;
    %wait E_0000021ac87f2570;
    %load/vec4 v0000021ac885e540_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.0, 8;
    %load/vec4 v0000021ac885f120_0;
    %jmp/1 T_15.1, 8;
T_15.0 ; End of true expr.
    %load/vec4 v0000021ac885e860_0;
    %jmp/0 T_15.1, 8;
 ; End of false expr.
    %blend;
T_15.1;
    %store/vec4 v0000021ac885e5e0_0, 0, 32;
    %load/vec4 v0000021ac885e540_0;
    %flag_set/vec4 8;
    %jmp/0 T_15.2, 8;
    %load/vec4 v0000021ac885e860_0;
    %jmp/1 T_15.3, 8;
T_15.2 ; End of true expr.
    %load/vec4 v0000021ac885f120_0;
    %jmp/0 T_15.3, 8;
 ; End of false expr.
    %blend;
T_15.3;
    %store/vec4 v0000021ac885f1c0_0, 0, 32;
    %load/vec4 v0000021ac885f940_0;
    %load/vec4 v0000021ac885eb80_0;
    %sub;
    %store/vec4 v0000021ac885eae0_0, 0, 8;
    %load/vec4 v0000021ac885f9e0_0;
    %ix/getv 4, v0000021ac885eae0_0;
    %shiftr 4;
    %store/vec4 v0000021ac885ecc0_0, 0, 24;
    %load/vec4 v0000021ac88602a0_0;
    %load/vec4 v0000021ac885f760_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_15.4, 8;
    %load/vec4 v0000021ac885e7c0_0;
    %pad/u 25;
    %load/vec4 v0000021ac885ecc0_0;
    %pad/u 25;
    %add;
    %jmp/1 T_15.5, 8;
T_15.4 ; End of true expr.
    %load/vec4 v0000021ac885e7c0_0;
    %pad/u 25;
    %load/vec4 v0000021ac885ecc0_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_15.5, 8;
 ; End of false expr.
    %blend;
T_15.5;
    %split/vec4 24;
    %store/vec4 v0000021ac8860020_0, 0, 24;
    %store/vec4 v0000021ac885fbc0_0, 0, 1;
    %load/vec4 v0000021ac885f940_0;
    %store/vec4 v0000021ac8860340_0, 0, 8;
    %load/vec4 v0000021ac885fbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %load/vec4 v0000021ac8860020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021ac8860020_0, 0, 24;
    %load/vec4 v0000021ac8860340_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_15.8, 8;
    %load/vec4 v0000021ac8860340_0;
    %addi 1, 0, 8;
    %jmp/1 T_15.9, 8;
T_15.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_15.9, 8;
 ; End of false expr.
    %blend;
T_15.9;
    %store/vec4 v0000021ac8860340_0, 0, 8;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v0000021ac8860020_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_15.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000021ac8860020_0, 0, 24;
    %jmp T_15.11;
T_15.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac885ec20_0, 0, 32;
T_15.12 ;
    %load/vec4 v0000021ac8860020_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_15.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021ac8860340_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_15.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_15.14, 9;
    %load/vec4 v0000021ac885ec20_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_15.14;
    %flag_set/vec4 8;
    %jmp/0xz T_15.13, 8;
    %load/vec4 v0000021ac8860020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000021ac8860020_0, 0, 24;
    %load/vec4 v0000021ac8860340_0;
    %subi 1, 0, 8;
    %store/vec4 v0000021ac8860340_0, 0, 8;
    %load/vec4 v0000021ac885ec20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac885ec20_0, 0, 32;
    %jmp T_15.12;
T_15.13 ;
T_15.11 ;
T_15.7 ;
    %load/vec4 v0000021ac88602a0_0;
    %load/vec4 v0000021ac8860340_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021ac8860020_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021ac885fc60_0, 0, 32;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000021ac87fcf50;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ac886ffd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021ac8873700_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000021ac8873980_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ac8870070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac8870390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac88702f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021ac886ff30_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000021ac8874ec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac8870110_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000021ac8870250_0, 0, 32;
    %end;
    .thread T_16;
    .scope S_0000021ac87fcf50;
T_17 ;
    %wait E_0000021ac87f3230;
    %load/vec4 v0000021ac8874920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ac886ffd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021ac8873700_0, 0, 3;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000021ac8873980_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ac8870070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac8870390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac88702f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021ac886ff30_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000021ac8874ec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac8870110_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000021ac8870250_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac8874b00_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000021ac8873700_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_17.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_17.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %vpi_call 2 472 "$display", "Default State: Natural exponential invalid state encountered." {0 0 0};
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000021ac8873700_0, 0, 3;
    %jmp T_17.8;
T_17.2 ;
    %vpi_call 2 383 "$display", "State %d: A = %h ", v0000021ac8873700_0, v0000021ac886f2b0_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021ac8873700_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac8870390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac88702f0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000021ac886ff30_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000021ac8874ec0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac8870110_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000021ac8870250_0, 0, 32;
    %pushi/vec4 1065353216, 0, 32;
    %store/vec4 v0000021ac8873980_0, 0, 32;
    %jmp T_17.8;
T_17.3 ;
    %load/vec4 v0000021ac886ff30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac886ff30_0, 0, 32;
    %vpi_call 2 397 "$display", "State: %d Clock: %d", v0000021ac8873700_0, v0000021ac886ff30_0 {0 0 0};
    %vpi_call 2 398 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v0000021ac8873700_0, v0000021ac886f2b0_0, v0000021ac8874ec0_0, v0000021ac886fad0_0 {0 0 0};
    %vpi_call 2 399 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v0000021ac8873700_0, 32'b00111111100000000000000000000000, v0000021ac8870110_0, v0000021ac886f490_0 {0 0 0};
    %vpi_call 2 400 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v0000021ac8873700_0, v0000021ac886f490_0, v0000021ac8870250_0, v0000021ac886fe90_0 {0 0 0};
    %vpi_call 2 401 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v0000021ac8873700_0, v0000021ac886fad0_0, v0000021ac886fe90_0, v0000021ac886f850_0 {0 0 0};
    %vpi_call 2 402 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v0000021ac8873700_0, v0000021ac886f850_0, v0000021ac8873980_0, v0000021ac886f530_0 {0 0 0};
    %load/vec4 v0000021ac8873700_0;
    %addi 1, 0, 3;
    %store/vec4 v0000021ac8873700_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ac886ffd0_0, 0, 1;
    %jmp T_17.8;
T_17.4 ;
    %vpi_call 2 413 "$display", "clock: %d\012", v0000021ac886ff30_0 {0 0 0};
    %vpi_call 2 414 "$display", "DEBUG: index_fatorial = %d, ITER = %d", v0000021ac8870390_0, P_0000021ac87f0770 {0 0 0};
    %load/vec4 v0000021ac8870390_0;
    %cmpi/s 10, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_17.9, 5;
    %vpi_call 2 416 "$display", "DEBUG: index_fatorial <= ITER, continuing loop" {0 0 0};
    %load/vec4 v0000021ac88702f0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz  T_17.11, 5;
    %vpi_call 2 420 "$display", "index_division: %d\012", v0000021ac88702f0_0 {0 0 0};
    %load/vec4 v0000021ac886ff30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac886ff30_0, 0, 32;
    %load/vec4 v0000021ac88702f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac88702f0_0, 0, 32;
    %jmp T_17.12;
T_17.11 ;
    %vpi_call 2 425 "$display", "DEBUG: index_division >= ITER*2, incrementing index_fatorial" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ac886ffd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac88702f0_0, 0, 32;
    %load/vec4 v0000021ac8870390_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac8870390_0, 0, 32;
    %vpi_call 2 435 "$display", "DEBUG: index_fatorial incremented to %d", v0000021ac8870390_0 {0 0 0};
    %load/vec4 v0000021ac886ff30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac886ff30_0, 0, 32;
    %load/vec4 v0000021ac8873700_0;
    %addi 1, 0, 3;
    %store/vec4 v0000021ac8873700_0, 0, 3;
T_17.12 ;
    %jmp T_17.10;
T_17.9 ;
    %vpi_call 2 441 "$display", "DEBUG: index_fatorial > ITER, computation complete!" {0 0 0};
    %load/vec4 v0000021ac886ff30_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac886ff30_0, 0, 32;
    %load/vec4 v0000021ac886f530_0;
    %store/vec4 v0000021ac8874b00_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021ac8870070_0, 0, 1;
    %load/vec4 v0000021ac886ff30_0;
    %addi 1, 0, 32;
    %vpi_call 2 445 "$display", "State %d: clk = %d", v0000021ac8873700_0, S<0,vec4,s32> {1 0 0};
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000021ac8873700_0, 0, 3;
T_17.10 ;
    %jmp T_17.8;
T_17.5 ;
    %load/vec4 v0000021ac886fad0_0;
    %store/vec4 v0000021ac8874ec0_0, 0, 32;
    %load/vec4 v0000021ac886f490_0;
    %store/vec4 v0000021ac8870110_0, 0, 32;
    %load/vec4 v0000021ac886fe90_0;
    %store/vec4 v0000021ac8870250_0, 0, 32;
    %load/vec4 v0000021ac886f530_0;
    %store/vec4 v0000021ac8873980_0, 0, 32;
    %vpi_call 2 456 "$display", "State: %d inA_M1 = %h | inB_M1 = %h -> M1 = %h", v0000021ac8873700_0, v0000021ac886f2b0_0, v0000021ac8874ec0_0, v0000021ac886fad0_0 {0 0 0};
    %vpi_call 2 457 "$display", "State: %d inA_A1 = %h | inB_A1 = %h -> A1 = %h", v0000021ac8873700_0, 32'b00111111100000000000000000000000, v0000021ac8870110_0, v0000021ac886f490_0 {0 0 0};
    %vpi_call 2 458 "$display", "State: %d inA_M2 = %h | inB_M2 = %h -> M2 = %h", v0000021ac8873700_0, v0000021ac886f490_0, v0000021ac8870250_0, v0000021ac886fe90_0 {0 0 0};
    %vpi_call 2 459 "$display", "State: %d inA_D1 = %h | inB_D1 = %h -> D1 = %h", v0000021ac8873700_0, v0000021ac886fad0_0, v0000021ac886fe90_0, v0000021ac886f850_0 {0 0 0};
    %vpi_call 2 460 "$display", "State: %d: inA_D1 = %h | inB_D1 = %h -> A2 = %h", v0000021ac8873700_0, v0000021ac886f850_0, v0000021ac8873980_0, v0000021ac886f530_0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000021ac8873700_0, 0, 3;
    %jmp T_17.8;
T_17.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ac8870070_0, 0, 1;
    %jmp T_17.8;
T_17.8 ;
    %pop/vec4 1;
    %load/vec4 v0000021ac8870070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.15, 9;
    %load/vec4 v0000021ac8873700_0;
    %pushi/vec4 2, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_17.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.13, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021ac8870070_0, 0, 1;
T_17.13 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000021ac87e8770;
T_18 ;
    %wait E_0000021ac87f45b0;
    %load/vec4 v0000021ac8875140_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0000021ac8874420_0, 0, 1;
    %load/vec4 v0000021ac8875140_0;
    %parti/s 8, 23, 6;
    %subi 127, 0, 8;
    %store/vec4 v0000021ac88750a0_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v0000021ac8875140_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021ac8873c00_0, 0, 24;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac8873b60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac8873a20_0, 0, 32;
    %load/vec4 v0000021ac88750a0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021ac8873b60_0, 4, 8;
    %load/vec4 v0000021ac8873c00_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000021ac8873a20_0, 4, 24;
    %load/vec4 v0000021ac88750a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.0, 5;
    %load/vec4 v0000021ac8873c00_0;
    %pad/u 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0000021ac88750a0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0000021ac8873b60_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000021ac88750a0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_18.2, 5;
    %load/vec4 v0000021ac8873c00_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %pushi/vec4 23, 0, 32;
    %load/vec4 v0000021ac88750a0_0;
    %pad/u 32;
    %sub;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %store/vec4 v0000021ac8873a20_0, 0, 32;
    %load/vec4 v0000021ac8873a20_0;
    %pushi/vec4 9, 0, 32;
    %load/vec4 v0000021ac88750a0_0;
    %pad/u 32;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000021ac8873a20_0, 0, 32;
    %jmp T_18.3;
T_18.2 ;
    %load/vec4 v0000021ac8873c00_0;
    %pad/u 32;
    %load/vec4 v0000021ac88750a0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0000021ac8873a20_0, 0, 32;
T_18.3 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000021ac88729c0;
T_19 ;
    %wait E_0000021ac87f43b0;
    %load/vec4 v0000021ac8874560_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0000021ac88744c0_0;
    %parti/s 1, 31, 6;
    %cmp/ne;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v0000021ac8874560_0;
    %parti/s 1, 31, 6;
    %inv;
    %store/vec4 v0000021ac88737a0_0, 0, 1;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000021ac8874560_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000021ac88744c0_0;
    %parti/s 8, 23, 6;
    %cmp/ne;
    %jmp/0xz  T_19.2, 4;
    %load/vec4 v0000021ac88744c0_0;
    %parti/s 8, 23, 6;
    %load/vec4 v0000021ac8874560_0;
    %parti/s 8, 23, 6;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_19.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.5, 8;
T_19.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.5, 8;
 ; End of false expr.
    %blend;
T_19.5;
    %store/vec4 v0000021ac88737a0_0, 0, 1;
    %load/vec4 v0000021ac8874560_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.6, 8;
    %load/vec4 v0000021ac88737a0_0;
    %inv;
    %store/vec4 v0000021ac88737a0_0, 0, 1;
T_19.6 ;
    %jmp T_19.3;
T_19.2 ;
    %load/vec4 v0000021ac88744c0_0;
    %parti/s 23, 0, 2;
    %load/vec4 v0000021ac8874560_0;
    %parti/s 23, 0, 2;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_19.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_19.9, 8;
T_19.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_19.9, 8;
 ; End of false expr.
    %blend;
T_19.9;
    %store/vec4 v0000021ac88737a0_0, 0, 1;
    %load/vec4 v0000021ac8874560_0;
    %parti/s 1, 31, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.10, 8;
    %load/vec4 v0000021ac88737a0_0;
    %inv;
    %store/vec4 v0000021ac88737a0_0, 0, 1;
T_19.10 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000021ac8872830;
T_20 ;
    %wait E_0000021ac87f3e30;
    %load/vec4 v0000021ac8875000_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.0, 8;
    %load/vec4 v0000021ac8875320_0;
    %jmp/1 T_20.1, 8;
T_20.0 ; End of true expr.
    %load/vec4 v0000021ac88746a0_0;
    %jmp/0 T_20.1, 8;
 ; End of false expr.
    %blend;
T_20.1;
    %store/vec4 v0000021ac8874ba0_0, 0, 32;
    %load/vec4 v0000021ac8875000_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.2, 8;
    %load/vec4 v0000021ac88746a0_0;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %load/vec4 v0000021ac8875320_0;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %store/vec4 v0000021ac8874600_0, 0, 32;
    %load/vec4 v0000021ac8874c40_0;
    %load/vec4 v0000021ac88751e0_0;
    %sub;
    %store/vec4 v0000021ac8874060_0, 0, 8;
    %load/vec4 v0000021ac8874e20_0;
    %ix/getv 4, v0000021ac8874060_0;
    %shiftr 4;
    %store/vec4 v0000021ac8874f60_0, 0, 24;
    %load/vec4 v0000021ac8875280_0;
    %load/vec4 v0000021ac8873f20_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0 T_20.4, 8;
    %load/vec4 v0000021ac8873840_0;
    %pad/u 25;
    %load/vec4 v0000021ac8874f60_0;
    %pad/u 25;
    %add;
    %jmp/1 T_20.5, 8;
T_20.4 ; End of true expr.
    %load/vec4 v0000021ac8873840_0;
    %pad/u 25;
    %load/vec4 v0000021ac8874f60_0;
    %pad/u 25;
    %sub;
    %jmp/0 T_20.5, 8;
 ; End of false expr.
    %blend;
T_20.5;
    %split/vec4 24;
    %store/vec4 v0000021ac8874ce0_0, 0, 24;
    %store/vec4 v0000021ac88753c0_0, 0, 1;
    %load/vec4 v0000021ac8874c40_0;
    %store/vec4 v0000021ac8874740_0, 0, 8;
    %load/vec4 v0000021ac88753c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v0000021ac8874ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000021ac8874ce0_0, 0, 24;
    %load/vec4 v0000021ac8874740_0;
    %cmpi/u 255, 0, 8;
    %flag_mov 8, 5;
    %jmp/0 T_20.8, 8;
    %load/vec4 v0000021ac8874740_0;
    %addi 1, 0, 8;
    %jmp/1 T_20.9, 8;
T_20.8 ; End of true expr.
    %pushi/vec4 255, 0, 8;
    %jmp/0 T_20.9, 8;
 ; End of false expr.
    %blend;
T_20.9;
    %store/vec4 v0000021ac8874740_0, 0, 8;
    %jmp T_20.7;
T_20.6 ;
    %load/vec4 v0000021ac8874ce0_0;
    %or/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz  T_20.10, 4;
    %pushi/vec4 0, 0, 24;
    %store/vec4 v0000021ac8874ce0_0, 0, 24;
    %jmp T_20.11;
T_20.10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000021ac88738e0_0, 0, 32;
T_20.12 ;
    %load/vec4 v0000021ac8874ce0_0;
    %parti/s 1, 23, 6;
    %cmpi/ne 1, 0, 1;
    %flag_get/vec4 6;
    %jmp/0 T_20.15, 6;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000021ac8874740_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_20.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.14, 9;
    %load/vec4 v0000021ac88738e0_0;
    %cmpi/s 24, 0, 32;
    %flag_get/vec4 5;
    %and;
T_20.14;
    %flag_set/vec4 8;
    %jmp/0xz T_20.13, 8;
    %load/vec4 v0000021ac8874ce0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000021ac8874ce0_0, 0, 24;
    %load/vec4 v0000021ac8874740_0;
    %subi 1, 0, 8;
    %store/vec4 v0000021ac8874740_0, 0, 8;
    %load/vec4 v0000021ac88738e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000021ac88738e0_0, 0, 32;
    %jmp T_20.12;
T_20.13 ;
T_20.11 ;
T_20.7 ;
    %load/vec4 v0000021ac8875280_0;
    %load/vec4 v0000021ac8874740_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000021ac8874ce0_0;
    %parti/s 23, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000021ac8873660_0, 0, 32;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000021ac8746d40;
T_21 ;
    %vpi_call 3 22 "$display", "Iniciando os testes..." {0 0 0};
    %pushi/vec4 1078774988, 0, 32;
    %store/vec4 v0000021ac88747e0_0, 0, 32;
    %pushi/vec4 1082549862, 0, 32;
    %store/vec4 v0000021ac8873ac0_0, 0, 32;
    %delay 40000, 0;
    %vpi_call 3 28 "$display", "Teste 1: A = 3.2, B = 4.2, Resultado = %h", v0000021ac8874100_0 {0 0 0};
    %pushi/vec4 1059648962, 0, 32;
    %store/vec4 v0000021ac88747e0_0, 0, 32;
    %pushi/vec4 1057132380, 0, 32;
    %store/vec4 v0000021ac8873ac0_0, 0, 32;
    %delay 40000, 0;
    %vpi_call 3 34 "$display", "Teste 2: A = 0.66, B = 0.51, Resultado = %h", v0000021ac8874100_0 {0 0 0};
    %pushi/vec4 3204448256, 0, 32;
    %store/vec4 v0000021ac88747e0_0, 0, 32;
    %pushi/vec4 3234647244, 0, 32;
    %store/vec4 v0000021ac8873ac0_0, 0, 32;
    %delay 40000, 0;
    %vpi_call 3 40 "$display", "Teste 3: A = -0.5, B = -6.4, Resultado = %h", v0000021ac8874100_0 {0 0 0};
    %pushi/vec4 3204448256, 0, 32;
    %store/vec4 v0000021ac88747e0_0, 0, 32;
    %pushi/vec4 1087163596, 0, 32;
    %store/vec4 v0000021ac8873ac0_0, 0, 32;
    %delay 40000, 0;
    %vpi_call 3 46 "$display", "Teste 4: A = -0.5, B = 6.4, Resultado = %h", v0000021ac8874100_0 {0 0 0};
    %pushi/vec4 1077195957, 0, 32;
    %store/vec4 v0000021ac88747e0_0, 0, 32;
    %pushi/vec4 3211849969, 0, 32;
    %store/vec4 v0000021ac8873ac0_0, 0, 32;
    %delay 40000, 0;
    %vpi_call 3 52 "$display", "Teste 5: A = 2.8235295, B = -0.9411765, Resultado = %h", v0000021ac8874100_0 {0 0 0};
    %vpi_call 3 54 "$finish" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "../../alu.v";
    "tb_ieee754_adder.v";
