
---------------------------------------------

N_THREADS               :	4

---------------------------------------------

LLC_SIZE_KB             :	8192
LLC_ASSOC               :	8
LLC_REPL_POLICY         :	LRU, prioritize clean lines

---------------------------------------------

ROB_WIDTH               :	256
OS_PAGESIZE             :	4096
LINESIZE                :	64
[DRAM] Row Buffer Policy: OPEN_PAGE
[DRAM] Refresh Policy: RANK_LEVEL_STAGGERED
[DRAM] Request Size: 64 bytes
[DRAM] Shift Bits: 6
[DRAM MOP Enabled] MOP Size: 4
Expected: rohirababgchlo, Actual: rohirababgchlo
[DRAM] Channel Position: 2| Width: 1
[DRAM] Rank Position: 8| Width: 0
[DRAM] BankGroup Position: 3| Width: 3
[DRAM] Bank Position: 6| Width: 2
[DRAM] Row Position: 12| Width: 17
[DRAM] High Position: 8| Width: 4
[DRAM] Low Position: 0| Width: 2
[RFM] rfm_mode: 0
[ALERT] alert_mode: 0
[MOAT] moat_mode: 0
[MIRZA] mirza_mode: 0
[DRAMSim3] Starting a JedecDRAMSystem
read_to_read_l: 12
read_to_read_s: 8
read_to_read_o: 10


--------------------------------------------------------------------------------
------------------------------- SIMULATION START -------------------------------
--------------------------------------------------------------------------------


CYCLE =    0M [ INST:     0M     0M     0M     0M ]
	progress: ..................................

--------------------------------------------------------------------------------
-------------------------------- SIMULATION END --------------------------------
--------------------------------------------------------------------------------

SIM_TIME_IN_CORE        	9.70049
SIM_TIME_IN_MEM         	31.5719
SYS_CYCLES              	33373708

CORE_0_INST             	100219138
CORE_0_IPC              	3.00294
CORE_0_MISSES           	160684
CORE_0_ACCESSES         	1921814
CORE_0_MPKI             	1.60333
CORE_0_APKI             	19.1761

CORE_1_INST             	100320505
CORE_1_IPC              	3.00597
CORE_1_MISSES           	160419
CORE_1_ACCESSES         	1921951
CORE_1_MPKI             	1.59906
CORE_1_APKI             	19.1581

CORE_2_INST             	100000002
CORE_2_IPC              	2.99637
CORE_2_MISSES           	162015
CORE_2_ACCESSES         	1921531
CORE_2_MPKI             	1.62015
CORE_2_APKI             	19.2153

CORE_3_INST             	100102793
CORE_3_IPC              	2.99945
CORE_3_MISSES           	162130
CORE_3_ACCESSES         	1921669
CORE_3_MPKI             	1.61964
CORE_3_APKI             	19.197

LLC_MISSES              	645248
LLC_ACCESSES            	7686965
LLC_MISS_RATE           	8.39405
LLC_LRU_WB_AVOIDED      	273085

LLC_MISS_PENALTY        	479.693

OS_MAPPED_PAGES         	10359
OS_TOTAL_PAGE_FRAMES    	8388608

MEM_FAILED_REQUESTS     	2

###########################################
## Statistics of Channel 0
###########################################
acts.0.7.3                     =         3870   # ACTs Counter
acts.0.7.1                     =         3743   # ACTs Counter
acts.0.7.0                     =         3941   # ACTs Counter
acts.0.6.2                     =         3822   # ACTs Counter
acts.0.6.1                     =         3549   # ACTs Counter
acts.0.5.2                     =         3850   # ACTs Counter
acts.0.5.1                     =         3629   # ACTs Counter
acts.0.4.3                     =         3756   # ACTs Counter
acts.0.4.2                     =         3742   # ACTs Counter
acts.0.4.1                     =         3643   # ACTs Counter
acts.0.4.0                     =         3898   # ACTs Counter
acts.0.3.3                     =         3324   # ACTs Counter
acts.0.3.1                     =         3266   # ACTs Counter
acts.0.3.0                     =         3438   # ACTs Counter
acts.0.2.3                     =         3324   # ACTs Counter
acts.0.2.2                     =         3406   # ACTs Counter
num_ondemand_pres              =        86280   # Number of ondemend PRE commands
num_pre_cmds                   =       117174   # Number of PRE commands
num_act_cmds                   =       117187   # Number of ACT commands
num_write_row_hits             =         1104   # Number of write row buffer hits
num_writes_done                =       119312   # Number of read requests issued
acts.0.5.0                     =         3770   # ACTs Counter
num_read_cmds                  =       304159   # Number of READ/READP commands
num_refab_cmds                 =         2132   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =         3733   # ACTs Counter
acts.0.1.2                     =         3695   # ACTs Counter
num_read_row_hits              =       199055   # Number of read row buffer hits
num_reads_done                 =       304159   # Number of read requests issued
acts.0.7.2                     =         3860   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =         3956   # ACTs Counter
acts.0.2.1                     =         3247   # ACTs Counter
num_write_cmds                 =        12088   # Number of WRITE/WRITEP commands
acts.0.0.0                     =         3983   # ACTs Counter
num_cycles                     =     20024225   # Number of DRAM cycles
acts.0.5.3                     =         3808   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =         3329   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            0   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =         3797   # ACTs Counter
acts.0.0.2                     =         3921   # ACTs Counter
acts.0.1.0                     =         3699   # ACTs Counter
acts.0.0.1                     =         3716   # ACTs Counter
acts.0.1.1                     =         3545   # ACTs Counter
acts.0.2.0                     =         3441   # ACTs Counter
acts.0.1.3                     =         3486   # ACTs Counter
rank_active_cycles.0           =     15804280   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =      4219945   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      1081830   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =         5974   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =         3111   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =          604   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =           64   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            1   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            0   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =            0   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       260360   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        41183   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        15951   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14689   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9439   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8382   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        10818   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7262   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4195   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         5077   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        46115   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            2   # Write cmd latency (cycles)
write_latency[80-99]           =           68   # Write cmd latency (cycles)
write_latency[100-119]         =          143   # Write cmd latency (cycles)
write_latency[120-139]         =          144   # Write cmd latency (cycles)
write_latency[140-159]         =          140   # Write cmd latency (cycles)
write_latency[160-179]         =           42   # Write cmd latency (cycles)
write_latency[180-199]         =           26   # Write cmd latency (cycles)
write_latency[200-]            =        11523   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        49361   # Read request latency (cycles)
read_latency[60-79]            =         3996   # Read request latency (cycles)
read_latency[80-99]            =        26148   # Read request latency (cycles)
read_latency[100-119]          =         8237   # Read request latency (cycles)
read_latency[120-139]          =        48028   # Read request latency (cycles)
read_latency[140-159]          =        14977   # Read request latency (cycles)
read_latency[160-179]          =        11788   # Read request latency (cycles)
read_latency[180-199]          =         9458   # Read request latency (cycles)
read_latency[200-]             =       132166   # Read request latency (cycles)
refab_energy                   =  3.98767e+09   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  9.09791e+07   # Write energy
read_energy                    =  2.70969e+09   # Read energy
act_energy                     =  1.33312e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  1.49892e+09   # Precharge standby energy rank.0
act_stb_energy.0               =   7.8895e+09   # Active standby energy rank.0
average_read_latency           =       287.94   # Average read request latency (cycles)
average_interarrival           =      47.2856   # Average request interarrival latency (cycles)
total_energy                   =  1.35222e+10   # Total energy (pJ)
average_power                  =      675.293   # Average power (mW)
average_bandwidth              =      3.25353   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
acts.0.7.3                     =         3815   # ACTs Counter
acts.0.7.1                     =         3686   # ACTs Counter
acts.0.7.0                     =         3948   # ACTs Counter
acts.0.6.2                     =         3647   # ACTs Counter
acts.0.6.1                     =         3458   # ACTs Counter
acts.0.5.2                     =         3891   # ACTs Counter
acts.0.5.1                     =         3657   # ACTs Counter
acts.0.4.3                     =         3609   # ACTs Counter
acts.0.4.2                     =         3672   # ACTs Counter
acts.0.4.1                     =         3589   # ACTs Counter
acts.0.4.0                     =         3806   # ACTs Counter
acts.0.3.3                     =         3659   # ACTs Counter
acts.0.3.1                     =         3615   # ACTs Counter
acts.0.3.0                     =         3676   # ACTs Counter
acts.0.2.3                     =         3409   # ACTs Counter
acts.0.2.2                     =         3433   # ACTs Counter
num_ondemand_pres              =        86020   # Number of ondemend PRE commands
num_pre_cmds                   =       116826   # Number of PRE commands
num_act_cmds                   =       116836   # Number of ACT commands
num_write_row_hits             =         1124   # Number of write row buffer hits
num_writes_done                =       118019   # Number of read requests issued
acts.0.5.0                     =         4185   # ACTs Counter
num_read_cmds                  =       305128   # Number of READ/READP commands
num_refab_cmds                 =         2132   # Number of REFab commands
num_refsb_cmds                 =            0   # Number of REFsb commands
acts.0.6.3                     =         3592   # ACTs Counter
acts.0.1.2                     =         3644   # ACTs Counter
num_read_row_hits              =       199799   # Number of read row buffer hits
num_reads_done                 =       305129   # Number of read requests issued
acts.0.7.2                     =         3816   # ACTs Counter
num_rfmsb_cmds                 =            0   # Number of RFMSB commands
acts.0.6.0                     =         3613   # ACTs Counter
acts.0.2.1                     =         3247   # ACTs Counter
num_write_cmds                 =        11571   # Number of WRITE/WRITEP commands
acts.0.0.0                     =         3665   # ACTs Counter
num_cycles                     =     20024225   # Number of DRAM cycles
acts.0.5.3                     =         3852   # ACTs Counter
num_refb_cmds                  =            0   # Number of REFb commands
acts.0.3.2                     =         3696   # ACTs Counter
num_write_buf_hits             =            0   # Number of write buffer hits
num_srefe_cmds                 =            0   # Number of SREFE commands
epoch_num                      =            0   # Number of epochs
num_srefx_cmds                 =            0   # Number of SREFX commands
num_rfmab_cmds                 =            0   # Number of RFMAB commands
num_alerts                     =            0   # Number of ALERTs triggered
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
acts.0.0.3                     =         3689   # ACTs Counter
acts.0.0.2                     =         3641   # ACTs Counter
acts.0.1.0                     =         3636   # ACTs Counter
acts.0.0.1                     =         3496   # ACTs Counter
acts.0.1.1                     =         3512   # ACTs Counter
acts.0.2.0                     =         3454   # ACTs Counter
acts.0.1.3                     =         3528   # ACTs Counter
rank_active_cycles.0           =     15872873   # Cyles of rank active rank.0
all_bank_idle_cycles.0         =      4151352   # Cyles of all bank idle in rank rank.0
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
prac_per_tREFI.0               =      1081774   # PRAC counters per tREFI geometric_bin.0
prac_per_tREFI.1               =         6060   # PRAC counters per tREFI geometric_bin.1
prac_per_tREFI.2               =         3062   # PRAC counters per tREFI geometric_bin.2
prac_per_tREFI.3               =          626   # PRAC counters per tREFI geometric_bin.3
prac_per_tREFI.4               =           60   # PRAC counters per tREFI geometric_bin.4
prac_per_tREFI.5               =            1   # PRAC counters per tREFI geometric_bin.5
prac_per_tREFI.6               =            1   # PRAC counters per tREFI geometric_bin.6
prac_per_tREFI.7               =            0   # PRAC counters per tREFI geometric_bin.7
prac_per_tREFI.8               =            0   # PRAC counters per tREFI geometric_bin.8
prac_per_tREFI.9               =            0   # PRAC counters per tREFI geometric_bin.9
prac_per_tREFI.10              =            0   # PRAC counters per tREFI geometric_bin.10
prac_per_tREFI.11              =            0   # PRAC counters per tREFI geometric_bin.11
prac_per_tREFI.12              =            0   # PRAC counters per tREFI geometric_bin.12
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       260538   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        41507   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =        15700   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =        14198   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         9345   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         8127   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        10725   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7048   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         4224   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         5232   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        46505   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            2   # Write cmd latency (cycles)
write_latency[60-79]           =            2   # Write cmd latency (cycles)
write_latency[80-99]           =           52   # Write cmd latency (cycles)
write_latency[100-119]         =          128   # Write cmd latency (cycles)
write_latency[120-139]         =          135   # Write cmd latency (cycles)
write_latency[140-159]         =          123   # Write cmd latency (cycles)
write_latency[160-179]         =           48   # Write cmd latency (cycles)
write_latency[180-199]         =           23   # Write cmd latency (cycles)
write_latency[200-]            =        11058   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =            0   # Read request latency (cycles)
read_latency[40-59]            =        49839   # Read request latency (cycles)
read_latency[60-79]            =         3841   # Read request latency (cycles)
read_latency[80-99]            =        26385   # Read request latency (cycles)
read_latency[100-119]          =         8171   # Read request latency (cycles)
read_latency[120-139]          =        48559   # Read request latency (cycles)
read_latency[140-159]          =        14987   # Read request latency (cycles)
read_latency[160-179]          =        12069   # Read request latency (cycles)
read_latency[180-199]          =         9836   # Read request latency (cycles)
read_latency[200-]             =       131441   # Read request latency (cycles)
refab_energy                   =  3.98767e+09   # 
ref_energy                     =            0   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   8.7088e+07   # Write energy
read_energy                    =  2.71832e+09   # Read energy
act_energy                     =  1.32913e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
pre_stb_energy.0               =  1.47456e+09   # Precharge standby energy rank.0
act_stb_energy.0               =  7.92374e+09   # Active standby energy rank.0
average_read_latency           =      286.111   # Average read request latency (cycles)
average_interarrival           =      47.3218   # Average request interarrival latency (cycles)
total_energy                   =  1.35328e+10   # Total energy (pJ)
average_power                  =      675.823   # Average power (mW)
average_bandwidth              =      3.25105   # Average bandwidth
