// Seed: 195455153
`define pp_4 0
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    output logic id_3
);
  reg   id_4;
  logic id_5;
  always @(posedge 1) if (id_5) id_4 <= id_0;
  logic id_7 = id_5;
endmodule
