vendor_name = ModelSim
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/Mux4to1.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ForwardingUnit_Mem.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/BPU.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/InstructionMemory.qip
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/InstructionMemory.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/DataMemory.qip
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/DataMemory.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/XnorGate.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/SignExtend.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/RegFile.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/Mux5to1.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/Mux3to1.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/mux2to1.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/MEM_WB_inst2Pipe.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/MEM_WB_inst1Pipe.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/IF_ID1_Pipe.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ID_EX_inst2Pipe.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ID_EX_inst1Pipe.v
source_file = 1, Hazard_Detection_Unit.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ForwardingUnit.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/EX_MEM_inst2Pipe.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/EX_MEM_inst1Pipe.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/dual_issue_processor.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ControlUnit.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/check_outer_dep.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/BranchCmpUnit.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ANDGate.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/ALU.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/Adder.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/testbench.v
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/mini_Control_Unit.v
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/db/altsyncram_kr82.tdf
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/instructionmemoryinitializationfile.mif
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/db/altsyncram_4tk2.tdf
source_file = 1, C:/Users/LENOVO/Cache_me_if_you_can/cache-me-if-you-can/dual_proc_quartus/datamemoryinitializationfile.mif
design_name = dual_issue_processor
instance = comp, \PC[0]~output , PC[0]~output, dual_issue_processor, 1
instance = comp, \PC[1]~output , PC[1]~output, dual_issue_processor, 1
instance = comp, \PC[2]~output , PC[2]~output, dual_issue_processor, 1
instance = comp, \PC[3]~output , PC[3]~output, dual_issue_processor, 1
instance = comp, \PC[4]~output , PC[4]~output, dual_issue_processor, 1
instance = comp, \PC[5]~output , PC[5]~output, dual_issue_processor, 1
instance = comp, \PC[6]~output , PC[6]~output, dual_issue_processor, 1
instance = comp, \PC[7]~output , PC[7]~output, dual_issue_processor, 1
instance = comp, \clk~input , clk~input, dual_issue_processor, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, dual_issue_processor, 1
instance = comp, \~GND , ~GND, dual_issue_processor, 1
instance = comp, \PC[1]~0 , PC[1]~0, dual_issue_processor, 1
instance = comp, \reset~input , reset~input, dual_issue_processor, 1
instance = comp, \reset~inputclkctrl , reset~inputclkctrl, dual_issue_processor, 1
instance = comp, \PC[1]~reg0 , PC[1]~reg0, dual_issue_processor, 1
instance = comp, \PC[3]~2 , PC[3]~2, dual_issue_processor, 1
instance = comp, \PC[3]~reg0 , PC[3]~reg0, dual_issue_processor, 1
instance = comp, \PC[2]~1 , PC[2]~1, dual_issue_processor, 1
instance = comp, \PC[2]~reg0 , PC[2]~reg0, dual_issue_processor, 1
instance = comp, \Add1~0 , Add1~0, dual_issue_processor, 1
instance = comp, \Add1~2 , Add1~2, dual_issue_processor, 1
instance = comp, \Add1~4 , Add1~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Branch_inst1_EX~0 , ID_EX_INST1_PIPE|Branch_inst1_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Branch_inst1_EX , ID_EX_INST1_PIPE|Branch_inst1_EX, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|Branch_inst1_Mem[0]~feeder , EX_MEM_INST1_PIPE|Branch_inst1_Mem[0]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|Branch_inst1_Mem[0] , EX_MEM_INST1_PIPE|Branch_inst1_Mem[0], dual_issue_processor, 1
instance = comp, \next_addr[0]~17_RESYN2096 , next_addr[0]~17_RESYN2096, dual_issue_processor, 1
instance = comp, \PC[4]~3 , PC[4]~3, dual_issue_processor, 1
instance = comp, \PC[4]~reg0 , PC[4]~reg0, dual_issue_processor, 1
instance = comp, \Add1~6 , Add1~6, dual_issue_processor, 1
instance = comp, \PcPlus1_Adder|out[0]~0 , PcPlus1_Adder|out[0]~0, dual_issue_processor, 1
instance = comp, \PcPlus1_Adder|out[1]~2 , PcPlus1_Adder|out[1]~2, dual_issue_processor, 1
instance = comp, \PcPlus1_Adder|out[2]~4 , PcPlus1_Adder|out[2]~4, dual_issue_processor, 1
instance = comp, \PcPlus1_Adder|out[3]~6 , PcPlus1_Adder|out[3]~6, dual_issue_processor, 1
instance = comp, \PcPlus1_Adder|out[4]~8 , PcPlus1_Adder|out[4]~8, dual_issue_processor, 1
instance = comp, \PcPlus1_Adder|out[5]~10 , PcPlus1_Adder|out[5]~10, dual_issue_processor, 1
instance = comp, \PcPlus1_Adder|out[6]~12 , PcPlus1_Adder|out[6]~12, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D~0 , FETCH_DECODE1_PIPE|pcPlus1D~0, dual_issue_processor, 1
instance = comp, \next_addr[0]~18 , next_addr[0]~18, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~1_RESYN2564 , FETCH_DECODE1_PIPE|inst1_Decode~1_RESYN2564, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~1 , FETCH_DECODE1_PIPE|inst1_Decode~1, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D[0] , FETCH_DECODE1_PIPE|pcPlus1D[0], dual_issue_processor, 1
instance = comp, \Add3~0 , Add3~0, dual_issue_processor, 1
instance = comp, \Add3~2 , Add3~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D~1 , FETCH_DECODE1_PIPE|pcPlus1D~1, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D[1] , FETCH_DECODE1_PIPE|pcPlus1D[1], dual_issue_processor, 1
instance = comp, \Add3~4 , Add3~4, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D~2 , FETCH_DECODE1_PIPE|pcPlus1D~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D[2] , FETCH_DECODE1_PIPE|pcPlus1D[2], dual_issue_processor, 1
instance = comp, \Add3~6 , Add3~6, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D~3 , FETCH_DECODE1_PIPE|pcPlus1D~3, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D[3] , FETCH_DECODE1_PIPE|pcPlus1D[3], dual_issue_processor, 1
instance = comp, \Add3~8 , Add3~8, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D~4 , FETCH_DECODE1_PIPE|pcPlus1D~4, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D[4] , FETCH_DECODE1_PIPE|pcPlus1D[4], dual_issue_processor, 1
instance = comp, \Add3~10 , Add3~10, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D~5 , FETCH_DECODE1_PIPE|pcPlus1D~5, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D[5] , FETCH_DECODE1_PIPE|pcPlus1D[5], dual_issue_processor, 1
instance = comp, \Add3~12 , Add3~12, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D~6 , FETCH_DECODE1_PIPE|pcPlus1D~6, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D[6] , FETCH_DECODE1_PIPE|pcPlus1D[6], dual_issue_processor, 1
instance = comp, \Add3~14 , Add3~14, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D~7 , FETCH_DECODE1_PIPE|pcPlus1D~7, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus1D[7] , FETCH_DECODE1_PIPE|pcPlus1D[7], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX~7 , ID_EX_INST1_PIPE|pcPlus1_EX~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX[7] , ID_EX_INST1_PIPE|pcPlus1_EX[7], dual_issue_processor, 1
instance = comp, \Add0~0 , Add0~0, dual_issue_processor, 1
instance = comp, \Add0~2 , Add0~2, dual_issue_processor, 1
instance = comp, \Add0~4 , Add0~4, dual_issue_processor, 1
instance = comp, \Add0~6 , Add0~6, dual_issue_processor, 1
instance = comp, \Add0~8 , Add0~8, dual_issue_processor, 1
instance = comp, \Add0~10 , Add0~10, dual_issue_processor, 1
instance = comp, \Add0~12 , Add0~12, dual_issue_processor, 1
instance = comp, \Add0~14 , Add0~14, dual_issue_processor, 1
instance = comp, \IM|altsyncram_component|auto_generated|ram_block1a0 , IM|altsyncram_component|auto_generated|ram_block1a0, dual_issue_processor, 1
instance = comp, \PcPlus2_Adder|out[1]~0 , PcPlus2_Adder|out[1]~0, dual_issue_processor, 1
instance = comp, \PcPlus2_Adder|out[2]~2 , PcPlus2_Adder|out[2]~2, dual_issue_processor, 1
instance = comp, \PcPlus2_Adder|out[3]~4 , PcPlus2_Adder|out[3]~4, dual_issue_processor, 1
instance = comp, \PcPlus2_Adder|out[4]~6 , PcPlus2_Adder|out[4]~6, dual_issue_processor, 1
instance = comp, \PcPlus2_Adder|out[5]~8 , PcPlus2_Adder|out[5]~8, dual_issue_processor, 1
instance = comp, \PcPlus2_Adder|out[6]~10 , PcPlus2_Adder|out[6]~10, dual_issue_processor, 1
instance = comp, \PcPlus2_Adder|out[7]~12 , PcPlus2_Adder|out[7]~12, dual_issue_processor, 1
instance = comp, \BTA_inst2|out[0]~0 , BTA_inst2|out[0]~0, dual_issue_processor, 1
instance = comp, \BTA_inst2|out[1]~2 , BTA_inst2|out[1]~2, dual_issue_processor, 1
instance = comp, \BTA_inst2|out[2]~4 , BTA_inst2|out[2]~4, dual_issue_processor, 1
instance = comp, \BTA_inst2|out[3]~6 , BTA_inst2|out[3]~6, dual_issue_processor, 1
instance = comp, \BTA_inst2|out[4]~8 , BTA_inst2|out[4]~8, dual_issue_processor, 1
instance = comp, \BTA_inst2|out[5]~10 , BTA_inst2|out[5]~10, dual_issue_processor, 1
instance = comp, \BTA_inst2|out[6]~12 , BTA_inst2|out[6]~12, dual_issue_processor, 1
instance = comp, \BTA_inst2|out[7]~14 , BTA_inst2|out[7]~14, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~7 , FETCH_DECODE1_PIPE|pcBranchD_inst2~7, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[7] , FETCH_DECODE1_PIPE|pcBranchD_inst2[7], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~7 , FETCH_DECODE1_PIPE|pcBranchD~7, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[7] , FETCH_DECODE1_PIPE|pcBranchD[7], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~7 , ID_EX_INST1_PIPE|pcBranch_EX~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[7] , ID_EX_INST1_PIPE|pcBranch_EX[7], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~9 , FETCH_DECODE1_PIPE|inst2_Decode~9, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[20] , FETCH_DECODE1_PIPE|inst2_Decode[20], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2~3 , ID_EX_INST2_PIPE|Rt_EX_inst2~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2[4] , ID_EX_INST2_PIPE|Rt_EX_inst2[4], dual_issue_processor, 1
instance = comp, \IM|altsyncram_component|auto_generated|ram_block1a8 , IM|altsyncram_component|auto_generated|ram_block1a8, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~20 , FETCH_DECODE1_PIPE|inst2_Decode~20, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[26] , FETCH_DECODE1_PIPE|inst2_Decode[26], dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder1~3 , CU_inst2|Decoder1~3, dual_issue_processor, 1
instance = comp, \flush_D_2~1 , flush_D_2~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|MemtoReg_inst2_EX[1] , ID_EX_INST2_PIPE|MemtoReg_inst2_EX[1], dual_issue_processor, 1
instance = comp, \CU_inst2|ALUOp[3]~0 , CU_inst2|ALUOp[3]~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|RegDst_inst2_EX~0 , ID_EX_INST2_PIPE|RegDst_inst2_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|RegDst_inst2_EX[0] , ID_EX_INST2_PIPE|RegDst_inst2_EX[0], dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux0~0 , regDstEMux_inst2|Mux0~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[4] , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[4], dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|dest_reg_inst2_WB[4] , MEM_WB_INST2_PIPE|dest_reg_inst2_WB[4], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~4 , FETCH_DECODE1_PIPE|inst2_Decode~4, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[25] , FETCH_DECODE1_PIPE|inst2_Decode[25], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~5 , FETCH_DECODE1_PIPE|inst1_Decode~5, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[25] , FETCH_DECODE1_PIPE|inst1_Decode[25], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1~4 , ID_EX_INST1_PIPE|Rs_EX_inst1~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1[4] , ID_EX_INST1_PIPE|Rs_EX_inst1[4], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|Rs_Mem_inst1[4] , EX_MEM_INST1_PIPE|Rs_Mem_inst1[4], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~27 , FETCH_DECODE1_PIPE|inst2_Decode~27, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[13] , FETCH_DECODE1_PIPE|inst2_Decode[13], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~3 , ID_EX_INST2_PIPE|Imm_EX_inst2~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[13] , ID_EX_INST2_PIPE|Imm_EX_inst2[13], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~8 , FETCH_DECODE1_PIPE|inst2_Decode~8, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[18] , FETCH_DECODE1_PIPE|inst2_Decode[18], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2~1 , ID_EX_INST2_PIPE|Rt_EX_inst2~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2[2] , ID_EX_INST2_PIPE|Rt_EX_inst2[2], dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux2~0 , regDstEMux_inst2|Mux2~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[2] , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[2], dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|dest_reg_inst2_WB[2] , MEM_WB_INST2_PIPE|dest_reg_inst2_WB[2], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~2 , FETCH_DECODE1_PIPE|inst2_Decode~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[24] , FETCH_DECODE1_PIPE|inst2_Decode[24], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~4 , FETCH_DECODE1_PIPE|inst1_Decode~4, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[24] , FETCH_DECODE1_PIPE|inst1_Decode[24], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1~2 , ID_EX_INST1_PIPE|Rs_EX_inst1~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1[3] , ID_EX_INST1_PIPE|Rs_EX_inst1[3], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|Rs_Mem_inst1[3] , EX_MEM_INST1_PIPE|Rs_Mem_inst1[3], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~3 , FETCH_DECODE1_PIPE|inst2_Decode~3, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[23] , FETCH_DECODE1_PIPE|inst2_Decode[23], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~3 , FETCH_DECODE1_PIPE|inst1_Decode~3, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[23] , FETCH_DECODE1_PIPE|inst1_Decode[23], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1~3 , ID_EX_INST1_PIPE|Rs_EX_inst1~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1[2] , ID_EX_INST1_PIPE|Rs_EX_inst1[2], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|Rs_Mem_inst1[2] , EX_MEM_INST1_PIPE|Rs_Mem_inst1[2], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~7 , FETCH_DECODE1_PIPE|inst2_Decode~7, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[19] , FETCH_DECODE1_PIPE|inst2_Decode[19], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2~0 , ID_EX_INST2_PIPE|Rt_EX_inst2~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2[3] , ID_EX_INST2_PIPE|Rt_EX_inst2[3], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~26 , FETCH_DECODE1_PIPE|inst2_Decode~26, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[14] , FETCH_DECODE1_PIPE|inst2_Decode[14], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~2 , ID_EX_INST2_PIPE|Imm_EX_inst2~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[14] , ID_EX_INST2_PIPE|Imm_EX_inst2[14], dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux1~0 , regDstEMux_inst2|Mux1~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[3] , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[3], dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|dest_reg_inst2_WB[3] , MEM_WB_INST2_PIPE|dest_reg_inst2_WB[3], dual_issue_processor, 1
instance = comp, \FU_Mem|Forward_WB2_s1_b1~2 , FU_Mem|Forward_WB2_s1_b1~2, dual_issue_processor, 1
instance = comp, \FU_Mem|Forward_WB2_s1_b1~3 , FU_Mem|Forward_WB2_s1_b1~3, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~11 , FETCH_DECODE1_PIPE|inst2_Decode~11, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[29] , FETCH_DECODE1_PIPE|inst2_Decode[29], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~15 , FETCH_DECODE1_PIPE|inst1_Decode~15, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[29] , FETCH_DECODE1_PIPE|inst1_Decode[29], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~12 , FETCH_DECODE1_PIPE|inst2_Decode~12, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[31] , FETCH_DECODE1_PIPE|inst2_Decode[31], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~12 , FETCH_DECODE1_PIPE|inst1_Decode~12, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[31] , FETCH_DECODE1_PIPE|inst1_Decode[31], dual_issue_processor, 1
instance = comp, \CU_inst1|JUMP~0 , CU_inst1|JUMP~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|RegDst_inst1_EX~3 , ID_EX_INST1_PIPE|RegDst_inst1_EX~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|RegDst_inst1_EX[0] , ID_EX_INST1_PIPE|RegDst_inst1_EX[0], dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder1~3 , CU_inst1|Decoder1~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|MemtoReg_inst1_EX[1] , ID_EX_INST1_PIPE|MemtoReg_inst1_EX[1], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~8 , FETCH_DECODE1_PIPE|inst1_Decode~8, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[19] , FETCH_DECODE1_PIPE|inst1_Decode[19], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1~0 , ID_EX_INST1_PIPE|Rt_EX_inst1~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1[3] , ID_EX_INST1_PIPE|Rt_EX_inst1[3], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~25 , FETCH_DECODE1_PIPE|inst1_Decode~25, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[14] , FETCH_DECODE1_PIPE|inst1_Decode[14], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~2 , ID_EX_INST1_PIPE|Imm_EX_inst1~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[14] , ID_EX_INST1_PIPE|Imm_EX_inst1[14], dual_issue_processor, 1
instance = comp, \regDstEMux_inst1|Mux1~0 , regDstEMux_inst1|Mux1~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[3] , EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[3], dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|dest_reg_inst1_WB[3] , MEM_WB_INST1_PIPE|dest_reg_inst1_WB[3], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~9 , FETCH_DECODE1_PIPE|inst1_Decode~9, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[18] , FETCH_DECODE1_PIPE|inst1_Decode[18], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1~1 , ID_EX_INST1_PIPE|Rt_EX_inst1~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1[2] , ID_EX_INST1_PIPE|Rt_EX_inst1[2], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~26 , FETCH_DECODE1_PIPE|inst1_Decode~26, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[13] , FETCH_DECODE1_PIPE|inst1_Decode[13], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~3 , ID_EX_INST1_PIPE|Imm_EX_inst1~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[13] , ID_EX_INST1_PIPE|Imm_EX_inst1[13], dual_issue_processor, 1
instance = comp, \regDstEMux_inst1|Mux2~0 , regDstEMux_inst1|Mux2~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[2] , EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[2], dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|dest_reg_inst1_WB[2] , MEM_WB_INST1_PIPE|dest_reg_inst1_WB[2], dual_issue_processor, 1
instance = comp, \CMP1_IN1|Mux0~1 , CMP1_IN1|Mux0~1, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~25 , FETCH_DECODE1_PIPE|inst2_Decode~25, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[11] , FETCH_DECODE1_PIPE|inst2_Decode[11], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~23 , FETCH_DECODE1_PIPE|inst1_Decode~23, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[11] , FETCH_DECODE1_PIPE|inst1_Decode[11], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~1 , ID_EX_INST1_PIPE|Imm_EX_inst1~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[11] , ID_EX_INST1_PIPE|Imm_EX_inst1[11], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~6 , FETCH_DECODE1_PIPE|inst2_Decode~6, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[16] , FETCH_DECODE1_PIPE|inst2_Decode[16], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~7 , FETCH_DECODE1_PIPE|inst1_Decode~7, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[16] , FETCH_DECODE1_PIPE|inst1_Decode[16], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1~2 , ID_EX_INST1_PIPE|Rt_EX_inst1~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1[0] , ID_EX_INST1_PIPE|Rt_EX_inst1[0], dual_issue_processor, 1
instance = comp, \regDstEMux_inst1|Mux4~0 , regDstEMux_inst1|Mux4~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[0] , EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[0], dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|dest_reg_inst1_WB[0] , MEM_WB_INST1_PIPE|dest_reg_inst1_WB[0], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~0 , FETCH_DECODE1_PIPE|inst2_Decode~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[22] , FETCH_DECODE1_PIPE|inst2_Decode[22], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~2 , FETCH_DECODE1_PIPE|inst1_Decode~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[22] , FETCH_DECODE1_PIPE|inst1_Decode[22], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1~1 , ID_EX_INST1_PIPE|Rs_EX_inst1~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1[1] , ID_EX_INST1_PIPE|Rs_EX_inst1[1], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|Rs_Mem_inst1[1] , EX_MEM_INST1_PIPE|Rs_Mem_inst1[1], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~1 , FETCH_DECODE1_PIPE|inst2_Decode~1, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[21] , FETCH_DECODE1_PIPE|inst2_Decode[21], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~0 , FETCH_DECODE1_PIPE|inst1_Decode~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[21] , FETCH_DECODE1_PIPE|inst1_Decode[21], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1~0 , ID_EX_INST1_PIPE|Rs_EX_inst1~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rs_EX_inst1[0] , ID_EX_INST1_PIPE|Rs_EX_inst1[0], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|Rs_Mem_inst1[0] , EX_MEM_INST1_PIPE|Rs_Mem_inst1[0], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~24 , FETCH_DECODE1_PIPE|inst1_Decode~24, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[12] , FETCH_DECODE1_PIPE|inst1_Decode[12], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~0 , ID_EX_INST1_PIPE|Imm_EX_inst1~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[12] , ID_EX_INST1_PIPE|Imm_EX_inst1[12], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~5 , FETCH_DECODE1_PIPE|inst2_Decode~5, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[17] , FETCH_DECODE1_PIPE|inst2_Decode[17], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~6 , FETCH_DECODE1_PIPE|inst1_Decode~6, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[17] , FETCH_DECODE1_PIPE|inst1_Decode[17], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1~4 , ID_EX_INST1_PIPE|Rt_EX_inst1~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1[1] , ID_EX_INST1_PIPE|Rt_EX_inst1[1], dual_issue_processor, 1
instance = comp, \regDstEMux_inst1|Mux3~0 , regDstEMux_inst1|Mux3~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[1] , EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[1], dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|dest_reg_inst1_WB[1] , MEM_WB_INST1_PIPE|dest_reg_inst1_WB[1], dual_issue_processor, 1
instance = comp, \CMP1_IN1|Mux0~0 , CMP1_IN1|Mux0~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~10 , FETCH_DECODE1_PIPE|inst1_Decode~10, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[20] , FETCH_DECODE1_PIPE|inst1_Decode[20], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1~3 , ID_EX_INST1_PIPE|Rt_EX_inst1~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Rt_EX_inst1[4] , ID_EX_INST1_PIPE|Rt_EX_inst1[4], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~28 , FETCH_DECODE1_PIPE|inst2_Decode~28, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[15] , FETCH_DECODE1_PIPE|inst2_Decode[15], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~27 , FETCH_DECODE1_PIPE|inst1_Decode~27, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[15] , FETCH_DECODE1_PIPE|inst1_Decode[15], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~4 , ID_EX_INST1_PIPE|Imm_EX_inst1~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[15] , ID_EX_INST1_PIPE|Imm_EX_inst1[15], dual_issue_processor, 1
instance = comp, \regDstEMux_inst1|Mux0~0 , regDstEMux_inst1|Mux0~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[4] , EX_MEM_INST1_PIPE|dest_reg_inst1_Mem[4], dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|dest_reg_inst1_WB[4] , MEM_WB_INST1_PIPE|dest_reg_inst1_WB[4], dual_issue_processor, 1
instance = comp, \CMP1_IN1|Mux0~2 , CMP1_IN1|Mux0~2, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector3~1 , CU_inst2|Selector3~1, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector3~0 , CU_inst2|Selector3~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~21 , FETCH_DECODE1_PIPE|inst2_Decode~21, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[4] , FETCH_DECODE1_PIPE|inst2_Decode[4], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~19 , FETCH_DECODE1_PIPE|inst2_Decode~19, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[3] , FETCH_DECODE1_PIPE|inst2_Decode[3], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~15 , FETCH_DECODE1_PIPE|inst2_Decode~15, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[5] , FETCH_DECODE1_PIPE|inst2_Decode[5], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~18 , FETCH_DECODE1_PIPE|inst2_Decode~18, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[0] , FETCH_DECODE1_PIPE|inst2_Decode[0], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~17 , FETCH_DECODE1_PIPE|inst2_Decode~17, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[1] , FETCH_DECODE1_PIPE|inst2_Decode[1], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~16 , FETCH_DECODE1_PIPE|inst2_Decode~16, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[2] , FETCH_DECODE1_PIPE|inst2_Decode[2], dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder0~0 , CU_inst2|Decoder0~0, dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder0~1 , CU_inst2|Decoder0~1, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector3~2 , CU_inst2|Selector3~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~13 , FETCH_DECODE1_PIPE|inst2_Decode~13, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[30] , FETCH_DECODE1_PIPE|inst2_Decode[30], dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder1~2 , CU_inst2|Decoder1~2, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector3~3 , CU_inst2|Selector3~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|RegWriteEn_inst2_EX , ID_EX_INST2_PIPE|RegWriteEn_inst2_EX, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|RegWriteEn_inst2_Mem~0 , EX_MEM_INST2_PIPE|RegWriteEn_inst2_Mem~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|RegWriteEn_inst2_Mem , EX_MEM_INST2_PIPE|RegWriteEn_inst2_Mem, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|RegWriteEn_inst2_WB , MEM_WB_INST2_PIPE|RegWriteEn_inst2_WB, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~1 , ID_EX_INST2_PIPE|Imm_EX_inst2~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[11] , ID_EX_INST2_PIPE|Imm_EX_inst2[11], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2~2 , ID_EX_INST2_PIPE|Rt_EX_inst2~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2[0] , ID_EX_INST2_PIPE|Rt_EX_inst2[0], dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux4~0 , regDstEMux_inst2|Mux4~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[0] , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[0], dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|dest_reg_inst2_WB[0] , MEM_WB_INST2_PIPE|dest_reg_inst2_WB[0], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2~4 , ID_EX_INST2_PIPE|Rt_EX_inst2~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rt_EX_inst2[1] , ID_EX_INST2_PIPE|Rt_EX_inst2[1], dual_issue_processor, 1
instance = comp, \regDstEMux_inst2|Mux3~0 , regDstEMux_inst2|Mux3~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[1] , EX_MEM_INST2_PIPE|dest_reg_inst2_Mem[1], dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|dest_reg_inst2_WB[1] , MEM_WB_INST2_PIPE|dest_reg_inst2_WB[1], dual_issue_processor, 1
instance = comp, \FU_Mem|Equal8~0 , FU_Mem|Equal8~0, dual_issue_processor, 1
instance = comp, \FU_Mem|Forward_WB2_s1_b1~0 , FU_Mem|Forward_WB2_s1_b1~0, dual_issue_processor, 1
instance = comp, \FU_Mem|Forward_WB2_s1_b1~1 , FU_Mem|Forward_WB2_s1_b1~1, dual_issue_processor, 1
instance = comp, \CMP1_IN1|Mux0~3 , CMP1_IN1|Mux0~3, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|Rt_Mem_inst1[4] , EX_MEM_INST1_PIPE|Rt_Mem_inst1[4], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|Rt_Mem_inst1[3] , EX_MEM_INST1_PIPE|Rt_Mem_inst1[3], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|Rt_Mem_inst1[2] , EX_MEM_INST1_PIPE|Rt_Mem_inst1[2], dual_issue_processor, 1
instance = comp, \CMP1_IN2|Mux0~1 , CMP1_IN2|Mux0~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|Rt_Mem_inst1[1] , EX_MEM_INST1_PIPE|Rt_Mem_inst1[1], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|Rt_Mem_inst1[0] , EX_MEM_INST1_PIPE|Rt_Mem_inst1[0], dual_issue_processor, 1
instance = comp, \CMP1_IN2|Mux0~0 , CMP1_IN2|Mux0~0, dual_issue_processor, 1
instance = comp, \CMP1_IN2|Mux0~2 , CMP1_IN2|Mux0~2, dual_issue_processor, 1
instance = comp, \FU_Mem|Forward_WB2_s2_b1~1 , FU_Mem|Forward_WB2_s2_b1~1, dual_issue_processor, 1
instance = comp, \FU_Mem|Forward_WB2_s2_b1~2 , FU_Mem|Forward_WB2_s2_b1~2, dual_issue_processor, 1
instance = comp, \FU_Mem|Forward_WB2_s2_b1~0 , FU_Mem|Forward_WB2_s2_b1~0, dual_issue_processor, 1
instance = comp, \CMP1_IN2|Mux0~3 , CMP1_IN2|Mux0~3, dual_issue_processor, 1
instance = comp, \NEWRegWriteEn_inst1~1 , NEWRegWriteEn_inst1~1, dual_issue_processor, 1
instance = comp, \Equal16~0 , Equal16~0, dual_issue_processor, 1
instance = comp, \NEWRegWriteEn_inst1~2 , NEWRegWriteEn_inst1~2, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector3~0 , CU_inst1|Selector3~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~20 , FETCH_DECODE1_PIPE|inst1_Decode~20, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[3] , FETCH_DECODE1_PIPE|inst1_Decode[3], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~21 , FETCH_DECODE1_PIPE|inst1_Decode~21, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[4] , FETCH_DECODE1_PIPE|inst1_Decode[4], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~18 , FETCH_DECODE1_PIPE|inst1_Decode~18, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[1] , FETCH_DECODE1_PIPE|inst1_Decode[1], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~16 , FETCH_DECODE1_PIPE|inst1_Decode~16, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[5] , FETCH_DECODE1_PIPE|inst1_Decode[5], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~19 , FETCH_DECODE1_PIPE|inst1_Decode~19, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[0] , FETCH_DECODE1_PIPE|inst1_Decode[0], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~17 , FETCH_DECODE1_PIPE|inst1_Decode~17, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[2] , FETCH_DECODE1_PIPE|inst1_Decode[2], dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder0~0 , CU_inst1|Decoder0~0, dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder0~1 , CU_inst1|Decoder0~1, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector3~1 , CU_inst1|Selector3~1, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector3~2 , CU_inst1|Selector3~2, dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder1~0 , CU_inst1|Decoder1~0, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector3~3 , CU_inst1|Selector3~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|RegWriteEn_inst1_EX~0 , ID_EX_INST1_PIPE|RegWriteEn_inst1_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|RegWriteEn_inst1_EX , ID_EX_INST1_PIPE|RegWriteEn_inst1_EX, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|RegWriteEn_inst1_Mem , EX_MEM_INST1_PIPE|RegWriteEn_inst1_Mem, dual_issue_processor, 1
instance = comp, \NEWRegWriteEn_inst1~0 , NEWRegWriteEn_inst1~0, dual_issue_processor, 1
instance = comp, \NEWRegWriteEn_inst1~3 , NEWRegWriteEn_inst1~3, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|MemtoReg_inst2_Mem~0 , EX_MEM_INST2_PIPE|MemtoReg_inst2_Mem~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|MemtoReg_inst2_Mem[1] , EX_MEM_INST2_PIPE|MemtoReg_inst2_Mem[1], dual_issue_processor, 1
instance = comp, \FU_Mem|Equal11~1 , FU_Mem|Equal11~1, dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder1~0 , CU_inst2|Decoder1~0, dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder1~1 , CU_inst2|Decoder1~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|MemReadEn_inst2_EX , ID_EX_INST2_PIPE|MemReadEn_inst2_EX, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|MemReadEn_inst2_Mem~0 , EX_MEM_INST2_PIPE|MemReadEn_inst2_Mem~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|MemReadEn_inst2_Mem , EX_MEM_INST2_PIPE|MemReadEn_inst2_Mem, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector0~2 , CU_inst2|Selector0~2, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr0~0 , CU_inst2|WideOr0~0, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector0~3 , CU_inst2|Selector0~3, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector0~4 , CU_inst2|Selector0~4, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector0~5 , CU_inst2|Selector0~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|ALUOp_inst2_EX[2] , ID_EX_INST2_PIPE|ALUOp_inst2_EX[2], dual_issue_processor, 1
instance = comp, \CU_inst2|ALUOp~1 , CU_inst2|ALUOp~1, dual_issue_processor, 1
instance = comp, \CU_inst2|ALUOp[3]~2 , CU_inst2|ALUOp[3]~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|ALUOp_inst2_EX[3] , ID_EX_INST2_PIPE|ALUOp_inst2_EX[3], dual_issue_processor, 1
instance = comp, \CU_inst2|Selector2~2 , CU_inst2|Selector2~2, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr2~0 , CU_inst2|WideOr2~0, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector2~3 , CU_inst2|Selector2~3, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector2~4 , CU_inst2|Selector2~4, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector2~5 , CU_inst2|Selector2~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|ALUOp_inst2_EX[0] , ID_EX_INST2_PIPE|ALUOp_inst2_EX[0], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~29 , FETCH_DECODE1_PIPE|inst2_Decode~29, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[10] , FETCH_DECODE1_PIPE|inst2_Decode[10], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~5 , ID_EX_INST2_PIPE|Imm_EX_inst2~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[10] , ID_EX_INST2_PIPE|Imm_EX_inst2[10], dual_issue_processor, 1
instance = comp, \CU_inst2|Selector1~1 , CU_inst2|Selector1~1, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr1~0 , CU_inst2|WideOr1~0, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr1~1 , CU_inst2|WideOr1~1, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector1~2 , CU_inst2|Selector1~2, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector1~0 , CU_inst2|Selector1~0, dual_issue_processor, 1
instance = comp, \CU_inst2|Selector1~3 , CU_inst2|Selector1~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|ALUOp_inst2_EX[1] , ID_EX_INST2_PIPE|ALUOp_inst2_EX[1], dual_issue_processor, 1
instance = comp, \ALU_2|Mux30~4 , ALU_2|Mux30~4, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2~1 , FU|forwardB_inst2~1, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2~0_RESYN2528 , FU|forwardB_inst2~0_RESYN2528, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2~0 , FU|forwardB_inst2~0, dual_issue_processor, 1
instance = comp, \FU|Equal9~0 , FU|Equal9~0, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2~2 , FU|forwardB_inst2~2, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2~3 , FU|forwardB_inst2~3, dual_issue_processor, 1
instance = comp, \FU|Equal17~0 , FU|Equal17~0, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[2]~5 , FU|forwardB_inst2[2]~5, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[2]~4 , FU|forwardB_inst2[2]~4, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[2]~6 , FU|forwardB_inst2[2]~6, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2~13 , FU|forwardB_inst2~13, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2~11 , FU|forwardB_inst2~11, dual_issue_processor, 1
instance = comp, \FU|always0~0 , FU|always0~0, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2~12 , FU|forwardB_inst2~12, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2~14 , FU|forwardB_inst2~14, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[2]~17 , FU|forwardB_inst2[2]~17, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr9~0 , CU_inst2|WideOr9~0, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr9~1 , CU_inst2|WideOr9~1, dual_issue_processor, 1
instance = comp, \CU_inst2|WideOr9~2 , CU_inst2|WideOr9~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|ALUSrc_inst2_EX , ID_EX_INST2_PIPE|ALUSrc_inst2_EX, dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder1~1 , CU_inst1|Decoder1~1, dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder1~4 , CU_inst1|Decoder1~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|MemWriteEn_inst1_EX , ID_EX_INST1_PIPE|MemWriteEn_inst1_EX, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|MemWriteEn_inst1_Mem~feeder , EX_MEM_INST1_PIPE|MemWriteEn_inst1_Mem~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|MemWriteEn_inst1_Mem , EX_MEM_INST1_PIPE|MemWriteEn_inst1_Mem, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|MemReadEn_inst1_Mem~feeder , EX_MEM_INST1_PIPE|MemReadEn_inst1_Mem~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|MemReadEn_inst1_Mem , EX_MEM_INST1_PIPE|MemReadEn_inst1_Mem, dual_issue_processor, 1
instance = comp, \CU_inst2|Decoder1~4 , CU_inst2|Decoder1~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|MemWriteEn_inst2_EX , ID_EX_INST2_PIPE|MemWriteEn_inst2_EX, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|MemWriteEn_inst2_Mem~0 , EX_MEM_INST2_PIPE|MemWriteEn_inst2_Mem~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|MemWriteEn_inst2_Mem , EX_MEM_INST2_PIPE|MemWriteEn_inst2_Mem, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~30 , FETCH_DECODE1_PIPE|inst2_Decode~30, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[9] , FETCH_DECODE1_PIPE|inst2_Decode[9], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~6 , ID_EX_INST2_PIPE|Imm_EX_inst2~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[9] , ID_EX_INST2_PIPE|Imm_EX_inst2[9], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~23 , FETCH_DECODE1_PIPE|inst2_Decode~23, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[7] , FETCH_DECODE1_PIPE|inst2_Decode[7], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~8 , ID_EX_INST2_PIPE|Imm_EX_inst2~8, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[7] , ID_EX_INST2_PIPE|Imm_EX_inst2[7], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~22 , FETCH_DECODE1_PIPE|inst2_Decode~22, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[6] , FETCH_DECODE1_PIPE|inst2_Decode[6], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~9 , ID_EX_INST2_PIPE|Imm_EX_inst2~9, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[6] , ID_EX_INST2_PIPE|Imm_EX_inst2[6], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~15 , ID_EX_INST2_PIPE|Imm_EX_inst2~15, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[0] , ID_EX_INST2_PIPE|Imm_EX_inst2[0], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D~6 , FETCH_DECODE1_PIPE|pcPlus2_D~6, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[0] , FETCH_DECODE1_PIPE|pcPlus2_D[0], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX~0 , ID_EX_INST1_PIPE|pcPlus2_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX[0] , ID_EX_INST1_PIPE|pcPlus2_EX[0], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem~0 , EX_MEM_INST2_PIPE|pcPlus2_Mem~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem[0] , EX_MEM_INST2_PIPE|pcPlus2_Mem[0], dual_issue_processor, 1
instance = comp, \inst2_imm|extendedImmediate[16]~0 , inst2_imm|extendedImmediate[16]~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[16] , ID_EX_INST2_PIPE|Imm_EX_inst2[16], dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~32 , ALU_2|ShiftRight0~32, dual_issue_processor, 1
instance = comp, \CU_inst1|Branch~0 , CU_inst1|Branch~0, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector1~0 , CU_inst1|Selector1~0, dual_issue_processor, 1
instance = comp, \CU_inst1|WideOr1~0 , CU_inst1|WideOr1~0, dual_issue_processor, 1
instance = comp, \CU_inst1|WideOr1~1 , CU_inst1|WideOr1~1, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector1~1 , CU_inst1|Selector1~1, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector1~2 , CU_inst1|Selector1~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|ALUOp_inst1_EX[1] , ID_EX_INST1_PIPE|ALUOp_inst1_EX[1], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~28 , FETCH_DECODE1_PIPE|inst1_Decode~28, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[6] , FETCH_DECODE1_PIPE|inst1_Decode[6], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~7 , ID_EX_INST1_PIPE|Imm_EX_inst1~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[6] , ID_EX_INST1_PIPE|Imm_EX_inst1[6], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~32 , FETCH_DECODE1_PIPE|inst1_Decode~32, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[10] , FETCH_DECODE1_PIPE|inst1_Decode[10], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~15 , ID_EX_INST1_PIPE|Imm_EX_inst1~15, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[10] , ID_EX_INST1_PIPE|Imm_EX_inst1[10], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~29 , FETCH_DECODE1_PIPE|inst1_Decode~29, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[7] , FETCH_DECODE1_PIPE|inst1_Decode[7], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~10 , ID_EX_INST1_PIPE|Imm_EX_inst1~10, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[7] , ID_EX_INST1_PIPE|Imm_EX_inst1[7], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~31 , FETCH_DECODE1_PIPE|inst1_Decode~31, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[9] , FETCH_DECODE1_PIPE|inst1_Decode[9], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~14 , ID_EX_INST1_PIPE|Imm_EX_inst1~14, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[9] , ID_EX_INST1_PIPE|Imm_EX_inst1[9], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~31 , FETCH_DECODE1_PIPE|inst2_Decode~31, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[8] , FETCH_DECODE1_PIPE|inst2_Decode[8], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~30 , FETCH_DECODE1_PIPE|inst1_Decode~30, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[8] , FETCH_DECODE1_PIPE|inst1_Decode[8], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~13 , ID_EX_INST1_PIPE|Imm_EX_inst1~13, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[8] , ID_EX_INST1_PIPE|Imm_EX_inst1[8], dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~35 , ALU_1|ShiftLeft0~35, dual_issue_processor, 1
instance = comp, \CU_inst1|WideOr9~0 , CU_inst1|WideOr9~0, dual_issue_processor, 1
instance = comp, \CU_inst1|WideOr9~1 , CU_inst1|WideOr9~1, dual_issue_processor, 1
instance = comp, \CU_inst1|WideOr9~2 , CU_inst1|WideOr9~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|ALUSrc_inst1_EX , ID_EX_INST1_PIPE|ALUSrc_inst1_EX, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~5 , ID_EX_INST1_PIPE|Imm_EX_inst1~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[0] , ID_EX_INST1_PIPE|Imm_EX_inst1[0], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[0]~22 , Final_Alu_inst1_B_Src|out[0]~22, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1~0 , FU|forwardB_inst1~0, dual_issue_processor, 1
instance = comp, \FU|Equal7~0 , FU|Equal7~0, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1~1 , FU|forwardB_inst1~1, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1~2 , FU|forwardB_inst1~2, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[2]~7 , FU|forwardB_inst1[2]~7, dual_issue_processor, 1
instance = comp, \FU|Equal13~0 , FU|Equal13~0, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[2]~8 , FU|forwardB_inst1[2]~8, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[2]~9 , FU|forwardB_inst1[2]~9, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1~10 , FU|forwardB_inst1~10, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1~11 , FU|forwardB_inst1~11, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1~12 , FU|forwardB_inst1~12, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1~13 , FU|forwardB_inst1~13, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[2]~16 , FU|forwardB_inst1[2]~16, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[2]~3 , FU|forwardB_inst1[2]~3, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|RegWriteEn_inst1_WB , MEM_WB_INST1_PIPE|RegWriteEn_inst1_WB, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[2]~5 , FU|forwardB_inst1[2]~5, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[2]~4 , FU|forwardB_inst1[2]~4, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[2]~6 , FU|forwardB_inst1[2]~6, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[0]~14 , FU|forwardB_inst1[0]~14, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|MemtoReg_inst1_Mem[1]~feeder , EX_MEM_INST1_PIPE|MemtoReg_inst1_Mem[1]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|MemtoReg_inst1_Mem[1] , EX_MEM_INST1_PIPE|MemtoReg_inst1_Mem[1], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX~0 , ID_EX_INST1_PIPE|pcPlus1_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX[0] , ID_EX_INST1_PIPE|pcPlus1_EX[0], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcPlus1_Mem[0] , EX_MEM_INST1_PIPE|pcPlus1_Mem[0], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux31~0 , WRITE_BACK_MUX_INST1|Mux31~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux31~2 , Forward_B_inst1|Mux31~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[0] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[0], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~6 , ID_EX_INST1_PIPE|Imm_EX_inst1~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[1] , ID_EX_INST1_PIPE|Imm_EX_inst1[1], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX~1 , ID_EX_INST1_PIPE|pcPlus1_EX~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX[1] , ID_EX_INST1_PIPE|pcPlus1_EX[1], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcPlus1_Mem[1] , EX_MEM_INST1_PIPE|pcPlus1_Mem[1], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux30~0 , WRITE_BACK_MUX_INST1|Mux30~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|RegDst_inst1_EX~2 , ID_EX_INST1_PIPE|RegDst_inst1_EX~2, dual_issue_processor, 1
instance = comp, \CU_inst1|ALUOp~0 , CU_inst1|ALUOp~0, dual_issue_processor, 1
instance = comp, \CU_inst1|ALUOp[3]~1 , CU_inst1|ALUOp[3]~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|ALUOp_inst1_EX[3] , ID_EX_INST1_PIPE|ALUOp_inst1_EX[3], dual_issue_processor, 1
instance = comp, \CU_inst1|Selector0~2 , CU_inst1|Selector0~2, dual_issue_processor, 1
instance = comp, \CU_inst1|WideOr2~0 , CU_inst1|WideOr2~0, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector2~0 , CU_inst1|Selector2~0, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector2~1 , CU_inst1|Selector2~1, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector2~2 , CU_inst1|Selector2~2, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector2~3 , CU_inst1|Selector2~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|ALUOp_inst1_EX[0] , ID_EX_INST1_PIPE|ALUOp_inst1_EX[0], dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~0 , ALU_1|Mux28~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX~2 , ID_EX_INST1_PIPE|pcPlus1_EX~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX[2] , ID_EX_INST1_PIPE|pcPlus1_EX[2], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcPlus1_Mem[2] , EX_MEM_INST1_PIPE|pcPlus1_Mem[2], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux29~0 , WRITE_BACK_MUX_INST1|Mux29~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux4~0 , ALU_2|Mux4~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~7 , ID_EX_INST2_PIPE|Imm_EX_inst2~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[8] , ID_EX_INST2_PIPE|Imm_EX_inst2[8], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2~0 , ID_EX_INST2_PIPE|Rs_EX_inst2~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2[1] , ID_EX_INST2_PIPE|Rs_EX_inst2[1], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2~1 , ID_EX_INST2_PIPE|Rs_EX_inst2~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2[0] , ID_EX_INST2_PIPE|Rs_EX_inst2[0], dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[2]~0 , FU|forwardA_inst2[2]~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2~3 , ID_EX_INST2_PIPE|Rs_EX_inst2~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2[3] , ID_EX_INST2_PIPE|Rs_EX_inst2[3], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2~2 , ID_EX_INST2_PIPE|Rs_EX_inst2~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2[2] , ID_EX_INST2_PIPE|Rs_EX_inst2[2], dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[2]~1 , FU|forwardA_inst2[2]~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2~4 , ID_EX_INST2_PIPE|Rs_EX_inst2~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Rs_EX_inst2[4] , ID_EX_INST2_PIPE|Rs_EX_inst2[4], dual_issue_processor, 1
instance = comp, \FU|Equal15~0 , FU|Equal15~0, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[2]~2 , FU|forwardA_inst2[2]~2, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2~7 , FU|forwardA_inst2~7, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2~8 , FU|forwardA_inst2~8, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2~9 , FU|forwardA_inst2~9, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2~10 , FU|forwardA_inst2~10, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2~11 , FU|forwardA_inst2~11, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2~12 , FU|forwardA_inst2~12, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2~13 , FU|forwardA_inst2~13, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2~17 , FU|forwardA_inst2~17, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[2]~18 , FU|forwardA_inst2[2]~18, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[2]~4 , FU|forwardA_inst2[2]~4, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[2]~3 , FU|forwardA_inst2[2]~3, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[2]~5 , FU|forwardA_inst2[2]~5, dual_issue_processor, 1
instance = comp, \FU|Equal24~0 , FU|Equal24~0, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[2]~6 , FU|forwardA_inst2[2]~6, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[2]~14 , FU|forwardA_inst2[2]~14, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[0]~16 , FU|forwardA_inst2[0]~16, dual_issue_processor, 1
instance = comp, \inst1_imm|extendedImmediate[16]~0 , inst1_imm|extendedImmediate[16]~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[16] , ID_EX_INST1_PIPE|Imm_EX_inst1[16], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[28]~56 , Final_Alu_inst1_B_Src|out[28]~56, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1~9 , FU|forwardA_inst1~9, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1~10 , FU|forwardA_inst1~10, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1~11 , FU|forwardA_inst1~11, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1~12 , FU|forwardA_inst1~12, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[2]~3 , FU|forwardA_inst1[2]~3, dual_issue_processor, 1
instance = comp, \FU|Equal11~0 , FU|Equal11~0, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[2]~4 , FU|forwardA_inst1[2]~4, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[2]~5 , FU|forwardA_inst1[2]~5, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1~1 , FU|forwardA_inst1~1, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1~0 , FU|forwardA_inst1~0, dual_issue_processor, 1
instance = comp, \FU|Equal6~0 , FU|Equal6~0, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1~2 , FU|forwardA_inst1~2, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[2]~15 , FU|forwardA_inst1[2]~15, dual_issue_processor, 1
instance = comp, \CU_inst1|WideOr0~0 , CU_inst1|WideOr0~0, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector0~3 , CU_inst1|Selector0~3, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector0~4 , CU_inst1|Selector0~4, dual_issue_processor, 1
instance = comp, \CU_inst1|Selector0~5 , CU_inst1|Selector0~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|ALUOp_inst1_EX[2] , ID_EX_INST1_PIPE|ALUOp_inst1_EX[2], dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~2 , ALU_1|Mux4~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~24 , ALU_1|ShiftRight0~24, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[30]~54 , Final_Alu_inst1_B_Src|out[30]~54, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~7 , ALU_1|Mux0~7, dual_issue_processor, 1
instance = comp, \ALU_2|Mux8~2 , ALU_2|Mux8~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~33 , ALU_2|ShiftRight0~33, dual_issue_processor, 1
instance = comp, \RF|Decoder0~32 , RF|Decoder0~32, dual_issue_processor, 1
instance = comp, \RF|Decoder0~65 , RF|Decoder0~65, dual_issue_processor, 1
instance = comp, \RF|registers[20][28]~892 , RF|registers[20][28]~892, dual_issue_processor, 1
instance = comp, \RF|Decoder1~26 , RF|Decoder1~26, dual_issue_processor, 1
instance = comp, \RF|Decoder1~20 , RF|Decoder1~20, dual_issue_processor, 1
instance = comp, \RF|Decoder1~37 , RF|Decoder1~37, dual_issue_processor, 1
instance = comp, \RF|registers[20][28] , RF|registers[20][28], dual_issue_processor, 1
instance = comp, \FU_Mem|Equal11~0 , FU_Mem|Equal11~0, dual_issue_processor, 1
instance = comp, \RF|Decoder0~43 , RF|Decoder0~43, dual_issue_processor, 1
instance = comp, \RF|Decoder0~53 , RF|Decoder0~53, dual_issue_processor, 1
instance = comp, \RF|registers[16][28]~893 , RF|registers[16][28]~893, dual_issue_processor, 1
instance = comp, \FU_Mem|Equal8~1 , FU_Mem|Equal8~1, dual_issue_processor, 1
instance = comp, \RF|Decoder1~39 , RF|Decoder1~39, dual_issue_processor, 1
instance = comp, \RF|registers[16][28] , RF|registers[16][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~4 , RF|Mux99~4, dual_issue_processor, 1
instance = comp, \RF|Decoder0~26 , RF|Decoder0~26, dual_issue_processor, 1
instance = comp, \RF|Decoder0~48 , RF|Decoder0~48, dual_issue_processor, 1
instance = comp, \RF|Decoder0~54 , RF|Decoder0~54, dual_issue_processor, 1
instance = comp, \RF|registers[28][28]~894 , RF|registers[28][28]~894, dual_issue_processor, 1
instance = comp, \RF|Decoder1~40 , RF|Decoder1~40, dual_issue_processor, 1
instance = comp, \RF|registers[28][28] , RF|registers[28][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~52 , RF|Decoder0~52, dual_issue_processor, 1
instance = comp, \RF|registers[24][28]~891 , RF|registers[24][28]~891, dual_issue_processor, 1
instance = comp, \RF|Decoder1~38 , RF|Decoder1~38, dual_issue_processor, 1
instance = comp, \RF|registers[24][28] , RF|registers[24][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~5 , RF|Mux99~5, dual_issue_processor, 1
instance = comp, \RF|Decoder0~51 , RF|Decoder0~51, dual_issue_processor, 1
instance = comp, \RF|registers[30][28]~890 , RF|registers[30][28]~890, dual_issue_processor, 1
instance = comp, \RF|Decoder1~33 , RF|Decoder1~33, dual_issue_processor, 1
instance = comp, \RF|Decoder1~36 , RF|Decoder1~36, dual_issue_processor, 1
instance = comp, \RF|registers[30][28] , RF|registers[30][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~46 , RF|Decoder0~46, dual_issue_processor, 1
instance = comp, \RF|Decoder0~47 , RF|Decoder0~47, dual_issue_processor, 1
instance = comp, \RF|registers[22][28]~888 , RF|registers[22][28]~888, dual_issue_processor, 1
instance = comp, \RF|Decoder1~31 , RF|Decoder1~31, dual_issue_processor, 1
instance = comp, \RF|Decoder1~32 , RF|Decoder1~32, dual_issue_processor, 1
instance = comp, \RF|registers[22][28] , RF|registers[22][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~50 , RF|Decoder0~50, dual_issue_processor, 1
instance = comp, \RF|registers[18][28]~889 , RF|registers[18][28]~889, dual_issue_processor, 1
instance = comp, \RF|Decoder1~35 , RF|Decoder1~35, dual_issue_processor, 1
instance = comp, \RF|registers[18][28] , RF|registers[18][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~2 , RF|Mux99~2, dual_issue_processor, 1
instance = comp, \RF|Decoder0~49 , RF|Decoder0~49, dual_issue_processor, 1
instance = comp, \RF|registers[26][28]~887 , RF|registers[26][28]~887, dual_issue_processor, 1
instance = comp, \RF|Decoder1~34 , RF|Decoder1~34, dual_issue_processor, 1
instance = comp, \RF|registers[26][28] , RF|registers[26][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~3 , RF|Mux99~3, dual_issue_processor, 1
instance = comp, \RF|Mux99~6 , RF|Mux99~6, dual_issue_processor, 1
instance = comp, \RF|Decoder0~42 , RF|Decoder0~42, dual_issue_processor, 1
instance = comp, \RF|Decoder0~58 , RF|Decoder0~58, dual_issue_processor, 1
instance = comp, \RF|registers[31][28]~898 , RF|registers[31][28]~898, dual_issue_processor, 1
instance = comp, \RF|Decoder1~44 , RF|Decoder1~44, dual_issue_processor, 1
instance = comp, \RF|registers[31][28] , RF|registers[31][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~56 , RF|Decoder0~56, dual_issue_processor, 1
instance = comp, \RF|registers[23][28]~895 , RF|registers[23][28]~895, dual_issue_processor, 1
instance = comp, \RF|Decoder1~42 , RF|Decoder1~42, dual_issue_processor, 1
instance = comp, \RF|registers[23][28] , RF|registers[23][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~57 , RF|Decoder0~57, dual_issue_processor, 1
instance = comp, \RF|registers[19][28]~897 , RF|registers[19][28]~897, dual_issue_processor, 1
instance = comp, \RF|Decoder1~43 , RF|Decoder1~43, dual_issue_processor, 1
instance = comp, \RF|registers[19][28] , RF|registers[19][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~55 , RF|Decoder0~55, dual_issue_processor, 1
instance = comp, \RF|registers[27][28]~896 , RF|registers[27][28]~896, dual_issue_processor, 1
instance = comp, \RF|Decoder1~41 , RF|Decoder1~41, dual_issue_processor, 1
instance = comp, \RF|registers[27][28] , RF|registers[27][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~7 , RF|Mux99~7, dual_issue_processor, 1
instance = comp, \RF|Mux99~8 , RF|Mux99~8, dual_issue_processor, 1
instance = comp, \RF|Decoder0~44 , RF|Decoder0~44, dual_issue_processor, 1
instance = comp, \RF|registers[17][28]~885 , RF|registers[17][28]~885, dual_issue_processor, 1
instance = comp, \RF|Decoder1~29 , RF|Decoder1~29, dual_issue_processor, 1
instance = comp, \RF|registers[17][28] , RF|registers[17][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~41 , RF|Decoder0~41, dual_issue_processor, 1
instance = comp, \RF|registers[25][28]~884 , RF|registers[25][28]~884, dual_issue_processor, 1
instance = comp, \RF|Decoder1~27 , RF|Decoder1~27, dual_issue_processor, 1
instance = comp, \RF|registers[25][28] , RF|registers[25][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~0 , RF|Mux99~0, dual_issue_processor, 1
instance = comp, \RF|Decoder0~64 , RF|Decoder0~64, dual_issue_processor, 1
instance = comp, \RF|registers[21][28]~883 , RF|registers[21][28]~883, dual_issue_processor, 1
instance = comp, \RF|Decoder1~28 , RF|Decoder1~28, dual_issue_processor, 1
instance = comp, \RF|registers[21][28] , RF|registers[21][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~1 , RF|Mux99~1, dual_issue_processor, 1
instance = comp, \RF|Mux99~9 , RF|Mux99~9, dual_issue_processor, 1
instance = comp, \RF|Decoder0~62 , RF|Decoder0~62, dual_issue_processor, 1
instance = comp, \RF|registers[4][28]~870 , RF|registers[4][28]~870, dual_issue_processor, 1
instance = comp, \RF|Decoder1~18 , RF|Decoder1~18, dual_issue_processor, 1
instance = comp, \RF|Decoder1~48 , RF|Decoder1~48, dual_issue_processor, 1
instance = comp, \RF|registers[4][28] , RF|registers[4][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~33 , RF|Decoder0~33, dual_issue_processor, 1
instance = comp, \RF|Decoder0~61 , RF|Decoder0~61, dual_issue_processor, 1
instance = comp, \RF|registers[5][28]~869 , RF|registers[5][28]~869, dual_issue_processor, 1
instance = comp, \RF|Decoder1~47 , RF|Decoder1~47, dual_issue_processor, 1
instance = comp, \RF|registers[5][28] , RF|registers[5][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~10 , RF|Mux99~10, dual_issue_processor, 1
instance = comp, \RF|Decoder0~31 , RF|Decoder0~31, dual_issue_processor, 1
instance = comp, \RF|registers[6][28]~868 , RF|registers[6][28]~868, dual_issue_processor, 1
instance = comp, \RF|Decoder1~19 , RF|Decoder1~19, dual_issue_processor, 1
instance = comp, \RF|registers[6][28] , RF|registers[6][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~34 , RF|Decoder0~34, dual_issue_processor, 1
instance = comp, \RF|registers[7][28]~871 , RF|registers[7][28]~871, dual_issue_processor, 1
instance = comp, \RF|Decoder1~21 , RF|Decoder1~21, dual_issue_processor, 1
instance = comp, \RF|registers[7][28] , RF|registers[7][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~11 , RF|Mux99~11, dual_issue_processor, 1
instance = comp, \RF|Decoder0~27 , RF|Decoder0~27, dual_issue_processor, 1
instance = comp, \RF|Decoder0~38 , RF|Decoder0~38, dual_issue_processor, 1
instance = comp, \RF|registers[13][28]~880 , RF|registers[13][28]~880, dual_issue_processor, 1
instance = comp, \RF|Decoder1~14 , RF|Decoder1~14, dual_issue_processor, 1
instance = comp, \RF|Decoder1~50 , RF|Decoder1~50, dual_issue_processor, 1
instance = comp, \RF|registers[13][28] , RF|registers[13][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~28 , RF|Decoder0~28, dual_issue_processor, 1
instance = comp, \RF|Decoder0~39 , RF|Decoder0~39, dual_issue_processor, 1
instance = comp, \RF|registers[12][28]~881 , RF|registers[12][28]~881, dual_issue_processor, 1
instance = comp, \RF|Decoder1~15 , RF|Decoder1~15, dual_issue_processor, 1
instance = comp, \RF|Decoder1~51 , RF|Decoder1~51, dual_issue_processor, 1
instance = comp, \RF|registers[12][28] , RF|registers[12][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~17 , RF|Mux99~17, dual_issue_processor, 1
instance = comp, \RF|Decoder0~40 , RF|Decoder0~40, dual_issue_processor, 1
instance = comp, \RF|registers[15][28]~882 , RF|registers[15][28]~882, dual_issue_processor, 1
instance = comp, \RF|Decoder1~25 , RF|Decoder1~25, dual_issue_processor, 1
instance = comp, \RF|registers[15][28] , RF|registers[15][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~37 , RF|Decoder0~37, dual_issue_processor, 1
instance = comp, \RF|registers[14][28]~879 , RF|registers[14][28]~879, dual_issue_processor, 1
instance = comp, \RF|Decoder1~24 , RF|Decoder1~24, dual_issue_processor, 1
instance = comp, \RF|registers[14][28] , RF|registers[14][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~18 , RF|Mux99~18, dual_issue_processor, 1
instance = comp, \RF|Decoder0~35 , RF|Decoder0~35, dual_issue_processor, 1
instance = comp, \RF|registers[3][28]~878 , RF|registers[3][28]~878, dual_issue_processor, 1
instance = comp, \RF|Decoder1~22 , RF|Decoder1~22, dual_issue_processor, 1
instance = comp, \RF|registers[3][28] , RF|registers[3][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~63 , RF|Decoder0~63, dual_issue_processor, 1
instance = comp, \RF|registers[1][28]~876 , RF|registers[1][28]~876, dual_issue_processor, 1
instance = comp, \RF|Decoder1~49 , RF|Decoder1~49, dual_issue_processor, 1
instance = comp, \RF|registers[1][28] , RF|registers[1][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~14 , RF|Mux99~14, dual_issue_processor, 1
instance = comp, \RF|Decoder0~36 , RF|Decoder0~36, dual_issue_processor, 1
instance = comp, \RF|registers[2][28]~877 , RF|registers[2][28]~877, dual_issue_processor, 1
instance = comp, \RF|Decoder1~23 , RF|Decoder1~23, dual_issue_processor, 1
instance = comp, \RF|registers[2][28] , RF|registers[2][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~15 , RF|Mux99~15, dual_issue_processor, 1
instance = comp, \RF|Decoder0~29 , RF|Decoder0~29, dual_issue_processor, 1
instance = comp, \RF|registers[10][28]~873 , RF|registers[10][28]~873, dual_issue_processor, 1
instance = comp, \RF|Decoder1~16 , RF|Decoder1~16, dual_issue_processor, 1
instance = comp, \RF|registers[10][28] , RF|registers[10][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~60 , RF|Decoder0~60, dual_issue_processor, 1
instance = comp, \RF|registers[8][28]~874 , RF|registers[8][28]~874, dual_issue_processor, 1
instance = comp, \RF|Decoder1~46 , RF|Decoder1~46, dual_issue_processor, 1
instance = comp, \RF|registers[8][28] , RF|registers[8][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~12 , RF|Mux99~12, dual_issue_processor, 1
instance = comp, \RF|Decoder0~30 , RF|Decoder0~30, dual_issue_processor, 1
instance = comp, \RF|registers[11][28]~875 , RF|registers[11][28]~875, dual_issue_processor, 1
instance = comp, \RF|Decoder1~17 , RF|Decoder1~17, dual_issue_processor, 1
instance = comp, \RF|registers[11][28] , RF|registers[11][28], dual_issue_processor, 1
instance = comp, \RF|Decoder0~59 , RF|Decoder0~59, dual_issue_processor, 1
instance = comp, \RF|registers[9][28]~872 , RF|registers[9][28]~872, dual_issue_processor, 1
instance = comp, \RF|Decoder1~45 , RF|Decoder1~45, dual_issue_processor, 1
instance = comp, \RF|registers[9][28] , RF|registers[9][28], dual_issue_processor, 1
instance = comp, \RF|Mux99~13 , RF|Mux99~13, dual_issue_processor, 1
instance = comp, \RF|Mux99~16 , RF|Mux99~16, dual_issue_processor, 1
instance = comp, \RF|Mux99~19 , RF|Mux99~19, dual_issue_processor, 1
instance = comp, \RF|Mux99~20 , RF|Mux99~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[28] , ID_EX_INST2_PIPE|readData2_EX_inst2[28], dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[2]~9 , FU|forwardB_inst2[2]~9, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[2]~7 , FU|forwardB_inst2[2]~7, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[2]~8 , FU|forwardB_inst2[2]~8, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[2]~10 , FU|forwardB_inst2[2]~10, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[2]~15 , FU|forwardB_inst2[2]~15, dual_issue_processor, 1
instance = comp, \FU|forwardB_inst2[0]~16 , FU|forwardB_inst2[0]~16, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux3~0 , Forward_B_inst2|Mux3~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux3~1 , Forward_B_inst2|Mux3~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux3~2 , Forward_B_inst2|Mux3~2, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst2[2]~15 , FU|forwardA_inst2[2]~15, dual_issue_processor, 1
instance = comp, \RF|registers[31][29]~929 , RF|registers[31][29]~929, dual_issue_processor, 1
instance = comp, \RF|registers[31][29] , RF|registers[31][29], dual_issue_processor, 1
instance = comp, \RF|registers[19][29]~928 , RF|registers[19][29]~928, dual_issue_processor, 1
instance = comp, \RF|registers[19][29] , RF|registers[19][29], dual_issue_processor, 1
instance = comp, \RF|registers[23][29]~927 , RF|registers[23][29]~927, dual_issue_processor, 1
instance = comp, \RF|registers[23][29] , RF|registers[23][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~7 , RF|Mux34~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][29]~926 , RF|registers[27][29]~926, dual_issue_processor, 1
instance = comp, \RF|registers[27][29] , RF|registers[27][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~8 , RF|Mux34~8, dual_issue_processor, 1
instance = comp, \RF|registers[25][29]~914 , RF|registers[25][29]~914, dual_issue_processor, 1
instance = comp, \RF|registers[25][29] , RF|registers[25][29], dual_issue_processor, 1
instance = comp, \RF|registers[21][29]~915 , RF|registers[21][29]~915, dual_issue_processor, 1
instance = comp, \RF|registers[21][29] , RF|registers[21][29], dual_issue_processor, 1
instance = comp, \RF|registers[17][29]~916 , RF|registers[17][29]~916, dual_issue_processor, 1
instance = comp, \RF|registers[17][29] , RF|registers[17][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~0 , RF|Mux34~0, dual_issue_processor, 1
instance = comp, \RF|Decoder0~45 , RF|Decoder0~45, dual_issue_processor, 1
instance = comp, \RF|registers[29][29]~917 , RF|registers[29][29]~917, dual_issue_processor, 1
instance = comp, \RF|Decoder1~30 , RF|Decoder1~30, dual_issue_processor, 1
instance = comp, \RF|registers[29][29] , RF|registers[29][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~1 , RF|Mux34~1, dual_issue_processor, 1
instance = comp, \RF|registers[26][29]~919 , RF|registers[26][29]~919, dual_issue_processor, 1
instance = comp, \RF|registers[26][29] , RF|registers[26][29], dual_issue_processor, 1
instance = comp, \RF|registers[18][29]~920 , RF|registers[18][29]~920, dual_issue_processor, 1
instance = comp, \RF|registers[18][29] , RF|registers[18][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~2 , RF|Mux34~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][29]~921 , RF|registers[30][29]~921, dual_issue_processor, 1
instance = comp, \RF|registers[30][29] , RF|registers[30][29], dual_issue_processor, 1
instance = comp, \RF|registers[22][29]~918 , RF|registers[22][29]~918, dual_issue_processor, 1
instance = comp, \RF|registers[22][29] , RF|registers[22][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~3 , RF|Mux34~3, dual_issue_processor, 1
instance = comp, \RF|registers[16][29]~924 , RF|registers[16][29]~924, dual_issue_processor, 1
instance = comp, \RF|registers[16][29] , RF|registers[16][29], dual_issue_processor, 1
instance = comp, \RF|registers[24][29]~923 , RF|registers[24][29]~923, dual_issue_processor, 1
instance = comp, \RF|registers[24][29] , RF|registers[24][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~4 , RF|Mux34~4, dual_issue_processor, 1
instance = comp, \RF|registers[20][29]~922 , RF|registers[20][29]~922, dual_issue_processor, 1
instance = comp, \RF|registers[20][29] , RF|registers[20][29], dual_issue_processor, 1
instance = comp, \RF|registers[28][29]~925 , RF|registers[28][29]~925, dual_issue_processor, 1
instance = comp, \RF|registers[28][29] , RF|registers[28][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~5 , RF|Mux34~5, dual_issue_processor, 1
instance = comp, \RF|Mux34~6 , RF|Mux34~6, dual_issue_processor, 1
instance = comp, \RF|Mux34~9 , RF|Mux34~9, dual_issue_processor, 1
instance = comp, \RF|registers[13][29]~911 , RF|registers[13][29]~911, dual_issue_processor, 1
instance = comp, \RF|registers[13][29] , RF|registers[13][29], dual_issue_processor, 1
instance = comp, \RF|registers[12][29]~912 , RF|registers[12][29]~912, dual_issue_processor, 1
instance = comp, \RF|registers[12][29] , RF|registers[12][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~17 , RF|Mux34~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][29]~910 , RF|registers[14][29]~910, dual_issue_processor, 1
instance = comp, \RF|registers[14][29] , RF|registers[14][29], dual_issue_processor, 1
instance = comp, \RF|registers[15][29]~913 , RF|registers[15][29]~913, dual_issue_processor, 1
instance = comp, \RF|registers[15][29] , RF|registers[15][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~18 , RF|Mux34~18, dual_issue_processor, 1
instance = comp, \RF|registers[9][29]~899 , RF|registers[9][29]~899, dual_issue_processor, 1
instance = comp, \RF|registers[9][29] , RF|registers[9][29], dual_issue_processor, 1
instance = comp, \RF|registers[10][29]~900 , RF|registers[10][29]~900, dual_issue_processor, 1
instance = comp, \RF|registers[10][29] , RF|registers[10][29], dual_issue_processor, 1
instance = comp, \RF|registers[8][29]~901 , RF|registers[8][29]~901, dual_issue_processor, 1
instance = comp, \RF|registers[8][29] , RF|registers[8][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~10 , RF|Mux34~10, dual_issue_processor, 1
instance = comp, \RF|registers[11][29]~902 , RF|registers[11][29]~902, dual_issue_processor, 1
instance = comp, \RF|registers[11][29] , RF|registers[11][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~11 , RF|Mux34~11, dual_issue_processor, 1
instance = comp, \RF|registers[6][29]~903 , RF|registers[6][29]~903, dual_issue_processor, 1
instance = comp, \RF|registers[6][29] , RF|registers[6][29], dual_issue_processor, 1
instance = comp, \RF|registers[5][29]~904 , RF|registers[5][29]~904, dual_issue_processor, 1
instance = comp, \RF|registers[5][29] , RF|registers[5][29], dual_issue_processor, 1
instance = comp, \RF|registers[4][29]~905 , RF|registers[4][29]~905, dual_issue_processor, 1
instance = comp, \RF|registers[4][29] , RF|registers[4][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~12 , RF|Mux34~12, dual_issue_processor, 1
instance = comp, \RF|Mux34~13 , RF|Mux34~13, dual_issue_processor, 1
instance = comp, \RF|registers[2][29]~908 , RF|registers[2][29]~908, dual_issue_processor, 1
instance = comp, \RF|registers[2][29] , RF|registers[2][29], dual_issue_processor, 1
instance = comp, \RF|registers[3][29]~909 , RF|registers[3][29]~909, dual_issue_processor, 1
instance = comp, \RF|registers[3][29] , RF|registers[3][29], dual_issue_processor, 1
instance = comp, \RF|registers[1][29]~907 , RF|registers[1][29]~907, dual_issue_processor, 1
instance = comp, \RF|registers[1][29] , RF|registers[1][29], dual_issue_processor, 1
instance = comp, \RF|Mux34~14 , RF|Mux34~14, dual_issue_processor, 1
instance = comp, \RF|Mux34~15 , RF|Mux34~15, dual_issue_processor, 1
instance = comp, \RF|Mux34~16 , RF|Mux34~16, dual_issue_processor, 1
instance = comp, \RF|Mux34~19 , RF|Mux34~19, dual_issue_processor, 1
instance = comp, \RF|Mux34~20 , RF|Mux34~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[29] , ID_EX_INST1_PIPE|readData2_EX_inst1[29], dual_issue_processor, 1
instance = comp, \FU|forwardB_inst1[2]~15 , FU|forwardB_inst1[2]~15, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux2~0 , Forward_B_inst1|Mux2~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux2~1 , Forward_B_inst1|Mux2~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux2~2 , Forward_B_inst1|Mux2~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[29]~55 , Final_Alu_inst1_B_Src|out[29]~55, dual_issue_processor, 1
instance = comp, \FU|Equal20~0 , FU|Equal20~0, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[2]~6 , FU|forwardA_inst1[2]~6, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[2]~7 , FU|forwardA_inst1[2]~7, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[2]~8 , FU|forwardA_inst1[2]~8, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[0]~14 , FU|forwardA_inst1[0]~14, dual_issue_processor, 1
instance = comp, \FU|forwardA_inst1[2]~13 , FU|forwardA_inst1[2]~13, dual_issue_processor, 1
instance = comp, \RF|Mux2~0 , RF|Mux2~0, dual_issue_processor, 1
instance = comp, \RF|Mux2~1 , RF|Mux2~1, dual_issue_processor, 1
instance = comp, \RF|Mux2~2 , RF|Mux2~2, dual_issue_processor, 1
instance = comp, \RF|Mux2~3 , RF|Mux2~3, dual_issue_processor, 1
instance = comp, \RF|Mux2~4 , RF|Mux2~4, dual_issue_processor, 1
instance = comp, \RF|Mux2~5 , RF|Mux2~5, dual_issue_processor, 1
instance = comp, \RF|Mux2~6 , RF|Mux2~6, dual_issue_processor, 1
instance = comp, \RF|Mux2~7 , RF|Mux2~7, dual_issue_processor, 1
instance = comp, \RF|Mux2~8 , RF|Mux2~8, dual_issue_processor, 1
instance = comp, \RF|Mux2~9 , RF|Mux2~9, dual_issue_processor, 1
instance = comp, \RF|Mux2~10 , RF|Mux2~10, dual_issue_processor, 1
instance = comp, \RF|Mux2~11 , RF|Mux2~11, dual_issue_processor, 1
instance = comp, \RF|Mux2~17 , RF|Mux2~17, dual_issue_processor, 1
instance = comp, \RF|Mux2~18 , RF|Mux2~18, dual_issue_processor, 1
instance = comp, \RF|Mux2~12 , RF|Mux2~12, dual_issue_processor, 1
instance = comp, \RF|Mux2~13 , RF|Mux2~13, dual_issue_processor, 1
instance = comp, \RF|Mux2~14 , RF|Mux2~14, dual_issue_processor, 1
instance = comp, \RF|Mux2~15 , RF|Mux2~15, dual_issue_processor, 1
instance = comp, \RF|Mux2~16 , RF|Mux2~16, dual_issue_processor, 1
instance = comp, \RF|Mux2~19 , RF|Mux2~19, dual_issue_processor, 1
instance = comp, \RF|Mux2~20 , RF|Mux2~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[29] , ID_EX_INST1_PIPE|readData1_EX_inst1[29], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux2~0 , Forward_A_inst1|Mux2~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux2~1 , Forward_A_inst1|Mux2~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux2~2 , Forward_A_inst1|Mux2~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~5 , ALU_1|Mux2~5, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~77 , ALU_1|ShiftLeft0~77, dual_issue_processor, 1
instance = comp, \ALU_2|Mux30~8 , ALU_2|Mux30~8, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[6]~45 , Final_Alu_inst2_B_Src|out[6]~45, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[2]~9 , FETCH_DECODE1_PIPE|pcPlus2_D[2]~9, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[2]~10 , FETCH_DECODE1_PIPE|pcPlus2_D[2]~10, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[3]~12 , FETCH_DECODE1_PIPE|pcPlus2_D[3]~12, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[4]~14 , FETCH_DECODE1_PIPE|pcPlus2_D[4]~14, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[4] , FETCH_DECODE1_PIPE|pcPlus2_D[4], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX~4 , ID_EX_INST1_PIPE|pcPlus2_EX~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX[4] , ID_EX_INST1_PIPE|pcPlus2_EX[4], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem~4 , EX_MEM_INST2_PIPE|pcPlus2_Mem~4, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem[4] , EX_MEM_INST2_PIPE|pcPlus2_Mem[4], dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~26 , ALU_1|ShiftRight0~26, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~58 , ALU_2|ShiftRight0~58, dual_issue_processor, 1
instance = comp, \ALU_2|Mux0~1 , ALU_2|Mux0~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux0~5 , ALU_2|Mux0~5, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~73 , ALU_2|ShiftRight0~73, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~138 , ALU_2|ShiftRight0~138, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~74 , ALU_2|ShiftRight0~74, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~124 , ALU_2|ShiftRight0~124, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~10 , ALU_1|Mux8~10, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[16]~52 , Final_Alu_inst1_B_Src|out[16]~52, dual_issue_processor, 1
instance = comp, \RF|registers[14][16]~507 , RF|registers[14][16]~507, dual_issue_processor, 1
instance = comp, \RF|registers[14][16] , RF|registers[14][16], dual_issue_processor, 1
instance = comp, \RF|registers[13][16]~508 , RF|registers[13][16]~508, dual_issue_processor, 1
instance = comp, \RF|registers[13][16] , RF|registers[13][16], dual_issue_processor, 1
instance = comp, \RF|registers[12][16]~509 , RF|registers[12][16]~509, dual_issue_processor, 1
instance = comp, \RF|registers[12][16] , RF|registers[12][16], dual_issue_processor, 1
instance = comp, \RF|Mux15~17 , RF|Mux15~17, dual_issue_processor, 1
instance = comp, \RF|Mux15~18 , RF|Mux15~18, dual_issue_processor, 1
instance = comp, \RF|registers[5][16]~497 , RF|registers[5][16]~497, dual_issue_processor, 1
instance = comp, \RF|registers[5][16] , RF|registers[5][16], dual_issue_processor, 1
instance = comp, \RF|registers[4][16]~498 , RF|registers[4][16]~498, dual_issue_processor, 1
instance = comp, \RF|registers[4][16] , RF|registers[4][16], dual_issue_processor, 1
instance = comp, \RF|Mux15~10 , RF|Mux15~10, dual_issue_processor, 1
instance = comp, \RF|registers[6][16]~496 , RF|registers[6][16]~496, dual_issue_processor, 1
instance = comp, \RF|registers[6][16] , RF|registers[6][16], dual_issue_processor, 1
instance = comp, \RF|registers[7][16]~499 , RF|registers[7][16]~499, dual_issue_processor, 1
instance = comp, \RF|registers[7][16] , RF|registers[7][16], dual_issue_processor, 1
instance = comp, \RF|Mux15~11 , RF|Mux15~11, dual_issue_processor, 1
instance = comp, \RF|registers[1][16]~504 , RF|registers[1][16]~504, dual_issue_processor, 1
instance = comp, \RF|registers[1][16] , RF|registers[1][16], dual_issue_processor, 1
instance = comp, \RF|registers[3][16]~506 , RF|registers[3][16]~506, dual_issue_processor, 1
instance = comp, \RF|registers[3][16] , RF|registers[3][16], dual_issue_processor, 1
instance = comp, \RF|Mux15~14 , RF|Mux15~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][16]~505 , RF|registers[2][16]~505, dual_issue_processor, 1
instance = comp, \RF|registers[2][16] , RF|registers[2][16], dual_issue_processor, 1
instance = comp, \RF|Mux15~15 , RF|Mux15~15, dual_issue_processor, 1
instance = comp, \RF|registers[9][16]~500 , RF|registers[9][16]~500, dual_issue_processor, 1
instance = comp, \RF|registers[9][16] , RF|registers[9][16], dual_issue_processor, 1
instance = comp, \RF|registers[10][16]~501 , RF|registers[10][16]~501, dual_issue_processor, 1
instance = comp, \RF|registers[10][16] , RF|registers[10][16], dual_issue_processor, 1
instance = comp, \RF|registers[8][16]~502 , RF|registers[8][16]~502, dual_issue_processor, 1
instance = comp, \RF|registers[8][16] , RF|registers[8][16], dual_issue_processor, 1
instance = comp, \RF|Mux15~12 , RF|Mux15~12, dual_issue_processor, 1
instance = comp, \RF|registers[11][16]~503 , RF|registers[11][16]~503, dual_issue_processor, 1
instance = comp, \RF|registers[11][16] , RF|registers[11][16], dual_issue_processor, 1
instance = comp, \RF|Mux15~13 , RF|Mux15~13, dual_issue_processor, 1
instance = comp, \RF|Mux15~16 , RF|Mux15~16, dual_issue_processor, 1
instance = comp, \RF|Mux15~19 , RF|Mux15~19, dual_issue_processor, 1
instance = comp, \RF|registers[25][16]~512 , RF|registers[25][16]~512, dual_issue_processor, 1
instance = comp, \RF|registers[25][16] , RF|registers[25][16], dual_issue_processor, 1
instance = comp, \RF|registers[17][16]~513 , RF|registers[17][16]~513, dual_issue_processor, 1
instance = comp, \RF|registers[17][16] , RF|registers[17][16], dual_issue_processor, 1
instance = comp, \RF|Mux15~0 , RF|Mux15~0, dual_issue_processor, 1
instance = comp, \RF|registers[21][16]~511 , RF|registers[21][16]~511, dual_issue_processor, 1
instance = comp, \RF|registers[21][16] , RF|registers[21][16], dual_issue_processor, 1
instance = comp, \RF|registers[29][16]~514 , RF|registers[29][16]~514, dual_issue_processor, 1
instance = comp, \RF|registers[29][16] , RF|registers[29][16], dual_issue_processor, 1
instance = comp, \RF|Mux15~1 , RF|Mux15~1, dual_issue_processor, 1
instance = comp, \RF|registers[27][16]~524 , RF|registers[27][16]~524, dual_issue_processor, 1
instance = comp, \RF|registers[27][16] , RF|registers[27][16], dual_issue_processor, 1
instance = comp, \RF|registers[19][16]~525 , RF|registers[19][16]~525, dual_issue_processor, 1
instance = comp, \RF|registers[19][16] , RF|registers[19][16], dual_issue_processor, 1
instance = comp, \RF|Mux15~7 , RF|Mux15~7, dual_issue_processor, 1
instance = comp, \RF|registers[31][16]~526 , RF|registers[31][16]~526, dual_issue_processor, 1
instance = comp, \RF|registers[31][16] , RF|registers[31][16], dual_issue_processor, 1
instance = comp, \RF|registers[23][16]~523 , RF|registers[23][16]~523, dual_issue_processor, 1
instance = comp, \RF|registers[23][16] , RF|registers[23][16], dual_issue_processor, 1
instance = comp, \RF|Mux15~8 , RF|Mux15~8, dual_issue_processor, 1
instance = comp, \RF|registers[24][16]~519 , RF|registers[24][16]~519, dual_issue_processor, 1
instance = comp, \RF|registers[24][16] , RF|registers[24][16], dual_issue_processor, 1
instance = comp, \RF|registers[28][16]~522 , RF|registers[28][16]~522, dual_issue_processor, 1
instance = comp, \RF|registers[28][16] , RF|registers[28][16], dual_issue_processor, 1
instance = comp, \RF|registers[16][16]~521 , RF|registers[16][16]~521, dual_issue_processor, 1
instance = comp, \RF|registers[16][16] , RF|registers[16][16], dual_issue_processor, 1
instance = comp, \RF|registers[20][16]~520 , RF|registers[20][16]~520, dual_issue_processor, 1
instance = comp, \RF|registers[20][16] , RF|registers[20][16], dual_issue_processor, 1
instance = comp, \RF|Mux15~4 , RF|Mux15~4, dual_issue_processor, 1
instance = comp, \RF|Mux15~5 , RF|Mux15~5, dual_issue_processor, 1
instance = comp, \RF|registers[30][16]~518 , RF|registers[30][16]~518, dual_issue_processor, 1
instance = comp, \RF|registers[30][16] , RF|registers[30][16], dual_issue_processor, 1
instance = comp, \RF|registers[26][16]~515 , RF|registers[26][16]~515, dual_issue_processor, 1
instance = comp, \RF|registers[26][16] , RF|registers[26][16], dual_issue_processor, 1
instance = comp, \RF|registers[18][16]~517 , RF|registers[18][16]~517, dual_issue_processor, 1
instance = comp, \RF|registers[18][16] , RF|registers[18][16], dual_issue_processor, 1
instance = comp, \RF|registers[22][16]~516 , RF|registers[22][16]~516, dual_issue_processor, 1
instance = comp, \RF|registers[22][16] , RF|registers[22][16], dual_issue_processor, 1
instance = comp, \RF|Mux15~2 , RF|Mux15~2, dual_issue_processor, 1
instance = comp, \RF|Mux15~3 , RF|Mux15~3, dual_issue_processor, 1
instance = comp, \RF|Mux15~6 , RF|Mux15~6, dual_issue_processor, 1
instance = comp, \RF|Mux15~9 , RF|Mux15~9, dual_issue_processor, 1
instance = comp, \RF|Mux15~20 , RF|Mux15~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[16] , ID_EX_INST1_PIPE|readData1_EX_inst1[16], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux15~0 , Forward_A_inst1|Mux15~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux15~1 , Forward_A_inst1|Mux15~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux15~2 , Forward_A_inst1|Mux15~2, dual_issue_processor, 1
instance = comp, \RF|registers[15][15]~479 , RF|registers[15][15]~479, dual_issue_processor, 1
instance = comp, \RF|registers[15][15] , RF|registers[15][15], dual_issue_processor, 1
instance = comp, \RF|registers[12][15]~478 , RF|registers[12][15]~478, dual_issue_processor, 1
instance = comp, \RF|registers[12][15] , RF|registers[12][15], dual_issue_processor, 1
instance = comp, \RF|registers[13][15]~477 , RF|registers[13][15]~477, dual_issue_processor, 1
instance = comp, \RF|registers[13][15] , RF|registers[13][15], dual_issue_processor, 1
instance = comp, \RF|Mux80~17 , RF|Mux80~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][15]~476 , RF|registers[14][15]~476, dual_issue_processor, 1
instance = comp, \RF|registers[14][15] , RF|registers[14][15], dual_issue_processor, 1
instance = comp, \RF|Mux80~18 , RF|Mux80~18, dual_issue_processor, 1
instance = comp, \RF|registers[7][15]~472 , RF|registers[7][15]~472, dual_issue_processor, 1
instance = comp, \RF|registers[7][15] , RF|registers[7][15], dual_issue_processor, 1
instance = comp, \RF|registers[6][15]~469 , RF|registers[6][15]~469, dual_issue_processor, 1
instance = comp, \RF|registers[6][15] , RF|registers[6][15], dual_issue_processor, 1
instance = comp, \RF|registers[4][15]~471 , RF|registers[4][15]~471, dual_issue_processor, 1
instance = comp, \RF|registers[4][15] , RF|registers[4][15], dual_issue_processor, 1
instance = comp, \RF|registers[5][15]~470 , RF|registers[5][15]~470, dual_issue_processor, 1
instance = comp, \RF|registers[5][15] , RF|registers[5][15], dual_issue_processor, 1
instance = comp, \RF|Mux80~12 , RF|Mux80~12, dual_issue_processor, 1
instance = comp, \RF|Mux80~13 , RF|Mux80~13, dual_issue_processor, 1
instance = comp, \RF|registers[1][15]~473 , RF|registers[1][15]~473, dual_issue_processor, 1
instance = comp, \RF|registers[1][15] , RF|registers[1][15], dual_issue_processor, 1
instance = comp, \RF|registers[3][15]~475 , RF|registers[3][15]~475, dual_issue_processor, 1
instance = comp, \RF|registers[3][15] , RF|registers[3][15], dual_issue_processor, 1
instance = comp, \RF|Mux80~14 , RF|Mux80~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][15]~474 , RF|registers[2][15]~474, dual_issue_processor, 1
instance = comp, \RF|registers[2][15] , RF|registers[2][15], dual_issue_processor, 1
instance = comp, \RF|Mux80~15 , RF|Mux80~15, dual_issue_processor, 1
instance = comp, \RF|Mux80~16 , RF|Mux80~16, dual_issue_processor, 1
instance = comp, \RF|registers[8][15]~467 , RF|registers[8][15]~467, dual_issue_processor, 1
instance = comp, \RF|registers[8][15] , RF|registers[8][15], dual_issue_processor, 1
instance = comp, \RF|registers[10][15]~466 , RF|registers[10][15]~466, dual_issue_processor, 1
instance = comp, \RF|registers[10][15] , RF|registers[10][15], dual_issue_processor, 1
instance = comp, \RF|Mux80~10 , RF|Mux80~10, dual_issue_processor, 1
instance = comp, \RF|registers[9][15]~465 , RF|registers[9][15]~465, dual_issue_processor, 1
instance = comp, \RF|registers[9][15] , RF|registers[9][15], dual_issue_processor, 1
instance = comp, \RF|registers[11][15]~468 , RF|registers[11][15]~468, dual_issue_processor, 1
instance = comp, \RF|registers[11][15] , RF|registers[11][15], dual_issue_processor, 1
instance = comp, \RF|Mux80~11 , RF|Mux80~11, dual_issue_processor, 1
instance = comp, \RF|Mux80~19 , RF|Mux80~19, dual_issue_processor, 1
instance = comp, \RF|registers[28][15]~491 , RF|registers[28][15]~491, dual_issue_processor, 1
instance = comp, \RF|registers[28][15] , RF|registers[28][15], dual_issue_processor, 1
instance = comp, \RF|registers[20][15]~488 , RF|registers[20][15]~488, dual_issue_processor, 1
instance = comp, \RF|registers[20][15] , RF|registers[20][15], dual_issue_processor, 1
instance = comp, \RF|registers[24][15]~489 , RF|registers[24][15]~489, dual_issue_processor, 1
instance = comp, \RF|registers[24][15] , RF|registers[24][15], dual_issue_processor, 1
instance = comp, \RF|registers[16][15]~490 , RF|registers[16][15]~490, dual_issue_processor, 1
instance = comp, \RF|registers[16][15] , RF|registers[16][15], dual_issue_processor, 1
instance = comp, \RF|Mux80~4 , RF|Mux80~4, dual_issue_processor, 1
instance = comp, \RF|Mux80~5 , RF|Mux80~5, dual_issue_processor, 1
instance = comp, \RF|registers[22][15]~484 , RF|registers[22][15]~484, dual_issue_processor, 1
instance = comp, \RF|registers[22][15] , RF|registers[22][15], dual_issue_processor, 1
instance = comp, \RF|registers[30][15]~487 , RF|registers[30][15]~487, dual_issue_processor, 1
instance = comp, \RF|registers[30][15] , RF|registers[30][15], dual_issue_processor, 1
instance = comp, \RF|registers[26][15]~485 , RF|registers[26][15]~485, dual_issue_processor, 1
instance = comp, \RF|registers[26][15] , RF|registers[26][15], dual_issue_processor, 1
instance = comp, \RF|registers[18][15]~486 , RF|registers[18][15]~486, dual_issue_processor, 1
instance = comp, \RF|registers[18][15] , RF|registers[18][15], dual_issue_processor, 1
instance = comp, \RF|Mux80~2 , RF|Mux80~2, dual_issue_processor, 1
instance = comp, \RF|Mux80~3 , RF|Mux80~3, dual_issue_processor, 1
instance = comp, \RF|Mux80~6 , RF|Mux80~6, dual_issue_processor, 1
instance = comp, \RF|registers[19][15]~494 , RF|registers[19][15]~494, dual_issue_processor, 1
instance = comp, \RF|registers[19][15] , RF|registers[19][15], dual_issue_processor, 1
instance = comp, \RF|registers[23][15]~493 , RF|registers[23][15]~493, dual_issue_processor, 1
instance = comp, \RF|registers[23][15] , RF|registers[23][15], dual_issue_processor, 1
instance = comp, \RF|Mux80~7 , RF|Mux80~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][15]~492 , RF|registers[27][15]~492, dual_issue_processor, 1
instance = comp, \RF|registers[27][15] , RF|registers[27][15], dual_issue_processor, 1
instance = comp, \RF|registers[31][15]~495 , RF|registers[31][15]~495, dual_issue_processor, 1
instance = comp, \RF|registers[31][15] , RF|registers[31][15], dual_issue_processor, 1
instance = comp, \RF|Mux80~8 , RF|Mux80~8, dual_issue_processor, 1
instance = comp, \RF|registers[29][15]~483 , RF|registers[29][15]~483, dual_issue_processor, 1
instance = comp, \RF|registers[29][15] , RF|registers[29][15], dual_issue_processor, 1
instance = comp, \RF|registers[25][15]~480 , RF|registers[25][15]~480, dual_issue_processor, 1
instance = comp, \RF|registers[25][15] , RF|registers[25][15], dual_issue_processor, 1
instance = comp, \RF|registers[17][15]~482 , RF|registers[17][15]~482, dual_issue_processor, 1
instance = comp, \RF|registers[17][15] , RF|registers[17][15], dual_issue_processor, 1
instance = comp, \RF|registers[21][15]~481 , RF|registers[21][15]~481, dual_issue_processor, 1
instance = comp, \RF|registers[21][15] , RF|registers[21][15], dual_issue_processor, 1
instance = comp, \RF|Mux80~0 , RF|Mux80~0, dual_issue_processor, 1
instance = comp, \RF|Mux80~1 , RF|Mux80~1, dual_issue_processor, 1
instance = comp, \RF|Mux80~9 , RF|Mux80~9, dual_issue_processor, 1
instance = comp, \RF|Mux80~20 , RF|Mux80~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[15] , ID_EX_INST2_PIPE|readData1_EX_inst2[15], dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~31 , ALU_1|ShiftRight0~31, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~30 , ALU_1|ShiftRight0~30, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~32 , ALU_1|ShiftRight0~32, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~48 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~48, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[16] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[16], dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~141 , ALU_2|ShiftRight0~141, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[18]~24 , Final_Alu_inst2_B_Src|out[18]~24, dual_issue_processor, 1
instance = comp, \RF|registers[14][18]~569 , RF|registers[14][18]~569, dual_issue_processor, 1
instance = comp, \RF|registers[14][18] , RF|registers[14][18], dual_issue_processor, 1
instance = comp, \RF|registers[15][18]~572 , RF|registers[15][18]~572, dual_issue_processor, 1
instance = comp, \RF|registers[15][18] , RF|registers[15][18], dual_issue_processor, 1
instance = comp, \RF|registers[12][18]~571 , RF|registers[12][18]~571, dual_issue_processor, 1
instance = comp, \RF|registers[12][18] , RF|registers[12][18], dual_issue_processor, 1
instance = comp, \RF|registers[13][18]~570 , RF|registers[13][18]~570, dual_issue_processor, 1
instance = comp, \RF|registers[13][18] , RF|registers[13][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~17 , RF|Mux13~17, dual_issue_processor, 1
instance = comp, \RF|Mux13~18 , RF|Mux13~18, dual_issue_processor, 1
instance = comp, \RF|registers[2][18]~567 , RF|registers[2][18]~567, dual_issue_processor, 1
instance = comp, \RF|registers[2][18] , RF|registers[2][18], dual_issue_processor, 1
instance = comp, \RF|registers[3][18]~568 , RF|registers[3][18]~568, dual_issue_processor, 1
instance = comp, \RF|registers[3][18] , RF|registers[3][18], dual_issue_processor, 1
instance = comp, \RF|registers[1][18]~566 , RF|registers[1][18]~566, dual_issue_processor, 1
instance = comp, \RF|registers[1][18] , RF|registers[1][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~14 , RF|Mux13~14, dual_issue_processor, 1
instance = comp, \RF|Mux13~15 , RF|Mux13~15, dual_issue_processor, 1
instance = comp, \RF|registers[8][18]~564 , RF|registers[8][18]~564, dual_issue_processor, 1
instance = comp, \RF|registers[8][18] , RF|registers[8][18], dual_issue_processor, 1
instance = comp, \RF|registers[10][18]~563 , RF|registers[10][18]~563, dual_issue_processor, 1
instance = comp, \RF|registers[10][18] , RF|registers[10][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~12 , RF|Mux13~12, dual_issue_processor, 1
instance = comp, \RF|registers[11][18]~565 , RF|registers[11][18]~565, dual_issue_processor, 1
instance = comp, \RF|registers[11][18] , RF|registers[11][18], dual_issue_processor, 1
instance = comp, \RF|registers[9][18]~562 , RF|registers[9][18]~562, dual_issue_processor, 1
instance = comp, \RF|registers[9][18] , RF|registers[9][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~13 , RF|Mux13~13, dual_issue_processor, 1
instance = comp, \RF|Mux13~16 , RF|Mux13~16, dual_issue_processor, 1
instance = comp, \RF|registers[6][18]~558 , RF|registers[6][18]~558, dual_issue_processor, 1
instance = comp, \RF|registers[6][18] , RF|registers[6][18], dual_issue_processor, 1
instance = comp, \RF|registers[4][18]~560 , RF|registers[4][18]~560, dual_issue_processor, 1
instance = comp, \RF|registers[4][18] , RF|registers[4][18], dual_issue_processor, 1
instance = comp, \RF|registers[5][18]~559 , RF|registers[5][18]~559, dual_issue_processor, 1
instance = comp, \RF|registers[5][18] , RF|registers[5][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~10 , RF|Mux13~10, dual_issue_processor, 1
instance = comp, \RF|registers[7][18]~561 , RF|registers[7][18]~561, dual_issue_processor, 1
instance = comp, \RF|registers[7][18] , RF|registers[7][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~11 , RF|Mux13~11, dual_issue_processor, 1
instance = comp, \RF|Mux13~19 , RF|Mux13~19, dual_issue_processor, 1
instance = comp, \RF|registers[27][18]~586 , RF|registers[27][18]~586, dual_issue_processor, 1
instance = comp, \RF|registers[27][18] , RF|registers[27][18], dual_issue_processor, 1
instance = comp, \RF|registers[19][18]~587 , RF|registers[19][18]~587, dual_issue_processor, 1
instance = comp, \RF|registers[19][18] , RF|registers[19][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~7 , RF|Mux13~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][18]~585 , RF|registers[23][18]~585, dual_issue_processor, 1
instance = comp, \RF|registers[23][18] , RF|registers[23][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~8 , RF|Mux13~8, dual_issue_processor, 1
instance = comp, \RF|registers[17][18]~575 , RF|registers[17][18]~575, dual_issue_processor, 1
instance = comp, \RF|registers[17][18] , RF|registers[17][18], dual_issue_processor, 1
instance = comp, \RF|registers[25][18]~574 , RF|registers[25][18]~574, dual_issue_processor, 1
instance = comp, \RF|registers[25][18] , RF|registers[25][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~0 , RF|Mux13~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][18]~576 , RF|registers[29][18]~576, dual_issue_processor, 1
instance = comp, \RF|registers[29][18] , RF|registers[29][18], dual_issue_processor, 1
instance = comp, \RF|registers[21][18]~573 , RF|registers[21][18]~573, dual_issue_processor, 1
instance = comp, \RF|registers[21][18] , RF|registers[21][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~1 , RF|Mux13~1, dual_issue_processor, 1
instance = comp, \RF|registers[24][18]~581 , RF|registers[24][18]~581, dual_issue_processor, 1
instance = comp, \RF|registers[24][18] , RF|registers[24][18], dual_issue_processor, 1
instance = comp, \RF|registers[20][18]~582 , RF|registers[20][18]~582, dual_issue_processor, 1
instance = comp, \RF|registers[20][18] , RF|registers[20][18], dual_issue_processor, 1
instance = comp, \RF|registers[16][18]~583 , RF|registers[16][18]~583, dual_issue_processor, 1
instance = comp, \RF|registers[16][18] , RF|registers[16][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~4 , RF|Mux13~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][18]~584 , RF|registers[28][18]~584, dual_issue_processor, 1
instance = comp, \RF|registers[28][18] , RF|registers[28][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~5 , RF|Mux13~5, dual_issue_processor, 1
instance = comp, \RF|registers[30][18]~580 , RF|registers[30][18]~580, dual_issue_processor, 1
instance = comp, \RF|registers[30][18] , RF|registers[30][18], dual_issue_processor, 1
instance = comp, \RF|registers[18][18]~579 , RF|registers[18][18]~579, dual_issue_processor, 1
instance = comp, \RF|registers[18][18] , RF|registers[18][18], dual_issue_processor, 1
instance = comp, \RF|registers[22][18]~578 , RF|registers[22][18]~578, dual_issue_processor, 1
instance = comp, \RF|registers[22][18] , RF|registers[22][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~2 , RF|Mux13~2, dual_issue_processor, 1
instance = comp, \RF|registers[26][18]~577 , RF|registers[26][18]~577, dual_issue_processor, 1
instance = comp, \RF|registers[26][18] , RF|registers[26][18], dual_issue_processor, 1
instance = comp, \RF|Mux13~3 , RF|Mux13~3, dual_issue_processor, 1
instance = comp, \RF|Mux13~6 , RF|Mux13~6, dual_issue_processor, 1
instance = comp, \RF|Mux13~9 , RF|Mux13~9, dual_issue_processor, 1
instance = comp, \RF|Mux13~20 , RF|Mux13~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[18] , ID_EX_INST1_PIPE|readData1_EX_inst1[18], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux13~0 , Forward_A_inst1|Mux13~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux13~1 , Forward_A_inst1|Mux13~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux13~2 , Forward_A_inst1|Mux13~2, dual_issue_processor, 1
instance = comp, \RF|Mux45~17 , RF|Mux45~17, dual_issue_processor, 1
instance = comp, \RF|Mux45~18 , RF|Mux45~18, dual_issue_processor, 1
instance = comp, \RF|Mux45~12 , RF|Mux45~12, dual_issue_processor, 1
instance = comp, \RF|Mux45~13 , RF|Mux45~13, dual_issue_processor, 1
instance = comp, \RF|Mux45~14 , RF|Mux45~14, dual_issue_processor, 1
instance = comp, \RF|Mux45~15 , RF|Mux45~15, dual_issue_processor, 1
instance = comp, \RF|Mux45~16 , RF|Mux45~16, dual_issue_processor, 1
instance = comp, \RF|Mux45~10 , RF|Mux45~10, dual_issue_processor, 1
instance = comp, \RF|Mux45~11 , RF|Mux45~11, dual_issue_processor, 1
instance = comp, \RF|Mux45~19 , RF|Mux45~19, dual_issue_processor, 1
instance = comp, \RF|Mux45~4 , RF|Mux45~4, dual_issue_processor, 1
instance = comp, \RF|Mux45~5 , RF|Mux45~5, dual_issue_processor, 1
instance = comp, \RF|Mux45~2 , RF|Mux45~2, dual_issue_processor, 1
instance = comp, \RF|Mux45~3 , RF|Mux45~3, dual_issue_processor, 1
instance = comp, \RF|Mux45~6 , RF|Mux45~6, dual_issue_processor, 1
instance = comp, \RF|Mux45~0 , RF|Mux45~0, dual_issue_processor, 1
instance = comp, \RF|Mux45~1 , RF|Mux45~1, dual_issue_processor, 1
instance = comp, \RF|Mux45~7 , RF|Mux45~7, dual_issue_processor, 1
instance = comp, \RF|Mux45~8 , RF|Mux45~8, dual_issue_processor, 1
instance = comp, \RF|Mux45~9 , RF|Mux45~9, dual_issue_processor, 1
instance = comp, \RF|Mux45~20 , RF|Mux45~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[18] , ID_EX_INST1_PIPE|readData2_EX_inst1[18], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux13~1_RESYN2596 , Forward_B_inst1|Mux13~1_RESYN2596, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux13~1_RESYN2594 , Forward_B_inst1|Mux13~1_RESYN2594, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux13~1 , Forward_B_inst1|Mux13~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux13~2 , Forward_B_inst1|Mux13~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[18]~50 , Final_Alu_inst1_B_Src|out[18]~50, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~5 , ALU_1|Mux13~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~5 , ALU_1|Mux1~5, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~42 , ALU_1|ShiftLeft0~42, dual_issue_processor, 1
instance = comp, \RF|registers[9][8]~252 , RF|registers[9][8]~252, dual_issue_processor, 1
instance = comp, \RF|registers[9][8] , RF|registers[9][8], dual_issue_processor, 1
instance = comp, \RF|registers[8][8]~254 , RF|registers[8][8]~254, dual_issue_processor, 1
instance = comp, \RF|registers[8][8] , RF|registers[8][8], dual_issue_processor, 1
instance = comp, \RF|registers[10][8]~253 , RF|registers[10][8]~253, dual_issue_processor, 1
instance = comp, \RF|registers[10][8] , RF|registers[10][8], dual_issue_processor, 1
instance = comp, \RF|Mux119~12 , RF|Mux119~12, dual_issue_processor, 1
instance = comp, \RF|registers[11][8]~255 , RF|registers[11][8]~255, dual_issue_processor, 1
instance = comp, \RF|registers[11][8] , RF|registers[11][8], dual_issue_processor, 1
instance = comp, \RF|Mux119~13 , RF|Mux119~13, dual_issue_processor, 1
instance = comp, \RF|registers[2][8]~257 , RF|registers[2][8]~257, dual_issue_processor, 1
instance = comp, \RF|registers[2][8] , RF|registers[2][8], dual_issue_processor, 1
instance = comp, \RF|registers[1][8]~256 , RF|registers[1][8]~256, dual_issue_processor, 1
instance = comp, \RF|registers[1][8] , RF|registers[1][8], dual_issue_processor, 1
instance = comp, \RF|registers[3][8]~258 , RF|registers[3][8]~258, dual_issue_processor, 1
instance = comp, \RF|registers[3][8] , RF|registers[3][8], dual_issue_processor, 1
instance = comp, \RF|Mux119~14 , RF|Mux119~14, dual_issue_processor, 1
instance = comp, \RF|Mux119~15 , RF|Mux119~15, dual_issue_processor, 1
instance = comp, \RF|Mux119~16 , RF|Mux119~16, dual_issue_processor, 1
instance = comp, \RF|registers[14][8]~259 , RF|registers[14][8]~259, dual_issue_processor, 1
instance = comp, \RF|registers[14][8] , RF|registers[14][8], dual_issue_processor, 1
instance = comp, \RF|registers[15][8]~262 , RF|registers[15][8]~262, dual_issue_processor, 1
instance = comp, \RF|registers[15][8] , RF|registers[15][8], dual_issue_processor, 1
instance = comp, \RF|registers[13][8]~260 , RF|registers[13][8]~260, dual_issue_processor, 1
instance = comp, \RF|registers[13][8] , RF|registers[13][8], dual_issue_processor, 1
instance = comp, \RF|registers[12][8]~261 , RF|registers[12][8]~261, dual_issue_processor, 1
instance = comp, \RF|registers[12][8] , RF|registers[12][8], dual_issue_processor, 1
instance = comp, \RF|Mux119~17 , RF|Mux119~17, dual_issue_processor, 1
instance = comp, \RF|Mux119~18 , RF|Mux119~18, dual_issue_processor, 1
instance = comp, \RF|registers[4][8]~250 , RF|registers[4][8]~250, dual_issue_processor, 1
instance = comp, \RF|registers[4][8] , RF|registers[4][8], dual_issue_processor, 1
instance = comp, \RF|Mux119~10 , RF|Mux119~10, dual_issue_processor, 1
instance = comp, \RF|registers[7][8]~251 , RF|registers[7][8]~251, dual_issue_processor, 1
instance = comp, \RF|registers[7][8] , RF|registers[7][8], dual_issue_processor, 1
instance = comp, \RF|registers[6][8]~248 , RF|registers[6][8]~248, dual_issue_processor, 1
instance = comp, \RF|registers[6][8] , RF|registers[6][8], dual_issue_processor, 1
instance = comp, \RF|Mux119~11 , RF|Mux119~11, dual_issue_processor, 1
instance = comp, \RF|Mux119~19 , RF|Mux119~19, dual_issue_processor, 1
instance = comp, \RF|registers[27][8]~276 , RF|registers[27][8]~276, dual_issue_processor, 1
instance = comp, \RF|registers[27][8] , RF|registers[27][8], dual_issue_processor, 1
instance = comp, \RF|registers[19][8]~277 , RF|registers[19][8]~277, dual_issue_processor, 1
instance = comp, \RF|registers[19][8] , RF|registers[19][8], dual_issue_processor, 1
instance = comp, \RF|Mux119~7 , RF|Mux119~7, dual_issue_processor, 1
instance = comp, \RF|registers[31][8]~278 , RF|registers[31][8]~278, dual_issue_processor, 1
instance = comp, \RF|registers[31][8] , RF|registers[31][8], dual_issue_processor, 1
instance = comp, \RF|registers[23][8]~275 , RF|registers[23][8]~275, dual_issue_processor, 1
instance = comp, \RF|registers[23][8] , RF|registers[23][8], dual_issue_processor, 1
instance = comp, \RF|Mux119~8 , RF|Mux119~8, dual_issue_processor, 1
instance = comp, \RF|registers[25][8]~264 , RF|registers[25][8]~264, dual_issue_processor, 1
instance = comp, \RF|registers[25][8] , RF|registers[25][8], dual_issue_processor, 1
instance = comp, \RF|registers[17][8]~265 , RF|registers[17][8]~265, dual_issue_processor, 1
instance = comp, \RF|registers[17][8] , RF|registers[17][8], dual_issue_processor, 1
instance = comp, \RF|Mux119~0 , RF|Mux119~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][8]~266 , RF|registers[29][8]~266, dual_issue_processor, 1
instance = comp, \RF|registers[29][8] , RF|registers[29][8], dual_issue_processor, 1
instance = comp, \RF|registers[21][8]~263 , RF|registers[21][8]~263, dual_issue_processor, 1
instance = comp, \RF|registers[21][8] , RF|registers[21][8], dual_issue_processor, 1
instance = comp, \RF|Mux119~1 , RF|Mux119~1, dual_issue_processor, 1
instance = comp, \RF|registers[28][8]~274 , RF|registers[28][8]~274, dual_issue_processor, 1
instance = comp, \RF|registers[28][8] , RF|registers[28][8], dual_issue_processor, 1
instance = comp, \RF|registers[24][8]~271 , RF|registers[24][8]~271, dual_issue_processor, 1
instance = comp, \RF|registers[24][8] , RF|registers[24][8], dual_issue_processor, 1
instance = comp, \RF|registers[16][8]~273 , RF|registers[16][8]~273, dual_issue_processor, 1
instance = comp, \RF|registers[16][8] , RF|registers[16][8], dual_issue_processor, 1
instance = comp, \RF|registers[20][8]~272 , RF|registers[20][8]~272, dual_issue_processor, 1
instance = comp, \RF|registers[20][8] , RF|registers[20][8], dual_issue_processor, 1
instance = comp, \RF|Mux119~4 , RF|Mux119~4, dual_issue_processor, 1
instance = comp, \RF|Mux119~5 , RF|Mux119~5, dual_issue_processor, 1
instance = comp, \RF|registers[26][8]~267 , RF|registers[26][8]~267, dual_issue_processor, 1
instance = comp, \RF|registers[26][8] , RF|registers[26][8], dual_issue_processor, 1
instance = comp, \RF|registers[30][8]~270 , RF|registers[30][8]~270, dual_issue_processor, 1
instance = comp, \RF|registers[30][8] , RF|registers[30][8], dual_issue_processor, 1
instance = comp, \RF|registers[18][8]~269 , RF|registers[18][8]~269, dual_issue_processor, 1
instance = comp, \RF|registers[18][8] , RF|registers[18][8], dual_issue_processor, 1
instance = comp, \RF|registers[22][8]~268 , RF|registers[22][8]~268, dual_issue_processor, 1
instance = comp, \RF|registers[22][8] , RF|registers[22][8], dual_issue_processor, 1
instance = comp, \RF|Mux119~2 , RF|Mux119~2, dual_issue_processor, 1
instance = comp, \RF|Mux119~3 , RF|Mux119~3, dual_issue_processor, 1
instance = comp, \RF|Mux119~6 , RF|Mux119~6, dual_issue_processor, 1
instance = comp, \RF|Mux119~9 , RF|Mux119~9, dual_issue_processor, 1
instance = comp, \RF|Mux119~20 , RF|Mux119~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[8] , ID_EX_INST2_PIPE|readData2_EX_inst2[8], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux11~2 , Forward_B_inst2|Mux11~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~41 , ALU_2|ShiftRight0~41, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~42 , ALU_2|ShiftRight0~42, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~43 , ALU_2|ShiftRight0~43, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D~7 , FETCH_DECODE1_PIPE|pcPlus2_D~7, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[1] , FETCH_DECODE1_PIPE|pcPlus2_D[1], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX~1 , ID_EX_INST1_PIPE|pcPlus2_EX~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX[1] , ID_EX_INST1_PIPE|pcPlus2_EX[1], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem~1 , EX_MEM_INST2_PIPE|pcPlus2_Mem~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem[1] , EX_MEM_INST2_PIPE|pcPlus2_Mem[1], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux30~0 , WRITE_BACK_MUX_INST2|Mux30~0, dual_issue_processor, 1
instance = comp, \RF|registers[26][0]~20 , RF|registers[26][0]~20, dual_issue_processor, 1
instance = comp, \RF|registers[26][0] , RF|registers[26][0], dual_issue_processor, 1
instance = comp, \RF|registers[30][0]~22 , RF|registers[30][0]~22, dual_issue_processor, 1
instance = comp, \RF|registers[30][0] , RF|registers[30][0], dual_issue_processor, 1
instance = comp, \RF|registers[22][0]~19 , RF|registers[22][0]~19, dual_issue_processor, 1
instance = comp, \RF|registers[22][0] , RF|registers[22][0], dual_issue_processor, 1
instance = comp, \RF|registers[18][0]~21 , RF|registers[18][0]~21, dual_issue_processor, 1
instance = comp, \RF|registers[18][0] , RF|registers[18][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~2 , RF|Mux127~2, dual_issue_processor, 1
instance = comp, \RF|Mux127~3 , RF|Mux127~3, dual_issue_processor, 1
instance = comp, \RF|registers[28][0]~26 , RF|registers[28][0]~26, dual_issue_processor, 1
instance = comp, \RF|registers[28][0] , RF|registers[28][0], dual_issue_processor, 1
instance = comp, \RF|registers[20][0]~23 , RF|registers[20][0]~23, dual_issue_processor, 1
instance = comp, \RF|registers[20][0] , RF|registers[20][0], dual_issue_processor, 1
instance = comp, \RF|registers[16][0]~25 , RF|registers[16][0]~25, dual_issue_processor, 1
instance = comp, \RF|registers[16][0] , RF|registers[16][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~4 , RF|Mux127~4, dual_issue_processor, 1
instance = comp, \RF|registers[24][0]~24 , RF|registers[24][0]~24, dual_issue_processor, 1
instance = comp, \RF|registers[24][0] , RF|registers[24][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~5 , RF|Mux127~5, dual_issue_processor, 1
instance = comp, \RF|Mux127~6 , RF|Mux127~6, dual_issue_processor, 1
instance = comp, \RF|registers[29][0]~18 , RF|registers[29][0]~18, dual_issue_processor, 1
instance = comp, \RF|registers[29][0] , RF|registers[29][0], dual_issue_processor, 1
instance = comp, \RF|registers[25][0]~15 , RF|registers[25][0]~15, dual_issue_processor, 1
instance = comp, \RF|registers[25][0] , RF|registers[25][0], dual_issue_processor, 1
instance = comp, \RF|registers[17][0]~17 , RF|registers[17][0]~17, dual_issue_processor, 1
instance = comp, \RF|registers[17][0] , RF|registers[17][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~0 , RF|Mux127~0, dual_issue_processor, 1
instance = comp, \RF|registers[21][0]~16 , RF|registers[21][0]~16, dual_issue_processor, 1
instance = comp, \RF|registers[21][0] , RF|registers[21][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~1 , RF|Mux127~1, dual_issue_processor, 1
instance = comp, \RF|registers[27][0]~27 , RF|registers[27][0]~27, dual_issue_processor, 1
instance = comp, \RF|registers[27][0] , RF|registers[27][0], dual_issue_processor, 1
instance = comp, \RF|registers[19][0]~29 , RF|registers[19][0]~29, dual_issue_processor, 1
instance = comp, \RF|registers[19][0] , RF|registers[19][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~7 , RF|Mux127~7, dual_issue_processor, 1
instance = comp, \RF|registers[31][0]~30 , RF|registers[31][0]~30, dual_issue_processor, 1
instance = comp, \RF|registers[31][0] , RF|registers[31][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~8 , RF|Mux127~8, dual_issue_processor, 1
instance = comp, \RF|Mux127~9 , RF|Mux127~9, dual_issue_processor, 1
instance = comp, \RF|registers[7][0]~7 , RF|registers[7][0]~7, dual_issue_processor, 1
instance = comp, \RF|registers[7][0] , RF|registers[7][0], dual_issue_processor, 1
instance = comp, \RF|registers[6][0]~4 , RF|registers[6][0]~4, dual_issue_processor, 1
instance = comp, \RF|registers[6][0] , RF|registers[6][0], dual_issue_processor, 1
instance = comp, \RF|registers[5][0]~5 , RF|registers[5][0]~5, dual_issue_processor, 1
instance = comp, \RF|registers[5][0] , RF|registers[5][0], dual_issue_processor, 1
instance = comp, \RF|registers[4][0]~6 , RF|registers[4][0]~6, dual_issue_processor, 1
instance = comp, \RF|registers[4][0] , RF|registers[4][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~10 , RF|Mux127~10, dual_issue_processor, 1
instance = comp, \RF|Mux127~11 , RF|Mux127~11, dual_issue_processor, 1
instance = comp, \RF|registers[8][0]~2 , RF|registers[8][0]~2, dual_issue_processor, 1
instance = comp, \RF|registers[8][0] , RF|registers[8][0], dual_issue_processor, 1
instance = comp, \RF|registers[10][0]~1 , RF|registers[10][0]~1, dual_issue_processor, 1
instance = comp, \RF|registers[10][0] , RF|registers[10][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~12 , RF|Mux127~12, dual_issue_processor, 1
instance = comp, \RF|registers[9][0]~0 , RF|registers[9][0]~0, dual_issue_processor, 1
instance = comp, \RF|registers[9][0] , RF|registers[9][0], dual_issue_processor, 1
instance = comp, \RF|registers[11][0]~3 , RF|registers[11][0]~3, dual_issue_processor, 1
instance = comp, \RF|registers[11][0] , RF|registers[11][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~13 , RF|Mux127~13, dual_issue_processor, 1
instance = comp, \RF|registers[1][0]~8 , RF|registers[1][0]~8, dual_issue_processor, 1
instance = comp, \RF|registers[1][0] , RF|registers[1][0], dual_issue_processor, 1
instance = comp, \RF|registers[3][0]~10 , RF|registers[3][0]~10, dual_issue_processor, 1
instance = comp, \RF|registers[3][0] , RF|registers[3][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~14 , RF|Mux127~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][0]~9 , RF|registers[2][0]~9, dual_issue_processor, 1
instance = comp, \RF|registers[2][0] , RF|registers[2][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~15 , RF|Mux127~15, dual_issue_processor, 1
instance = comp, \RF|Mux127~16 , RF|Mux127~16, dual_issue_processor, 1
instance = comp, \RF|registers[15][0]~14 , RF|registers[15][0]~14, dual_issue_processor, 1
instance = comp, \RF|registers[15][0] , RF|registers[15][0], dual_issue_processor, 1
instance = comp, \RF|registers[14][0]~11 , RF|registers[14][0]~11, dual_issue_processor, 1
instance = comp, \RF|registers[14][0] , RF|registers[14][0], dual_issue_processor, 1
instance = comp, \RF|registers[12][0]~13 , RF|registers[12][0]~13, dual_issue_processor, 1
instance = comp, \RF|registers[12][0] , RF|registers[12][0], dual_issue_processor, 1
instance = comp, \RF|registers[13][0]~12 , RF|registers[13][0]~12, dual_issue_processor, 1
instance = comp, \RF|registers[13][0] , RF|registers[13][0], dual_issue_processor, 1
instance = comp, \RF|Mux127~17 , RF|Mux127~17, dual_issue_processor, 1
instance = comp, \RF|Mux127~18 , RF|Mux127~18, dual_issue_processor, 1
instance = comp, \RF|Mux127~19 , RF|Mux127~19, dual_issue_processor, 1
instance = comp, \RF|Mux127~20 , RF|Mux127~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[0] , ID_EX_INST2_PIPE|readData2_EX_inst2[0], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux31~0 , Forward_B_inst2|Mux31~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux31~1 , Forward_B_inst2|Mux31~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~32 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~32, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[0] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[0], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~10 , ID_EX_INST2_PIPE|Imm_EX_inst2~10, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[5] , ID_EX_INST2_PIPE|Imm_EX_inst2[5], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[5]~16 , FETCH_DECODE1_PIPE|pcPlus2_D[5]~16, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[5] , FETCH_DECODE1_PIPE|pcPlus2_D[5], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX~5 , ID_EX_INST1_PIPE|pcPlus2_EX~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX[5] , ID_EX_INST1_PIPE|pcPlus2_EX[5], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem~5 , EX_MEM_INST2_PIPE|pcPlus2_Mem~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem[5] , EX_MEM_INST2_PIPE|pcPlus2_Mem[5], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux26~0 , WRITE_BACK_MUX_INST2|Mux26~0, dual_issue_processor, 1
instance = comp, \RF|registers[27][4]~151 , RF|registers[27][4]~151, dual_issue_processor, 1
instance = comp, \RF|registers[27][4] , RF|registers[27][4], dual_issue_processor, 1
instance = comp, \RF|Mux123~7 , RF|Mux123~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][4]~152 , RF|registers[23][4]~152, dual_issue_processor, 1
instance = comp, \RF|registers[23][4] , RF|registers[23][4], dual_issue_processor, 1
instance = comp, \RF|registers[31][4]~154 , RF|registers[31][4]~154, dual_issue_processor, 1
instance = comp, \RF|registers[31][4] , RF|registers[31][4], dual_issue_processor, 1
instance = comp, \RF|Mux123~8 , RF|Mux123~8, dual_issue_processor, 1
instance = comp, \RF|registers[30][4]~146 , RF|registers[30][4]~146, dual_issue_processor, 1
instance = comp, \RF|registers[30][4] , RF|registers[30][4], dual_issue_processor, 1
instance = comp, \RF|registers[26][4]~144 , RF|registers[26][4]~144, dual_issue_processor, 1
instance = comp, \RF|registers[26][4] , RF|registers[26][4], dual_issue_processor, 1
instance = comp, \RF|registers[22][4]~143 , RF|registers[22][4]~143, dual_issue_processor, 1
instance = comp, \RF|registers[22][4] , RF|registers[22][4], dual_issue_processor, 1
instance = comp, \RF|registers[18][4]~145 , RF|registers[18][4]~145, dual_issue_processor, 1
instance = comp, \RF|registers[18][4] , RF|registers[18][4], dual_issue_processor, 1
instance = comp, \RF|Mux123~2 , RF|Mux123~2, dual_issue_processor, 1
instance = comp, \RF|Mux123~3 , RF|Mux123~3, dual_issue_processor, 1
instance = comp, \RF|registers[24][4]~148 , RF|registers[24][4]~148, dual_issue_processor, 1
instance = comp, \RF|registers[24][4] , RF|registers[24][4], dual_issue_processor, 1
instance = comp, \RF|registers[28][4]~150 , RF|registers[28][4]~150, dual_issue_processor, 1
instance = comp, \RF|registers[28][4] , RF|registers[28][4], dual_issue_processor, 1
instance = comp, \RF|registers[20][4]~147 , RF|registers[20][4]~147, dual_issue_processor, 1
instance = comp, \RF|registers[20][4] , RF|registers[20][4], dual_issue_processor, 1
instance = comp, \RF|registers[16][4]~149 , RF|registers[16][4]~149, dual_issue_processor, 1
instance = comp, \RF|registers[16][4] , RF|registers[16][4], dual_issue_processor, 1
instance = comp, \RF|Mux123~4 , RF|Mux123~4, dual_issue_processor, 1
instance = comp, \RF|Mux123~5 , RF|Mux123~5, dual_issue_processor, 1
instance = comp, \RF|Mux123~6 , RF|Mux123~6, dual_issue_processor, 1
instance = comp, \RF|registers[25][4]~139 , RF|registers[25][4]~139, dual_issue_processor, 1
instance = comp, \RF|registers[25][4] , RF|registers[25][4], dual_issue_processor, 1
instance = comp, \RF|registers[17][4]~141 , RF|registers[17][4]~141, dual_issue_processor, 1
instance = comp, \RF|registers[17][4] , RF|registers[17][4], dual_issue_processor, 1
instance = comp, \RF|Mux123~0 , RF|Mux123~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][4]~142 , RF|registers[29][4]~142, dual_issue_processor, 1
instance = comp, \RF|registers[29][4] , RF|registers[29][4], dual_issue_processor, 1
instance = comp, \RF|registers[21][4]~140 , RF|registers[21][4]~140, dual_issue_processor, 1
instance = comp, \RF|registers[21][4] , RF|registers[21][4], dual_issue_processor, 1
instance = comp, \RF|Mux123~1 , RF|Mux123~1, dual_issue_processor, 1
instance = comp, \RF|Mux123~9 , RF|Mux123~9, dual_issue_processor, 1
instance = comp, \RF|registers[2][4]~133 , RF|registers[2][4]~133, dual_issue_processor, 1
instance = comp, \RF|registers[2][4] , RF|registers[2][4], dual_issue_processor, 1
instance = comp, \RF|registers[3][4]~134 , RF|registers[3][4]~134, dual_issue_processor, 1
instance = comp, \RF|registers[3][4] , RF|registers[3][4], dual_issue_processor, 1
instance = comp, \RF|registers[1][4]~132 , RF|registers[1][4]~132, dual_issue_processor, 1
instance = comp, \RF|registers[1][4] , RF|registers[1][4], dual_issue_processor, 1
instance = comp, \RF|Mux123~14 , RF|Mux123~14, dual_issue_processor, 1
instance = comp, \RF|Mux123~15 , RF|Mux123~15, dual_issue_processor, 1
instance = comp, \RF|registers[9][4]~124 , RF|registers[9][4]~124, dual_issue_processor, 1
instance = comp, \RF|registers[9][4] , RF|registers[9][4], dual_issue_processor, 1
instance = comp, \RF|registers[11][4]~127 , RF|registers[11][4]~127, dual_issue_processor, 1
instance = comp, \RF|registers[11][4] , RF|registers[11][4], dual_issue_processor, 1
instance = comp, \RF|registers[8][4]~126 , RF|registers[8][4]~126, dual_issue_processor, 1
instance = comp, \RF|registers[8][4] , RF|registers[8][4], dual_issue_processor, 1
instance = comp, \RF|registers[10][4]~125 , RF|registers[10][4]~125, dual_issue_processor, 1
instance = comp, \RF|registers[10][4] , RF|registers[10][4], dual_issue_processor, 1
instance = comp, \RF|Mux123~12 , RF|Mux123~12, dual_issue_processor, 1
instance = comp, \RF|Mux123~13 , RF|Mux123~13, dual_issue_processor, 1
instance = comp, \RF|Mux123~16 , RF|Mux123~16, dual_issue_processor, 1
instance = comp, \RF|registers[13][4]~136 , RF|registers[13][4]~136, dual_issue_processor, 1
instance = comp, \RF|registers[13][4] , RF|registers[13][4], dual_issue_processor, 1
instance = comp, \RF|registers[12][4]~137 , RF|registers[12][4]~137, dual_issue_processor, 1
instance = comp, \RF|registers[12][4] , RF|registers[12][4], dual_issue_processor, 1
instance = comp, \RF|Mux123~17 , RF|Mux123~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][4]~138 , RF|registers[15][4]~138, dual_issue_processor, 1
instance = comp, \RF|registers[15][4] , RF|registers[15][4], dual_issue_processor, 1
instance = comp, \RF|registers[14][4]~135 , RF|registers[14][4]~135, dual_issue_processor, 1
instance = comp, \RF|registers[14][4] , RF|registers[14][4], dual_issue_processor, 1
instance = comp, \RF|Mux123~18 , RF|Mux123~18, dual_issue_processor, 1
instance = comp, \RF|registers[7][4]~131 , RF|registers[7][4]~131, dual_issue_processor, 1
instance = comp, \RF|registers[7][4] , RF|registers[7][4], dual_issue_processor, 1
instance = comp, \RF|registers[5][4]~129 , RF|registers[5][4]~129, dual_issue_processor, 1
instance = comp, \RF|registers[5][4] , RF|registers[5][4], dual_issue_processor, 1
instance = comp, \RF|registers[4][4]~130 , RF|registers[4][4]~130, dual_issue_processor, 1
instance = comp, \RF|registers[4][4] , RF|registers[4][4], dual_issue_processor, 1
instance = comp, \RF|Mux123~10 , RF|Mux123~10, dual_issue_processor, 1
instance = comp, \RF|registers[6][4]~128 , RF|registers[6][4]~128, dual_issue_processor, 1
instance = comp, \RF|registers[6][4] , RF|registers[6][4], dual_issue_processor, 1
instance = comp, \RF|Mux123~11 , RF|Mux123~11, dual_issue_processor, 1
instance = comp, \RF|Mux123~19 , RF|Mux123~19, dual_issue_processor, 1
instance = comp, \RF|Mux123~20 , RF|Mux123~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[4] , ID_EX_INST2_PIPE|readData2_EX_inst2[4], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux27~0 , Forward_B_inst2|Mux27~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux27~1 , Forward_B_inst2|Mux27~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~36 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~36, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[4] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[4], dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~31 , ALU_2|ShiftLeft0~31, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~83 , ALU_2|ShiftRight0~83, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~82 , ALU_2|ShiftRight0~82, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~84 , ALU_2|ShiftRight0~84, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~85 , ALU_2|ShiftRight0~85, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~139 , ALU_2|ShiftRight0~139, dual_issue_processor, 1
instance = comp, \ALU_2|Mux22~0 , ALU_2|Mux22~0, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~98 , ALU_2|ShiftRight0~98, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~99 , ALU_2|ShiftRight0~99, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~143 , ALU_2|ShiftRight0~143, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[11]~43 , Final_Alu_inst1_B_Src|out[11]~43, dual_issue_processor, 1
instance = comp, \RF|registers[21][11]~357 , RF|registers[21][11]~357, dual_issue_processor, 1
instance = comp, \RF|registers[21][11] , RF|registers[21][11], dual_issue_processor, 1
instance = comp, \RF|registers[17][11]~358 , RF|registers[17][11]~358, dual_issue_processor, 1
instance = comp, \RF|registers[17][11] , RF|registers[17][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~0 , RF|Mux84~0, dual_issue_processor, 1
instance = comp, \RF|registers[25][11]~356 , RF|registers[25][11]~356, dual_issue_processor, 1
instance = comp, \RF|registers[25][11] , RF|registers[25][11], dual_issue_processor, 1
instance = comp, \RF|registers[29][11]~359 , RF|registers[29][11]~359, dual_issue_processor, 1
instance = comp, \RF|registers[29][11] , RF|registers[29][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~1 , RF|Mux84~1, dual_issue_processor, 1
instance = comp, \RF|registers[31][11]~371 , RF|registers[31][11]~371, dual_issue_processor, 1
instance = comp, \RF|registers[31][11] , RF|registers[31][11], dual_issue_processor, 1
instance = comp, \RF|registers[27][11]~368 , RF|registers[27][11]~368, dual_issue_processor, 1
instance = comp, \RF|registers[27][11] , RF|registers[27][11], dual_issue_processor, 1
instance = comp, \RF|registers[23][11]~369 , RF|registers[23][11]~369, dual_issue_processor, 1
instance = comp, \RF|registers[23][11] , RF|registers[23][11], dual_issue_processor, 1
instance = comp, \RF|registers[19][11]~370 , RF|registers[19][11]~370, dual_issue_processor, 1
instance = comp, \RF|registers[19][11] , RF|registers[19][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~7 , RF|Mux84~7, dual_issue_processor, 1
instance = comp, \RF|Mux84~8 , RF|Mux84~8, dual_issue_processor, 1
instance = comp, \RF|registers[22][11]~360 , RF|registers[22][11]~360, dual_issue_processor, 1
instance = comp, \RF|registers[22][11] , RF|registers[22][11], dual_issue_processor, 1
instance = comp, \RF|registers[30][11]~363 , RF|registers[30][11]~363, dual_issue_processor, 1
instance = comp, \RF|registers[30][11] , RF|registers[30][11], dual_issue_processor, 1
instance = comp, \RF|registers[26][11]~361 , RF|registers[26][11]~361, dual_issue_processor, 1
instance = comp, \RF|registers[26][11] , RF|registers[26][11], dual_issue_processor, 1
instance = comp, \RF|registers[18][11]~362 , RF|registers[18][11]~362, dual_issue_processor, 1
instance = comp, \RF|registers[18][11] , RF|registers[18][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~2 , RF|Mux84~2, dual_issue_processor, 1
instance = comp, \RF|Mux84~3 , RF|Mux84~3, dual_issue_processor, 1
instance = comp, \RF|registers[16][11]~366 , RF|registers[16][11]~366, dual_issue_processor, 1
instance = comp, \RF|registers[16][11] , RF|registers[16][11], dual_issue_processor, 1
instance = comp, \RF|registers[24][11]~365 , RF|registers[24][11]~365, dual_issue_processor, 1
instance = comp, \RF|registers[24][11] , RF|registers[24][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~4 , RF|Mux84~4, dual_issue_processor, 1
instance = comp, \RF|registers[20][11]~364 , RF|registers[20][11]~364, dual_issue_processor, 1
instance = comp, \RF|registers[20][11] , RF|registers[20][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~5 , RF|Mux84~5, dual_issue_processor, 1
instance = comp, \RF|Mux84~6 , RF|Mux84~6, dual_issue_processor, 1
instance = comp, \RF|Mux84~9 , RF|Mux84~9, dual_issue_processor, 1
instance = comp, \RF|registers[10][11]~342 , RF|registers[10][11]~342, dual_issue_processor, 1
instance = comp, \RF|registers[10][11] , RF|registers[10][11], dual_issue_processor, 1
instance = comp, \RF|registers[8][11]~343 , RF|registers[8][11]~343, dual_issue_processor, 1
instance = comp, \RF|registers[8][11] , RF|registers[8][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~10 , RF|Mux84~10, dual_issue_processor, 1
instance = comp, \RF|registers[11][11]~344 , RF|registers[11][11]~344, dual_issue_processor, 1
instance = comp, \RF|registers[11][11] , RF|registers[11][11], dual_issue_processor, 1
instance = comp, \RF|registers[9][11]~341 , RF|registers[9][11]~341, dual_issue_processor, 1
instance = comp, \RF|registers[9][11] , RF|registers[9][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~11 , RF|Mux84~11, dual_issue_processor, 1
instance = comp, \RF|registers[15][11]~355 , RF|registers[15][11]~355, dual_issue_processor, 1
instance = comp, \RF|registers[15][11] , RF|registers[15][11], dual_issue_processor, 1
instance = comp, \RF|registers[12][11]~354 , RF|registers[12][11]~354, dual_issue_processor, 1
instance = comp, \RF|registers[12][11] , RF|registers[12][11], dual_issue_processor, 1
instance = comp, \RF|registers[13][11]~353 , RF|registers[13][11]~353, dual_issue_processor, 1
instance = comp, \RF|registers[13][11] , RF|registers[13][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~17 , RF|Mux84~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][11]~352 , RF|registers[14][11]~352, dual_issue_processor, 1
instance = comp, \RF|registers[14][11] , RF|registers[14][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~18 , RF|Mux84~18, dual_issue_processor, 1
instance = comp, \RF|registers[3][11]~351 , RF|registers[3][11]~351, dual_issue_processor, 1
instance = comp, \RF|registers[3][11] , RF|registers[3][11], dual_issue_processor, 1
instance = comp, \RF|registers[1][11]~349 , RF|registers[1][11]~349, dual_issue_processor, 1
instance = comp, \RF|registers[1][11] , RF|registers[1][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~14 , RF|Mux84~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][11]~350 , RF|registers[2][11]~350, dual_issue_processor, 1
instance = comp, \RF|registers[2][11] , RF|registers[2][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~15 , RF|Mux84~15, dual_issue_processor, 1
instance = comp, \RF|registers[7][11]~348 , RF|registers[7][11]~348, dual_issue_processor, 1
instance = comp, \RF|registers[7][11] , RF|registers[7][11], dual_issue_processor, 1
instance = comp, \RF|registers[5][11]~346 , RF|registers[5][11]~346, dual_issue_processor, 1
instance = comp, \RF|registers[5][11] , RF|registers[5][11], dual_issue_processor, 1
instance = comp, \RF|registers[4][11]~347 , RF|registers[4][11]~347, dual_issue_processor, 1
instance = comp, \RF|registers[4][11] , RF|registers[4][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~12 , RF|Mux84~12, dual_issue_processor, 1
instance = comp, \RF|registers[6][11]~345 , RF|registers[6][11]~345, dual_issue_processor, 1
instance = comp, \RF|registers[6][11] , RF|registers[6][11], dual_issue_processor, 1
instance = comp, \RF|Mux84~13 , RF|Mux84~13, dual_issue_processor, 1
instance = comp, \RF|Mux84~16 , RF|Mux84~16, dual_issue_processor, 1
instance = comp, \RF|Mux84~19 , RF|Mux84~19, dual_issue_processor, 1
instance = comp, \RF|Mux84~20 , RF|Mux84~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[11] , ID_EX_INST2_PIPE|readData1_EX_inst2[11], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux20~0 , Forward_A_inst2|Mux20~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux20~1 , Forward_A_inst2|Mux20~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux20~2 , Forward_A_inst2|Mux20~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[11]~35 , Final_Alu_inst2_B_Src|out[11]~35, dual_issue_processor, 1
instance = comp, \RF|Mux116~10 , RF|Mux116~10, dual_issue_processor, 1
instance = comp, \RF|Mux116~11 , RF|Mux116~11, dual_issue_processor, 1
instance = comp, \RF|Mux116~17 , RF|Mux116~17, dual_issue_processor, 1
instance = comp, \RF|Mux116~18 , RF|Mux116~18, dual_issue_processor, 1
instance = comp, \RF|Mux116~14 , RF|Mux116~14, dual_issue_processor, 1
instance = comp, \RF|Mux116~15 , RF|Mux116~15, dual_issue_processor, 1
instance = comp, \RF|Mux116~12 , RF|Mux116~12, dual_issue_processor, 1
instance = comp, \RF|Mux116~13 , RF|Mux116~13, dual_issue_processor, 1
instance = comp, \RF|Mux116~16 , RF|Mux116~16, dual_issue_processor, 1
instance = comp, \RF|Mux116~19 , RF|Mux116~19, dual_issue_processor, 1
instance = comp, \RF|Mux116~4 , RF|Mux116~4, dual_issue_processor, 1
instance = comp, \RF|Mux116~5 , RF|Mux116~5, dual_issue_processor, 1
instance = comp, \RF|Mux116~2 , RF|Mux116~2, dual_issue_processor, 1
instance = comp, \RF|Mux116~3 , RF|Mux116~3, dual_issue_processor, 1
instance = comp, \RF|Mux116~6 , RF|Mux116~6, dual_issue_processor, 1
instance = comp, \RF|Mux116~7 , RF|Mux116~7, dual_issue_processor, 1
instance = comp, \RF|Mux116~8 , RF|Mux116~8, dual_issue_processor, 1
instance = comp, \RF|Mux116~0 , RF|Mux116~0, dual_issue_processor, 1
instance = comp, \RF|Mux116~1 , RF|Mux116~1, dual_issue_processor, 1
instance = comp, \RF|Mux116~9 , RF|Mux116~9, dual_issue_processor, 1
instance = comp, \RF|Mux116~20 , RF|Mux116~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[11] , ID_EX_INST2_PIPE|readData2_EX_inst2[11], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux20~0 , Forward_B_inst2|Mux20~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux20~1 , Forward_B_inst2|Mux20~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[11]~36 , Final_Alu_inst2_B_Src|out[11]~36, dual_issue_processor, 1
instance = comp, \RF|registers[2][10]~319 , RF|registers[2][10]~319, dual_issue_processor, 1
instance = comp, \RF|registers[2][10] , RF|registers[2][10], dual_issue_processor, 1
instance = comp, \RF|registers[3][10]~320 , RF|registers[3][10]~320, dual_issue_processor, 1
instance = comp, \RF|registers[3][10] , RF|registers[3][10], dual_issue_processor, 1
instance = comp, \RF|registers[1][10]~318 , RF|registers[1][10]~318, dual_issue_processor, 1
instance = comp, \RF|registers[1][10] , RF|registers[1][10], dual_issue_processor, 1
instance = comp, \RF|Mux85~14 , RF|Mux85~14, dual_issue_processor, 1
instance = comp, \RF|Mux85~15 , RF|Mux85~15, dual_issue_processor, 1
instance = comp, \RF|registers[8][10]~316 , RF|registers[8][10]~316, dual_issue_processor, 1
instance = comp, \RF|registers[8][10] , RF|registers[8][10], dual_issue_processor, 1
instance = comp, \RF|registers[10][10]~315 , RF|registers[10][10]~315, dual_issue_processor, 1
instance = comp, \RF|registers[10][10] , RF|registers[10][10], dual_issue_processor, 1
instance = comp, \RF|Mux85~12 , RF|Mux85~12, dual_issue_processor, 1
instance = comp, \RF|registers[11][10]~317 , RF|registers[11][10]~317, dual_issue_processor, 1
instance = comp, \RF|registers[11][10] , RF|registers[11][10], dual_issue_processor, 1
instance = comp, \RF|registers[9][10]~314 , RF|registers[9][10]~314, dual_issue_processor, 1
instance = comp, \RF|registers[9][10] , RF|registers[9][10], dual_issue_processor, 1
instance = comp, \RF|Mux85~13 , RF|Mux85~13, dual_issue_processor, 1
instance = comp, \RF|Mux85~16 , RF|Mux85~16, dual_issue_processor, 1
instance = comp, \RF|registers[13][10]~322 , RF|registers[13][10]~322, dual_issue_processor, 1
instance = comp, \RF|registers[13][10] , RF|registers[13][10], dual_issue_processor, 1
instance = comp, \RF|registers[12][10]~323 , RF|registers[12][10]~323, dual_issue_processor, 1
instance = comp, \RF|registers[12][10] , RF|registers[12][10], dual_issue_processor, 1
instance = comp, \RF|Mux85~17 , RF|Mux85~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][10]~324 , RF|registers[15][10]~324, dual_issue_processor, 1
instance = comp, \RF|registers[15][10] , RF|registers[15][10], dual_issue_processor, 1
instance = comp, \RF|registers[14][10]~321 , RF|registers[14][10]~321, dual_issue_processor, 1
instance = comp, \RF|registers[14][10] , RF|registers[14][10], dual_issue_processor, 1
instance = comp, \RF|Mux85~18 , RF|Mux85~18, dual_issue_processor, 1
instance = comp, \RF|registers[6][10]~310 , RF|registers[6][10]~310, dual_issue_processor, 1
instance = comp, \RF|registers[6][10] , RF|registers[6][10], dual_issue_processor, 1
instance = comp, \RF|registers[7][10]~313 , RF|registers[7][10]~313, dual_issue_processor, 1
instance = comp, \RF|registers[7][10] , RF|registers[7][10], dual_issue_processor, 1
instance = comp, \RF|registers[4][10]~312 , RF|registers[4][10]~312, dual_issue_processor, 1
instance = comp, \RF|registers[4][10] , RF|registers[4][10], dual_issue_processor, 1
instance = comp, \RF|registers[5][10]~311 , RF|registers[5][10]~311, dual_issue_processor, 1
instance = comp, \RF|registers[5][10] , RF|registers[5][10], dual_issue_processor, 1
instance = comp, \RF|Mux85~10 , RF|Mux85~10, dual_issue_processor, 1
instance = comp, \RF|Mux85~11 , RF|Mux85~11, dual_issue_processor, 1
instance = comp, \RF|Mux85~19 , RF|Mux85~19, dual_issue_processor, 1
instance = comp, \RF|registers[23][10]~337 , RF|registers[23][10]~337, dual_issue_processor, 1
instance = comp, \RF|registers[23][10] , RF|registers[23][10], dual_issue_processor, 1
instance = comp, \RF|registers[31][10]~340 , RF|registers[31][10]~340, dual_issue_processor, 1
instance = comp, \RF|registers[31][10] , RF|registers[31][10], dual_issue_processor, 1
instance = comp, \RF|registers[19][10]~339 , RF|registers[19][10]~339, dual_issue_processor, 1
instance = comp, \RF|registers[19][10] , RF|registers[19][10], dual_issue_processor, 1
instance = comp, \RF|registers[27][10]~338 , RF|registers[27][10]~338, dual_issue_processor, 1
instance = comp, \RF|registers[27][10] , RF|registers[27][10], dual_issue_processor, 1
instance = comp, \RF|Mux85~7 , RF|Mux85~7, dual_issue_processor, 1
instance = comp, \RF|Mux85~8 , RF|Mux85~8, dual_issue_processor, 1
instance = comp, \RF|registers[25][10]~326 , RF|registers[25][10]~326, dual_issue_processor, 1
instance = comp, \RF|registers[25][10] , RF|registers[25][10], dual_issue_processor, 1
instance = comp, \RF|registers[17][10]~327 , RF|registers[17][10]~327, dual_issue_processor, 1
instance = comp, \RF|registers[17][10] , RF|registers[17][10], dual_issue_processor, 1
instance = comp, \RF|Mux85~0 , RF|Mux85~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][10]~328 , RF|registers[29][10]~328, dual_issue_processor, 1
instance = comp, \RF|registers[29][10] , RF|registers[29][10], dual_issue_processor, 1
instance = comp, \RF|registers[21][10]~325 , RF|registers[21][10]~325, dual_issue_processor, 1
instance = comp, \RF|registers[21][10] , RF|registers[21][10], dual_issue_processor, 1
instance = comp, \RF|Mux85~1 , RF|Mux85~1, dual_issue_processor, 1
instance = comp, \RF|registers[26][10]~329 , RF|registers[26][10]~329, dual_issue_processor, 1
instance = comp, \RF|registers[26][10] , RF|registers[26][10], dual_issue_processor, 1
instance = comp, \RF|registers[30][10]~332 , RF|registers[30][10]~332, dual_issue_processor, 1
instance = comp, \RF|registers[30][10] , RF|registers[30][10], dual_issue_processor, 1
instance = comp, \RF|registers[22][10]~330 , RF|registers[22][10]~330, dual_issue_processor, 1
instance = comp, \RF|registers[22][10] , RF|registers[22][10], dual_issue_processor, 1
instance = comp, \RF|registers[18][10]~331 , RF|registers[18][10]~331, dual_issue_processor, 1
instance = comp, \RF|registers[18][10] , RF|registers[18][10], dual_issue_processor, 1
instance = comp, \RF|Mux85~2 , RF|Mux85~2, dual_issue_processor, 1
instance = comp, \RF|Mux85~3 , RF|Mux85~3, dual_issue_processor, 1
instance = comp, \RF|registers[24][10]~333 , RF|registers[24][10]~333, dual_issue_processor, 1
instance = comp, \RF|registers[24][10] , RF|registers[24][10], dual_issue_processor, 1
instance = comp, \RF|registers[28][10]~336 , RF|registers[28][10]~336, dual_issue_processor, 1
instance = comp, \RF|registers[28][10] , RF|registers[28][10], dual_issue_processor, 1
instance = comp, \RF|registers[20][10]~334 , RF|registers[20][10]~334, dual_issue_processor, 1
instance = comp, \RF|registers[20][10] , RF|registers[20][10], dual_issue_processor, 1
instance = comp, \RF|registers[16][10]~335 , RF|registers[16][10]~335, dual_issue_processor, 1
instance = comp, \RF|registers[16][10] , RF|registers[16][10], dual_issue_processor, 1
instance = comp, \RF|Mux85~4 , RF|Mux85~4, dual_issue_processor, 1
instance = comp, \RF|Mux85~5 , RF|Mux85~5, dual_issue_processor, 1
instance = comp, \RF|Mux85~6 , RF|Mux85~6, dual_issue_processor, 1
instance = comp, \RF|Mux85~9 , RF|Mux85~9, dual_issue_processor, 1
instance = comp, \RF|Mux85~20 , RF|Mux85~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[10] , ID_EX_INST2_PIPE|readData1_EX_inst2[10], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux21~0 , Forward_A_inst2|Mux21~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux21~1 , Forward_A_inst2|Mux21~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux21~2 , Forward_A_inst2|Mux21~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[9]~39 , Final_Alu_inst2_B_Src|out[9]~39, dual_issue_processor, 1
instance = comp, \RF|registers[14][9]~290 , RF|registers[14][9]~290, dual_issue_processor, 1
instance = comp, \RF|registers[14][9] , RF|registers[14][9], dual_issue_processor, 1
instance = comp, \RF|registers[13][9]~291 , RF|registers[13][9]~291, dual_issue_processor, 1
instance = comp, \RF|registers[13][9] , RF|registers[13][9], dual_issue_processor, 1
instance = comp, \RF|registers[12][9]~292 , RF|registers[12][9]~292, dual_issue_processor, 1
instance = comp, \RF|registers[12][9] , RF|registers[12][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~17 , RF|Mux118~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][9]~293 , RF|registers[15][9]~293, dual_issue_processor, 1
instance = comp, \RF|registers[15][9] , RF|registers[15][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~18 , RF|Mux118~18, dual_issue_processor, 1
instance = comp, \RF|registers[4][9]~285 , RF|registers[4][9]~285, dual_issue_processor, 1
instance = comp, \RF|registers[4][9] , RF|registers[4][9], dual_issue_processor, 1
instance = comp, \RF|registers[5][9]~284 , RF|registers[5][9]~284, dual_issue_processor, 1
instance = comp, \RF|registers[5][9] , RF|registers[5][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~12 , RF|Mux118~12, dual_issue_processor, 1
instance = comp, \RF|registers[7][9]~286 , RF|registers[7][9]~286, dual_issue_processor, 1
instance = comp, \RF|registers[7][9] , RF|registers[7][9], dual_issue_processor, 1
instance = comp, \RF|registers[6][9]~283 , RF|registers[6][9]~283, dual_issue_processor, 1
instance = comp, \RF|registers[6][9] , RF|registers[6][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~13 , RF|Mux118~13, dual_issue_processor, 1
instance = comp, \RF|registers[1][9]~287 , RF|registers[1][9]~287, dual_issue_processor, 1
instance = comp, \RF|registers[1][9] , RF|registers[1][9], dual_issue_processor, 1
instance = comp, \RF|registers[3][9]~289 , RF|registers[3][9]~289, dual_issue_processor, 1
instance = comp, \RF|registers[3][9] , RF|registers[3][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~14 , RF|Mux118~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][9]~288 , RF|registers[2][9]~288, dual_issue_processor, 1
instance = comp, \RF|registers[2][9] , RF|registers[2][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~15 , RF|Mux118~15, dual_issue_processor, 1
instance = comp, \RF|Mux118~16 , RF|Mux118~16, dual_issue_processor, 1
instance = comp, \RF|registers[9][9]~279 , RF|registers[9][9]~279, dual_issue_processor, 1
instance = comp, \RF|registers[9][9] , RF|registers[9][9], dual_issue_processor, 1
instance = comp, \RF|registers[11][9]~282 , RF|registers[11][9]~282, dual_issue_processor, 1
instance = comp, \RF|registers[11][9] , RF|registers[11][9], dual_issue_processor, 1
instance = comp, \RF|registers[8][9]~281 , RF|registers[8][9]~281, dual_issue_processor, 1
instance = comp, \RF|registers[8][9] , RF|registers[8][9], dual_issue_processor, 1
instance = comp, \RF|registers[10][9]~280 , RF|registers[10][9]~280, dual_issue_processor, 1
instance = comp, \RF|registers[10][9] , RF|registers[10][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~10 , RF|Mux118~10, dual_issue_processor, 1
instance = comp, \RF|Mux118~11 , RF|Mux118~11, dual_issue_processor, 1
instance = comp, \RF|Mux118~19 , RF|Mux118~19, dual_issue_processor, 1
instance = comp, \RF|registers[17][9]~296 , RF|registers[17][9]~296, dual_issue_processor, 1
instance = comp, \RF|registers[17][9] , RF|registers[17][9], dual_issue_processor, 1
instance = comp, \RF|registers[21][9]~295 , RF|registers[21][9]~295, dual_issue_processor, 1
instance = comp, \RF|registers[21][9] , RF|registers[21][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~0 , RF|Mux118~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][9]~297 , RF|registers[29][9]~297, dual_issue_processor, 1
instance = comp, \RF|registers[29][9] , RF|registers[29][9], dual_issue_processor, 1
instance = comp, \RF|registers[25][9]~294 , RF|registers[25][9]~294, dual_issue_processor, 1
instance = comp, \RF|registers[25][9] , RF|registers[25][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~1 , RF|Mux118~1, dual_issue_processor, 1
instance = comp, \RF|registers[18][9]~300 , RF|registers[18][9]~300, dual_issue_processor, 1
instance = comp, \RF|registers[18][9] , RF|registers[18][9], dual_issue_processor, 1
instance = comp, \RF|registers[26][9]~299 , RF|registers[26][9]~299, dual_issue_processor, 1
instance = comp, \RF|registers[26][9] , RF|registers[26][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~2 , RF|Mux118~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][9]~301 , RF|registers[30][9]~301, dual_issue_processor, 1
instance = comp, \RF|registers[30][9] , RF|registers[30][9], dual_issue_processor, 1
instance = comp, \RF|registers[22][9]~298 , RF|registers[22][9]~298, dual_issue_processor, 1
instance = comp, \RF|registers[22][9] , RF|registers[22][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~3 , RF|Mux118~3, dual_issue_processor, 1
instance = comp, \RF|registers[16][9]~304 , RF|registers[16][9]~304, dual_issue_processor, 1
instance = comp, \RF|registers[16][9] , RF|registers[16][9], dual_issue_processor, 1
instance = comp, \RF|registers[24][9]~303 , RF|registers[24][9]~303, dual_issue_processor, 1
instance = comp, \RF|registers[24][9] , RF|registers[24][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~4 , RF|Mux118~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][9]~305 , RF|registers[28][9]~305, dual_issue_processor, 1
instance = comp, \RF|registers[28][9] , RF|registers[28][9], dual_issue_processor, 1
instance = comp, \RF|registers[20][9]~302 , RF|registers[20][9]~302, dual_issue_processor, 1
instance = comp, \RF|registers[20][9] , RF|registers[20][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~5 , RF|Mux118~5, dual_issue_processor, 1
instance = comp, \RF|Mux118~6 , RF|Mux118~6, dual_issue_processor, 1
instance = comp, \RF|registers[27][9]~306 , RF|registers[27][9]~306, dual_issue_processor, 1
instance = comp, \RF|registers[27][9] , RF|registers[27][9], dual_issue_processor, 1
instance = comp, \RF|registers[31][9]~309 , RF|registers[31][9]~309, dual_issue_processor, 1
instance = comp, \RF|registers[31][9] , RF|registers[31][9], dual_issue_processor, 1
instance = comp, \RF|registers[23][9]~307 , RF|registers[23][9]~307, dual_issue_processor, 1
instance = comp, \RF|registers[23][9] , RF|registers[23][9], dual_issue_processor, 1
instance = comp, \RF|registers[19][9]~308 , RF|registers[19][9]~308, dual_issue_processor, 1
instance = comp, \RF|registers[19][9] , RF|registers[19][9], dual_issue_processor, 1
instance = comp, \RF|Mux118~7 , RF|Mux118~7, dual_issue_processor, 1
instance = comp, \RF|Mux118~8 , RF|Mux118~8, dual_issue_processor, 1
instance = comp, \RF|Mux118~9 , RF|Mux118~9, dual_issue_processor, 1
instance = comp, \RF|Mux118~20 , RF|Mux118~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[9] , ID_EX_INST2_PIPE|readData2_EX_inst2[9], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux22~0 , Forward_B_inst2|Mux22~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux22~1 , Forward_B_inst2|Mux22~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[9]~40 , Final_Alu_inst2_B_Src|out[9]~40, dual_issue_processor, 1
instance = comp, \RF|Mux86~0 , RF|Mux86~0, dual_issue_processor, 1
instance = comp, \RF|Mux86~1 , RF|Mux86~1, dual_issue_processor, 1
instance = comp, \RF|Mux86~2 , RF|Mux86~2, dual_issue_processor, 1
instance = comp, \RF|Mux86~3 , RF|Mux86~3, dual_issue_processor, 1
instance = comp, \RF|Mux86~4 , RF|Mux86~4, dual_issue_processor, 1
instance = comp, \RF|Mux86~5 , RF|Mux86~5, dual_issue_processor, 1
instance = comp, \RF|Mux86~6 , RF|Mux86~6, dual_issue_processor, 1
instance = comp, \RF|Mux86~7 , RF|Mux86~7, dual_issue_processor, 1
instance = comp, \RF|Mux86~8 , RF|Mux86~8, dual_issue_processor, 1
instance = comp, \RF|Mux86~9 , RF|Mux86~9, dual_issue_processor, 1
instance = comp, \RF|Mux86~17 , RF|Mux86~17, dual_issue_processor, 1
instance = comp, \RF|Mux86~18 , RF|Mux86~18, dual_issue_processor, 1
instance = comp, \RF|Mux86~12 , RF|Mux86~12, dual_issue_processor, 1
instance = comp, \RF|Mux86~13 , RF|Mux86~13, dual_issue_processor, 1
instance = comp, \RF|Mux86~14 , RF|Mux86~14, dual_issue_processor, 1
instance = comp, \RF|Mux86~15 , RF|Mux86~15, dual_issue_processor, 1
instance = comp, \RF|Mux86~16 , RF|Mux86~16, dual_issue_processor, 1
instance = comp, \RF|Mux86~10 , RF|Mux86~10, dual_issue_processor, 1
instance = comp, \RF|Mux86~11 , RF|Mux86~11, dual_issue_processor, 1
instance = comp, \RF|Mux86~19 , RF|Mux86~19, dual_issue_processor, 1
instance = comp, \RF|Mux86~20 , RF|Mux86~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[9] , ID_EX_INST2_PIPE|readData1_EX_inst2[9], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux22~0 , Forward_A_inst2|Mux22~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux22~1 , Forward_A_inst2|Mux22~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux22~2 , Forward_A_inst2|Mux22~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[8]~41 , Final_Alu_inst2_B_Src|out[8]~41, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[8]~42 , Final_Alu_inst2_B_Src|out[8]~42, dual_issue_processor, 1
instance = comp, \RF|Mux87~17 , RF|Mux87~17, dual_issue_processor, 1
instance = comp, \RF|Mux87~18 , RF|Mux87~18, dual_issue_processor, 1
instance = comp, \RF|Mux87~10 , RF|Mux87~10, dual_issue_processor, 1
instance = comp, \RF|Mux87~11 , RF|Mux87~11, dual_issue_processor, 1
instance = comp, \RF|Mux87~12 , RF|Mux87~12, dual_issue_processor, 1
instance = comp, \RF|Mux87~13 , RF|Mux87~13, dual_issue_processor, 1
instance = comp, \RF|Mux87~14 , RF|Mux87~14, dual_issue_processor, 1
instance = comp, \RF|Mux87~15 , RF|Mux87~15, dual_issue_processor, 1
instance = comp, \RF|Mux87~16 , RF|Mux87~16, dual_issue_processor, 1
instance = comp, \RF|Mux87~19 , RF|Mux87~19, dual_issue_processor, 1
instance = comp, \RF|Mux87~0 , RF|Mux87~0, dual_issue_processor, 1
instance = comp, \RF|Mux87~1 , RF|Mux87~1, dual_issue_processor, 1
instance = comp, \RF|Mux87~4 , RF|Mux87~4, dual_issue_processor, 1
instance = comp, \RF|Mux87~5 , RF|Mux87~5, dual_issue_processor, 1
instance = comp, \RF|Mux87~2 , RF|Mux87~2, dual_issue_processor, 1
instance = comp, \RF|Mux87~3 , RF|Mux87~3, dual_issue_processor, 1
instance = comp, \RF|Mux87~6 , RF|Mux87~6, dual_issue_processor, 1
instance = comp, \RF|Mux87~7 , RF|Mux87~7, dual_issue_processor, 1
instance = comp, \RF|Mux87~8 , RF|Mux87~8, dual_issue_processor, 1
instance = comp, \RF|Mux87~9 , RF|Mux87~9, dual_issue_processor, 1
instance = comp, \RF|Mux87~20 , RF|Mux87~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[8] , ID_EX_INST2_PIPE|readData1_EX_inst2[8], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux23~0 , Forward_A_inst2|Mux23~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux23~1 , Forward_A_inst2|Mux23~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux23~2 , Forward_A_inst2|Mux23~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[6]~18 , FETCH_DECODE1_PIPE|pcPlus2_D[6]~18, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[7]~20 , FETCH_DECODE1_PIPE|pcPlus2_D[7]~20, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[7] , FETCH_DECODE1_PIPE|pcPlus2_D[7], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX~7 , ID_EX_INST1_PIPE|pcPlus2_EX~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX[7] , ID_EX_INST1_PIPE|pcPlus2_EX[7], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem~7 , EX_MEM_INST2_PIPE|pcPlus2_Mem~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem[7] , EX_MEM_INST2_PIPE|pcPlus2_Mem[7], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux24~0 , WRITE_BACK_MUX_INST2|Mux24~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux25~0 , Forward_B_inst1|Mux25~0, dual_issue_processor, 1
instance = comp, \RF|registers[2][6]~195 , RF|registers[2][6]~195, dual_issue_processor, 1
instance = comp, \RF|registers[2][6] , RF|registers[2][6], dual_issue_processor, 1
instance = comp, \RF|registers[1][6]~194 , RF|registers[1][6]~194, dual_issue_processor, 1
instance = comp, \RF|registers[1][6] , RF|registers[1][6], dual_issue_processor, 1
instance = comp, \RF|registers[3][6]~196 , RF|registers[3][6]~196, dual_issue_processor, 1
instance = comp, \RF|registers[3][6] , RF|registers[3][6], dual_issue_processor, 1
instance = comp, \RF|Mux57~14 , RF|Mux57~14, dual_issue_processor, 1
instance = comp, \RF|Mux57~15 , RF|Mux57~15, dual_issue_processor, 1
instance = comp, \RF|registers[11][6]~189 , RF|registers[11][6]~189, dual_issue_processor, 1
instance = comp, \RF|registers[11][6] , RF|registers[11][6], dual_issue_processor, 1
instance = comp, \RF|registers[9][6]~186 , RF|registers[9][6]~186, dual_issue_processor, 1
instance = comp, \RF|registers[9][6] , RF|registers[9][6], dual_issue_processor, 1
instance = comp, \RF|registers[8][6]~188 , RF|registers[8][6]~188, dual_issue_processor, 1
instance = comp, \RF|registers[8][6] , RF|registers[8][6], dual_issue_processor, 1
instance = comp, \RF|registers[10][6]~187 , RF|registers[10][6]~187, dual_issue_processor, 1
instance = comp, \RF|registers[10][6] , RF|registers[10][6], dual_issue_processor, 1
instance = comp, \RF|Mux57~12 , RF|Mux57~12, dual_issue_processor, 1
instance = comp, \RF|Mux57~13 , RF|Mux57~13, dual_issue_processor, 1
instance = comp, \RF|Mux57~16 , RF|Mux57~16, dual_issue_processor, 1
instance = comp, \RF|registers[5][6]~191 , RF|registers[5][6]~191, dual_issue_processor, 1
instance = comp, \RF|registers[5][6] , RF|registers[5][6], dual_issue_processor, 1
instance = comp, \RF|registers[4][6]~192 , RF|registers[4][6]~192, dual_issue_processor, 1
instance = comp, \RF|registers[4][6] , RF|registers[4][6], dual_issue_processor, 1
instance = comp, \RF|Mux57~10 , RF|Mux57~10, dual_issue_processor, 1
instance = comp, \RF|registers[7][6]~193 , RF|registers[7][6]~193, dual_issue_processor, 1
instance = comp, \RF|registers[7][6] , RF|registers[7][6], dual_issue_processor, 1
instance = comp, \RF|registers[6][6]~190 , RF|registers[6][6]~190, dual_issue_processor, 1
instance = comp, \RF|registers[6][6] , RF|registers[6][6], dual_issue_processor, 1
instance = comp, \RF|Mux57~11 , RF|Mux57~11, dual_issue_processor, 1
instance = comp, \RF|registers[13][6]~198 , RF|registers[13][6]~198, dual_issue_processor, 1
instance = comp, \RF|registers[13][6] , RF|registers[13][6], dual_issue_processor, 1
instance = comp, \RF|registers[12][6]~199 , RF|registers[12][6]~199, dual_issue_processor, 1
instance = comp, \RF|registers[12][6] , RF|registers[12][6], dual_issue_processor, 1
instance = comp, \RF|Mux57~17 , RF|Mux57~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][6]~200 , RF|registers[15][6]~200, dual_issue_processor, 1
instance = comp, \RF|registers[15][6] , RF|registers[15][6], dual_issue_processor, 1
instance = comp, \RF|registers[14][6]~197 , RF|registers[14][6]~197, dual_issue_processor, 1
instance = comp, \RF|registers[14][6] , RF|registers[14][6], dual_issue_processor, 1
instance = comp, \RF|Mux57~18 , RF|Mux57~18, dual_issue_processor, 1
instance = comp, \RF|Mux57~19 , RF|Mux57~19, dual_issue_processor, 1
instance = comp, \RF|registers[16][6]~211 , RF|registers[16][6]~211, dual_issue_processor, 1
instance = comp, \RF|registers[16][6] , RF|registers[16][6], dual_issue_processor, 1
instance = comp, \RF|registers[20][6]~209 , RF|registers[20][6]~209, dual_issue_processor, 1
instance = comp, \RF|registers[20][6] , RF|registers[20][6], dual_issue_processor, 1
instance = comp, \RF|Mux57~4 , RF|Mux57~4, dual_issue_processor, 1
instance = comp, \RF|registers[24][6]~210 , RF|registers[24][6]~210, dual_issue_processor, 1
instance = comp, \RF|registers[24][6] , RF|registers[24][6], dual_issue_processor, 1
instance = comp, \RF|registers[28][6]~212 , RF|registers[28][6]~212, dual_issue_processor, 1
instance = comp, \RF|registers[28][6] , RF|registers[28][6], dual_issue_processor, 1
instance = comp, \RF|Mux57~5 , RF|Mux57~5, dual_issue_processor, 1
instance = comp, \RF|registers[30][6]~208 , RF|registers[30][6]~208, dual_issue_processor, 1
instance = comp, \RF|registers[30][6] , RF|registers[30][6], dual_issue_processor, 1
instance = comp, \RF|registers[22][6]~205 , RF|registers[22][6]~205, dual_issue_processor, 1
instance = comp, \RF|registers[22][6] , RF|registers[22][6], dual_issue_processor, 1
instance = comp, \RF|registers[18][6]~207 , RF|registers[18][6]~207, dual_issue_processor, 1
instance = comp, \RF|registers[18][6] , RF|registers[18][6], dual_issue_processor, 1
instance = comp, \RF|Mux57~2 , RF|Mux57~2, dual_issue_processor, 1
instance = comp, \RF|registers[26][6]~206 , RF|registers[26][6]~206, dual_issue_processor, 1
instance = comp, \RF|registers[26][6] , RF|registers[26][6], dual_issue_processor, 1
instance = comp, \RF|Mux57~3 , RF|Mux57~3, dual_issue_processor, 1
instance = comp, \RF|Mux57~6 , RF|Mux57~6, dual_issue_processor, 1
instance = comp, \RF|registers[27][6]~213 , RF|registers[27][6]~213, dual_issue_processor, 1
instance = comp, \RF|registers[27][6] , RF|registers[27][6], dual_issue_processor, 1
instance = comp, \RF|registers[19][6]~215 , RF|registers[19][6]~215, dual_issue_processor, 1
instance = comp, \RF|registers[19][6] , RF|registers[19][6], dual_issue_processor, 1
instance = comp, \RF|Mux57~7 , RF|Mux57~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][6]~214 , RF|registers[23][6]~214, dual_issue_processor, 1
instance = comp, \RF|registers[23][6] , RF|registers[23][6], dual_issue_processor, 1
instance = comp, \RF|registers[31][6]~216 , RF|registers[31][6]~216, dual_issue_processor, 1
instance = comp, \RF|registers[31][6] , RF|registers[31][6], dual_issue_processor, 1
instance = comp, \RF|Mux57~8 , RF|Mux57~8, dual_issue_processor, 1
instance = comp, \RF|registers[29][6]~204 , RF|registers[29][6]~204, dual_issue_processor, 1
instance = comp, \RF|registers[29][6] , RF|registers[29][6], dual_issue_processor, 1
instance = comp, \RF|registers[21][6]~202 , RF|registers[21][6]~202, dual_issue_processor, 1
instance = comp, \RF|registers[21][6] , RF|registers[21][6], dual_issue_processor, 1
instance = comp, \RF|registers[25][6]~201 , RF|registers[25][6]~201, dual_issue_processor, 1
instance = comp, \RF|registers[25][6] , RF|registers[25][6], dual_issue_processor, 1
instance = comp, \RF|registers[17][6]~203 , RF|registers[17][6]~203, dual_issue_processor, 1
instance = comp, \RF|registers[17][6] , RF|registers[17][6], dual_issue_processor, 1
instance = comp, \RF|Mux57~0 , RF|Mux57~0, dual_issue_processor, 1
instance = comp, \RF|Mux57~1 , RF|Mux57~1, dual_issue_processor, 1
instance = comp, \RF|Mux57~9 , RF|Mux57~9, dual_issue_processor, 1
instance = comp, \RF|Mux57~20 , RF|Mux57~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[6] , ID_EX_INST1_PIPE|readData2_EX_inst1[6], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux25~1 , Forward_B_inst1|Mux25~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux25~2 , Forward_B_inst1|Mux25~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[6] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[6], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux24~2 , Forward_B_inst1|Mux24~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[7] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[7], dual_issue_processor, 1
instance = comp, \RF|registers[9][5]~159 , RF|registers[9][5]~159, dual_issue_processor, 1
instance = comp, \RF|registers[9][5] , RF|registers[9][5], dual_issue_processor, 1
instance = comp, \RF|registers[8][5]~161 , RF|registers[8][5]~161, dual_issue_processor, 1
instance = comp, \RF|registers[8][5] , RF|registers[8][5], dual_issue_processor, 1
instance = comp, \RF|registers[10][5]~160 , RF|registers[10][5]~160, dual_issue_processor, 1
instance = comp, \RF|registers[10][5] , RF|registers[10][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~10 , RF|Mux122~10, dual_issue_processor, 1
instance = comp, \RF|registers[11][5]~162 , RF|registers[11][5]~162, dual_issue_processor, 1
instance = comp, \RF|registers[11][5] , RF|registers[11][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~11 , RF|Mux122~11, dual_issue_processor, 1
instance = comp, \RF|registers[13][5]~167 , RF|registers[13][5]~167, dual_issue_processor, 1
instance = comp, \RF|registers[13][5] , RF|registers[13][5], dual_issue_processor, 1
instance = comp, \RF|registers[12][5]~168 , RF|registers[12][5]~168, dual_issue_processor, 1
instance = comp, \RF|registers[12][5] , RF|registers[12][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~17 , RF|Mux122~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][5]~166 , RF|registers[14][5]~166, dual_issue_processor, 1
instance = comp, \RF|registers[14][5] , RF|registers[14][5], dual_issue_processor, 1
instance = comp, \RF|registers[15][5]~169 , RF|registers[15][5]~169, dual_issue_processor, 1
instance = comp, \RF|registers[15][5] , RF|registers[15][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~18 , RF|Mux122~18, dual_issue_processor, 1
instance = comp, \RF|registers[1][5]~163 , RF|registers[1][5]~163, dual_issue_processor, 1
instance = comp, \RF|registers[1][5] , RF|registers[1][5], dual_issue_processor, 1
instance = comp, \RF|registers[3][5]~165 , RF|registers[3][5]~165, dual_issue_processor, 1
instance = comp, \RF|registers[3][5] , RF|registers[3][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~14 , RF|Mux122~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][5]~164 , RF|registers[2][5]~164, dual_issue_processor, 1
instance = comp, \RF|registers[2][5] , RF|registers[2][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~15 , RF|Mux122~15, dual_issue_processor, 1
instance = comp, \RF|registers[6][5]~155 , RF|registers[6][5]~155, dual_issue_processor, 1
instance = comp, \RF|registers[6][5] , RF|registers[6][5], dual_issue_processor, 1
instance = comp, \RF|registers[5][5]~156 , RF|registers[5][5]~156, dual_issue_processor, 1
instance = comp, \RF|registers[5][5] , RF|registers[5][5], dual_issue_processor, 1
instance = comp, \RF|registers[4][5]~157 , RF|registers[4][5]~157, dual_issue_processor, 1
instance = comp, \RF|registers[4][5] , RF|registers[4][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~12 , RF|Mux122~12, dual_issue_processor, 1
instance = comp, \RF|registers[7][5]~158 , RF|registers[7][5]~158, dual_issue_processor, 1
instance = comp, \RF|registers[7][5] , RF|registers[7][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~13 , RF|Mux122~13, dual_issue_processor, 1
instance = comp, \RF|Mux122~16 , RF|Mux122~16, dual_issue_processor, 1
instance = comp, \RF|Mux122~19 , RF|Mux122~19, dual_issue_processor, 1
instance = comp, \RF|registers[31][5]~185 , RF|registers[31][5]~185, dual_issue_processor, 1
instance = comp, \RF|registers[31][5] , RF|registers[31][5], dual_issue_processor, 1
instance = comp, \RF|registers[23][5]~182 , RF|registers[23][5]~182, dual_issue_processor, 1
instance = comp, \RF|registers[23][5] , RF|registers[23][5], dual_issue_processor, 1
instance = comp, \RF|registers[19][5]~184 , RF|registers[19][5]~184, dual_issue_processor, 1
instance = comp, \RF|registers[19][5] , RF|registers[19][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~7 , RF|Mux122~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][5]~183 , RF|registers[27][5]~183, dual_issue_processor, 1
instance = comp, \RF|registers[27][5] , RF|registers[27][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~8 , RF|Mux122~8, dual_issue_processor, 1
instance = comp, \RF|registers[21][5]~170 , RF|registers[21][5]~170, dual_issue_processor, 1
instance = comp, \RF|registers[21][5] , RF|registers[21][5], dual_issue_processor, 1
instance = comp, \RF|registers[17][5]~172 , RF|registers[17][5]~172, dual_issue_processor, 1
instance = comp, \RF|registers[17][5] , RF|registers[17][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~0 , RF|Mux122~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][5]~173 , RF|registers[29][5]~173, dual_issue_processor, 1
instance = comp, \RF|registers[29][5] , RF|registers[29][5], dual_issue_processor, 1
instance = comp, \RF|registers[25][5]~171 , RF|registers[25][5]~171, dual_issue_processor, 1
instance = comp, \RF|registers[25][5] , RF|registers[25][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~1 , RF|Mux122~1, dual_issue_processor, 1
instance = comp, \RF|registers[16][5]~180 , RF|registers[16][5]~180, dual_issue_processor, 1
instance = comp, \RF|registers[16][5] , RF|registers[16][5], dual_issue_processor, 1
instance = comp, \RF|registers[24][5]~178 , RF|registers[24][5]~178, dual_issue_processor, 1
instance = comp, \RF|registers[24][5] , RF|registers[24][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~4 , RF|Mux122~4, dual_issue_processor, 1
instance = comp, \RF|registers[20][5]~179 , RF|registers[20][5]~179, dual_issue_processor, 1
instance = comp, \RF|registers[20][5] , RF|registers[20][5], dual_issue_processor, 1
instance = comp, \RF|registers[28][5]~181 , RF|registers[28][5]~181, dual_issue_processor, 1
instance = comp, \RF|registers[28][5] , RF|registers[28][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~5 , RF|Mux122~5, dual_issue_processor, 1
instance = comp, \RF|registers[22][5]~175 , RF|registers[22][5]~175, dual_issue_processor, 1
instance = comp, \RF|registers[22][5] , RF|registers[22][5], dual_issue_processor, 1
instance = comp, \RF|registers[30][5]~177 , RF|registers[30][5]~177, dual_issue_processor, 1
instance = comp, \RF|registers[30][5] , RF|registers[30][5], dual_issue_processor, 1
instance = comp, \RF|registers[26][5]~174 , RF|registers[26][5]~174, dual_issue_processor, 1
instance = comp, \RF|registers[26][5] , RF|registers[26][5], dual_issue_processor, 1
instance = comp, \RF|registers[18][5]~176 , RF|registers[18][5]~176, dual_issue_processor, 1
instance = comp, \RF|registers[18][5] , RF|registers[18][5], dual_issue_processor, 1
instance = comp, \RF|Mux122~2 , RF|Mux122~2, dual_issue_processor, 1
instance = comp, \RF|Mux122~3 , RF|Mux122~3, dual_issue_processor, 1
instance = comp, \RF|Mux122~6 , RF|Mux122~6, dual_issue_processor, 1
instance = comp, \RF|Mux122~9 , RF|Mux122~9, dual_issue_processor, 1
instance = comp, \RF|Mux122~20 , RF|Mux122~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[5] , ID_EX_INST2_PIPE|readData2_EX_inst2[5], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux26~0 , Forward_B_inst2|Mux26~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux26~1 , Forward_B_inst2|Mux26~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~37 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~37, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[5] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[5], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~38 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~38, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[6] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[6], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a4 , DM|altsyncram_component|auto_generated|ram_block1a4, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcPlus1_Mem[7] , EX_MEM_INST1_PIPE|pcPlus1_Mem[7], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux24~0 , WRITE_BACK_MUX_INST1|Mux24~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux24~1 , WRITE_BACK_MUX_INST1|Mux24~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[7] , MEM_WB_INST1_PIPE|writeData_inst1_WB[7], dual_issue_processor, 1
instance = comp, \RF|registers[29][7]~235 , RF|registers[29][7]~235, dual_issue_processor, 1
instance = comp, \RF|registers[29][7] , RF|registers[29][7], dual_issue_processor, 1
instance = comp, \RF|registers[21][7]~232 , RF|registers[21][7]~232, dual_issue_processor, 1
instance = comp, \RF|registers[21][7] , RF|registers[21][7], dual_issue_processor, 1
instance = comp, \RF|registers[17][7]~234 , RF|registers[17][7]~234, dual_issue_processor, 1
instance = comp, \RF|registers[17][7] , RF|registers[17][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~0 , RF|Mux120~0, dual_issue_processor, 1
instance = comp, \RF|registers[25][7]~233 , RF|registers[25][7]~233, dual_issue_processor, 1
instance = comp, \RF|registers[25][7] , RF|registers[25][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~1 , RF|Mux120~1, dual_issue_processor, 1
instance = comp, \RF|registers[23][7]~244 , RF|registers[23][7]~244, dual_issue_processor, 1
instance = comp, \RF|registers[23][7] , RF|registers[23][7], dual_issue_processor, 1
instance = comp, \RF|registers[19][7]~246 , RF|registers[19][7]~246, dual_issue_processor, 1
instance = comp, \RF|registers[19][7] , RF|registers[19][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~7 , RF|Mux120~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][7]~245 , RF|registers[27][7]~245, dual_issue_processor, 1
instance = comp, \RF|registers[27][7] , RF|registers[27][7], dual_issue_processor, 1
instance = comp, \RF|registers[31][7]~247 , RF|registers[31][7]~247, dual_issue_processor, 1
instance = comp, \RF|registers[31][7] , RF|registers[31][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~8 , RF|Mux120~8, dual_issue_processor, 1
instance = comp, \RF|registers[24][7]~240 , RF|registers[24][7]~240, dual_issue_processor, 1
instance = comp, \RF|registers[24][7] , RF|registers[24][7], dual_issue_processor, 1
instance = comp, \RF|registers[16][7]~242 , RF|registers[16][7]~242, dual_issue_processor, 1
instance = comp, \RF|registers[16][7] , RF|registers[16][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~4 , RF|Mux120~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][7]~243 , RF|registers[28][7]~243, dual_issue_processor, 1
instance = comp, \RF|registers[28][7] , RF|registers[28][7], dual_issue_processor, 1
instance = comp, \RF|registers[20][7]~241 , RF|registers[20][7]~241, dual_issue_processor, 1
instance = comp, \RF|registers[20][7] , RF|registers[20][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~5 , RF|Mux120~5, dual_issue_processor, 1
instance = comp, \RF|registers[30][7]~239 , RF|registers[30][7]~239, dual_issue_processor, 1
instance = comp, \RF|registers[30][7] , RF|registers[30][7], dual_issue_processor, 1
instance = comp, \RF|registers[26][7]~236 , RF|registers[26][7]~236, dual_issue_processor, 1
instance = comp, \RF|registers[26][7] , RF|registers[26][7], dual_issue_processor, 1
instance = comp, \RF|registers[18][7]~238 , RF|registers[18][7]~238, dual_issue_processor, 1
instance = comp, \RF|registers[18][7] , RF|registers[18][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~2 , RF|Mux120~2, dual_issue_processor, 1
instance = comp, \RF|registers[22][7]~237 , RF|registers[22][7]~237, dual_issue_processor, 1
instance = comp, \RF|registers[22][7] , RF|registers[22][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~3 , RF|Mux120~3, dual_issue_processor, 1
instance = comp, \RF|Mux120~6 , RF|Mux120~6, dual_issue_processor, 1
instance = comp, \RF|Mux120~9 , RF|Mux120~9, dual_issue_processor, 1
instance = comp, \RF|registers[10][7]~222 , RF|registers[10][7]~222, dual_issue_processor, 1
instance = comp, \RF|registers[10][7] , RF|registers[10][7], dual_issue_processor, 1
instance = comp, \RF|registers[8][7]~223 , RF|registers[8][7]~223, dual_issue_processor, 1
instance = comp, \RF|registers[8][7] , RF|registers[8][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~10 , RF|Mux120~10, dual_issue_processor, 1
instance = comp, \RF|registers[9][7]~221 , RF|registers[9][7]~221, dual_issue_processor, 1
instance = comp, \RF|registers[9][7] , RF|registers[9][7], dual_issue_processor, 1
instance = comp, \RF|registers[11][7]~224 , RF|registers[11][7]~224, dual_issue_processor, 1
instance = comp, \RF|registers[11][7] , RF|registers[11][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~11 , RF|Mux120~11, dual_issue_processor, 1
instance = comp, \RF|registers[5][7]~218 , RF|registers[5][7]~218, dual_issue_processor, 1
instance = comp, \RF|registers[5][7] , RF|registers[5][7], dual_issue_processor, 1
instance = comp, \RF|registers[4][7]~219 , RF|registers[4][7]~219, dual_issue_processor, 1
instance = comp, \RF|registers[4][7] , RF|registers[4][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~12 , RF|Mux120~12, dual_issue_processor, 1
instance = comp, \RF|registers[6][7]~217 , RF|registers[6][7]~217, dual_issue_processor, 1
instance = comp, \RF|registers[6][7] , RF|registers[6][7], dual_issue_processor, 1
instance = comp, \RF|registers[7][7]~220 , RF|registers[7][7]~220, dual_issue_processor, 1
instance = comp, \RF|registers[7][7] , RF|registers[7][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~13 , RF|Mux120~13, dual_issue_processor, 1
instance = comp, \RF|registers[2][7]~226 , RF|registers[2][7]~226, dual_issue_processor, 1
instance = comp, \RF|registers[2][7] , RF|registers[2][7], dual_issue_processor, 1
instance = comp, \RF|registers[1][7]~225 , RF|registers[1][7]~225, dual_issue_processor, 1
instance = comp, \RF|registers[1][7] , RF|registers[1][7], dual_issue_processor, 1
instance = comp, \RF|registers[3][7]~227 , RF|registers[3][7]~227, dual_issue_processor, 1
instance = comp, \RF|registers[3][7] , RF|registers[3][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~14 , RF|Mux120~14, dual_issue_processor, 1
instance = comp, \RF|Mux120~15 , RF|Mux120~15, dual_issue_processor, 1
instance = comp, \RF|Mux120~16 , RF|Mux120~16, dual_issue_processor, 1
instance = comp, \RF|registers[15][7]~231 , RF|registers[15][7]~231, dual_issue_processor, 1
instance = comp, \RF|registers[15][7] , RF|registers[15][7], dual_issue_processor, 1
instance = comp, \RF|registers[14][7]~228 , RF|registers[14][7]~228, dual_issue_processor, 1
instance = comp, \RF|registers[14][7] , RF|registers[14][7], dual_issue_processor, 1
instance = comp, \RF|registers[13][7]~229 , RF|registers[13][7]~229, dual_issue_processor, 1
instance = comp, \RF|registers[13][7] , RF|registers[13][7], dual_issue_processor, 1
instance = comp, \RF|registers[12][7]~230 , RF|registers[12][7]~230, dual_issue_processor, 1
instance = comp, \RF|registers[12][7] , RF|registers[12][7], dual_issue_processor, 1
instance = comp, \RF|Mux120~17 , RF|Mux120~17, dual_issue_processor, 1
instance = comp, \RF|Mux120~18 , RF|Mux120~18, dual_issue_processor, 1
instance = comp, \RF|Mux120~19 , RF|Mux120~19, dual_issue_processor, 1
instance = comp, \RF|Mux120~20 , RF|Mux120~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[7] , ID_EX_INST2_PIPE|readData2_EX_inst2[7], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux24~0 , Forward_B_inst2|Mux24~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux24~1 , Forward_B_inst2|Mux24~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~39 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~39, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[7] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[7], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX~5 , ID_EX_INST1_PIPE|pcPlus1_EX~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX[5] , ID_EX_INST1_PIPE|pcPlus1_EX[5], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcPlus1_Mem[5] , EX_MEM_INST1_PIPE|pcPlus1_Mem[5], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux26~0 , WRITE_BACK_MUX_INST1|Mux26~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux26~1 , WRITE_BACK_MUX_INST1|Mux26~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[5] , MEM_WB_INST1_PIPE|writeData_inst1_WB[5], dual_issue_processor, 1
instance = comp, \RF|Mux58~0 , RF|Mux58~0, dual_issue_processor, 1
instance = comp, \RF|Mux58~1 , RF|Mux58~1, dual_issue_processor, 1
instance = comp, \RF|Mux58~7 , RF|Mux58~7, dual_issue_processor, 1
instance = comp, \RF|Mux58~8 , RF|Mux58~8, dual_issue_processor, 1
instance = comp, \RF|Mux58~2 , RF|Mux58~2, dual_issue_processor, 1
instance = comp, \RF|Mux58~3 , RF|Mux58~3, dual_issue_processor, 1
instance = comp, \RF|Mux58~4 , RF|Mux58~4, dual_issue_processor, 1
instance = comp, \RF|Mux58~5 , RF|Mux58~5, dual_issue_processor, 1
instance = comp, \RF|Mux58~6 , RF|Mux58~6, dual_issue_processor, 1
instance = comp, \RF|Mux58~9 , RF|Mux58~9, dual_issue_processor, 1
instance = comp, \RF|Mux58~17 , RF|Mux58~17, dual_issue_processor, 1
instance = comp, \RF|Mux58~18 , RF|Mux58~18, dual_issue_processor, 1
instance = comp, \RF|Mux58~14 , RF|Mux58~14, dual_issue_processor, 1
instance = comp, \RF|Mux58~15 , RF|Mux58~15, dual_issue_processor, 1
instance = comp, \RF|Mux58~12 , RF|Mux58~12, dual_issue_processor, 1
instance = comp, \RF|Mux58~13 , RF|Mux58~13, dual_issue_processor, 1
instance = comp, \RF|Mux58~16 , RF|Mux58~16, dual_issue_processor, 1
instance = comp, \RF|Mux58~10 , RF|Mux58~10, dual_issue_processor, 1
instance = comp, \RF|Mux58~11 , RF|Mux58~11, dual_issue_processor, 1
instance = comp, \RF|Mux58~19 , RF|Mux58~19, dual_issue_processor, 1
instance = comp, \RF|Mux58~20 , RF|Mux58~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[5] , ID_EX_INST1_PIPE|readData2_EX_inst1[5], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux26~0 , Forward_B_inst1|Mux26~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux26~1 , Forward_B_inst1|Mux26~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux26~2 , Forward_B_inst1|Mux26~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[5] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[5], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux24~1 , WRITE_BACK_MUX_INST2|Mux24~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[7] , MEM_WB_INST2_PIPE|writeData_inst2_WB[7], dual_issue_processor, 1
instance = comp, \RF|Mux88~10 , RF|Mux88~10, dual_issue_processor, 1
instance = comp, \RF|Mux88~11 , RF|Mux88~11, dual_issue_processor, 1
instance = comp, \RF|Mux88~17 , RF|Mux88~17, dual_issue_processor, 1
instance = comp, \RF|Mux88~18 , RF|Mux88~18, dual_issue_processor, 1
instance = comp, \RF|Mux88~14 , RF|Mux88~14, dual_issue_processor, 1
instance = comp, \RF|Mux88~15 , RF|Mux88~15, dual_issue_processor, 1
instance = comp, \RF|Mux88~12 , RF|Mux88~12, dual_issue_processor, 1
instance = comp, \RF|Mux88~13 , RF|Mux88~13, dual_issue_processor, 1
instance = comp, \RF|Mux88~16 , RF|Mux88~16, dual_issue_processor, 1
instance = comp, \RF|Mux88~19 , RF|Mux88~19, dual_issue_processor, 1
instance = comp, \RF|Mux88~0 , RF|Mux88~0, dual_issue_processor, 1
instance = comp, \RF|Mux88~1 , RF|Mux88~1, dual_issue_processor, 1
instance = comp, \RF|Mux88~7 , RF|Mux88~7, dual_issue_processor, 1
instance = comp, \RF|Mux88~8 , RF|Mux88~8, dual_issue_processor, 1
instance = comp, \RF|Mux88~4 , RF|Mux88~4, dual_issue_processor, 1
instance = comp, \RF|Mux88~5 , RF|Mux88~5, dual_issue_processor, 1
instance = comp, \RF|Mux88~2 , RF|Mux88~2, dual_issue_processor, 1
instance = comp, \RF|Mux88~3 , RF|Mux88~3, dual_issue_processor, 1
instance = comp, \RF|Mux88~6 , RF|Mux88~6, dual_issue_processor, 1
instance = comp, \RF|Mux88~9 , RF|Mux88~9, dual_issue_processor, 1
instance = comp, \next_addr[7]~91 , next_addr[7]~91, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~0 , ID_EX_INST2_PIPE|readData1_EX_inst2~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[7] , ID_EX_INST2_PIPE|readData1_EX_inst2[7], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux24~0 , Forward_A_inst2|Mux24~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux24~1 , Forward_A_inst2|Mux24~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux24~2 , Forward_A_inst2|Mux24~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[7]~43 , Final_Alu_inst2_B_Src|out[7]~43, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[7]~44 , Final_Alu_inst2_B_Src|out[7]~44, dual_issue_processor, 1
instance = comp, \RF|Mux89~7 , RF|Mux89~7, dual_issue_processor, 1
instance = comp, \RF|Mux89~8 , RF|Mux89~8, dual_issue_processor, 1
instance = comp, \RF|Mux89~2 , RF|Mux89~2, dual_issue_processor, 1
instance = comp, \RF|Mux89~3 , RF|Mux89~3, dual_issue_processor, 1
instance = comp, \RF|Mux89~4 , RF|Mux89~4, dual_issue_processor, 1
instance = comp, \RF|Mux89~5 , RF|Mux89~5, dual_issue_processor, 1
instance = comp, \RF|Mux89~6 , RF|Mux89~6, dual_issue_processor, 1
instance = comp, \RF|Mux89~0 , RF|Mux89~0, dual_issue_processor, 1
instance = comp, \RF|Mux89~1 , RF|Mux89~1, dual_issue_processor, 1
instance = comp, \RF|Mux89~9 , RF|Mux89~9, dual_issue_processor, 1
instance = comp, \RF|Mux89~17 , RF|Mux89~17, dual_issue_processor, 1
instance = comp, \RF|Mux89~18 , RF|Mux89~18, dual_issue_processor, 1
instance = comp, \RF|Mux89~10 , RF|Mux89~10, dual_issue_processor, 1
instance = comp, \RF|Mux89~11 , RF|Mux89~11, dual_issue_processor, 1
instance = comp, \RF|Mux89~14 , RF|Mux89~14, dual_issue_processor, 1
instance = comp, \RF|Mux89~15 , RF|Mux89~15, dual_issue_processor, 1
instance = comp, \RF|Mux89~12 , RF|Mux89~12, dual_issue_processor, 1
instance = comp, \RF|Mux89~13 , RF|Mux89~13, dual_issue_processor, 1
instance = comp, \RF|Mux89~16 , RF|Mux89~16, dual_issue_processor, 1
instance = comp, \RF|Mux89~19 , RF|Mux89~19, dual_issue_processor, 1
instance = comp, \next_addr[6]~82 , next_addr[6]~82, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~1 , ID_EX_INST2_PIPE|readData1_EX_inst2~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[6] , ID_EX_INST2_PIPE|readData1_EX_inst2[6], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux25~0 , Forward_A_inst2|Mux25~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux25~1 , Forward_A_inst2|Mux25~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux25~2 , Forward_A_inst2|Mux25~2, dual_issue_processor, 1
instance = comp, \RF|Mux90~7 , RF|Mux90~7, dual_issue_processor, 1
instance = comp, \RF|Mux90~8 , RF|Mux90~8, dual_issue_processor, 1
instance = comp, \RF|Mux90~0 , RF|Mux90~0, dual_issue_processor, 1
instance = comp, \RF|Mux90~1 , RF|Mux90~1, dual_issue_processor, 1
instance = comp, \RF|Mux90~2 , RF|Mux90~2, dual_issue_processor, 1
instance = comp, \RF|Mux90~3 , RF|Mux90~3, dual_issue_processor, 1
instance = comp, \RF|Mux90~4 , RF|Mux90~4, dual_issue_processor, 1
instance = comp, \RF|Mux90~5 , RF|Mux90~5, dual_issue_processor, 1
instance = comp, \RF|Mux90~6 , RF|Mux90~6, dual_issue_processor, 1
instance = comp, \RF|Mux90~9 , RF|Mux90~9, dual_issue_processor, 1
instance = comp, \RF|Mux90~10 , RF|Mux90~10, dual_issue_processor, 1
instance = comp, \RF|Mux90~11 , RF|Mux90~11, dual_issue_processor, 1
instance = comp, \RF|Mux90~17 , RF|Mux90~17, dual_issue_processor, 1
instance = comp, \RF|Mux90~18 , RF|Mux90~18, dual_issue_processor, 1
instance = comp, \RF|Mux90~14 , RF|Mux90~14, dual_issue_processor, 1
instance = comp, \RF|Mux90~15 , RF|Mux90~15, dual_issue_processor, 1
instance = comp, \RF|Mux90~12 , RF|Mux90~12, dual_issue_processor, 1
instance = comp, \RF|Mux90~13 , RF|Mux90~13, dual_issue_processor, 1
instance = comp, \RF|Mux90~16 , RF|Mux90~16, dual_issue_processor, 1
instance = comp, \RF|Mux90~19 , RF|Mux90~19, dual_issue_processor, 1
instance = comp, \next_addr[5]~72 , next_addr[5]~72, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~2 , ID_EX_INST2_PIPE|readData1_EX_inst2~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[5] , ID_EX_INST2_PIPE|readData1_EX_inst2[5], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux26~0 , Forward_A_inst2|Mux26~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux26~1 , Forward_A_inst2|Mux26~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux26~2 , Forward_A_inst2|Mux26~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~11 , ID_EX_INST2_PIPE|Imm_EX_inst2~11, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[4] , ID_EX_INST2_PIPE|Imm_EX_inst2[4], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[4]~49 , Final_Alu_inst2_B_Src|out[4]~49, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[4]~50 , Final_Alu_inst2_B_Src|out[4]~50, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX~3 , ID_EX_INST1_PIPE|pcPlus1_EX~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX[3] , ID_EX_INST1_PIPE|pcPlus1_EX[3], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcPlus1_Mem[3] , EX_MEM_INST1_PIPE|pcPlus1_Mem[3], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux28~0 , WRITE_BACK_MUX_INST1|Mux28~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[1] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[1], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[2] , FETCH_DECODE1_PIPE|pcPlus2_D[2], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX~2 , ID_EX_INST1_PIPE|pcPlus2_EX~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX[2] , ID_EX_INST1_PIPE|pcPlus2_EX[2], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem~2 , EX_MEM_INST2_PIPE|pcPlus2_Mem~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem[2] , EX_MEM_INST2_PIPE|pcPlus2_Mem[2], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux29~0 , WRITE_BACK_MUX_INST2|Mux29~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[3] , FETCH_DECODE1_PIPE|pcPlus2_D[3], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX~3 , ID_EX_INST1_PIPE|pcPlus2_EX~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX[3] , ID_EX_INST1_PIPE|pcPlus2_EX[3], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem~3 , EX_MEM_INST2_PIPE|pcPlus2_Mem~3, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem[3] , EX_MEM_INST2_PIPE|pcPlus2_Mem[3], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux28~0 , WRITE_BACK_MUX_INST2|Mux28~0, dual_issue_processor, 1
instance = comp, \RF|registers[15][1]~45 , RF|registers[15][1]~45, dual_issue_processor, 1
instance = comp, \RF|registers[15][1] , RF|registers[15][1], dual_issue_processor, 1
instance = comp, \RF|registers[14][1]~42 , RF|registers[14][1]~42, dual_issue_processor, 1
instance = comp, \RF|registers[14][1] , RF|registers[14][1], dual_issue_processor, 1
instance = comp, \RF|registers[13][1]~43 , RF|registers[13][1]~43, dual_issue_processor, 1
instance = comp, \RF|registers[13][1] , RF|registers[13][1], dual_issue_processor, 1
instance = comp, \RF|registers[12][1]~44 , RF|registers[12][1]~44, dual_issue_processor, 1
instance = comp, \RF|registers[12][1] , RF|registers[12][1], dual_issue_processor, 1
instance = comp, \RF|Mux126~17 , RF|Mux126~17, dual_issue_processor, 1
instance = comp, \RF|Mux126~18 , RF|Mux126~18, dual_issue_processor, 1
instance = comp, \RF|registers[11][1]~38 , RF|registers[11][1]~38, dual_issue_processor, 1
instance = comp, \RF|registers[11][1] , RF|registers[11][1], dual_issue_processor, 1
instance = comp, \RF|registers[10][1]~36 , RF|registers[10][1]~36, dual_issue_processor, 1
instance = comp, \RF|registers[10][1] , RF|registers[10][1], dual_issue_processor, 1
instance = comp, \RF|registers[8][1]~37 , RF|registers[8][1]~37, dual_issue_processor, 1
instance = comp, \RF|registers[8][1] , RF|registers[8][1], dual_issue_processor, 1
instance = comp, \RF|Mux126~10 , RF|Mux126~10, dual_issue_processor, 1
instance = comp, \RF|registers[9][1]~35 , RF|registers[9][1]~35, dual_issue_processor, 1
instance = comp, \RF|registers[9][1] , RF|registers[9][1], dual_issue_processor, 1
instance = comp, \RF|Mux126~11 , RF|Mux126~11, dual_issue_processor, 1
instance = comp, \RF|registers[1][1]~39 , RF|registers[1][1]~39, dual_issue_processor, 1
instance = comp, \RF|registers[1][1] , RF|registers[1][1], dual_issue_processor, 1
instance = comp, \RF|registers[3][1]~41 , RF|registers[3][1]~41, dual_issue_processor, 1
instance = comp, \RF|registers[3][1] , RF|registers[3][1], dual_issue_processor, 1
instance = comp, \RF|Mux126~14 , RF|Mux126~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][1]~40 , RF|registers[2][1]~40, dual_issue_processor, 1
instance = comp, \RF|registers[2][1] , RF|registers[2][1], dual_issue_processor, 1
instance = comp, \RF|Mux126~15 , RF|Mux126~15, dual_issue_processor, 1
instance = comp, \RF|registers[7][1]~34 , RF|registers[7][1]~34, dual_issue_processor, 1
instance = comp, \RF|registers[7][1] , RF|registers[7][1], dual_issue_processor, 1
instance = comp, \RF|registers[6][1]~31 , RF|registers[6][1]~31, dual_issue_processor, 1
instance = comp, \RF|registers[6][1] , RF|registers[6][1], dual_issue_processor, 1
instance = comp, \RF|registers[5][1]~32 , RF|registers[5][1]~32, dual_issue_processor, 1
instance = comp, \RF|registers[5][1] , RF|registers[5][1], dual_issue_processor, 1
instance = comp, \RF|registers[4][1]~33 , RF|registers[4][1]~33, dual_issue_processor, 1
instance = comp, \RF|registers[4][1] , RF|registers[4][1], dual_issue_processor, 1
instance = comp, \RF|Mux126~12 , RF|Mux126~12, dual_issue_processor, 1
instance = comp, \RF|Mux126~13 , RF|Mux126~13, dual_issue_processor, 1
instance = comp, \RF|Mux126~16 , RF|Mux126~16, dual_issue_processor, 1
instance = comp, \RF|Mux126~19 , RF|Mux126~19, dual_issue_processor, 1
instance = comp, \RF|registers[31][1]~61 , RF|registers[31][1]~61, dual_issue_processor, 1
instance = comp, \RF|registers[31][1] , RF|registers[31][1], dual_issue_processor, 1
instance = comp, \RF|registers[19][1]~60 , RF|registers[19][1]~60, dual_issue_processor, 1
instance = comp, \RF|registers[19][1] , RF|registers[19][1], dual_issue_processor, 1
instance = comp, \RF|registers[23][1]~58 , RF|registers[23][1]~58, dual_issue_processor, 1
instance = comp, \RF|registers[23][1] , RF|registers[23][1], dual_issue_processor, 1
instance = comp, \RF|Mux126~7 , RF|Mux126~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][1]~59 , RF|registers[27][1]~59, dual_issue_processor, 1
instance = comp, \RF|registers[27][1] , RF|registers[27][1], dual_issue_processor, 1
instance = comp, \RF|Mux126~8 , RF|Mux126~8, dual_issue_processor, 1
instance = comp, \RF|registers[25][1]~47 , RF|registers[25][1]~47, dual_issue_processor, 1
instance = comp, \RF|registers[25][1] , RF|registers[25][1], dual_issue_processor, 1
instance = comp, \RF|registers[29][1]~49 , RF|registers[29][1]~49, dual_issue_processor, 1
instance = comp, \RF|registers[29][1] , RF|registers[29][1], dual_issue_processor, 1
instance = comp, \RF|registers[21][1]~46 , RF|registers[21][1]~46, dual_issue_processor, 1
instance = comp, \RF|registers[21][1] , RF|registers[21][1], dual_issue_processor, 1
instance = comp, \RF|registers[17][1]~48 , RF|registers[17][1]~48, dual_issue_processor, 1
instance = comp, \RF|registers[17][1] , RF|registers[17][1], dual_issue_processor, 1
instance = comp, \RF|Mux126~0 , RF|Mux126~0, dual_issue_processor, 1
instance = comp, \RF|Mux126~1 , RF|Mux126~1, dual_issue_processor, 1
instance = comp, \RF|registers[22][1]~51 , RF|registers[22][1]~51, dual_issue_processor, 1
instance = comp, \RF|registers[22][1] , RF|registers[22][1], dual_issue_processor, 1
instance = comp, \RF|registers[30][1]~53 , RF|registers[30][1]~53, dual_issue_processor, 1
instance = comp, \RF|registers[30][1] , RF|registers[30][1], dual_issue_processor, 1
instance = comp, \RF|registers[26][1]~50 , RF|registers[26][1]~50, dual_issue_processor, 1
instance = comp, \RF|registers[26][1] , RF|registers[26][1], dual_issue_processor, 1
instance = comp, \RF|registers[18][1]~52 , RF|registers[18][1]~52, dual_issue_processor, 1
instance = comp, \RF|registers[18][1] , RF|registers[18][1], dual_issue_processor, 1
instance = comp, \RF|Mux126~2 , RF|Mux126~2, dual_issue_processor, 1
instance = comp, \RF|Mux126~3 , RF|Mux126~3, dual_issue_processor, 1
instance = comp, \RF|registers[24][1]~54 , RF|registers[24][1]~54, dual_issue_processor, 1
instance = comp, \RF|registers[24][1] , RF|registers[24][1], dual_issue_processor, 1
instance = comp, \RF|registers[16][1]~56 , RF|registers[16][1]~56, dual_issue_processor, 1
instance = comp, \RF|registers[16][1] , RF|registers[16][1], dual_issue_processor, 1
instance = comp, \RF|Mux126~4 , RF|Mux126~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][1]~57 , RF|registers[28][1]~57, dual_issue_processor, 1
instance = comp, \RF|registers[28][1] , RF|registers[28][1], dual_issue_processor, 1
instance = comp, \RF|registers[20][1]~55 , RF|registers[20][1]~55, dual_issue_processor, 1
instance = comp, \RF|registers[20][1] , RF|registers[20][1], dual_issue_processor, 1
instance = comp, \RF|Mux126~5 , RF|Mux126~5, dual_issue_processor, 1
instance = comp, \RF|Mux126~6 , RF|Mux126~6, dual_issue_processor, 1
instance = comp, \RF|Mux126~9 , RF|Mux126~9, dual_issue_processor, 1
instance = comp, \RF|Mux126~20 , RF|Mux126~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[1] , ID_EX_INST2_PIPE|readData2_EX_inst2[1], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux30~0 , Forward_B_inst2|Mux30~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux30~1 , Forward_B_inst2|Mux30~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~33 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~33, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[1] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[1], dual_issue_processor, 1
instance = comp, \RF|registers[21][2]~78 , RF|registers[21][2]~78, dual_issue_processor, 1
instance = comp, \RF|registers[21][2] , RF|registers[21][2], dual_issue_processor, 1
instance = comp, \RF|registers[25][2]~77 , RF|registers[25][2]~77, dual_issue_processor, 1
instance = comp, \RF|registers[25][2] , RF|registers[25][2], dual_issue_processor, 1
instance = comp, \RF|registers[17][2]~79 , RF|registers[17][2]~79, dual_issue_processor, 1
instance = comp, \RF|registers[17][2] , RF|registers[17][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~0 , RF|Mux125~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][2]~80 , RF|registers[29][2]~80, dual_issue_processor, 1
instance = comp, \RF|registers[29][2] , RF|registers[29][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~1 , RF|Mux125~1, dual_issue_processor, 1
instance = comp, \RF|registers[22][2]~81 , RF|registers[22][2]~81, dual_issue_processor, 1
instance = comp, \RF|registers[22][2] , RF|registers[22][2], dual_issue_processor, 1
instance = comp, \RF|registers[18][2]~83 , RF|registers[18][2]~83, dual_issue_processor, 1
instance = comp, \RF|registers[18][2] , RF|registers[18][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~2 , RF|Mux125~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][2]~84 , RF|registers[30][2]~84, dual_issue_processor, 1
instance = comp, \RF|registers[30][2] , RF|registers[30][2], dual_issue_processor, 1
instance = comp, \RF|registers[26][2]~82 , RF|registers[26][2]~82, dual_issue_processor, 1
instance = comp, \RF|registers[26][2] , RF|registers[26][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~3 , RF|Mux125~3, dual_issue_processor, 1
instance = comp, \RF|registers[24][2]~86 , RF|registers[24][2]~86, dual_issue_processor, 1
instance = comp, \RF|registers[24][2] , RF|registers[24][2], dual_issue_processor, 1
instance = comp, \RF|registers[28][2]~88 , RF|registers[28][2]~88, dual_issue_processor, 1
instance = comp, \RF|registers[28][2] , RF|registers[28][2], dual_issue_processor, 1
instance = comp, \RF|registers[20][2]~85 , RF|registers[20][2]~85, dual_issue_processor, 1
instance = comp, \RF|registers[20][2] , RF|registers[20][2], dual_issue_processor, 1
instance = comp, \RF|registers[16][2]~87 , RF|registers[16][2]~87, dual_issue_processor, 1
instance = comp, \RF|registers[16][2] , RF|registers[16][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~4 , RF|Mux125~4, dual_issue_processor, 1
instance = comp, \RF|Mux125~5 , RF|Mux125~5, dual_issue_processor, 1
instance = comp, \RF|Mux125~6 , RF|Mux125~6, dual_issue_processor, 1
instance = comp, \RF|registers[31][2]~92 , RF|registers[31][2]~92, dual_issue_processor, 1
instance = comp, \RF|registers[31][2] , RF|registers[31][2], dual_issue_processor, 1
instance = comp, \RF|registers[23][2]~90 , RF|registers[23][2]~90, dual_issue_processor, 1
instance = comp, \RF|registers[23][2] , RF|registers[23][2], dual_issue_processor, 1
instance = comp, \RF|registers[27][2]~89 , RF|registers[27][2]~89, dual_issue_processor, 1
instance = comp, \RF|registers[27][2] , RF|registers[27][2], dual_issue_processor, 1
instance = comp, \RF|registers[19][2]~91 , RF|registers[19][2]~91, dual_issue_processor, 1
instance = comp, \RF|registers[19][2] , RF|registers[19][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~7 , RF|Mux125~7, dual_issue_processor, 1
instance = comp, \RF|Mux125~8 , RF|Mux125~8, dual_issue_processor, 1
instance = comp, \RF|Mux125~9 , RF|Mux125~9, dual_issue_processor, 1
instance = comp, \RF|registers[15][2]~76 , RF|registers[15][2]~76, dual_issue_processor, 1
instance = comp, \RF|registers[15][2] , RF|registers[15][2], dual_issue_processor, 1
instance = comp, \RF|registers[12][2]~75 , RF|registers[12][2]~75, dual_issue_processor, 1
instance = comp, \RF|registers[12][2] , RF|registers[12][2], dual_issue_processor, 1
instance = comp, \RF|registers[13][2]~74 , RF|registers[13][2]~74, dual_issue_processor, 1
instance = comp, \RF|registers[13][2] , RF|registers[13][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~17 , RF|Mux125~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][2]~73 , RF|registers[14][2]~73, dual_issue_processor, 1
instance = comp, \RF|registers[14][2] , RF|registers[14][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~18 , RF|Mux125~18, dual_issue_processor, 1
instance = comp, \RF|registers[5][2]~67 , RF|registers[5][2]~67, dual_issue_processor, 1
instance = comp, \RF|registers[5][2] , RF|registers[5][2], dual_issue_processor, 1
instance = comp, \RF|registers[4][2]~68 , RF|registers[4][2]~68, dual_issue_processor, 1
instance = comp, \RF|registers[4][2] , RF|registers[4][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~10 , RF|Mux125~10, dual_issue_processor, 1
instance = comp, \RF|registers[6][2]~66 , RF|registers[6][2]~66, dual_issue_processor, 1
instance = comp, \RF|registers[6][2] , RF|registers[6][2], dual_issue_processor, 1
instance = comp, \RF|registers[7][2]~69 , RF|registers[7][2]~69, dual_issue_processor, 1
instance = comp, \RF|registers[7][2] , RF|registers[7][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~11 , RF|Mux125~11, dual_issue_processor, 1
instance = comp, \RF|registers[2][2]~71 , RF|registers[2][2]~71, dual_issue_processor, 1
instance = comp, \RF|registers[2][2] , RF|registers[2][2], dual_issue_processor, 1
instance = comp, \RF|registers[3][2]~72 , RF|registers[3][2]~72, dual_issue_processor, 1
instance = comp, \RF|registers[3][2] , RF|registers[3][2], dual_issue_processor, 1
instance = comp, \RF|registers[1][2]~70 , RF|registers[1][2]~70, dual_issue_processor, 1
instance = comp, \RF|registers[1][2] , RF|registers[1][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~14 , RF|Mux125~14, dual_issue_processor, 1
instance = comp, \RF|Mux125~15 , RF|Mux125~15, dual_issue_processor, 1
instance = comp, \RF|registers[9][2]~62 , RF|registers[9][2]~62, dual_issue_processor, 1
instance = comp, \RF|registers[9][2] , RF|registers[9][2], dual_issue_processor, 1
instance = comp, \RF|registers[10][2]~63 , RF|registers[10][2]~63, dual_issue_processor, 1
instance = comp, \RF|registers[10][2] , RF|registers[10][2], dual_issue_processor, 1
instance = comp, \RF|registers[8][2]~64 , RF|registers[8][2]~64, dual_issue_processor, 1
instance = comp, \RF|registers[8][2] , RF|registers[8][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~12 , RF|Mux125~12, dual_issue_processor, 1
instance = comp, \RF|registers[11][2]~65 , RF|registers[11][2]~65, dual_issue_processor, 1
instance = comp, \RF|registers[11][2] , RF|registers[11][2], dual_issue_processor, 1
instance = comp, \RF|Mux125~13 , RF|Mux125~13, dual_issue_processor, 1
instance = comp, \RF|Mux125~16 , RF|Mux125~16, dual_issue_processor, 1
instance = comp, \RF|Mux125~19 , RF|Mux125~19, dual_issue_processor, 1
instance = comp, \RF|Mux125~20 , RF|Mux125~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[2] , ID_EX_INST2_PIPE|readData2_EX_inst2[2], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux29~0 , Forward_B_inst2|Mux29~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux29~1 , Forward_B_inst2|Mux29~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~34 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~34, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[2] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[2], dual_issue_processor, 1
instance = comp, \RF|registers[12][3]~106 , RF|registers[12][3]~106, dual_issue_processor, 1
instance = comp, \RF|registers[12][3] , RF|registers[12][3], dual_issue_processor, 1
instance = comp, \RF|registers[13][3]~105 , RF|registers[13][3]~105, dual_issue_processor, 1
instance = comp, \RF|registers[13][3] , RF|registers[13][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~17 , RF|Mux124~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][3]~104 , RF|registers[14][3]~104, dual_issue_processor, 1
instance = comp, \RF|registers[14][3] , RF|registers[14][3], dual_issue_processor, 1
instance = comp, \RF|registers[15][3]~107 , RF|registers[15][3]~107, dual_issue_processor, 1
instance = comp, \RF|registers[15][3] , RF|registers[15][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~18 , RF|Mux124~18, dual_issue_processor, 1
instance = comp, \RF|registers[2][3]~102 , RF|registers[2][3]~102, dual_issue_processor, 1
instance = comp, \RF|registers[2][3] , RF|registers[2][3], dual_issue_processor, 1
instance = comp, \RF|registers[3][3]~103 , RF|registers[3][3]~103, dual_issue_processor, 1
instance = comp, \RF|registers[3][3] , RF|registers[3][3], dual_issue_processor, 1
instance = comp, \RF|registers[1][3]~101 , RF|registers[1][3]~101, dual_issue_processor, 1
instance = comp, \RF|registers[1][3] , RF|registers[1][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~14 , RF|Mux124~14, dual_issue_processor, 1
instance = comp, \RF|Mux124~15 , RF|Mux124~15, dual_issue_processor, 1
instance = comp, \RF|registers[6][3]~93 , RF|registers[6][3]~93, dual_issue_processor, 1
instance = comp, \RF|registers[6][3] , RF|registers[6][3], dual_issue_processor, 1
instance = comp, \RF|registers[7][3]~96 , RF|registers[7][3]~96, dual_issue_processor, 1
instance = comp, \RF|registers[7][3] , RF|registers[7][3], dual_issue_processor, 1
instance = comp, \RF|registers[5][3]~94 , RF|registers[5][3]~94, dual_issue_processor, 1
instance = comp, \RF|registers[5][3] , RF|registers[5][3], dual_issue_processor, 1
instance = comp, \RF|registers[4][3]~95 , RF|registers[4][3]~95, dual_issue_processor, 1
instance = comp, \RF|registers[4][3] , RF|registers[4][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~12 , RF|Mux124~12, dual_issue_processor, 1
instance = comp, \RF|Mux124~13 , RF|Mux124~13, dual_issue_processor, 1
instance = comp, \RF|Mux124~16 , RF|Mux124~16, dual_issue_processor, 1
instance = comp, \RF|registers[8][3]~99 , RF|registers[8][3]~99, dual_issue_processor, 1
instance = comp, \RF|registers[8][3] , RF|registers[8][3], dual_issue_processor, 1
instance = comp, \RF|registers[10][3]~98 , RF|registers[10][3]~98, dual_issue_processor, 1
instance = comp, \RF|registers[10][3] , RF|registers[10][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~10 , RF|Mux124~10, dual_issue_processor, 1
instance = comp, \RF|registers[9][3]~97 , RF|registers[9][3]~97, dual_issue_processor, 1
instance = comp, \RF|registers[9][3] , RF|registers[9][3], dual_issue_processor, 1
instance = comp, \RF|registers[11][3]~100 , RF|registers[11][3]~100, dual_issue_processor, 1
instance = comp, \RF|registers[11][3] , RF|registers[11][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~11 , RF|Mux124~11, dual_issue_processor, 1
instance = comp, \RF|Mux124~19 , RF|Mux124~19, dual_issue_processor, 1
instance = comp, \RF|registers[23][3]~120 , RF|registers[23][3]~120, dual_issue_processor, 1
instance = comp, \RF|registers[23][3] , RF|registers[23][3], dual_issue_processor, 1
instance = comp, \RF|registers[19][3]~122 , RF|registers[19][3]~122, dual_issue_processor, 1
instance = comp, \RF|registers[19][3] , RF|registers[19][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~7 , RF|Mux124~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][3]~121 , RF|registers[27][3]~121, dual_issue_processor, 1
instance = comp, \RF|registers[27][3] , RF|registers[27][3], dual_issue_processor, 1
instance = comp, \RF|registers[31][3]~123 , RF|registers[31][3]~123, dual_issue_processor, 1
instance = comp, \RF|registers[31][3] , RF|registers[31][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~8 , RF|Mux124~8, dual_issue_processor, 1
instance = comp, \RF|registers[29][3]~111 , RF|registers[29][3]~111, dual_issue_processor, 1
instance = comp, \RF|registers[29][3] , RF|registers[29][3], dual_issue_processor, 1
instance = comp, \RF|registers[25][3]~109 , RF|registers[25][3]~109, dual_issue_processor, 1
instance = comp, \RF|registers[25][3] , RF|registers[25][3], dual_issue_processor, 1
instance = comp, \RF|registers[17][3]~110 , RF|registers[17][3]~110, dual_issue_processor, 1
instance = comp, \RF|registers[17][3] , RF|registers[17][3], dual_issue_processor, 1
instance = comp, \RF|registers[21][3]~108 , RF|registers[21][3]~108, dual_issue_processor, 1
instance = comp, \RF|registers[21][3] , RF|registers[21][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~0 , RF|Mux124~0, dual_issue_processor, 1
instance = comp, \RF|Mux124~1 , RF|Mux124~1, dual_issue_processor, 1
instance = comp, \RF|registers[24][3]~116 , RF|registers[24][3]~116, dual_issue_processor, 1
instance = comp, \RF|registers[24][3] , RF|registers[24][3], dual_issue_processor, 1
instance = comp, \RF|registers[16][3]~118 , RF|registers[16][3]~118, dual_issue_processor, 1
instance = comp, \RF|registers[16][3] , RF|registers[16][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~4 , RF|Mux124~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][3]~119 , RF|registers[28][3]~119, dual_issue_processor, 1
instance = comp, \RF|registers[28][3] , RF|registers[28][3], dual_issue_processor, 1
instance = comp, \RF|registers[20][3]~117 , RF|registers[20][3]~117, dual_issue_processor, 1
instance = comp, \RF|registers[20][3] , RF|registers[20][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~5 , RF|Mux124~5, dual_issue_processor, 1
instance = comp, \RF|registers[30][3]~115 , RF|registers[30][3]~115, dual_issue_processor, 1
instance = comp, \RF|registers[30][3] , RF|registers[30][3], dual_issue_processor, 1
instance = comp, \RF|registers[22][3]~113 , RF|registers[22][3]~113, dual_issue_processor, 1
instance = comp, \RF|registers[22][3] , RF|registers[22][3], dual_issue_processor, 1
instance = comp, \RF|registers[26][3]~112 , RF|registers[26][3]~112, dual_issue_processor, 1
instance = comp, \RF|registers[26][3] , RF|registers[26][3], dual_issue_processor, 1
instance = comp, \RF|registers[18][3]~114 , RF|registers[18][3]~114, dual_issue_processor, 1
instance = comp, \RF|registers[18][3] , RF|registers[18][3], dual_issue_processor, 1
instance = comp, \RF|Mux124~2 , RF|Mux124~2, dual_issue_processor, 1
instance = comp, \RF|Mux124~3 , RF|Mux124~3, dual_issue_processor, 1
instance = comp, \RF|Mux124~6 , RF|Mux124~6, dual_issue_processor, 1
instance = comp, \RF|Mux124~9 , RF|Mux124~9, dual_issue_processor, 1
instance = comp, \RF|Mux124~20 , RF|Mux124~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[3] , ID_EX_INST2_PIPE|readData2_EX_inst2[3], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux28~0 , Forward_B_inst2|Mux28~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux28~1 , Forward_B_inst2|Mux28~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~35 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~35, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[3] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[3], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a0 , DM|altsyncram_component|auto_generated|ram_block1a0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux28~1 , WRITE_BACK_MUX_INST2|Mux28~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[3] , MEM_WB_INST2_PIPE|writeData_inst2_WB[3], dual_issue_processor, 1
instance = comp, \RF|Mux60~2 , RF|Mux60~2, dual_issue_processor, 1
instance = comp, \RF|Mux60~3 , RF|Mux60~3, dual_issue_processor, 1
instance = comp, \RF|Mux60~4 , RF|Mux60~4, dual_issue_processor, 1
instance = comp, \RF|Mux60~5 , RF|Mux60~5, dual_issue_processor, 1
instance = comp, \RF|Mux60~6 , RF|Mux60~6, dual_issue_processor, 1
instance = comp, \RF|Mux60~0 , RF|Mux60~0, dual_issue_processor, 1
instance = comp, \RF|Mux60~1 , RF|Mux60~1, dual_issue_processor, 1
instance = comp, \RF|Mux60~7 , RF|Mux60~7, dual_issue_processor, 1
instance = comp, \RF|Mux60~8 , RF|Mux60~8, dual_issue_processor, 1
instance = comp, \RF|Mux60~9 , RF|Mux60~9, dual_issue_processor, 1
instance = comp, \RF|Mux60~17 , RF|Mux60~17, dual_issue_processor, 1
instance = comp, \RF|Mux60~18 , RF|Mux60~18, dual_issue_processor, 1
instance = comp, \RF|Mux60~12 , RF|Mux60~12, dual_issue_processor, 1
instance = comp, \RF|Mux60~13 , RF|Mux60~13, dual_issue_processor, 1
instance = comp, \RF|Mux60~14 , RF|Mux60~14, dual_issue_processor, 1
instance = comp, \RF|Mux60~15 , RF|Mux60~15, dual_issue_processor, 1
instance = comp, \RF|Mux60~16 , RF|Mux60~16, dual_issue_processor, 1
instance = comp, \RF|Mux60~10 , RF|Mux60~10, dual_issue_processor, 1
instance = comp, \RF|Mux60~11 , RF|Mux60~11, dual_issue_processor, 1
instance = comp, \RF|Mux60~19 , RF|Mux60~19, dual_issue_processor, 1
instance = comp, \RF|Mux60~20 , RF|Mux60~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[3] , ID_EX_INST1_PIPE|readData2_EX_inst1[3], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux28~0 , Forward_B_inst1|Mux28~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux28~1 , Forward_B_inst1|Mux28~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux28~2 , Forward_B_inst1|Mux28~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[3] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[3], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux29~1 , WRITE_BACK_MUX_INST2|Mux29~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[2] , MEM_WB_INST2_PIPE|writeData_inst2_WB[2], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux29~2 , Forward_B_inst1|Mux29~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[2] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[2], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux28~1 , WRITE_BACK_MUX_INST1|Mux28~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[3] , MEM_WB_INST1_PIPE|writeData_inst1_WB[3], dual_issue_processor, 1
instance = comp, \RF|Mux92~12 , RF|Mux92~12, dual_issue_processor, 1
instance = comp, \RF|Mux92~13 , RF|Mux92~13, dual_issue_processor, 1
instance = comp, \RF|Mux92~14 , RF|Mux92~14, dual_issue_processor, 1
instance = comp, \RF|Mux92~15 , RF|Mux92~15, dual_issue_processor, 1
instance = comp, \RF|Mux92~16 , RF|Mux92~16, dual_issue_processor, 1
instance = comp, \RF|Mux92~17 , RF|Mux92~17, dual_issue_processor, 1
instance = comp, \RF|Mux92~18 , RF|Mux92~18, dual_issue_processor, 1
instance = comp, \RF|Mux92~10 , RF|Mux92~10, dual_issue_processor, 1
instance = comp, \RF|Mux92~11 , RF|Mux92~11, dual_issue_processor, 1
instance = comp, \RF|Mux92~19 , RF|Mux92~19, dual_issue_processor, 1
instance = comp, \RF|Mux92~2 , RF|Mux92~2, dual_issue_processor, 1
instance = comp, \RF|Mux92~3 , RF|Mux92~3, dual_issue_processor, 1
instance = comp, \RF|Mux92~4 , RF|Mux92~4, dual_issue_processor, 1
instance = comp, \RF|Mux92~5 , RF|Mux92~5, dual_issue_processor, 1
instance = comp, \RF|Mux92~6 , RF|Mux92~6, dual_issue_processor, 1
instance = comp, \RF|Mux92~0 , RF|Mux92~0, dual_issue_processor, 1
instance = comp, \RF|Mux92~1 , RF|Mux92~1, dual_issue_processor, 1
instance = comp, \RF|Mux92~7 , RF|Mux92~7, dual_issue_processor, 1
instance = comp, \RF|Mux92~8 , RF|Mux92~8, dual_issue_processor, 1
instance = comp, \RF|Mux92~9 , RF|Mux92~9, dual_issue_processor, 1
instance = comp, \next_addr[3]~56 , next_addr[3]~56, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~4 , ID_EX_INST2_PIPE|readData1_EX_inst2~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[3] , ID_EX_INST2_PIPE|readData1_EX_inst2[3], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux28~0 , Forward_A_inst2|Mux28~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux28~1 , Forward_A_inst2|Mux28~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux28~2 , Forward_A_inst2|Mux28~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~12 , ID_EX_INST2_PIPE|Imm_EX_inst2~12, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[3] , ID_EX_INST2_PIPE|Imm_EX_inst2[3], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[3]~51 , Final_Alu_inst2_B_Src|out[3]~51, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[3]~52 , Final_Alu_inst2_B_Src|out[3]~52, dual_issue_processor, 1
instance = comp, \RF|Mux93~10 , RF|Mux93~10, dual_issue_processor, 1
instance = comp, \RF|Mux93~11 , RF|Mux93~11, dual_issue_processor, 1
instance = comp, \RF|Mux93~14 , RF|Mux93~14, dual_issue_processor, 1
instance = comp, \RF|Mux93~15 , RF|Mux93~15, dual_issue_processor, 1
instance = comp, \RF|Mux93~12 , RF|Mux93~12, dual_issue_processor, 1
instance = comp, \RF|Mux93~13 , RF|Mux93~13, dual_issue_processor, 1
instance = comp, \RF|Mux93~16 , RF|Mux93~16, dual_issue_processor, 1
instance = comp, \RF|Mux93~17 , RF|Mux93~17, dual_issue_processor, 1
instance = comp, \RF|Mux93~18 , RF|Mux93~18, dual_issue_processor, 1
instance = comp, \RF|Mux93~19 , RF|Mux93~19, dual_issue_processor, 1
instance = comp, \RF|Mux93~0 , RF|Mux93~0, dual_issue_processor, 1
instance = comp, \RF|Mux93~1 , RF|Mux93~1, dual_issue_processor, 1
instance = comp, \RF|Mux93~7 , RF|Mux93~7, dual_issue_processor, 1
instance = comp, \RF|Mux93~8 , RF|Mux93~8, dual_issue_processor, 1
instance = comp, \RF|Mux93~2 , RF|Mux93~2, dual_issue_processor, 1
instance = comp, \RF|Mux93~3 , RF|Mux93~3, dual_issue_processor, 1
instance = comp, \RF|Mux93~4 , RF|Mux93~4, dual_issue_processor, 1
instance = comp, \RF|Mux93~5 , RF|Mux93~5, dual_issue_processor, 1
instance = comp, \RF|Mux93~6 , RF|Mux93~6, dual_issue_processor, 1
instance = comp, \RF|Mux93~9 , RF|Mux93~9, dual_issue_processor, 1
instance = comp, \next_addr[2]~46 , next_addr[2]~46, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~5 , ID_EX_INST2_PIPE|readData1_EX_inst2~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[2] , ID_EX_INST2_PIPE|readData1_EX_inst2[2], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux29~0 , Forward_A_inst2|Mux29~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux29~1 , Forward_A_inst2|Mux29~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux29~2 , Forward_A_inst2|Mux29~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~13 , ID_EX_INST2_PIPE|Imm_EX_inst2~13, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[2] , ID_EX_INST2_PIPE|Imm_EX_inst2[2], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[2]~53 , Final_Alu_inst2_B_Src|out[2]~53, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[2]~54 , Final_Alu_inst2_B_Src|out[2]~54, dual_issue_processor, 1
instance = comp, \RF|Mux94~10 , RF|Mux94~10, dual_issue_processor, 1
instance = comp, \RF|Mux94~11 , RF|Mux94~11, dual_issue_processor, 1
instance = comp, \RF|Mux94~17 , RF|Mux94~17, dual_issue_processor, 1
instance = comp, \RF|Mux94~18 , RF|Mux94~18, dual_issue_processor, 1
instance = comp, \RF|Mux94~14 , RF|Mux94~14, dual_issue_processor, 1
instance = comp, \RF|Mux94~15 , RF|Mux94~15, dual_issue_processor, 1
instance = comp, \RF|Mux94~12 , RF|Mux94~12, dual_issue_processor, 1
instance = comp, \RF|Mux94~13 , RF|Mux94~13, dual_issue_processor, 1
instance = comp, \RF|Mux94~16 , RF|Mux94~16, dual_issue_processor, 1
instance = comp, \RF|Mux94~19 , RF|Mux94~19, dual_issue_processor, 1
instance = comp, \RF|Mux94~7 , RF|Mux94~7, dual_issue_processor, 1
instance = comp, \RF|Mux94~8 , RF|Mux94~8, dual_issue_processor, 1
instance = comp, \RF|Mux94~4 , RF|Mux94~4, dual_issue_processor, 1
instance = comp, \RF|Mux94~5 , RF|Mux94~5, dual_issue_processor, 1
instance = comp, \RF|Mux94~2 , RF|Mux94~2, dual_issue_processor, 1
instance = comp, \RF|Mux94~3 , RF|Mux94~3, dual_issue_processor, 1
instance = comp, \RF|Mux94~6 , RF|Mux94~6, dual_issue_processor, 1
instance = comp, \RF|Mux94~0 , RF|Mux94~0, dual_issue_processor, 1
instance = comp, \RF|Mux94~1 , RF|Mux94~1, dual_issue_processor, 1
instance = comp, \RF|Mux94~9 , RF|Mux94~9, dual_issue_processor, 1
instance = comp, \next_addr[1]~33 , next_addr[1]~33, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~6 , ID_EX_INST2_PIPE|readData1_EX_inst2~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[1] , ID_EX_INST2_PIPE|readData1_EX_inst2[1], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux30~0 , Forward_A_inst2|Mux30~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux30~1 , Forward_A_inst2|Mux30~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux30~2 , Forward_A_inst2|Mux30~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~14 , ID_EX_INST2_PIPE|Imm_EX_inst2~14, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[1] , ID_EX_INST2_PIPE|Imm_EX_inst2[1], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[1]~55 , Final_Alu_inst2_B_Src|out[1]~55, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[1]~56 , Final_Alu_inst2_B_Src|out[1]~56, dual_issue_processor, 1
instance = comp, \RF|Mux95~10 , RF|Mux95~10, dual_issue_processor, 1
instance = comp, \RF|Mux95~11 , RF|Mux95~11, dual_issue_processor, 1
instance = comp, \RF|Mux95~17 , RF|Mux95~17, dual_issue_processor, 1
instance = comp, \RF|Mux95~18 , RF|Mux95~18, dual_issue_processor, 1
instance = comp, \RF|Mux95~14 , RF|Mux95~14, dual_issue_processor, 1
instance = comp, \RF|Mux95~15 , RF|Mux95~15, dual_issue_processor, 1
instance = comp, \RF|Mux95~12 , RF|Mux95~12, dual_issue_processor, 1
instance = comp, \RF|Mux95~13 , RF|Mux95~13, dual_issue_processor, 1
instance = comp, \RF|Mux95~16 , RF|Mux95~16, dual_issue_processor, 1
instance = comp, \RF|Mux95~19 , RF|Mux95~19, dual_issue_processor, 1
instance = comp, \RF|Mux95~7 , RF|Mux95~7, dual_issue_processor, 1
instance = comp, \RF|Mux95~8 , RF|Mux95~8, dual_issue_processor, 1
instance = comp, \RF|Mux95~4 , RF|Mux95~4, dual_issue_processor, 1
instance = comp, \RF|Mux95~5 , RF|Mux95~5, dual_issue_processor, 1
instance = comp, \RF|Mux95~2 , RF|Mux95~2, dual_issue_processor, 1
instance = comp, \RF|Mux95~3 , RF|Mux95~3, dual_issue_processor, 1
instance = comp, \RF|Mux95~6 , RF|Mux95~6, dual_issue_processor, 1
instance = comp, \RF|Mux95~0 , RF|Mux95~0, dual_issue_processor, 1
instance = comp, \RF|Mux95~1 , RF|Mux95~1, dual_issue_processor, 1
instance = comp, \RF|Mux95~9 , RF|Mux95~9, dual_issue_processor, 1
instance = comp, \next_addr[0]~23 , next_addr[0]~23, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~7 , ID_EX_INST2_PIPE|readData1_EX_inst2~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[0] , ID_EX_INST2_PIPE|readData1_EX_inst2[0], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux31~0 , Forward_A_inst2|Mux31~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux31~1 , Forward_A_inst2|Mux31~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux31~2 , Forward_A_inst2|Mux31~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[0]~57 , Final_Alu_inst2_B_Src|out[0]~57, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[0]~58 , Final_Alu_inst2_B_Src|out[0]~58, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~0 , ALU_2|Add1~0, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~2 , ALU_2|Add1~2, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~4 , ALU_2|Add1~4, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~6 , ALU_2|Add1~6, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~8 , ALU_2|Add1~8, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~10 , ALU_2|Add1~10, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~12 , ALU_2|Add1~12, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~14 , ALU_2|Add1~14, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~16 , ALU_2|Add1~16, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~18 , ALU_2|Add1~18, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~20 , ALU_2|Add1~20, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~22 , ALU_2|Add1~22, dual_issue_processor, 1
instance = comp, \ALU_2|Mux20~4 , ALU_2|Mux20~4, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~0 , ALU_2|Add0~0, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~2 , ALU_2|Add0~2, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~4 , ALU_2|Add0~4, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~6 , ALU_2|Add0~6, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~8 , ALU_2|Add0~8, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~10 , ALU_2|Add0~10, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~12 , ALU_2|Add0~12, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~14 , ALU_2|Add0~14, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~16 , ALU_2|Add0~16, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~18 , ALU_2|Add0~18, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~20 , ALU_2|Add0~20, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~22 , ALU_2|Add0~22, dual_issue_processor, 1
instance = comp, \ALU_2|Mux20~5 , ALU_2|Mux20~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux20~2 , ALU_2|Mux20~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~16 , ALU_2|ShiftLeft0~16, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~12 , ALU_2|ShiftLeft0~12, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~17 , ALU_2|ShiftLeft0~17, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~45 , ALU_2|ShiftLeft0~45, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~37 , ALU_2|ShiftLeft0~37, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~46 , ALU_2|ShiftLeft0~46, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~47 , ALU_2|ShiftLeft0~47, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[6]~60 , Final_Alu_inst2_B_Src|out[6]~60, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~36 , ALU_2|ShiftLeft0~36, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~22 , ALU_2|ShiftLeft0~22, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~48 , ALU_2|ShiftLeft0~48, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~49 , ALU_2|ShiftLeft0~49, dual_issue_processor, 1
instance = comp, \ALU_2|Mux20~3 , ALU_2|Mux20~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux20~6 , ALU_2|Mux20~6, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~111_RESYN2030 , ALU_2|ShiftRight0~111_RESYN2030, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~111_RESYN2032 , ALU_2|ShiftRight0~111_RESYN2032, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~75 , ALU_2|ShiftRight0~75, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~110 , ALU_2|ShiftRight0~110, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~111 , ALU_2|ShiftRight0~111, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~113 , ALU_2|ShiftRight0~113, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux7~2 , Forward_B_inst2|Mux7~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~79 , ALU_2|ShiftRight0~79, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~112 , ALU_2|ShiftRight0~112, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~114 , ALU_2|ShiftRight0~114, dual_issue_processor, 1
instance = comp, \ALU_2|Mux20~7 , ALU_2|Mux20~7, dual_issue_processor, 1
instance = comp, \ALU_2|Mux20~9 , ALU_2|Mux20~9, dual_issue_processor, 1
instance = comp, \ALU_2|Mux20~8 , ALU_2|Mux20~8, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[11] , EX_MEM_INST2_PIPE|AluOutMem_inst2[11], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~41 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~41, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[9] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[9], dual_issue_processor, 1
instance = comp, \RF|Mux117~10 , RF|Mux117~10, dual_issue_processor, 1
instance = comp, \RF|Mux117~11 , RF|Mux117~11, dual_issue_processor, 1
instance = comp, \RF|Mux117~17 , RF|Mux117~17, dual_issue_processor, 1
instance = comp, \RF|Mux117~18 , RF|Mux117~18, dual_issue_processor, 1
instance = comp, \RF|Mux117~14 , RF|Mux117~14, dual_issue_processor, 1
instance = comp, \RF|Mux117~15 , RF|Mux117~15, dual_issue_processor, 1
instance = comp, \RF|Mux117~12 , RF|Mux117~12, dual_issue_processor, 1
instance = comp, \RF|Mux117~13 , RF|Mux117~13, dual_issue_processor, 1
instance = comp, \RF|Mux117~16 , RF|Mux117~16, dual_issue_processor, 1
instance = comp, \RF|Mux117~19 , RF|Mux117~19, dual_issue_processor, 1
instance = comp, \RF|Mux117~4 , RF|Mux117~4, dual_issue_processor, 1
instance = comp, \RF|Mux117~5 , RF|Mux117~5, dual_issue_processor, 1
instance = comp, \RF|Mux117~2 , RF|Mux117~2, dual_issue_processor, 1
instance = comp, \RF|Mux117~3 , RF|Mux117~3, dual_issue_processor, 1
instance = comp, \RF|Mux117~6 , RF|Mux117~6, dual_issue_processor, 1
instance = comp, \RF|Mux117~0 , RF|Mux117~0, dual_issue_processor, 1
instance = comp, \RF|Mux117~1 , RF|Mux117~1, dual_issue_processor, 1
instance = comp, \RF|Mux117~7 , RF|Mux117~7, dual_issue_processor, 1
instance = comp, \RF|Mux117~8 , RF|Mux117~8, dual_issue_processor, 1
instance = comp, \RF|Mux117~9 , RF|Mux117~9, dual_issue_processor, 1
instance = comp, \RF|Mux117~20 , RF|Mux117~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[10] , ID_EX_INST2_PIPE|readData2_EX_inst2[10], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux21~0 , Forward_B_inst2|Mux21~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux21~1 , Forward_B_inst2|Mux21~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~42 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~42, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[10] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[10], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~43 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~43, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[11] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[11], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a8 , DM|altsyncram_component|auto_generated|ram_block1a8, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux20~0 , WRITE_BACK_MUX_INST2|Mux20~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[11] , MEM_WB_INST2_PIPE|writeData_inst2_WB[11], dual_issue_processor, 1
instance = comp, \RF|Mux20~7 , RF|Mux20~7, dual_issue_processor, 1
instance = comp, \RF|Mux20~8 , RF|Mux20~8, dual_issue_processor, 1
instance = comp, \RF|Mux20~0 , RF|Mux20~0, dual_issue_processor, 1
instance = comp, \RF|Mux20~1 , RF|Mux20~1, dual_issue_processor, 1
instance = comp, \RF|Mux20~4 , RF|Mux20~4, dual_issue_processor, 1
instance = comp, \RF|Mux20~5 , RF|Mux20~5, dual_issue_processor, 1
instance = comp, \RF|Mux20~2 , RF|Mux20~2, dual_issue_processor, 1
instance = comp, \RF|Mux20~3 , RF|Mux20~3, dual_issue_processor, 1
instance = comp, \RF|Mux20~6 , RF|Mux20~6, dual_issue_processor, 1
instance = comp, \RF|Mux20~9 , RF|Mux20~9, dual_issue_processor, 1
instance = comp, \RF|Mux20~10 , RF|Mux20~10, dual_issue_processor, 1
instance = comp, \RF|Mux20~11 , RF|Mux20~11, dual_issue_processor, 1
instance = comp, \RF|Mux20~17 , RF|Mux20~17, dual_issue_processor, 1
instance = comp, \RF|Mux20~18 , RF|Mux20~18, dual_issue_processor, 1
instance = comp, \RF|Mux20~12 , RF|Mux20~12, dual_issue_processor, 1
instance = comp, \RF|Mux20~13 , RF|Mux20~13, dual_issue_processor, 1
instance = comp, \RF|Mux20~14 , RF|Mux20~14, dual_issue_processor, 1
instance = comp, \RF|Mux20~15 , RF|Mux20~15, dual_issue_processor, 1
instance = comp, \RF|Mux20~16 , RF|Mux20~16, dual_issue_processor, 1
instance = comp, \RF|Mux20~19 , RF|Mux20~19, dual_issue_processor, 1
instance = comp, \RF|Mux20~20 , RF|Mux20~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[11] , ID_EX_INST1_PIPE|readData1_EX_inst1[11], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux20~0 , Forward_A_inst1|Mux20~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux20~1 , Forward_A_inst1|Mux20~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux20~2 , Forward_A_inst1|Mux20~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~8 , ALU_1|Mux20~8, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[10]~42 , Final_Alu_inst1_B_Src|out[10]~42, dual_issue_processor, 1
instance = comp, \RF|Mux21~10 , RF|Mux21~10, dual_issue_processor, 1
instance = comp, \RF|Mux21~11 , RF|Mux21~11, dual_issue_processor, 1
instance = comp, \RF|Mux21~17 , RF|Mux21~17, dual_issue_processor, 1
instance = comp, \RF|Mux21~18 , RF|Mux21~18, dual_issue_processor, 1
instance = comp, \RF|Mux21~14 , RF|Mux21~14, dual_issue_processor, 1
instance = comp, \RF|Mux21~15 , RF|Mux21~15, dual_issue_processor, 1
instance = comp, \RF|Mux21~12 , RF|Mux21~12, dual_issue_processor, 1
instance = comp, \RF|Mux21~13 , RF|Mux21~13, dual_issue_processor, 1
instance = comp, \RF|Mux21~16 , RF|Mux21~16, dual_issue_processor, 1
instance = comp, \RF|Mux21~19 , RF|Mux21~19, dual_issue_processor, 1
instance = comp, \RF|Mux21~0 , RF|Mux21~0, dual_issue_processor, 1
instance = comp, \RF|Mux21~1 , RF|Mux21~1, dual_issue_processor, 1
instance = comp, \RF|Mux21~7 , RF|Mux21~7, dual_issue_processor, 1
instance = comp, \RF|Mux21~8 , RF|Mux21~8, dual_issue_processor, 1
instance = comp, \RF|Mux21~2 , RF|Mux21~2, dual_issue_processor, 1
instance = comp, \RF|Mux21~3 , RF|Mux21~3, dual_issue_processor, 1
instance = comp, \RF|Mux21~4 , RF|Mux21~4, dual_issue_processor, 1
instance = comp, \RF|Mux21~5 , RF|Mux21~5, dual_issue_processor, 1
instance = comp, \RF|Mux21~6 , RF|Mux21~6, dual_issue_processor, 1
instance = comp, \RF|Mux21~9 , RF|Mux21~9, dual_issue_processor, 1
instance = comp, \RF|Mux21~20 , RF|Mux21~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[10] , ID_EX_INST1_PIPE|readData1_EX_inst1[10], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux21~0 , Forward_A_inst1|Mux21~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux21~1 , Forward_A_inst1|Mux21~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux21~2 , Forward_A_inst1|Mux21~2, dual_issue_processor, 1
instance = comp, \RF|Mux22~10 , RF|Mux22~10, dual_issue_processor, 1
instance = comp, \RF|Mux22~11 , RF|Mux22~11, dual_issue_processor, 1
instance = comp, \RF|Mux22~17 , RF|Mux22~17, dual_issue_processor, 1
instance = comp, \RF|Mux22~18 , RF|Mux22~18, dual_issue_processor, 1
instance = comp, \RF|Mux22~12 , RF|Mux22~12, dual_issue_processor, 1
instance = comp, \RF|Mux22~13 , RF|Mux22~13, dual_issue_processor, 1
instance = comp, \RF|Mux22~14 , RF|Mux22~14, dual_issue_processor, 1
instance = comp, \RF|Mux22~15 , RF|Mux22~15, dual_issue_processor, 1
instance = comp, \RF|Mux22~16 , RF|Mux22~16, dual_issue_processor, 1
instance = comp, \RF|Mux22~19 , RF|Mux22~19, dual_issue_processor, 1
instance = comp, \RF|Mux22~0 , RF|Mux22~0, dual_issue_processor, 1
instance = comp, \RF|Mux22~1 , RF|Mux22~1, dual_issue_processor, 1
instance = comp, \RF|Mux22~7 , RF|Mux22~7, dual_issue_processor, 1
instance = comp, \RF|Mux22~8 , RF|Mux22~8, dual_issue_processor, 1
instance = comp, \RF|Mux22~4 , RF|Mux22~4, dual_issue_processor, 1
instance = comp, \RF|Mux22~5 , RF|Mux22~5, dual_issue_processor, 1
instance = comp, \RF|Mux22~2 , RF|Mux22~2, dual_issue_processor, 1
instance = comp, \RF|Mux22~3 , RF|Mux22~3, dual_issue_processor, 1
instance = comp, \RF|Mux22~6 , RF|Mux22~6, dual_issue_processor, 1
instance = comp, \RF|Mux22~9 , RF|Mux22~9, dual_issue_processor, 1
instance = comp, \RF|Mux22~20 , RF|Mux22~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[9] , ID_EX_INST1_PIPE|readData1_EX_inst1[9], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux22~0 , Forward_A_inst1|Mux22~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux22~1 , Forward_A_inst1|Mux22~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux22~2 , Forward_A_inst1|Mux22~2, dual_issue_processor, 1
instance = comp, \RF|Mux24~17 , RF|Mux24~17, dual_issue_processor, 1
instance = comp, \RF|Mux24~18 , RF|Mux24~18, dual_issue_processor, 1
instance = comp, \RF|Mux24~10 , RF|Mux24~10, dual_issue_processor, 1
instance = comp, \RF|Mux24~11 , RF|Mux24~11, dual_issue_processor, 1
instance = comp, \RF|Mux24~14 , RF|Mux24~14, dual_issue_processor, 1
instance = comp, \RF|Mux24~15 , RF|Mux24~15, dual_issue_processor, 1
instance = comp, \RF|Mux24~12 , RF|Mux24~12, dual_issue_processor, 1
instance = comp, \RF|Mux24~13 , RF|Mux24~13, dual_issue_processor, 1
instance = comp, \RF|Mux24~16 , RF|Mux24~16, dual_issue_processor, 1
instance = comp, \RF|Mux24~19 , RF|Mux24~19, dual_issue_processor, 1
instance = comp, \RF|Mux24~7 , RF|Mux24~7, dual_issue_processor, 1
instance = comp, \RF|Mux24~8 , RF|Mux24~8, dual_issue_processor, 1
instance = comp, \RF|Mux24~0 , RF|Mux24~0, dual_issue_processor, 1
instance = comp, \RF|Mux24~1 , RF|Mux24~1, dual_issue_processor, 1
instance = comp, \RF|Mux24~4 , RF|Mux24~4, dual_issue_processor, 1
instance = comp, \RF|Mux24~5 , RF|Mux24~5, dual_issue_processor, 1
instance = comp, \RF|Mux24~2 , RF|Mux24~2, dual_issue_processor, 1
instance = comp, \RF|Mux24~3 , RF|Mux24~3, dual_issue_processor, 1
instance = comp, \RF|Mux24~6 , RF|Mux24~6, dual_issue_processor, 1
instance = comp, \RF|Mux24~9 , RF|Mux24~9, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~0 , ID_EX_INST1_PIPE|readData1_EX_inst1~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[7] , ID_EX_INST1_PIPE|readData1_EX_inst1[7], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux24~0 , Forward_A_inst1|Mux24~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux24~1 , Forward_A_inst1|Mux24~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux24~2 , Forward_A_inst1|Mux24~2, dual_issue_processor, 1
instance = comp, \RF|Mux25~7 , RF|Mux25~7, dual_issue_processor, 1
instance = comp, \RF|Mux25~8 , RF|Mux25~8, dual_issue_processor, 1
instance = comp, \RF|Mux25~0 , RF|Mux25~0, dual_issue_processor, 1
instance = comp, \RF|Mux25~1 , RF|Mux25~1, dual_issue_processor, 1
instance = comp, \RF|Mux25~4 , RF|Mux25~4, dual_issue_processor, 1
instance = comp, \RF|Mux25~5 , RF|Mux25~5, dual_issue_processor, 1
instance = comp, \RF|Mux25~2 , RF|Mux25~2, dual_issue_processor, 1
instance = comp, \RF|Mux25~3 , RF|Mux25~3, dual_issue_processor, 1
instance = comp, \RF|Mux25~6 , RF|Mux25~6, dual_issue_processor, 1
instance = comp, \RF|Mux25~9 , RF|Mux25~9, dual_issue_processor, 1
instance = comp, \RF|Mux25~17 , RF|Mux25~17, dual_issue_processor, 1
instance = comp, \RF|Mux25~18 , RF|Mux25~18, dual_issue_processor, 1
instance = comp, \RF|Mux25~10 , RF|Mux25~10, dual_issue_processor, 1
instance = comp, \RF|Mux25~11 , RF|Mux25~11, dual_issue_processor, 1
instance = comp, \RF|Mux25~14 , RF|Mux25~14, dual_issue_processor, 1
instance = comp, \RF|Mux25~15 , RF|Mux25~15, dual_issue_processor, 1
instance = comp, \RF|Mux25~12 , RF|Mux25~12, dual_issue_processor, 1
instance = comp, \RF|Mux25~13 , RF|Mux25~13, dual_issue_processor, 1
instance = comp, \RF|Mux25~16 , RF|Mux25~16, dual_issue_processor, 1
instance = comp, \RF|Mux25~19 , RF|Mux25~19, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~1 , ID_EX_INST1_PIPE|readData1_EX_inst1~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[6] , ID_EX_INST1_PIPE|readData1_EX_inst1[6], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux25~0 , Forward_A_inst1|Mux25~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux25~1 , Forward_A_inst1|Mux25~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux25~2 , Forward_A_inst1|Mux25~2, dual_issue_processor, 1
instance = comp, \RF|Mux26~0 , RF|Mux26~0, dual_issue_processor, 1
instance = comp, \RF|Mux26~1 , RF|Mux26~1, dual_issue_processor, 1
instance = comp, \RF|Mux26~4 , RF|Mux26~4, dual_issue_processor, 1
instance = comp, \RF|Mux26~5 , RF|Mux26~5, dual_issue_processor, 1
instance = comp, \RF|Mux26~2 , RF|Mux26~2, dual_issue_processor, 1
instance = comp, \RF|Mux26~3 , RF|Mux26~3, dual_issue_processor, 1
instance = comp, \RF|Mux26~6 , RF|Mux26~6, dual_issue_processor, 1
instance = comp, \RF|Mux26~7 , RF|Mux26~7, dual_issue_processor, 1
instance = comp, \RF|Mux26~8 , RF|Mux26~8, dual_issue_processor, 1
instance = comp, \RF|Mux26~9 , RF|Mux26~9, dual_issue_processor, 1
instance = comp, \RF|Mux26~17 , RF|Mux26~17, dual_issue_processor, 1
instance = comp, \RF|Mux26~18 , RF|Mux26~18, dual_issue_processor, 1
instance = comp, \RF|Mux26~10 , RF|Mux26~10, dual_issue_processor, 1
instance = comp, \RF|Mux26~11 , RF|Mux26~11, dual_issue_processor, 1
instance = comp, \RF|Mux26~14 , RF|Mux26~14, dual_issue_processor, 1
instance = comp, \RF|Mux26~15 , RF|Mux26~15, dual_issue_processor, 1
instance = comp, \RF|Mux26~12 , RF|Mux26~12, dual_issue_processor, 1
instance = comp, \RF|Mux26~13 , RF|Mux26~13, dual_issue_processor, 1
instance = comp, \RF|Mux26~16 , RF|Mux26~16, dual_issue_processor, 1
instance = comp, \RF|Mux26~19 , RF|Mux26~19, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~2 , ID_EX_INST1_PIPE|readData1_EX_inst1~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[5] , ID_EX_INST1_PIPE|readData1_EX_inst1[5], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux26~0 , Forward_A_inst1|Mux26~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux26~1 , Forward_A_inst1|Mux26~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux26~2 , Forward_A_inst1|Mux26~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~12 , ID_EX_INST1_PIPE|Imm_EX_inst1~12, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[5] , ID_EX_INST1_PIPE|Imm_EX_inst1[5], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[5]~32 , Final_Alu_inst1_B_Src|out[5]~32, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[5]~33 , Final_Alu_inst1_B_Src|out[5]~33, dual_issue_processor, 1
instance = comp, \RF|Mux27~7 , RF|Mux27~7, dual_issue_processor, 1
instance = comp, \RF|Mux27~8 , RF|Mux27~8, dual_issue_processor, 1
instance = comp, \RF|Mux27~0 , RF|Mux27~0, dual_issue_processor, 1
instance = comp, \RF|Mux27~1 , RF|Mux27~1, dual_issue_processor, 1
instance = comp, \RF|Mux27~4 , RF|Mux27~4, dual_issue_processor, 1
instance = comp, \RF|Mux27~5 , RF|Mux27~5, dual_issue_processor, 1
instance = comp, \RF|Mux27~2 , RF|Mux27~2, dual_issue_processor, 1
instance = comp, \RF|Mux27~3 , RF|Mux27~3, dual_issue_processor, 1
instance = comp, \RF|Mux27~6 , RF|Mux27~6, dual_issue_processor, 1
instance = comp, \RF|Mux27~9 , RF|Mux27~9, dual_issue_processor, 1
instance = comp, \RF|Mux27~17 , RF|Mux27~17, dual_issue_processor, 1
instance = comp, \RF|Mux27~18 , RF|Mux27~18, dual_issue_processor, 1
instance = comp, \RF|Mux27~10 , RF|Mux27~10, dual_issue_processor, 1
instance = comp, \RF|Mux27~11 , RF|Mux27~11, dual_issue_processor, 1
instance = comp, \RF|Mux27~14 , RF|Mux27~14, dual_issue_processor, 1
instance = comp, \RF|Mux27~15 , RF|Mux27~15, dual_issue_processor, 1
instance = comp, \RF|Mux27~12 , RF|Mux27~12, dual_issue_processor, 1
instance = comp, \RF|Mux27~13 , RF|Mux27~13, dual_issue_processor, 1
instance = comp, \RF|Mux27~16 , RF|Mux27~16, dual_issue_processor, 1
instance = comp, \RF|Mux27~19 , RF|Mux27~19, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~3 , ID_EX_INST1_PIPE|readData1_EX_inst1~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[4] , ID_EX_INST1_PIPE|readData1_EX_inst1[4], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux27~0 , Forward_A_inst1|Mux27~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux27~1 , Forward_A_inst1|Mux27~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux27~2 , Forward_A_inst1|Mux27~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~11 , ID_EX_INST1_PIPE|Imm_EX_inst1~11, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[4] , ID_EX_INST1_PIPE|Imm_EX_inst1[4], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[4]~30 , Final_Alu_inst1_B_Src|out[4]~30, dual_issue_processor, 1
instance = comp, \RF|Mux59~2 , RF|Mux59~2, dual_issue_processor, 1
instance = comp, \RF|Mux59~3 , RF|Mux59~3, dual_issue_processor, 1
instance = comp, \RF|Mux59~4 , RF|Mux59~4, dual_issue_processor, 1
instance = comp, \RF|Mux59~5 , RF|Mux59~5, dual_issue_processor, 1
instance = comp, \RF|Mux59~6 , RF|Mux59~6, dual_issue_processor, 1
instance = comp, \RF|Mux59~7 , RF|Mux59~7, dual_issue_processor, 1
instance = comp, \RF|Mux59~8 , RF|Mux59~8, dual_issue_processor, 1
instance = comp, \RF|Mux59~0 , RF|Mux59~0, dual_issue_processor, 1
instance = comp, \RF|Mux59~1 , RF|Mux59~1, dual_issue_processor, 1
instance = comp, \RF|Mux59~9 , RF|Mux59~9, dual_issue_processor, 1
instance = comp, \RF|Mux59~14 , RF|Mux59~14, dual_issue_processor, 1
instance = comp, \RF|Mux59~15 , RF|Mux59~15, dual_issue_processor, 1
instance = comp, \RF|Mux59~12 , RF|Mux59~12, dual_issue_processor, 1
instance = comp, \RF|Mux59~13 , RF|Mux59~13, dual_issue_processor, 1
instance = comp, \RF|Mux59~16 , RF|Mux59~16, dual_issue_processor, 1
instance = comp, \RF|Mux59~17 , RF|Mux59~17, dual_issue_processor, 1
instance = comp, \RF|Mux59~18 , RF|Mux59~18, dual_issue_processor, 1
instance = comp, \RF|Mux59~10 , RF|Mux59~10, dual_issue_processor, 1
instance = comp, \RF|Mux59~11 , RF|Mux59~11, dual_issue_processor, 1
instance = comp, \RF|Mux59~19 , RF|Mux59~19, dual_issue_processor, 1
instance = comp, \RF|Mux59~20 , RF|Mux59~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[4] , ID_EX_INST1_PIPE|readData2_EX_inst1[4], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux27~0 , Forward_B_inst1|Mux27~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux27~1 , Forward_B_inst1|Mux27~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[4]~31 , Final_Alu_inst1_B_Src|out[4]~31, dual_issue_processor, 1
instance = comp, \RF|Mux28~10 , RF|Mux28~10, dual_issue_processor, 1
instance = comp, \RF|Mux28~11 , RF|Mux28~11, dual_issue_processor, 1
instance = comp, \RF|Mux28~17 , RF|Mux28~17, dual_issue_processor, 1
instance = comp, \RF|Mux28~18 , RF|Mux28~18, dual_issue_processor, 1
instance = comp, \RF|Mux28~12 , RF|Mux28~12, dual_issue_processor, 1
instance = comp, \RF|Mux28~13 , RF|Mux28~13, dual_issue_processor, 1
instance = comp, \RF|Mux28~14 , RF|Mux28~14, dual_issue_processor, 1
instance = comp, \RF|Mux28~15 , RF|Mux28~15, dual_issue_processor, 1
instance = comp, \RF|Mux28~16 , RF|Mux28~16, dual_issue_processor, 1
instance = comp, \RF|Mux28~19 , RF|Mux28~19, dual_issue_processor, 1
instance = comp, \RF|Mux28~2 , RF|Mux28~2, dual_issue_processor, 1
instance = comp, \RF|Mux28~3 , RF|Mux28~3, dual_issue_processor, 1
instance = comp, \RF|Mux28~4 , RF|Mux28~4, dual_issue_processor, 1
instance = comp, \RF|Mux28~5 , RF|Mux28~5, dual_issue_processor, 1
instance = comp, \RF|Mux28~6 , RF|Mux28~6, dual_issue_processor, 1
instance = comp, \RF|Mux28~7 , RF|Mux28~7, dual_issue_processor, 1
instance = comp, \RF|Mux28~8 , RF|Mux28~8, dual_issue_processor, 1
instance = comp, \RF|Mux28~0 , RF|Mux28~0, dual_issue_processor, 1
instance = comp, \RF|Mux28~1 , RF|Mux28~1, dual_issue_processor, 1
instance = comp, \RF|Mux28~9 , RF|Mux28~9, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~4 , ID_EX_INST1_PIPE|readData1_EX_inst1~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[3] , ID_EX_INST1_PIPE|readData1_EX_inst1[3], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux28~0 , Forward_A_inst1|Mux28~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux28~1 , Forward_A_inst1|Mux28~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux28~2 , Forward_A_inst1|Mux28~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~9 , ID_EX_INST1_PIPE|Imm_EX_inst1~9, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[3] , ID_EX_INST1_PIPE|Imm_EX_inst1[3], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[3]~28 , Final_Alu_inst1_B_Src|out[3]~28, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[3]~29 , Final_Alu_inst1_B_Src|out[3]~29, dual_issue_processor, 1
instance = comp, \RF|Mux29~7 , RF|Mux29~7, dual_issue_processor, 1
instance = comp, \RF|Mux29~8 , RF|Mux29~8, dual_issue_processor, 1
instance = comp, \RF|Mux29~0 , RF|Mux29~0, dual_issue_processor, 1
instance = comp, \RF|Mux29~1 , RF|Mux29~1, dual_issue_processor, 1
instance = comp, \RF|Mux29~4 , RF|Mux29~4, dual_issue_processor, 1
instance = comp, \RF|Mux29~5 , RF|Mux29~5, dual_issue_processor, 1
instance = comp, \RF|Mux29~2 , RF|Mux29~2, dual_issue_processor, 1
instance = comp, \RF|Mux29~3 , RF|Mux29~3, dual_issue_processor, 1
instance = comp, \RF|Mux29~6 , RF|Mux29~6, dual_issue_processor, 1
instance = comp, \RF|Mux29~9 , RF|Mux29~9, dual_issue_processor, 1
instance = comp, \RF|Mux29~17 , RF|Mux29~17, dual_issue_processor, 1
instance = comp, \RF|Mux29~18 , RF|Mux29~18, dual_issue_processor, 1
instance = comp, \RF|Mux29~12 , RF|Mux29~12, dual_issue_processor, 1
instance = comp, \RF|Mux29~13 , RF|Mux29~13, dual_issue_processor, 1
instance = comp, \RF|Mux29~14 , RF|Mux29~14, dual_issue_processor, 1
instance = comp, \RF|Mux29~15 , RF|Mux29~15, dual_issue_processor, 1
instance = comp, \RF|Mux29~16 , RF|Mux29~16, dual_issue_processor, 1
instance = comp, \RF|Mux29~10 , RF|Mux29~10, dual_issue_processor, 1
instance = comp, \RF|Mux29~11 , RF|Mux29~11, dual_issue_processor, 1
instance = comp, \RF|Mux29~19 , RF|Mux29~19, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~5 , ID_EX_INST1_PIPE|readData1_EX_inst1~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[2] , ID_EX_INST1_PIPE|readData1_EX_inst1[2], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux29~0 , Forward_A_inst1|Mux29~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux29~1 , Forward_A_inst1|Mux29~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux29~2 , Forward_A_inst1|Mux29~2, dual_issue_processor, 1
instance = comp, \RF|Mux30~0 , RF|Mux30~0, dual_issue_processor, 1
instance = comp, \RF|Mux30~1 , RF|Mux30~1, dual_issue_processor, 1
instance = comp, \RF|Mux30~7 , RF|Mux30~7, dual_issue_processor, 1
instance = comp, \RF|Mux30~8 , RF|Mux30~8, dual_issue_processor, 1
instance = comp, \RF|Mux30~4 , RF|Mux30~4, dual_issue_processor, 1
instance = comp, \RF|Mux30~5 , RF|Mux30~5, dual_issue_processor, 1
instance = comp, \RF|Mux30~2 , RF|Mux30~2, dual_issue_processor, 1
instance = comp, \RF|Mux30~3 , RF|Mux30~3, dual_issue_processor, 1
instance = comp, \RF|Mux30~6 , RF|Mux30~6, dual_issue_processor, 1
instance = comp, \RF|Mux30~9 , RF|Mux30~9, dual_issue_processor, 1
instance = comp, \RF|Mux30~17 , RF|Mux30~17, dual_issue_processor, 1
instance = comp, \RF|Mux30~18 , RF|Mux30~18, dual_issue_processor, 1
instance = comp, \RF|Mux30~10 , RF|Mux30~10, dual_issue_processor, 1
instance = comp, \RF|Mux30~11 , RF|Mux30~11, dual_issue_processor, 1
instance = comp, \RF|Mux30~14 , RF|Mux30~14, dual_issue_processor, 1
instance = comp, \RF|Mux30~15 , RF|Mux30~15, dual_issue_processor, 1
instance = comp, \RF|Mux30~12 , RF|Mux30~12, dual_issue_processor, 1
instance = comp, \RF|Mux30~13 , RF|Mux30~13, dual_issue_processor, 1
instance = comp, \RF|Mux30~16 , RF|Mux30~16, dual_issue_processor, 1
instance = comp, \RF|Mux30~19 , RF|Mux30~19, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~6 , ID_EX_INST1_PIPE|readData1_EX_inst1~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[1] , ID_EX_INST1_PIPE|readData1_EX_inst1[1], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux30~0 , Forward_A_inst1|Mux30~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux30~1 , Forward_A_inst1|Mux30~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux30~2 , Forward_A_inst1|Mux30~2, dual_issue_processor, 1
instance = comp, \RF|Mux31~12 , RF|Mux31~12, dual_issue_processor, 1
instance = comp, \RF|Mux31~13 , RF|Mux31~13, dual_issue_processor, 1
instance = comp, \RF|Mux31~14 , RF|Mux31~14, dual_issue_processor, 1
instance = comp, \RF|Mux31~15 , RF|Mux31~15, dual_issue_processor, 1
instance = comp, \RF|Mux31~16 , RF|Mux31~16, dual_issue_processor, 1
instance = comp, \RF|Mux31~17 , RF|Mux31~17, dual_issue_processor, 1
instance = comp, \RF|Mux31~18 , RF|Mux31~18, dual_issue_processor, 1
instance = comp, \RF|Mux31~10 , RF|Mux31~10, dual_issue_processor, 1
instance = comp, \RF|Mux31~11 , RF|Mux31~11, dual_issue_processor, 1
instance = comp, \RF|Mux31~19 , RF|Mux31~19, dual_issue_processor, 1
instance = comp, \RF|Mux31~7 , RF|Mux31~7, dual_issue_processor, 1
instance = comp, \RF|Mux31~8 , RF|Mux31~8, dual_issue_processor, 1
instance = comp, \RF|Mux31~0 , RF|Mux31~0, dual_issue_processor, 1
instance = comp, \RF|Mux31~1 , RF|Mux31~1, dual_issue_processor, 1
instance = comp, \RF|Mux31~2 , RF|Mux31~2, dual_issue_processor, 1
instance = comp, \RF|Mux31~3 , RF|Mux31~3, dual_issue_processor, 1
instance = comp, \RF|Mux31~4 , RF|Mux31~4, dual_issue_processor, 1
instance = comp, \RF|Mux31~5 , RF|Mux31~5, dual_issue_processor, 1
instance = comp, \RF|Mux31~6 , RF|Mux31~6, dual_issue_processor, 1
instance = comp, \RF|Mux31~9 , RF|Mux31~9, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1~7 , ID_EX_INST1_PIPE|readData1_EX_inst1~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[0] , ID_EX_INST1_PIPE|readData1_EX_inst1[0], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux31~0 , Forward_A_inst1|Mux31~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux31~1 , Forward_A_inst1|Mux31~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux31~2 , Forward_A_inst1|Mux31~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~0 , ALU_1|Add1~0, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~2 , ALU_1|Add1~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~4 , ALU_1|Add1~4, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~6 , ALU_1|Add1~6, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~8 , ALU_1|Add1~8, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~10 , ALU_1|Add1~10, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~12 , ALU_1|Add1~12, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~14 , ALU_1|Add1~14, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~16 , ALU_1|Add1~16, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~18 , ALU_1|Add1~18, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~20 , ALU_1|Add1~20, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~22 , ALU_1|Add1~22, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~0 , ALU_1|Add0~0, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~2 , ALU_1|Add0~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~4 , ALU_1|Add0~4, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~6 , ALU_1|Add0~6, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~8 , ALU_1|Add0~8, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~10 , ALU_1|Add0~10, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~12 , ALU_1|Add0~12, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~14 , ALU_1|Add0~14, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~16 , ALU_1|Add0~16, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~18 , ALU_1|Add0~18, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~20 , ALU_1|Add0~20, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~22 , ALU_1|Add0~22, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~5 , ALU_1|Mux20~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~6 , ALU_1|Mux20~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~7 , ALU_1|Mux20~7, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~65 , ALU_1|ShiftLeft0~65, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~68 , ALU_1|ShiftLeft0~68, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~100 , ALU_1|ShiftLeft0~100, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~15 , ALU_1|ShiftLeft0~15, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~14 , ALU_1|ShiftLeft0~14, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~98 , ALU_1|ShiftLeft0~98, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~99 , ALU_1|ShiftLeft0~99, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~101 , ALU_1|ShiftLeft0~101, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~12 , ALU_1|Mux20~12, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~9 , ALU_1|Mux20~9, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[21] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[21], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[22] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[22], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~54 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~54, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[22] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[22], dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~123 , ALU_1|ShiftLeft0~123, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~11 , ALU_1|ShiftLeft0~11, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~12 , ALU_1|ShiftLeft0~12, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~13 , ALU_1|ShiftLeft0~13, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~25 , ALU_1|ShiftLeft0~25, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~24 , ALU_1|ShiftLeft0~24, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~26 , ALU_1|ShiftLeft0~26, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~44 , ALU_1|ShiftRight0~44, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~55 , ALU_1|ShiftRight0~55, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~72 , ALU_1|ShiftRight0~72, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~73 , ALU_1|ShiftRight0~73, dual_issue_processor, 1
instance = comp, \RF|registers[31][17]~557 , RF|registers[31][17]~557, dual_issue_processor, 1
instance = comp, \RF|registers[31][17] , RF|registers[31][17], dual_issue_processor, 1
instance = comp, \RF|registers[27][17]~554 , RF|registers[27][17]~554, dual_issue_processor, 1
instance = comp, \RF|registers[27][17] , RF|registers[27][17], dual_issue_processor, 1
instance = comp, \RF|registers[23][17]~555 , RF|registers[23][17]~555, dual_issue_processor, 1
instance = comp, \RF|registers[23][17] , RF|registers[23][17], dual_issue_processor, 1
instance = comp, \RF|registers[19][17]~556 , RF|registers[19][17]~556, dual_issue_processor, 1
instance = comp, \RF|registers[19][17] , RF|registers[19][17], dual_issue_processor, 1
instance = comp, \RF|Mux78~7 , RF|Mux78~7, dual_issue_processor, 1
instance = comp, \RF|Mux78~8 , RF|Mux78~8, dual_issue_processor, 1
instance = comp, \RF|registers[26][17]~547 , RF|registers[26][17]~547, dual_issue_processor, 1
instance = comp, \RF|registers[26][17] , RF|registers[26][17], dual_issue_processor, 1
instance = comp, \RF|registers[18][17]~548 , RF|registers[18][17]~548, dual_issue_processor, 1
instance = comp, \RF|registers[18][17] , RF|registers[18][17], dual_issue_processor, 1
instance = comp, \RF|Mux78~2 , RF|Mux78~2, dual_issue_processor, 1
instance = comp, \RF|registers[22][17]~546 , RF|registers[22][17]~546, dual_issue_processor, 1
instance = comp, \RF|registers[22][17] , RF|registers[22][17], dual_issue_processor, 1
instance = comp, \RF|registers[30][17]~549 , RF|registers[30][17]~549, dual_issue_processor, 1
instance = comp, \RF|registers[30][17] , RF|registers[30][17], dual_issue_processor, 1
instance = comp, \RF|Mux78~3 , RF|Mux78~3, dual_issue_processor, 1
instance = comp, \RF|registers[28][17]~553 , RF|registers[28][17]~553, dual_issue_processor, 1
instance = comp, \RF|registers[28][17] , RF|registers[28][17], dual_issue_processor, 1
instance = comp, \RF|registers[16][17]~552 , RF|registers[16][17]~552, dual_issue_processor, 1
instance = comp, \RF|registers[16][17] , RF|registers[16][17], dual_issue_processor, 1
instance = comp, \RF|registers[24][17]~551 , RF|registers[24][17]~551, dual_issue_processor, 1
instance = comp, \RF|registers[24][17] , RF|registers[24][17], dual_issue_processor, 1
instance = comp, \RF|Mux78~4 , RF|Mux78~4, dual_issue_processor, 1
instance = comp, \RF|registers[20][17]~550 , RF|registers[20][17]~550, dual_issue_processor, 1
instance = comp, \RF|registers[20][17] , RF|registers[20][17], dual_issue_processor, 1
instance = comp, \RF|Mux78~5 , RF|Mux78~5, dual_issue_processor, 1
instance = comp, \RF|Mux78~6 , RF|Mux78~6, dual_issue_processor, 1
instance = comp, \RF|registers[29][17]~545 , RF|registers[29][17]~545, dual_issue_processor, 1
instance = comp, \RF|registers[29][17] , RF|registers[29][17], dual_issue_processor, 1
instance = comp, \RF|registers[25][17]~542 , RF|registers[25][17]~542, dual_issue_processor, 1
instance = comp, \RF|registers[25][17] , RF|registers[25][17], dual_issue_processor, 1
instance = comp, \RF|registers[17][17]~544 , RF|registers[17][17]~544, dual_issue_processor, 1
instance = comp, \RF|registers[17][17] , RF|registers[17][17], dual_issue_processor, 1
instance = comp, \RF|registers[21][17]~543 , RF|registers[21][17]~543, dual_issue_processor, 1
instance = comp, \RF|registers[21][17] , RF|registers[21][17], dual_issue_processor, 1
instance = comp, \RF|Mux78~0 , RF|Mux78~0, dual_issue_processor, 1
instance = comp, \RF|Mux78~1 , RF|Mux78~1, dual_issue_processor, 1
instance = comp, \RF|Mux78~9 , RF|Mux78~9, dual_issue_processor, 1
instance = comp, \RF|registers[2][17]~536 , RF|registers[2][17]~536, dual_issue_processor, 1
instance = comp, \RF|registers[2][17] , RF|registers[2][17], dual_issue_processor, 1
instance = comp, \RF|registers[1][17]~535 , RF|registers[1][17]~535, dual_issue_processor, 1
instance = comp, \RF|registers[1][17] , RF|registers[1][17], dual_issue_processor, 1
instance = comp, \RF|registers[3][17]~537 , RF|registers[3][17]~537, dual_issue_processor, 1
instance = comp, \RF|registers[3][17] , RF|registers[3][17], dual_issue_processor, 1
instance = comp, \RF|Mux78~14 , RF|Mux78~14, dual_issue_processor, 1
instance = comp, \RF|Mux78~15 , RF|Mux78~15, dual_issue_processor, 1
instance = comp, \RF|registers[7][17]~534 , RF|registers[7][17]~534, dual_issue_processor, 1
instance = comp, \RF|registers[7][17] , RF|registers[7][17], dual_issue_processor, 1
instance = comp, \RF|registers[6][17]~531 , RF|registers[6][17]~531, dual_issue_processor, 1
instance = comp, \RF|registers[6][17] , RF|registers[6][17], dual_issue_processor, 1
instance = comp, \RF|registers[5][17]~532 , RF|registers[5][17]~532, dual_issue_processor, 1
instance = comp, \RF|registers[5][17] , RF|registers[5][17], dual_issue_processor, 1
instance = comp, \RF|registers[4][17]~533 , RF|registers[4][17]~533, dual_issue_processor, 1
instance = comp, \RF|registers[4][17] , RF|registers[4][17], dual_issue_processor, 1
instance = comp, \RF|Mux78~12 , RF|Mux78~12, dual_issue_processor, 1
instance = comp, \RF|Mux78~13 , RF|Mux78~13, dual_issue_processor, 1
instance = comp, \RF|Mux78~16 , RF|Mux78~16, dual_issue_processor, 1
instance = comp, \RF|registers[9][17]~527 , RF|registers[9][17]~527, dual_issue_processor, 1
instance = comp, \RF|registers[9][17] , RF|registers[9][17], dual_issue_processor, 1
instance = comp, \RF|registers[8][17]~529 , RF|registers[8][17]~529, dual_issue_processor, 1
instance = comp, \RF|registers[8][17] , RF|registers[8][17], dual_issue_processor, 1
instance = comp, \RF|registers[10][17]~528 , RF|registers[10][17]~528, dual_issue_processor, 1
instance = comp, \RF|registers[10][17] , RF|registers[10][17], dual_issue_processor, 1
instance = comp, \RF|Mux78~10 , RF|Mux78~10, dual_issue_processor, 1
instance = comp, \RF|registers[11][17]~530 , RF|registers[11][17]~530, dual_issue_processor, 1
instance = comp, \RF|registers[11][17] , RF|registers[11][17], dual_issue_processor, 1
instance = comp, \RF|Mux78~11 , RF|Mux78~11, dual_issue_processor, 1
instance = comp, \RF|registers[14][17]~538 , RF|registers[14][17]~538, dual_issue_processor, 1
instance = comp, \RF|registers[14][17] , RF|registers[14][17], dual_issue_processor, 1
instance = comp, \RF|registers[12][17]~540 , RF|registers[12][17]~540, dual_issue_processor, 1
instance = comp, \RF|registers[12][17] , RF|registers[12][17], dual_issue_processor, 1
instance = comp, \RF|registers[13][17]~539 , RF|registers[13][17]~539, dual_issue_processor, 1
instance = comp, \RF|registers[13][17] , RF|registers[13][17], dual_issue_processor, 1
instance = comp, \RF|Mux78~17 , RF|Mux78~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][17]~541 , RF|registers[15][17]~541, dual_issue_processor, 1
instance = comp, \RF|registers[15][17] , RF|registers[15][17], dual_issue_processor, 1
instance = comp, \RF|Mux78~18 , RF|Mux78~18, dual_issue_processor, 1
instance = comp, \RF|Mux78~19 , RF|Mux78~19, dual_issue_processor, 1
instance = comp, \RF|Mux78~20 , RF|Mux78~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[17] , ID_EX_INST2_PIPE|readData1_EX_inst2[17], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux14~0 , Forward_A_inst2|Mux14~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux14~1 , Forward_A_inst2|Mux14~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux14~2 , Forward_A_inst2|Mux14~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[17]~25 , Final_Alu_inst2_B_Src|out[17]~25, dual_issue_processor, 1
instance = comp, \ALU_2|Mux14~3 , ALU_2|Mux14~3, dual_issue_processor, 1
instance = comp, \RF|Mux79~14 , RF|Mux79~14, dual_issue_processor, 1
instance = comp, \RF|Mux79~15 , RF|Mux79~15, dual_issue_processor, 1
instance = comp, \RF|Mux79~12 , RF|Mux79~12, dual_issue_processor, 1
instance = comp, \RF|Mux79~13 , RF|Mux79~13, dual_issue_processor, 1
instance = comp, \RF|Mux79~16 , RF|Mux79~16, dual_issue_processor, 1
instance = comp, \RF|Mux79~17 , RF|Mux79~17, dual_issue_processor, 1
instance = comp, \RF|Mux79~18 , RF|Mux79~18, dual_issue_processor, 1
instance = comp, \RF|Mux79~10 , RF|Mux79~10, dual_issue_processor, 1
instance = comp, \RF|Mux79~11 , RF|Mux79~11, dual_issue_processor, 1
instance = comp, \RF|Mux79~19 , RF|Mux79~19, dual_issue_processor, 1
instance = comp, \RF|Mux79~7 , RF|Mux79~7, dual_issue_processor, 1
instance = comp, \RF|Mux79~8 , RF|Mux79~8, dual_issue_processor, 1
instance = comp, \RF|Mux79~0 , RF|Mux79~0, dual_issue_processor, 1
instance = comp, \RF|Mux79~1 , RF|Mux79~1, dual_issue_processor, 1
instance = comp, \RF|Mux79~2 , RF|Mux79~2, dual_issue_processor, 1
instance = comp, \RF|Mux79~3 , RF|Mux79~3, dual_issue_processor, 1
instance = comp, \RF|Mux79~4 , RF|Mux79~4, dual_issue_processor, 1
instance = comp, \RF|Mux79~5 , RF|Mux79~5, dual_issue_processor, 1
instance = comp, \RF|Mux79~6 , RF|Mux79~6, dual_issue_processor, 1
instance = comp, \RF|Mux79~9 , RF|Mux79~9, dual_issue_processor, 1
instance = comp, \RF|Mux79~20 , RF|Mux79~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[16] , ID_EX_INST2_PIPE|readData1_EX_inst2[16], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux15~0 , Forward_A_inst2|Mux15~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux15~1 , Forward_A_inst2|Mux15~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux15~2 , Forward_A_inst2|Mux15~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~147 , ALU_2|ShiftRight0~147, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~122 , ALU_2|ShiftRight0~122, dual_issue_processor, 1
instance = comp, \ALU_2|Mux18~9 , ALU_2|Mux18~9, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[12]~33 , Final_Alu_inst2_B_Src|out[12]~33, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[12]~34 , Final_Alu_inst2_B_Src|out[12]~34, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~53 , ALU_1|ShiftRight0~53, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~10 , ALU_1|Mux18~10, dual_issue_processor, 1
instance = comp, \RF|registers[23][14]~461 , RF|registers[23][14]~461, dual_issue_processor, 1
instance = comp, \RF|registers[23][14] , RF|registers[23][14], dual_issue_processor, 1
instance = comp, \RF|registers[31][14]~464 , RF|registers[31][14]~464, dual_issue_processor, 1
instance = comp, \RF|registers[31][14] , RF|registers[31][14], dual_issue_processor, 1
instance = comp, \RF|registers[27][14]~462 , RF|registers[27][14]~462, dual_issue_processor, 1
instance = comp, \RF|registers[27][14] , RF|registers[27][14], dual_issue_processor, 1
instance = comp, \RF|registers[19][14]~463 , RF|registers[19][14]~463, dual_issue_processor, 1
instance = comp, \RF|registers[19][14] , RF|registers[19][14], dual_issue_processor, 1
instance = comp, \RF|Mux49~7 , RF|Mux49~7, dual_issue_processor, 1
instance = comp, \RF|Mux49~8 , RF|Mux49~8, dual_issue_processor, 1
instance = comp, \RF|registers[26][14]~453 , RF|registers[26][14]~453, dual_issue_processor, 1
instance = comp, \RF|registers[26][14] , RF|registers[26][14], dual_issue_processor, 1
instance = comp, \RF|registers[30][14]~456 , RF|registers[30][14]~456, dual_issue_processor, 1
instance = comp, \RF|registers[30][14] , RF|registers[30][14], dual_issue_processor, 1
instance = comp, \RF|registers[18][14]~455 , RF|registers[18][14]~455, dual_issue_processor, 1
instance = comp, \RF|registers[18][14] , RF|registers[18][14], dual_issue_processor, 1
instance = comp, \RF|registers[22][14]~454 , RF|registers[22][14]~454, dual_issue_processor, 1
instance = comp, \RF|registers[22][14] , RF|registers[22][14], dual_issue_processor, 1
instance = comp, \RF|Mux49~2 , RF|Mux49~2, dual_issue_processor, 1
instance = comp, \RF|Mux49~3 , RF|Mux49~3, dual_issue_processor, 1
instance = comp, \RF|registers[24][14]~457 , RF|registers[24][14]~457, dual_issue_processor, 1
instance = comp, \RF|registers[24][14] , RF|registers[24][14], dual_issue_processor, 1
instance = comp, \RF|registers[28][14]~460 , RF|registers[28][14]~460, dual_issue_processor, 1
instance = comp, \RF|registers[28][14] , RF|registers[28][14], dual_issue_processor, 1
instance = comp, \RF|registers[16][14]~459 , RF|registers[16][14]~459, dual_issue_processor, 1
instance = comp, \RF|registers[16][14] , RF|registers[16][14], dual_issue_processor, 1
instance = comp, \RF|registers[20][14]~458 , RF|registers[20][14]~458, dual_issue_processor, 1
instance = comp, \RF|registers[20][14] , RF|registers[20][14], dual_issue_processor, 1
instance = comp, \RF|Mux49~4 , RF|Mux49~4, dual_issue_processor, 1
instance = comp, \RF|Mux49~5 , RF|Mux49~5, dual_issue_processor, 1
instance = comp, \RF|Mux49~6 , RF|Mux49~6, dual_issue_processor, 1
instance = comp, \RF|registers[21][14]~449 , RF|registers[21][14]~449, dual_issue_processor, 1
instance = comp, \RF|registers[21][14] , RF|registers[21][14], dual_issue_processor, 1
instance = comp, \RF|registers[29][14]~452 , RF|registers[29][14]~452, dual_issue_processor, 1
instance = comp, \RF|registers[29][14] , RF|registers[29][14], dual_issue_processor, 1
instance = comp, \RF|registers[17][14]~451 , RF|registers[17][14]~451, dual_issue_processor, 1
instance = comp, \RF|registers[17][14] , RF|registers[17][14], dual_issue_processor, 1
instance = comp, \RF|registers[25][14]~450 , RF|registers[25][14]~450, dual_issue_processor, 1
instance = comp, \RF|registers[25][14] , RF|registers[25][14], dual_issue_processor, 1
instance = comp, \RF|Mux49~0 , RF|Mux49~0, dual_issue_processor, 1
instance = comp, \RF|Mux49~1 , RF|Mux49~1, dual_issue_processor, 1
instance = comp, \RF|Mux49~9 , RF|Mux49~9, dual_issue_processor, 1
instance = comp, \RF|registers[15][14]~448 , RF|registers[15][14]~448, dual_issue_processor, 1
instance = comp, \RF|registers[15][14] , RF|registers[15][14], dual_issue_processor, 1
instance = comp, \RF|registers[12][14]~447 , RF|registers[12][14]~447, dual_issue_processor, 1
instance = comp, \RF|registers[12][14] , RF|registers[12][14], dual_issue_processor, 1
instance = comp, \RF|registers[13][14]~446 , RF|registers[13][14]~446, dual_issue_processor, 1
instance = comp, \RF|registers[13][14] , RF|registers[13][14], dual_issue_processor, 1
instance = comp, \RF|Mux49~17 , RF|Mux49~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][14]~445 , RF|registers[14][14]~445, dual_issue_processor, 1
instance = comp, \RF|registers[14][14] , RF|registers[14][14], dual_issue_processor, 1
instance = comp, \RF|Mux49~18 , RF|Mux49~18, dual_issue_processor, 1
instance = comp, \RF|registers[7][14]~437 , RF|registers[7][14]~437, dual_issue_processor, 1
instance = comp, \RF|registers[7][14] , RF|registers[7][14], dual_issue_processor, 1
instance = comp, \RF|registers[6][14]~434 , RF|registers[6][14]~434, dual_issue_processor, 1
instance = comp, \RF|registers[6][14] , RF|registers[6][14], dual_issue_processor, 1
instance = comp, \RF|registers[4][14]~436 , RF|registers[4][14]~436, dual_issue_processor, 1
instance = comp, \RF|registers[4][14] , RF|registers[4][14], dual_issue_processor, 1
instance = comp, \RF|registers[5][14]~435 , RF|registers[5][14]~435, dual_issue_processor, 1
instance = comp, \RF|registers[5][14] , RF|registers[5][14], dual_issue_processor, 1
instance = comp, \RF|Mux49~10 , RF|Mux49~10, dual_issue_processor, 1
instance = comp, \RF|Mux49~11 , RF|Mux49~11, dual_issue_processor, 1
instance = comp, \RF|registers[2][14]~443 , RF|registers[2][14]~443, dual_issue_processor, 1
instance = comp, \RF|registers[2][14] , RF|registers[2][14], dual_issue_processor, 1
instance = comp, \RF|registers[1][14]~442 , RF|registers[1][14]~442, dual_issue_processor, 1
instance = comp, \RF|registers[1][14] , RF|registers[1][14], dual_issue_processor, 1
instance = comp, \RF|registers[3][14]~444 , RF|registers[3][14]~444, dual_issue_processor, 1
instance = comp, \RF|registers[3][14] , RF|registers[3][14], dual_issue_processor, 1
instance = comp, \RF|Mux49~14 , RF|Mux49~14, dual_issue_processor, 1
instance = comp, \RF|Mux49~15 , RF|Mux49~15, dual_issue_processor, 1
instance = comp, \RF|registers[11][14]~441 , RF|registers[11][14]~441, dual_issue_processor, 1
instance = comp, \RF|registers[11][14] , RF|registers[11][14], dual_issue_processor, 1
instance = comp, \RF|registers[8][14]~440 , RF|registers[8][14]~440, dual_issue_processor, 1
instance = comp, \RF|registers[8][14] , RF|registers[8][14], dual_issue_processor, 1
instance = comp, \RF|registers[10][14]~439 , RF|registers[10][14]~439, dual_issue_processor, 1
instance = comp, \RF|registers[10][14] , RF|registers[10][14], dual_issue_processor, 1
instance = comp, \RF|Mux49~12 , RF|Mux49~12, dual_issue_processor, 1
instance = comp, \RF|registers[9][14]~438 , RF|registers[9][14]~438, dual_issue_processor, 1
instance = comp, \RF|registers[9][14] , RF|registers[9][14], dual_issue_processor, 1
instance = comp, \RF|Mux49~13 , RF|Mux49~13, dual_issue_processor, 1
instance = comp, \RF|Mux49~16 , RF|Mux49~16, dual_issue_processor, 1
instance = comp, \RF|Mux49~19 , RF|Mux49~19, dual_issue_processor, 1
instance = comp, \RF|Mux49~20 , RF|Mux49~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[14] , ID_EX_INST1_PIPE|readData2_EX_inst1[14], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux17~1_RESYN2578 , Forward_B_inst1|Mux17~1_RESYN2578, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~40 , ALU_1|ShiftRight0~40, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~49 , ALU_1|ShiftRight0~49, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~50 , ALU_1|ShiftRight0~50, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~8 , ALU_1|Mux8~8, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~107 , ALU_1|ShiftLeft0~107, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~39 , ALU_1|ShiftLeft0~39, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~38 , ALU_1|ShiftLeft0~38, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~40 , ALU_1|ShiftLeft0~40, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~108 , ALU_1|ShiftLeft0~108, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~50 , ALU_1|ShiftLeft0~50, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~51 , ALU_1|ShiftLeft0~51, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~52 , ALU_1|ShiftLeft0~52, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~61 , ALU_1|ShiftLeft0~61, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~60 , ALU_1|ShiftLeft0~60, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~62 , ALU_1|ShiftLeft0~62, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~110 , ALU_1|ShiftLeft0~110, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[14]~46 , Final_Alu_inst1_B_Src|out[14]~46, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~46 , ALU_1|ShiftLeft0~46, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[12]~44 , Final_Alu_inst1_B_Src|out[12]~44, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~45 , ALU_1|ShiftLeft0~45, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~47 , ALU_1|ShiftLeft0~47, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~54 , ALU_1|ShiftLeft0~54, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~53 , ALU_1|ShiftLeft0~53, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~55 , ALU_1|ShiftLeft0~55, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~109 , ALU_1|ShiftLeft0~109, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~111 , ALU_1|ShiftLeft0~111, dual_issue_processor, 1
instance = comp, \ALU_1|Mux5~3 , ALU_1|Mux5~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~6 , ALU_1|Mux2~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~132 , ALU_1|ShiftRight0~132, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~136 , ALU_1|ShiftRight0~136, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~36 , ALU_1|ShiftRight0~36, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[25] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[25], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[26] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[26], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[27] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[27], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~57 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~57, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[25] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[25], dual_issue_processor, 1
instance = comp, \RF|registers[1][26]~814 , RF|registers[1][26]~814, dual_issue_processor, 1
instance = comp, \RF|registers[1][26] , RF|registers[1][26], dual_issue_processor, 1
instance = comp, \RF|registers[3][26]~816 , RF|registers[3][26]~816, dual_issue_processor, 1
instance = comp, \RF|registers[3][26] , RF|registers[3][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~14 , RF|Mux101~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][26]~815 , RF|registers[2][26]~815, dual_issue_processor, 1
instance = comp, \RF|registers[2][26] , RF|registers[2][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~15 , RF|Mux101~15, dual_issue_processor, 1
instance = comp, \RF|registers[9][26]~810 , RF|registers[9][26]~810, dual_issue_processor, 1
instance = comp, \RF|registers[9][26] , RF|registers[9][26], dual_issue_processor, 1
instance = comp, \RF|registers[10][26]~811 , RF|registers[10][26]~811, dual_issue_processor, 1
instance = comp, \RF|registers[10][26] , RF|registers[10][26], dual_issue_processor, 1
instance = comp, \RF|registers[8][26]~812 , RF|registers[8][26]~812, dual_issue_processor, 1
instance = comp, \RF|registers[8][26] , RF|registers[8][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~12 , RF|Mux101~12, dual_issue_processor, 1
instance = comp, \RF|registers[11][26]~813 , RF|registers[11][26]~813, dual_issue_processor, 1
instance = comp, \RF|registers[11][26] , RF|registers[11][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~13 , RF|Mux101~13, dual_issue_processor, 1
instance = comp, \RF|Mux101~16 , RF|Mux101~16, dual_issue_processor, 1
instance = comp, \RF|registers[14][26]~817 , RF|registers[14][26]~817, dual_issue_processor, 1
instance = comp, \RF|registers[14][26] , RF|registers[14][26], dual_issue_processor, 1
instance = comp, \RF|registers[12][26]~819 , RF|registers[12][26]~819, dual_issue_processor, 1
instance = comp, \RF|registers[12][26] , RF|registers[12][26], dual_issue_processor, 1
instance = comp, \RF|registers[13][26]~818 , RF|registers[13][26]~818, dual_issue_processor, 1
instance = comp, \RF|registers[13][26] , RF|registers[13][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~17 , RF|Mux101~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][26]~820 , RF|registers[15][26]~820, dual_issue_processor, 1
instance = comp, \RF|registers[15][26] , RF|registers[15][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~18 , RF|Mux101~18, dual_issue_processor, 1
instance = comp, \RF|registers[4][26]~808 , RF|registers[4][26]~808, dual_issue_processor, 1
instance = comp, \RF|registers[4][26] , RF|registers[4][26], dual_issue_processor, 1
instance = comp, \RF|registers[5][26]~807 , RF|registers[5][26]~807, dual_issue_processor, 1
instance = comp, \RF|registers[5][26] , RF|registers[5][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~10 , RF|Mux101~10, dual_issue_processor, 1
instance = comp, \RF|registers[6][26]~806 , RF|registers[6][26]~806, dual_issue_processor, 1
instance = comp, \RF|registers[6][26] , RF|registers[6][26], dual_issue_processor, 1
instance = comp, \RF|registers[7][26]~809 , RF|registers[7][26]~809, dual_issue_processor, 1
instance = comp, \RF|registers[7][26] , RF|registers[7][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~11 , RF|Mux101~11, dual_issue_processor, 1
instance = comp, \RF|Mux101~19 , RF|Mux101~19, dual_issue_processor, 1
instance = comp, \RF|registers[29][26]~824 , RF|registers[29][26]~824, dual_issue_processor, 1
instance = comp, \RF|registers[29][26] , RF|registers[29][26], dual_issue_processor, 1
instance = comp, \RF|registers[21][26]~821 , RF|registers[21][26]~821, dual_issue_processor, 1
instance = comp, \RF|registers[21][26] , RF|registers[21][26], dual_issue_processor, 1
instance = comp, \RF|registers[17][26]~823 , RF|registers[17][26]~823, dual_issue_processor, 1
instance = comp, \RF|registers[17][26] , RF|registers[17][26], dual_issue_processor, 1
instance = comp, \RF|registers[25][26]~822 , RF|registers[25][26]~822, dual_issue_processor, 1
instance = comp, \RF|registers[25][26] , RF|registers[25][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~0 , RF|Mux101~0, dual_issue_processor, 1
instance = comp, \RF|Mux101~1 , RF|Mux101~1, dual_issue_processor, 1
instance = comp, \RF|registers[28][26]~832 , RF|registers[28][26]~832, dual_issue_processor, 1
instance = comp, \RF|registers[28][26] , RF|registers[28][26], dual_issue_processor, 1
instance = comp, \RF|registers[24][26]~829 , RF|registers[24][26]~829, dual_issue_processor, 1
instance = comp, \RF|registers[24][26] , RF|registers[24][26], dual_issue_processor, 1
instance = comp, \RF|registers[16][26]~831 , RF|registers[16][26]~831, dual_issue_processor, 1
instance = comp, \RF|registers[16][26] , RF|registers[16][26], dual_issue_processor, 1
instance = comp, \RF|registers[20][26]~830 , RF|registers[20][26]~830, dual_issue_processor, 1
instance = comp, \RF|registers[20][26] , RF|registers[20][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~4 , RF|Mux101~4, dual_issue_processor, 1
instance = comp, \RF|Mux101~5 , RF|Mux101~5, dual_issue_processor, 1
instance = comp, \RF|registers[26][26]~825 , RF|registers[26][26]~825, dual_issue_processor, 1
instance = comp, \RF|registers[26][26] , RF|registers[26][26], dual_issue_processor, 1
instance = comp, \RF|registers[18][26]~827 , RF|registers[18][26]~827, dual_issue_processor, 1
instance = comp, \RF|registers[18][26] , RF|registers[18][26], dual_issue_processor, 1
instance = comp, \RF|registers[22][26]~826 , RF|registers[22][26]~826, dual_issue_processor, 1
instance = comp, \RF|registers[22][26] , RF|registers[22][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~2 , RF|Mux101~2, dual_issue_processor, 1
instance = comp, \RF|Mux101~3 , RF|Mux101~3, dual_issue_processor, 1
instance = comp, \RF|Mux101~6 , RF|Mux101~6, dual_issue_processor, 1
instance = comp, \RF|registers[31][26]~836 , RF|registers[31][26]~836, dual_issue_processor, 1
instance = comp, \RF|registers[31][26] , RF|registers[31][26], dual_issue_processor, 1
instance = comp, \RF|registers[23][26]~833 , RF|registers[23][26]~833, dual_issue_processor, 1
instance = comp, \RF|registers[23][26] , RF|registers[23][26], dual_issue_processor, 1
instance = comp, \RF|registers[19][26]~835 , RF|registers[19][26]~835, dual_issue_processor, 1
instance = comp, \RF|registers[19][26] , RF|registers[19][26], dual_issue_processor, 1
instance = comp, \RF|registers[27][26]~834 , RF|registers[27][26]~834, dual_issue_processor, 1
instance = comp, \RF|registers[27][26] , RF|registers[27][26], dual_issue_processor, 1
instance = comp, \RF|Mux101~7 , RF|Mux101~7, dual_issue_processor, 1
instance = comp, \RF|Mux101~8 , RF|Mux101~8, dual_issue_processor, 1
instance = comp, \RF|Mux101~9 , RF|Mux101~9, dual_issue_processor, 1
instance = comp, \RF|Mux101~20 , RF|Mux101~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[26] , ID_EX_INST2_PIPE|readData2_EX_inst2[26], dual_issue_processor, 1
instance = comp, \RF|Mux69~12 , RF|Mux69~12, dual_issue_processor, 1
instance = comp, \RF|Mux69~13 , RF|Mux69~13, dual_issue_processor, 1
instance = comp, \RF|Mux69~14 , RF|Mux69~14, dual_issue_processor, 1
instance = comp, \RF|Mux69~15 , RF|Mux69~15, dual_issue_processor, 1
instance = comp, \RF|Mux69~16 , RF|Mux69~16, dual_issue_processor, 1
instance = comp, \RF|Mux69~10 , RF|Mux69~10, dual_issue_processor, 1
instance = comp, \RF|Mux69~11 , RF|Mux69~11, dual_issue_processor, 1
instance = comp, \RF|Mux69~17 , RF|Mux69~17, dual_issue_processor, 1
instance = comp, \RF|Mux69~18 , RF|Mux69~18, dual_issue_processor, 1
instance = comp, \RF|Mux69~19 , RF|Mux69~19, dual_issue_processor, 1
instance = comp, \RF|Mux69~2 , RF|Mux69~2, dual_issue_processor, 1
instance = comp, \RF|Mux69~3 , RF|Mux69~3, dual_issue_processor, 1
instance = comp, \RF|Mux69~4 , RF|Mux69~4, dual_issue_processor, 1
instance = comp, \RF|Mux69~5 , RF|Mux69~5, dual_issue_processor, 1
instance = comp, \RF|Mux69~6 , RF|Mux69~6, dual_issue_processor, 1
instance = comp, \RF|Mux69~7 , RF|Mux69~7, dual_issue_processor, 1
instance = comp, \RF|Mux69~8 , RF|Mux69~8, dual_issue_processor, 1
instance = comp, \RF|Mux69~0 , RF|Mux69~0, dual_issue_processor, 1
instance = comp, \RF|Mux69~1 , RF|Mux69~1, dual_issue_processor, 1
instance = comp, \RF|Mux69~9 , RF|Mux69~9, dual_issue_processor, 1
instance = comp, \RF|Mux69~20 , RF|Mux69~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[26] , ID_EX_INST2_PIPE|readData1_EX_inst2[26], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux5~0 , Forward_A_inst2|Mux5~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux5~1 , Forward_A_inst2|Mux5~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux5~2 , Forward_A_inst2|Mux5~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[26]~66 , Final_Alu_inst2_B_Src|out[26]~66, dual_issue_processor, 1
instance = comp, \ALU_2|Mux5~4 , ALU_2|Mux5~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux6~6 , ALU_2|Mux6~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux0~0 , ALU_2|Mux0~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux4~1 , ALU_2|Mux4~1, dual_issue_processor, 1
instance = comp, \RF|registers[31][25]~805 , RF|registers[31][25]~805, dual_issue_processor, 1
instance = comp, \RF|registers[31][25] , RF|registers[31][25], dual_issue_processor, 1
instance = comp, \RF|registers[27][25]~802 , RF|registers[27][25]~802, dual_issue_processor, 1
instance = comp, \RF|registers[27][25] , RF|registers[27][25], dual_issue_processor, 1
instance = comp, \RF|registers[23][25]~803 , RF|registers[23][25]~803, dual_issue_processor, 1
instance = comp, \RF|registers[23][25] , RF|registers[23][25], dual_issue_processor, 1
instance = comp, \RF|registers[19][25]~804 , RF|registers[19][25]~804, dual_issue_processor, 1
instance = comp, \RF|registers[19][25] , RF|registers[19][25], dual_issue_processor, 1
instance = comp, \RF|Mux70~7 , RF|Mux70~7, dual_issue_processor, 1
instance = comp, \RF|Mux70~8 , RF|Mux70~8, dual_issue_processor, 1
instance = comp, \RF|registers[29][25]~793 , RF|registers[29][25]~793, dual_issue_processor, 1
instance = comp, \RF|registers[29][25] , RF|registers[29][25], dual_issue_processor, 1
instance = comp, \RF|registers[25][25]~790 , RF|registers[25][25]~790, dual_issue_processor, 1
instance = comp, \RF|registers[25][25] , RF|registers[25][25], dual_issue_processor, 1
instance = comp, \RF|registers[21][25]~791 , RF|registers[21][25]~791, dual_issue_processor, 1
instance = comp, \RF|registers[21][25] , RF|registers[21][25], dual_issue_processor, 1
instance = comp, \RF|Mux70~0 , RF|Mux70~0, dual_issue_processor, 1
instance = comp, \RF|Mux70~1 , RF|Mux70~1, dual_issue_processor, 1
instance = comp, \RF|registers[30][25]~797 , RF|registers[30][25]~797, dual_issue_processor, 1
instance = comp, \RF|registers[30][25] , RF|registers[30][25], dual_issue_processor, 1
instance = comp, \RF|registers[26][25]~795 , RF|registers[26][25]~795, dual_issue_processor, 1
instance = comp, \RF|registers[26][25] , RF|registers[26][25], dual_issue_processor, 1
instance = comp, \RF|registers[18][25]~796 , RF|registers[18][25]~796, dual_issue_processor, 1
instance = comp, \RF|registers[18][25] , RF|registers[18][25], dual_issue_processor, 1
instance = comp, \RF|Mux70~2 , RF|Mux70~2, dual_issue_processor, 1
instance = comp, \RF|registers[22][25]~794 , RF|registers[22][25]~794, dual_issue_processor, 1
instance = comp, \RF|registers[22][25] , RF|registers[22][25], dual_issue_processor, 1
instance = comp, \RF|Mux70~3 , RF|Mux70~3, dual_issue_processor, 1
instance = comp, \RF|registers[20][25]~798 , RF|registers[20][25]~798, dual_issue_processor, 1
instance = comp, \RF|registers[20][25] , RF|registers[20][25], dual_issue_processor, 1
instance = comp, \RF|registers[28][25]~801 , RF|registers[28][25]~801, dual_issue_processor, 1
instance = comp, \RF|registers[28][25] , RF|registers[28][25], dual_issue_processor, 1
instance = comp, \RF|registers[24][25]~799 , RF|registers[24][25]~799, dual_issue_processor, 1
instance = comp, \RF|registers[24][25] , RF|registers[24][25], dual_issue_processor, 1
instance = comp, \RF|registers[16][25]~800 , RF|registers[16][25]~800, dual_issue_processor, 1
instance = comp, \RF|registers[16][25] , RF|registers[16][25], dual_issue_processor, 1
instance = comp, \RF|Mux70~4 , RF|Mux70~4, dual_issue_processor, 1
instance = comp, \RF|Mux70~5 , RF|Mux70~5, dual_issue_processor, 1
instance = comp, \RF|Mux70~6 , RF|Mux70~6, dual_issue_processor, 1
instance = comp, \RF|Mux70~9 , RF|Mux70~9, dual_issue_processor, 1
instance = comp, \RF|registers[13][25]~787 , RF|registers[13][25]~787, dual_issue_processor, 1
instance = comp, \RF|registers[13][25] , RF|registers[13][25], dual_issue_processor, 1
instance = comp, \RF|registers[12][25]~788 , RF|registers[12][25]~788, dual_issue_processor, 1
instance = comp, \RF|registers[12][25] , RF|registers[12][25], dual_issue_processor, 1
instance = comp, \RF|Mux70~17 , RF|Mux70~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][25]~789 , RF|registers[15][25]~789, dual_issue_processor, 1
instance = comp, \RF|registers[15][25] , RF|registers[15][25], dual_issue_processor, 1
instance = comp, \RF|registers[14][25]~786 , RF|registers[14][25]~786, dual_issue_processor, 1
instance = comp, \RF|registers[14][25] , RF|registers[14][25], dual_issue_processor, 1
instance = comp, \RF|Mux70~18 , RF|Mux70~18, dual_issue_processor, 1
instance = comp, \RF|registers[5][25]~780 , RF|registers[5][25]~780, dual_issue_processor, 1
instance = comp, \RF|registers[5][25] , RF|registers[5][25], dual_issue_processor, 1
instance = comp, \RF|registers[4][25]~781 , RF|registers[4][25]~781, dual_issue_processor, 1
instance = comp, \RF|registers[4][25] , RF|registers[4][25], dual_issue_processor, 1
instance = comp, \RF|Mux70~12 , RF|Mux70~12, dual_issue_processor, 1
instance = comp, \RF|registers[7][25]~782 , RF|registers[7][25]~782, dual_issue_processor, 1
instance = comp, \RF|registers[7][25] , RF|registers[7][25], dual_issue_processor, 1
instance = comp, \RF|registers[6][25]~779 , RF|registers[6][25]~779, dual_issue_processor, 1
instance = comp, \RF|registers[6][25] , RF|registers[6][25], dual_issue_processor, 1
instance = comp, \RF|Mux70~13 , RF|Mux70~13, dual_issue_processor, 1
instance = comp, \RF|registers[2][25]~784 , RF|registers[2][25]~784, dual_issue_processor, 1
instance = comp, \RF|registers[2][25] , RF|registers[2][25], dual_issue_processor, 1
instance = comp, \RF|registers[3][25]~785 , RF|registers[3][25]~785, dual_issue_processor, 1
instance = comp, \RF|registers[3][25] , RF|registers[3][25], dual_issue_processor, 1
instance = comp, \RF|registers[1][25]~783 , RF|registers[1][25]~783, dual_issue_processor, 1
instance = comp, \RF|registers[1][25] , RF|registers[1][25], dual_issue_processor, 1
instance = comp, \RF|Mux70~14 , RF|Mux70~14, dual_issue_processor, 1
instance = comp, \RF|Mux70~15 , RF|Mux70~15, dual_issue_processor, 1
instance = comp, \RF|Mux70~16 , RF|Mux70~16, dual_issue_processor, 1
instance = comp, \RF|registers[11][25]~778 , RF|registers[11][25]~778, dual_issue_processor, 1
instance = comp, \RF|registers[11][25] , RF|registers[11][25], dual_issue_processor, 1
instance = comp, \RF|registers[8][25]~777 , RF|registers[8][25]~777, dual_issue_processor, 1
instance = comp, \RF|registers[8][25] , RF|registers[8][25], dual_issue_processor, 1
instance = comp, \RF|registers[10][25]~776 , RF|registers[10][25]~776, dual_issue_processor, 1
instance = comp, \RF|registers[10][25] , RF|registers[10][25], dual_issue_processor, 1
instance = comp, \RF|Mux70~10 , RF|Mux70~10, dual_issue_processor, 1
instance = comp, \RF|registers[9][25]~775 , RF|registers[9][25]~775, dual_issue_processor, 1
instance = comp, \RF|registers[9][25] , RF|registers[9][25], dual_issue_processor, 1
instance = comp, \RF|Mux70~11 , RF|Mux70~11, dual_issue_processor, 1
instance = comp, \RF|Mux70~19 , RF|Mux70~19, dual_issue_processor, 1
instance = comp, \RF|Mux70~20 , RF|Mux70~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[25] , ID_EX_INST2_PIPE|readData1_EX_inst2[25], dual_issue_processor, 1
instance = comp, \RF|Mux6~17 , RF|Mux6~17, dual_issue_processor, 1
instance = comp, \RF|Mux6~18 , RF|Mux6~18, dual_issue_processor, 1
instance = comp, \RF|Mux6~10 , RF|Mux6~10, dual_issue_processor, 1
instance = comp, \RF|Mux6~11 , RF|Mux6~11, dual_issue_processor, 1
instance = comp, \RF|Mux6~14 , RF|Mux6~14, dual_issue_processor, 1
instance = comp, \RF|Mux6~15 , RF|Mux6~15, dual_issue_processor, 1
instance = comp, \RF|Mux6~12 , RF|Mux6~12, dual_issue_processor, 1
instance = comp, \RF|Mux6~13 , RF|Mux6~13, dual_issue_processor, 1
instance = comp, \RF|Mux6~16 , RF|Mux6~16, dual_issue_processor, 1
instance = comp, \RF|Mux6~19 , RF|Mux6~19, dual_issue_processor, 1
instance = comp, \RF|Mux6~0 , RF|Mux6~0, dual_issue_processor, 1
instance = comp, \RF|Mux6~1 , RF|Mux6~1, dual_issue_processor, 1
instance = comp, \RF|Mux6~4 , RF|Mux6~4, dual_issue_processor, 1
instance = comp, \RF|Mux6~5 , RF|Mux6~5, dual_issue_processor, 1
instance = comp, \RF|Mux6~2 , RF|Mux6~2, dual_issue_processor, 1
instance = comp, \RF|Mux6~3 , RF|Mux6~3, dual_issue_processor, 1
instance = comp, \RF|Mux6~6 , RF|Mux6~6, dual_issue_processor, 1
instance = comp, \RF|Mux6~7 , RF|Mux6~7, dual_issue_processor, 1
instance = comp, \RF|Mux6~8 , RF|Mux6~8, dual_issue_processor, 1
instance = comp, \RF|Mux6~9 , RF|Mux6~9, dual_issue_processor, 1
instance = comp, \RF|Mux6~20 , RF|Mux6~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[25] , ID_EX_INST1_PIPE|readData1_EX_inst1[25], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux6~0 , Forward_A_inst1|Mux6~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux6~1 , Forward_A_inst1|Mux6~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux6~2 , Forward_A_inst1|Mux6~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[25]~59 , Final_Alu_inst1_B_Src|out[25]~59, dual_issue_processor, 1
instance = comp, \ALU_1|Mux6~6 , ALU_1|Mux6~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux6~2 , ALU_1|Mux6~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[24]~60 , Final_Alu_inst1_B_Src|out[24]~60, dual_issue_processor, 1
instance = comp, \ALU_1|Mux7~4 , ALU_1|Mux7~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~41 , ALU_1|ShiftRight0~41, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~42 , ALU_1|ShiftRight0~42, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~138 , ALU_1|ShiftRight0~138, dual_issue_processor, 1
instance = comp, \ALU_1|Mux7~0 , ALU_1|Mux7~0, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[23]~61 , Final_Alu_inst1_B_Src|out[23]~61, dual_issue_processor, 1
instance = comp, \RF|registers[12][23]~726 , RF|registers[12][23]~726, dual_issue_processor, 1
instance = comp, \RF|registers[12][23] , RF|registers[12][23], dual_issue_processor, 1
instance = comp, \RF|registers[13][23]~725 , RF|registers[13][23]~725, dual_issue_processor, 1
instance = comp, \RF|registers[13][23] , RF|registers[13][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~17 , RF|Mux8~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][23]~724 , RF|registers[14][23]~724, dual_issue_processor, 1
instance = comp, \RF|registers[14][23] , RF|registers[14][23], dual_issue_processor, 1
instance = comp, \RF|registers[15][23]~727 , RF|registers[15][23]~727, dual_issue_processor, 1
instance = comp, \RF|registers[15][23] , RF|registers[15][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~18 , RF|Mux8~18, dual_issue_processor, 1
instance = comp, \RF|registers[10][23]~714 , RF|registers[10][23]~714, dual_issue_processor, 1
instance = comp, \RF|registers[10][23] , RF|registers[10][23], dual_issue_processor, 1
instance = comp, \RF|registers[8][23]~715 , RF|registers[8][23]~715, dual_issue_processor, 1
instance = comp, \RF|registers[8][23] , RF|registers[8][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~10 , RF|Mux8~10, dual_issue_processor, 1
instance = comp, \RF|registers[11][23]~716 , RF|registers[11][23]~716, dual_issue_processor, 1
instance = comp, \RF|registers[11][23] , RF|registers[11][23], dual_issue_processor, 1
instance = comp, \RF|registers[9][23]~713 , RF|registers[9][23]~713, dual_issue_processor, 1
instance = comp, \RF|registers[9][23] , RF|registers[9][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~11 , RF|Mux8~11, dual_issue_processor, 1
instance = comp, \RF|registers[6][23]~717 , RF|registers[6][23]~717, dual_issue_processor, 1
instance = comp, \RF|registers[6][23] , RF|registers[6][23], dual_issue_processor, 1
instance = comp, \RF|registers[4][23]~719 , RF|registers[4][23]~719, dual_issue_processor, 1
instance = comp, \RF|registers[4][23] , RF|registers[4][23], dual_issue_processor, 1
instance = comp, \RF|registers[5][23]~718 , RF|registers[5][23]~718, dual_issue_processor, 1
instance = comp, \RF|registers[5][23] , RF|registers[5][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~12 , RF|Mux8~12, dual_issue_processor, 1
instance = comp, \RF|registers[7][23]~720 , RF|registers[7][23]~720, dual_issue_processor, 1
instance = comp, \RF|registers[7][23] , RF|registers[7][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~13 , RF|Mux8~13, dual_issue_processor, 1
instance = comp, \RF|registers[1][23]~721 , RF|registers[1][23]~721, dual_issue_processor, 1
instance = comp, \RF|registers[1][23] , RF|registers[1][23], dual_issue_processor, 1
instance = comp, \RF|registers[3][23]~723 , RF|registers[3][23]~723, dual_issue_processor, 1
instance = comp, \RF|registers[3][23] , RF|registers[3][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~14 , RF|Mux8~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][23]~722 , RF|registers[2][23]~722, dual_issue_processor, 1
instance = comp, \RF|registers[2][23] , RF|registers[2][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~15 , RF|Mux8~15, dual_issue_processor, 1
instance = comp, \RF|Mux8~16 , RF|Mux8~16, dual_issue_processor, 1
instance = comp, \RF|Mux8~19 , RF|Mux8~19, dual_issue_processor, 1
instance = comp, \RF|registers[25][23]~728 , RF|registers[25][23]~728, dual_issue_processor, 1
instance = comp, \RF|registers[25][23] , RF|registers[25][23], dual_issue_processor, 1
instance = comp, \RF|registers[17][23]~730 , RF|registers[17][23]~730, dual_issue_processor, 1
instance = comp, \RF|registers[17][23] , RF|registers[17][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~0 , RF|Mux8~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][23]~731 , RF|registers[29][23]~731, dual_issue_processor, 1
instance = comp, \RF|registers[29][23] , RF|registers[29][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~1 , RF|Mux8~1, dual_issue_processor, 1
instance = comp, \RF|registers[18][23]~734 , RF|registers[18][23]~734, dual_issue_processor, 1
instance = comp, \RF|registers[18][23] , RF|registers[18][23], dual_issue_processor, 1
instance = comp, \RF|registers[26][23]~733 , RF|registers[26][23]~733, dual_issue_processor, 1
instance = comp, \RF|registers[26][23] , RF|registers[26][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~2 , RF|Mux8~2, dual_issue_processor, 1
instance = comp, \RF|registers[22][23]~732 , RF|registers[22][23]~732, dual_issue_processor, 1
instance = comp, \RF|registers[22][23] , RF|registers[22][23], dual_issue_processor, 1
instance = comp, \RF|registers[30][23]~735 , RF|registers[30][23]~735, dual_issue_processor, 1
instance = comp, \RF|registers[30][23] , RF|registers[30][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~3 , RF|Mux8~3, dual_issue_processor, 1
instance = comp, \RF|registers[20][23]~736 , RF|registers[20][23]~736, dual_issue_processor, 1
instance = comp, \RF|registers[20][23] , RF|registers[20][23], dual_issue_processor, 1
instance = comp, \RF|registers[28][23]~739 , RF|registers[28][23]~739, dual_issue_processor, 1
instance = comp, \RF|registers[28][23] , RF|registers[28][23], dual_issue_processor, 1
instance = comp, \RF|registers[24][23]~737 , RF|registers[24][23]~737, dual_issue_processor, 1
instance = comp, \RF|registers[24][23] , RF|registers[24][23], dual_issue_processor, 1
instance = comp, \RF|registers[16][23]~738 , RF|registers[16][23]~738, dual_issue_processor, 1
instance = comp, \RF|registers[16][23] , RF|registers[16][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~4 , RF|Mux8~4, dual_issue_processor, 1
instance = comp, \RF|Mux8~5 , RF|Mux8~5, dual_issue_processor, 1
instance = comp, \RF|Mux8~6 , RF|Mux8~6, dual_issue_processor, 1
instance = comp, \RF|registers[19][23]~742 , RF|registers[19][23]~742, dual_issue_processor, 1
instance = comp, \RF|registers[19][23] , RF|registers[19][23], dual_issue_processor, 1
instance = comp, \RF|registers[23][23]~741 , RF|registers[23][23]~741, dual_issue_processor, 1
instance = comp, \RF|registers[23][23] , RF|registers[23][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~7 , RF|Mux8~7, dual_issue_processor, 1
instance = comp, \RF|registers[31][23]~743 , RF|registers[31][23]~743, dual_issue_processor, 1
instance = comp, \RF|registers[31][23] , RF|registers[31][23], dual_issue_processor, 1
instance = comp, \RF|registers[27][23]~740 , RF|registers[27][23]~740, dual_issue_processor, 1
instance = comp, \RF|registers[27][23] , RF|registers[27][23], dual_issue_processor, 1
instance = comp, \RF|Mux8~8 , RF|Mux8~8, dual_issue_processor, 1
instance = comp, \RF|Mux8~9 , RF|Mux8~9, dual_issue_processor, 1
instance = comp, \RF|Mux8~20 , RF|Mux8~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[23] , ID_EX_INST1_PIPE|readData1_EX_inst1[23], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux8~0 , Forward_A_inst1|Mux8~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux8~1 , Forward_A_inst1|Mux8~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux8~2 , Forward_A_inst1|Mux8~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[22]~62 , Final_Alu_inst1_B_Src|out[22]~62, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~5 , ALU_1|Mux9~5, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~41 , ALU_1|ShiftLeft0~41, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~48 , ALU_1|ShiftLeft0~48, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~56_RESYN2612 , ALU_1|ShiftLeft0~56_RESYN2612, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~56 , ALU_1|ShiftLeft0~56, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~3 , ALU_1|Mux9~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~4 , ALU_1|Mux9~4, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[21]~63 , Final_Alu_inst1_B_Src|out[21]~63, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~7 , ALU_1|Mux10~7, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~38 , ALU_1|ShiftRight0~38, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~56 , ALU_1|ShiftRight0~56, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~57 , ALU_1|ShiftRight0~57, dual_issue_processor, 1
instance = comp, \RF|registers[13][20]~632 , RF|registers[13][20]~632, dual_issue_processor, 1
instance = comp, \RF|registers[13][20] , RF|registers[13][20], dual_issue_processor, 1
instance = comp, \RF|registers[12][20]~633 , RF|registers[12][20]~633, dual_issue_processor, 1
instance = comp, \RF|registers[12][20] , RF|registers[12][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~17 , RF|Mux11~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][20]~631 , RF|registers[14][20]~631, dual_issue_processor, 1
instance = comp, \RF|registers[14][20] , RF|registers[14][20], dual_issue_processor, 1
instance = comp, \RF|registers[15][20]~634 , RF|registers[15][20]~634, dual_issue_processor, 1
instance = comp, \RF|registers[15][20] , RF|registers[15][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~18 , RF|Mux11~18, dual_issue_processor, 1
instance = comp, \RF|registers[1][20]~628 , RF|registers[1][20]~628, dual_issue_processor, 1
instance = comp, \RF|registers[1][20] , RF|registers[1][20], dual_issue_processor, 1
instance = comp, \RF|registers[3][20]~630 , RF|registers[3][20]~630, dual_issue_processor, 1
instance = comp, \RF|registers[3][20] , RF|registers[3][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~14 , RF|Mux11~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][20]~629 , RF|registers[2][20]~629, dual_issue_processor, 1
instance = comp, \RF|registers[2][20] , RF|registers[2][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~15 , RF|Mux11~15, dual_issue_processor, 1
instance = comp, \RF|registers[11][20]~627 , RF|registers[11][20]~627, dual_issue_processor, 1
instance = comp, \RF|registers[11][20] , RF|registers[11][20], dual_issue_processor, 1
instance = comp, \RF|registers[9][20]~624 , RF|registers[9][20]~624, dual_issue_processor, 1
instance = comp, \RF|registers[9][20] , RF|registers[9][20], dual_issue_processor, 1
instance = comp, \RF|registers[10][20]~625 , RF|registers[10][20]~625, dual_issue_processor, 1
instance = comp, \RF|registers[10][20] , RF|registers[10][20], dual_issue_processor, 1
instance = comp, \RF|registers[8][20]~626 , RF|registers[8][20]~626, dual_issue_processor, 1
instance = comp, \RF|registers[8][20] , RF|registers[8][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~12 , RF|Mux11~12, dual_issue_processor, 1
instance = comp, \RF|Mux11~13 , RF|Mux11~13, dual_issue_processor, 1
instance = comp, \RF|Mux11~16 , RF|Mux11~16, dual_issue_processor, 1
instance = comp, \RF|registers[4][20]~622 , RF|registers[4][20]~622, dual_issue_processor, 1
instance = comp, \RF|registers[4][20] , RF|registers[4][20], dual_issue_processor, 1
instance = comp, \RF|registers[5][20]~621 , RF|registers[5][20]~621, dual_issue_processor, 1
instance = comp, \RF|registers[5][20] , RF|registers[5][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~10 , RF|Mux11~10, dual_issue_processor, 1
instance = comp, \RF|registers[6][20]~620 , RF|registers[6][20]~620, dual_issue_processor, 1
instance = comp, \RF|registers[6][20] , RF|registers[6][20], dual_issue_processor, 1
instance = comp, \RF|registers[7][20]~623 , RF|registers[7][20]~623, dual_issue_processor, 1
instance = comp, \RF|registers[7][20] , RF|registers[7][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~11 , RF|Mux11~11, dual_issue_processor, 1
instance = comp, \RF|Mux11~19 , RF|Mux11~19, dual_issue_processor, 1
instance = comp, \RF|registers[25][20]~636 , RF|registers[25][20]~636, dual_issue_processor, 1
instance = comp, \RF|registers[25][20] , RF|registers[25][20], dual_issue_processor, 1
instance = comp, \RF|registers[17][20]~637 , RF|registers[17][20]~637, dual_issue_processor, 1
instance = comp, \RF|registers[17][20] , RF|registers[17][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~0 , RF|Mux11~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][20]~638 , RF|registers[29][20]~638, dual_issue_processor, 1
instance = comp, \RF|registers[29][20] , RF|registers[29][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~1 , RF|Mux11~1, dual_issue_processor, 1
instance = comp, \RF|registers[20][20]~644 , RF|registers[20][20]~644, dual_issue_processor, 1
instance = comp, \RF|registers[20][20] , RF|registers[20][20], dual_issue_processor, 1
instance = comp, \RF|registers[16][20]~645 , RF|registers[16][20]~645, dual_issue_processor, 1
instance = comp, \RF|registers[16][20] , RF|registers[16][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~4 , RF|Mux11~4, dual_issue_processor, 1
instance = comp, \RF|registers[24][20]~643 , RF|registers[24][20]~643, dual_issue_processor, 1
instance = comp, \RF|registers[24][20] , RF|registers[24][20], dual_issue_processor, 1
instance = comp, \RF|registers[28][20]~646 , RF|registers[28][20]~646, dual_issue_processor, 1
instance = comp, \RF|registers[28][20] , RF|registers[28][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~5 , RF|Mux11~5, dual_issue_processor, 1
instance = comp, \RF|registers[18][20]~641 , RF|registers[18][20]~641, dual_issue_processor, 1
instance = comp, \RF|registers[18][20] , RF|registers[18][20], dual_issue_processor, 1
instance = comp, \RF|registers[22][20]~640 , RF|registers[22][20]~640, dual_issue_processor, 1
instance = comp, \RF|registers[22][20] , RF|registers[22][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~2 , RF|Mux11~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][20]~642 , RF|registers[30][20]~642, dual_issue_processor, 1
instance = comp, \RF|registers[30][20] , RF|registers[30][20], dual_issue_processor, 1
instance = comp, \RF|registers[26][20]~639 , RF|registers[26][20]~639, dual_issue_processor, 1
instance = comp, \RF|registers[26][20] , RF|registers[26][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~3 , RF|Mux11~3, dual_issue_processor, 1
instance = comp, \RF|Mux11~6 , RF|Mux11~6, dual_issue_processor, 1
instance = comp, \RF|registers[19][20]~649 , RF|registers[19][20]~649, dual_issue_processor, 1
instance = comp, \RF|registers[19][20] , RF|registers[19][20], dual_issue_processor, 1
instance = comp, \RF|registers[27][20]~648 , RF|registers[27][20]~648, dual_issue_processor, 1
instance = comp, \RF|registers[27][20] , RF|registers[27][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~7 , RF|Mux11~7, dual_issue_processor, 1
instance = comp, \RF|registers[23][20]~647 , RF|registers[23][20]~647, dual_issue_processor, 1
instance = comp, \RF|registers[23][20] , RF|registers[23][20], dual_issue_processor, 1
instance = comp, \RF|registers[31][20]~650 , RF|registers[31][20]~650, dual_issue_processor, 1
instance = comp, \RF|registers[31][20] , RF|registers[31][20], dual_issue_processor, 1
instance = comp, \RF|Mux11~8 , RF|Mux11~8, dual_issue_processor, 1
instance = comp, \RF|Mux11~9 , RF|Mux11~9, dual_issue_processor, 1
instance = comp, \RF|Mux11~20 , RF|Mux11~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[20] , ID_EX_INST1_PIPE|readData1_EX_inst1[20], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[20]~22 , Final_Alu_inst2_B_Src|out[20]~22, dual_issue_processor, 1
instance = comp, \RF|Mux75~4 , RF|Mux75~4, dual_issue_processor, 1
instance = comp, \RF|Mux75~5 , RF|Mux75~5, dual_issue_processor, 1
instance = comp, \RF|Mux75~2 , RF|Mux75~2, dual_issue_processor, 1
instance = comp, \RF|Mux75~3 , RF|Mux75~3, dual_issue_processor, 1
instance = comp, \RF|Mux75~6 , RF|Mux75~6, dual_issue_processor, 1
instance = comp, \RF|Mux75~7 , RF|Mux75~7, dual_issue_processor, 1
instance = comp, \RF|Mux75~8 , RF|Mux75~8, dual_issue_processor, 1
instance = comp, \RF|Mux75~0 , RF|Mux75~0, dual_issue_processor, 1
instance = comp, \RF|Mux75~1 , RF|Mux75~1, dual_issue_processor, 1
instance = comp, \RF|Mux75~9 , RF|Mux75~9, dual_issue_processor, 1
instance = comp, \RF|Mux75~12 , RF|Mux75~12, dual_issue_processor, 1
instance = comp, \RF|Mux75~13 , RF|Mux75~13, dual_issue_processor, 1
instance = comp, \RF|Mux75~14 , RF|Mux75~14, dual_issue_processor, 1
instance = comp, \RF|Mux75~15 , RF|Mux75~15, dual_issue_processor, 1
instance = comp, \RF|Mux75~16 , RF|Mux75~16, dual_issue_processor, 1
instance = comp, \RF|Mux75~17 , RF|Mux75~17, dual_issue_processor, 1
instance = comp, \RF|Mux75~18 , RF|Mux75~18, dual_issue_processor, 1
instance = comp, \RF|Mux75~10 , RF|Mux75~10, dual_issue_processor, 1
instance = comp, \RF|Mux75~11 , RF|Mux75~11, dual_issue_processor, 1
instance = comp, \RF|Mux75~19 , RF|Mux75~19, dual_issue_processor, 1
instance = comp, \RF|Mux75~20 , RF|Mux75~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[20] , ID_EX_INST2_PIPE|readData1_EX_inst2[20], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux11~0 , Forward_A_inst2|Mux11~0, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~82 , ALU_1|ShiftLeft0~82, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~83 , ALU_1|ShiftLeft0~83, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~84 , ALU_1|ShiftLeft0~84, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~85 , ALU_1|ShiftLeft0~85, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~92 , ALU_1|ShiftLeft0~92, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~90 , ALU_1|ShiftLeft0~90, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~91 , ALU_1|ShiftLeft0~91, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~134 , ALU_1|ShiftLeft0~134, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~93 , ALU_1|ShiftLeft0~93, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~87 , ALU_1|ShiftLeft0~87, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~86 , ALU_1|ShiftLeft0~86, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~88 , ALU_1|ShiftLeft0~88, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~3 , ALU_1|Mux11~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~4 , ALU_1|Mux11~4, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[20]~48 , Final_Alu_inst1_B_Src|out[20]~48, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~5 , ALU_1|Mux11~5, dual_issue_processor, 1
instance = comp, \RF|registers[23][19]~617 , RF|registers[23][19]~617, dual_issue_processor, 1
instance = comp, \RF|registers[23][19] , RF|registers[23][19], dual_issue_processor, 1
instance = comp, \RF|registers[19][19]~618 , RF|registers[19][19]~618, dual_issue_processor, 1
instance = comp, \RF|registers[19][19] , RF|registers[19][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~7 , RF|Mux12~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][19]~616 , RF|registers[27][19]~616, dual_issue_processor, 1
instance = comp, \RF|registers[27][19] , RF|registers[27][19], dual_issue_processor, 1
instance = comp, \RF|registers[31][19]~619 , RF|registers[31][19]~619, dual_issue_processor, 1
instance = comp, \RF|registers[31][19] , RF|registers[31][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~8 , RF|Mux12~8, dual_issue_processor, 1
instance = comp, \RF|registers[17][19]~606 , RF|registers[17][19]~606, dual_issue_processor, 1
instance = comp, \RF|registers[17][19] , RF|registers[17][19], dual_issue_processor, 1
instance = comp, \RF|registers[21][19]~605 , RF|registers[21][19]~605, dual_issue_processor, 1
instance = comp, \RF|registers[21][19] , RF|registers[21][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~0 , RF|Mux12~0, dual_issue_processor, 1
instance = comp, \RF|registers[25][19]~604 , RF|registers[25][19]~604, dual_issue_processor, 1
instance = comp, \RF|registers[25][19] , RF|registers[25][19], dual_issue_processor, 1
instance = comp, \RF|registers[29][19]~607 , RF|registers[29][19]~607, dual_issue_processor, 1
instance = comp, \RF|registers[29][19] , RF|registers[29][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~1 , RF|Mux12~1, dual_issue_processor, 1
instance = comp, \RF|registers[30][19]~611 , RF|registers[30][19]~611, dual_issue_processor, 1
instance = comp, \RF|registers[30][19] , RF|registers[30][19], dual_issue_processor, 1
instance = comp, \RF|registers[22][19]~608 , RF|registers[22][19]~608, dual_issue_processor, 1
instance = comp, \RF|registers[22][19] , RF|registers[22][19], dual_issue_processor, 1
instance = comp, \RF|registers[18][19]~610 , RF|registers[18][19]~610, dual_issue_processor, 1
instance = comp, \RF|registers[18][19] , RF|registers[18][19], dual_issue_processor, 1
instance = comp, \RF|registers[26][19]~609 , RF|registers[26][19]~609, dual_issue_processor, 1
instance = comp, \RF|registers[26][19] , RF|registers[26][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~2 , RF|Mux12~2, dual_issue_processor, 1
instance = comp, \RF|Mux12~3 , RF|Mux12~3, dual_issue_processor, 1
instance = comp, \RF|registers[20][19]~612 , RF|registers[20][19]~612, dual_issue_processor, 1
instance = comp, \RF|registers[20][19] , RF|registers[20][19], dual_issue_processor, 1
instance = comp, \RF|registers[16][19]~614 , RF|registers[16][19]~614, dual_issue_processor, 1
instance = comp, \RF|registers[16][19] , RF|registers[16][19], dual_issue_processor, 1
instance = comp, \RF|registers[24][19]~613 , RF|registers[24][19]~613, dual_issue_processor, 1
instance = comp, \RF|registers[24][19] , RF|registers[24][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~4 , RF|Mux12~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][19]~615 , RF|registers[28][19]~615, dual_issue_processor, 1
instance = comp, \RF|registers[28][19] , RF|registers[28][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~5 , RF|Mux12~5, dual_issue_processor, 1
instance = comp, \RF|Mux12~6 , RF|Mux12~6, dual_issue_processor, 1
instance = comp, \RF|Mux12~9 , RF|Mux12~9, dual_issue_processor, 1
instance = comp, \RF|registers[15][19]~603 , RF|registers[15][19]~603, dual_issue_processor, 1
instance = comp, \RF|registers[15][19] , RF|registers[15][19], dual_issue_processor, 1
instance = comp, \RF|registers[12][19]~602 , RF|registers[12][19]~602, dual_issue_processor, 1
instance = comp, \RF|registers[12][19] , RF|registers[12][19], dual_issue_processor, 1
instance = comp, \RF|registers[13][19]~601 , RF|registers[13][19]~601, dual_issue_processor, 1
instance = comp, \RF|registers[13][19] , RF|registers[13][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~17 , RF|Mux12~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][19]~600 , RF|registers[14][19]~600, dual_issue_processor, 1
instance = comp, \RF|registers[14][19] , RF|registers[14][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~18 , RF|Mux12~18, dual_issue_processor, 1
instance = comp, \RF|registers[9][19]~589 , RF|registers[9][19]~589, dual_issue_processor, 1
instance = comp, \RF|registers[9][19] , RF|registers[9][19], dual_issue_processor, 1
instance = comp, \RF|registers[11][19]~592 , RF|registers[11][19]~592, dual_issue_processor, 1
instance = comp, \RF|registers[11][19] , RF|registers[11][19], dual_issue_processor, 1
instance = comp, \RF|registers[10][19]~590 , RF|registers[10][19]~590, dual_issue_processor, 1
instance = comp, \RF|registers[10][19] , RF|registers[10][19], dual_issue_processor, 1
instance = comp, \RF|registers[8][19]~591 , RF|registers[8][19]~591, dual_issue_processor, 1
instance = comp, \RF|registers[8][19] , RF|registers[8][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~10 , RF|Mux12~10, dual_issue_processor, 1
instance = comp, \RF|Mux12~11 , RF|Mux12~11, dual_issue_processor, 1
instance = comp, \RF|registers[3][19]~599 , RF|registers[3][19]~599, dual_issue_processor, 1
instance = comp, \RF|registers[3][19] , RF|registers[3][19], dual_issue_processor, 1
instance = comp, \RF|registers[1][19]~597 , RF|registers[1][19]~597, dual_issue_processor, 1
instance = comp, \RF|registers[1][19] , RF|registers[1][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~14 , RF|Mux12~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][19]~598 , RF|registers[2][19]~598, dual_issue_processor, 1
instance = comp, \RF|registers[2][19] , RF|registers[2][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~15 , RF|Mux12~15, dual_issue_processor, 1
instance = comp, \RF|registers[5][19]~594 , RF|registers[5][19]~594, dual_issue_processor, 1
instance = comp, \RF|registers[5][19] , RF|registers[5][19], dual_issue_processor, 1
instance = comp, \RF|registers[4][19]~595 , RF|registers[4][19]~595, dual_issue_processor, 1
instance = comp, \RF|registers[4][19] , RF|registers[4][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~12 , RF|Mux12~12, dual_issue_processor, 1
instance = comp, \RF|registers[7][19]~596 , RF|registers[7][19]~596, dual_issue_processor, 1
instance = comp, \RF|registers[7][19] , RF|registers[7][19], dual_issue_processor, 1
instance = comp, \RF|registers[6][19]~593 , RF|registers[6][19]~593, dual_issue_processor, 1
instance = comp, \RF|registers[6][19] , RF|registers[6][19], dual_issue_processor, 1
instance = comp, \RF|Mux12~13 , RF|Mux12~13, dual_issue_processor, 1
instance = comp, \RF|Mux12~16 , RF|Mux12~16, dual_issue_processor, 1
instance = comp, \RF|Mux12~19 , RF|Mux12~19, dual_issue_processor, 1
instance = comp, \RF|Mux12~20 , RF|Mux12~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[19] , ID_EX_INST1_PIPE|readData1_EX_inst1[19], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux12~0 , Forward_A_inst1|Mux12~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux12~1 , Forward_A_inst1|Mux12~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux12~2 , Forward_A_inst1|Mux12~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[19]~49 , Final_Alu_inst1_B_Src|out[19]~49, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[17]~51 , Final_Alu_inst1_B_Src|out[17]~51, dual_issue_processor, 1
instance = comp, \RF|Mux17~10 , RF|Mux17~10, dual_issue_processor, 1
instance = comp, \RF|Mux17~11 , RF|Mux17~11, dual_issue_processor, 1
instance = comp, \RF|Mux17~17 , RF|Mux17~17, dual_issue_processor, 1
instance = comp, \RF|Mux17~18 , RF|Mux17~18, dual_issue_processor, 1
instance = comp, \RF|Mux17~14 , RF|Mux17~14, dual_issue_processor, 1
instance = comp, \RF|Mux17~15 , RF|Mux17~15, dual_issue_processor, 1
instance = comp, \RF|Mux17~12 , RF|Mux17~12, dual_issue_processor, 1
instance = comp, \RF|Mux17~13 , RF|Mux17~13, dual_issue_processor, 1
instance = comp, \RF|Mux17~16 , RF|Mux17~16, dual_issue_processor, 1
instance = comp, \RF|Mux17~19 , RF|Mux17~19, dual_issue_processor, 1
instance = comp, \RF|Mux17~7 , RF|Mux17~7, dual_issue_processor, 1
instance = comp, \RF|Mux17~8 , RF|Mux17~8, dual_issue_processor, 1
instance = comp, \RF|Mux17~0 , RF|Mux17~0, dual_issue_processor, 1
instance = comp, \RF|Mux17~1 , RF|Mux17~1, dual_issue_processor, 1
instance = comp, \RF|Mux17~2 , RF|Mux17~2, dual_issue_processor, 1
instance = comp, \RF|Mux17~3 , RF|Mux17~3, dual_issue_processor, 1
instance = comp, \RF|Mux17~4 , RF|Mux17~4, dual_issue_processor, 1
instance = comp, \RF|Mux17~5 , RF|Mux17~5, dual_issue_processor, 1
instance = comp, \RF|Mux17~6 , RF|Mux17~6, dual_issue_processor, 1
instance = comp, \RF|Mux17~9 , RF|Mux17~9, dual_issue_processor, 1
instance = comp, \RF|Mux17~20 , RF|Mux17~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[14] , ID_EX_INST1_PIPE|readData1_EX_inst1[14], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux17~0 , Forward_A_inst1|Mux17~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux17~1 , Forward_A_inst1|Mux17~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux17~2 , Forward_A_inst1|Mux17~2, dual_issue_processor, 1
instance = comp, \RF|registers[11][13]~406 , RF|registers[11][13]~406, dual_issue_processor, 1
instance = comp, \RF|registers[11][13] , RF|registers[11][13], dual_issue_processor, 1
instance = comp, \RF|registers[9][13]~403 , RF|registers[9][13]~403, dual_issue_processor, 1
instance = comp, \RF|registers[9][13] , RF|registers[9][13], dual_issue_processor, 1
instance = comp, \RF|registers[10][13]~404 , RF|registers[10][13]~404, dual_issue_processor, 1
instance = comp, \RF|registers[10][13] , RF|registers[10][13], dual_issue_processor, 1
instance = comp, \RF|registers[8][13]~405 , RF|registers[8][13]~405, dual_issue_processor, 1
instance = comp, \RF|registers[8][13] , RF|registers[8][13], dual_issue_processor, 1
instance = comp, \RF|Mux18~10 , RF|Mux18~10, dual_issue_processor, 1
instance = comp, \RF|Mux18~11 , RF|Mux18~11, dual_issue_processor, 1
instance = comp, \RF|registers[7][13]~410 , RF|registers[7][13]~410, dual_issue_processor, 1
instance = comp, \RF|registers[7][13] , RF|registers[7][13], dual_issue_processor, 1
instance = comp, \RF|registers[6][13]~407 , RF|registers[6][13]~407, dual_issue_processor, 1
instance = comp, \RF|registers[6][13] , RF|registers[6][13], dual_issue_processor, 1
instance = comp, \RF|registers[4][13]~409 , RF|registers[4][13]~409, dual_issue_processor, 1
instance = comp, \RF|registers[4][13] , RF|registers[4][13], dual_issue_processor, 1
instance = comp, \RF|registers[5][13]~408 , RF|registers[5][13]~408, dual_issue_processor, 1
instance = comp, \RF|registers[5][13] , RF|registers[5][13], dual_issue_processor, 1
instance = comp, \RF|Mux18~12 , RF|Mux18~12, dual_issue_processor, 1
instance = comp, \RF|Mux18~13 , RF|Mux18~13, dual_issue_processor, 1
instance = comp, \RF|registers[3][13]~413 , RF|registers[3][13]~413, dual_issue_processor, 1
instance = comp, \RF|registers[3][13] , RF|registers[3][13], dual_issue_processor, 1
instance = comp, \RF|registers[1][13]~411 , RF|registers[1][13]~411, dual_issue_processor, 1
instance = comp, \RF|registers[1][13] , RF|registers[1][13], dual_issue_processor, 1
instance = comp, \RF|Mux18~14 , RF|Mux18~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][13]~412 , RF|registers[2][13]~412, dual_issue_processor, 1
instance = comp, \RF|registers[2][13] , RF|registers[2][13], dual_issue_processor, 1
instance = comp, \RF|Mux18~15 , RF|Mux18~15, dual_issue_processor, 1
instance = comp, \RF|Mux18~16 , RF|Mux18~16, dual_issue_processor, 1
instance = comp, \RF|registers[14][13]~414 , RF|registers[14][13]~414, dual_issue_processor, 1
instance = comp, \RF|registers[14][13] , RF|registers[14][13], dual_issue_processor, 1
instance = comp, \RF|registers[15][13]~417 , RF|registers[15][13]~417, dual_issue_processor, 1
instance = comp, \RF|registers[15][13] , RF|registers[15][13], dual_issue_processor, 1
instance = comp, \RF|registers[13][13]~415 , RF|registers[13][13]~415, dual_issue_processor, 1
instance = comp, \RF|registers[13][13] , RF|registers[13][13], dual_issue_processor, 1
instance = comp, \RF|registers[12][13]~416 , RF|registers[12][13]~416, dual_issue_processor, 1
instance = comp, \RF|registers[12][13] , RF|registers[12][13], dual_issue_processor, 1
instance = comp, \RF|Mux18~17 , RF|Mux18~17, dual_issue_processor, 1
instance = comp, \RF|Mux18~18 , RF|Mux18~18, dual_issue_processor, 1
instance = comp, \RF|Mux18~19 , RF|Mux18~19, dual_issue_processor, 1
instance = comp, \RF|registers[29][13]~421 , RF|registers[29][13]~421, dual_issue_processor, 1
instance = comp, \RF|registers[29][13] , RF|registers[29][13], dual_issue_processor, 1
instance = comp, \RF|registers[21][13]~419 , RF|registers[21][13]~419, dual_issue_processor, 1
instance = comp, \RF|registers[21][13] , RF|registers[21][13], dual_issue_processor, 1
instance = comp, \RF|registers[17][13]~420 , RF|registers[17][13]~420, dual_issue_processor, 1
instance = comp, \RF|registers[17][13] , RF|registers[17][13], dual_issue_processor, 1
instance = comp, \RF|Mux18~0 , RF|Mux18~0, dual_issue_processor, 1
instance = comp, \RF|registers[25][13]~418 , RF|registers[25][13]~418, dual_issue_processor, 1
instance = comp, \RF|registers[25][13] , RF|registers[25][13], dual_issue_processor, 1
instance = comp, \RF|Mux18~1 , RF|Mux18~1, dual_issue_processor, 1
instance = comp, \RF|registers[31][13]~433 , RF|registers[31][13]~433, dual_issue_processor, 1
instance = comp, \RF|registers[31][13] , RF|registers[31][13], dual_issue_processor, 1
instance = comp, \RF|registers[19][13]~432 , RF|registers[19][13]~432, dual_issue_processor, 1
instance = comp, \RF|registers[19][13] , RF|registers[19][13], dual_issue_processor, 1
instance = comp, \RF|registers[23][13]~431 , RF|registers[23][13]~431, dual_issue_processor, 1
instance = comp, \RF|registers[23][13] , RF|registers[23][13], dual_issue_processor, 1
instance = comp, \RF|Mux18~7 , RF|Mux18~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][13]~430 , RF|registers[27][13]~430, dual_issue_processor, 1
instance = comp, \RF|registers[27][13] , RF|registers[27][13], dual_issue_processor, 1
instance = comp, \RF|Mux18~8 , RF|Mux18~8, dual_issue_processor, 1
instance = comp, \RF|registers[22][13]~422 , RF|registers[22][13]~422, dual_issue_processor, 1
instance = comp, \RF|registers[22][13] , RF|registers[22][13], dual_issue_processor, 1
instance = comp, \RF|registers[18][13]~424 , RF|registers[18][13]~424, dual_issue_processor, 1
instance = comp, \RF|registers[18][13] , RF|registers[18][13], dual_issue_processor, 1
instance = comp, \RF|registers[26][13]~423 , RF|registers[26][13]~423, dual_issue_processor, 1
instance = comp, \RF|registers[26][13] , RF|registers[26][13], dual_issue_processor, 1
instance = comp, \RF|Mux18~2 , RF|Mux18~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][13]~425 , RF|registers[30][13]~425, dual_issue_processor, 1
instance = comp, \RF|registers[30][13] , RF|registers[30][13], dual_issue_processor, 1
instance = comp, \RF|Mux18~3 , RF|Mux18~3, dual_issue_processor, 1
instance = comp, \RF|registers[28][13]~429 , RF|registers[28][13]~429, dual_issue_processor, 1
instance = comp, \RF|registers[28][13] , RF|registers[28][13], dual_issue_processor, 1
instance = comp, \RF|registers[20][13]~426 , RF|registers[20][13]~426, dual_issue_processor, 1
instance = comp, \RF|registers[20][13] , RF|registers[20][13], dual_issue_processor, 1
instance = comp, \RF|registers[24][13]~427 , RF|registers[24][13]~427, dual_issue_processor, 1
instance = comp, \RF|registers[24][13] , RF|registers[24][13], dual_issue_processor, 1
instance = comp, \RF|registers[16][13]~428 , RF|registers[16][13]~428, dual_issue_processor, 1
instance = comp, \RF|registers[16][13] , RF|registers[16][13], dual_issue_processor, 1
instance = comp, \RF|Mux18~4 , RF|Mux18~4, dual_issue_processor, 1
instance = comp, \RF|Mux18~5 , RF|Mux18~5, dual_issue_processor, 1
instance = comp, \RF|Mux18~6 , RF|Mux18~6, dual_issue_processor, 1
instance = comp, \RF|Mux18~9 , RF|Mux18~9, dual_issue_processor, 1
instance = comp, \RF|Mux18~20 , RF|Mux18~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[13] , ID_EX_INST1_PIPE|readData1_EX_inst1[13], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux18~0 , Forward_A_inst1|Mux18~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux18~1 , Forward_A_inst1|Mux18~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux18~2 , Forward_A_inst1|Mux18~2, dual_issue_processor, 1
instance = comp, \RF|Mux48~14 , RF|Mux48~14, dual_issue_processor, 1
instance = comp, \RF|Mux48~15 , RF|Mux48~15, dual_issue_processor, 1
instance = comp, \RF|Mux48~12 , RF|Mux48~12, dual_issue_processor, 1
instance = comp, \RF|Mux48~13 , RF|Mux48~13, dual_issue_processor, 1
instance = comp, \RF|Mux48~16 , RF|Mux48~16, dual_issue_processor, 1
instance = comp, \RF|Mux48~17 , RF|Mux48~17, dual_issue_processor, 1
instance = comp, \RF|Mux48~18 , RF|Mux48~18, dual_issue_processor, 1
instance = comp, \RF|Mux48~10 , RF|Mux48~10, dual_issue_processor, 1
instance = comp, \RF|Mux48~11 , RF|Mux48~11, dual_issue_processor, 1
instance = comp, \RF|Mux48~19 , RF|Mux48~19, dual_issue_processor, 1
instance = comp, \RF|Mux48~0 , RF|Mux48~0, dual_issue_processor, 1
instance = comp, \RF|Mux48~1 , RF|Mux48~1, dual_issue_processor, 1
instance = comp, \RF|Mux48~2 , RF|Mux48~2, dual_issue_processor, 1
instance = comp, \RF|Mux48~3 , RF|Mux48~3, dual_issue_processor, 1
instance = comp, \RF|Mux48~4 , RF|Mux48~4, dual_issue_processor, 1
instance = comp, \RF|Mux48~5 , RF|Mux48~5, dual_issue_processor, 1
instance = comp, \RF|Mux48~6 , RF|Mux48~6, dual_issue_processor, 1
instance = comp, \RF|Mux48~7 , RF|Mux48~7, dual_issue_processor, 1
instance = comp, \RF|Mux48~8 , RF|Mux48~8, dual_issue_processor, 1
instance = comp, \RF|Mux48~9 , RF|Mux48~9, dual_issue_processor, 1
instance = comp, \RF|Mux48~20 , RF|Mux48~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[15] , ID_EX_INST1_PIPE|readData2_EX_inst1[15], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux16~1_RESYN2582 , Forward_B_inst1|Mux16~1_RESYN2582, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux16~1_RESYN2580 , Forward_B_inst1|Mux16~1_RESYN2580, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux16~1 , Forward_B_inst1|Mux16~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux16~2 , Forward_B_inst1|Mux16~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[15] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[15], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~45 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~45, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[13] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[13], dual_issue_processor, 1
instance = comp, \RF|Mux113~17 , RF|Mux113~17, dual_issue_processor, 1
instance = comp, \RF|Mux113~18 , RF|Mux113~18, dual_issue_processor, 1
instance = comp, \RF|Mux113~10 , RF|Mux113~10, dual_issue_processor, 1
instance = comp, \RF|Mux113~11 , RF|Mux113~11, dual_issue_processor, 1
instance = comp, \RF|Mux113~14 , RF|Mux113~14, dual_issue_processor, 1
instance = comp, \RF|Mux113~15 , RF|Mux113~15, dual_issue_processor, 1
instance = comp, \RF|Mux113~12 , RF|Mux113~12, dual_issue_processor, 1
instance = comp, \RF|Mux113~13 , RF|Mux113~13, dual_issue_processor, 1
instance = comp, \RF|Mux113~16 , RF|Mux113~16, dual_issue_processor, 1
instance = comp, \RF|Mux113~19 , RF|Mux113~19, dual_issue_processor, 1
instance = comp, \RF|Mux113~0 , RF|Mux113~0, dual_issue_processor, 1
instance = comp, \RF|Mux113~1 , RF|Mux113~1, dual_issue_processor, 1
instance = comp, \RF|Mux113~7 , RF|Mux113~7, dual_issue_processor, 1
instance = comp, \RF|Mux113~8 , RF|Mux113~8, dual_issue_processor, 1
instance = comp, \RF|Mux113~4 , RF|Mux113~4, dual_issue_processor, 1
instance = comp, \RF|Mux113~5 , RF|Mux113~5, dual_issue_processor, 1
instance = comp, \RF|Mux113~2 , RF|Mux113~2, dual_issue_processor, 1
instance = comp, \RF|Mux113~3 , RF|Mux113~3, dual_issue_processor, 1
instance = comp, \RF|Mux113~6 , RF|Mux113~6, dual_issue_processor, 1
instance = comp, \RF|Mux113~9 , RF|Mux113~9, dual_issue_processor, 1
instance = comp, \RF|Mux113~20 , RF|Mux113~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[14] , ID_EX_INST2_PIPE|readData2_EX_inst2[14], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux17~0 , Forward_B_inst2|Mux17~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux17~1 , Forward_B_inst2|Mux17~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~46 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~46, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[14] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[14], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~47 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~47, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[15] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[15], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a12 , DM|altsyncram_component|auto_generated|ram_block1a12, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux19~0 , WRITE_BACK_MUX_INST1|Mux19~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[12] , MEM_WB_INST1_PIPE|writeData_inst1_WB[12], dual_issue_processor, 1
instance = comp, \RF|registers[10][12]~377 , RF|registers[10][12]~377, dual_issue_processor, 1
instance = comp, \RF|registers[10][12] , RF|registers[10][12], dual_issue_processor, 1
instance = comp, \RF|registers[8][12]~378 , RF|registers[8][12]~378, dual_issue_processor, 1
instance = comp, \RF|registers[8][12] , RF|registers[8][12], dual_issue_processor, 1
instance = comp, \RF|Mux19~12 , RF|Mux19~12, dual_issue_processor, 1
instance = comp, \RF|registers[9][12]~376 , RF|registers[9][12]~376, dual_issue_processor, 1
instance = comp, \RF|registers[9][12] , RF|registers[9][12], dual_issue_processor, 1
instance = comp, \RF|registers[11][12]~379 , RF|registers[11][12]~379, dual_issue_processor, 1
instance = comp, \RF|registers[11][12] , RF|registers[11][12], dual_issue_processor, 1
instance = comp, \RF|Mux19~13 , RF|Mux19~13, dual_issue_processor, 1
instance = comp, \RF|registers[1][12]~380 , RF|registers[1][12]~380, dual_issue_processor, 1
instance = comp, \RF|registers[1][12] , RF|registers[1][12], dual_issue_processor, 1
instance = comp, \RF|registers[3][12]~382 , RF|registers[3][12]~382, dual_issue_processor, 1
instance = comp, \RF|registers[3][12] , RF|registers[3][12], dual_issue_processor, 1
instance = comp, \RF|Mux19~14 , RF|Mux19~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][12]~381 , RF|registers[2][12]~381, dual_issue_processor, 1
instance = comp, \RF|registers[2][12] , RF|registers[2][12], dual_issue_processor, 1
instance = comp, \RF|Mux19~15 , RF|Mux19~15, dual_issue_processor, 1
instance = comp, \RF|Mux19~16 , RF|Mux19~16, dual_issue_processor, 1
instance = comp, \RF|registers[14][12]~383 , RF|registers[14][12]~383, dual_issue_processor, 1
instance = comp, \RF|registers[14][12] , RF|registers[14][12], dual_issue_processor, 1
instance = comp, \RF|registers[15][12]~386 , RF|registers[15][12]~386, dual_issue_processor, 1
instance = comp, \RF|registers[15][12] , RF|registers[15][12], dual_issue_processor, 1
instance = comp, \RF|registers[12][12]~385 , RF|registers[12][12]~385, dual_issue_processor, 1
instance = comp, \RF|registers[12][12] , RF|registers[12][12], dual_issue_processor, 1
instance = comp, \RF|registers[13][12]~384 , RF|registers[13][12]~384, dual_issue_processor, 1
instance = comp, \RF|registers[13][12] , RF|registers[13][12], dual_issue_processor, 1
instance = comp, \RF|Mux19~17 , RF|Mux19~17, dual_issue_processor, 1
instance = comp, \RF|Mux19~18 , RF|Mux19~18, dual_issue_processor, 1
instance = comp, \RF|registers[7][12]~375 , RF|registers[7][12]~375, dual_issue_processor, 1
instance = comp, \RF|registers[7][12] , RF|registers[7][12], dual_issue_processor, 1
instance = comp, \RF|registers[6][12]~372 , RF|registers[6][12]~372, dual_issue_processor, 1
instance = comp, \RF|registers[6][12] , RF|registers[6][12], dual_issue_processor, 1
instance = comp, \RF|registers[4][12]~374 , RF|registers[4][12]~374, dual_issue_processor, 1
instance = comp, \RF|registers[4][12] , RF|registers[4][12], dual_issue_processor, 1
instance = comp, \RF|registers[5][12]~373 , RF|registers[5][12]~373, dual_issue_processor, 1
instance = comp, \RF|registers[5][12] , RF|registers[5][12], dual_issue_processor, 1
instance = comp, \RF|Mux19~10 , RF|Mux19~10, dual_issue_processor, 1
instance = comp, \RF|Mux19~11 , RF|Mux19~11, dual_issue_processor, 1
instance = comp, \RF|Mux19~19 , RF|Mux19~19, dual_issue_processor, 1
instance = comp, \RF|registers[30][12]~394 , RF|registers[30][12]~394, dual_issue_processor, 1
instance = comp, \RF|registers[30][12] , RF|registers[30][12], dual_issue_processor, 1
instance = comp, \RF|registers[18][12]~393 , RF|registers[18][12]~393, dual_issue_processor, 1
instance = comp, \RF|registers[18][12] , RF|registers[18][12], dual_issue_processor, 1
instance = comp, \RF|registers[22][12]~392 , RF|registers[22][12]~392, dual_issue_processor, 1
instance = comp, \RF|registers[22][12] , RF|registers[22][12], dual_issue_processor, 1
instance = comp, \RF|Mux19~2 , RF|Mux19~2, dual_issue_processor, 1
instance = comp, \RF|registers[26][12]~391 , RF|registers[26][12]~391, dual_issue_processor, 1
instance = comp, \RF|registers[26][12] , RF|registers[26][12], dual_issue_processor, 1
instance = comp, \RF|Mux19~3 , RF|Mux19~3, dual_issue_processor, 1
instance = comp, \RF|registers[24][12]~395 , RF|registers[24][12]~395, dual_issue_processor, 1
instance = comp, \RF|registers[24][12] , RF|registers[24][12], dual_issue_processor, 1
instance = comp, \RF|registers[20][12]~396 , RF|registers[20][12]~396, dual_issue_processor, 1
instance = comp, \RF|registers[20][12] , RF|registers[20][12], dual_issue_processor, 1
instance = comp, \RF|registers[16][12]~397 , RF|registers[16][12]~397, dual_issue_processor, 1
instance = comp, \RF|registers[16][12] , RF|registers[16][12], dual_issue_processor, 1
instance = comp, \RF|Mux19~4 , RF|Mux19~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][12]~398 , RF|registers[28][12]~398, dual_issue_processor, 1
instance = comp, \RF|registers[28][12] , RF|registers[28][12], dual_issue_processor, 1
instance = comp, \RF|Mux19~5 , RF|Mux19~5, dual_issue_processor, 1
instance = comp, \RF|Mux19~6 , RF|Mux19~6, dual_issue_processor, 1
instance = comp, \RF|registers[21][12]~387 , RF|registers[21][12]~387, dual_issue_processor, 1
instance = comp, \RF|registers[21][12] , RF|registers[21][12], dual_issue_processor, 1
instance = comp, \RF|registers[29][12]~390 , RF|registers[29][12]~390, dual_issue_processor, 1
instance = comp, \RF|registers[29][12] , RF|registers[29][12], dual_issue_processor, 1
instance = comp, \RF|registers[25][12]~388 , RF|registers[25][12]~388, dual_issue_processor, 1
instance = comp, \RF|registers[25][12] , RF|registers[25][12], dual_issue_processor, 1
instance = comp, \RF|registers[17][12]~389 , RF|registers[17][12]~389, dual_issue_processor, 1
instance = comp, \RF|registers[17][12] , RF|registers[17][12], dual_issue_processor, 1
instance = comp, \RF|Mux19~0 , RF|Mux19~0, dual_issue_processor, 1
instance = comp, \RF|Mux19~1 , RF|Mux19~1, dual_issue_processor, 1
instance = comp, \RF|registers[23][12]~399 , RF|registers[23][12]~399, dual_issue_processor, 1
instance = comp, \RF|registers[23][12] , RF|registers[23][12], dual_issue_processor, 1
instance = comp, \RF|registers[31][12]~402 , RF|registers[31][12]~402, dual_issue_processor, 1
instance = comp, \RF|registers[31][12] , RF|registers[31][12], dual_issue_processor, 1
instance = comp, \RF|registers[19][12]~401 , RF|registers[19][12]~401, dual_issue_processor, 1
instance = comp, \RF|registers[19][12] , RF|registers[19][12], dual_issue_processor, 1
instance = comp, \RF|registers[27][12]~400 , RF|registers[27][12]~400, dual_issue_processor, 1
instance = comp, \RF|registers[27][12] , RF|registers[27][12], dual_issue_processor, 1
instance = comp, \RF|Mux19~7 , RF|Mux19~7, dual_issue_processor, 1
instance = comp, \RF|Mux19~8 , RF|Mux19~8, dual_issue_processor, 1
instance = comp, \RF|Mux19~9 , RF|Mux19~9, dual_issue_processor, 1
instance = comp, \RF|Mux19~20 , RF|Mux19~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[12] , ID_EX_INST1_PIPE|readData1_EX_inst1[12], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux19~0 , Forward_A_inst1|Mux19~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux19~1 , Forward_A_inst1|Mux19~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux19~2 , Forward_A_inst1|Mux19~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~24 , ALU_1|Add1~24, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~26 , ALU_1|Add1~26, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~28 , ALU_1|Add1~28, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~30 , ALU_1|Add1~30, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~32 , ALU_1|Add1~32, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~34 , ALU_1|Add1~34, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~36 , ALU_1|Add1~36, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~38 , ALU_1|Add1~38, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~40 , ALU_1|Add1~40, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~32 , ALU_1|Add0~32, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~34 , ALU_1|Add0~34, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~36 , ALU_1|Add0~36, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~38 , ALU_1|Add0~38, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~40 , ALU_1|Add0~40, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~0 , ALU_1|Mux11~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~1 , ALU_1|Mux11~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~2 , ALU_1|Mux11~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux11~6 , ALU_1|Mux11~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[20] , EX_MEM_INST1_PIPE|AluOutMem_inst1[20], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux11~1 , Forward_A_inst2|Mux11~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux11~2 , Forward_A_inst2|Mux11~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux11~4 , ALU_2|Mux11~4, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[19]~23 , Final_Alu_inst2_B_Src|out[19]~23, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~34 , ALU_2|Add0~34, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~36 , ALU_2|Add0~36, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~38 , ALU_2|Add0~38, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~40 , ALU_2|Add0~40, dual_issue_processor, 1
instance = comp, \RF|Mux82~2 , RF|Mux82~2, dual_issue_processor, 1
instance = comp, \RF|Mux82~3 , RF|Mux82~3, dual_issue_processor, 1
instance = comp, \RF|Mux82~4 , RF|Mux82~4, dual_issue_processor, 1
instance = comp, \RF|Mux82~5 , RF|Mux82~5, dual_issue_processor, 1
instance = comp, \RF|Mux82~6 , RF|Mux82~6, dual_issue_processor, 1
instance = comp, \RF|Mux82~0 , RF|Mux82~0, dual_issue_processor, 1
instance = comp, \RF|Mux82~1 , RF|Mux82~1, dual_issue_processor, 1
instance = comp, \RF|Mux82~7 , RF|Mux82~7, dual_issue_processor, 1
instance = comp, \RF|Mux82~8 , RF|Mux82~8, dual_issue_processor, 1
instance = comp, \RF|Mux82~9 , RF|Mux82~9, dual_issue_processor, 1
instance = comp, \RF|Mux82~10 , RF|Mux82~10, dual_issue_processor, 1
instance = comp, \RF|Mux82~11 , RF|Mux82~11, dual_issue_processor, 1
instance = comp, \RF|Mux82~17 , RF|Mux82~17, dual_issue_processor, 1
instance = comp, \RF|Mux82~18 , RF|Mux82~18, dual_issue_processor, 1
instance = comp, \RF|Mux82~12 , RF|Mux82~12, dual_issue_processor, 1
instance = comp, \RF|Mux82~13 , RF|Mux82~13, dual_issue_processor, 1
instance = comp, \RF|Mux82~14 , RF|Mux82~14, dual_issue_processor, 1
instance = comp, \RF|Mux82~15 , RF|Mux82~15, dual_issue_processor, 1
instance = comp, \RF|Mux82~16 , RF|Mux82~16, dual_issue_processor, 1
instance = comp, \RF|Mux82~19 , RF|Mux82~19, dual_issue_processor, 1
instance = comp, \RF|Mux82~20 , RF|Mux82~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[13] , ID_EX_INST2_PIPE|readData1_EX_inst2[13], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux18~0 , Forward_A_inst2|Mux18~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux18~1 , Forward_A_inst2|Mux18~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux18~2 , Forward_A_inst2|Mux18~2, dual_issue_processor, 1
instance = comp, \RF|Mux83~0 , RF|Mux83~0, dual_issue_processor, 1
instance = comp, \RF|Mux83~1 , RF|Mux83~1, dual_issue_processor, 1
instance = comp, \RF|Mux83~2 , RF|Mux83~2, dual_issue_processor, 1
instance = comp, \RF|Mux83~3 , RF|Mux83~3, dual_issue_processor, 1
instance = comp, \RF|Mux83~4 , RF|Mux83~4, dual_issue_processor, 1
instance = comp, \RF|Mux83~5 , RF|Mux83~5, dual_issue_processor, 1
instance = comp, \RF|Mux83~6 , RF|Mux83~6, dual_issue_processor, 1
instance = comp, \RF|Mux83~7 , RF|Mux83~7, dual_issue_processor, 1
instance = comp, \RF|Mux83~8 , RF|Mux83~8, dual_issue_processor, 1
instance = comp, \RF|Mux83~9 , RF|Mux83~9, dual_issue_processor, 1
instance = comp, \RF|Mux83~10 , RF|Mux83~10, dual_issue_processor, 1
instance = comp, \RF|Mux83~11 , RF|Mux83~11, dual_issue_processor, 1
instance = comp, \RF|Mux83~17 , RF|Mux83~17, dual_issue_processor, 1
instance = comp, \RF|Mux83~18 , RF|Mux83~18, dual_issue_processor, 1
instance = comp, \RF|Mux83~12 , RF|Mux83~12, dual_issue_processor, 1
instance = comp, \RF|Mux83~13 , RF|Mux83~13, dual_issue_processor, 1
instance = comp, \RF|Mux83~14 , RF|Mux83~14, dual_issue_processor, 1
instance = comp, \RF|Mux83~15 , RF|Mux83~15, dual_issue_processor, 1
instance = comp, \RF|Mux83~16 , RF|Mux83~16, dual_issue_processor, 1
instance = comp, \RF|Mux83~19 , RF|Mux83~19, dual_issue_processor, 1
instance = comp, \RF|Mux83~20 , RF|Mux83~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[12] , ID_EX_INST2_PIPE|readData1_EX_inst2[12], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux19~0 , Forward_A_inst2|Mux19~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux19~1 , Forward_A_inst2|Mux19~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux19~2 , Forward_A_inst2|Mux19~2, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~24 , ALU_2|Add1~24, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~26 , ALU_2|Add1~26, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~28 , ALU_2|Add1~28, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~30 , ALU_2|Add1~30, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~32 , ALU_2|Add1~32, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~34 , ALU_2|Add1~34, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~36 , ALU_2|Add1~36, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~38 , ALU_2|Add1~38, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~40 , ALU_2|Add1~40, dual_issue_processor, 1
instance = comp, \ALU_2|Mux11~0 , ALU_2|Mux11~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux11~1 , ALU_2|Mux11~1, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~58 , ALU_2|ShiftLeft0~58, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~67 , ALU_2|ShiftLeft0~67, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~68 , ALU_2|ShiftLeft0~68, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~90 , ALU_2|ShiftLeft0~90, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~89 , ALU_2|ShiftLeft0~89, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~91 , ALU_2|ShiftLeft0~91, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~92 , ALU_2|ShiftLeft0~92, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~32 , ALU_2|ShiftLeft0~32, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~25 , ALU_2|ShiftLeft0~25, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~33 , ALU_2|ShiftLeft0~33, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~50 , ALU_2|ShiftLeft0~50, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~41 , ALU_2|ShiftLeft0~41, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~51 , ALU_2|ShiftLeft0~51, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~52 , ALU_2|ShiftLeft0~52, dual_issue_processor, 1
instance = comp, \ALU_2|Mux11~2 , ALU_2|Mux11~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux11~3 , ALU_2|Mux11~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux11~5 , ALU_2|Mux11~5, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~146 , ALU_2|ShiftRight0~146, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~37 , ALU_2|ShiftRight0~37, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~38 , ALU_2|ShiftRight0~38, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~119 , ALU_2|ShiftRight0~119, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~120 , ALU_2|ShiftRight0~120, dual_issue_processor, 1
instance = comp, \ALU_2|Mux11~6 , ALU_2|Mux11~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[20] , EX_MEM_INST2_PIPE|AluOutMem_inst2[20], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux11~0 , Forward_A_inst1|Mux11~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux11~1 , Forward_A_inst1|Mux11~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux11~2 , Forward_A_inst1|Mux11~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~42 , ALU_1|Add0~42, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~42 , ALU_1|Add1~42, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~2 , ALU_1|Mux10~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~3 , ALU_1|Mux10~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~4 , ALU_1|Mux10~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~17 , ALU_1|ShiftLeft0~17, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~70 , ALU_1|ShiftLeft0~70, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~69 , ALU_1|ShiftLeft0~69, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~71 , ALU_1|ShiftLeft0~71, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~22 , ALU_1|ShiftLeft0~22, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~73 , ALU_1|ShiftLeft0~73, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~133 , ALU_1|ShiftLeft0~133, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~18 , ALU_1|ShiftLeft0~18, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~74 , ALU_1|ShiftLeft0~74, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~75 , ALU_1|ShiftLeft0~75, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~76 , ALU_1|ShiftLeft0~76, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~5 , ALU_1|Mux10~5, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~9 , ALU_1|ShiftLeft0~9, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~66 , ALU_1|ShiftLeft0~66, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~67 , ALU_1|ShiftLeft0~67, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~6 , ALU_1|Mux10~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux10~8 , ALU_1|Mux10~8, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[21] , EX_MEM_INST1_PIPE|AluOutMem_inst1[21], dual_issue_processor, 1
instance = comp, \RF|registers[11][21]~654 , RF|registers[11][21]~654, dual_issue_processor, 1
instance = comp, \RF|registers[11][21] , RF|registers[11][21], dual_issue_processor, 1
instance = comp, \RF|registers[10][21]~652 , RF|registers[10][21]~652, dual_issue_processor, 1
instance = comp, \RF|registers[10][21] , RF|registers[10][21], dual_issue_processor, 1
instance = comp, \RF|registers[8][21]~653 , RF|registers[8][21]~653, dual_issue_processor, 1
instance = comp, \RF|registers[8][21] , RF|registers[8][21], dual_issue_processor, 1
instance = comp, \RF|Mux10~10 , RF|Mux10~10, dual_issue_processor, 1
instance = comp, \RF|Mux10~11 , RF|Mux10~11, dual_issue_processor, 1
instance = comp, \RF|registers[6][21]~655 , RF|registers[6][21]~655, dual_issue_processor, 1
instance = comp, \RF|registers[6][21] , RF|registers[6][21], dual_issue_processor, 1
instance = comp, \RF|registers[5][21]~656 , RF|registers[5][21]~656, dual_issue_processor, 1
instance = comp, \RF|registers[5][21] , RF|registers[5][21], dual_issue_processor, 1
instance = comp, \RF|registers[4][21]~657 , RF|registers[4][21]~657, dual_issue_processor, 1
instance = comp, \RF|registers[4][21] , RF|registers[4][21], dual_issue_processor, 1
instance = comp, \RF|Mux10~12 , RF|Mux10~12, dual_issue_processor, 1
instance = comp, \RF|registers[7][21]~658 , RF|registers[7][21]~658, dual_issue_processor, 1
instance = comp, \RF|registers[7][21] , RF|registers[7][21], dual_issue_processor, 1
instance = comp, \RF|Mux10~13 , RF|Mux10~13, dual_issue_processor, 1
instance = comp, \RF|registers[1][21]~659 , RF|registers[1][21]~659, dual_issue_processor, 1
instance = comp, \RF|registers[1][21] , RF|registers[1][21], dual_issue_processor, 1
instance = comp, \RF|registers[3][21]~661 , RF|registers[3][21]~661, dual_issue_processor, 1
instance = comp, \RF|registers[3][21] , RF|registers[3][21], dual_issue_processor, 1
instance = comp, \RF|Mux10~14 , RF|Mux10~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][21]~660 , RF|registers[2][21]~660, dual_issue_processor, 1
instance = comp, \RF|registers[2][21] , RF|registers[2][21], dual_issue_processor, 1
instance = comp, \RF|Mux10~15 , RF|Mux10~15, dual_issue_processor, 1
instance = comp, \RF|Mux10~16 , RF|Mux10~16, dual_issue_processor, 1
instance = comp, \RF|registers[14][21]~662 , RF|registers[14][21]~662, dual_issue_processor, 1
instance = comp, \RF|registers[14][21] , RF|registers[14][21], dual_issue_processor, 1
instance = comp, \RF|registers[15][21]~665 , RF|registers[15][21]~665, dual_issue_processor, 1
instance = comp, \RF|registers[15][21] , RF|registers[15][21], dual_issue_processor, 1
instance = comp, \RF|registers[12][21]~664 , RF|registers[12][21]~664, dual_issue_processor, 1
instance = comp, \RF|registers[12][21] , RF|registers[12][21], dual_issue_processor, 1
instance = comp, \RF|registers[13][21]~663 , RF|registers[13][21]~663, dual_issue_processor, 1
instance = comp, \RF|registers[13][21] , RF|registers[13][21], dual_issue_processor, 1
instance = comp, \RF|Mux10~17 , RF|Mux10~17, dual_issue_processor, 1
instance = comp, \RF|Mux10~18 , RF|Mux10~18, dual_issue_processor, 1
instance = comp, \RF|Mux10~19 , RF|Mux10~19, dual_issue_processor, 1
instance = comp, \RF|registers[25][21]~666 , RF|registers[25][21]~666, dual_issue_processor, 1
instance = comp, \RF|registers[25][21] , RF|registers[25][21], dual_issue_processor, 1
instance = comp, \RF|registers[17][21]~668 , RF|registers[17][21]~668, dual_issue_processor, 1
instance = comp, \RF|registers[17][21] , RF|registers[17][21], dual_issue_processor, 1
instance = comp, \RF|registers[21][21]~667 , RF|registers[21][21]~667, dual_issue_processor, 1
instance = comp, \RF|registers[21][21] , RF|registers[21][21], dual_issue_processor, 1
instance = comp, \RF|Mux10~0 , RF|Mux10~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][21]~669 , RF|registers[29][21]~669, dual_issue_processor, 1
instance = comp, \RF|registers[29][21] , RF|registers[29][21], dual_issue_processor, 1
instance = comp, \RF|Mux10~1 , RF|Mux10~1, dual_issue_processor, 1
instance = comp, \RF|registers[27][21]~678 , RF|registers[27][21]~678, dual_issue_processor, 1
instance = comp, \RF|registers[27][21] , RF|registers[27][21], dual_issue_processor, 1
instance = comp, \RF|registers[31][21]~681 , RF|registers[31][21]~681, dual_issue_processor, 1
instance = comp, \RF|registers[31][21] , RF|registers[31][21], dual_issue_processor, 1
instance = comp, \RF|registers[23][21]~679 , RF|registers[23][21]~679, dual_issue_processor, 1
instance = comp, \RF|registers[23][21] , RF|registers[23][21], dual_issue_processor, 1
instance = comp, \RF|registers[19][21]~680 , RF|registers[19][21]~680, dual_issue_processor, 1
instance = comp, \RF|registers[19][21] , RF|registers[19][21], dual_issue_processor, 1
instance = comp, \RF|Mux10~7 , RF|Mux10~7, dual_issue_processor, 1
instance = comp, \RF|Mux10~8 , RF|Mux10~8, dual_issue_processor, 1
instance = comp, \RF|registers[22][21]~670 , RF|registers[22][21]~670, dual_issue_processor, 1
instance = comp, \RF|registers[22][21] , RF|registers[22][21], dual_issue_processor, 1
instance = comp, \RF|registers[26][21]~671 , RF|registers[26][21]~671, dual_issue_processor, 1
instance = comp, \RF|registers[26][21] , RF|registers[26][21], dual_issue_processor, 1
instance = comp, \RF|registers[18][21]~672 , RF|registers[18][21]~672, dual_issue_processor, 1
instance = comp, \RF|registers[18][21] , RF|registers[18][21], dual_issue_processor, 1
instance = comp, \RF|Mux10~2 , RF|Mux10~2, dual_issue_processor, 1
instance = comp, \RF|registers[30][21]~673 , RF|registers[30][21]~673, dual_issue_processor, 1
instance = comp, \RF|registers[30][21] , RF|registers[30][21], dual_issue_processor, 1
instance = comp, \RF|Mux10~3 , RF|Mux10~3, dual_issue_processor, 1
instance = comp, \RF|registers[24][21]~675 , RF|registers[24][21]~675, dual_issue_processor, 1
instance = comp, \RF|registers[24][21] , RF|registers[24][21], dual_issue_processor, 1
instance = comp, \RF|registers[16][21]~676 , RF|registers[16][21]~676, dual_issue_processor, 1
instance = comp, \RF|registers[16][21] , RF|registers[16][21], dual_issue_processor, 1
instance = comp, \RF|Mux10~4 , RF|Mux10~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][21]~677 , RF|registers[28][21]~677, dual_issue_processor, 1
instance = comp, \RF|registers[28][21] , RF|registers[28][21], dual_issue_processor, 1
instance = comp, \RF|registers[20][21]~674 , RF|registers[20][21]~674, dual_issue_processor, 1
instance = comp, \RF|registers[20][21] , RF|registers[20][21], dual_issue_processor, 1
instance = comp, \RF|Mux10~5 , RF|Mux10~5, dual_issue_processor, 1
instance = comp, \RF|Mux10~6 , RF|Mux10~6, dual_issue_processor, 1
instance = comp, \RF|Mux10~9 , RF|Mux10~9, dual_issue_processor, 1
instance = comp, \RF|Mux10~20 , RF|Mux10~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[21] , ID_EX_INST1_PIPE|readData1_EX_inst1[21], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux10~0 , Forward_A_inst1|Mux10~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux10~1 , Forward_A_inst1|Mux10~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux10~2 , Forward_A_inst1|Mux10~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~44 , ALU_1|Add0~44, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~44 , ALU_1|Add1~44, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~0 , ALU_1|Mux9~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~1 , ALU_1|Mux9~1, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~48 , ALU_1|ShiftRight0~48, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~52 , ALU_1|ShiftRight0~52, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~2 , ALU_1|Mux9~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux9~6 , ALU_1|Mux9~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[22] , EX_MEM_INST1_PIPE|AluOutMem_inst1[22], dual_issue_processor, 1
instance = comp, \RF|registers[29][22]~700 , RF|registers[29][22]~700, dual_issue_processor, 1
instance = comp, \RF|registers[29][22] , RF|registers[29][22], dual_issue_processor, 1
instance = comp, \RF|registers[21][22]~697 , RF|registers[21][22]~697, dual_issue_processor, 1
instance = comp, \RF|registers[21][22] , RF|registers[21][22], dual_issue_processor, 1
instance = comp, \RF|registers[25][22]~698 , RF|registers[25][22]~698, dual_issue_processor, 1
instance = comp, \RF|registers[25][22] , RF|registers[25][22], dual_issue_processor, 1
instance = comp, \RF|registers[17][22]~699 , RF|registers[17][22]~699, dual_issue_processor, 1
instance = comp, \RF|registers[17][22] , RF|registers[17][22], dual_issue_processor, 1
instance = comp, \RF|Mux9~0 , RF|Mux9~0, dual_issue_processor, 1
instance = comp, \RF|Mux9~1 , RF|Mux9~1, dual_issue_processor, 1
instance = comp, \RF|registers[31][22]~712 , RF|registers[31][22]~712, dual_issue_processor, 1
instance = comp, \RF|registers[31][22] , RF|registers[31][22], dual_issue_processor, 1
instance = comp, \RF|registers[23][22]~709 , RF|registers[23][22]~709, dual_issue_processor, 1
instance = comp, \RF|registers[23][22] , RF|registers[23][22], dual_issue_processor, 1
instance = comp, \RF|registers[27][22]~710 , RF|registers[27][22]~710, dual_issue_processor, 1
instance = comp, \RF|registers[27][22] , RF|registers[27][22], dual_issue_processor, 1
instance = comp, \RF|registers[19][22]~711 , RF|registers[19][22]~711, dual_issue_processor, 1
instance = comp, \RF|registers[19][22] , RF|registers[19][22], dual_issue_processor, 1
instance = comp, \RF|Mux9~7 , RF|Mux9~7, dual_issue_processor, 1
instance = comp, \RF|Mux9~8 , RF|Mux9~8, dual_issue_processor, 1
instance = comp, \RF|registers[20][22]~706 , RF|registers[20][22]~706, dual_issue_processor, 1
instance = comp, \RF|registers[20][22] , RF|registers[20][22], dual_issue_processor, 1
instance = comp, \RF|registers[16][22]~707 , RF|registers[16][22]~707, dual_issue_processor, 1
instance = comp, \RF|registers[16][22] , RF|registers[16][22], dual_issue_processor, 1
instance = comp, \RF|Mux9~4 , RF|Mux9~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][22]~708 , RF|registers[28][22]~708, dual_issue_processor, 1
instance = comp, \RF|registers[28][22] , RF|registers[28][22], dual_issue_processor, 1
instance = comp, \RF|registers[24][22]~705 , RF|registers[24][22]~705, dual_issue_processor, 1
instance = comp, \RF|registers[24][22] , RF|registers[24][22], dual_issue_processor, 1
instance = comp, \RF|Mux9~5 , RF|Mux9~5, dual_issue_processor, 1
instance = comp, \RF|registers[30][22]~704 , RF|registers[30][22]~704, dual_issue_processor, 1
instance = comp, \RF|registers[30][22] , RF|registers[30][22], dual_issue_processor, 1
instance = comp, \RF|registers[18][22]~703 , RF|registers[18][22]~703, dual_issue_processor, 1
instance = comp, \RF|registers[18][22] , RF|registers[18][22], dual_issue_processor, 1
instance = comp, \RF|registers[22][22]~702 , RF|registers[22][22]~702, dual_issue_processor, 1
instance = comp, \RF|registers[22][22] , RF|registers[22][22], dual_issue_processor, 1
instance = comp, \RF|Mux9~2 , RF|Mux9~2, dual_issue_processor, 1
instance = comp, \RF|registers[26][22]~701 , RF|registers[26][22]~701, dual_issue_processor, 1
instance = comp, \RF|registers[26][22] , RF|registers[26][22], dual_issue_processor, 1
instance = comp, \RF|Mux9~3 , RF|Mux9~3, dual_issue_processor, 1
instance = comp, \RF|Mux9~6 , RF|Mux9~6, dual_issue_processor, 1
instance = comp, \RF|Mux9~9 , RF|Mux9~9, dual_issue_processor, 1
instance = comp, \RF|registers[9][22]~686 , RF|registers[9][22]~686, dual_issue_processor, 1
instance = comp, \RF|registers[9][22] , RF|registers[9][22], dual_issue_processor, 1
instance = comp, \RF|registers[11][22]~689 , RF|registers[11][22]~689, dual_issue_processor, 1
instance = comp, \RF|registers[11][22] , RF|registers[11][22], dual_issue_processor, 1
instance = comp, \RF|registers[8][22]~688 , RF|registers[8][22]~688, dual_issue_processor, 1
instance = comp, \RF|registers[8][22] , RF|registers[8][22], dual_issue_processor, 1
instance = comp, \RF|registers[10][22]~687 , RF|registers[10][22]~687, dual_issue_processor, 1
instance = comp, \RF|registers[10][22] , RF|registers[10][22], dual_issue_processor, 1
instance = comp, \RF|Mux9~12 , RF|Mux9~12, dual_issue_processor, 1
instance = comp, \RF|Mux9~13 , RF|Mux9~13, dual_issue_processor, 1
instance = comp, \RF|registers[3][22]~692 , RF|registers[3][22]~692, dual_issue_processor, 1
instance = comp, \RF|registers[3][22] , RF|registers[3][22], dual_issue_processor, 1
instance = comp, \RF|registers[1][22]~690 , RF|registers[1][22]~690, dual_issue_processor, 1
instance = comp, \RF|registers[1][22] , RF|registers[1][22], dual_issue_processor, 1
instance = comp, \RF|Mux9~14 , RF|Mux9~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][22]~691 , RF|registers[2][22]~691, dual_issue_processor, 1
instance = comp, \RF|registers[2][22] , RF|registers[2][22], dual_issue_processor, 1
instance = comp, \RF|Mux9~15 , RF|Mux9~15, dual_issue_processor, 1
instance = comp, \RF|Mux9~16 , RF|Mux9~16, dual_issue_processor, 1
instance = comp, \RF|registers[7][22]~685 , RF|registers[7][22]~685, dual_issue_processor, 1
instance = comp, \RF|registers[7][22] , RF|registers[7][22], dual_issue_processor, 1
instance = comp, \RF|registers[6][22]~682 , RF|registers[6][22]~682, dual_issue_processor, 1
instance = comp, \RF|registers[6][22] , RF|registers[6][22], dual_issue_processor, 1
instance = comp, \RF|registers[4][22]~684 , RF|registers[4][22]~684, dual_issue_processor, 1
instance = comp, \RF|registers[4][22] , RF|registers[4][22], dual_issue_processor, 1
instance = comp, \RF|registers[5][22]~683 , RF|registers[5][22]~683, dual_issue_processor, 1
instance = comp, \RF|registers[5][22] , RF|registers[5][22], dual_issue_processor, 1
instance = comp, \RF|Mux9~10 , RF|Mux9~10, dual_issue_processor, 1
instance = comp, \RF|Mux9~11 , RF|Mux9~11, dual_issue_processor, 1
instance = comp, \RF|registers[15][22]~696 , RF|registers[15][22]~696, dual_issue_processor, 1
instance = comp, \RF|registers[15][22] , RF|registers[15][22], dual_issue_processor, 1
instance = comp, \RF|registers[12][22]~695 , RF|registers[12][22]~695, dual_issue_processor, 1
instance = comp, \RF|registers[12][22] , RF|registers[12][22], dual_issue_processor, 1
instance = comp, \RF|registers[13][22]~694 , RF|registers[13][22]~694, dual_issue_processor, 1
instance = comp, \RF|registers[13][22] , RF|registers[13][22], dual_issue_processor, 1
instance = comp, \RF|Mux9~17 , RF|Mux9~17, dual_issue_processor, 1
instance = comp, \RF|Mux9~18 , RF|Mux9~18, dual_issue_processor, 1
instance = comp, \RF|Mux9~19 , RF|Mux9~19, dual_issue_processor, 1
instance = comp, \RF|Mux9~20 , RF|Mux9~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[22] , ID_EX_INST1_PIPE|readData1_EX_inst1[22], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux9~0 , Forward_A_inst1|Mux9~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux9~1 , Forward_A_inst1|Mux9~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux9~2 , Forward_A_inst1|Mux9~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~46 , ALU_1|Add0~46, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~48 , ALU_1|Add0~48, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~46 , ALU_1|Add1~46, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~48 , ALU_1|Add1~48, dual_issue_processor, 1
instance = comp, \ALU_1|Mux7~1 , ALU_1|Mux7~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux7~2 , ALU_1|Mux7~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~119 , ALU_1|ShiftLeft0~119, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~95 , ALU_1|ShiftLeft0~95, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~120 , ALU_1|ShiftLeft0~120, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~121 , ALU_1|ShiftLeft0~121, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~117 , ALU_1|ShiftLeft0~117, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~118 , ALU_1|ShiftLeft0~118, dual_issue_processor, 1
instance = comp, \ALU_1|Mux7~3 , ALU_1|Mux7~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux7~5 , ALU_1|Mux7~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[24] , EX_MEM_INST1_PIPE|AluOutMem_inst1[24], dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~152 , ALU_2|ShiftRight0~152, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[24]~68 , Final_Alu_inst2_B_Src|out[24]~68, dual_issue_processor, 1
instance = comp, \RF|registers[21][24]~759 , RF|registers[21][24]~759, dual_issue_processor, 1
instance = comp, \RF|registers[21][24] , RF|registers[21][24], dual_issue_processor, 1
instance = comp, \RF|registers[29][24]~762 , RF|registers[29][24]~762, dual_issue_processor, 1
instance = comp, \RF|registers[29][24] , RF|registers[29][24], dual_issue_processor, 1
instance = comp, \RF|registers[25][24]~760 , RF|registers[25][24]~760, dual_issue_processor, 1
instance = comp, \RF|registers[25][24] , RF|registers[25][24], dual_issue_processor, 1
instance = comp, \RF|registers[17][24]~761 , RF|registers[17][24]~761, dual_issue_processor, 1
instance = comp, \RF|registers[17][24] , RF|registers[17][24], dual_issue_processor, 1
instance = comp, \RF|Mux71~0 , RF|Mux71~0, dual_issue_processor, 1
instance = comp, \RF|Mux71~1 , RF|Mux71~1, dual_issue_processor, 1
instance = comp, \RF|registers[26][24]~763 , RF|registers[26][24]~763, dual_issue_processor, 1
instance = comp, \RF|registers[26][24] , RF|registers[26][24], dual_issue_processor, 1
instance = comp, \RF|registers[30][24]~766 , RF|registers[30][24]~766, dual_issue_processor, 1
instance = comp, \RF|registers[30][24] , RF|registers[30][24], dual_issue_processor, 1
instance = comp, \RF|registers[22][24]~764 , RF|registers[22][24]~764, dual_issue_processor, 1
instance = comp, \RF|registers[22][24] , RF|registers[22][24], dual_issue_processor, 1
instance = comp, \RF|registers[18][24]~765 , RF|registers[18][24]~765, dual_issue_processor, 1
instance = comp, \RF|registers[18][24] , RF|registers[18][24], dual_issue_processor, 1
instance = comp, \RF|Mux71~2 , RF|Mux71~2, dual_issue_processor, 1
instance = comp, \RF|Mux71~3 , RF|Mux71~3, dual_issue_processor, 1
instance = comp, \RF|registers[24][24]~767 , RF|registers[24][24]~767, dual_issue_processor, 1
instance = comp, \RF|registers[24][24] , RF|registers[24][24], dual_issue_processor, 1
instance = comp, \RF|registers[16][24]~769 , RF|registers[16][24]~769, dual_issue_processor, 1
instance = comp, \RF|registers[16][24] , RF|registers[16][24], dual_issue_processor, 1
instance = comp, \RF|registers[20][24]~768 , RF|registers[20][24]~768, dual_issue_processor, 1
instance = comp, \RF|registers[20][24] , RF|registers[20][24], dual_issue_processor, 1
instance = comp, \RF|Mux71~4 , RF|Mux71~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][24]~770 , RF|registers[28][24]~770, dual_issue_processor, 1
instance = comp, \RF|registers[28][24] , RF|registers[28][24], dual_issue_processor, 1
instance = comp, \RF|Mux71~5 , RF|Mux71~5, dual_issue_processor, 1
instance = comp, \RF|Mux71~6 , RF|Mux71~6, dual_issue_processor, 1
instance = comp, \RF|registers[23][24]~771 , RF|registers[23][24]~771, dual_issue_processor, 1
instance = comp, \RF|registers[23][24] , RF|registers[23][24], dual_issue_processor, 1
instance = comp, \RF|registers[19][24]~773 , RF|registers[19][24]~773, dual_issue_processor, 1
instance = comp, \RF|registers[19][24] , RF|registers[19][24], dual_issue_processor, 1
instance = comp, \RF|registers[27][24]~772 , RF|registers[27][24]~772, dual_issue_processor, 1
instance = comp, \RF|registers[27][24] , RF|registers[27][24], dual_issue_processor, 1
instance = comp, \RF|Mux71~7 , RF|Mux71~7, dual_issue_processor, 1
instance = comp, \RF|registers[31][24]~774 , RF|registers[31][24]~774, dual_issue_processor, 1
instance = comp, \RF|registers[31][24] , RF|registers[31][24], dual_issue_processor, 1
instance = comp, \RF|Mux71~8 , RF|Mux71~8, dual_issue_processor, 1
instance = comp, \RF|Mux71~9 , RF|Mux71~9, dual_issue_processor, 1
instance = comp, \RF|registers[15][24]~758 , RF|registers[15][24]~758, dual_issue_processor, 1
instance = comp, \RF|registers[15][24] , RF|registers[15][24], dual_issue_processor, 1
instance = comp, \RF|registers[12][24]~757 , RF|registers[12][24]~757, dual_issue_processor, 1
instance = comp, \RF|registers[12][24] , RF|registers[12][24], dual_issue_processor, 1
instance = comp, \RF|registers[13][24]~756 , RF|registers[13][24]~756, dual_issue_processor, 1
instance = comp, \RF|registers[13][24] , RF|registers[13][24], dual_issue_processor, 1
instance = comp, \RF|Mux71~17 , RF|Mux71~17, dual_issue_processor, 1
instance = comp, \RF|Mux71~18 , RF|Mux71~18, dual_issue_processor, 1
instance = comp, \RF|registers[5][24]~745 , RF|registers[5][24]~745, dual_issue_processor, 1
instance = comp, \RF|registers[5][24] , RF|registers[5][24], dual_issue_processor, 1
instance = comp, \RF|registers[4][24]~746 , RF|registers[4][24]~746, dual_issue_processor, 1
instance = comp, \RF|registers[4][24] , RF|registers[4][24], dual_issue_processor, 1
instance = comp, \RF|Mux71~10 , RF|Mux71~10, dual_issue_processor, 1
instance = comp, \RF|registers[7][24]~747 , RF|registers[7][24]~747, dual_issue_processor, 1
instance = comp, \RF|registers[7][24] , RF|registers[7][24], dual_issue_processor, 1
instance = comp, \RF|registers[6][24]~744 , RF|registers[6][24]~744, dual_issue_processor, 1
instance = comp, \RF|registers[6][24] , RF|registers[6][24], dual_issue_processor, 1
instance = comp, \RF|Mux71~11 , RF|Mux71~11, dual_issue_processor, 1
instance = comp, \RF|registers[11][24]~751 , RF|registers[11][24]~751, dual_issue_processor, 1
instance = comp, \RF|registers[11][24] , RF|registers[11][24], dual_issue_processor, 1
instance = comp, \RF|registers[9][24]~748 , RF|registers[9][24]~748, dual_issue_processor, 1
instance = comp, \RF|registers[9][24] , RF|registers[9][24], dual_issue_processor, 1
instance = comp, \RF|registers[10][24]~749 , RF|registers[10][24]~749, dual_issue_processor, 1
instance = comp, \RF|registers[10][24] , RF|registers[10][24], dual_issue_processor, 1
instance = comp, \RF|registers[8][24]~750 , RF|registers[8][24]~750, dual_issue_processor, 1
instance = comp, \RF|registers[8][24] , RF|registers[8][24], dual_issue_processor, 1
instance = comp, \RF|Mux71~12 , RF|Mux71~12, dual_issue_processor, 1
instance = comp, \RF|Mux71~13 , RF|Mux71~13, dual_issue_processor, 1
instance = comp, \RF|registers[1][24]~752 , RF|registers[1][24]~752, dual_issue_processor, 1
instance = comp, \RF|registers[1][24] , RF|registers[1][24], dual_issue_processor, 1
instance = comp, \RF|registers[3][24]~754 , RF|registers[3][24]~754, dual_issue_processor, 1
instance = comp, \RF|registers[3][24] , RF|registers[3][24], dual_issue_processor, 1
instance = comp, \RF|Mux71~14 , RF|Mux71~14, dual_issue_processor, 1
instance = comp, \RF|registers[2][24]~753 , RF|registers[2][24]~753, dual_issue_processor, 1
instance = comp, \RF|registers[2][24] , RF|registers[2][24], dual_issue_processor, 1
instance = comp, \RF|Mux71~15 , RF|Mux71~15, dual_issue_processor, 1
instance = comp, \RF|Mux71~16 , RF|Mux71~16, dual_issue_processor, 1
instance = comp, \RF|Mux71~19 , RF|Mux71~19, dual_issue_processor, 1
instance = comp, \RF|Mux71~20 , RF|Mux71~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[24] , ID_EX_INST2_PIPE|readData1_EX_inst2[24], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux7~0 , Forward_A_inst2|Mux7~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux7~1 , Forward_A_inst2|Mux7~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux7~2 , Forward_A_inst2|Mux7~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux7~3 , ALU_2|Mux7~3, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~69 , ALU_2|ShiftLeft0~69, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~103 , ALU_2|ShiftLeft0~103, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~96 , ALU_2|ShiftLeft0~96, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~104 , ALU_2|ShiftLeft0~104, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~105 , ALU_2|ShiftLeft0~105, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~106 , ALU_2|ShiftLeft0~106, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~107 , ALU_2|ShiftLeft0~107, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~34 , ALU_2|ShiftLeft0~34, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~19 , ALU_2|ShiftLeft0~19, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~18 , ALU_2|ShiftLeft0~18, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~20 , ALU_2|ShiftLeft0~20, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~35 , ALU_2|ShiftLeft0~35, dual_issue_processor, 1
instance = comp, \ALU_2|Mux7~2 , ALU_2|Mux7~2, dual_issue_processor, 1
instance = comp, \RF|Mux72~7 , RF|Mux72~7, dual_issue_processor, 1
instance = comp, \RF|Mux72~8 , RF|Mux72~8, dual_issue_processor, 1
instance = comp, \RF|Mux72~2 , RF|Mux72~2, dual_issue_processor, 1
instance = comp, \RF|Mux72~3 , RF|Mux72~3, dual_issue_processor, 1
instance = comp, \RF|Mux72~4 , RF|Mux72~4, dual_issue_processor, 1
instance = comp, \RF|Mux72~5 , RF|Mux72~5, dual_issue_processor, 1
instance = comp, \RF|Mux72~6 , RF|Mux72~6, dual_issue_processor, 1
instance = comp, \RF|Mux72~0 , RF|Mux72~0, dual_issue_processor, 1
instance = comp, \RF|Mux72~1 , RF|Mux72~1, dual_issue_processor, 1
instance = comp, \RF|Mux72~9 , RF|Mux72~9, dual_issue_processor, 1
instance = comp, \RF|Mux72~17 , RF|Mux72~17, dual_issue_processor, 1
instance = comp, \RF|Mux72~18 , RF|Mux72~18, dual_issue_processor, 1
instance = comp, \RF|Mux72~10 , RF|Mux72~10, dual_issue_processor, 1
instance = comp, \RF|Mux72~11 , RF|Mux72~11, dual_issue_processor, 1
instance = comp, \RF|Mux72~12 , RF|Mux72~12, dual_issue_processor, 1
instance = comp, \RF|Mux72~13 , RF|Mux72~13, dual_issue_processor, 1
instance = comp, \RF|Mux72~14 , RF|Mux72~14, dual_issue_processor, 1
instance = comp, \RF|Mux72~15 , RF|Mux72~15, dual_issue_processor, 1
instance = comp, \RF|Mux72~16 , RF|Mux72~16, dual_issue_processor, 1
instance = comp, \RF|Mux72~19 , RF|Mux72~19, dual_issue_processor, 1
instance = comp, \RF|Mux72~20 , RF|Mux72~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[23] , ID_EX_INST2_PIPE|readData1_EX_inst2[23], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux8~0 , Forward_A_inst2|Mux8~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux8~1 , Forward_A_inst2|Mux8~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux8~2 , Forward_A_inst2|Mux8~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[23]~69 , Final_Alu_inst2_B_Src|out[23]~69, dual_issue_processor, 1
instance = comp, \RF|Mux73~10 , RF|Mux73~10, dual_issue_processor, 1
instance = comp, \RF|Mux73~11 , RF|Mux73~11, dual_issue_processor, 1
instance = comp, \RF|Mux73~12 , RF|Mux73~12, dual_issue_processor, 1
instance = comp, \RF|Mux73~13 , RF|Mux73~13, dual_issue_processor, 1
instance = comp, \RF|Mux73~14 , RF|Mux73~14, dual_issue_processor, 1
instance = comp, \RF|Mux73~15 , RF|Mux73~15, dual_issue_processor, 1
instance = comp, \RF|Mux73~16 , RF|Mux73~16, dual_issue_processor, 1
instance = comp, \RF|Mux73~17 , RF|Mux73~17, dual_issue_processor, 1
instance = comp, \RF|Mux73~18 , RF|Mux73~18, dual_issue_processor, 1
instance = comp, \RF|Mux73~19 , RF|Mux73~19, dual_issue_processor, 1
instance = comp, \RF|Mux73~0 , RF|Mux73~0, dual_issue_processor, 1
instance = comp, \RF|Mux73~1 , RF|Mux73~1, dual_issue_processor, 1
instance = comp, \RF|Mux73~2 , RF|Mux73~2, dual_issue_processor, 1
instance = comp, \RF|Mux73~3 , RF|Mux73~3, dual_issue_processor, 1
instance = comp, \RF|Mux73~4 , RF|Mux73~4, dual_issue_processor, 1
instance = comp, \RF|Mux73~5 , RF|Mux73~5, dual_issue_processor, 1
instance = comp, \RF|Mux73~6 , RF|Mux73~6, dual_issue_processor, 1
instance = comp, \RF|Mux73~7 , RF|Mux73~7, dual_issue_processor, 1
instance = comp, \RF|Mux73~8 , RF|Mux73~8, dual_issue_processor, 1
instance = comp, \RF|Mux73~9 , RF|Mux73~9, dual_issue_processor, 1
instance = comp, \RF|Mux73~20 , RF|Mux73~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[22] , ID_EX_INST2_PIPE|readData1_EX_inst2[22], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux9~0 , Forward_A_inst2|Mux9~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux9~1 , Forward_A_inst2|Mux9~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux9~2 , Forward_A_inst2|Mux9~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[21]~71 , Final_Alu_inst2_B_Src|out[21]~71, dual_issue_processor, 1
instance = comp, \RF|Mux74~4 , RF|Mux74~4, dual_issue_processor, 1
instance = comp, \RF|Mux74~5 , RF|Mux74~5, dual_issue_processor, 1
instance = comp, \RF|Mux74~2 , RF|Mux74~2, dual_issue_processor, 1
instance = comp, \RF|Mux74~3 , RF|Mux74~3, dual_issue_processor, 1
instance = comp, \RF|Mux74~6 , RF|Mux74~6, dual_issue_processor, 1
instance = comp, \RF|Mux74~0 , RF|Mux74~0, dual_issue_processor, 1
instance = comp, \RF|Mux74~1 , RF|Mux74~1, dual_issue_processor, 1
instance = comp, \RF|Mux74~7 , RF|Mux74~7, dual_issue_processor, 1
instance = comp, \RF|Mux74~8 , RF|Mux74~8, dual_issue_processor, 1
instance = comp, \RF|Mux74~9 , RF|Mux74~9, dual_issue_processor, 1
instance = comp, \RF|Mux74~12 , RF|Mux74~12, dual_issue_processor, 1
instance = comp, \RF|Mux74~13 , RF|Mux74~13, dual_issue_processor, 1
instance = comp, \RF|Mux74~14 , RF|Mux74~14, dual_issue_processor, 1
instance = comp, \RF|Mux74~15 , RF|Mux74~15, dual_issue_processor, 1
instance = comp, \RF|Mux74~16 , RF|Mux74~16, dual_issue_processor, 1
instance = comp, \RF|Mux74~10 , RF|Mux74~10, dual_issue_processor, 1
instance = comp, \RF|Mux74~11 , RF|Mux74~11, dual_issue_processor, 1
instance = comp, \RF|Mux74~17 , RF|Mux74~17, dual_issue_processor, 1
instance = comp, \RF|Mux74~18 , RF|Mux74~18, dual_issue_processor, 1
instance = comp, \RF|Mux74~19 , RF|Mux74~19, dual_issue_processor, 1
instance = comp, \RF|Mux74~20 , RF|Mux74~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[21] , ID_EX_INST2_PIPE|readData1_EX_inst2[21], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux10~0 , Forward_A_inst2|Mux10~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux10~1 , Forward_A_inst2|Mux10~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux10~2 , Forward_A_inst2|Mux10~2, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~42 , ALU_2|Add0~42, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~44 , ALU_2|Add0~44, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~46 , ALU_2|Add0~46, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~48 , ALU_2|Add0~48, dual_issue_processor, 1
instance = comp, \ALU_2|Mux7~0 , ALU_2|Mux7~0, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~42 , ALU_2|Add1~42, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~44 , ALU_2|Add1~44, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~46 , ALU_2|Add1~46, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~48 , ALU_2|Add1~48, dual_issue_processor, 1
instance = comp, \ALU_2|Mux7~1 , ALU_2|Mux7~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux7~4 , ALU_2|Mux7~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux7~5 , ALU_2|Mux7~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[24] , EX_MEM_INST2_PIPE|AluOutMem_inst2[24], dual_issue_processor, 1
instance = comp, \RF|Mux7~10 , RF|Mux7~10, dual_issue_processor, 1
instance = comp, \RF|Mux7~11 , RF|Mux7~11, dual_issue_processor, 1
instance = comp, \RF|Mux7~14 , RF|Mux7~14, dual_issue_processor, 1
instance = comp, \RF|Mux7~15 , RF|Mux7~15, dual_issue_processor, 1
instance = comp, \RF|Mux7~12 , RF|Mux7~12, dual_issue_processor, 1
instance = comp, \RF|Mux7~13 , RF|Mux7~13, dual_issue_processor, 1
instance = comp, \RF|Mux7~16 , RF|Mux7~16, dual_issue_processor, 1
instance = comp, \RF|Mux7~17 , RF|Mux7~17, dual_issue_processor, 1
instance = comp, \RF|Mux7~18 , RF|Mux7~18, dual_issue_processor, 1
instance = comp, \RF|Mux7~19 , RF|Mux7~19, dual_issue_processor, 1
instance = comp, \RF|Mux7~7 , RF|Mux7~7, dual_issue_processor, 1
instance = comp, \RF|Mux7~8 , RF|Mux7~8, dual_issue_processor, 1
instance = comp, \RF|Mux7~2 , RF|Mux7~2, dual_issue_processor, 1
instance = comp, \RF|Mux7~3 , RF|Mux7~3, dual_issue_processor, 1
instance = comp, \RF|Mux7~4 , RF|Mux7~4, dual_issue_processor, 1
instance = comp, \RF|Mux7~5 , RF|Mux7~5, dual_issue_processor, 1
instance = comp, \RF|Mux7~6 , RF|Mux7~6, dual_issue_processor, 1
instance = comp, \RF|Mux7~0 , RF|Mux7~0, dual_issue_processor, 1
instance = comp, \RF|Mux7~1 , RF|Mux7~1, dual_issue_processor, 1
instance = comp, \RF|Mux7~9 , RF|Mux7~9, dual_issue_processor, 1
instance = comp, \RF|Mux7~20 , RF|Mux7~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[24] , ID_EX_INST1_PIPE|readData1_EX_inst1[24], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux7~0 , Forward_A_inst1|Mux7~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux7~1 , Forward_A_inst1|Mux7~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux7~2 , Forward_A_inst1|Mux7~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~50 , ALU_1|Add0~50, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~50 , ALU_1|Add1~50, dual_issue_processor, 1
instance = comp, \ALU_1|Mux6~3 , ALU_1|Mux6~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux6~4 , ALU_1|Mux6~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~28 , ALU_1|ShiftLeft0~28, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~79 , ALU_1|ShiftLeft0~79, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~115 , ALU_1|ShiftLeft0~115, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~114 , ALU_1|ShiftLeft0~114, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~116 , ALU_1|ShiftLeft0~116, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~112 , ALU_1|ShiftLeft0~112, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~113 , ALU_1|ShiftLeft0~113, dual_issue_processor, 1
instance = comp, \ALU_1|Mux6~5 , ALU_1|Mux6~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux6~7 , ALU_1|Mux6~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[25] , EX_MEM_INST1_PIPE|AluOutMem_inst1[25], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux6~0 , Forward_A_inst2|Mux6~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux6~1 , Forward_A_inst2|Mux6~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux6~2 , Forward_A_inst2|Mux6~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[25]~67 , Final_Alu_inst2_B_Src|out[25]~67, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~50 , ALU_2|Add0~50, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~52 , ALU_2|Add0~52, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~50 , ALU_2|Add1~50, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~52 , ALU_2|Add1~52, dual_issue_processor, 1
instance = comp, \ALU_2|Mux5~0 , ALU_2|Mux5~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux5~1 , ALU_2|Mux5~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux5~2 , ALU_2|Mux5~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~78 , ALU_2|ShiftLeft0~78, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~79 , ALU_2|ShiftLeft0~79, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~59 , ALU_2|ShiftLeft0~59, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~80 , ALU_2|ShiftLeft0~80, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~113 , ALU_2|ShiftLeft0~113, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~114 , ALU_2|ShiftLeft0~114, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~97 , ALU_2|ShiftLeft0~97, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~115 , ALU_2|ShiftLeft0~115, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~116 , ALU_2|ShiftLeft0~116, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~15_RESYN2028 , ALU_2|ShiftLeft0~15_RESYN2028, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~15 , ALU_2|ShiftLeft0~15, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~42 , ALU_2|ShiftLeft0~42, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~43 , ALU_2|ShiftLeft0~43, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~26 , ALU_2|ShiftLeft0~26, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~44 , ALU_2|ShiftLeft0~44, dual_issue_processor, 1
instance = comp, \ALU_2|Mux5~3 , ALU_2|Mux5~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux5~5 , ALU_2|Mux5~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[26] , EX_MEM_INST2_PIPE|AluOutMem_inst2[26], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux5~0 , Forward_B_inst2|Mux5~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux5~1 , Forward_B_inst2|Mux5~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~58 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~58, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[26] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[26], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~59 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~59, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[27] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[27], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a24 , DM|altsyncram_component|auto_generated|ram_block1a24, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux5~0 , WRITE_BACK_MUX_INST1|Mux5~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[26] , MEM_WB_INST1_PIPE|writeData_inst1_WB[26], dual_issue_processor, 1
instance = comp, \RF|registers[30][26]~828 , RF|registers[30][26]~828, dual_issue_processor, 1
instance = comp, \RF|registers[30][26] , RF|registers[30][26], dual_issue_processor, 1
instance = comp, \RF|Mux5~2 , RF|Mux5~2, dual_issue_processor, 1
instance = comp, \RF|Mux5~3 , RF|Mux5~3, dual_issue_processor, 1
instance = comp, \RF|Mux5~4 , RF|Mux5~4, dual_issue_processor, 1
instance = comp, \RF|Mux5~5 , RF|Mux5~5, dual_issue_processor, 1
instance = comp, \RF|Mux5~6 , RF|Mux5~6, dual_issue_processor, 1
instance = comp, \RF|Mux5~7 , RF|Mux5~7, dual_issue_processor, 1
instance = comp, \RF|Mux5~8 , RF|Mux5~8, dual_issue_processor, 1
instance = comp, \RF|Mux5~0 , RF|Mux5~0, dual_issue_processor, 1
instance = comp, \RF|Mux5~1 , RF|Mux5~1, dual_issue_processor, 1
instance = comp, \RF|Mux5~9 , RF|Mux5~9, dual_issue_processor, 1
instance = comp, \RF|Mux5~10 , RF|Mux5~10, dual_issue_processor, 1
instance = comp, \RF|Mux5~11 , RF|Mux5~11, dual_issue_processor, 1
instance = comp, \RF|Mux5~17 , RF|Mux5~17, dual_issue_processor, 1
instance = comp, \RF|Mux5~18 , RF|Mux5~18, dual_issue_processor, 1
instance = comp, \RF|Mux5~12 , RF|Mux5~12, dual_issue_processor, 1
instance = comp, \RF|Mux5~13 , RF|Mux5~13, dual_issue_processor, 1
instance = comp, \RF|Mux5~14 , RF|Mux5~14, dual_issue_processor, 1
instance = comp, \RF|Mux5~15 , RF|Mux5~15, dual_issue_processor, 1
instance = comp, \RF|Mux5~16 , RF|Mux5~16, dual_issue_processor, 1
instance = comp, \RF|Mux5~19 , RF|Mux5~19, dual_issue_processor, 1
instance = comp, \RF|Mux5~20 , RF|Mux5~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[26] , ID_EX_INST1_PIPE|readData1_EX_inst1[26], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux5~0 , Forward_A_inst1|Mux5~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux5~1 , Forward_A_inst1|Mux5~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux5~2 , Forward_A_inst1|Mux5~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[26]~58 , Final_Alu_inst1_B_Src|out[26]~58, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~52 , ALU_1|Add1~52, dual_issue_processor, 1
instance = comp, \ALU_1|Mux5~0 , ALU_1|Mux5~0, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~52 , ALU_1|Add0~52, dual_issue_processor, 1
instance = comp, \ALU_1|Mux5~1 , ALU_1|Mux5~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux5~2 , ALU_1|Mux5~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux5~4 , ALU_1|Mux5~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux5~5 , ALU_1|Mux5~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[26] , EX_MEM_INST1_PIPE|AluOutMem_inst1[26], dual_issue_processor, 1
instance = comp, \RF|Mux37~4 , RF|Mux37~4, dual_issue_processor, 1
instance = comp, \RF|Mux37~5 , RF|Mux37~5, dual_issue_processor, 1
instance = comp, \RF|Mux37~2 , RF|Mux37~2, dual_issue_processor, 1
instance = comp, \RF|Mux37~3 , RF|Mux37~3, dual_issue_processor, 1
instance = comp, \RF|Mux37~6 , RF|Mux37~6, dual_issue_processor, 1
instance = comp, \RF|Mux37~0 , RF|Mux37~0, dual_issue_processor, 1
instance = comp, \RF|Mux37~1 , RF|Mux37~1, dual_issue_processor, 1
instance = comp, \RF|Mux37~7 , RF|Mux37~7, dual_issue_processor, 1
instance = comp, \RF|Mux37~8 , RF|Mux37~8, dual_issue_processor, 1
instance = comp, \RF|Mux37~9 , RF|Mux37~9, dual_issue_processor, 1
instance = comp, \RF|Mux37~12 , RF|Mux37~12, dual_issue_processor, 1
instance = comp, \RF|Mux37~13 , RF|Mux37~13, dual_issue_processor, 1
instance = comp, \RF|Mux37~14 , RF|Mux37~14, dual_issue_processor, 1
instance = comp, \RF|Mux37~15 , RF|Mux37~15, dual_issue_processor, 1
instance = comp, \RF|Mux37~16 , RF|Mux37~16, dual_issue_processor, 1
instance = comp, \RF|Mux37~17 , RF|Mux37~17, dual_issue_processor, 1
instance = comp, \RF|Mux37~18 , RF|Mux37~18, dual_issue_processor, 1
instance = comp, \RF|Mux37~10 , RF|Mux37~10, dual_issue_processor, 1
instance = comp, \RF|Mux37~11 , RF|Mux37~11, dual_issue_processor, 1
instance = comp, \RF|Mux37~19 , RF|Mux37~19, dual_issue_processor, 1
instance = comp, \RF|Mux37~20 , RF|Mux37~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[26] , ID_EX_INST1_PIPE|readData2_EX_inst1[26], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux5~0 , Forward_B_inst1|Mux5~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux5~1 , Forward_B_inst1|Mux5~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux5~2 , Forward_B_inst1|Mux5~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~34 , ALU_1|ShiftRight0~34, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~28 , ALU_1|ShiftRight0~28, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~35 , ALU_1|ShiftRight0~35, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~51 , ALU_1|ShiftRight0~51, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~11 , ALU_1|Mux17~11, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~24 , ALU_1|Add0~24, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~26 , ALU_1|Add0~26, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~28 , ALU_1|Add0~28, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~6 , ALU_1|Mux17~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~7 , ALU_1|Mux17~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~4 , ALU_1|Mux17~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~49 , ALU_1|ShiftLeft0~49, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~5 , ALU_1|Mux17~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~8 , ALU_1|Mux17~8, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~66 , ALU_1|ShiftRight0~66, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~67 , ALU_1|ShiftRight0~67, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~141 , ALU_1|ShiftRight0~141, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~85 , ALU_1|ShiftRight0~85, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~9 , ALU_1|Mux17~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux17~10 , ALU_1|Mux17~10, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[14] , EX_MEM_INST1_PIPE|AluOutMem_inst1[14], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux17~1_RESYN2576 , Forward_B_inst1|Mux17~1_RESYN2576, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux17~1 , Forward_B_inst1|Mux17~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux17~2 , Forward_B_inst1|Mux17~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[14] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[14], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux18~0 , WRITE_BACK_MUX_INST1|Mux18~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[13] , MEM_WB_INST1_PIPE|writeData_inst1_WB[13], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux18~1_RESYN2570 , Forward_B_inst1|Mux18~1_RESYN2570, dual_issue_processor, 1
instance = comp, \RF|Mux50~10 , RF|Mux50~10, dual_issue_processor, 1
instance = comp, \RF|Mux50~11 , RF|Mux50~11, dual_issue_processor, 1
instance = comp, \RF|Mux50~17 , RF|Mux50~17, dual_issue_processor, 1
instance = comp, \RF|Mux50~18 , RF|Mux50~18, dual_issue_processor, 1
instance = comp, \RF|Mux50~14 , RF|Mux50~14, dual_issue_processor, 1
instance = comp, \RF|Mux50~15 , RF|Mux50~15, dual_issue_processor, 1
instance = comp, \RF|Mux50~12 , RF|Mux50~12, dual_issue_processor, 1
instance = comp, \RF|Mux50~13 , RF|Mux50~13, dual_issue_processor, 1
instance = comp, \RF|Mux50~16 , RF|Mux50~16, dual_issue_processor, 1
instance = comp, \RF|Mux50~19 , RF|Mux50~19, dual_issue_processor, 1
instance = comp, \RF|Mux50~7 , RF|Mux50~7, dual_issue_processor, 1
instance = comp, \RF|Mux50~8 , RF|Mux50~8, dual_issue_processor, 1
instance = comp, \RF|Mux50~2 , RF|Mux50~2, dual_issue_processor, 1
instance = comp, \RF|Mux50~3 , RF|Mux50~3, dual_issue_processor, 1
instance = comp, \RF|Mux50~4 , RF|Mux50~4, dual_issue_processor, 1
instance = comp, \RF|Mux50~5 , RF|Mux50~5, dual_issue_processor, 1
instance = comp, \RF|Mux50~6 , RF|Mux50~6, dual_issue_processor, 1
instance = comp, \RF|Mux50~0 , RF|Mux50~0, dual_issue_processor, 1
instance = comp, \RF|Mux50~1 , RF|Mux50~1, dual_issue_processor, 1
instance = comp, \RF|Mux50~9 , RF|Mux50~9, dual_issue_processor, 1
instance = comp, \RF|Mux50~20 , RF|Mux50~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[13] , ID_EX_INST1_PIPE|readData2_EX_inst1[13], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux18~1_RESYN2572 , Forward_B_inst1|Mux18~1_RESYN2572, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux18~1 , Forward_B_inst1|Mux18~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[13]~45_RESYN2574 , Final_Alu_inst1_B_Src|out[13]~45_RESYN2574, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[13]~45 , Final_Alu_inst1_B_Src|out[13]~45, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~6 , ALU_1|Mux18~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~7 , ALU_1|Mux18~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~8 , ALU_1|Mux18~8, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~72 , ALU_1|ShiftLeft0~72, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~4 , ALU_1|Mux18~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~5 , ALU_1|Mux18~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~9 , ALU_1|Mux18~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~12 , ALU_1|Mux18~12, dual_issue_processor, 1
instance = comp, \ALU_1|Mux18~11 , ALU_1|Mux18~11, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[13] , EX_MEM_INST1_PIPE|AluOutMem_inst1[13], dual_issue_processor, 1
instance = comp, \RF|Mux114~17 , RF|Mux114~17, dual_issue_processor, 1
instance = comp, \RF|Mux114~18 , RF|Mux114~18, dual_issue_processor, 1
instance = comp, \RF|Mux114~10 , RF|Mux114~10, dual_issue_processor, 1
instance = comp, \RF|Mux114~11 , RF|Mux114~11, dual_issue_processor, 1
instance = comp, \RF|Mux114~12 , RF|Mux114~12, dual_issue_processor, 1
instance = comp, \RF|Mux114~13 , RF|Mux114~13, dual_issue_processor, 1
instance = comp, \RF|Mux114~14 , RF|Mux114~14, dual_issue_processor, 1
instance = comp, \RF|Mux114~15 , RF|Mux114~15, dual_issue_processor, 1
instance = comp, \RF|Mux114~16 , RF|Mux114~16, dual_issue_processor, 1
instance = comp, \RF|Mux114~19 , RF|Mux114~19, dual_issue_processor, 1
instance = comp, \RF|Mux114~7 , RF|Mux114~7, dual_issue_processor, 1
instance = comp, \RF|Mux114~8 , RF|Mux114~8, dual_issue_processor, 1
instance = comp, \RF|Mux114~2 , RF|Mux114~2, dual_issue_processor, 1
instance = comp, \RF|Mux114~3 , RF|Mux114~3, dual_issue_processor, 1
instance = comp, \RF|Mux114~4 , RF|Mux114~4, dual_issue_processor, 1
instance = comp, \RF|Mux114~5 , RF|Mux114~5, dual_issue_processor, 1
instance = comp, \RF|Mux114~6 , RF|Mux114~6, dual_issue_processor, 1
instance = comp, \RF|Mux114~0 , RF|Mux114~0, dual_issue_processor, 1
instance = comp, \RF|Mux114~1 , RF|Mux114~1, dual_issue_processor, 1
instance = comp, \RF|Mux114~9 , RF|Mux114~9, dual_issue_processor, 1
instance = comp, \RF|Mux114~20 , RF|Mux114~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[13] , ID_EX_INST2_PIPE|readData2_EX_inst2[13], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux18~1_RESYN2550 , Forward_B_inst2|Mux18~1_RESYN2550, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux18~1_RESYN2548 , Forward_B_inst2|Mux18~1_RESYN2548, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux18~1 , Forward_B_inst2|Mux18~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[13]~32_RESYN2026 , Final_Alu_inst2_B_Src|out[13]~32_RESYN2026, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[13]~32 , Final_Alu_inst2_B_Src|out[13]~32, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~54 , ALU_2|ShiftLeft0~54, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~55 , ALU_2|ShiftLeft0~55, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~38 , ALU_2|ShiftLeft0~38, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~56 , ALU_2|ShiftLeft0~56, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~23 , ALU_2|ShiftLeft0~23, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~24 , ALU_2|ShiftLeft0~24, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~57 , ALU_2|ShiftLeft0~57, dual_issue_processor, 1
instance = comp, \ALU_2|Mux18~4 , ALU_2|Mux18~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux18~5 , ALU_2|Mux18~5, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~24 , ALU_2|Add0~24, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~26 , ALU_2|Add0~26, dual_issue_processor, 1
instance = comp, \ALU_2|Mux18~6 , ALU_2|Mux18~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux18~7 , ALU_2|Mux18~7, dual_issue_processor, 1
instance = comp, \ALU_2|Mux18~8 , ALU_2|Mux18~8, dual_issue_processor, 1
instance = comp, \ALU_2|Mux18~11 , ALU_2|Mux18~11, dual_issue_processor, 1
instance = comp, \ALU_2|Mux18~10 , ALU_2|Mux18~10, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[13] , EX_MEM_INST2_PIPE|AluOutMem_inst2[13], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux18~0 , WRITE_BACK_MUX_INST2|Mux18~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[13] , MEM_WB_INST2_PIPE|writeData_inst2_WB[13], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux18~2 , Forward_B_inst1|Mux18~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[13] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[13], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux17~0 , WRITE_BACK_MUX_INST1|Mux17~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[14] , MEM_WB_INST1_PIPE|writeData_inst1_WB[14], dual_issue_processor, 1
instance = comp, \RF|Mux81~10 , RF|Mux81~10, dual_issue_processor, 1
instance = comp, \RF|Mux81~11 , RF|Mux81~11, dual_issue_processor, 1
instance = comp, \RF|Mux81~14 , RF|Mux81~14, dual_issue_processor, 1
instance = comp, \RF|Mux81~15 , RF|Mux81~15, dual_issue_processor, 1
instance = comp, \RF|Mux81~12 , RF|Mux81~12, dual_issue_processor, 1
instance = comp, \RF|Mux81~13 , RF|Mux81~13, dual_issue_processor, 1
instance = comp, \RF|Mux81~16 , RF|Mux81~16, dual_issue_processor, 1
instance = comp, \RF|Mux81~17 , RF|Mux81~17, dual_issue_processor, 1
instance = comp, \RF|Mux81~18 , RF|Mux81~18, dual_issue_processor, 1
instance = comp, \RF|Mux81~19 , RF|Mux81~19, dual_issue_processor, 1
instance = comp, \RF|Mux81~7 , RF|Mux81~7, dual_issue_processor, 1
instance = comp, \RF|Mux81~8 , RF|Mux81~8, dual_issue_processor, 1
instance = comp, \RF|Mux81~4 , RF|Mux81~4, dual_issue_processor, 1
instance = comp, \RF|Mux81~5 , RF|Mux81~5, dual_issue_processor, 1
instance = comp, \RF|Mux81~2 , RF|Mux81~2, dual_issue_processor, 1
instance = comp, \RF|Mux81~3 , RF|Mux81~3, dual_issue_processor, 1
instance = comp, \RF|Mux81~6 , RF|Mux81~6, dual_issue_processor, 1
instance = comp, \RF|Mux81~0 , RF|Mux81~0, dual_issue_processor, 1
instance = comp, \RF|Mux81~1 , RF|Mux81~1, dual_issue_processor, 1
instance = comp, \RF|Mux81~9 , RF|Mux81~9, dual_issue_processor, 1
instance = comp, \RF|Mux81~20 , RF|Mux81~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[14] , ID_EX_INST2_PIPE|readData1_EX_inst2[14], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux17~0 , Forward_A_inst2|Mux17~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux17~1 , Forward_A_inst2|Mux17~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux17~2 , Forward_A_inst2|Mux17~2, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~28 , ALU_2|Add0~28, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~30 , ALU_2|Add0~30, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~32 , ALU_2|Add0~32, dual_issue_processor, 1
instance = comp, \ALU_2|Mux14~0 , ALU_2|Mux14~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux14~1 , ALU_2|Mux14~1, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~71 , ALU_2|ShiftLeft0~71, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~75 , ALU_2|ShiftLeft0~75, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~76 , ALU_2|ShiftLeft0~76, dual_issue_processor, 1
instance = comp, \ALU_2|Mux14~2 , ALU_2|Mux14~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux14~4 , ALU_2|Mux14~4, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~86 , ALU_2|ShiftRight0~86, dual_issue_processor, 1
instance = comp, \ALU_2|Mux14~5 , ALU_2|Mux14~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[17] , EX_MEM_INST2_PIPE|AluOutMem_inst2[17], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[17] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[17], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[18] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[18], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[19]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[19]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[19] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[19], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~49 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~49, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[17] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[17], dual_issue_processor, 1
instance = comp, \RF|Mux109~7 , RF|Mux109~7, dual_issue_processor, 1
instance = comp, \RF|Mux109~8 , RF|Mux109~8, dual_issue_processor, 1
instance = comp, \RF|Mux109~0 , RF|Mux109~0, dual_issue_processor, 1
instance = comp, \RF|Mux109~1 , RF|Mux109~1, dual_issue_processor, 1
instance = comp, \RF|Mux109~4 , RF|Mux109~4, dual_issue_processor, 1
instance = comp, \RF|Mux109~5 , RF|Mux109~5, dual_issue_processor, 1
instance = comp, \RF|Mux109~2 , RF|Mux109~2, dual_issue_processor, 1
instance = comp, \RF|Mux109~3 , RF|Mux109~3, dual_issue_processor, 1
instance = comp, \RF|Mux109~6 , RF|Mux109~6, dual_issue_processor, 1
instance = comp, \RF|Mux109~9 , RF|Mux109~9, dual_issue_processor, 1
instance = comp, \RF|Mux109~17 , RF|Mux109~17, dual_issue_processor, 1
instance = comp, \RF|Mux109~18 , RF|Mux109~18, dual_issue_processor, 1
instance = comp, \RF|Mux109~10 , RF|Mux109~10, dual_issue_processor, 1
instance = comp, \RF|Mux109~11 , RF|Mux109~11, dual_issue_processor, 1
instance = comp, \RF|Mux109~14 , RF|Mux109~14, dual_issue_processor, 1
instance = comp, \RF|Mux109~15 , RF|Mux109~15, dual_issue_processor, 1
instance = comp, \RF|Mux109~12 , RF|Mux109~12, dual_issue_processor, 1
instance = comp, \RF|Mux109~13 , RF|Mux109~13, dual_issue_processor, 1
instance = comp, \RF|Mux109~16 , RF|Mux109~16, dual_issue_processor, 1
instance = comp, \RF|Mux109~19 , RF|Mux109~19, dual_issue_processor, 1
instance = comp, \RF|Mux109~20 , RF|Mux109~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[18] , ID_EX_INST2_PIPE|readData2_EX_inst2[18], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux13~0 , Forward_B_inst2|Mux13~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux13~1 , Forward_B_inst2|Mux13~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~50 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~50, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[18] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[18], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~51 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~51, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[19] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[19], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a16 , DM|altsyncram_component|auto_generated|ram_block1a16, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux14~0 , WRITE_BACK_MUX_INST2|Mux14~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[17] , MEM_WB_INST2_PIPE|writeData_inst2_WB[17], dual_issue_processor, 1
instance = comp, \RF|Mux14~12 , RF|Mux14~12, dual_issue_processor, 1
instance = comp, \RF|Mux14~13 , RF|Mux14~13, dual_issue_processor, 1
instance = comp, \RF|Mux14~14 , RF|Mux14~14, dual_issue_processor, 1
instance = comp, \RF|Mux14~15 , RF|Mux14~15, dual_issue_processor, 1
instance = comp, \RF|Mux14~16 , RF|Mux14~16, dual_issue_processor, 1
instance = comp, \RF|Mux14~17 , RF|Mux14~17, dual_issue_processor, 1
instance = comp, \RF|Mux14~18 , RF|Mux14~18, dual_issue_processor, 1
instance = comp, \RF|Mux14~10 , RF|Mux14~10, dual_issue_processor, 1
instance = comp, \RF|Mux14~11 , RF|Mux14~11, dual_issue_processor, 1
instance = comp, \RF|Mux14~19 , RF|Mux14~19, dual_issue_processor, 1
instance = comp, \RF|Mux14~0 , RF|Mux14~0, dual_issue_processor, 1
instance = comp, \RF|Mux14~1 , RF|Mux14~1, dual_issue_processor, 1
instance = comp, \RF|Mux14~7 , RF|Mux14~7, dual_issue_processor, 1
instance = comp, \RF|Mux14~8 , RF|Mux14~8, dual_issue_processor, 1
instance = comp, \RF|Mux14~4 , RF|Mux14~4, dual_issue_processor, 1
instance = comp, \RF|Mux14~5 , RF|Mux14~5, dual_issue_processor, 1
instance = comp, \RF|Mux14~2 , RF|Mux14~2, dual_issue_processor, 1
instance = comp, \RF|Mux14~3 , RF|Mux14~3, dual_issue_processor, 1
instance = comp, \RF|Mux14~6 , RF|Mux14~6, dual_issue_processor, 1
instance = comp, \RF|Mux14~9 , RF|Mux14~9, dual_issue_processor, 1
instance = comp, \RF|Mux14~20 , RF|Mux14~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[17] , ID_EX_INST1_PIPE|readData1_EX_inst1[17], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux14~0 , Forward_A_inst1|Mux14~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux14~1 , Forward_A_inst1|Mux14~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux14~2 , Forward_A_inst1|Mux14~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~8 , ALU_1|Mux14~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~2 , ALU_1|Mux14~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~3 , ALU_1|Mux14~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~5 , ALU_1|Mux14~5, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~127 , ALU_1|ShiftLeft0~127, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~125 , ALU_1|ShiftLeft0~125, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~126 , ALU_1|ShiftLeft0~126, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~4 , ALU_1|Mux14~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~6 , ALU_1|Mux14~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux14~7 , ALU_1|Mux14~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[17] , EX_MEM_INST1_PIPE|AluOutMem_inst1[17], dual_issue_processor, 1
instance = comp, \RF|Mux46~7 , RF|Mux46~7, dual_issue_processor, 1
instance = comp, \RF|Mux46~8 , RF|Mux46~8, dual_issue_processor, 1
instance = comp, \RF|Mux46~0 , RF|Mux46~0, dual_issue_processor, 1
instance = comp, \RF|Mux46~1 , RF|Mux46~1, dual_issue_processor, 1
instance = comp, \RF|Mux46~4 , RF|Mux46~4, dual_issue_processor, 1
instance = comp, \RF|Mux46~5 , RF|Mux46~5, dual_issue_processor, 1
instance = comp, \RF|Mux46~2 , RF|Mux46~2, dual_issue_processor, 1
instance = comp, \RF|Mux46~3 , RF|Mux46~3, dual_issue_processor, 1
instance = comp, \RF|Mux46~6 , RF|Mux46~6, dual_issue_processor, 1
instance = comp, \RF|Mux46~9 , RF|Mux46~9, dual_issue_processor, 1
instance = comp, \RF|Mux46~10 , RF|Mux46~10, dual_issue_processor, 1
instance = comp, \RF|Mux46~11 , RF|Mux46~11, dual_issue_processor, 1
instance = comp, \RF|Mux46~17 , RF|Mux46~17, dual_issue_processor, 1
instance = comp, \RF|Mux46~18 , RF|Mux46~18, dual_issue_processor, 1
instance = comp, \RF|Mux46~12 , RF|Mux46~12, dual_issue_processor, 1
instance = comp, \RF|Mux46~13 , RF|Mux46~13, dual_issue_processor, 1
instance = comp, \RF|Mux46~14 , RF|Mux46~14, dual_issue_processor, 1
instance = comp, \RF|Mux46~15 , RF|Mux46~15, dual_issue_processor, 1
instance = comp, \RF|Mux46~16 , RF|Mux46~16, dual_issue_processor, 1
instance = comp, \RF|Mux46~19 , RF|Mux46~19, dual_issue_processor, 1
instance = comp, \RF|Mux46~20 , RF|Mux46~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[17] , ID_EX_INST1_PIPE|readData2_EX_inst1[17], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux14~1_RESYN2592 , Forward_B_inst1|Mux14~1_RESYN2592, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux14~1_RESYN2590 , Forward_B_inst1|Mux14~1_RESYN2590, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux14~1 , Forward_B_inst1|Mux14~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux14~2 , Forward_B_inst1|Mux14~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~21 , ALU_1|ShiftLeft0~21, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~23 , ALU_1|ShiftLeft0~23, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~27 , ALU_1|ShiftLeft0~27, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~20 , ALU_1|Mux8~20, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~102 , ALU_1|ShiftLeft0~102, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~103 , ALU_1|ShiftLeft0~103, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~122 , ALU_1|ShiftLeft0~122, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~15 , ALU_1|Mux8~15, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~16 , ALU_1|Mux8~16, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~17 , ALU_1|Mux8~17, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~43 , ALU_1|ShiftRight0~43, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~139 , ALU_1|ShiftRight0~139, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~47 , ALU_1|ShiftRight0~47, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~19 , ALU_1|Mux8~19, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~9 , ALU_1|Mux8~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~11 , ALU_1|Mux8~11, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~12 , ALU_1|Mux8~12, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~13 , ALU_1|Mux8~13, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~14 , ALU_1|Mux8~14, dual_issue_processor, 1
instance = comp, \ALU_1|Mux8~18 , ALU_1|Mux8~18, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[23] , EX_MEM_INST1_PIPE|AluOutMem_inst1[23], dual_issue_processor, 1
instance = comp, \RF|Mux104~10 , RF|Mux104~10, dual_issue_processor, 1
instance = comp, \RF|Mux104~11 , RF|Mux104~11, dual_issue_processor, 1
instance = comp, \RF|Mux104~17 , RF|Mux104~17, dual_issue_processor, 1
instance = comp, \RF|Mux104~18 , RF|Mux104~18, dual_issue_processor, 1
instance = comp, \RF|Mux104~14 , RF|Mux104~14, dual_issue_processor, 1
instance = comp, \RF|Mux104~15 , RF|Mux104~15, dual_issue_processor, 1
instance = comp, \RF|Mux104~12 , RF|Mux104~12, dual_issue_processor, 1
instance = comp, \RF|Mux104~13 , RF|Mux104~13, dual_issue_processor, 1
instance = comp, \RF|Mux104~16 , RF|Mux104~16, dual_issue_processor, 1
instance = comp, \RF|Mux104~19 , RF|Mux104~19, dual_issue_processor, 1
instance = comp, \RF|Mux104~0 , RF|Mux104~0, dual_issue_processor, 1
instance = comp, \RF|Mux104~1 , RF|Mux104~1, dual_issue_processor, 1
instance = comp, \RF|Mux104~2 , RF|Mux104~2, dual_issue_processor, 1
instance = comp, \RF|Mux104~3 , RF|Mux104~3, dual_issue_processor, 1
instance = comp, \RF|Mux104~4 , RF|Mux104~4, dual_issue_processor, 1
instance = comp, \RF|Mux104~5 , RF|Mux104~5, dual_issue_processor, 1
instance = comp, \RF|Mux104~6 , RF|Mux104~6, dual_issue_processor, 1
instance = comp, \RF|Mux104~7 , RF|Mux104~7, dual_issue_processor, 1
instance = comp, \RF|Mux104~8 , RF|Mux104~8, dual_issue_processor, 1
instance = comp, \RF|Mux104~9 , RF|Mux104~9, dual_issue_processor, 1
instance = comp, \RF|Mux104~20 , RF|Mux104~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[23] , ID_EX_INST2_PIPE|readData2_EX_inst2[23], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux8~0 , Forward_B_inst2|Mux8~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux8~1 , Forward_B_inst2|Mux8~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~55 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~55, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[23] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[23], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a20 , DM|altsyncram_component|auto_generated|ram_block1a20, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux10~0 , WRITE_BACK_MUX_INST1|Mux10~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[21] , MEM_WB_INST1_PIPE|writeData_inst1_WB[21], dual_issue_processor, 1
instance = comp, \RF|registers[9][21]~651 , RF|registers[9][21]~651, dual_issue_processor, 1
instance = comp, \RF|registers[9][21] , RF|registers[9][21], dual_issue_processor, 1
instance = comp, \RF|Mux106~10 , RF|Mux106~10, dual_issue_processor, 1
instance = comp, \RF|Mux106~11 , RF|Mux106~11, dual_issue_processor, 1
instance = comp, \RF|Mux106~17 , RF|Mux106~17, dual_issue_processor, 1
instance = comp, \RF|Mux106~18 , RF|Mux106~18, dual_issue_processor, 1
instance = comp, \RF|Mux106~14 , RF|Mux106~14, dual_issue_processor, 1
instance = comp, \RF|Mux106~15 , RF|Mux106~15, dual_issue_processor, 1
instance = comp, \RF|Mux106~12 , RF|Mux106~12, dual_issue_processor, 1
instance = comp, \RF|Mux106~13 , RF|Mux106~13, dual_issue_processor, 1
instance = comp, \RF|Mux106~16 , RF|Mux106~16, dual_issue_processor, 1
instance = comp, \RF|Mux106~19 , RF|Mux106~19, dual_issue_processor, 1
instance = comp, \RF|Mux106~4 , RF|Mux106~4, dual_issue_processor, 1
instance = comp, \RF|Mux106~5 , RF|Mux106~5, dual_issue_processor, 1
instance = comp, \RF|Mux106~2 , RF|Mux106~2, dual_issue_processor, 1
instance = comp, \RF|Mux106~3 , RF|Mux106~3, dual_issue_processor, 1
instance = comp, \RF|Mux106~6 , RF|Mux106~6, dual_issue_processor, 1
instance = comp, \RF|Mux106~0 , RF|Mux106~0, dual_issue_processor, 1
instance = comp, \RF|Mux106~1 , RF|Mux106~1, dual_issue_processor, 1
instance = comp, \RF|Mux106~7 , RF|Mux106~7, dual_issue_processor, 1
instance = comp, \RF|Mux106~8 , RF|Mux106~8, dual_issue_processor, 1
instance = comp, \RF|Mux106~9 , RF|Mux106~9, dual_issue_processor, 1
instance = comp, \RF|Mux106~20 , RF|Mux106~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[21] , ID_EX_INST2_PIPE|readData2_EX_inst2[21], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux10~1_RESYN2536 , Forward_B_inst2|Mux10~1_RESYN2536, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux10~1_RESYN2534 , Forward_B_inst2|Mux10~1_RESYN2534, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux10~1 , Forward_B_inst2|Mux10~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~53 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~53, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[21] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[21], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux8~0 , WRITE_BACK_MUX_INST1|Mux8~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[23] , MEM_WB_INST1_PIPE|writeData_inst1_WB[23], dual_issue_processor, 1
instance = comp, \RF|registers[21][23]~729 , RF|registers[21][23]~729, dual_issue_processor, 1
instance = comp, \RF|registers[21][23] , RF|registers[21][23], dual_issue_processor, 1
instance = comp, \RF|Mux40~0 , RF|Mux40~0, dual_issue_processor, 1
instance = comp, \RF|Mux40~1 , RF|Mux40~1, dual_issue_processor, 1
instance = comp, \RF|Mux40~7 , RF|Mux40~7, dual_issue_processor, 1
instance = comp, \RF|Mux40~8 , RF|Mux40~8, dual_issue_processor, 1
instance = comp, \RF|Mux40~2 , RF|Mux40~2, dual_issue_processor, 1
instance = comp, \RF|Mux40~3 , RF|Mux40~3, dual_issue_processor, 1
instance = comp, \RF|Mux40~4 , RF|Mux40~4, dual_issue_processor, 1
instance = comp, \RF|Mux40~5 , RF|Mux40~5, dual_issue_processor, 1
instance = comp, \RF|Mux40~6 , RF|Mux40~6, dual_issue_processor, 1
instance = comp, \RF|Mux40~9 , RF|Mux40~9, dual_issue_processor, 1
instance = comp, \RF|Mux40~17 , RF|Mux40~17, dual_issue_processor, 1
instance = comp, \RF|Mux40~18 , RF|Mux40~18, dual_issue_processor, 1
instance = comp, \RF|Mux40~12 , RF|Mux40~12, dual_issue_processor, 1
instance = comp, \RF|Mux40~13 , RF|Mux40~13, dual_issue_processor, 1
instance = comp, \RF|Mux40~14 , RF|Mux40~14, dual_issue_processor, 1
instance = comp, \RF|Mux40~15 , RF|Mux40~15, dual_issue_processor, 1
instance = comp, \RF|Mux40~16 , RF|Mux40~16, dual_issue_processor, 1
instance = comp, \RF|Mux40~10 , RF|Mux40~10, dual_issue_processor, 1
instance = comp, \RF|Mux40~11 , RF|Mux40~11, dual_issue_processor, 1
instance = comp, \RF|Mux40~19 , RF|Mux40~19, dual_issue_processor, 1
instance = comp, \RF|Mux40~20 , RF|Mux40~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[23] , ID_EX_INST1_PIPE|readData2_EX_inst1[23], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux8~0 , Forward_B_inst1|Mux8~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux8~1 , Forward_B_inst1|Mux8~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux8~2 , Forward_B_inst1|Mux8~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[23] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[23], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux9~0 , WRITE_BACK_MUX_INST1|Mux9~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[22] , MEM_WB_INST1_PIPE|writeData_inst1_WB[22], dual_issue_processor, 1
instance = comp, \RF|registers[14][22]~693 , RF|registers[14][22]~693, dual_issue_processor, 1
instance = comp, \RF|registers[14][22] , RF|registers[14][22], dual_issue_processor, 1
instance = comp, \RF|Mux105~17 , RF|Mux105~17, dual_issue_processor, 1
instance = comp, \RF|Mux105~18 , RF|Mux105~18, dual_issue_processor, 1
instance = comp, \RF|Mux105~12 , RF|Mux105~12, dual_issue_processor, 1
instance = comp, \RF|Mux105~13 , RF|Mux105~13, dual_issue_processor, 1
instance = comp, \RF|Mux105~14 , RF|Mux105~14, dual_issue_processor, 1
instance = comp, \RF|Mux105~15 , RF|Mux105~15, dual_issue_processor, 1
instance = comp, \RF|Mux105~16 , RF|Mux105~16, dual_issue_processor, 1
instance = comp, \RF|Mux105~10 , RF|Mux105~10, dual_issue_processor, 1
instance = comp, \RF|Mux105~11 , RF|Mux105~11, dual_issue_processor, 1
instance = comp, \RF|Mux105~19 , RF|Mux105~19, dual_issue_processor, 1
instance = comp, \RF|Mux105~7 , RF|Mux105~7, dual_issue_processor, 1
instance = comp, \RF|Mux105~8 , RF|Mux105~8, dual_issue_processor, 1
instance = comp, \RF|Mux105~2 , RF|Mux105~2, dual_issue_processor, 1
instance = comp, \RF|Mux105~3 , RF|Mux105~3, dual_issue_processor, 1
instance = comp, \RF|Mux105~4 , RF|Mux105~4, dual_issue_processor, 1
instance = comp, \RF|Mux105~5 , RF|Mux105~5, dual_issue_processor, 1
instance = comp, \RF|Mux105~6 , RF|Mux105~6, dual_issue_processor, 1
instance = comp, \RF|Mux105~0 , RF|Mux105~0, dual_issue_processor, 1
instance = comp, \RF|Mux105~1 , RF|Mux105~1, dual_issue_processor, 1
instance = comp, \RF|Mux105~9 , RF|Mux105~9, dual_issue_processor, 1
instance = comp, \RF|Mux105~20 , RF|Mux105~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[22] , ID_EX_INST2_PIPE|readData2_EX_inst2[22], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux9~1_RESYN2532 , Forward_B_inst2|Mux9~1_RESYN2532, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux9~1_RESYN2530 , Forward_B_inst2|Mux9~1_RESYN2530, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux9~1 , Forward_B_inst2|Mux9~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux9~2 , Forward_B_inst2|Mux9~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[22]~70 , Final_Alu_inst2_B_Src|out[22]~70, dual_issue_processor, 1
instance = comp, \ALU_2|Mux9~0 , ALU_2|Mux9~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux9~1 , ALU_2|Mux9~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux9~4 , ALU_2|Mux9~4, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~27 , ALU_2|ShiftLeft0~27, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~60 , ALU_2|ShiftLeft0~60, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~98_RESYN2552 , ALU_2|ShiftLeft0~98_RESYN2552, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~98 , ALU_2|ShiftLeft0~98, dual_issue_processor, 1
instance = comp, \ALU_2|Mux9~2 , ALU_2|Mux9~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux9~3 , ALU_2|Mux9~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux9~5 , ALU_2|Mux9~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux9~6 , ALU_2|Mux9~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[22] , EX_MEM_INST2_PIPE|AluOutMem_inst2[22], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux9~0 , WRITE_BACK_MUX_INST2|Mux9~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[22] , MEM_WB_INST2_PIPE|writeData_inst2_WB[22], dual_issue_processor, 1
instance = comp, \RF|Mux41~7 , RF|Mux41~7, dual_issue_processor, 1
instance = comp, \RF|Mux41~8 , RF|Mux41~8, dual_issue_processor, 1
instance = comp, \RF|Mux41~0 , RF|Mux41~0, dual_issue_processor, 1
instance = comp, \RF|Mux41~1 , RF|Mux41~1, dual_issue_processor, 1
instance = comp, \RF|Mux41~4 , RF|Mux41~4, dual_issue_processor, 1
instance = comp, \RF|Mux41~5 , RF|Mux41~5, dual_issue_processor, 1
instance = comp, \RF|Mux41~2 , RF|Mux41~2, dual_issue_processor, 1
instance = comp, \RF|Mux41~3 , RF|Mux41~3, dual_issue_processor, 1
instance = comp, \RF|Mux41~6 , RF|Mux41~6, dual_issue_processor, 1
instance = comp, \RF|Mux41~9 , RF|Mux41~9, dual_issue_processor, 1
instance = comp, \RF|Mux41~10 , RF|Mux41~10, dual_issue_processor, 1
instance = comp, \RF|Mux41~11 , RF|Mux41~11, dual_issue_processor, 1
instance = comp, \RF|Mux41~14 , RF|Mux41~14, dual_issue_processor, 1
instance = comp, \RF|Mux41~15 , RF|Mux41~15, dual_issue_processor, 1
instance = comp, \RF|Mux41~12 , RF|Mux41~12, dual_issue_processor, 1
instance = comp, \RF|Mux41~13 , RF|Mux41~13, dual_issue_processor, 1
instance = comp, \RF|Mux41~16 , RF|Mux41~16, dual_issue_processor, 1
instance = comp, \RF|Mux41~17 , RF|Mux41~17, dual_issue_processor, 1
instance = comp, \RF|Mux41~18 , RF|Mux41~18, dual_issue_processor, 1
instance = comp, \RF|Mux41~19 , RF|Mux41~19, dual_issue_processor, 1
instance = comp, \RF|Mux41~20 , RF|Mux41~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[22] , ID_EX_INST1_PIPE|readData2_EX_inst1[22], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux9~1_RESYN2610 , Forward_B_inst1|Mux9~1_RESYN2610, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux9~1_RESYN2608 , Forward_B_inst1|Mux9~1_RESYN2608, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux9~1 , Forward_B_inst1|Mux9~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux9~2 , Forward_B_inst1|Mux9~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~54 , ALU_1|ShiftRight0~54, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~63 , ALU_1|ShiftRight0~63, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~64 , ALU_1|ShiftRight0~64, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~86 , ALU_1|ShiftRight0~86, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~92 , ALU_1|ShiftRight0~92, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~93 , ALU_1|ShiftRight0~93, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~78 , ALU_1|ShiftRight0~78, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~79 , ALU_1|ShiftRight0~79, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~80 , ALU_1|ShiftRight0~80, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~94 , ALU_1|ShiftRight0~94, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~4 , ALU_1|Mux20~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~135 , ALU_1|ShiftRight0~135, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~33 , ALU_1|ShiftRight0~33, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~11 , ALU_1|Mux20~11, dual_issue_processor, 1
instance = comp, \ALU_1|Mux20~10 , ALU_1|Mux20~10, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[11] , EX_MEM_INST1_PIPE|AluOutMem_inst1[11], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux20~0 , WRITE_BACK_MUX_INST1|Mux20~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[11] , MEM_WB_INST1_PIPE|writeData_inst1_WB[11], dual_issue_processor, 1
instance = comp, \RF|registers[28][11]~367 , RF|registers[28][11]~367, dual_issue_processor, 1
instance = comp, \RF|registers[28][11] , RF|registers[28][11], dual_issue_processor, 1
instance = comp, \RF|Mux52~4 , RF|Mux52~4, dual_issue_processor, 1
instance = comp, \RF|Mux52~5 , RF|Mux52~5, dual_issue_processor, 1
instance = comp, \RF|Mux52~2 , RF|Mux52~2, dual_issue_processor, 1
instance = comp, \RF|Mux52~3 , RF|Mux52~3, dual_issue_processor, 1
instance = comp, \RF|Mux52~6 , RF|Mux52~6, dual_issue_processor, 1
instance = comp, \RF|Mux52~0 , RF|Mux52~0, dual_issue_processor, 1
instance = comp, \RF|Mux52~1 , RF|Mux52~1, dual_issue_processor, 1
instance = comp, \RF|Mux52~7 , RF|Mux52~7, dual_issue_processor, 1
instance = comp, \RF|Mux52~8 , RF|Mux52~8, dual_issue_processor, 1
instance = comp, \RF|Mux52~9 , RF|Mux52~9, dual_issue_processor, 1
instance = comp, \RF|Mux52~17 , RF|Mux52~17, dual_issue_processor, 1
instance = comp, \RF|Mux52~18 , RF|Mux52~18, dual_issue_processor, 1
instance = comp, \RF|Mux52~14 , RF|Mux52~14, dual_issue_processor, 1
instance = comp, \RF|Mux52~15 , RF|Mux52~15, dual_issue_processor, 1
instance = comp, \RF|Mux52~12 , RF|Mux52~12, dual_issue_processor, 1
instance = comp, \RF|Mux52~13 , RF|Mux52~13, dual_issue_processor, 1
instance = comp, \RF|Mux52~16 , RF|Mux52~16, dual_issue_processor, 1
instance = comp, \RF|Mux52~10 , RF|Mux52~10, dual_issue_processor, 1
instance = comp, \RF|Mux52~11 , RF|Mux52~11, dual_issue_processor, 1
instance = comp, \RF|Mux52~19 , RF|Mux52~19, dual_issue_processor, 1
instance = comp, \RF|Mux52~20 , RF|Mux52~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[11] , ID_EX_INST1_PIPE|readData2_EX_inst1[11], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux20~1_RESYN2568 , Forward_B_inst1|Mux20~1_RESYN2568, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux20~1_RESYN2566 , Forward_B_inst1|Mux20~1_RESYN2566, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux20~1 , Forward_B_inst1|Mux20~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux20~2 , Forward_B_inst1|Mux20~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[11]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[11]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[11] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[11], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux21~0 , WRITE_BACK_MUX_INST1|Mux21~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[10] , MEM_WB_INST1_PIPE|writeData_inst1_WB[10], dual_issue_processor, 1
instance = comp, \RF|Mux53~0 , RF|Mux53~0, dual_issue_processor, 1
instance = comp, \RF|Mux53~1 , RF|Mux53~1, dual_issue_processor, 1
instance = comp, \RF|Mux53~4 , RF|Mux53~4, dual_issue_processor, 1
instance = comp, \RF|Mux53~5 , RF|Mux53~5, dual_issue_processor, 1
instance = comp, \RF|Mux53~2 , RF|Mux53~2, dual_issue_processor, 1
instance = comp, \RF|Mux53~3 , RF|Mux53~3, dual_issue_processor, 1
instance = comp, \RF|Mux53~6 , RF|Mux53~6, dual_issue_processor, 1
instance = comp, \RF|Mux53~7 , RF|Mux53~7, dual_issue_processor, 1
instance = comp, \RF|Mux53~8 , RF|Mux53~8, dual_issue_processor, 1
instance = comp, \RF|Mux53~9 , RF|Mux53~9, dual_issue_processor, 1
instance = comp, \RF|Mux53~14 , RF|Mux53~14, dual_issue_processor, 1
instance = comp, \RF|Mux53~15 , RF|Mux53~15, dual_issue_processor, 1
instance = comp, \RF|Mux53~12 , RF|Mux53~12, dual_issue_processor, 1
instance = comp, \RF|Mux53~13 , RF|Mux53~13, dual_issue_processor, 1
instance = comp, \RF|Mux53~16 , RF|Mux53~16, dual_issue_processor, 1
instance = comp, \RF|Mux53~10 , RF|Mux53~10, dual_issue_processor, 1
instance = comp, \RF|Mux53~11 , RF|Mux53~11, dual_issue_processor, 1
instance = comp, \RF|Mux53~17 , RF|Mux53~17, dual_issue_processor, 1
instance = comp, \RF|Mux53~18 , RF|Mux53~18, dual_issue_processor, 1
instance = comp, \RF|Mux53~19 , RF|Mux53~19, dual_issue_processor, 1
instance = comp, \RF|Mux53~20 , RF|Mux53~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[10] , ID_EX_INST1_PIPE|readData2_EX_inst1[10], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux21~0 , Forward_B_inst1|Mux21~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux21~1 , Forward_B_inst1|Mux21~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux21~2 , Forward_B_inst1|Mux21~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[10] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[10], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux22~0 , WRITE_BACK_MUX_INST1|Mux22~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[9] , MEM_WB_INST1_PIPE|writeData_inst1_WB[9], dual_issue_processor, 1
instance = comp, \RF|Mux54~12 , RF|Mux54~12, dual_issue_processor, 1
instance = comp, \RF|Mux54~13 , RF|Mux54~13, dual_issue_processor, 1
instance = comp, \RF|Mux54~14 , RF|Mux54~14, dual_issue_processor, 1
instance = comp, \RF|Mux54~15 , RF|Mux54~15, dual_issue_processor, 1
instance = comp, \RF|Mux54~16 , RF|Mux54~16, dual_issue_processor, 1
instance = comp, \RF|Mux54~17 , RF|Mux54~17, dual_issue_processor, 1
instance = comp, \RF|Mux54~18 , RF|Mux54~18, dual_issue_processor, 1
instance = comp, \RF|Mux54~10 , RF|Mux54~10, dual_issue_processor, 1
instance = comp, \RF|Mux54~11 , RF|Mux54~11, dual_issue_processor, 1
instance = comp, \RF|Mux54~19 , RF|Mux54~19, dual_issue_processor, 1
instance = comp, \RF|Mux54~7 , RF|Mux54~7, dual_issue_processor, 1
instance = comp, \RF|Mux54~8 , RF|Mux54~8, dual_issue_processor, 1
instance = comp, \RF|Mux54~0 , RF|Mux54~0, dual_issue_processor, 1
instance = comp, \RF|Mux54~1 , RF|Mux54~1, dual_issue_processor, 1
instance = comp, \RF|Mux54~2 , RF|Mux54~2, dual_issue_processor, 1
instance = comp, \RF|Mux54~3 , RF|Mux54~3, dual_issue_processor, 1
instance = comp, \RF|Mux54~4 , RF|Mux54~4, dual_issue_processor, 1
instance = comp, \RF|Mux54~5 , RF|Mux54~5, dual_issue_processor, 1
instance = comp, \RF|Mux54~6 , RF|Mux54~6, dual_issue_processor, 1
instance = comp, \RF|Mux54~9 , RF|Mux54~9, dual_issue_processor, 1
instance = comp, \RF|Mux54~20 , RF|Mux54~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[9] , ID_EX_INST1_PIPE|readData2_EX_inst1[9], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux22~0 , Forward_B_inst1|Mux22~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux22~1 , Forward_B_inst1|Mux22~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux22~2 , Forward_B_inst1|Mux22~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[9] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[9], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux21~0 , WRITE_BACK_MUX_INST2|Mux21~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[10] , MEM_WB_INST2_PIPE|writeData_inst2_WB[10], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[10]~37 , Final_Alu_inst2_B_Src|out[10]~37, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[10]~38 , Final_Alu_inst2_B_Src|out[10]~38, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~51 , ALU_2|ShiftRight0~51, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~49 , ALU_2|ShiftRight0~49, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~89 , ALU_2|ShiftRight0~89, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~87 , ALU_2|ShiftRight0~87, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~88 , ALU_2|ShiftRight0~88, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~90 , ALU_2|ShiftRight0~90, dual_issue_processor, 1
instance = comp, \ALU_2|Mux21~0 , ALU_2|Mux21~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux21~1 , ALU_2|Mux21~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux21~5 , ALU_2|Mux21~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux21~6 , ALU_2|Mux21~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux21~2 , ALU_2|Mux21~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux21~3 , ALU_2|Mux21~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux21~4 , ALU_2|Mux21~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux21~7 , ALU_2|Mux21~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[10] , EX_MEM_INST2_PIPE|AluOutMem_inst2[10], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux6~0 , WRITE_BACK_MUX_INST1|Mux6~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[25] , MEM_WB_INST1_PIPE|writeData_inst1_WB[25], dual_issue_processor, 1
instance = comp, \RF|registers[17][25]~792 , RF|registers[17][25]~792, dual_issue_processor, 1
instance = comp, \RF|registers[17][25] , RF|registers[17][25], dual_issue_processor, 1
instance = comp, \RF|Mux102~0 , RF|Mux102~0, dual_issue_processor, 1
instance = comp, \RF|Mux102~1 , RF|Mux102~1, dual_issue_processor, 1
instance = comp, \RF|Mux102~2 , RF|Mux102~2, dual_issue_processor, 1
instance = comp, \RF|Mux102~3 , RF|Mux102~3, dual_issue_processor, 1
instance = comp, \RF|Mux102~4 , RF|Mux102~4, dual_issue_processor, 1
instance = comp, \RF|Mux102~5 , RF|Mux102~5, dual_issue_processor, 1
instance = comp, \RF|Mux102~6 , RF|Mux102~6, dual_issue_processor, 1
instance = comp, \RF|Mux102~7 , RF|Mux102~7, dual_issue_processor, 1
instance = comp, \RF|Mux102~8 , RF|Mux102~8, dual_issue_processor, 1
instance = comp, \RF|Mux102~9 , RF|Mux102~9, dual_issue_processor, 1
instance = comp, \RF|Mux102~12 , RF|Mux102~12, dual_issue_processor, 1
instance = comp, \RF|Mux102~13 , RF|Mux102~13, dual_issue_processor, 1
instance = comp, \RF|Mux102~14 , RF|Mux102~14, dual_issue_processor, 1
instance = comp, \RF|Mux102~15 , RF|Mux102~15, dual_issue_processor, 1
instance = comp, \RF|Mux102~16 , RF|Mux102~16, dual_issue_processor, 1
instance = comp, \RF|Mux102~10 , RF|Mux102~10, dual_issue_processor, 1
instance = comp, \RF|Mux102~11 , RF|Mux102~11, dual_issue_processor, 1
instance = comp, \RF|Mux102~17 , RF|Mux102~17, dual_issue_processor, 1
instance = comp, \RF|Mux102~18 , RF|Mux102~18, dual_issue_processor, 1
instance = comp, \RF|Mux102~19 , RF|Mux102~19, dual_issue_processor, 1
instance = comp, \RF|Mux102~20 , RF|Mux102~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[25] , ID_EX_INST2_PIPE|readData2_EX_inst2[25], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux6~0 , Forward_B_inst2|Mux6~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux6~1 , Forward_B_inst2|Mux6~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux6~2 , Forward_B_inst2|Mux6~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~76 , ALU_2|ShiftRight0~76, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~77 , ALU_2|ShiftRight0~77, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~78 , ALU_2|ShiftRight0~78, dual_issue_processor, 1
instance = comp, \ALU_2|Mux22~1 , ALU_2|Mux22~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux22~5 , ALU_2|Mux22~5, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~39 , ALU_2|ShiftLeft0~39, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~40 , ALU_2|ShiftLeft0~40, dual_issue_processor, 1
instance = comp, \ALU_2|Mux22~6 , ALU_2|Mux22~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux22~2 , ALU_2|Mux22~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux22~3 , ALU_2|Mux22~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux22~4 , ALU_2|Mux22~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux22~7 , ALU_2|Mux22~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[9] , EX_MEM_INST2_PIPE|AluOutMem_inst2[9], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux26~1 , WRITE_BACK_MUX_INST2|Mux26~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[5] , MEM_WB_INST2_PIPE|writeData_inst2_WB[5], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[5]~47 , Final_Alu_inst2_B_Src|out[5]~47, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[5]~48 , Final_Alu_inst2_B_Src|out[5]~48, dual_issue_processor, 1
instance = comp, \ALU_2|Mux26~4 , ALU_2|Mux26~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux26~1 , ALU_2|Mux26~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux26~2 , ALU_2|Mux26~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux26~3 , ALU_2|Mux26~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux26~5 , ALU_2|Mux26~5, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~63 , ALU_2|ShiftRight0~63, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~62 , ALU_2|ShiftRight0~62, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~64 , ALU_2|ShiftRight0~64, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~67 , ALU_2|ShiftRight0~67, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~66 , ALU_2|ShiftRight0~66, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~68 , ALU_2|ShiftRight0~68, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~121 , ALU_2|ShiftRight0~121, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~123 , ALU_2|ShiftRight0~123, dual_issue_processor, 1
instance = comp, \ALU_2|Mux26~0 , ALU_2|Mux26~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux26~6 , ALU_2|Mux26~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[5] , EX_MEM_INST2_PIPE|AluOutMem_inst2[5], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux30~1 , WRITE_BACK_MUX_INST2|Mux30~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[1] , MEM_WB_INST2_PIPE|writeData_inst2_WB[1], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[1]~24 , Final_Alu_inst1_B_Src|out[1]~24, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[1]~25 , Final_Alu_inst1_B_Src|out[1]~25, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~8 , ALU_1|ShiftLeft0~8, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~10 , ALU_1|ShiftLeft0~10, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~135 , ALU_1|ShiftLeft0~135, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~104 , ALU_1|ShiftLeft0~104, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~124 , ALU_1|ShiftLeft0~124, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~8 , ALU_1|Mux12~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~9 , ALU_1|Mux12~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~5 , ALU_1|Mux12~5, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~65 , ALU_1|ShiftRight0~65, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~7 , ALU_1|Mux12~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~2 , ALU_1|Mux12~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~3 , ALU_1|Mux12~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~4 , ALU_1|Mux12~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux12~6 , ALU_1|Mux12~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[19] , EX_MEM_INST1_PIPE|AluOutMem_inst1[19], dual_issue_processor, 1
instance = comp, \RF|Mux108~14 , RF|Mux108~14, dual_issue_processor, 1
instance = comp, \RF|Mux108~15 , RF|Mux108~15, dual_issue_processor, 1
instance = comp, \RF|Mux108~12 , RF|Mux108~12, dual_issue_processor, 1
instance = comp, \RF|Mux108~13 , RF|Mux108~13, dual_issue_processor, 1
instance = comp, \RF|Mux108~16 , RF|Mux108~16, dual_issue_processor, 1
instance = comp, \RF|Mux108~17 , RF|Mux108~17, dual_issue_processor, 1
instance = comp, \RF|Mux108~18 , RF|Mux108~18, dual_issue_processor, 1
instance = comp, \RF|Mux108~10 , RF|Mux108~10, dual_issue_processor, 1
instance = comp, \RF|Mux108~11 , RF|Mux108~11, dual_issue_processor, 1
instance = comp, \RF|Mux108~19 , RF|Mux108~19, dual_issue_processor, 1
instance = comp, \RF|Mux108~0 , RF|Mux108~0, dual_issue_processor, 1
instance = comp, \RF|Mux108~1 , RF|Mux108~1, dual_issue_processor, 1
instance = comp, \RF|Mux108~7 , RF|Mux108~7, dual_issue_processor, 1
instance = comp, \RF|Mux108~8 , RF|Mux108~8, dual_issue_processor, 1
instance = comp, \RF|Mux108~4 , RF|Mux108~4, dual_issue_processor, 1
instance = comp, \RF|Mux108~5 , RF|Mux108~5, dual_issue_processor, 1
instance = comp, \RF|Mux108~2 , RF|Mux108~2, dual_issue_processor, 1
instance = comp, \RF|Mux108~3 , RF|Mux108~3, dual_issue_processor, 1
instance = comp, \RF|Mux108~6 , RF|Mux108~6, dual_issue_processor, 1
instance = comp, \RF|Mux108~9 , RF|Mux108~9, dual_issue_processor, 1
instance = comp, \RF|Mux108~20 , RF|Mux108~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[19] , ID_EX_INST2_PIPE|readData2_EX_inst2[19], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux12~0_RESYN2542 , Forward_B_inst2|Mux12~0_RESYN2542, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux12~0 , Forward_B_inst2|Mux12~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux12~1 , Forward_B_inst2|Mux12~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux12~2 , Forward_B_inst2|Mux12~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~44 , ALU_2|ShiftRight0~44, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~45 , ALU_2|ShiftRight0~45, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~46 , ALU_2|ShiftRight0~46, dual_issue_processor, 1
instance = comp, \ALU_2|Mux23~10 , ALU_2|Mux23~10, dual_issue_processor, 1
instance = comp, \ALU_2|Mux23~2 , ALU_2|Mux23~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux23~3 , ALU_2|Mux23~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux23~7 , ALU_2|Mux23~7, dual_issue_processor, 1
instance = comp, \ALU_2|Mux23~8 , ALU_2|Mux23~8, dual_issue_processor, 1
instance = comp, \ALU_2|Mux23~4 , ALU_2|Mux23~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux23~5 , ALU_2|Mux23~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux23~6 , ALU_2|Mux23~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux23~9 , ALU_2|Mux23~9, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[8] , EX_MEM_INST2_PIPE|AluOutMem_inst2[8], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux23~0 , Forward_B_inst2|Mux23~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux23~1 , Forward_B_inst2|Mux23~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~40 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~40, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[8] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[8], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux22~0 , WRITE_BACK_MUX_INST2|Mux22~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[9] , MEM_WB_INST2_PIPE|writeData_inst2_WB[9], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[9]~40 , Final_Alu_inst1_B_Src|out[9]~40, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[9]~41 , Final_Alu_inst1_B_Src|out[9]~41, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~43 , ALU_1|ShiftLeft0~43, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~44 , ALU_1|ShiftLeft0~44, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~2 , ALU_1|Mux13~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~3 , ALU_1|Mux13~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~4 , ALU_1|Mux13~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~0 , ALU_1|Mux13~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~1 , ALU_1|Mux13~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~6 , ALU_1|Mux13~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~68 , ALU_1|ShiftRight0~68, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~69 , ALU_1|ShiftRight0~69, dual_issue_processor, 1
instance = comp, \ALU_1|Mux13~7 , ALU_1|Mux13~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[18] , EX_MEM_INST1_PIPE|AluOutMem_inst1[18], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux13~0 , WRITE_BACK_MUX_INST1|Mux13~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[18] , MEM_WB_INST1_PIPE|writeData_inst1_WB[18], dual_issue_processor, 1
instance = comp, \RF|registers[31][18]~588 , RF|registers[31][18]~588, dual_issue_processor, 1
instance = comp, \RF|registers[31][18] , RF|registers[31][18], dual_issue_processor, 1
instance = comp, \RF|Mux77~7 , RF|Mux77~7, dual_issue_processor, 1
instance = comp, \RF|Mux77~8 , RF|Mux77~8, dual_issue_processor, 1
instance = comp, \RF|Mux77~0 , RF|Mux77~0, dual_issue_processor, 1
instance = comp, \RF|Mux77~1 , RF|Mux77~1, dual_issue_processor, 1
instance = comp, \RF|Mux77~4 , RF|Mux77~4, dual_issue_processor, 1
instance = comp, \RF|Mux77~5 , RF|Mux77~5, dual_issue_processor, 1
instance = comp, \RF|Mux77~2 , RF|Mux77~2, dual_issue_processor, 1
instance = comp, \RF|Mux77~3 , RF|Mux77~3, dual_issue_processor, 1
instance = comp, \RF|Mux77~6 , RF|Mux77~6, dual_issue_processor, 1
instance = comp, \RF|Mux77~9 , RF|Mux77~9, dual_issue_processor, 1
instance = comp, \RF|Mux77~10 , RF|Mux77~10, dual_issue_processor, 1
instance = comp, \RF|Mux77~11 , RF|Mux77~11, dual_issue_processor, 1
instance = comp, \RF|Mux77~17 , RF|Mux77~17, dual_issue_processor, 1
instance = comp, \RF|Mux77~18 , RF|Mux77~18, dual_issue_processor, 1
instance = comp, \RF|Mux77~14 , RF|Mux77~14, dual_issue_processor, 1
instance = comp, \RF|Mux77~15 , RF|Mux77~15, dual_issue_processor, 1
instance = comp, \RF|Mux77~12 , RF|Mux77~12, dual_issue_processor, 1
instance = comp, \RF|Mux77~13 , RF|Mux77~13, dual_issue_processor, 1
instance = comp, \RF|Mux77~16 , RF|Mux77~16, dual_issue_processor, 1
instance = comp, \RF|Mux77~19 , RF|Mux77~19, dual_issue_processor, 1
instance = comp, \RF|Mux77~20 , RF|Mux77~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[18] , ID_EX_INST2_PIPE|readData1_EX_inst2[18], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux13~0 , Forward_A_inst2|Mux13~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux13~1 , Forward_A_inst2|Mux13~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux13~2 , Forward_A_inst2|Mux13~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux13~2 , ALU_2|Mux13~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~77 , ALU_2|ShiftLeft0~77, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~81 , ALU_2|ShiftLeft0~81, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~138 , ALU_2|ShiftLeft0~138, dual_issue_processor, 1
instance = comp, \ALU_2|Mux13~3 , ALU_2|Mux13~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux13~4 , ALU_2|Mux13~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux13~5 , ALU_2|Mux13~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux13~6 , ALU_2|Mux13~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux13~7 , ALU_2|Mux13~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[18] , EX_MEM_INST2_PIPE|AluOutMem_inst2[18], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux13~0 , WRITE_BACK_MUX_INST2|Mux13~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[18] , MEM_WB_INST2_PIPE|writeData_inst2_WB[18], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux13~2 , Forward_B_inst2|Mux13~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~101 , ALU_2|ShiftRight0~101, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~102 , ALU_2|ShiftRight0~102, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~60 , ALU_2|ShiftRight0~60, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~103 , ALU_2|ShiftRight0~103, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~104 , ALU_2|ShiftRight0~104, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~105 , ALU_2|ShiftRight0~105, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~106 , ALU_2|ShiftRight0~106, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~107 , ALU_2|ShiftRight0~107, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~108 , ALU_2|ShiftRight0~108, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~109 , ALU_2|ShiftRight0~109, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~115 , ALU_2|ShiftRight0~115, dual_issue_processor, 1
instance = comp, \ALU_2|Mux28~0 , ALU_2|Mux28~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux28~3 , ALU_2|Mux28~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux28~4 , ALU_2|Mux28~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux28~1 , ALU_2|Mux28~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux28~2 , ALU_2|Mux28~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux28~5 , ALU_2|Mux28~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux28~6 , ALU_2|Mux28~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[3] , EX_MEM_INST2_PIPE|AluOutMem_inst2[3], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux7~0 , WRITE_BACK_MUX_INST1|Mux7~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[24] , MEM_WB_INST1_PIPE|writeData_inst1_WB[24], dual_issue_processor, 1
instance = comp, \RF|registers[14][24]~755 , RF|registers[14][24]~755, dual_issue_processor, 1
instance = comp, \RF|registers[14][24] , RF|registers[14][24], dual_issue_processor, 1
instance = comp, \RF|Mux103~17 , RF|Mux103~17, dual_issue_processor, 1
instance = comp, \RF|Mux103~18 , RF|Mux103~18, dual_issue_processor, 1
instance = comp, \RF|Mux103~10 , RF|Mux103~10, dual_issue_processor, 1
instance = comp, \RF|Mux103~11 , RF|Mux103~11, dual_issue_processor, 1
instance = comp, \RF|Mux103~14 , RF|Mux103~14, dual_issue_processor, 1
instance = comp, \RF|Mux103~15 , RF|Mux103~15, dual_issue_processor, 1
instance = comp, \RF|Mux103~12 , RF|Mux103~12, dual_issue_processor, 1
instance = comp, \RF|Mux103~13 , RF|Mux103~13, dual_issue_processor, 1
instance = comp, \RF|Mux103~16 , RF|Mux103~16, dual_issue_processor, 1
instance = comp, \RF|Mux103~19 , RF|Mux103~19, dual_issue_processor, 1
instance = comp, \RF|Mux103~4 , RF|Mux103~4, dual_issue_processor, 1
instance = comp, \RF|Mux103~5 , RF|Mux103~5, dual_issue_processor, 1
instance = comp, \RF|Mux103~2 , RF|Mux103~2, dual_issue_processor, 1
instance = comp, \RF|Mux103~3 , RF|Mux103~3, dual_issue_processor, 1
instance = comp, \RF|Mux103~6 , RF|Mux103~6, dual_issue_processor, 1
instance = comp, \RF|Mux103~7 , RF|Mux103~7, dual_issue_processor, 1
instance = comp, \RF|Mux103~8 , RF|Mux103~8, dual_issue_processor, 1
instance = comp, \RF|Mux103~0 , RF|Mux103~0, dual_issue_processor, 1
instance = comp, \RF|Mux103~1 , RF|Mux103~1, dual_issue_processor, 1
instance = comp, \RF|Mux103~9 , RF|Mux103~9, dual_issue_processor, 1
instance = comp, \RF|Mux103~20 , RF|Mux103~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[24] , ID_EX_INST2_PIPE|readData2_EX_inst2[24], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux7~0 , Forward_B_inst2|Mux7~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux7~1 , Forward_B_inst2|Mux7~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~56 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~56, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[24] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[24], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux5~0 , WRITE_BACK_MUX_INST2|Mux5~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[26] , MEM_WB_INST2_PIPE|writeData_inst2_WB[26], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux5~2 , Forward_B_inst2|Mux5~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~36 , ALU_2|ShiftRight0~36, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~96 , ALU_2|ShiftRight0~96, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~140 , ALU_2|ShiftRight0~140, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~142 , ALU_2|ShiftRight0~142, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~100 , ALU_2|ShiftRight0~100, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~92 , ALU_2|ShiftRight0~92, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~52 , ALU_2|ShiftRight0~52, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~56 , ALU_2|ShiftRight0~56, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~91 , ALU_2|ShiftRight0~91, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~93 , ALU_2|ShiftRight0~93, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~94 , ALU_2|ShiftRight0~94, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~95 , ALU_2|ShiftRight0~95, dual_issue_processor, 1
instance = comp, \ALU_2|Mux29~0 , ALU_2|Mux29~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux29~1 , ALU_2|Mux29~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux29~2 , ALU_2|Mux29~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux29~3 , ALU_2|Mux29~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux29~4 , ALU_2|Mux29~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux29~5 , ALU_2|Mux29~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux29~6 , ALU_2|Mux29~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[2] , EX_MEM_INST2_PIPE|AluOutMem_inst2[2], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux14~0 , WRITE_BACK_MUX_INST1|Mux14~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[17] , MEM_WB_INST1_PIPE|writeData_inst1_WB[17], dual_issue_processor, 1
instance = comp, \RF|Mux110~10 , RF|Mux110~10, dual_issue_processor, 1
instance = comp, \RF|Mux110~11 , RF|Mux110~11, dual_issue_processor, 1
instance = comp, \RF|Mux110~17 , RF|Mux110~17, dual_issue_processor, 1
instance = comp, \RF|Mux110~18 , RF|Mux110~18, dual_issue_processor, 1
instance = comp, \RF|Mux110~12 , RF|Mux110~12, dual_issue_processor, 1
instance = comp, \RF|Mux110~13 , RF|Mux110~13, dual_issue_processor, 1
instance = comp, \RF|Mux110~14 , RF|Mux110~14, dual_issue_processor, 1
instance = comp, \RF|Mux110~15 , RF|Mux110~15, dual_issue_processor, 1
instance = comp, \RF|Mux110~16 , RF|Mux110~16, dual_issue_processor, 1
instance = comp, \RF|Mux110~19 , RF|Mux110~19, dual_issue_processor, 1
instance = comp, \RF|Mux110~0 , RF|Mux110~0, dual_issue_processor, 1
instance = comp, \RF|Mux110~1 , RF|Mux110~1, dual_issue_processor, 1
instance = comp, \RF|Mux110~7 , RF|Mux110~7, dual_issue_processor, 1
instance = comp, \RF|Mux110~8 , RF|Mux110~8, dual_issue_processor, 1
instance = comp, \RF|Mux110~2 , RF|Mux110~2, dual_issue_processor, 1
instance = comp, \RF|Mux110~3 , RF|Mux110~3, dual_issue_processor, 1
instance = comp, \RF|Mux110~4 , RF|Mux110~4, dual_issue_processor, 1
instance = comp, \RF|Mux110~5 , RF|Mux110~5, dual_issue_processor, 1
instance = comp, \RF|Mux110~6 , RF|Mux110~6, dual_issue_processor, 1
instance = comp, \RF|Mux110~9 , RF|Mux110~9, dual_issue_processor, 1
instance = comp, \RF|Mux110~20 , RF|Mux110~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[17] , ID_EX_INST2_PIPE|readData2_EX_inst2[17], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux14~0 , Forward_B_inst2|Mux14~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux14~1 , Forward_B_inst2|Mux14~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux14~2 , Forward_B_inst2|Mux14~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~72 , ALU_2|ShiftLeft0~72, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~63 , ALU_2|ShiftLeft0~63, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~73 , ALU_2|ShiftLeft0~73, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~74 , ALU_2|ShiftLeft0~74, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~93 , ALU_2|ShiftLeft0~93, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~83 , ALU_2|ShiftLeft0~83, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~108 , ALU_2|ShiftLeft0~108, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~109 , ALU_2|ShiftLeft0~109, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~99 , ALU_2|ShiftLeft0~99, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~110 , ALU_2|ShiftLeft0~110, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~111 , ALU_2|ShiftLeft0~111, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~112 , ALU_2|ShiftLeft0~112, dual_issue_processor, 1
instance = comp, \ALU_2|Mux6~7 , ALU_2|Mux6~7, dual_issue_processor, 1
instance = comp, \ALU_2|Mux6~5_RESYN2040 , ALU_2|Mux6~5_RESYN2040, dual_issue_processor, 1
instance = comp, \ALU_2|Mux6~5_RESYN2034 , ALU_2|Mux6~5_RESYN2034, dual_issue_processor, 1
instance = comp, \ALU_2|Mux6~5_RESYN2036 , ALU_2|Mux6~5_RESYN2036, dual_issue_processor, 1
instance = comp, \ALU_2|Mux6~5_RESYN2038 , ALU_2|Mux6~5_RESYN2038, dual_issue_processor, 1
instance = comp, \ALU_2|Mux6~5 , ALU_2|Mux6~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux6~8 , ALU_2|Mux6~8, dual_issue_processor, 1
instance = comp, \ALU_2|Mux6~9 , ALU_2|Mux6~9, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[25] , EX_MEM_INST2_PIPE|AluOutMem_inst2[25], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux6~0 , WRITE_BACK_MUX_INST2|Mux6~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[25] , MEM_WB_INST2_PIPE|writeData_inst2_WB[25], dual_issue_processor, 1
instance = comp, \RF|Mux38~17 , RF|Mux38~17, dual_issue_processor, 1
instance = comp, \RF|Mux38~18 , RF|Mux38~18, dual_issue_processor, 1
instance = comp, \RF|Mux38~10 , RF|Mux38~10, dual_issue_processor, 1
instance = comp, \RF|Mux38~11 , RF|Mux38~11, dual_issue_processor, 1
instance = comp, \RF|Mux38~14 , RF|Mux38~14, dual_issue_processor, 1
instance = comp, \RF|Mux38~15 , RF|Mux38~15, dual_issue_processor, 1
instance = comp, \RF|Mux38~12 , RF|Mux38~12, dual_issue_processor, 1
instance = comp, \RF|Mux38~13 , RF|Mux38~13, dual_issue_processor, 1
instance = comp, \RF|Mux38~16 , RF|Mux38~16, dual_issue_processor, 1
instance = comp, \RF|Mux38~19 , RF|Mux38~19, dual_issue_processor, 1
instance = comp, \RF|Mux38~2 , RF|Mux38~2, dual_issue_processor, 1
instance = comp, \RF|Mux38~3 , RF|Mux38~3, dual_issue_processor, 1
instance = comp, \RF|Mux38~4 , RF|Mux38~4, dual_issue_processor, 1
instance = comp, \RF|Mux38~5 , RF|Mux38~5, dual_issue_processor, 1
instance = comp, \RF|Mux38~6 , RF|Mux38~6, dual_issue_processor, 1
instance = comp, \RF|Mux38~0 , RF|Mux38~0, dual_issue_processor, 1
instance = comp, \RF|Mux38~1 , RF|Mux38~1, dual_issue_processor, 1
instance = comp, \RF|Mux38~7 , RF|Mux38~7, dual_issue_processor, 1
instance = comp, \RF|Mux38~8 , RF|Mux38~8, dual_issue_processor, 1
instance = comp, \RF|Mux38~9 , RF|Mux38~9, dual_issue_processor, 1
instance = comp, \RF|Mux38~20 , RF|Mux38~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[25] , ID_EX_INST1_PIPE|readData2_EX_inst1[25], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux6~0 , Forward_B_inst1|Mux6~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux6~1 , Forward_B_inst1|Mux6~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux6~2 , Forward_B_inst1|Mux6~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~37 , ALU_1|ShiftRight0~37, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~45 , ALU_1|ShiftRight0~45, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~46 , ALU_1|ShiftRight0~46, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~12 , ALU_1|Mux16~12, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~140 , ALU_1|ShiftRight0~140, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~81 , ALU_1|ShiftRight0~81, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~10 , ALU_1|Mux16~10, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~30 , ALU_1|Add0~30, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~6 , ALU_1|Mux16~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~7 , ALU_1|Mux16~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~8 , ALU_1|Mux16~8, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~16 , ALU_1|ShiftLeft0~16, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~19 , ALU_1|ShiftLeft0~19, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~20 , ALU_1|ShiftLeft0~20, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~4 , ALU_1|Mux16~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~5 , ALU_1|Mux16~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~9 , ALU_1|Mux16~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux16~11 , ALU_1|Mux16~11, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[15] , EX_MEM_INST1_PIPE|AluOutMem_inst1[15], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux16~0 , Forward_A_inst2|Mux16~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux16~1 , Forward_A_inst2|Mux16~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux16~2 , Forward_A_inst2|Mux16~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux16~6 , ALU_2|Mux16~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux16~7 , ALU_2|Mux16~7, dual_issue_processor, 1
instance = comp, \ALU_2|Mux16~4 , ALU_2|Mux16~4, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~62 , ALU_2|ShiftLeft0~62, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~64 , ALU_2|ShiftLeft0~64, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~65 , ALU_2|ShiftLeft0~65, dual_issue_processor, 1
instance = comp, \ALU_2|Mux16~5 , ALU_2|Mux16~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux16~8 , ALU_2|Mux16~8, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~150 , ALU_2|ShiftRight0~150, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~134 , ALU_2|ShiftRight0~134, dual_issue_processor, 1
instance = comp, \ALU_2|Mux16~9 , ALU_2|Mux16~9, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~136 , ALU_2|ShiftRight0~136, dual_issue_processor, 1
instance = comp, \ALU_2|Mux16~11 , ALU_2|Mux16~11, dual_issue_processor, 1
instance = comp, \ALU_2|Mux16~10 , ALU_2|Mux16~10, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[15] , EX_MEM_INST2_PIPE|AluOutMem_inst2[15], dual_issue_processor, 1
instance = comp, \RF|Mux16~7 , RF|Mux16~7, dual_issue_processor, 1
instance = comp, \RF|Mux16~8 , RF|Mux16~8, dual_issue_processor, 1
instance = comp, \RF|Mux16~0 , RF|Mux16~0, dual_issue_processor, 1
instance = comp, \RF|Mux16~1 , RF|Mux16~1, dual_issue_processor, 1
instance = comp, \RF|Mux16~2 , RF|Mux16~2, dual_issue_processor, 1
instance = comp, \RF|Mux16~3 , RF|Mux16~3, dual_issue_processor, 1
instance = comp, \RF|Mux16~4 , RF|Mux16~4, dual_issue_processor, 1
instance = comp, \RF|Mux16~5 , RF|Mux16~5, dual_issue_processor, 1
instance = comp, \RF|Mux16~6 , RF|Mux16~6, dual_issue_processor, 1
instance = comp, \RF|Mux16~9 , RF|Mux16~9, dual_issue_processor, 1
instance = comp, \RF|Mux16~10 , RF|Mux16~10, dual_issue_processor, 1
instance = comp, \RF|Mux16~11 , RF|Mux16~11, dual_issue_processor, 1
instance = comp, \RF|Mux16~17 , RF|Mux16~17, dual_issue_processor, 1
instance = comp, \RF|Mux16~18 , RF|Mux16~18, dual_issue_processor, 1
instance = comp, \RF|Mux16~14 , RF|Mux16~14, dual_issue_processor, 1
instance = comp, \RF|Mux16~15 , RF|Mux16~15, dual_issue_processor, 1
instance = comp, \RF|Mux16~12 , RF|Mux16~12, dual_issue_processor, 1
instance = comp, \RF|Mux16~13 , RF|Mux16~13, dual_issue_processor, 1
instance = comp, \RF|Mux16~16 , RF|Mux16~16, dual_issue_processor, 1
instance = comp, \RF|Mux16~19 , RF|Mux16~19, dual_issue_processor, 1
instance = comp, \RF|Mux16~20 , RF|Mux16~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[15] , ID_EX_INST1_PIPE|readData1_EX_inst1[15], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux16~0 , Forward_A_inst1|Mux16~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux16~1 , Forward_A_inst1|Mux16~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux16~2 , Forward_A_inst1|Mux16~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux15~2 , ALU_1|Mux15~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux15~3 , ALU_1|Mux15~3, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~130 , ALU_1|ShiftLeft0~130, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~128 , ALU_1|ShiftLeft0~128, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~129 , ALU_1|ShiftLeft0~129, dual_issue_processor, 1
instance = comp, \ALU_1|Mux15~0 , ALU_1|Mux15~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux15~1 , ALU_1|Mux15~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux15~4 , ALU_1|Mux15~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~74 , ALU_1|ShiftRight0~74, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~75 , ALU_1|ShiftRight0~75, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~76 , ALU_1|ShiftRight0~76, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~77 , ALU_1|ShiftRight0~77, dual_issue_processor, 1
instance = comp, \ALU_1|Mux15~5 , ALU_1|Mux15~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[16] , EX_MEM_INST1_PIPE|AluOutMem_inst1[16], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux15~0 , WRITE_BACK_MUX_INST1|Mux15~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[16] , MEM_WB_INST1_PIPE|writeData_inst1_WB[16], dual_issue_processor, 1
instance = comp, \RF|registers[15][16]~510 , RF|registers[15][16]~510, dual_issue_processor, 1
instance = comp, \RF|registers[15][16] , RF|registers[15][16], dual_issue_processor, 1
instance = comp, \RF|Mux111~17 , RF|Mux111~17, dual_issue_processor, 1
instance = comp, \RF|Mux111~18 , RF|Mux111~18, dual_issue_processor, 1
instance = comp, \RF|Mux111~12 , RF|Mux111~12, dual_issue_processor, 1
instance = comp, \RF|Mux111~13 , RF|Mux111~13, dual_issue_processor, 1
instance = comp, \RF|Mux111~14 , RF|Mux111~14, dual_issue_processor, 1
instance = comp, \RF|Mux111~15 , RF|Mux111~15, dual_issue_processor, 1
instance = comp, \RF|Mux111~16 , RF|Mux111~16, dual_issue_processor, 1
instance = comp, \RF|Mux111~10 , RF|Mux111~10, dual_issue_processor, 1
instance = comp, \RF|Mux111~11 , RF|Mux111~11, dual_issue_processor, 1
instance = comp, \RF|Mux111~19 , RF|Mux111~19, dual_issue_processor, 1
instance = comp, \RF|Mux111~2 , RF|Mux111~2, dual_issue_processor, 1
instance = comp, \RF|Mux111~3 , RF|Mux111~3, dual_issue_processor, 1
instance = comp, \RF|Mux111~4 , RF|Mux111~4, dual_issue_processor, 1
instance = comp, \RF|Mux111~5 , RF|Mux111~5, dual_issue_processor, 1
instance = comp, \RF|Mux111~6 , RF|Mux111~6, dual_issue_processor, 1
instance = comp, \RF|Mux111~0 , RF|Mux111~0, dual_issue_processor, 1
instance = comp, \RF|Mux111~1 , RF|Mux111~1, dual_issue_processor, 1
instance = comp, \RF|Mux111~7 , RF|Mux111~7, dual_issue_processor, 1
instance = comp, \RF|Mux111~8 , RF|Mux111~8, dual_issue_processor, 1
instance = comp, \RF|Mux111~9 , RF|Mux111~9, dual_issue_processor, 1
instance = comp, \RF|Mux111~20 , RF|Mux111~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[16] , ID_EX_INST2_PIPE|readData2_EX_inst2[16], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux15~1_RESYN2546 , Forward_B_inst2|Mux15~1_RESYN2546, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux15~1_RESYN2544 , Forward_B_inst2|Mux15~1_RESYN2544, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux15~1 , Forward_B_inst2|Mux15~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux15~2 , Forward_B_inst2|Mux15~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[16]~26 , Final_Alu_inst2_B_Src|out[16]~26, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~59 , ALU_2|ShiftRight0~59, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~61 , ALU_2|ShiftRight0~61, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~65 , ALU_2|ShiftRight0~65, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~69 , ALU_2|ShiftRight0~69, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~70 , ALU_2|ShiftRight0~70, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~71 , ALU_2|ShiftRight0~71, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~72 , ALU_2|ShiftRight0~72, dual_issue_processor, 1
instance = comp, \ALU_2|Mux30~0 , ALU_2|Mux30~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux30~1 , ALU_2|Mux30~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux30~2 , ALU_2|Mux30~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux30~5 , ALU_2|Mux30~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux30~3 , ALU_2|Mux30~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux30~6 , ALU_2|Mux30~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux30~7 , ALU_2|Mux30~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[1] , EX_MEM_INST2_PIPE|AluOutMem_inst2[1], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux11~0 , WRITE_BACK_MUX_INST1|Mux11~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[20] , MEM_WB_INST1_PIPE|writeData_inst1_WB[20], dual_issue_processor, 1
instance = comp, \RF|registers[21][20]~635 , RF|registers[21][20]~635, dual_issue_processor, 1
instance = comp, \RF|registers[21][20] , RF|registers[21][20], dual_issue_processor, 1
instance = comp, \RF|Mux107~0 , RF|Mux107~0, dual_issue_processor, 1
instance = comp, \RF|Mux107~1 , RF|Mux107~1, dual_issue_processor, 1
instance = comp, \RF|Mux107~7 , RF|Mux107~7, dual_issue_processor, 1
instance = comp, \RF|Mux107~8 , RF|Mux107~8, dual_issue_processor, 1
instance = comp, \RF|Mux107~2 , RF|Mux107~2, dual_issue_processor, 1
instance = comp, \RF|Mux107~3 , RF|Mux107~3, dual_issue_processor, 1
instance = comp, \RF|Mux107~4 , RF|Mux107~4, dual_issue_processor, 1
instance = comp, \RF|Mux107~5 , RF|Mux107~5, dual_issue_processor, 1
instance = comp, \RF|Mux107~6 , RF|Mux107~6, dual_issue_processor, 1
instance = comp, \RF|Mux107~9 , RF|Mux107~9, dual_issue_processor, 1
instance = comp, \RF|Mux107~10 , RF|Mux107~10, dual_issue_processor, 1
instance = comp, \RF|Mux107~11 , RF|Mux107~11, dual_issue_processor, 1
instance = comp, \RF|Mux107~17 , RF|Mux107~17, dual_issue_processor, 1
instance = comp, \RF|Mux107~18 , RF|Mux107~18, dual_issue_processor, 1
instance = comp, \RF|Mux107~14 , RF|Mux107~14, dual_issue_processor, 1
instance = comp, \RF|Mux107~15 , RF|Mux107~15, dual_issue_processor, 1
instance = comp, \RF|Mux107~12 , RF|Mux107~12, dual_issue_processor, 1
instance = comp, \RF|Mux107~13 , RF|Mux107~13, dual_issue_processor, 1
instance = comp, \RF|Mux107~16 , RF|Mux107~16, dual_issue_processor, 1
instance = comp, \RF|Mux107~19 , RF|Mux107~19, dual_issue_processor, 1
instance = comp, \RF|Mux107~20 , RF|Mux107~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[20] , ID_EX_INST2_PIPE|readData2_EX_inst2[20], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux11~1_RESYN2540 , Forward_B_inst2|Mux11~1_RESYN2540, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux11~1_RESYN2538 , Forward_B_inst2|Mux11~1_RESYN2538, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux11~1 , Forward_B_inst2|Mux11~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~52 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~52, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[20] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[20], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux11~0 , WRITE_BACK_MUX_INST2|Mux11~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[20] , MEM_WB_INST2_PIPE|writeData_inst2_WB[20], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux11~1_RESYN2600 , Forward_B_inst1|Mux11~1_RESYN2600, dual_issue_processor, 1
instance = comp, \RF|Mux43~12 , RF|Mux43~12, dual_issue_processor, 1
instance = comp, \RF|Mux43~13 , RF|Mux43~13, dual_issue_processor, 1
instance = comp, \RF|Mux43~14 , RF|Mux43~14, dual_issue_processor, 1
instance = comp, \RF|Mux43~15 , RF|Mux43~15, dual_issue_processor, 1
instance = comp, \RF|Mux43~16 , RF|Mux43~16, dual_issue_processor, 1
instance = comp, \RF|Mux43~10 , RF|Mux43~10, dual_issue_processor, 1
instance = comp, \RF|Mux43~11 , RF|Mux43~11, dual_issue_processor, 1
instance = comp, \RF|Mux43~17 , RF|Mux43~17, dual_issue_processor, 1
instance = comp, \RF|Mux43~18 , RF|Mux43~18, dual_issue_processor, 1
instance = comp, \RF|Mux43~19 , RF|Mux43~19, dual_issue_processor, 1
instance = comp, \RF|Mux43~7 , RF|Mux43~7, dual_issue_processor, 1
instance = comp, \RF|Mux43~8 , RF|Mux43~8, dual_issue_processor, 1
instance = comp, \RF|Mux43~0 , RF|Mux43~0, dual_issue_processor, 1
instance = comp, \RF|Mux43~1 , RF|Mux43~1, dual_issue_processor, 1
instance = comp, \RF|Mux43~4 , RF|Mux43~4, dual_issue_processor, 1
instance = comp, \RF|Mux43~5 , RF|Mux43~5, dual_issue_processor, 1
instance = comp, \RF|Mux43~2 , RF|Mux43~2, dual_issue_processor, 1
instance = comp, \RF|Mux43~3 , RF|Mux43~3, dual_issue_processor, 1
instance = comp, \RF|Mux43~6 , RF|Mux43~6, dual_issue_processor, 1
instance = comp, \RF|Mux43~9 , RF|Mux43~9, dual_issue_processor, 1
instance = comp, \RF|Mux43~20 , RF|Mux43~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[20] , ID_EX_INST1_PIPE|readData2_EX_inst1[20], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux11~1_RESYN2602 , Forward_B_inst1|Mux11~1_RESYN2602, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux11~1 , Forward_B_inst1|Mux11~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux11~2 , Forward_B_inst1|Mux11~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[20] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[20], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux10~0 , WRITE_BACK_MUX_INST2|Mux10~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[21] , MEM_WB_INST2_PIPE|writeData_inst2_WB[21], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux10~2 , Forward_B_inst2|Mux10~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~80 , ALU_2|ShiftRight0~80, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~81 , ALU_2|ShiftRight0~81, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~125 , ALU_2|ShiftRight0~125, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~126 , ALU_2|ShiftRight0~126, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~127 , ALU_2|ShiftRight0~127, dual_issue_processor, 1
instance = comp, \ALU_2|Mux10~0 , ALU_2|Mux10~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux10~1 , ALU_2|Mux10~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux10~4 , ALU_2|Mux10~4, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~94 , ALU_2|ShiftLeft0~94, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~95 , ALU_2|ShiftLeft0~95, dual_issue_processor, 1
instance = comp, \ALU_2|Mux10~2 , ALU_2|Mux10~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux10~3 , ALU_2|Mux10~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux10~5 , ALU_2|Mux10~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux10~6 , ALU_2|Mux10~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[21] , EX_MEM_INST2_PIPE|AluOutMem_inst2[21], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux10~1_RESYN2604 , Forward_B_inst1|Mux10~1_RESYN2604, dual_issue_processor, 1
instance = comp, \RF|Mux42~0 , RF|Mux42~0, dual_issue_processor, 1
instance = comp, \RF|Mux42~1 , RF|Mux42~1, dual_issue_processor, 1
instance = comp, \RF|Mux42~7 , RF|Mux42~7, dual_issue_processor, 1
instance = comp, \RF|Mux42~8 , RF|Mux42~8, dual_issue_processor, 1
instance = comp, \RF|Mux42~2 , RF|Mux42~2, dual_issue_processor, 1
instance = comp, \RF|Mux42~3 , RF|Mux42~3, dual_issue_processor, 1
instance = comp, \RF|Mux42~4 , RF|Mux42~4, dual_issue_processor, 1
instance = comp, \RF|Mux42~5 , RF|Mux42~5, dual_issue_processor, 1
instance = comp, \RF|Mux42~6 , RF|Mux42~6, dual_issue_processor, 1
instance = comp, \RF|Mux42~9 , RF|Mux42~9, dual_issue_processor, 1
instance = comp, \RF|Mux42~17 , RF|Mux42~17, dual_issue_processor, 1
instance = comp, \RF|Mux42~18 , RF|Mux42~18, dual_issue_processor, 1
instance = comp, \RF|Mux42~14 , RF|Mux42~14, dual_issue_processor, 1
instance = comp, \RF|Mux42~15 , RF|Mux42~15, dual_issue_processor, 1
instance = comp, \RF|Mux42~12 , RF|Mux42~12, dual_issue_processor, 1
instance = comp, \RF|Mux42~13 , RF|Mux42~13, dual_issue_processor, 1
instance = comp, \RF|Mux42~16 , RF|Mux42~16, dual_issue_processor, 1
instance = comp, \RF|Mux42~10 , RF|Mux42~10, dual_issue_processor, 1
instance = comp, \RF|Mux42~11 , RF|Mux42~11, dual_issue_processor, 1
instance = comp, \RF|Mux42~19 , RF|Mux42~19, dual_issue_processor, 1
instance = comp, \RF|Mux42~20 , RF|Mux42~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[21] , ID_EX_INST1_PIPE|readData2_EX_inst1[21], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux10~1_RESYN2606 , Forward_B_inst1|Mux10~1_RESYN2606, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux10~1 , Forward_B_inst1|Mux10~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux10~2 , Forward_B_inst1|Mux10~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~58 , ALU_1|ShiftRight0~58, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~59 , ALU_1|ShiftRight0~59, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~60 , ALU_1|ShiftRight0~60, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~11 , ALU_1|Mux19~11, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~6 , ALU_1|Mux19~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~7 , ALU_1|Mux19~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~4 , ALU_1|Mux19~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~89 , ALU_1|ShiftLeft0~89, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~5 , ALU_1|Mux19~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~8 , ALU_1|Mux19~8, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~143 , ALU_1|ShiftRight0~143, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~89 , ALU_1|ShiftRight0~89, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~90 , ALU_1|ShiftRight0~90, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~91 , ALU_1|ShiftRight0~91, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~9 , ALU_1|Mux19~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux19~10 , ALU_1|Mux19~10, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[12] , EX_MEM_INST1_PIPE|AluOutMem_inst1[12], dual_issue_processor, 1
instance = comp, \RF|Mux115~2 , RF|Mux115~2, dual_issue_processor, 1
instance = comp, \RF|Mux115~3 , RF|Mux115~3, dual_issue_processor, 1
instance = comp, \RF|Mux115~4 , RF|Mux115~4, dual_issue_processor, 1
instance = comp, \RF|Mux115~5 , RF|Mux115~5, dual_issue_processor, 1
instance = comp, \RF|Mux115~6 , RF|Mux115~6, dual_issue_processor, 1
instance = comp, \RF|Mux115~0 , RF|Mux115~0, dual_issue_processor, 1
instance = comp, \RF|Mux115~1 , RF|Mux115~1, dual_issue_processor, 1
instance = comp, \RF|Mux115~7 , RF|Mux115~7, dual_issue_processor, 1
instance = comp, \RF|Mux115~8 , RF|Mux115~8, dual_issue_processor, 1
instance = comp, \RF|Mux115~9 , RF|Mux115~9, dual_issue_processor, 1
instance = comp, \RF|Mux115~17 , RF|Mux115~17, dual_issue_processor, 1
instance = comp, \RF|Mux115~18 , RF|Mux115~18, dual_issue_processor, 1
instance = comp, \RF|Mux115~10 , RF|Mux115~10, dual_issue_processor, 1
instance = comp, \RF|Mux115~11 , RF|Mux115~11, dual_issue_processor, 1
instance = comp, \RF|Mux115~12 , RF|Mux115~12, dual_issue_processor, 1
instance = comp, \RF|Mux115~13 , RF|Mux115~13, dual_issue_processor, 1
instance = comp, \RF|Mux115~14 , RF|Mux115~14, dual_issue_processor, 1
instance = comp, \RF|Mux115~15 , RF|Mux115~15, dual_issue_processor, 1
instance = comp, \RF|Mux115~16 , RF|Mux115~16, dual_issue_processor, 1
instance = comp, \RF|Mux115~19 , RF|Mux115~19, dual_issue_processor, 1
instance = comp, \RF|Mux115~20 , RF|Mux115~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[12] , ID_EX_INST2_PIPE|readData2_EX_inst2[12], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux19~0 , Forward_B_inst2|Mux19~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux19~1 , Forward_B_inst2|Mux19~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~44 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~44, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[12] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[12], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux16~0 , WRITE_BACK_MUX_INST2|Mux16~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[15] , MEM_WB_INST2_PIPE|writeData_inst2_WB[15], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[15]~47_RESYN2584 , Final_Alu_inst1_B_Src|out[15]~47_RESYN2584, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[15]~47 , Final_Alu_inst1_B_Src|out[15]~47, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~82 , ALU_1|ShiftRight0~82, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~83 , ALU_1|ShiftRight0~83, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~84 , ALU_1|ShiftRight0~84, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~95 , ALU_1|ShiftRight0~95, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~96 , ALU_1|ShiftRight0~96, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~97 , ALU_1|ShiftRight0~97, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~2 , ALU_1|Mux21~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~9 , ALU_1|Mux21~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~6 , ALU_1|Mux21~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~3 , ALU_1|Mux21~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~4 , ALU_1|Mux21~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~5 , ALU_1|Mux21~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~7 , ALU_1|Mux21~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux21~8 , ALU_1|Mux21~8, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[10] , EX_MEM_INST1_PIPE|AluOutMem_inst1[10], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~60 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~60, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[28] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[28], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[29] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[29], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[30] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[30], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[31]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[31]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[31] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[31], dual_issue_processor, 1
instance = comp, \RF|Mux98~2 , RF|Mux98~2, dual_issue_processor, 1
instance = comp, \RF|Mux98~3 , RF|Mux98~3, dual_issue_processor, 1
instance = comp, \RF|Mux98~4 , RF|Mux98~4, dual_issue_processor, 1
instance = comp, \RF|Mux98~5 , RF|Mux98~5, dual_issue_processor, 1
instance = comp, \RF|Mux98~6 , RF|Mux98~6, dual_issue_processor, 1
instance = comp, \RF|Mux98~0 , RF|Mux98~0, dual_issue_processor, 1
instance = comp, \RF|Mux98~1 , RF|Mux98~1, dual_issue_processor, 1
instance = comp, \RF|Mux98~7 , RF|Mux98~7, dual_issue_processor, 1
instance = comp, \RF|Mux98~8 , RF|Mux98~8, dual_issue_processor, 1
instance = comp, \RF|Mux98~9 , RF|Mux98~9, dual_issue_processor, 1
instance = comp, \RF|Mux98~17 , RF|Mux98~17, dual_issue_processor, 1
instance = comp, \RF|Mux98~18 , RF|Mux98~18, dual_issue_processor, 1
instance = comp, \RF|Mux98~10 , RF|Mux98~10, dual_issue_processor, 1
instance = comp, \RF|Mux98~11 , RF|Mux98~11, dual_issue_processor, 1
instance = comp, \RF|Mux98~14 , RF|Mux98~14, dual_issue_processor, 1
instance = comp, \RF|Mux98~15 , RF|Mux98~15, dual_issue_processor, 1
instance = comp, \RF|Mux98~12 , RF|Mux98~12, dual_issue_processor, 1
instance = comp, \RF|Mux98~13 , RF|Mux98~13, dual_issue_processor, 1
instance = comp, \RF|Mux98~16 , RF|Mux98~16, dual_issue_processor, 1
instance = comp, \RF|Mux98~19 , RF|Mux98~19, dual_issue_processor, 1
instance = comp, \RF|Mux98~20 , RF|Mux98~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[29] , ID_EX_INST2_PIPE|readData2_EX_inst2[29], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux2~0 , Forward_B_inst2|Mux2~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux2~1 , Forward_B_inst2|Mux2~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~61 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~61, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[29] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[29], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~62 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~62, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[30] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[30], dual_issue_processor, 1
instance = comp, \RF|registers[25][31]~976 , RF|registers[25][31]~976, dual_issue_processor, 1
instance = comp, \RF|registers[25][31] , RF|registers[25][31], dual_issue_processor, 1
instance = comp, \RF|registers[29][31]~979 , RF|registers[29][31]~979, dual_issue_processor, 1
instance = comp, \RF|registers[29][31] , RF|registers[29][31], dual_issue_processor, 1
instance = comp, \RF|registers[21][31]~977 , RF|registers[21][31]~977, dual_issue_processor, 1
instance = comp, \RF|registers[21][31] , RF|registers[21][31], dual_issue_processor, 1
instance = comp, \RF|registers[17][31]~978 , RF|registers[17][31]~978, dual_issue_processor, 1
instance = comp, \RF|registers[17][31] , RF|registers[17][31], dual_issue_processor, 1
instance = comp, \RF|Mux96~0 , RF|Mux96~0, dual_issue_processor, 1
instance = comp, \RF|Mux96~1 , RF|Mux96~1, dual_issue_processor, 1
instance = comp, \RF|registers[22][31]~980 , RF|registers[22][31]~980, dual_issue_processor, 1
instance = comp, \RF|registers[22][31] , RF|registers[22][31], dual_issue_processor, 1
instance = comp, \RF|registers[30][31]~983 , RF|registers[30][31]~983, dual_issue_processor, 1
instance = comp, \RF|registers[30][31] , RF|registers[30][31], dual_issue_processor, 1
instance = comp, \RF|registers[18][31]~982 , RF|registers[18][31]~982, dual_issue_processor, 1
instance = comp, \RF|registers[18][31] , RF|registers[18][31], dual_issue_processor, 1
instance = comp, \RF|registers[26][31]~981 , RF|registers[26][31]~981, dual_issue_processor, 1
instance = comp, \RF|registers[26][31] , RF|registers[26][31], dual_issue_processor, 1
instance = comp, \RF|Mux96~2 , RF|Mux96~2, dual_issue_processor, 1
instance = comp, \RF|Mux96~3 , RF|Mux96~3, dual_issue_processor, 1
instance = comp, \RF|registers[16][31]~986 , RF|registers[16][31]~986, dual_issue_processor, 1
instance = comp, \RF|registers[16][31] , RF|registers[16][31], dual_issue_processor, 1
instance = comp, \RF|registers[24][31]~985 , RF|registers[24][31]~985, dual_issue_processor, 1
instance = comp, \RF|registers[24][31] , RF|registers[24][31], dual_issue_processor, 1
instance = comp, \RF|Mux96~4 , RF|Mux96~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][31]~987 , RF|registers[28][31]~987, dual_issue_processor, 1
instance = comp, \RF|registers[28][31] , RF|registers[28][31], dual_issue_processor, 1
instance = comp, \RF|registers[20][31]~984 , RF|registers[20][31]~984, dual_issue_processor, 1
instance = comp, \RF|registers[20][31] , RF|registers[20][31], dual_issue_processor, 1
instance = comp, \RF|Mux96~5 , RF|Mux96~5, dual_issue_processor, 1
instance = comp, \RF|Mux96~6 , RF|Mux96~6, dual_issue_processor, 1
instance = comp, \RF|registers[23][31]~989 , RF|registers[23][31]~989, dual_issue_processor, 1
instance = comp, \RF|registers[23][31] , RF|registers[23][31], dual_issue_processor, 1
instance = comp, \RF|registers[19][31]~990 , RF|registers[19][31]~990, dual_issue_processor, 1
instance = comp, \RF|registers[19][31] , RF|registers[19][31], dual_issue_processor, 1
instance = comp, \RF|Mux96~7 , RF|Mux96~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][31]~988 , RF|registers[27][31]~988, dual_issue_processor, 1
instance = comp, \RF|registers[27][31] , RF|registers[27][31], dual_issue_processor, 1
instance = comp, \RF|registers[31][31]~991 , RF|registers[31][31]~991, dual_issue_processor, 1
instance = comp, \RF|registers[31][31] , RF|registers[31][31], dual_issue_processor, 1
instance = comp, \RF|Mux96~8 , RF|Mux96~8, dual_issue_processor, 1
instance = comp, \RF|Mux96~9 , RF|Mux96~9, dual_issue_processor, 1
instance = comp, \RF|registers[6][31]~965 , RF|registers[6][31]~965, dual_issue_processor, 1
instance = comp, \RF|registers[6][31] , RF|registers[6][31], dual_issue_processor, 1
instance = comp, \RF|registers[7][31]~968 , RF|registers[7][31]~968, dual_issue_processor, 1
instance = comp, \RF|registers[7][31] , RF|registers[7][31], dual_issue_processor, 1
instance = comp, \RF|registers[4][31]~967 , RF|registers[4][31]~967, dual_issue_processor, 1
instance = comp, \RF|registers[4][31] , RF|registers[4][31], dual_issue_processor, 1
instance = comp, \RF|registers[5][31]~966 , RF|registers[5][31]~966, dual_issue_processor, 1
instance = comp, \RF|registers[5][31] , RF|registers[5][31], dual_issue_processor, 1
instance = comp, \RF|Mux96~12 , RF|Mux96~12, dual_issue_processor, 1
instance = comp, \RF|Mux96~13 , RF|Mux96~13, dual_issue_processor, 1
instance = comp, \RF|registers[2][31]~970 , RF|registers[2][31]~970, dual_issue_processor, 1
instance = comp, \RF|registers[2][31] , RF|registers[2][31], dual_issue_processor, 1
instance = comp, \RF|registers[3][31]~971 , RF|registers[3][31]~971, dual_issue_processor, 1
instance = comp, \RF|registers[3][31] , RF|registers[3][31], dual_issue_processor, 1
instance = comp, \RF|registers[1][31]~969 , RF|registers[1][31]~969, dual_issue_processor, 1
instance = comp, \RF|registers[1][31] , RF|registers[1][31], dual_issue_processor, 1
instance = comp, \RF|Mux96~14 , RF|Mux96~14, dual_issue_processor, 1
instance = comp, \RF|Mux96~15 , RF|Mux96~15, dual_issue_processor, 1
instance = comp, \RF|Mux96~16 , RF|Mux96~16, dual_issue_processor, 1
instance = comp, \RF|registers[8][31]~963 , RF|registers[8][31]~963, dual_issue_processor, 1
instance = comp, \RF|registers[8][31] , RF|registers[8][31], dual_issue_processor, 1
instance = comp, \RF|registers[10][31]~962 , RF|registers[10][31]~962, dual_issue_processor, 1
instance = comp, \RF|registers[10][31] , RF|registers[10][31], dual_issue_processor, 1
instance = comp, \RF|Mux96~10 , RF|Mux96~10, dual_issue_processor, 1
instance = comp, \RF|registers[11][31]~964 , RF|registers[11][31]~964, dual_issue_processor, 1
instance = comp, \RF|registers[11][31] , RF|registers[11][31], dual_issue_processor, 1
instance = comp, \RF|registers[9][31]~961 , RF|registers[9][31]~961, dual_issue_processor, 1
instance = comp, \RF|registers[9][31] , RF|registers[9][31], dual_issue_processor, 1
instance = comp, \RF|Mux96~11 , RF|Mux96~11, dual_issue_processor, 1
instance = comp, \RF|registers[13][31]~973 , RF|registers[13][31]~973, dual_issue_processor, 1
instance = comp, \RF|registers[13][31] , RF|registers[13][31], dual_issue_processor, 1
instance = comp, \RF|registers[12][31]~974 , RF|registers[12][31]~974, dual_issue_processor, 1
instance = comp, \RF|registers[12][31] , RF|registers[12][31], dual_issue_processor, 1
instance = comp, \RF|Mux96~17 , RF|Mux96~17, dual_issue_processor, 1
instance = comp, \RF|registers[15][31]~975 , RF|registers[15][31]~975, dual_issue_processor, 1
instance = comp, \RF|registers[15][31] , RF|registers[15][31], dual_issue_processor, 1
instance = comp, \RF|registers[14][31]~972 , RF|registers[14][31]~972, dual_issue_processor, 1
instance = comp, \RF|registers[14][31] , RF|registers[14][31], dual_issue_processor, 1
instance = comp, \RF|Mux96~18 , RF|Mux96~18, dual_issue_processor, 1
instance = comp, \RF|Mux96~19 , RF|Mux96~19, dual_issue_processor, 1
instance = comp, \RF|Mux96~20 , RF|Mux96~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[31] , ID_EX_INST2_PIPE|readData2_EX_inst2[31], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[31]~53 , Final_Alu_inst1_B_Src|out[31]~53, dual_issue_processor, 1
instance = comp, \RF|Mux0~2 , RF|Mux0~2, dual_issue_processor, 1
instance = comp, \RF|Mux0~3 , RF|Mux0~3, dual_issue_processor, 1
instance = comp, \RF|Mux0~4 , RF|Mux0~4, dual_issue_processor, 1
instance = comp, \RF|Mux0~5 , RF|Mux0~5, dual_issue_processor, 1
instance = comp, \RF|Mux0~6 , RF|Mux0~6, dual_issue_processor, 1
instance = comp, \RF|Mux0~0 , RF|Mux0~0, dual_issue_processor, 1
instance = comp, \RF|Mux0~1 , RF|Mux0~1, dual_issue_processor, 1
instance = comp, \RF|Mux0~7 , RF|Mux0~7, dual_issue_processor, 1
instance = comp, \RF|Mux0~8 , RF|Mux0~8, dual_issue_processor, 1
instance = comp, \RF|Mux0~9 , RF|Mux0~9, dual_issue_processor, 1
instance = comp, \RF|Mux0~10 , RF|Mux0~10, dual_issue_processor, 1
instance = comp, \RF|Mux0~11 , RF|Mux0~11, dual_issue_processor, 1
instance = comp, \RF|Mux0~17 , RF|Mux0~17, dual_issue_processor, 1
instance = comp, \RF|Mux0~18 , RF|Mux0~18, dual_issue_processor, 1
instance = comp, \RF|Mux0~14 , RF|Mux0~14, dual_issue_processor, 1
instance = comp, \RF|Mux0~15 , RF|Mux0~15, dual_issue_processor, 1
instance = comp, \RF|Mux0~12 , RF|Mux0~12, dual_issue_processor, 1
instance = comp, \RF|Mux0~13 , RF|Mux0~13, dual_issue_processor, 1
instance = comp, \RF|Mux0~16 , RF|Mux0~16, dual_issue_processor, 1
instance = comp, \RF|Mux0~19 , RF|Mux0~19, dual_issue_processor, 1
instance = comp, \RF|Mux0~20 , RF|Mux0~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[31] , ID_EX_INST1_PIPE|readData1_EX_inst1[31], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux0~0 , Forward_A_inst1|Mux0~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux0~1 , Forward_A_inst1|Mux0~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux0~2 , Forward_A_inst1|Mux0~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~5 , ALU_1|Mux0~5, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[27]~57 , Final_Alu_inst1_B_Src|out[27]~57, dual_issue_processor, 1
instance = comp, \RF|registers[17][27]~854 , RF|registers[17][27]~854, dual_issue_processor, 1
instance = comp, \RF|registers[17][27] , RF|registers[17][27], dual_issue_processor, 1
instance = comp, \RF|registers[21][27]~853 , RF|registers[21][27]~853, dual_issue_processor, 1
instance = comp, \RF|registers[21][27] , RF|registers[21][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~0 , RF|Mux4~0, dual_issue_processor, 1
instance = comp, \RF|registers[29][27]~855 , RF|registers[29][27]~855, dual_issue_processor, 1
instance = comp, \RF|registers[29][27] , RF|registers[29][27], dual_issue_processor, 1
instance = comp, \RF|registers[25][27]~852 , RF|registers[25][27]~852, dual_issue_processor, 1
instance = comp, \RF|registers[25][27] , RF|registers[25][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~1 , RF|Mux4~1, dual_issue_processor, 1
instance = comp, \RF|registers[23][27]~865 , RF|registers[23][27]~865, dual_issue_processor, 1
instance = comp, \RF|registers[23][27] , RF|registers[23][27], dual_issue_processor, 1
instance = comp, \RF|registers[19][27]~866 , RF|registers[19][27]~866, dual_issue_processor, 1
instance = comp, \RF|registers[19][27] , RF|registers[19][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~7 , RF|Mux4~7, dual_issue_processor, 1
instance = comp, \RF|registers[27][27]~864 , RF|registers[27][27]~864, dual_issue_processor, 1
instance = comp, \RF|registers[27][27] , RF|registers[27][27], dual_issue_processor, 1
instance = comp, \RF|registers[31][27]~867 , RF|registers[31][27]~867, dual_issue_processor, 1
instance = comp, \RF|registers[31][27] , RF|registers[31][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~8 , RF|Mux4~8, dual_issue_processor, 1
instance = comp, \RF|registers[30][27]~859 , RF|registers[30][27]~859, dual_issue_processor, 1
instance = comp, \RF|registers[30][27] , RF|registers[30][27], dual_issue_processor, 1
instance = comp, \RF|registers[26][27]~857 , RF|registers[26][27]~857, dual_issue_processor, 1
instance = comp, \RF|registers[26][27] , RF|registers[26][27], dual_issue_processor, 1
instance = comp, \RF|registers[18][27]~858 , RF|registers[18][27]~858, dual_issue_processor, 1
instance = comp, \RF|registers[18][27] , RF|registers[18][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~2 , RF|Mux4~2, dual_issue_processor, 1
instance = comp, \RF|registers[22][27]~856 , RF|registers[22][27]~856, dual_issue_processor, 1
instance = comp, \RF|registers[22][27] , RF|registers[22][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~3 , RF|Mux4~3, dual_issue_processor, 1
instance = comp, \RF|registers[16][27]~862 , RF|registers[16][27]~862, dual_issue_processor, 1
instance = comp, \RF|registers[16][27] , RF|registers[16][27], dual_issue_processor, 1
instance = comp, \RF|registers[24][27]~861 , RF|registers[24][27]~861, dual_issue_processor, 1
instance = comp, \RF|registers[24][27] , RF|registers[24][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~4 , RF|Mux4~4, dual_issue_processor, 1
instance = comp, \RF|registers[28][27]~863 , RF|registers[28][27]~863, dual_issue_processor, 1
instance = comp, \RF|registers[28][27] , RF|registers[28][27], dual_issue_processor, 1
instance = comp, \RF|registers[20][27]~860 , RF|registers[20][27]~860, dual_issue_processor, 1
instance = comp, \RF|registers[20][27] , RF|registers[20][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~5 , RF|Mux4~5, dual_issue_processor, 1
instance = comp, \RF|Mux4~6 , RF|Mux4~6, dual_issue_processor, 1
instance = comp, \RF|Mux4~9 , RF|Mux4~9, dual_issue_processor, 1
instance = comp, \RF|registers[15][27]~851 , RF|registers[15][27]~851, dual_issue_processor, 1
instance = comp, \RF|registers[15][27] , RF|registers[15][27], dual_issue_processor, 1
instance = comp, \RF|registers[14][27]~848 , RF|registers[14][27]~848, dual_issue_processor, 1
instance = comp, \RF|registers[14][27] , RF|registers[14][27], dual_issue_processor, 1
instance = comp, \RF|registers[12][27]~850 , RF|registers[12][27]~850, dual_issue_processor, 1
instance = comp, \RF|registers[12][27] , RF|registers[12][27], dual_issue_processor, 1
instance = comp, \RF|registers[13][27]~849 , RF|registers[13][27]~849, dual_issue_processor, 1
instance = comp, \RF|registers[13][27] , RF|registers[13][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~17 , RF|Mux4~17, dual_issue_processor, 1
instance = comp, \RF|Mux4~18 , RF|Mux4~18, dual_issue_processor, 1
instance = comp, \RF|registers[2][27]~846 , RF|registers[2][27]~846, dual_issue_processor, 1
instance = comp, \RF|registers[2][27] , RF|registers[2][27], dual_issue_processor, 1
instance = comp, \RF|registers[1][27]~845 , RF|registers[1][27]~845, dual_issue_processor, 1
instance = comp, \RF|registers[1][27] , RF|registers[1][27], dual_issue_processor, 1
instance = comp, \RF|registers[3][27]~847 , RF|registers[3][27]~847, dual_issue_processor, 1
instance = comp, \RF|registers[3][27] , RF|registers[3][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~14 , RF|Mux4~14, dual_issue_processor, 1
instance = comp, \RF|Mux4~15 , RF|Mux4~15, dual_issue_processor, 1
instance = comp, \RF|registers[6][27]~841 , RF|registers[6][27]~841, dual_issue_processor, 1
instance = comp, \RF|registers[6][27] , RF|registers[6][27], dual_issue_processor, 1
instance = comp, \RF|registers[4][27]~843 , RF|registers[4][27]~843, dual_issue_processor, 1
instance = comp, \RF|registers[4][27] , RF|registers[4][27], dual_issue_processor, 1
instance = comp, \RF|registers[5][27]~842 , RF|registers[5][27]~842, dual_issue_processor, 1
instance = comp, \RF|registers[5][27] , RF|registers[5][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~12 , RF|Mux4~12, dual_issue_processor, 1
instance = comp, \RF|registers[7][27]~844 , RF|registers[7][27]~844, dual_issue_processor, 1
instance = comp, \RF|registers[7][27] , RF|registers[7][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~13 , RF|Mux4~13, dual_issue_processor, 1
instance = comp, \RF|Mux4~16 , RF|Mux4~16, dual_issue_processor, 1
instance = comp, \RF|registers[9][27]~837 , RF|registers[9][27]~837, dual_issue_processor, 1
instance = comp, \RF|registers[9][27] , RF|registers[9][27], dual_issue_processor, 1
instance = comp, \RF|registers[8][27]~839 , RF|registers[8][27]~839, dual_issue_processor, 1
instance = comp, \RF|registers[8][27] , RF|registers[8][27], dual_issue_processor, 1
instance = comp, \RF|registers[10][27]~838 , RF|registers[10][27]~838, dual_issue_processor, 1
instance = comp, \RF|registers[10][27] , RF|registers[10][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~10 , RF|Mux4~10, dual_issue_processor, 1
instance = comp, \RF|registers[11][27]~840 , RF|registers[11][27]~840, dual_issue_processor, 1
instance = comp, \RF|registers[11][27] , RF|registers[11][27], dual_issue_processor, 1
instance = comp, \RF|Mux4~11 , RF|Mux4~11, dual_issue_processor, 1
instance = comp, \RF|Mux4~19 , RF|Mux4~19, dual_issue_processor, 1
instance = comp, \RF|Mux4~20 , RF|Mux4~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[27] , ID_EX_INST1_PIPE|readData1_EX_inst1[27], dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~7 , ALU_1|Mux4~7, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~54 , ALU_1|Add0~54, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~54 , ALU_1|Add1~54, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~3 , ALU_1|Mux4~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~4 , ALU_1|Mux4~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~5 , ALU_1|Mux4~5, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~30 , ALU_1|ShiftLeft0~30, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~105 , ALU_1|ShiftLeft0~105, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~106 , ALU_1|ShiftLeft0~106, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~6 , ALU_1|Mux4~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux4~8 , ALU_1|Mux4~8, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[27] , EX_MEM_INST1_PIPE|AluOutMem_inst1[27], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux4~0 , Forward_A_inst1|Mux4~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux4~1 , Forward_A_inst1|Mux4~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux4~2 , Forward_A_inst1|Mux4~2, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~56 , ALU_1|Add0~56, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~58 , ALU_1|Add0~58, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~60 , ALU_1|Add0~60, dual_issue_processor, 1
instance = comp, \ALU_1|Add0~62 , ALU_1|Add0~62, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~56 , ALU_1|Add1~56, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~58 , ALU_1|Add1~58, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~60 , ALU_1|Add1~60, dual_issue_processor, 1
instance = comp, \ALU_1|Add1~62 , ALU_1|Add1~62, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~6 , ALU_1|Mux0~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~3 , ALU_1|Mux0~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~4 , ALU_1|Mux0~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~1 , ALU_1|Mux0~1, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~31 , ALU_1|ShiftLeft0~31, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~32 , ALU_1|ShiftLeft0~32, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~33 , ALU_1|ShiftLeft0~33, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~34 , ALU_1|ShiftLeft0~34, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~0 , ALU_1|Mux0~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~2 , ALU_1|Mux0~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux0~8 , ALU_1|Mux0~8, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[31] , EX_MEM_INST1_PIPE|AluOutMem_inst1[31], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux0~0 , Forward_B_inst2|Mux0~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux0~1 , Forward_B_inst2|Mux0~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2~63 , EX_MEM_INST2_PIPE|ReadData2Mem_inst2~63, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|ReadData2Mem_inst2[31] , EX_MEM_INST2_PIPE|ReadData2Mem_inst2[31], dual_issue_processor, 1
instance = comp, \DM|altsyncram_component|auto_generated|ram_block1a28 , DM|altsyncram_component|auto_generated|ram_block1a28, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux0~0 , WRITE_BACK_MUX_INST1|Mux0~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[31] , MEM_WB_INST1_PIPE|writeData_inst1_WB[31], dual_issue_processor, 1
instance = comp, \RF|Mux64~2 , RF|Mux64~2, dual_issue_processor, 1
instance = comp, \RF|Mux64~3 , RF|Mux64~3, dual_issue_processor, 1
instance = comp, \RF|Mux64~4 , RF|Mux64~4, dual_issue_processor, 1
instance = comp, \RF|Mux64~5 , RF|Mux64~5, dual_issue_processor, 1
instance = comp, \RF|Mux64~6 , RF|Mux64~6, dual_issue_processor, 1
instance = comp, \RF|Mux64~0 , RF|Mux64~0, dual_issue_processor, 1
instance = comp, \RF|Mux64~1 , RF|Mux64~1, dual_issue_processor, 1
instance = comp, \RF|Mux64~7 , RF|Mux64~7, dual_issue_processor, 1
instance = comp, \RF|Mux64~8 , RF|Mux64~8, dual_issue_processor, 1
instance = comp, \RF|Mux64~9 , RF|Mux64~9, dual_issue_processor, 1
instance = comp, \RF|Mux64~12 , RF|Mux64~12, dual_issue_processor, 1
instance = comp, \RF|Mux64~13 , RF|Mux64~13, dual_issue_processor, 1
instance = comp, \RF|Mux64~14 , RF|Mux64~14, dual_issue_processor, 1
instance = comp, \RF|Mux64~15 , RF|Mux64~15, dual_issue_processor, 1
instance = comp, \RF|Mux64~16 , RF|Mux64~16, dual_issue_processor, 1
instance = comp, \RF|Mux64~10 , RF|Mux64~10, dual_issue_processor, 1
instance = comp, \RF|Mux64~11 , RF|Mux64~11, dual_issue_processor, 1
instance = comp, \RF|Mux64~17 , RF|Mux64~17, dual_issue_processor, 1
instance = comp, \RF|Mux64~18 , RF|Mux64~18, dual_issue_processor, 1
instance = comp, \RF|Mux64~19 , RF|Mux64~19, dual_issue_processor, 1
instance = comp, \RF|Mux64~20 , RF|Mux64~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[31] , ID_EX_INST2_PIPE|readData1_EX_inst2[31], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux0~0 , Forward_A_inst2|Mux0~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux0~1 , Forward_A_inst2|Mux0~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux0~2 , Forward_A_inst2|Mux0~2, dual_issue_processor, 1
instance = comp, \RF|registers[15][30]~944 , RF|registers[15][30]~944, dual_issue_processor, 1
instance = comp, \RF|registers[15][30] , RF|registers[15][30], dual_issue_processor, 1
instance = comp, \RF|registers[12][30]~943 , RF|registers[12][30]~943, dual_issue_processor, 1
instance = comp, \RF|registers[12][30] , RF|registers[12][30], dual_issue_processor, 1
instance = comp, \RF|registers[13][30]~942 , RF|registers[13][30]~942, dual_issue_processor, 1
instance = comp, \RF|registers[13][30] , RF|registers[13][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~17 , RF|Mux65~17, dual_issue_processor, 1
instance = comp, \RF|registers[14][30]~941 , RF|registers[14][30]~941, dual_issue_processor, 1
instance = comp, \RF|registers[14][30] , RF|registers[14][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~18 , RF|Mux65~18, dual_issue_processor, 1
instance = comp, \RF|registers[6][30]~930 , RF|registers[6][30]~930, dual_issue_processor, 1
instance = comp, \RF|registers[6][30] , RF|registers[6][30], dual_issue_processor, 1
instance = comp, \RF|registers[7][30]~933 , RF|registers[7][30]~933, dual_issue_processor, 1
instance = comp, \RF|registers[7][30] , RF|registers[7][30], dual_issue_processor, 1
instance = comp, \RF|registers[4][30]~932 , RF|registers[4][30]~932, dual_issue_processor, 1
instance = comp, \RF|registers[4][30] , RF|registers[4][30], dual_issue_processor, 1
instance = comp, \RF|registers[5][30]~931 , RF|registers[5][30]~931, dual_issue_processor, 1
instance = comp, \RF|registers[5][30] , RF|registers[5][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~10 , RF|Mux65~10, dual_issue_processor, 1
instance = comp, \RF|Mux65~11 , RF|Mux65~11, dual_issue_processor, 1
instance = comp, \RF|registers[2][30]~939 , RF|registers[2][30]~939, dual_issue_processor, 1
instance = comp, \RF|registers[2][30] , RF|registers[2][30], dual_issue_processor, 1
instance = comp, \RF|registers[1][30]~938 , RF|registers[1][30]~938, dual_issue_processor, 1
instance = comp, \RF|registers[1][30] , RF|registers[1][30], dual_issue_processor, 1
instance = comp, \RF|registers[3][30]~940 , RF|registers[3][30]~940, dual_issue_processor, 1
instance = comp, \RF|registers[3][30] , RF|registers[3][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~14 , RF|Mux65~14, dual_issue_processor, 1
instance = comp, \RF|Mux65~15 , RF|Mux65~15, dual_issue_processor, 1
instance = comp, \RF|registers[8][30]~936 , RF|registers[8][30]~936, dual_issue_processor, 1
instance = comp, \RF|registers[8][30] , RF|registers[8][30], dual_issue_processor, 1
instance = comp, \RF|registers[10][30]~935 , RF|registers[10][30]~935, dual_issue_processor, 1
instance = comp, \RF|registers[10][30] , RF|registers[10][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~12 , RF|Mux65~12, dual_issue_processor, 1
instance = comp, \RF|registers[9][30]~934 , RF|registers[9][30]~934, dual_issue_processor, 1
instance = comp, \RF|registers[9][30] , RF|registers[9][30], dual_issue_processor, 1
instance = comp, \RF|registers[11][30]~937 , RF|registers[11][30]~937, dual_issue_processor, 1
instance = comp, \RF|registers[11][30] , RF|registers[11][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~13 , RF|Mux65~13, dual_issue_processor, 1
instance = comp, \RF|Mux65~16 , RF|Mux65~16, dual_issue_processor, 1
instance = comp, \RF|Mux65~19 , RF|Mux65~19, dual_issue_processor, 1
instance = comp, \RF|registers[27][30]~958 , RF|registers[27][30]~958, dual_issue_processor, 1
instance = comp, \RF|registers[27][30] , RF|registers[27][30], dual_issue_processor, 1
instance = comp, \RF|registers[19][30]~959 , RF|registers[19][30]~959, dual_issue_processor, 1
instance = comp, \RF|registers[19][30] , RF|registers[19][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~7 , RF|Mux65~7, dual_issue_processor, 1
instance = comp, \RF|registers[31][30]~960 , RF|registers[31][30]~960, dual_issue_processor, 1
instance = comp, \RF|registers[31][30] , RF|registers[31][30], dual_issue_processor, 1
instance = comp, \RF|registers[23][30]~957 , RF|registers[23][30]~957, dual_issue_processor, 1
instance = comp, \RF|registers[23][30] , RF|registers[23][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~8 , RF|Mux65~8, dual_issue_processor, 1
instance = comp, \RF|registers[28][30]~956 , RF|registers[28][30]~956, dual_issue_processor, 1
instance = comp, \RF|registers[28][30] , RF|registers[28][30], dual_issue_processor, 1
instance = comp, \RF|registers[20][30]~954 , RF|registers[20][30]~954, dual_issue_processor, 1
instance = comp, \RF|registers[20][30] , RF|registers[20][30], dual_issue_processor, 1
instance = comp, \RF|registers[16][30]~955 , RF|registers[16][30]~955, dual_issue_processor, 1
instance = comp, \RF|registers[16][30] , RF|registers[16][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~4 , RF|Mux65~4, dual_issue_processor, 1
instance = comp, \RF|registers[24][30]~953 , RF|registers[24][30]~953, dual_issue_processor, 1
instance = comp, \RF|registers[24][30] , RF|registers[24][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~5 , RF|Mux65~5, dual_issue_processor, 1
instance = comp, \RF|registers[30][30]~952 , RF|registers[30][30]~952, dual_issue_processor, 1
instance = comp, \RF|registers[30][30] , RF|registers[30][30], dual_issue_processor, 1
instance = comp, \RF|registers[26][30]~949 , RF|registers[26][30]~949, dual_issue_processor, 1
instance = comp, \RF|registers[26][30] , RF|registers[26][30], dual_issue_processor, 1
instance = comp, \RF|registers[22][30]~950 , RF|registers[22][30]~950, dual_issue_processor, 1
instance = comp, \RF|registers[22][30] , RF|registers[22][30], dual_issue_processor, 1
instance = comp, \RF|registers[18][30]~951 , RF|registers[18][30]~951, dual_issue_processor, 1
instance = comp, \RF|registers[18][30] , RF|registers[18][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~2 , RF|Mux65~2, dual_issue_processor, 1
instance = comp, \RF|Mux65~3 , RF|Mux65~3, dual_issue_processor, 1
instance = comp, \RF|Mux65~6 , RF|Mux65~6, dual_issue_processor, 1
instance = comp, \RF|registers[17][30]~947 , RF|registers[17][30]~947, dual_issue_processor, 1
instance = comp, \RF|registers[17][30] , RF|registers[17][30], dual_issue_processor, 1
instance = comp, \RF|registers[25][30]~946 , RF|registers[25][30]~946, dual_issue_processor, 1
instance = comp, \RF|registers[25][30] , RF|registers[25][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~0 , RF|Mux65~0, dual_issue_processor, 1
instance = comp, \RF|registers[21][30]~945 , RF|registers[21][30]~945, dual_issue_processor, 1
instance = comp, \RF|registers[21][30] , RF|registers[21][30], dual_issue_processor, 1
instance = comp, \RF|registers[29][30]~948 , RF|registers[29][30]~948, dual_issue_processor, 1
instance = comp, \RF|registers[29][30] , RF|registers[29][30], dual_issue_processor, 1
instance = comp, \RF|Mux65~1 , RF|Mux65~1, dual_issue_processor, 1
instance = comp, \RF|Mux65~9 , RF|Mux65~9, dual_issue_processor, 1
instance = comp, \RF|Mux65~20 , RF|Mux65~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[30] , ID_EX_INST2_PIPE|readData1_EX_inst2[30], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux1~0 , Forward_A_inst2|Mux1~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux1~1 , Forward_A_inst2|Mux1~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux1~2 , Forward_A_inst2|Mux1~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[29]~63 , Final_Alu_inst2_B_Src|out[29]~63, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[28]~64 , Final_Alu_inst2_B_Src|out[28]~64, dual_issue_processor, 1
instance = comp, \RF|Mux68~7 , RF|Mux68~7, dual_issue_processor, 1
instance = comp, \RF|Mux68~8 , RF|Mux68~8, dual_issue_processor, 1
instance = comp, \RF|Mux68~4 , RF|Mux68~4, dual_issue_processor, 1
instance = comp, \RF|Mux68~5 , RF|Mux68~5, dual_issue_processor, 1
instance = comp, \RF|Mux68~2 , RF|Mux68~2, dual_issue_processor, 1
instance = comp, \RF|Mux68~3 , RF|Mux68~3, dual_issue_processor, 1
instance = comp, \RF|Mux68~6 , RF|Mux68~6, dual_issue_processor, 1
instance = comp, \RF|Mux68~0 , RF|Mux68~0, dual_issue_processor, 1
instance = comp, \RF|Mux68~1 , RF|Mux68~1, dual_issue_processor, 1
instance = comp, \RF|Mux68~9 , RF|Mux68~9, dual_issue_processor, 1
instance = comp, \RF|Mux68~17 , RF|Mux68~17, dual_issue_processor, 1
instance = comp, \RF|Mux68~18 , RF|Mux68~18, dual_issue_processor, 1
instance = comp, \RF|Mux68~14 , RF|Mux68~14, dual_issue_processor, 1
instance = comp, \RF|Mux68~15 , RF|Mux68~15, dual_issue_processor, 1
instance = comp, \RF|Mux68~12 , RF|Mux68~12, dual_issue_processor, 1
instance = comp, \RF|Mux68~13 , RF|Mux68~13, dual_issue_processor, 1
instance = comp, \RF|Mux68~16 , RF|Mux68~16, dual_issue_processor, 1
instance = comp, \RF|Mux68~10 , RF|Mux68~10, dual_issue_processor, 1
instance = comp, \RF|Mux68~11 , RF|Mux68~11, dual_issue_processor, 1
instance = comp, \RF|Mux68~19 , RF|Mux68~19, dual_issue_processor, 1
instance = comp, \RF|Mux68~20 , RF|Mux68~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[27] , ID_EX_INST2_PIPE|readData1_EX_inst2[27], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux4~0 , Forward_A_inst2|Mux4~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux4~1 , Forward_A_inst2|Mux4~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux4~2 , Forward_A_inst2|Mux4~2, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~54 , ALU_2|Add1~54, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~56 , ALU_2|Add1~56, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~58 , ALU_2|Add1~58, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~60 , ALU_2|Add1~60, dual_issue_processor, 1
instance = comp, \ALU_2|Add1~62 , ALU_2|Add1~62, dual_issue_processor, 1
instance = comp, \ALU_2|Mux0~6 , ALU_2|Mux0~6, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~54 , ALU_2|Add0~54, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~56 , ALU_2|Add0~56, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~58 , ALU_2|Add0~58, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~60 , ALU_2|Add0~60, dual_issue_processor, 1
instance = comp, \ALU_2|Add0~62 , ALU_2|Add0~62, dual_issue_processor, 1
instance = comp, \ALU_2|Mux0~7 , ALU_2|Mux0~7, dual_issue_processor, 1
instance = comp, \ALU_2|Mux0~3 , ALU_2|Mux0~3, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~133 , ALU_2|ShiftLeft0~133, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~134 , ALU_2|ShiftLeft0~134, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~117 , ALU_2|ShiftLeft0~117, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~118 , ALU_2|ShiftLeft0~118, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~135 , ALU_2|ShiftLeft0~135, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~82 , ALU_2|ShiftLeft0~82, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~84 , ALU_2|ShiftLeft0~84, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~100 , ALU_2|ShiftLeft0~100, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~101 , ALU_2|ShiftLeft0~101, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~136 , ALU_2|ShiftLeft0~136, dual_issue_processor, 1
instance = comp, \ALU_2|Mux0~2 , ALU_2|Mux0~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux0~4 , ALU_2|Mux0~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux0~8 , ALU_2|Mux0~8, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[31] , EX_MEM_INST2_PIPE|AluOutMem_inst2[31], dual_issue_processor, 1
instance = comp, \RF|Mux32~0 , RF|Mux32~0, dual_issue_processor, 1
instance = comp, \RF|Mux32~1 , RF|Mux32~1, dual_issue_processor, 1
instance = comp, \RF|Mux32~7 , RF|Mux32~7, dual_issue_processor, 1
instance = comp, \RF|Mux32~8 , RF|Mux32~8, dual_issue_processor, 1
instance = comp, \RF|Mux32~2 , RF|Mux32~2, dual_issue_processor, 1
instance = comp, \RF|Mux32~3 , RF|Mux32~3, dual_issue_processor, 1
instance = comp, \RF|Mux32~4 , RF|Mux32~4, dual_issue_processor, 1
instance = comp, \RF|Mux32~5 , RF|Mux32~5, dual_issue_processor, 1
instance = comp, \RF|Mux32~6 , RF|Mux32~6, dual_issue_processor, 1
instance = comp, \RF|Mux32~9 , RF|Mux32~9, dual_issue_processor, 1
instance = comp, \RF|Mux32~14 , RF|Mux32~14, dual_issue_processor, 1
instance = comp, \RF|Mux32~15 , RF|Mux32~15, dual_issue_processor, 1
instance = comp, \RF|Mux32~12 , RF|Mux32~12, dual_issue_processor, 1
instance = comp, \RF|Mux32~13 , RF|Mux32~13, dual_issue_processor, 1
instance = comp, \RF|Mux32~16 , RF|Mux32~16, dual_issue_processor, 1
instance = comp, \RF|Mux32~17 , RF|Mux32~17, dual_issue_processor, 1
instance = comp, \RF|Mux32~18 , RF|Mux32~18, dual_issue_processor, 1
instance = comp, \RF|Mux32~10 , RF|Mux32~10, dual_issue_processor, 1
instance = comp, \RF|Mux32~11 , RF|Mux32~11, dual_issue_processor, 1
instance = comp, \RF|Mux32~19 , RF|Mux32~19, dual_issue_processor, 1
instance = comp, \RF|Mux32~20 , RF|Mux32~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[31] , ID_EX_INST1_PIPE|readData2_EX_inst1[31], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux0~0 , Forward_B_inst1|Mux0~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux0~1 , Forward_B_inst1|Mux0~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux0~2 , Forward_B_inst1|Mux0~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~133 , ALU_1|ShiftRight0~133, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~27 , ALU_1|ShiftRight0~27, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~137 , ALU_1|ShiftRight0~137, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~39 , ALU_1|ShiftRight0~39, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~87 , ALU_1|ShiftRight0~87, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~98 , ALU_1|ShiftRight0~98, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~99 , ALU_1|ShiftRight0~99, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~100 , ALU_1|ShiftRight0~100, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~4 , ALU_1|Mux22~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~11 , ALU_1|Mux22~11, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~8 , ALU_1|Mux22~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~12 , ALU_1|Mux22~12, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~5 , ALU_1|Mux22~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~6 , ALU_1|Mux22~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~7 , ALU_1|Mux22~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~9 , ALU_1|Mux22~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux22~10 , ALU_1|Mux22~10, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[9] , EX_MEM_INST1_PIPE|AluOutMem_inst1[9], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX~4 , ID_EX_INST1_PIPE|pcPlus1_EX~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX[4] , ID_EX_INST1_PIPE|pcPlus1_EX[4], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcPlus1_Mem[4] , EX_MEM_INST1_PIPE|pcPlus1_Mem[4], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux27~0 , WRITE_BACK_MUX_INST1|Mux27~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux27~1 , WRITE_BACK_MUX_INST1|Mux27~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[4] , MEM_WB_INST1_PIPE|writeData_inst1_WB[4], dual_issue_processor, 1
instance = comp, \RF|registers[19][4]~153 , RF|registers[19][4]~153, dual_issue_processor, 1
instance = comp, \RF|registers[19][4] , RF|registers[19][4], dual_issue_processor, 1
instance = comp, \RF|Mux91~7 , RF|Mux91~7, dual_issue_processor, 1
instance = comp, \RF|Mux91~8 , RF|Mux91~8, dual_issue_processor, 1
instance = comp, \RF|Mux91~0 , RF|Mux91~0, dual_issue_processor, 1
instance = comp, \RF|Mux91~1 , RF|Mux91~1, dual_issue_processor, 1
instance = comp, \RF|Mux91~4 , RF|Mux91~4, dual_issue_processor, 1
instance = comp, \RF|Mux91~5 , RF|Mux91~5, dual_issue_processor, 1
instance = comp, \RF|Mux91~2 , RF|Mux91~2, dual_issue_processor, 1
instance = comp, \RF|Mux91~3 , RF|Mux91~3, dual_issue_processor, 1
instance = comp, \RF|Mux91~6 , RF|Mux91~6, dual_issue_processor, 1
instance = comp, \RF|Mux91~9 , RF|Mux91~9, dual_issue_processor, 1
instance = comp, \RF|Mux91~10 , RF|Mux91~10, dual_issue_processor, 1
instance = comp, \RF|Mux91~11 , RF|Mux91~11, dual_issue_processor, 1
instance = comp, \RF|Mux91~12 , RF|Mux91~12, dual_issue_processor, 1
instance = comp, \RF|Mux91~13 , RF|Mux91~13, dual_issue_processor, 1
instance = comp, \RF|Mux91~14 , RF|Mux91~14, dual_issue_processor, 1
instance = comp, \RF|Mux91~15 , RF|Mux91~15, dual_issue_processor, 1
instance = comp, \RF|Mux91~16 , RF|Mux91~16, dual_issue_processor, 1
instance = comp, \RF|Mux91~17 , RF|Mux91~17, dual_issue_processor, 1
instance = comp, \RF|Mux91~18 , RF|Mux91~18, dual_issue_processor, 1
instance = comp, \RF|Mux91~19 , RF|Mux91~19, dual_issue_processor, 1
instance = comp, \next_addr[4]~68 , next_addr[4]~68, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2~3 , ID_EX_INST2_PIPE|readData1_EX_inst2~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[4] , ID_EX_INST2_PIPE|readData1_EX_inst2[4], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux27~0 , Forward_A_inst2|Mux27~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux27~1 , Forward_A_inst2|Mux27~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux27~2 , Forward_A_inst2|Mux27~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux27~1 , ALU_2|Mux27~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux27~2 , ALU_2|Mux27~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux27~4 , ALU_2|Mux27~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux27~3 , ALU_2|Mux27~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux27~5 , ALU_2|Mux27~5, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~55 , ALU_2|ShiftRight0~55, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~57 , ALU_2|ShiftRight0~57, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~53 , ALU_2|ShiftRight0~53, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~116 , ALU_2|ShiftRight0~116, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~145 , ALU_2|ShiftRight0~145, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~117 , ALU_2|ShiftRight0~117, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~118 , ALU_2|ShiftRight0~118, dual_issue_processor, 1
instance = comp, \ALU_2|Mux27~0 , ALU_2|Mux27~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux27~6 , ALU_2|Mux27~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[4] , EX_MEM_INST2_PIPE|AluOutMem_inst2[4], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux27~0 , WRITE_BACK_MUX_INST2|Mux27~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux27~1 , WRITE_BACK_MUX_INST2|Mux27~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[4] , MEM_WB_INST2_PIPE|writeData_inst2_WB[4], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux27~2 , Forward_B_inst1|Mux27~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[4] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[4], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX~6 , ID_EX_INST1_PIPE|pcPlus1_EX~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus1_EX[6] , ID_EX_INST1_PIPE|pcPlus1_EX[6], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcPlus1_Mem[6] , EX_MEM_INST1_PIPE|pcPlus1_Mem[6], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux25~0 , WRITE_BACK_MUX_INST1|Mux25~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux25~1 , WRITE_BACK_MUX_INST1|Mux25~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[6] , MEM_WB_INST1_PIPE|writeData_inst1_WB[6], dual_issue_processor, 1
instance = comp, \RF|Mux121~2 , RF|Mux121~2, dual_issue_processor, 1
instance = comp, \RF|Mux121~3 , RF|Mux121~3, dual_issue_processor, 1
instance = comp, \RF|Mux121~4 , RF|Mux121~4, dual_issue_processor, 1
instance = comp, \RF|Mux121~5 , RF|Mux121~5, dual_issue_processor, 1
instance = comp, \RF|Mux121~6 , RF|Mux121~6, dual_issue_processor, 1
instance = comp, \RF|Mux121~7 , RF|Mux121~7, dual_issue_processor, 1
instance = comp, \RF|Mux121~8 , RF|Mux121~8, dual_issue_processor, 1
instance = comp, \RF|Mux121~0 , RF|Mux121~0, dual_issue_processor, 1
instance = comp, \RF|Mux121~1 , RF|Mux121~1, dual_issue_processor, 1
instance = comp, \RF|Mux121~9 , RF|Mux121~9, dual_issue_processor, 1
instance = comp, \RF|Mux121~10 , RF|Mux121~10, dual_issue_processor, 1
instance = comp, \RF|Mux121~11 , RF|Mux121~11, dual_issue_processor, 1
instance = comp, \RF|Mux121~12 , RF|Mux121~12, dual_issue_processor, 1
instance = comp, \RF|Mux121~13 , RF|Mux121~13, dual_issue_processor, 1
instance = comp, \RF|Mux121~14 , RF|Mux121~14, dual_issue_processor, 1
instance = comp, \RF|Mux121~15 , RF|Mux121~15, dual_issue_processor, 1
instance = comp, \RF|Mux121~16 , RF|Mux121~16, dual_issue_processor, 1
instance = comp, \RF|Mux121~17 , RF|Mux121~17, dual_issue_processor, 1
instance = comp, \RF|Mux121~18 , RF|Mux121~18, dual_issue_processor, 1
instance = comp, \RF|Mux121~19 , RF|Mux121~19, dual_issue_processor, 1
instance = comp, \RF|Mux121~20 , RF|Mux121~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[6] , ID_EX_INST2_PIPE|readData2_EX_inst2[6], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux25~0 , Forward_B_inst2|Mux25~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux25~1 , Forward_B_inst2|Mux25~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[6]~46 , Final_Alu_inst2_B_Src|out[6]~46, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~29 , ALU_2|ShiftLeft0~29, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~28 , ALU_2|ShiftLeft0~28, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~30 , ALU_2|ShiftLeft0~30, dual_issue_processor, 1
instance = comp, \ALU_2|Mux24~3 , ALU_2|Mux24~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux24~4 , ALU_2|Mux24~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux24~1 , ALU_2|Mux24~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux24~2 , ALU_2|Mux24~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux24~5 , ALU_2|Mux24~5, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~133 , ALU_2|ShiftRight0~133, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~135 , ALU_2|ShiftRight0~135, dual_issue_processor, 1
instance = comp, \ALU_2|Mux24~0 , ALU_2|Mux24~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux24~6 , ALU_2|Mux24~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[7] , EX_MEM_INST2_PIPE|AluOutMem_inst2[7], dual_issue_processor, 1
instance = comp, \RF|Mux56~14 , RF|Mux56~14, dual_issue_processor, 1
instance = comp, \RF|Mux56~15 , RF|Mux56~15, dual_issue_processor, 1
instance = comp, \RF|Mux56~12 , RF|Mux56~12, dual_issue_processor, 1
instance = comp, \RF|Mux56~13 , RF|Mux56~13, dual_issue_processor, 1
instance = comp, \RF|Mux56~16 , RF|Mux56~16, dual_issue_processor, 1
instance = comp, \RF|Mux56~10 , RF|Mux56~10, dual_issue_processor, 1
instance = comp, \RF|Mux56~11 , RF|Mux56~11, dual_issue_processor, 1
instance = comp, \RF|Mux56~17 , RF|Mux56~17, dual_issue_processor, 1
instance = comp, \RF|Mux56~18 , RF|Mux56~18, dual_issue_processor, 1
instance = comp, \RF|Mux56~19 , RF|Mux56~19, dual_issue_processor, 1
instance = comp, \RF|Mux56~4 , RF|Mux56~4, dual_issue_processor, 1
instance = comp, \RF|Mux56~5 , RF|Mux56~5, dual_issue_processor, 1
instance = comp, \RF|Mux56~2 , RF|Mux56~2, dual_issue_processor, 1
instance = comp, \RF|Mux56~3 , RF|Mux56~3, dual_issue_processor, 1
instance = comp, \RF|Mux56~6 , RF|Mux56~6, dual_issue_processor, 1
instance = comp, \RF|Mux56~0 , RF|Mux56~0, dual_issue_processor, 1
instance = comp, \RF|Mux56~1 , RF|Mux56~1, dual_issue_processor, 1
instance = comp, \RF|Mux56~7 , RF|Mux56~7, dual_issue_processor, 1
instance = comp, \RF|Mux56~8 , RF|Mux56~8, dual_issue_processor, 1
instance = comp, \RF|Mux56~9 , RF|Mux56~9, dual_issue_processor, 1
instance = comp, \RF|Mux56~20 , RF|Mux56~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[7] , ID_EX_INST1_PIPE|readData2_EX_inst1[7], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux24~0 , Forward_B_inst1|Mux24~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux24~1 , Forward_B_inst1|Mux24~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[7]~36 , Final_Alu_inst1_B_Src|out[7]~36, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[7]~37 , Final_Alu_inst1_B_Src|out[7]~37, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~1 , ALU_1|Mux24~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~2 , ALU_1|Mux24~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~3 , ALU_1|Mux24~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~5 , ALU_1|Mux24~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~4 , ALU_1|Mux24~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~6 , ALU_1|Mux24~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~104 , ALU_1|ShiftRight0~104, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~105 , ALU_1|ShiftRight0~105, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~106 , ALU_1|ShiftRight0~106, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~107 , ALU_1|ShiftRight0~107, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~0 , ALU_1|Mux24~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux24~7 , ALU_1|Mux24~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[7] , EX_MEM_INST1_PIPE|AluOutMem_inst1[7], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux23~0 , WRITE_BACK_MUX_INST1|Mux23~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[8] , MEM_WB_INST1_PIPE|writeData_inst1_WB[8], dual_issue_processor, 1
instance = comp, \RF|registers[5][8]~249 , RF|registers[5][8]~249, dual_issue_processor, 1
instance = comp, \RF|registers[5][8] , RF|registers[5][8], dual_issue_processor, 1
instance = comp, \RF|Mux23~10 , RF|Mux23~10, dual_issue_processor, 1
instance = comp, \RF|Mux23~11 , RF|Mux23~11, dual_issue_processor, 1
instance = comp, \RF|Mux23~17 , RF|Mux23~17, dual_issue_processor, 1
instance = comp, \RF|Mux23~18 , RF|Mux23~18, dual_issue_processor, 1
instance = comp, \RF|Mux23~12 , RF|Mux23~12, dual_issue_processor, 1
instance = comp, \RF|Mux23~13 , RF|Mux23~13, dual_issue_processor, 1
instance = comp, \RF|Mux23~14 , RF|Mux23~14, dual_issue_processor, 1
instance = comp, \RF|Mux23~15 , RF|Mux23~15, dual_issue_processor, 1
instance = comp, \RF|Mux23~16 , RF|Mux23~16, dual_issue_processor, 1
instance = comp, \RF|Mux23~19 , RF|Mux23~19, dual_issue_processor, 1
instance = comp, \RF|Mux23~0 , RF|Mux23~0, dual_issue_processor, 1
instance = comp, \RF|Mux23~1 , RF|Mux23~1, dual_issue_processor, 1
instance = comp, \RF|Mux23~4 , RF|Mux23~4, dual_issue_processor, 1
instance = comp, \RF|Mux23~5 , RF|Mux23~5, dual_issue_processor, 1
instance = comp, \RF|Mux23~2 , RF|Mux23~2, dual_issue_processor, 1
instance = comp, \RF|Mux23~3 , RF|Mux23~3, dual_issue_processor, 1
instance = comp, \RF|Mux23~6 , RF|Mux23~6, dual_issue_processor, 1
instance = comp, \RF|Mux23~7 , RF|Mux23~7, dual_issue_processor, 1
instance = comp, \RF|Mux23~8 , RF|Mux23~8, dual_issue_processor, 1
instance = comp, \RF|Mux23~9 , RF|Mux23~9, dual_issue_processor, 1
instance = comp, \RF|Mux23~20 , RF|Mux23~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[8] , ID_EX_INST1_PIPE|readData1_EX_inst1[8], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux23~0 , Forward_A_inst1|Mux23~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux23~1 , Forward_A_inst1|Mux23~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux23~2 , Forward_A_inst1|Mux23~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~7 , ALU_1|Mux23~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~8 , ALU_1|Mux23~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~4 , ALU_1|Mux23~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~5 , ALU_1|Mux23~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~6 , ALU_1|Mux23~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~102 , ALU_1|ShiftRight0~102, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~103 , ALU_1|ShiftRight0~103, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~10 , ALU_1|Mux23~10, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~2 , ALU_1|Mux23~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~3 , ALU_1|Mux23~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux23~9 , ALU_1|Mux23~9, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[8] , EX_MEM_INST1_PIPE|AluOutMem_inst1[8], dual_issue_processor, 1
instance = comp, \RF|Mux55~17 , RF|Mux55~17, dual_issue_processor, 1
instance = comp, \RF|Mux55~18 , RF|Mux55~18, dual_issue_processor, 1
instance = comp, \RF|Mux55~14 , RF|Mux55~14, dual_issue_processor, 1
instance = comp, \RF|Mux55~15 , RF|Mux55~15, dual_issue_processor, 1
instance = comp, \RF|Mux55~12 , RF|Mux55~12, dual_issue_processor, 1
instance = comp, \RF|Mux55~13 , RF|Mux55~13, dual_issue_processor, 1
instance = comp, \RF|Mux55~16 , RF|Mux55~16, dual_issue_processor, 1
instance = comp, \RF|Mux55~10 , RF|Mux55~10, dual_issue_processor, 1
instance = comp, \RF|Mux55~11 , RF|Mux55~11, dual_issue_processor, 1
instance = comp, \RF|Mux55~19 , RF|Mux55~19, dual_issue_processor, 1
instance = comp, \RF|Mux55~2 , RF|Mux55~2, dual_issue_processor, 1
instance = comp, \RF|Mux55~3 , RF|Mux55~3, dual_issue_processor, 1
instance = comp, \RF|Mux55~4 , RF|Mux55~4, dual_issue_processor, 1
instance = comp, \RF|Mux55~5 , RF|Mux55~5, dual_issue_processor, 1
instance = comp, \RF|Mux55~6 , RF|Mux55~6, dual_issue_processor, 1
instance = comp, \RF|Mux55~7 , RF|Mux55~7, dual_issue_processor, 1
instance = comp, \RF|Mux55~8 , RF|Mux55~8, dual_issue_processor, 1
instance = comp, \RF|Mux55~0 , RF|Mux55~0, dual_issue_processor, 1
instance = comp, \RF|Mux55~1 , RF|Mux55~1, dual_issue_processor, 1
instance = comp, \RF|Mux55~9 , RF|Mux55~9, dual_issue_processor, 1
instance = comp, \RF|Mux55~20 , RF|Mux55~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[8] , ID_EX_INST1_PIPE|readData2_EX_inst1[8], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux23~0 , Forward_B_inst1|Mux23~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux23~1 , Forward_B_inst1|Mux23~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux23~2 , Forward_B_inst1|Mux23~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[8] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[8], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux23~0 , WRITE_BACK_MUX_INST2|Mux23~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[8] , MEM_WB_INST2_PIPE|writeData_inst2_WB[8], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[8]~38 , Final_Alu_inst1_B_Src|out[8]~38, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[8]~39 , Final_Alu_inst1_B_Src|out[8]~39, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~101 , ALU_1|ShiftRight0~101, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~108 , ALU_1|ShiftRight0~108, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~109 , ALU_1|ShiftRight0~109, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~110 , ALU_1|ShiftRight0~110, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~111 , ALU_1|ShiftRight0~111, dual_issue_processor, 1
instance = comp, \ALU_1|Mux25~0 , ALU_1|Mux25~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux25~4 , ALU_1|Mux25~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux25~1 , ALU_1|Mux25~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux25~2 , ALU_1|Mux25~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux25~3 , ALU_1|Mux25~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux25~5 , ALU_1|Mux25~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux25~6 , ALU_1|Mux25~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[6] , EX_MEM_INST1_PIPE|AluOutMem_inst1[6], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux7~0 , WRITE_BACK_MUX_INST2|Mux7~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[24] , MEM_WB_INST2_PIPE|writeData_inst2_WB[24], dual_issue_processor, 1
instance = comp, \RF|Mux39~14 , RF|Mux39~14, dual_issue_processor, 1
instance = comp, \RF|Mux39~15 , RF|Mux39~15, dual_issue_processor, 1
instance = comp, \RF|Mux39~12 , RF|Mux39~12, dual_issue_processor, 1
instance = comp, \RF|Mux39~13 , RF|Mux39~13, dual_issue_processor, 1
instance = comp, \RF|Mux39~16 , RF|Mux39~16, dual_issue_processor, 1
instance = comp, \RF|Mux39~10 , RF|Mux39~10, dual_issue_processor, 1
instance = comp, \RF|Mux39~11 , RF|Mux39~11, dual_issue_processor, 1
instance = comp, \RF|Mux39~17 , RF|Mux39~17, dual_issue_processor, 1
instance = comp, \RF|Mux39~18 , RF|Mux39~18, dual_issue_processor, 1
instance = comp, \RF|Mux39~19 , RF|Mux39~19, dual_issue_processor, 1
instance = comp, \RF|Mux39~7 , RF|Mux39~7, dual_issue_processor, 1
instance = comp, \RF|Mux39~8 , RF|Mux39~8, dual_issue_processor, 1
instance = comp, \RF|Mux39~0 , RF|Mux39~0, dual_issue_processor, 1
instance = comp, \RF|Mux39~1 , RF|Mux39~1, dual_issue_processor, 1
instance = comp, \RF|Mux39~4 , RF|Mux39~4, dual_issue_processor, 1
instance = comp, \RF|Mux39~5 , RF|Mux39~5, dual_issue_processor, 1
instance = comp, \RF|Mux39~2 , RF|Mux39~2, dual_issue_processor, 1
instance = comp, \RF|Mux39~3 , RF|Mux39~3, dual_issue_processor, 1
instance = comp, \RF|Mux39~6 , RF|Mux39~6, dual_issue_processor, 1
instance = comp, \RF|Mux39~9 , RF|Mux39~9, dual_issue_processor, 1
instance = comp, \RF|Mux39~20 , RF|Mux39~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[24] , ID_EX_INST1_PIPE|readData2_EX_inst1[24], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux7~0 , Forward_B_inst1|Mux7~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux7~1 , Forward_B_inst1|Mux7~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux7~2 , Forward_B_inst1|Mux7~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[24]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[24]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[24] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[24], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux4~0 , WRITE_BACK_MUX_INST1|Mux4~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[27] , MEM_WB_INST1_PIPE|writeData_inst1_WB[27], dual_issue_processor, 1
instance = comp, \RF|Mux100~7 , RF|Mux100~7, dual_issue_processor, 1
instance = comp, \RF|Mux100~8 , RF|Mux100~8, dual_issue_processor, 1
instance = comp, \RF|Mux100~4 , RF|Mux100~4, dual_issue_processor, 1
instance = comp, \RF|Mux100~5 , RF|Mux100~5, dual_issue_processor, 1
instance = comp, \RF|Mux100~2 , RF|Mux100~2, dual_issue_processor, 1
instance = comp, \RF|Mux100~3 , RF|Mux100~3, dual_issue_processor, 1
instance = comp, \RF|Mux100~6 , RF|Mux100~6, dual_issue_processor, 1
instance = comp, \RF|Mux100~0 , RF|Mux100~0, dual_issue_processor, 1
instance = comp, \RF|Mux100~1 , RF|Mux100~1, dual_issue_processor, 1
instance = comp, \RF|Mux100~9 , RF|Mux100~9, dual_issue_processor, 1
instance = comp, \RF|Mux100~10 , RF|Mux100~10, dual_issue_processor, 1
instance = comp, \RF|Mux100~11 , RF|Mux100~11, dual_issue_processor, 1
instance = comp, \RF|Mux100~17 , RF|Mux100~17, dual_issue_processor, 1
instance = comp, \RF|Mux100~18 , RF|Mux100~18, dual_issue_processor, 1
instance = comp, \RF|Mux100~14 , RF|Mux100~14, dual_issue_processor, 1
instance = comp, \RF|Mux100~15 , RF|Mux100~15, dual_issue_processor, 1
instance = comp, \RF|Mux100~12 , RF|Mux100~12, dual_issue_processor, 1
instance = comp, \RF|Mux100~13 , RF|Mux100~13, dual_issue_processor, 1
instance = comp, \RF|Mux100~16 , RF|Mux100~16, dual_issue_processor, 1
instance = comp, \RF|Mux100~19 , RF|Mux100~19, dual_issue_processor, 1
instance = comp, \RF|Mux100~20 , RF|Mux100~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[27] , ID_EX_INST2_PIPE|readData2_EX_inst2[27], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux4~0 , Forward_B_inst2|Mux4~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux4~1 , Forward_B_inst2|Mux4~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux4~2 , Forward_B_inst2|Mux4~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[27]~65 , Final_Alu_inst2_B_Src|out[27]~65, dual_issue_processor, 1
instance = comp, \ALU_2|Mux4~9 , ALU_2|Mux4~9, dual_issue_processor, 1
instance = comp, \ALU_2|Mux4~4 , ALU_2|Mux4~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux4~5 , ALU_2|Mux4~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux4~2 , ALU_2|Mux4~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux4~3 , ALU_2|Mux4~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux4~6 , ALU_2|Mux4~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux4~7 , ALU_2|Mux4~7, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~119 , ALU_2|ShiftLeft0~119, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~86 , ALU_2|ShiftLeft0~86, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~139 , ALU_2|ShiftLeft0~139, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~85 , ALU_2|ShiftLeft0~85, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~87 , ALU_2|ShiftLeft0~87, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~120 , ALU_2|ShiftLeft0~120, dual_issue_processor, 1
instance = comp, \ALU_2|Mux4~8 , ALU_2|Mux4~8, dual_issue_processor, 1
instance = comp, \ALU_2|Mux4~10 , ALU_2|Mux4~10, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[27] , EX_MEM_INST2_PIPE|AluOutMem_inst2[27], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux4~0 , WRITE_BACK_MUX_INST2|Mux4~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[27] , MEM_WB_INST2_PIPE|writeData_inst2_WB[27], dual_issue_processor, 1
instance = comp, \RF|Mux36~12 , RF|Mux36~12, dual_issue_processor, 1
instance = comp, \RF|Mux36~13 , RF|Mux36~13, dual_issue_processor, 1
instance = comp, \RF|Mux36~14 , RF|Mux36~14, dual_issue_processor, 1
instance = comp, \RF|Mux36~15 , RF|Mux36~15, dual_issue_processor, 1
instance = comp, \RF|Mux36~16 , RF|Mux36~16, dual_issue_processor, 1
instance = comp, \RF|Mux36~10 , RF|Mux36~10, dual_issue_processor, 1
instance = comp, \RF|Mux36~11 , RF|Mux36~11, dual_issue_processor, 1
instance = comp, \RF|Mux36~17 , RF|Mux36~17, dual_issue_processor, 1
instance = comp, \RF|Mux36~18 , RF|Mux36~18, dual_issue_processor, 1
instance = comp, \RF|Mux36~19 , RF|Mux36~19, dual_issue_processor, 1
instance = comp, \RF|Mux36~0 , RF|Mux36~0, dual_issue_processor, 1
instance = comp, \RF|Mux36~1 , RF|Mux36~1, dual_issue_processor, 1
instance = comp, \RF|Mux36~4 , RF|Mux36~4, dual_issue_processor, 1
instance = comp, \RF|Mux36~5 , RF|Mux36~5, dual_issue_processor, 1
instance = comp, \RF|Mux36~2 , RF|Mux36~2, dual_issue_processor, 1
instance = comp, \RF|Mux36~3 , RF|Mux36~3, dual_issue_processor, 1
instance = comp, \RF|Mux36~6 , RF|Mux36~6, dual_issue_processor, 1
instance = comp, \RF|Mux36~7 , RF|Mux36~7, dual_issue_processor, 1
instance = comp, \RF|Mux36~8 , RF|Mux36~8, dual_issue_processor, 1
instance = comp, \RF|Mux36~9 , RF|Mux36~9, dual_issue_processor, 1
instance = comp, \RF|Mux36~20 , RF|Mux36~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[27] , ID_EX_INST1_PIPE|readData2_EX_inst1[27], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux4~0 , Forward_B_inst1|Mux4~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux4~1 , Forward_B_inst1|Mux4~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux4~2 , Forward_B_inst1|Mux4~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~29 , ALU_1|ShiftLeft0~29, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~78 , ALU_1|ShiftLeft0~78, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~80 , ALU_1|ShiftLeft0~80, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~81 , ALU_1|ShiftLeft0~81, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~4 , ALU_1|Mux2~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~11 , ALU_1|Mux2~11, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~7 , ALU_1|Mux2~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~8 , ALU_1|Mux2~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~9 , ALU_1|Mux2~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux2~10 , ALU_1|Mux2~10, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[29] , EX_MEM_INST1_PIPE|AluOutMem_inst1[29], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux2~0 , WRITE_BACK_MUX_INST1|Mux2~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[29] , MEM_WB_INST1_PIPE|writeData_inst1_WB[29], dual_issue_processor, 1
instance = comp, \RF|registers[7][29]~906 , RF|registers[7][29]~906, dual_issue_processor, 1
instance = comp, \RF|registers[7][29] , RF|registers[7][29], dual_issue_processor, 1
instance = comp, \RF|Mux66~12 , RF|Mux66~12, dual_issue_processor, 1
instance = comp, \RF|Mux66~13 , RF|Mux66~13, dual_issue_processor, 1
instance = comp, \RF|Mux66~14 , RF|Mux66~14, dual_issue_processor, 1
instance = comp, \RF|Mux66~15 , RF|Mux66~15, dual_issue_processor, 1
instance = comp, \RF|Mux66~16 , RF|Mux66~16, dual_issue_processor, 1
instance = comp, \RF|Mux66~10 , RF|Mux66~10, dual_issue_processor, 1
instance = comp, \RF|Mux66~11 , RF|Mux66~11, dual_issue_processor, 1
instance = comp, \RF|Mux66~17 , RF|Mux66~17, dual_issue_processor, 1
instance = comp, \RF|Mux66~18 , RF|Mux66~18, dual_issue_processor, 1
instance = comp, \RF|Mux66~19 , RF|Mux66~19, dual_issue_processor, 1
instance = comp, \RF|Mux66~2 , RF|Mux66~2, dual_issue_processor, 1
instance = comp, \RF|Mux66~3 , RF|Mux66~3, dual_issue_processor, 1
instance = comp, \RF|Mux66~4 , RF|Mux66~4, dual_issue_processor, 1
instance = comp, \RF|Mux66~5 , RF|Mux66~5, dual_issue_processor, 1
instance = comp, \RF|Mux66~6 , RF|Mux66~6, dual_issue_processor, 1
instance = comp, \RF|Mux66~0 , RF|Mux66~0, dual_issue_processor, 1
instance = comp, \RF|Mux66~1 , RF|Mux66~1, dual_issue_processor, 1
instance = comp, \RF|Mux66~7 , RF|Mux66~7, dual_issue_processor, 1
instance = comp, \RF|Mux66~8 , RF|Mux66~8, dual_issue_processor, 1
instance = comp, \RF|Mux66~9 , RF|Mux66~9, dual_issue_processor, 1
instance = comp, \RF|Mux66~20 , RF|Mux66~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[29] , ID_EX_INST2_PIPE|readData1_EX_inst2[29], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux2~0 , Forward_A_inst2|Mux2~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux2~1 , Forward_A_inst2|Mux2~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux2~2 , Forward_A_inst2|Mux2~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux2~8 , ALU_2|Mux2~8, dual_issue_processor, 1
instance = comp, \ALU_2|Mux2~2 , ALU_2|Mux2~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux2~10 , ALU_2|Mux2~10, dual_issue_processor, 1
instance = comp, \ALU_2|Mux2~3 , ALU_2|Mux2~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux2~4 , ALU_2|Mux2~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux2~5 , ALU_2|Mux2~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux2~6 , ALU_2|Mux2~6, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~125 , ALU_2|ShiftLeft0~125, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~126 , ALU_2|ShiftLeft0~126, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~127 , ALU_2|ShiftLeft0~127, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~128 , ALU_2|ShiftLeft0~128, dual_issue_processor, 1
instance = comp, \ALU_2|Mux2~7 , ALU_2|Mux2~7, dual_issue_processor, 1
instance = comp, \ALU_2|Mux2~9 , ALU_2|Mux2~9, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[29] , EX_MEM_INST2_PIPE|AluOutMem_inst2[29], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux2~0 , WRITE_BACK_MUX_INST2|Mux2~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[29] , MEM_WB_INST2_PIPE|writeData_inst2_WB[29], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux2~2 , Forward_B_inst2|Mux2~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~34 , ALU_2|ShiftRight0~34, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~35 , ALU_2|ShiftRight0~35, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~39 , ALU_2|ShiftRight0~39, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~47 , ALU_2|ShiftRight0~47, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~153 , ALU_2|ShiftRight0~153, dual_issue_processor, 1
instance = comp, \ALU_2|Mux15~3 , ALU_2|Mux15~3, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~66 , ALU_2|ShiftLeft0~66, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~70 , ALU_2|ShiftLeft0~70, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~137 , ALU_2|ShiftLeft0~137, dual_issue_processor, 1
instance = comp, \ALU_2|Mux15~2 , ALU_2|Mux15~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux15~0 , ALU_2|Mux15~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux15~1 , ALU_2|Mux15~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux15~4 , ALU_2|Mux15~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux15~5 , ALU_2|Mux15~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[16] , EX_MEM_INST2_PIPE|AluOutMem_inst2[16], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux15~0 , WRITE_BACK_MUX_INST2|Mux15~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[16] , MEM_WB_INST2_PIPE|writeData_inst2_WB[16], dual_issue_processor, 1
instance = comp, \RF|Mux47~0 , RF|Mux47~0, dual_issue_processor, 1
instance = comp, \RF|Mux47~1 , RF|Mux47~1, dual_issue_processor, 1
instance = comp, \RF|Mux47~7 , RF|Mux47~7, dual_issue_processor, 1
instance = comp, \RF|Mux47~8 , RF|Mux47~8, dual_issue_processor, 1
instance = comp, \RF|Mux47~2 , RF|Mux47~2, dual_issue_processor, 1
instance = comp, \RF|Mux47~3 , RF|Mux47~3, dual_issue_processor, 1
instance = comp, \RF|Mux47~4 , RF|Mux47~4, dual_issue_processor, 1
instance = comp, \RF|Mux47~5 , RF|Mux47~5, dual_issue_processor, 1
instance = comp, \RF|Mux47~6 , RF|Mux47~6, dual_issue_processor, 1
instance = comp, \RF|Mux47~9 , RF|Mux47~9, dual_issue_processor, 1
instance = comp, \RF|Mux47~10 , RF|Mux47~10, dual_issue_processor, 1
instance = comp, \RF|Mux47~11 , RF|Mux47~11, dual_issue_processor, 1
instance = comp, \RF|Mux47~17 , RF|Mux47~17, dual_issue_processor, 1
instance = comp, \RF|Mux47~18 , RF|Mux47~18, dual_issue_processor, 1
instance = comp, \RF|Mux47~14 , RF|Mux47~14, dual_issue_processor, 1
instance = comp, \RF|Mux47~15 , RF|Mux47~15, dual_issue_processor, 1
instance = comp, \RF|Mux47~12 , RF|Mux47~12, dual_issue_processor, 1
instance = comp, \RF|Mux47~13 , RF|Mux47~13, dual_issue_processor, 1
instance = comp, \RF|Mux47~16 , RF|Mux47~16, dual_issue_processor, 1
instance = comp, \RF|Mux47~19 , RF|Mux47~19, dual_issue_processor, 1
instance = comp, \RF|Mux47~20 , RF|Mux47~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[16] , ID_EX_INST1_PIPE|readData2_EX_inst1[16], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux15~1_RESYN2588 , Forward_B_inst1|Mux15~1_RESYN2588, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux15~1_RESYN2586 , Forward_B_inst1|Mux15~1_RESYN2586, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux15~1 , Forward_B_inst1|Mux15~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux15~2 , Forward_B_inst1|Mux15~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[16]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[16]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[16] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[16], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux12~0 , WRITE_BACK_MUX_INST1|Mux12~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[19] , MEM_WB_INST1_PIPE|writeData_inst1_WB[19], dual_issue_processor, 1
instance = comp, \RF|Mux76~17 , RF|Mux76~17, dual_issue_processor, 1
instance = comp, \RF|Mux76~18 , RF|Mux76~18, dual_issue_processor, 1
instance = comp, \RF|Mux76~10 , RF|Mux76~10, dual_issue_processor, 1
instance = comp, \RF|Mux76~11 , RF|Mux76~11, dual_issue_processor, 1
instance = comp, \RF|Mux76~14 , RF|Mux76~14, dual_issue_processor, 1
instance = comp, \RF|Mux76~15 , RF|Mux76~15, dual_issue_processor, 1
instance = comp, \RF|Mux76~12 , RF|Mux76~12, dual_issue_processor, 1
instance = comp, \RF|Mux76~13 , RF|Mux76~13, dual_issue_processor, 1
instance = comp, \RF|Mux76~16 , RF|Mux76~16, dual_issue_processor, 1
instance = comp, \RF|Mux76~19 , RF|Mux76~19, dual_issue_processor, 1
instance = comp, \RF|Mux76~7 , RF|Mux76~7, dual_issue_processor, 1
instance = comp, \RF|Mux76~8 , RF|Mux76~8, dual_issue_processor, 1
instance = comp, \RF|Mux76~4 , RF|Mux76~4, dual_issue_processor, 1
instance = comp, \RF|Mux76~5 , RF|Mux76~5, dual_issue_processor, 1
instance = comp, \RF|Mux76~2 , RF|Mux76~2, dual_issue_processor, 1
instance = comp, \RF|Mux76~3 , RF|Mux76~3, dual_issue_processor, 1
instance = comp, \RF|Mux76~6 , RF|Mux76~6, dual_issue_processor, 1
instance = comp, \RF|Mux76~0 , RF|Mux76~0, dual_issue_processor, 1
instance = comp, \RF|Mux76~1 , RF|Mux76~1, dual_issue_processor, 1
instance = comp, \RF|Mux76~9 , RF|Mux76~9, dual_issue_processor, 1
instance = comp, \RF|Mux76~20 , RF|Mux76~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[19] , ID_EX_INST2_PIPE|readData1_EX_inst2[19], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux12~0 , Forward_A_inst2|Mux12~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux12~1 , Forward_A_inst2|Mux12~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux12~2 , Forward_A_inst2|Mux12~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux12~2 , ALU_2|Mux12~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux12~0 , ALU_2|Mux12~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux12~1 , ALU_2|Mux12~1, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~88 , ALU_2|ShiftLeft0~88, dual_issue_processor, 1
instance = comp, \ALU_2|Mux12~5 , ALU_2|Mux12~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux12~6 , ALU_2|Mux12~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux12~3 , ALU_2|Mux12~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux12~4 , ALU_2|Mux12~4, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[19] , EX_MEM_INST2_PIPE|AluOutMem_inst2[19], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux12~0 , WRITE_BACK_MUX_INST2|Mux12~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[19] , MEM_WB_INST2_PIPE|writeData_inst2_WB[19], dual_issue_processor, 1
instance = comp, \RF|Mux44~17 , RF|Mux44~17, dual_issue_processor, 1
instance = comp, \RF|Mux44~18 , RF|Mux44~18, dual_issue_processor, 1
instance = comp, \RF|Mux44~10 , RF|Mux44~10, dual_issue_processor, 1
instance = comp, \RF|Mux44~11 , RF|Mux44~11, dual_issue_processor, 1
instance = comp, \RF|Mux44~12 , RF|Mux44~12, dual_issue_processor, 1
instance = comp, \RF|Mux44~13 , RF|Mux44~13, dual_issue_processor, 1
instance = comp, \RF|Mux44~14 , RF|Mux44~14, dual_issue_processor, 1
instance = comp, \RF|Mux44~15 , RF|Mux44~15, dual_issue_processor, 1
instance = comp, \RF|Mux44~16 , RF|Mux44~16, dual_issue_processor, 1
instance = comp, \RF|Mux44~19 , RF|Mux44~19, dual_issue_processor, 1
instance = comp, \RF|Mux44~4 , RF|Mux44~4, dual_issue_processor, 1
instance = comp, \RF|Mux44~5 , RF|Mux44~5, dual_issue_processor, 1
instance = comp, \RF|Mux44~2 , RF|Mux44~2, dual_issue_processor, 1
instance = comp, \RF|Mux44~3 , RF|Mux44~3, dual_issue_processor, 1
instance = comp, \RF|Mux44~6 , RF|Mux44~6, dual_issue_processor, 1
instance = comp, \RF|Mux44~0 , RF|Mux44~0, dual_issue_processor, 1
instance = comp, \RF|Mux44~1 , RF|Mux44~1, dual_issue_processor, 1
instance = comp, \RF|Mux44~7 , RF|Mux44~7, dual_issue_processor, 1
instance = comp, \RF|Mux44~8 , RF|Mux44~8, dual_issue_processor, 1
instance = comp, \RF|Mux44~9 , RF|Mux44~9, dual_issue_processor, 1
instance = comp, \RF|Mux44~20 , RF|Mux44~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[19] , ID_EX_INST1_PIPE|readData2_EX_inst1[19], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux12~0_RESYN2598 , Forward_B_inst1|Mux12~0_RESYN2598, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux12~0 , Forward_B_inst1|Mux12~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux12~1 , Forward_B_inst1|Mux12~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux12~2 , Forward_B_inst1|Mux12~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~62 , ALU_1|ShiftRight0~62, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~70 , ALU_1|ShiftRight0~70, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~71 , ALU_1|ShiftRight0~71, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~142 , ALU_1|ShiftRight0~142, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~88 , ALU_1|ShiftRight0~88, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~112 , ALU_1|ShiftRight0~112, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~113 , ALU_1|ShiftRight0~113, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~114 , ALU_1|ShiftRight0~114, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~115 , ALU_1|ShiftRight0~115, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~0 , ALU_1|Mux26~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~5 , ALU_1|Mux26~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~1 , ALU_1|Mux26~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~2 , ALU_1|Mux26~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~3 , ALU_1|Mux26~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~4 , ALU_1|Mux26~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~6 , ALU_1|Mux26~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux26~7 , ALU_1|Mux26~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[5] , EX_MEM_INST1_PIPE|AluOutMem_inst1[5], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux1~0 , WRITE_BACK_MUX_INST1|Mux1~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[30] , MEM_WB_INST1_PIPE|writeData_inst1_WB[30], dual_issue_processor, 1
instance = comp, \RF|Mux1~10 , RF|Mux1~10, dual_issue_processor, 1
instance = comp, \RF|Mux1~11 , RF|Mux1~11, dual_issue_processor, 1
instance = comp, \RF|Mux1~17 , RF|Mux1~17, dual_issue_processor, 1
instance = comp, \RF|Mux1~18 , RF|Mux1~18, dual_issue_processor, 1
instance = comp, \RF|Mux1~14 , RF|Mux1~14, dual_issue_processor, 1
instance = comp, \RF|Mux1~15 , RF|Mux1~15, dual_issue_processor, 1
instance = comp, \RF|Mux1~12 , RF|Mux1~12, dual_issue_processor, 1
instance = comp, \RF|Mux1~13 , RF|Mux1~13, dual_issue_processor, 1
instance = comp, \RF|Mux1~16 , RF|Mux1~16, dual_issue_processor, 1
instance = comp, \RF|Mux1~19 , RF|Mux1~19, dual_issue_processor, 1
instance = comp, \RF|Mux1~7 , RF|Mux1~7, dual_issue_processor, 1
instance = comp, \RF|Mux1~8 , RF|Mux1~8, dual_issue_processor, 1
instance = comp, \RF|Mux1~0 , RF|Mux1~0, dual_issue_processor, 1
instance = comp, \RF|Mux1~1 , RF|Mux1~1, dual_issue_processor, 1
instance = comp, \RF|Mux1~4 , RF|Mux1~4, dual_issue_processor, 1
instance = comp, \RF|Mux1~5 , RF|Mux1~5, dual_issue_processor, 1
instance = comp, \RF|Mux1~2 , RF|Mux1~2, dual_issue_processor, 1
instance = comp, \RF|Mux1~3 , RF|Mux1~3, dual_issue_processor, 1
instance = comp, \RF|Mux1~6 , RF|Mux1~6, dual_issue_processor, 1
instance = comp, \RF|Mux1~9 , RF|Mux1~9, dual_issue_processor, 1
instance = comp, \RF|Mux1~20 , RF|Mux1~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[30] , ID_EX_INST1_PIPE|readData1_EX_inst1[30], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux1~0 , Forward_A_inst1|Mux1~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux1~1 , Forward_A_inst1|Mux1~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux1~2 , Forward_A_inst1|Mux1~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~10 , ALU_1|Mux1~10, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~11 , ALU_1|Mux1~11, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~4 , ALU_1|Mux1~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~64_RESYN2614 , ALU_1|ShiftLeft0~64_RESYN2614, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~58 , ALU_1|ShiftLeft0~58, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~64_RESYN2616 , ALU_1|ShiftLeft0~64_RESYN2616, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~64_RESYN2618 , ALU_1|ShiftLeft0~64_RESYN2618, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~64_RESYN2620 , ALU_1|ShiftLeft0~64_RESYN2620, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~132_RESYN2626 , ALU_1|ShiftLeft0~132_RESYN2626, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~132_RESYN2628 , ALU_1|ShiftLeft0~132_RESYN2628, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~132 , ALU_1|ShiftLeft0~132, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~64 , ALU_1|ShiftLeft0~64, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~6 , ALU_1|Mux1~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~7 , ALU_1|Mux1~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~13 , ALU_1|Mux1~13, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~8 , ALU_1|Mux1~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~14 , ALU_1|Mux1~14, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~9 , ALU_1|Mux1~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux1~12 , ALU_1|Mux1~12, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[30] , EX_MEM_INST1_PIPE|AluOutMem_inst1[30], dual_issue_processor, 1
instance = comp, \RF|Mux97~7 , RF|Mux97~7, dual_issue_processor, 1
instance = comp, \RF|Mux97~8 , RF|Mux97~8, dual_issue_processor, 1
instance = comp, \RF|Mux97~0 , RF|Mux97~0, dual_issue_processor, 1
instance = comp, \RF|Mux97~1 , RF|Mux97~1, dual_issue_processor, 1
instance = comp, \RF|Mux97~4 , RF|Mux97~4, dual_issue_processor, 1
instance = comp, \RF|Mux97~5 , RF|Mux97~5, dual_issue_processor, 1
instance = comp, \RF|Mux97~2 , RF|Mux97~2, dual_issue_processor, 1
instance = comp, \RF|Mux97~3 , RF|Mux97~3, dual_issue_processor, 1
instance = comp, \RF|Mux97~6 , RF|Mux97~6, dual_issue_processor, 1
instance = comp, \RF|Mux97~9 , RF|Mux97~9, dual_issue_processor, 1
instance = comp, \RF|Mux97~10 , RF|Mux97~10, dual_issue_processor, 1
instance = comp, \RF|Mux97~11 , RF|Mux97~11, dual_issue_processor, 1
instance = comp, \RF|Mux97~14 , RF|Mux97~14, dual_issue_processor, 1
instance = comp, \RF|Mux97~15 , RF|Mux97~15, dual_issue_processor, 1
instance = comp, \RF|Mux97~12 , RF|Mux97~12, dual_issue_processor, 1
instance = comp, \RF|Mux97~13 , RF|Mux97~13, dual_issue_processor, 1
instance = comp, \RF|Mux97~16 , RF|Mux97~16, dual_issue_processor, 1
instance = comp, \RF|Mux97~17 , RF|Mux97~17, dual_issue_processor, 1
instance = comp, \RF|Mux97~18 , RF|Mux97~18, dual_issue_processor, 1
instance = comp, \RF|Mux97~19 , RF|Mux97~19, dual_issue_processor, 1
instance = comp, \RF|Mux97~20 , RF|Mux97~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[30] , ID_EX_INST2_PIPE|readData2_EX_inst2[30], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux1~0 , Forward_B_inst2|Mux1~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux1~1 , Forward_B_inst2|Mux1~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux1~2 , Forward_B_inst2|Mux1~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[30]~62 , Final_Alu_inst2_B_Src|out[30]~62, dual_issue_processor, 1
instance = comp, \ALU_2|Mux1~9 , ALU_2|Mux1~9, dual_issue_processor, 1
instance = comp, \ALU_2|Mux1~10 , ALU_2|Mux1~10, dual_issue_processor, 1
instance = comp, \ALU_2|Mux1~7 , ALU_2|Mux1~7, dual_issue_processor, 1
instance = comp, \ALU_2|Mux1~13 , ALU_2|Mux1~13, dual_issue_processor, 1
instance = comp, \ALU_2|Mux1~4 , ALU_2|Mux1~4, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~140_RESYN2622 , ALU_2|ShiftLeft0~140_RESYN2622, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~140_RESYN2624 , ALU_2|ShiftLeft0~140_RESYN2624, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~140 , ALU_2|ShiftLeft0~140, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~121 , ALU_2|ShiftLeft0~121, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~132_RESYN2554 , ALU_2|ShiftLeft0~132_RESYN2554, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~132_RESYN2556 , ALU_2|ShiftLeft0~132_RESYN2556, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~132_RESYN2558 , ALU_2|ShiftLeft0~132_RESYN2558, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~132_RESYN2560 , ALU_2|ShiftLeft0~132_RESYN2560, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~132 , ALU_2|ShiftLeft0~132, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~61 , ALU_2|ShiftLeft0~61, dual_issue_processor, 1
instance = comp, \ALU_2|Mux1~5 , ALU_2|Mux1~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux1~6 , ALU_2|Mux1~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux1~12 , ALU_2|Mux1~12, dual_issue_processor, 1
instance = comp, \ALU_2|Mux1~8 , ALU_2|Mux1~8, dual_issue_processor, 1
instance = comp, \ALU_2|Mux1~11 , ALU_2|Mux1~11, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[30] , EX_MEM_INST2_PIPE|AluOutMem_inst2[30], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux1~0 , WRITE_BACK_MUX_INST2|Mux1~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[30] , MEM_WB_INST2_PIPE|writeData_inst2_WB[30], dual_issue_processor, 1
instance = comp, \RF|Mux33~7 , RF|Mux33~7, dual_issue_processor, 1
instance = comp, \RF|Mux33~8 , RF|Mux33~8, dual_issue_processor, 1
instance = comp, \RF|Mux33~0 , RF|Mux33~0, dual_issue_processor, 1
instance = comp, \RF|Mux33~1 , RF|Mux33~1, dual_issue_processor, 1
instance = comp, \RF|Mux33~4 , RF|Mux33~4, dual_issue_processor, 1
instance = comp, \RF|Mux33~5 , RF|Mux33~5, dual_issue_processor, 1
instance = comp, \RF|Mux33~2 , RF|Mux33~2, dual_issue_processor, 1
instance = comp, \RF|Mux33~3 , RF|Mux33~3, dual_issue_processor, 1
instance = comp, \RF|Mux33~6 , RF|Mux33~6, dual_issue_processor, 1
instance = comp, \RF|Mux33~9 , RF|Mux33~9, dual_issue_processor, 1
instance = comp, \RF|Mux33~17 , RF|Mux33~17, dual_issue_processor, 1
instance = comp, \RF|Mux33~18 , RF|Mux33~18, dual_issue_processor, 1
instance = comp, \RF|Mux33~10 , RF|Mux33~10, dual_issue_processor, 1
instance = comp, \RF|Mux33~11 , RF|Mux33~11, dual_issue_processor, 1
instance = comp, \RF|Mux33~14 , RF|Mux33~14, dual_issue_processor, 1
instance = comp, \RF|Mux33~15 , RF|Mux33~15, dual_issue_processor, 1
instance = comp, \RF|Mux33~12 , RF|Mux33~12, dual_issue_processor, 1
instance = comp, \RF|Mux33~13 , RF|Mux33~13, dual_issue_processor, 1
instance = comp, \RF|Mux33~16 , RF|Mux33~16, dual_issue_processor, 1
instance = comp, \RF|Mux33~19 , RF|Mux33~19, dual_issue_processor, 1
instance = comp, \RF|Mux33~20 , RF|Mux33~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[30] , ID_EX_INST1_PIPE|readData2_EX_inst1[30], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux1~0 , Forward_B_inst1|Mux1~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux1~1 , Forward_B_inst1|Mux1~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux1~2 , Forward_B_inst1|Mux1~2, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~25 , ALU_1|ShiftRight0~25, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~29 , ALU_1|ShiftRight0~29, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~134 , ALU_1|ShiftRight0~134, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~61 , ALU_1|ShiftRight0~61, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~116 , ALU_1|ShiftRight0~116, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~117 , ALU_1|ShiftRight0~117, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~118 , ALU_1|ShiftRight0~118, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~119 , ALU_1|ShiftRight0~119, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~0 , ALU_1|Mux27~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~4 , ALU_1|Mux27~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~1 , ALU_1|Mux27~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~2 , ALU_1|Mux27~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~3 , ALU_1|Mux27~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~5 , ALU_1|Mux27~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux27~6 , ALU_1|Mux27~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[4] , EX_MEM_INST1_PIPE|AluOutMem_inst1[4], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux3~0 , WRITE_BACK_MUX_INST1|Mux3~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[28] , MEM_WB_INST1_PIPE|writeData_inst1_WB[28], dual_issue_processor, 1
instance = comp, \RF|registers[29][28]~886 , RF|registers[29][28]~886, dual_issue_processor, 1
instance = comp, \RF|registers[29][28] , RF|registers[29][28], dual_issue_processor, 1
instance = comp, \RF|Mux3~0 , RF|Mux3~0, dual_issue_processor, 1
instance = comp, \RF|Mux3~1 , RF|Mux3~1, dual_issue_processor, 1
instance = comp, \RF|Mux3~7 , RF|Mux3~7, dual_issue_processor, 1
instance = comp, \RF|Mux3~8 , RF|Mux3~8, dual_issue_processor, 1
instance = comp, \RF|Mux3~4 , RF|Mux3~4, dual_issue_processor, 1
instance = comp, \RF|Mux3~5 , RF|Mux3~5, dual_issue_processor, 1
instance = comp, \RF|Mux3~2 , RF|Mux3~2, dual_issue_processor, 1
instance = comp, \RF|Mux3~3 , RF|Mux3~3, dual_issue_processor, 1
instance = comp, \RF|Mux3~6 , RF|Mux3~6, dual_issue_processor, 1
instance = comp, \RF|Mux3~9 , RF|Mux3~9, dual_issue_processor, 1
instance = comp, \RF|Mux3~17 , RF|Mux3~17, dual_issue_processor, 1
instance = comp, \RF|Mux3~18 , RF|Mux3~18, dual_issue_processor, 1
instance = comp, \RF|Mux3~14 , RF|Mux3~14, dual_issue_processor, 1
instance = comp, \RF|Mux3~15 , RF|Mux3~15, dual_issue_processor, 1
instance = comp, \RF|Mux3~12 , RF|Mux3~12, dual_issue_processor, 1
instance = comp, \RF|Mux3~13 , RF|Mux3~13, dual_issue_processor, 1
instance = comp, \RF|Mux3~16 , RF|Mux3~16, dual_issue_processor, 1
instance = comp, \RF|Mux3~10 , RF|Mux3~10, dual_issue_processor, 1
instance = comp, \RF|Mux3~11 , RF|Mux3~11, dual_issue_processor, 1
instance = comp, \RF|Mux3~19 , RF|Mux3~19, dual_issue_processor, 1
instance = comp, \RF|Mux3~20 , RF|Mux3~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData1_EX_inst1[28] , ID_EX_INST1_PIPE|readData1_EX_inst1[28], dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux3~0 , Forward_A_inst1|Mux3~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux3~1 , Forward_A_inst1|Mux3~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst1|Mux3~2 , Forward_A_inst1|Mux3~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~7 , ALU_1|Mux3~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~9 , ALU_1|Mux3~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~12 , ALU_1|Mux3~12, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~4 , ALU_1|Mux3~4, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~94 , ALU_1|ShiftLeft0~94, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~96 , ALU_1|ShiftLeft0~96, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~97 , ALU_1|ShiftLeft0~97, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~5 , ALU_1|Mux3~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~6 , ALU_1|Mux3~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~11 , ALU_1|Mux3~11, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~8 , ALU_1|Mux3~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux3~10 , ALU_1|Mux3~10, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[28] , EX_MEM_INST1_PIPE|AluOutMem_inst1[28], dual_issue_processor, 1
instance = comp, \RF|Mux67~7 , RF|Mux67~7, dual_issue_processor, 1
instance = comp, \RF|Mux67~8 , RF|Mux67~8, dual_issue_processor, 1
instance = comp, \RF|Mux67~2 , RF|Mux67~2, dual_issue_processor, 1
instance = comp, \RF|Mux67~3 , RF|Mux67~3, dual_issue_processor, 1
instance = comp, \RF|Mux67~4 , RF|Mux67~4, dual_issue_processor, 1
instance = comp, \RF|Mux67~5 , RF|Mux67~5, dual_issue_processor, 1
instance = comp, \RF|Mux67~6 , RF|Mux67~6, dual_issue_processor, 1
instance = comp, \RF|Mux67~0 , RF|Mux67~0, dual_issue_processor, 1
instance = comp, \RF|Mux67~1 , RF|Mux67~1, dual_issue_processor, 1
instance = comp, \RF|Mux67~9 , RF|Mux67~9, dual_issue_processor, 1
instance = comp, \RF|Mux67~17 , RF|Mux67~17, dual_issue_processor, 1
instance = comp, \RF|Mux67~18 , RF|Mux67~18, dual_issue_processor, 1
instance = comp, \RF|Mux67~10 , RF|Mux67~10, dual_issue_processor, 1
instance = comp, \RF|Mux67~11 , RF|Mux67~11, dual_issue_processor, 1
instance = comp, \RF|Mux67~14 , RF|Mux67~14, dual_issue_processor, 1
instance = comp, \RF|Mux67~15 , RF|Mux67~15, dual_issue_processor, 1
instance = comp, \RF|Mux67~12 , RF|Mux67~12, dual_issue_processor, 1
instance = comp, \RF|Mux67~13 , RF|Mux67~13, dual_issue_processor, 1
instance = comp, \RF|Mux67~16 , RF|Mux67~16, dual_issue_processor, 1
instance = comp, \RF|Mux67~19 , RF|Mux67~19, dual_issue_processor, 1
instance = comp, \RF|Mux67~20 , RF|Mux67~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData1_EX_inst2[28] , ID_EX_INST2_PIPE|readData1_EX_inst2[28], dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux3~0 , Forward_A_inst2|Mux3~0, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux3~1 , Forward_A_inst2|Mux3~1, dual_issue_processor, 1
instance = comp, \Forward_A_inst2|Mux3~2 , Forward_A_inst2|Mux3~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux3~9 , ALU_2|Mux3~9, dual_issue_processor, 1
instance = comp, \ALU_2|Mux3~10 , ALU_2|Mux3~10, dual_issue_processor, 1
instance = comp, \ALU_2|Mux3~7 , ALU_2|Mux3~7, dual_issue_processor, 1
instance = comp, \ALU_2|Mux3~13 , ALU_2|Mux3~13, dual_issue_processor, 1
instance = comp, \ALU_2|Mux3~4 , ALU_2|Mux3~4, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~122 , ALU_2|ShiftLeft0~122, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~123 , ALU_2|ShiftLeft0~123, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~124 , ALU_2|ShiftLeft0~124, dual_issue_processor, 1
instance = comp, \ALU_2|Mux3~5 , ALU_2|Mux3~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux3~6 , ALU_2|Mux3~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux3~12 , ALU_2|Mux3~12, dual_issue_processor, 1
instance = comp, \ALU_2|Mux3~8 , ALU_2|Mux3~8, dual_issue_processor, 1
instance = comp, \ALU_2|Mux3~11 , ALU_2|Mux3~11, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[28] , EX_MEM_INST2_PIPE|AluOutMem_inst2[28], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux3~0 , WRITE_BACK_MUX_INST2|Mux3~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[28] , MEM_WB_INST2_PIPE|writeData_inst2_WB[28], dual_issue_processor, 1
instance = comp, \RF|Mux35~17 , RF|Mux35~17, dual_issue_processor, 1
instance = comp, \RF|Mux35~18 , RF|Mux35~18, dual_issue_processor, 1
instance = comp, \RF|Mux35~10 , RF|Mux35~10, dual_issue_processor, 1
instance = comp, \RF|Mux35~11 , RF|Mux35~11, dual_issue_processor, 1
instance = comp, \RF|Mux35~14 , RF|Mux35~14, dual_issue_processor, 1
instance = comp, \RF|Mux35~15 , RF|Mux35~15, dual_issue_processor, 1
instance = comp, \RF|Mux35~12 , RF|Mux35~12, dual_issue_processor, 1
instance = comp, \RF|Mux35~13 , RF|Mux35~13, dual_issue_processor, 1
instance = comp, \RF|Mux35~16 , RF|Mux35~16, dual_issue_processor, 1
instance = comp, \RF|Mux35~19 , RF|Mux35~19, dual_issue_processor, 1
instance = comp, \RF|Mux35~0 , RF|Mux35~0, dual_issue_processor, 1
instance = comp, \RF|Mux35~1 , RF|Mux35~1, dual_issue_processor, 1
instance = comp, \RF|Mux35~4 , RF|Mux35~4, dual_issue_processor, 1
instance = comp, \RF|Mux35~5 , RF|Mux35~5, dual_issue_processor, 1
instance = comp, \RF|Mux35~2 , RF|Mux35~2, dual_issue_processor, 1
instance = comp, \RF|Mux35~3 , RF|Mux35~3, dual_issue_processor, 1
instance = comp, \RF|Mux35~6 , RF|Mux35~6, dual_issue_processor, 1
instance = comp, \RF|Mux35~7 , RF|Mux35~7, dual_issue_processor, 1
instance = comp, \RF|Mux35~8 , RF|Mux35~8, dual_issue_processor, 1
instance = comp, \RF|Mux35~9 , RF|Mux35~9, dual_issue_processor, 1
instance = comp, \RF|Mux35~20 , RF|Mux35~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[28] , ID_EX_INST1_PIPE|readData2_EX_inst1[28], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux3~0 , Forward_B_inst1|Mux3~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux3~1 , Forward_B_inst1|Mux3~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux3~2 , Forward_B_inst1|Mux3~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[28]~feeder , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[28]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[28] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[28], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux0~0 , WRITE_BACK_MUX_INST2|Mux0~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[31] , MEM_WB_INST2_PIPE|writeData_inst2_WB[31], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux0~2 , Forward_B_inst2|Mux0~2, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[31]~61 , Final_Alu_inst2_B_Src|out[31]~61, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~151 , ALU_2|ShiftRight0~151, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~137 , ALU_2|ShiftRight0~137, dual_issue_processor, 1
instance = comp, \ALU_2|Mux8~7 , ALU_2|Mux8~7, dual_issue_processor, 1
instance = comp, \ALU_2|Mux8~3 , ALU_2|Mux8~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux8~4 , ALU_2|Mux8~4, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~102 , ALU_2|ShiftLeft0~102, dual_issue_processor, 1
instance = comp, \ALU_2|Mux8~10 , ALU_2|Mux8~10, dual_issue_processor, 1
instance = comp, \ALU_2|Mux8~5 , ALU_2|Mux8~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux8~6 , ALU_2|Mux8~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux8~8 , ALU_2|Mux8~8, dual_issue_processor, 1
instance = comp, \ALU_2|Mux8~9 , ALU_2|Mux8~9, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[23] , EX_MEM_INST2_PIPE|AluOutMem_inst2[23], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux8~0 , WRITE_BACK_MUX_INST2|Mux8~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[23] , MEM_WB_INST2_PIPE|writeData_inst2_WB[23], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux8~2 , Forward_B_inst2|Mux8~2, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~40 , ALU_2|ShiftRight0~40, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~97 , ALU_2|ShiftRight0~97, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~131 , ALU_2|ShiftRight0~131, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~149 , ALU_2|ShiftRight0~149, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~132 , ALU_2|ShiftRight0~132, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~148 , ALU_2|ShiftRight0~148, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~129 , ALU_2|ShiftRight0~129, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~128 , ALU_2|ShiftRight0~128, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~130 , ALU_2|ShiftRight0~130, dual_issue_processor, 1
instance = comp, \ALU_2|Mux25~0 , ALU_2|Mux25~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux25~4 , ALU_2|Mux25~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux25~1 , ALU_2|Mux25~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux25~2 , ALU_2|Mux25~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux25~3 , ALU_2|Mux25~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux25~5 , ALU_2|Mux25~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux25~6 , ALU_2|Mux25~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[6] , EX_MEM_INST2_PIPE|AluOutMem_inst2[6], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcPlus2_D[6] , FETCH_DECODE1_PIPE|pcPlus2_D[6], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX~6 , ID_EX_INST1_PIPE|pcPlus2_EX~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcPlus2_EX[6] , ID_EX_INST1_PIPE|pcPlus2_EX[6], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem~6 , EX_MEM_INST2_PIPE|pcPlus2_Mem~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcPlus2_Mem[6] , EX_MEM_INST2_PIPE|pcPlus2_Mem[6], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux25~0 , WRITE_BACK_MUX_INST2|Mux25~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux25~1 , WRITE_BACK_MUX_INST2|Mux25~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[6] , MEM_WB_INST2_PIPE|writeData_inst2_WB[6], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[6]~34 , Final_Alu_inst1_B_Src|out[6]~34, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[6]~35 , Final_Alu_inst1_B_Src|out[6]~35, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~121 , ALU_1|ShiftRight0~121, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~120 , ALU_1|ShiftRight0~120, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~122 , ALU_1|ShiftRight0~122, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~123 , ALU_1|ShiftRight0~123, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~1 , ALU_1|Mux28~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~5 , ALU_1|Mux28~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~2 , ALU_1|Mux28~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~3 , ALU_1|Mux28~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~4 , ALU_1|Mux28~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~6 , ALU_1|Mux28~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~7 , ALU_1|Mux28~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux28~8 , ALU_1|Mux28~8, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[3] , EX_MEM_INST1_PIPE|AluOutMem_inst1[3], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux29~1 , WRITE_BACK_MUX_INST1|Mux29~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[2] , MEM_WB_INST1_PIPE|writeData_inst1_WB[2], dual_issue_processor, 1
instance = comp, \RF|Mux61~17 , RF|Mux61~17, dual_issue_processor, 1
instance = comp, \RF|Mux61~18 , RF|Mux61~18, dual_issue_processor, 1
instance = comp, \RF|Mux61~10 , RF|Mux61~10, dual_issue_processor, 1
instance = comp, \RF|Mux61~11 , RF|Mux61~11, dual_issue_processor, 1
instance = comp, \RF|Mux61~12 , RF|Mux61~12, dual_issue_processor, 1
instance = comp, \RF|Mux61~13 , RF|Mux61~13, dual_issue_processor, 1
instance = comp, \RF|Mux61~14 , RF|Mux61~14, dual_issue_processor, 1
instance = comp, \RF|Mux61~15 , RF|Mux61~15, dual_issue_processor, 1
instance = comp, \RF|Mux61~16 , RF|Mux61~16, dual_issue_processor, 1
instance = comp, \RF|Mux61~19 , RF|Mux61~19, dual_issue_processor, 1
instance = comp, \RF|Mux61~0 , RF|Mux61~0, dual_issue_processor, 1
instance = comp, \RF|Mux61~1 , RF|Mux61~1, dual_issue_processor, 1
instance = comp, \RF|Mux61~7 , RF|Mux61~7, dual_issue_processor, 1
instance = comp, \RF|Mux61~8 , RF|Mux61~8, dual_issue_processor, 1
instance = comp, \RF|Mux61~2 , RF|Mux61~2, dual_issue_processor, 1
instance = comp, \RF|Mux61~3 , RF|Mux61~3, dual_issue_processor, 1
instance = comp, \RF|Mux61~4 , RF|Mux61~4, dual_issue_processor, 1
instance = comp, \RF|Mux61~5 , RF|Mux61~5, dual_issue_processor, 1
instance = comp, \RF|Mux61~6 , RF|Mux61~6, dual_issue_processor, 1
instance = comp, \RF|Mux61~9 , RF|Mux61~9, dual_issue_processor, 1
instance = comp, \RF|Mux61~20 , RF|Mux61~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[2] , ID_EX_INST1_PIPE|readData2_EX_inst1[2], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux29~0 , Forward_B_inst1|Mux29~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux29~1 , Forward_B_inst1|Mux29~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1~8 , ID_EX_INST1_PIPE|Imm_EX_inst1~8, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|Imm_EX_inst1[2] , ID_EX_INST1_PIPE|Imm_EX_inst1[2], dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[2]~26 , Final_Alu_inst1_B_Src|out[2]~26, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[2]~27 , Final_Alu_inst1_B_Src|out[2]~27, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~37_RESYN2042 , ALU_1|ShiftLeft0~37_RESYN2042, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~37 , ALU_1|ShiftLeft0~37, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~3 , ALU_1|Mux29~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~4 , ALU_1|Mux29~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~1 , ALU_1|Mux29~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~2 , ALU_1|Mux29~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~5 , ALU_1|Mux29~5, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~124 , ALU_1|ShiftRight0~124, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~125 , ALU_1|ShiftRight0~125, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~126 , ALU_1|ShiftRight0~126, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~127 , ALU_1|ShiftRight0~127, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~0 , ALU_1|Mux29~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux29~6 , ALU_1|Mux29~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[2] , EX_MEM_INST1_PIPE|AluOutMem_inst1[2], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux30~1 , WRITE_BACK_MUX_INST1|Mux30~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[1] , MEM_WB_INST1_PIPE|writeData_inst1_WB[1], dual_issue_processor, 1
instance = comp, \RF|Mux62~7 , RF|Mux62~7, dual_issue_processor, 1
instance = comp, \RF|Mux62~8 , RF|Mux62~8, dual_issue_processor, 1
instance = comp, \RF|Mux62~0 , RF|Mux62~0, dual_issue_processor, 1
instance = comp, \RF|Mux62~1 , RF|Mux62~1, dual_issue_processor, 1
instance = comp, \RF|Mux62~4 , RF|Mux62~4, dual_issue_processor, 1
instance = comp, \RF|Mux62~5 , RF|Mux62~5, dual_issue_processor, 1
instance = comp, \RF|Mux62~2 , RF|Mux62~2, dual_issue_processor, 1
instance = comp, \RF|Mux62~3 , RF|Mux62~3, dual_issue_processor, 1
instance = comp, \RF|Mux62~6 , RF|Mux62~6, dual_issue_processor, 1
instance = comp, \RF|Mux62~9 , RF|Mux62~9, dual_issue_processor, 1
instance = comp, \RF|Mux62~10 , RF|Mux62~10, dual_issue_processor, 1
instance = comp, \RF|Mux62~11 , RF|Mux62~11, dual_issue_processor, 1
instance = comp, \RF|Mux62~14 , RF|Mux62~14, dual_issue_processor, 1
instance = comp, \RF|Mux62~15 , RF|Mux62~15, dual_issue_processor, 1
instance = comp, \RF|Mux62~12 , RF|Mux62~12, dual_issue_processor, 1
instance = comp, \RF|Mux62~13 , RF|Mux62~13, dual_issue_processor, 1
instance = comp, \RF|Mux62~16 , RF|Mux62~16, dual_issue_processor, 1
instance = comp, \RF|Mux62~17 , RF|Mux62~17, dual_issue_processor, 1
instance = comp, \RF|Mux62~18 , RF|Mux62~18, dual_issue_processor, 1
instance = comp, \RF|Mux62~19 , RF|Mux62~19, dual_issue_processor, 1
instance = comp, \RF|Mux62~20 , RF|Mux62~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[1] , ID_EX_INST1_PIPE|readData2_EX_inst1[1], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux30~0 , Forward_B_inst1|Mux30~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux30~1 , Forward_B_inst1|Mux30~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux30~2 , Forward_B_inst1|Mux30~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~3 , ALU_1|Mux30~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~4 , ALU_1|Mux30~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~5 , ALU_1|Mux30~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~1 , ALU_1|Mux30~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~2 , ALU_1|Mux30~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~6 , ALU_1|Mux30~6, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~128 , ALU_1|ShiftRight0~128, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~129 , ALU_1|ShiftRight0~129, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~130 , ALU_1|ShiftRight0~130, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftRight0~131 , ALU_1|ShiftRight0~131, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~0 , ALU_1|Mux30~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux30~7 , ALU_1|Mux30~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[1] , EX_MEM_INST1_PIPE|AluOutMem_inst1[1], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux31~1 , WRITE_BACK_MUX_INST1|Mux31~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[0] , MEM_WB_INST1_PIPE|writeData_inst1_WB[0], dual_issue_processor, 1
instance = comp, \RF|registers[23][0]~28 , RF|registers[23][0]~28, dual_issue_processor, 1
instance = comp, \RF|registers[23][0] , RF|registers[23][0], dual_issue_processor, 1
instance = comp, \RF|Mux63~7 , RF|Mux63~7, dual_issue_processor, 1
instance = comp, \RF|Mux63~8 , RF|Mux63~8, dual_issue_processor, 1
instance = comp, \RF|Mux63~4 , RF|Mux63~4, dual_issue_processor, 1
instance = comp, \RF|Mux63~5 , RF|Mux63~5, dual_issue_processor, 1
instance = comp, \RF|Mux63~2 , RF|Mux63~2, dual_issue_processor, 1
instance = comp, \RF|Mux63~3 , RF|Mux63~3, dual_issue_processor, 1
instance = comp, \RF|Mux63~6 , RF|Mux63~6, dual_issue_processor, 1
instance = comp, \RF|Mux63~0 , RF|Mux63~0, dual_issue_processor, 1
instance = comp, \RF|Mux63~1 , RF|Mux63~1, dual_issue_processor, 1
instance = comp, \RF|Mux63~9 , RF|Mux63~9, dual_issue_processor, 1
instance = comp, \RF|Mux63~10 , RF|Mux63~10, dual_issue_processor, 1
instance = comp, \RF|Mux63~11 , RF|Mux63~11, dual_issue_processor, 1
instance = comp, \RF|Mux63~14 , RF|Mux63~14, dual_issue_processor, 1
instance = comp, \RF|Mux63~15 , RF|Mux63~15, dual_issue_processor, 1
instance = comp, \RF|Mux63~12 , RF|Mux63~12, dual_issue_processor, 1
instance = comp, \RF|Mux63~13 , RF|Mux63~13, dual_issue_processor, 1
instance = comp, \RF|Mux63~16 , RF|Mux63~16, dual_issue_processor, 1
instance = comp, \RF|Mux63~17 , RF|Mux63~17, dual_issue_processor, 1
instance = comp, \RF|Mux63~18 , RF|Mux63~18, dual_issue_processor, 1
instance = comp, \RF|Mux63~19 , RF|Mux63~19, dual_issue_processor, 1
instance = comp, \RF|Mux63~20 , RF|Mux63~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[0] , ID_EX_INST1_PIPE|readData2_EX_inst1[0], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux31~0 , Forward_B_inst1|Mux31~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux31~1 , Forward_B_inst1|Mux31~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst1_B_Src|out[0]~23 , Final_Alu_inst1_B_Src|out[0]~23, dual_issue_processor, 1
instance = comp, \ALU_1|ShiftLeft0~131 , ALU_1|ShiftLeft0~131, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~1 , ALU_1|LessThan0~1, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~3 , ALU_1|LessThan0~3, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~5 , ALU_1|LessThan0~5, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~7 , ALU_1|LessThan0~7, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~9 , ALU_1|LessThan0~9, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~11 , ALU_1|LessThan0~11, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~13 , ALU_1|LessThan0~13, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~15 , ALU_1|LessThan0~15, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~17 , ALU_1|LessThan0~17, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~19 , ALU_1|LessThan0~19, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~21 , ALU_1|LessThan0~21, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~23 , ALU_1|LessThan0~23, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~25 , ALU_1|LessThan0~25, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~27 , ALU_1|LessThan0~27, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~29 , ALU_1|LessThan0~29, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~31 , ALU_1|LessThan0~31, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~33 , ALU_1|LessThan0~33, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~35 , ALU_1|LessThan0~35, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~37 , ALU_1|LessThan0~37, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~39 , ALU_1|LessThan0~39, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~41 , ALU_1|LessThan0~41, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~43 , ALU_1|LessThan0~43, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~45 , ALU_1|LessThan0~45, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~47 , ALU_1|LessThan0~47, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~49 , ALU_1|LessThan0~49, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~51 , ALU_1|LessThan0~51, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~53 , ALU_1|LessThan0~53, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~55 , ALU_1|LessThan0~55, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~57 , ALU_1|LessThan0~57, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~59 , ALU_1|LessThan0~59, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~61 , ALU_1|LessThan0~61, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan0~62 , ALU_1|LessThan0~62, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~9 , ALU_1|Mux31~9, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~10 , ALU_1|Mux31~10, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~1 , ALU_1|LessThan1~1, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~3 , ALU_1|LessThan1~3, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~5 , ALU_1|LessThan1~5, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~7 , ALU_1|LessThan1~7, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~9 , ALU_1|LessThan1~9, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~11 , ALU_1|LessThan1~11, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~13 , ALU_1|LessThan1~13, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~15 , ALU_1|LessThan1~15, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~17 , ALU_1|LessThan1~17, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~19 , ALU_1|LessThan1~19, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~21 , ALU_1|LessThan1~21, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~23 , ALU_1|LessThan1~23, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~25 , ALU_1|LessThan1~25, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~27 , ALU_1|LessThan1~27, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~29 , ALU_1|LessThan1~29, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~31 , ALU_1|LessThan1~31, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~33 , ALU_1|LessThan1~33, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~35 , ALU_1|LessThan1~35, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~37 , ALU_1|LessThan1~37, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~39 , ALU_1|LessThan1~39, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~41 , ALU_1|LessThan1~41, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~43 , ALU_1|LessThan1~43, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~45 , ALU_1|LessThan1~45, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~47 , ALU_1|LessThan1~47, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~49 , ALU_1|LessThan1~49, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~51 , ALU_1|LessThan1~51, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~53 , ALU_1|LessThan1~53, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~55 , ALU_1|LessThan1~55, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~57 , ALU_1|LessThan1~57, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~59 , ALU_1|LessThan1~59, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~61 , ALU_1|LessThan1~61, dual_issue_processor, 1
instance = comp, \ALU_1|LessThan1~62 , ALU_1|LessThan1~62, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~1 , ALU_1|Mux31~1, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~0 , ALU_1|Mux31~0, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~2 , ALU_1|Mux31~2, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~3 , ALU_1|Mux31~3, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~4 , ALU_1|Mux31~4, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~5 , ALU_1|Mux31~5, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~6 , ALU_1|Mux31~6, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~7 , ALU_1|Mux31~7, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~8 , ALU_1|Mux31~8, dual_issue_processor, 1
instance = comp, \ALU_1|Mux31~11 , ALU_1|Mux31~11, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|AluOutMem_inst1[0] , EX_MEM_INST1_PIPE|AluOutMem_inst1[0], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST1|Mux16~0 , WRITE_BACK_MUX_INST1|Mux16~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST1_PIPE|writeData_inst1_WB[15] , MEM_WB_INST1_PIPE|writeData_inst1_WB[15], dual_issue_processor, 1
instance = comp, \RF|Mux112~14 , RF|Mux112~14, dual_issue_processor, 1
instance = comp, \RF|Mux112~15 , RF|Mux112~15, dual_issue_processor, 1
instance = comp, \RF|Mux112~12 , RF|Mux112~12, dual_issue_processor, 1
instance = comp, \RF|Mux112~13 , RF|Mux112~13, dual_issue_processor, 1
instance = comp, \RF|Mux112~16 , RF|Mux112~16, dual_issue_processor, 1
instance = comp, \RF|Mux112~10 , RF|Mux112~10, dual_issue_processor, 1
instance = comp, \RF|Mux112~11 , RF|Mux112~11, dual_issue_processor, 1
instance = comp, \RF|Mux112~17 , RF|Mux112~17, dual_issue_processor, 1
instance = comp, \RF|Mux112~18 , RF|Mux112~18, dual_issue_processor, 1
instance = comp, \RF|Mux112~19 , RF|Mux112~19, dual_issue_processor, 1
instance = comp, \RF|Mux112~7 , RF|Mux112~7, dual_issue_processor, 1
instance = comp, \RF|Mux112~8 , RF|Mux112~8, dual_issue_processor, 1
instance = comp, \RF|Mux112~0 , RF|Mux112~0, dual_issue_processor, 1
instance = comp, \RF|Mux112~1 , RF|Mux112~1, dual_issue_processor, 1
instance = comp, \RF|Mux112~4 , RF|Mux112~4, dual_issue_processor, 1
instance = comp, \RF|Mux112~5 , RF|Mux112~5, dual_issue_processor, 1
instance = comp, \RF|Mux112~2 , RF|Mux112~2, dual_issue_processor, 1
instance = comp, \RF|Mux112~3 , RF|Mux112~3, dual_issue_processor, 1
instance = comp, \RF|Mux112~6 , RF|Mux112~6, dual_issue_processor, 1
instance = comp, \RF|Mux112~9 , RF|Mux112~9, dual_issue_processor, 1
instance = comp, \RF|Mux112~20 , RF|Mux112~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|readData2_EX_inst2[15] , ID_EX_INST2_PIPE|readData2_EX_inst2[15], dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux16~0 , Forward_B_inst2|Mux16~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst2|Mux16~1 , Forward_B_inst2|Mux16~1, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[15]~28_RESYN2022 , Final_Alu_inst2_B_Src|out[15]~28_RESYN2022, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[15]~28 , Final_Alu_inst2_B_Src|out[15]~28, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~48 , ALU_2|ShiftRight0~48, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~50 , ALU_2|ShiftRight0~50, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftRight0~54 , ALU_2|ShiftRight0~54, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~1 , ALU_2|Mux31~1, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~0 , ALU_2|Mux31~0, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~2 , ALU_2|Mux31~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~3 , ALU_2|Mux31~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~4 , ALU_2|Mux31~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~5 , ALU_2|Mux31~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~6 , ALU_2|Mux31~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~7 , ALU_2|Mux31~7, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~1 , ALU_2|LessThan1~1, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~3 , ALU_2|LessThan1~3, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~5 , ALU_2|LessThan1~5, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~7 , ALU_2|LessThan1~7, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~9 , ALU_2|LessThan1~9, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~11 , ALU_2|LessThan1~11, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~13 , ALU_2|LessThan1~13, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~15 , ALU_2|LessThan1~15, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~17 , ALU_2|LessThan1~17, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~19 , ALU_2|LessThan1~19, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~21 , ALU_2|LessThan1~21, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~23 , ALU_2|LessThan1~23, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~25 , ALU_2|LessThan1~25, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~27 , ALU_2|LessThan1~27, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~29 , ALU_2|LessThan1~29, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~31 , ALU_2|LessThan1~31, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~33 , ALU_2|LessThan1~33, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~35 , ALU_2|LessThan1~35, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~37 , ALU_2|LessThan1~37, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~39 , ALU_2|LessThan1~39, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~41 , ALU_2|LessThan1~41, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~43 , ALU_2|LessThan1~43, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~45 , ALU_2|LessThan1~45, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~47 , ALU_2|LessThan1~47, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~49 , ALU_2|LessThan1~49, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~51 , ALU_2|LessThan1~51, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~53 , ALU_2|LessThan1~53, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~55 , ALU_2|LessThan1~55, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~57 , ALU_2|LessThan1~57, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~59 , ALU_2|LessThan1~59, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~61 , ALU_2|LessThan1~61, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan1~62 , ALU_2|LessThan1~62, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~8 , ALU_2|Mux31~8, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~11 , ALU_2|ShiftLeft0~11, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~1 , ALU_2|LessThan0~1, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~3 , ALU_2|LessThan0~3, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~5 , ALU_2|LessThan0~5, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~7 , ALU_2|LessThan0~7, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~9 , ALU_2|LessThan0~9, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~11 , ALU_2|LessThan0~11, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~13 , ALU_2|LessThan0~13, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~15 , ALU_2|LessThan0~15, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~17 , ALU_2|LessThan0~17, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~19 , ALU_2|LessThan0~19, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~21 , ALU_2|LessThan0~21, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~23 , ALU_2|LessThan0~23, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~25 , ALU_2|LessThan0~25, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~27 , ALU_2|LessThan0~27, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~29 , ALU_2|LessThan0~29, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~31 , ALU_2|LessThan0~31, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~33 , ALU_2|LessThan0~33, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~35 , ALU_2|LessThan0~35, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~37 , ALU_2|LessThan0~37, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~39 , ALU_2|LessThan0~39, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~41 , ALU_2|LessThan0~41, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~43 , ALU_2|LessThan0~43, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~45 , ALU_2|LessThan0~45, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~47 , ALU_2|LessThan0~47, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~49 , ALU_2|LessThan0~49, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~51 , ALU_2|LessThan0~51, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~53 , ALU_2|LessThan0~53, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~55 , ALU_2|LessThan0~55, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~57 , ALU_2|LessThan0~57, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~59 , ALU_2|LessThan0~59, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~61 , ALU_2|LessThan0~61, dual_issue_processor, 1
instance = comp, \ALU_2|LessThan0~62 , ALU_2|LessThan0~62, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~9 , ALU_2|Mux31~9, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~10 , ALU_2|Mux31~10, dual_issue_processor, 1
instance = comp, \ALU_2|Mux31~11 , ALU_2|Mux31~11, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[0] , EX_MEM_INST2_PIPE|AluOutMem_inst2[0], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux31~0 , WRITE_BACK_MUX_INST2|Mux31~0, dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux31~1 , WRITE_BACK_MUX_INST2|Mux31~1, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[0] , MEM_WB_INST2_PIPE|writeData_inst2_WB[0], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[0]~59 , Final_Alu_inst2_B_Src|out[0]~59, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~10 , ALU_2|ShiftLeft0~10, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~21 , ALU_2|ShiftLeft0~21, dual_issue_processor, 1
instance = comp, \ALU_2|ShiftLeft0~53 , ALU_2|ShiftLeft0~53, dual_issue_processor, 1
instance = comp, \ALU_2|Mux19~4 , ALU_2|Mux19~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux19~5 , ALU_2|Mux19~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux19~6 , ALU_2|Mux19~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux19~7 , ALU_2|Mux19~7, dual_issue_processor, 1
instance = comp, \ALU_2|Mux19~8 , ALU_2|Mux19~8, dual_issue_processor, 1
instance = comp, \ALU_2|Mux19~9 , ALU_2|Mux19~9, dual_issue_processor, 1
instance = comp, \ALU_2|Mux19~11 , ALU_2|Mux19~11, dual_issue_processor, 1
instance = comp, \ALU_2|Mux19~10 , ALU_2|Mux19~10, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[12] , EX_MEM_INST2_PIPE|AluOutMem_inst2[12], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux19~0 , WRITE_BACK_MUX_INST2|Mux19~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[12] , MEM_WB_INST2_PIPE|writeData_inst2_WB[12], dual_issue_processor, 1
instance = comp, \RF|Mux51~10 , RF|Mux51~10, dual_issue_processor, 1
instance = comp, \RF|Mux51~11 , RF|Mux51~11, dual_issue_processor, 1
instance = comp, \RF|Mux51~12 , RF|Mux51~12, dual_issue_processor, 1
instance = comp, \RF|Mux51~13 , RF|Mux51~13, dual_issue_processor, 1
instance = comp, \RF|Mux51~14 , RF|Mux51~14, dual_issue_processor, 1
instance = comp, \RF|Mux51~15 , RF|Mux51~15, dual_issue_processor, 1
instance = comp, \RF|Mux51~16 , RF|Mux51~16, dual_issue_processor, 1
instance = comp, \RF|Mux51~17 , RF|Mux51~17, dual_issue_processor, 1
instance = comp, \RF|Mux51~18 , RF|Mux51~18, dual_issue_processor, 1
instance = comp, \RF|Mux51~19 , RF|Mux51~19, dual_issue_processor, 1
instance = comp, \RF|Mux51~7 , RF|Mux51~7, dual_issue_processor, 1
instance = comp, \RF|Mux51~8 , RF|Mux51~8, dual_issue_processor, 1
instance = comp, \RF|Mux51~0 , RF|Mux51~0, dual_issue_processor, 1
instance = comp, \RF|Mux51~1 , RF|Mux51~1, dual_issue_processor, 1
instance = comp, \RF|Mux51~2 , RF|Mux51~2, dual_issue_processor, 1
instance = comp, \RF|Mux51~3 , RF|Mux51~3, dual_issue_processor, 1
instance = comp, \RF|Mux51~4 , RF|Mux51~4, dual_issue_processor, 1
instance = comp, \RF|Mux51~5 , RF|Mux51~5, dual_issue_processor, 1
instance = comp, \RF|Mux51~6 , RF|Mux51~6, dual_issue_processor, 1
instance = comp, \RF|Mux51~9 , RF|Mux51~9, dual_issue_processor, 1
instance = comp, \RF|Mux51~20 , RF|Mux51~20, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|readData2_EX_inst1[12] , ID_EX_INST1_PIPE|readData2_EX_inst1[12], dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux19~0 , Forward_B_inst1|Mux19~0, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux19~1 , Forward_B_inst1|Mux19~1, dual_issue_processor, 1
instance = comp, \Forward_B_inst1|Mux19~2 , Forward_B_inst1|Mux19~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|ReadData2Mem_inst1[12] , EX_MEM_INST1_PIPE|ReadData2Mem_inst1[12], dual_issue_processor, 1
instance = comp, \WRITE_BACK_MUX_INST2|Mux17~0 , WRITE_BACK_MUX_INST2|Mux17~0, dual_issue_processor, 1
instance = comp, \MEM_WB_INST2_PIPE|writeData_inst2_WB[14] , MEM_WB_INST2_PIPE|writeData_inst2_WB[14], dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[14]~30_RESYN2024 , Final_Alu_inst2_B_Src|out[14]~30_RESYN2024, dual_issue_processor, 1
instance = comp, \Final_Alu_inst2_B_Src|out[14]~30 , Final_Alu_inst2_B_Src|out[14]~30, dual_issue_processor, 1
instance = comp, \ALU_2|Mux17~2 , ALU_2|Mux17~2, dual_issue_processor, 1
instance = comp, \ALU_2|Mux17~3 , ALU_2|Mux17~3, dual_issue_processor, 1
instance = comp, \ALU_2|Mux17~4 , ALU_2|Mux17~4, dual_issue_processor, 1
instance = comp, \ALU_2|Mux17~5 , ALU_2|Mux17~5, dual_issue_processor, 1
instance = comp, \ALU_2|Mux17~6 , ALU_2|Mux17~6, dual_issue_processor, 1
instance = comp, \ALU_2|Mux17~7 , ALU_2|Mux17~7, dual_issue_processor, 1
instance = comp, \ALU_2|Mux17~9 , ALU_2|Mux17~9, dual_issue_processor, 1
instance = comp, \ALU_2|Mux17~8 , ALU_2|Mux17~8, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|AluOutMem_inst2[14] , EX_MEM_INST2_PIPE|AluOutMem_inst2[14], dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~7_RESYN2056 , branch_unit_inst1|Equal0~7_RESYN2056, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~7_RESYN2058 , branch_unit_inst1|Equal0~7_RESYN2058, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~7 , branch_unit_inst1|Equal0~7, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~5_RESYN2048 , branch_unit_inst1|Equal0~5_RESYN2048, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~5_RESYN2050 , branch_unit_inst1|Equal0~5_RESYN2050, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~5 , branch_unit_inst1|Equal0~5, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~6_RESYN2052 , branch_unit_inst1|Equal0~6_RESYN2052, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~6_RESYN2054 , branch_unit_inst1|Equal0~6_RESYN2054, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~6 , branch_unit_inst1|Equal0~6, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~4_RESYN2044 , branch_unit_inst1|Equal0~4_RESYN2044, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~4_RESYN2046 , branch_unit_inst1|Equal0~4_RESYN2046, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~4 , branch_unit_inst1|Equal0~4, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~21 , branch_unit_inst1|Equal0~21, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~22 , branch_unit_inst1|Equal0~22, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~9_RESYN2064 , branch_unit_inst1|Equal0~9_RESYN2064, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~9_RESYN2066 , branch_unit_inst1|Equal0~9_RESYN2066, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~9 , branch_unit_inst1|Equal0~9, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~8_RESYN2060 , branch_unit_inst1|Equal0~8_RESYN2060, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~8_RESYN2062 , branch_unit_inst1|Equal0~8_RESYN2062, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~8 , branch_unit_inst1|Equal0~8, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~10_RESYN2068 , branch_unit_inst1|Equal0~10_RESYN2068, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~10_RESYN2070 , branch_unit_inst1|Equal0~10_RESYN2070, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~10 , branch_unit_inst1|Equal0~10, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~11_RESYN2072 , branch_unit_inst1|Equal0~11_RESYN2072, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~11_RESYN2074 , branch_unit_inst1|Equal0~11_RESYN2074, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~11 , branch_unit_inst1|Equal0~11, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~19 , branch_unit_inst1|Equal0~19, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~20 , branch_unit_inst1|Equal0~20, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~15_RESYN2088 , branch_unit_inst1|Equal0~15_RESYN2088, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~15_RESYN2090 , branch_unit_inst1|Equal0~15_RESYN2090, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~15 , branch_unit_inst1|Equal0~15, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~14_RESYN2084 , branch_unit_inst1|Equal0~14_RESYN2084, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~14_RESYN2086 , branch_unit_inst1|Equal0~14_RESYN2086, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~14 , branch_unit_inst1|Equal0~14, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~13_RESYN2080 , branch_unit_inst1|Equal0~13_RESYN2080, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~13_RESYN2082 , branch_unit_inst1|Equal0~13_RESYN2082, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~13 , branch_unit_inst1|Equal0~13, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~12_RESYN2076 , branch_unit_inst1|Equal0~12_RESYN2076, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~12_RESYN2078 , branch_unit_inst1|Equal0~12_RESYN2078, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~12 , branch_unit_inst1|Equal0~12, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~17 , branch_unit_inst1|Equal0~17, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~18 , branch_unit_inst1|Equal0~18, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~24_RESYN2654 , branch_unit_inst1|Equal0~24_RESYN2654, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~24_RESYN2660 , branch_unit_inst1|Equal0~24_RESYN2660, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~24_RESYN2662 , branch_unit_inst1|Equal0~24_RESYN2662, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~24_RESYN2658 , branch_unit_inst1|Equal0~24_RESYN2658, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~24_RESYN2664 , branch_unit_inst1|Equal0~24_RESYN2664, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~24 , branch_unit_inst1|Equal0~24, dual_issue_processor, 1
instance = comp, \branch_unit_inst1|Equal0~16 , branch_unit_inst1|Equal0~16, dual_issue_processor, 1
instance = comp, \branchAnd_1|out , branchAnd_1|out, dual_issue_processor, 1
instance = comp, \next_addr[7]~90 , next_addr[7]~90, dual_issue_processor, 1
instance = comp, \mcu2|branchF~0 , mcu2|branchF~0, dual_issue_processor, 1
instance = comp, \next_addr[0]~38 , next_addr[0]~38, dual_issue_processor, 1
instance = comp, \next_addr[7]~97_RESYN2526 , next_addr[7]~97_RESYN2526, dual_issue_processor, 1
instance = comp, \next_addr[0]~22 , next_addr[0]~22, dual_issue_processor, 1
instance = comp, \next_addr[7]~92 , next_addr[7]~92, dual_issue_processor, 1
instance = comp, \CU_inst1|JUMP~1 , CU_inst1|JUMP~1, dual_issue_processor, 1
instance = comp, \next_addr[7]~93 , next_addr[7]~93, dual_issue_processor, 1
instance = comp, \next_addr[7]~97_RESYN2520 , next_addr[7]~97_RESYN2520, dual_issue_processor, 1
instance = comp, \next_addr[7]~97_RESYN2522 , next_addr[7]~97_RESYN2522, dual_issue_processor, 1
instance = comp, \next_addr[7]~97 , next_addr[7]~97, dual_issue_processor, 1
instance = comp, \next_addr[7]~98 , next_addr[7]~98, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~14 , FETCH_DECODE1_PIPE|inst2_Decode~14, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[27] , FETCH_DECODE1_PIPE|inst2_Decode[27], dual_issue_processor, 1
instance = comp, \CU_inst2|JUMP~1 , CU_inst2|JUMP~1, dual_issue_processor, 1
instance = comp, \next_addr[5]~102 , next_addr[5]~102, dual_issue_processor, 1
instance = comp, \BTA_inst1|out[0]~0 , BTA_inst1|out[0]~0, dual_issue_processor, 1
instance = comp, \BTA_inst1|out[1]~2 , BTA_inst1|out[1]~2, dual_issue_processor, 1
instance = comp, \BTA_inst1|out[2]~4 , BTA_inst1|out[2]~4, dual_issue_processor, 1
instance = comp, \BTA_inst1|out[3]~6 , BTA_inst1|out[3]~6, dual_issue_processor, 1
instance = comp, \BTA_inst1|out[4]~8 , BTA_inst1|out[4]~8, dual_issue_processor, 1
instance = comp, \BTA_inst1|out[5]~10 , BTA_inst1|out[5]~10, dual_issue_processor, 1
instance = comp, \next_addr[5]~73 , next_addr[5]~73, dual_issue_processor, 1
instance = comp, \next_addr[5]~77 , next_addr[5]~77, dual_issue_processor, 1
instance = comp, \next_addr[5]~78 , next_addr[5]~78, dual_issue_processor, 1
instance = comp, \next_addr[5]~103 , next_addr[5]~103, dual_issue_processor, 1
instance = comp, \next_addr[5]~76_RESYN2644 , next_addr[5]~76_RESYN2644, dual_issue_processor, 1
instance = comp, \next_addr[5]~76 , next_addr[5]~76, dual_issue_processor, 1
instance = comp, \next_addr[5]~79 , next_addr[5]~79, dual_issue_processor, 1
instance = comp, \next_addr[1]~29 , next_addr[1]~29, dual_issue_processor, 1
instance = comp, \next_addr[5]~75_RESYN2508 , next_addr[5]~75_RESYN2508, dual_issue_processor, 1
instance = comp, \Add1~8 , Add1~8, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~5 , FETCH_DECODE1_PIPE|pcBranchD_inst2~5, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[5] , FETCH_DECODE1_PIPE|pcBranchD_inst2[5], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~5 , FETCH_DECODE1_PIPE|pcBranchD~5, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[5] , FETCH_DECODE1_PIPE|pcBranchD[5], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~5 , ID_EX_INST1_PIPE|pcBranch_EX~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[5] , ID_EX_INST1_PIPE|pcBranch_EX[5], dual_issue_processor, 1
instance = comp, \next_addr[5]~75_RESYN2504 , next_addr[5]~75_RESYN2504, dual_issue_processor, 1
instance = comp, \next_addr[5]~75_RESYN2506 , next_addr[5]~75_RESYN2506, dual_issue_processor, 1
instance = comp, \next_addr[5]~75 , next_addr[5]~75, dual_issue_processor, 1
instance = comp, \next_addr[5]~80 , next_addr[5]~80, dual_issue_processor, 1
instance = comp, \PC[5]~4 , PC[5]~4, dual_issue_processor, 1
instance = comp, \PC[5]~reg0 , PC[5]~reg0, dual_issue_processor, 1
instance = comp, \Add1~10 , Add1~10, dual_issue_processor, 1
instance = comp, \BTA_inst1|out[6]~12 , BTA_inst1|out[6]~12, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~6 , FETCH_DECODE1_PIPE|pcBranchD_inst2~6, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[6] , FETCH_DECODE1_PIPE|pcBranchD_inst2[6], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~6 , FETCH_DECODE1_PIPE|pcBranchD~6, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[6] , FETCH_DECODE1_PIPE|pcBranchD[6], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~6 , ID_EX_INST1_PIPE|pcBranch_EX~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[6] , ID_EX_INST1_PIPE|pcBranch_EX[6], dual_issue_processor, 1
instance = comp, \next_addr[6]~81 , next_addr[6]~81, dual_issue_processor, 1
instance = comp, \next_addr[6]~88_RESYN2652 , next_addr[6]~88_RESYN2652, dual_issue_processor, 1
instance = comp, \next_addr[6]~84 , next_addr[6]~84, dual_issue_processor, 1
instance = comp, \next_addr[6]~85 , next_addr[6]~85, dual_issue_processor, 1
instance = comp, \next_addr[6]~88_RESYN2646 , next_addr[6]~88_RESYN2646, dual_issue_processor, 1
instance = comp, \next_addr[6]~88_RESYN2648 , next_addr[6]~88_RESYN2648, dual_issue_processor, 1
instance = comp, \next_addr[6]~88 , next_addr[6]~88, dual_issue_processor, 1
instance = comp, \next_addr[6]~89 , next_addr[6]~89, dual_issue_processor, 1
instance = comp, \PC[6]~5 , PC[6]~5, dual_issue_processor, 1
instance = comp, \PC[6]~reg0 , PC[6]~reg0, dual_issue_processor, 1
instance = comp, \Add1~12 , Add1~12, dual_issue_processor, 1
instance = comp, \PC[7]~6 , PC[7]~6, dual_issue_processor, 1
instance = comp, \PC[7]~reg0 , PC[7]~reg0, dual_issue_processor, 1
instance = comp, \PcPlus1_Adder|out[7]~14 , PcPlus1_Adder|out[7]~14, dual_issue_processor, 1
instance = comp, \BTA_inst1|out[7]~14 , BTA_inst1|out[7]~14, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~3 , FETCH_DECODE1_PIPE|pcBranchD_inst2~3, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[3] , FETCH_DECODE1_PIPE|pcBranchD_inst2[3], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~1 , ID_EX_INST2_PIPE|pcBranch_EX~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[3] , ID_EX_INST2_PIPE|pcBranch_EX[3], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~1 , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[3] , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[3], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~0 , FETCH_DECODE1_PIPE|pcBranchD_inst2~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[0] , FETCH_DECODE1_PIPE|pcBranchD_inst2[0], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~3 , ID_EX_INST2_PIPE|pcBranch_EX~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[0] , ID_EX_INST2_PIPE|pcBranch_EX[0], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~3 , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~3, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[0] , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[0], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~2 , FETCH_DECODE1_PIPE|pcBranchD_inst2~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[2] , FETCH_DECODE1_PIPE|pcBranchD_inst2[2], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~0 , ID_EX_INST2_PIPE|pcBranch_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[2] , ID_EX_INST2_PIPE|pcBranch_EX[2], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~0 , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~0, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[2] , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[2], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~1 , FETCH_DECODE1_PIPE|pcBranchD_inst2~1, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[1] , FETCH_DECODE1_PIPE|pcBranchD_inst2[1], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~2 , ID_EX_INST2_PIPE|pcBranch_EX~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[1] , ID_EX_INST2_PIPE|pcBranch_EX[1], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~2 , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~2, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[1] , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[1], dual_issue_processor, 1
instance = comp, \bpu|Decoder4~19 , bpu|Decoder4~19, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~7 , ID_EX_INST2_PIPE|pcBranch_EX~7, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[6] , ID_EX_INST2_PIPE|pcBranch_EX[6], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~7 , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~7, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[6]~feeder , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[6]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[6] , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[6], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~5 , ID_EX_INST2_PIPE|pcBranch_EX~5, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[5] , ID_EX_INST2_PIPE|pcBranch_EX[5], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~5 , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~5, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[5] , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[5], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~6 , ID_EX_INST2_PIPE|pcBranch_EX~6, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[7] , ID_EX_INST2_PIPE|pcBranch_EX[7], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~6 , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~6, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[7] , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[7], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2~4 , FETCH_DECODE1_PIPE|pcBranchD_inst2~4, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD_inst2[4] , FETCH_DECODE1_PIPE|pcBranchD_inst2[4], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX~4 , ID_EX_INST2_PIPE|pcBranch_EX~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|pcBranch_EX[4] , ID_EX_INST2_PIPE|pcBranch_EX[4], dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~4 , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2~4, dual_issue_processor, 1
instance = comp, \EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[4] , EX_MEM_INST2_PIPE|pcBranch_Mem_inst2[4], dual_issue_processor, 1
instance = comp, \bpu|Decoder4~2 , bpu|Decoder4~2, dual_issue_processor, 1
instance = comp, \bpu|Mux872~0 , bpu|Mux872~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~0 , FETCH_DECODE1_PIPE|pcBranchD~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[0] , FETCH_DECODE1_PIPE|pcBranchD[0], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~0 , ID_EX_INST1_PIPE|pcBranch_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[0] , ID_EX_INST1_PIPE|pcBranch_EX[0], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[0]~feeder , EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[0]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[0] , EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[0], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~1 , FETCH_DECODE1_PIPE|pcBranchD~1, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[1] , FETCH_DECODE1_PIPE|pcBranchD[1], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~1 , ID_EX_INST1_PIPE|pcBranch_EX~1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[1] , ID_EX_INST1_PIPE|pcBranch_EX[1], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[1] , EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[1], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~2 , FETCH_DECODE1_PIPE|pcBranchD~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[2] , FETCH_DECODE1_PIPE|pcBranchD[2], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~2 , ID_EX_INST1_PIPE|pcBranch_EX~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[2] , ID_EX_INST1_PIPE|pcBranch_EX[2], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[2] , EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[2], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~3 , FETCH_DECODE1_PIPE|pcBranchD~3, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[3] , FETCH_DECODE1_PIPE|pcBranchD[3], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~3 , ID_EX_INST1_PIPE|pcBranch_EX~3, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[3] , ID_EX_INST1_PIPE|pcBranch_EX[3], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[3] , EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[3], dual_issue_processor, 1
instance = comp, \bpu|Decoder3~19 , bpu|Decoder3~19, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[7] , EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[7], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[5]~feeder , EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[5]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[5] , EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[5], dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD~4 , FETCH_DECODE1_PIPE|pcBranchD~4, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|pcBranchD[4] , FETCH_DECODE1_PIPE|pcBranchD[4], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX~4 , ID_EX_INST1_PIPE|pcBranch_EX~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|pcBranch_EX[4] , ID_EX_INST1_PIPE|pcBranch_EX[4], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[4]~feeder , EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[4]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[4] , EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[4], dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[6]~feeder , EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[6]~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[6] , EX_MEM_INST1_PIPE|pcBranch_Mem_inst1[6], dual_issue_processor, 1
instance = comp, \bpu|Decoder3~2 , bpu|Decoder3~2, dual_issue_processor, 1
instance = comp, \bpu|Mux872~1 , bpu|Mux872~1, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~0 , bpu|Decoder4~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~4 , bpu|Decoder4~4, dual_issue_processor, 1
instance = comp, \bpu|Mux904~0 , bpu|Mux904~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~8 , bpu|Decoder4~8, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~16 , bpu|Decoder4~16, dual_issue_processor, 1
instance = comp, \bpu|Mux1030~0 , bpu|Mux1030~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~16 , bpu|Decoder3~16, dual_issue_processor, 1
instance = comp, \bpu|Mux838~3 , bpu|Mux838~3, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~29 , bpu|Decoder3~29, dual_issue_processor, 1
instance = comp, \bpu|Mux710~0 , bpu|Mux710~0, dual_issue_processor, 1
instance = comp, \bpu|Mux998~0 , bpu|Mux998~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~29 , bpu|Decoder4~29, dual_issue_processor, 1
instance = comp, \bpu|Mux998~1 , bpu|Mux998~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[238][1] , bpu|BHT[238][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder4~30 , bpu|Decoder4~30, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~30 , bpu|Decoder3~30, dual_issue_processor, 1
instance = comp, \bpu|Mux934~0 , bpu|Mux934~0, dual_issue_processor, 1
instance = comp, \bpu|Mux934~1 , bpu|Mux934~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[206][1] , bpu|BHT[206][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder4~28 , bpu|Decoder4~28, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~28 , bpu|Decoder3~28, dual_issue_processor, 1
instance = comp, \bpu|Mux966~0 , bpu|Mux966~0, dual_issue_processor, 1
instance = comp, \bpu|Mux966~1 , bpu|Mux966~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[222][1] , bpu|BHT[222][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~144 , bpu|Mux520~144, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~31 , bpu|Decoder4~31, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~31 , bpu|Decoder3~31, dual_issue_processor, 1
instance = comp, \bpu|Mux1030~1 , bpu|Mux1030~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1030~2 , bpu|Mux1030~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[254][1] , bpu|BHT[254][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~145 , bpu|Mux520~145, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~5 , bpu|Decoder4~5, dual_issue_processor, 1
instance = comp, \bpu|Mux1022~0 , bpu|Mux1022~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~5 , bpu|Decoder3~5, dual_issue_processor, 1
instance = comp, \bpu|Mux830~3 , bpu|Mux830~3, dual_issue_processor, 1
instance = comp, \bpu|Mux734~0 , bpu|Mux734~0, dual_issue_processor, 1
instance = comp, \bpu|Mux990~0 , bpu|Mux990~0, dual_issue_processor, 1
instance = comp, \bpu|Mux990~1 , bpu|Mux990~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[234][1] , bpu|BHT[234][1], dual_issue_processor, 1
instance = comp, \bpu|Mux926~0 , bpu|Mux926~0, dual_issue_processor, 1
instance = comp, \bpu|Mux926~1 , bpu|Mux926~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[202][1] , bpu|BHT[202][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~137 , bpu|Mux520~137, dual_issue_processor, 1
instance = comp, \bpu|Mux1022~1 , bpu|Mux1022~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1022~2 , bpu|Mux1022~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[250][1] , bpu|BHT[250][1], dual_issue_processor, 1
instance = comp, \bpu|Mux958~0 , bpu|Mux958~0, dual_issue_processor, 1
instance = comp, \bpu|Mux958~1 , bpu|Mux958~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[218][1] , bpu|BHT[218][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~138 , bpu|Mux520~138, dual_issue_processor, 1
instance = comp, \bpu|Mux1014~0 , bpu|Mux1014~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~8 , bpu|Decoder3~8, dual_issue_processor, 1
instance = comp, \bpu|Mux822~3 , bpu|Mux822~3, dual_issue_processor, 1
instance = comp, \bpu|Mux694~0 , bpu|Mux694~0, dual_issue_processor, 1
instance = comp, \bpu|Mux982~0 , bpu|Mux982~0, dual_issue_processor, 1
instance = comp, \bpu|Mux982~1 , bpu|Mux982~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[230][1] , bpu|BHT[230][1], dual_issue_processor, 1
instance = comp, \bpu|Mux1014~1 , bpu|Mux1014~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1014~2 , bpu|Mux1014~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[246][1] , bpu|BHT[246][1], dual_issue_processor, 1
instance = comp, \bpu|Mux918~0 , bpu|Mux918~0, dual_issue_processor, 1
instance = comp, \bpu|Mux918~1 , bpu|Mux918~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[198][1] , bpu|BHT[198][1], dual_issue_processor, 1
instance = comp, \bpu|Mux950~0 , bpu|Mux950~0, dual_issue_processor, 1
instance = comp, \bpu|Mux950~1 , bpu|Mux950~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[214][1] , bpu|BHT[214][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~139 , bpu|Mux520~139, dual_issue_processor, 1
instance = comp, \bpu|Mux520~140 , bpu|Mux520~140, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~13 , bpu|Decoder4~13, dual_issue_processor, 1
instance = comp, \bpu|Mux1006~0 , bpu|Mux1006~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~13 , bpu|Decoder3~13, dual_issue_processor, 1
instance = comp, \bpu|Mux814~3 , bpu|Mux814~3, dual_issue_processor, 1
instance = comp, \bpu|Mux718~0 , bpu|Mux718~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1006~1 , bpu|Mux1006~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1006~2 , bpu|Mux1006~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[242][1] , bpu|BHT[242][1], dual_issue_processor, 1
instance = comp, \bpu|Mux942~0 , bpu|Mux942~0, dual_issue_processor, 1
instance = comp, \bpu|Mux942~1 , bpu|Mux942~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[210][1] , bpu|BHT[210][1], dual_issue_processor, 1
instance = comp, \bpu|Mux910~0 , bpu|Mux910~0, dual_issue_processor, 1
instance = comp, \bpu|Mux910~1 , bpu|Mux910~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[194][1] , bpu|BHT[194][1], dual_issue_processor, 1
instance = comp, \bpu|Mux974~0 , bpu|Mux974~0, dual_issue_processor, 1
instance = comp, \bpu|Mux974~1 , bpu|Mux974~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[226][1] , bpu|BHT[226][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~141 , bpu|Mux520~141, dual_issue_processor, 1
instance = comp, \bpu|Mux520~142 , bpu|Mux520~142, dual_issue_processor, 1
instance = comp, \bpu|Mux520~143 , bpu|Mux520~143, dual_issue_processor, 1
instance = comp, \bpu|Mux520~146 , bpu|Mux520~146, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~18 , bpu|Decoder4~18, dual_issue_processor, 1
instance = comp, \bpu|Mux1026~0 , bpu|Mux1026~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~18 , bpu|Decoder3~18, dual_issue_processor, 1
instance = comp, \bpu|Mux834~3 , bpu|Mux834~3, dual_issue_processor, 1
instance = comp, \bpu|Mux706~0 , bpu|Mux706~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1026~1 , bpu|Mux1026~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1026~2 , bpu|Mux1026~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[252][1] , bpu|BHT[252][1], dual_issue_processor, 1
instance = comp, \bpu|Mux994~0 , bpu|Mux994~0, dual_issue_processor, 1
instance = comp, \bpu|Mux994~1 , bpu|Mux994~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[236][1] , bpu|BHT[236][1], dual_issue_processor, 1
instance = comp, \bpu|Mux962~0 , bpu|Mux962~0, dual_issue_processor, 1
instance = comp, \bpu|Mux962~1 , bpu|Mux962~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[220][1] , bpu|BHT[220][1], dual_issue_processor, 1
instance = comp, \bpu|Mux930~0 , bpu|Mux930~0, dual_issue_processor, 1
instance = comp, \bpu|Mux930~1 , bpu|Mux930~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[204][1] , bpu|BHT[204][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~154 , bpu|Mux520~154, dual_issue_processor, 1
instance = comp, \bpu|Mux520~155 , bpu|Mux520~155, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~6 , bpu|Decoder4~6, dual_issue_processor, 1
instance = comp, \bpu|Mux1018~0 , bpu|Mux1018~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~6 , bpu|Decoder3~6, dual_issue_processor, 1
instance = comp, \bpu|Mux826~3 , bpu|Mux826~3, dual_issue_processor, 1
instance = comp, \bpu|Mux730~0 , bpu|Mux730~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1018~1 , bpu|Mux1018~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1018~2 , bpu|Mux1018~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[248][1] , bpu|BHT[248][1], dual_issue_processor, 1
instance = comp, \bpu|Mux922~0 , bpu|Mux922~0, dual_issue_processor, 1
instance = comp, \bpu|Mux922~1 , bpu|Mux922~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[200][1] , bpu|BHT[200][1], dual_issue_processor, 1
instance = comp, \bpu|Mux986~0 , bpu|Mux986~0, dual_issue_processor, 1
instance = comp, \bpu|Mux986~1 , bpu|Mux986~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[232][1] , bpu|BHT[232][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~147 , bpu|Mux520~147, dual_issue_processor, 1
instance = comp, \bpu|Mux954~0 , bpu|Mux954~0, dual_issue_processor, 1
instance = comp, \bpu|Mux954~1 , bpu|Mux954~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[216][1] , bpu|BHT[216][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~148 , bpu|Mux520~148, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~10 , bpu|Decoder4~10, dual_issue_processor, 1
instance = comp, \bpu|Mux1010~0 , bpu|Mux1010~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~10 , bpu|Decoder3~10, dual_issue_processor, 1
instance = comp, \bpu|Mux818~3 , bpu|Mux818~3, dual_issue_processor, 1
instance = comp, \bpu|Mux690~0 , bpu|Mux690~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1010~1 , bpu|Mux1010~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1010~2 , bpu|Mux1010~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[244][1] , bpu|BHT[244][1], dual_issue_processor, 1
instance = comp, \bpu|Mux978~0 , bpu|Mux978~0, dual_issue_processor, 1
instance = comp, \bpu|Mux978~1 , bpu|Mux978~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[228][1] , bpu|BHT[228][1], dual_issue_processor, 1
instance = comp, \bpu|Mux914~0 , bpu|Mux914~0, dual_issue_processor, 1
instance = comp, \bpu|Mux914~1 , bpu|Mux914~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[196][1] , bpu|BHT[196][1], dual_issue_processor, 1
instance = comp, \bpu|Mux946~0 , bpu|Mux946~0, dual_issue_processor, 1
instance = comp, \bpu|Mux946~1 , bpu|Mux946~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[212][1] , bpu|BHT[212][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~149 , bpu|Mux520~149, dual_issue_processor, 1
instance = comp, \bpu|Mux520~150 , bpu|Mux520~150, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~14 , bpu|Decoder4~14, dual_issue_processor, 1
instance = comp, \bpu|Mux1002~0 , bpu|Mux1002~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~14 , bpu|Decoder3~14, dual_issue_processor, 1
instance = comp, \bpu|Mux810~3 , bpu|Mux810~3, dual_issue_processor, 1
instance = comp, \bpu|Mux714~0 , bpu|Mux714~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1002~1 , bpu|Mux1002~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1002~2 , bpu|Mux1002~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[240][1] , bpu|BHT[240][1], dual_issue_processor, 1
instance = comp, \bpu|Mux906~0 , bpu|Mux906~0, dual_issue_processor, 1
instance = comp, \bpu|Mux906~1 , bpu|Mux906~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[192][1] , bpu|BHT[192][1], dual_issue_processor, 1
instance = comp, \bpu|Mux970~0 , bpu|Mux970~0, dual_issue_processor, 1
instance = comp, \bpu|Mux970~1 , bpu|Mux970~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[224][1] , bpu|BHT[224][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~151 , bpu|Mux520~151, dual_issue_processor, 1
instance = comp, \bpu|Mux938~0 , bpu|Mux938~0, dual_issue_processor, 1
instance = comp, \bpu|Mux938~1 , bpu|Mux938~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[208][1] , bpu|BHT[208][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~152 , bpu|Mux520~152, dual_issue_processor, 1
instance = comp, \bpu|Mux520~153 , bpu|Mux520~153, dual_issue_processor, 1
instance = comp, \bpu|Mux520~156 , bpu|Mux520~156, dual_issue_processor, 1
instance = comp, \bpu|Mux520~157 , bpu|Mux520~157, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~7 , bpu|Decoder4~7, dual_issue_processor, 1
instance = comp, \bpu|Mux1024~0 , bpu|Mux1024~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~7 , bpu|Decoder3~7, dual_issue_processor, 1
instance = comp, \bpu|Mux832~3 , bpu|Mux832~3, dual_issue_processor, 1
instance = comp, \bpu|Mux736~0 , bpu|Mux736~0, dual_issue_processor, 1
instance = comp, \bpu|Mux992~0 , bpu|Mux992~0, dual_issue_processor, 1
instance = comp, \bpu|Mux992~1 , bpu|Mux992~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[235][1] , bpu|BHT[235][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder4~15 , bpu|Decoder4~15, dual_issue_processor, 1
instance = comp, \bpu|Mux1008~0 , bpu|Mux1008~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~15 , bpu|Decoder3~15, dual_issue_processor, 1
instance = comp, \bpu|Mux816~3 , bpu|Mux816~3, dual_issue_processor, 1
instance = comp, \bpu|Mux720~0 , bpu|Mux720~0, dual_issue_processor, 1
instance = comp, \bpu|Mux976~0 , bpu|Mux976~0, dual_issue_processor, 1
instance = comp, \bpu|Mux976~1 , bpu|Mux976~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[227][1] , bpu|BHT[227][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~160 , bpu|Mux520~160, dual_issue_processor, 1
instance = comp, \bpu|Mux1032~0 , bpu|Mux1032~0, dual_issue_processor, 1
instance = comp, \bpu|Mux840~3 , bpu|Mux840~3, dual_issue_processor, 1
instance = comp, \bpu|Mux712~0 , bpu|Mux712~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1000~0 , bpu|Mux1000~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1000~1 , bpu|Mux1000~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[239][1] , bpu|BHT[239][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder4~11 , bpu|Decoder4~11, dual_issue_processor, 1
instance = comp, \bpu|Mux1016~0 , bpu|Mux1016~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~11 , bpu|Decoder3~11, dual_issue_processor, 1
instance = comp, \bpu|Mux824~3 , bpu|Mux824~3, dual_issue_processor, 1
instance = comp, \bpu|Mux696~0 , bpu|Mux696~0, dual_issue_processor, 1
instance = comp, \bpu|Mux984~0 , bpu|Mux984~0, dual_issue_processor, 1
instance = comp, \bpu|Mux984~1 , bpu|Mux984~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[231][1] , bpu|BHT[231][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~161 , bpu|Mux520~161, dual_issue_processor, 1
instance = comp, \bpu|Mux936~0 , bpu|Mux936~0, dual_issue_processor, 1
instance = comp, \bpu|Mux936~1 , bpu|Mux936~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[207][1] , bpu|BHT[207][1], dual_issue_processor, 1
instance = comp, \bpu|Mux920~0 , bpu|Mux920~0, dual_issue_processor, 1
instance = comp, \bpu|Mux920~1 , bpu|Mux920~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[199][1] , bpu|BHT[199][1], dual_issue_processor, 1
instance = comp, \bpu|Mux912~0 , bpu|Mux912~0, dual_issue_processor, 1
instance = comp, \bpu|Mux912~1 , bpu|Mux912~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[195][1] , bpu|BHT[195][1], dual_issue_processor, 1
instance = comp, \bpu|Mux928~0 , bpu|Mux928~0, dual_issue_processor, 1
instance = comp, \bpu|Mux928~1 , bpu|Mux928~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[203][1] , bpu|BHT[203][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~162 , bpu|Mux520~162, dual_issue_processor, 1
instance = comp, \bpu|Mux520~163 , bpu|Mux520~163, dual_issue_processor, 1
instance = comp, \bpu|Mux520~164 , bpu|Mux520~164, dual_issue_processor, 1
instance = comp, \bpu|Mux1008~1 , bpu|Mux1008~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1008~2 , bpu|Mux1008~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[243][1] , bpu|BHT[243][1], dual_issue_processor, 1
instance = comp, \bpu|Mux1016~1 , bpu|Mux1016~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1016~2 , bpu|Mux1016~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[247][1] , bpu|BHT[247][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~165 , bpu|Mux520~165, dual_issue_processor, 1
instance = comp, \bpu|Mux1032~1 , bpu|Mux1032~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1032~2 , bpu|Mux1032~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[255][1] , bpu|BHT[255][1], dual_issue_processor, 1
instance = comp, \bpu|Mux1024~1 , bpu|Mux1024~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1024~2 , bpu|Mux1024~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[251][1] , bpu|BHT[251][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~166 , bpu|Mux520~166, dual_issue_processor, 1
instance = comp, \bpu|Mux968~0 , bpu|Mux968~0, dual_issue_processor, 1
instance = comp, \bpu|Mux968~1 , bpu|Mux968~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[223][1] , bpu|BHT[223][1], dual_issue_processor, 1
instance = comp, \bpu|Mux960~0 , bpu|Mux960~0, dual_issue_processor, 1
instance = comp, \bpu|Mux960~1 , bpu|Mux960~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[219][1] , bpu|BHT[219][1], dual_issue_processor, 1
instance = comp, \bpu|Mux952~0 , bpu|Mux952~0, dual_issue_processor, 1
instance = comp, \bpu|Mux952~1 , bpu|Mux952~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[215][1] , bpu|BHT[215][1], dual_issue_processor, 1
instance = comp, \bpu|Mux944~0 , bpu|Mux944~0, dual_issue_processor, 1
instance = comp, \bpu|Mux944~1 , bpu|Mux944~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[211][1] , bpu|BHT[211][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~158 , bpu|Mux520~158, dual_issue_processor, 1
instance = comp, \bpu|Mux520~159 , bpu|Mux520~159, dual_issue_processor, 1
instance = comp, \bpu|Mux520~167 , bpu|Mux520~167, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~9 , bpu|Decoder4~9, dual_issue_processor, 1
instance = comp, \bpu|Mux1012~0 , bpu|Mux1012~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~9 , bpu|Decoder3~9, dual_issue_processor, 1
instance = comp, \bpu|Mux820~3 , bpu|Mux820~3, dual_issue_processor, 1
instance = comp, \bpu|Mux692~0 , bpu|Mux692~0, dual_issue_processor, 1
instance = comp, \bpu|Mux980~0 , bpu|Mux980~0, dual_issue_processor, 1
instance = comp, \bpu|Mux980~1 , bpu|Mux980~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[229][1] , bpu|BHT[229][1], dual_issue_processor, 1
instance = comp, \bpu|Mux1012~1 , bpu|Mux1012~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1012~2 , bpu|Mux1012~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[245][1] , bpu|BHT[245][1], dual_issue_processor, 1
instance = comp, \bpu|Mux948~0 , bpu|Mux948~0, dual_issue_processor, 1
instance = comp, \bpu|Mux948~1 , bpu|Mux948~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[213][1] , bpu|BHT[213][1], dual_issue_processor, 1
instance = comp, \bpu|Mux916~0 , bpu|Mux916~0, dual_issue_processor, 1
instance = comp, \bpu|Mux916~1 , bpu|Mux916~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[197][1] , bpu|BHT[197][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~127 , bpu|Mux520~127, dual_issue_processor, 1
instance = comp, \bpu|Mux520~128 , bpu|Mux520~128, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~17 , bpu|Decoder4~17, dual_issue_processor, 1
instance = comp, \bpu|Mux1028~0 , bpu|Mux1028~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~17 , bpu|Decoder3~17, dual_issue_processor, 1
instance = comp, \bpu|Mux836~3 , bpu|Mux836~3, dual_issue_processor, 1
instance = comp, \bpu|Mux708~0 , bpu|Mux708~0, dual_issue_processor, 1
instance = comp, \bpu|Mux964~0 , bpu|Mux964~0, dual_issue_processor, 1
instance = comp, \bpu|Mux964~1 , bpu|Mux964~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[221][1] , bpu|BHT[221][1], dual_issue_processor, 1
instance = comp, \bpu|Mux932~0 , bpu|Mux932~0, dual_issue_processor, 1
instance = comp, \bpu|Mux932~1 , bpu|Mux932~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[205][1] , bpu|BHT[205][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~134 , bpu|Mux520~134, dual_issue_processor, 1
instance = comp, \bpu|Mux1028~1 , bpu|Mux1028~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1028~2 , bpu|Mux1028~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[253][1] , bpu|BHT[253][1], dual_issue_processor, 1
instance = comp, \bpu|Mux996~0 , bpu|Mux996~0, dual_issue_processor, 1
instance = comp, \bpu|Mux996~1 , bpu|Mux996~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[237][1] , bpu|BHT[237][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~135 , bpu|Mux520~135, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~1 , bpu|Decoder3~1, dual_issue_processor, 1
instance = comp, \bpu|Mux828~3 , bpu|Mux828~3, dual_issue_processor, 1
instance = comp, \bpu|Mux860~1 , bpu|Mux860~1, dual_issue_processor, 1
instance = comp, \bpu|Mux956~0 , bpu|Mux956~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~1 , bpu|Decoder4~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1020~0 , bpu|Mux1020~0, dual_issue_processor, 1
instance = comp, \bpu|Mux956~1 , bpu|Mux956~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[217][1] , bpu|BHT[217][1], dual_issue_processor, 1
instance = comp, \bpu|Mux1020~1 , bpu|Mux1020~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1020~2 , bpu|Mux1020~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[249][1] , bpu|BHT[249][1], dual_issue_processor, 1
instance = comp, \bpu|Mux988~0 , bpu|Mux988~0, dual_issue_processor, 1
instance = comp, \bpu|Mux988~1 , bpu|Mux988~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[233][1] , bpu|BHT[233][1], dual_issue_processor, 1
instance = comp, \bpu|Mux924~0 , bpu|Mux924~0, dual_issue_processor, 1
instance = comp, \bpu|Mux924~1 , bpu|Mux924~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[201][1] , bpu|BHT[201][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~129 , bpu|Mux520~129, dual_issue_processor, 1
instance = comp, \bpu|Mux520~130 , bpu|Mux520~130, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~12 , bpu|Decoder4~12, dual_issue_processor, 1
instance = comp, \bpu|Mux1004~0 , bpu|Mux1004~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~12 , bpu|Decoder3~12, dual_issue_processor, 1
instance = comp, \bpu|Mux812~3 , bpu|Mux812~3, dual_issue_processor, 1
instance = comp, \bpu|Mux716~0 , bpu|Mux716~0, dual_issue_processor, 1
instance = comp, \bpu|Mux940~0 , bpu|Mux940~0, dual_issue_processor, 1
instance = comp, \bpu|Mux940~1 , bpu|Mux940~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[209][1] , bpu|BHT[209][1], dual_issue_processor, 1
instance = comp, \bpu|Mux1004~1 , bpu|Mux1004~1, dual_issue_processor, 1
instance = comp, \bpu|Mux1004~2 , bpu|Mux1004~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[241][1] , bpu|BHT[241][1], dual_issue_processor, 1
instance = comp, \bpu|Mux972~0 , bpu|Mux972~0, dual_issue_processor, 1
instance = comp, \bpu|Mux972~1 , bpu|Mux972~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[225][1] , bpu|BHT[225][1], dual_issue_processor, 1
instance = comp, \bpu|Mux908~0 , bpu|Mux908~0, dual_issue_processor, 1
instance = comp, \bpu|Mux908~1 , bpu|Mux908~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[193][1] , bpu|BHT[193][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~131 , bpu|Mux520~131, dual_issue_processor, 1
instance = comp, \bpu|Mux520~132 , bpu|Mux520~132, dual_issue_processor, 1
instance = comp, \bpu|Mux520~133 , bpu|Mux520~133, dual_issue_processor, 1
instance = comp, \bpu|Mux520~136 , bpu|Mux520~136, dual_issue_processor, 1
instance = comp, \bpu|Mux520~168 , bpu|Mux520~168, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~4 , bpu|Decoder3~4, dual_issue_processor, 1
instance = comp, \bpu|Mux884~0 , bpu|Mux884~0, dual_issue_processor, 1
instance = comp, \bpu|Mux894~0 , bpu|Mux894~0, dual_issue_processor, 1
instance = comp, \bpu|Mux884~1 , bpu|Mux884~1, dual_issue_processor, 1
instance = comp, \bpu|Mux884~2 , bpu|Mux884~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[181][1] , bpu|BHT[181][1], dual_issue_processor, 1
instance = comp, \bpu|Mux900~0 , bpu|Mux900~0, dual_issue_processor, 1
instance = comp, \bpu|Mux900~1 , bpu|Mux900~1, dual_issue_processor, 1
instance = comp, \bpu|Mux900~2 , bpu|Mux900~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[189][1] , bpu|BHT[189][1], dual_issue_processor, 1
instance = comp, \bpu|Mux892~0 , bpu|Mux892~0, dual_issue_processor, 1
instance = comp, \bpu|Mux892~1 , bpu|Mux892~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[185][1] , bpu|BHT[185][1], dual_issue_processor, 1
instance = comp, \bpu|Mux876~0 , bpu|Mux876~0, dual_issue_processor, 1
instance = comp, \bpu|Mux876~1 , bpu|Mux876~1, dual_issue_processor, 1
instance = comp, \bpu|Mux876~2 , bpu|Mux876~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[177][1] , bpu|BHT[177][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~31 , bpu|Mux520~31, dual_issue_processor, 1
instance = comp, \bpu|Mux520~32 , bpu|Mux520~32, dual_issue_processor, 1
instance = comp, \bpu|Mux896~0 , bpu|Mux896~0, dual_issue_processor, 1
instance = comp, \bpu|Mux896~1 , bpu|Mux896~1, dual_issue_processor, 1
instance = comp, \bpu|Mux896~2 , bpu|Mux896~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[187][1] , bpu|BHT[187][1], dual_issue_processor, 1
instance = comp, \bpu|Mux880~0 , bpu|Mux880~0, dual_issue_processor, 1
instance = comp, \bpu|Mux880~1 , bpu|Mux880~1, dual_issue_processor, 1
instance = comp, \bpu|Mux880~2 , bpu|Mux880~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[179][1] , bpu|BHT[179][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~38 , bpu|Mux520~38, dual_issue_processor, 1
instance = comp, \bpu|Mux904~1 , bpu|Mux904~1, dual_issue_processor, 1
instance = comp, \bpu|Mux904~2 , bpu|Mux904~2, dual_issue_processor, 1
instance = comp, \bpu|Mux904~3 , bpu|Mux904~3, dual_issue_processor, 1
instance = comp, \bpu|BHT[191][1] , bpu|BHT[191][1], dual_issue_processor, 1
instance = comp, \bpu|Mux888~0 , bpu|Mux888~0, dual_issue_processor, 1
instance = comp, \bpu|Mux888~1 , bpu|Mux888~1, dual_issue_processor, 1
instance = comp, \bpu|Mux888~2 , bpu|Mux888~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[183][1] , bpu|BHT[183][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~39 , bpu|Mux520~39, dual_issue_processor, 1
instance = comp, \bpu|Mux878~0 , bpu|Mux878~0, dual_issue_processor, 1
instance = comp, \bpu|Mux878~1 , bpu|Mux878~1, dual_issue_processor, 1
instance = comp, \bpu|Mux878~2 , bpu|Mux878~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[178][1] , bpu|BHT[178][1], dual_issue_processor, 1
instance = comp, \bpu|Mux886~0 , bpu|Mux886~0, dual_issue_processor, 1
instance = comp, \bpu|Mux886~1 , bpu|Mux886~1, dual_issue_processor, 1
instance = comp, \bpu|Mux886~2 , bpu|Mux886~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[182][1] , bpu|BHT[182][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~33 , bpu|Mux520~33, dual_issue_processor, 1
instance = comp, \bpu|Mux902~0 , bpu|Mux902~0, dual_issue_processor, 1
instance = comp, \bpu|Mux902~1 , bpu|Mux902~1, dual_issue_processor, 1
instance = comp, \bpu|Mux902~2 , bpu|Mux902~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[190][1] , bpu|BHT[190][1], dual_issue_processor, 1
instance = comp, \bpu|Mux894~1 , bpu|Mux894~1, dual_issue_processor, 1
instance = comp, \bpu|Mux894~2 , bpu|Mux894~2, dual_issue_processor, 1
instance = comp, \bpu|Mux894~3 , bpu|Mux894~3, dual_issue_processor, 1
instance = comp, \bpu|BHT[186][1] , bpu|BHT[186][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~34 , bpu|Mux520~34, dual_issue_processor, 1
instance = comp, \bpu|Mux874~0 , bpu|Mux874~0, dual_issue_processor, 1
instance = comp, \bpu|Mux874~1 , bpu|Mux874~1, dual_issue_processor, 1
instance = comp, \bpu|Mux874~2 , bpu|Mux874~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[176][1] , bpu|BHT[176][1], dual_issue_processor, 1
instance = comp, \bpu|Mux882~0 , bpu|Mux882~0, dual_issue_processor, 1
instance = comp, \bpu|Mux882~1 , bpu|Mux882~1, dual_issue_processor, 1
instance = comp, \bpu|Mux882~2 , bpu|Mux882~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[180][1] , bpu|BHT[180][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~35 , bpu|Mux520~35, dual_issue_processor, 1
instance = comp, \bpu|Mux898~0 , bpu|Mux898~0, dual_issue_processor, 1
instance = comp, \bpu|Mux898~1 , bpu|Mux898~1, dual_issue_processor, 1
instance = comp, \bpu|Mux898~2 , bpu|Mux898~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[188][1] , bpu|BHT[188][1], dual_issue_processor, 1
instance = comp, \bpu|Mux890~0 , bpu|Mux890~0, dual_issue_processor, 1
instance = comp, \bpu|Mux890~1 , bpu|Mux890~1, dual_issue_processor, 1
instance = comp, \bpu|Mux890~2 , bpu|Mux890~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[184][1] , bpu|BHT[184][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~36 , bpu|Mux520~36, dual_issue_processor, 1
instance = comp, \bpu|Mux520~37 , bpu|Mux520~37, dual_issue_processor, 1
instance = comp, \bpu|Mux520~40 , bpu|Mux520~40, dual_issue_processor, 1
instance = comp, \bpu|Mux870~0 , bpu|Mux870~0, dual_issue_processor, 1
instance = comp, \bpu|Mux870~1 , bpu|Mux870~1, dual_issue_processor, 1
instance = comp, \bpu|Mux870~2 , bpu|Mux870~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[174][1] , bpu|BHT[174][1], dual_issue_processor, 1
instance = comp, \bpu|Mux868~0 , bpu|Mux868~0, dual_issue_processor, 1
instance = comp, \bpu|Mux868~1 , bpu|Mux868~1, dual_issue_processor, 1
instance = comp, \bpu|Mux868~2 , bpu|Mux868~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[173][1] , bpu|BHT[173][1], dual_issue_processor, 1
instance = comp, \bpu|Mux866~0 , bpu|Mux866~0, dual_issue_processor, 1
instance = comp, \bpu|Mux866~1 , bpu|Mux866~1, dual_issue_processor, 1
instance = comp, \bpu|Mux866~2 , bpu|Mux866~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[172][1] , bpu|BHT[172][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~17 , bpu|Mux520~17, dual_issue_processor, 1
instance = comp, \bpu|Mux520~18 , bpu|Mux520~18, dual_issue_processor, 1
instance = comp, \bpu|Mux854~0 , bpu|Mux854~0, dual_issue_processor, 1
instance = comp, \bpu|Mux854~1 , bpu|Mux854~1, dual_issue_processor, 1
instance = comp, \bpu|Mux854~2 , bpu|Mux854~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[166][1] , bpu|BHT[166][1], dual_issue_processor, 1
instance = comp, \bpu|Mux850~0 , bpu|Mux850~0, dual_issue_processor, 1
instance = comp, \bpu|Mux850~1 , bpu|Mux850~1, dual_issue_processor, 1
instance = comp, \bpu|Mux850~2 , bpu|Mux850~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[164][1] , bpu|BHT[164][1], dual_issue_processor, 1
instance = comp, \bpu|Mux852~0 , bpu|Mux852~0, dual_issue_processor, 1
instance = comp, \bpu|Mux852~1 , bpu|Mux852~1, dual_issue_processor, 1
instance = comp, \bpu|Mux852~2 , bpu|Mux852~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[165][1] , bpu|BHT[165][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~10 , bpu|Mux520~10, dual_issue_processor, 1
instance = comp, \bpu|Mux856~0 , bpu|Mux856~0, dual_issue_processor, 1
instance = comp, \bpu|Mux856~1 , bpu|Mux856~1, dual_issue_processor, 1
instance = comp, \bpu|Mux856~2 , bpu|Mux856~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[167][1] , bpu|BHT[167][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~11 , bpu|Mux520~11, dual_issue_processor, 1
instance = comp, \bpu|Mux844~0 , bpu|Mux844~0, dual_issue_processor, 1
instance = comp, \bpu|Mux844~1 , bpu|Mux844~1, dual_issue_processor, 1
instance = comp, \bpu|Mux844~2 , bpu|Mux844~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[161][1] , bpu|BHT[161][1], dual_issue_processor, 1
instance = comp, \bpu|Mux842~0 , bpu|Mux842~0, dual_issue_processor, 1
instance = comp, \bpu|Mux842~1 , bpu|Mux842~1, dual_issue_processor, 1
instance = comp, \bpu|Mux842~2 , bpu|Mux842~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[160][1] , bpu|BHT[160][1], dual_issue_processor, 1
instance = comp, \bpu|Mux846~0 , bpu|Mux846~0, dual_issue_processor, 1
instance = comp, \bpu|Mux846~1 , bpu|Mux846~1, dual_issue_processor, 1
instance = comp, \bpu|Mux846~2 , bpu|Mux846~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[162][1] , bpu|BHT[162][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~14 , bpu|Mux520~14, dual_issue_processor, 1
instance = comp, \bpu|Mux848~0 , bpu|Mux848~0, dual_issue_processor, 1
instance = comp, \bpu|Mux848~1 , bpu|Mux848~1, dual_issue_processor, 1
instance = comp, \bpu|Mux848~2 , bpu|Mux848~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[163][1] , bpu|BHT[163][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~15 , bpu|Mux520~15, dual_issue_processor, 1
instance = comp, \bpu|Mux860~2 , bpu|Mux860~2, dual_issue_processor, 1
instance = comp, \bpu|Mux860~3 , bpu|Mux860~3, dual_issue_processor, 1
instance = comp, \bpu|BHT[169][1] , bpu|BHT[169][1], dual_issue_processor, 1
instance = comp, \bpu|Mux864~0 , bpu|Mux864~0, dual_issue_processor, 1
instance = comp, \bpu|Mux864~1 , bpu|Mux864~1, dual_issue_processor, 1
instance = comp, \bpu|Mux864~2 , bpu|Mux864~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[171][1] , bpu|BHT[171][1], dual_issue_processor, 1
instance = comp, \bpu|Mux858~0 , bpu|Mux858~0, dual_issue_processor, 1
instance = comp, \bpu|Mux858~1 , bpu|Mux858~1, dual_issue_processor, 1
instance = comp, \bpu|Mux858~2 , bpu|Mux858~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[168][1] , bpu|BHT[168][1], dual_issue_processor, 1
instance = comp, \bpu|Mux862~1 , bpu|Mux862~1, dual_issue_processor, 1
instance = comp, \bpu|Mux862~2 , bpu|Mux862~2, dual_issue_processor, 1
instance = comp, \bpu|Mux862~3 , bpu|Mux862~3, dual_issue_processor, 1
instance = comp, \bpu|BHT[170][1] , bpu|BHT[170][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~12 , bpu|Mux520~12, dual_issue_processor, 1
instance = comp, \bpu|Mux520~13 , bpu|Mux520~13, dual_issue_processor, 1
instance = comp, \bpu|Mux520~16 , bpu|Mux520~16, dual_issue_processor, 1
instance = comp, \bpu|Mux520~19 , bpu|Mux520~19, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~3 , bpu|Decoder4~3, dual_issue_processor, 1
instance = comp, \bpu|Mux808~0 , bpu|Mux808~0, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~3 , bpu|Decoder3~3, dual_issue_processor, 1
instance = comp, \bpu|Mux782~0 , bpu|Mux782~0, dual_issue_processor, 1
instance = comp, \bpu|Mux798~0 , bpu|Mux798~0, dual_issue_processor, 1
instance = comp, \bpu|Mux782~1 , bpu|Mux782~1, dual_issue_processor, 1
instance = comp, \bpu|Mux782~2 , bpu|Mux782~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[130][1] , bpu|BHT[130][1], dual_issue_processor, 1
instance = comp, \bpu|Mux798~1 , bpu|Mux798~1, dual_issue_processor, 1
instance = comp, \bpu|Mux798~2 , bpu|Mux798~2, dual_issue_processor, 1
instance = comp, \bpu|Mux798~3 , bpu|Mux798~3, dual_issue_processor, 1
instance = comp, \bpu|BHT[138][1] , bpu|BHT[138][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~22 , bpu|Mux520~22, dual_issue_processor, 1
instance = comp, \bpu|Mux790~0 , bpu|Mux790~0, dual_issue_processor, 1
instance = comp, \bpu|Mux790~1 , bpu|Mux790~1, dual_issue_processor, 1
instance = comp, \bpu|Mux790~2 , bpu|Mux790~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[134][1] , bpu|BHT[134][1], dual_issue_processor, 1
instance = comp, \bpu|Mux806~0 , bpu|Mux806~0, dual_issue_processor, 1
instance = comp, \bpu|Mux806~1 , bpu|Mux806~1, dual_issue_processor, 1
instance = comp, \bpu|Mux806~2 , bpu|Mux806~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[142][1] , bpu|BHT[142][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~23 , bpu|Mux520~23, dual_issue_processor, 1
instance = comp, \bpu|Mux794~0 , bpu|Mux794~0, dual_issue_processor, 1
instance = comp, \bpu|Mux794~1 , bpu|Mux794~1, dual_issue_processor, 1
instance = comp, \bpu|Mux794~2 , bpu|Mux794~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[136][1] , bpu|BHT[136][1], dual_issue_processor, 1
instance = comp, \bpu|Mux778~0 , bpu|Mux778~0, dual_issue_processor, 1
instance = comp, \bpu|Mux778~1 , bpu|Mux778~1, dual_issue_processor, 1
instance = comp, \bpu|Mux778~2 , bpu|Mux778~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[128][1] , bpu|BHT[128][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~24 , bpu|Mux520~24, dual_issue_processor, 1
instance = comp, \bpu|Mux802~0 , bpu|Mux802~0, dual_issue_processor, 1
instance = comp, \bpu|Mux802~1 , bpu|Mux802~1, dual_issue_processor, 1
instance = comp, \bpu|Mux802~2 , bpu|Mux802~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[140][1] , bpu|BHT[140][1], dual_issue_processor, 1
instance = comp, \bpu|Mux786~0 , bpu|Mux786~0, dual_issue_processor, 1
instance = comp, \bpu|Mux786~1 , bpu|Mux786~1, dual_issue_processor, 1
instance = comp, \bpu|Mux786~2 , bpu|Mux786~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[132][1] , bpu|BHT[132][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~25 , bpu|Mux520~25, dual_issue_processor, 1
instance = comp, \bpu|Mux520~26 , bpu|Mux520~26, dual_issue_processor, 1
instance = comp, \bpu|Mux792~0 , bpu|Mux792~0, dual_issue_processor, 1
instance = comp, \bpu|Mux792~1 , bpu|Mux792~1, dual_issue_processor, 1
instance = comp, \bpu|Mux792~2 , bpu|Mux792~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[135][1] , bpu|BHT[135][1], dual_issue_processor, 1
instance = comp, \bpu|Mux784~0 , bpu|Mux784~0, dual_issue_processor, 1
instance = comp, \bpu|Mux784~1 , bpu|Mux784~1, dual_issue_processor, 1
instance = comp, \bpu|Mux784~2 , bpu|Mux784~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[131][1] , bpu|BHT[131][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~27 , bpu|Mux520~27, dual_issue_processor, 1
instance = comp, \bpu|Mux808~1 , bpu|Mux808~1, dual_issue_processor, 1
instance = comp, \bpu|Mux808~2 , bpu|Mux808~2, dual_issue_processor, 1
instance = comp, \bpu|Mux808~3 , bpu|Mux808~3, dual_issue_processor, 1
instance = comp, \bpu|BHT[143][1] , bpu|BHT[143][1], dual_issue_processor, 1
instance = comp, \bpu|Mux800~0 , bpu|Mux800~0, dual_issue_processor, 1
instance = comp, \bpu|Mux800~1 , bpu|Mux800~1, dual_issue_processor, 1
instance = comp, \bpu|Mux800~2 , bpu|Mux800~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[139][1] , bpu|BHT[139][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~28 , bpu|Mux520~28, dual_issue_processor, 1
instance = comp, \bpu|Mux780~0 , bpu|Mux780~0, dual_issue_processor, 1
instance = comp, \bpu|Mux780~1 , bpu|Mux780~1, dual_issue_processor, 1
instance = comp, \bpu|Mux780~2 , bpu|Mux780~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[129][1] , bpu|BHT[129][1], dual_issue_processor, 1
instance = comp, \bpu|Mux788~0 , bpu|Mux788~0, dual_issue_processor, 1
instance = comp, \bpu|Mux788~1 , bpu|Mux788~1, dual_issue_processor, 1
instance = comp, \bpu|Mux788~2 , bpu|Mux788~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[133][1] , bpu|BHT[133][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~20 , bpu|Mux520~20, dual_issue_processor, 1
instance = comp, \bpu|Mux804~0 , bpu|Mux804~0, dual_issue_processor, 1
instance = comp, \bpu|Mux804~1 , bpu|Mux804~1, dual_issue_processor, 1
instance = comp, \bpu|Mux804~2 , bpu|Mux804~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[141][1] , bpu|BHT[141][1], dual_issue_processor, 1
instance = comp, \bpu|Mux796~0 , bpu|Mux796~0, dual_issue_processor, 1
instance = comp, \bpu|Mux796~1 , bpu|Mux796~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[137][1] , bpu|BHT[137][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~21 , bpu|Mux520~21, dual_issue_processor, 1
instance = comp, \bpu|Mux520~29 , bpu|Mux520~29, dual_issue_processor, 1
instance = comp, \bpu|Mux520~30 , bpu|Mux520~30, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~0 , bpu|Decoder3~0, dual_issue_processor, 1
instance = comp, \bpu|Mux824~0 , bpu|Mux824~0, dual_issue_processor, 1
instance = comp, \bpu|Mux824~1 , bpu|Mux824~1, dual_issue_processor, 1
instance = comp, \bpu|Mux824~2 , bpu|Mux824~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[151][1] , bpu|BHT[151][1], dual_issue_processor, 1
instance = comp, \bpu|Mux816~0 , bpu|Mux816~0, dual_issue_processor, 1
instance = comp, \bpu|Mux816~1 , bpu|Mux816~1, dual_issue_processor, 1
instance = comp, \bpu|Mux816~2 , bpu|Mux816~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[147][1] , bpu|BHT[147][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~7 , bpu|Mux520~7, dual_issue_processor, 1
instance = comp, \bpu|Mux832~0 , bpu|Mux832~0, dual_issue_processor, 1
instance = comp, \bpu|Mux832~1 , bpu|Mux832~1, dual_issue_processor, 1
instance = comp, \bpu|Mux832~2 , bpu|Mux832~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[155][1] , bpu|BHT[155][1], dual_issue_processor, 1
instance = comp, \bpu|Mux840~0 , bpu|Mux840~0, dual_issue_processor, 1
instance = comp, \bpu|Mux840~1 , bpu|Mux840~1, dual_issue_processor, 1
instance = comp, \bpu|Mux840~2 , bpu|Mux840~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[159][1] , bpu|BHT[159][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~8 , bpu|Mux520~8, dual_issue_processor, 1
instance = comp, \bpu|Mux822~0 , bpu|Mux822~0, dual_issue_processor, 1
instance = comp, \bpu|Mux822~1 , bpu|Mux822~1, dual_issue_processor, 1
instance = comp, \bpu|Mux822~2 , bpu|Mux822~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[150][1] , bpu|BHT[150][1], dual_issue_processor, 1
instance = comp, \bpu|Mux814~0 , bpu|Mux814~0, dual_issue_processor, 1
instance = comp, \bpu|Mux814~1 , bpu|Mux814~1, dual_issue_processor, 1
instance = comp, \bpu|Mux814~2 , bpu|Mux814~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[146][1] , bpu|BHT[146][1], dual_issue_processor, 1
instance = comp, \bpu|Mux830~0 , bpu|Mux830~0, dual_issue_processor, 1
instance = comp, \bpu|Mux830~1 , bpu|Mux830~1, dual_issue_processor, 1
instance = comp, \bpu|Mux830~2 , bpu|Mux830~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[154][1] , bpu|BHT[154][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~0 , bpu|Mux520~0, dual_issue_processor, 1
instance = comp, \bpu|Mux838~0 , bpu|Mux838~0, dual_issue_processor, 1
instance = comp, \bpu|Mux838~1 , bpu|Mux838~1, dual_issue_processor, 1
instance = comp, \bpu|Mux838~2 , bpu|Mux838~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[158][1] , bpu|BHT[158][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~1 , bpu|Mux520~1, dual_issue_processor, 1
instance = comp, \bpu|Mux834~0 , bpu|Mux834~0, dual_issue_processor, 1
instance = comp, \bpu|Mux834~1 , bpu|Mux834~1, dual_issue_processor, 1
instance = comp, \bpu|Mux834~2 , bpu|Mux834~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[156][1] , bpu|BHT[156][1], dual_issue_processor, 1
instance = comp, \bpu|Mux810~0 , bpu|Mux810~0, dual_issue_processor, 1
instance = comp, \bpu|Mux810~1 , bpu|Mux810~1, dual_issue_processor, 1
instance = comp, \bpu|Mux810~2 , bpu|Mux810~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[144][1] , bpu|BHT[144][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~4 , bpu|Mux520~4, dual_issue_processor, 1
instance = comp, \bpu|Mux818~0 , bpu|Mux818~0, dual_issue_processor, 1
instance = comp, \bpu|Mux818~1 , bpu|Mux818~1, dual_issue_processor, 1
instance = comp, \bpu|Mux818~2 , bpu|Mux818~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[148][1] , bpu|BHT[148][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~5 , bpu|Mux520~5, dual_issue_processor, 1
instance = comp, \bpu|Mux828~0 , bpu|Mux828~0, dual_issue_processor, 1
instance = comp, \bpu|Mux828~1 , bpu|Mux828~1, dual_issue_processor, 1
instance = comp, \bpu|Mux828~2 , bpu|Mux828~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[153][1] , bpu|BHT[153][1], dual_issue_processor, 1
instance = comp, \bpu|Mux820~0 , bpu|Mux820~0, dual_issue_processor, 1
instance = comp, \bpu|Mux820~1 , bpu|Mux820~1, dual_issue_processor, 1
instance = comp, \bpu|Mux820~2 , bpu|Mux820~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[149][1] , bpu|BHT[149][1], dual_issue_processor, 1
instance = comp, \bpu|Mux812~0 , bpu|Mux812~0, dual_issue_processor, 1
instance = comp, \bpu|Mux812~1 , bpu|Mux812~1, dual_issue_processor, 1
instance = comp, \bpu|Mux812~2 , bpu|Mux812~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[145][1] , bpu|BHT[145][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~2 , bpu|Mux520~2, dual_issue_processor, 1
instance = comp, \bpu|Mux836~0 , bpu|Mux836~0, dual_issue_processor, 1
instance = comp, \bpu|Mux836~1 , bpu|Mux836~1, dual_issue_processor, 1
instance = comp, \bpu|Mux836~2 , bpu|Mux836~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[157][1] , bpu|BHT[157][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~3 , bpu|Mux520~3, dual_issue_processor, 1
instance = comp, \bpu|Mux520~6 , bpu|Mux520~6, dual_issue_processor, 1
instance = comp, \bpu|Mux520~9 , bpu|Mux520~9, dual_issue_processor, 1
instance = comp, \bpu|Mux520~41 , bpu|Mux520~41, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~23 , bpu|Decoder4~23, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~23 , bpu|Decoder3~23, dual_issue_processor, 1
instance = comp, \bpu|Mux760~0 , bpu|Mux760~0, dual_issue_processor, 1
instance = comp, \bpu|Mux760~1 , bpu|Mux760~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[119][1] , bpu|BHT[119][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder4~22 , bpu|Decoder4~22, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~22 , bpu|Decoder3~22, dual_issue_processor, 1
instance = comp, \bpu|Mux664~0 , bpu|Mux664~0, dual_issue_processor, 1
instance = comp, \bpu|Mux664~1 , bpu|Mux664~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[71][1] , bpu|BHT[71][1], dual_issue_processor, 1
instance = comp, \bpu|Decoder4~21 , bpu|Decoder4~21, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~21 , bpu|Decoder3~21, dual_issue_processor, 1
instance = comp, \bpu|Mux728~0 , bpu|Mux728~0, dual_issue_processor, 1
instance = comp, \bpu|Mux728~1 , bpu|Mux728~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[103][1] , bpu|BHT[103][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~59 , bpu|Mux520~59, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~20 , bpu|Decoder3~20, dual_issue_processor, 1
instance = comp, \bpu|Mux696~1 , bpu|Mux696~1, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~20 , bpu|Decoder4~20, dual_issue_processor, 1
instance = comp, \bpu|Mux696~2 , bpu|Mux696~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[87][1] , bpu|BHT[87][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~60 , bpu|Mux520~60, dual_issue_processor, 1
instance = comp, \bpu|Mux692~1 , bpu|Mux692~1, dual_issue_processor, 1
instance = comp, \bpu|Mux692~2 , bpu|Mux692~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[85][1] , bpu|BHT[85][1], dual_issue_processor, 1
instance = comp, \bpu|Mux660~0 , bpu|Mux660~0, dual_issue_processor, 1
instance = comp, \bpu|Mux660~1 , bpu|Mux660~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[69][1] , bpu|BHT[69][1], dual_issue_processor, 1
instance = comp, \bpu|Mux724~0 , bpu|Mux724~0, dual_issue_processor, 1
instance = comp, \bpu|Mux724~1 , bpu|Mux724~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[101][1] , bpu|BHT[101][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~52 , bpu|Mux520~52, dual_issue_processor, 1
instance = comp, \bpu|Mux756~0 , bpu|Mux756~0, dual_issue_processor, 1
instance = comp, \bpu|Mux756~1 , bpu|Mux756~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[117][1] , bpu|BHT[117][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~53 , bpu|Mux520~53, dual_issue_processor, 1
instance = comp, \bpu|Mux662~0 , bpu|Mux662~0, dual_issue_processor, 1
instance = comp, \bpu|Mux662~1 , bpu|Mux662~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[70][1] , bpu|BHT[70][1], dual_issue_processor, 1
instance = comp, \bpu|Mux694~1 , bpu|Mux694~1, dual_issue_processor, 1
instance = comp, \bpu|Mux694~2 , bpu|Mux694~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[86][1] , bpu|BHT[86][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~54 , bpu|Mux520~54, dual_issue_processor, 1
instance = comp, \bpu|Mux726~0 , bpu|Mux726~0, dual_issue_processor, 1
instance = comp, \bpu|Mux726~1 , bpu|Mux726~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[102][1] , bpu|BHT[102][1], dual_issue_processor, 1
instance = comp, \bpu|Mux758~0 , bpu|Mux758~0, dual_issue_processor, 1
instance = comp, \bpu|Mux758~1 , bpu|Mux758~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[118][1] , bpu|BHT[118][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~55 , bpu|Mux520~55, dual_issue_processor, 1
instance = comp, \bpu|Mux722~0 , bpu|Mux722~0, dual_issue_processor, 1
instance = comp, \bpu|Mux722~1 , bpu|Mux722~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[100][1] , bpu|BHT[100][1], dual_issue_processor, 1
instance = comp, \bpu|Mux754~0 , bpu|Mux754~0, dual_issue_processor, 1
instance = comp, \bpu|Mux754~1 , bpu|Mux754~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[116][1] , bpu|BHT[116][1], dual_issue_processor, 1
instance = comp, \bpu|Mux658~0 , bpu|Mux658~0, dual_issue_processor, 1
instance = comp, \bpu|Mux658~1 , bpu|Mux658~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[68][1] , bpu|BHT[68][1], dual_issue_processor, 1
instance = comp, \bpu|Mux690~1 , bpu|Mux690~1, dual_issue_processor, 1
instance = comp, \bpu|Mux690~2 , bpu|Mux690~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[84][1] , bpu|BHT[84][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~56 , bpu|Mux520~56, dual_issue_processor, 1
instance = comp, \bpu|Mux520~57 , bpu|Mux520~57, dual_issue_processor, 1
instance = comp, \bpu|Mux520~58 , bpu|Mux520~58, dual_issue_processor, 1
instance = comp, \bpu|Mux520~61 , bpu|Mux520~61, dual_issue_processor, 1
instance = comp, \bpu|Mux752~0 , bpu|Mux752~0, dual_issue_processor, 1
instance = comp, \bpu|Mux752~1 , bpu|Mux752~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[115][1] , bpu|BHT[115][1], dual_issue_processor, 1
instance = comp, \bpu|Mux688~0 , bpu|Mux688~0, dual_issue_processor, 1
instance = comp, \bpu|Mux688~1 , bpu|Mux688~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[83][1] , bpu|BHT[83][1], dual_issue_processor, 1
instance = comp, \bpu|Mux656~0 , bpu|Mux656~0, dual_issue_processor, 1
instance = comp, \bpu|Mux656~1 , bpu|Mux656~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[67][1] , bpu|BHT[67][1], dual_issue_processor, 1
instance = comp, \bpu|Mux720~1 , bpu|Mux720~1, dual_issue_processor, 1
instance = comp, \bpu|Mux720~2 , bpu|Mux720~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[99][1] , bpu|BHT[99][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~69 , bpu|Mux520~69, dual_issue_processor, 1
instance = comp, \bpu|Mux520~70 , bpu|Mux520~70, dual_issue_processor, 1
instance = comp, \bpu|Mux714~1 , bpu|Mux714~1, dual_issue_processor, 1
instance = comp, \bpu|Mux714~2 , bpu|Mux714~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[96][1] , bpu|BHT[96][1], dual_issue_processor, 1
instance = comp, \bpu|Mux746~0 , bpu|Mux746~0, dual_issue_processor, 1
instance = comp, \bpu|Mux746~1 , bpu|Mux746~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[112][1] , bpu|BHT[112][1], dual_issue_processor, 1
instance = comp, \bpu|Mux650~0 , bpu|Mux650~0, dual_issue_processor, 1
instance = comp, \bpu|Mux650~1 , bpu|Mux650~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[64][1] , bpu|BHT[64][1], dual_issue_processor, 1
instance = comp, \bpu|Mux682~0 , bpu|Mux682~0, dual_issue_processor, 1
instance = comp, \bpu|Mux682~1 , bpu|Mux682~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[80][1] , bpu|BHT[80][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~66 , bpu|Mux520~66, dual_issue_processor, 1
instance = comp, \bpu|Mux520~67 , bpu|Mux520~67, dual_issue_processor, 1
instance = comp, \bpu|Mux716~1 , bpu|Mux716~1, dual_issue_processor, 1
instance = comp, \bpu|Mux716~2 , bpu|Mux716~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[97][1] , bpu|BHT[97][1], dual_issue_processor, 1
instance = comp, \bpu|Mux652~0 , bpu|Mux652~0, dual_issue_processor, 1
instance = comp, \bpu|Mux652~1 , bpu|Mux652~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[65][1] , bpu|BHT[65][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~64 , bpu|Mux520~64, dual_issue_processor, 1
instance = comp, \bpu|Mux748~0 , bpu|Mux748~0, dual_issue_processor, 1
instance = comp, \bpu|Mux748~1 , bpu|Mux748~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[113][1] , bpu|BHT[113][1], dual_issue_processor, 1
instance = comp, \bpu|Mux684~0 , bpu|Mux684~0, dual_issue_processor, 1
instance = comp, \bpu|Mux684~1 , bpu|Mux684~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[81][1] , bpu|BHT[81][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~65 , bpu|Mux520~65, dual_issue_processor, 1
instance = comp, \bpu|Mux520~68 , bpu|Mux520~68, dual_issue_processor, 1
instance = comp, \bpu|Mux718~1 , bpu|Mux718~1, dual_issue_processor, 1
instance = comp, \bpu|Mux718~2 , bpu|Mux718~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[98][1] , bpu|BHT[98][1], dual_issue_processor, 1
instance = comp, \bpu|Mux750~0 , bpu|Mux750~0, dual_issue_processor, 1
instance = comp, \bpu|Mux750~1 , bpu|Mux750~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[114][1] , bpu|BHT[114][1], dual_issue_processor, 1
instance = comp, \bpu|Mux654~0 , bpu|Mux654~0, dual_issue_processor, 1
instance = comp, \bpu|Mux654~1 , bpu|Mux654~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[66][1] , bpu|BHT[66][1], dual_issue_processor, 1
instance = comp, \bpu|Mux686~0 , bpu|Mux686~0, dual_issue_processor, 1
instance = comp, \bpu|Mux686~1 , bpu|Mux686~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[82][1] , bpu|BHT[82][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~62 , bpu|Mux520~62, dual_issue_processor, 1
instance = comp, \bpu|Mux520~63 , bpu|Mux520~63, dual_issue_processor, 1
instance = comp, \bpu|Mux520~71 , bpu|Mux520~71, dual_issue_processor, 1
instance = comp, \bpu|Mux520~72 , bpu|Mux520~72, dual_issue_processor, 1
instance = comp, \bpu|Mux766~0 , bpu|Mux766~0, dual_issue_processor, 1
instance = comp, \bpu|Mux766~1 , bpu|Mux766~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[122][1] , bpu|BHT[122][1], dual_issue_processor, 1
instance = comp, \bpu|Mux762~0 , bpu|Mux762~0, dual_issue_processor, 1
instance = comp, \bpu|Mux762~1 , bpu|Mux762~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[120][1] , bpu|BHT[120][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~49 , bpu|Mux520~49, dual_issue_processor, 1
instance = comp, \bpu|Mux768~0 , bpu|Mux768~0, dual_issue_processor, 1
instance = comp, \bpu|Mux768~1 , bpu|Mux768~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[123][1] , bpu|BHT[123][1], dual_issue_processor, 1
instance = comp, \bpu|Mux764~0 , bpu|Mux764~0, dual_issue_processor, 1
instance = comp, \bpu|Mux764~1 , bpu|Mux764~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[121][1] , bpu|BHT[121][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~50 , bpu|Mux520~50, dual_issue_processor, 1
instance = comp, \bpu|Mux734~1 , bpu|Mux734~1, dual_issue_processor, 1
instance = comp, \bpu|Mux734~2 , bpu|Mux734~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[106][1] , bpu|BHT[106][1], dual_issue_processor, 1
instance = comp, \bpu|Mux736~1 , bpu|Mux736~1, dual_issue_processor, 1
instance = comp, \bpu|Mux736~2 , bpu|Mux736~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[107][1] , bpu|BHT[107][1], dual_issue_processor, 1
instance = comp, \bpu|Mux730~1 , bpu|Mux730~1, dual_issue_processor, 1
instance = comp, \bpu|Mux730~2 , bpu|Mux730~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[104][1] , bpu|BHT[104][1], dual_issue_processor, 1
instance = comp, \bpu|Mux732~0 , bpu|Mux732~0, dual_issue_processor, 1
instance = comp, \bpu|Mux732~1 , bpu|Mux732~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[105][1] , bpu|BHT[105][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~42 , bpu|Mux520~42, dual_issue_processor, 1
instance = comp, \bpu|Mux520~43 , bpu|Mux520~43, dual_issue_processor, 1
instance = comp, \bpu|Mux668~0 , bpu|Mux668~0, dual_issue_processor, 1
instance = comp, \bpu|Mux668~1 , bpu|Mux668~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[73][1] , bpu|BHT[73][1], dual_issue_processor, 1
instance = comp, \bpu|Mux666~0 , bpu|Mux666~0, dual_issue_processor, 1
instance = comp, \bpu|Mux666~1 , bpu|Mux666~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[72][1] , bpu|BHT[72][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~46 , bpu|Mux520~46, dual_issue_processor, 1
instance = comp, \bpu|Mux672~0 , bpu|Mux672~0, dual_issue_processor, 1
instance = comp, \bpu|Mux672~1 , bpu|Mux672~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[75][1] , bpu|BHT[75][1], dual_issue_processor, 1
instance = comp, \bpu|Mux670~0 , bpu|Mux670~0, dual_issue_processor, 1
instance = comp, \bpu|Mux670~1 , bpu|Mux670~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[74][1] , bpu|BHT[74][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~47 , bpu|Mux520~47, dual_issue_processor, 1
instance = comp, \bpu|Mux700~0 , bpu|Mux700~0, dual_issue_processor, 1
instance = comp, \bpu|Mux700~1 , bpu|Mux700~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[89][1] , bpu|BHT[89][1], dual_issue_processor, 1
instance = comp, \bpu|Mux702~0 , bpu|Mux702~0, dual_issue_processor, 1
instance = comp, \bpu|Mux702~1 , bpu|Mux702~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[90][1] , bpu|BHT[90][1], dual_issue_processor, 1
instance = comp, \bpu|Mux698~0 , bpu|Mux698~0, dual_issue_processor, 1
instance = comp, \bpu|Mux698~1 , bpu|Mux698~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[88][1] , bpu|BHT[88][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~44 , bpu|Mux520~44, dual_issue_processor, 1
instance = comp, \bpu|Mux704~0 , bpu|Mux704~0, dual_issue_processor, 1
instance = comp, \bpu|Mux704~1 , bpu|Mux704~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[91][1] , bpu|BHT[91][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~45 , bpu|Mux520~45, dual_issue_processor, 1
instance = comp, \bpu|Mux520~48 , bpu|Mux520~48, dual_issue_processor, 1
instance = comp, \bpu|Mux520~51 , bpu|Mux520~51, dual_issue_processor, 1
instance = comp, \bpu|Mux712~1 , bpu|Mux712~1, dual_issue_processor, 1
instance = comp, \bpu|Mux712~2 , bpu|Mux712~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[95][1] , bpu|BHT[95][1], dual_issue_processor, 1
instance = comp, \bpu|Mux680~0 , bpu|Mux680~0, dual_issue_processor, 1
instance = comp, \bpu|Mux680~1 , bpu|Mux680~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[79][1] , bpu|BHT[79][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~80 , bpu|Mux520~80, dual_issue_processor, 1
instance = comp, \bpu|Mux776~0 , bpu|Mux776~0, dual_issue_processor, 1
instance = comp, \bpu|Mux776~1 , bpu|Mux776~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[127][1] , bpu|BHT[127][1], dual_issue_processor, 1
instance = comp, \bpu|Mux744~0 , bpu|Mux744~0, dual_issue_processor, 1
instance = comp, \bpu|Mux744~1 , bpu|Mux744~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[111][1] , bpu|BHT[111][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~81 , bpu|Mux520~81, dual_issue_processor, 1
instance = comp, \bpu|Mux710~1 , bpu|Mux710~1, dual_issue_processor, 1
instance = comp, \bpu|Mux710~2 , bpu|Mux710~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[94][1] , bpu|BHT[94][1], dual_issue_processor, 1
instance = comp, \bpu|Mux742~0 , bpu|Mux742~0, dual_issue_processor, 1
instance = comp, \bpu|Mux742~1 , bpu|Mux742~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[110][1] , bpu|BHT[110][1], dual_issue_processor, 1
instance = comp, \bpu|Mux678~0 , bpu|Mux678~0, dual_issue_processor, 1
instance = comp, \bpu|Mux678~1 , bpu|Mux678~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[78][1] , bpu|BHT[78][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~73 , bpu|Mux520~73, dual_issue_processor, 1
instance = comp, \bpu|Mux774~0 , bpu|Mux774~0, dual_issue_processor, 1
instance = comp, \bpu|Mux774~1 , bpu|Mux774~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[126][1] , bpu|BHT[126][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~74 , bpu|Mux520~74, dual_issue_processor, 1
instance = comp, \bpu|Mux738~0 , bpu|Mux738~0, dual_issue_processor, 1
instance = comp, \bpu|Mux738~1 , bpu|Mux738~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[108][1] , bpu|BHT[108][1], dual_issue_processor, 1
instance = comp, \bpu|Mux674~0 , bpu|Mux674~0, dual_issue_processor, 1
instance = comp, \bpu|Mux674~1 , bpu|Mux674~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[76][1] , bpu|BHT[76][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~77 , bpu|Mux520~77, dual_issue_processor, 1
instance = comp, \bpu|Mux770~0 , bpu|Mux770~0, dual_issue_processor, 1
instance = comp, \bpu|Mux770~1 , bpu|Mux770~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[124][1] , bpu|BHT[124][1], dual_issue_processor, 1
instance = comp, \bpu|Mux706~1 , bpu|Mux706~1, dual_issue_processor, 1
instance = comp, \bpu|Mux706~2 , bpu|Mux706~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[92][1] , bpu|BHT[92][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~78 , bpu|Mux520~78, dual_issue_processor, 1
instance = comp, \bpu|Mux708~1 , bpu|Mux708~1, dual_issue_processor, 1
instance = comp, \bpu|Mux708~2 , bpu|Mux708~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[93][1] , bpu|BHT[93][1], dual_issue_processor, 1
instance = comp, \bpu|Mux676~0 , bpu|Mux676~0, dual_issue_processor, 1
instance = comp, \bpu|Mux676~1 , bpu|Mux676~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[77][1] , bpu|BHT[77][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~75 , bpu|Mux520~75, dual_issue_processor, 1
instance = comp, \bpu|Mux772~0 , bpu|Mux772~0, dual_issue_processor, 1
instance = comp, \bpu|Mux772~1 , bpu|Mux772~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[125][1] , bpu|BHT[125][1], dual_issue_processor, 1
instance = comp, \bpu|Mux740~0 , bpu|Mux740~0, dual_issue_processor, 1
instance = comp, \bpu|Mux740~1 , bpu|Mux740~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[109][1] , bpu|BHT[109][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~76 , bpu|Mux520~76, dual_issue_processor, 1
instance = comp, \bpu|Mux520~79 , bpu|Mux520~79, dual_issue_processor, 1
instance = comp, \bpu|Mux520~82 , bpu|Mux520~82, dual_issue_processor, 1
instance = comp, \bpu|Mux520~83 , bpu|Mux520~83, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~26 , bpu|Decoder4~26, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~26 , bpu|Decoder3~26, dual_issue_processor, 1
instance = comp, \bpu|Mux532~0 , bpu|Mux532~0, dual_issue_processor, 1
instance = comp, \bpu|Mux532~1 , bpu|Mux532~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[5][1] , bpu|BHT[5][1], dual_issue_processor, 1
instance = comp, \bpu|Mux536~0 , bpu|Mux536~0, dual_issue_processor, 1
instance = comp, \bpu|Mux536~1 , bpu|Mux536~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[7][1] , bpu|BHT[7][1], dual_issue_processor, 1
instance = comp, \bpu|Mux534~0 , bpu|Mux534~0, dual_issue_processor, 1
instance = comp, \bpu|Mux534~1 , bpu|Mux534~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[6][1] , bpu|BHT[6][1], dual_issue_processor, 1
instance = comp, \bpu|Mux530~0 , bpu|Mux530~0, dual_issue_processor, 1
instance = comp, \bpu|Mux530~1 , bpu|Mux530~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[4][1] , bpu|BHT[4][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~104 , bpu|Mux520~104, dual_issue_processor, 1
instance = comp, \bpu|Mux520~105 , bpu|Mux520~105, dual_issue_processor, 1
instance = comp, \bpu|Mux528~0 , bpu|Mux528~0, dual_issue_processor, 1
instance = comp, \bpu|Mux528~1 , bpu|Mux528~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[3][1] , bpu|BHT[3][1], dual_issue_processor, 1
instance = comp, \bpu|Mux526~0 , bpu|Mux526~0, dual_issue_processor, 1
instance = comp, \bpu|Mux526~1 , bpu|Mux526~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[2][1] , bpu|BHT[2][1], dual_issue_processor, 1
instance = comp, \bpu|Mux524~0 , bpu|Mux524~0, dual_issue_processor, 1
instance = comp, \bpu|Mux524~1 , bpu|Mux524~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[1][1] , bpu|BHT[1][1], dual_issue_processor, 1
instance = comp, \bpu|Mux522~1 , bpu|Mux522~1, dual_issue_processor, 1
instance = comp, \bpu|Mux522~2 , bpu|Mux522~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[0][1] , bpu|BHT[0][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~108 , bpu|Mux520~108, dual_issue_processor, 1
instance = comp, \bpu|Mux520~109 , bpu|Mux520~109, dual_issue_processor, 1
instance = comp, \bpu|Mux540~0 , bpu|Mux540~0, dual_issue_processor, 1
instance = comp, \bpu|Mux540~1 , bpu|Mux540~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[9][1] , bpu|BHT[9][1], dual_issue_processor, 1
instance = comp, \bpu|Mux538~0 , bpu|Mux538~0, dual_issue_processor, 1
instance = comp, \bpu|Mux538~1 , bpu|Mux538~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[8][1] , bpu|BHT[8][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~106 , bpu|Mux520~106, dual_issue_processor, 1
instance = comp, \bpu|Mux544~0 , bpu|Mux544~0, dual_issue_processor, 1
instance = comp, \bpu|Mux544~1 , bpu|Mux544~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[11][1] , bpu|BHT[11][1], dual_issue_processor, 1
instance = comp, \bpu|Mux542~0 , bpu|Mux542~0, dual_issue_processor, 1
instance = comp, \bpu|Mux542~1 , bpu|Mux542~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[10][1] , bpu|BHT[10][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~107 , bpu|Mux520~107, dual_issue_processor, 1
instance = comp, \bpu|Mux520~110 , bpu|Mux520~110, dual_issue_processor, 1
instance = comp, \bpu|Mux548~0 , bpu|Mux548~0, dual_issue_processor, 1
instance = comp, \bpu|Mux548~1 , bpu|Mux548~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[13][1] , bpu|BHT[13][1], dual_issue_processor, 1
instance = comp, \bpu|Mux552~0 , bpu|Mux552~0, dual_issue_processor, 1
instance = comp, \bpu|Mux552~1 , bpu|Mux552~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[15][1] , bpu|BHT[15][1], dual_issue_processor, 1
instance = comp, \bpu|Mux550~0 , bpu|Mux550~0, dual_issue_processor, 1
instance = comp, \bpu|Mux550~1 , bpu|Mux550~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[14][1] , bpu|BHT[14][1], dual_issue_processor, 1
instance = comp, \bpu|Mux546~0 , bpu|Mux546~0, dual_issue_processor, 1
instance = comp, \bpu|Mux546~1 , bpu|Mux546~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[12][1] , bpu|BHT[12][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~111 , bpu|Mux520~111, dual_issue_processor, 1
instance = comp, \bpu|Mux520~112 , bpu|Mux520~112, dual_issue_processor, 1
instance = comp, \bpu|Mux520~113 , bpu|Mux520~113, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~25 , bpu|Decoder4~25, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~25 , bpu|Decoder3~25, dual_issue_processor, 1
instance = comp, \bpu|Mux580~0 , bpu|Mux580~0, dual_issue_processor, 1
instance = comp, \bpu|Mux580~1 , bpu|Mux580~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[29][1] , bpu|BHT[29][1], dual_issue_processor, 1
instance = comp, \bpu|Mux584~0 , bpu|Mux584~0, dual_issue_processor, 1
instance = comp, \bpu|Mux584~1 , bpu|Mux584~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[31][1] , bpu|BHT[31][1], dual_issue_processor, 1
instance = comp, \bpu|Mux582~0 , bpu|Mux582~0, dual_issue_processor, 1
instance = comp, \bpu|Mux582~1 , bpu|Mux582~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[30][1] , bpu|BHT[30][1], dual_issue_processor, 1
instance = comp, \bpu|Mux578~0 , bpu|Mux578~0, dual_issue_processor, 1
instance = comp, \bpu|Mux578~1 , bpu|Mux578~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[28][1] , bpu|BHT[28][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~101 , bpu|Mux520~101, dual_issue_processor, 1
instance = comp, \bpu|Mux520~102 , bpu|Mux520~102, dual_issue_processor, 1
instance = comp, \bpu|Mux570~0 , bpu|Mux570~0, dual_issue_processor, 1
instance = comp, \bpu|Mux570~1 , bpu|Mux570~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[24][1] , bpu|BHT[24][1], dual_issue_processor, 1
instance = comp, \bpu|Mux572~0 , bpu|Mux572~0, dual_issue_processor, 1
instance = comp, \bpu|Mux572~1 , bpu|Mux572~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[25][1] , bpu|BHT[25][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~94 , bpu|Mux520~94, dual_issue_processor, 1
instance = comp, \bpu|Mux576~0 , bpu|Mux576~0, dual_issue_processor, 1
instance = comp, \bpu|Mux576~1 , bpu|Mux576~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[27][1] , bpu|BHT[27][1], dual_issue_processor, 1
instance = comp, \bpu|Mux574~0 , bpu|Mux574~0, dual_issue_processor, 1
instance = comp, \bpu|Mux574~1 , bpu|Mux574~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[26][1] , bpu|BHT[26][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~95 , bpu|Mux520~95, dual_issue_processor, 1
instance = comp, \bpu|Mux564~0 , bpu|Mux564~0, dual_issue_processor, 1
instance = comp, \bpu|Mux564~1 , bpu|Mux564~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[21][1] , bpu|BHT[21][1], dual_issue_processor, 1
instance = comp, \bpu|Mux566~0 , bpu|Mux566~0, dual_issue_processor, 1
instance = comp, \bpu|Mux566~1 , bpu|Mux566~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[22][1] , bpu|BHT[22][1], dual_issue_processor, 1
instance = comp, \bpu|Mux562~0 , bpu|Mux562~0, dual_issue_processor, 1
instance = comp, \bpu|Mux562~1 , bpu|Mux562~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[20][1] , bpu|BHT[20][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~96 , bpu|Mux520~96, dual_issue_processor, 1
instance = comp, \bpu|Mux568~0 , bpu|Mux568~0, dual_issue_processor, 1
instance = comp, \bpu|Mux568~1 , bpu|Mux568~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[23][1] , bpu|BHT[23][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~97 , bpu|Mux520~97, dual_issue_processor, 1
instance = comp, \bpu|Mux558~0 , bpu|Mux558~0, dual_issue_processor, 1
instance = comp, \bpu|Mux558~1 , bpu|Mux558~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[18][1] , bpu|BHT[18][1], dual_issue_processor, 1
instance = comp, \bpu|Mux554~0 , bpu|Mux554~0, dual_issue_processor, 1
instance = comp, \bpu|Mux554~1 , bpu|Mux554~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[16][1] , bpu|BHT[16][1], dual_issue_processor, 1
instance = comp, \bpu|Mux556~0 , bpu|Mux556~0, dual_issue_processor, 1
instance = comp, \bpu|Mux556~1 , bpu|Mux556~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[17][1] , bpu|BHT[17][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~98 , bpu|Mux520~98, dual_issue_processor, 1
instance = comp, \bpu|Mux560~0 , bpu|Mux560~0, dual_issue_processor, 1
instance = comp, \bpu|Mux560~1 , bpu|Mux560~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[19][1] , bpu|BHT[19][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~99 , bpu|Mux520~99, dual_issue_processor, 1
instance = comp, \bpu|Mux520~100 , bpu|Mux520~100, dual_issue_processor, 1
instance = comp, \bpu|Mux520~103 , bpu|Mux520~103, dual_issue_processor, 1
instance = comp, \bpu|Mux520~114 , bpu|Mux520~114, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~27 , bpu|Decoder4~27, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~27 , bpu|Decoder3~27, dual_issue_processor, 1
instance = comp, \bpu|Mux640~0 , bpu|Mux640~0, dual_issue_processor, 1
instance = comp, \bpu|Mux640~1 , bpu|Mux640~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[59][1] , bpu|BHT[59][1], dual_issue_processor, 1
instance = comp, \bpu|Mux638~0 , bpu|Mux638~0, dual_issue_processor, 1
instance = comp, \bpu|Mux638~1 , bpu|Mux638~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[58][1] , bpu|BHT[58][1], dual_issue_processor, 1
instance = comp, \bpu|Mux634~0 , bpu|Mux634~0, dual_issue_processor, 1
instance = comp, \bpu|Mux634~1 , bpu|Mux634~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[56][1] , bpu|BHT[56][1], dual_issue_processor, 1
instance = comp, \bpu|Mux636~0 , bpu|Mux636~0, dual_issue_processor, 1
instance = comp, \bpu|Mux636~1 , bpu|Mux636~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[57][1] , bpu|BHT[57][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~115 , bpu|Mux520~115, dual_issue_processor, 1
instance = comp, \bpu|Mux520~116 , bpu|Mux520~116, dual_issue_processor, 1
instance = comp, \bpu|Mux646~0 , bpu|Mux646~0, dual_issue_processor, 1
instance = comp, \bpu|Mux646~1 , bpu|Mux646~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[62][1] , bpu|BHT[62][1], dual_issue_processor, 1
instance = comp, \bpu|Mux642~0 , bpu|Mux642~0, dual_issue_processor, 1
instance = comp, \bpu|Mux642~1 , bpu|Mux642~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[60][1] , bpu|BHT[60][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~122 , bpu|Mux520~122, dual_issue_processor, 1
instance = comp, \bpu|Mux644~0 , bpu|Mux644~0, dual_issue_processor, 1
instance = comp, \bpu|Mux644~1 , bpu|Mux644~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[61][1] , bpu|BHT[61][1], dual_issue_processor, 1
instance = comp, \bpu|Mux648~0 , bpu|Mux648~0, dual_issue_processor, 1
instance = comp, \bpu|Mux648~1 , bpu|Mux648~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[63][1] , bpu|BHT[63][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~123 , bpu|Mux520~123, dual_issue_processor, 1
instance = comp, \bpu|Mux618~0 , bpu|Mux618~0, dual_issue_processor, 1
instance = comp, \bpu|Mux618~1 , bpu|Mux618~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[48][1] , bpu|BHT[48][1], dual_issue_processor, 1
instance = comp, \bpu|Mux620~0 , bpu|Mux620~0, dual_issue_processor, 1
instance = comp, \bpu|Mux620~1 , bpu|Mux620~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[49][1] , bpu|BHT[49][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~119 , bpu|Mux520~119, dual_issue_processor, 1
instance = comp, \bpu|Mux624~0 , bpu|Mux624~0, dual_issue_processor, 1
instance = comp, \bpu|Mux624~1 , bpu|Mux624~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[51][1] , bpu|BHT[51][1], dual_issue_processor, 1
instance = comp, \bpu|Mux622~0 , bpu|Mux622~0, dual_issue_processor, 1
instance = comp, \bpu|Mux622~1 , bpu|Mux622~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[50][1] , bpu|BHT[50][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~120 , bpu|Mux520~120, dual_issue_processor, 1
instance = comp, \bpu|Mux630~0 , bpu|Mux630~0, dual_issue_processor, 1
instance = comp, \bpu|Mux630~1 , bpu|Mux630~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[54][1] , bpu|BHT[54][1], dual_issue_processor, 1
instance = comp, \bpu|Mux626~0 , bpu|Mux626~0, dual_issue_processor, 1
instance = comp, \bpu|Mux626~1 , bpu|Mux626~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[52][1] , bpu|BHT[52][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~117 , bpu|Mux520~117, dual_issue_processor, 1
instance = comp, \bpu|Mux632~0 , bpu|Mux632~0, dual_issue_processor, 1
instance = comp, \bpu|Mux632~1 , bpu|Mux632~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[55][1] , bpu|BHT[55][1], dual_issue_processor, 1
instance = comp, \bpu|Mux628~0 , bpu|Mux628~0, dual_issue_processor, 1
instance = comp, \bpu|Mux628~1 , bpu|Mux628~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[53][1] , bpu|BHT[53][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~118 , bpu|Mux520~118, dual_issue_processor, 1
instance = comp, \bpu|Mux520~121 , bpu|Mux520~121, dual_issue_processor, 1
instance = comp, \bpu|Mux520~124 , bpu|Mux520~124, dual_issue_processor, 1
instance = comp, \bpu|Decoder4~24 , bpu|Decoder4~24, dual_issue_processor, 1
instance = comp, \bpu|Decoder3~24 , bpu|Decoder3~24, dual_issue_processor, 1
instance = comp, \bpu|Mux616~0 , bpu|Mux616~0, dual_issue_processor, 1
instance = comp, \bpu|Mux616~1 , bpu|Mux616~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[47][1] , bpu|BHT[47][1], dual_issue_processor, 1
instance = comp, \bpu|Mux612~0 , bpu|Mux612~0, dual_issue_processor, 1
instance = comp, \bpu|Mux612~1 , bpu|Mux612~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[45][1] , bpu|BHT[45][1], dual_issue_processor, 1
instance = comp, \bpu|Mux610~0 , bpu|Mux610~0, dual_issue_processor, 1
instance = comp, \bpu|Mux610~1 , bpu|Mux610~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[44][1] , bpu|BHT[44][1], dual_issue_processor, 1
instance = comp, \bpu|Mux614~0 , bpu|Mux614~0, dual_issue_processor, 1
instance = comp, \bpu|Mux614~1 , bpu|Mux614~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[46][1] , bpu|BHT[46][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~91 , bpu|Mux520~91, dual_issue_processor, 1
instance = comp, \bpu|Mux520~92 , bpu|Mux520~92, dual_issue_processor, 1
instance = comp, \bpu|Mux592~0 , bpu|Mux592~0, dual_issue_processor, 1
instance = comp, \bpu|Mux592~1 , bpu|Mux592~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[35][1] , bpu|BHT[35][1], dual_issue_processor, 1
instance = comp, \bpu|Mux586~0 , bpu|Mux586~0, dual_issue_processor, 1
instance = comp, \bpu|Mux586~1 , bpu|Mux586~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[32][1] , bpu|BHT[32][1], dual_issue_processor, 1
instance = comp, \bpu|Mux588~0 , bpu|Mux588~0, dual_issue_processor, 1
instance = comp, \bpu|Mux588~1 , bpu|Mux588~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[33][1] , bpu|BHT[33][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~88 , bpu|Mux520~88, dual_issue_processor, 1
instance = comp, \bpu|Mux590~0 , bpu|Mux590~0, dual_issue_processor, 1
instance = comp, \bpu|Mux590~1 , bpu|Mux590~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[34][1] , bpu|BHT[34][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~89 , bpu|Mux520~89, dual_issue_processor, 1
instance = comp, \bpu|Mux606~0 , bpu|Mux606~0, dual_issue_processor, 1
instance = comp, \bpu|Mux606~1 , bpu|Mux606~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[42][1] , bpu|BHT[42][1], dual_issue_processor, 1
instance = comp, \bpu|Mux608~0 , bpu|Mux608~0, dual_issue_processor, 1
instance = comp, \bpu|Mux608~1 , bpu|Mux608~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[43][1] , bpu|BHT[43][1], dual_issue_processor, 1
instance = comp, \bpu|Mux604~0 , bpu|Mux604~0, dual_issue_processor, 1
instance = comp, \bpu|Mux604~1 , bpu|Mux604~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[41][1] , bpu|BHT[41][1], dual_issue_processor, 1
instance = comp, \bpu|Mux602~0 , bpu|Mux602~0, dual_issue_processor, 1
instance = comp, \bpu|Mux602~1 , bpu|Mux602~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[40][1] , bpu|BHT[40][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~86 , bpu|Mux520~86, dual_issue_processor, 1
instance = comp, \bpu|Mux520~87 , bpu|Mux520~87, dual_issue_processor, 1
instance = comp, \bpu|Mux520~90 , bpu|Mux520~90, dual_issue_processor, 1
instance = comp, \bpu|Mux600~0 , bpu|Mux600~0, dual_issue_processor, 1
instance = comp, \bpu|Mux600~1 , bpu|Mux600~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[39][1] , bpu|BHT[39][1], dual_issue_processor, 1
instance = comp, \bpu|Mux594~0 , bpu|Mux594~0, dual_issue_processor, 1
instance = comp, \bpu|Mux594~1 , bpu|Mux594~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[36][1] , bpu|BHT[36][1], dual_issue_processor, 1
instance = comp, \bpu|Mux598~0 , bpu|Mux598~0, dual_issue_processor, 1
instance = comp, \bpu|Mux598~1 , bpu|Mux598~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[38][1] , bpu|BHT[38][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~84 , bpu|Mux520~84, dual_issue_processor, 1
instance = comp, \bpu|Mux596~0 , bpu|Mux596~0, dual_issue_processor, 1
instance = comp, \bpu|Mux596~1 , bpu|Mux596~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[37][1] , bpu|BHT[37][1], dual_issue_processor, 1
instance = comp, \bpu|Mux520~85 , bpu|Mux520~85, dual_issue_processor, 1
instance = comp, \bpu|Mux520~93 , bpu|Mux520~93, dual_issue_processor, 1
instance = comp, \bpu|Mux520~125 , bpu|Mux520~125, dual_issue_processor, 1
instance = comp, \bpu|Mux520~126 , bpu|Mux520~126, dual_issue_processor, 1
instance = comp, \bpu|Mux520~169 , bpu|Mux520~169, dual_issue_processor, 1
instance = comp, \bpu|Mux523~0 , bpu|Mux523~0, dual_issue_processor, 1
instance = comp, \bpu|Mux705~0 , bpu|Mux705~0, dual_issue_processor, 1
instance = comp, \bpu|Mux769~0 , bpu|Mux769~0, dual_issue_processor, 1
instance = comp, \bpu|Mux769~1 , bpu|Mux769~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[123][0] , bpu|BHT[123][0], dual_issue_processor, 1
instance = comp, \bpu|Mux897~0 , bpu|Mux897~0, dual_issue_processor, 1
instance = comp, \bpu|Mux897~1 , bpu|Mux897~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[187][0] , bpu|BHT[187][0], dual_issue_processor, 1
instance = comp, \bpu|Mux641~0 , bpu|Mux641~0, dual_issue_processor, 1
instance = comp, \bpu|Mux641~1 , bpu|Mux641~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[59][0] , bpu|BHT[59][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~160 , bpu|Mux7~160, dual_issue_processor, 1
instance = comp, \bpu|Mux1025~0 , bpu|Mux1025~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1025~1 , bpu|Mux1025~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[251][0] , bpu|BHT[251][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~161 , bpu|Mux7~161, dual_issue_processor, 1
instance = comp, \bpu|Mux689~0 , bpu|Mux689~0, dual_issue_processor, 1
instance = comp, \bpu|Mux625~0 , bpu|Mux625~0, dual_issue_processor, 1
instance = comp, \bpu|Mux625~1 , bpu|Mux625~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[51][0] , bpu|BHT[51][0], dual_issue_processor, 1
instance = comp, \bpu|Mux881~0 , bpu|Mux881~0, dual_issue_processor, 1
instance = comp, \bpu|Mux881~1 , bpu|Mux881~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[179][0] , bpu|BHT[179][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~162 , bpu|Mux7~162, dual_issue_processor, 1
instance = comp, \bpu|Mux753~0 , bpu|Mux753~0, dual_issue_processor, 1
instance = comp, \bpu|Mux753~1 , bpu|Mux753~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[115][0] , bpu|BHT[115][0], dual_issue_processor, 1
instance = comp, \bpu|Mux1009~0 , bpu|Mux1009~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1009~1 , bpu|Mux1009~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[243][0] , bpu|BHT[243][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~163 , bpu|Mux7~163, dual_issue_processor, 1
instance = comp, \bpu|Mux7~164 , bpu|Mux7~164, dual_issue_processor, 1
instance = comp, \bpu|Mux713~0 , bpu|Mux713~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1033~0 , bpu|Mux1033~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1033~1 , bpu|Mux1033~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[255][0] , bpu|BHT[255][0], dual_issue_processor, 1
instance = comp, \bpu|Mux777~0 , bpu|Mux777~0, dual_issue_processor, 1
instance = comp, \bpu|Mux777~1 , bpu|Mux777~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[127][0] , bpu|BHT[127][0], dual_issue_processor, 1
instance = comp, \bpu|Mux649~0 , bpu|Mux649~0, dual_issue_processor, 1
instance = comp, \bpu|Mux649~1 , bpu|Mux649~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[63][0] , bpu|BHT[63][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~165 , bpu|Mux7~165, dual_issue_processor, 1
instance = comp, \bpu|Mux905~0 , bpu|Mux905~0, dual_issue_processor, 1
instance = comp, \bpu|Mux905~1 , bpu|Mux905~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[191][0] , bpu|BHT[191][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~166 , bpu|Mux7~166, dual_issue_processor, 1
instance = comp, \bpu|Mux697~0 , bpu|Mux697~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1017~0 , bpu|Mux1017~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1017~1 , bpu|Mux1017~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[247][0] , bpu|BHT[247][0], dual_issue_processor, 1
instance = comp, \bpu|Mux761~0 , bpu|Mux761~0, dual_issue_processor, 1
instance = comp, \bpu|Mux761~1 , bpu|Mux761~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[119][0] , bpu|BHT[119][0], dual_issue_processor, 1
instance = comp, \bpu|Mux633~0 , bpu|Mux633~0, dual_issue_processor, 1
instance = comp, \bpu|Mux633~1 , bpu|Mux633~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[55][0] , bpu|BHT[55][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~158 , bpu|Mux7~158, dual_issue_processor, 1
instance = comp, \bpu|Mux889~0 , bpu|Mux889~0, dual_issue_processor, 1
instance = comp, \bpu|Mux889~1 , bpu|Mux889~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[183][0] , bpu|BHT[183][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~159 , bpu|Mux7~159, dual_issue_processor, 1
instance = comp, \bpu|Mux7~167 , bpu|Mux7~167, dual_issue_processor, 1
instance = comp, \bpu|Mux937~0 , bpu|Mux937~0, dual_issue_processor, 1
instance = comp, \bpu|Mux937~1 , bpu|Mux937~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[207][0] , bpu|BHT[207][0], dual_issue_processor, 1
instance = comp, \bpu|Mux929~0 , bpu|Mux929~0, dual_issue_processor, 1
instance = comp, \bpu|Mux929~1 , bpu|Mux929~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[203][0] , bpu|BHT[203][0], dual_issue_processor, 1
instance = comp, \bpu|Mux913~0 , bpu|Mux913~0, dual_issue_processor, 1
instance = comp, \bpu|Mux913~1 , bpu|Mux913~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[195][0] , bpu|BHT[195][0], dual_issue_processor, 1
instance = comp, \bpu|Mux921~0 , bpu|Mux921~0, dual_issue_processor, 1
instance = comp, \bpu|Mux921~1 , bpu|Mux921~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[199][0] , bpu|BHT[199][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~154 , bpu|Mux7~154, dual_issue_processor, 1
instance = comp, \bpu|Mux7~155 , bpu|Mux7~155, dual_issue_processor, 1
instance = comp, \bpu|Mux809~0 , bpu|Mux809~0, dual_issue_processor, 1
instance = comp, \bpu|Mux809~1 , bpu|Mux809~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[143][0] , bpu|BHT[143][0], dual_issue_processor, 1
instance = comp, \bpu|Mux793~0 , bpu|Mux793~0, dual_issue_processor, 1
instance = comp, \bpu|Mux793~1 , bpu|Mux793~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[135][0] , bpu|BHT[135][0], dual_issue_processor, 1
instance = comp, \bpu|Mux801~0 , bpu|Mux801~0, dual_issue_processor, 1
instance = comp, \bpu|Mux801~1 , bpu|Mux801~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[139][0] , bpu|BHT[139][0], dual_issue_processor, 1
instance = comp, \bpu|Mux785~0 , bpu|Mux785~0, dual_issue_processor, 1
instance = comp, \bpu|Mux785~1 , bpu|Mux785~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[131][0] , bpu|BHT[131][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~147 , bpu|Mux7~147, dual_issue_processor, 1
instance = comp, \bpu|Mux7~148 , bpu|Mux7~148, dual_issue_processor, 1
instance = comp, \bpu|Mux537~0 , bpu|Mux537~0, dual_issue_processor, 1
instance = comp, \bpu|Mux537~1 , bpu|Mux537~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[7][0] , bpu|BHT[7][0], dual_issue_processor, 1
instance = comp, \bpu|Mux529~0 , bpu|Mux529~0, dual_issue_processor, 1
instance = comp, \bpu|Mux529~1 , bpu|Mux529~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[3][0] , bpu|BHT[3][0], dual_issue_processor, 1
instance = comp, \bpu|Mux545~0 , bpu|Mux545~0, dual_issue_processor, 1
instance = comp, \bpu|Mux545~1 , bpu|Mux545~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[11][0] , bpu|BHT[11][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~151 , bpu|Mux7~151, dual_issue_processor, 1
instance = comp, \bpu|Mux553~0 , bpu|Mux553~0, dual_issue_processor, 1
instance = comp, \bpu|Mux553~1 , bpu|Mux553~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[15][0] , bpu|BHT[15][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~152 , bpu|Mux7~152, dual_issue_processor, 1
instance = comp, \bpu|Mux681~0 , bpu|Mux681~0, dual_issue_processor, 1
instance = comp, \bpu|Mux681~1 , bpu|Mux681~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[79][0] , bpu|BHT[79][0], dual_issue_processor, 1
instance = comp, \bpu|Mux665~0 , bpu|Mux665~0, dual_issue_processor, 1
instance = comp, \bpu|Mux665~1 , bpu|Mux665~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[71][0] , bpu|BHT[71][0], dual_issue_processor, 1
instance = comp, \bpu|Mux657~0 , bpu|Mux657~0, dual_issue_processor, 1
instance = comp, \bpu|Mux657~1 , bpu|Mux657~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[67][0] , bpu|BHT[67][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~149 , bpu|Mux7~149, dual_issue_processor, 1
instance = comp, \bpu|Mux673~0 , bpu|Mux673~0, dual_issue_processor, 1
instance = comp, \bpu|Mux673~1 , bpu|Mux673~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[75][0] , bpu|BHT[75][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~150 , bpu|Mux7~150, dual_issue_processor, 1
instance = comp, \bpu|Mux7~153 , bpu|Mux7~153, dual_issue_processor, 1
instance = comp, \bpu|Mux7~156 , bpu|Mux7~156, dual_issue_processor, 1
instance = comp, \bpu|Mux873~0 , bpu|Mux873~0, dual_issue_processor, 1
instance = comp, \bpu|Mux873~1 , bpu|Mux873~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[175][0] , bpu|BHT[175][0], dual_issue_processor, 1
instance = comp, \bpu|Mux865~0 , bpu|Mux865~0, dual_issue_processor, 1
instance = comp, \bpu|Mux865~1 , bpu|Mux865~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[171][0] , bpu|BHT[171][0], dual_issue_processor, 1
instance = comp, \bpu|Mux849~0 , bpu|Mux849~0, dual_issue_processor, 1
instance = comp, \bpu|Mux849~1 , bpu|Mux849~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[163][0] , bpu|BHT[163][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~137 , bpu|Mux7~137, dual_issue_processor, 1
instance = comp, \bpu|Mux857~0 , bpu|Mux857~0, dual_issue_processor, 1
instance = comp, \bpu|Mux857~1 , bpu|Mux857~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[167][0] , bpu|BHT[167][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~138 , bpu|Mux7~138, dual_issue_processor, 1
instance = comp, \bpu|Mux993~0 , bpu|Mux993~0, dual_issue_processor, 1
instance = comp, \bpu|Mux993~1 , bpu|Mux993~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[235][0] , bpu|BHT[235][0], dual_issue_processor, 1
instance = comp, \bpu|Mux1001~0 , bpu|Mux1001~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1001~1 , bpu|Mux1001~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[239][0] , bpu|BHT[239][0], dual_issue_processor, 1
instance = comp, \bpu|Mux977~0 , bpu|Mux977~0, dual_issue_processor, 1
instance = comp, \bpu|Mux977~1 , bpu|Mux977~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[227][0] , bpu|BHT[227][0], dual_issue_processor, 1
instance = comp, \bpu|Mux985~0 , bpu|Mux985~0, dual_issue_processor, 1
instance = comp, \bpu|Mux985~1 , bpu|Mux985~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[231][0] , bpu|BHT[231][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~144 , bpu|Mux7~144, dual_issue_processor, 1
instance = comp, \bpu|Mux7~145 , bpu|Mux7~145, dual_issue_processor, 1
instance = comp, \bpu|Mux745~0 , bpu|Mux745~0, dual_issue_processor, 1
instance = comp, \bpu|Mux745~1 , bpu|Mux745~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[111][0] , bpu|BHT[111][0], dual_issue_processor, 1
instance = comp, \bpu|Mux737~0 , bpu|Mux737~0, dual_issue_processor, 1
instance = comp, \bpu|Mux737~1 , bpu|Mux737~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[107][0] , bpu|BHT[107][0], dual_issue_processor, 1
instance = comp, \bpu|Mux721~0 , bpu|Mux721~0, dual_issue_processor, 1
instance = comp, \bpu|Mux721~1 , bpu|Mux721~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[99][0] , bpu|BHT[99][0], dual_issue_processor, 1
instance = comp, \bpu|Mux729~0 , bpu|Mux729~0, dual_issue_processor, 1
instance = comp, \bpu|Mux729~1 , bpu|Mux729~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[103][0] , bpu|BHT[103][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~139 , bpu|Mux7~139, dual_issue_processor, 1
instance = comp, \bpu|Mux7~140 , bpu|Mux7~140, dual_issue_processor, 1
instance = comp, \bpu|Mux617~0 , bpu|Mux617~0, dual_issue_processor, 1
instance = comp, \bpu|Mux617~1 , bpu|Mux617~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[47][0] , bpu|BHT[47][0], dual_issue_processor, 1
instance = comp, \bpu|Mux601~0 , bpu|Mux601~0, dual_issue_processor, 1
instance = comp, \bpu|Mux601~1 , bpu|Mux601~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[39][0] , bpu|BHT[39][0], dual_issue_processor, 1
instance = comp, \bpu|Mux609~0 , bpu|Mux609~0, dual_issue_processor, 1
instance = comp, \bpu|Mux609~1 , bpu|Mux609~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[43][0] , bpu|BHT[43][0], dual_issue_processor, 1
instance = comp, \bpu|Mux593~0 , bpu|Mux593~0, dual_issue_processor, 1
instance = comp, \bpu|Mux593~1 , bpu|Mux593~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[35][0] , bpu|BHT[35][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~141 , bpu|Mux7~141, dual_issue_processor, 1
instance = comp, \bpu|Mux7~142 , bpu|Mux7~142, dual_issue_processor, 1
instance = comp, \bpu|Mux7~143 , bpu|Mux7~143, dual_issue_processor, 1
instance = comp, \bpu|Mux7~146 , bpu|Mux7~146, dual_issue_processor, 1
instance = comp, \bpu|Mux7~157 , bpu|Mux7~157, dual_issue_processor, 1
instance = comp, \bpu|Mux705~1 , bpu|Mux705~1, dual_issue_processor, 1
instance = comp, \bpu|Mux705~2 , bpu|Mux705~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[91][0] , bpu|BHT[91][0], dual_issue_processor, 1
instance = comp, \bpu|Mux713~1 , bpu|Mux713~1, dual_issue_processor, 1
instance = comp, \bpu|Mux713~2 , bpu|Mux713~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[95][0] , bpu|BHT[95][0], dual_issue_processor, 1
instance = comp, \bpu|Mux697~1 , bpu|Mux697~1, dual_issue_processor, 1
instance = comp, \bpu|Mux697~2 , bpu|Mux697~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[87][0] , bpu|BHT[87][0], dual_issue_processor, 1
instance = comp, \bpu|Mux689~1 , bpu|Mux689~1, dual_issue_processor, 1
instance = comp, \bpu|Mux689~2 , bpu|Mux689~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[83][0] , bpu|BHT[83][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~127 , bpu|Mux7~127, dual_issue_processor, 1
instance = comp, \bpu|Mux7~128 , bpu|Mux7~128, dual_issue_processor, 1
instance = comp, \bpu|Mux961~0 , bpu|Mux961~0, dual_issue_processor, 1
instance = comp, \bpu|Mux961~1 , bpu|Mux961~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[219][0] , bpu|BHT[219][0], dual_issue_processor, 1
instance = comp, \bpu|Mux945~0 , bpu|Mux945~0, dual_issue_processor, 1
instance = comp, \bpu|Mux945~1 , bpu|Mux945~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[211][0] , bpu|BHT[211][0], dual_issue_processor, 1
instance = comp, \bpu|Mux953~0 , bpu|Mux953~0, dual_issue_processor, 1
instance = comp, \bpu|Mux953~1 , bpu|Mux953~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[215][0] , bpu|BHT[215][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~134 , bpu|Mux7~134, dual_issue_processor, 1
instance = comp, \bpu|Mux969~0 , bpu|Mux969~0, dual_issue_processor, 1
instance = comp, \bpu|Mux969~1 , bpu|Mux969~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[223][0] , bpu|BHT[223][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~135 , bpu|Mux7~135, dual_issue_processor, 1
instance = comp, \bpu|Mux833~0 , bpu|Mux833~0, dual_issue_processor, 1
instance = comp, \bpu|Mux833~1 , bpu|Mux833~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[155][0] , bpu|BHT[155][0], dual_issue_processor, 1
instance = comp, \bpu|Mux817~0 , bpu|Mux817~0, dual_issue_processor, 1
instance = comp, \bpu|Mux817~1 , bpu|Mux817~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[147][0] , bpu|BHT[147][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~129 , bpu|Mux7~129, dual_issue_processor, 1
instance = comp, \bpu|Mux841~0 , bpu|Mux841~0, dual_issue_processor, 1
instance = comp, \bpu|Mux841~1 , bpu|Mux841~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[159][0] , bpu|BHT[159][0], dual_issue_processor, 1
instance = comp, \bpu|Mux825~0 , bpu|Mux825~0, dual_issue_processor, 1
instance = comp, \bpu|Mux825~1 , bpu|Mux825~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[151][0] , bpu|BHT[151][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~130 , bpu|Mux7~130, dual_issue_processor, 1
instance = comp, \bpu|Mux577~0 , bpu|Mux577~0, dual_issue_processor, 1
instance = comp, \bpu|Mux577~1 , bpu|Mux577~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[27][0] , bpu|BHT[27][0], dual_issue_processor, 1
instance = comp, \bpu|Mux561~0 , bpu|Mux561~0, dual_issue_processor, 1
instance = comp, \bpu|Mux561~1 , bpu|Mux561~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[19][0] , bpu|BHT[19][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~131 , bpu|Mux7~131, dual_issue_processor, 1
instance = comp, \bpu|Mux569~0 , bpu|Mux569~0, dual_issue_processor, 1
instance = comp, \bpu|Mux569~1 , bpu|Mux569~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[23][0] , bpu|BHT[23][0], dual_issue_processor, 1
instance = comp, \bpu|Mux585~0 , bpu|Mux585~0, dual_issue_processor, 1
instance = comp, \bpu|Mux585~1 , bpu|Mux585~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[31][0] , bpu|BHT[31][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~132 , bpu|Mux7~132, dual_issue_processor, 1
instance = comp, \bpu|Mux7~133 , bpu|Mux7~133, dual_issue_processor, 1
instance = comp, \bpu|Mux7~136 , bpu|Mux7~136, dual_issue_processor, 1
instance = comp, \bpu|Mux7~168 , bpu|Mux7~168, dual_issue_processor, 1
instance = comp, \bpu|Mux819~0 , bpu|Mux819~0, dual_issue_processor, 1
instance = comp, \bpu|Mux819~1 , bpu|Mux819~1, dual_issue_processor, 1
instance = comp, \bpu|Mux819~2 , bpu|Mux819~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[148][0] , bpu|BHT[148][0], dual_issue_processor, 1
instance = comp, \bpu|Mux563~0 , bpu|Mux563~0, dual_issue_processor, 1
instance = comp, \bpu|Mux563~1 , bpu|Mux563~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[20][0] , bpu|BHT[20][0], dual_issue_processor, 1
instance = comp, \bpu|Mux691~0 , bpu|Mux691~0, dual_issue_processor, 1
instance = comp, \bpu|Mux691~1 , bpu|Mux691~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[84][0] , bpu|BHT[84][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~84 , bpu|Mux7~84, dual_issue_processor, 1
instance = comp, \bpu|Mux947~0 , bpu|Mux947~0, dual_issue_processor, 1
instance = comp, \bpu|Mux947~1 , bpu|Mux947~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[212][0] , bpu|BHT[212][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~85 , bpu|Mux7~85, dual_issue_processor, 1
instance = comp, \bpu|Mux1011~0 , bpu|Mux1011~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1011~1 , bpu|Mux1011~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[244][0] , bpu|BHT[244][0], dual_issue_processor, 1
instance = comp, \bpu|Mux883~0 , bpu|Mux883~0, dual_issue_processor, 1
instance = comp, \bpu|Mux883~1 , bpu|Mux883~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[180][0] , bpu|BHT[180][0], dual_issue_processor, 1
instance = comp, \bpu|Mux627~0 , bpu|Mux627~0, dual_issue_processor, 1
instance = comp, \bpu|Mux627~1 , bpu|Mux627~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[52][0] , bpu|BHT[52][0], dual_issue_processor, 1
instance = comp, \bpu|Mux755~0 , bpu|Mux755~0, dual_issue_processor, 1
instance = comp, \bpu|Mux755~1 , bpu|Mux755~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[116][0] , bpu|BHT[116][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~91 , bpu|Mux7~91, dual_issue_processor, 1
instance = comp, \bpu|Mux7~92 , bpu|Mux7~92, dual_issue_processor, 1
instance = comp, \bpu|Mux659~0 , bpu|Mux659~0, dual_issue_processor, 1
instance = comp, \bpu|Mux659~1 , bpu|Mux659~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[68][0] , bpu|BHT[68][0], dual_issue_processor, 1
instance = comp, \bpu|Mux531~0 , bpu|Mux531~0, dual_issue_processor, 1
instance = comp, \bpu|Mux531~1 , bpu|Mux531~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[4][0] , bpu|BHT[4][0], dual_issue_processor, 1
instance = comp, \bpu|Mux787~0 , bpu|Mux787~0, dual_issue_processor, 1
instance = comp, \bpu|Mux787~1 , bpu|Mux787~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[132][0] , bpu|BHT[132][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~88 , bpu|Mux7~88, dual_issue_processor, 1
instance = comp, \bpu|Mux915~0 , bpu|Mux915~0, dual_issue_processor, 1
instance = comp, \bpu|Mux915~1 , bpu|Mux915~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[196][0] , bpu|BHT[196][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~89 , bpu|Mux7~89, dual_issue_processor, 1
instance = comp, \bpu|Mux723~0 , bpu|Mux723~0, dual_issue_processor, 1
instance = comp, \bpu|Mux723~1 , bpu|Mux723~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[100][0] , bpu|BHT[100][0], dual_issue_processor, 1
instance = comp, \bpu|Mux979~0 , bpu|Mux979~0, dual_issue_processor, 1
instance = comp, \bpu|Mux979~1 , bpu|Mux979~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[228][0] , bpu|BHT[228][0], dual_issue_processor, 1
instance = comp, \bpu|Mux595~0 , bpu|Mux595~0, dual_issue_processor, 1
instance = comp, \bpu|Mux595~1 , bpu|Mux595~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[36][0] , bpu|BHT[36][0], dual_issue_processor, 1
instance = comp, \bpu|Mux851~0 , bpu|Mux851~0, dual_issue_processor, 1
instance = comp, \bpu|Mux851~1 , bpu|Mux851~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[164][0] , bpu|BHT[164][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~86 , bpu|Mux7~86, dual_issue_processor, 1
instance = comp, \bpu|Mux7~87 , bpu|Mux7~87, dual_issue_processor, 1
instance = comp, \bpu|Mux7~90 , bpu|Mux7~90, dual_issue_processor, 1
instance = comp, \bpu|Mux7~93 , bpu|Mux7~93, dual_issue_processor, 1
instance = comp, \bpu|Mux835~0 , bpu|Mux835~0, dual_issue_processor, 1
instance = comp, \bpu|Mux867~0 , bpu|Mux867~0, dual_issue_processor, 1
instance = comp, \bpu|Mux867~1 , bpu|Mux867~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[172][0] , bpu|BHT[172][0], dual_issue_processor, 1
instance = comp, \bpu|Mux611~0 , bpu|Mux611~0, dual_issue_processor, 1
instance = comp, \bpu|Mux611~1 , bpu|Mux611~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[44][0] , bpu|BHT[44][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~117 , bpu|Mux7~117, dual_issue_processor, 1
instance = comp, \bpu|Mux739~0 , bpu|Mux739~0, dual_issue_processor, 1
instance = comp, \bpu|Mux739~1 , bpu|Mux739~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[108][0] , bpu|BHT[108][0], dual_issue_processor, 1
instance = comp, \bpu|Mux995~0 , bpu|Mux995~0, dual_issue_processor, 1
instance = comp, \bpu|Mux995~1 , bpu|Mux995~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[236][0] , bpu|BHT[236][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~118 , bpu|Mux7~118, dual_issue_processor, 1
instance = comp, \bpu|Mux931~0 , bpu|Mux931~0, dual_issue_processor, 1
instance = comp, \bpu|Mux931~1 , bpu|Mux931~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[204][0] , bpu|BHT[204][0], dual_issue_processor, 1
instance = comp, \bpu|Mux547~0 , bpu|Mux547~0, dual_issue_processor, 1
instance = comp, \bpu|Mux547~1 , bpu|Mux547~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[12][0] , bpu|BHT[12][0], dual_issue_processor, 1
instance = comp, \bpu|Mux803~0 , bpu|Mux803~0, dual_issue_processor, 1
instance = comp, \bpu|Mux803~1 , bpu|Mux803~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[140][0] , bpu|BHT[140][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~119 , bpu|Mux7~119, dual_issue_processor, 1
instance = comp, \bpu|Mux675~0 , bpu|Mux675~0, dual_issue_processor, 1
instance = comp, \bpu|Mux675~1 , bpu|Mux675~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[76][0] , bpu|BHT[76][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~120 , bpu|Mux7~120, dual_issue_processor, 1
instance = comp, \bpu|Mux7~121 , bpu|Mux7~121, dual_issue_processor, 1
instance = comp, \bpu|Mux963~0 , bpu|Mux963~0, dual_issue_processor, 1
instance = comp, \bpu|Mux963~1 , bpu|Mux963~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[220][0] , bpu|BHT[220][0], dual_issue_processor, 1
instance = comp, \bpu|Mux579~0 , bpu|Mux579~0, dual_issue_processor, 1
instance = comp, \bpu|Mux579~1 , bpu|Mux579~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[28][0] , bpu|BHT[28][0], dual_issue_processor, 1
instance = comp, \bpu|Mux707~0 , bpu|Mux707~0, dual_issue_processor, 1
instance = comp, \bpu|Mux707~1 , bpu|Mux707~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[92][0] , bpu|BHT[92][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~115 , bpu|Mux7~115, dual_issue_processor, 1
instance = comp, \bpu|Mux835~1 , bpu|Mux835~1, dual_issue_processor, 1
instance = comp, \bpu|Mux835~2 , bpu|Mux835~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[156][0] , bpu|BHT[156][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~116 , bpu|Mux7~116, dual_issue_processor, 1
instance = comp, \bpu|Mux643~0 , bpu|Mux643~0, dual_issue_processor, 1
instance = comp, \bpu|Mux643~1 , bpu|Mux643~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[60][0] , bpu|BHT[60][0], dual_issue_processor, 1
instance = comp, \bpu|Mux771~0 , bpu|Mux771~0, dual_issue_processor, 1
instance = comp, \bpu|Mux771~1 , bpu|Mux771~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[124][0] , bpu|BHT[124][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~122 , bpu|Mux7~122, dual_issue_processor, 1
instance = comp, \bpu|Mux899~0 , bpu|Mux899~0, dual_issue_processor, 1
instance = comp, \bpu|Mux899~1 , bpu|Mux899~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[188][0] , bpu|BHT[188][0], dual_issue_processor, 1
instance = comp, \bpu|Mux1027~0 , bpu|Mux1027~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1027~1 , bpu|Mux1027~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[252][0] , bpu|BHT[252][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~123 , bpu|Mux7~123, dual_issue_processor, 1
instance = comp, \bpu|Mux7~124 , bpu|Mux7~124, dual_issue_processor, 1
instance = comp, \bpu|Mux731~0 , bpu|Mux731~0, dual_issue_processor, 1
instance = comp, \bpu|Mux539~0 , bpu|Mux539~0, dual_issue_processor, 1
instance = comp, \bpu|Mux539~1 , bpu|Mux539~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[8][0] , bpu|BHT[8][0], dual_issue_processor, 1
instance = comp, \bpu|Mux795~0 , bpu|Mux795~0, dual_issue_processor, 1
instance = comp, \bpu|Mux795~1 , bpu|Mux795~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[136][0] , bpu|BHT[136][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~98 , bpu|Mux7~98, dual_issue_processor, 1
instance = comp, \bpu|Mux923~0 , bpu|Mux923~0, dual_issue_processor, 1
instance = comp, \bpu|Mux923~1 , bpu|Mux923~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[200][0] , bpu|BHT[200][0], dual_issue_processor, 1
instance = comp, \bpu|Mux667~0 , bpu|Mux667~0, dual_issue_processor, 1
instance = comp, \bpu|Mux667~1 , bpu|Mux667~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[72][0] , bpu|BHT[72][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~99 , bpu|Mux7~99, dual_issue_processor, 1
instance = comp, \bpu|Mux571~0 , bpu|Mux571~0, dual_issue_processor, 1
instance = comp, \bpu|Mux571~1 , bpu|Mux571~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[24][0] , bpu|BHT[24][0], dual_issue_processor, 1
instance = comp, \bpu|Mux699~0 , bpu|Mux699~0, dual_issue_processor, 1
instance = comp, \bpu|Mux699~1 , bpu|Mux699~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[88][0] , bpu|BHT[88][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~96 , bpu|Mux7~96, dual_issue_processor, 1
instance = comp, \bpu|Mux955~0 , bpu|Mux955~0, dual_issue_processor, 1
instance = comp, \bpu|Mux955~1 , bpu|Mux955~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[216][0] , bpu|BHT[216][0], dual_issue_processor, 1
instance = comp, \bpu|Mux827~0 , bpu|Mux827~0, dual_issue_processor, 1
instance = comp, \bpu|Mux827~1 , bpu|Mux827~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[152][0] , bpu|BHT[152][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~97 , bpu|Mux7~97, dual_issue_processor, 1
instance = comp, \bpu|Mux7~100 , bpu|Mux7~100, dual_issue_processor, 1
instance = comp, \bpu|Mux635~0 , bpu|Mux635~0, dual_issue_processor, 1
instance = comp, \bpu|Mux635~1 , bpu|Mux635~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[56][0] , bpu|BHT[56][0], dual_issue_processor, 1
instance = comp, \bpu|Mux763~0 , bpu|Mux763~0, dual_issue_processor, 1
instance = comp, \bpu|Mux763~1 , bpu|Mux763~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[120][0] , bpu|BHT[120][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~101 , bpu|Mux7~101, dual_issue_processor, 1
instance = comp, \bpu|Mux891~0 , bpu|Mux891~0, dual_issue_processor, 1
instance = comp, \bpu|Mux891~1 , bpu|Mux891~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[184][0] , bpu|BHT[184][0], dual_issue_processor, 1
instance = comp, \bpu|Mux1019~0 , bpu|Mux1019~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1019~1 , bpu|Mux1019~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[248][0] , bpu|BHT[248][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~102 , bpu|Mux7~102, dual_issue_processor, 1
instance = comp, \bpu|Mux603~0 , bpu|Mux603~0, dual_issue_processor, 1
instance = comp, \bpu|Mux603~1 , bpu|Mux603~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[40][0] , bpu|BHT[40][0], dual_issue_processor, 1
instance = comp, \bpu|Mux859~0 , bpu|Mux859~0, dual_issue_processor, 1
instance = comp, \bpu|Mux859~1 , bpu|Mux859~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[168][0] , bpu|BHT[168][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~94 , bpu|Mux7~94, dual_issue_processor, 1
instance = comp, \bpu|Mux731~1 , bpu|Mux731~1, dual_issue_processor, 1
instance = comp, \bpu|Mux731~2 , bpu|Mux731~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[104][0] , bpu|BHT[104][0], dual_issue_processor, 1
instance = comp, \bpu|Mux987~0 , bpu|Mux987~0, dual_issue_processor, 1
instance = comp, \bpu|Mux987~1 , bpu|Mux987~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[232][0] , bpu|BHT[232][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~95 , bpu|Mux7~95, dual_issue_processor, 1
instance = comp, \bpu|Mux7~103 , bpu|Mux7~103, dual_issue_processor, 1
instance = comp, \bpu|Mux715~0 , bpu|Mux715~0, dual_issue_processor, 1
instance = comp, \bpu|Mux715~1 , bpu|Mux715~1, dual_issue_processor, 1
instance = comp, \bpu|Mux715~2 , bpu|Mux715~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[96][0] , bpu|BHT[96][0], dual_issue_processor, 1
instance = comp, \bpu|Mux843~0 , bpu|Mux843~0, dual_issue_processor, 1
instance = comp, \bpu|Mux843~1 , bpu|Mux843~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[160][0] , bpu|BHT[160][0], dual_issue_processor, 1
instance = comp, \bpu|Mux587~0 , bpu|Mux587~0, dual_issue_processor, 1
instance = comp, \bpu|Mux587~1 , bpu|Mux587~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[32][0] , bpu|BHT[32][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~104 , bpu|Mux7~104, dual_issue_processor, 1
instance = comp, \bpu|Mux971~0 , bpu|Mux971~0, dual_issue_processor, 1
instance = comp, \bpu|Mux971~1 , bpu|Mux971~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[224][0] , bpu|BHT[224][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~105 , bpu|Mux7~105, dual_issue_processor, 1
instance = comp, \bpu|Mux875~0 , bpu|Mux875~0, dual_issue_processor, 1
instance = comp, \bpu|Mux875~1 , bpu|Mux875~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[176][0] , bpu|BHT[176][0], dual_issue_processor, 1
instance = comp, \bpu|Mux1003~0 , bpu|Mux1003~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1003~1 , bpu|Mux1003~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[240][0] , bpu|BHT[240][0], dual_issue_processor, 1
instance = comp, \bpu|Mux747~0 , bpu|Mux747~0, dual_issue_processor, 1
instance = comp, \bpu|Mux747~1 , bpu|Mux747~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[112][0] , bpu|BHT[112][0], dual_issue_processor, 1
instance = comp, \bpu|Mux619~0 , bpu|Mux619~0, dual_issue_processor, 1
instance = comp, \bpu|Mux619~1 , bpu|Mux619~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[48][0] , bpu|BHT[48][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~111 , bpu|Mux7~111, dual_issue_processor, 1
instance = comp, \bpu|Mux7~112 , bpu|Mux7~112, dual_issue_processor, 1
instance = comp, \bpu|Mux651~0 , bpu|Mux651~0, dual_issue_processor, 1
instance = comp, \bpu|Mux651~1 , bpu|Mux651~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[64][0] , bpu|BHT[64][0], dual_issue_processor, 1
instance = comp, \bpu|Mux779~0 , bpu|Mux779~0, dual_issue_processor, 1
instance = comp, \bpu|Mux779~1 , bpu|Mux779~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[128][0] , bpu|BHT[128][0], dual_issue_processor, 1
instance = comp, \bpu|Mux523~1 , bpu|Mux523~1, dual_issue_processor, 1
instance = comp, \bpu|Mux523~2 , bpu|Mux523~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[0][0] , bpu|BHT[0][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~108 , bpu|Mux7~108, dual_issue_processor, 1
instance = comp, \bpu|Mux907~0 , bpu|Mux907~0, dual_issue_processor, 1
instance = comp, \bpu|Mux907~1 , bpu|Mux907~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[192][0] , bpu|BHT[192][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~109 , bpu|Mux7~109, dual_issue_processor, 1
instance = comp, \bpu|Mux939~0 , bpu|Mux939~0, dual_issue_processor, 1
instance = comp, \bpu|Mux939~1 , bpu|Mux939~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[208][0] , bpu|BHT[208][0], dual_issue_processor, 1
instance = comp, \bpu|Mux555~0 , bpu|Mux555~0, dual_issue_processor, 1
instance = comp, \bpu|Mux555~1 , bpu|Mux555~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[16][0] , bpu|BHT[16][0], dual_issue_processor, 1
instance = comp, \bpu|Mux683~0 , bpu|Mux683~0, dual_issue_processor, 1
instance = comp, \bpu|Mux683~1 , bpu|Mux683~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[80][0] , bpu|BHT[80][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~106 , bpu|Mux7~106, dual_issue_processor, 1
instance = comp, \bpu|Mux811~0 , bpu|Mux811~0, dual_issue_processor, 1
instance = comp, \bpu|Mux811~1 , bpu|Mux811~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[144][0] , bpu|BHT[144][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~107 , bpu|Mux7~107, dual_issue_processor, 1
instance = comp, \bpu|Mux7~110 , bpu|Mux7~110, dual_issue_processor, 1
instance = comp, \bpu|Mux7~113 , bpu|Mux7~113, dual_issue_processor, 1
instance = comp, \bpu|Mux7~114 , bpu|Mux7~114, dual_issue_processor, 1
instance = comp, \bpu|Mux7~125 , bpu|Mux7~125, dual_issue_processor, 1
instance = comp, \bpu|Mux869~0 , bpu|Mux869~0, dual_issue_processor, 1
instance = comp, \bpu|Mux901~0 , bpu|Mux901~0, dual_issue_processor, 1
instance = comp, \bpu|Mux901~1 , bpu|Mux901~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[189][0] , bpu|BHT[189][0], dual_issue_processor, 1
instance = comp, \bpu|Mux1029~0 , bpu|Mux1029~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1029~1 , bpu|Mux1029~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[253][0] , bpu|BHT[253][0], dual_issue_processor, 1
instance = comp, \bpu|Mux773~0 , bpu|Mux773~0, dual_issue_processor, 1
instance = comp, \bpu|Mux773~1 , bpu|Mux773~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[125][0] , bpu|BHT[125][0], dual_issue_processor, 1
instance = comp, \bpu|Mux645~0 , bpu|Mux645~0, dual_issue_processor, 1
instance = comp, \bpu|Mux645~1 , bpu|Mux645~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[61][0] , bpu|BHT[61][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~80 , bpu|Mux7~80, dual_issue_processor, 1
instance = comp, \bpu|Mux7~81 , bpu|Mux7~81, dual_issue_processor, 1
instance = comp, \bpu|Mux733~0 , bpu|Mux733~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1021~0 , bpu|Mux1021~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1021~1 , bpu|Mux1021~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[249][0] , bpu|BHT[249][0], dual_issue_processor, 1
instance = comp, \bpu|Mux765~0 , bpu|Mux765~0, dual_issue_processor, 1
instance = comp, \bpu|Mux765~1 , bpu|Mux765~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[121][0] , bpu|BHT[121][0], dual_issue_processor, 1
instance = comp, \bpu|Mux893~0 , bpu|Mux893~0, dual_issue_processor, 1
instance = comp, \bpu|Mux893~1 , bpu|Mux893~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[185][0] , bpu|BHT[185][0], dual_issue_processor, 1
instance = comp, \bpu|Mux637~0 , bpu|Mux637~0, dual_issue_processor, 1
instance = comp, \bpu|Mux637~1 , bpu|Mux637~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[57][0] , bpu|BHT[57][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~73 , bpu|Mux7~73, dual_issue_processor, 1
instance = comp, \bpu|Mux7~74 , bpu|Mux7~74, dual_issue_processor, 1
instance = comp, \bpu|Mux853~0 , bpu|Mux853~0, dual_issue_processor, 1
instance = comp, \bpu|Mux757~0 , bpu|Mux757~0, dual_issue_processor, 1
instance = comp, \bpu|Mux757~1 , bpu|Mux757~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[117][0] , bpu|BHT[117][0], dual_issue_processor, 1
instance = comp, \bpu|Mux629~0 , bpu|Mux629~0, dual_issue_processor, 1
instance = comp, \bpu|Mux629~1 , bpu|Mux629~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[53][0] , bpu|BHT[53][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~75 , bpu|Mux7~75, dual_issue_processor, 1
instance = comp, \bpu|Mux1013~0 , bpu|Mux1013~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1013~1 , bpu|Mux1013~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[245][0] , bpu|BHT[245][0], dual_issue_processor, 1
instance = comp, \bpu|Mux885~0 , bpu|Mux885~0, dual_issue_processor, 1
instance = comp, \bpu|Mux885~1 , bpu|Mux885~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[181][0] , bpu|BHT[181][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~76 , bpu|Mux7~76, dual_issue_processor, 1
instance = comp, \bpu|Mux717~0 , bpu|Mux717~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1005~0 , bpu|Mux1005~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1005~1 , bpu|Mux1005~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[241][0] , bpu|BHT[241][0], dual_issue_processor, 1
instance = comp, \bpu|Mux749~0 , bpu|Mux749~0, dual_issue_processor, 1
instance = comp, \bpu|Mux749~1 , bpu|Mux749~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[113][0] , bpu|BHT[113][0], dual_issue_processor, 1
instance = comp, \bpu|Mux621~0 , bpu|Mux621~0, dual_issue_processor, 1
instance = comp, \bpu|Mux621~1 , bpu|Mux621~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[49][0] , bpu|BHT[49][0], dual_issue_processor, 1
instance = comp, \bpu|Mux877~0 , bpu|Mux877~0, dual_issue_processor, 1
instance = comp, \bpu|Mux877~1 , bpu|Mux877~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[177][0] , bpu|BHT[177][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~77 , bpu|Mux7~77, dual_issue_processor, 1
instance = comp, \bpu|Mux7~78 , bpu|Mux7~78, dual_issue_processor, 1
instance = comp, \bpu|Mux7~79 , bpu|Mux7~79, dual_issue_processor, 1
instance = comp, \bpu|Mux7~82 , bpu|Mux7~82, dual_issue_processor, 1
instance = comp, \bpu|Mux597~0 , bpu|Mux597~0, dual_issue_processor, 1
instance = comp, \bpu|Mux597~1 , bpu|Mux597~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[37][0] , bpu|BHT[37][0], dual_issue_processor, 1
instance = comp, \bpu|Mux725~0 , bpu|Mux725~0, dual_issue_processor, 1
instance = comp, \bpu|Mux725~1 , bpu|Mux725~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[101][0] , bpu|BHT[101][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~42 , bpu|Mux7~42, dual_issue_processor, 1
instance = comp, \bpu|Mux981~0 , bpu|Mux981~0, dual_issue_processor, 1
instance = comp, \bpu|Mux981~1 , bpu|Mux981~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[229][0] , bpu|BHT[229][0], dual_issue_processor, 1
instance = comp, \bpu|Mux853~1 , bpu|Mux853~1, dual_issue_processor, 1
instance = comp, \bpu|Mux853~2 , bpu|Mux853~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[165][0] , bpu|BHT[165][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~43 , bpu|Mux7~43, dual_issue_processor, 1
instance = comp, \bpu|Mux989~0 , bpu|Mux989~0, dual_issue_processor, 1
instance = comp, \bpu|Mux989~1 , bpu|Mux989~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[233][0] , bpu|BHT[233][0], dual_issue_processor, 1
instance = comp, \bpu|Mux861~0 , bpu|Mux861~0, dual_issue_processor, 1
instance = comp, \bpu|Mux861~1 , bpu|Mux861~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[169][0] , bpu|BHT[169][0], dual_issue_processor, 1
instance = comp, \bpu|Mux605~0 , bpu|Mux605~0, dual_issue_processor, 1
instance = comp, \bpu|Mux605~1 , bpu|Mux605~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[41][0] , bpu|BHT[41][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~44 , bpu|Mux7~44, dual_issue_processor, 1
instance = comp, \bpu|Mux733~1 , bpu|Mux733~1, dual_issue_processor, 1
instance = comp, \bpu|Mux733~2 , bpu|Mux733~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[105][0] , bpu|BHT[105][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~45 , bpu|Mux7~45, dual_issue_processor, 1
instance = comp, \bpu|Mux589~0 , bpu|Mux589~0, dual_issue_processor, 1
instance = comp, \bpu|Mux589~1 , bpu|Mux589~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[33][0] , bpu|BHT[33][0], dual_issue_processor, 1
instance = comp, \bpu|Mux845~0 , bpu|Mux845~0, dual_issue_processor, 1
instance = comp, \bpu|Mux845~1 , bpu|Mux845~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[161][0] , bpu|BHT[161][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~46 , bpu|Mux7~46, dual_issue_processor, 1
instance = comp, \bpu|Mux973~0 , bpu|Mux973~0, dual_issue_processor, 1
instance = comp, \bpu|Mux973~1 , bpu|Mux973~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[225][0] , bpu|BHT[225][0], dual_issue_processor, 1
instance = comp, \bpu|Mux717~1 , bpu|Mux717~1, dual_issue_processor, 1
instance = comp, \bpu|Mux717~2 , bpu|Mux717~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[97][0] , bpu|BHT[97][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~47 , bpu|Mux7~47, dual_issue_processor, 1
instance = comp, \bpu|Mux7~48 , bpu|Mux7~48, dual_issue_processor, 1
instance = comp, \bpu|Mux869~1 , bpu|Mux869~1, dual_issue_processor, 1
instance = comp, \bpu|Mux869~2 , bpu|Mux869~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[173][0] , bpu|BHT[173][0], dual_issue_processor, 1
instance = comp, \bpu|Mux997~0 , bpu|Mux997~0, dual_issue_processor, 1
instance = comp, \bpu|Mux997~1 , bpu|Mux997~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[237][0] , bpu|BHT[237][0], dual_issue_processor, 1
instance = comp, \bpu|Mux613~0 , bpu|Mux613~0, dual_issue_processor, 1
instance = comp, \bpu|Mux613~1 , bpu|Mux613~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[45][0] , bpu|BHT[45][0], dual_issue_processor, 1
instance = comp, \bpu|Mux741~0 , bpu|Mux741~0, dual_issue_processor, 1
instance = comp, \bpu|Mux741~1 , bpu|Mux741~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[109][0] , bpu|BHT[109][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~49 , bpu|Mux7~49, dual_issue_processor, 1
instance = comp, \bpu|Mux7~50 , bpu|Mux7~50, dual_issue_processor, 1
instance = comp, \bpu|Mux7~51 , bpu|Mux7~51, dual_issue_processor, 1
instance = comp, \bpu|Mux917~0 , bpu|Mux917~0, dual_issue_processor, 1
instance = comp, \bpu|Mux917~1 , bpu|Mux917~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[197][0] , bpu|BHT[197][0], dual_issue_processor, 1
instance = comp, \bpu|Mux789~0 , bpu|Mux789~0, dual_issue_processor, 1
instance = comp, \bpu|Mux789~1 , bpu|Mux789~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[133][0] , bpu|BHT[133][0], dual_issue_processor, 1
instance = comp, \bpu|Mux533~0 , bpu|Mux533~0, dual_issue_processor, 1
instance = comp, \bpu|Mux533~1 , bpu|Mux533~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[5][0] , bpu|BHT[5][0], dual_issue_processor, 1
instance = comp, \bpu|Mux661~0 , bpu|Mux661~0, dual_issue_processor, 1
instance = comp, \bpu|Mux661~1 , bpu|Mux661~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[69][0] , bpu|BHT[69][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~62 , bpu|Mux7~62, dual_issue_processor, 1
instance = comp, \bpu|Mux7~63 , bpu|Mux7~63, dual_issue_processor, 1
instance = comp, \bpu|Mux797~0 , bpu|Mux797~0, dual_issue_processor, 1
instance = comp, \bpu|Mux797~1 , bpu|Mux797~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[137][0] , bpu|BHT[137][0], dual_issue_processor, 1
instance = comp, \bpu|Mux541~0 , bpu|Mux541~0, dual_issue_processor, 1
instance = comp, \bpu|Mux541~1 , bpu|Mux541~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[9][0] , bpu|BHT[9][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~64 , bpu|Mux7~64, dual_issue_processor, 1
instance = comp, \bpu|Mux669~0 , bpu|Mux669~0, dual_issue_processor, 1
instance = comp, \bpu|Mux669~1 , bpu|Mux669~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[73][0] , bpu|BHT[73][0], dual_issue_processor, 1
instance = comp, \bpu|Mux925~0 , bpu|Mux925~0, dual_issue_processor, 1
instance = comp, \bpu|Mux925~1 , bpu|Mux925~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[201][0] , bpu|BHT[201][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~65 , bpu|Mux7~65, dual_issue_processor, 1
instance = comp, \bpu|Mux525~0 , bpu|Mux525~0, dual_issue_processor, 1
instance = comp, \bpu|Mux525~1 , bpu|Mux525~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[1][0] , bpu|BHT[1][0], dual_issue_processor, 1
instance = comp, \bpu|Mux781~0 , bpu|Mux781~0, dual_issue_processor, 1
instance = comp, \bpu|Mux781~1 , bpu|Mux781~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[129][0] , bpu|BHT[129][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~66 , bpu|Mux7~66, dual_issue_processor, 1
instance = comp, \bpu|Mux909~0 , bpu|Mux909~0, dual_issue_processor, 1
instance = comp, \bpu|Mux909~1 , bpu|Mux909~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[193][0] , bpu|BHT[193][0], dual_issue_processor, 1
instance = comp, \bpu|Mux653~0 , bpu|Mux653~0, dual_issue_processor, 1
instance = comp, \bpu|Mux653~1 , bpu|Mux653~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[65][0] , bpu|BHT[65][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~67 , bpu|Mux7~67, dual_issue_processor, 1
instance = comp, \bpu|Mux7~68 , bpu|Mux7~68, dual_issue_processor, 1
instance = comp, \bpu|Mux549~0 , bpu|Mux549~0, dual_issue_processor, 1
instance = comp, \bpu|Mux549~1 , bpu|Mux549~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[13][0] , bpu|BHT[13][0], dual_issue_processor, 1
instance = comp, \bpu|Mux677~0 , bpu|Mux677~0, dual_issue_processor, 1
instance = comp, \bpu|Mux677~1 , bpu|Mux677~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[77][0] , bpu|BHT[77][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~69 , bpu|Mux7~69, dual_issue_processor, 1
instance = comp, \bpu|Mux933~0 , bpu|Mux933~0, dual_issue_processor, 1
instance = comp, \bpu|Mux933~1 , bpu|Mux933~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[205][0] , bpu|BHT[205][0], dual_issue_processor, 1
instance = comp, \bpu|Mux805~0 , bpu|Mux805~0, dual_issue_processor, 1
instance = comp, \bpu|Mux805~1 , bpu|Mux805~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[141][0] , bpu|BHT[141][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~70 , bpu|Mux7~70, dual_issue_processor, 1
instance = comp, \bpu|Mux7~71 , bpu|Mux7~71, dual_issue_processor, 1
instance = comp, \bpu|Mux573~0 , bpu|Mux573~0, dual_issue_processor, 1
instance = comp, \bpu|Mux573~1 , bpu|Mux573~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[25][0] , bpu|BHT[25][0], dual_issue_processor, 1
instance = comp, \bpu|Mux829~0 , bpu|Mux829~0, dual_issue_processor, 1
instance = comp, \bpu|Mux829~1 , bpu|Mux829~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[153][0] , bpu|BHT[153][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~52 , bpu|Mux7~52, dual_issue_processor, 1
instance = comp, \bpu|Mux957~0 , bpu|Mux957~0, dual_issue_processor, 1
instance = comp, \bpu|Mux957~1 , bpu|Mux957~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[217][0] , bpu|BHT[217][0], dual_issue_processor, 1
instance = comp, \bpu|Mux701~0 , bpu|Mux701~0, dual_issue_processor, 1
instance = comp, \bpu|Mux701~1 , bpu|Mux701~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[89][0] , bpu|BHT[89][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~53 , bpu|Mux7~53, dual_issue_processor, 1
instance = comp, \bpu|Mux581~0 , bpu|Mux581~0, dual_issue_processor, 1
instance = comp, \bpu|Mux581~1 , bpu|Mux581~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[29][0] , bpu|BHT[29][0], dual_issue_processor, 1
instance = comp, \bpu|Mux709~0 , bpu|Mux709~0, dual_issue_processor, 1
instance = comp, \bpu|Mux709~1 , bpu|Mux709~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[93][0] , bpu|BHT[93][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~59 , bpu|Mux7~59, dual_issue_processor, 1
instance = comp, \bpu|Mux965~0 , bpu|Mux965~0, dual_issue_processor, 1
instance = comp, \bpu|Mux965~1 , bpu|Mux965~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[221][0] , bpu|BHT[221][0], dual_issue_processor, 1
instance = comp, \bpu|Mux837~0 , bpu|Mux837~0, dual_issue_processor, 1
instance = comp, \bpu|Mux837~1 , bpu|Mux837~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[157][0] , bpu|BHT[157][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~60 , bpu|Mux7~60, dual_issue_processor, 1
instance = comp, \bpu|Mux821~0 , bpu|Mux821~0, dual_issue_processor, 1
instance = comp, \bpu|Mux821~1 , bpu|Mux821~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[149][0] , bpu|BHT[149][0], dual_issue_processor, 1
instance = comp, \bpu|Mux949~0 , bpu|Mux949~0, dual_issue_processor, 1
instance = comp, \bpu|Mux949~1 , bpu|Mux949~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[213][0] , bpu|BHT[213][0], dual_issue_processor, 1
instance = comp, \bpu|Mux565~0 , bpu|Mux565~0, dual_issue_processor, 1
instance = comp, \bpu|Mux565~1 , bpu|Mux565~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[21][0] , bpu|BHT[21][0], dual_issue_processor, 1
instance = comp, \bpu|Mux693~0 , bpu|Mux693~0, dual_issue_processor, 1
instance = comp, \bpu|Mux693~1 , bpu|Mux693~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[85][0] , bpu|BHT[85][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~54 , bpu|Mux7~54, dual_issue_processor, 1
instance = comp, \bpu|Mux7~55 , bpu|Mux7~55, dual_issue_processor, 1
instance = comp, \bpu|Mux941~0 , bpu|Mux941~0, dual_issue_processor, 1
instance = comp, \bpu|Mux941~1 , bpu|Mux941~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[209][0] , bpu|BHT[209][0], dual_issue_processor, 1
instance = comp, \bpu|Mux685~0 , bpu|Mux685~0, dual_issue_processor, 1
instance = comp, \bpu|Mux685~1 , bpu|Mux685~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[81][0] , bpu|BHT[81][0], dual_issue_processor, 1
instance = comp, \bpu|Mux813~0 , bpu|Mux813~0, dual_issue_processor, 1
instance = comp, \bpu|Mux813~1 , bpu|Mux813~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[145][0] , bpu|BHT[145][0], dual_issue_processor, 1
instance = comp, \bpu|Mux557~0 , bpu|Mux557~0, dual_issue_processor, 1
instance = comp, \bpu|Mux557~1 , bpu|Mux557~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[17][0] , bpu|BHT[17][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~56 , bpu|Mux7~56, dual_issue_processor, 1
instance = comp, \bpu|Mux7~57 , bpu|Mux7~57, dual_issue_processor, 1
instance = comp, \bpu|Mux7~58 , bpu|Mux7~58, dual_issue_processor, 1
instance = comp, \bpu|Mux7~61 , bpu|Mux7~61, dual_issue_processor, 1
instance = comp, \bpu|Mux7~72 , bpu|Mux7~72, dual_issue_processor, 1
instance = comp, \bpu|Mux7~83 , bpu|Mux7~83, dual_issue_processor, 1
instance = comp, \bpu|Mux7~126 , bpu|Mux7~126, dual_issue_processor, 1
instance = comp, \bpu|Mux719~0 , bpu|Mux719~0, dual_issue_processor, 1
instance = comp, \bpu|Mux847~0 , bpu|Mux847~0, dual_issue_processor, 1
instance = comp, \bpu|Mux847~1 , bpu|Mux847~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[162][0] , bpu|BHT[162][0], dual_issue_processor, 1
instance = comp, \bpu|Mux591~0 , bpu|Mux591~0, dual_issue_processor, 1
instance = comp, \bpu|Mux591~1 , bpu|Mux591~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[34][0] , bpu|BHT[34][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~20 , bpu|Mux7~20, dual_issue_processor, 1
instance = comp, \bpu|Mux975~0 , bpu|Mux975~0, dual_issue_processor, 1
instance = comp, \bpu|Mux975~1 , bpu|Mux975~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[226][0] , bpu|BHT[226][0], dual_issue_processor, 1
instance = comp, \bpu|Mux719~1 , bpu|Mux719~1, dual_issue_processor, 1
instance = comp, \bpu|Mux719~2 , bpu|Mux719~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[98][0] , bpu|BHT[98][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~21 , bpu|Mux7~21, dual_issue_processor, 1
instance = comp, \bpu|Mux783~0 , bpu|Mux783~0, dual_issue_processor, 1
instance = comp, \bpu|Mux783~1 , bpu|Mux783~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[130][0] , bpu|BHT[130][0], dual_issue_processor, 1
instance = comp, \bpu|Mux527~0 , bpu|Mux527~0, dual_issue_processor, 1
instance = comp, \bpu|Mux527~1 , bpu|Mux527~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[2][0] , bpu|BHT[2][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~24 , bpu|Mux7~24, dual_issue_processor, 1
instance = comp, \bpu|Mux911~0 , bpu|Mux911~0, dual_issue_processor, 1
instance = comp, \bpu|Mux911~1 , bpu|Mux911~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[194][0] , bpu|BHT[194][0], dual_issue_processor, 1
instance = comp, \bpu|Mux655~0 , bpu|Mux655~0, dual_issue_processor, 1
instance = comp, \bpu|Mux655~1 , bpu|Mux655~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[66][0] , bpu|BHT[66][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~25 , bpu|Mux7~25, dual_issue_processor, 1
instance = comp, \bpu|Mux943~0 , bpu|Mux943~0, dual_issue_processor, 1
instance = comp, \bpu|Mux943~1 , bpu|Mux943~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[210][0] , bpu|BHT[210][0], dual_issue_processor, 1
instance = comp, \bpu|Mux815~0 , bpu|Mux815~0, dual_issue_processor, 1
instance = comp, \bpu|Mux815~1 , bpu|Mux815~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[146][0] , bpu|BHT[146][0], dual_issue_processor, 1
instance = comp, \bpu|Mux559~0 , bpu|Mux559~0, dual_issue_processor, 1
instance = comp, \bpu|Mux559~1 , bpu|Mux559~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[18][0] , bpu|BHT[18][0], dual_issue_processor, 1
instance = comp, \bpu|Mux687~0 , bpu|Mux687~0, dual_issue_processor, 1
instance = comp, \bpu|Mux687~1 , bpu|Mux687~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[82][0] , bpu|BHT[82][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~22 , bpu|Mux7~22, dual_issue_processor, 1
instance = comp, \bpu|Mux7~23 , bpu|Mux7~23, dual_issue_processor, 1
instance = comp, \bpu|Mux7~26 , bpu|Mux7~26, dual_issue_processor, 1
instance = comp, \bpu|Mux1007~0 , bpu|Mux1007~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1007~1 , bpu|Mux1007~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[242][0] , bpu|BHT[242][0], dual_issue_processor, 1
instance = comp, \bpu|Mux879~0 , bpu|Mux879~0, dual_issue_processor, 1
instance = comp, \bpu|Mux879~1 , bpu|Mux879~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[178][0] , bpu|BHT[178][0], dual_issue_processor, 1
instance = comp, \bpu|Mux751~0 , bpu|Mux751~0, dual_issue_processor, 1
instance = comp, \bpu|Mux751~1 , bpu|Mux751~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[114][0] , bpu|BHT[114][0], dual_issue_processor, 1
instance = comp, \bpu|Mux623~0 , bpu|Mux623~0, dual_issue_processor, 1
instance = comp, \bpu|Mux623~1 , bpu|Mux623~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[50][0] , bpu|BHT[50][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~27 , bpu|Mux7~27, dual_issue_processor, 1
instance = comp, \bpu|Mux7~28 , bpu|Mux7~28, dual_issue_processor, 1
instance = comp, \bpu|Mux7~29 , bpu|Mux7~29, dual_issue_processor, 1
instance = comp, \bpu|Mux1015~0 , bpu|Mux1015~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1015~1 , bpu|Mux1015~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[246][0] , bpu|BHT[246][0], dual_issue_processor, 1
instance = comp, \bpu|Mux631~0 , bpu|Mux631~0, dual_issue_processor, 1
instance = comp, \bpu|Mux631~1 , bpu|Mux631~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[54][0] , bpu|BHT[54][0], dual_issue_processor, 1
instance = comp, \bpu|Mux759~0 , bpu|Mux759~0, dual_issue_processor, 1
instance = comp, \bpu|Mux759~1 , bpu|Mux759~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[118][0] , bpu|BHT[118][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~17 , bpu|Mux7~17, dual_issue_processor, 1
instance = comp, \bpu|Mux7~18 , bpu|Mux7~18, dual_issue_processor, 1
instance = comp, \bpu|Mux791~0 , bpu|Mux791~0, dual_issue_processor, 1
instance = comp, \bpu|Mux791~1 , bpu|Mux791~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[134][0] , bpu|BHT[134][0], dual_issue_processor, 1
instance = comp, \bpu|Mux535~0 , bpu|Mux535~0, dual_issue_processor, 1
instance = comp, \bpu|Mux535~1 , bpu|Mux535~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[6][0] , bpu|BHT[6][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~14 , bpu|Mux7~14, dual_issue_processor, 1
instance = comp, \bpu|Mux919~0 , bpu|Mux919~0, dual_issue_processor, 1
instance = comp, \bpu|Mux919~1 , bpu|Mux919~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[198][0] , bpu|BHT[198][0], dual_issue_processor, 1
instance = comp, \bpu|Mux663~0 , bpu|Mux663~0, dual_issue_processor, 1
instance = comp, \bpu|Mux663~1 , bpu|Mux663~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[70][0] , bpu|BHT[70][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~15 , bpu|Mux7~15, dual_issue_processor, 1
instance = comp, \bpu|Mux855~0 , bpu|Mux855~0, dual_issue_processor, 1
instance = comp, \bpu|Mux855~1 , bpu|Mux855~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[166][0] , bpu|BHT[166][0], dual_issue_processor, 1
instance = comp, \bpu|Mux599~0 , bpu|Mux599~0, dual_issue_processor, 1
instance = comp, \bpu|Mux599~1 , bpu|Mux599~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[38][0] , bpu|BHT[38][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~12 , bpu|Mux7~12, dual_issue_processor, 1
instance = comp, \bpu|Mux727~0 , bpu|Mux727~0, dual_issue_processor, 1
instance = comp, \bpu|Mux727~1 , bpu|Mux727~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[102][0] , bpu|BHT[102][0], dual_issue_processor, 1
instance = comp, \bpu|Mux983~0 , bpu|Mux983~0, dual_issue_processor, 1
instance = comp, \bpu|Mux983~1 , bpu|Mux983~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[230][0] , bpu|BHT[230][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~13 , bpu|Mux7~13, dual_issue_processor, 1
instance = comp, \bpu|Mux7~16 , bpu|Mux7~16, dual_issue_processor, 1
instance = comp, \bpu|Mux695~0 , bpu|Mux695~0, dual_issue_processor, 1
instance = comp, \bpu|Mux695~1 , bpu|Mux695~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[86][0] , bpu|BHT[86][0], dual_issue_processor, 1
instance = comp, \bpu|Mux567~0 , bpu|Mux567~0, dual_issue_processor, 1
instance = comp, \bpu|Mux567~1 , bpu|Mux567~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[22][0] , bpu|BHT[22][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~10 , bpu|Mux7~10, dual_issue_processor, 1
instance = comp, \bpu|Mux951~0 , bpu|Mux951~0, dual_issue_processor, 1
instance = comp, \bpu|Mux951~1 , bpu|Mux951~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[214][0] , bpu|BHT[214][0], dual_issue_processor, 1
instance = comp, \bpu|Mux823~1 , bpu|Mux823~1, dual_issue_processor, 1
instance = comp, \bpu|Mux823~2 , bpu|Mux823~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[150][0] , bpu|BHT[150][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~11 , bpu|Mux7~11, dual_issue_processor, 1
instance = comp, \bpu|Mux7~19 , bpu|Mux7~19, dual_issue_processor, 1
instance = comp, \bpu|Mux7~30 , bpu|Mux7~30, dual_issue_processor, 1
instance = comp, \bpu|Mux871~0 , bpu|Mux871~0, dual_issue_processor, 1
instance = comp, \bpu|Mux775~0 , bpu|Mux775~0, dual_issue_processor, 1
instance = comp, \bpu|Mux775~1 , bpu|Mux775~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[126][0] , bpu|BHT[126][0], dual_issue_processor, 1
instance = comp, \bpu|Mux1031~0 , bpu|Mux1031~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1031~1 , bpu|Mux1031~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[254][0] , bpu|BHT[254][0], dual_issue_processor, 1
instance = comp, \bpu|Mux647~0 , bpu|Mux647~0, dual_issue_processor, 1
instance = comp, \bpu|Mux647~1 , bpu|Mux647~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[62][0] , bpu|BHT[62][0], dual_issue_processor, 1
instance = comp, \bpu|Mux903~0 , bpu|Mux903~0, dual_issue_processor, 1
instance = comp, \bpu|Mux903~1 , bpu|Mux903~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[190][0] , bpu|BHT[190][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~38 , bpu|Mux7~38, dual_issue_processor, 1
instance = comp, \bpu|Mux7~39 , bpu|Mux7~39, dual_issue_processor, 1
instance = comp, \bpu|Mux871~1 , bpu|Mux871~1, dual_issue_processor, 1
instance = comp, \bpu|Mux871~2 , bpu|Mux871~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[174][0] , bpu|BHT[174][0], dual_issue_processor, 1
instance = comp, \bpu|Mux999~0 , bpu|Mux999~0, dual_issue_processor, 1
instance = comp, \bpu|Mux999~1 , bpu|Mux999~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[238][0] , bpu|BHT[238][0], dual_issue_processor, 1
instance = comp, \bpu|Mux743~0 , bpu|Mux743~0, dual_issue_processor, 1
instance = comp, \bpu|Mux743~1 , bpu|Mux743~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[110][0] , bpu|BHT[110][0], dual_issue_processor, 1
instance = comp, \bpu|Mux615~0 , bpu|Mux615~0, dual_issue_processor, 1
instance = comp, \bpu|Mux615~1 , bpu|Mux615~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[46][0] , bpu|BHT[46][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~31 , bpu|Mux7~31, dual_issue_processor, 1
instance = comp, \bpu|Mux7~32 , bpu|Mux7~32, dual_issue_processor, 1
instance = comp, \bpu|Mux967~0 , bpu|Mux967~0, dual_issue_processor, 1
instance = comp, \bpu|Mux967~1 , bpu|Mux967~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[222][0] , bpu|BHT[222][0], dual_issue_processor, 1
instance = comp, \bpu|Mux711~0 , bpu|Mux711~0, dual_issue_processor, 1
instance = comp, \bpu|Mux711~1 , bpu|Mux711~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[94][0] , bpu|BHT[94][0], dual_issue_processor, 1
instance = comp, \bpu|Mux583~0 , bpu|Mux583~0, dual_issue_processor, 1
instance = comp, \bpu|Mux583~1 , bpu|Mux583~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[30][0] , bpu|BHT[30][0], dual_issue_processor, 1
instance = comp, \bpu|Mux839~0 , bpu|Mux839~0, dual_issue_processor, 1
instance = comp, \bpu|Mux839~1 , bpu|Mux839~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[158][0] , bpu|BHT[158][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~33 , bpu|Mux7~33, dual_issue_processor, 1
instance = comp, \bpu|Mux7~34 , bpu|Mux7~34, dual_issue_processor, 1
instance = comp, \bpu|Mux551~0 , bpu|Mux551~0, dual_issue_processor, 1
instance = comp, \bpu|Mux551~1 , bpu|Mux551~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[14][0] , bpu|BHT[14][0], dual_issue_processor, 1
instance = comp, \bpu|Mux679~0 , bpu|Mux679~0, dual_issue_processor, 1
instance = comp, \bpu|Mux679~1 , bpu|Mux679~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[78][0] , bpu|BHT[78][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~35 , bpu|Mux7~35, dual_issue_processor, 1
instance = comp, \bpu|Mux807~0 , bpu|Mux807~0, dual_issue_processor, 1
instance = comp, \bpu|Mux807~1 , bpu|Mux807~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[142][0] , bpu|BHT[142][0], dual_issue_processor, 1
instance = comp, \bpu|Mux935~0 , bpu|Mux935~0, dual_issue_processor, 1
instance = comp, \bpu|Mux935~1 , bpu|Mux935~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[206][0] , bpu|BHT[206][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~36 , bpu|Mux7~36, dual_issue_processor, 1
instance = comp, \bpu|Mux7~37 , bpu|Mux7~37, dual_issue_processor, 1
instance = comp, \bpu|Mux7~40 , bpu|Mux7~40, dual_issue_processor, 1
instance = comp, \bpu|Mux703~0 , bpu|Mux703~0, dual_issue_processor, 1
instance = comp, \bpu|Mux703~1 , bpu|Mux703~1, dual_issue_processor, 1
instance = comp, \bpu|Mux703~2 , bpu|Mux703~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[90][0] , bpu|BHT[90][0], dual_issue_processor, 1
instance = comp, \bpu|Mux767~0 , bpu|Mux767~0, dual_issue_processor, 1
instance = comp, \bpu|Mux767~1 , bpu|Mux767~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[122][0] , bpu|BHT[122][0], dual_issue_processor, 1
instance = comp, \bpu|Mux671~0 , bpu|Mux671~0, dual_issue_processor, 1
instance = comp, \bpu|Mux671~1 , bpu|Mux671~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[74][0] , bpu|BHT[74][0], dual_issue_processor, 1
instance = comp, \bpu|Mux735~1 , bpu|Mux735~1, dual_issue_processor, 1
instance = comp, \bpu|Mux735~2 , bpu|Mux735~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[106][0] , bpu|BHT[106][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~0 , bpu|Mux7~0, dual_issue_processor, 1
instance = comp, \bpu|Mux7~1 , bpu|Mux7~1, dual_issue_processor, 1
instance = comp, \bpu|Mux959~0 , bpu|Mux959~0, dual_issue_processor, 1
instance = comp, \bpu|Mux959~1 , bpu|Mux959~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[218][0] , bpu|BHT[218][0], dual_issue_processor, 1
instance = comp, \bpu|Mux1023~0 , bpu|Mux1023~0, dual_issue_processor, 1
instance = comp, \bpu|Mux1023~1 , bpu|Mux1023~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[250][0] , bpu|BHT[250][0], dual_issue_processor, 1
instance = comp, \bpu|Mux927~0 , bpu|Mux927~0, dual_issue_processor, 1
instance = comp, \bpu|Mux927~1 , bpu|Mux927~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[202][0] , bpu|BHT[202][0], dual_issue_processor, 1
instance = comp, \bpu|Mux991~0 , bpu|Mux991~0, dual_issue_processor, 1
instance = comp, \bpu|Mux991~1 , bpu|Mux991~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[234][0] , bpu|BHT[234][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~7 , bpu|Mux7~7, dual_issue_processor, 1
instance = comp, \bpu|Mux7~8 , bpu|Mux7~8, dual_issue_processor, 1
instance = comp, \bpu|Mux639~0 , bpu|Mux639~0, dual_issue_processor, 1
instance = comp, \bpu|Mux639~1 , bpu|Mux639~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[58][0] , bpu|BHT[58][0], dual_issue_processor, 1
instance = comp, \bpu|Mux607~0 , bpu|Mux607~0, dual_issue_processor, 1
instance = comp, \bpu|Mux607~1 , bpu|Mux607~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[42][0] , bpu|BHT[42][0], dual_issue_processor, 1
instance = comp, \bpu|Mux543~0 , bpu|Mux543~0, dual_issue_processor, 1
instance = comp, \bpu|Mux543~1 , bpu|Mux543~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[10][0] , bpu|BHT[10][0], dual_issue_processor, 1
instance = comp, \bpu|Mux575~0 , bpu|Mux575~0, dual_issue_processor, 1
instance = comp, \bpu|Mux575~1 , bpu|Mux575~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[26][0] , bpu|BHT[26][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~4 , bpu|Mux7~4, dual_issue_processor, 1
instance = comp, \bpu|Mux7~5 , bpu|Mux7~5, dual_issue_processor, 1
instance = comp, \bpu|Mux831~0 , bpu|Mux831~0, dual_issue_processor, 1
instance = comp, \bpu|Mux831~1 , bpu|Mux831~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[154][0] , bpu|BHT[154][0], dual_issue_processor, 1
instance = comp, \bpu|Mux799~0 , bpu|Mux799~0, dual_issue_processor, 1
instance = comp, \bpu|Mux799~1 , bpu|Mux799~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[138][0] , bpu|BHT[138][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~2 , bpu|Mux7~2, dual_issue_processor, 1
instance = comp, \bpu|Mux863~0 , bpu|Mux863~0, dual_issue_processor, 1
instance = comp, \bpu|Mux863~1 , bpu|Mux863~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[170][0] , bpu|BHT[170][0], dual_issue_processor, 1
instance = comp, \bpu|Mux895~0 , bpu|Mux895~0, dual_issue_processor, 1
instance = comp, \bpu|Mux895~1 , bpu|Mux895~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[186][0] , bpu|BHT[186][0], dual_issue_processor, 1
instance = comp, \bpu|Mux7~3 , bpu|Mux7~3, dual_issue_processor, 1
instance = comp, \bpu|Mux7~6 , bpu|Mux7~6, dual_issue_processor, 1
instance = comp, \bpu|Mux7~9 , bpu|Mux7~9, dual_issue_processor, 1
instance = comp, \bpu|Mux7~41 , bpu|Mux7~41, dual_issue_processor, 1
instance = comp, \bpu|Mux7~169 , bpu|Mux7~169, dual_issue_processor, 1
instance = comp, \bpu|Mux735~0 , bpu|Mux735~0, dual_issue_processor, 1
instance = comp, \bpu|Mux823~0 , bpu|Mux823~0, dual_issue_processor, 1
instance = comp, \bpu|Mux887~0 , bpu|Mux887~0, dual_issue_processor, 1
instance = comp, \bpu|Mux887~1 , bpu|Mux887~1, dual_issue_processor, 1
instance = comp, \bpu|BHT[182][0] , bpu|BHT[182][0], dual_issue_processor, 1
instance = comp, \bpu|Mux521~17 , bpu|Mux521~17, dual_issue_processor, 1
instance = comp, \bpu|Mux521~18 , bpu|Mux521~18, dual_issue_processor, 1
instance = comp, \bpu|Mux521~14 , bpu|Mux521~14, dual_issue_processor, 1
instance = comp, \bpu|Mux521~15 , bpu|Mux521~15, dual_issue_processor, 1
instance = comp, \bpu|Mux521~12 , bpu|Mux521~12, dual_issue_processor, 1
instance = comp, \bpu|Mux521~13 , bpu|Mux521~13, dual_issue_processor, 1
instance = comp, \bpu|Mux521~16 , bpu|Mux521~16, dual_issue_processor, 1
instance = comp, \bpu|Mux521~10 , bpu|Mux521~10, dual_issue_processor, 1
instance = comp, \bpu|Mux521~11 , bpu|Mux521~11, dual_issue_processor, 1
instance = comp, \bpu|Mux521~19 , bpu|Mux521~19, dual_issue_processor, 1
instance = comp, \bpu|Mux521~20 , bpu|Mux521~20, dual_issue_processor, 1
instance = comp, \bpu|Mux521~21 , bpu|Mux521~21, dual_issue_processor, 1
instance = comp, \bpu|Mux521~27 , bpu|Mux521~27, dual_issue_processor, 1
instance = comp, \bpu|Mux521~28 , bpu|Mux521~28, dual_issue_processor, 1
instance = comp, \bpu|Mux521~24 , bpu|Mux521~24, dual_issue_processor, 1
instance = comp, \bpu|Mux521~25 , bpu|Mux521~25, dual_issue_processor, 1
instance = comp, \bpu|Mux521~22 , bpu|Mux521~22, dual_issue_processor, 1
instance = comp, \bpu|Mux521~23 , bpu|Mux521~23, dual_issue_processor, 1
instance = comp, \bpu|Mux521~26 , bpu|Mux521~26, dual_issue_processor, 1
instance = comp, \bpu|Mux521~29 , bpu|Mux521~29, dual_issue_processor, 1
instance = comp, \bpu|Mux521~30 , bpu|Mux521~30, dual_issue_processor, 1
instance = comp, \bpu|Mux521~0 , bpu|Mux521~0, dual_issue_processor, 1
instance = comp, \bpu|Mux521~1 , bpu|Mux521~1, dual_issue_processor, 1
instance = comp, \bpu|Mux521~7 , bpu|Mux521~7, dual_issue_processor, 1
instance = comp, \bpu|Mux521~8 , bpu|Mux521~8, dual_issue_processor, 1
instance = comp, \bpu|Mux521~2 , bpu|Mux521~2, dual_issue_processor, 1
instance = comp, \bpu|Mux521~3 , bpu|Mux521~3, dual_issue_processor, 1
instance = comp, \bpu|Mux521~4 , bpu|Mux521~4, dual_issue_processor, 1
instance = comp, \bpu|Mux521~5 , bpu|Mux521~5, dual_issue_processor, 1
instance = comp, \bpu|Mux521~6 , bpu|Mux521~6, dual_issue_processor, 1
instance = comp, \bpu|Mux521~9 , bpu|Mux521~9, dual_issue_processor, 1
instance = comp, \bpu|Mux521~38 , bpu|Mux521~38, dual_issue_processor, 1
instance = comp, \bpu|Mux521~39 , bpu|Mux521~39, dual_issue_processor, 1
instance = comp, \bpu|Mux521~31 , bpu|Mux521~31, dual_issue_processor, 1
instance = comp, \bpu|Mux521~32 , bpu|Mux521~32, dual_issue_processor, 1
instance = comp, \bpu|Mux521~33 , bpu|Mux521~33, dual_issue_processor, 1
instance = comp, \bpu|Mux521~34 , bpu|Mux521~34, dual_issue_processor, 1
instance = comp, \bpu|Mux521~35 , bpu|Mux521~35, dual_issue_processor, 1
instance = comp, \bpu|Mux521~36 , bpu|Mux521~36, dual_issue_processor, 1
instance = comp, \bpu|Mux521~37 , bpu|Mux521~37, dual_issue_processor, 1
instance = comp, \bpu|Mux521~40 , bpu|Mux521~40, dual_issue_processor, 1
instance = comp, \bpu|Mux521~41 , bpu|Mux521~41, dual_issue_processor, 1
instance = comp, \bpu|Mux521~101 , bpu|Mux521~101, dual_issue_processor, 1
instance = comp, \bpu|Mux521~102 , bpu|Mux521~102, dual_issue_processor, 1
instance = comp, \bpu|Mux521~98 , bpu|Mux521~98, dual_issue_processor, 1
instance = comp, \bpu|Mux521~99 , bpu|Mux521~99, dual_issue_processor, 1
instance = comp, \bpu|Mux521~96 , bpu|Mux521~96, dual_issue_processor, 1
instance = comp, \bpu|Mux521~97 , bpu|Mux521~97, dual_issue_processor, 1
instance = comp, \bpu|Mux521~100 , bpu|Mux521~100, dual_issue_processor, 1
instance = comp, \bpu|Mux521~94 , bpu|Mux521~94, dual_issue_processor, 1
instance = comp, \bpu|Mux521~95 , bpu|Mux521~95, dual_issue_processor, 1
instance = comp, \bpu|Mux521~103 , bpu|Mux521~103, dual_issue_processor, 1
instance = comp, \bpu|Mux521~104 , bpu|Mux521~104, dual_issue_processor, 1
instance = comp, \bpu|Mux521~105 , bpu|Mux521~105, dual_issue_processor, 1
instance = comp, \bpu|Mux521~108 , bpu|Mux521~108, dual_issue_processor, 1
instance = comp, \bpu|Mux521~109 , bpu|Mux521~109, dual_issue_processor, 1
instance = comp, \bpu|Mux521~106 , bpu|Mux521~106, dual_issue_processor, 1
instance = comp, \bpu|Mux521~107 , bpu|Mux521~107, dual_issue_processor, 1
instance = comp, \bpu|Mux521~110 , bpu|Mux521~110, dual_issue_processor, 1
instance = comp, \bpu|Mux521~111 , bpu|Mux521~111, dual_issue_processor, 1
instance = comp, \bpu|Mux521~112 , bpu|Mux521~112, dual_issue_processor, 1
instance = comp, \bpu|Mux521~113 , bpu|Mux521~113, dual_issue_processor, 1
instance = comp, \bpu|Mux521~114 , bpu|Mux521~114, dual_issue_processor, 1
instance = comp, \bpu|Mux521~119 , bpu|Mux521~119, dual_issue_processor, 1
instance = comp, \bpu|Mux521~120 , bpu|Mux521~120, dual_issue_processor, 1
instance = comp, \bpu|Mux521~117 , bpu|Mux521~117, dual_issue_processor, 1
instance = comp, \bpu|Mux521~118 , bpu|Mux521~118, dual_issue_processor, 1
instance = comp, \bpu|Mux521~121 , bpu|Mux521~121, dual_issue_processor, 1
instance = comp, \bpu|Mux521~122 , bpu|Mux521~122, dual_issue_processor, 1
instance = comp, \bpu|Mux521~123 , bpu|Mux521~123, dual_issue_processor, 1
instance = comp, \bpu|Mux521~115 , bpu|Mux521~115, dual_issue_processor, 1
instance = comp, \bpu|Mux521~116 , bpu|Mux521~116, dual_issue_processor, 1
instance = comp, \bpu|Mux521~124 , bpu|Mux521~124, dual_issue_processor, 1
instance = comp, \bpu|Mux521~84 , bpu|Mux521~84, dual_issue_processor, 1
instance = comp, \bpu|Mux521~85 , bpu|Mux521~85, dual_issue_processor, 1
instance = comp, \bpu|Mux521~91 , bpu|Mux521~91, dual_issue_processor, 1
instance = comp, \bpu|Mux521~92 , bpu|Mux521~92, dual_issue_processor, 1
instance = comp, \bpu|Mux521~88 , bpu|Mux521~88, dual_issue_processor, 1
instance = comp, \bpu|Mux521~89 , bpu|Mux521~89, dual_issue_processor, 1
instance = comp, \bpu|Mux521~86 , bpu|Mux521~86, dual_issue_processor, 1
instance = comp, \bpu|Mux521~87 , bpu|Mux521~87, dual_issue_processor, 1
instance = comp, \bpu|Mux521~90 , bpu|Mux521~90, dual_issue_processor, 1
instance = comp, \bpu|Mux521~93 , bpu|Mux521~93, dual_issue_processor, 1
instance = comp, \bpu|Mux521~125 , bpu|Mux521~125, dual_issue_processor, 1
instance = comp, \bpu|Mux521~46 , bpu|Mux521~46, dual_issue_processor, 1
instance = comp, \bpu|Mux521~47 , bpu|Mux521~47, dual_issue_processor, 1
instance = comp, \bpu|Mux521~44 , bpu|Mux521~44, dual_issue_processor, 1
instance = comp, \bpu|Mux521~45 , bpu|Mux521~45, dual_issue_processor, 1
instance = comp, \bpu|Mux521~48 , bpu|Mux521~48, dual_issue_processor, 1
instance = comp, \bpu|Mux521~42 , bpu|Mux521~42, dual_issue_processor, 1
instance = comp, \bpu|Mux521~43 , bpu|Mux521~43, dual_issue_processor, 1
instance = comp, \bpu|Mux521~49 , bpu|Mux521~49, dual_issue_processor, 1
instance = comp, \bpu|Mux521~50 , bpu|Mux521~50, dual_issue_processor, 1
instance = comp, \bpu|Mux521~51 , bpu|Mux521~51, dual_issue_processor, 1
instance = comp, \bpu|Mux521~75 , bpu|Mux521~75, dual_issue_processor, 1
instance = comp, \bpu|Mux521~76 , bpu|Mux521~76, dual_issue_processor, 1
instance = comp, \bpu|Mux521~77 , bpu|Mux521~77, dual_issue_processor, 1
instance = comp, \bpu|Mux521~78 , bpu|Mux521~78, dual_issue_processor, 1
instance = comp, \bpu|Mux521~79 , bpu|Mux521~79, dual_issue_processor, 1
instance = comp, \bpu|Mux521~80 , bpu|Mux521~80, dual_issue_processor, 1
instance = comp, \bpu|Mux521~81 , bpu|Mux521~81, dual_issue_processor, 1
instance = comp, \bpu|Mux521~73 , bpu|Mux521~73, dual_issue_processor, 1
instance = comp, \bpu|Mux521~74 , bpu|Mux521~74, dual_issue_processor, 1
instance = comp, \bpu|Mux521~82 , bpu|Mux521~82, dual_issue_processor, 1
instance = comp, \bpu|Mux521~52 , bpu|Mux521~52, dual_issue_processor, 1
instance = comp, \bpu|Mux521~53 , bpu|Mux521~53, dual_issue_processor, 1
instance = comp, \bpu|Mux521~59 , bpu|Mux521~59, dual_issue_processor, 1
instance = comp, \bpu|Mux521~60 , bpu|Mux521~60, dual_issue_processor, 1
instance = comp, \bpu|Mux521~56 , bpu|Mux521~56, dual_issue_processor, 1
instance = comp, \bpu|Mux521~57 , bpu|Mux521~57, dual_issue_processor, 1
instance = comp, \bpu|Mux521~54 , bpu|Mux521~54, dual_issue_processor, 1
instance = comp, \bpu|Mux521~55 , bpu|Mux521~55, dual_issue_processor, 1
instance = comp, \bpu|Mux521~58 , bpu|Mux521~58, dual_issue_processor, 1
instance = comp, \bpu|Mux521~61 , bpu|Mux521~61, dual_issue_processor, 1
instance = comp, \bpu|Mux521~62 , bpu|Mux521~62, dual_issue_processor, 1
instance = comp, \bpu|Mux521~63 , bpu|Mux521~63, dual_issue_processor, 1
instance = comp, \bpu|Mux521~64 , bpu|Mux521~64, dual_issue_processor, 1
instance = comp, \bpu|Mux521~65 , bpu|Mux521~65, dual_issue_processor, 1
instance = comp, \bpu|Mux521~66 , bpu|Mux521~66, dual_issue_processor, 1
instance = comp, \bpu|Mux521~67 , bpu|Mux521~67, dual_issue_processor, 1
instance = comp, \bpu|Mux521~68 , bpu|Mux521~68, dual_issue_processor, 1
instance = comp, \bpu|Mux521~69 , bpu|Mux521~69, dual_issue_processor, 1
instance = comp, \bpu|Mux521~70 , bpu|Mux521~70, dual_issue_processor, 1
instance = comp, \bpu|Mux521~71 , bpu|Mux521~71, dual_issue_processor, 1
instance = comp, \bpu|Mux521~72 , bpu|Mux521~72, dual_issue_processor, 1
instance = comp, \bpu|Mux521~83 , bpu|Mux521~83, dual_issue_processor, 1
instance = comp, \bpu|Mux521~126 , bpu|Mux521~126, dual_issue_processor, 1
instance = comp, \bpu|Mux521~127 , bpu|Mux521~127, dual_issue_processor, 1
instance = comp, \bpu|Mux521~128 , bpu|Mux521~128, dual_issue_processor, 1
instance = comp, \bpu|Mux521~129 , bpu|Mux521~129, dual_issue_processor, 1
instance = comp, \bpu|Mux521~130 , bpu|Mux521~130, dual_issue_processor, 1
instance = comp, \bpu|Mux521~131 , bpu|Mux521~131, dual_issue_processor, 1
instance = comp, \bpu|Mux521~132 , bpu|Mux521~132, dual_issue_processor, 1
instance = comp, \bpu|Mux521~133 , bpu|Mux521~133, dual_issue_processor, 1
instance = comp, \bpu|Mux521~134 , bpu|Mux521~134, dual_issue_processor, 1
instance = comp, \bpu|Mux521~135 , bpu|Mux521~135, dual_issue_processor, 1
instance = comp, \bpu|Mux521~136 , bpu|Mux521~136, dual_issue_processor, 1
instance = comp, \bpu|Mux521~160 , bpu|Mux521~160, dual_issue_processor, 1
instance = comp, \bpu|Mux521~161 , bpu|Mux521~161, dual_issue_processor, 1
instance = comp, \bpu|Mux521~162 , bpu|Mux521~162, dual_issue_processor, 1
instance = comp, \bpu|Mux521~163 , bpu|Mux521~163, dual_issue_processor, 1
instance = comp, \bpu|Mux521~164 , bpu|Mux521~164, dual_issue_processor, 1
instance = comp, \bpu|Mux521~158 , bpu|Mux521~158, dual_issue_processor, 1
instance = comp, \bpu|Mux521~159 , bpu|Mux521~159, dual_issue_processor, 1
instance = comp, \bpu|Mux521~165 , bpu|Mux521~165, dual_issue_processor, 1
instance = comp, \bpu|Mux521~166 , bpu|Mux521~166, dual_issue_processor, 1
instance = comp, \bpu|Mux521~167 , bpu|Mux521~167, dual_issue_processor, 1
instance = comp, \bpu|Mux521~141 , bpu|Mux521~141, dual_issue_processor, 1
instance = comp, \bpu|Mux521~142 , bpu|Mux521~142, dual_issue_processor, 1
instance = comp, \bpu|Mux521~139 , bpu|Mux521~139, dual_issue_processor, 1
instance = comp, \bpu|Mux521~140 , bpu|Mux521~140, dual_issue_processor, 1
instance = comp, \bpu|Mux521~143 , bpu|Mux521~143, dual_issue_processor, 1
instance = comp, \bpu|Mux521~137 , bpu|Mux521~137, dual_issue_processor, 1
instance = comp, \bpu|Mux521~138 , bpu|Mux521~138, dual_issue_processor, 1
instance = comp, \bpu|Mux521~144 , bpu|Mux521~144, dual_issue_processor, 1
instance = comp, \bpu|Mux521~145 , bpu|Mux521~145, dual_issue_processor, 1
instance = comp, \bpu|Mux521~146 , bpu|Mux521~146, dual_issue_processor, 1
instance = comp, \bpu|Mux521~154 , bpu|Mux521~154, dual_issue_processor, 1
instance = comp, \bpu|Mux521~155 , bpu|Mux521~155, dual_issue_processor, 1
instance = comp, \bpu|Mux521~147 , bpu|Mux521~147, dual_issue_processor, 1
instance = comp, \bpu|Mux521~148 , bpu|Mux521~148, dual_issue_processor, 1
instance = comp, \bpu|Mux521~149 , bpu|Mux521~149, dual_issue_processor, 1
instance = comp, \bpu|Mux521~150 , bpu|Mux521~150, dual_issue_processor, 1
instance = comp, \bpu|Mux521~151 , bpu|Mux521~151, dual_issue_processor, 1
instance = comp, \bpu|Mux521~152 , bpu|Mux521~152, dual_issue_processor, 1
instance = comp, \bpu|Mux521~153 , bpu|Mux521~153, dual_issue_processor, 1
instance = comp, \bpu|Mux521~156 , bpu|Mux521~156, dual_issue_processor, 1
instance = comp, \bpu|Mux521~157 , bpu|Mux521~157, dual_issue_processor, 1
instance = comp, \bpu|Mux521~168 , bpu|Mux521~168, dual_issue_processor, 1
instance = comp, \bpu|Mux521~169 , bpu|Mux521~169, dual_issue_processor, 1
instance = comp, \bpu|Mux522~0 , bpu|Mux522~0, dual_issue_processor, 1
instance = comp, \bpu|Mux826~0 , bpu|Mux826~0, dual_issue_processor, 1
instance = comp, \bpu|Mux826~1 , bpu|Mux826~1, dual_issue_processor, 1
instance = comp, \bpu|Mux826~2 , bpu|Mux826~2, dual_issue_processor, 1
instance = comp, \bpu|BHT[152][1] , bpu|BHT[152][1], dual_issue_processor, 1
instance = comp, \bpu|Mux6~4 , bpu|Mux6~4, dual_issue_processor, 1
instance = comp, \bpu|Mux6~5 , bpu|Mux6~5, dual_issue_processor, 1
instance = comp, \bpu|Mux6~2 , bpu|Mux6~2, dual_issue_processor, 1
instance = comp, \bpu|Mux6~3 , bpu|Mux6~3, dual_issue_processor, 1
instance = comp, \bpu|Mux6~6 , bpu|Mux6~6, dual_issue_processor, 1
instance = comp, \bpu|Mux6~7 , bpu|Mux6~7, dual_issue_processor, 1
instance = comp, \bpu|Mux6~8 , bpu|Mux6~8, dual_issue_processor, 1
instance = comp, \bpu|Mux6~0 , bpu|Mux6~0, dual_issue_processor, 1
instance = comp, \bpu|Mux6~1 , bpu|Mux6~1, dual_issue_processor, 1
instance = comp, \bpu|Mux6~9 , bpu|Mux6~9, dual_issue_processor, 1
instance = comp, \bpu|Mux6~35 , bpu|Mux6~35, dual_issue_processor, 1
instance = comp, \bpu|Mux6~36 , bpu|Mux6~36, dual_issue_processor, 1
instance = comp, \bpu|Mux6~33 , bpu|Mux6~33, dual_issue_processor, 1
instance = comp, \bpu|Mux6~34 , bpu|Mux6~34, dual_issue_processor, 1
instance = comp, \bpu|Mux6~37 , bpu|Mux6~37, dual_issue_processor, 1
instance = comp, \bpu|Mux6~38 , bpu|Mux6~38, dual_issue_processor, 1
instance = comp, \bpu|Mux6~39 , bpu|Mux6~39, dual_issue_processor, 1
instance = comp, \bpu|Mux6~31 , bpu|Mux6~31, dual_issue_processor, 1
instance = comp, \bpu|Mux6~32 , bpu|Mux6~32, dual_issue_processor, 1
instance = comp, \bpu|Mux6~40 , bpu|Mux6~40, dual_issue_processor, 1
instance = comp, \bpu|Mux6~14 , bpu|Mux6~14, dual_issue_processor, 1
instance = comp, \bpu|Mux6~15 , bpu|Mux6~15, dual_issue_processor, 1
instance = comp, \bpu|Mux6~12 , bpu|Mux6~12, dual_issue_processor, 1
instance = comp, \bpu|Mux6~13 , bpu|Mux6~13, dual_issue_processor, 1
instance = comp, \bpu|Mux6~16 , bpu|Mux6~16, dual_issue_processor, 1
instance = comp, \bpu|Mux6~17 , bpu|Mux6~17, dual_issue_processor, 1
instance = comp, \bpu|Mux6~18 , bpu|Mux6~18, dual_issue_processor, 1
instance = comp, \bpu|Mux6~10 , bpu|Mux6~10, dual_issue_processor, 1
instance = comp, \bpu|Mux6~11 , bpu|Mux6~11, dual_issue_processor, 1
instance = comp, \bpu|Mux6~19 , bpu|Mux6~19, dual_issue_processor, 1
instance = comp, \bpu|Mux6~27 , bpu|Mux6~27, dual_issue_processor, 1
instance = comp, \bpu|Mux6~28 , bpu|Mux6~28, dual_issue_processor, 1
instance = comp, \bpu|Mux6~20 , bpu|Mux6~20, dual_issue_processor, 1
instance = comp, \bpu|Mux6~21 , bpu|Mux6~21, dual_issue_processor, 1
instance = comp, \bpu|Mux6~24 , bpu|Mux6~24, dual_issue_processor, 1
instance = comp, \bpu|Mux6~25 , bpu|Mux6~25, dual_issue_processor, 1
instance = comp, \bpu|Mux6~22 , bpu|Mux6~22, dual_issue_processor, 1
instance = comp, \bpu|Mux6~23 , bpu|Mux6~23, dual_issue_processor, 1
instance = comp, \bpu|Mux6~26 , bpu|Mux6~26, dual_issue_processor, 1
instance = comp, \bpu|Mux6~29 , bpu|Mux6~29, dual_issue_processor, 1
instance = comp, \bpu|Mux6~30 , bpu|Mux6~30, dual_issue_processor, 1
instance = comp, \bpu|Mux6~41 , bpu|Mux6~41, dual_issue_processor, 1
instance = comp, \bpu|Mux6~115 , bpu|Mux6~115, dual_issue_processor, 1
instance = comp, \bpu|Mux6~116 , bpu|Mux6~116, dual_issue_processor, 1
instance = comp, \bpu|Mux6~122 , bpu|Mux6~122, dual_issue_processor, 1
instance = comp, \bpu|Mux6~123 , bpu|Mux6~123, dual_issue_processor, 1
instance = comp, \bpu|Mux6~117 , bpu|Mux6~117, dual_issue_processor, 1
instance = comp, \bpu|Mux6~118 , bpu|Mux6~118, dual_issue_processor, 1
instance = comp, \bpu|Mux6~119 , bpu|Mux6~119, dual_issue_processor, 1
instance = comp, \bpu|Mux6~120 , bpu|Mux6~120, dual_issue_processor, 1
instance = comp, \bpu|Mux6~121 , bpu|Mux6~121, dual_issue_processor, 1
instance = comp, \bpu|Mux6~124 , bpu|Mux6~124, dual_issue_processor, 1
instance = comp, \bpu|Mux6~84 , bpu|Mux6~84, dual_issue_processor, 1
instance = comp, \bpu|Mux6~85 , bpu|Mux6~85, dual_issue_processor, 1
instance = comp, \bpu|Mux6~91 , bpu|Mux6~91, dual_issue_processor, 1
instance = comp, \bpu|Mux6~92 , bpu|Mux6~92, dual_issue_processor, 1
instance = comp, \bpu|Mux6~86 , bpu|Mux6~86, dual_issue_processor, 1
instance = comp, \bpu|Mux6~87 , bpu|Mux6~87, dual_issue_processor, 1
instance = comp, \bpu|Mux6~88 , bpu|Mux6~88, dual_issue_processor, 1
instance = comp, \bpu|Mux6~89 , bpu|Mux6~89, dual_issue_processor, 1
instance = comp, \bpu|Mux6~90 , bpu|Mux6~90, dual_issue_processor, 1
instance = comp, \bpu|Mux6~93 , bpu|Mux6~93, dual_issue_processor, 1
instance = comp, \bpu|Mux6~111 , bpu|Mux6~111, dual_issue_processor, 1
instance = comp, \bpu|Mux6~112 , bpu|Mux6~112, dual_issue_processor, 1
instance = comp, \bpu|Mux6~108 , bpu|Mux6~108, dual_issue_processor, 1
instance = comp, \bpu|Mux6~109 , bpu|Mux6~109, dual_issue_processor, 1
instance = comp, \bpu|Mux6~106 , bpu|Mux6~106, dual_issue_processor, 1
instance = comp, \bpu|Mux6~107 , bpu|Mux6~107, dual_issue_processor, 1
instance = comp, \bpu|Mux6~110 , bpu|Mux6~110, dual_issue_processor, 1
instance = comp, \bpu|Mux6~104 , bpu|Mux6~104, dual_issue_processor, 1
instance = comp, \bpu|Mux6~105 , bpu|Mux6~105, dual_issue_processor, 1
instance = comp, \bpu|Mux6~113 , bpu|Mux6~113, dual_issue_processor, 1
instance = comp, \bpu|Mux6~94 , bpu|Mux6~94, dual_issue_processor, 1
instance = comp, \bpu|Mux6~95 , bpu|Mux6~95, dual_issue_processor, 1
instance = comp, \bpu|Mux6~101 , bpu|Mux6~101, dual_issue_processor, 1
instance = comp, \bpu|Mux6~102 , bpu|Mux6~102, dual_issue_processor, 1
instance = comp, \bpu|Mux6~96 , bpu|Mux6~96, dual_issue_processor, 1
instance = comp, \bpu|Mux6~97 , bpu|Mux6~97, dual_issue_processor, 1
instance = comp, \bpu|Mux6~98 , bpu|Mux6~98, dual_issue_processor, 1
instance = comp, \bpu|Mux6~99 , bpu|Mux6~99, dual_issue_processor, 1
instance = comp, \bpu|Mux6~100 , bpu|Mux6~100, dual_issue_processor, 1
instance = comp, \bpu|Mux6~103 , bpu|Mux6~103, dual_issue_processor, 1
instance = comp, \bpu|Mux6~114 , bpu|Mux6~114, dual_issue_processor, 1
instance = comp, \bpu|Mux6~125 , bpu|Mux6~125, dual_issue_processor, 1
instance = comp, \bpu|Mux6~64 , bpu|Mux6~64, dual_issue_processor, 1
instance = comp, \bpu|Mux6~65 , bpu|Mux6~65, dual_issue_processor, 1
instance = comp, \bpu|Mux6~66 , bpu|Mux6~66, dual_issue_processor, 1
instance = comp, \bpu|Mux6~67 , bpu|Mux6~67, dual_issue_processor, 1
instance = comp, \bpu|Mux6~68 , bpu|Mux6~68, dual_issue_processor, 1
instance = comp, \bpu|Mux6~69 , bpu|Mux6~69, dual_issue_processor, 1
instance = comp, \bpu|Mux6~70 , bpu|Mux6~70, dual_issue_processor, 1
instance = comp, \bpu|Mux6~62 , bpu|Mux6~62, dual_issue_processor, 1
instance = comp, \bpu|Mux6~63 , bpu|Mux6~63, dual_issue_processor, 1
instance = comp, \bpu|Mux6~71 , bpu|Mux6~71, dual_issue_processor, 1
instance = comp, \bpu|Mux6~56 , bpu|Mux6~56, dual_issue_processor, 1
instance = comp, \bpu|Mux6~57 , bpu|Mux6~57, dual_issue_processor, 1
instance = comp, \bpu|Mux6~54 , bpu|Mux6~54, dual_issue_processor, 1
instance = comp, \bpu|Mux6~55 , bpu|Mux6~55, dual_issue_processor, 1
instance = comp, \bpu|Mux6~58 , bpu|Mux6~58, dual_issue_processor, 1
instance = comp, \bpu|Mux6~59 , bpu|Mux6~59, dual_issue_processor, 1
instance = comp, \bpu|Mux6~60 , bpu|Mux6~60, dual_issue_processor, 1
instance = comp, \bpu|Mux6~52 , bpu|Mux6~52, dual_issue_processor, 1
instance = comp, \bpu|Mux6~53 , bpu|Mux6~53, dual_issue_processor, 1
instance = comp, \bpu|Mux6~61 , bpu|Mux6~61, dual_issue_processor, 1
instance = comp, \bpu|Mux6~72 , bpu|Mux6~72, dual_issue_processor, 1
instance = comp, \bpu|Mux6~80 , bpu|Mux6~80, dual_issue_processor, 1
instance = comp, \bpu|Mux6~81 , bpu|Mux6~81, dual_issue_processor, 1
instance = comp, \bpu|Mux6~73 , bpu|Mux6~73, dual_issue_processor, 1
instance = comp, \bpu|Mux6~74 , bpu|Mux6~74, dual_issue_processor, 1
instance = comp, \bpu|Mux6~77 , bpu|Mux6~77, dual_issue_processor, 1
instance = comp, \bpu|Mux6~78 , bpu|Mux6~78, dual_issue_processor, 1
instance = comp, \bpu|Mux6~75 , bpu|Mux6~75, dual_issue_processor, 1
instance = comp, \bpu|Mux6~76 , bpu|Mux6~76, dual_issue_processor, 1
instance = comp, \bpu|Mux6~79 , bpu|Mux6~79, dual_issue_processor, 1
instance = comp, \bpu|Mux6~82 , bpu|Mux6~82, dual_issue_processor, 1
instance = comp, \bpu|Mux6~44 , bpu|Mux6~44, dual_issue_processor, 1
instance = comp, \bpu|Mux6~45 , bpu|Mux6~45, dual_issue_processor, 1
instance = comp, \bpu|Mux6~46 , bpu|Mux6~46, dual_issue_processor, 1
instance = comp, \bpu|Mux6~47 , bpu|Mux6~47, dual_issue_processor, 1
instance = comp, \bpu|Mux6~48 , bpu|Mux6~48, dual_issue_processor, 1
instance = comp, \bpu|Mux6~42 , bpu|Mux6~42, dual_issue_processor, 1
instance = comp, \bpu|Mux6~43 , bpu|Mux6~43, dual_issue_processor, 1
instance = comp, \bpu|Mux6~49 , bpu|Mux6~49, dual_issue_processor, 1
instance = comp, \bpu|Mux6~50 , bpu|Mux6~50, dual_issue_processor, 1
instance = comp, \bpu|Mux6~51 , bpu|Mux6~51, dual_issue_processor, 1
instance = comp, \bpu|Mux6~83 , bpu|Mux6~83, dual_issue_processor, 1
instance = comp, \bpu|Mux6~126 , bpu|Mux6~126, dual_issue_processor, 1
instance = comp, \bpu|Mux6~127 , bpu|Mux6~127, dual_issue_processor, 1
instance = comp, \bpu|Mux6~128 , bpu|Mux6~128, dual_issue_processor, 1
instance = comp, \bpu|Mux6~134 , bpu|Mux6~134, dual_issue_processor, 1
instance = comp, \bpu|Mux6~135 , bpu|Mux6~135, dual_issue_processor, 1
instance = comp, \bpu|Mux6~129 , bpu|Mux6~129, dual_issue_processor, 1
instance = comp, \bpu|Mux6~130 , bpu|Mux6~130, dual_issue_processor, 1
instance = comp, \bpu|Mux6~131 , bpu|Mux6~131, dual_issue_processor, 1
instance = comp, \bpu|Mux6~132 , bpu|Mux6~132, dual_issue_processor, 1
instance = comp, \bpu|Mux6~133 , bpu|Mux6~133, dual_issue_processor, 1
instance = comp, \bpu|Mux6~136 , bpu|Mux6~136, dual_issue_processor, 1
instance = comp, \bpu|Mux6~147 , bpu|Mux6~147, dual_issue_processor, 1
instance = comp, \bpu|Mux6~148 , bpu|Mux6~148, dual_issue_processor, 1
instance = comp, \bpu|Mux6~154 , bpu|Mux6~154, dual_issue_processor, 1
instance = comp, \bpu|Mux6~155 , bpu|Mux6~155, dual_issue_processor, 1
instance = comp, \bpu|Mux6~149 , bpu|Mux6~149, dual_issue_processor, 1
instance = comp, \bpu|Mux6~150 , bpu|Mux6~150, dual_issue_processor, 1
instance = comp, \bpu|Mux6~151 , bpu|Mux6~151, dual_issue_processor, 1
instance = comp, \bpu|Mux6~152 , bpu|Mux6~152, dual_issue_processor, 1
instance = comp, \bpu|Mux6~153 , bpu|Mux6~153, dual_issue_processor, 1
instance = comp, \bpu|Mux6~156 , bpu|Mux6~156, dual_issue_processor, 1
instance = comp, \bpu|Mux6~137 , bpu|Mux6~137, dual_issue_processor, 1
instance = comp, \bpu|Mux6~138 , bpu|Mux6~138, dual_issue_processor, 1
instance = comp, \bpu|Mux6~144 , bpu|Mux6~144, dual_issue_processor, 1
instance = comp, \bpu|Mux6~145 , bpu|Mux6~145, dual_issue_processor, 1
instance = comp, \bpu|Mux6~139 , bpu|Mux6~139, dual_issue_processor, 1
instance = comp, \bpu|Mux6~140 , bpu|Mux6~140, dual_issue_processor, 1
instance = comp, \bpu|Mux6~141 , bpu|Mux6~141, dual_issue_processor, 1
instance = comp, \bpu|Mux6~142 , bpu|Mux6~142, dual_issue_processor, 1
instance = comp, \bpu|Mux6~143 , bpu|Mux6~143, dual_issue_processor, 1
instance = comp, \bpu|Mux6~146 , bpu|Mux6~146, dual_issue_processor, 1
instance = comp, \bpu|Mux6~157 , bpu|Mux6~157, dual_issue_processor, 1
instance = comp, \bpu|Mux6~158 , bpu|Mux6~158, dual_issue_processor, 1
instance = comp, \bpu|Mux6~159 , bpu|Mux6~159, dual_issue_processor, 1
instance = comp, \bpu|Mux6~165 , bpu|Mux6~165, dual_issue_processor, 1
instance = comp, \bpu|Mux6~166 , bpu|Mux6~166, dual_issue_processor, 1
instance = comp, \bpu|Mux6~160 , bpu|Mux6~160, dual_issue_processor, 1
instance = comp, \bpu|Mux6~161 , bpu|Mux6~161, dual_issue_processor, 1
instance = comp, \bpu|Mux6~162 , bpu|Mux6~162, dual_issue_processor, 1
instance = comp, \bpu|Mux6~163 , bpu|Mux6~163, dual_issue_processor, 1
instance = comp, \bpu|Mux6~164 , bpu|Mux6~164, dual_issue_processor, 1
instance = comp, \bpu|Mux6~167 , bpu|Mux6~167, dual_issue_processor, 1
instance = comp, \bpu|Mux6~168 , bpu|Mux6~168, dual_issue_processor, 1
instance = comp, \bpu|Mux6~169 , bpu|Mux6~169, dual_issue_processor, 1
instance = comp, \bpu|Mux860~0 , bpu|Mux860~0, dual_issue_processor, 1
instance = comp, \bpu|Mux862~0 , bpu|Mux862~0, dual_issue_processor, 1
instance = comp, \bpu|Mux872~2 , bpu|Mux872~2, dual_issue_processor, 1
instance = comp, \bpu|Mux872~3 , bpu|Mux872~3, dual_issue_processor, 1
instance = comp, \bpu|BHT[175][1] , bpu|BHT[175][1], dual_issue_processor, 1
instance = comp, \bpu|Mux0~32_RESYN2130 , bpu|Mux0~32_RESYN2130, dual_issue_processor, 1
instance = comp, \bpu|Mux0~32_RESYN2132 , bpu|Mux0~32_RESYN2132, dual_issue_processor, 1
instance = comp, \bpu|Mux0~32 , bpu|Mux0~32, dual_issue_processor, 1
instance = comp, \bpu|Mux0~38 , bpu|Mux0~38, dual_issue_processor, 1
instance = comp, \bpu|Mux0~39 , bpu|Mux0~39, dual_issue_processor, 1
instance = comp, \bpu|Mux0~36_RESYN2134 , bpu|Mux0~36_RESYN2134, dual_issue_processor, 1
instance = comp, \bpu|Mux0~36_RESYN2136 , bpu|Mux0~36_RESYN2136, dual_issue_processor, 1
instance = comp, \bpu|Mux0~36 , bpu|Mux0~36, dual_issue_processor, 1
instance = comp, \bpu|Mux0~33 , bpu|Mux0~33, dual_issue_processor, 1
instance = comp, \bpu|Mux0~34 , bpu|Mux0~34, dual_issue_processor, 1
instance = comp, \bpu|Mux0~37 , bpu|Mux0~37, dual_issue_processor, 1
instance = comp, \bpu|Mux0~40 , bpu|Mux0~40, dual_issue_processor, 1
instance = comp, \bpu|Mux0~8_RESYN2110 , bpu|Mux0~8_RESYN2110, dual_issue_processor, 1
instance = comp, \bpu|Mux0~8_RESYN2112 , bpu|Mux0~8_RESYN2112, dual_issue_processor, 1
instance = comp, \bpu|Mux0~8 , bpu|Mux0~8, dual_issue_processor, 1
instance = comp, \bpu|Mux0~5_RESYN2108 , bpu|Mux0~5_RESYN2108, dual_issue_processor, 1
instance = comp, \bpu|Mux0~5_RESYN2106 , bpu|Mux0~5_RESYN2106, dual_issue_processor, 1
instance = comp, \bpu|Mux0~5 , bpu|Mux0~5, dual_issue_processor, 1
instance = comp, \bpu|Mux0~3_RESYN2102 , bpu|Mux0~3_RESYN2102, dual_issue_processor, 1
instance = comp, \bpu|Mux0~3_RESYN2104 , bpu|Mux0~3_RESYN2104, dual_issue_processor, 1
instance = comp, \bpu|Mux0~3 , bpu|Mux0~3, dual_issue_processor, 1
instance = comp, \bpu|Mux0~6 , bpu|Mux0~6, dual_issue_processor, 1
instance = comp, \bpu|Mux0~1_RESYN2100 , bpu|Mux0~1_RESYN2100, dual_issue_processor, 1
instance = comp, \bpu|Mux0~1_RESYN2098 , bpu|Mux0~1_RESYN2098, dual_issue_processor, 1
instance = comp, \bpu|Mux0~1 , bpu|Mux0~1, dual_issue_processor, 1
instance = comp, \bpu|Mux0~9 , bpu|Mux0~9, dual_issue_processor, 1
instance = comp, \bpu|Mux0~20 , bpu|Mux0~20, dual_issue_processor, 1
instance = comp, \bpu|Mux0~21 , bpu|Mux0~21, dual_issue_processor, 1
instance = comp, \bpu|Mux0~23_RESYN2122 , bpu|Mux0~23_RESYN2122, dual_issue_processor, 1
instance = comp, \bpu|Mux0~23_RESYN2124 , bpu|Mux0~23_RESYN2124, dual_issue_processor, 1
instance = comp, \bpu|Mux0~23 , bpu|Mux0~23, dual_issue_processor, 1
instance = comp, \bpu|Mux0~24 , bpu|Mux0~24, dual_issue_processor, 1
instance = comp, \bpu|Mux0~25 , bpu|Mux0~25, dual_issue_processor, 1
instance = comp, \bpu|Mux0~26 , bpu|Mux0~26, dual_issue_processor, 1
instance = comp, \bpu|Mux0~28_RESYN2128 , bpu|Mux0~28_RESYN2128, dual_issue_processor, 1
instance = comp, \bpu|Mux0~28_RESYN2126 , bpu|Mux0~28_RESYN2126, dual_issue_processor, 1
instance = comp, \bpu|Mux0~28 , bpu|Mux0~28, dual_issue_processor, 1
instance = comp, \bpu|Mux0~29 , bpu|Mux0~29, dual_issue_processor, 1
instance = comp, \bpu|Mux0~18_RESYN2118 , bpu|Mux0~18_RESYN2118, dual_issue_processor, 1
instance = comp, \bpu|Mux0~18_RESYN2120 , bpu|Mux0~18_RESYN2120, dual_issue_processor, 1
instance = comp, \bpu|Mux0~18 , bpu|Mux0~18, dual_issue_processor, 1
instance = comp, \bpu|Mux0~11_RESYN2116 , bpu|Mux0~11_RESYN2116, dual_issue_processor, 1
instance = comp, \bpu|Mux0~11_RESYN2114 , bpu|Mux0~11_RESYN2114, dual_issue_processor, 1
instance = comp, \bpu|Mux0~11 , bpu|Mux0~11, dual_issue_processor, 1
instance = comp, \bpu|Mux0~12 , bpu|Mux0~12, dual_issue_processor, 1
instance = comp, \bpu|Mux0~13 , bpu|Mux0~13, dual_issue_processor, 1
instance = comp, \bpu|Mux0~14 , bpu|Mux0~14, dual_issue_processor, 1
instance = comp, \bpu|Mux0~15 , bpu|Mux0~15, dual_issue_processor, 1
instance = comp, \bpu|Mux0~16 , bpu|Mux0~16, dual_issue_processor, 1
instance = comp, \bpu|Mux0~19 , bpu|Mux0~19, dual_issue_processor, 1
instance = comp, \bpu|Mux0~30 , bpu|Mux0~30, dual_issue_processor, 1
instance = comp, \bpu|Mux0~41 , bpu|Mux0~41, dual_issue_processor, 1
instance = comp, \bpu|Mux0~159_RESYN2274 , bpu|Mux0~159_RESYN2274, dual_issue_processor, 1
instance = comp, \bpu|Mux0~159_RESYN2276 , bpu|Mux0~159_RESYN2276, dual_issue_processor, 1
instance = comp, \bpu|Mux0~159 , bpu|Mux0~159, dual_issue_processor, 1
instance = comp, \bpu|Mux0~166_RESYN2278 , bpu|Mux0~166_RESYN2278, dual_issue_processor, 1
instance = comp, \bpu|Mux0~166_RESYN2280 , bpu|Mux0~166_RESYN2280, dual_issue_processor, 1
instance = comp, \bpu|Mux0~166 , bpu|Mux0~166, dual_issue_processor, 1
instance = comp, \bpu|Mux0~160 , bpu|Mux0~160, dual_issue_processor, 1
instance = comp, \bpu|Mux0~161 , bpu|Mux0~161, dual_issue_processor, 1
instance = comp, \bpu|Mux0~162 , bpu|Mux0~162, dual_issue_processor, 1
instance = comp, \bpu|Mux0~163 , bpu|Mux0~163, dual_issue_processor, 1
instance = comp, \bpu|Mux0~164 , bpu|Mux0~164, dual_issue_processor, 1
instance = comp, \bpu|Mux0~167 , bpu|Mux0~167, dual_issue_processor, 1
instance = comp, \bpu|Mux0~135_RESYN2240 , bpu|Mux0~135_RESYN2240, dual_issue_processor, 1
instance = comp, \bpu|Mux0~135_RESYN2238 , bpu|Mux0~135_RESYN2238, dual_issue_processor, 1
instance = comp, \bpu|Mux0~135 , bpu|Mux0~135, dual_issue_processor, 1
instance = comp, \bpu|Mux0~128_RESYN2226 , bpu|Mux0~128_RESYN2226, dual_issue_processor, 1
instance = comp, \bpu|Mux0~128_RESYN2228 , bpu|Mux0~128_RESYN2228, dual_issue_processor, 1
instance = comp, \bpu|Mux0~128 , bpu|Mux0~128, dual_issue_processor, 1
instance = comp, \bpu|Mux0~132_RESYN2236 , bpu|Mux0~132_RESYN2236, dual_issue_processor, 1
instance = comp, \bpu|Mux0~132_RESYN2234 , bpu|Mux0~132_RESYN2234, dual_issue_processor, 1
instance = comp, \bpu|Mux0~132 , bpu|Mux0~132, dual_issue_processor, 1
instance = comp, \bpu|Mux0~130_RESYN2232 , bpu|Mux0~130_RESYN2232, dual_issue_processor, 1
instance = comp, \bpu|Mux0~130_RESYN2230 , bpu|Mux0~130_RESYN2230, dual_issue_processor, 1
instance = comp, \bpu|Mux0~130 , bpu|Mux0~130, dual_issue_processor, 1
instance = comp, \bpu|Mux0~133 , bpu|Mux0~133, dual_issue_processor, 1
instance = comp, \bpu|Mux0~136 , bpu|Mux0~136, dual_issue_processor, 1
instance = comp, \bpu|Mux0~155_RESYN2272 , bpu|Mux0~155_RESYN2272, dual_issue_processor, 1
instance = comp, \bpu|Mux0~155_RESYN2270 , bpu|Mux0~155_RESYN2270, dual_issue_processor, 1
instance = comp, \bpu|Mux0~155 , bpu|Mux0~155, dual_issue_processor, 1
instance = comp, \bpu|Mux0~148_RESYN2260 , bpu|Mux0~148_RESYN2260, dual_issue_processor, 1
instance = comp, \bpu|Mux0~148_RESYN2258 , bpu|Mux0~148_RESYN2258, dual_issue_processor, 1
instance = comp, \bpu|Mux0~148 , bpu|Mux0~148, dual_issue_processor, 1
instance = comp, \bpu|Mux0~152_RESYN2268 , bpu|Mux0~152_RESYN2268, dual_issue_processor, 1
instance = comp, \bpu|Mux0~152_RESYN2266 , bpu|Mux0~152_RESYN2266, dual_issue_processor, 1
instance = comp, \bpu|Mux0~152 , bpu|Mux0~152, dual_issue_processor, 1
instance = comp, \bpu|Mux0~150_RESYN2264 , bpu|Mux0~150_RESYN2264, dual_issue_processor, 1
instance = comp, \bpu|Mux0~150_RESYN2262 , bpu|Mux0~150_RESYN2262, dual_issue_processor, 1
instance = comp, \bpu|Mux0~150 , bpu|Mux0~150, dual_issue_processor, 1
instance = comp, \bpu|Mux0~153 , bpu|Mux0~153, dual_issue_processor, 1
instance = comp, \bpu|Mux0~156 , bpu|Mux0~156, dual_issue_processor, 1
instance = comp, \bpu|Mux0~145_RESYN2256 , bpu|Mux0~145_RESYN2256, dual_issue_processor, 1
instance = comp, \bpu|Mux0~145_RESYN2254 , bpu|Mux0~145_RESYN2254, dual_issue_processor, 1
instance = comp, \bpu|Mux0~145 , bpu|Mux0~145, dual_issue_processor, 1
instance = comp, \bpu|Mux0~138_RESYN2242 , bpu|Mux0~138_RESYN2242, dual_issue_processor, 1
instance = comp, \bpu|Mux0~138_RESYN2244 , bpu|Mux0~138_RESYN2244, dual_issue_processor, 1
instance = comp, \bpu|Mux0~138 , bpu|Mux0~138, dual_issue_processor, 1
instance = comp, \bpu|Mux0~142_RESYN2252 , bpu|Mux0~142_RESYN2252, dual_issue_processor, 1
instance = comp, \bpu|Mux0~142_RESYN2250 , bpu|Mux0~142_RESYN2250, dual_issue_processor, 1
instance = comp, \bpu|Mux0~142 , bpu|Mux0~142, dual_issue_processor, 1
instance = comp, \bpu|Mux0~140_RESYN2248 , bpu|Mux0~140_RESYN2248, dual_issue_processor, 1
instance = comp, \bpu|Mux0~140_RESYN2246 , bpu|Mux0~140_RESYN2246, dual_issue_processor, 1
instance = comp, \bpu|Mux0~140 , bpu|Mux0~140, dual_issue_processor, 1
instance = comp, \bpu|Mux0~143 , bpu|Mux0~143, dual_issue_processor, 1
instance = comp, \bpu|Mux0~146 , bpu|Mux0~146, dual_issue_processor, 1
instance = comp, \bpu|Mux0~157 , bpu|Mux0~157, dual_issue_processor, 1
instance = comp, \bpu|Mux0~168 , bpu|Mux0~168, dual_issue_processor, 1
instance = comp, \bpu|Mux0~81_RESYN2176 , bpu|Mux0~81_RESYN2176, dual_issue_processor, 1
instance = comp, \bpu|Mux0~81_RESYN2174 , bpu|Mux0~81_RESYN2174, dual_issue_processor, 1
instance = comp, \bpu|Mux0~81 , bpu|Mux0~81, dual_issue_processor, 1
instance = comp, \bpu|Mux0~77 , bpu|Mux0~77, dual_issue_processor, 1
instance = comp, \bpu|Mux0~78 , bpu|Mux0~78, dual_issue_processor, 1
instance = comp, \bpu|Mux0~76_RESYN2172 , bpu|Mux0~76_RESYN2172, dual_issue_processor, 1
instance = comp, \bpu|Mux0~76_RESYN2170 , bpu|Mux0~76_RESYN2170, dual_issue_processor, 1
instance = comp, \bpu|Mux0~76 , bpu|Mux0~76, dual_issue_processor, 1
instance = comp, \bpu|Mux0~79 , bpu|Mux0~79, dual_issue_processor, 1
instance = comp, \bpu|Mux0~74_RESYN2166 , bpu|Mux0~74_RESYN2166, dual_issue_processor, 1
instance = comp, \bpu|Mux0~74_RESYN2168 , bpu|Mux0~74_RESYN2168, dual_issue_processor, 1
instance = comp, \bpu|Mux0~74 , bpu|Mux0~74, dual_issue_processor, 1
instance = comp, \bpu|Mux0~82 , bpu|Mux0~82, dual_issue_processor, 1
instance = comp, \bpu|Mux0~43_RESYN2140 , bpu|Mux0~43_RESYN2140, dual_issue_processor, 1
instance = comp, \bpu|Mux0~43_RESYN2138 , bpu|Mux0~43_RESYN2138, dual_issue_processor, 1
instance = comp, \bpu|Mux0~43 , bpu|Mux0~43, dual_issue_processor, 1
instance = comp, \bpu|Mux0~50_RESYN2148 , bpu|Mux0~50_RESYN2148, dual_issue_processor, 1
instance = comp, \bpu|Mux0~50_RESYN2146 , bpu|Mux0~50_RESYN2146, dual_issue_processor, 1
instance = comp, \bpu|Mux0~50 , bpu|Mux0~50, dual_issue_processor, 1
instance = comp, \bpu|Mux0~44 , bpu|Mux0~44, dual_issue_processor, 1
instance = comp, \bpu|Mux0~45 , bpu|Mux0~45, dual_issue_processor, 1
instance = comp, \bpu|Mux0~47_RESYN2144 , bpu|Mux0~47_RESYN2144, dual_issue_processor, 1
instance = comp, \bpu|Mux0~47_RESYN2142 , bpu|Mux0~47_RESYN2142, dual_issue_processor, 1
instance = comp, \bpu|Mux0~47 , bpu|Mux0~47, dual_issue_processor, 1
instance = comp, \bpu|Mux0~48 , bpu|Mux0~48, dual_issue_processor, 1
instance = comp, \bpu|Mux0~51 , bpu|Mux0~51, dual_issue_processor, 1
instance = comp, \bpu|Mux0~70_RESYN2164 , bpu|Mux0~70_RESYN2164, dual_issue_processor, 1
instance = comp, \bpu|Mux0~70_RESYN2162 , bpu|Mux0~70_RESYN2162, dual_issue_processor, 1
instance = comp, \bpu|Mux0~70 , bpu|Mux0~70, dual_issue_processor, 1
instance = comp, \bpu|Mux0~64 , bpu|Mux0~64, dual_issue_processor, 1
instance = comp, \bpu|Mux0~65 , bpu|Mux0~65, dual_issue_processor, 1
instance = comp, \bpu|Mux0~66 , bpu|Mux0~66, dual_issue_processor, 1
instance = comp, \bpu|Mux0~67 , bpu|Mux0~67, dual_issue_processor, 1
instance = comp, \bpu|Mux0~68 , bpu|Mux0~68, dual_issue_processor, 1
instance = comp, \bpu|Mux0~63_RESYN2158 , bpu|Mux0~63_RESYN2158, dual_issue_processor, 1
instance = comp, \bpu|Mux0~63_RESYN2160 , bpu|Mux0~63_RESYN2160, dual_issue_processor, 1
instance = comp, \bpu|Mux0~63 , bpu|Mux0~63, dual_issue_processor, 1
instance = comp, \bpu|Mux0~71 , bpu|Mux0~71, dual_issue_processor, 1
instance = comp, \bpu|Mux0~52 , bpu|Mux0~52, dual_issue_processor, 1
instance = comp, \bpu|Mux0~53 , bpu|Mux0~53, dual_issue_processor, 1
instance = comp, \bpu|Mux0~60_RESYN2154 , bpu|Mux0~60_RESYN2154, dual_issue_processor, 1
instance = comp, \bpu|Mux0~60_RESYN2156 , bpu|Mux0~60_RESYN2156, dual_issue_processor, 1
instance = comp, \bpu|Mux0~60 , bpu|Mux0~60, dual_issue_processor, 1
instance = comp, \bpu|Mux0~55_RESYN2152 , bpu|Mux0~55_RESYN2152, dual_issue_processor, 1
instance = comp, \bpu|Mux0~55_RESYN2150 , bpu|Mux0~55_RESYN2150, dual_issue_processor, 1
instance = comp, \bpu|Mux0~55 , bpu|Mux0~55, dual_issue_processor, 1
instance = comp, \bpu|Mux0~56 , bpu|Mux0~56, dual_issue_processor, 1
instance = comp, \bpu|Mux0~57 , bpu|Mux0~57, dual_issue_processor, 1
instance = comp, \bpu|Mux0~58 , bpu|Mux0~58, dual_issue_processor, 1
instance = comp, \bpu|Mux0~61 , bpu|Mux0~61, dual_issue_processor, 1
instance = comp, \bpu|Mux0~72 , bpu|Mux0~72, dual_issue_processor, 1
instance = comp, \bpu|Mux0~83 , bpu|Mux0~83, dual_issue_processor, 1
instance = comp, \bpu|Mux0~86 , bpu|Mux0~86, dual_issue_processor, 1
instance = comp, \bpu|Mux0~87 , bpu|Mux0~87, dual_issue_processor, 1
instance = comp, \bpu|Mux0~89_RESYN2184 , bpu|Mux0~89_RESYN2184, dual_issue_processor, 1
instance = comp, \bpu|Mux0~89_RESYN2182 , bpu|Mux0~89_RESYN2182, dual_issue_processor, 1
instance = comp, \bpu|Mux0~89 , bpu|Mux0~89, dual_issue_processor, 1
instance = comp, \bpu|Mux0~90 , bpu|Mux0~90, dual_issue_processor, 1
instance = comp, \bpu|Mux0~85_RESYN2178 , bpu|Mux0~85_RESYN2178, dual_issue_processor, 1
instance = comp, \bpu|Mux0~85_RESYN2180 , bpu|Mux0~85_RESYN2180, dual_issue_processor, 1
instance = comp, \bpu|Mux0~85 , bpu|Mux0~85, dual_issue_processor, 1
instance = comp, \bpu|Mux0~91 , bpu|Mux0~91, dual_issue_processor, 1
instance = comp, \bpu|Mux0~92 , bpu|Mux0~92, dual_issue_processor, 1
instance = comp, \bpu|Mux0~93 , bpu|Mux0~93, dual_issue_processor, 1
instance = comp, \bpu|Mux0~123_RESYN2224 , bpu|Mux0~123_RESYN2224, dual_issue_processor, 1
instance = comp, \bpu|Mux0~123_RESYN2222 , bpu|Mux0~123_RESYN2222, dual_issue_processor, 1
instance = comp, \bpu|Mux0~123 , bpu|Mux0~123, dual_issue_processor, 1
instance = comp, \bpu|Mux0~116_RESYN2212 , bpu|Mux0~116_RESYN2212, dual_issue_processor, 1
instance = comp, \bpu|Mux0~116_RESYN2210 , bpu|Mux0~116_RESYN2210, dual_issue_processor, 1
instance = comp, \bpu|Mux0~116 , bpu|Mux0~116, dual_issue_processor, 1
instance = comp, \bpu|Mux0~120_RESYN2220 , bpu|Mux0~120_RESYN2220, dual_issue_processor, 1
instance = comp, \bpu|Mux0~120_RESYN2218 , bpu|Mux0~120_RESYN2218, dual_issue_processor, 1
instance = comp, \bpu|Mux0~120 , bpu|Mux0~120, dual_issue_processor, 1
instance = comp, \bpu|Mux0~118_RESYN2216 , bpu|Mux0~118_RESYN2216, dual_issue_processor, 1
instance = comp, \bpu|Mux0~118_RESYN2214 , bpu|Mux0~118_RESYN2214, dual_issue_processor, 1
instance = comp, \bpu|Mux0~118 , bpu|Mux0~118, dual_issue_processor, 1
instance = comp, \bpu|Mux0~121 , bpu|Mux0~121, dual_issue_processor, 1
instance = comp, \bpu|Mux0~124 , bpu|Mux0~124, dual_issue_processor, 1
instance = comp, \bpu|Mux0~112_RESYN2208 , bpu|Mux0~112_RESYN2208, dual_issue_processor, 1
instance = comp, \bpu|Mux0~112_RESYN2206 , bpu|Mux0~112_RESYN2206, dual_issue_processor, 1
instance = comp, \bpu|Mux0~112 , bpu|Mux0~112, dual_issue_processor, 1
instance = comp, \bpu|Mux0~105_RESYN2204 , bpu|Mux0~105_RESYN2204, dual_issue_processor, 1
instance = comp, \bpu|Mux0~105_RESYN2202 , bpu|Mux0~105_RESYN2202, dual_issue_processor, 1
instance = comp, \bpu|Mux0~105 , bpu|Mux0~105, dual_issue_processor, 1
instance = comp, \bpu|Mux0~108 , bpu|Mux0~108, dual_issue_processor, 1
instance = comp, \bpu|Mux0~109 , bpu|Mux0~109, dual_issue_processor, 1
instance = comp, \bpu|Mux0~106 , bpu|Mux0~106, dual_issue_processor, 1
instance = comp, \bpu|Mux0~107 , bpu|Mux0~107, dual_issue_processor, 1
instance = comp, \bpu|Mux0~110 , bpu|Mux0~110, dual_issue_processor, 1
instance = comp, \bpu|Mux0~113 , bpu|Mux0~113, dual_issue_processor, 1
instance = comp, \bpu|Mux0~102_RESYN2200 , bpu|Mux0~102_RESYN2200, dual_issue_processor, 1
instance = comp, \bpu|Mux0~102_RESYN2198 , bpu|Mux0~102_RESYN2198, dual_issue_processor, 1
instance = comp, \bpu|Mux0~102 , bpu|Mux0~102, dual_issue_processor, 1
instance = comp, \bpu|Mux0~95_RESYN2186 , bpu|Mux0~95_RESYN2186, dual_issue_processor, 1
instance = comp, \bpu|Mux0~95_RESYN2188 , bpu|Mux0~95_RESYN2188, dual_issue_processor, 1
instance = comp, \bpu|Mux0~95 , bpu|Mux0~95, dual_issue_processor, 1
instance = comp, \bpu|Mux0~97_RESYN2192 , bpu|Mux0~97_RESYN2192, dual_issue_processor, 1
instance = comp, \bpu|Mux0~97_RESYN2190 , bpu|Mux0~97_RESYN2190, dual_issue_processor, 1
instance = comp, \bpu|Mux0~97 , bpu|Mux0~97, dual_issue_processor, 1
instance = comp, \bpu|Mux0~99_RESYN2196 , bpu|Mux0~99_RESYN2196, dual_issue_processor, 1
instance = comp, \bpu|Mux0~99_RESYN2194 , bpu|Mux0~99_RESYN2194, dual_issue_processor, 1
instance = comp, \bpu|Mux0~99 , bpu|Mux0~99, dual_issue_processor, 1
instance = comp, \bpu|Mux0~100 , bpu|Mux0~100, dual_issue_processor, 1
instance = comp, \bpu|Mux0~103 , bpu|Mux0~103, dual_issue_processor, 1
instance = comp, \bpu|Mux0~114 , bpu|Mux0~114, dual_issue_processor, 1
instance = comp, \bpu|Mux0~125 , bpu|Mux0~125, dual_issue_processor, 1
instance = comp, \bpu|Mux0~126 , bpu|Mux0~126, dual_issue_processor, 1
instance = comp, \bpu|Mux0~169 , bpu|Mux0~169, dual_issue_processor, 1
instance = comp, \next_addr[0]~99 , next_addr[0]~99, dual_issue_processor, 1
instance = comp, \next_addr[4]~62 , next_addr[4]~62, dual_issue_processor, 1
instance = comp, \next_addr[4]~63 , next_addr[4]~63, dual_issue_processor, 1
instance = comp, \next_addr[4]~71_RESYN2020 , next_addr[4]~71_RESYN2020, dual_issue_processor, 1
instance = comp, \next_addr[4]~71_RESYN2014 , next_addr[4]~71_RESYN2014, dual_issue_processor, 1
instance = comp, \next_addr[4]~71_RESYN2016_RESYN2642 , next_addr[4]~71_RESYN2016_RESYN2642, dual_issue_processor, 1
instance = comp, \next_addr[4]~71_RESYN2016 , next_addr[4]~71_RESYN2016, dual_issue_processor, 1
instance = comp, \next_addr[4]~101 , next_addr[4]~101, dual_issue_processor, 1
instance = comp, \next_addr[4]~66_RESYN2502 , next_addr[4]~66_RESYN2502, dual_issue_processor, 1
instance = comp, \next_addr[4]~66 , next_addr[4]~66, dual_issue_processor, 1
instance = comp, \next_addr[4]~67 , next_addr[4]~67, dual_issue_processor, 1
instance = comp, \next_addr[4]~71_RESYN2018 , next_addr[4]~71_RESYN2018, dual_issue_processor, 1
instance = comp, \next_addr[4]~71 , next_addr[4]~71, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~14 , FETCH_DECODE1_PIPE|inst1_Decode~14, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[27] , FETCH_DECODE1_PIPE|inst1_Decode[27], dual_issue_processor, 1
instance = comp, \CU_inst1|Selector4~0 , CU_inst1|Selector4~0, dual_issue_processor, 1
instance = comp, \flush_D_2~0 , flush_D_2~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~4 , ID_EX_INST2_PIPE|Imm_EX_inst2~4, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[15] , ID_EX_INST2_PIPE|Imm_EX_inst2[15], dual_issue_processor, 1
instance = comp, \outer_depend~9 , outer_depend~9, dual_issue_processor, 1
instance = comp, \outer_depend~10 , outer_depend~10, dual_issue_processor, 1
instance = comp, \outer_depend~11 , outer_depend~11, dual_issue_processor, 1
instance = comp, \outer_depend~3 , outer_depend~3, dual_issue_processor, 1
instance = comp, \outer_depend~4 , outer_depend~4, dual_issue_processor, 1
instance = comp, \outer_depend~5 , outer_depend~5, dual_issue_processor, 1
instance = comp, \outer_depend~7 , outer_depend~7, dual_issue_processor, 1
instance = comp, \outer_depend~6 , outer_depend~6, dual_issue_processor, 1
instance = comp, \outer_depend~8 , outer_depend~8, dual_issue_processor, 1
instance = comp, \outer_depend~1 , outer_depend~1, dual_issue_processor, 1
instance = comp, \outer_depend~0 , outer_depend~0, dual_issue_processor, 1
instance = comp, \outer_depend~2 , outer_depend~2, dual_issue_processor, 1
instance = comp, \outer_depend~12 , outer_depend~12, dual_issue_processor, 1
instance = comp, \next_addr[0]~17_RESYN2094 , next_addr[0]~17_RESYN2094, dual_issue_processor, 1
instance = comp, \next_addr[0]~17 , next_addr[0]~17, dual_issue_processor, 1
instance = comp, \next_addr[3]~58_RESYN2008 , next_addr[3]~58_RESYN2008, dual_issue_processor, 1
instance = comp, \next_addr[3]~58_RESYN2010 , next_addr[3]~58_RESYN2010, dual_issue_processor, 1
instance = comp, \next_addr[3]~58_RESYN2012 , next_addr[3]~58_RESYN2012, dual_issue_processor, 1
instance = comp, \next_addr[3]~58 , next_addr[3]~58, dual_issue_processor, 1
instance = comp, \next_addr[3]~61_RESYN2492 , next_addr[3]~61_RESYN2492, dual_issue_processor, 1
instance = comp, \next_addr[3]~61_RESYN2498 , next_addr[3]~61_RESYN2498, dual_issue_processor, 1
instance = comp, \next_addr[3]~61_RESYN2494 , next_addr[3]~61_RESYN2494, dual_issue_processor, 1
instance = comp, \next_addr[3]~61_RESYN2500 , next_addr[3]~61_RESYN2500, dual_issue_processor, 1
instance = comp, \next_addr[3]~61 , next_addr[3]~61, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~10 , FETCH_DECODE1_PIPE|inst2_Decode~10, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[28] , FETCH_DECODE1_PIPE|inst2_Decode[28], dual_issue_processor, 1
instance = comp, \CU_inst2|JUMP~0 , CU_inst2|JUMP~0, dual_issue_processor, 1
instance = comp, \always2~0 , always2~0, dual_issue_processor, 1
instance = comp, \always2~1 , always2~1, dual_issue_processor, 1
instance = comp, \next_addr[0]~100 , next_addr[0]~100, dual_issue_processor, 1
instance = comp, \next_addr[1]~30 , next_addr[1]~30, dual_issue_processor, 1
instance = comp, \next_addr[2]~42 , next_addr[2]~42, dual_issue_processor, 1
instance = comp, \next_addr[2]~49_RESYN2490 , next_addr[2]~49_RESYN2490, dual_issue_processor, 1
instance = comp, \next_addr[2]~49 , next_addr[2]~49, dual_issue_processor, 1
instance = comp, \next_addr[2]~48_RESYN2002 , next_addr[2]~48_RESYN2002, dual_issue_processor, 1
instance = comp, \next_addr[2]~48_RESYN2004 , next_addr[2]~48_RESYN2004, dual_issue_processor, 1
instance = comp, \next_addr[2]~48_RESYN2006 , next_addr[2]~48_RESYN2006, dual_issue_processor, 1
instance = comp, \next_addr[2]~48 , next_addr[2]~48, dual_issue_processor, 1
instance = comp, \next_addr[2]~50 , next_addr[2]~50, dual_issue_processor, 1
instance = comp, \next_addr[2]~51 , next_addr[2]~51, dual_issue_processor, 1
instance = comp, \bpu|Mux2~8_RESYN2296 , bpu|Mux2~8_RESYN2296, dual_issue_processor, 1
instance = comp, \bpu|Mux2~8_RESYN2294 , bpu|Mux2~8_RESYN2294, dual_issue_processor, 1
instance = comp, \bpu|Mux2~8 , bpu|Mux2~8, dual_issue_processor, 1
instance = comp, \bpu|Mux2~1_RESYN2282 , bpu|Mux2~1_RESYN2282, dual_issue_processor, 1
instance = comp, \bpu|Mux2~1_RESYN2284 , bpu|Mux2~1_RESYN2284, dual_issue_processor, 1
instance = comp, \bpu|Mux2~1 , bpu|Mux2~1, dual_issue_processor, 1
instance = comp, \bpu|Mux2~3_RESYN2288 , bpu|Mux2~3_RESYN2288, dual_issue_processor, 1
instance = comp, \bpu|Mux2~3_RESYN2286 , bpu|Mux2~3_RESYN2286, dual_issue_processor, 1
instance = comp, \bpu|Mux2~3 , bpu|Mux2~3, dual_issue_processor, 1
instance = comp, \bpu|Mux2~5_RESYN2290 , bpu|Mux2~5_RESYN2290, dual_issue_processor, 1
instance = comp, \bpu|Mux2~5_RESYN2292 , bpu|Mux2~5_RESYN2292, dual_issue_processor, 1
instance = comp, \bpu|Mux2~5 , bpu|Mux2~5, dual_issue_processor, 1
instance = comp, \bpu|Mux2~6 , bpu|Mux2~6, dual_issue_processor, 1
instance = comp, \bpu|Mux2~9 , bpu|Mux2~9, dual_issue_processor, 1
instance = comp, \bpu|Mux2~33 , bpu|Mux2~33, dual_issue_processor, 1
instance = comp, \bpu|Mux2~34 , bpu|Mux2~34, dual_issue_processor, 1
instance = comp, \bpu|Mux2~36_RESYN2320 , bpu|Mux2~36_RESYN2320, dual_issue_processor, 1
instance = comp, \bpu|Mux2~36_RESYN2318 , bpu|Mux2~36_RESYN2318, dual_issue_processor, 1
instance = comp, \bpu|Mux2~36 , bpu|Mux2~36, dual_issue_processor, 1
instance = comp, \bpu|Mux2~37 , bpu|Mux2~37, dual_issue_processor, 1
instance = comp, \bpu|Mux2~38 , bpu|Mux2~38, dual_issue_processor, 1
instance = comp, \bpu|Mux2~39 , bpu|Mux2~39, dual_issue_processor, 1
instance = comp, \bpu|Mux2~32_RESYN2316 , bpu|Mux2~32_RESYN2316, dual_issue_processor, 1
instance = comp, \bpu|Mux2~32_RESYN2314 , bpu|Mux2~32_RESYN2314, dual_issue_processor, 1
instance = comp, \bpu|Mux2~32 , bpu|Mux2~32, dual_issue_processor, 1
instance = comp, \bpu|Mux2~40 , bpu|Mux2~40, dual_issue_processor, 1
instance = comp, \bpu|Mux2~23_RESYN2308 , bpu|Mux2~23_RESYN2308, dual_issue_processor, 1
instance = comp, \bpu|Mux2~23_RESYN2306 , bpu|Mux2~23_RESYN2306, dual_issue_processor, 1
instance = comp, \bpu|Mux2~23 , bpu|Mux2~23, dual_issue_processor, 1
instance = comp, \bpu|Mux2~24 , bpu|Mux2~24, dual_issue_processor, 1
instance = comp, \bpu|Mux2~25 , bpu|Mux2~25, dual_issue_processor, 1
instance = comp, \bpu|Mux2~26 , bpu|Mux2~26, dual_issue_processor, 1
instance = comp, \bpu|Mux2~28_RESYN2312 , bpu|Mux2~28_RESYN2312, dual_issue_processor, 1
instance = comp, \bpu|Mux2~28_RESYN2310 , bpu|Mux2~28_RESYN2310, dual_issue_processor, 1
instance = comp, \bpu|Mux2~28 , bpu|Mux2~28, dual_issue_processor, 1
instance = comp, \bpu|Mux2~20 , bpu|Mux2~20, dual_issue_processor, 1
instance = comp, \bpu|Mux2~21 , bpu|Mux2~21, dual_issue_processor, 1
instance = comp, \bpu|Mux2~29 , bpu|Mux2~29, dual_issue_processor, 1
instance = comp, \bpu|Mux2~11_RESYN2298 , bpu|Mux2~11_RESYN2298, dual_issue_processor, 1
instance = comp, \bpu|Mux2~11_RESYN2300 , bpu|Mux2~11_RESYN2300, dual_issue_processor, 1
instance = comp, \bpu|Mux2~11 , bpu|Mux2~11, dual_issue_processor, 1
instance = comp, \bpu|Mux2~18_RESYN2302 , bpu|Mux2~18_RESYN2302, dual_issue_processor, 1
instance = comp, \bpu|Mux2~18_RESYN2304 , bpu|Mux2~18_RESYN2304, dual_issue_processor, 1
instance = comp, \bpu|Mux2~18 , bpu|Mux2~18, dual_issue_processor, 1
instance = comp, \bpu|Mux2~14 , bpu|Mux2~14, dual_issue_processor, 1
instance = comp, \bpu|Mux2~15 , bpu|Mux2~15, dual_issue_processor, 1
instance = comp, \bpu|Mux2~12 , bpu|Mux2~12, dual_issue_processor, 1
instance = comp, \bpu|Mux2~13 , bpu|Mux2~13, dual_issue_processor, 1
instance = comp, \bpu|Mux2~16 , bpu|Mux2~16, dual_issue_processor, 1
instance = comp, \bpu|Mux2~19 , bpu|Mux2~19, dual_issue_processor, 1
instance = comp, \bpu|Mux2~30 , bpu|Mux2~30, dual_issue_processor, 1
instance = comp, \bpu|Mux2~41 , bpu|Mux2~41, dual_issue_processor, 1
instance = comp, \bpu|Mux2~159_RESYN2470 , bpu|Mux2~159_RESYN2470, dual_issue_processor, 1
instance = comp, \bpu|Mux2~159_RESYN2472 , bpu|Mux2~159_RESYN2472, dual_issue_processor, 1
instance = comp, \bpu|Mux2~159 , bpu|Mux2~159, dual_issue_processor, 1
instance = comp, \bpu|Mux2~166_RESYN2476 , bpu|Mux2~166_RESYN2476, dual_issue_processor, 1
instance = comp, \bpu|Mux2~166_RESYN2474 , bpu|Mux2~166_RESYN2474, dual_issue_processor, 1
instance = comp, \bpu|Mux2~166 , bpu|Mux2~166, dual_issue_processor, 1
instance = comp, \bpu|Mux2~162 , bpu|Mux2~162, dual_issue_processor, 1
instance = comp, \bpu|Mux2~163 , bpu|Mux2~163, dual_issue_processor, 1
instance = comp, \bpu|Mux2~160 , bpu|Mux2~160, dual_issue_processor, 1
instance = comp, \bpu|Mux2~161 , bpu|Mux2~161, dual_issue_processor, 1
instance = comp, \bpu|Mux2~164 , bpu|Mux2~164, dual_issue_processor, 1
instance = comp, \bpu|Mux2~167 , bpu|Mux2~167, dual_issue_processor, 1
instance = comp, \bpu|Mux2~148_RESYN2454 , bpu|Mux2~148_RESYN2454, dual_issue_processor, 1
instance = comp, \bpu|Mux2~148_RESYN2456 , bpu|Mux2~148_RESYN2456, dual_issue_processor, 1
instance = comp, \bpu|Mux2~148 , bpu|Mux2~148, dual_issue_processor, 1
instance = comp, \bpu|Mux2~155_RESYN2466 , bpu|Mux2~155_RESYN2466, dual_issue_processor, 1
instance = comp, \bpu|Mux2~155_RESYN2468 , bpu|Mux2~155_RESYN2468, dual_issue_processor, 1
instance = comp, \bpu|Mux2~155 , bpu|Mux2~155, dual_issue_processor, 1
instance = comp, \bpu|Mux2~152_RESYN2464 , bpu|Mux2~152_RESYN2464, dual_issue_processor, 1
instance = comp, \bpu|Mux2~152_RESYN2462 , bpu|Mux2~152_RESYN2462, dual_issue_processor, 1
instance = comp, \bpu|Mux2~152 , bpu|Mux2~152, dual_issue_processor, 1
instance = comp, \bpu|Mux2~150_RESYN2458 , bpu|Mux2~150_RESYN2458, dual_issue_processor, 1
instance = comp, \bpu|Mux2~150_RESYN2460 , bpu|Mux2~150_RESYN2460, dual_issue_processor, 1
instance = comp, \bpu|Mux2~150 , bpu|Mux2~150, dual_issue_processor, 1
instance = comp, \bpu|Mux2~153 , bpu|Mux2~153, dual_issue_processor, 1
instance = comp, \bpu|Mux2~156 , bpu|Mux2~156, dual_issue_processor, 1
instance = comp, \bpu|Mux2~145_RESYN2452 , bpu|Mux2~145_RESYN2452, dual_issue_processor, 1
instance = comp, \bpu|Mux2~145_RESYN2450 , bpu|Mux2~145_RESYN2450, dual_issue_processor, 1
instance = comp, \bpu|Mux2~145 , bpu|Mux2~145, dual_issue_processor, 1
instance = comp, \bpu|Mux2~138_RESYN2440 , bpu|Mux2~138_RESYN2440, dual_issue_processor, 1
instance = comp, \bpu|Mux2~138_RESYN2438 , bpu|Mux2~138_RESYN2438, dual_issue_processor, 1
instance = comp, \bpu|Mux2~138 , bpu|Mux2~138, dual_issue_processor, 1
instance = comp, \bpu|Mux2~140_RESYN2442 , bpu|Mux2~140_RESYN2442, dual_issue_processor, 1
instance = comp, \bpu|Mux2~140_RESYN2444 , bpu|Mux2~140_RESYN2444, dual_issue_processor, 1
instance = comp, \bpu|Mux2~140 , bpu|Mux2~140, dual_issue_processor, 1
instance = comp, \bpu|Mux2~142_RESYN2448 , bpu|Mux2~142_RESYN2448, dual_issue_processor, 1
instance = comp, \bpu|Mux2~142_RESYN2446 , bpu|Mux2~142_RESYN2446, dual_issue_processor, 1
instance = comp, \bpu|Mux2~142 , bpu|Mux2~142, dual_issue_processor, 1
instance = comp, \bpu|Mux2~143 , bpu|Mux2~143, dual_issue_processor, 1
instance = comp, \bpu|Mux2~146 , bpu|Mux2~146, dual_issue_processor, 1
instance = comp, \bpu|Mux2~157 , bpu|Mux2~157, dual_issue_processor, 1
instance = comp, \bpu|Mux2~135_RESYN2436 , bpu|Mux2~135_RESYN2436, dual_issue_processor, 1
instance = comp, \bpu|Mux2~135_RESYN2434 , bpu|Mux2~135_RESYN2434, dual_issue_processor, 1
instance = comp, \bpu|Mux2~135 , bpu|Mux2~135, dual_issue_processor, 1
instance = comp, \bpu|Mux2~130_RESYN2426 , bpu|Mux2~130_RESYN2426, dual_issue_processor, 1
instance = comp, \bpu|Mux2~130_RESYN2428 , bpu|Mux2~130_RESYN2428, dual_issue_processor, 1
instance = comp, \bpu|Mux2~130 , bpu|Mux2~130, dual_issue_processor, 1
instance = comp, \bpu|Mux2~132_RESYN2432 , bpu|Mux2~132_RESYN2432, dual_issue_processor, 1
instance = comp, \bpu|Mux2~132_RESYN2430 , bpu|Mux2~132_RESYN2430, dual_issue_processor, 1
instance = comp, \bpu|Mux2~132 , bpu|Mux2~132, dual_issue_processor, 1
instance = comp, \bpu|Mux2~133 , bpu|Mux2~133, dual_issue_processor, 1
instance = comp, \bpu|Mux2~128_RESYN2424 , bpu|Mux2~128_RESYN2424, dual_issue_processor, 1
instance = comp, \bpu|Mux2~128_RESYN2422 , bpu|Mux2~128_RESYN2422, dual_issue_processor, 1
instance = comp, \bpu|Mux2~128 , bpu|Mux2~128, dual_issue_processor, 1
instance = comp, \bpu|Mux2~136 , bpu|Mux2~136, dual_issue_processor, 1
instance = comp, \bpu|Mux2~168 , bpu|Mux2~168, dual_issue_processor, 1
instance = comp, \bpu|Mux2~81_RESYN2370 , bpu|Mux2~81_RESYN2370, dual_issue_processor, 1
instance = comp, \bpu|Mux2~81_RESYN2372 , bpu|Mux2~81_RESYN2372, dual_issue_processor, 1
instance = comp, \bpu|Mux2~81 , bpu|Mux2~81, dual_issue_processor, 1
instance = comp, \bpu|Mux2~78_RESYN2366 , bpu|Mux2~78_RESYN2366, dual_issue_processor, 1
instance = comp, \bpu|Mux2~78_RESYN2368 , bpu|Mux2~78_RESYN2368, dual_issue_processor, 1
instance = comp, \bpu|Mux2~78 , bpu|Mux2~78, dual_issue_processor, 1
instance = comp, \bpu|Mux2~76_RESYN2362 , bpu|Mux2~76_RESYN2362, dual_issue_processor, 1
instance = comp, \bpu|Mux2~76_RESYN2364 , bpu|Mux2~76_RESYN2364, dual_issue_processor, 1
instance = comp, \bpu|Mux2~76 , bpu|Mux2~76, dual_issue_processor, 1
instance = comp, \bpu|Mux2~79 , bpu|Mux2~79, dual_issue_processor, 1
instance = comp, \bpu|Mux2~74_RESYN2360 , bpu|Mux2~74_RESYN2360, dual_issue_processor, 1
instance = comp, \bpu|Mux2~74_RESYN2358 , bpu|Mux2~74_RESYN2358, dual_issue_processor, 1
instance = comp, \bpu|Mux2~74 , bpu|Mux2~74, dual_issue_processor, 1
instance = comp, \bpu|Mux2~82 , bpu|Mux2~82, dual_issue_processor, 1
instance = comp, \bpu|Mux2~43_RESYN2322 , bpu|Mux2~43_RESYN2322, dual_issue_processor, 1
instance = comp, \bpu|Mux2~43_RESYN2324 , bpu|Mux2~43_RESYN2324, dual_issue_processor, 1
instance = comp, \bpu|Mux2~43 , bpu|Mux2~43, dual_issue_processor, 1
instance = comp, \bpu|Mux2~47_RESYN2330 , bpu|Mux2~47_RESYN2330, dual_issue_processor, 1
instance = comp, \bpu|Mux2~47_RESYN2332 , bpu|Mux2~47_RESYN2332, dual_issue_processor, 1
instance = comp, \bpu|Mux2~47 , bpu|Mux2~47, dual_issue_processor, 1
instance = comp, \bpu|Mux2~45_RESYN2326 , bpu|Mux2~45_RESYN2326, dual_issue_processor, 1
instance = comp, \bpu|Mux2~45_RESYN2328 , bpu|Mux2~45_RESYN2328, dual_issue_processor, 1
instance = comp, \bpu|Mux2~45 , bpu|Mux2~45, dual_issue_processor, 1
instance = comp, \bpu|Mux2~48 , bpu|Mux2~48, dual_issue_processor, 1
instance = comp, \bpu|Mux2~50_RESYN2336 , bpu|Mux2~50_RESYN2336, dual_issue_processor, 1
instance = comp, \bpu|Mux2~50_RESYN2334 , bpu|Mux2~50_RESYN2334, dual_issue_processor, 1
instance = comp, \bpu|Mux2~50 , bpu|Mux2~50, dual_issue_processor, 1
instance = comp, \bpu|Mux2~51 , bpu|Mux2~51, dual_issue_processor, 1
instance = comp, \bpu|Mux2~63_RESYN2352 , bpu|Mux2~63_RESYN2352, dual_issue_processor, 1
instance = comp, \bpu|Mux2~63_RESYN2350 , bpu|Mux2~63_RESYN2350, dual_issue_processor, 1
instance = comp, \bpu|Mux2~63 , bpu|Mux2~63, dual_issue_processor, 1
instance = comp, \bpu|Mux2~66 , bpu|Mux2~66, dual_issue_processor, 1
instance = comp, \bpu|Mux2~67 , bpu|Mux2~67, dual_issue_processor, 1
instance = comp, \bpu|Mux2~64 , bpu|Mux2~64, dual_issue_processor, 1
instance = comp, \bpu|Mux2~65 , bpu|Mux2~65, dual_issue_processor, 1
instance = comp, \bpu|Mux2~68 , bpu|Mux2~68, dual_issue_processor, 1
instance = comp, \bpu|Mux2~70_RESYN2356 , bpu|Mux2~70_RESYN2356, dual_issue_processor, 1
instance = comp, \bpu|Mux2~70_RESYN2354 , bpu|Mux2~70_RESYN2354, dual_issue_processor, 1
instance = comp, \bpu|Mux2~70 , bpu|Mux2~70, dual_issue_processor, 1
instance = comp, \bpu|Mux2~71 , bpu|Mux2~71, dual_issue_processor, 1
instance = comp, \bpu|Mux2~53_RESYN2340 , bpu|Mux2~53_RESYN2340, dual_issue_processor, 1
instance = comp, \bpu|Mux2~53_RESYN2338 , bpu|Mux2~53_RESYN2338, dual_issue_processor, 1
instance = comp, \bpu|Mux2~53 , bpu|Mux2~53, dual_issue_processor, 1
instance = comp, \bpu|Mux2~60_RESYN2346 , bpu|Mux2~60_RESYN2346, dual_issue_processor, 1
instance = comp, \bpu|Mux2~60_RESYN2348 , bpu|Mux2~60_RESYN2348, dual_issue_processor, 1
instance = comp, \bpu|Mux2~60 , bpu|Mux2~60, dual_issue_processor, 1
instance = comp, \bpu|Mux2~55_RESYN2342 , bpu|Mux2~55_RESYN2342, dual_issue_processor, 1
instance = comp, \bpu|Mux2~55_RESYN2344 , bpu|Mux2~55_RESYN2344, dual_issue_processor, 1
instance = comp, \bpu|Mux2~55 , bpu|Mux2~55, dual_issue_processor, 1
instance = comp, \bpu|Mux2~56 , bpu|Mux2~56, dual_issue_processor, 1
instance = comp, \bpu|Mux2~57 , bpu|Mux2~57, dual_issue_processor, 1
instance = comp, \bpu|Mux2~58 , bpu|Mux2~58, dual_issue_processor, 1
instance = comp, \bpu|Mux2~61 , bpu|Mux2~61, dual_issue_processor, 1
instance = comp, \bpu|Mux2~72 , bpu|Mux2~72, dual_issue_processor, 1
instance = comp, \bpu|Mux2~83 , bpu|Mux2~83, dual_issue_processor, 1
instance = comp, \bpu|Mux2~89_RESYN2380 , bpu|Mux2~89_RESYN2380, dual_issue_processor, 1
instance = comp, \bpu|Mux2~89_RESYN2378 , bpu|Mux2~89_RESYN2378, dual_issue_processor, 1
instance = comp, \bpu|Mux2~89 , bpu|Mux2~89, dual_issue_processor, 1
instance = comp, \bpu|Mux2~86 , bpu|Mux2~86, dual_issue_processor, 1
instance = comp, \bpu|Mux2~87 , bpu|Mux2~87, dual_issue_processor, 1
instance = comp, \bpu|Mux2~90 , bpu|Mux2~90, dual_issue_processor, 1
instance = comp, \bpu|Mux2~85_RESYN2374 , bpu|Mux2~85_RESYN2374, dual_issue_processor, 1
instance = comp, \bpu|Mux2~85_RESYN2376 , bpu|Mux2~85_RESYN2376, dual_issue_processor, 1
instance = comp, \bpu|Mux2~85 , bpu|Mux2~85, dual_issue_processor, 1
instance = comp, \bpu|Mux2~91 , bpu|Mux2~91, dual_issue_processor, 1
instance = comp, \bpu|Mux2~92 , bpu|Mux2~92, dual_issue_processor, 1
instance = comp, \bpu|Mux2~93 , bpu|Mux2~93, dual_issue_processor, 1
instance = comp, \bpu|Mux2~95_RESYN2382 , bpu|Mux2~95_RESYN2382, dual_issue_processor, 1
instance = comp, \bpu|Mux2~95_RESYN2384 , bpu|Mux2~95_RESYN2384, dual_issue_processor, 1
instance = comp, \bpu|Mux2~95 , bpu|Mux2~95, dual_issue_processor, 1
instance = comp, \bpu|Mux2~102_RESYN2394 , bpu|Mux2~102_RESYN2394, dual_issue_processor, 1
instance = comp, \bpu|Mux2~102_RESYN2396 , bpu|Mux2~102_RESYN2396, dual_issue_processor, 1
instance = comp, \bpu|Mux2~102 , bpu|Mux2~102, dual_issue_processor, 1
instance = comp, \bpu|Mux2~97_RESYN2388 , bpu|Mux2~97_RESYN2388, dual_issue_processor, 1
instance = comp, \bpu|Mux2~97_RESYN2386 , bpu|Mux2~97_RESYN2386, dual_issue_processor, 1
instance = comp, \bpu|Mux2~97 , bpu|Mux2~97, dual_issue_processor, 1
instance = comp, \bpu|Mux2~99_RESYN2392 , bpu|Mux2~99_RESYN2392, dual_issue_processor, 1
instance = comp, \bpu|Mux2~99_RESYN2390 , bpu|Mux2~99_RESYN2390, dual_issue_processor, 1
instance = comp, \bpu|Mux2~99 , bpu|Mux2~99, dual_issue_processor, 1
instance = comp, \bpu|Mux2~100 , bpu|Mux2~100, dual_issue_processor, 1
instance = comp, \bpu|Mux2~103 , bpu|Mux2~103, dual_issue_processor, 1
instance = comp, \bpu|Mux2~112_RESYN2402 , bpu|Mux2~112_RESYN2402, dual_issue_processor, 1
instance = comp, \bpu|Mux2~112_RESYN2404 , bpu|Mux2~112_RESYN2404, dual_issue_processor, 1
instance = comp, \bpu|Mux2~112 , bpu|Mux2~112, dual_issue_processor, 1
instance = comp, \bpu|Mux2~105_RESYN2400 , bpu|Mux2~105_RESYN2400, dual_issue_processor, 1
instance = comp, \bpu|Mux2~105_RESYN2398 , bpu|Mux2~105_RESYN2398, dual_issue_processor, 1
instance = comp, \bpu|Mux2~105 , bpu|Mux2~105, dual_issue_processor, 1
instance = comp, \bpu|Mux2~106 , bpu|Mux2~106, dual_issue_processor, 1
instance = comp, \bpu|Mux2~107 , bpu|Mux2~107, dual_issue_processor, 1
instance = comp, \bpu|Mux2~108 , bpu|Mux2~108, dual_issue_processor, 1
instance = comp, \bpu|Mux2~109 , bpu|Mux2~109, dual_issue_processor, 1
instance = comp, \bpu|Mux2~110 , bpu|Mux2~110, dual_issue_processor, 1
instance = comp, \bpu|Mux2~113 , bpu|Mux2~113, dual_issue_processor, 1
instance = comp, \bpu|Mux2~114 , bpu|Mux2~114, dual_issue_processor, 1
instance = comp, \bpu|Mux2~123_RESYN2420 , bpu|Mux2~123_RESYN2420, dual_issue_processor, 1
instance = comp, \bpu|Mux2~123_RESYN2418 , bpu|Mux2~123_RESYN2418, dual_issue_processor, 1
instance = comp, \bpu|Mux2~123 , bpu|Mux2~123, dual_issue_processor, 1
instance = comp, \bpu|Mux2~116_RESYN2408 , bpu|Mux2~116_RESYN2408, dual_issue_processor, 1
instance = comp, \bpu|Mux2~116_RESYN2406 , bpu|Mux2~116_RESYN2406, dual_issue_processor, 1
instance = comp, \bpu|Mux2~116 , bpu|Mux2~116, dual_issue_processor, 1
instance = comp, \bpu|Mux2~120_RESYN2414 , bpu|Mux2~120_RESYN2414, dual_issue_processor, 1
instance = comp, \bpu|Mux2~120_RESYN2416 , bpu|Mux2~120_RESYN2416, dual_issue_processor, 1
instance = comp, \bpu|Mux2~120 , bpu|Mux2~120, dual_issue_processor, 1
instance = comp, \bpu|Mux2~118_RESYN2412 , bpu|Mux2~118_RESYN2412, dual_issue_processor, 1
instance = comp, \bpu|Mux2~118_RESYN2410 , bpu|Mux2~118_RESYN2410, dual_issue_processor, 1
instance = comp, \bpu|Mux2~118 , bpu|Mux2~118, dual_issue_processor, 1
instance = comp, \bpu|Mux2~121 , bpu|Mux2~121, dual_issue_processor, 1
instance = comp, \bpu|Mux2~124 , bpu|Mux2~124, dual_issue_processor, 1
instance = comp, \bpu|Mux2~125 , bpu|Mux2~125, dual_issue_processor, 1
instance = comp, \bpu|Mux2~126 , bpu|Mux2~126, dual_issue_processor, 1
instance = comp, \bpu|Mux2~169 , bpu|Mux2~169, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|predictionD_2~0 , FETCH_DECODE1_PIPE|predictionD_2~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|predictionD_2 , FETCH_DECODE1_PIPE|predictionD_2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|predictionD_1~0 , FETCH_DECODE1_PIPE|predictionD_1~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|predictionD_1 , FETCH_DECODE1_PIPE|predictionD_1, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|prediction_EX~0 , ID_EX_INST1_PIPE|prediction_EX~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|prediction_EX , ID_EX_INST1_PIPE|prediction_EX, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|prediction_Mem_1 , EX_MEM_INST1_PIPE|prediction_Mem_1, dual_issue_processor, 1
instance = comp, \next_addr[1]~32 , next_addr[1]~32, dual_issue_processor, 1
instance = comp, \next_addr[1]~39_RESYN2488 , next_addr[1]~39_RESYN2488, dual_issue_processor, 1
instance = comp, \next_addr[1]~39 , next_addr[1]~39, dual_issue_processor, 1
instance = comp, \next_addr[1]~37_RESYN2482 , next_addr[1]~37_RESYN2482, dual_issue_processor, 1
instance = comp, \next_addr[1]~37_RESYN2484 , next_addr[1]~37_RESYN2484, dual_issue_processor, 1
instance = comp, \next_addr[1]~37_RESYN2480 , next_addr[1]~37_RESYN2480, dual_issue_processor, 1
instance = comp, \next_addr[1]~37_RESYN2478 , next_addr[1]~37_RESYN2478, dual_issue_processor, 1
instance = comp, \next_addr[1]~37_RESYN2486 , next_addr[1]~37_RESYN2486, dual_issue_processor, 1
instance = comp, \next_addr[1]~37 , next_addr[1]~37, dual_issue_processor, 1
instance = comp, \next_addr[1]~40 , next_addr[1]~40, dual_issue_processor, 1
instance = comp, \next_addr[1]~41 , next_addr[1]~41, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode~24 , FETCH_DECODE1_PIPE|inst2_Decode~24, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst2_Decode[12] , FETCH_DECODE1_PIPE|inst2_Decode[12], dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2~0 , ID_EX_INST2_PIPE|Imm_EX_inst2~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST2_PIPE|Imm_EX_inst2[12] , ID_EX_INST2_PIPE|Imm_EX_inst2[12], dual_issue_processor, 1
instance = comp, \Equal14~0 , Equal14~0, dual_issue_processor, 1
instance = comp, \outer_depend~13 , outer_depend~13, dual_issue_processor, 1
instance = comp, \outer_depend~28 , outer_depend~28, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|always0~0_RESYN2562 , FETCH_DECODE1_PIPE|always0~0_RESYN2562, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|always0~0 , FETCH_DECODE1_PIPE|always0~0, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~13 , FETCH_DECODE1_PIPE|inst1_Decode~13, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[30] , FETCH_DECODE1_PIPE|inst1_Decode[30], dual_issue_processor, 1
instance = comp, \CU_inst1|Decoder1~2 , CU_inst1|Decoder1~2, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|MemReadEn_inst1_EX , ID_EX_INST1_PIPE|MemReadEn_inst1_EX, dual_issue_processor, 1
instance = comp, \Equal9~0 , Equal9~0, dual_issue_processor, 1
instance = comp, \outer_depend~15 , outer_depend~15, dual_issue_processor, 1
instance = comp, \outer_depend~14 , outer_depend~14, dual_issue_processor, 1
instance = comp, \outer_depend~16 , outer_depend~16, dual_issue_processor, 1
instance = comp, \outer_depend~24 , outer_depend~24, dual_issue_processor, 1
instance = comp, \outer_depend~23 , outer_depend~23, dual_issue_processor, 1
instance = comp, \outer_depend~25 , outer_depend~25, dual_issue_processor, 1
instance = comp, \outer_depend~20 , outer_depend~20, dual_issue_processor, 1
instance = comp, \outer_depend~21 , outer_depend~21, dual_issue_processor, 1
instance = comp, \outer_depend~22 , outer_depend~22, dual_issue_processor, 1
instance = comp, \outer_depend~17 , outer_depend~17, dual_issue_processor, 1
instance = comp, \outer_depend~18 , outer_depend~18, dual_issue_processor, 1
instance = comp, \outer_depend~19 , outer_depend~19, dual_issue_processor, 1
instance = comp, \outer_depend~26 , outer_depend~26, dual_issue_processor, 1
instance = comp, \outer_depend~27 , outer_depend~27, dual_issue_processor, 1
instance = comp, \stallFinal~2 , stallFinal~2, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~11 , FETCH_DECODE1_PIPE|inst1_Decode~11, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[28] , FETCH_DECODE1_PIPE|inst1_Decode[28], dual_issue_processor, 1
instance = comp, \CU_inst1|Branch~1 , CU_inst1|Branch~1, dual_issue_processor, 1
instance = comp, \stall_inner~1 , stall_inner~1, dual_issue_processor, 1
instance = comp, \stall_inner~0 , stall_inner~0, dual_issue_processor, 1
instance = comp, \stall_inner~2 , stall_inner~2, dual_issue_processor, 1
instance = comp, \stall_inner~4 , stall_inner~4, dual_issue_processor, 1
instance = comp, \stall_inner~3 , stall_inner~3, dual_issue_processor, 1
instance = comp, \stall_inner~5 , stall_inner~5, dual_issue_processor, 1
instance = comp, \Equal2~0 , Equal2~0, dual_issue_processor, 1
instance = comp, \stall_inner~6 , stall_inner~6, dual_issue_processor, 1
instance = comp, \stall_inner~7 , stall_inner~7, dual_issue_processor, 1
instance = comp, \Equal4~0 , Equal4~0, dual_issue_processor, 1
instance = comp, \stall_inner~8 , stall_inner~8, dual_issue_processor, 1
instance = comp, \stall_inner~9 , stall_inner~9, dual_issue_processor, 1
instance = comp, \stall_inner~10 , stall_inner~10, dual_issue_processor, 1
instance = comp, \stall_inner~11 , stall_inner~11, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode~22 , FETCH_DECODE1_PIPE|inst1_Decode~22, dual_issue_processor, 1
instance = comp, \FETCH_DECODE1_PIPE|inst1_Decode[26] , FETCH_DECODE1_PIPE|inst1_Decode[26], dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|bit26_E_inst1~0 , ID_EX_INST1_PIPE|bit26_E_inst1~0, dual_issue_processor, 1
instance = comp, \ID_EX_INST1_PIPE|bit26_E_inst1 , ID_EX_INST1_PIPE|bit26_E_inst1, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|bit26_Mem_inst1~feeder , EX_MEM_INST1_PIPE|bit26_Mem_inst1~feeder, dual_issue_processor, 1
instance = comp, \EX_MEM_INST1_PIPE|bit26_Mem_inst1 , EX_MEM_INST1_PIPE|bit26_Mem_inst1, dual_issue_processor, 1
instance = comp, \next_addr[0]~16_RESYN2092 , next_addr[0]~16_RESYN2092, dual_issue_processor, 1
instance = comp, \next_addr[0]~16 , next_addr[0]~16, dual_issue_processor, 1
instance = comp, \next_addr[0]~26 , next_addr[0]~26, dual_issue_processor, 1
instance = comp, \next_addr[0]~27 , next_addr[0]~27, dual_issue_processor, 1
instance = comp, \next_addr[0]~25_RESYN2000 , next_addr[0]~25_RESYN2000, dual_issue_processor, 1
instance = comp, \next_addr[0]~25_RESYN1996 , next_addr[0]~25_RESYN1996, dual_issue_processor, 1
instance = comp, \next_addr[0]~25_RESYN1998 , next_addr[0]~25_RESYN1998, dual_issue_processor, 1
instance = comp, \next_addr[0]~25 , next_addr[0]~25, dual_issue_processor, 1
instance = comp, \next_addr[0]~28 , next_addr[0]~28, dual_issue_processor, 1
instance = comp, \next_addr[0]~31 , next_addr[0]~31, dual_issue_processor, 1
instance = comp, \PC[0]~reg0 , PC[0]~reg0, dual_issue_processor, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, dual_issue_processor, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, dual_issue_processor, 1
instance = comp, \~QUARTUS_CREATED_ADC2~ , ~QUARTUS_CREATED_ADC2~, dual_issue_processor, 1
design_name = hard_block
instance = comp, \~ALTERA_TMS~~ibuf , ~ALTERA_TMS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TCK~~ibuf , ~ALTERA_TCK~~ibuf, hard_block, 1
instance = comp, \~ALTERA_TDI~~ibuf , ~ALTERA_TDI~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONFIG_SEL~~ibuf , ~ALTERA_CONFIG_SEL~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nCONFIG~~ibuf , ~ALTERA_nCONFIG~~ibuf, hard_block, 1
instance = comp, \~ALTERA_nSTATUS~~ibuf , ~ALTERA_nSTATUS~~ibuf, hard_block, 1
instance = comp, \~ALTERA_CONF_DONE~~ibuf , ~ALTERA_CONF_DONE~~ibuf, hard_block, 1
