

================================================================
== Vitis HLS Report for 'p_anonymous_namespace_DataMover_A_ap_int_8_ap_uint_256_5u_s'
================================================================
* Date:           Tue Jun 25 13:53:26 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Layer_Norm.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                         |                                                                              |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                         Instance                                        |                                    Module                                    |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162  |p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174  |p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-----------------------------------------------------------------------------------------+------------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 43
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 43 3 42 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 2 
43 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 44 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dram_idx = alloca i32 1"   --->   Operation 45 'alloca' 'dram_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_log_c22, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%inputs_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %inputs"   --->   Operation 47 'read' 'inputs_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%addr_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %addr"   --->   Operation 48 'read' 'addr_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 49 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%cols_log_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols_log"   --->   Operation 50 'read' 'cols_log_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %cols_log_c22, i32 %cols_log_read"   --->   Operation 51 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %rows_c19, i32 %rows_read"   --->   Operation 53 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_copy_c3, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_copy_b2, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_copy_a1, void @empty_14, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %ln_data, void @empty_22, i32 0, i32 0, void @empty_13, i32 32, i32 8, void @empty_34, void @empty_33, void @empty_13, i32 64, i32 1, i32 64, i32 64, void @empty_13, void @empty_13, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.23ns)   --->   "%ram_V = alloca i64 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:31]   --->   Operation 58 'alloca' 'ram_V' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 256> <Depth = 512> <RAM>
ST_1 : Operation 59 [1/1] (1.38ns)   --->   "%cols = shl i32 1, i32 %cols_log_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:25]   --->   Operation 59 'shl' 'cols' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.38ns)   --->   "%shl_ln26 = shl i32 %rows_read, i32 %cols_log_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:26]   --->   Operation 60 'shl' 'shl_ln26' <Predicate = true> <Delay = 1.38> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.38> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%ram_depth = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %shl_ln26, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:26]   --->   Operation 61 'partselect' 'ram_depth' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%src_base_idx = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %addr_read, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:27]   --->   Operation 62 'partselect' 'src_base_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln27 = zext i27 %src_base_idx" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:27]   --->   Operation 63 'zext' 'zext_ln27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %cols, i32 5, i32 13" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:28]   --->   Operation 64 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln28_1 = partselect i27 @_ssdm_op_PartSelect.i27.i32.i32.i32, i32 %cols, i32 5, i32 31" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:28]   --->   Operation 65 'partselect' 'trunc_ln28_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specmemcore_ln32 = specmemcore void @_ssdm_op_SpecMemCore, i256 %ram_V, i64 666, i64 18, i64 18446744073709551615" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:32]   --->   Operation 66 'specmemcore' 'specmemcore_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.99ns)   --->   "%cmp92 = icmp_eq  i32 %rows_read, i32 0"   --->   Operation 67 'icmp' 'cmp92' <Predicate = true> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.42ns)   --->   "%store_ln33 = store i32 0, i32 %dram_idx" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33]   --->   Operation 68 'store' 'store_ln33' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 69 [1/1] (0.42ns)   --->   "%store_ln33 = store i27 0, i27 %j" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33]   --->   Operation 69 'store' 'store_ln33' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_35_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33]   --->   Operation 70 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.10>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%j_3 = load i27 %j" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33]   --->   Operation 71 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.02ns)   --->   "%icmp_ln33 = icmp_eq  i27 %j_3, i27 %trunc_ln28_1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33]   --->   Operation 72 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.96ns)   --->   "%j_4 = add i27 %j_3, i27 1" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33]   --->   Operation 73 'add' 'j_4' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %VITIS_LOOP_35_2.split, void %while.cond.preheader" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33]   --->   Operation 74 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%dram_idx_load = load i32 %dram_idx" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 75 'load' 'dram_idx_load' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln33 = trunc i27 %j_3" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33]   --->   Operation 76 'trunc' 'trunc_ln33' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:29]   --->   Operation 77 'specloopname' 'specloopname_ln29' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.01ns)   --->   "%add_ln35 = add i32 %dram_idx_load, i32 %zext_ln27" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 78 'add' 'add_ln35' <Predicate = (!icmp_ln33)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i37 @_ssdm_op_BitConcatenate.i37.i32.i5, i32 %add_ln35, i5 0" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 79 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i37 %shl_ln" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 80 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.08ns)   --->   "%add_ln35_1 = add i64 %zext_ln35, i64 %inputs_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 81 'add' 'add_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln35 = br i1 %cmp92, void %for.body11.lr.ph, void %for.inc17" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 82 'br' 'br_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln5 = partselect i59 @_ssdm_op_PartSelect.i59.i64.i32.i32, i64 %add_ln35_1, i32 5, i32 63" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 83 'partselect' 'trunc_ln5' <Predicate = (!icmp_ln33 & !cmp92)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (1.01ns)   --->   "%add_ln35_2 = add i32 %dram_idx_load, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 84 'add' 'add_ln35_2' <Predicate = (!icmp_ln33 & !cmp92)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln33 = store i32 %add_ln35_2, i32 %dram_idx" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33]   --->   Operation 85 'store' 'store_ln33' <Predicate = (!icmp_ln33 & !cmp92)> <Delay = 0.42>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 86 'wait' 'empty' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_2 : Operation 87 [2/2] (0.00ns)   --->   "%call_ln26 = call void @(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3, i256 %data_copy_c3, i256 %data_copy_b2, i256 %data_copy_a1, i256 %ram_V, i27 %ram_depth" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:26]   --->   Operation 87 'call' 'call_ln26' <Predicate = (icmp_ln33)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i59 %trunc_ln5" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 88 'sext' 'sext_ln35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%ln_data_addr = getelementptr i256 %ln_data, i64 %sext_ln35" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 89 'getelementptr' 'ln_data_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [38/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 90 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 91 [37/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 91 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 92 [36/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 92 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 93 [35/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 93 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 94 [34/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 94 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 95 [33/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 95 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 96 [32/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 96 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 97 [31/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 97 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 98 [30/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 98 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 99 [29/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 99 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 100 [28/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 100 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 101 [27/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 101 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 102 [26/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 102 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 103 [25/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 103 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 16> <Delay = 7.30>
ST_17 : Operation 104 [24/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 104 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 17> <Delay = 7.30>
ST_18 : Operation 105 [23/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 105 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 18> <Delay = 7.30>
ST_19 : Operation 106 [22/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 106 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 19> <Delay = 7.30>
ST_20 : Operation 107 [21/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 107 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 20> <Delay = 7.30>
ST_21 : Operation 108 [20/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 108 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 21> <Delay = 7.30>
ST_22 : Operation 109 [19/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 109 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 22> <Delay = 7.30>
ST_23 : Operation 110 [18/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 110 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 23> <Delay = 7.30>
ST_24 : Operation 111 [17/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 111 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 7.30>
ST_25 : Operation 112 [16/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 112 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 7.30>
ST_26 : Operation 113 [15/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 113 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 7.30>
ST_27 : Operation 114 [14/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 114 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 27> <Delay = 7.30>
ST_28 : Operation 115 [13/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 115 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 28> <Delay = 7.30>
ST_29 : Operation 116 [12/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 116 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 29> <Delay = 7.30>
ST_30 : Operation 117 [11/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 117 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 30> <Delay = 7.30>
ST_31 : Operation 118 [10/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 118 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 32 <SV = 31> <Delay = 7.30>
ST_32 : Operation 119 [9/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 119 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 33 <SV = 32> <Delay = 7.30>
ST_33 : Operation 120 [8/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 120 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 33> <Delay = 7.30>
ST_34 : Operation 121 [7/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 121 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 35 <SV = 34> <Delay = 7.30>
ST_35 : Operation 122 [6/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 122 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 36 <SV = 35> <Delay = 7.30>
ST_36 : Operation 123 [5/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 123 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 37 <SV = 36> <Delay = 7.30>
ST_37 : Operation 124 [4/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 124 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 38 <SV = 37> <Delay = 7.30>
ST_38 : Operation 125 [3/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 125 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 39 <SV = 38> <Delay = 7.30>
ST_39 : Operation 126 [2/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 126 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 40 <SV = 39> <Delay = 7.30>
ST_40 : Operation 127 [1/38] (7.30ns)   --->   "%empty_262 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i256, i256 %ln_data_addr, i32 %rows_read" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 127 'readreq' 'empty_262' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 41 <SV = 40> <Delay = 1.41>
ST_41 : Operation 128 [2/2] (1.41ns)   --->   "%call_ln35 = call void @(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2, i256 %ln_data, i59 %trunc_ln5, i32 %rows_read, i9 %trunc_ln, i9 %trunc_ln33, i256 %ram_V" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 128 'call' 'call_ln35' <Predicate = true> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 41> <Delay = 0.42>
ST_42 : Operation 129 [1/2] (0.00ns)   --->   "%call_ln35 = call void @(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2, i256 %ln_data, i59 %trunc_ln5, i32 %rows_read, i9 %trunc_ln, i9 %trunc_ln33, i256 %ram_V" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:35]   --->   Operation 129 'call' 'call_ln35' <Predicate = (!cmp92)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_42 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln33 = br void %for.inc17" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33]   --->   Operation 130 'br' 'br_ln33' <Predicate = (!cmp92)> <Delay = 0.00>
ST_42 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln33 = store i27 %j_4, i27 %j" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33]   --->   Operation 131 'store' 'store_ln33' <Predicate = true> <Delay = 0.42>
ST_42 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_35_2" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:33]   --->   Operation 132 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>

State 43 <SV = 2> <Delay = 0.00>
ST_43 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln26 = call void @(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3, i256 %data_copy_c3, i256 %data_copy_b2, i256 %data_copy_a1, i256 %ram_V, i27 %ram_depth" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:26]   --->   Operation 133 'call' 'call_ln26' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_43 : Operation 134 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [/home/ytq/codeField/Prediction_Model_Accelerator/CSIM/Layer_Norm_0612/src/../include/helpers.hpp:77]   --->   Operation 134 'ret' 'ret_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols_log]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ addr]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ln_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_copy_a1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_copy_b2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ data_copy_c3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ rows_c19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_log_c22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                 (alloca        ) [ 01111111111111111111111111111111111111111110]
dram_idx          (alloca        ) [ 01111111111111111111111111111111111111111110]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000000]
inputs_read       (read          ) [ 00111111111111111111111111111111111111111110]
addr_read         (read          ) [ 00000000000000000000000000000000000000000000]
rows_read         (read          ) [ 00111111111111111111111111111111111111111110]
cols_log_read     (read          ) [ 00000000000000000000000000000000000000000000]
write_ln0         (write         ) [ 00000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000000]
write_ln0         (write         ) [ 00000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000000]
specinterface_ln0 (specinterface ) [ 00000000000000000000000000000000000000000000]
ram_V             (alloca        ) [ 00111111111111111111111111111111111111111111]
cols              (shl           ) [ 00000000000000000000000000000000000000000000]
shl_ln26          (shl           ) [ 00000000000000000000000000000000000000000000]
ram_depth         (partselect    ) [ 00111111111111111111111111111111111111111111]
src_base_idx      (partselect    ) [ 00000000000000000000000000000000000000000000]
zext_ln27         (zext          ) [ 00111111111111111111111111111111111111111110]
trunc_ln          (partselect    ) [ 00111111111111111111111111111111111111111110]
trunc_ln28_1      (partselect    ) [ 00111111111111111111111111111111111111111110]
specmemcore_ln32  (specmemcore   ) [ 00000000000000000000000000000000000000000000]
cmp92             (icmp          ) [ 00111111111111111111111111111111111111111110]
store_ln33        (store         ) [ 00000000000000000000000000000000000000000000]
store_ln33        (store         ) [ 00000000000000000000000000000000000000000000]
br_ln33           (br            ) [ 00000000000000000000000000000000000000000000]
j_3               (load          ) [ 00000000000000000000000000000000000000000000]
icmp_ln33         (icmp          ) [ 00111111111111111111111111111111111111111110]
j_4               (add           ) [ 00011111111111111111111111111111111111111110]
br_ln33           (br            ) [ 00000000000000000000000000000000000000000000]
dram_idx_load     (load          ) [ 00000000000000000000000000000000000000000000]
trunc_ln33        (trunc         ) [ 00011111111111111111111111111111111111111110]
specloopname_ln29 (specloopname  ) [ 00000000000000000000000000000000000000000000]
add_ln35          (add           ) [ 00000000000000000000000000000000000000000000]
shl_ln            (bitconcatenate) [ 00000000000000000000000000000000000000000000]
zext_ln35         (zext          ) [ 00000000000000000000000000000000000000000000]
add_ln35_1        (add           ) [ 00000000000000000000000000000000000000000000]
br_ln35           (br            ) [ 00000000000000000000000000000000000000000000]
trunc_ln5         (partselect    ) [ 00011111111111111111111111111111111111111110]
add_ln35_2        (add           ) [ 00000000000000000000000000000000000000000000]
store_ln33        (store         ) [ 00000000000000000000000000000000000000000000]
empty             (wait          ) [ 00000000000000000000000000000000000000000000]
sext_ln35         (sext          ) [ 00000000000000000000000000000000000000000000]
ln_data_addr      (getelementptr ) [ 00001111111111111111111111111111111111111000]
empty_262         (readreq       ) [ 00000000000000000000000000000000000000000000]
call_ln35         (call          ) [ 00000000000000000000000000000000000000000000]
br_ln33           (br            ) [ 00000000000000000000000000000000000000000000]
store_ln33        (store         ) [ 00000000000000000000000000000000000000000000]
br_ln33           (br            ) [ 00000000000000000000000000000000000000000000]
call_ln26         (call          ) [ 00000000000000000000000000000000000000000000]
ret_ln77          (ret           ) [ 00000000000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols_log">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_log"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="addr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="addr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ln_data">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ln_data"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="inputs">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_copy_a1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_copy_a1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_copy_b2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_copy_b2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_copy_c3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_copy_c3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rows_c19">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c19"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cols_log_c22">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_log_c22"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_34"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i37.i32.i5"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i59.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_45_3"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i256"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="(anonymous namespace)DataMover_A<ap_int,ap_uint,5u>_Pipeline_VITIS_LOOP_35_2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="j_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="dram_idx_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dram_idx/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="ram_V_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ram_V/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="inputs_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="addr_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="addr_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="rows_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="0"/>
<pin id="131" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="cols_log_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_log_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="write_ln0_write_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="0" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="0"/>
<pin id="151" dir="0" index="2" bw="32" slack="0"/>
<pin id="152" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_readreq_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="256" slack="0"/>
<pin id="159" dir="0" index="2" bw="32" slack="2"/>
<pin id="160" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty_262/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="0" slack="0"/>
<pin id="164" dir="0" index="1" bw="256" slack="0"/>
<pin id="165" dir="0" index="2" bw="256" slack="0"/>
<pin id="166" dir="0" index="3" bw="256" slack="0"/>
<pin id="167" dir="0" index="4" bw="256" slack="2147483647"/>
<pin id="168" dir="0" index="5" bw="27" slack="1"/>
<pin id="169" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln26/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="0" slack="0"/>
<pin id="176" dir="0" index="1" bw="256" slack="0"/>
<pin id="177" dir="0" index="2" bw="59" slack="39"/>
<pin id="178" dir="0" index="3" bw="32" slack="40"/>
<pin id="179" dir="0" index="4" bw="9" slack="40"/>
<pin id="180" dir="0" index="5" bw="9" slack="39"/>
<pin id="181" dir="0" index="6" bw="256" slack="2147483647"/>
<pin id="182" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln35/41 "/>
</bind>
</comp>

<comp id="185" class="1004" name="cols_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="shl_ln26_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="32" slack="0"/>
<pin id="194" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln26/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="ram_depth_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="27" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="0" index="2" bw="4" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="ram_depth/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="src_base_idx_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="27" slack="0"/>
<pin id="209" dir="0" index="1" bw="32" slack="0"/>
<pin id="210" dir="0" index="2" bw="4" slack="0"/>
<pin id="211" dir="0" index="3" bw="6" slack="0"/>
<pin id="212" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="src_base_idx/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="zext_ln27_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="27" slack="0"/>
<pin id="219" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln27/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="trunc_ln_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="9" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="0" index="2" bw="4" slack="0"/>
<pin id="225" dir="0" index="3" bw="5" slack="0"/>
<pin id="226" dir="1" index="4" bw="9" slack="40"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="trunc_ln28_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="27" slack="0"/>
<pin id="233" dir="0" index="1" bw="32" slack="0"/>
<pin id="234" dir="0" index="2" bw="4" slack="0"/>
<pin id="235" dir="0" index="3" bw="6" slack="0"/>
<pin id="236" dir="1" index="4" bw="27" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln28_1/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="cmp92_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="1" slack="0"/>
<pin id="244" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp92/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln33_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln33_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="27" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_3_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="27" slack="1"/>
<pin id="259" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_3/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln33_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="27" slack="0"/>
<pin id="262" dir="0" index="1" bw="27" slack="1"/>
<pin id="263" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="j_4_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="27" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="27" slack="40"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="dram_idx_load_load_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="1"/>
<pin id="273" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dram_idx_load/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln33_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="27" slack="0"/>
<pin id="276" dir="1" index="1" bw="9" slack="39"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln33/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="add_ln35_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="0"/>
<pin id="280" dir="0" index="1" bw="27" slack="1"/>
<pin id="281" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="shl_ln_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="37" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="0"/>
<pin id="286" dir="0" index="2" bw="1" slack="0"/>
<pin id="287" dir="1" index="3" bw="37" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="291" class="1004" name="zext_ln35_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="37" slack="0"/>
<pin id="293" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="add_ln35_1_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="37" slack="0"/>
<pin id="297" dir="0" index="1" bw="64" slack="1"/>
<pin id="298" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="trunc_ln5_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="59" slack="0"/>
<pin id="302" dir="0" index="1" bw="64" slack="0"/>
<pin id="303" dir="0" index="2" bw="4" slack="0"/>
<pin id="304" dir="0" index="3" bw="7" slack="0"/>
<pin id="305" dir="1" index="4" bw="59" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln5/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="add_ln35_2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="32" slack="0"/>
<pin id="312" dir="0" index="1" bw="32" slack="1"/>
<pin id="313" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_2/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="store_ln33_store_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="32" slack="0"/>
<pin id="317" dir="0" index="1" bw="32" slack="1"/>
<pin id="318" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="320" class="1004" name="sext_ln35_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="59" slack="1"/>
<pin id="322" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/3 "/>
</bind>
</comp>

<comp id="323" class="1004" name="ln_data_addr_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="256" slack="0"/>
<pin id="325" dir="0" index="1" bw="59" slack="0"/>
<pin id="326" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ln_data_addr/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln33_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="27" slack="40"/>
<pin id="332" dir="0" index="1" bw="27" slack="41"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/42 "/>
</bind>
</comp>

<comp id="334" class="1005" name="j_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="27" slack="0"/>
<pin id="336" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="341" class="1005" name="dram_idx_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="32" slack="0"/>
<pin id="343" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="dram_idx "/>
</bind>
</comp>

<comp id="348" class="1005" name="inputs_read_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="inputs_read "/>
</bind>
</comp>

<comp id="353" class="1005" name="rows_read_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="rows_read "/>
</bind>
</comp>

<comp id="360" class="1005" name="ram_depth_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="27" slack="1"/>
<pin id="362" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="ram_depth "/>
</bind>
</comp>

<comp id="365" class="1005" name="zext_ln27_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="1"/>
<pin id="367" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln27 "/>
</bind>
</comp>

<comp id="370" class="1005" name="trunc_ln_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="9" slack="40"/>
<pin id="372" dir="1" index="1" bw="9" slack="40"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="375" class="1005" name="trunc_ln28_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="27" slack="1"/>
<pin id="377" dir="1" index="1" bw="27" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln28_1 "/>
</bind>
</comp>

<comp id="380" class="1005" name="cmp92_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp92 "/>
</bind>
</comp>

<comp id="387" class="1005" name="j_4_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="27" slack="40"/>
<pin id="389" dir="1" index="1" bw="27" slack="40"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="392" class="1005" name="trunc_ln33_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="9" slack="39"/>
<pin id="394" dir="1" index="1" bw="9" slack="39"/>
</pin_list>
<bind>
<opset="trunc_ln33 "/>
</bind>
</comp>

<comp id="397" class="1005" name="trunc_ln5_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="59" slack="1"/>
<pin id="399" dir="1" index="1" bw="59" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln5 "/>
</bind>
</comp>

<comp id="403" class="1005" name="ln_data_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="256" slack="1"/>
<pin id="405" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="ln_data_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="107"><net_src comp="20" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="60" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="40" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="40" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="145"><net_src comp="42" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="18" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="134" pin="2"/><net_sink comp="140" pin=2"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="155"><net_src comp="128" pin="2"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="100" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="170"><net_src comp="98" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="12" pin="0"/><net_sink comp="162" pin=2"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="183"><net_src comp="102" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="189"><net_src comp="20" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="134" pin="2"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="128" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="134" pin="2"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="62" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="191" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="205"><net_src comp="64" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="206"><net_src comp="66" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="213"><net_src comp="62" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="214"><net_src comp="122" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="215"><net_src comp="64" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="216"><net_src comp="66" pin="0"/><net_sink comp="207" pin=3"/></net>

<net id="220"><net_src comp="207" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="68" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="185" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="230"><net_src comp="70" pin="0"/><net_sink comp="221" pin=3"/></net>

<net id="237"><net_src comp="62" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="238"><net_src comp="185" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="239"><net_src comp="64" pin="0"/><net_sink comp="231" pin=2"/></net>

<net id="240"><net_src comp="66" pin="0"/><net_sink comp="231" pin=3"/></net>

<net id="245"><net_src comp="128" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="26" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="26" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="80" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="264"><net_src comp="257" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="257" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="82" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="257" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="282"><net_src comp="271" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="88" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="289"><net_src comp="278" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="290"><net_src comp="90" pin="0"/><net_sink comp="283" pin=2"/></net>

<net id="294"><net_src comp="283" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="299"><net_src comp="291" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="92" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="307"><net_src comp="295" pin="2"/><net_sink comp="300" pin=1"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="309"><net_src comp="94" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="314"><net_src comp="271" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="310" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="327"><net_src comp="6" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="320" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="329"><net_src comp="323" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="337"><net_src comp="104" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="339"><net_src comp="334" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="340"><net_src comp="334" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="344"><net_src comp="108" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="346"><net_src comp="341" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="347"><net_src comp="341" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="351"><net_src comp="116" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="356"><net_src comp="128" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="174" pin=3"/></net>

<net id="363"><net_src comp="197" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="162" pin=5"/></net>

<net id="368"><net_src comp="217" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="278" pin=1"/></net>

<net id="373"><net_src comp="221" pin="4"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="174" pin=4"/></net>

<net id="378"><net_src comp="231" pin="4"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="383"><net_src comp="241" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="390"><net_src comp="265" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="395"><net_src comp="274" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="174" pin=5"/></net>

<net id="400"><net_src comp="300" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="406"><net_src comp="323" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="156" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_copy_a1 | {2 43 }
	Port: data_copy_b2 | {2 43 }
	Port: data_copy_c3 | {2 43 }
	Port: rows_c19 | {1 }
	Port: cols_log_c22 | {1 }
 - Input state : 
	Port: (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> : cols_log | {1 }
	Port: (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> : rows | {1 }
	Port: (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> : addr | {1 }
	Port: (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> : ln_data | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 }
	Port: (anonymous namespace)DataMover_A<ap_int<8>, ap_uint<256>, 5u> : inputs | {1 }
  - Chain level:
	State 1
		ram_depth : 1
		zext_ln27 : 1
		trunc_ln : 1
		trunc_ln28_1 : 1
		specmemcore_ln32 : 1
		store_ln33 : 1
		store_ln33 : 1
	State 2
		icmp_ln33 : 1
		j_4 : 1
		br_ln33 : 2
		trunc_ln33 : 1
		add_ln35 : 1
		shl_ln : 2
		zext_ln35 : 3
		add_ln35_1 : 4
		trunc_ln5 : 5
		add_ln35_2 : 1
		store_ln33 : 2
	State 3
		ln_data_addr : 1
		empty_262 : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
| Operation|                                     Functional Unit                                     |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   call   | grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_45_3_fu_162 |  1.477  |   195   |   238   |
|          | grp_p_anonymous_namespace_DataMover_A_ap_int_ap_uint_5u_Pipeline_VITIS_LOOP_35_2_fu_174 |    0    |   380   |    91   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|    shl   |                                       cols_fu_185                                       |    0    |    0    |    96   |
|          |                                     shl_ln26_fu_191                                     |    0    |    0    |    96   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                        j_4_fu_265                                       |    0    |    0    |    34   |
|    add   |                                     add_ln35_fu_278                                     |    0    |    0    |    39   |
|          |                                    add_ln35_1_fu_295                                    |    0    |    0    |    71   |
|          |                                    add_ln35_2_fu_310                                    |    0    |    0    |    39   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   icmp   |                                       cmp92_fu_241                                      |    0    |    0    |    20   |
|          |                                     icmp_ln33_fu_260                                    |    0    |    0    |    17   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                 inputs_read_read_fu_116                                 |    0    |    0    |    0    |
|   read   |                                  addr_read_read_fu_122                                  |    0    |    0    |    0    |
|          |                                  rows_read_read_fu_128                                  |    0    |    0    |    0    |
|          |                                cols_log_read_read_fu_134                                |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   write  |                                  write_ln0_write_fu_140                                 |    0    |    0    |    0    |
|          |                                  write_ln0_write_fu_148                                 |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|  readreq |                                    grp_readreq_fu_156                                   |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|          |                                     ram_depth_fu_197                                    |    0    |    0    |    0    |
|          |                                   src_base_idx_fu_207                                   |    0    |    0    |    0    |
|partselect|                                     trunc_ln_fu_221                                     |    0    |    0    |    0    |
|          |                                   trunc_ln28_1_fu_231                                   |    0    |    0    |    0    |
|          |                                     trunc_ln5_fu_300                                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   zext   |                                     zext_ln27_fu_217                                    |    0    |    0    |    0    |
|          |                                     zext_ln35_fu_291                                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   trunc  |                                    trunc_ln33_fu_274                                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|bitconcatenate|                                      shl_ln_fu_283                                      |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   sext   |                                     sext_ln35_fu_320                                    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|
|   Total  |                                                                                         |  1.477  |   575   |   741   |
|----------|-----------------------------------------------------------------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |
+-----+--------+--------+--------+
|ram_V|    8   |    0   |    0   |
+-----+--------+--------+--------+
|Total|    8   |    0   |    0   |
+-----+--------+--------+--------+

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|    cmp92_reg_380   |    1   |
|  dram_idx_reg_341  |   32   |
| inputs_read_reg_348|   64   |
|     j_4_reg_387    |   27   |
|      j_reg_334     |   27   |
|ln_data_addr_reg_403|   256  |
|  ram_depth_reg_360 |   27   |
|  rows_read_reg_353 |   32   |
|trunc_ln28_1_reg_375|   27   |
| trunc_ln33_reg_392 |    9   |
|  trunc_ln5_reg_397 |   59   |
|  trunc_ln_reg_370  |    9   |
|  zext_ln27_reg_365 |   32   |
+--------------------+--------+
|        Total       |   602  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_156 |  p1  |   2  |  256 |   512  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   512  ||  0.427  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    1   |   575  |   741  |
|   Memory  |    8   |    -   |    0   |    0   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   602  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |    1   |  1177  |   750  |
+-----------+--------+--------+--------+--------+
