--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml Systems.twx Systems.ncd -o Systems.twr Systems.pcf

Design file:              Systems.ncd
Physical constraint file: Systems.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.22 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
BTN<0>      |    0.880(R)|      FAST  |    0.011(R)|      SLOW  |CLK_BUFGP         |   0.000|
BTN<1>      |    0.830(R)|      FAST  |    0.159(R)|      SLOW  |CLK_BUFGP         |   0.000|
BTN<2>      |    1.188(R)|      FAST  |    0.356(R)|      SLOW  |CLK_BUFGP         |   0.000|
BTN<3>      |    1.327(R)|      FAST  |   -0.373(R)|      SLOW  |CLK_BUFGP         |   0.000|
BTN<4>      |    2.960(R)|      SLOW  |   -1.803(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<0>       |    0.828(R)|      FAST  |   -0.055(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<1>       |    1.188(R)|      FAST  |   -0.256(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<2>       |    0.799(R)|      FAST  |   -0.038(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<3>       |    0.973(R)|      FAST  |   -0.075(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<4>       |    0.868(R)|      FAST  |    0.088(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<5>       |    1.940(R)|      SLOW  |   -0.789(R)|      FAST  |CLK_BUFGP         |   0.000|
SW<6>       |    1.541(R)|      SLOW  |   -0.563(R)|      SLOW  |CLK_BUFGP         |   0.000|
SW<7>       |    3.267(R)|      SLOW  |   -0.440(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
CLAW        |         8.620(R)|      SLOW  |         4.629(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTHIGH   |         8.380(R)|      SLOW  |         4.468(R)|      FAST  |CLK_BUFGP         |   0.000|
JOINTLOW    |         8.066(R)|      SLOW  |         4.231(R)|      FAST  |CLK_BUFGP         |   0.000|
PWM_MC1     |         6.984(R)|      SLOW  |         3.637(R)|      FAST  |CLK_BUFGP         |   0.000|
PWM_MC2     |         7.011(R)|      SLOW  |         3.617(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<0>  |         6.692(R)|      SLOW  |         3.378(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<1>  |         6.482(R)|      SLOW  |         3.268(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<2>  |         6.760(R)|      SLOW  |         3.416(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_AN<3>  |         6.457(R)|      SLOW  |         3.240(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<0>  |         7.151(R)|      SLOW  |         3.748(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<1>  |         7.395(R)|      SLOW  |         3.849(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<2>  |         7.304(R)|      SLOW  |         3.791(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<3>  |         7.285(R)|      SLOW  |         3.803(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<4>  |         7.242(R)|      SLOW  |         3.760(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<5>  |         7.106(R)|      SLOW  |         3.690(R)|      FAST  |CLK_BUFGP         |   0.000|
SSEG_CA<6>  |         6.975(R)|      SLOW  |         3.605(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.953|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Dec 02 18:36:25 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 232 MB



