INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.srcs/sources_1/ip/prgrom/sim/prgrom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module prgrom
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.srcs/sources_1/new/Dmem32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dmemory32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.srcs/sources_1/new/Ifetch32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Ifetc32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.srcs/sources_1/new/clkout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkout
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.srcs/sources_1/new/control32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.srcs/sources_1/new/decode32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.srcs/sources_1/new/executs32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module executs32
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.srcs/sources_1/new/leds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module leds
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.srcs/sources_1/new/memOrIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MemOrIO
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.srcs/sources_1/new/show.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module show
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.srcs/sources_1/new/switchs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module switchs
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.srcs/sources_1/new/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "P:/CS214-Computer-Organization/Project/verilog/verilog.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
