Analysis & Synthesis report for Function_Generator
Mon May 07 17:33:28 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |Function_Generator|Square_Duty_wave:inst8|STATE
 11. State Machine - |Function_Generator|Square_wave:inst7|STATE
 12. State Machine - |Function_Generator|Debounce:inst6|state
 13. State Machine - |Function_Generator|Debounce:inst5|state
 14. State Machine - |Function_Generator|Debounce:inst4|state
 15. State Machine - |Function_Generator|Debounce:inst3|state
 16. State Machine - |Function_Generator|Debounce:inst2|state
 17. State Machine - |Function_Generator|Debounce:inst1|state
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Parameter Settings for User Entity Instance: mapll:inst0|mapll_0002:mapll_inst|altera_pll:altera_pll_i
 24. Parameter Settings for Inferred Entity Instance: Square_Duty_wave:inst8|lpm_divide:Div1
 25. Parameter Settings for Inferred Entity Instance: Square_Duty_wave:inst8|lpm_divide:Div2
 26. Parameter Settings for Inferred Entity Instance: Square_wave:inst7|lpm_divide:Div0
 27. Port Connectivity Checks: "Square_Duty_wave:inst8"
 28. Port Connectivity Checks: "Square_wave:inst7"
 29. Port Connectivity Checks: "Debounce:inst1"
 30. Port Connectivity Checks: "mapll:inst0"
 31. Post-Synthesis Netlist Statistics for Top Partition
 32. Elapsed Time Per Partition
 33. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon May 07 17:33:27 2018       ;
; Quartus Prime Version           ; 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Revision Name                   ; Function_Generator                          ;
; Top-level Entity Name           ; Function_Generator                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 186                                         ;
; Total pins                      ; 18                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 4                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA4U23C6       ;                    ;
; Top-level entity name                                                           ; Function_Generator ; Function_Generator ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                      ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; Square_Duty_wave.vhd             ; yes             ; User VHDL File               ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd   ;         ;
; Function_Generator.vhd           ; yes             ; User VHDL File               ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd ;         ;
; Debounce.vhd                     ; yes             ; User VHDL File               ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Debounce.vhd           ;         ;
; mapll.vhd                        ; yes             ; User Wizard-Generated File   ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll.vhd              ; mapll   ;
; mapll/mapll_0002.v               ; yes             ; User Verilog HDL File        ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll/mapll_0002.v     ; mapll   ;
; Square_wave.vhd                  ; yes             ; User VHDL File               ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd        ;         ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_pll.v                                               ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_divide.tdf                                             ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/abs_divider.inc                                            ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                        ;         ;
; aglobal171.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/aglobal171.inc                                             ;         ;
; db/lpm_divide_epo.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/lpm_divide_epo.tdf  ;         ;
; db/abs_divider_nbg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/abs_divider_nbg.tdf ;         ;
; db/alt_u_div_uve.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/alt_u_div_uve.tdf   ;         ;
; db/lpm_abs_nn9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/lpm_abs_nn9.tdf     ;         ;
; db/lpm_abs_4p9.tdf               ; yes             ; Auto-Generated Megafunction  ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/lpm_abs_4p9.tdf     ;         ;
; db/lpm_divide_rqo.tdf            ; yes             ; Auto-Generated Megafunction  ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/lpm_divide_rqo.tdf  ;         ;
; db/abs_divider_4dg.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/abs_divider_4dg.tdf ;         ;
; db/alt_u_div_o2f.tdf             ; yes             ; Auto-Generated Megafunction  ; D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/alt_u_div_o2f.tdf   ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 1627                                                                     ;
;                                             ;                                                                          ;
; Combinational ALUT usage for logic          ; 3121                                                                     ;
;     -- 7 input functions                    ; 10                                                                       ;
;     -- 6 input functions                    ; 121                                                                      ;
;     -- 5 input functions                    ; 590                                                                      ;
;     -- 4 input functions                    ; 842                                                                      ;
;     -- <=3 input functions                  ; 1558                                                                     ;
;                                             ;                                                                          ;
; Dedicated logic registers                   ; 186                                                                      ;
;                                             ;                                                                          ;
; I/O pins                                    ; 18                                                                       ;
;                                             ;                                                                          ;
; Total DSP Blocks                            ; 4                                                                        ;
;                                             ;                                                                          ;
; Total PLLs                                  ; 1                                                                        ;
;     -- PLLs                                 ; 1                                                                        ;
;                                             ;                                                                          ;
; Maximum fan-out node                        ; mapll:inst0|mapll_0002:mapll_inst|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 187                                                                      ;
; Total fan-out                               ; 12280                                                                    ;
; Average fan-out                             ; 3.67                                                                     ;
+---------------------------------------------+--------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Entity Name        ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |Function_Generator                      ; 3121 (443)          ; 186 (95)                  ; 0                 ; 4          ; 18   ; 0            ; |Function_Generator                                                                                                                     ; Function_Generator ; work         ;
;    |Debounce:inst2|                      ; 67 (67)             ; 39 (39)                   ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Debounce:inst2                                                                                                      ; Debounce           ; work         ;
;    |Debounce:inst3|                      ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Debounce:inst3                                                                                                      ; Debounce           ; work         ;
;    |Debounce:inst4|                      ; 11 (11)             ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Debounce:inst4                                                                                                      ; Debounce           ; work         ;
;    |Debounce:inst5|                      ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Debounce:inst5                                                                                                      ; Debounce           ; work         ;
;    |Debounce:inst6|                      ; 1 (1)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Debounce:inst6                                                                                                      ; Debounce           ; work         ;
;    |Square_Duty_wave:inst8|              ; 1402 (178)          ; 36 (36)                   ; 0                 ; 4          ; 0    ; 0            ; |Function_Generator|Square_Duty_wave:inst8                                                                                              ; Square_Duty_wave   ; work         ;
;       |lpm_divide:Div1|                  ; 612 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_Duty_wave:inst8|lpm_divide:Div1                                                                              ; lpm_divide         ; work         ;
;          |lpm_divide_epo:auto_generated| ; 612 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_Duty_wave:inst8|lpm_divide:Div1|lpm_divide_epo:auto_generated                                                ; lpm_divide_epo     ; work         ;
;             |abs_divider_nbg:divider|    ; 612 (28)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_Duty_wave:inst8|lpm_divide:Div1|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                        ; abs_divider_nbg    ; work         ;
;                |alt_u_div_uve:divider|   ; 552 (552)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_Duty_wave:inst8|lpm_divide:Div1|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider  ; alt_u_div_uve      ; work         ;
;                |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_Duty_wave:inst8|lpm_divide:Div1|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;       |lpm_divide:Div2|                  ; 612 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_Duty_wave:inst8|lpm_divide:Div2                                                                              ; lpm_divide         ; work         ;
;          |lpm_divide_epo:auto_generated| ; 612 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_Duty_wave:inst8|lpm_divide:Div2|lpm_divide_epo:auto_generated                                                ; lpm_divide_epo     ; work         ;
;             |abs_divider_nbg:divider|    ; 612 (28)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_Duty_wave:inst8|lpm_divide:Div2|lpm_divide_epo:auto_generated|abs_divider_nbg:divider                        ; abs_divider_nbg    ; work         ;
;                |alt_u_div_uve:divider|   ; 552 (552)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_Duty_wave:inst8|lpm_divide:Div2|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|alt_u_div_uve:divider  ; alt_u_div_uve      ; work         ;
;                |lpm_abs_4p9:my_abs_num|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_Duty_wave:inst8|lpm_divide:Div2|lpm_divide_epo:auto_generated|abs_divider_nbg:divider|lpm_abs_4p9:my_abs_num ; lpm_abs_4p9        ; work         ;
;    |Square_wave:inst7|                   ; 1195 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_wave:inst7                                                                                                   ; Square_wave        ; work         ;
;       |lpm_divide:Div0|                  ; 1195 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_wave:inst7|lpm_divide:Div0                                                                                   ; lpm_divide         ; work         ;
;          |lpm_divide_rqo:auto_generated| ; 1195 (0)            ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_wave:inst7|lpm_divide:Div0|lpm_divide_rqo:auto_generated                                                     ; lpm_divide_rqo     ; work         ;
;             |abs_divider_4dg:divider|    ; 1195 (64)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_wave:inst7|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider                             ; abs_divider_4dg    ; work         ;
;                |alt_u_div_o2f:divider|   ; 1099 (1099)         ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_wave:inst7|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|alt_u_div_o2f:divider       ; alt_u_div_o2f      ; work         ;
;                |lpm_abs_4p9:my_abs_den|  ; 32 (32)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|Square_wave:inst7|lpm_divide:Div0|lpm_divide_rqo:auto_generated|abs_divider_4dg:divider|lpm_abs_4p9:my_abs_den      ; lpm_abs_4p9        ; work         ;
;    |mapll:inst0|                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|mapll:inst0                                                                                                         ; mapll              ; mapll        ;
;       |mapll_0002:mapll_inst|            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|mapll:inst0|mapll_0002:mapll_inst                                                                                   ; mapll_0002         ; mapll        ;
;          |altera_pll:altera_pll_i|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |Function_Generator|mapll:inst0|mapll_0002:mapll_inst|altera_pll:altera_pll_i                                                           ; altera_pll         ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary    ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 2           ;
; Sum of two 18x18                  ; 2           ;
; Total number of DSP blocks        ; 4           ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 2           ;
; Fixed Point Mixed Sign Multiplier ; 4           ;
+-----------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                             ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                 ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+
; Altera ; altera_pll   ; 17.1    ; N/A          ; N/A          ; |Function_Generator|mapll:inst0 ; mapll.vhd       ;
+--------+--------------+---------+--------------+--------------+---------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------+
; State Machine - |Function_Generator|Square_Duty_wave:inst8|STATE ;
+-----------+-----------+-----------+------------------------------+
; Name      ; STATE.ST2 ; STATE.ST1 ; STATE.ST0                    ;
+-----------+-----------+-----------+------------------------------+
; STATE.ST0 ; 0         ; 0         ; 0                            ;
; STATE.ST1 ; 0         ; 1         ; 1                            ;
; STATE.ST2 ; 1         ; 0         ; 1                            ;
+-----------+-----------+-----------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------+
; State Machine - |Function_Generator|Square_wave:inst7|STATE ;
+-----------+-----------+-----------+-------------------------+
; Name      ; STATE.ST2 ; STATE.ST1 ; STATE.ST0               ;
+-----------+-----------+-----------+-------------------------+
; STATE.ST0 ; 0         ; 0         ; 0                       ;
; STATE.ST1 ; 0         ; 1         ; 1                       ;
; STATE.ST2 ; 1         ; 0         ; 1                       ;
+-----------+-----------+-----------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |Function_Generator|Debounce:inst6|state ;
+----------+----------+----------+-------------------------+
; Name     ; state.s2 ; state.s1 ; state.s0                ;
+----------+----------+----------+-------------------------+
; state.s0 ; 0        ; 0        ; 0                       ;
; state.s1 ; 0        ; 1        ; 1                       ;
; state.s2 ; 1        ; 0        ; 1                       ;
+----------+----------+----------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |Function_Generator|Debounce:inst5|state ;
+----------+----------+----------+-------------------------+
; Name     ; state.s2 ; state.s1 ; state.s0                ;
+----------+----------+----------+-------------------------+
; state.s0 ; 0        ; 0        ; 0                       ;
; state.s1 ; 0        ; 1        ; 1                       ;
; state.s2 ; 1        ; 0        ; 1                       ;
+----------+----------+----------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |Function_Generator|Debounce:inst4|state ;
+----------+----------+----------+-------------------------+
; Name     ; state.s2 ; state.s1 ; state.s0                ;
+----------+----------+----------+-------------------------+
; state.s0 ; 0        ; 0        ; 0                       ;
; state.s1 ; 0        ; 1        ; 1                       ;
; state.s2 ; 1        ; 0        ; 1                       ;
+----------+----------+----------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |Function_Generator|Debounce:inst3|state ;
+----------+----------+----------+-------------------------+
; Name     ; state.s2 ; state.s1 ; state.s0                ;
+----------+----------+----------+-------------------------+
; state.s0 ; 0        ; 0        ; 0                       ;
; state.s1 ; 0        ; 1        ; 1                       ;
; state.s2 ; 1        ; 0        ; 1                       ;
+----------+----------+----------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |Function_Generator|Debounce:inst2|state ;
+----------+----------+----------+-------------------------+
; Name     ; state.s2 ; state.s1 ; state.s0                ;
+----------+----------+----------+-------------------------+
; state.s0 ; 0        ; 0        ; 0                       ;
; state.s1 ; 0        ; 1        ; 1                       ;
; state.s2 ; 1        ; 0        ; 1                       ;
+----------+----------+----------+-------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------+
; State Machine - |Function_Generator|Debounce:inst1|state ;
+----------+----------+----------+-------------------------+
; Name     ; state.s2 ; state.s1 ; state.s0                ;
+----------+----------+----------+-------------------------+
; state.s0 ; 0        ; 0        ; 0                       ;
; state.s1 ; 0        ; 1        ; 1                       ;
; state.s2 ; 1        ; 0        ; 1                       ;
+----------+----------+----------+-------------------------+


+----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                               ;
+-----------------------------------------+----------------------------------------+
; Register name                           ; Reason for Removal                     ;
+-----------------------------------------+----------------------------------------+
; Square_wave:inst7|Counter[0..31]        ; Lost fanout                            ;
; Debounce:inst1|Counter[0..31]           ; Lost fanout                            ;
; Square_wave:inst7|STATE.ST0             ; Lost fanout                            ;
; Square_wave:inst7|STATE.ST1             ; Lost fanout                            ;
; Square_wave:inst7|STATE.ST2             ; Lost fanout                            ;
; Debounce:inst1|state.s0                 ; Lost fanout                            ;
; Debounce:inst1|state.s1                 ; Lost fanout                            ;
; Debounce:inst1|state.s2                 ; Lost fanout                            ;
; Debounce:inst3|state.s2                 ; Merged with Debounce:inst2|state.s2    ;
; Debounce:inst4|state.s2                 ; Merged with Debounce:inst2|state.s2    ;
; Debounce:inst5|state.s2                 ; Merged with Debounce:inst2|state.s2    ;
; Debounce:inst6|state.s2                 ; Merged with Debounce:inst2|state.s2    ;
; Debounce:inst3|state.s1                 ; Merged with Debounce:inst2|state.s1    ;
; Debounce:inst4|state.s1                 ; Merged with Debounce:inst2|state.s1    ;
; Debounce:inst5|state.s1                 ; Merged with Debounce:inst2|state.s1    ;
; Debounce:inst6|state.s1                 ; Merged with Debounce:inst2|state.s1    ;
; Debounce:inst3|Counter[31]              ; Merged with Debounce:inst2|Counter[31] ;
; Debounce:inst4|Counter[31]              ; Merged with Debounce:inst2|Counter[31] ;
; Debounce:inst5|Counter[31]              ; Merged with Debounce:inst2|Counter[31] ;
; Debounce:inst6|Counter[31]              ; Merged with Debounce:inst2|Counter[31] ;
; Debounce:inst3|Counter[30]              ; Merged with Debounce:inst2|Counter[30] ;
; Debounce:inst4|Counter[30]              ; Merged with Debounce:inst2|Counter[30] ;
; Debounce:inst5|Counter[30]              ; Merged with Debounce:inst2|Counter[30] ;
; Debounce:inst6|Counter[30]              ; Merged with Debounce:inst2|Counter[30] ;
; Debounce:inst3|Counter[29]              ; Merged with Debounce:inst2|Counter[29] ;
; Debounce:inst4|Counter[29]              ; Merged with Debounce:inst2|Counter[29] ;
; Debounce:inst5|Counter[29]              ; Merged with Debounce:inst2|Counter[29] ;
; Debounce:inst6|Counter[29]              ; Merged with Debounce:inst2|Counter[29] ;
; Debounce:inst3|Counter[28]              ; Merged with Debounce:inst2|Counter[28] ;
; Debounce:inst4|Counter[28]              ; Merged with Debounce:inst2|Counter[28] ;
; Debounce:inst5|Counter[28]              ; Merged with Debounce:inst2|Counter[28] ;
; Debounce:inst6|Counter[28]              ; Merged with Debounce:inst2|Counter[28] ;
; Debounce:inst3|Counter[27]              ; Merged with Debounce:inst2|Counter[27] ;
; Debounce:inst4|Counter[27]              ; Merged with Debounce:inst2|Counter[27] ;
; Debounce:inst5|Counter[27]              ; Merged with Debounce:inst2|Counter[27] ;
; Debounce:inst6|Counter[27]              ; Merged with Debounce:inst2|Counter[27] ;
; Debounce:inst3|Counter[26]              ; Merged with Debounce:inst2|Counter[26] ;
; Debounce:inst4|Counter[26]              ; Merged with Debounce:inst2|Counter[26] ;
; Debounce:inst5|Counter[26]              ; Merged with Debounce:inst2|Counter[26] ;
; Debounce:inst6|Counter[26]              ; Merged with Debounce:inst2|Counter[26] ;
; Debounce:inst3|Counter[25]              ; Merged with Debounce:inst2|Counter[25] ;
; Debounce:inst4|Counter[25]              ; Merged with Debounce:inst2|Counter[25] ;
; Debounce:inst5|Counter[25]              ; Merged with Debounce:inst2|Counter[25] ;
; Debounce:inst6|Counter[25]              ; Merged with Debounce:inst2|Counter[25] ;
; Debounce:inst3|Counter[24]              ; Merged with Debounce:inst2|Counter[24] ;
; Debounce:inst4|Counter[24]              ; Merged with Debounce:inst2|Counter[24] ;
; Debounce:inst5|Counter[24]              ; Merged with Debounce:inst2|Counter[24] ;
; Debounce:inst6|Counter[24]              ; Merged with Debounce:inst2|Counter[24] ;
; Debounce:inst3|Counter[23]              ; Merged with Debounce:inst2|Counter[23] ;
; Debounce:inst4|Counter[23]              ; Merged with Debounce:inst2|Counter[23] ;
; Debounce:inst5|Counter[23]              ; Merged with Debounce:inst2|Counter[23] ;
; Debounce:inst6|Counter[23]              ; Merged with Debounce:inst2|Counter[23] ;
; Debounce:inst3|Counter[22]              ; Merged with Debounce:inst2|Counter[22] ;
; Debounce:inst4|Counter[22]              ; Merged with Debounce:inst2|Counter[22] ;
; Debounce:inst5|Counter[22]              ; Merged with Debounce:inst2|Counter[22] ;
; Debounce:inst6|Counter[22]              ; Merged with Debounce:inst2|Counter[22] ;
; Debounce:inst3|Counter[21]              ; Merged with Debounce:inst2|Counter[21] ;
; Debounce:inst4|Counter[21]              ; Merged with Debounce:inst2|Counter[21] ;
; Debounce:inst5|Counter[21]              ; Merged with Debounce:inst2|Counter[21] ;
; Debounce:inst6|Counter[21]              ; Merged with Debounce:inst2|Counter[21] ;
; Debounce:inst3|Counter[20]              ; Merged with Debounce:inst2|Counter[20] ;
; Debounce:inst4|Counter[20]              ; Merged with Debounce:inst2|Counter[20] ;
; Debounce:inst5|Counter[20]              ; Merged with Debounce:inst2|Counter[20] ;
; Debounce:inst6|Counter[20]              ; Merged with Debounce:inst2|Counter[20] ;
; Debounce:inst3|Counter[19]              ; Merged with Debounce:inst2|Counter[19] ;
; Debounce:inst4|Counter[19]              ; Merged with Debounce:inst2|Counter[19] ;
; Debounce:inst5|Counter[19]              ; Merged with Debounce:inst2|Counter[19] ;
; Debounce:inst6|Counter[19]              ; Merged with Debounce:inst2|Counter[19] ;
; Debounce:inst3|Counter[18]              ; Merged with Debounce:inst2|Counter[18] ;
; Debounce:inst4|Counter[18]              ; Merged with Debounce:inst2|Counter[18] ;
; Debounce:inst5|Counter[18]              ; Merged with Debounce:inst2|Counter[18] ;
; Debounce:inst6|Counter[18]              ; Merged with Debounce:inst2|Counter[18] ;
; Debounce:inst3|Counter[17]              ; Merged with Debounce:inst2|Counter[17] ;
; Debounce:inst4|Counter[17]              ; Merged with Debounce:inst2|Counter[17] ;
; Debounce:inst5|Counter[17]              ; Merged with Debounce:inst2|Counter[17] ;
; Debounce:inst6|Counter[17]              ; Merged with Debounce:inst2|Counter[17] ;
; Debounce:inst3|Counter[16]              ; Merged with Debounce:inst2|Counter[16] ;
; Debounce:inst4|Counter[16]              ; Merged with Debounce:inst2|Counter[16] ;
; Debounce:inst5|Counter[16]              ; Merged with Debounce:inst2|Counter[16] ;
; Debounce:inst6|Counter[16]              ; Merged with Debounce:inst2|Counter[16] ;
; Debounce:inst3|Counter[15]              ; Merged with Debounce:inst2|Counter[15] ;
; Debounce:inst4|Counter[15]              ; Merged with Debounce:inst2|Counter[15] ;
; Debounce:inst5|Counter[15]              ; Merged with Debounce:inst2|Counter[15] ;
; Debounce:inst6|Counter[15]              ; Merged with Debounce:inst2|Counter[15] ;
; Debounce:inst3|Counter[14]              ; Merged with Debounce:inst2|Counter[14] ;
; Debounce:inst4|Counter[14]              ; Merged with Debounce:inst2|Counter[14] ;
; Debounce:inst5|Counter[14]              ; Merged with Debounce:inst2|Counter[14] ;
; Debounce:inst6|Counter[14]              ; Merged with Debounce:inst2|Counter[14] ;
; Debounce:inst3|Counter[13]              ; Merged with Debounce:inst2|Counter[13] ;
; Debounce:inst4|Counter[13]              ; Merged with Debounce:inst2|Counter[13] ;
; Debounce:inst5|Counter[13]              ; Merged with Debounce:inst2|Counter[13] ;
; Debounce:inst6|Counter[13]              ; Merged with Debounce:inst2|Counter[13] ;
; Debounce:inst3|Counter[12]              ; Merged with Debounce:inst2|Counter[12] ;
; Debounce:inst4|Counter[12]              ; Merged with Debounce:inst2|Counter[12] ;
; Debounce:inst5|Counter[12]              ; Merged with Debounce:inst2|Counter[12] ;
; Debounce:inst6|Counter[12]              ; Merged with Debounce:inst2|Counter[12] ;
; Debounce:inst3|Counter[11]              ; Merged with Debounce:inst2|Counter[11] ;
; Debounce:inst4|Counter[11]              ; Merged with Debounce:inst2|Counter[11] ;
; Debounce:inst5|Counter[11]              ; Merged with Debounce:inst2|Counter[11] ;
; Debounce:inst6|Counter[11]              ; Merged with Debounce:inst2|Counter[11] ;
; Debounce:inst3|Counter[10]              ; Merged with Debounce:inst2|Counter[10] ;
; Debounce:inst4|Counter[10]              ; Merged with Debounce:inst2|Counter[10] ;
; Debounce:inst5|Counter[10]              ; Merged with Debounce:inst2|Counter[10] ;
; Debounce:inst6|Counter[10]              ; Merged with Debounce:inst2|Counter[10] ;
; Debounce:inst3|Counter[9]               ; Merged with Debounce:inst2|Counter[9]  ;
; Debounce:inst4|Counter[9]               ; Merged with Debounce:inst2|Counter[9]  ;
; Debounce:inst5|Counter[9]               ; Merged with Debounce:inst2|Counter[9]  ;
; Debounce:inst6|Counter[9]               ; Merged with Debounce:inst2|Counter[9]  ;
; Debounce:inst3|Counter[8]               ; Merged with Debounce:inst2|Counter[8]  ;
; Debounce:inst4|Counter[8]               ; Merged with Debounce:inst2|Counter[8]  ;
; Debounce:inst5|Counter[8]               ; Merged with Debounce:inst2|Counter[8]  ;
; Debounce:inst6|Counter[8]               ; Merged with Debounce:inst2|Counter[8]  ;
; Debounce:inst3|Counter[7]               ; Merged with Debounce:inst2|Counter[7]  ;
; Debounce:inst4|Counter[7]               ; Merged with Debounce:inst2|Counter[7]  ;
; Debounce:inst5|Counter[7]               ; Merged with Debounce:inst2|Counter[7]  ;
; Debounce:inst6|Counter[7]               ; Merged with Debounce:inst2|Counter[7]  ;
; Debounce:inst3|Counter[6]               ; Merged with Debounce:inst2|Counter[6]  ;
; Debounce:inst4|Counter[6]               ; Merged with Debounce:inst2|Counter[6]  ;
; Debounce:inst5|Counter[6]               ; Merged with Debounce:inst2|Counter[6]  ;
; Debounce:inst6|Counter[6]               ; Merged with Debounce:inst2|Counter[6]  ;
; Debounce:inst3|Counter[5]               ; Merged with Debounce:inst2|Counter[5]  ;
; Debounce:inst4|Counter[5]               ; Merged with Debounce:inst2|Counter[5]  ;
; Debounce:inst5|Counter[5]               ; Merged with Debounce:inst2|Counter[5]  ;
; Debounce:inst6|Counter[5]               ; Merged with Debounce:inst2|Counter[5]  ;
; Debounce:inst3|Counter[4]               ; Merged with Debounce:inst2|Counter[4]  ;
; Debounce:inst4|Counter[4]               ; Merged with Debounce:inst2|Counter[4]  ;
; Debounce:inst5|Counter[4]               ; Merged with Debounce:inst2|Counter[4]  ;
; Debounce:inst6|Counter[4]               ; Merged with Debounce:inst2|Counter[4]  ;
; Debounce:inst3|Counter[3]               ; Merged with Debounce:inst2|Counter[3]  ;
; Debounce:inst4|Counter[3]               ; Merged with Debounce:inst2|Counter[3]  ;
; Debounce:inst5|Counter[3]               ; Merged with Debounce:inst2|Counter[3]  ;
; Debounce:inst6|Counter[3]               ; Merged with Debounce:inst2|Counter[3]  ;
; Debounce:inst3|Counter[2]               ; Merged with Debounce:inst2|Counter[2]  ;
; Debounce:inst4|Counter[2]               ; Merged with Debounce:inst2|Counter[2]  ;
; Debounce:inst5|Counter[2]               ; Merged with Debounce:inst2|Counter[2]  ;
; Debounce:inst6|Counter[2]               ; Merged with Debounce:inst2|Counter[2]  ;
; Debounce:inst3|Counter[1]               ; Merged with Debounce:inst2|Counter[1]  ;
; Debounce:inst4|Counter[1]               ; Merged with Debounce:inst2|Counter[1]  ;
; Debounce:inst5|Counter[1]               ; Merged with Debounce:inst2|Counter[1]  ;
; Debounce:inst6|Counter[1]               ; Merged with Debounce:inst2|Counter[1]  ;
; Debounce:inst3|Counter[0]               ; Merged with Debounce:inst2|Counter[0]  ;
; Debounce:inst4|Counter[0]               ; Merged with Debounce:inst2|Counter[0]  ;
; Debounce:inst5|Counter[0]               ; Merged with Debounce:inst2|Counter[0]  ;
; Debounce:inst6|Counter[0]               ; Merged with Debounce:inst2|Counter[0]  ;
; Debounce:inst3|state.s0                 ; Merged with Debounce:inst2|state.s0    ;
; Debounce:inst4|state.s0                 ; Merged with Debounce:inst2|state.s0    ;
; Debounce:inst5|state.s0                 ; Merged with Debounce:inst2|state.s0    ;
; Debounce:inst6|state.s0                 ; Merged with Debounce:inst2|state.s0    ;
; Total Number of Removed Registers = 210 ;                                        ;
+-----------------------------------------+----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                        ;
+-------------------------------+--------------------+---------------------------------------------------------------+
; Register name                 ; Reason for Removal ; Registers Removed due to This Register                        ;
+-------------------------------+--------------------+---------------------------------------------------------------+
; Square_wave:inst7|Counter[31] ; Lost Fanouts       ; Square_wave:inst7|Counter[30], Square_wave:inst7|Counter[29], ;
;                               ;                    ; Square_wave:inst7|Counter[28], Square_wave:inst7|Counter[27], ;
;                               ;                    ; Square_wave:inst7|STATE.ST0                                   ;
; Debounce:inst1|Counter[31]    ; Lost Fanouts       ; Debounce:inst1|state.s1, Debounce:inst1|state.s2              ;
+-------------------------------+--------------------+---------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 186   ;
; Number of registers using Synchronous Clear  ; 56    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 103   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 173   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; Square_Duty_wave:inst8|Counter[0]      ; 3       ;
; Square_Duty_wave:inst8|Counter[31]     ; 3       ;
; duty[1]                                ; 4       ;
; duty[4]                                ; 6       ;
; duty[5]                                ; 6       ;
; multiply_range[0]                      ; 13      ;
; frequency[6]                           ; 10      ;
; frequency[5]                           ; 10      ;
; frequency[2]                           ; 9       ;
; Total number of inverted registers = 9 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+
; 3:1                ; 27 bits   ; 54 LEs        ; 27 LEs               ; 27 LEs                 ; Yes        ; |Function_Generator|duty[29]                         ;
; 10:1               ; 26 bits   ; 156 LEs       ; 130 LEs              ; 26 LEs                 ; Yes        ; |Function_Generator|frequency[11]                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |Function_Generator|duty[5]                          ;
; 10:1               ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |Function_Generator|frequency[6]                     ;
; 9:1                ; 3 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; No         ; |Function_Generator|Square_Duty_wave:inst8|STATE.ST0 ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Function_Generator|Square_wave:inst7|STATE.ST2      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mapll:inst0|mapll_0002:mapll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------+
; Parameter Name                       ; Value                  ; Type                                   ;
+--------------------------------------+------------------------+----------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                 ;
; fractional_vco_multiplier            ; false                  ; String                                 ;
; pll_type                             ; General                ; String                                 ;
; pll_subtype                          ; General                ; String                                 ;
; number_of_clocks                     ; 1                      ; Signed Integer                         ;
; operation_mode                       ; direct                 ; String                                 ;
; deserialization_factor               ; 4                      ; Signed Integer                         ;
; data_rate                            ; 0                      ; Signed Integer                         ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                         ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                 ;
; phase_shift0                         ; 0 ps                   ; String                                 ;
; duty_cycle0                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency1              ; 0 MHz                  ; String                                 ;
; phase_shift1                         ; 0 ps                   ; String                                 ;
; duty_cycle1                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency2              ; 0 MHz                  ; String                                 ;
; phase_shift2                         ; 0 ps                   ; String                                 ;
; duty_cycle2                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency3              ; 0 MHz                  ; String                                 ;
; phase_shift3                         ; 0 ps                   ; String                                 ;
; duty_cycle3                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency4              ; 0 MHz                  ; String                                 ;
; phase_shift4                         ; 0 ps                   ; String                                 ;
; duty_cycle4                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency5              ; 0 MHz                  ; String                                 ;
; phase_shift5                         ; 0 ps                   ; String                                 ;
; duty_cycle5                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency6              ; 0 MHz                  ; String                                 ;
; phase_shift6                         ; 0 ps                   ; String                                 ;
; duty_cycle6                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency7              ; 0 MHz                  ; String                                 ;
; phase_shift7                         ; 0 ps                   ; String                                 ;
; duty_cycle7                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency8              ; 0 MHz                  ; String                                 ;
; phase_shift8                         ; 0 ps                   ; String                                 ;
; duty_cycle8                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency9              ; 0 MHz                  ; String                                 ;
; phase_shift9                         ; 0 ps                   ; String                                 ;
; duty_cycle9                          ; 50                     ; Signed Integer                         ;
; output_clock_frequency10             ; 0 MHz                  ; String                                 ;
; phase_shift10                        ; 0 ps                   ; String                                 ;
; duty_cycle10                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency11             ; 0 MHz                  ; String                                 ;
; phase_shift11                        ; 0 ps                   ; String                                 ;
; duty_cycle11                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency12             ; 0 MHz                  ; String                                 ;
; phase_shift12                        ; 0 ps                   ; String                                 ;
; duty_cycle12                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency13             ; 0 MHz                  ; String                                 ;
; phase_shift13                        ; 0 ps                   ; String                                 ;
; duty_cycle13                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency14             ; 0 MHz                  ; String                                 ;
; phase_shift14                        ; 0 ps                   ; String                                 ;
; duty_cycle14                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency15             ; 0 MHz                  ; String                                 ;
; phase_shift15                        ; 0 ps                   ; String                                 ;
; duty_cycle15                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency16             ; 0 MHz                  ; String                                 ;
; phase_shift16                        ; 0 ps                   ; String                                 ;
; duty_cycle16                         ; 50                     ; Signed Integer                         ;
; output_clock_frequency17             ; 0 MHz                  ; String                                 ;
; phase_shift17                        ; 0 ps                   ; String                                 ;
; duty_cycle17                         ; 50                     ; Signed Integer                         ;
; clock_name_0                         ;                        ; String                                 ;
; clock_name_1                         ;                        ; String                                 ;
; clock_name_2                         ;                        ; String                                 ;
; clock_name_3                         ;                        ; String                                 ;
; clock_name_4                         ;                        ; String                                 ;
; clock_name_5                         ;                        ; String                                 ;
; clock_name_6                         ;                        ; String                                 ;
; clock_name_7                         ;                        ; String                                 ;
; clock_name_8                         ;                        ; String                                 ;
; clock_name_global_0                  ; false                  ; String                                 ;
; clock_name_global_1                  ; false                  ; String                                 ;
; clock_name_global_2                  ; false                  ; String                                 ;
; clock_name_global_3                  ; false                  ; String                                 ;
; clock_name_global_4                  ; false                  ; String                                 ;
; clock_name_global_5                  ; false                  ; String                                 ;
; clock_name_global_6                  ; false                  ; String                                 ;
; clock_name_global_7                  ; false                  ; String                                 ;
; clock_name_global_8                  ; false                  ; String                                 ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; m_cnt_bypass_en                      ; false                  ; String                                 ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                         ;
; n_cnt_bypass_en                      ; false                  ; String                                 ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                 ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en0                     ; false                  ; String                                 ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                 ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en1                     ; false                  ; String                                 ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                 ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en2                     ; false                  ; String                                 ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                 ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en3                     ; false                  ; String                                 ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                 ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en4                     ; false                  ; String                                 ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                 ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en5                     ; false                  ; String                                 ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                 ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en6                     ; false                  ; String                                 ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                 ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en7                     ; false                  ; String                                 ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                 ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en8                     ; false                  ; String                                 ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                 ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en9                     ; false                  ; String                                 ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                 ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en10                    ; false                  ; String                                 ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                 ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en11                    ; false                  ; String                                 ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                 ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en12                    ; false                  ; String                                 ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                 ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en13                    ; false                  ; String                                 ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                 ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en14                    ; false                  ; String                                 ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                 ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en15                    ; false                  ; String                                 ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                 ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en16                    ; false                  ; String                                 ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                 ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                         ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                         ;
; c_cnt_bypass_en17                    ; false                  ; String                                 ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                 ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                 ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                         ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                         ;
; pll_vco_div                          ; 1                      ; Signed Integer                         ;
; pll_slf_rst                          ; false                  ; String                                 ;
; pll_bw_sel                           ; low                    ; String                                 ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                 ;
; pll_cp_current                       ; 0                      ; Signed Integer                         ;
; pll_bwctrl                           ; 0                      ; Signed Integer                         ;
; pll_fractional_division              ; 1                      ; Signed Integer                         ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                         ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                 ;
; mimic_fbclk_type                     ; gclk                   ; String                                 ;
; pll_fbclk_mux_1                      ; glb                    ; String                                 ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                 ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                 ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                         ;
; refclk1_frequency                    ; 0 MHz                  ; String                                 ;
; pll_clkin_0_src                      ; clk_0                  ; String                                 ;
; pll_clkin_1_src                      ; clk_0                  ; String                                 ;
; pll_clk_loss_sw_en                   ; false                  ; String                                 ;
; pll_auto_clk_sw_en                   ; false                  ; String                                 ;
; pll_manu_clk_sw_en                   ; false                  ; String                                 ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                         ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                 ;
+--------------------------------------+------------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Square_Duty_wave:inst8|lpm_divide:Div1 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Square_Duty_wave:inst8|lpm_divide:Div2 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 8              ; Untyped                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_epo ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Square_wave:inst7|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------------+
; Parameter Name         ; Value          ; Type                                     ;
+------------------------+----------------+------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                  ;
; LPM_WIDTHD             ; 32             ; Untyped                                  ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                  ;
; LPM_PIPELINE           ; 0              ; Untyped                                  ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                  ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                  ;
; CBXI_PARAMETER         ; lpm_divide_rqo ; Untyped                                  ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                  ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                  ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                           ;
+------------------------+----------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------+
; Port Connectivity Checks: "Square_Duty_wave:inst8" ;
+----------------+-------+----------+----------------+
; Port           ; Type  ; Severity ; Details        ;
+----------------+-------+----------+----------------+
; square_duty_on ; Input ; Info     ; Stuck at VCC   ;
; duty[0]        ; Input ; Info     ; Stuck at GND   ;
+----------------+-------+----------+----------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Square_wave:inst7"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Debounce:inst1"                                                                       ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; output ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "mapll:inst0"                                                                          ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 186                         ;
;     CLR               ; 11                          ;
;     ENA               ; 81                          ;
;     ENA CLR           ; 36                          ;
;     ENA CLR SCLR      ; 56                          ;
;     plain             ; 2                           ;
; arriav_lcell_comb     ; 3122                        ;
;     arith             ; 1732                        ;
;         0 data inputs ; 150                         ;
;         1 data inputs ; 507                         ;
;         2 data inputs ; 128                         ;
;         3 data inputs ; 224                         ;
;         4 data inputs ; 219                         ;
;         5 data inputs ; 504                         ;
;     extend            ; 10                          ;
;         7 data inputs ; 10                          ;
;     normal            ; 1364                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 439                         ;
;         3 data inputs ; 90                          ;
;         4 data inputs ; 623                         ;
;         5 data inputs ; 86                          ;
;         6 data inputs ; 121                         ;
;     shared            ; 16                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 14                          ;
; arriav_mac            ; 4                           ;
; boundary_port         ; 18                          ;
; generic_pll           ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 100.60                      ;
; Average LUT depth     ; 59.35                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Mon May 07 17:32:55 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Function_Generator -c Function_Generator
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file square_duty_wave.vhd
    Info (12022): Found design unit 1: Square_Duty_wave-ARCH File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd Line: 17
    Info (12023): Found entity 1: Square_Duty_wave File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file function_generator.vhd
    Info (12022): Found design unit 1: Function_Generator-rtl File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 25
    Info (12023): Found entity 1: Function_Generator File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file debounce.vhd
    Info (12022): Found design unit 1: Debounce-ARCH File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Debounce.vhd Line: 15
    Info (12023): Found entity 1: Debounce File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Debounce.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file mapll.vhd
    Info (12022): Found design unit 1: mapll-rtl File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll.vhd Line: 20
    Info (12023): Found entity 1: mapll File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file mapll/mapll_0002.v
    Info (12023): Found entity 1: mapll_0002 File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll/mapll_0002.v Line: 2
Info (12021): Found 2 design units, including 1 entities, in source file square_wave.vhd
    Info (12022): Found design unit 1: Square_wave-ARCH File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd Line: 16
    Info (12023): Found entity 1: Square_wave File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd Line: 6
Info (12127): Elaborating entity "Function_Generator" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Function_Generator.vhd(72): object "deb_RST_N" assigned a value but never read File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 72
Warning (10036): Verilog HDL or VHDL warning at Function_Generator.vhd(72): object "outputsquare" assigned a value but never read File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 72
Warning (10036): Verilog HDL or VHDL warning at Function_Generator.vhd(73): object "DUM" assigned a value but never read File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 73
Warning (10541): VHDL Signal Declaration warning at Function_Generator.vhd(78): used implicit default value for signal "square" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 78
Warning (10492): VHDL Process Statement warning at Function_Generator.vhd(86): signal "buttons" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 86
Warning (10492): VHDL Process Statement warning at Function_Generator.vhd(87): signal "outputsquareduty" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 87
Warning (10492): VHDL Process Statement warning at Function_Generator.vhd(154): signal "counter" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 154
Warning (10631): VHDL Process Statement warning at Function_Generator.vhd(84): inferring latch(es) for signal or variable "counter", which holds its previous value in one or more paths through the process File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 84
Warning (10631): VHDL Process Statement warning at Function_Generator.vhd(84): inferring latch(es) for signal or variable "duty", which holds its previous value in one or more paths through the process File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 84
Warning (10873): Using initial value X (don't care) for net "outputsig[1]" at Function_Generator.vhd(19) File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 19
Info (10041): Inferred latch for "duty[0]" at Function_Generator.vhd(84) File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 84
Info (10041): Inferred latch for "counter[0]" at Function_Generator.vhd(84) File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 84
Info (10041): Inferred latch for "counter[1]" at Function_Generator.vhd(84) File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 84
Info (10041): Inferred latch for "counter[2]" at Function_Generator.vhd(84) File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 84
Info (10041): Inferred latch for "counter[3]" at Function_Generator.vhd(84) File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 84
Info (10041): Inferred latch for "counter[4]" at Function_Generator.vhd(84) File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 84
Info (10041): Inferred latch for "counter[5]" at Function_Generator.vhd(84) File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 84
Info (10041): Inferred latch for "counter[6]" at Function_Generator.vhd(84) File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 84
Info (10041): Inferred latch for "counter[7]" at Function_Generator.vhd(84) File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 84
Info (12128): Elaborating entity "mapll" for hierarchy "mapll:inst0" File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 157
Info (12128): Elaborating entity "mapll_0002" for hierarchy "mapll:inst0|mapll_0002:mapll_inst" File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll.vhd Line: 32
Info (12128): Elaborating entity "altera_pll" for hierarchy "mapll:inst0|mapll_0002:mapll_inst|altera_pll:altera_pll_i" File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll/mapll_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "mapll:inst0|mapll_0002:mapll_inst|altera_pll:altera_pll_i" File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll/mapll_0002.v Line: 85
Info (12133): Instantiated megafunction "mapll:inst0|mapll_0002:mapll_inst|altera_pll:altera_pll_i" with the following parameter: File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/mapll/mapll_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "Debounce" for hierarchy "Debounce:inst1" File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 164
Info (12128): Elaborating entity "Square_wave" for hierarchy "Square_wave:inst7" File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 205
Warning (10492): VHDL Process Statement warning at Square_wave.vhd(33): signal "frequency" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd Line: 33
Warning (10492): VHDL Process Statement warning at Square_wave.vhd(34): signal "square_on" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd Line: 34
Warning (10492): VHDL Process Statement warning at Square_wave.vhd(36): signal "freq" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd Line: 36
Warning (10492): VHDL Process Statement warning at Square_wave.vhd(38): signal "outputsig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd Line: 38
Info (12128): Elaborating entity "Square_Duty_wave" for hierarchy "Square_Duty_wave:inst8" File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 212
Warning (10492): VHDL Process Statement warning at Square_Duty_wave.vhd(35): signal "frequency" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd Line: 35
Warning (10492): VHDL Process Statement warning at Square_Duty_wave.vhd(36): signal "duty" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd Line: 36
Warning (10492): VHDL Process Statement warning at Square_Duty_wave.vhd(37): signal "square_duty_on" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd Line: 37
Warning (10492): VHDL Process Statement warning at Square_Duty_wave.vhd(41): signal "freq" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd Line: 41
Warning (10492): VHDL Process Statement warning at Square_Duty_wave.vhd(43): signal "outputsig" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd Line: 43
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Square_Duty_wave:inst8|Div1" File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd Line: 61
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Square_Duty_wave:inst8|Div2" File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd Line: 73
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "Square_wave:inst7|Div0" File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd Line: 36
Info (12130): Elaborated megafunction instantiation "Square_Duty_wave:inst8|lpm_divide:Div1" File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd Line: 61
Info (12133): Instantiated megafunction "Square_Duty_wave:inst8|lpm_divide:Div1" with the following parameter: File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_Duty_wave.vhd Line: 61
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf
    Info (12023): Found entity 1: lpm_divide_epo File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/lpm_divide_epo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf
    Info (12023): Found entity 1: abs_divider_nbg File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/abs_divider_nbg.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf
    Info (12023): Found entity 1: alt_u_div_uve File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/alt_u_div_uve.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf
    Info (12023): Found entity 1: lpm_abs_nn9 File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/lpm_abs_nn9.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf
    Info (12023): Found entity 1: lpm_abs_4p9 File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/lpm_abs_4p9.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "Square_wave:inst7|lpm_divide:Div0" File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd Line: 36
Info (12133): Instantiated megafunction "Square_wave:inst7|lpm_divide:Div0" with the following parameter: File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Square_wave.vhd Line: 36
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_rqo.tdf
    Info (12023): Found entity 1: lpm_divide_rqo File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/lpm_divide_rqo.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf
    Info (12023): Found entity 1: abs_divider_4dg File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/abs_divider_4dg.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf
    Info (12023): Found entity 1: alt_u_div_o2f File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/db/alt_u_div_o2f.tdf Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "outputsig[1]" is stuck at GND File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 19
    Warning (13410): Pin "LED[0]" is stuck at GND File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 20
    Warning (13410): Pin "LED[1]" is stuck at GND File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 20
    Warning (13410): Pin "LED[2]" is stuck at GND File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 20
    Warning (13410): Pin "LED[3]" is stuck at GND File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 20
    Warning (13410): Pin "LED[4]" is stuck at GND File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 20
    Warning (13410): Pin "LED[5]" is stuck at GND File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 20
    Warning (13410): Pin "LED[6]" is stuck at GND File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 20
    Warning (13410): Pin "LED[7]" is stuck at GND File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 20
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register frequency[31] will power up to Low File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 90
    Critical Warning (18010): Register duty[1] will power up to High File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 90
    Critical Warning (18010): Register duty[4] will power up to High File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 90
    Critical Warning (18010): Register duty[5] will power up to High File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 90
    Critical Warning (18010): Register duty[31] will power up to Low File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 90
    Critical Warning (18010): Register multiply_range[31] will power up to Low File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 90
    Critical Warning (18010): Register frequency[6] will power up to High File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 90
    Critical Warning (18010): Register frequency[5] will power up to High File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 90
    Critical Warning (18010): Register frequency[2] will power up to High File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 90
    Critical Warning (18010): Register frequency[0] will power up to Low File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 90
Info (17049): 70 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 24 assignments for entity "First_Project" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity First_Project -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity First_Project -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "input" File: D:/Mes documents/DOCUMENTS ECOLE/2_Master_Electronique/VHDL_Avance/Code/Function_Generator/Function_Generator.vhd Line: 17
Info (21057): Implemented 3160 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 3137 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 68 warnings
    Info: Peak virtual memory: 843 megabytes
    Info: Processing ended: Mon May 07 17:33:28 2018
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:58


