// Seed: 2663296558
module module_0;
  assign id_1 = 1'h0;
endmodule
module module_1 (
    input  uwire id_0,
    output uwire id_1,
    input  tri   id_2,
    output wor   id_3,
    output wor   id_4,
    input  uwire id_5,
    input  uwire id_6,
    output uwire id_7,
    output wand  id_8,
    output wire  id_9
);
  wire id_11;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_12;
  assign id_4 = 1 ? -1 : !1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  xnor primCall (id_1, id_6, id_7, id_8);
  module_0 modCall_1 ();
endmodule
