<!doctype html><html lang="zh-hans"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1, shrink-to-fit=no"><title>西部数字SweRV RISC-V核心</title><link rel="stylesheet" href="https://stackpath.bootstrapcdn.com/bootstrap/4.3.1/css/bootstrap.min.css" integrity="sha384-ggOyR0iXCbMQv3Xipma34MD+dH/1fQ784/j6cY/iJTQUOhcWr7x9JvoRxT2MZw1T" crossorigin="anonymous"><link rel="stylesheet" href="/img/css.css?random="><link data-rh="true" rel="icon" href="/img/favicon.ico"/><script>var _hmt = _hmt || [];(function() {var hm = document.createElement("script");hm.src = "https://hm.baidu.com/hm.js?03c1a0f31299b4a2fbb83c34d6beaac9";var s = document.getElementsByTagName("script")[0]; s.parentNode.insertBefore(hm, s);})();</script><script data-ad-client="ca-pub-6067137220025946" async src="https://pagead2.googlesyndication.com/pagead/js/adsbygoogle.js"></script><script type="text/javascript" src="https://platform-api.sharethis.com/js/sharethis.js#property=5effb96910009800120b8d4d&product=inline-share-buttons" async="async"></script></head><body><div id="my_header"><div class="container"><nav class="navbar navbar-expand-lg"><a class="navbar-brand" href="/"><img alt="diglog" src="/img/logo.v1.gif" class="rounded-sm"></a><button class="navbar-toggler" type="button" data-toggle="collapse" data-target="#navbarNavAltMarkup" aria-controls="navbarNavAltMarkup" aria-expanded="false" aria-label="Toggle navigation"><span class="navbar-toggler-icon"></span></button><div class="collapse navbar-collapse" id="navbarNavAltMarkup"><div class="navbar-nav"></div></div></nav></div></div><div class="container"><div id="my_content"><h1 class="page_narrow">西部数字SweRV RISC-V核心</h1><div class="row"><div class="col-lg-12 col-12"><div class="my_story_list_item shadow p-3 mb-5 bg-white rounded"><div class="story_page_pub_time page_narrow">2020-11-06 07:14:47</div><div class="story_img_container"><a href="http://img2.diglog.com/img/2020/11/09b2ab8c66b061ca169fdedaaa56c7ed.png"><img src="http://img2.diglog.com/img/2020/11/09b2ab8c66b061ca169fdedaaa56c7ed.png" class="img-fluid my_story_img" onerror="this.style.display='none'"></a></div><div class="page_narrow text-break page_content"><p>By contributing to this project, you agree that your contribution is governed by  Apache-2.0. Files under the  tools directory may be available under a different license. Please review individual file for details.</p><p>通过对该项目的贡献，您同意您的贡献受Apache-2.0的约束。Tools目录下的文件可能在不同的许可证下可用。请查看个别文件以了解详细信息。</p><p>  ├── configs # Configurations Dir│   └── snapshots # Where generated configuration files are created├── design # Design root dir│   ├── dbg # Debugger│   ├── dec # Decode, Registers and Exceptions│   ├── dmi # DMI block│   ├── exu # EXU (ALU/MUL/DIV)│   ├── ifu # Fetch &amp; Branch Prediction│   ├── include │   ├── lib│   └── lsu # Load/Store├── docs├── tools # Scripts/Makefiles└── testbench # (Very) simple testbench    ├── asm # Example test files    └── hex # Canned demo hex files</p><p>├──配置#配置目录│和└──快照#在其中创建生成的配置文件├──设计#设计根目录│和├──DBG#调试器│和├──Dec#解码、寄存器和异常│#├──dmi#dmi块│和├──exu#exu(alu/mul/div)│和├──ifu#Fetch&amp；分支预测│和├──包括│、├──lib│和└──lsu#加载/存储├──文档├──工具#脚本/Makefile└──测试平台#(非常)简单的测试平台和├──ASM#示例测试文件：└──十六进制#录制的演示十六进制文件。</p><p>  RISCV tool chain (based on gcc version 7.3 or higher) must beinstalled so that it can be used to prepare RISCV binaries to run.</p><p>必须安装RISCV工具链(基于GCC 7.3版或更高版本)，以便可以用于准备RISCV二进制文件以运行。</p><p>          This will update the  default snapshot in $PWD/snapshots/default/ with parameters for a 64K DCCM. To  unset a parameter, use  -unset=PARAM option to swerv.config.</p><p>这将使用64K DCCM的参数更新$PWD/Snapshot/Default/中的默认快照。要取消参数设置，可以使用-unset=PARAM选项swerv.config。</p><p> Add  -snapshot=dccm64, for example, if you wish to name your build snapshot  dccm64 and refer to it during the build.</p><p>例如，如果您希望将构建快照命名为dccm64并在构建过程中引用它，则可以添加-SNAPSHOT=dccm64。</p><p> There are four predefined target configurations:  default,  default_ahb,  default_pd,  high_perf that can be selected viathe  -target=name option to swerv.config.</p><p>有四种预定义的目标配置：DEFAULT、DEFAULT_AHB、DEFAULT_PD、HIGH_PERF，可以通过swerv.config的-target=name选项进行选择。</p><p>  $RV_ROOT/configs/snapshots/default├── common_defines.vh # `defines for testbench or design├── defines.h # #defines for C/assembly headers├── pd_defines.vh # `defines for physical design├── perl_configs.pl # Perl %configs hash for scripting├── pic_map_auto.h # PIC memory map based on configure size└── whisper.json # JSON file for swerv-iss</p><p>$RV_ROOT/CONFIGS/SNAPSHOTS/DEFAULT├──COMMON_DEFINES。vh#`为测试台或设计├──定义定义。h##为C/程序集头├──PD_Defines.vh#`为物理设计定义perl_configs.pl#perl%为编写├──_├──_auto.h脚本配置散列。h#PIC内存映射基于配置大小└──Whisper.json#用于swerv-iss的json文件。</p><p>   Set the RV_ROOT environment variable to the root of the SweRV directory structure.Example for bash shell:  export RV_ROOT=/path/to/swerv Example for csh or its derivatives:  setenv RV_ROOT /path/to/swerv</p><p>将RV_ROOT环境变量设置为SweRV目录结构的根目录。bash shell示例：Export RV_ROOT=/path/to/swerv csh或其派生项的示例：setenv RV_ROOT/Path/to/swerv</p><p> (Skip if default is sufficient)  (Name your snapshot to distinguish it from the default. Without an explicit name, it will update/override the  default snapshot)For example if  mybuild is the name for the snapshot:</p><p>(如果默认已足够，则跳过)(命名快照以区别于默认快照。如果没有明确的名称，它将更新/覆盖默认快照)，例如，如果mybuild是快照的名称：</p><p> Building an FPGA speed optimized model: Use  -fpga_optimize=1 option to  swerv.config to build a model that removes clock gating logic from flop model so that the FPGA builds can run at higher speeds.  This is now the default option fortargets other than  default_pd.</p><p>构建一个FPGA速度优化模型：使用-fpga_Optimize=1选项切换.config，以构建一个从触发器模型中移除时钟门控逻辑的模型，从而使构建的FPGA能够以更高的速度运行。这现在是DEFAULT_PD以外的目标的默认选项。</p><p> Building a Power optimized model (ASIC flows): Use  -fpga_optimize=0 option to  swerv.config to build a model that  enables clock gating logic into the flop model so that the ASIC flows get a better power footprint.  This is now the default option fortarget default_pd.</p><p>构建功耗优化模型(ASIC流)：使用-fpga_Optimize=0选项切换.config以构建一个模型，使时钟门控逻辑能够进入触发器模型，从而使ASIC流获得更好的功耗占用。这现在是目标DEFAULT_PD的默认选项。</p><p>   This command will build a verilator model of SweRV EH1 with AXI bus, andexecute a short sequence of instructions that writes out &#34;HELLO WORLD&#34;to the bus.</p><p>此命令将使用AXI总线构建SweRV EH1的验证器模型，并执行一小段指令序列，将Hello world写入总线。</p><p>  VerilatorTB: Start of sim----------------------------------Hello World from SweRV EH1 @WDC !!----------------------------------Finished : minstret = 443, mcycle = 1372See &#34;exec.log&#34; for execution trace with register updates..TEST_PASSED</p><p>VerilatorTB：开始SIM。</p><p>  console.log contains what the cpu writes to the console address of 0xd0580000.  exec.log shows instruction trace with GPR updates.  trace_port.csv contains a log of the trace port. When  debug=1 is provided, a vcd file  sim.vcd is created and can be browsed bygtkwave or similar waveform viewers.</p><p>Console.log包含CPU写入控制台地址0xd0580000的内容。Exec.log显示带有GPR更新的指令跟踪。Trace_port.csv包含跟踪端口的日志。当DEBUG=1时，将创建VCD文件sim.vcd，并可通过gtkwave或类似的波形查看器进行浏览。</p><p>   make -f $RV_ROOT/tools/Makefile [&lt;simulator&gt;] [debug=1] [snapshot=&lt;snapshot&gt;] [target=&lt;target&gt;] [TEST=&lt;test&gt;] [TEST_DIR=&lt;path_to_test_dir&gt;] [CONF_PARAMS=&lt;swerv.config option&gt;]where:&lt;simulator&gt; - can be &#39;verilator&#39; (by default) &#39;irun&#39; - Cadence xrun, &#39;vcs&#39; - Synopsys VCS, &#39;vlog&#39; Mentor Questa, &#39;riviera&#39; - Aldec Riviera-PRO if not provided, &#39;make&#39; cleans work directory, builds verilator executable and runs a test.debug=1 - allows VCD generation for verilator, VCS and Riviera-PRO and SHM waves for irun option.&lt;target&gt; - predefined CPU configurations &#39;default&#39; ( by default), &#39;default_ahb&#39;, &#39;default_pd&#39;, &#39;high_perf&#39;TEST - allows to run a C (&lt;test&gt;.c) or assembly (&lt;test&gt;.s) test, hello_world is run by default TEST_DIR - alternative to test source directory testbench/asm&lt;snapshot&gt; - run and build executable model of custom CPU configuration, remember to provide &#39;snapshot&#39; argument for runs on custom configurations.CONF_PARAMS - configuration parameter for swerv.config : ex: &#39;CONF_PARAMS=-unset=dccm_enable&#39; to build with no DCCM</p><p>Make-f$RV_ROOT/Tools/Makefile[&lt；模拟器&&gt;][DEBUG=1][SNAPSHOT=&lt；SNAPSHOT&&gt;；][TARGET=&lt；目标&&gt;][test=&lt；test&&gt;；][test_DIR=&lt；path_to_test_dir&gt；][conf_pars=&lt；swerv.config选项&gt；]其中：&。-Cadence xrun，vcs；-Synopsys VCS，#39；vlog&39；Mentor Questa，#39；Riviera；-aldec Riviera-PRO，如果未提供，则清除工作目录，构建Verilator可执行文件并运行测试。debug=1-允许为Verilator、VCS和Riviera生成VCD-PRO和SHM Waves for Irun选项。DEFAULT_AHB&#39；，&#39；DEFAULT_PD&39；，&39；high_perf&39；test-允许运行C(&lt；test&gt；.c)或程序集(&lt；test&gt；.s)测试，Hello_world默认运行TEST_DIR-替代测试源目录TESTBE/ASM&lt；SNAPSHOT&&gt;-运行并构建自定义CPU配置的可执行模型，记得提供&#39；用于在自定义配置上运行的参数。CONF_PARAMS-swerv.config的配置参数：ex：&#39；conf_pars=-unset=dccm_enable&#39；要在不使用DCCM的情况下生成。</p><p>      The Makefile uses  $RV_ROOT/testbench/link.ld file by default to build test executable. User can provide test specific linker file in form  &lt;test_name&gt;.ld to build the test executable,in the same directory with the test source.</p><p>Makefile默认使用$RV_ROOT/testbench/link.ld文件来构建测试可执行文件。用户可以在与测试源相同的目录中以&lt；test_name&gt；.ld的形式提供特定于测试的链接器文件，以构建测试可执行文件。</p><p> User also can create a test specific makefile in form  &lt;test_name&gt;.makefile, contaning building instructionshow to create  program.hex file, used by simulation. The private makefile should be in the same directoryas the test source.  ( program.hex file is loaded to instruction and data bus memory slaves andoptionally to DCCM/ICCM at the beginning of simulation).</p><p>用户还可以在表单&lt；test_name&gt；.make file中创建特定于测试的Makefile，包含构建说明show以创建用于模拟的Program.hex文件。私有Makefile应该与测试源位于同一目录中。(在模拟开始时，Program.hex文件被加载到指令和数据总线存储器从设备，也可以选择加载到DCCM/ICCM)。</p><p> Note: You may need to delete  program.hex file from work directory, when run a new test.</p><p>注意：运行新测试时，您可能需要从工作目录中删除Program.hex文件。</p><p>  hello_world - default test to run, prints Hello World message to screen and console.loghello_world_dccm - the same as above, but takes the string from preloaded DCCM.cmark - coremark benchmark running with code and data in external memoriescmark_dccm - the same as above, running data and stack from DCCM (faster)cmark_iccm - the same as above, but with code preloaded to iccm - runs only on CPU with ICCM use CONF_PARAMS=-set=iccm_enable argument to `make` to build CPU with ICCM</p><p>HELLO_WORLD-要运行的默认测试，将Hello World消息打印到屏幕和控制台。loghello_world_dccm-与上面相同，但从预加载的DCCM中获取字符串。cmark-coremark基准测试使用外部memoriescmark_dccm中的代码和数据运行-与上面相同，从DCCM(更快)cmark_iccm运行数据和堆栈-与上面相同，但代码预加载到ICCM-仅在带有ICCM的CPU上运行使用conf_params=-set=ICCM。</p><p> The  $RV_ROOT/testbench/hex directory contains precompiled hex files of the tests, ready for simulation in case RISCV SW tools are not installed.</p><p>$RV_ROOT/testbench/hex目录包含测试的预编译十六进制文件，以便在未安装RISCV软件工具的情况下进行模拟。</p><p>  Western Digital, the Western Digital logo, G-Technology, SanDisk, Tegile, Upthere, WD, SweRV Core, SweRV ISS,and OmniXtend are registered trademarks or trademarks of Western Digital Corporation or its affiliates in the USand/or other countries. All other marks are the property of their respective owners.</p><p>Western Digital、Western Digital徽标、G-Technology、SanDisk、Tegile、UpThere、WD、SweRV Core、SweRV ISS和OmniXend是西部数据公司或其附属公司在美国和/或其他国家/地区的注册商标或商标。所有其他商标均为其各自所有者的财产。</p></div><div id="story_share_this"><div class="sharethis-inline-share-buttons"></div></div><div class="text-break sotry_link page_narrow"><a target="_blank" href="https://github.com/chipsalliance/Cores-SweRV">https://github.com/chipsalliance/Cores-SweRV</a></div><div class="story_tags page_narrow"><button type="button" class="btn btn-light my_tag"><a href="/tag/swerv/">#swerv</a></button><button type="button" class="btn btn-light my_tag"><a href="/tag/digital/">#digital</a></button><button type="button" class="btn btn-light my_tag"><a href="/tag/测试/">#测试</a></button></div></div><div class="my_movie_list_item shadow p-3 mb-5 bg-white rounded"><button type="button" class="btn btn-link my_tag"><a href="/tag/web2.0/">#web2.0</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/google/">#google</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/设计/">#设计</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/游戏/">#游戏</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/创意/">#创意</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/apple/">#apple</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/苹果/">#苹果</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/摄影/">#摄影</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/软件/">#软件</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/美国/">#美国</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/iphone/">#iphone</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/图片/">#图片</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/手机/">#手机</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/视频/">#视频</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/广告/">#广告</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/免费/">#免费</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/谷歌/">#谷歌</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/网站/">#网站</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/windows/">#windows</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/微软/">#微软</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/下载/">#下载</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/firefox/">#firefox</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/音乐/">#音乐</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/linux/">#linux</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/blog/">#blog</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/博客/">#博客</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/程序/">#程序</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/艺术/">#艺术</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/web/">#web</a></button><button type="button" class="btn btn-link my_tag"><a href="/tag/wordpress/">#wordpress</a></button></div></div></div><div id="my_footer"><div class=""><a href="/tags/">tags</a> <a href="/users/">users</a></div>&copy; 2020 diglog.com </div></div></body></html>