// Seed: 1764655758
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  `define pp_5 0
  wire id_6;
  wire id_7, id_8;
  wire id_9;
endmodule
module module_1 (
    inout  tri1  id_0,
    input  logic id_1,
    output logic id_2
);
  logic id_4, id_5, id_6;
  wire id_7;
  always id_2 <= {1, 1, id_1};
  wire id_8, id_9, id_10;
  module_0(
      id_10, id_10, id_8
  );
  wire  id_11;
  logic id_12;
  wire  id_13;
  logic id_14, id_15;
  assign id_12 = id_6;
  for (id_16 = id_1.id_12; 1; id_14 = id_16) begin
    wire id_17;
  end
  assign id_4 = 1'b0;
endmodule
