

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_80_7'
================================================================
* Date:           Thu Feb  5 04:52:33 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.809 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_80_7  |        8|        8|         2|          1|          1|     8|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.87>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:84]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.48ns)   --->   "%store_ln84 = store i7 0, i7 %j" [top.cpp:84]   --->   Operation 14 'store' 'store_ln84' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_82_8"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%jb = load i7 %j" [top.cpp:80]   --->   Operation 16 'load' 'jb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %jb, i32 6" [top.cpp:80]   --->   Operation 17 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln80 = br i1 %tmp, void %VITIS_LOOP_82_8.split, void %VITIS_LOOP_92_9.exitStub" [top.cpp:80]   --->   Operation 18 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %jb, i32 3, i32 5" [top.cpp:80]   --->   Operation 19 'partselect' 'lshr_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln80 = zext i3 %lshr_ln3" [top.cpp:80]   --->   Operation 20 'zext' 'zext_ln80' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%col_sum_addr = getelementptr i24 %col_sum, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 21 'getelementptr' 'col_sum_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (0.79ns)   --->   "%col_sum_load = load i3 %col_sum_addr" [top.cpp:85]   --->   Operation 22 'load' 'col_sum_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%col_sum_1_addr = getelementptr i24 %col_sum_1, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 23 'getelementptr' 'col_sum_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (0.79ns)   --->   "%col_sum_1_load = load i3 %col_sum_1_addr" [top.cpp:85]   --->   Operation 24 'load' 'col_sum_1_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%col_sum_2_addr = getelementptr i24 %col_sum_2, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 25 'getelementptr' 'col_sum_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.79ns)   --->   "%col_sum_2_load = load i3 %col_sum_2_addr" [top.cpp:85]   --->   Operation 26 'load' 'col_sum_2_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%col_sum_3_addr = getelementptr i24 %col_sum_3, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 27 'getelementptr' 'col_sum_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.79ns)   --->   "%col_sum_3_load = load i3 %col_sum_3_addr" [top.cpp:85]   --->   Operation 28 'load' 'col_sum_3_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%col_sum_4_addr = getelementptr i24 %col_sum_4, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 29 'getelementptr' 'col_sum_4_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (0.79ns)   --->   "%col_sum_4_load = load i3 %col_sum_4_addr" [top.cpp:85]   --->   Operation 30 'load' 'col_sum_4_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%col_sum_5_addr = getelementptr i24 %col_sum_5, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 31 'getelementptr' 'col_sum_5_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (0.79ns)   --->   "%col_sum_5_load = load i3 %col_sum_5_addr" [top.cpp:85]   --->   Operation 32 'load' 'col_sum_5_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%col_sum_6_addr = getelementptr i24 %col_sum_6, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 33 'getelementptr' 'col_sum_6_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (0.79ns)   --->   "%col_sum_6_load = load i3 %col_sum_6_addr" [top.cpp:85]   --->   Operation 34 'load' 'col_sum_6_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%col_sum_7_addr = getelementptr i24 %col_sum_7, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 35 'getelementptr' 'col_sum_7_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (0.79ns)   --->   "%col_sum_7_load = load i3 %col_sum_7_addr" [top.cpp:85]   --->   Operation 36 'load' 'col_sum_7_load' <Predicate = (!tmp)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_1 : Operation 37 [1/1] (0.89ns)   --->   "%add_ln80 = add i7 %jb, i7 8" [top.cpp:80]   --->   Operation 37 'add' 'add_ln80' <Predicate = (!tmp)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.48ns)   --->   "%store_ln84 = store i7 %add_ln80, i7 %j" [top.cpp:84]   --->   Operation 38 'store' 'store_ln84' <Predicate = (!tmp)> <Delay = 0.48>
ST_1 : Operation 139 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 139 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 4.80>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln81 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [top.cpp:81]   --->   Operation 39 'specpipeline' 'specpipeline_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%speclooptripcount_ln80 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8" [top.cpp:80]   --->   Operation 40 'speclooptripcount' 'speclooptripcount_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln80 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [top.cpp:80]   --->   Operation 41 'specloopname' 'specloopname_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_load = load i3 %col_sum_addr" [top.cpp:85]   --->   Operation 42 'load' 'col_sum_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_load, i14 0" [top.cpp:85]   --->   Operation 43 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_load, i32 23" [top.cpp:85]   --->   Operation 44 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.22ns)   --->   "%sub_ln85 = sub i38 0, i38 %shl_ln1" [top.cpp:85]   --->   Operation 45 'sub' 'sub_ln85' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85, i32 22, i32 37" [top.cpp:85]   --->   Operation 46 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln85 = zext i16 %tmp_s" [top.cpp:85]   --->   Operation 47 'zext' 'zext_ln85' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.01ns)   --->   "%sub_ln85_1 = sub i17 0, i17 %zext_ln85" [top.cpp:85]   --->   Operation 48 'sub' 'sub_ln85_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_load, i32 8, i32 23" [top.cpp:85]   --->   Operation 49 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln85_1 = zext i16 %tmp_1" [top.cpp:85]   --->   Operation 50 'zext' 'zext_ln85_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.42ns)   --->   "%select_ln85 = select i1 %tmp_8, i17 %sub_ln85_1, i17 %zext_ln85_1" [top.cpp:85]   --->   Operation 51 'select' 'select_ln85' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 52 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_1_load = load i3 %col_sum_1_addr" [top.cpp:85]   --->   Operation 53 'load' 'col_sum_1_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln85_1 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_1_load, i14 0" [top.cpp:85]   --->   Operation 54 'bitconcatenate' 'shl_ln85_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_1_load, i32 23" [top.cpp:85]   --->   Operation 55 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (1.22ns)   --->   "%sub_ln85_2 = sub i38 0, i38 %shl_ln85_1" [top.cpp:85]   --->   Operation 56 'sub' 'sub_ln85_2' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_2, i32 22, i32 37" [top.cpp:85]   --->   Operation 57 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln85_2 = zext i16 %tmp_2" [top.cpp:85]   --->   Operation 58 'zext' 'zext_ln85_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.01ns)   --->   "%sub_ln85_3 = sub i17 0, i17 %zext_ln85_2" [top.cpp:85]   --->   Operation 59 'sub' 'sub_ln85_3' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_1_load, i32 8, i32 23" [top.cpp:85]   --->   Operation 60 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln85_3 = zext i16 %tmp_3" [top.cpp:85]   --->   Operation 61 'zext' 'zext_ln85_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%select_ln85_1 = select i1 %tmp_9, i17 %sub_ln85_3, i17 %zext_ln85_3" [top.cpp:85]   --->   Operation 62 'select' 'select_ln85_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 63 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_2_load = load i3 %col_sum_2_addr" [top.cpp:85]   --->   Operation 64 'load' 'col_sum_2_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln85_2 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_2_load, i14 0" [top.cpp:85]   --->   Operation 65 'bitconcatenate' 'shl_ln85_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_2_load, i32 23" [top.cpp:85]   --->   Operation 66 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.22ns)   --->   "%sub_ln85_4 = sub i38 0, i38 %shl_ln85_2" [top.cpp:85]   --->   Operation 67 'sub' 'sub_ln85_4' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_4, i32 22, i32 37" [top.cpp:85]   --->   Operation 68 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln85_4 = zext i16 %tmp_4" [top.cpp:85]   --->   Operation 69 'zext' 'zext_ln85_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.01ns)   --->   "%sub_ln85_5 = sub i17 0, i17 %zext_ln85_4" [top.cpp:85]   --->   Operation 70 'sub' 'sub_ln85_5' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_2_load, i32 8, i32 23" [top.cpp:85]   --->   Operation 71 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln85_5 = zext i16 %tmp_5" [top.cpp:85]   --->   Operation 72 'zext' 'zext_ln85_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%select_ln85_2 = select i1 %tmp_10, i17 %sub_ln85_5, i17 %zext_ln85_5" [top.cpp:85]   --->   Operation 73 'select' 'select_ln85_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 74 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_3_load = load i3 %col_sum_3_addr" [top.cpp:85]   --->   Operation 75 'load' 'col_sum_3_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%shl_ln85_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_3_load, i14 0" [top.cpp:85]   --->   Operation 76 'bitconcatenate' 'shl_ln85_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_3_load, i32 23" [top.cpp:85]   --->   Operation 77 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.22ns)   --->   "%sub_ln85_6 = sub i38 0, i38 %shl_ln85_3" [top.cpp:85]   --->   Operation 78 'sub' 'sub_ln85_6' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_6, i32 22, i32 37" [top.cpp:85]   --->   Operation 79 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%zext_ln85_6 = zext i16 %tmp_6" [top.cpp:85]   --->   Operation 80 'zext' 'zext_ln85_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.01ns)   --->   "%sub_ln85_7 = sub i17 0, i17 %zext_ln85_6" [top.cpp:85]   --->   Operation 81 'sub' 'sub_ln85_7' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_3_load, i32 8, i32 23" [top.cpp:85]   --->   Operation 82 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln85_7 = zext i16 %tmp_7" [top.cpp:85]   --->   Operation 83 'zext' 'zext_ln85_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%select_ln85_3 = select i1 %tmp_11, i17 %sub_ln85_7, i17 %zext_ln85_7" [top.cpp:85]   --->   Operation 84 'select' 'select_ln85_3' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 85 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_4_load = load i3 %col_sum_4_addr" [top.cpp:85]   --->   Operation 86 'load' 'col_sum_4_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%shl_ln85_4 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_4_load, i14 0" [top.cpp:85]   --->   Operation 87 'bitconcatenate' 'shl_ln85_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_4_load, i32 23" [top.cpp:85]   --->   Operation 88 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.22ns)   --->   "%sub_ln85_8 = sub i38 0, i38 %shl_ln85_4" [top.cpp:85]   --->   Operation 89 'sub' 'sub_ln85_8' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_8, i32 22, i32 37" [top.cpp:85]   --->   Operation 90 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln85_8 = zext i16 %tmp_13" [top.cpp:85]   --->   Operation 91 'zext' 'zext_ln85_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.01ns)   --->   "%sub_ln85_9 = sub i17 0, i17 %zext_ln85_8" [top.cpp:85]   --->   Operation 92 'sub' 'sub_ln85_9' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_4_load, i32 8, i32 23" [top.cpp:85]   --->   Operation 93 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln85_9 = zext i16 %tmp_14" [top.cpp:85]   --->   Operation 94 'zext' 'zext_ln85_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%select_ln85_4 = select i1 %tmp_12, i17 %sub_ln85_9, i17 %zext_ln85_9" [top.cpp:85]   --->   Operation 95 'select' 'select_ln85_4' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 96 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 97 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_5_load = load i3 %col_sum_5_addr" [top.cpp:85]   --->   Operation 97 'load' 'col_sum_5_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln85_5 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_5_load, i14 0" [top.cpp:85]   --->   Operation 98 'bitconcatenate' 'shl_ln85_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_5_load, i32 23" [top.cpp:85]   --->   Operation 99 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.22ns)   --->   "%sub_ln85_10 = sub i38 0, i38 %shl_ln85_5" [top.cpp:85]   --->   Operation 100 'sub' 'sub_ln85_10' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_10, i32 22, i32 37" [top.cpp:85]   --->   Operation 101 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln85_10 = zext i16 %tmp_16" [top.cpp:85]   --->   Operation 102 'zext' 'zext_ln85_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (1.01ns)   --->   "%sub_ln85_11 = sub i17 0, i17 %zext_ln85_10" [top.cpp:85]   --->   Operation 103 'sub' 'sub_ln85_11' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_5_load, i32 8, i32 23" [top.cpp:85]   --->   Operation 104 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln85_11 = zext i16 %tmp_17" [top.cpp:85]   --->   Operation 105 'zext' 'zext_ln85_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.42ns)   --->   "%select_ln85_5 = select i1 %tmp_15, i17 %sub_ln85_11, i17 %zext_ln85_11" [top.cpp:85]   --->   Operation 106 'select' 'select_ln85_5' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 107 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_6_load = load i3 %col_sum_6_addr" [top.cpp:85]   --->   Operation 108 'load' 'col_sum_6_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln85_6 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_6_load, i14 0" [top.cpp:85]   --->   Operation 109 'bitconcatenate' 'shl_ln85_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_6_load, i32 23" [top.cpp:85]   --->   Operation 110 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.22ns)   --->   "%sub_ln85_12 = sub i38 0, i38 %shl_ln85_6" [top.cpp:85]   --->   Operation 111 'sub' 'sub_ln85_12' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_12, i32 22, i32 37" [top.cpp:85]   --->   Operation 112 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln85_12 = zext i16 %tmp_19" [top.cpp:85]   --->   Operation 113 'zext' 'zext_ln85_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.01ns)   --->   "%sub_ln85_13 = sub i17 0, i17 %zext_ln85_12" [top.cpp:85]   --->   Operation 114 'sub' 'sub_ln85_13' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_6_load, i32 8, i32 23" [top.cpp:85]   --->   Operation 115 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln85_13 = zext i16 %tmp_20" [top.cpp:85]   --->   Operation 116 'zext' 'zext_ln85_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.42ns)   --->   "%select_ln85_6 = select i1 %tmp_18, i17 %sub_ln85_13, i17 %zext_ln85_13" [top.cpp:85]   --->   Operation 117 'select' 'select_ln85_6' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 118 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/2] ( I:0.79ns O:0.79ns )   --->   "%col_sum_7_load = load i3 %col_sum_7_addr" [top.cpp:85]   --->   Operation 119 'load' 'col_sum_7_load' <Predicate = true> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 8> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%shl_ln85_7 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i24.i14, i24 %col_sum_7_load, i14 0" [top.cpp:85]   --->   Operation 120 'bitconcatenate' 'shl_ln85_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %col_sum_7_load, i32 23" [top.cpp:85]   --->   Operation 121 'bitselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (1.22ns)   --->   "%sub_ln85_14 = sub i38 0, i38 %shl_ln85_7" [top.cpp:85]   --->   Operation 122 'sub' 'sub_ln85_14' <Predicate = true> <Delay = 1.22> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.22> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i16 @_ssdm_op_PartSelect.i16.i38.i32.i32, i38 %sub_ln85_14, i32 22, i32 37" [top.cpp:85]   --->   Operation 123 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln85_14 = zext i16 %tmp_22" [top.cpp:85]   --->   Operation 124 'zext' 'zext_ln85_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (1.01ns)   --->   "%sub_ln85_15 = sub i17 0, i17 %zext_ln85_14" [top.cpp:85]   --->   Operation 125 'sub' 'sub_ln85_15' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %col_sum_7_load, i32 8, i32 23" [top.cpp:85]   --->   Operation 126 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln85_15 = zext i16 %tmp_23" [top.cpp:85]   --->   Operation 127 'zext' 'zext_ln85_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.42ns)   --->   "%select_ln85_7 = select i1 %tmp_21, i17 %sub_ln85_15, i17 %zext_ln85_15" [top.cpp:85]   --->   Operation 128 'select' 'select_ln85_7' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 0, i64 %zext_ln80" [top.cpp:85]   --->   Operation 129 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln85 = store i17 %select_ln85, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" [top.cpp:85]   --->   Operation 130 'store' 'store_ln85' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 131 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln85 = store i17 %select_ln85_1, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" [top.cpp:85]   --->   Operation 131 'store' 'store_ln85' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 132 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln85 = store i17 %select_ln85_2, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" [top.cpp:85]   --->   Operation 132 'store' 'store_ln85' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 133 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln85 = store i17 %select_ln85_3, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" [top.cpp:85]   --->   Operation 133 'store' 'store_ln85' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 134 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln85 = store i17 %select_ln85_4, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:85]   --->   Operation 134 'store' 'store_ln85' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 135 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln85 = store i17 %select_ln85_5, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:85]   --->   Operation 135 'store' 'store_ln85' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 136 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln85 = store i17 %select_ln85_6, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:85]   --->   Operation 136 'store' 'store_ln85' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 137 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln85 = store i17 %select_ln85_7, i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:85]   --->   Operation 137 'store' 'store_ln85' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln80 = br void %VITIS_LOOP_82_8" [top.cpp:80]   --->   Operation 138 'br' 'br_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.875ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln84', top.cpp:84) of constant 0 on local variable 'j', top.cpp:84 [26]  (0.489 ns)
	'load' operation 7 bit ('jb', top.cpp:80) on local variable 'j', top.cpp:84 [29]  (0.000 ns)
	'add' operation 7 bit ('add_ln80', top.cpp:80) [142]  (0.897 ns)
	'store' operation 0 bit ('store_ln84', top.cpp:84) of variable 'add_ln80', top.cpp:80 on local variable 'j', top.cpp:84 [143]  (0.489 ns)

 <State 2>: 4.809ns
The critical path consists of the following:
	'load' operation 24 bit ('col_sum_load', top.cpp:85) on array 'col_sum' [39]  (0.790 ns)
	'sub' operation 38 bit ('sub_ln85', top.cpp:85) [42]  (1.227 ns)
	'sub' operation 17 bit ('sub_ln85_1', top.cpp:85) [45]  (1.016 ns)
	'select' operation 17 bit ('select_ln85', top.cpp:85) [48]  (0.425 ns)
	'store' operation 0 bit ('store_ln85', top.cpp:85) of variable 'select_ln85', top.cpp:85 on array 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7' [134]  (1.352 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
