#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1149-ge3c22348)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x7fffd4eb5940 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x7fffd4e66bd0 .scope module, "mips_cpu_harvard_tb" "mips_cpu_harvard_tb" 3 1;
 .timescale 0 0;
P_0x7fffd4e8aab0 .param/str "RAM_INIT_FILE" 0 3 56, "test1_ram.mem";
P_0x7fffd4e8aaf0 .param/str "ROM_INIT_FILE" 0 3 55, "test0_rom.mem";
L_0x7fffd4efdb70 .functor AND 1, v0x7fffd4ee1d30_0, L_0x7fffd4efda80, C4<1>, C4<1>;
v0x7fffd4ee9fa0_0 .net *"_ivl_1", 7 0, L_0x7fffd4efcc80;  1 drivers
v0x7fffd4eea0a0_0 .net *"_ivl_12", 5 0, L_0x7fffd4efd030;  1 drivers
L_0x7f16aad80138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd4eea180_0 .net *"_ivl_14", 1 0, L_0x7f16aad80138;  1 drivers
v0x7fffd4eea240_0 .net *"_ivl_17", 23 0, L_0x7fffd4efd2a0;  1 drivers
L_0x7f16aad80180 .functor BUFT 1, C4<101111111100000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd4eea320_0 .net/2u *"_ivl_18", 23 0, L_0x7f16aad80180;  1 drivers
v0x7fffd4eea450_0 .net *"_ivl_20", 0 0, L_0x7fffd4efd340;  1 drivers
v0x7fffd4eea510_0 .net *"_ivl_22", 31 0, L_0x7fffd4efd4d0;  1 drivers
v0x7fffd4eea5f0_0 .net *"_ivl_24", 9 0, L_0x7fffd4efd570;  1 drivers
L_0x7f16aad801c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd4eea6d0_0 .net *"_ivl_27", 1 0, L_0x7f16aad801c8;  1 drivers
L_0x7f16aad80210 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fffd4eea840_0 .net *"_ivl_28", 31 0, L_0x7f16aad80210;  1 drivers
v0x7fffd4eea920_0 .net *"_ivl_33", 23 0, L_0x7fffd4efd8e0;  1 drivers
L_0x7f16aad80258 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd4eeaa00_0 .net/2u *"_ivl_34", 23 0, L_0x7f16aad80258;  1 drivers
v0x7fffd4eeaae0_0 .net *"_ivl_36", 0 0, L_0x7fffd4efda80;  1 drivers
v0x7fffd4eeaba0_0 .net *"_ivl_39", 0 0, L_0x7fffd4efdb70;  1 drivers
v0x7fffd4eeac60_0 .net *"_ivl_4", 5 0, L_0x7fffd4efcd20;  1 drivers
v0x7fffd4eead40_0 .net *"_ivl_40", 31 0, L_0x7fffd4efdc70;  1 drivers
v0x7fffd4eeae20_0 .net *"_ivl_42", 9 0, L_0x7fffd4efdd90;  1 drivers
L_0x7f16aad802a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd4eeb010_0 .net *"_ivl_45", 1 0, L_0x7f16aad802a0;  1 drivers
L_0x7f16aad802e8 .functor BUFT 1, C4<xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x7fffd4eeb0f0_0 .net *"_ivl_46", 31 0, L_0x7f16aad802e8;  1 drivers
L_0x7f16aad800f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd4eeb1d0_0 .net *"_ivl_6", 1 0, L_0x7f16aad800f0;  1 drivers
v0x7fffd4eeb2b0_0 .net *"_ivl_9", 7 0, L_0x7fffd4efcf00;  1 drivers
v0x7fffd4eeb390_0 .net "active", 0 0, v0x7fffd4ee8e60_0;  1 drivers
v0x7fffd4eeb430_0 .var "clk", 0 0;
v0x7fffd4eeb4d0_0 .var "clk_enable", 0 0;
v0x7fffd4eeb570_0 .net "data_address", 31 0, L_0x7fffd4eb73d0;  1 drivers
v0x7fffd4eeb610_0 .net "data_read", 0 0, v0x7fffd4ee1d30_0;  1 drivers
v0x7fffd4eeb6b0_0 .net "data_readdata", 31 0, L_0x7fffd4efdf20;  1 drivers
v0x7fffd4eeb7a0_0 .net "data_write", 0 0, v0x7fffd4ee1df0_0;  1 drivers
v0x7fffd4eeb840_0 .net "data_writedata", 31 0, L_0x7fffd4e966a0;  1 drivers
v0x7fffd4eeb950_0 .net "instr_address", 31 0, v0x7fffd4ee3540_0;  1 drivers
v0x7fffd4eeba10_0 .net "instr_readdata", 31 0, L_0x7fffd4efd710;  1 drivers
v0x7fffd4eebad0 .array "ram", 255 0, 31 0;
v0x7fffd4eebb90_0 .net "ram_wordaddr", 7 0, L_0x7fffd4efd120;  1 drivers
v0x7fffd4eebc70_0 .net "register_v0", 31 0, v0x7fffd4ee9a60_0;  1 drivers
v0x7fffd4eebd30_0 .var "reset", 0 0;
v0x7fffd4eebdd0 .array "rom", 255 0, 31 0;
v0x7fffd4eebe70_0 .net "rom_wordaddr", 7 0, L_0x7fffd4efcdc0;  1 drivers
E_0x7fffd4e76840 .event negedge, v0x7fffd4ee3750_0;
L_0x7fffd4efcc80 .part v0x7fffd4ee3540_0, 0, 8;
L_0x7fffd4efcd20 .part L_0x7fffd4efcc80, 2, 6;
L_0x7fffd4efcdc0 .concat [ 6 2 0 0], L_0x7fffd4efcd20, L_0x7f16aad800f0;
L_0x7fffd4efcf00 .part L_0x7fffd4eb73d0, 0, 8;
L_0x7fffd4efd030 .part L_0x7fffd4efcf00, 2, 6;
L_0x7fffd4efd120 .concat [ 6 2 0 0], L_0x7fffd4efd030, L_0x7f16aad80138;
L_0x7fffd4efd2a0 .part v0x7fffd4ee3540_0, 8, 24;
L_0x7fffd4efd340 .cmp/eq 24, L_0x7fffd4efd2a0, L_0x7f16aad80180;
L_0x7fffd4efd4d0 .array/port v0x7fffd4eebdd0, L_0x7fffd4efd570;
L_0x7fffd4efd570 .concat [ 8 2 0 0], L_0x7fffd4efcdc0, L_0x7f16aad801c8;
L_0x7fffd4efd710 .functor MUXZ 32, L_0x7f16aad80210, L_0x7fffd4efd4d0, L_0x7fffd4efd340, C4<>;
L_0x7fffd4efd8e0 .part L_0x7fffd4eb73d0, 8, 24;
L_0x7fffd4efda80 .cmp/eq 24, L_0x7fffd4efd8e0, L_0x7f16aad80258;
L_0x7fffd4efdc70 .array/port v0x7fffd4eebad0, L_0x7fffd4efdd90;
L_0x7fffd4efdd90 .concat [ 8 2 0 0], L_0x7fffd4efd120, L_0x7f16aad802a0;
L_0x7fffd4efdf20 .functor MUXZ 32, L_0x7f16aad802e8, L_0x7fffd4efdc70, L_0x7fffd4efdb70, C4<>;
S_0x7fffd4ec3a90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 60, 3 60 0, S_0x7fffd4e66bd0;
 .timescale 0 0;
v0x7fffd4ec7e30_0 .var/i "i", 31 0;
S_0x7fffd4ee12e0 .scope module, "dut" "mips_cpu_harvard" 3 26, 4 1 0, S_0x7fffd4e66bd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
v0x7fffd4ee89b0_0 .net "ALUOp", 5 0, v0x7fffd4ec8610_0;  1 drivers
v0x7fffd4ee8a90_0 .net "ALUSrc", 0 0, v0x7fffd4eb74f0_0;  1 drivers
v0x7fffd4ee8b50_0 .net "Branch", 0 0, v0x7fffd4e4eaa0_0;  1 drivers
v0x7fffd4ee8bf0_0 .net "MemtoReg", 0 0, v0x7fffd4ee1f00_0;  1 drivers
v0x7fffd4ee8c90_0 .net "RegDst", 0 0, v0x7fffd4ee1fc0_0;  1 drivers
v0x7fffd4ee8d30_0 .net "RegWrite", 0 0, v0x7fffd4ee2080_0;  1 drivers
v0x7fffd4ee8e60_0 .var "active", 0 0;
v0x7fffd4ee8f00_0 .net "alu_immediate", 15 0, v0x7fffd4ee27a0_0;  1 drivers
v0x7fffd4ee8fa0_0 .net "clk", 0 0, v0x7fffd4eeb430_0;  1 drivers
v0x7fffd4ee9160_0 .net "clk_enable", 0 0, v0x7fffd4eeb4d0_0;  1 drivers
v0x7fffd4ee9220_0 .net "data_address", 31 0, L_0x7fffd4eb73d0;  alias, 1 drivers
v0x7fffd4ee92e0_0 .net "data_read", 0 0, v0x7fffd4ee1d30_0;  alias, 1 drivers
v0x7fffd4ee9380_0 .net "data_readdata", 31 0, L_0x7fffd4efdf20;  alias, 1 drivers
v0x7fffd4ee9420_0 .net "data_write", 0 0, v0x7fffd4ee1df0_0;  alias, 1 drivers
v0x7fffd4ee94c0_0 .net "data_writedata", 31 0, L_0x7fffd4e966a0;  alias, 1 drivers
v0x7fffd4ee9560_0 .net "func_code", 5 0, v0x7fffd4ee28a0_0;  1 drivers
v0x7fffd4ee9600_0 .net "instr_address", 31 0, v0x7fffd4ee3540_0;  alias, 1 drivers
v0x7fffd4ee97d0_0 .net "instr_readdata", 31 0, L_0x7fffd4efd710;  alias, 1 drivers
v0x7fffd4ee98e0_0 .net "rd", 4 0, v0x7fffd4ee2aa0_0;  1 drivers
v0x7fffd4ee99a0_0 .net "reg_read_data_0", 31 0, v0x7fffd4ee6270_0;  1 drivers
v0x7fffd4ee9a60_0 .var "register_v0", 31 0;
v0x7fffd4ee9b40_0 .net "reset", 0 0, v0x7fffd4eebd30_0;  1 drivers
v0x7fffd4ee9be0_0 .net "rs", 4 0, v0x7fffd4ee2cb0_0;  1 drivers
v0x7fffd4ee9ca0_0 .net "rt", 4 0, v0x7fffd4ee2d90_0;  1 drivers
v0x7fffd4ee9d60_0 .net "shamt", 4 0, v0x7fffd4ee2e70_0;  1 drivers
S_0x7fffd4ee15c0 .scope module, "controlpathblock" "controlpath" 4 30, 5 1 0, S_0x7fffd4ee12e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_read_data";
    .port_info 1 /INPUT 32 "reg_read_data_0";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 16 "alu_immediate";
    .port_info 5 /OUTPUT 5 "rs";
    .port_info 6 /OUTPUT 5 "rd";
    .port_info 7 /OUTPUT 5 "rt";
    .port_info 8 /OUTPUT 5 "shamt";
    .port_info 9 /OUTPUT 1 "RegDst";
    .port_info 10 /OUTPUT 1 "Branch";
    .port_info 11 /OUTPUT 1 "MemtoReg";
    .port_info 12 /OUTPUT 6 "ALUOp";
    .port_info 13 /OUTPUT 1 "ALUSrc";
    .port_info 14 /OUTPUT 1 "RegWrite";
    .port_info 15 /OUTPUT 32 "instr_read_addr";
    .port_info 16 /OUTPUT 6 "func_code";
    .port_info 17 /OUTPUT 1 "data_read";
    .port_info 18 /OUTPUT 1 "data_write";
v0x7fffd4ee3a20_0 .net "ALUOp", 5 0, v0x7fffd4ec8610_0;  alias, 1 drivers
v0x7fffd4ee3b00_0 .net "ALUSrc", 0 0, v0x7fffd4eb74f0_0;  alias, 1 drivers
v0x7fffd4ee3bd0_0 .net "Branch", 0 0, v0x7fffd4e4eaa0_0;  alias, 1 drivers
v0x7fffd4ee3cf0_0 .net "MemtoReg", 0 0, v0x7fffd4ee1f00_0;  alias, 1 drivers
v0x7fffd4ee3d90_0 .net "RegDst", 0 0, v0x7fffd4ee1fc0_0;  alias, 1 drivers
v0x7fffd4ee3e80_0 .net "RegWrite", 0 0, v0x7fffd4ee2080_0;  alias, 1 drivers
v0x7fffd4ee3f50_0 .net "alu_immediate", 15 0, v0x7fffd4ee27a0_0;  alias, 1 drivers
v0x7fffd4ee4020_0 .net "clk", 0 0, v0x7fffd4eeb430_0;  alias, 1 drivers
v0x7fffd4ee40f0_0 .net "data_read", 0 0, v0x7fffd4ee1d30_0;  alias, 1 drivers
v0x7fffd4ee41c0_0 .net "data_write", 0 0, v0x7fffd4ee1df0_0;  alias, 1 drivers
v0x7fffd4ee4290_0 .net "func_code", 5 0, v0x7fffd4ee28a0_0;  alias, 1 drivers
v0x7fffd4ee4330_0 .net "instr_read_addr", 31 0, v0x7fffd4ee3540_0;  alias, 1 drivers
v0x7fffd4ee43d0_0 .net "instr_read_data", 31 0, L_0x7fffd4efd710;  alias, 1 drivers
v0x7fffd4ee44a0_0 .net "instruction_opcode", 5 0, v0x7fffd4ee2960_0;  1 drivers
v0x7fffd4ee4590_0 .net "instruction_word", 31 0, v0x7fffd4ee2a00_0;  1 drivers
v0x7fffd4ee4630_0 .net "rd", 4 0, v0x7fffd4ee2aa0_0;  alias, 1 drivers
v0x7fffd4ee4700_0 .net "reg_read_data_0", 31 0, v0x7fffd4ee6270_0;  alias, 1 drivers
v0x7fffd4ee47d0_0 .net "reset", 0 0, v0x7fffd4eebd30_0;  alias, 1 drivers
v0x7fffd4ee48a0_0 .net "rs", 4 0, v0x7fffd4ee2cb0_0;  alias, 1 drivers
v0x7fffd4ee4970_0 .net "rt", 4 0, v0x7fffd4ee2d90_0;  alias, 1 drivers
v0x7fffd4ee4a40_0 .net "shamt", 4 0, v0x7fffd4ee2e70_0;  alias, 1 drivers
S_0x7fffd4ee1970 .scope module, "controlblock" "control" 5 41, 6 1 0, S_0x7fffd4ee15c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instruction_opcode";
    .port_info 1 /INPUT 6 "func_code";
    .port_info 2 /OUTPUT 1 "RegDst";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 6 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
v0x7fffd4ec8610_0 .var "ALUOp", 5 0;
v0x7fffd4eb74f0_0 .var "ALUSrc", 0 0;
v0x7fffd4e4eaa0_0 .var "Branch", 0 0;
v0x7fffd4ee1d30_0 .var "MemRead", 0 0;
v0x7fffd4ee1df0_0 .var "MemWrite", 0 0;
v0x7fffd4ee1f00_0 .var "MemtoReg", 0 0;
v0x7fffd4ee1fc0_0 .var "RegDst", 0 0;
v0x7fffd4ee2080_0 .var "RegWrite", 0 0;
v0x7fffd4ee2140_0 .net "func_code", 5 0, v0x7fffd4ee28a0_0;  alias, 1 drivers
v0x7fffd4ee2220_0 .net "instruction_opcode", 5 0, v0x7fffd4ee2960_0;  alias, 1 drivers
E_0x7fffd4e3e280 .event anyedge, v0x7fffd4ee2220_0, v0x7fffd4ee2140_0;
S_0x7fffd4ee24a0 .scope module, "irblock" "ir" 5 21, 7 1 0, S_0x7fffd4ee15c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "read_data";
    .port_info 1 /OUTPUT 6 "instruction_opcode";
    .port_info 2 /OUTPUT 32 "instruction_word";
    .port_info 3 /OUTPUT 5 "rs";
    .port_info 4 /OUTPUT 5 "rd";
    .port_info 5 /OUTPUT 5 "rt";
    .port_info 6 /OUTPUT 5 "shamt";
    .port_info 7 /OUTPUT 16 "alu_immediate";
    .port_info 8 /OUTPUT 6 "func_code";
v0x7fffd4ee27a0_0 .var "alu_immediate", 15 0;
v0x7fffd4ee28a0_0 .var "func_code", 5 0;
v0x7fffd4ee2960_0 .var "instruction_opcode", 5 0;
v0x7fffd4ee2a00_0 .var "instruction_word", 31 0;
v0x7fffd4ee2aa0_0 .var "rd", 4 0;
v0x7fffd4ee2bd0_0 .net "read_data", 31 0, L_0x7fffd4efd710;  alias, 1 drivers
v0x7fffd4ee2cb0_0 .var "rs", 4 0;
v0x7fffd4ee2d90_0 .var "rt", 4 0;
v0x7fffd4ee2e70_0 .var "shamt", 4 0;
E_0x7fffd4e3e560 .event anyedge, v0x7fffd4ee2bd0_0, v0x7fffd4ee2a00_0;
S_0x7fffd4ee3070 .scope module, "pcblock" "pc" 5 33, 8 1 0, S_0x7fffd4ee15c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "immediate";
    .port_info 1 /INPUT 32 "Rd";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /OUTPUT 32 "addr";
v0x7fffd4ee32a0_0 .net "Rd", 31 0, v0x7fffd4ee6270_0;  alias, 1 drivers
L_0x7f16aad80018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffd4ee33a0_0 .net/2u *"_ivl_0", 31 0, L_0x7f16aad80018;  1 drivers
v0x7fffd4ee3480_0 .net *"_ivl_2", 31 0, L_0x7fffd4efbf60;  1 drivers
v0x7fffd4ee3540_0 .var "addr", 31 0;
v0x7fffd4ee3620_0 .net "addr_next", 31 0, L_0x7fffd4efc000;  1 drivers
v0x7fffd4ee3750_0 .net "clk", 0 0, v0x7fffd4eeb430_0;  alias, 1 drivers
v0x7fffd4ee3810_0 .net "immediate", 0 0, v0x7fffd4e4eaa0_0;  alias, 1 drivers
v0x7fffd4ee38b0_0 .net "reset", 0 0, v0x7fffd4eebd30_0;  alias, 1 drivers
E_0x7fffd4e61800 .event posedge, v0x7fffd4ee3750_0;
L_0x7fffd4efbf60 .arith/sum 32, v0x7fffd4ee3540_0, L_0x7f16aad80018;
L_0x7fffd4efc000 .functor MUXZ 32, L_0x7fffd4efbf60, v0x7fffd4ee6270_0, v0x7fffd4e4eaa0_0, C4<>;
S_0x7fffd4ee4d10 .scope module, "datapathblock" "datapath" 4 52, 9 1 0, S_0x7fffd4ee12e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "RegDst";
    .port_info 3 /INPUT 1 "MemtoReg";
    .port_info 4 /INPUT 1 "ALUSrc";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /INPUT 5 "rs";
    .port_info 7 /INPUT 5 "rt";
    .port_info 8 /INPUT 5 "rd";
    .port_info 9 /INPUT 6 "func_code";
    .port_info 10 /INPUT 6 "ALUOp";
    .port_info 11 /INPUT 16 "alu_immediate";
    .port_info 12 /INPUT 32 "data_readdata";
    .port_info 13 /OUTPUT 32 "data_address";
    .port_info 14 /OUTPUT 32 "data_writedata";
    .port_info 15 /OUTPUT 32 "reg_read_data_0";
L_0x7fffd4ec62a0 .functor BUFZ 5, v0x7fffd4ee2cb0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffd4ec84f0 .functor BUFZ 5, v0x7fffd4ee2d90_0, C4<00000>, C4<00000>, C4<00000>;
L_0x7fffd4eb73d0 .functor BUFZ 32, v0x7fffd4ee5410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fffd4e966a0 .functor BUFZ 32, v0x7fffd4ee6330_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fffd4ee6e70_0 .net "ALUOp", 5 0, v0x7fffd4ec8610_0;  alias, 1 drivers
v0x7fffd4ee6f50_0 .net "ALUSrc", 0 0, v0x7fffd4eb74f0_0;  alias, 1 drivers
v0x7fffd4ee7010_0 .net "MemtoReg", 0 0, v0x7fffd4ee1f00_0;  alias, 1 drivers
v0x7fffd4ee7100_0 .net "RegDst", 0 0, v0x7fffd4ee1fc0_0;  alias, 1 drivers
v0x7fffd4ee71f0_0 .net "RegWrite", 0 0, v0x7fffd4ee2080_0;  alias, 1 drivers
v0x7fffd4ee72e0_0 .net *"_ivl_10", 31 0, L_0x7fffd4efc5f0;  1 drivers
L_0x7f16aad800a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd4ee7380_0 .net/2u *"_ivl_12", 15 0, L_0x7f16aad800a8;  1 drivers
v0x7fffd4ee7460_0 .net *"_ivl_14", 31 0, L_0x7fffd4efc690;  1 drivers
v0x7fffd4ee7540_0 .net *"_ivl_7", 0 0, L_0x7fffd4efc4c0;  1 drivers
L_0x7f16aad80060 .functor BUFT 1, C4<1111111111111111>, C4<0>, C4<0>, C4<0>;
v0x7fffd4ee76b0_0 .net/2u *"_ivl_8", 15 0, L_0x7f16aad80060;  1 drivers
v0x7fffd4ee7790_0 .net "alu_immediate", 15 0, v0x7fffd4ee27a0_0;  alias, 1 drivers
v0x7fffd4ee7850_0 .net "alu_out", 31 0, v0x7fffd4ee5410_0;  1 drivers
v0x7fffd4ee7910_0 .net "clk", 0 0, v0x7fffd4eeb430_0;  alias, 1 drivers
v0x7fffd4ee79b0_0 .net "data_address", 31 0, L_0x7fffd4eb73d0;  alias, 1 drivers
v0x7fffd4ee7a70_0 .net "data_readdata", 31 0, L_0x7fffd4efdf20;  alias, 1 drivers
v0x7fffd4ee7b50_0 .net "data_writedata", 31 0, L_0x7fffd4e966a0;  alias, 1 drivers
v0x7fffd4ee7c30_0 .net "func_code", 5 0, v0x7fffd4ee28a0_0;  alias, 1 drivers
v0x7fffd4ee7e00_0 .net "op2", 31 0, L_0x7fffd4efc8a0;  1 drivers
v0x7fffd4ee7ec0_0 .net "rd", 4 0, v0x7fffd4ee2aa0_0;  alias, 1 drivers
v0x7fffd4ee7f60_0 .net "reg_read_addr_0", 4 0, L_0x7fffd4ec62a0;  1 drivers
v0x7fffd4ee8020_0 .net "reg_read_addr_1", 4 0, L_0x7fffd4ec84f0;  1 drivers
v0x7fffd4ee80c0_0 .net "reg_read_data_0", 31 0, v0x7fffd4ee6270_0;  alias, 1 drivers
v0x7fffd4ee81f0_0 .net "reg_read_data_1", 31 0, v0x7fffd4ee6330_0;  1 drivers
v0x7fffd4ee82b0_0 .net "reg_write_addr", 4 0, L_0x7fffd4efc2c0;  1 drivers
v0x7fffd4ee8350_0 .net "reg_write_data", 31 0, L_0x7fffd4efcb00;  1 drivers
v0x7fffd4ee83f0_0 .net "reset", 0 0, v0x7fffd4eebd30_0;  alias, 1 drivers
v0x7fffd4ee8490_0 .net "rs", 4 0, v0x7fffd4ee2cb0_0;  alias, 1 drivers
v0x7fffd4ee8530_0 .net "rt", 4 0, v0x7fffd4ee2d90_0;  alias, 1 drivers
v0x7fffd4ee8640_0 .net "sign_extended", 31 0, L_0x7fffd4efc760;  1 drivers
L_0x7fffd4efc2c0 .functor MUXZ 5, v0x7fffd4ee2aa0_0, v0x7fffd4ee2d90_0, v0x7fffd4ee1fc0_0, C4<>;
L_0x7fffd4efc4c0 .part v0x7fffd4ee27a0_0, 15, 1;
L_0x7fffd4efc5f0 .concat [ 16 16 0 0], v0x7fffd4ee27a0_0, L_0x7f16aad80060;
L_0x7fffd4efc690 .concat [ 16 16 0 0], v0x7fffd4ee27a0_0, L_0x7f16aad800a8;
L_0x7fffd4efc760 .functor MUXZ 32, L_0x7fffd4efc690, L_0x7fffd4efc5f0, L_0x7fffd4efc4c0, C4<>;
L_0x7fffd4efc8a0 .functor MUXZ 32, v0x7fffd4ee6330_0, L_0x7fffd4efc760, v0x7fffd4eb74f0_0, C4<>;
L_0x7fffd4efcb00 .functor MUXZ 32, v0x7fffd4ee5410_0, L_0x7fffd4efdf20, v0x7fffd4ee1f00_0, C4<>;
S_0x7fffd4ee50a0 .scope module, "alu_0" "alu" 9 40, 10 3 0, S_0x7fffd4ee4d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 6 "ALUOp";
    .port_info 3 /INPUT 6 "func_code";
    .port_info 4 /OUTPUT 32 "alu_out";
v0x7fffd4ec82f0_0 .net "ALUOp", 5 0, v0x7fffd4ec8610_0;  alias, 1 drivers
v0x7fffd4ee5410_0 .var "alu_out", 31 0;
v0x7fffd4ee54f0_0 .net "func_code", 5 0, v0x7fffd4ee28a0_0;  alias, 1 drivers
v0x7fffd4ee5590_0 .net "op1", 31 0, v0x7fffd4ee6270_0;  alias, 1 drivers
v0x7fffd4ee56a0_0 .net "op2", 31 0, L_0x7fffd4efc8a0;  alias, 1 drivers
E_0x7fffd4ec8dd0 .event anyedge, v0x7fffd4ec8610_0, v0x7fffd4ee2140_0, v0x7fffd4ee32a0_0, v0x7fffd4ee56a0_0;
S_0x7fffd4ee5870 .scope module, "regfile_0" "regfile" 9 25, 11 1 0, S_0x7fffd4ee4d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "wen";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 5 "write_addr";
    .port_info 5 /INPUT 5 "read_addr_0";
    .port_info 6 /INPUT 5 "read_addr_1";
    .port_info 7 /OUTPUT 32 "read_data_0";
    .port_info 8 /OUTPUT 32 "read_data_1";
v0x7fffd4ee5fc0_0 .net "clk", 0 0, v0x7fffd4eeb430_0;  alias, 1 drivers
v0x7fffd4ee60d0_0 .net "read_addr_0", 4 0, L_0x7fffd4ec62a0;  alias, 1 drivers
v0x7fffd4ee61b0_0 .net "read_addr_1", 4 0, L_0x7fffd4ec84f0;  alias, 1 drivers
v0x7fffd4ee6270_0 .var "read_data_0", 31 0;
v0x7fffd4ee6330_0 .var "read_data_1", 31 0;
v0x7fffd4ee6460 .array "regs", 0 31, 31 0;
v0x7fffd4ee6920_0 .net "reset", 0 0, v0x7fffd4eebd30_0;  alias, 1 drivers
v0x7fffd4ee6a10_0 .net "wen", 0 0, v0x7fffd4ee2080_0;  alias, 1 drivers
v0x7fffd4ee6b00_0 .net "write_addr", 4 0, L_0x7fffd4efc2c0;  alias, 1 drivers
v0x7fffd4ee6c70_0 .net "write_data", 31 0, L_0x7fffd4efcb00;  alias, 1 drivers
v0x7fffd4ee6460_0 .array/port v0x7fffd4ee6460, 0;
v0x7fffd4ee6460_1 .array/port v0x7fffd4ee6460, 1;
v0x7fffd4ee6460_2 .array/port v0x7fffd4ee6460, 2;
E_0x7fffd4ec7ff0/0 .event anyedge, v0x7fffd4ee60d0_0, v0x7fffd4ee6460_0, v0x7fffd4ee6460_1, v0x7fffd4ee6460_2;
v0x7fffd4ee6460_3 .array/port v0x7fffd4ee6460, 3;
v0x7fffd4ee6460_4 .array/port v0x7fffd4ee6460, 4;
v0x7fffd4ee6460_5 .array/port v0x7fffd4ee6460, 5;
v0x7fffd4ee6460_6 .array/port v0x7fffd4ee6460, 6;
E_0x7fffd4ec7ff0/1 .event anyedge, v0x7fffd4ee6460_3, v0x7fffd4ee6460_4, v0x7fffd4ee6460_5, v0x7fffd4ee6460_6;
v0x7fffd4ee6460_7 .array/port v0x7fffd4ee6460, 7;
v0x7fffd4ee6460_8 .array/port v0x7fffd4ee6460, 8;
v0x7fffd4ee6460_9 .array/port v0x7fffd4ee6460, 9;
v0x7fffd4ee6460_10 .array/port v0x7fffd4ee6460, 10;
E_0x7fffd4ec7ff0/2 .event anyedge, v0x7fffd4ee6460_7, v0x7fffd4ee6460_8, v0x7fffd4ee6460_9, v0x7fffd4ee6460_10;
v0x7fffd4ee6460_11 .array/port v0x7fffd4ee6460, 11;
v0x7fffd4ee6460_12 .array/port v0x7fffd4ee6460, 12;
v0x7fffd4ee6460_13 .array/port v0x7fffd4ee6460, 13;
v0x7fffd4ee6460_14 .array/port v0x7fffd4ee6460, 14;
E_0x7fffd4ec7ff0/3 .event anyedge, v0x7fffd4ee6460_11, v0x7fffd4ee6460_12, v0x7fffd4ee6460_13, v0x7fffd4ee6460_14;
v0x7fffd4ee6460_15 .array/port v0x7fffd4ee6460, 15;
v0x7fffd4ee6460_16 .array/port v0x7fffd4ee6460, 16;
v0x7fffd4ee6460_17 .array/port v0x7fffd4ee6460, 17;
v0x7fffd4ee6460_18 .array/port v0x7fffd4ee6460, 18;
E_0x7fffd4ec7ff0/4 .event anyedge, v0x7fffd4ee6460_15, v0x7fffd4ee6460_16, v0x7fffd4ee6460_17, v0x7fffd4ee6460_18;
v0x7fffd4ee6460_19 .array/port v0x7fffd4ee6460, 19;
v0x7fffd4ee6460_20 .array/port v0x7fffd4ee6460, 20;
v0x7fffd4ee6460_21 .array/port v0x7fffd4ee6460, 21;
v0x7fffd4ee6460_22 .array/port v0x7fffd4ee6460, 22;
E_0x7fffd4ec7ff0/5 .event anyedge, v0x7fffd4ee6460_19, v0x7fffd4ee6460_20, v0x7fffd4ee6460_21, v0x7fffd4ee6460_22;
v0x7fffd4ee6460_23 .array/port v0x7fffd4ee6460, 23;
v0x7fffd4ee6460_24 .array/port v0x7fffd4ee6460, 24;
v0x7fffd4ee6460_25 .array/port v0x7fffd4ee6460, 25;
v0x7fffd4ee6460_26 .array/port v0x7fffd4ee6460, 26;
E_0x7fffd4ec7ff0/6 .event anyedge, v0x7fffd4ee6460_23, v0x7fffd4ee6460_24, v0x7fffd4ee6460_25, v0x7fffd4ee6460_26;
v0x7fffd4ee6460_27 .array/port v0x7fffd4ee6460, 27;
v0x7fffd4ee6460_28 .array/port v0x7fffd4ee6460, 28;
v0x7fffd4ee6460_29 .array/port v0x7fffd4ee6460, 29;
v0x7fffd4ee6460_30 .array/port v0x7fffd4ee6460, 30;
E_0x7fffd4ec7ff0/7 .event anyedge, v0x7fffd4ee6460_27, v0x7fffd4ee6460_28, v0x7fffd4ee6460_29, v0x7fffd4ee6460_30;
v0x7fffd4ee6460_31 .array/port v0x7fffd4ee6460, 31;
E_0x7fffd4ec7ff0/8 .event anyedge, v0x7fffd4ee6460_31, v0x7fffd4ee61b0_0;
E_0x7fffd4ec7ff0 .event/or E_0x7fffd4ec7ff0/0, E_0x7fffd4ec7ff0/1, E_0x7fffd4ec7ff0/2, E_0x7fffd4ec7ff0/3, E_0x7fffd4ec7ff0/4, E_0x7fffd4ec7ff0/5, E_0x7fffd4ec7ff0/6, E_0x7fffd4ec7ff0/7, E_0x7fffd4ec7ff0/8;
S_0x7fffd4ee5cc0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 11 13, 11 13 0, S_0x7fffd4ee5870;
 .timescale 0 0;
v0x7fffd4ee5ec0_0 .var/i "i", 31 0;
    .scope S_0x7fffd4ee24a0;
T_0 ;
    %wait E_0x7fffd4e3e560;
    %load/vec4 v0x7fffd4ee2bd0_0;
    %parti/s 6, 26, 6;
    %store/vec4 v0x7fffd4ee2960_0, 0, 6;
    %load/vec4 v0x7fffd4ee2bd0_0;
    %store/vec4 v0x7fffd4ee2a00_0, 0, 32;
    %load/vec4 v0x7fffd4ee2a00_0;
    %parti/s 5, 21, 6;
    %store/vec4 v0x7fffd4ee2cb0_0, 0, 5;
    %load/vec4 v0x7fffd4ee2a00_0;
    %parti/s 5, 16, 6;
    %store/vec4 v0x7fffd4ee2d90_0, 0, 5;
    %load/vec4 v0x7fffd4ee2a00_0;
    %parti/s 5, 11, 5;
    %store/vec4 v0x7fffd4ee2aa0_0, 0, 5;
    %load/vec4 v0x7fffd4ee2a00_0;
    %parti/s 5, 6, 4;
    %store/vec4 v0x7fffd4ee2e70_0, 0, 5;
    %load/vec4 v0x7fffd4ee2a00_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x7fffd4ee27a0_0, 0, 16;
    %load/vec4 v0x7fffd4ee2a00_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x7fffd4ee28a0_0, 0, 6;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd4ee3070;
T_1 ;
    %wait E_0x7fffd4e61800;
    %load/vec4 v0x7fffd4ee38b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x7fffd4ee3540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fffd4ee3620_0;
    %assign/vec4 v0x7fffd4ee3540_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fffd4ee1970;
T_2 ;
Ewait_0 .event/or E_0x7fffd4e3e280, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x7fffd4ee2220_0;
    %store/vec4 v0x7fffd4ec8610_0, 0, 6;
    %load/vec4 v0x7fffd4ee2220_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd4ee1fc0_0, 0, 1;
    %load/vec4 v0x7fffd4ee2140_0;
    %cmpi/e 8, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %pad/s 1;
    %store/vec4 v0x7fffd4e4eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4eb74f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd4ee2080_0, 0, 1;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffd4ee2220_0;
    %cmpi/e 2, 1, 6;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1fc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd4e4eaa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1df0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4eb74f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee2080_0, 0, 1;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd4ee1fc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4e4eaa0_0, 0, 1;
    %load/vec4 v0x7fffd4ee2220_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd4eb74f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd4ee2080_0, 0, 1;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0x7fffd4ee2220_0;
    %cmpi/e 35, 0, 6;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd4ee1d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd4ee1f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd4eb74f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd4ee2080_0, 0, 1;
    %jmp T_2.9;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee1df0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd4eb74f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4ee2080_0, 0, 1;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fffd4ee5870;
T_3 ;
    %wait E_0x7fffd4e61800;
    %load/vec4 v0x7fffd4ee6920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %fork t_1, S_0x7fffd4ee5cc0;
    %jmp t_0;
    .scope S_0x7fffd4ee5cc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd4ee5ec0_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x7fffd4ee5ec0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x7fffd4ee5ec0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd4ee6460, 0, 4;
    %load/vec4 v0x7fffd4ee5ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd4ee5ec0_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_0x7fffd4ee5870;
t_0 %join;
T_3.0 ;
    %load/vec4 v0x7fffd4ee6a10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x7fffd4ee6b00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.6, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_3.7, 8;
T_3.6 ; End of true expr.
    %load/vec4 v0x7fffd4ee6c70_0;
    %jmp/0 T_3.7, 8;
 ; End of false expr.
    %blend;
T_3.7;
    %load/vec4 v0x7fffd4ee6b00_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fffd4ee6460, 4, 0;
T_3.4 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd4ee5870;
T_4 ;
Ewait_1 .event/or E_0x7fffd4ec7ff0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v0x7fffd4ee60d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.1, 8;
T_4.0 ; End of true expr.
    %load/vec4 v0x7fffd4ee60d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffd4ee6460, 4;
    %jmp/0 T_4.1, 8;
 ; End of false expr.
    %blend;
T_4.1;
    %store/vec4 v0x7fffd4ee6270_0, 0, 32;
    %load/vec4 v0x7fffd4ee61b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %load/vec4 v0x7fffd4ee61b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fffd4ee6460, 4;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %store/vec4 v0x7fffd4ee6330_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fffd4ee50a0;
T_5 ;
Ewait_2 .event/or E_0x7fffd4ec8dd0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x7fffd4ec82f0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x7fffd4ee54f0_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x7fffd4ee5590_0;
    %load/vec4 v0x7fffd4ee56a0_0;
    %add;
    %store/vec4 v0x7fffd4ee5410_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x7fffd4ee5590_0;
    %load/vec4 v0x7fffd4ee56a0_0;
    %add;
    %store/vec4 v0x7fffd4ee5410_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fffd4ec82f0_0;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/x;
    %jmp/1 T_5.4, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/x;
    %jmp/1 T_5.5, 4;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/x;
    %jmp/1 T_5.6, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x7fffd4ee5410_0, 0, 32;
    %jmp T_5.8;
T_5.4 ;
    %load/vec4 v0x7fffd4ee5590_0;
    %load/vec4 v0x7fffd4ee56a0_0;
    %add;
    %store/vec4 v0x7fffd4ee5410_0, 0, 32;
    %jmp T_5.8;
T_5.5 ;
    %load/vec4 v0x7fffd4ee5590_0;
    %load/vec4 v0x7fffd4ee56a0_0;
    %add;
    %store/vec4 v0x7fffd4ee5410_0, 0, 32;
    %jmp T_5.8;
T_5.6 ;
    %load/vec4 v0x7fffd4ee5590_0;
    %load/vec4 v0x7fffd4ee56a0_0;
    %add;
    %store/vec4 v0x7fffd4ee5410_0, 0, 32;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fffd4e66bd0;
T_6 ;
    %vpi_call/w 3 42 "$dumpfile", "mips_cpu_harvard_tb.vcd" {0 0 0};
    %vpi_call/w 3 43 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fffd4e66bd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4eeb430_0, 0, 1;
    %pushi/vec4 200, 0, 32;
T_6.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_6.1, 5;
    %jmp/1 T_6.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 2, 0;
    %load/vec4 v0x7fffd4eeb430_0;
    %nor/r;
    %store/vec4 v0x7fffd4eeb430_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 49 "$fatal", 32'sb00000000000000000000000000000010, "Simulation ended in 100 clock cycles" {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x7fffd4e66bd0;
T_7 ;
    %fork t_3, S_0x7fffd4ec3a90;
    %jmp t_2;
    .scope S_0x7fffd4ec3a90;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fffd4ec7e30_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7fffd4ec7e30_0;
    %cmpi/s 255, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffd4ec7e30_0;
    %store/vec4a v0x7fffd4eebdd0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fffd4ec7e30_0;
    %store/vec4a v0x7fffd4eebad0, 4, 0;
    %load/vec4 v0x7fffd4ec7e30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fffd4ec7e30_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x7fffd4e66bd0;
t_2 %join;
    %vpi_call/w 3 66 "$display", "ROM : INIT : Loading RAM contents from %s", P_0x7fffd4e8aaf0 {0 0 0};
    %vpi_call/w 3 67 "$readmemb", P_0x7fffd4e8aaf0, v0x7fffd4eebdd0 {0 0 0};
    %vpi_call/w 3 71 "$display", "RAM : INIT : Loading RAM contents from %s", P_0x7fffd4e8aab0 {0 0 0};
    %vpi_call/w 3 72 "$readmemh", P_0x7fffd4e8aab0, v0x7fffd4eebad0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fffd4e66bd0;
T_8 ;
    %wait E_0x7fffd4e61800;
    %load/vec4 v0x7fffd4eeb7a0_0;
    %load/vec4 v0x7fffd4eeb570_0;
    %parti/s 24, 8, 5;
    %pushi/vec4 0, 0, 24;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x7fffd4eeb840_0;
    %load/vec4 v0x7fffd4eeb570_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd4eebad0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x7fffd4e66bd0;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4eebd30_0, 0, 1;
    %vpi_call/w 3 94 "$monitor", "[ROM] PC: %h, WordADDR: %h, Instruction: %h", v0x7fffd4eeb950_0, v0x7fffd4eebe70_0, v0x7fffd4eeba10_0 {0 0 0};
    %wait E_0x7fffd4e76840;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fffd4eebd30_0, 0, 1;
    %wait E_0x7fffd4e76840;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fffd4eebd30_0, 0, 1;
    %wait E_0x7fffd4e76840;
    %delay 20, 0;
    %vpi_call/w 3 103 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "mips_cpu_harvard_tb.v";
    "mips_cpu_harvard.v";
    "controlpath.v";
    "control.v";
    "ir.v";
    "pc.v";
    "datapath.v";
    "alu.v";
    "regfile.v";
