$date
	Fri Apr 17 21:28:54 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module TB_Test $end
$var wire 6 ! DC_X [5:0] $end
$var reg 1 " clock $end
$scope module UUT $end
$var wire 6 # DC_X [5:0] $end
$var wire 9 $ Reset_Addr [8:0] $end
$var wire 1 % sysclk $end
$upscope $end
$scope begin clockdef $end
$upscope $end
$scope begin stopat $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
b100000000 $
b0 #
1"
b0 !
$end
#10
0"
0%
#20
1"
1%
#30
0"
0%
#40
1"
1%
#50
0"
0%
#60
1"
1%
#70
0"
0%
#80
1"
1%
#90
0"
0%
#100
1"
1%
#110
0"
0%
#120
1"
1%
#130
0"
0%
#140
1"
1%
#150
0"
0%
#160
1"
1%
#170
0"
0%
#180
1"
1%
#190
0"
0%
#200
1"
1%
#210
0"
0%
#220
1"
1%
#230
0"
0%
#240
1"
1%
#250
0"
0%
#260
1"
1%
#270
0"
0%
#280
1"
1%
#290
0"
0%
#300
1"
1%
#310
0"
0%
#320
1"
1%
#330
0"
0%
#340
1"
1%
#350
0"
0%
#360
1"
1%
#370
0"
0%
#380
1"
1%
#390
0"
0%
#400
1"
1%
#410
0"
0%
#420
1"
1%
#430
0"
0%
#440
1"
1%
#450
0"
0%
#460
1"
1%
#470
0"
0%
#480
1"
1%
#490
0"
0%
#500
1"
1%
