<html>
<head>
<title>Search Words List</title>
<meta http-equiv="content-type" content="text/html; charset=gb2312">
<meta name="generator" content="RoboHelp by eHelp Corporation   www.ehelp.com">
<meta name "description" content="WebHelp 5.10">
<base target="bsscright">
<style>
<!--
body {margin-left:1pt; margin-top:1pt; margin-right:1pt;font-family:"宋体"; font-size:9pt;}

A:link {font-family:"宋体"; font-size:9pt; color:#000000;  font-style:normal;  text-decoration:none; }
A:visited {font-family:"宋体"; font-size:9pt; color:#000000; font-style:normal;  text-decoration:none; }
A:active {background-color:#cccccc;}
A:hover {font-family:"宋体"; font-size:9pt; color:#007f00; font-style:normal;  text-decoration:underline; }

.tabs {background-color:#c0c0c0;}
.ftsheader {margin-left:10pt; margin-top:0pt;}
.ftsbody {margin-left:10pt; margin-top:0pt;}
.inactive {color:#666666;}
.ftsheader {background-color:Silver; } 

body {background-color:White; } 
p {color:Black; } p {font-family:sans-serif; } p {font-size:small; } p {font-style:Normal; } p {text-decoration:none; } 
A:link {color:Black; } A:link {font-family:sans-serif; } A:link {font-size:small; } A:link {font-style:Normal; } A:link {text-decoration:none; } 
A:visited {color:Black; } A:visited {font-family:sans-serif; } A:visited {font-size:small; } A:visited {font-style:Normal; } A:visited {text-decoration:none; } 
A:active {background-color:Silver; } 
A:hover {color:Blue; } A:hover {font-family:sans-serif; } A:hover {font-size:small; } A:hover {font-style:Normal; } A:hover {text-decoration:underline; } 

-->
</style>
</head>
<body marginheight="0"  marginwidth="0">
<p class="ftsbody" align="center"><a href="whlstf63.htm" target="_self" title="前一个搜索组"><b>&lt;&lt;</b></a><br><br></p>
<p class="ftsbody">
<nobr><a name="bms_T_F"></a><a name="subkey_T_F"></a>tf <a href="../instruct32_hh/vc143.htm"><b>1</b></a> <a href="../instruct32_hh/vc140.htm"><b>2</b></a> </nobr><br><a name="bms_T_H"></a><a name="subkey_T_H"></a><a href="../xscinstruct_hh/WZERO.htm"><b>th</b></a> <br><nobr><a name="bm_T"></a>thash <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.htm"><b>1</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.htm"><b>2</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.htm"><b>thashr</b></a> <br><nobr><a name="bm_T"></a>THEN <a href="../instruct32_hh/vc100.htm"><b>1</b></a> <a href="../instruct32_hh/vc123.htm"><b>2</b></a> <a href="../instruct32_hh/vc122.htm"><b>3</b></a> <a href="../instruct32_hh/vc83.htm"><b>4</b></a> <a href="../instruct32_hh/vc151.htm"><b>5</b></a> <a href="../instruct32_hh/vc17a.htm"><b>6</b></a> <a href="../instruct32_hh/vc177.htm"><b>7</b></a> <a href="../instruct32_hh/vc220.htm"><b>8</b></a> <a href="../instruct32_hh/vc219.htm"><b>9</b></a> <a href="../instruct32_hh/vc26.htm"><b>10</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct32_hh/vc143.htm"><b>throw</b></a> <br><nobr><a name="bm_T"></a>thru <a href="../xscinstruct_hh/INST_STM(1).htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDM(1).htm"><b>2</b></a> </nobr><br><a name="bm_T"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>THUMB</b></a> <br><a name="bm_T"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>Thumb</b></a> <br><nobr><a name="bm_T"></a>thumb <a href="../xscinstruct_hh/inst_ldr.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_LDM(3).htm"><b>2</b></a> <a href="../xscinstruct_hh/LDR(3)_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/LDR(2)_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/LDR(1)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/LDMIA_(Thumb).htm"><b>6</b></a> <a href="../xscinstruct_hh/MVN_(Thumb).htm"><b>7</b></a> <a href="../xscinstruct_hh/MUL_(Thumb).htm"><b>8</b></a> <a href="../xscinstruct_hh/MOV(3)_(Thumb).htm"><b>9</b></a> <a href="../xscinstruct_hh/MOV(2)_(Thumb).htm"><b>10</b></a> <a href="../xscinstruct_hh/MOV(1)_(Thumb).htm"><b>11</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).htm"><b>12</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).htm"><b>13</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).htm"><b>14</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).htm"><b>15</b></a> <a href="../xscinstruct_hh/LDRSH_(Thumb).htm"><b>16</b></a> <a href="../xscinstruct_hh/LDRSB_(Thumb).htm"><b>17</b></a> <a href="../xscinstruct_hh/LDRH(2)_(Thumb).htm"><b>18</b></a> <a href="../xscinstruct_hh/LDRH(1)_(Thumb).htm"><b>19</b></a> <a href="../xscinstruct_hh/LDRB(2)_(Thumb).htm"><b>20</b></a> <a href="../xscinstruct_hh/LDRB(1)_(Thumb).htm"><b>21</b></a> <a href="../xscinstruct_hh/LDR(4)_(Thumb).htm"><b>22</b></a> <a href="../xscinstruct_hh/SUB(1)_(Thumb).htm"><b>23</b></a> <a href="../xscinstruct_hh/STRH(2)_(Thumb).htm"><b>24</b></a> <a href="../xscinstruct_hh/STRH(1)_(Thumb).htm"><b>25</b></a> <a href="../xscinstruct_hh/STRB(2)_(Thumb).htm"><b>26</b></a> <a href="../xscinstruct_hh/STRB(1)_(Thumb).htm"><b>27</b></a> <a href="../xscinstruct_hh/STR(3)_(Thumb).htm"><b>28</b></a> <a href="../xscinstruct_hh/STR(2)_(Thumb).htm"><b>29</b></a> <a href="../xscinstruct_hh/STR(1)_(Thumb).htm"><b>30</b></a> <a href="../xscinstruct_hh/STMIA_(Thumb).htm"><b>31</b></a> <a href="../xscinstruct_hh/SBC_(Thumb).htm"><b>32</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).htm"><b>33</b></a> <a href="../xscinstruct_hh/PUSH_(Thumb).htm"><b>34</b></a> <a href="../xscinstruct_hh/POP_(Thumb).htm"><b>35</b></a> <a href="../xscinstruct_hh/ORR_(Thumb).htm"><b>36</b></a> <a href="../xscinstruct_hh/notational_conventions.htm"><b>37</b></a> <a href="../xscinstruct_hh/NEG_(Thumb).htm"><b>38</b></a> <a href="../xscinstruct_hh/SWI_(Thumb).htm"><b>39</b></a> <a href="../xscinstruct_hh/SUB(4)_(Thumb).htm"><b>40</b></a> <a href="../xscinstruct_hh/SUB(3)_(Thumb).htm"><b>41</b></a> <a href="../xscinstruct_hh/SUB(2)_(Thumb).htm"><b>42</b></a> <a href="../xscinstruct_hh/TST_(Thumb).htm"><b>43</b></a> <a href="../Reference_HH/About_Instruction_Sets.htm"><b>44</b></a> <a href="../XScale_HH/LipsXSc/Load_Store_Multiple_of_n_Register.htm"><b>45</b></a> <a href="../XScale_HH/XscEvents/Branch_Instruction_Executed_(0x5).htm"><b>46</b></a> <a href="../xscinstruct_hh/ADD(7)_(Thumb).htm"><b>47</b></a> <a href="../xscinstruct_hh/ADD(6)_(Thumb).htm"><b>48</b></a> <a href="../xscinstruct_hh/ADD(5)_(Thumb).htm"><b>49</b></a> <a href="../xscinstruct_hh/ADD(4)_(Thumb).htm"><b>50</b></a> <a href="../xscinstruct_hh/ADD(3)_(Thumb).htm"><b>51</b></a> <a href="../xscinstruct_hh/ADD(2)_(Thumb).htm"><b>52</b></a> <a href="../xscinstruct_hh/ADD(1)_(Thumb).htm"><b>53</b></a> <a href="../xscinstruct_hh/ADC_(Thumb).htm"><b>54</b></a> <a href="../xscinstruct_hh/EOR_(Thumb).htm"><b>55</b></a> <a href="../xscinstruct_hh/CMP_(Thumb).htm"><b>56</b></a> <a href="../xscinstruct_hh/CMP(3)_(Thumb).htm"><b>57</b></a> <a href="../xscinstruct_hh/CMP(2)_(Thumb).htm"><b>58</b></a> <a href="../xscinstruct_hh/CMN_(Thumb).htm"><b>59</b></a> <a href="../xscinstruct_hh/BX_(Thumb).htm"><b>60</b></a> <a href="../xscinstruct_hh/BLX(2)_(Thumb).htm"><b>61</b></a> <a href="../xscinstruct_hh/BLX(1)_(Thumb).htm"><b>62</b></a> <a href="../xscinstruct_hh/BKPT_(Thumb).htm"><b>63</b></a> <a href="../xscinstruct_hh/BIC_(Thumb).htm"><b>64</b></a> <a href="../xscinstruct_hh/B(2)_(Thumb).htm"><b>65</b></a> <a href="../xscinstruct_hh/B(1)_(Thumb).htm"><b>66</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).htm"><b>67</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).htm"><b>68</b></a> <a href="../xscinstruct_hh/AND_(Thumb).htm"><b>69</b></a> <a href="../xscinstruct_hh/INST_BX.htm"><b>70</b></a> <a href="../xscinstruct_hh/INST_BLX(2).htm"><b>71</b></a> <a href="../xscinstruct_hh/INST_BLX(1).htm"><b>72</b></a> </nobr><br><nobr><a name="bms_T_I"></a><a name="subkey_T_I"></a>ti <a href="../Pentium4_HH/Events4/trace_cache_deliver_mode.htm"><b>1</b></a> <a href="../Pentium4_HH/Events4/trace_cache_build_mode.htm"><b>2</b></a> <a href="../Pentium4_HH/Events4/Thread_Independent.htm"><b>3</b></a> <a href="../Pentium4_HH/Events4/streaming_simd_extensions_input_assists.htm"><b>4</b></a> <a href="../Pentium4_HH/Events4/WCB_Full_Evictions.htm"><b>5</b></a> <a href="../Pentium4_HH/Advice4_HH/cache_line_splits_due_to_stores.htm"><b>6</b></a> <a href="../Pentium4_HH/Advice4_HH/cache_line_splits_due_to_loads.htm"><b>7</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/itlb_page_walk_misses.htm"><b>8</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/full_sized_read_invalidate_bus_utilization.htm"><b>9</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/dtlb_page_walk_misses.htm"><b>10</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/cache_line_splits_due_to_stores.htm"><b>11</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/cache_line_splits_due_to_loads.htm"><b>12</b></a> <a href="../Pentium4_HH/Advice4_HH/itlb_page_walk_misses.htm"><b>13</b></a> <a href="../Pentium4_HH/Advice4_HH/full_sized_read_invalidate_bus_utilization.htm"><b>14</b></a> <a href="../Pentium4_HH/Advice4_HH/dtlb_page_walk_misses.htm"><b>15</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/streaming_simd_extensions_input_assists.htm"><b>16</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/read_bus_utilization.htm"><b>17</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/partial_wc_memory_transactions.htm"><b>18</b></a> <a href="../Pentium4_HH/Advice4_HH/read_bus_utilization.htm"><b>19</b></a> <a href="../Pentium4_HH/Advice4_HH/partial_wc_memory_transactions.htm"><b>20</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/write_bus_utilization.htm"><b>21</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/uncacheable_memory_transactions.htm"><b>22</b></a> <a href="../Pentium4_HH/Advice4_HH/write_bus_utilization.htm"><b>23</b></a> <a href="../Pentium4_HH/Advice4_HH/uncacheable_memory_transactions.htm"><b>24</b></a> <a href="../Pentium4_HH/Advice4_HH/streaming_simd_extensions_input_assists.htm"><b>25</b></a> <a href="../Pentium4_HH/Events4/about_ht_classifications.htm"><b>26</b></a> <a href="../Pentium4_HH/Events4/all_wcb_evictions.htm"><b>27</b></a> <a href="../Pentium4_HH/Events4/bus_data_ready_from_the_processor.htm"><b>28</b></a> <a href="../Pentium4_HH/Events4/page_walk_miss_itlb.htm"><b>29</b></a> <a href="../Pentium4_HH/Events4/page_walk_dtlb_all_misses.htm"><b>30</b></a> </nobr><br><a name="bm_T"></a><a name="subkey_T_I"></a><a href="../ht_index.htm"><b>TI</b></a> <br><nobr><a name="bm_T"></a>times <a href="../xscinstruct_hh/INST_STRB.htm"><b>1</b></a> <a href="../xscinstruct_hh/INST_STR.htm"><b>2</b></a> <a href="../xscinstruct_hh/LSR(2)_(Thumb).htm"><b>3</b></a> <a href="../xscinstruct_hh/LSR(1)_(Thumb).htm"><b>4</b></a> <a href="../xscinstruct_hh/LSL(2)_(Thumb).htm"><b>5</b></a> <a href="../xscinstruct_hh/LSL(1)_(Thumb).htm"><b>6</b></a> <a href="../xscinstruct_hh/ROR_(Thumb).htm"><b>7</b></a> <a href="../xscinstruct_hh/ASR(2)_(Thumb).htm"><b>8</b></a> <a href="../xscinstruct_hh/ASR(1)__(Thumb).htm"><b>9</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct32_hh/vc275.htm"><b>timestampcounter</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/brp-operation.htm"><b>timm</b></a> <br><nobr><a name="bm_T"></a>timm9 <a href="../instruct64_hh/brp_-_branch_predict_instruction.htm"><b>1</b></a> <a href="../instruct64_hh/6400294.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_T"></a>tinsr <a href="../xscinstruct_hh/TMRC.htm"><b>1</b></a> <a href="../xscinstruct_hh/TMCR.htm"><b>2</b></a> <a href="../xscinstruct_hh/TINSR.htm"><b>3</b></a> <a href="../xscinstruct_hh/TBCST.htm"><b>4</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>5</b></a> </nobr><br><a name="bm_T"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>TINSR</b></a> <br><a name="bm_T"></a><a href="../xscinstruct_hh/WZERO.htm"><b>tinsrb</b></a> <br><a name="bm_T"></a><a href="../xscinstruct_hh/TINSR.htm"><b>tinsrlength</b></a> <br><nobr><a name="bms_T_L"></a><a name="subkey_T_L"></a>TLB <a href="../instruct32_hh/guideline_for_monitor_mwait.htm"><b>1</b></a> <a href="../ht_index.htm"><b>2</b></a> <a href="../instruct32_hh/vc46.htm"><b>3</b></a> <a href="../instruct64_hh/6400547.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_T"></a>tlb <a href="../PentiumM_HH/EventsB/cycles_instruction_fetch_stalled.htm"><b>1</b></a> <a href="../Itanium2_HH/Events642/hpw_data_references.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/FE_LOST_BW.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/fe_bubble.html"><b>4</b></a> <a href="../Itanium2_HH/Events642/dtlb_inserts_hpw_retired.html"><b>5</b></a> <a href="../Itanium2_HH/Events642/dtlb_inserts_hpw.html"><b>6</b></a> <a href="../instruct32_hh/vc324.htm"><b>7</b></a> <a href="../Itanium2_HH/Events642/L1DTLB_TRANSFER.html"><b>8</b></a> <a href="../Itanium2_HH/Events642/ITLB_MISSES_FETCH.html"><b>9</b></a> <a href="../Itanium2_HH/Events642/ideal_be_lost_bw_due_to_fe.html"><b>10</b></a> <a href="../instruct32_hh/vc46.htm"><b>11</b></a> <a href="../Itanium2_HH/Events642/l1itlb_inserts_hpw.html"><b>12</b></a> <a href="../instruct64_hh/6400548.htm"><b>13</b></a> <a href="../instruct64_hh/6400523.htm"><b>14</b></a> <a href="../PentiumM_HH/EventsB/instruction_tlb_misses.htm"><b>15</b></a> <a href="../instruct64_hh/6400569.htm"><b>16</b></a> <a href="../PentiumM_HH/EventsB/l2_cache_reads.htm"><b>17</b></a> <a href="../PentiumM_HH/EventsB/l2_cache_read_misses_highly_correlated.htm"><b>18</b></a> <a href="../Itanium2_HH/Events642/L2DTLB_MISSES.html"><b>19</b></a> <a href="../instruct64_hh/loadrs_-_Load_Register_Stack_Instruction.htm"><b>20</b></a> <a href="../instruct64_hh/itr_-_insert_translation_register_instruction.htm"><b>21</b></a> <a href="../instruct64_hh/itc_-_insert_translation_cache_instruction.htm"><b>22</b></a> <a href="../instruct64_hh/epc_-_enter_privileged_code_instruction.htm"><b>23</b></a> <a href="../instruct32_hh/vc142.htm"><b>24</b></a> <a href="../PentiumM_HH/EventsB/l2_cache_writes.htm"><b>25</b></a> <a href="../PentiumM_HH/EventsB/l2_cache_write_misses_highly_correlated.htm"><b>26</b></a> <a href="../instruct64_hh/ptc.g_ptc.g_-_purge_global_translation_cache_instructions.htm"><b>27</b></a> <a href="../instruct64_hh/probe_-_probe_access_instruction.htm"><b>28</b></a> <a href="../instruct64_hh/tpa_-_translate_to_physical_address_instruction.htm"><b>29</b></a> <a href="../instruct32_hh/vc178.htm"><b>30</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/itlb_page_walk_misses.htm"><b>31</b></a> <a href="../Pentium4_HH/Advice4_HH/itlb_page_walk_misses.htm"><b>32</b></a> <a href="../Itanium2_HH/ER642/l1itlb_references.html"><b>33</b></a> <a href="../Itanium2_HH/ER642/l1itlb_miss_ratio.html"><b>34</b></a> <a href="../Itanium2_HH/ER642/l1itlb_ear_events.html"><b>35</b></a> <a href="../Itanium2_HH/ER642/l1dtlb_references.html"><b>36</b></a> <a href="../Itanium2_HH/ER642/l1dtlb_for_l1d_miss_ratio.html"><b>37</b></a> <a href="../Itanium2_HH/ER642/l1dtlb_ear_events.html"><b>38</b></a> <a href="../XScale_HH/XscEvents/Undeliverable_Instruction_(0x1).htm"><b>39</b></a> <a href="../XScale_HH/XscEvents/Instruction_TLB_Miss_(0x3).htm"><b>40</b></a> <a href="../Itanium2_HH/ER642/l2dtlb_miss_ratio1.html"><b>41</b></a> <a href="../Itanium2_HH/ER642/l2dtlb_miss_ratio.html"><b>42</b></a> <a href="../PentiumM_HH/ERB/dtlb_miss_rate.htm"><b>43</b></a> <a href="../Itanium2_HH/Events642/be_lost_bw_due_to_fe.html"><b>44</b></a> <a href="../Itanium2_HH/Events642/about_tlb_events.htm"><b>45</b></a> <a href="../PentiumM_HH/ERB/instruction_tlb_misses_per_instructions_retired.htm"><b>46</b></a> <a href="../Pentium4_HH/Events4/itlb_misses.htm"><b>47</b></a> <a href="../Pentium4_HH/Events4/dtlb_store_misses_retired.htm"><b>48</b></a> <a href="../Pentium4_HH/Events4/dtlb_load_and_store_misses_retired.htm"><b>49</b></a> <a href="../Pentium4_HH/Events4/dltb_load_misses_retired.htm"><b>50</b></a> <a href="../Pentium4_HH/Events4/page_walk_miss_itlb.htm"><b>51</b></a> <a href="../Pentium4_HH/Events4/page_walk_dtlb_all_misses.htm"><b>52</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/tak_-_translation_access_key_instruction.htm"><b>tlb_access_key</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/ptc.g,_ptc.ga-operation.htm"><b>tlb_broadcast_purge</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/epc-operation.htm"><b>tlb_enter_privileged_code</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/probe-operation.htm"><b>tlb_grant_permission</b></a> <br><nobr><a name="bm_T"></a>tlb_insert_data <a href="../instruct64_hh/itr-operation.htm"><b>1</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_T"></a>tlb_insert_inst <a href="../instruct64_hh/itr-operation.htm"><b>1</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_T"></a>tlb_may_purge_dtc_entries <a href="../instruct64_hh/itr-operation.htm"><b>1</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>2</b></a> <a href="../instruct64_hh/ptr-operation.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_T"></a>tlb_may_purge_itc_entries <a href="../instruct64_hh/itr-operation.htm"><b>1</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>2</b></a> <a href="../instruct64_hh/ptr-operation.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_T"></a>tlb_must_purge_dtc_entries <a href="../instruct64_hh/itr-operation.htm"><b>1</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>2</b></a> <a href="../instruct64_hh/ptr-operation.htm"><b>3</b></a> <a href="../instruct64_hh/ptc.l_-_purge_local_translation_cache_instruction.htm"><b>4</b></a> <a href="../instruct64_hh/ptc.g,_ptc.ga-operation.htm"><b>5</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/ptr-operation.htm"><b>tlb_must_purge_dtr_entries</b></a> <br><nobr><a name="bm_T"></a>tlb_must_purge_itc_entries <a href="../instruct64_hh/itr-operation.htm"><b>1</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>2</b></a> <a href="../instruct64_hh/ptr-operation.htm"><b>3</b></a> <a href="../instruct64_hh/ptc.l_-_purge_local_translation_cache_instruction.htm"><b>4</b></a> <a href="../instruct64_hh/ptc.g,_ptc.ga-operation.htm"><b>5</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/ptr-operation.htm"><b>tlb_must_purge_itr_entries</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/ptc.e_purge_translation_cache_entry_instruction.htm"><b>tlb_purge_translation_cache</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/itc-operation.htm"><b>tlb_replacement_algorithm</b></a> <br><nobr><a name="bm_T"></a>tlb_search_pkr <a href="../instruct64_hh/6400546.htm"><b>1</b></a> <a href="../instruct64_hh/6400299.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_T"></a>tlb_translate <a href="../instruct64_hh/6400199.htm"><b>1</b></a> <a href="../instruct64_hh/6400547.htm"><b>2</b></a> <a href="../instruct64_hh/probe-operation.htm"><b>3</b></a> <a href="../instruct64_hh/6400285.htm"><b>4</b></a> <a href="../instruct64_hh/6400283.htm"><b>5</b></a> <a href="../instruct64_hh/6400281.htm"><b>6</b></a> <a href="../instruct64_hh/6400279.htm"><b>7</b></a> <a href="../instruct64_hh/6400273.htm"><b>8</b></a> <a href="../instruct64_hh/6400365.htm"><b>9</b></a> <a href="../instruct64_hh/6400363.htm"><b>10</b></a> <a href="../instruct64_hh/6400381.htm"><b>11</b></a> <a href="../instruct64_hh/6400166.htm"><b>12</b></a> </nobr><br><nobr><a name="bm_T"></a>tlb_translate_nonaccess <a href="../instruct64_hh/6400548.htm"><b>1</b></a> <a href="../instruct64_hh/tpa_-_translate_to_physical_address_instruction.htm"><b>2</b></a> <a href="../instruct64_hh/6400184.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_T"></a>tlb_type <a href="../instruct64_hh/itr-operation.htm"><b>1</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>2</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.htm"><b>tlb_vhpt_hash</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.htm"><b>tlb_vhpt_tag</b></a> <br><nobr><a name="bm_T"></a>tlbmiss <a href="../Itanium2_HH/Events642/FE_LOST_BW.html"><b>1</b></a> <a href="../Itanium2_HH/Events642/fe_bubble.html"><b>2</b></a> <a href="../Itanium2_HH/Events642/ideal_be_lost_bw_due_to_fe.html"><b>3</b></a> <a href="../Itanium2_HH/Events642/be_lost_bw_due_to_fe.html"><b>4</b></a> </nobr><br><nobr><a name="bms_T_M"></a><a name="subkey_T_M"></a>TM <a href="../ht_index.htm"><b>1</b></a> <a href="../instruct32_hh/vc46.htm"><b>2</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_ii_processor.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_T"></a>tm <a href="../PentiumM_HH/EventsB/ev3_074.htm"><b>1</b></a> <a href="../PentiumM_HH/EventsB/ev3_073.htm"><b>2</b></a> <a href="../PentiumM_HH/EventsB/ev3_072.htm"><b>3</b></a> <a href="../PentiumM_HH/EventsB/ev3_071.htm"><b>4</b></a> <a href="../PentiumM_HH/EventsB/ev3_070.htm"><b>5</b></a> <a href="../PentiumM_HH/EventsB/ev3_069.htm"><b>6</b></a> <a href="../PentiumM_HH/EventsB/data_memory_references_all.htm"><b>7</b></a> <a href="../PentiumM_HH/EventsB/cycles_l2_data_bus_busy_transferring_data_to_cpu.htm"><b>8</b></a> <a href="../PentiumM_HH/EventsB/cycles_l2_data_bus_busy.htm"><b>9</b></a> <a href="../Pentium4_HH/Events4/self-modifying_code_clear.htm"><b>10</b></a> <a href="../ht_index.htm"><b>11</b></a> <a href="../xscinstruct_hh/INST_ORR.htm"><b>12</b></a> <a href="../xscinstruct_hh/INST_MVN.htm"><b>13</b></a> <a href="../xscinstruct_hh/INST_MUL.htm"><b>14</b></a> <a href="../xscinstruct_hh/INST_MSR.htm"><b>15</b></a> <a href="../xscinstruct_hh/INST_MRC.htm"><b>16</b></a> <a href="../xscinstruct_hh/INST_MOV.htm"><b>17</b></a> <a href="../xscinstruct_hh/INST_MLA.htm"><b>18</b></a> <a href="../PentiumM_HH/EventsB/ev3_091.htm"><b>19</b></a> <a href="../PentiumM_HH/EventsB/ev3_090.htm"><b>20</b></a> <a href="../PentiumM_HH/EventsB/ev3_089.htm"><b>21</b></a> <a href="../PentiumM_HH/EventsB/ev3_088.htm"><b>22</b></a> <a href="../PentiumM_HH/EventsB/ev3_087.htm"><b>23</b></a> <a href="../PentiumM_HH/EventsB/ev3_086.htm"><b>24</b></a> <a href="../PentiumM_HH/EventsB/ev3_085.htm"><b>25</b></a> <a href="../PentiumM_HH/EventsB/ev3_084.htm"><b>26</b></a> <a href="../PentiumM_HH/EventsB/ev3_083.htm"><b>27</b></a> <a href="../PentiumM_HH/EventsB/ev3_082.htm"><b>28</b></a> <a href="../PentiumM_HH/EventsB/ev3_081.htm"><b>29</b></a> <a href="../PentiumM_HH/EventsB/ev3_078.htm"><b>30</b></a> <a href="../Pentium4_HH/Events4/streaming_simd_extensions_input_assists.htm"><b>31</b></a> <a href="../xscinstruct_hh/INST_SMULL.htm"><b>32</b></a> <a href="../xscinstruct_hh/INST_SMLAL.htm"><b>33</b></a> <a href="../xscinstruct_hh/INST_SBC.htm"><b>34</b></a> <a href="../xscinstruct_hh/INST_RSC.htm"><b>35</b></a> <a href="../xscinstruct_hh/INST_RSB.htm"><b>36</b></a> <a href="../Pentium4_HH/Lips/FIFO_Buffer.htm"><b>37</b></a> <a href="../Pentium4_HH/Lips/about_penalties_for_pentium_4_processor.htm"><b>38</b></a> <a href="../Pentium4_HH/Events4/x87_input_assists.htm"><b>39</b></a> <a href="../Pentium4_HH/Events4/unknown_pentium(r)_4_processor_event.htm"><b>40</b></a> <a href="../xscinstruct_hh/INST_UMULL.htm"><b>41</b></a> <a href="../xscinstruct_hh/INST_UMLAL.htm"><b>42</b></a> <a href="../xscinstruct_hh/INST_TST.htm"><b>43</b></a> <a href="../xscinstruct_hh/INST_TEQ.htm"><b>44</b></a> <a href="../xscinstruct_hh/INST_SUB.htm"><b>45</b></a> <a href="../PentiumM_HH/EventsB/instruction_tlb_misses.htm"><b>46</b></a> <a href="../PentiumM_HH/EventsB/hardware_interrupts_received.htm"><b>47</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_v_pen.htm"><b>48</b></a> <a href="../Pentium4_HH/Lips/lipsimp_agi_u_pen.htm"><b>49</b></a> <a href="../Pentium4_HH/Lips/lipsimm_disp.htm"><b>50</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_v_pen.htm"><b>51</b></a> <a href="../Pentium4_HH/Lips/lipsexp_agi_u_pen.htm"><b>52</b></a> <a href="../Pentium4_HH/Lips/lipsbasic_block.htm"><b>53</b></a> <a href="../Pentium4_HH/Lips/lipsbank_conflict.htm"><b>54</b></a> <a href="../PentiumM_HH/EventsB/l2_address_strobes__address_bus_utilization.htm"><b>55</b></a> <a href="../PentiumM_HH/EventsB/l1_lines_allocated.htm"><b>56</b></a> <a href="../Pentium4_HH/Lips/lipspenalty_and_pairing_issues_in_th.htm"><b>57</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_shift.htm"><b>58</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mul.htm"><b>59</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_mov_dep.htm"><b>60</b></a> <a href="../Pentium4_HH/Lips/lipsmmx_int_mem.htm"><b>61</b></a> <a href="../Pentium4_HH/Lips/LipsLongInst.htm"><b>62</b></a> <a href="../Pentium4_HH/Lips/lipslabel.htm"><b>63</b></a> <a href="../PentiumM_HH/EventsB/l2_lines_allocated_(hardware-prefetched_only).htm"><b>64</b></a> <a href="../PentiumM_HH/EventsB/l2_lines_allocated_(excluding_hardware-prefetched).htm"><b>65</b></a> <a href="../Pentium4_HH/Lips/lipsrep_prefix.htm"><b>66</b></a> <a href="../Pentium4_HH/Lips/lipspro_partial_stall.htm"><b>67</b></a> <a href="../Pentium4_HH/Lips/lipspro_mmx_trans.htm"><b>68</b></a> <a href="../Pentium4_HH/Lips/lipspro_mem_stall.htm"><b>69</b></a> <a href="../Pentium4_HH/Lips/lipsprev_np_fp.htm"><b>70</b></a> <a href="../Pentium4_HH/Lips/lipsprev_mm_int_mem.htm"><b>71</b></a> <a href="../Pentium4_HH/Lips/lipsprev_imm_disp.htm"><b>72</b></a> <a href="../Pentium4_HH/Lips/lipsprefix_pen.htm"><b>73</b></a> <a href="../Pentium4_HH/Lips/LipsPrefix.htm"><b>74</b></a> <a href="../Pentium4_HH/Lips/lipsprefetch_penalties.htm"><b>75</b></a> <a href="../xscinstruct_hh/TMIA.htm"><b>76</b></a> <a href="../PentiumM_HH/EventsB/misaligned_data_memory_reference.htm"><b>77</b></a> <a href="../Pentium4_HH/Lips/Static_Assembly_Analysis.htm"><b>78</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_with_mmx(tm_technology_processor.htm"><b>79</b></a> <a href="../Pentium4_HH/Lips/pentium(r)_iii_processor.htm"><b>80</b></a> <a href="../Pentium4_HH/Lips/LipsUnreachable_Code.htm"><b>81</b></a> <a href="../Pentium4_HH/Lips/lipsuncond_jmp_to_next.htm"><b>82</b></a> <a href="../Pentium4_HH/Lips/lipsshow_indications.htm"><b>83</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_first-level_cache_load_misses.htm"><b>84</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_cache_line_splits.htm"><b>85</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_branch_mispredictions.htm"><b>86</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_64k_aliasing.htm"><b>87</b></a> <a href="../PentiumM_HH/EventsB/taken_branch_retired.htm"><b>88</b></a> <a href="../PentiumM_HH/EventsB/taken_branch_mispredictions.htm"><b>89</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_second-level_cache_load_misses.htm"><b>90</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_memory_ordering_pipeline_clears.htm"><b>91</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_first-level_cache_load_misses.htm"><b>92</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_cache_line_splits.htm"><b>93</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/avoiding_branch_mispredictions.htm"><b>94</b></a> <a href="../Pentium4_HH/Advice4_HH/cautionary_statement.htm"><b>95</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_second-level_cache_load_misses.htm"><b>96</b></a> <a href="../Pentium4_HH/Advice4_HH/avoiding_memory_ordering_pipeline_clears.htm"><b>97</b></a> <a href="../Reference_HH/streaming_simd_extensions_2_(sse2)_technology.htm"><b>98</b></a> <a href="../Reference_HH/Intel_s_Software_Developer_s_Manuals.htm"><b>99</b></a> <a href="../Reference_HH/About_Instruction_Sets.htm"><b>100</b></a> <a href="../PentiumM_HH/LipsB/about_pentium(r)_m_penalties.htm"><b>101</b></a> <a href="../PentiumM_HH/EventsB/transitions_from_floating-point_to_mmxtm_instructions.htm"><b>102</b></a> <a href="../PentiumM_HH/EventsB/transition_from_mmxtm_instructions_to_fp_instructions.htm"><b>103</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/frequent_branch_mispredictions.htm"><b>104</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/cautionary_statement.htm"><b>105</b></a> <a href="../Pentium4_HH/Advice4_HH/mmx(tm)_instructions.htm"><b>106</b></a> <a href="../XScale_HH/LipsXSc/MAC.htm"><b>107</b></a> <a href="../XScale_HH/LipsXSc/LDRSTR_RES.htm"><b>108</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.htm"><b>109</b></a> <a href="../Pentium4_HH/Pentium4P_HH/AdviceP_HH/mmx_trade_instructions.htm"><b>110</b></a> <a href="../Pentium4_HH/Advice4_HH/mmx_trade__instructions.htm"><b>111</b></a> <a href="../XScale_HH/XscEvents/about_events.htm"><b>112</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.htm"><b>113</b></a> <a href="../XScale_HH/LipsXSc/Prefetch_Advice.htm"><b>114</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.htm"><b>115</b></a> <a href="../XScale_HH/LipsXSc/MemCP_RESOURCE.htm"><b>116</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/64-bit_mmxtm_instructions.htm"><b>117</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/128_bit_mmx_tm_instructions.htm"><b>118</b></a> <a href="../Pentium4_HH/ER4/64-bit_mmxtm_instructions.htm"><b>119</b></a> <a href="../Pentium4_HH/ER4/128_bit_mmx_tm_instructions.htm"><b>120</b></a> <a href="../Pentium4_HH/Advice4_HH/Try_the_Following_Enhancements_to_Decrease_Trace_Cache_Misses.htm"><b>121</b></a> <a href="../XScale_HH/XscEvents/wmmx_data_dependency_stall_(0x17).htm"><b>122</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/Non-Halted_Clockticks_Instructions_Retired_(Non-Halted_CPI).htm"><b>123</b></a> <a href="../Pentium4_HH/Pentium4P_HH/ERP/Clockticks_per_Instructions_Retired.htm"><b>124</b></a> <a href="../Pentium4_HH/ER4/non-halted_clockticks_instructions_retired_(non-halted_cpi).htm"><b>125</b></a> <a href="../Pentium4_HH/ER4/Clockticks_per_Instructions_Retired.htm"><b>126</b></a> <a href="../PentiumM_HH/AdviceB_HH/frequent_branch_mispredictions.htm"><b>127</b></a> <a href="../Pentium4_HH/Pentium4P_HH/EventsP/64k_aliasing_conflicts.htm"><b>128</b></a> <a href="../Pentium4_HH/Events4/128-bit_mmx(tm)_instructions_retired.htm"><b>129</b></a> <a href="../PentiumM_HH/ERB/abouteventratios_for_intel(r)_b_processors.htm"><b>130</b></a> <a href="../Pentium4_HH/Events4/about_bus_events_and_memory_events.htm"><b>131</b></a> <a href="../Pentium4_HH/Events4/about.htm"><b>132</b></a> <a href="../Pentium4_HH/Events4/64k_aliasing_conflicts.htm"><b>133</b></a> <a href="../Pentium4_HH/Events4/64-bit_mmx(tm)_instructions_retired.htm"><b>134</b></a> <a href="../Pentium4_HH/Events4/aboutevents.htm"><b>135</b></a> <a href="../Pentium4_HH/Events4/Counting_Clock_Cycles.htm"><b>136</b></a> <a href="../Pentium4_HH/Events4/Clockticks.htm"><b>137</b></a> <a href="../xscinstruct_hh/inst_adc.htm"><b>138</b></a> <a href="../PentiumM_HH/EventsB/clocks_while_interrupts_masked_and_an_interrupt_is_pending.htm"><b>139</b></a> <a href="../PentiumM_HH/EventsB/clocks_while_interrupts_masked.htm"><b>140</b></a> <a href="../PentiumM_HH/EventsB/bogus_branches.htm"><b>141</b></a> <a href="../Pentium4_HH/Events4/non-halted_clocktick.htm"><b>142</b></a> </nobr><br><nobr><a name="bm_T"></a>tmcr <a href="../xscinstruct_hh/TMRRC.htm"><b>1</b></a> <a href="../xscinstruct_hh/TMRC.htm"><b>2</b></a> <a href="../xscinstruct_hh/TMCRR.htm"><b>3</b></a> <a href="../xscinstruct_hh/TMCR.htm"><b>4</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>5</b></a> </nobr><br><a name="bm_T"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>TMCR</b></a> <br><a name="bm_T"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>TMCRR</b></a> <br><nobr><a name="bm_T"></a>tmcrr <a href="../xscinstruct_hh/TMRRC.htm"><b>1</b></a> <a href="../xscinstruct_hh/TMRC.htm"><b>2</b></a> <a href="../xscinstruct_hh/TMCRR.htm"><b>3</b></a> <a href="../xscinstruct_hh/TMCR.htm"><b>4</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>5</b></a> </nobr><br><a name="bm_T"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>TMIA</b></a> <br><nobr><a name="bm_T"></a>tmia <a href="../xscinstruct_hh/TMIAPH.htm"><b>1</b></a> <a href="../xscinstruct_hh/TMIA.htm"><b>2</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.htm"><b>3</b></a> <a href="../XScale_HH/LipsXSc/WREG_Penalty.htm"><b>4</b></a> <a href="../XScale_HH/LipsXSc/MulP_RESOURCE.htm"><b>5</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>6</b></a> </nobr><br><a name="bm_T"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>TMIAPH</b></a> <br><nobr><a name="bm_T"></a>tmiaph <a href="../xscinstruct_hh/TMIAPH.htm"><b>1</b></a> <a href="../xscinstruct_hh/TMIA.htm"><b>2</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_T"></a>tmiaxy <a href="../xscinstruct_hh/TMIAPH.htm"><b>1</b></a> <a href="../xscinstruct_hh/TMIA.htm"><b>2</b></a> </nobr><br><a name="bm_T"></a><a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>TMOVMSK</b></a> <br><nobr><a name="bm_T"></a>tmovmsk <a href="../xscinstruct_hh/TMOVMSK.htm"><b>1</b></a> <a href="../xscinstruct_hh/TEXTRM.htm"><b>2</b></a> <a href="../xscinstruct_hh/TEXTRC.htm"><b>3</b></a> <a href="../xscinstruct_hh/TANDC.htm"><b>4</b></a> <a href="../xscinstruct_hh/TORC.htm"><b>5</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>6</b></a> </nobr><br><a name="bm_T"></a><a href="../xscinstruct_hh/TMOVMSK.htm"><b>tmovmsklength</b></a> <br><nobr><a name="bm_T"></a>tmp_bool_res <a href="../instruct64_hh/6400205.htm"><b>1</b></a> <a href="../instruct64_hh/6400209.htm"><b>2</b></a> <a href="../instruct64_hh/6400237.htm"><b>3</b></a> <a href="../instruct64_hh/6400229.htm"><b>4</b></a> <a href="../instruct64_hh/6400227.htm"><b>5</b></a> <a href="../instruct64_hh/6400241.htm"><b>6</b></a> <a href="../instruct64_hh/6400178.htm"><b>7</b></a> <a href="../instruct64_hh/6400176.htm"><b>8</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/6400261.htm"><b>tmp_controls</b></a> <br><nobr><a name="bm_T"></a>tmp_default_result <a href="../instruct64_hh/6400203.htm"><b>1</b></a> <a href="../instruct64_hh/6400194.htm"><b>2</b></a> <a href="../instruct64_hh/6400218.htm"><b>3</b></a> <a href="../instruct64_hh/6400214.htm"><b>4</b></a> <a href="../instruct64_hh/fnma_-_floating-point_negative_multiply_add.htm"><b>5</b></a> <a href="../instruct64_hh/6400257.htm"><b>6</b></a> <a href="../instruct64_hh/6400255.htm"><b>7</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_default_result_pair <a href="../instruct64_hh/6400235.htm"><b>1</b></a> <a href="../instruct64_hh/6400233.htm"><b>2</b></a> <a href="../instruct64_hh/6400253.htm"><b>3</b></a> <a href="../instruct64_hh/6400251.htm"><b>4</b></a> <a href="../instruct64_hh/6400248.htm"><b>5</b></a> <a href="../instruct64_hh/6400244.htm"><b>6</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/6400186.htm"><b>tmp_flags</b></a> <br><nobr><a name="bm_T"></a>tmp_fp_env <a href="../instruct64_hh/6400488.htm"><b>1</b></a> <a href="../instruct64_hh/6400487.htm"><b>2</b></a> <a href="../instruct64_hh/6400481.htm"><b>3</b></a> <a href="../instruct64_hh/6400480.htm"><b>4</b></a> <a href="../instruct64_hh/6400205.htm"><b>5</b></a> <a href="../instruct64_hh/6400203.htm"><b>6</b></a> <a href="../instruct64_hh/6400194.htm"><b>7</b></a> <a href="../instruct64_hh/6400192.htm"><b>8</b></a> <a href="../instruct64_hh/6400218.htm"><b>9</b></a> <a href="../instruct64_hh/6400214.htm"><b>10</b></a> <a href="../instruct64_hh/6400209.htm"><b>11</b></a> <a href="../instruct64_hh/6400556.htm"><b>12</b></a> <a href="../instruct64_hh/6400237.htm"><b>13</b></a> <a href="../instruct64_hh/6400235.htm"><b>14</b></a> <a href="../instruct64_hh/6400233.htm"><b>15</b></a> <a href="../instruct64_hh/6400231.htm"><b>16</b></a> <a href="../instruct64_hh/6400229.htm"><b>17</b></a> <a href="../instruct64_hh/6400227.htm"><b>18</b></a> <a href="../instruct64_hh/6400253.htm"><b>19</b></a> <a href="../instruct64_hh/6400251.htm"><b>20</b></a> <a href="../instruct64_hh/6400248.htm"><b>21</b></a> <a href="../instruct64_hh/6400244.htm"><b>22</b></a> <a href="../instruct64_hh/6400241.htm"><b>23</b></a> <a href="../instruct64_hh/fnma_-_floating-point_negative_multiply_add.htm"><b>24</b></a> <a href="../instruct64_hh/6400257.htm"><b>25</b></a> <a href="../instruct64_hh/6400255.htm"><b>26</b></a> <a href="../instruct64_hh/6400458.htm"><b>27</b></a> <a href="../instruct64_hh/6400463.htm"><b>28</b></a> <a href="../instruct64_hh/6400460.htm"><b>29</b></a> <a href="../instruct64_hh/6400459.htm"><b>30</b></a> <a href="../instruct64_hh/6400178.htm"><b>31</b></a> <a href="../instruct64_hh/6400176.htm"><b>32</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_fr2 <a href="../instruct64_hh/6400192.htm"><b>1</b></a> <a href="../instruct64_hh/6400214.htm"><b>2</b></a> <a href="../instruct64_hh/6400237.htm"><b>3</b></a> <a href="../instruct64_hh/6400231.htm"><b>4</b></a> <a href="../instruct64_hh/6400229.htm"><b>5</b></a> <a href="../instruct64_hh/6400227.htm"><b>6</b></a> <a href="../instruct64_hh/6400241.htm"><b>7</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_fr3 <a href="../instruct64_hh/6400192.htm"><b>1</b></a> <a href="../instruct64_hh/6400237.htm"><b>2</b></a> <a href="../instruct64_hh/6400231.htm"><b>3</b></a> <a href="../instruct64_hh/6400229.htm"><b>4</b></a> <a href="../instruct64_hh/6400227.htm"><b>5</b></a> <a href="../instruct64_hh/6400253.htm"><b>6</b></a> <a href="../instruct64_hh/6400241.htm"><b>7</b></a> <a href="../instruct64_hh/6400257.htm"><b>8</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_growth <a href="../instruct64_hh/rfi-operation.htm"><b>1</b></a> <a href="../instruct64_hh/6400154.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_index <a href="../instruct64_hh/6400257.htm"><b>1</b></a> <a href="../instruct64_hh/6400255.htm"><b>2</b></a> <a href="../instruct64_hh/6400299.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_IP <a href="../instruct64_hh/rfi-operation.htm"><b>1</b></a> <a href="../instruct64_hh/6400154.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_ip <a href="../instruct64_hh/brl-operation.htm"><b>1</b></a> <a href="../instruct64_hh/rfi-operation.htm"><b>2</b></a> <a href="../instruct64_hh/6400154.htm"><b>3</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_isrcode <a href="../instruct64_hh/6400205.htm"><b>1</b></a> <a href="../instruct64_hh/6400203.htm"><b>2</b></a> <a href="../instruct64_hh/6400196.htm"><b>3</b></a> <a href="../instruct64_hh/6400194.htm"><b>4</b></a> <a href="../instruct64_hh/6400192.htm"><b>5</b></a> <a href="../instruct64_hh/6400218.htm"><b>6</b></a> <a href="../instruct64_hh/6400214.htm"><b>7</b></a> <a href="../instruct64_hh/6400211.htm"><b>8</b></a> <a href="../instruct64_hh/6400209.htm"><b>9</b></a> <a href="../instruct64_hh/6400207.htm"><b>10</b></a> <a href="../instruct64_hh/6400237.htm"><b>11</b></a> <a href="../instruct64_hh/6400235.htm"><b>12</b></a> <a href="../instruct64_hh/6400233.htm"><b>13</b></a> <a href="../instruct64_hh/6400231.htm"><b>14</b></a> <a href="../instruct64_hh/6400229.htm"><b>15</b></a> <a href="../instruct64_hh/6400227.htm"><b>16</b></a> <a href="../instruct64_hh/6400225.htm"><b>17</b></a> <a href="../instruct64_hh/6400222.htm"><b>18</b></a> <a href="../instruct64_hh/6400253.htm"><b>19</b></a> <a href="../instruct64_hh/6400251.htm"><b>20</b></a> <a href="../instruct64_hh/6400248.htm"><b>21</b></a> <a href="../instruct64_hh/6400244.htm"><b>22</b></a> <a href="../instruct64_hh/6400241.htm"><b>23</b></a> <a href="../instruct64_hh/6400239.htm"><b>24</b></a> <a href="../instruct64_hh/fnma_-_floating-point_negative_multiply_add.htm"><b>25</b></a> <a href="../instruct64_hh/6400268.htm"><b>26</b></a> <a href="../instruct64_hh/6400266.htm"><b>27</b></a> <a href="../instruct64_hh/6400264.htm"><b>28</b></a> <a href="../instruct64_hh/6400259.htm"><b>29</b></a> <a href="../instruct64_hh/6400257.htm"><b>30</b></a> <a href="../instruct64_hh/6400255.htm"><b>31</b></a> <a href="../instruct64_hh/6400283.htm"><b>32</b></a> <a href="../instruct64_hh/6400281.htm"><b>33</b></a> <a href="../instruct64_hh/6400275.htm"><b>34</b></a> <a href="../instruct64_hh/6400349.htm"><b>35</b></a> <a href="../instruct64_hh/6400365.htm"><b>36</b></a> <a href="../instruct64_hh/6400383.htm"><b>37</b></a> <a href="../instruct64_hh/6400158.htm"><b>38</b></a> <a href="../instruct64_hh/6400188.htm"><b>39</b></a> <a href="../instruct64_hh/6400182.htm"><b>40</b></a> <a href="../instruct64_hh/6400180.htm"><b>41</b></a> <a href="../instruct64_hh/6400178.htm"><b>42</b></a> <a href="../instruct64_hh/6400176.htm"><b>43</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_left <a href="../instruct64_hh/6400237.htm"><b>1</b></a> <a href="../instruct64_hh/6400229.htm"><b>2</b></a> <a href="../instruct64_hh/6400227.htm"><b>3</b></a> <a href="../instruct64_hh/6400241.htm"><b>4</b></a> <a href="../instruct64_hh/6400178.htm"><b>5</b></a> <a href="../instruct64_hh/6400176.htm"><b>6</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_len <a href="../instruct64_hh/6400172.htm"><b>1</b></a> <a href="../instruct64_hh/6400170.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_nat <a href="../instruct64_hh/6400313.htm"><b>1</b></a> <a href="../instruct64_hh/6400341.htm"><b>2</b></a> <a href="../instruct64_hh/6400337.htm"><b>3</b></a> <a href="../instruct64_hh/6400367.htm"><b>4</b></a> <a href="../instruct64_hh/6400386.htm"><b>5</b></a> <a href="../instruct64_hh/6400139.htm"><b>6</b></a> <a href="../instruct64_hh/6400137.htm"><b>7</b></a> <a href="../instruct64_hh/6400145.htm"><b>8</b></a> <a href="../instruct64_hh/6400143.htm"><b>9</b></a> <a href="../instruct64_hh/6400170.htm"><b>10</b></a> <a href="../instruct64_hh/6400164.htm"><b>11</b></a> <a href="../instruct64_hh/6400162.htm"><b>12</b></a> <a href="../instruct64_hh/6400188.htm"><b>13</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_paddr <a href="../instruct64_hh/6400273.htm"><b>1</b></a> <a href="../instruct64_hh/6400184.htm"><b>2</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/probe-operation.htm"><b>tmp_pl</b></a> <br><nobr><a name="bm_T"></a>tmp_pred_hi <a href="../instruct64_hh/6400253.htm"><b>1</b></a> <a href="../instruct64_hh/6400251.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_pred_lo <a href="../instruct64_hh/6400253.htm"><b>1</b></a> <a href="../instruct64_hh/6400251.htm"><b>2</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/ptc.g,_ptc.ga-operation.htm"><b>tmp_ptc_type</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/6400279.htm"><b>tmp_r2</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/6400279.htm"><b>tmp_r2nat</b></a> <br><nobr><a name="bm_T"></a>tmp_rel <a href="../instruct64_hh/6400192.htm"><b>1</b></a> <a href="../instruct64_hh/6400231.htm"><b>2</b></a> <a href="../instruct64_hh/6400323.htm"><b>3</b></a> <a href="../instruct64_hh/6400377.htm"><b>4</b></a> <a href="../instruct64_hh/6400375.htm"><b>5</b></a> <a href="../instruct64_hh/6400164.htm"><b>6</b></a> <a href="../instruct64_hh/6400162.htm"><b>7</b></a> <a href="../instruct64_hh/6400188.htm"><b>8</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_res <a href="../instruct64_hh/6400203.htm"><b>1</b></a> <a href="../instruct64_hh/6400196.htm"><b>2</b></a> <a href="../instruct64_hh/6400194.htm"><b>3</b></a> <a href="../instruct64_hh/6400218.htm"><b>4</b></a> <a href="../instruct64_hh/6400214.htm"><b>5</b></a> <a href="../instruct64_hh/6400235.htm"><b>6</b></a> <a href="../instruct64_hh/6400233.htm"><b>7</b></a> <a href="../instruct64_hh/6400253.htm"><b>8</b></a> <a href="../instruct64_hh/6400251.htm"><b>9</b></a> <a href="../instruct64_hh/6400248.htm"><b>10</b></a> <a href="../instruct64_hh/6400244.htm"><b>11</b></a> <a href="../instruct64_hh/fnma_-_floating-point_negative_multiply_add.htm"><b>12</b></a> <a href="../instruct64_hh/6400257.htm"><b>13</b></a> <a href="../instruct64_hh/6400255.htm"><b>14</b></a> <a href="../instruct64_hh/6400355.htm"><b>15</b></a> <a href="../instruct64_hh/6400139.htm"><b>16</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/6400383.htm"><b>tmp_res_128</b></a> <br><nobr><a name="bm_T"></a>tmp_res_hi <a href="../instruct64_hh/6400211.htm"><b>1</b></a> <a href="../instruct64_hh/6400237.htm"><b>2</b></a> <a href="../instruct64_hh/6400235.htm"><b>3</b></a> <a href="../instruct64_hh/6400233.htm"><b>4</b></a> <a href="../instruct64_hh/6400231.htm"><b>5</b></a> <a href="../instruct64_hh/6400229.htm"><b>6</b></a> <a href="../instruct64_hh/6400227.htm"><b>7</b></a> <a href="../instruct64_hh/6400225.htm"><b>8</b></a> <a href="../instruct64_hh/6400253.htm"><b>9</b></a> <a href="../instruct64_hh/6400251.htm"><b>10</b></a> <a href="../instruct64_hh/6400248.htm"><b>11</b></a> <a href="../instruct64_hh/6400244.htm"><b>12</b></a> <a href="../instruct64_hh/6400241.htm"><b>13</b></a> <a href="../instruct64_hh/6400239.htm"><b>14</b></a> <a href="../instruct64_hh/6400266.htm"><b>15</b></a> <a href="../instruct64_hh/6400264.htm"><b>16</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_res_lo <a href="../instruct64_hh/6400211.htm"><b>1</b></a> <a href="../instruct64_hh/6400237.htm"><b>2</b></a> <a href="../instruct64_hh/6400235.htm"><b>3</b></a> <a href="../instruct64_hh/6400233.htm"><b>4</b></a> <a href="../instruct64_hh/6400231.htm"><b>5</b></a> <a href="../instruct64_hh/6400229.htm"><b>6</b></a> <a href="../instruct64_hh/6400227.htm"><b>7</b></a> <a href="../instruct64_hh/6400225.htm"><b>8</b></a> <a href="../instruct64_hh/6400253.htm"><b>9</b></a> <a href="../instruct64_hh/6400251.htm"><b>10</b></a> <a href="../instruct64_hh/6400248.htm"><b>11</b></a> <a href="../instruct64_hh/6400244.htm"><b>12</b></a> <a href="../instruct64_hh/6400241.htm"><b>13</b></a> <a href="../instruct64_hh/6400239.htm"><b>14</b></a> <a href="../instruct64_hh/6400266.htm"><b>15</b></a> <a href="../instruct64_hh/6400264.htm"><b>16</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_rid <a href="../instruct64_hh/itr-operation.htm"><b>1</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>2</b></a> <a href="../instruct64_hh/ptr-operation.htm"><b>3</b></a> <a href="../instruct64_hh/ptc.l_-_purge_local_translation_cache_instruction.htm"><b>4</b></a> <a href="../instruct64_hh/ptc.g,_ptc.ga-operation.htm"><b>5</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_right <a href="../instruct64_hh/6400237.htm"><b>1</b></a> <a href="../instruct64_hh/6400229.htm"><b>2</b></a> <a href="../instruct64_hh/6400227.htm"><b>3</b></a> <a href="../instruct64_hh/6400241.htm"><b>4</b></a> <a href="../instruct64_hh/6400178.htm"><b>5</b></a> <a href="../instruct64_hh/6400176.htm"><b>6</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_size <a href="../instruct64_hh/itr-operation.htm"><b>1</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>2</b></a> <a href="../instruct64_hh/ptr-operation.htm"><b>3</b></a> <a href="../instruct64_hh/ptc.l_-_purge_local_translation_cache_instruction.htm"><b>4</b></a> <a href="../instruct64_hh/ptc.g,_ptc.ga-operation.htm"><b>5</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/6400299.htm"><b>tmp_slot</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/6400141.htm"><b>tmp_sof</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/6400141.htm"><b>tmp_sol</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/6400141.htm"><b>tmp_sor</b></a> <br><nobr><a name="bm_T"></a>tmp_src <a href="../instruct64_hh/6400313.htm"><b>1</b></a> <a href="../instruct64_hh/6400303.htm"><b>2</b></a> <a href="../instruct64_hh/6400367.htm"><b>3</b></a> <a href="../instruct64_hh/6400386.htm"><b>4</b></a> <a href="../instruct64_hh/6400139.htm"><b>5</b></a> <a href="../instruct64_hh/6400137.htm"><b>6</b></a> <a href="../instruct64_hh/6400145.htm"><b>7</b></a> <a href="../instruct64_hh/6400143.htm"><b>8</b></a> <a href="../instruct64_hh/6400170.htm"><b>9</b></a> <a href="../instruct64_hh/6400164.htm"><b>10</b></a> <a href="../instruct64_hh/6400162.htm"><b>11</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/6400244.htm"><b>tmp_sub</b></a> <br><nobr><a name="bm_T"></a>tmp_tag <a href="../instruct64_hh/brp-operation.htm"><b>1</b></a> <a href="../instruct64_hh/6400294.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_taken <a href="../instruct64_hh/brl-operation.htm"><b>1</b></a> <a href="../instruct64_hh/6400154.htm"><b>2</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/brp-operation.htm"><b>tmp_target</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/itr-operation.htm"><b>tmp_tr_type</b></a> <br><a name="bm_T"></a><a href="../instruct64_hh/6400292.htm"><b>tmp_type</b></a> <br><nobr><a name="bm_T"></a>tmp_unused <a href="../instruct64_hh/6400199.htm"><b>1</b></a> <a href="../instruct64_hh/6400365.htm"><b>2</b></a> <a href="../instruct64_hh/6400363.htm"><b>3</b></a> <a href="../instruct64_hh/6400381.htm"><b>4</b></a> <a href="../instruct64_hh/6400166.htm"><b>5</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_va <a href="../instruct64_hh/itr-operation.htm"><b>1</b></a> <a href="../instruct64_hh/itc-operation.htm"><b>2</b></a> <a href="../instruct64_hh/ptr-operation.htm"><b>3</b></a> <a href="../instruct64_hh/ptc.l_-_purge_local_translation_cache_instruction.htm"><b>4</b></a> <a href="../instruct64_hh/ptc.g,_ptc.ga-operation.htm"><b>5</b></a> <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.htm"><b>6</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.htm"><b>7</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_val <a href="../instruct64_hh/mov_psr-operation.htm"><b>1</b></a> <a href="../instruct64_hh/mov_cr_-_move_control_register_instruction.htm"><b>2</b></a> <a href="../instruct64_hh/6400299.htm"><b>3</b></a> <a href="../instruct64_hh/6400292.htm"><b>4</b></a> </nobr><br><nobr><a name="bm_T"></a>tmp_vr <a href="../instruct64_hh/ttag_-_translation_hashed_entry_tag_instruction.htm"><b>1</b></a> <a href="../instruct64_hh/thash_-_translation_hashed_entry_address_instuction.htm"><b>2</b></a> </nobr><br><a name="bm_T"></a><a href="../instruct64_hh/brp-operation.htm"><b>tmp_wh</b></a> <br><nobr><a name="bm_T"></a>TMRC <a href="../ht_index.htm"><b>1</b></a> <a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>2</b></a> </nobr><br><nobr><a name="bm_T"></a>tmrc <a href="../xscinstruct_hh/TMRRC.htm"><b>1</b></a> <a href="../xscinstruct_hh/TMRC.htm"><b>2</b></a> <a href="../xscinstruct_hh/TMCRR.htm"><b>3</b></a> <a href="../xscinstruct_hh/TMCR.htm"><b>4</b></a> <a href="../XScale_HH/LipsXSc/MAC.htm"><b>5</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.htm"><b>6</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>7</b></a> </nobr><br><nobr><a name="bm_T"></a>tmrrc <a href="../xscinstruct_hh/TMRRC.htm"><b>1</b></a> <a href="../xscinstruct_hh/TMRC.htm"><b>2</b></a> <a href="../xscinstruct_hh/TMCRR.htm"><b>3</b></a> <a href="../xscinstruct_hh/TMCR.htm"><b>4</b></a> <a href="../XScale_HH/LipsXSc/MAC.htm"><b>5</b></a> <a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.htm"><b>6</b></a> <a href="../XScale_HH/LipsXSc/CDT_RES.htm"><b>7</b></a> <a href="../xscinstruct_hh/32-bit_instructions.htm"><b>8</b></a> </nobr><br><nobr><a name="bm_T"></a>TMRRC <a href="../ht_index.htm"><b>1</b></a> <a href="../xscinstruct_hh/Inst_Overview_of_Instructions.htm"><b>2</b></a> </nobr><br><a name="bm_T"></a><a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.htm"><b>tmrrceq</b></a> <br><a name="bm_T"></a><a href="../XScale_HH/LipsXSc/CorIP_RESOURCE.htm"><b>tmrrcne</b></a> <br><br><br></p><p class="ftsbody" align="center"><a href="whlstf65.htm" target="_self" title="下一个搜索组"><b>&gt;&gt;</b></a>

</body>

</html>

