module FSM_Position (j, k, clk, rst, q);

		logic [3:0] state, next;
		
		always_ff @(posedge clk, posedge rst)
			if (rst)
				state <= 4'b0000;
			else
				state <= next;
		
		always_comb
			case (state)
				4'b0000: 
				4'b0001: 
				4'b0010: 
				4'b0011: 
				4'b0100: 
				4'b0101: 
				4'b0110: 
				4'b0111: 
				4'b1000: 
				default: begin 
								next = 4'b0000; 
								q = 4'b0000; 
							end
			endcase

endmodule
