
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003599                       # Number of seconds simulated
sim_ticks                                  3598906824                       # Number of ticks simulated
final_tick                               533170251078                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 139330                       # Simulator instruction rate (inst/s)
host_op_rate                                   180443                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 126611                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917896                       # Number of bytes of host memory used
host_seconds                                 28424.93                       # Real time elapsed on the host
sim_insts                                  3960451137                       # Number of instructions simulated
sim_ops                                    5129090553                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       362112                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       283520                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       409216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       200192                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1276800                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21760                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       262656                       # Number of bytes written to this memory
system.physmem.bytes_written::total            262656                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2829                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2215                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3197                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1564                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  9975                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2052                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2052                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1564920                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    100617220                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1493787                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     78779478                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1529353                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data    113705639                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1458221                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     55625780                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               354774397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1564920                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1493787                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1529353                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1458221                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6046280                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          72982162                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               72982162                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          72982162                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1564920                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    100617220                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1493787                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     78779478                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1529353                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data    113705639                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1458221                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     55625780                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              427756559                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus0.numCycles                 8630473                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3085516                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2531356                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       207091                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1295727                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1196916                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          300579                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8867                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3327596                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16800574                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3085516                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1497495                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3598376                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1039762                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        727576                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1637327                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        92458                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8482915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.429148                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317947                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4884539     57.58%     57.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354547      4.18%     61.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          335946      3.96%     65.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          317731      3.75%     69.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          260159      3.07%     72.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          189543      2.23%     74.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          137118      1.62%     76.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          211094      2.49%     78.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1792238     21.13%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8482915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.357514                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.946657                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3482459                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       695015                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3440424                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        39510                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825504                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       497868                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3885                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19958841                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10444                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825504                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3664645                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         327134                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        92334                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3291098                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       282197                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19369546                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           48                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        148947                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        82492                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            6                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26856005                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90236202                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90236202                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16795127                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10060833                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3783                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2064                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           695505                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1897972                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1019185                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23580                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       412397                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18050914                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3678                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14623408                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23132                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718822                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17430832                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          425                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8482915                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.723866                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.842325                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3001425     35.38%     35.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1711153     20.17%     55.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1351915     15.94%     71.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       819010      9.65%     81.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       836326      9.86%     91.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379971      4.48%     95.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       245840      2.90%     98.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        67004      0.79%     99.17% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70271      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8482915                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63685     58.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21284     19.38%     77.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24829     22.61%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12020659     82.20%     82.20% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200489      1.37%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1594      0.01%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.58% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1550209     10.60%     94.18% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       850457      5.82%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14623408                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.694392                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109798                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007508                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37862660                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23773638                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14248061                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14733206                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        45407                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       665610                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          436                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          229                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       237215                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           77                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825504                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         240980                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14321                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18054593                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        80441                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1897972                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1019185                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2056                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9848                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1439                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          229                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       123516                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       114923                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238439                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14379679                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1470933                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243728                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2307316                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2020544                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            836383                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.666152                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14258804                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14248061                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9201498                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24884556                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.650902                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369767                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12239191                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5816300                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3253                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206378                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7657411                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.598346                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.113946                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3064908     40.03%     40.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2050152     26.77%     66.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       852193     11.13%     77.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431476      5.63%     83.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       450003      5.88%     89.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       227308      2.97%     92.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       154184      2.01%     94.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        88927      1.16%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       338260      4.42%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7657411                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12239191                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2014329                       # Number of memory references committed
system.switch_cpus0.commit.loads              1232359                       # Number of loads committed
system.switch_cpus0.commit.membars               1618                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1757708                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009334                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240449                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       338260                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25374486                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36937023                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4521                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 147558                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12239191                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.863047                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.863047                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.158685                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.158685                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65008162                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19490719                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18743299                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3246                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus1.numCycles                 8630473                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3077917                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2679158                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       202284                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1546266                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1489332                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          217868                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6220                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3754078                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17081040                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3077917                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1707200                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3623107                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         938093                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        380518                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1846375                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        97182                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8492265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.320597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.292159                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4869158     57.34%     57.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          645376      7.60%     64.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          322908      3.80%     68.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          238153      2.80%     71.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          196639      2.32%     73.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          171082      2.01%     75.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59476      0.70%     76.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          213129      2.51%     79.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1776344     20.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8492265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356634                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.979155                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3887524                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       354938                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3500776                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17525                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        731498                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       342210                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3093                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19114697                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4669                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        731498                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4049689                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         157324                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        43629                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3354731                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       155390                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18515108                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77142                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        64824                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24551568                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84344299                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84344299                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16159635                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8391905                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2354                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1259                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           394490                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2811791                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       648361                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8248                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       149237                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17428989                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2360                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14879662                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        20161                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4992776                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13588423                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          139                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8492265                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.752143                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.863158                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3029160     35.67%     35.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1829663     21.55%     57.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       890230     10.48%     67.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1068485     12.58%     80.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       819966      9.66%     89.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       513202      6.04%     95.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       224348      2.64%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        65566      0.77%     99.39% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51645      0.61%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8492265                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63509     73.27%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         12983     14.98%     88.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        10187     11.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11687084     78.54%     78.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       119234      0.80%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1088      0.01%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2529719     17.00%     96.35% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       542537      3.65%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14879662                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.724084                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86679                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005825                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38358428                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22424236                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14367495                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14966341                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        24442                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       778653                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       169781                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        731498                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          89200                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         7838                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17431349                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67592                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2811791                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       648361                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1252                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4150                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           48                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       103077                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118435                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       221512                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14558512                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2420966                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       321149                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2948439                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2180151                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            527473                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.686873                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14394350                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14367495                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8652026                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21375486                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.664740                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.404764                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10821165                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12316781                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5114673                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2221                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       200378                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7760767                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.587057                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.296101                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3605129     46.45%     46.45% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1665468     21.46%     67.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       903621     11.64%     79.56% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       331321      4.27%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       281863      3.63%     87.46% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       125520      1.62%     89.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       303325      3.91%     92.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81054      1.04%     94.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       463466      5.97%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7760767                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10821165                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12316781                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2511711                       # Number of memory references committed
system.switch_cpus1.commit.loads              2033131                       # Number of loads committed
system.switch_cpus1.commit.membars               1104                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1925472                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10759147                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       168299                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       463466                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24728651                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35595376                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4128                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 138208                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10821165                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12316781                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10821165                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.797555                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.797555                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.253832                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.253832                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67380876                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18871744                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19695814                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2218                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8630473                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3139567                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2546230                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       213422                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1302485                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1236689                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          333650                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9171                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3284756                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              17288742                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3139567                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1570339                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3650061                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1122575                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        595533                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           30                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines          1617569                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        99378                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8434618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.527339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.324974                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4784557     56.73%     56.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          227904      2.70%     59.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          260033      3.08%     62.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          473893      5.62%     68.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          216561      2.57%     70.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          327503      3.88%     74.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          177961      2.11%     76.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          153686      1.82%     78.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1812520     21.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8434618                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.363777                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.003221                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3466309                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       547107                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3483440                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        35587                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        902172                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       535335                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred         2098                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20586327                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         4905                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        902172                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3656032                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         148742                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       137227                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3324902                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       265536                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19778821                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         4711                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        142137                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        77277                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         1126                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     27691990                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     92128744                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     92128744                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     17046812                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10645144                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         4156                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         2497                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           681254                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1843772                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       943017                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        13975                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       274641                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18581008                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         4156                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14968123                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29175                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6266695                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18749256                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          784                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8434618                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.774606                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.924811                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2957730     35.07%     35.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1794575     21.28%     56.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1206405     14.30%     70.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       842175      9.98%     80.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       711967      8.44%     89.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       381504      4.52%     93.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       377690      4.48%     98.07% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        87891      1.04%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        74681      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8434618                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         108636     76.30%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     76.30% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15365     10.79%     87.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        18378     12.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12477987     83.36%     83.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       211663      1.41%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1649      0.01%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1490229      9.96%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       786595      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14968123                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.734334                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             142380                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.009512                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38542417                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24852017                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14534327                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      15110503                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        29532                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       719339                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          197                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          169                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       238368                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        902172                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          58878                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         9240                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18585167                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        65195                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1843772                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       943017                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         2473                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          6710                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          169                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       125256                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       123369                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       248625                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14684034                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1391379                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       284087                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2145835                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2080319                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            754456                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.701417                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14545771                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14534327                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9514188                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26691373                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.684071                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356452                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9991646                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12271627                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6313570                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       216150                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7532446                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.629169                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.163400                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2978625     39.54%     39.54% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2049263     27.21%     66.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       841167     11.17%     77.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       419384      5.57%     83.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       427348      5.67%     89.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       166776      2.21%     91.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       182829      2.43%     93.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7        94800      1.26%     95.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       372254      4.94%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7532446                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9991646                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12271627                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1829076                       # Number of memory references committed
system.switch_cpus2.commit.loads              1124431                       # Number of loads committed
system.switch_cpus2.commit.membars               1676                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1764267                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         11055757                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       249682                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       372254                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25745220                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           38073373                       # The number of ROB writes
system.switch_cpus2.timesIdled                   5172                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 195855                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9991646                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12271627                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9991646                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.863769                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.863769                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.157717                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.157717                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        66014059                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       20088645                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       19044336                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3366                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8630473                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         3236067                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2637251                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       214561                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1361359                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1260837                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          346274                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         9615                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      3336223                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              17683611                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            3236067                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1607111                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3706043                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1153866                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        512407                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1637537                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        93339                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8490905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.579770                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.370873                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4784862     56.35%     56.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          256879      3.03%     59.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          271079      3.19%     62.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          426187      5.02%     67.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          201492      2.37%     69.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          285068      3.36%     73.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          192728      2.27%     75.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          141572      1.67%     77.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1931038     22.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8490905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.374958                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.048974                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3512692                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       466781                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3546644                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        29635                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        935152                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       548403                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred         1079                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      21129846                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         4069                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        935152                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3689891                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         106552                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       131388                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3397355                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       230559                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      20369950                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           23                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        133257                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        67853                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     28514448                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     94982476                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     94982476                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     17424542                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        11089906                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3503                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1787                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           602217                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1896372                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       979902                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        10526                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       366103                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          19091199                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3519                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         15172408                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27226                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6559271                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     20268275                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8490905                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.786901                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.928076                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2941322     34.64%     34.64% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1831058     21.56%     56.21% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1222637     14.40%     70.61% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       810754      9.55%     80.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       736125      8.67%     88.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       414873      4.89%     93.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       372755      4.39%     98.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        82629      0.97%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        78752      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8490905                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         114129     78.04%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         16115     11.02%     89.06% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        15998     10.94%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12663420     83.46%     83.46% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       201931      1.33%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1714      0.01%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1506729      9.93%     94.74% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       798614      5.26%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      15172408                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.758004                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             146242                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.009639                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     39009189                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     25654103                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14741062                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      15318650                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        21531                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       755774                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          116                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       257803                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        935152                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          64741                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        13187                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     19094721                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        49415                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1896372                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       979902                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1779                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         10769                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          116                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       129790                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       120157                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249947                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14899950                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1405532                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       272458                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2177199                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2117264                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            771667                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.726435                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14752178                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14741062                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          9679216                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         27525817                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.708025                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351641                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10154210                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     12502591                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6592162                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3493                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       216506                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7555753                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.654711                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.173394                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2891762     38.27%     38.27% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2137045     28.28%     66.56% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       850739     11.26%     77.82% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       426751      5.65%     83.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       394348      5.22%     88.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       181359      2.40%     91.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       195033      2.58%     93.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       100298      1.33%     94.99% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       378418      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7555753                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10154210                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      12502591                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1862697                       # Number of memory references committed
system.switch_cpus3.commit.loads              1140598                       # Number of loads committed
system.switch_cpus3.commit.membars               1740                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1805245                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11263094                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       257803                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       378418                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            26271919                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           39125683                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4076                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 139568                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10154210                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             12502591                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10154210                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.849940                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.849940                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.176553                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.176553                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        66906739                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20440767                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       19451029                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3480                       # number of misc regfile writes
system.l2.replacements                           9978                       # number of replacements
system.l2.tagsinuse                       8187.737397                       # Cycle average of tags in use
system.l2.total_refs                           420109                       # Total number of references to valid blocks.
system.l2.sampled_refs                          18167                       # Sample count of references to valid blocks.
system.l2.avg_refs                          23.124842                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            59.644009                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     26.988916                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1176.560841                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     24.416021                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    961.431479                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     26.775279                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1171.894280                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     22.919343                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    659.108602                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1307.039454                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            940.615521                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           1053.920517                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            756.423134                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007281                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003295                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.143623                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.002980                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.117362                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003268                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.143054                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002798                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.080458                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.159551                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.114821                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.128652                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.092337                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999480                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         7483                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3453                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         4341                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2967                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   18255                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3962                       # number of Writeback hits
system.l2.Writeback_hits::total                  3962                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           46                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           64                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   186                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         7529                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3477                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         4405                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         3019                       # number of demand (read+write) hits
system.l2.demand_hits::total                    18441                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         7529                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3477                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         4405                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         3019                       # number of overall hits
system.l2.overall_hits::total                   18441                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           44                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2829                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         2215                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         3197                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         1564                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  9975                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           44                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2829                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         2215                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         3197                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1564                       # number of demand (read+write) misses
system.l2.demand_misses::total                   9975                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           44                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2829                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         2215                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         3197                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1564                       # number of overall misses
system.l2.overall_misses::total                  9975                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2038268                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    136983916                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2014247                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    101795949                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2310626                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    145121626                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      1874290                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data     72219891                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       464358813                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2038268                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    136983916                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2014247                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    101795949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2310626                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    145121626                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      1874290                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data     72219891                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        464358813                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2038268                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    136983916                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2014247                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    101795949                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2310626                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    145121626                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      1874290                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data     72219891                       # number of overall miss cycles
system.l2.overall_miss_latency::total       464358813                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10312                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         5668                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         7538                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         4531                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               28230                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3962                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3962                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           46                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           64                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               186                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10358                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5692                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         7602                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         4583                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                28416                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10358                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5692                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         7602                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         4583                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               28416                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.274341                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.390790                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.424118                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.345178                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.353348                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.273122                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.389143                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.420547                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.341261                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.351035                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.977778                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.273122                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.913043                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.389143                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.420547                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.953488                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.341261                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.351035                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46324.272727                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 48421.320608                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 47958.261905                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45957.539052                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 53735.488372                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 45393.064123                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 45714.390244                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 46176.400895                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 46552.261955                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46324.272727                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 48421.320608                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 47958.261905                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45957.539052                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 53735.488372                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 45393.064123                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 45714.390244                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 46176.400895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 46552.261955                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46324.272727                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 48421.320608                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 47958.261905                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45957.539052                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 53735.488372                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 45393.064123                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 45714.390244                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 46176.400895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 46552.261955                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2052                       # number of writebacks
system.l2.writebacks::total                      2052                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2829                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         2215                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         3197                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         1564                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             9975                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2829                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         2215                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         3197                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         1564                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9975                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2829                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         2215                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         3197                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         1564                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9975                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1789406                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    120800506                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1777227                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     89000437                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2065531                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    126740523                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      1638659                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data     63188535                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    407000824                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1789406                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    120800506                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1777227                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     89000437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2065531                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    126740523                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      1638659                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data     63188535                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    407000824                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1789406                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    120800506                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1777227                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     89000437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2065531                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    126740523                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      1638659                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data     63188535                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    407000824                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.274341                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.390790                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.424118                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.345178                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.353348                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.273122                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.389143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.420547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.341261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.351035                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.977778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.273122                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.913043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.389143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.420547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.953488                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.341261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.351035                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40668.318182                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 42700.779781                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42314.928571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 40180.784199                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 48035.604651                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39643.579293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 39967.292683                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 40401.876598                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40802.087619                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40668.318182                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 42700.779781                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42314.928571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 40180.784199                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 48035.604651                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 39643.579293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 39967.292683                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 40401.876598                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40802.087619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40668.318182                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 42700.779781                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42314.928571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 40180.784199                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 48035.604651                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 39643.579293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 39967.292683                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 40401.876598                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40802.087619                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     5                       # number of replacements
system.cpu0.icache.tagsinuse               577.560565                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001645958                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   586                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1709293.443686                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    40.299703                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.260862                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.064583                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860995                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.925578                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1637264                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1637264                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1637264                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1637264                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1637264                       # number of overall hits
system.cpu0.icache.overall_hits::total        1637264                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           63                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           63                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           63                       # number of overall misses
system.cpu0.icache.overall_misses::total           63                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3573486                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3573486                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3573486                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3573486                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3573486                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3573486                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1637327                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1637327                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1637327                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1637327                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1637327                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1637327                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst        56722                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total        56722                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst        56722                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total        56722                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst        56722                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total        56722                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           18                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           18                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2527600                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2527600                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2527600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2527600                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2527600                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2527600                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 56168.888889                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 56168.888889                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 56168.888889                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 56168.888889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 56168.888889                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 56168.888889                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10358                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174379600                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 10614                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              16429.206708                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.140384                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.859616                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.898986                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.101014                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1134783                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1134783                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       778491                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        778491                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1797                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1797                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1623                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1623                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1913274                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1913274                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1913274                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1913274                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37105                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37105                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          154                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          154                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        37259                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         37259                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        37259                       # number of overall misses
system.cpu0.dcache.overall_misses::total        37259                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1215096331                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1215096331                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      4186732                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      4186732                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1219283063                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1219283063                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1219283063                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1219283063                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1171888                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1171888                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       778645                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1797                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1623                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1950533                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1950533                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1950533                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1950533                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031663                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031663                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000198                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019102                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019102                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019102                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019102                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32747.509258                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32747.509258                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 27186.571429                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 27186.571429                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32724.524625                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32724.524625                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32724.524625                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32724.524625                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1218                       # number of writebacks
system.cpu0.dcache.writebacks::total             1218                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        26793                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        26793                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          108                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          108                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        26901                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        26901                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        26901                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        26901                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10312                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10312                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           46                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           46                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10358                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10358                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10358                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10358                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    213958119                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    213958119                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       855193                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       855193                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    214813312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    214813312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    214813312                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    214813312                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008799                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008799                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000059                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005310                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005310                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005310                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005310                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20748.459950                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20748.459950                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 18591.152174                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 18591.152174                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20738.879320                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20738.879320                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20738.879320                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20738.879320                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     3                       # number of replacements
system.cpu1.icache.tagsinuse               556.466475                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913287634                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1619304.315603                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.248895                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   515.217580                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066104                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.825669                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.891773                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1846325                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1846325                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1846325                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1846325                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1846325                       # number of overall hits
system.cpu1.icache.overall_hits::total        1846325                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           50                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           50                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           50                       # number of overall misses
system.cpu1.icache.overall_misses::total           50                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2957155                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2957155                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2957155                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2957155                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2957155                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2957155                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1846375                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1846375                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1846375                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1846375                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1846375                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1846375                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000027                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000027                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000027                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000027                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 59143.100000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 59143.100000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 59143.100000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 59143.100000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 59143.100000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 59143.100000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2593087                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2593087                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2593087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2593087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2593087                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2593087                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 56371.456522                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 56371.456522                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 56371.456522                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 56371.456522                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 56371.456522                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 56371.456522                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5692                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206888248                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5948                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              34782.825824                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   205.132331                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    50.867669                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.801298                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.198702                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2201220                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2201220                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476223                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476223                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1230                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1230                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1109                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1109                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2677443                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2677443                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2677443                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2677443                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19058                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19058                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           72                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19130                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19130                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19130                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19130                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    780887008                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    780887008                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2744256                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2744256                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    783631264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    783631264                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    783631264                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    783631264                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2220278                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2220278                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476295                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1109                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2696573                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2696573                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2696573                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2696573                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.008584                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.008584                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000151                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007094                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007094                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007094                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007094                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 40974.236961                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40974.236961                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 38114.666667                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 38114.666667                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 40963.474334                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 40963.474334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 40963.474334                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 40963.474334                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          798                       # number of writebacks
system.cpu1.dcache.writebacks::total              798                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13390                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13390                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13438                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13438                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13438                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13438                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5668                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5668                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5692                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5692                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5692                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5692                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    139760866                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    139760866                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       664144                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       664144                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    140425010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    140425010                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    140425010                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    140425010                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002553                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000050                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002111                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002111                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 24657.880381                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 24657.880381                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 27672.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 27672.666667                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 24670.592059                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24670.592059                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 24670.592059                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24670.592059                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               515.004987                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1006661750                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1939618.015414                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    43.004987                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          472                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.068918                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.756410                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.825329                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1617504                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1617504                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1617504                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1617504                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1617504                       # number of overall hits
system.cpu2.icache.overall_hits::total        1617504                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           65                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           65                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           65                       # number of overall misses
system.cpu2.icache.overall_misses::total           65                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3658416                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3658416                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3658416                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3658416                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3658416                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3658416                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1617569                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1617569                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1617569                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1617569                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1617569                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1617569                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000040                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56283.323077                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56283.323077                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56283.323077                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56283.323077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56283.323077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56283.323077                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           47                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           47                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2811755                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2811755                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2811755                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2811755                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2811755                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2811755                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 59824.574468                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 59824.574468                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 59824.574468                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 59824.574468                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 59824.574468                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 59824.574468                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7602                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               165344728                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7858                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              21041.579028                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.238331                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.761669                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.887650                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.112350                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1084175                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1084175                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       700954                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        700954                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         2398                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         2398                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1683                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1683                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1785129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1785129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1785129                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1785129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        14950                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        14950                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          255                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          255                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        15205                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         15205                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        15205                       # number of overall misses
system.cpu2.dcache.overall_misses::total        15205                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    531831018                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    531831018                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     10648154                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     10648154                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    542479172                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    542479172                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    542479172                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    542479172                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1099125                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1099125                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       701209                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       701209                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         2398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         2398                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1683                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1800334                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1800334                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1800334                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1800334                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.013602                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.013602                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000364                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000364                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008446                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008446                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008446                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008446                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 35573.981137                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 35573.981137                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 41757.466667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 41757.466667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 35677.683131                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 35677.683131                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 35677.683131                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 35677.683131                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          982                       # number of writebacks
system.cpu2.dcache.writebacks::total              982                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         7412                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         7412                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          191                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          191                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         7603                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         7603                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         7603                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         7603                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7538                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7538                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           64                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           64                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7602                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7602                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7602                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7602                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    197231349                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    197231349                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1908935                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1908935                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    199140284                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    199140284                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    199140284                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    199140284                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.006858                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.006858                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000091                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004223                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004223                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004223                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004223                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 26164.944150                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 26164.944150                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 29827.109375                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 29827.109375                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 26195.775322                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 26195.775322                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 26195.775322                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 26195.775322                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               501.002453                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1004686042                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1989477.310891                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.002453                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          462                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062504                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.740385                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.802889                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1637479                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1637479                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1637479                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1637479                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1637479                       # number of overall hits
system.cpu3.icache.overall_hits::total        1637479                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           58                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           58                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           58                       # number of overall misses
system.cpu3.icache.overall_misses::total           58                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3088921                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3088921                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3088921                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3088921                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3088921                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3088921                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1637537                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1637537                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1637537                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1637537                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1637537                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1637537                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000035                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 53257.258621                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 53257.258621                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 53257.258621                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 53257.258621                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 53257.258621                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 53257.258621                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           15                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           15                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2327624                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2327624                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2327624                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2327624                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2327624                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2327624                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 54130.790698                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 54130.790698                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 54130.790698                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 54130.790698                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 54130.790698                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 54130.790698                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  4583                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               153828432                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4839                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              31789.301922                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.362511                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.637489                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.884229                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.115771                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1100118                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1100118                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       718438                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        718438                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1742                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1742                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1740                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1740                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1818556                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1818556                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1818556                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1818556                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        11511                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        11511                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          165                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        11676                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         11676                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        11676                       # number of overall misses
system.cpu3.dcache.overall_misses::total        11676                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    435301424                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    435301424                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      5426150                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      5426150                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    440727574                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    440727574                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    440727574                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    440727574                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1111629                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1111629                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       718603                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       718603                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1742                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1740                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1830232                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1830232                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1830232                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1830232                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010355                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010355                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000230                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000230                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.006380                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.006380                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.006380                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.006380                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 37816.125793                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 37816.125793                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 32885.757576                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 32885.757576                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 37746.452038                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 37746.452038                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 37746.452038                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 37746.452038                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          964                       # number of writebacks
system.cpu3.dcache.writebacks::total              964                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6980                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6980                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          113                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         7093                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         7093                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         7093                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         7093                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         4531                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         4531                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         4583                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         4583                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         4583                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         4583                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    105773787                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    105773787                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1176428                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1176428                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    106950215                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    106950215                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    106950215                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    106950215                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004076                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004076                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002504                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002504                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002504                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002504                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 23344.468550                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 23344.468550                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22623.615385                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22623.615385                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 23336.289548                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 23336.289548                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 23336.289548                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 23336.289548                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
