<profile>

<section name = "Vitis HLS Report for 'store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3'" level="0">
<item name = "Date">Tue May 27 03:08:34 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">cnn.prj</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 2.920 ns, 1.08 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">50180, 50180, 0.201 ms, 0.201 ms, 50180, 50180, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3">50178, 50178, 4, 1, 1, 50176, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 280, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 90, -</column>
<column name="Register">-, -, 591, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln240_1_fu_429_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln240_fu_411_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln241_1_fu_539_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln241_fu_475_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln242_1_fu_525_p2">+, 0, 0, 12, 4, 1</column>
<column name="add_ln242_fu_666_p2">+, 0, 0, 15, 8, 5</column>
<column name="add_ln255_1_fu_640_p2">+, 0, 0, 16, 16, 16</column>
<column name="add_ln255_fu_594_p2">+, 0, 0, 22, 15, 15</column>
<column name="sub_ln255_1_fu_620_p2">-, 0, 0, 16, 16, 16</column>
<column name="sub_ln255_fu_519_p2">-, 0, 0, 21, 14, 14</column>
<column name="and_ln240_fu_461_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln240_fu_405_p2">icmp, 0, 0, 23, 16, 15</column>
<column name="icmp_ln241_fu_435_p2">icmp, 0, 0, 19, 12, 11</column>
<column name="icmp_ln242_fu_455_p2">icmp, 0, 0, 12, 4, 3</column>
<column name="or_ln241_fu_481_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln240_1_fu_467_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln240_fu_441_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln241_1_fu_487_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln241_2_fu_545_p3">select, 0, 0, 12, 1, 1</column>
<column name="select_ln241_fu_581_p3">select, 0, 0, 8, 1, 1</column>
<column name="select_ln242_fu_531_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln240_fu_449_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="i0_fu_138">9, 2, 5, 10</column>
<column name="i1_fu_130">9, 2, 8, 16</column>
<column name="i2_fu_122">9, 2, 8, 16</column>
<column name="indvar_flatten13_fu_142">9, 2, 16, 32</column>
<column name="indvar_flatten_fu_134">9, 2, 12, 24</column>
<column name="indvar_fu_126">9, 2, 4, 8</column>
<column name="kernel_output_blk_n_W">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="i0_fu_138">5, 0, 5, 0</column>
<column name="i1_fu_130">8, 0, 8, 0</column>
<column name="i2_fu_122">8, 0, 8, 0</column>
<column name="indvar_flatten13_fu_142">16, 0, 16, 0</column>
<column name="indvar_flatten_fu_134">12, 0, 12, 0</column>
<column name="indvar_fu_126">4, 0, 4, 0</column>
<column name="or_ln241_reg_819">1, 0, 1, 0</column>
<column name="output_0_load_reg_914">32, 0, 32, 0</column>
<column name="output_10_load_reg_964">32, 0, 32, 0</column>
<column name="output_11_load_reg_969">32, 0, 32, 0</column>
<column name="output_12_load_reg_974">32, 0, 32, 0</column>
<column name="output_13_load_reg_979">32, 0, 32, 0</column>
<column name="output_14_load_reg_984">32, 0, 32, 0</column>
<column name="output_15_load_reg_989">32, 0, 32, 0</column>
<column name="output_1_load_reg_919">32, 0, 32, 0</column>
<column name="output_2_load_reg_924">32, 0, 32, 0</column>
<column name="output_3_load_reg_929">32, 0, 32, 0</column>
<column name="output_4_load_reg_934">32, 0, 32, 0</column>
<column name="output_5_load_reg_939">32, 0, 32, 0</column>
<column name="output_6_load_reg_944">32, 0, 32, 0</column>
<column name="output_7_load_reg_949">32, 0, 32, 0</column>
<column name="output_8_load_reg_954">32, 0, 32, 0</column>
<column name="output_9_load_reg_959">32, 0, 32, 0</column>
<column name="select_ln241_1_reg_824">8, 0, 8, 0</column>
<column name="sub_ln255_reg_829">9, 0, 14, 5</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, store_output_S0_Pipeline_VITIS_LOOP_240_1_VITIS_LOOP_241_2_VITIS_LOOP_242_3, return value</column>
<column name="m_axi_kernel_output_AWVALID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWREADY">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWADDR">out, 64, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWLEN">out, 32, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWSIZE">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWBURST">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWLOCK">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWCACHE">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWPROT">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWQOS">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWREGION">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_AWUSER">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WVALID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WREADY">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WDATA">out, 512, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WSTRB">out, 64, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WLAST">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_WUSER">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARVALID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARREADY">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARADDR">out, 64, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARID">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARLEN">out, 32, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARSIZE">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARBURST">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARLOCK">out, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARCACHE">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARPROT">out, 3, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARQOS">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARREGION">out, 4, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_ARUSER">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RVALID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RREADY">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RDATA">in, 512, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RLAST">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RFIFONUM">in, 9, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RUSER">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_RRESP">in, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BVALID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BREADY">out, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BRESP">in, 2, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BID">in, 1, m_axi, kernel_output, pointer</column>
<column name="m_axi_kernel_output_BUSER">in, 1, m_axi, kernel_output, pointer</column>
<column name="sext_ln240">in, 58, ap_none, sext_ln240, scalar</column>
<column name="output_0_address0">out, 16, ap_memory, output_0, array</column>
<column name="output_0_ce0">out, 1, ap_memory, output_0, array</column>
<column name="output_0_q0">in, 32, ap_memory, output_0, array</column>
<column name="output_1_address0">out, 16, ap_memory, output_1, array</column>
<column name="output_1_ce0">out, 1, ap_memory, output_1, array</column>
<column name="output_1_q0">in, 32, ap_memory, output_1, array</column>
<column name="output_2_address0">out, 16, ap_memory, output_2, array</column>
<column name="output_2_ce0">out, 1, ap_memory, output_2, array</column>
<column name="output_2_q0">in, 32, ap_memory, output_2, array</column>
<column name="output_3_address0">out, 16, ap_memory, output_3, array</column>
<column name="output_3_ce0">out, 1, ap_memory, output_3, array</column>
<column name="output_3_q0">in, 32, ap_memory, output_3, array</column>
<column name="output_4_address0">out, 16, ap_memory, output_4, array</column>
<column name="output_4_ce0">out, 1, ap_memory, output_4, array</column>
<column name="output_4_q0">in, 32, ap_memory, output_4, array</column>
<column name="output_5_address0">out, 16, ap_memory, output_5, array</column>
<column name="output_5_ce0">out, 1, ap_memory, output_5, array</column>
<column name="output_5_q0">in, 32, ap_memory, output_5, array</column>
<column name="output_6_address0">out, 16, ap_memory, output_6, array</column>
<column name="output_6_ce0">out, 1, ap_memory, output_6, array</column>
<column name="output_6_q0">in, 32, ap_memory, output_6, array</column>
<column name="output_7_address0">out, 16, ap_memory, output_7, array</column>
<column name="output_7_ce0">out, 1, ap_memory, output_7, array</column>
<column name="output_7_q0">in, 32, ap_memory, output_7, array</column>
<column name="output_8_address0">out, 16, ap_memory, output_8, array</column>
<column name="output_8_ce0">out, 1, ap_memory, output_8, array</column>
<column name="output_8_q0">in, 32, ap_memory, output_8, array</column>
<column name="output_9_address0">out, 16, ap_memory, output_9, array</column>
<column name="output_9_ce0">out, 1, ap_memory, output_9, array</column>
<column name="output_9_q0">in, 32, ap_memory, output_9, array</column>
<column name="output_10_address0">out, 16, ap_memory, output_10, array</column>
<column name="output_10_ce0">out, 1, ap_memory, output_10, array</column>
<column name="output_10_q0">in, 32, ap_memory, output_10, array</column>
<column name="output_11_address0">out, 16, ap_memory, output_11, array</column>
<column name="output_11_ce0">out, 1, ap_memory, output_11, array</column>
<column name="output_11_q0">in, 32, ap_memory, output_11, array</column>
<column name="output_12_address0">out, 16, ap_memory, output_12, array</column>
<column name="output_12_ce0">out, 1, ap_memory, output_12, array</column>
<column name="output_12_q0">in, 32, ap_memory, output_12, array</column>
<column name="output_13_address0">out, 16, ap_memory, output_13, array</column>
<column name="output_13_ce0">out, 1, ap_memory, output_13, array</column>
<column name="output_13_q0">in, 32, ap_memory, output_13, array</column>
<column name="output_14_address0">out, 16, ap_memory, output_14, array</column>
<column name="output_14_ce0">out, 1, ap_memory, output_14, array</column>
<column name="output_14_q0">in, 32, ap_memory, output_14, array</column>
<column name="output_15_address0">out, 16, ap_memory, output_15, array</column>
<column name="output_15_ce0">out, 1, ap_memory, output_15, array</column>
<column name="output_15_q0">in, 32, ap_memory, output_15, array</column>
</table>
</item>
</section>
</profile>
