<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.9.1" xml:lang="en-US">
  <compounddef id="group___r_c_c___p_l_l___configuration" kind="group">
    <compoundname>RCC_PLL_Configuration</compoundname>
    <title>PLL Configuration</title>
      <sectiondef kind="define">
      <memberdef kind="define" id="group___r_c_c___p_l_l___configuration_1gaaf196a2df41b0bcbc32745c2b218e696" prot="public" static="no">
        <name>__HAL_RCC_PLL_ENABLE</name>
        <param></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t *) RCC_CR_PLLON_BB = ENABLE)</initializer>
        <briefdescription>
<para>Macro to enable the main PLL. </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. </para>
</simplesect>
<simplesect kind="note"><para>The main PLL is disabled by hardware when entering STOP and STANDBY modes. </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="837" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="837" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l___configuration_1ga718a6afcb1492cc2796be78445a7d5ab" prot="public" static="no">
        <name>__HAL_RCC_PLL_DISABLE</name>
        <param></param>
        <initializer>(*(<ref refid="core__sc300_8h_1aec43007d9998a0a0e01faede4133d6be" kindref="member">__IO</ref> uint32_t *) RCC_CR_PLLON_BB = DISABLE)</initializer>
        <briefdescription>
<para>Macro to disable the main PLL. </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>The main PLL can not be disabled if it is used as system clock source </para>
</simplesect>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="842" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="842" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l___configuration_1gadff34131a73367bbf345984ea5fdecca" prot="public" static="no">
        <name>__HAL_RCC_PLL_CONFIG</name>
        <param><defname>__RCC_PLLSOURCE__</defname></param>
        <param><defname>__PLLMUL__</defname></param>
        <initializer>          MODIFY_REG(RCC-&gt;CFGR, (<ref refid="group___peripheral___registers___bits___definition_1gaba4a5dbbd286f07a97f5aa6e6f3f6a57" kindref="member">RCC_CFGR_PLLSRC</ref> | <ref refid="group___peripheral___registers___bits___definition_1ga9735c088436b547fff3baae2bbaa0426" kindref="member">RCC_CFGR_PLLMULL</ref>),((__RCC_PLLSOURCE__) | (__PLLMUL__) ))</initializer>
        <briefdescription>
<para>Macro to configure the main PLL clock source and multiplication factors. </para>
        </briefdescription>
        <detaileddescription>
<para><simplesect kind="note"><para>This function must be used only when the main PLL is disabled.</para>
</simplesect>
<parameterlist kind="param"><parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;RCC_PLLSOURCE&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the PLL entry clock source. This parameter can be one of the following values: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___p_l_l___clock___source_1ga09fff12a4e92f4da5980321b7f99b632" kindref="member">RCC_PLLSOURCE_HSI_DIV2</ref> HSI oscillator clock selected as PLL clock entry </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7" kindref="member">RCC_PLLSOURCE_HSE</ref> HSE oscillator clock selected as PLL clock entry </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
<parameteritem>
<parameternamelist>
<parametername>&lt;strong&gt;PLLMUL&lt;/strong&gt;</parametername>
</parameternamelist>
<parameterdescription>
<para>specifies the multiplication factor for PLL VCO output clock This parameter can be one of the following values: <itemizedlist>
<listitem><para>RCC_PLL_MUL4 PLLVCO = PLL clock entry x 4 </para>
</listitem>
<listitem><para>RCC_PLL_MUL6 PLLVCO = PLL clock entry x 6 </para>
</listitem>
<listitem><para>RCC_PLL_MUL2 PLLVCO = PLL clock entry x 2 </para>
</listitem>
<listitem><para>RCC_PLL_MUL3 PLLVCO = PLL clock entry x 3 </para>
</listitem>
<listitem><para>RCC_PLL_MUL10 PLLVCO = PLL clock entry x 10 </para>
</listitem>
<listitem><para>RCC_PLL_MUL11 PLLVCO = PLL clock entry x 11 </para>
</listitem>
<listitem><para>RCC_PLL_MUL12 PLLVCO = PLL clock entry x 12 </para>
</listitem>
<listitem><para>RCC_PLL_MUL13 PLLVCO = PLL clock entry x 13 </para>
</listitem>
<listitem><para>RCC_PLL_MUL14 PLLVCO = PLL clock entry x 14 </para>
</listitem>
<listitem><para>RCC_PLL_MUL15 PLLVCO = PLL clock entry x 15 </para>
</listitem>
<listitem><para>RCC_PLL_MUL16 PLLVCO = PLL clock entry x 16 </para>
</listitem>
<listitem><para>RCC_PLL_MUL8 PLLVCO = PLL clock entry x 8 </para>
</listitem>
<listitem><para>RCC_PLL_MUL9 PLLVCO = PLL clock entry x 9 </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="874" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="874" bodyend="-1"/>
      </memberdef>
      <memberdef kind="define" id="group___r_c_c___p_l_l___configuration_1ga3ea1390f8124e2b3b8d53e95541d6e53" prot="public" static="no">
        <name>__HAL_RCC_GET_PLL_OSCSOURCE</name>
        <param></param>
        <initializer>((uint32_t)(READ_BIT(RCC-&gt;CFGR, <ref refid="group___peripheral___registers___bits___definition_1gaba4a5dbbd286f07a97f5aa6e6f3f6a57" kindref="member">RCC_CFGR_PLLSRC</ref>)))</initializer>
        <briefdescription>
<para>Get oscillator clock selected as PLL input clock. </para>
        </briefdescription>
        <detaileddescription>
<para><parameterlist kind="retval"><parameteritem>
<parameternamelist>
<parametername>The</parametername>
</parameternamelist>
<parameterdescription>
<para>clock source used for PLL entry. The returned value can be one of the following: <itemizedlist>
<listitem><para><ref refid="group___r_c_c___p_l_l___clock___source_1ga09fff12a4e92f4da5980321b7f99b632" kindref="member">RCC_PLLSOURCE_HSI_DIV2</ref> HSI oscillator clock selected as PLL input clock </para>
</listitem>
<listitem><para><ref refid="group___r_c_c___p_l_l___clock___source_1ga197cea7fe5c2db26fe7fcdb0f99dd4d7" kindref="member">RCC_PLLSOURCE_HSE</ref> HSE oscillator clock selected as PLL input clock </para>
</listitem>
</itemizedlist>
</para>
</parameterdescription>
</parameteritem>
</parameterlist>
</para>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" line="883" column="9" bodyfile="Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h" bodystart="883" bodyend="-1"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
  </compounddef>
</doxygen>
