User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/WriteLatency/SRAM/1024KB/1024KB.cfg) is loaded

Memory Cell: SRAM
Cell Area (F^2)    : 146.000 (14.600Fx10.000F)
Cell Aspect Ratio  : 1.460
SRAM Cell Access Transistor Width: 1.310F
SRAM Cell NMOS Width: 2.080F
SRAM Cell PMOS Width: 1.230F

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 1MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for write latency ...

=============
CONFIGURATION
=============
Bank Organization: 64 x 16
 - Row Activation   : 1 / 64
 - Column Activation: 16 / 16
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 32 Rows x 64 Columns
Mux Level:
 - Senseamp Mux      : 8
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 4
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 1.510mm x 591.328um = 892661.510um^2
 |--- Mat Area      = 23.587um x 36.958um = 871.740um^2   (66.405%)
 |--- Subarray Area = 11.794um x 16.732um = 197.332um^2   (73.338%)
 - Area Efficiency = 66.405%
Timing:
 -  Read Latency = 753.943ps
 |--- H-Tree Latency = 419.312ps
 |--- Mat Latency    = 334.631ps
    |--- Predecoder Latency = 109.091ps
    |--- Subarray Latency   = 225.540ps
       |--- Row Decoder Latency = 117.579ps
       |--- Bitline Latency     = 63.876ps
       |--- Senseamp Latency    = 3.988ps
       |--- Mux Latency         = 40.097ps
       |--- Precharge Latency   = 89.969ps
 - Write Latency = 544.287ps
 |--- H-Tree Latency = 209.656ps
 |--- Mat Latency    = 334.631ps
    |--- Predecoder Latency = 109.091ps
    |--- Subarray Latency   = 225.540ps
       |--- Row Decoder Latency = 117.579ps
       |--- Charge Latency      = 57.379ps
 - Read Bandwidth  = 80.837GB/s
 - Write Bandwidth = 70.941GB/s
Power:
 -  Read Dynamic Energy = 43.117pJ
 |--- H-Tree Dynamic Energy = 36.576pJ
 |--- Mat Dynamic Energy    = 0.409pJ per mat
    |--- Predecoder Dynamic Energy = 0.017pJ
    |--- Subarray Dynamic Energy   = 0.098pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.009pJ
       |--- Mux Decoder Dynamic Energy = 0.020pJ
       |--- Senseamp Dynamic Energy    = 0.003pJ
       |--- Mux Dynamic Energy         = 0.003pJ
       |--- Precharge Dynamic Energy   = 0.028pJ
 - Write Dynamic Energy = 38.944pJ
 |--- H-Tree Dynamic Energy = 36.576pJ
 |--- Mat Dynamic Energy    = 0.148pJ per mat
    |--- Predecoder Dynamic Energy = 0.017pJ
    |--- Subarray Dynamic Energy   = 0.033pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.009pJ
       |--- Mux Decoder Dynamic Energy = 0.020pJ
       |--- Mux Dynamic Energy         = 0.003pJ
 - Leakage Power = 121.209uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 118.369nW per mat

Finished!
