

================================================================
== Vitis HLS Report for 'sha512_verify'
================================================================
* Date:           Thu Aug  3 21:15:12 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        DESHA512_01
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.898 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                 |                       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |             Instance            |         Module        |   min   |   max   |    min   |    max   | min | max |   Type   |
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_sha512Top_512u_512u_s_fu_74  |sha512Top_512u_512u_s  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +---------------------------------+-----------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      187|    -|
|FIFO                 |        -|     -|     3097|     1644|    -|
|Instance             |        0|     -|    11341|    11793|    0|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       67|    -|
|Register             |        -|     -|      520|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|    14958|    13691|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|        1|        3|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------+---------+----+-------+-------+-----+
    |             Instance            |         Module        | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------+-----------------------+---------+----+-------+-------+-----+
    |grp_sha512Top_512u_512u_s_fu_74  |sha512Top_512u_512u_s  |        0|   0|  11341|  11793|    0|
    +---------------------------------+-----------------------+---------+----+-------+-------+-----+
    |Total                            |                       |        0|   0|  11341|  11793|    0|
    +---------------------------------+-----------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +----------------+---------+------+----+-----+------+-----+---------+
    |      Name      | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +----------------+---------+------+----+-----+------+-----+---------+
    |output2_fifo_U  |        0|  3097|   0|    -|    32|  583|    18656|
    +----------------+---------+------+----+-----+------+-----+---------+
    |Total           |        0|  3097|   0|    0|    32|  583|    18656|
    +----------------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------------+----------+----+---+-----+------------+------------+
    |                   Variable Name                  | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+----+---+-----+------------+------------+
    |result_V_fu_94_p2                                 |      icmp|   0|  0|  179|         512|         512|
    |ap_block_state4                                   |        or|   0|  0|    2|           1|           1|
    |ap_block_state5                                   |        or|   0|  0|    2|           1|           1|
    |ap_sync_grp_sha512Top_512u_512u_s_fu_74_ap_done   |        or|   0|  0|    2|           1|           1|
    |ap_sync_grp_sha512Top_512u_512u_s_fu_74_ap_ready  |        or|   0|  0|    2|           1|           1|
    +--------------------------------------------------+----------+----+---+-----+------------+------------+
    |Total                                             |          |   0|  0|  187|         516|         516|
    +--------------------------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  31|          6|    1|          6|
    |input_r_TREADY_int_regslice  |   9|          2|    1|          2|
    |last_tdata_V_fu_58           |   9|          2|  512|       1024|
    |output2_write                |   9|          2|    1|          2|
    |output_r_TDATA_blk_n         |   9|          2|    1|          2|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  67|         14|  516|       1036|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------+-----+----+-----+-----------+
    |                         Name                         |  FF | LUT| Bits| Const Bits|
    +------------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                             |    5|   0|    5|          0|
    |ap_sync_reg_grp_sha512Top_512u_512u_s_fu_74_ap_done   |    1|   0|    1|          0|
    |ap_sync_reg_grp_sha512Top_512u_512u_s_fu_74_ap_ready  |    1|   0|    1|          0|
    |grp_sha512Top_512u_512u_s_fu_74_ap_start_reg          |    1|   0|    1|          0|
    |last_tdata_V_fu_58                                    |  512|   0|  512|          0|
    +------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                 |  520|   0|  520|          0|
    +------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+--------------+---------------+--------------+
|    RTL Ports    | Dir | Bits|   Protocol   | Source Object |    C Type    |
+-----------------+-----+-----+--------------+---------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_none|  sha512_verify|  return value|
|ap_rst_n         |   in|    1|  ap_ctrl_none|  sha512_verify|  return value|
|input_r_TDATA    |   in|  584|          axis|        input_r|       pointer|
|input_r_TVALID   |   in|    1|          axis|        input_r|       pointer|
|input_r_TREADY   |  out|    1|          axis|        input_r|       pointer|
|output_r_TDATA   |  out|    8|          axis|       output_r|       pointer|
|output_r_TVALID  |  out|    1|          axis|       output_r|       pointer|
|output_r_TREADY  |   in|    1|          axis|       output_r|       pointer|
+-----------------+-----+-----+--------------+---------------+--------------+

