;***************************************************************************
;*   FILE:     pnp.s				4/05/96
;*   Plug and Play Interrupt Service Routine, RDS Routine
;*   works for 1st method of pnp RDS, i.e. 9 bytes int and buf controller
;***************************************************************************

	AREA |plug|,CODE,READONLY

       IMPORT  pnp_status
       IMPORT  get_bytes_from_nvram    ;ft to get 4 bytes in NVRAM
       EXPORT  pnp_ram_dnld
       EXPORT  pnp_rds_start

	KEEP

   INCLUDE  pnp.h
	INCLUDE  powerup.h

; RDS first 9 bytes are int driven
pnp_interrupt_service
	ldr	r1,=PNIAR
  	ldrb	r0,[r1]  	;load the addr offset from PNIAR
;
;	ldr	r2,=&ff8000	;pnp source data org,

	ldr	r2,=PNP_RDS_ADDR

	ldrb	r3,[r2,r0]
	ldr	r1,=PNIDR
	strb	r3,[r1]		; write the data char into PNIDR reg
;
	mov	r15,r14         ;return
;pnp_int_service end



;start pnp preprecessing RDS; set flag, int and so on
pnp_ram_dnld
       ldr     r0,=pnp_status
       mov     r1,#&88         ;be used in eeread.c
       strb    r1,[r0]
;
;enable timer1 interrupt
	LDR       R0, =InterruptEnableReg
	LDR       R1,[R0]
	LDR	  R2,=IE_tmr1
	ORR       R1,R1,R2
 	STR       R1,[R0]
;
;prepare the 4 bytes in NVRAM first
;testing
	STMDB    R13!, {R14}            ; push r14 into stack
   bl       get_bytes_from_nvram
	LDMIA    R13!, {R14}            ; pop R14 back from stack

   mov     r4,r0                   ; r0 is the 4 bytes return val

;disable tmr1 int to prevent trouble from it
	LDR       R0, =InterruptEnableReg
	LDR       R1,[R0]
	LDR       R2,=IE_tmr1
	MVN       R2,R2
       AND       R1,R1,R2
       STR       R1,[R0]

; reset the flag
       ldr     r0,=pnp_status
       mov     r1,#0
       strb    r1,[r0]
;
;prepare RDS data
	mov	r0,#0   		;as a counter
	ldr	r1,=&6a	        	;init value for LFSR reg
	ldr	r5,=pnp_rds_start	;data source

;;	ldr	r6,=&ff8000	        ;data destination

	ldr	r6,=PNP_RDS_ADDR
;
read_one_byte
      cmp     r0,#4
      bge     read_from_r4
   	ldrb    r2,[r5,r0]	;load r2 at r8+r0, not write back
      b       cal_crc
;
read_from_r4                   ; suppose r4 contains the 4 bytes
       mov     r2,r4
       mov     r4,r4,lsr #8
       and     r2,r2,#&ff
;
cal_crc
	mov	r3,r1,lsr #1	   ; r3 is the shifted byte
	eor	r1,r1,r3	         ; xor LFSR with its shift left 1 bit
	eor	r1,r1,r2	         ; xor LFSR with the data byte
	eor	r1,r1,r1,lsl #7   ; for the bit 7
	and	r1,r1,#&ff	      ; only keep lowest byte
;
	strb	r2,[r6,r0]	      ;store data into SRAM
	add	r0,r0,#1	         ;increase the counter
;
	cmp	r0,#8		         ;if it is the crc byte
	blt	read_one_byte     ;less than
;
;its_the_1st_crc
	strb	r1,[r6,r0]	      ;store the caculated crc into crc location


;testing
;;       b       rds_ready

;	add	r0,r0,#1
 ;	mov	r1,#0		;for 2nd crc
;
read_remain_data
  ;	ldrb	r2,[r5,r0]	;load r2 at r5+r0, not write back
   ;	cmp	r2,#&ff
    ;	beq	end_pnp_ram_dnld
;
;	strb	r2,[r6,r0]	;store data
 ;	add	r1,r1,r2
  ;	add	r0,r0,#1
   ;	b	read_remain_data
;
end_pnp_ram_dnld
;	sub	r0,r0,#1
 ;	mvn	r1,r1		;not r1
  ;	add	r1,r1,#1
   ;	strb	r1,[r6,r0]	;store the 2nd crc byte
;all data preprocessing done

rds_ready



MOVE_REMAIN_DATA
	add	r0,r0,#1
	ldrb	r2,[r5,r0]
	strb	r2,[r6,r0]
	cmp	r2,#&ff
	bne	MOVE_REMAIN_DATA


;for new musket, prepare 24 bit base addr for RDS, bus controller driven
;;       ldr     r1,=pnp_rds_start
;;       ldr     r1,=&FF7000

	ldr	r1,=PNP_RDS_ADDR	        ;data destination

       ldr     r0,=PRPCBR0             ;low 16 bits
    	 str	   r1,[r0]                 ;prpcbr0 is 16 bit reg
       ldr     r0,=PRPCBR1             ;high 8 bits
       mov	   r1,r1,lsr #16           ;shift right 16 bits,
    	 strb	   r1,[r0]
;
       ldr     r0,=IDMS
       ldr     r1,=&0          ;7 IRQs (HINT[A:C]) and no DMA channels
       strb    r1,[r0]
;
;testing
       ldr     r0,=IRQMAP0
       ldr     r1,=&7543     ;support IRQ 3,4,5,7
       str     r1,[r0]
       ldr     r0,=IRQMAP1
       ldr     r1,=&0CBA     ;support IRQ 10,11,12
       str     r1,[r0]
;endnew

;
  	   LDR     R1,=ParallelPnpFiqInt	 ;label in powerup.h
	   LDR     R2,=PNPIntLocation  	 ;addr, ff81c8 in powerup.h
	   SUB     R1,R1,#FiqLocation + 8
	   MOV     R1,R1,LSR #2    	    ;shift right 2 when branch
	   ORR     r1, r1, #&ea000000   	 ;unconditional branch
	   STR     R1,[R2]            	 ;store to vector table

;1. LSR 2: Branch inst is shifted left 2 bits, and added to the PC
;2. SUB 8: 2 word prefetch effect
;3. SUB #FiqLocation=1c: Fiq int cause ARM load PC=1c+2;

;enable pnp interrupt
	   LDR       R0, =InterruptEnableReg
	   LDR       R1,[R0]
	   LDR	    R2,=IE_PnP		;&0004
	   ORR       R1,R1,R2
      STR       R1,[R0]
;
wait_pnp_active_bit_set                ;wait and read status bit in ffc53c
      ldr	r0,=PNSR                ;load addr ffc53c
  	   ldrb	r1,[r0]  	        ;load the value in PNSR to r0
      and     r1,r1,#&20              ;bit 5 is active bit
      cmp     r1,#&20                 ; when bit 5 set, pnp done
      bne     wait_pnp_active_bit_set
;don't disable pnp int, it will be called again with window 95
;
	   mov	r15,r14         ;return  to powerup.s
;pnp down load ***********************



ParallelPnpFiqInt
	STMDB    R13!, {R0-R7,R14}
;
;added the interrup clr for the new musket
	LDR       R0, =InterruptClearReg
	MOV	    R1,#IC_PnP
	STR       R1,[R0]
;
	BL       pnp_interrupt_service
	LDMIA    R13!, {R0-R7,R14}     ; get R14 back from stack
	SUBS     R15,R14,#&4



;pnpdata, plug and plag, move all data into SRAM
pnp_rds_start
	DCB &0d  ; Vendor ID Byte 0   vendor: CIR 0d
	DCB &32	 ; Vendor ID Byte 1               32
	DCB &30	 ; Vendor ID Byte 2   manufacturer specific data field
	DCB &50	 ; Vendor ID Byte 3

;serial id bytes are read from NVRAM
	DCB &01  ; Serial ID Byte 0
	DCB &02  ; Serial ID Byte 1
	DCB &03  ; Serial ID Byte 2
 	DCB &04  ; Serial ID Byte 3

	DCB &76  ; CRC, generated as in appendix B.

; RDS, Resource Data Structure
;----------------------------------------------------------------
;    Plug and Play Version	1.0a
;----------------------------------------------------------------
	DCB &0A   ; PnP Version Descriptor, small item, Plug and Play version
	DCB &10   ; BCD major version [7:4] = 1, version [3:0] = 0
	DCB &0    ; Vendor specified version number

;----------------------------------------------------------------
;    Identifier String (ANSI)
;----------------------------------------------------------------
	DCB &82
	DCB &1A	;26 bytes
	DCB &0
       DCB "CIRRUS LOGIC PnP V34 MODEM"

;----------------------------------------------------------------
;    Logical Device ID
;----------------------------------------------------------------
	DCB &16   ; Logical Device ID Descriptor, small, length=6
	DCB &0D   ; Device ID Byte 0
	DCB &32   ; Device ID Byte 1  ASCII EISA ID=CIR
	DCB &30   ; Device ID Byte 2  vendor device code, unique value !
	DCB &50   ; Device ID Byte 3

	DCB &02   ; Device Flags Byte 0, comd in reg 0x31, power-up active
	DCB &0    ; Device Flags Byte 1

;----------------------------------------------------------------
;    I/O Ports and IRQs
;----------------------------------------------------------------

;3F8 com 1
	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &03   ;                    bits15:8
	DCB &F8   ; maximum base addr, bits 7:0
	DCB &03   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested
;IRQ 4
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &10   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &03   ;                    bits15:8
	DCB &F8   ; maximum base addr, bits 7:0
	DCB &03   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;MRM71696
;IRQ 3
;	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
;	DCB &08   ; IRQ Mask Byte 0, Mask IRQ[7:0],
;	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
;	DCB &01   ; IRQ Information, Information: high true, edge
;
;
;	DCB &30   ;
;	DCB &47   ; I/O Port Descriptor, small item, type I/O port
;	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
;	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
;	DCB &03   ;                    bits15:8
;	DCB &F8   ; maximum base addr, bits 7:0
;	DCB &03   ; 		           15:8
;;mrm81996
;;award bios
;;	DCB &0    ; Base Addr increment
;	DCB &8    ; Base Addr increment
;	DCB &8    ; Range Length, 8 contiguous I/O ports requested


;;IRQ 5
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &20   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &03   ;                    bits15:8
	DCB &F8   ; maximum base addr, bits 7:0
	DCB &03   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested
;;IRQ 7
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &80   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8]
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &03   ;                    bits15:8
	DCB &F8   ; maximum base addr, bits 7:0
	DCB &03   ; 		           15:8

;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested


;mrm8696
;;IRQ 10
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &00   ; IRQ Mask Byte 0, Mask IRQ[7:0]
	DCB &04   ; IRQ Mask Byte 1, Mask IRQ[15:8]
	DCB &01   ; IRQ Information, Information: high true, edge


;	DCB &30   ;
;	DCB &47   ; I/O Port Descriptor, small item, type I/O port
;	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
;	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
;	DCB &03   ;                    bits15:8
;	DCB &F8   ; maximum base addr, bits 7:0
;	DCB &03   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
;	DCB &8    ; Base Addr increment
;	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;;IRQ 11
;	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
;	DCB &00   ; IRQ Mask Byte 0, Mask IRQ[7:0],
;	DCB &08   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
;	DCB &01   ; IRQ Information, Information: high true, edge
;
;
;	DCB &30   ;
;	DCB &47   ; I/O Port Descriptor, small item, type I/O port
;	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
;	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
;	DCB &03   ;                    bits15:8
;	DCB &F8   ; maximum base addr, bits 7:0
;	DCB &03   ; 		           15:8
;	DCB &0    ; Base Addr increment
;	DCB &8    ; Range Length, 8 contiguous I/O ports requested
;IRQ 12
;	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
;	DCB &00   ; IRQ Mask Byte 0, Mask IRQ[7:0],
;	DCB &10   ; IRQ Mask Byte 1, Mask IRQ[15:8]
;	DCB &01   ; IRQ Information, Information: high true, edge
;
;	DCB &30   ;
;	DCB &47   ; I/O Port Descriptor, small item, type I/O port
;	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
;	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
;	DCB &03   ;                    bits15:8
;	DCB &F8   ; maximum base addr, bits 7:0
;	DCB &03   ; 		           15:8
;	DCB &0    ; Base Addr increment
;	DCB &8    ; Range Length, 8 contiguous I/O ports requested
;

;;2F8 com 2

	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &02   ;                    bits15:8
	DCB &F8   ; maximum base addr, bits 7:0
	DCB &02   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested


;IRQ 3
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &08   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &02   ;                    bits15:8
	DCB &F8   ; maximum base addr, bits 7:0
	DCB &02   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested
;;IRQ 4
;	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
;	DCB &10   ; IRQ Mask Byte 0, Mask IRQ[7:0],
;	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
;	DCB &01   ; IRQ Information, Information: high true, edge
;
;
;	DCB &30   ;
;	DCB &47   ; I/O Port Descriptor, small item, type I/O port
;	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
;	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
;	DCB &02   ;                    bits15:8
;	DCB &F8   ; maximum base addr, bits 7:0
;	DCB &02   ; 		           15:8
;	DCB &0    ; Base Addr increment
;	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;IRQ 5
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &20   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &02   ;                    bits15:8
	DCB &F8   ; maximum base addr, bits 7:0
	DCB &02   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested
;IRQ 7
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &80   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8]
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &02   ;                    bits15:8
	DCB &F8   ; maximum base addr, bits 7:0
	DCB &02   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;mrm8696
;IRQ 10
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &00   ; IRQ Mask Byte 0, Mask IRQ[7:0]
	DCB &04   ; IRQ Mask Byte 1, Mask IRQ[15:8]
	DCB &01   ; IRQ Information, Information: high true, edge


;Slei	DCB &30   ;
;Slei	DCB &47   ; I/O Port Descriptor, small item, type I/O port
;Slei	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
;Slei	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
;Slei	DCB &02   ;                    bits15:8
;Slei	DCB &F8   ; maximum base addr, bits 7:0
;Slei	DCB &02   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
;Slei	DCB &8    ; Base Addr increment
;Slei	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;IRQ 11
;	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
;	DCB &00   ; IRQ Mask Byte 0, Mask IRQ[7:0],
;	DCB &08   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
;	DCB &01   ; IRQ Information, Information: high true, edge
;
;
;	DCB &30   ;
;	DCB &47   ; I/O Port Descriptor, small item, type I/O port
;	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
;	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
;	DCB &02   ;                    bits15:8
;	DCB &F8   ; maximum base addr, bits 7:0
;	DCB &02   ; 		           15:8
;	DCB &0    ; Base Addr increment
;	DCB &8    ; Range Length, 8 contiguous I/O ports requested
;IRQ 12
;	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
;	DCB &00   ; IRQ Mask Byte 0, Mask IRQ[7:0],
;	DCB &10   ; IRQ Mask Byte 1, Mask IRQ[15:8]
;	DCB &01   ; IRQ Information, Information: high true, edge
;
;;	DCB &30   ;
;	DCB &47   ; I/O Port Descriptor, small item, type I/O port
;	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
;	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
;	DCB &02   ;                    bits15:8
;	DCB &F8   ; maximum base addr, bits 7:0
;	DCB &02   ; 		           15:8
;	DCB &0    ; Base Addr increment
;	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;3E8 com 3
	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &03   ;                    bits15:8
	DCB &E8   ; maximum base addr, bits 7:0
	DCB &03   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested
;IRQ 4
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &10   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &03   ;                    bits15:8
	DCB &E8   ; maximum base addr, bits 7:0
	DCB &03   ; 		           15:8

;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;;IRQ 3
;	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
;	DCB &08   ; IRQ Mask Byte 0, Mask IRQ[7:0],
;	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
;	DCB &01   ; IRQ Information, Information: high true, edge
;
;
;	DCB &30   ;
;	DCB &47   ; I/O Port Descriptor, small item, type I/O port
;	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
;	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
;	DCB &03   ;                    bits15:8
;	DCB &E8   ; maximum base addr, bits 7:0
;	DCB &03   ; 		           15:8
;	DCB &0    ; Base Addr increment
;	DCB &8    ; Range Length, 8 contiguous I/O ports requested


;mrm8696
;IRQ 5
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &20   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &03   ;                    bits15:8
	DCB &E8   ; maximum base addr, bits 7:0
	DCB &03   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested
;IRQ 7
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &80   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8]
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &03   ;                    bits15:8
	DCB &E8   ; maximum base addr, bits 7:0
	DCB &03   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested
;IRQ 10
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &00   ; IRQ Mask Byte 0, Mask IRQ[7:0]
	DCB &04   ; IRQ Mask Byte 1, Mask IRQ[15:8]
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &03   ;                    bits15:8
	DCB &E8   ; maximum base addr, bits 7:0
	DCB &03   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested


;IRQ 11
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &00   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &08   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &03   ;                    bits15:8
	DCB &E8   ; maximum base addr, bits 7:0
	DCB &03   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;IRQ 12
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &00   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &10   ; IRQ Mask Byte 1, Mask IRQ[15:8]
	DCB &01   ; IRQ Information, Information: high true, edge


;Slei	DCB &30   ;
;Slei	DCB &47   ; I/O Port Descriptor, small item, type I/O port
;Slei	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
;Slei	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
;Slei	DCB &03   ;                    bits15:8
;Slei	DCB &E8   ; maximum base addr, bits 7:0
;Slei	DCB &03   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
;Slei	DCB &8    ; Base Addr increment
;Slei	DCB &8    ; Range Length, 8 contiguous I/O ports requested



;2E8 com 4
	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &02   ;                    bits15:8
	DCB &E8   ; maximum base addr, bits 7:0
	DCB &02   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;IRQ 3
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &08   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &02   ;                    bits15:8
	DCB &E8   ; maximum base addr, bits 7:0
	DCB &02   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;IRQ 4
;	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
;	DCB &10   ; IRQ Mask Byte 0, Mask IRQ[7:0],
;	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
;	DCB &01   ; IRQ Information, Information: high true, edge
;
;
;	DCB &30   ;
;	DCB &47   ; I/O Port Descriptor, small item, type I/O port
;	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
;	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
;	DCB &02   ;                    bits15:8
;	DCB &E8   ; maximum base addr, bits 7:0
;	DCB &02   ; 		           15:8
;	DCB &0    ; Base Addr increment
;	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;mrm8696
;IRQ 5
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &20   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &02   ;                    bits15:8
	DCB &E8   ; maximum base addr, bits 7:0
	DCB &02   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8   ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;IRQ 7
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &80   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &00   ; IRQ Mask Byte 1, Mask IRQ[15:8]
	DCB &01   ; IRQ Information, Information: high true, edge

	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
;mrm	DCB &F8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
;mrm	DCB &03   ;                    bits15:8
	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &02   ;                    bits15:8
	DCB &E8   ; maximum base addr, bits 7:0
	DCB &02   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested


;IRQ10
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &00   ; IRQ Mask Byte 0, Mask IRQ[7:0]
	DCB &04   ; IRQ Mask Byte 1, Mask IRQ[15:8]
	DCB &01   ; IRQ Information, Information: high true, edge




	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &02   ;                    bits15:8
	DCB &E8   ; maximum base addr, bits 7:0
	DCB &02   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;IRQ 11
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &00   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &08   ; IRQ Mask Byte 1, Mask IRQ[15:8], not supported
	DCB &01   ; IRQ Information, Information: high true, edge


	DCB &30   ;
	DCB &47   ; I/O Port Descriptor, small item, type I/O port
	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
	DCB &02   ;                    bits15:8
	DCB &E8   ; maximum base addr, bits 7:0
	DCB &02   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
	DCB &8    ; Base Addr increment
	DCB &8    ; Range Length, 8 contiguous I/O ports requested

;IRQ 12
	DCB &23   ; IRQ Format Descriptor, small item, type IRQ format
	DCB &00   ; IRQ Mask Byte 0, Mask IRQ[7:0],
	DCB &10   ; IRQ Mask Byte 1, Mask IRQ[15:8]
	DCB &01   ; IRQ Information, Information: high true, edge

;Slei	DCB &30   ;
;Slei	DCB &47   ; I/O Port Descriptor, small item, type I/O port
;Slei	DCB &01   ; I/O Port Information, decode ISA address bits[9:0]
;Slei	DCB &E8   ; minimum base addr, bits 7:0, I/O port 0x3E8-0x3EF
;Slei	DCB &02   ;                    bits15:8
;Slei	DCB &E8   ; maximum base addr, bits 7:0
;Slei	DCB &02   ; 		           15:8
;mrm81996
;award bios
;	DCB &0    ; Base Addr increment
;Slei	DCB &8    ; Base Addr increment
;Slei	DCB &8    ; Range Length, 8 contiguous I/O ports requested




	DCB &38   ; end DF (dependent function)


;----------------------------------------------------------------
;    I/O Port Descriptor
;----------------------------------------------------------------
	DCB &77   ; Vendor Defined   small item, type vendor defined
	DCB &0    ; Vendor Defined
	DCB &0    ; Vendor Defined
	DCB &0    ; Vendor Defined
	DCB &0    ; Vendor Defined
	DCB &0    ; Vendor Defined
	DCB &0    ; Vendor Defined
	DCB &0    ; Vendor Defined
;----------------------------------------------------------------
;    End Tag
;----------------------------------------------------------------
;; 	DCB &78	  ; tag without checksum byte

	DCB &79   ; Tag Descriptor
  	DCB &44   ;00 Checksum,
;mrm8696
;  	DCB &5a   ;00 Checksum,
; crc can be 0, means resource data is checksummed properly.
; or caculated val, which + sum of all data bytes results zero,
; data only include those after the serial identifier.
	DCB &ff
;end_PnP_data:
;
	ALIGN	 ;make the boundary is 32 bits boundary


	END

