Running: C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/Kirti Karan/Documents/verilog/delay1/delay_isim_beh.exe -prj C:/Users/Kirti Karan/Documents/verilog/delay1/delay_beh.prj work.delay work.glbl 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Kirti Karan/Documents/verilog/delay1/delay1.v" into library work
Analyzing Verilog file "C:/Users/Kirti Karan/Documents/verilog/delay1/delay.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module delay1
Compiling module delay
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Users/Kirti Karan/Documents/verilog/delay1/delay_isim_beh.exe
Fuse Memory Usage: 28076 KB
Fuse CPU Usage: 436 ms
