VCD info: dumpfile wave.vcd opened for output.
/Users/samidhm/cs329a/project/VerilogAgent/dataset_spec-to-rtl/Prob096_review2015_fsmseq_test.sv:74: $finish called at 3216 (1ps)
Hint: Output 'start_shifting' has no mismatches.
Hint: Total mismatched samples is 0 out of 643 samples

Simulation finished at 3216 ps
Mismatches: 0 in 643 samples
