	component system is
		port (
			clk_clk                         : in    std_logic                     := 'X';             -- clk
			hexdecoder_0_conduit_end_export : out   std_logic_vector(31 downto 0);                    -- export
			hexdecoder_1_conduit_end_export : out   std_logic_vector(31 downto 0);                    -- export
			hexdecoder_2_conduit_end_export : out   std_logic_vector(31 downto 0);                    -- export
			hexdecoder_3_conduit_end_export : out   std_logic_vector(31 downto 0);                    -- export
			reset_reset_n                   : in    std_logic                     := 'X';             -- reset_n
			switches_0_conduit_end_export   : inout std_logic_vector(31 downto 0) := (others => 'X')  -- export
		);
	end component system;

