// Seed: 1821254126
module module_0 (
    input supply1 id_0,
    input wand id_1,
    input tri0 id_2,
    input tri1 id_3
    , id_6,
    output tri id_4
);
  assign id_4 = -1;
  module_2 modCall_1 ();
endmodule
module module_1 (
    output uwire id_0,
    output wand  id_1,
    input  wand  id_2,
    input  tri0  id_3
);
  assign id_0 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_3,
      id_2,
      id_1
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  id_1 :
  assert property (@(id_1) 1'd0)
  else;
  assign module_0.id_3 = 0;
endmodule
module module_3 #(
    parameter id_1 = 32'd97
) (
    input wand id_0,
    input uwire _id_1,
    output supply1 id_2
);
  id_4 :
  assert property (@(posedge id_0) id_4)
  else;
  logic [-1 : id_1] id_5;
  ;
  assign id_2 = 1'b0 - -1;
  initial begin : LABEL_0
    $unsigned(67);
    ;
  end
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
