TimeQuest Timing Analyzer report for dds_stm32
Wed Apr 01 18:09:54 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'inst17|altpll_component|pll|clk[1]'
 12. Slow Model Setup: 'NADV'
 13. Slow Model Setup: 'inst17|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'NADV'
 15. Slow Model Hold: 'inst17|altpll_component|pll|clk[0]'
 16. Slow Model Hold: 'inst17|altpll_component|pll|clk[1]'
 17. Slow Model Minimum Pulse Width: 'NADV'
 18. Slow Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[1]'
 19. Slow Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[0]'
 20. Slow Model Minimum Pulse Width: 'clk0'
 21. Setup Times
 22. Hold Times
 23. Clock to Output Times
 24. Minimum Clock to Output Times
 25. Propagation Delay
 26. Minimum Propagation Delay
 27. Fast Model Setup Summary
 28. Fast Model Hold Summary
 29. Fast Model Recovery Summary
 30. Fast Model Removal Summary
 31. Fast Model Minimum Pulse Width Summary
 32. Fast Model Setup: 'inst17|altpll_component|pll|clk[1]'
 33. Fast Model Setup: 'NADV'
 34. Fast Model Setup: 'inst17|altpll_component|pll|clk[0]'
 35. Fast Model Hold: 'NADV'
 36. Fast Model Hold: 'inst17|altpll_component|pll|clk[0]'
 37. Fast Model Hold: 'inst17|altpll_component|pll|clk[1]'
 38. Fast Model Minimum Pulse Width: 'NADV'
 39. Fast Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[1]'
 40. Fast Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[0]'
 41. Fast Model Minimum Pulse Width: 'clk0'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Propagation Delay
 47. Minimum Propagation Delay
 48. Multicorner Timing Analysis Summary
 49. Setup Times
 50. Hold Times
 51. Clock to Output Times
 52. Minimum Clock to Output Times
 53. Progagation Delay
 54. Minimum Progagation Delay
 55. Setup Transfers
 56. Hold Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; dds_stm32                                                          ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C5T144C8                                                        ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                     ;
+------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+----------------------------------------+
; Clock Name                         ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                               ; Targets                                ;
+------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+----------------------------------------+
; clk0                               ; Base      ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                      ; { clk0 }                               ;
; inst17|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 8           ;       ;        ;           ;            ; false    ; clk0   ; inst17|altpll_component|pll|inclk[0] ; { inst17|altpll_component|pll|clk[0] } ;
; inst17|altpll_component|pll|clk[1] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 8           ;       ;        ;           ;            ; false    ; clk0   ; inst17|altpll_component|pll|inclk[0] ; { inst17|altpll_component|pll|clk[1] } ;
; NADV                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                      ; { NADV }                               ;
+------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                   ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                         ; Note                                                  ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
; 246.24 MHz ; 246.24 MHz      ; inst17|altpll_component|pll|clk[0] ;                                                       ;
; 249.88 MHz ; 163.03 MHz      ; inst17|altpll_component|pll|clk[1] ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; inst17|altpll_component|pll|clk[1] ; -5.542 ; -101.387      ;
; NADV                               ; 1.904  ; 0.000         ;
; inst17|altpll_component|pll|clk[0] ; 20.939 ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Slow Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NADV                               ; -1.554 ; -11.709       ;
; inst17|altpll_component|pll|clk[0] ; 0.499  ; 0.000         ;
; inst17|altpll_component|pll|clk[1] ; 1.018  ; 0.000         ;
+------------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NADV                               ; -1.941 ; -19.749       ;
; inst17|altpll_component|pll|clk[1] ; 9.433  ; 0.000         ;
; inst17|altpll_component|pll|clk[0] ; 11.258 ; 0.000         ;
; clk0                               ; 20.000 ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -5.542 ; SAVE_ADDR:inst19|ADDR[18]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_re_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.525     ; 3.971      ;
; -5.509 ; SAVE_ADDR:inst19|ADDR[16]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_we_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.568     ; 3.895      ;
; -5.462 ; SAVE_ADDR:inst19|ADDR[17]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_we_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.568     ; 3.848      ;
; -5.399 ; SAVE_ADDR:inst19|ADDR[15]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_re_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.525     ; 3.828      ;
; -5.309 ; SAVE_ADDR:inst19|ADDR[15]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_we_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.568     ; 3.695      ;
; -5.267 ; SAVE_ADDR:inst19|ADDR[17]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_re_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.525     ; 3.696      ;
; -5.141 ; SAVE_ADDR:inst19|ADDR[18]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_we_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.568     ; 3.527      ;
; -5.111 ; SAVE_ADDR:inst19|ADDR[16]                                                                                     ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.567     ; 3.498      ;
; -5.096 ; SAVE_ADDR:inst19|ADDR[16]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_re_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.525     ; 3.525      ;
; -5.064 ; SAVE_ADDR:inst19|ADDR[17]                                                                                     ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.567     ; 3.451      ;
; -4.911 ; SAVE_ADDR:inst19|ADDR[15]                                                                                     ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.567     ; 3.298      ;
; -4.743 ; SAVE_ADDR:inst19|ADDR[18]                                                                                     ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.567     ; 3.130      ;
; -4.108 ; SAVE_ADDR:inst19|ADDR[1]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg1   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.564     ; 2.498      ;
; -4.102 ; SAVE_ADDR:inst19|ADDR[5]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg5   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.564     ; 2.492      ;
; -4.065 ; SAVE_ADDR:inst19|ADDR[1]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg1   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.521     ; 2.498      ;
; -4.059 ; SAVE_ADDR:inst19|ADDR[5]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg5   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.521     ; 2.492      ;
; -3.748 ; SAVE_ADDR:inst19|ADDR[1]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg1 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.563     ; 2.139      ;
; -3.742 ; SAVE_ADDR:inst19|ADDR[5]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg5 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.563     ; 2.133      ;
; -3.738 ; SAVE_ADDR:inst19|ADDR[3]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg3 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.563     ; 2.129      ;
; -3.736 ; SAVE_ADDR:inst19|ADDR[7]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg7 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.563     ; 2.127      ;
; -3.735 ; SAVE_ADDR:inst19|ADDR[4]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg4 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.563     ; 2.126      ;
; -3.732 ; SAVE_ADDR:inst19|ADDR[2]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg2 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.563     ; 2.123      ;
; -3.405 ; SAVE_ADDR:inst19|ADDR[4]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg4   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.564     ; 1.795      ;
; -3.404 ; SAVE_ADDR:inst19|ADDR[3]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg3   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.564     ; 1.794      ;
; -3.402 ; SAVE_ADDR:inst19|ADDR[6]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg6   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.564     ; 1.792      ;
; -3.401 ; SAVE_ADDR:inst19|ADDR[7]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg7   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.564     ; 1.791      ;
; -3.390 ; SAVE_ADDR:inst19|ADDR[2]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg2   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.564     ; 1.780      ;
; -3.370 ; SAVE_ADDR:inst19|ADDR[6]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg6 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.563     ; 1.761      ;
; -3.362 ; SAVE_ADDR:inst19|ADDR[4]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg4   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.521     ; 1.795      ;
; -3.361 ; SAVE_ADDR:inst19|ADDR[3]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg3   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.521     ; 1.794      ;
; -3.359 ; SAVE_ADDR:inst19|ADDR[6]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg6   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.521     ; 1.792      ;
; -3.358 ; SAVE_ADDR:inst19|ADDR[7]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg7   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.521     ; 1.791      ;
; -3.356 ; SAVE_ADDR:inst19|ADDR[0]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.563     ; 1.747      ;
; -3.347 ; SAVE_ADDR:inst19|ADDR[2]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg2   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.521     ; 1.780      ;
; -2.994 ; SAVE_ADDR:inst19|ADDR[0]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg0   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.564     ; 1.384      ;
; -2.951 ; SAVE_ADDR:inst19|ADDR[0]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg0   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -2.521     ; 1.384      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
; 20.998 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.057     ; 3.899      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'NADV'                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------+--------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                  ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------+------------------------------------+-------------+--------------+------------+------------+
; 1.904 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7] ; SAVE_ADDR:inst19|ADDR[7] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 2.578      ; 1.714      ;
; 2.134 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6] ; SAVE_ADDR:inst19|ADDR[6] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 2.578      ; 1.484      ;
; 2.138 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[1] ; SAVE_ADDR:inst19|ADDR[1] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 2.578      ; 1.480      ;
; 2.279 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[5] ; SAVE_ADDR:inst19|ADDR[5] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 2.578      ; 1.339      ;
; 2.279 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[3] ; SAVE_ADDR:inst19|ADDR[3] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 2.578      ; 1.339      ;
; 2.279 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[2] ; SAVE_ADDR:inst19|ADDR[2] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 2.578      ; 1.339      ;
; 2.280 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[0] ; SAVE_ADDR:inst19|ADDR[0] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 2.578      ; 1.338      ;
; 2.288 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[4] ; SAVE_ADDR:inst19|ADDR[4] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 2.578      ; 1.330      ;
+-------+------------------------------------------------------------------------------------+--------------------------+------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'inst17|altpll_component|pll|clk[0]'                                                                                                                          ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 20.939 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 4.102      ;
; 20.989 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 4.052      ;
; 21.025 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 4.016      ;
; 21.025 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 4.016      ;
; 21.075 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.966      ;
; 21.111 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.930      ;
; 21.111 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.930      ;
; 21.155 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.886      ;
; 21.161 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.880      ;
; 21.197 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.844      ;
; 21.197 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.844      ;
; 21.241 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.800      ;
; 21.247 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.794      ;
; 21.283 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.758      ;
; 21.297 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.744      ;
; 21.327 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.714      ;
; 21.383 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.658      ;
; 21.387 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.654      ;
; 21.413 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.628      ;
; 21.437 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.604      ;
; 21.437 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.604      ;
; 21.469 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.572      ;
; 21.469 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.572      ;
; 21.473 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.568      ;
; 21.473 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.568      ;
; 21.523 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.518      ;
; 21.523 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.518      ;
; 21.555 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.486      ;
; 21.555 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.486      ;
; 21.559 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.482      ;
; 21.559 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.482      ;
; 21.603 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.438      ;
; 21.609 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.432      ;
; 21.609 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.432      ;
; 21.609 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.432      ;
; 21.640 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.401      ;
; 21.641 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.400      ;
; 21.645 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.396      ;
; 21.645 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.396      ;
; 21.689 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.352      ;
; 21.695 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.346      ;
; 21.695 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.346      ;
; 21.695 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.346      ;
; 21.726 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.315      ;
; 21.727 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.314      ;
; 21.731 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.310      ;
; 21.731 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.310      ;
; 21.745 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.296      ;
; 21.775 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.266      ;
; 21.776 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.265      ;
; 21.781 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.260      ;
; 21.781 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.260      ;
; 21.812 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.229      ;
; 21.817 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.224      ;
; 21.817 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.224      ;
; 21.831 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.210      ;
; 21.861 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.180      ;
; 21.862 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.179      ;
; 21.862 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.179      ;
; 21.867 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.174      ;
; 21.867 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.174      ;
; 21.885 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.156      ;
; 21.898 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.143      ;
; 21.903 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.138      ;
; 21.903 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.138      ;
; 21.917 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.124      ;
; 21.917 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.124      ;
; 21.928 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.113      ;
; 21.947 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.094      ;
; 21.948 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.093      ;
; 21.948 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.093      ;
; 21.953 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.088      ;
; 21.971 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.070      ;
; 21.989 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.052      ;
; 21.989 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.052      ;
; 22.003 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.038      ;
; 22.003 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.038      ;
; 22.014 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.027      ;
; 22.033 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.008      ;
; 22.034 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.007      ;
; 22.034 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.007      ;
; 22.039 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 3.002      ;
; 22.057 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.984      ;
; 22.057 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.984      ;
; 22.075 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.966      ;
; 22.088 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.953      ;
; 22.089 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.952      ;
; 22.089 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.952      ;
; 22.100 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.941      ;
; 22.119 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.922      ;
; 22.120 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.921      ;
; 22.133 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.907      ;
; 22.143 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.898      ;
; 22.143 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.898      ;
; 22.163 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 2.877      ;
; 22.174 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.867      ;
; 22.175 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.866      ;
; 22.175 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.866      ;
; 22.186 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.855      ;
; 22.205 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 2.836      ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'NADV'                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------+--------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                  ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+--------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.554 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[4] ; SAVE_ADDR:inst19|ADDR[4] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 2.578      ; 1.330      ;
; -1.546 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[0] ; SAVE_ADDR:inst19|ADDR[0] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 2.578      ; 1.338      ;
; -1.545 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[5] ; SAVE_ADDR:inst19|ADDR[5] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 2.578      ; 1.339      ;
; -1.545 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[3] ; SAVE_ADDR:inst19|ADDR[3] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 2.578      ; 1.339      ;
; -1.545 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[2] ; SAVE_ADDR:inst19|ADDR[2] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 2.578      ; 1.339      ;
; -1.404 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[1] ; SAVE_ADDR:inst19|ADDR[1] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 2.578      ; 1.480      ;
; -1.400 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6] ; SAVE_ADDR:inst19|ADDR[6] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 2.578      ; 1.484      ;
; -1.170 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7] ; SAVE_ADDR:inst19|ADDR[7] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 2.578      ; 1.714      ;
+--------+------------------------------------------------------------------------------------+--------------------------+------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst17|altpll_component|pll|clk[0]'                                                                                                                          ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.499 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[8]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.805      ;
; 0.753 ; phase_acc:inst10|acc[31] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.059      ;
; 1.143 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.449      ;
; 1.158 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.464      ;
; 1.164 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.164 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.470      ;
; 1.165 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[9]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.471      ;
; 1.167 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.473      ;
; 1.168 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.474      ;
; 1.169 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.169 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.475      ;
; 1.176 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.483      ;
; 1.213 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.519      ;
; 1.216 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[9]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.522      ;
; 1.217 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.217 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.523      ;
; 1.218 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.524      ;
; 1.220 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.526      ;
; 1.221 ; phase_acc:inst10|acc[30] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.527      ;
; 1.226 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.226 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.532      ;
; 1.637 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.943      ;
; 1.643 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.643 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.643 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.949      ;
; 1.646 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.952      ;
; 1.647 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.953      ;
; 1.648 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.648 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.954      ;
; 1.655 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.961      ;
; 1.656 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.962      ;
; 1.693 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.693 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 1.999      ;
; 1.697 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.697 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.697 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.003      ;
; 1.698 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.004      ;
; 1.700 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.006      ;
; 1.701 ; phase_acc:inst10|acc[30] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.007      ;
; 1.706 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.012      ;
; 1.706 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.012      ;
; 1.723 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.029      ;
; 1.729 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.035      ;
; 1.729 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.035      ;
; 1.729 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.035      ;
; 1.732 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.038      ;
; 1.733 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.039      ;
; 1.734 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.040      ;
; 1.741 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.047      ;
; 1.742 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.048      ;
; 1.753 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.059      ;
; 1.756 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.063      ;
; 1.766 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.072      ;
; 1.779 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.085      ;
; 1.783 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.783 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.783 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.089      ;
; 1.784 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.090      ;
; 1.786 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.092      ;
; 1.792 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.098      ;
; 1.809 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.115      ;
; 1.815 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.121      ;
; 1.815 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.121      ;
; 1.818 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.124      ;
; 1.819 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.125      ;
; 1.822 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.129      ;
; 1.828 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.134      ;
; 1.839 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.145      ;
; 1.842 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.149      ;
; 1.852 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.158      ;
; 1.869 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 1.869 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 1.869 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.175      ;
; 1.870 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.176      ;
; 1.872 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.178      ;
; 1.883 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.189      ;
; 1.895 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.201      ;
; 1.896 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.202      ;
; 1.901 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.207      ;
; 1.901 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.207      ;
; 1.904 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.210      ;
; 1.905 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.211      ;
; 1.908 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.215      ;
; 1.908 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.215      ;
; 1.919 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.225      ;
; 1.925 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.231      ;
; 1.928 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 2.235      ;
; 1.938 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.244      ;
; 1.955 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.261      ;
; 1.955 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.261      ;
; 1.955 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.261      ;
; 1.969 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.275      ;
; 1.969 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.275      ;
; 1.981 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.287      ;
; 1.982 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.288      ;
; 1.982 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 2.288      ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 1.018 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[1]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg1    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.298      ;
; 1.026 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[5]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg5    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.306      ;
; 1.028 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[2]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg2    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.308      ;
; 1.037 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg6    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.317      ;
; 1.354 ; phase_acc:inst10|acc[26]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.143      ; 1.764      ;
; 1.357 ; phase_acc:inst10|acc[28]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.143      ; 1.767      ;
; 1.368 ; phase_acc:inst10|acc[29]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.143      ; 1.778      ;
; 1.369 ; phase_acc:inst10|acc[24]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.143      ; 1.779      ;
; 1.370 ; phase_acc:inst10|acc[25]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.143      ; 1.780      ;
; 1.392 ; phase_acc:inst10|acc[27]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.143      ; 1.802      ;
; 1.398 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg6  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.679      ;
; 1.399 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[2]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.680      ;
; 1.400 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[3]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.681      ;
; 1.401 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[4]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg4  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.682      ;
; 1.402 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[5]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg5  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.683      ;
; 1.412 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[0]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 1.693      ;
; 1.414 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[4]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg4    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.694      ;
; 1.429 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg7    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.709      ;
; 1.436 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[0]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 1.716      ;
; 1.710 ; phase_acc:inst10|acc[30]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.143      ; 2.120      ;
; 1.767 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 2.048      ;
; 2.080 ; phase_acc:inst10|acc[31]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.143      ; 2.490      ;
; 2.139 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[1]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg1  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.014      ; 2.420      ;
; 2.253 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[3]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg3    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.013      ; 2.533      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a1~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a2~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a3~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a4~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a5~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a6~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg0    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg1    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a1~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg2    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a2~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg3    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a3~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg4    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a4~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg5    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a5~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg6    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a6~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 2.943 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg7    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a7~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.019     ; 3.191      ;
; 3.638 ; SAVE_ADDR:inst19|ADDR[0]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg0   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -2.521     ; 1.384      ;
; 3.681 ; SAVE_ADDR:inst19|ADDR[0]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg0   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -2.564     ; 1.384      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
; 3.689 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.057     ; 3.899      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'NADV'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------+
; -1.941 ; 1.000        ; 2.941          ; Port Rate        ; NADV  ; Rise       ; NADV                      ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[0]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[0]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[15] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[15] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[16] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[16] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[17] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[17] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[18] ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[18] ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[1]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[1]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[2]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[2]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[3]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[3]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[4]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[4]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[5]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[5]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[6]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[6]  ;
; -0.742 ; 0.500        ; 1.242          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[7]  ;
; -0.742 ; 0.500        ; 1.242          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[7]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clkctrl|inclk[0]     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clkctrl|inclk[0]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[7]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                       ;
+-------+--------------+----------------+------------------+------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                        ;
+-------+--------------+----------------+------------------+------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[0]                            ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[0]                            ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[1]                            ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[1]                            ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[2]                            ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[2]                            ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[3]                            ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[3]                            ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[4]                            ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[4]                            ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[5]                            ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[5]                            ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6]                            ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6]                            ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ;
; 9.433 ; 12.500       ; 3.067          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 9.433 ; 12.500       ; 3.067          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg0   ;
+-------+--------------+----------------+------------------+------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[0]'                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[10]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[10]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[11]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[11]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[12]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[12]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[13]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[13]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[14]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[14]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[15]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[15]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[16]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[16]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[17]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[17]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[18]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[18]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[19]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[19]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[20]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[20]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[21]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[21]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[22]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[22]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[23]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[23]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[24]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[24]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[25]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[25]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[26]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[26]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[27]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[27]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[28]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[28]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[29]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[29]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[30]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[30]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[31]                       ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[31]                       ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[8]                        ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[8]                        ;
; 11.258 ; 12.500       ; 1.242          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[9]                        ;
; 11.258 ; 12.500       ; 1.242          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[9]                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[10]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[10]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[11]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[11]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[12]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[12]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[13]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[13]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[14]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[14]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[15]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[15]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[16]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[16]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[17]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[17]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[18]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[18]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[19]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[19]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[20]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[20]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[21]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[21]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[22]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[22]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[23]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[23]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[24]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[24]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[25]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[25]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[26]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[26]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[27]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[27]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[28]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[28]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[29]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[29]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[30]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[30]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[31]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[31]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[9]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[9]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clk0'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|inclk[0] ;
; 37.059 ; 40.000       ; 2.941          ; Port Rate        ; clk0  ; Rise       ; clk0                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+------------+------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------+-------+-------+------------+------------------------------------+
; A16        ; NADV       ; 5.230 ; 5.230 ; Rise       ; NADV                               ;
; A17        ; NADV       ; 5.116 ; 5.116 ; Rise       ; NADV                               ;
; A18        ; NADV       ; 5.181 ; 5.181 ; Rise       ; NADV                               ;
; AD_IN[*]   ; NADV       ; 5.306 ; 5.306 ; Rise       ; NADV                               ;
;  AD_IN[15] ; NADV       ; 5.306 ; 5.306 ; Rise       ; NADV                               ;
; NOE        ; clk0       ; 5.025 ; 5.025 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; NWE        ; clk0       ; 5.092 ; 5.092 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
+------------+------------+-------+-------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+------------+------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------+--------+--------+------------+------------------------------------+
; A16        ; NADV       ; -4.964 ; -4.964 ; Rise       ; NADV                               ;
; A17        ; NADV       ; -4.850 ; -4.850 ; Rise       ; NADV                               ;
; A18        ; NADV       ; -4.915 ; -4.915 ; Rise       ; NADV                               ;
; AD_IN[*]   ; NADV       ; -5.040 ; -5.040 ; Rise       ; NADV                               ;
;  AD_IN[15] ; NADV       ; -5.040 ; -5.040 ; Rise       ; NADV                               ;
; NOE        ; clk0       ; -4.712 ; -4.712 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; NWE        ; clk0       ; -4.381 ; -4.381 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
+------------+------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------+--------+--------+------------+------------------------------------+
; ADDR_test ; NADV       ; 8.328  ; 8.328  ; Rise       ; NADV                               ;
; BUF1      ; NADV       ; 8.970  ; 8.970  ; Rise       ; NADV                               ;
; BUF2      ; NADV       ; 9.026  ; 9.026  ; Rise       ; NADV                               ;
; BUF3      ; NADV       ; 9.655  ; 9.655  ; Rise       ; NADV                               ;
; rclk      ; NADV       ; 10.057 ; 10.057 ; Rise       ; NADV                               ;
; test4     ; NADV       ; 10.067 ; 10.067 ; Rise       ; NADV                               ;
; wclk      ; NADV       ; 10.445 ; 10.445 ; Rise       ; NADV                               ;
; AD_IN[*]  ; clk0       ; 6.868  ; 6.868  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[0] ; clk0       ; 5.964  ; 5.964  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[1] ; clk0       ; 6.393  ; 6.393  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[2] ; clk0       ; 6.556  ; 6.556  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[3] ; clk0       ; 6.564  ; 6.564  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[4] ; clk0       ; 6.793  ; 6.793  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[5] ; clk0       ; 6.587  ; 6.587  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[6] ; clk0       ; 6.464  ; 6.464  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[7] ; clk0       ; 6.868  ; 6.868  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACD[*]   ; clk0       ; 5.323  ; 5.323  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]  ; clk0       ; 4.613  ; 4.613  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]  ; clk0       ; 5.002  ; 5.002  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]  ; clk0       ; 4.956  ; 4.956  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]  ; clk0       ; 4.975  ; 4.975  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]  ; clk0       ; 5.323  ; 5.323  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]  ; clk0       ; 4.970  ; 4.970  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]  ; clk0       ; 4.910  ; 4.910  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]  ; clk0       ; 4.843  ; 4.843  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ;        ; 3.005  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; clk_test  ; clk0       ; 2.978  ;        ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ; 3.005  ;        ; Fall       ; inst17|altpll_component|pll|clk[1] ;
; clk_test  ; clk0       ;        ; 2.978  ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                              ;
+-----------+------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------+--------+--------+------------+------------------------------------+
; ADDR_test ; NADV       ; 8.328  ; 8.328  ; Rise       ; NADV                               ;
; BUF1      ; NADV       ; 8.602  ; 8.602  ; Rise       ; NADV                               ;
; BUF2      ; NADV       ; 8.580  ; 8.580  ; Rise       ; NADV                               ;
; BUF3      ; NADV       ; 8.661  ; 8.661  ; Rise       ; NADV                               ;
; rclk      ; NADV       ; 9.611  ; 9.611  ; Rise       ; NADV                               ;
; test4     ; NADV       ; 9.621  ; 9.621  ; Rise       ; NADV                               ;
; wclk      ; NADV       ; 10.077 ; 10.077 ; Rise       ; NADV                               ;
; AD_IN[*]  ; clk0       ; 5.964  ; 5.964  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[0] ; clk0       ; 5.964  ; 5.964  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[1] ; clk0       ; 6.393  ; 6.393  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[2] ; clk0       ; 6.556  ; 6.556  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[3] ; clk0       ; 6.564  ; 6.564  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[4] ; clk0       ; 6.793  ; 6.793  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[5] ; clk0       ; 6.587  ; 6.587  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[6] ; clk0       ; 6.464  ; 6.464  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[7] ; clk0       ; 6.868  ; 6.868  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACD[*]   ; clk0       ; 4.613  ; 4.613  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]  ; clk0       ; 4.613  ; 4.613  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]  ; clk0       ; 5.002  ; 5.002  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]  ; clk0       ; 4.956  ; 4.956  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]  ; clk0       ; 4.975  ; 4.975  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]  ; clk0       ; 5.323  ; 5.323  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]  ; clk0       ; 4.970  ; 4.970  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]  ; clk0       ; 4.910  ; 4.910  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]  ; clk0       ; 4.843  ; 4.843  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ;        ; 3.005  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; clk_test  ; clk0       ; 2.978  ;        ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ; 3.005  ;        ; Fall       ; inst17|altpll_component|pll|clk[1] ;
; clk_test  ; clk0       ;        ; 2.978  ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; NOE        ; rclk        ; 8.540 ;    ;    ; 8.540 ;
; NOE        ; test4       ; 8.550 ;    ;    ; 8.550 ;
; NWE        ; NWE_2       ; 5.933 ;    ;    ; 5.933 ;
; NWE        ; wclk        ; 9.028 ;    ;    ; 9.028 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; NOE        ; rclk        ; 8.540 ;    ;    ; 8.540 ;
; NOE        ; test4       ; 8.550 ;    ;    ; 8.550 ;
; NWE        ; NWE_2       ; 5.933 ;    ;    ; 5.933 ;
; NWE        ; wclk        ; 9.028 ;    ;    ; 9.028 ;
+------------+-------------+-------+----+----+-------+


+-------------------------------------------------------------+
; Fast Model Setup Summary                                    ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; inst17|altpll_component|pll|clk[1] ; -1.783 ; -33.300       ;
; NADV                               ; 1.958  ; 0.000         ;
; inst17|altpll_component|pll|clk[0] ; 23.469 ; 0.000         ;
+------------------------------------+--------+---------------+


+-------------------------------------------------------------+
; Fast Model Hold Summary                                     ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NADV                               ; -1.199 ; -9.291        ;
; inst17|altpll_component|pll|clk[0] ; 0.215  ; 0.000         ;
; inst17|altpll_component|pll|clk[1] ; 0.299  ; 0.000         ;
+------------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+-------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                      ;
+------------------------------------+--------+---------------+
; Clock                              ; Slack  ; End Point TNS ;
+------------------------------------+--------+---------------+
; NADV                               ; -1.380 ; -13.380       ;
; inst17|altpll_component|pll|clk[1] ; 10.373 ; 0.000         ;
; inst17|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
; clk0                               ; 20.000 ; 0.000         ;
+------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                    ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; -1.783 ; SAVE_ADDR:inst19|ADDR[18]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_re_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.507     ; 1.275      ;
; -1.780 ; SAVE_ADDR:inst19|ADDR[17]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_we_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.511     ; 1.268      ;
; -1.773 ; SAVE_ADDR:inst19|ADDR[16]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_we_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.511     ; 1.261      ;
; -1.765 ; SAVE_ADDR:inst19|ADDR[15]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_re_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.507     ; 1.257      ;
; -1.719 ; SAVE_ADDR:inst19|ADDR[17]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_re_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.507     ; 1.211      ;
; -1.698 ; SAVE_ADDR:inst19|ADDR[15]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_we_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.511     ; 1.186      ;
; -1.654 ; SAVE_ADDR:inst19|ADDR[17]                                                                                     ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.510     ; 1.143      ;
; -1.652 ; SAVE_ADDR:inst19|ADDR[18]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_we_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.511     ; 1.140      ;
; -1.647 ; SAVE_ADDR:inst19|ADDR[16]                                                                                     ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.510     ; 1.136      ;
; -1.645 ; SAVE_ADDR:inst19|ADDR[16]                                                                                     ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_re_reg         ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.507     ; 1.137      ;
; -1.572 ; SAVE_ADDR:inst19|ADDR[15]                                                                                     ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.510     ; 1.061      ;
; -1.526 ; SAVE_ADDR:inst19|ADDR[18]                                                                                     ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg       ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.510     ; 1.015      ;
; -1.337 ; SAVE_ADDR:inst19|ADDR[1]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg1   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.506     ; 0.830      ;
; -1.333 ; SAVE_ADDR:inst19|ADDR[1]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg1   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.502     ; 0.830      ;
; -1.331 ; SAVE_ADDR:inst19|ADDR[5]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg5   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.506     ; 0.824      ;
; -1.327 ; SAVE_ADDR:inst19|ADDR[5]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg5   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.502     ; 0.824      ;
; -1.226 ; SAVE_ADDR:inst19|ADDR[1]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg1 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.505     ; 0.720      ;
; -1.222 ; SAVE_ADDR:inst19|ADDR[5]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg5 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.505     ; 0.716      ;
; -1.220 ; SAVE_ADDR:inst19|ADDR[4]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg4 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.505     ; 0.714      ;
; -1.219 ; SAVE_ADDR:inst19|ADDR[7]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg7 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.505     ; 0.713      ;
; -1.219 ; SAVE_ADDR:inst19|ADDR[3]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg3 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.505     ; 0.713      ;
; -1.219 ; SAVE_ADDR:inst19|ADDR[2]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg2 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.505     ; 0.713      ;
; -1.129 ; SAVE_ADDR:inst19|ADDR[4]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg4   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.506     ; 0.622      ;
; -1.126 ; SAVE_ADDR:inst19|ADDR[6]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg6   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.506     ; 0.619      ;
; -1.125 ; SAVE_ADDR:inst19|ADDR[4]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg4   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.502     ; 0.622      ;
; -1.125 ; SAVE_ADDR:inst19|ADDR[3]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg3   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.506     ; 0.618      ;
; -1.123 ; SAVE_ADDR:inst19|ADDR[7]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg7   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.506     ; 0.616      ;
; -1.122 ; SAVE_ADDR:inst19|ADDR[6]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg6   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.502     ; 0.619      ;
; -1.121 ; SAVE_ADDR:inst19|ADDR[3]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg3   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.502     ; 0.618      ;
; -1.121 ; SAVE_ADDR:inst19|ADDR[2]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg2   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.506     ; 0.614      ;
; -1.119 ; SAVE_ADDR:inst19|ADDR[7]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg7   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.502     ; 0.616      ;
; -1.117 ; SAVE_ADDR:inst19|ADDR[2]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg2   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.502     ; 0.614      ;
; -1.110 ; SAVE_ADDR:inst19|ADDR[6]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg6 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.505     ; 0.604      ;
; -1.102 ; SAVE_ADDR:inst19|ADDR[0]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg0 ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.505     ; 0.596      ;
; -0.997 ; SAVE_ADDR:inst19|ADDR[0]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg0   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.506     ; 0.490      ;
; -0.993 ; SAVE_ADDR:inst19|ADDR[0]                                                                                      ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg0   ; NADV                               ; inst17|altpll_component|pll|clk[1] ; 1.000        ; -1.502     ; 0.490      ;
; 22.540 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg1  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a1~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a2~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg3  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a3~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg4  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a4~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg5  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a5~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg6  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a6~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7  ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg0    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg1    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a1~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg2    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a2~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg3    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a3~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg4    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a4~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg5    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a5~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg6    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a6~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 22.540 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg7    ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a7~porta_memory_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.017     ; 2.442      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
; 23.019 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 25.000       ; -0.020     ; 1.960      ;
+--------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'NADV'                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------+--------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                          ; To Node                  ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------+--------------------------+------------------------------------+-------------+--------------+------------+------------+
; 1.958 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7] ; SAVE_ADDR:inst19|ADDR[7] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 1.522      ; 0.596      ;
; 1.995 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6] ; SAVE_ADDR:inst19|ADDR[6] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 1.522      ; 0.559      ;
; 1.997 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[1] ; SAVE_ADDR:inst19|ADDR[1] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 1.522      ; 0.557      ;
; 2.075 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[5] ; SAVE_ADDR:inst19|ADDR[5] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 1.522      ; 0.479      ;
; 2.075 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[3] ; SAVE_ADDR:inst19|ADDR[3] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 1.522      ; 0.479      ;
; 2.076 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[2] ; SAVE_ADDR:inst19|ADDR[2] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 1.522      ; 0.478      ;
; 2.076 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[0] ; SAVE_ADDR:inst19|ADDR[0] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 1.522      ; 0.478      ;
; 2.079 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[4] ; SAVE_ADDR:inst19|ADDR[4] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 1.000        ; 1.522      ; 0.475      ;
+-------+------------------------------------------------------------------------------------+--------------------------+------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'inst17|altpll_component|pll|clk[0]'                                                                                                                          ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 23.469 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.564      ;
; 23.482 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.551      ;
; 23.504 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.529      ;
; 23.504 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.529      ;
; 23.517 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.516      ;
; 23.539 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.494      ;
; 23.539 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.494      ;
; 23.552 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.481      ;
; 23.556 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.477      ;
; 23.574 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.459      ;
; 23.574 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.459      ;
; 23.587 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.446      ;
; 23.591 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.442      ;
; 23.609 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.424      ;
; 23.626 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.407      ;
; 23.631 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.402      ;
; 23.661 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.372      ;
; 23.666 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.367      ;
; 23.668 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.365      ;
; 23.681 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.352      ;
; 23.681 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.352      ;
; 23.701 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.332      ;
; 23.701 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.332      ;
; 23.703 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.330      ;
; 23.703 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.330      ;
; 23.716 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.317      ;
; 23.716 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.317      ;
; 23.736 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.297      ;
; 23.736 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.297      ;
; 23.738 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.295      ;
; 23.738 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.295      ;
; 23.751 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.282      ;
; 23.751 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.282      ;
; 23.751 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.282      ;
; 23.755 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.278      ;
; 23.770 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.263      ;
; 23.771 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.262      ;
; 23.773 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.260      ;
; 23.773 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.260      ;
; 23.786 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.247      ;
; 23.786 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.247      ;
; 23.786 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.247      ;
; 23.790 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.243      ;
; 23.805 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.228      ;
; 23.806 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.227      ;
; 23.808 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.225      ;
; 23.808 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.225      ;
; 23.818 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.215      ;
; 23.821 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.212      ;
; 23.821 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.212      ;
; 23.825 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.208      ;
; 23.830 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.203      ;
; 23.840 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.193      ;
; 23.843 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.190      ;
; 23.843 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.190      ;
; 23.853 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.180      ;
; 23.853 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.180      ;
; 23.856 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.177      ;
; 23.856 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.177      ;
; 23.860 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.173      ;
; 23.865 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.168      ;
; 23.875 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.158      ;
; 23.878 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.155      ;
; 23.878 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.155      ;
; 23.880 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.153      ;
; 23.888 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.145      ;
; 23.888 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.145      ;
; 23.891 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.142      ;
; 23.893 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.140      ;
; 23.895 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.138      ;
; 23.900 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.133      ;
; 23.900 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.133      ;
; 23.913 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.120      ;
; 23.913 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.120      ;
; 23.915 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.118      ;
; 23.923 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.110      ;
; 23.923 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.110      ;
; 23.926 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.107      ;
; 23.928 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.105      ;
; 23.930 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.103      ;
; 23.935 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.098      ;
; 23.935 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.098      ;
; 23.948 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.085      ;
; 23.950 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.083      ;
; 23.950 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.083      ;
; 23.958 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.075      ;
; 23.963 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.070      ;
; 23.965 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.068      ;
; 23.969 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.064      ;
; 23.970 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.063      ;
; 23.970 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.063      ;
; 23.980 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.052      ;
; 23.985 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.048      ;
; 23.985 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.048      ;
; 23.998 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.035      ;
; 23.999 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.000      ; 1.033      ;
; 24.000 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.033      ;
; 24.004 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.029      ;
; 24.005 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.028      ;
; 24.005 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 25.000       ; 0.001      ; 1.028      ;
+--------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'NADV'                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------+--------------------------+------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                          ; To Node                  ; Launch Clock                       ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------+--------------------------+------------------------------------+-------------+--------------+------------+------------+
; -1.199 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[4] ; SAVE_ADDR:inst19|ADDR[4] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 1.522      ; 0.475      ;
; -1.196 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[2] ; SAVE_ADDR:inst19|ADDR[2] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 1.522      ; 0.478      ;
; -1.196 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[0] ; SAVE_ADDR:inst19|ADDR[0] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 1.522      ; 0.478      ;
; -1.195 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[5] ; SAVE_ADDR:inst19|ADDR[5] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 1.522      ; 0.479      ;
; -1.195 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[3] ; SAVE_ADDR:inst19|ADDR[3] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 1.522      ; 0.479      ;
; -1.117 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[1] ; SAVE_ADDR:inst19|ADDR[1] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 1.522      ; 0.557      ;
; -1.115 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6] ; SAVE_ADDR:inst19|ADDR[6] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 1.522      ; 0.559      ;
; -1.078 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7] ; SAVE_ADDR:inst19|ADDR[7] ; inst17|altpll_component|pll|clk[1] ; NADV        ; 0.000        ; 1.522      ; 0.596      ;
+--------+------------------------------------------------------------------------------------+--------------------------+------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst17|altpll_component|pll|clk[0]'                                                                                                                          ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                ; To Node                  ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.215 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[8]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.367      ;
; 0.243 ; phase_acc:inst10|acc[31] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.395      ;
; 0.353 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.505      ;
; 0.356 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.508      ;
; 0.357 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.509      ;
; 0.358 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[9]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.513      ;
; 0.367 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[9]  ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; phase_acc:inst10|acc[30] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.372 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.524      ;
; 0.491 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.643      ;
; 0.494 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.494 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.646      ;
; 0.495 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.647      ;
; 0.496 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.648      ;
; 0.497 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.497 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.651      ;
; 0.507 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.507 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[10] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.659      ;
; 0.509 ; phase_acc:inst10|acc[30] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.509 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.661      ;
; 0.510 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.662      ;
; 0.512 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.512 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.664      ;
; 0.526 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.678      ;
; 0.529 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.529 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.681      ;
; 0.530 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.682      ;
; 0.531 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.683      ;
; 0.532 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.684      ;
; 0.533 ; phase_acc:inst10|acc[29] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.685      ;
; 0.534 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.686      ;
; 0.542 ; phase_acc:inst10|acc[9]  ; phase_acc:inst10|acc[11] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.694      ;
; 0.543 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.696      ;
; 0.544 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.544 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.696      ;
; 0.545 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.697      ;
; 0.547 ; phase_acc:inst10|acc[25] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.699      ;
; 0.549 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.701      ;
; 0.554 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.706      ;
; 0.561 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[23] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.713      ;
; 0.564 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.564 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.716      ;
; 0.565 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.717      ;
; 0.566 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.718      ;
; 0.569 ; phase_acc:inst10|acc[24] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.721      ;
; 0.578 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.731      ;
; 0.579 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[15] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; phase_acc:inst10|acc[28] ; phase_acc:inst10|acc[31] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.579 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.731      ;
; 0.580 ; phase_acc:inst10|acc[16] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.732      ;
; 0.583 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.736      ;
; 0.584 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.736      ;
; 0.589 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[29] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.741      ;
; 0.596 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[24] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.748      ;
; 0.599 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[17] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.599 ; phase_acc:inst10|acc[15] ; phase_acc:inst10|acc[19] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.751      ;
; 0.600 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.752      ;
; 0.601 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.601 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.753      ;
; 0.606 ; phase_acc:inst10|acc[26] ; phase_acc:inst10|acc[28] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.758      ;
; 0.613 ; phase_acc:inst10|acc[19] ; phase_acc:inst10|acc[22] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.766      ;
; 0.614 ; phase_acc:inst10|acc[12] ; phase_acc:inst10|acc[16] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; phase_acc:inst10|acc[14] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.614 ; phase_acc:inst10|acc[23] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.766      ;
; 0.618 ; phase_acc:inst10|acc[18] ; phase_acc:inst10|acc[21] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.771      ;
; 0.618 ; phase_acc:inst10|acc[17] ; phase_acc:inst10|acc[20] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.001      ; 0.771      ;
; 0.619 ; phase_acc:inst10|acc[11] ; phase_acc:inst10|acc[14] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.771      ;
; 0.623 ; phase_acc:inst10|acc[8]  ; phase_acc:inst10|acc[12] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.775      ;
; 0.624 ; phase_acc:inst10|acc[27] ; phase_acc:inst10|acc[30] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.776      ;
; 0.631 ; phase_acc:inst10|acc[20] ; phase_acc:inst10|acc[25] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.783      ;
; 0.634 ; phase_acc:inst10|acc[13] ; phase_acc:inst10|acc[18] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.786      ;
; 0.635 ; phase_acc:inst10|acc[21] ; phase_acc:inst10|acc[26] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.787      ;
; 0.636 ; phase_acc:inst10|acc[10] ; phase_acc:inst10|acc[13] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
; 0.636 ; phase_acc:inst10|acc[22] ; phase_acc:inst10|acc[27] ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 0.000        ; 0.000      ; 0.788      ;
+-------+--------------------------+--------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                     ; To Node                                                                                                       ; Launch Clock                       ; Latch Clock                        ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+
; 0.299 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[1]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg1    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 0.452      ;
; 0.305 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[5]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg5    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 0.458      ;
; 0.307 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[2]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg2    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 0.460      ;
; 0.310 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg6    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 0.463      ;
; 0.400 ; phase_acc:inst10|acc[26]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 0.605      ;
; 0.401 ; phase_acc:inst10|acc[28]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 0.606      ;
; 0.407 ; phase_acc:inst10|acc[29]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 0.612      ;
; 0.408 ; phase_acc:inst10|acc[25]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 0.613      ;
; 0.408 ; phase_acc:inst10|acc[24]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 0.613      ;
; 0.413 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[2]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 0.567      ;
; 0.414 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg6  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 0.568      ;
; 0.414 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[4]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg4  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 0.568      ;
; 0.414 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[3]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg3  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 0.568      ;
; 0.415 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[5]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg5  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 0.569      ;
; 0.420 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[0]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 0.574      ;
; 0.421 ; phase_acc:inst10|acc[27]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 0.626      ;
; 0.424 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[4]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg4    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 0.577      ;
; 0.433 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg7    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 0.586      ;
; 0.437 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[0]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg0    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 0.590      ;
; 0.503 ; phase_acc:inst10|acc[30]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 0.708      ;
; 0.526 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 0.680      ;
; 0.617 ; phase_acc:inst10|acc[31]                                                                                      ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.067      ; 0.822      ;
; 0.637 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[1]                            ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg1  ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.016      ; 0.791      ;
; 0.703 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[3]                            ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_datain_reg3    ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; 0.015      ; 0.856      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_re_reg         ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg0   ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg1   ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg2   ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg3   ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg4   ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg5   ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg6   ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg7   ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_re_reg         ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6]                            ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg0   ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6]                            ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
; 1.842 ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~portb_address_reg1   ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6]                            ; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 0.000        ; -0.020     ; 1.960      ;
+-------+---------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------+------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'NADV'                                                                     ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; NADV  ; Rise       ; NADV                      ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; NADV  ; Rise       ; SAVE_ADDR:inst19|ADDR[7]  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV|combout              ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV|combout              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clkctrl|inclk[0]     ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clkctrl|inclk[0]     ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; NADV~clkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; NADV~clkctrl|outclk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[0]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[15]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[16]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[17]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[18]|clk       ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[1]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[2]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[3]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[4]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[5]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[6]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; NADV  ; Rise       ; inst19|ADDR[7]|clk        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; NADV  ; Rise       ; inst19|ADDR[7]|clk        ;
+--------+--------------+----------------+------------------+-------+------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[1]'                                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[0]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[1]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[2]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[3]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[4]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[5]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[6]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|q_b[7]                          ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg5 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg6 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_address_reg7 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg       ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~porta_we_reg       ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg0 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg1 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg2 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg3 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg4 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg5 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg6 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a0~portb_address_reg7 ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; RAM2PORT:inst9|altsyncram:altsyncram_component|altsyncram_8ao1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[0]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[0]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[1]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[1]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[2]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[2]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[3]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[3]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[4]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[4]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[5]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[5]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[6]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|q_b[7]                            ;
; 10.373 ; 12.500       ; 2.127          ; High Pulse Width ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg0   ;
; 10.373 ; 12.500       ; 2.127          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[1] ; Rise       ; ram2_2:inst4|altsyncram:altsyncram_component|altsyncram_47r1:auto_generated|ram_block1a0~porta_address_reg0   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'inst17|altpll_component|pll|clk[0]'                                                                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                              ; Clock Edge ; Target                                         ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[10]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[10]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[11]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[11]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[12]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[12]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[13]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[13]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[14]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[14]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[15]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[15]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[16]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[16]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[17]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[17]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[18]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[18]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[19]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[19]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[20]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[20]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[21]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[21]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[22]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[22]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[23]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[23]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[24]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[24]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[25]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[25]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[26]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[26]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[27]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[27]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[28]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[28]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[29]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[29]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[30]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[30]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[31]                       ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[31]                       ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[8]                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[8]                        ;
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[9]                        ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; phase_acc:inst10|acc[9]                        ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[10]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[10]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[11]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[11]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[12]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[12]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[13]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[13]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[14]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[14]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[15]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[15]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[16]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[16]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[17]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[17]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[18]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[18]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[19]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[19]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[20]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[20]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[21]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[21]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[22]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[22]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[23]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[23]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[24]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[24]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[25]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[25]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[26]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[26]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[27]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[27]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[28]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[28]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[29]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[29]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[30]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[30]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[31]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[31]|clk                             ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[8]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[9]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst10|acc[9]|clk                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; inst17|altpll_component|pll|clk[0] ; Rise       ; inst17|altpll_component|_clk0~clkctrl|outclk   ;
+--------+--------------+----------------+------------------+------------------------------------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clk0'                                                                                ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                               ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; clk0|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; clk0|combout                         ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[0]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|clk[1]   ;
; 20.000 ; 20.000       ; 0.000          ; High Pulse Width ; clk0  ; Rise       ; inst17|altpll_component|pll|inclk[0] ;
; 20.000 ; 20.000       ; 0.000          ; Low Pulse Width  ; clk0  ; Rise       ; inst17|altpll_component|pll|inclk[0] ;
; 37.620 ; 40.000       ; 2.380          ; Port Rate        ; clk0  ; Rise       ; clk0                                 ;
+--------+--------------+----------------+------------------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+------------+------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------+-------+-------+------------+------------------------------------+
; A16        ; NADV       ; 2.296 ; 2.296 ; Rise       ; NADV                               ;
; A17        ; NADV       ; 2.237 ; 2.237 ; Rise       ; NADV                               ;
; A18        ; NADV       ; 2.276 ; 2.276 ; Rise       ; NADV                               ;
; AD_IN[*]   ; NADV       ; 2.348 ; 2.348 ; Rise       ; NADV                               ;
;  AD_IN[15] ; NADV       ; 2.348 ; 2.348 ; Rise       ; NADV                               ;
; NOE        ; clk0       ; 1.915 ; 1.915 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; NWE        ; clk0       ; 1.936 ; 1.936 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
+------------+------------+-------+-------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+------------+------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------+--------+--------+------------+------------------------------------+
; A16        ; NADV       ; -2.176 ; -2.176 ; Rise       ; NADV                               ;
; A17        ; NADV       ; -2.117 ; -2.117 ; Rise       ; NADV                               ;
; A18        ; NADV       ; -2.156 ; -2.156 ; Rise       ; NADV                               ;
; AD_IN[*]   ; NADV       ; -2.228 ; -2.228 ; Rise       ; NADV                               ;
;  AD_IN[15] ; NADV       ; -2.228 ; -2.228 ; Rise       ; NADV                               ;
; NOE        ; clk0       ; -1.776 ; -1.776 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; NWE        ; clk0       ; -1.671 ; -1.671 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
+------------+------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                    ;
+-----------+------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------+-------+-------+------------+------------------------------------+
; ADDR_test ; NADV       ; 3.738 ; 3.738 ; Rise       ; NADV                               ;
; BUF1      ; NADV       ; 3.945 ; 3.945 ; Rise       ; NADV                               ;
; BUF2      ; NADV       ; 3.955 ; 3.955 ; Rise       ; NADV                               ;
; BUF3      ; NADV       ; 4.124 ; 4.124 ; Rise       ; NADV                               ;
; rclk      ; NADV       ; 4.281 ; 4.281 ; Rise       ; NADV                               ;
; test4     ; NADV       ; 4.291 ; 4.291 ; Rise       ; NADV                               ;
; wclk      ; NADV       ; 4.466 ; 4.466 ; Rise       ; NADV                               ;
; AD_IN[*]  ; clk0       ; 2.614 ; 2.614 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[0] ; clk0       ; 2.331 ; 2.331 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[1] ; clk0       ; 2.398 ; 2.398 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[2] ; clk0       ; 2.507 ; 2.507 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[3] ; clk0       ; 2.512 ; 2.512 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[4] ; clk0       ; 2.568 ; 2.568 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[5] ; clk0       ; 2.551 ; 2.551 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[6] ; clk0       ; 2.484 ; 2.484 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[7] ; clk0       ; 2.614 ; 2.614 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACD[*]   ; clk0       ; 2.134 ; 2.134 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]  ; clk0       ; 1.909 ; 1.909 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]  ; clk0       ; 2.030 ; 2.030 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]  ; clk0       ; 2.005 ; 2.005 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]  ; clk0       ; 2.021 ; 2.021 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]  ; clk0       ; 2.134 ; 2.134 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]  ; clk0       ; 2.018 ; 2.018 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]  ; clk0       ; 1.947 ; 1.947 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]  ; clk0       ; 1.912 ; 1.912 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ;       ; 1.152 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; clk_test  ; clk0       ; 1.124 ;       ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ; 1.152 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
; clk_test  ; clk0       ;       ; 1.124 ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------+-------+-------+------------+------------------------------------+
; ADDR_test ; NADV       ; 3.738 ; 3.738 ; Rise       ; NADV                               ;
; BUF1      ; NADV       ; 3.817 ; 3.817 ; Rise       ; NADV                               ;
; BUF2      ; NADV       ; 3.817 ; 3.817 ; Rise       ; NADV                               ;
; BUF3      ; NADV       ; 3.878 ; 3.878 ; Rise       ; NADV                               ;
; rclk      ; NADV       ; 4.143 ; 4.143 ; Rise       ; NADV                               ;
; test4     ; NADV       ; 4.153 ; 4.153 ; Rise       ; NADV                               ;
; wclk      ; NADV       ; 4.338 ; 4.338 ; Rise       ; NADV                               ;
; AD_IN[*]  ; clk0       ; 2.331 ; 2.331 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[0] ; clk0       ; 2.331 ; 2.331 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[1] ; clk0       ; 2.398 ; 2.398 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[2] ; clk0       ; 2.507 ; 2.507 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[3] ; clk0       ; 2.512 ; 2.512 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[4] ; clk0       ; 2.568 ; 2.568 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[5] ; clk0       ; 2.551 ; 2.551 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[6] ; clk0       ; 2.484 ; 2.484 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[7] ; clk0       ; 2.614 ; 2.614 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACD[*]   ; clk0       ; 1.909 ; 1.909 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]  ; clk0       ; 1.909 ; 1.909 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]  ; clk0       ; 2.030 ; 2.030 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]  ; clk0       ; 2.005 ; 2.005 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]  ; clk0       ; 2.021 ; 2.021 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]  ; clk0       ; 2.134 ; 2.134 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]  ; clk0       ; 2.018 ; 2.018 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]  ; clk0       ; 1.947 ; 1.947 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]  ; clk0       ; 1.912 ; 1.912 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ;       ; 1.152 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; clk_test  ; clk0       ; 1.124 ;       ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ; 1.152 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
; clk_test  ; clk0       ;       ; 1.124 ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; NOE        ; rclk        ; 3.413 ;    ;    ; 3.413 ;
; NOE        ; test4       ; 3.423 ;    ;    ; 3.423 ;
; NWE        ; NWE_2       ; 2.627 ;    ;    ; 2.627 ;
; NWE        ; wclk        ; 3.622 ;    ;    ; 3.622 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; NOE        ; rclk        ; 3.413 ;    ;    ; 3.413 ;
; NOE        ; test4       ; 3.423 ;    ;    ; 3.423 ;
; NWE        ; NWE_2       ; 2.627 ;    ;    ; 2.627 ;
; NWE        ; wclk        ; 3.622 ;    ;    ; 3.622 ;
+------------+-------------+-------+----+----+-------+


+-----------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                 ;
+-------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                               ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                    ; -5.542   ; -1.554  ; N/A      ; N/A     ; -1.941              ;
;  NADV                               ; 1.904    ; -1.554  ; N/A      ; N/A     ; -1.941              ;
;  clk0                               ; N/A      ; N/A     ; N/A      ; N/A     ; 20.000              ;
;  inst17|altpll_component|pll|clk[0] ; 20.939   ; 0.215   ; N/A      ; N/A     ; 11.258              ;
;  inst17|altpll_component|pll|clk[1] ; -5.542   ; 0.299   ; N/A      ; N/A     ; 9.433               ;
; Design-wide TNS                     ; -101.387 ; -11.709 ; 0.0      ; 0.0     ; -19.749             ;
;  NADV                               ; 0.000    ; -11.709 ; N/A      ; N/A     ; -19.749             ;
;  clk0                               ; N/A      ; N/A     ; N/A      ; N/A     ; 0.000               ;
;  inst17|altpll_component|pll|clk[0] ; 0.000    ; 0.000   ; N/A      ; N/A     ; 0.000               ;
;  inst17|altpll_component|pll|clk[1] ; -101.387 ; 0.000   ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------+----------+---------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------+
; Setup Times                                                                               ;
+------------+------------+-------+-------+------------+------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+------------+------------+-------+-------+------------+------------------------------------+
; A16        ; NADV       ; 5.230 ; 5.230 ; Rise       ; NADV                               ;
; A17        ; NADV       ; 5.116 ; 5.116 ; Rise       ; NADV                               ;
; A18        ; NADV       ; 5.181 ; 5.181 ; Rise       ; NADV                               ;
; AD_IN[*]   ; NADV       ; 5.306 ; 5.306 ; Rise       ; NADV                               ;
;  AD_IN[15] ; NADV       ; 5.306 ; 5.306 ; Rise       ; NADV                               ;
; NOE        ; clk0       ; 5.025 ; 5.025 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; NWE        ; clk0       ; 5.092 ; 5.092 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
+------------+------------+-------+-------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------+
; Hold Times                                                                                  ;
+------------+------------+--------+--------+------------+------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+------------+------------+--------+--------+------------+------------------------------------+
; A16        ; NADV       ; -2.176 ; -2.176 ; Rise       ; NADV                               ;
; A17        ; NADV       ; -2.117 ; -2.117 ; Rise       ; NADV                               ;
; A18        ; NADV       ; -2.156 ; -2.156 ; Rise       ; NADV                               ;
; AD_IN[*]   ; NADV       ; -2.228 ; -2.228 ; Rise       ; NADV                               ;
;  AD_IN[15] ; NADV       ; -2.228 ; -2.228 ; Rise       ; NADV                               ;
; NOE        ; clk0       ; -1.776 ; -1.776 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; NWE        ; clk0       ; -1.671 ; -1.671 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
+------------+------------+--------+--------+------------+------------------------------------+


+--------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                      ;
+-----------+------------+--------+--------+------------+------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                    ;
+-----------+------------+--------+--------+------------+------------------------------------+
; ADDR_test ; NADV       ; 8.328  ; 8.328  ; Rise       ; NADV                               ;
; BUF1      ; NADV       ; 8.970  ; 8.970  ; Rise       ; NADV                               ;
; BUF2      ; NADV       ; 9.026  ; 9.026  ; Rise       ; NADV                               ;
; BUF3      ; NADV       ; 9.655  ; 9.655  ; Rise       ; NADV                               ;
; rclk      ; NADV       ; 10.057 ; 10.057 ; Rise       ; NADV                               ;
; test4     ; NADV       ; 10.067 ; 10.067 ; Rise       ; NADV                               ;
; wclk      ; NADV       ; 10.445 ; 10.445 ; Rise       ; NADV                               ;
; AD_IN[*]  ; clk0       ; 6.868  ; 6.868  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[0] ; clk0       ; 5.964  ; 5.964  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[1] ; clk0       ; 6.393  ; 6.393  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[2] ; clk0       ; 6.556  ; 6.556  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[3] ; clk0       ; 6.564  ; 6.564  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[4] ; clk0       ; 6.793  ; 6.793  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[5] ; clk0       ; 6.587  ; 6.587  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[6] ; clk0       ; 6.464  ; 6.464  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[7] ; clk0       ; 6.868  ; 6.868  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACD[*]   ; clk0       ; 5.323  ; 5.323  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]  ; clk0       ; 4.613  ; 4.613  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]  ; clk0       ; 5.002  ; 5.002  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]  ; clk0       ; 4.956  ; 4.956  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]  ; clk0       ; 4.975  ; 4.975  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]  ; clk0       ; 5.323  ; 5.323  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]  ; clk0       ; 4.970  ; 4.970  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]  ; clk0       ; 4.910  ; 4.910  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]  ; clk0       ; 4.843  ; 4.843  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ;        ; 3.005  ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; clk_test  ; clk0       ; 2.978  ;        ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ; 3.005  ;        ; Fall       ; inst17|altpll_component|pll|clk[1] ;
; clk_test  ; clk0       ;        ; 2.978  ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+-----------+------------+--------+--------+------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                            ;
+-----------+------------+-------+-------+------------+------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                    ;
+-----------+------------+-------+-------+------------+------------------------------------+
; ADDR_test ; NADV       ; 3.738 ; 3.738 ; Rise       ; NADV                               ;
; BUF1      ; NADV       ; 3.817 ; 3.817 ; Rise       ; NADV                               ;
; BUF2      ; NADV       ; 3.817 ; 3.817 ; Rise       ; NADV                               ;
; BUF3      ; NADV       ; 3.878 ; 3.878 ; Rise       ; NADV                               ;
; rclk      ; NADV       ; 4.143 ; 4.143 ; Rise       ; NADV                               ;
; test4     ; NADV       ; 4.153 ; 4.153 ; Rise       ; NADV                               ;
; wclk      ; NADV       ; 4.338 ; 4.338 ; Rise       ; NADV                               ;
; AD_IN[*]  ; clk0       ; 2.331 ; 2.331 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[0] ; clk0       ; 2.331 ; 2.331 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[1] ; clk0       ; 2.398 ; 2.398 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[2] ; clk0       ; 2.507 ; 2.507 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[3] ; clk0       ; 2.512 ; 2.512 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[4] ; clk0       ; 2.568 ; 2.568 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[5] ; clk0       ; 2.551 ; 2.551 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[6] ; clk0       ; 2.484 ; 2.484 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  AD_IN[7] ; clk0       ; 2.614 ; 2.614 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACD[*]   ; clk0       ; 1.909 ; 1.909 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[0]  ; clk0       ; 1.909 ; 1.909 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[1]  ; clk0       ; 2.030 ; 2.030 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[2]  ; clk0       ; 2.005 ; 2.005 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[3]  ; clk0       ; 2.021 ; 2.021 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[4]  ; clk0       ; 2.134 ; 2.134 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[5]  ; clk0       ; 2.018 ; 2.018 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[6]  ; clk0       ; 1.947 ; 1.947 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
;  DACD[7]  ; clk0       ; 1.912 ; 1.912 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ;       ; 1.152 ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; clk_test  ; clk0       ; 1.124 ;       ; Rise       ; inst17|altpll_component|pll|clk[1] ;
; DACLK     ; clk0       ; 1.152 ;       ; Fall       ; inst17|altpll_component|pll|clk[1] ;
; clk_test  ; clk0       ;       ; 1.124 ; Fall       ; inst17|altpll_component|pll|clk[1] ;
+-----------+------------+-------+-------+------------+------------------------------------+


+----------------------------------------------------+
; Progagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; NOE        ; rclk        ; 8.540 ;    ;    ; 8.540 ;
; NOE        ; test4       ; 8.550 ;    ;    ; 8.550 ;
; NWE        ; NWE_2       ; 5.933 ;    ;    ; 5.933 ;
; NWE        ; wclk        ; 9.028 ;    ;    ; 9.028 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Progagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; NOE        ; rclk        ; 3.413 ;    ;    ; 3.413 ;
; NOE        ; test4       ; 3.423 ;    ;    ; 3.423 ;
; NWE        ; NWE_2       ; 2.627 ;    ;    ; 2.627 ;
; NWE        ; wclk        ; 3.622 ;    ;    ; 3.622 ;
+------------+-------------+-------+----+----+-------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                     ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 300      ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 168      ; 0        ; 0        ; 0        ;
; NADV                               ; inst17|altpll_component|pll|clk[1] ; 36       ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[1] ; NADV                               ; 8        ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                      ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; From Clock                         ; To Clock                           ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[0] ; 300      ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[0] ; inst17|altpll_component|pll|clk[1] ; 8        ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[1] ; inst17|altpll_component|pll|clk[1] ; 168      ; 0        ; 0        ; 0        ;
; NADV                               ; inst17|altpll_component|pll|clk[1] ; 36       ; 0        ; 0        ; 0        ;
; inst17|altpll_component|pll|clk[1] ; NADV                               ; 8        ; 0        ; 0        ; 0        ;
+------------------------------------+------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 11    ; 11   ;
; Unconstrained Output Ports      ; 26    ; 26   ;
; Unconstrained Output Port Paths ; 47    ; 47   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File ../DDS/Ram_dds.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../DDS/Ram_dds.qip
Warning (125092): Tcl Script File ../DDS/latchtest.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ../DDS/latchtest.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Wed Apr 01 18:09:53 2015
Info: Command: quartus_sta dds_stm32 -c dds_stm32
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'dds_stm32.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 40.000 -waveform {0.000 20.000} -name clk0 clk0
    Info (332110): create_generated_clock -source {inst17|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {inst17|altpll_component|pll|clk[0]} {inst17|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {inst17|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name {inst17|altpll_component|pll|clk[1]} {inst17|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name NADV NADV
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -5.542
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.542      -101.387 inst17|altpll_component|pll|clk[1] 
    Info (332119):     1.904         0.000 NADV 
    Info (332119):    20.939         0.000 inst17|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.554
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.554       -11.709 NADV 
    Info (332119):     0.499         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):     1.018         0.000 inst17|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.941
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.941       -19.749 NADV 
    Info (332119):     9.433         0.000 inst17|altpll_component|pll|clk[1] 
    Info (332119):    11.258         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):    20.000         0.000 clk0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.783
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.783       -33.300 inst17|altpll_component|pll|clk[1] 
    Info (332119):     1.958         0.000 NADV 
    Info (332119):    23.469         0.000 inst17|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.199
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.199        -9.291 NADV 
    Info (332119):     0.215         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):     0.299         0.000 inst17|altpll_component|pll|clk[1] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -13.380 NADV 
    Info (332119):    10.373         0.000 inst17|altpll_component|pll|clk[1] 
    Info (332119):    11.500         0.000 inst17|altpll_component|pll|clk[0] 
    Info (332119):    20.000         0.000 clk0 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 434 megabytes
    Info: Processing ended: Wed Apr 01 18:09:54 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


