
COMM_HW100_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020020  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00010564  080202c0  080202c0  000212c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08030824  08030824  00032230  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08030824  08030824  00031824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0803082c  0803082c  00032230  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0803082c  0803082c  0003182c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08030830  08030830  00031830  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000230  24000000  08030834  00032000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00045b58  24000230  08030a64  00032230  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24045d88  08030a64  00032d88  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  00032230  2**0
                  CONTENTS, READONLY
 12 .debug_info   00041dde  00000000  00000000  0003225e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000a626  00000000  00000000  0007403c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00003838  00000000  00000000  0007e668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00002acc  00000000  00000000  00081ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00051d54  00000000  00000000  0008496c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0004e2ba  00000000  00000000  000d66c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001d9ad5  00000000  00000000  0012497a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  002fe44f  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000f8a8  00000000  00000000  002fe494  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0030dd3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000230 	.word	0x24000230
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080202a8 	.word	0x080202a8

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000234 	.word	0x24000234
 80002dc:	080202a8 	.word	0x080202a8

080002e0 <strcmp>:
 80002e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80002e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80002e8:	2a01      	cmp	r2, #1
 80002ea:	bf28      	it	cs
 80002ec:	429a      	cmpcs	r2, r3
 80002ee:	d0f7      	beq.n	80002e0 <strcmp>
 80002f0:	1ad0      	subs	r0, r2, r3
 80002f2:	4770      	bx	lr

080002f4 <strlen>:
 80002f4:	4603      	mov	r3, r0
 80002f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002fa:	2a00      	cmp	r2, #0
 80002fc:	d1fb      	bne.n	80002f6 <strlen+0x2>
 80002fe:	1a18      	subs	r0, r3, r0
 8000300:	3801      	subs	r0, #1
 8000302:	4770      	bx	lr
	...

08000310 <memchr>:
 8000310:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000314:	2a10      	cmp	r2, #16
 8000316:	db2b      	blt.n	8000370 <memchr+0x60>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	d008      	beq.n	8000330 <memchr+0x20>
 800031e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000322:	3a01      	subs	r2, #1
 8000324:	428b      	cmp	r3, r1
 8000326:	d02d      	beq.n	8000384 <memchr+0x74>
 8000328:	f010 0f07 	tst.w	r0, #7
 800032c:	b342      	cbz	r2, 8000380 <memchr+0x70>
 800032e:	d1f6      	bne.n	800031e <memchr+0xe>
 8000330:	b4f0      	push	{r4, r5, r6, r7}
 8000332:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000336:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800033a:	f022 0407 	bic.w	r4, r2, #7
 800033e:	f07f 0700 	mvns.w	r7, #0
 8000342:	2300      	movs	r3, #0
 8000344:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000348:	3c08      	subs	r4, #8
 800034a:	ea85 0501 	eor.w	r5, r5, r1
 800034e:	ea86 0601 	eor.w	r6, r6, r1
 8000352:	fa85 f547 	uadd8	r5, r5, r7
 8000356:	faa3 f587 	sel	r5, r3, r7
 800035a:	fa86 f647 	uadd8	r6, r6, r7
 800035e:	faa5 f687 	sel	r6, r5, r7
 8000362:	b98e      	cbnz	r6, 8000388 <memchr+0x78>
 8000364:	d1ee      	bne.n	8000344 <memchr+0x34>
 8000366:	bcf0      	pop	{r4, r5, r6, r7}
 8000368:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800036c:	f002 0207 	and.w	r2, r2, #7
 8000370:	b132      	cbz	r2, 8000380 <memchr+0x70>
 8000372:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000376:	3a01      	subs	r2, #1
 8000378:	ea83 0301 	eor.w	r3, r3, r1
 800037c:	b113      	cbz	r3, 8000384 <memchr+0x74>
 800037e:	d1f8      	bne.n	8000372 <memchr+0x62>
 8000380:	2000      	movs	r0, #0
 8000382:	4770      	bx	lr
 8000384:	3801      	subs	r0, #1
 8000386:	4770      	bx	lr
 8000388:	2d00      	cmp	r5, #0
 800038a:	bf06      	itte	eq
 800038c:	4635      	moveq	r5, r6
 800038e:	3803      	subeq	r0, #3
 8000390:	3807      	subne	r0, #7
 8000392:	f015 0f01 	tst.w	r5, #1
 8000396:	d107      	bne.n	80003a8 <memchr+0x98>
 8000398:	3001      	adds	r0, #1
 800039a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800039e:	bf02      	ittt	eq
 80003a0:	3001      	addeq	r0, #1
 80003a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80003a6:	3001      	addeq	r0, #1
 80003a8:	bcf0      	pop	{r4, r5, r6, r7}
 80003aa:	3801      	subs	r0, #1
 80003ac:	4770      	bx	lr
 80003ae:	bf00      	nop

080003b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80003b4:	4b49      	ldr	r3, [pc, #292]	@ (80004dc <SystemInit+0x12c>)
 80003b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80003ba:	4a48      	ldr	r2, [pc, #288]	@ (80004dc <SystemInit+0x12c>)
 80003bc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80003c0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 80003c4:	4b45      	ldr	r3, [pc, #276]	@ (80004dc <SystemInit+0x12c>)
 80003c6:	691b      	ldr	r3, [r3, #16]
 80003c8:	4a44      	ldr	r2, [pc, #272]	@ (80004dc <SystemInit+0x12c>)
 80003ca:	f043 0310 	orr.w	r3, r3, #16
 80003ce:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80003d0:	4b43      	ldr	r3, [pc, #268]	@ (80004e0 <SystemInit+0x130>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	f003 030f 	and.w	r3, r3, #15
 80003d8:	2b06      	cmp	r3, #6
 80003da:	d807      	bhi.n	80003ec <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80003dc:	4b40      	ldr	r3, [pc, #256]	@ (80004e0 <SystemInit+0x130>)
 80003de:	681b      	ldr	r3, [r3, #0]
 80003e0:	f023 030f 	bic.w	r3, r3, #15
 80003e4:	4a3e      	ldr	r2, [pc, #248]	@ (80004e0 <SystemInit+0x130>)
 80003e6:	f043 0307 	orr.w	r3, r3, #7
 80003ea:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 80003ec:	4b3d      	ldr	r3, [pc, #244]	@ (80004e4 <SystemInit+0x134>)
 80003ee:	681b      	ldr	r3, [r3, #0]
 80003f0:	4a3c      	ldr	r2, [pc, #240]	@ (80004e4 <SystemInit+0x134>)
 80003f2:	f043 0301 	orr.w	r3, r3, #1
 80003f6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80003f8:	4b3a      	ldr	r3, [pc, #232]	@ (80004e4 <SystemInit+0x134>)
 80003fa:	2200      	movs	r2, #0
 80003fc:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 80003fe:	4b39      	ldr	r3, [pc, #228]	@ (80004e4 <SystemInit+0x134>)
 8000400:	681a      	ldr	r2, [r3, #0]
 8000402:	4938      	ldr	r1, [pc, #224]	@ (80004e4 <SystemInit+0x134>)
 8000404:	4b38      	ldr	r3, [pc, #224]	@ (80004e8 <SystemInit+0x138>)
 8000406:	4013      	ands	r3, r2
 8000408:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800040a:	4b35      	ldr	r3, [pc, #212]	@ (80004e0 <SystemInit+0x130>)
 800040c:	681b      	ldr	r3, [r3, #0]
 800040e:	f003 0308 	and.w	r3, r3, #8
 8000412:	2b00      	cmp	r3, #0
 8000414:	d007      	beq.n	8000426 <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000416:	4b32      	ldr	r3, [pc, #200]	@ (80004e0 <SystemInit+0x130>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	f023 030f 	bic.w	r3, r3, #15
 800041e:	4a30      	ldr	r2, [pc, #192]	@ (80004e0 <SystemInit+0x130>)
 8000420:	f043 0307 	orr.w	r3, r3, #7
 8000424:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000426:	4b2f      	ldr	r3, [pc, #188]	@ (80004e4 <SystemInit+0x134>)
 8000428:	2200      	movs	r2, #0
 800042a:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 800042c:	4b2d      	ldr	r3, [pc, #180]	@ (80004e4 <SystemInit+0x134>)
 800042e:	2200      	movs	r2, #0
 8000430:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000432:	4b2c      	ldr	r3, [pc, #176]	@ (80004e4 <SystemInit+0x134>)
 8000434:	2200      	movs	r2, #0
 8000436:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000438:	4b2a      	ldr	r3, [pc, #168]	@ (80004e4 <SystemInit+0x134>)
 800043a:	4a2c      	ldr	r2, [pc, #176]	@ (80004ec <SystemInit+0x13c>)
 800043c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 800043e:	4b29      	ldr	r3, [pc, #164]	@ (80004e4 <SystemInit+0x134>)
 8000440:	4a2b      	ldr	r2, [pc, #172]	@ (80004f0 <SystemInit+0x140>)
 8000442:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000444:	4b27      	ldr	r3, [pc, #156]	@ (80004e4 <SystemInit+0x134>)
 8000446:	4a2b      	ldr	r2, [pc, #172]	@ (80004f4 <SystemInit+0x144>)
 8000448:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800044a:	4b26      	ldr	r3, [pc, #152]	@ (80004e4 <SystemInit+0x134>)
 800044c:	2200      	movs	r2, #0
 800044e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000450:	4b24      	ldr	r3, [pc, #144]	@ (80004e4 <SystemInit+0x134>)
 8000452:	4a28      	ldr	r2, [pc, #160]	@ (80004f4 <SystemInit+0x144>)
 8000454:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000456:	4b23      	ldr	r3, [pc, #140]	@ (80004e4 <SystemInit+0x134>)
 8000458:	2200      	movs	r2, #0
 800045a:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 800045c:	4b21      	ldr	r3, [pc, #132]	@ (80004e4 <SystemInit+0x134>)
 800045e:	4a25      	ldr	r2, [pc, #148]	@ (80004f4 <SystemInit+0x144>)
 8000460:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000462:	4b20      	ldr	r3, [pc, #128]	@ (80004e4 <SystemInit+0x134>)
 8000464:	2200      	movs	r2, #0
 8000466:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000468:	4b1e      	ldr	r3, [pc, #120]	@ (80004e4 <SystemInit+0x134>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	4a1d      	ldr	r2, [pc, #116]	@ (80004e4 <SystemInit+0x134>)
 800046e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000472:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000474:	4b1b      	ldr	r3, [pc, #108]	@ (80004e4 <SystemInit+0x134>)
 8000476:	2200      	movs	r2, #0
 8000478:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 800047a:	4b1f      	ldr	r3, [pc, #124]	@ (80004f8 <SystemInit+0x148>)
 800047c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800047e:	4a1e      	ldr	r2, [pc, #120]	@ (80004f8 <SystemInit+0x148>)
 8000480:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000484:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000486:	4b1d      	ldr	r3, [pc, #116]	@ (80004fc <SystemInit+0x14c>)
 8000488:	681a      	ldr	r2, [r3, #0]
 800048a:	4b1d      	ldr	r3, [pc, #116]	@ (8000500 <SystemInit+0x150>)
 800048c:	4013      	ands	r3, r2
 800048e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000492:	d202      	bcs.n	800049a <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000494:	4b1b      	ldr	r3, [pc, #108]	@ (8000504 <SystemInit+0x154>)
 8000496:	2201      	movs	r2, #1
 8000498:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800049a:	4b12      	ldr	r3, [pc, #72]	@ (80004e4 <SystemInit+0x134>)
 800049c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80004a0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d113      	bne.n	80004d0 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80004a8:	4b0e      	ldr	r3, [pc, #56]	@ (80004e4 <SystemInit+0x134>)
 80004aa:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80004ae:	4a0d      	ldr	r2, [pc, #52]	@ (80004e4 <SystemInit+0x134>)
 80004b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80004b4:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80004b8:	4b13      	ldr	r3, [pc, #76]	@ (8000508 <SystemInit+0x158>)
 80004ba:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 80004be:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80004c0:	4b08      	ldr	r3, [pc, #32]	@ (80004e4 <SystemInit+0x134>)
 80004c2:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80004c6:	4a07      	ldr	r2, [pc, #28]	@ (80004e4 <SystemInit+0x134>)
 80004c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80004cc:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 80004d0:	bf00      	nop
 80004d2:	46bd      	mov	sp, r7
 80004d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004d8:	4770      	bx	lr
 80004da:	bf00      	nop
 80004dc:	e000ed00 	.word	0xe000ed00
 80004e0:	52002000 	.word	0x52002000
 80004e4:	58024400 	.word	0x58024400
 80004e8:	eaf6ed7f 	.word	0xeaf6ed7f
 80004ec:	02020200 	.word	0x02020200
 80004f0:	01ff0000 	.word	0x01ff0000
 80004f4:	01010280 	.word	0x01010280
 80004f8:	580000c0 	.word	0x580000c0
 80004fc:	5c001000 	.word	0x5c001000
 8000500:	ffff0000 	.word	0xffff0000
 8000504:	51008108 	.word	0x51008108
 8000508:	52004000 	.word	0x52004000

0800050c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800050c:	b480      	push	{r7}
 800050e:	af00      	add	r7, sp, #0
#if defined(USE_PWR_LDO_SUPPLY)
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
 8000510:	4b0a      	ldr	r3, [pc, #40]	@ (800053c <ExitRun0Mode+0x30>)
 8000512:	68db      	ldr	r3, [r3, #12]
 8000514:	f023 0306 	bic.w	r3, r3, #6
 8000518:	4a08      	ldr	r2, [pc, #32]	@ (800053c <ExitRun0Mode+0x30>)
 800051a:	f043 0302 	orr.w	r3, r3, #2
 800051e:	60d3      	str	r3, [r2, #12]
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000520:	bf00      	nop
 8000522:	4b06      	ldr	r3, [pc, #24]	@ (800053c <ExitRun0Mode+0x30>)
 8000524:	685b      	ldr	r3, [r3, #4]
 8000526:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800052a:	2b00      	cmp	r3, #0
 800052c:	d0f9      	beq.n	8000522 <ExitRun0Mode+0x16>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800052e:	bf00      	nop
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000538:	4770      	bx	lr
 800053a:	bf00      	nop
 800053c:	58024800 	.word	0x58024800

08000540 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000540:	b480      	push	{r7}
 8000542:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000544:	4b04      	ldr	r3, [pc, #16]	@ (8000558 <__NVIC_GetPriorityGrouping+0x18>)
 8000546:	68db      	ldr	r3, [r3, #12]
 8000548:	0a1b      	lsrs	r3, r3, #8
 800054a:	f003 0307 	and.w	r3, r3, #7
}
 800054e:	4618      	mov	r0, r3
 8000550:	46bd      	mov	sp, r7
 8000552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000556:	4770      	bx	lr
 8000558:	e000ed00 	.word	0xe000ed00

0800055c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800055c:	b480      	push	{r7}
 800055e:	b083      	sub	sp, #12
 8000560:	af00      	add	r7, sp, #0
 8000562:	4603      	mov	r3, r0
 8000564:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8000566:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800056a:	2b00      	cmp	r3, #0
 800056c:	db0b      	blt.n	8000586 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800056e:	88fb      	ldrh	r3, [r7, #6]
 8000570:	f003 021f 	and.w	r2, r3, #31
 8000574:	4907      	ldr	r1, [pc, #28]	@ (8000594 <__NVIC_EnableIRQ+0x38>)
 8000576:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800057a:	095b      	lsrs	r3, r3, #5
 800057c:	2001      	movs	r0, #1
 800057e:	fa00 f202 	lsl.w	r2, r0, r2
 8000582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000586:	bf00      	nop
 8000588:	370c      	adds	r7, #12
 800058a:	46bd      	mov	sp, r7
 800058c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000590:	4770      	bx	lr
 8000592:	bf00      	nop
 8000594:	e000e100 	.word	0xe000e100

08000598 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000598:	b480      	push	{r7}
 800059a:	b083      	sub	sp, #12
 800059c:	af00      	add	r7, sp, #0
 800059e:	4603      	mov	r3, r0
 80005a0:	6039      	str	r1, [r7, #0]
 80005a2:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80005a4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005a8:	2b00      	cmp	r3, #0
 80005aa:	db0a      	blt.n	80005c2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ac:	683b      	ldr	r3, [r7, #0]
 80005ae:	b2da      	uxtb	r2, r3
 80005b0:	490c      	ldr	r1, [pc, #48]	@ (80005e4 <__NVIC_SetPriority+0x4c>)
 80005b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80005b6:	0112      	lsls	r2, r2, #4
 80005b8:	b2d2      	uxtb	r2, r2
 80005ba:	440b      	add	r3, r1
 80005bc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80005c0:	e00a      	b.n	80005d8 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005c2:	683b      	ldr	r3, [r7, #0]
 80005c4:	b2da      	uxtb	r2, r3
 80005c6:	4908      	ldr	r1, [pc, #32]	@ (80005e8 <__NVIC_SetPriority+0x50>)
 80005c8:	88fb      	ldrh	r3, [r7, #6]
 80005ca:	f003 030f 	and.w	r3, r3, #15
 80005ce:	3b04      	subs	r3, #4
 80005d0:	0112      	lsls	r2, r2, #4
 80005d2:	b2d2      	uxtb	r2, r2
 80005d4:	440b      	add	r3, r1
 80005d6:	761a      	strb	r2, [r3, #24]
}
 80005d8:	bf00      	nop
 80005da:	370c      	adds	r7, #12
 80005dc:	46bd      	mov	sp, r7
 80005de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005e2:	4770      	bx	lr
 80005e4:	e000e100 	.word	0xe000e100
 80005e8:	e000ed00 	.word	0xe000ed00

080005ec <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005ec:	b480      	push	{r7}
 80005ee:	b089      	sub	sp, #36	@ 0x24
 80005f0:	af00      	add	r7, sp, #0
 80005f2:	60f8      	str	r0, [r7, #12]
 80005f4:	60b9      	str	r1, [r7, #8]
 80005f6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80005f8:	68fb      	ldr	r3, [r7, #12]
 80005fa:	f003 0307 	and.w	r3, r3, #7
 80005fe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000600:	69fb      	ldr	r3, [r7, #28]
 8000602:	f1c3 0307 	rsb	r3, r3, #7
 8000606:	2b04      	cmp	r3, #4
 8000608:	bf28      	it	cs
 800060a:	2304      	movcs	r3, #4
 800060c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800060e:	69fb      	ldr	r3, [r7, #28]
 8000610:	3304      	adds	r3, #4
 8000612:	2b06      	cmp	r3, #6
 8000614:	d902      	bls.n	800061c <NVIC_EncodePriority+0x30>
 8000616:	69fb      	ldr	r3, [r7, #28]
 8000618:	3b03      	subs	r3, #3
 800061a:	e000      	b.n	800061e <NVIC_EncodePriority+0x32>
 800061c:	2300      	movs	r3, #0
 800061e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000620:	f04f 32ff 	mov.w	r2, #4294967295
 8000624:	69bb      	ldr	r3, [r7, #24]
 8000626:	fa02 f303 	lsl.w	r3, r2, r3
 800062a:	43da      	mvns	r2, r3
 800062c:	68bb      	ldr	r3, [r7, #8]
 800062e:	401a      	ands	r2, r3
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000634:	f04f 31ff 	mov.w	r1, #4294967295
 8000638:	697b      	ldr	r3, [r7, #20]
 800063a:	fa01 f303 	lsl.w	r3, r1, r3
 800063e:	43d9      	mvns	r1, r3
 8000640:	687b      	ldr	r3, [r7, #4]
 8000642:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000644:	4313      	orrs	r3, r2
         );
}
 8000646:	4618      	mov	r0, r3
 8000648:	3724      	adds	r7, #36	@ 0x24
 800064a:	46bd      	mov	sp, r7
 800064c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000650:	4770      	bx	lr

08000652 <LL_ADC_SetChannelPreselection>:
  *         @arg @ref LL_ADC_CHANNEL_18
  *         @arg @ref LL_ADC_CHANNEL_19
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelPreselection(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000652:	b480      	push	{r7}
 8000654:	b087      	sub	sp, #28
 8000656:	af00      	add	r7, sp, #0
 8000658:	6078      	str	r0, [r7, #4]
 800065a:	6039      	str	r1, [r7, #0]
      /* ADC channels preselection */
      ADCx->PCSEL_RES0 |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
    }
#else
    /* ADC channels preselection */
    ADCx->PCSEL |= (1UL << (__LL_ADC_CHANNEL_TO_DECIMAL_NB(Channel) & 0x1FUL));
 800065c:	683b      	ldr	r3, [r7, #0]
 800065e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8000662:	2b00      	cmp	r3, #0
 8000664:	d107      	bne.n	8000676 <LL_ADC_SetChannelPreselection+0x24>
 8000666:	683b      	ldr	r3, [r7, #0]
 8000668:	0e9b      	lsrs	r3, r3, #26
 800066a:	f003 031f 	and.w	r3, r3, #31
 800066e:	2201      	movs	r2, #1
 8000670:	fa02 f303 	lsl.w	r3, r2, r3
 8000674:	e015      	b.n	80006a2 <LL_ADC_SetChannelPreselection+0x50>
 8000676:	683b      	ldr	r3, [r7, #0]
 8000678:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800067a:	693b      	ldr	r3, [r7, #16]
 800067c:	fa93 f3a3 	rbit	r3, r3
 8000680:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000682:	68fb      	ldr	r3, [r7, #12]
 8000684:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000686:	697b      	ldr	r3, [r7, #20]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d101      	bne.n	8000690 <LL_ADC_SetChannelPreselection+0x3e>
  {
    return 32U;
 800068c:	2320      	movs	r3, #32
 800068e:	e003      	b.n	8000698 <LL_ADC_SetChannelPreselection+0x46>
  }
  return __builtin_clz(value);
 8000690:	697b      	ldr	r3, [r7, #20]
 8000692:	fab3 f383 	clz	r3, r3
 8000696:	b2db      	uxtb	r3, r3
 8000698:	f003 031f 	and.w	r3, r3, #31
 800069c:	2201      	movs	r2, #1
 800069e:	fa02 f303 	lsl.w	r3, r2, r3
 80006a2:	687a      	ldr	r2, [r7, #4]
 80006a4:	69d2      	ldr	r2, [r2, #28]
 80006a6:	431a      	orrs	r2, r3
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	61da      	str	r2, [r3, #28]
#endif /* ADC_VER_V5_V90 */
}
 80006ac:	bf00      	nop
 80006ae:	371c      	adds	r7, #28
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr

080006b8 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7, fast channel (0.125 us for 14-bit resolution (ADC conversion rate up to 8 Ms/s)).
  *             Other channels are slow channels (conversion rate: refer to reference manual).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b087      	sub	sp, #28
 80006bc:	af00      	add	r7, sp, #0
 80006be:	60f8      	str	r0, [r7, #12]
 80006c0:	60b9      	str	r1, [r7, #8]
 80006c2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80006c4:	68fb      	ldr	r3, [r7, #12]
 80006c6:	3330      	adds	r3, #48	@ 0x30
 80006c8:	461a      	mov	r2, r3
 80006ca:	68bb      	ldr	r3, [r7, #8]
 80006cc:	0a1b      	lsrs	r3, r3, #8
 80006ce:	009b      	lsls	r3, r3, #2
 80006d0:	f003 030c 	and.w	r3, r3, #12
 80006d4:	4413      	add	r3, r2
 80006d6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80006d8:	697b      	ldr	r3, [r7, #20]
 80006da:	681a      	ldr	r2, [r3, #0]
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	f003 031f 	and.w	r3, r3, #31
 80006e2:	211f      	movs	r1, #31
 80006e4:	fa01 f303 	lsl.w	r3, r1, r3
 80006e8:	43db      	mvns	r3, r3
 80006ea:	401a      	ands	r2, r3
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	0e9b      	lsrs	r3, r3, #26
 80006f0:	f003 011f 	and.w	r1, r3, #31
 80006f4:	68bb      	ldr	r3, [r7, #8]
 80006f6:	f003 031f 	and.w	r3, r3, #31
 80006fa:	fa01 f303 	lsl.w	r3, r1, r3
 80006fe:	431a      	orrs	r2, r3
 8000700:	697b      	ldr	r3, [r7, #20]
 8000702:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000704:	bf00      	nop
 8000706:	371c      	adds	r7, #28
 8000708:	46bd      	mov	sp, r7
 800070a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800070e:	4770      	bx	lr

08000710 <LL_ADC_REG_SetDataTransferMode>:
  * @param  ADCx ADC instance
  * @param  DataTransferMode Select Data Management configuration
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetDataTransferMode(ADC_TypeDef *ADCx, uint32_t DataTransferMode)
{
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
 8000718:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR, ADC_CFGR_DMNGT, DataTransferMode);
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	68db      	ldr	r3, [r3, #12]
 800071e:	f023 0203 	bic.w	r2, r3, #3
 8000722:	683b      	ldr	r3, [r7, #0]
 8000724:	431a      	orrs	r2, r3
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	60da      	str	r2, [r3, #12]
}
 800072a:	bf00      	nop
 800072c:	370c      	adds	r7, #12
 800072e:	46bd      	mov	sp, r7
 8000730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000734:	4770      	bx	lr

08000736 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_387CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_810CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000736:	b480      	push	{r7}
 8000738:	b087      	sub	sp, #28
 800073a:	af00      	add	r7, sp, #0
 800073c:	60f8      	str	r0, [r7, #12]
 800073e:	60b9      	str	r1, [r7, #8]
 8000740:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000742:	68fb      	ldr	r3, [r7, #12]
 8000744:	3314      	adds	r3, #20
 8000746:	461a      	mov	r2, r3
 8000748:	68bb      	ldr	r3, [r7, #8]
 800074a:	0e5b      	lsrs	r3, r3, #25
 800074c:	009b      	lsls	r3, r3, #2
 800074e:	f003 0304 	and.w	r3, r3, #4
 8000752:	4413      	add	r3, r2
 8000754:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000756:	697b      	ldr	r3, [r7, #20]
 8000758:	681a      	ldr	r2, [r3, #0]
 800075a:	68bb      	ldr	r3, [r7, #8]
 800075c:	0d1b      	lsrs	r3, r3, #20
 800075e:	f003 031f 	and.w	r3, r3, #31
 8000762:	2107      	movs	r1, #7
 8000764:	fa01 f303 	lsl.w	r3, r1, r3
 8000768:	43db      	mvns	r3, r3
 800076a:	401a      	ands	r2, r3
 800076c:	68bb      	ldr	r3, [r7, #8]
 800076e:	0d1b      	lsrs	r3, r3, #20
 8000770:	f003 031f 	and.w	r3, r3, #31
 8000774:	6879      	ldr	r1, [r7, #4]
 8000776:	fa01 f303 	lsl.w	r3, r1, r3
 800077a:	431a      	orrs	r2, r3
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000780:	bf00      	nop
 8000782:	371c      	adds	r7, #28
 8000784:	46bd      	mov	sp, r7
 8000786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800078a:	4770      	bx	lr

0800078c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800078c:	b480      	push	{r7}
 800078e:	b085      	sub	sp, #20
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
  }
#else  /* ADC_VER_V5_V90 */
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 800079e:	68bb      	ldr	r3, [r7, #8]
 80007a0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80007a4:	43db      	mvns	r3, r3
 80007a6:	401a      	ands	r2, r3
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	f003 0318 	and.w	r3, r3, #24
 80007ae:	4908      	ldr	r1, [pc, #32]	@ (80007d0 <LL_ADC_SetChannelSingleDiff+0x44>)
 80007b0:	40d9      	lsrs	r1, r3
 80007b2:	68bb      	ldr	r3, [r7, #8]
 80007b4:	400b      	ands	r3, r1
 80007b6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80007ba:	431a      	orrs	r2, r3
 80007bc:	68fb      	ldr	r3, [r7, #12]
 80007be:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
#endif /* ADC_VER_V5_V90 */
}
 80007c2:	bf00      	nop
 80007c4:	3714      	adds	r7, #20
 80007c6:	46bd      	mov	sp, r7
 80007c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007cc:	4770      	bx	lr
 80007ce:	bf00      	nop
 80007d0:	000fffff 	.word	0x000fffff

080007d4 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
 80007dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 80007de:	687b      	ldr	r3, [r7, #4]
 80007e0:	691a      	ldr	r2, [r3, #16]
 80007e2:	4b06      	ldr	r3, [pc, #24]	@ (80007fc <LL_ADC_SetOverSamplingScope+0x28>)
 80007e4:	4013      	ands	r3, r2
 80007e6:	683a      	ldr	r2, [r7, #0]
 80007e8:	431a      	orrs	r2, r3
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	611a      	str	r2, [r3, #16]
}
 80007ee:	bf00      	nop
 80007f0:	370c      	adds	r7, #12
 80007f2:	46bd      	mov	sp, r7
 80007f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007f8:	4770      	bx	lr
 80007fa:	bf00      	nop
 80007fc:	fffffbfc 	.word	0xfffffbfc

08000800 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000800:	b480      	push	{r7}
 8000802:	b083      	sub	sp, #12
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	689a      	ldr	r2, [r3, #8]
 800080c:	4b04      	ldr	r3, [pc, #16]	@ (8000820 <LL_ADC_DisableDeepPowerDown+0x20>)
 800080e:	4013      	ands	r3, r2
 8000810:	687a      	ldr	r2, [r7, #4]
 8000812:	6093      	str	r3, [r2, #8]
}
 8000814:	bf00      	nop
 8000816:	370c      	adds	r7, #12
 8000818:	46bd      	mov	sp, r7
 800081a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800081e:	4770      	bx	lr
 8000820:	5fffffc0 	.word	0x5fffffc0

08000824 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000824:	b480      	push	{r7}
 8000826:	b083      	sub	sp, #12
 8000828:	af00      	add	r7, sp, #0
 800082a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800082c:	687b      	ldr	r3, [r7, #4]
 800082e:	689a      	ldr	r2, [r3, #8]
 8000830:	4b05      	ldr	r3, [pc, #20]	@ (8000848 <LL_ADC_EnableInternalRegulator+0x24>)
 8000832:	4013      	ands	r3, r2
 8000834:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800083c:	bf00      	nop
 800083e:	370c      	adds	r7, #12
 8000840:	46bd      	mov	sp, r7
 8000842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000846:	4770      	bx	lr
 8000848:	6fffffc0 	.word	0x6fffffc0

0800084c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800084c:	b480      	push	{r7}
 800084e:	b083      	sub	sp, #12
 8000850:	af00      	add	r7, sp, #0
 8000852:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000854:	687b      	ldr	r3, [r7, #4]
 8000856:	689a      	ldr	r2, [r3, #8]
 8000858:	4b05      	ldr	r3, [pc, #20]	@ (8000870 <LL_ADC_Enable+0x24>)
 800085a:	4013      	ands	r3, r2
 800085c:	f043 0201 	orr.w	r2, r3, #1
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000864:	bf00      	nop
 8000866:	370c      	adds	r7, #12
 8000868:	46bd      	mov	sp, r7
 800086a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800086e:	4770      	bx	lr
 8000870:	7fffffc0 	.word	0x7fffffc0

08000874 <LL_ADC_IsActiveFlag_ADRDY>:
  * @rmtoll ISR      ADRDY          LL_ADC_IsActiveFlag_ADRDY
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_ADRDY(const ADC_TypeDef *ADCx)
{
 8000874:	b480      	push	{r7}
 8000876:	b083      	sub	sp, #12
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, LL_ADC_FLAG_ADRDY) == (LL_ADC_FLAG_ADRDY)) ? 1UL : 0UL);
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	681b      	ldr	r3, [r3, #0]
 8000880:	f003 0301 	and.w	r3, r3, #1
 8000884:	2b01      	cmp	r3, #1
 8000886:	d101      	bne.n	800088c <LL_ADC_IsActiveFlag_ADRDY+0x18>
 8000888:	2301      	movs	r3, #1
 800088a:	e000      	b.n	800088e <LL_ADC_IsActiveFlag_ADRDY+0x1a>
 800088c:	2300      	movs	r3, #0
}
 800088e:	4618      	mov	r0, r3
 8000890:	370c      	adds	r7, #12
 8000892:	46bd      	mov	sp, r7
 8000894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000898:	4770      	bx	lr

0800089a <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 800089a:	b480      	push	{r7}
 800089c:	b083      	sub	sp, #12
 800089e:	af00      	add	r7, sp, #0
 80008a0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	601a      	str	r2, [r3, #0]
}
 80008ae:	bf00      	nop
 80008b0:	370c      	adds	r7, #12
 80008b2:	46bd      	mov	sp, r7
 80008b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008b8:	4770      	bx	lr

080008ba <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          GCEN          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 80008ba:	b480      	push	{r7}
 80008bc:	b083      	sub	sp, #12
 80008be:	af00      	add	r7, sp, #0
 80008c0:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_GCEN);
 80008c2:	687b      	ldr	r3, [r7, #4]
 80008c4:	681b      	ldr	r3, [r3, #0]
 80008c6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 80008ca:	687b      	ldr	r3, [r7, #4]
 80008cc:	601a      	str	r2, [r3, #0]
}
 80008ce:	bf00      	nop
 80008d0:	370c      	adds	r7, #12
 80008d2:	46bd      	mov	sp, r7
 80008d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008d8:	4770      	bx	lr
	...

080008dc <LL_I2C_SetOwnAddress2>:
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK06
  *         @arg @ref LL_I2C_OWNADDRESS2_MASK07
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2, uint32_t OwnAddrMask)
{
 80008dc:	b480      	push	{r7}
 80008de:	b085      	sub	sp, #20
 80008e0:	af00      	add	r7, sp, #0
 80008e2:	60f8      	str	r0, [r7, #12]
 80008e4:	60b9      	str	r1, [r7, #8]
 80008e6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_OA2 | I2C_OAR2_OA2MSK, OwnAddress2 | OwnAddrMask);
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	68da      	ldr	r2, [r3, #12]
 80008ec:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <LL_I2C_SetOwnAddress2+0x2c>)
 80008ee:	4013      	ands	r3, r2
 80008f0:	68b9      	ldr	r1, [r7, #8]
 80008f2:	687a      	ldr	r2, [r7, #4]
 80008f4:	430a      	orrs	r2, r1
 80008f6:	431a      	orrs	r2, r3
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	60da      	str	r2, [r3, #12]
}
 80008fc:	bf00      	nop
 80008fe:	3714      	adds	r7, #20
 8000900:	46bd      	mov	sp, r7
 8000902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000906:	4770      	bx	lr
 8000908:	fffff801 	.word	0xfffff801

0800090c <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         OA2EN         LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 800090c:	b480      	push	{r7}
 800090e:	b083      	sub	sp, #12
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_OA2EN);
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	68db      	ldr	r3, [r3, #12]
 8000918:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 800091c:	687b      	ldr	r3, [r7, #4]
 800091e:	60da      	str	r2, [r3, #12]
}
 8000920:	bf00      	nop
 8000922:	370c      	adds	r7, #12
 8000924:	46bd      	mov	sp, r7
 8000926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092a:	4770      	bx	lr

0800092c <LL_I2C_EnableAutoEndMode>:
  * @rmtoll CR2          AUTOEND       LL_I2C_EnableAutoEndMode
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableAutoEndMode(I2C_TypeDef *I2Cx)
{
 800092c:	b480      	push	{r7}
 800092e:	b083      	sub	sp, #12
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR2, I2C_CR2_AUTOEND);
 8000934:	687b      	ldr	r3, [r7, #4]
 8000936:	685b      	ldr	r3, [r3, #4]
 8000938:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	605a      	str	r2, [r3, #4]
}
 8000940:	bf00      	nop
 8000942:	370c      	adds	r7, #12
 8000944:	46bd      	mov	sp, r7
 8000946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800094a:	4770      	bx	lr

0800094c <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 800094c:	b480      	push	{r7}
 800094e:	b083      	sub	sp, #12
 8000950:	af00      	add	r7, sp, #0
 8000952:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000954:	687b      	ldr	r3, [r7, #4]
 8000956:	681b      	ldr	r3, [r3, #0]
 8000958:	f043 0201 	orr.w	r2, r3, #1
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	601a      	str	r2, [r3, #0]
}
 8000960:	bf00      	nop
 8000962:	370c      	adds	r7, #12
 8000964:	46bd      	mov	sp, r7
 8000966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800096a:	4770      	bx	lr

0800096c <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CFG2, SPI_CFG2_SP, Standard);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	68db      	ldr	r3, [r3, #12]
 800097a:	f423 1260 	bic.w	r2, r3, #3670016	@ 0x380000
 800097e:	683b      	ldr	r3, [r7, #0]
 8000980:	431a      	orrs	r2, r3
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	60da      	str	r2, [r3, #12]
}
 8000986:	bf00      	nop
 8000988:	370c      	adds	r7, #12
 800098a:	46bd      	mov	sp, r7
 800098c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000990:	4770      	bx	lr

08000992 <LL_SPI_SetFIFOThreshold>:
  *         @arg @ref LL_SPI_FIFO_TH_15DATA
  *         @arg @ref LL_SPI_FIFO_TH_16DATA
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 8000992:	b480      	push	{r7}
 8000994:	b083      	sub	sp, #12
 8000996:	af00      	add	r7, sp, #0
 8000998:	6078      	str	r0, [r7, #4]
 800099a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CFG1, SPI_CFG1_FTHLV, Threshold);
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	689b      	ldr	r3, [r3, #8]
 80009a0:	f423 72f0 	bic.w	r2, r3, #480	@ 0x1e0
 80009a4:	683b      	ldr	r3, [r7, #0]
 80009a6:	431a      	orrs	r2, r3
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	609a      	str	r2, [r3, #8]
}
 80009ac:	bf00      	nop
 80009ae:	370c      	adds	r7, #12
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <LL_SPI_EnableNSSPulseMgt>:
  * @rmtoll CFG2         SSOM          LL_SPI_EnableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 80009b8:	b480      	push	{r7}
 80009ba:	b083      	sub	sp, #12
 80009bc:	af00      	add	r7, sp, #0
 80009be:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CFG2, SPI_CFG2_SSOM);
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	68db      	ldr	r3, [r3, #12]
 80009c4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	60da      	str	r2, [r3, #12]
}
 80009cc:	bf00      	nop
 80009ce:	370c      	adds	r7, #12
 80009d0:	46bd      	mov	sp, r7
 80009d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009d6:	4770      	bx	lr

080009d8 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80009d8:	b480      	push	{r7}
 80009da:	b083      	sub	sp, #12
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	f043 0201 	orr.w	r2, r3, #1
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	601a      	str	r2, [r3, #0]
}
 80009ec:	bf00      	nop
 80009ee:	370c      	adds	r7, #12
 80009f0:	46bd      	mov	sp, r7
 80009f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009f6:	4770      	bx	lr

080009f8 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 80009f8:	b480      	push	{r7}
 80009fa:	b083      	sub	sp, #12
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	601a      	str	r2, [r3, #0]
}
 8000a0c:	bf00      	nop
 8000a0e:	370c      	adds	r7, #12
 8000a10:	46bd      	mov	sp, r7
 8000a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a16:	4770      	bx	lr

08000a18 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000a18:	b480      	push	{r7}
 8000a1a:	b089      	sub	sp, #36	@ 0x24
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
 8000a20:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 8000a22:	687b      	ldr	r3, [r7, #4]
 8000a24:	3308      	adds	r3, #8
 8000a26:	60fb      	str	r3, [r7, #12]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	e853 3f00 	ldrex	r3, [r3]
 8000a2e:	60bb      	str	r3, [r7, #8]
   return(result);
 8000a30:	68bb      	ldr	r3, [r7, #8]
 8000a32:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8000a36:	683b      	ldr	r3, [r7, #0]
 8000a38:	075b      	lsls	r3, r3, #29
 8000a3a:	4313      	orrs	r3, r2
 8000a3c:	61fb      	str	r3, [r7, #28]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	3308      	adds	r3, #8
 8000a42:	69fa      	ldr	r2, [r7, #28]
 8000a44:	61ba      	str	r2, [r7, #24]
 8000a46:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000a48:	6979      	ldr	r1, [r7, #20]
 8000a4a:	69ba      	ldr	r2, [r7, #24]
 8000a4c:	e841 2300 	strex	r3, r2, [r1]
 8000a50:	613b      	str	r3, [r7, #16]
   return(result);
 8000a52:	693b      	ldr	r3, [r7, #16]
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d1e4      	bne.n	8000a22 <LL_USART_SetTXFIFOThreshold+0xa>
}
 8000a58:	bf00      	nop
 8000a5a:	bf00      	nop
 8000a5c:	3724      	adds	r7, #36	@ 0x24
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a64:	4770      	bx	lr

08000a66 <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8000a66:	b480      	push	{r7}
 8000a68:	b089      	sub	sp, #36	@ 0x24
 8000a6a:	af00      	add	r7, sp, #0
 8000a6c:	6078      	str	r0, [r7, #4]
 8000a6e:	6039      	str	r1, [r7, #0]
  ATOMIC_MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	3308      	adds	r3, #8
 8000a74:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8000a76:	68fb      	ldr	r3, [r7, #12]
 8000a78:	e853 3f00 	ldrex	r3, [r3]
 8000a7c:	60bb      	str	r3, [r7, #8]
   return(result);
 8000a7e:	68bb      	ldr	r3, [r7, #8]
 8000a80:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 8000a84:	683b      	ldr	r3, [r7, #0]
 8000a86:	065b      	lsls	r3, r3, #25
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	61fb      	str	r3, [r7, #28]
 8000a8c:	687b      	ldr	r3, [r7, #4]
 8000a8e:	3308      	adds	r3, #8
 8000a90:	69fa      	ldr	r2, [r7, #28]
 8000a92:	61ba      	str	r2, [r7, #24]
 8000a94:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8000a96:	6979      	ldr	r1, [r7, #20]
 8000a98:	69ba      	ldr	r2, [r7, #24]
 8000a9a:	e841 2300 	strex	r3, r2, [r1]
 8000a9e:	613b      	str	r3, [r7, #16]
   return(result);
 8000aa0:	693b      	ldr	r3, [r7, #16]
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d1e4      	bne.n	8000a70 <LL_USART_SetRXFIFOThreshold+0xa>
}
 8000aa6:	bf00      	nop
 8000aa8:	bf00      	nop
 8000aaa:	3724      	adds	r7, #36	@ 0x24
 8000aac:	46bd      	mov	sp, r7
 8000aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab2:	4770      	bx	lr

08000ab4 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b083      	sub	sp, #12
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	685b      	ldr	r3, [r3, #4]
 8000ac0:	f423 4290 	bic.w	r2, r3, #18432	@ 0x4800
 8000ac4:	687b      	ldr	r3, [r7, #4]
 8000ac6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8000ac8:	687b      	ldr	r3, [r7, #4]
 8000aca:	689b      	ldr	r3, [r3, #8]
 8000acc:	f023 022a 	bic.w	r2, r3, #42	@ 0x2a
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	609a      	str	r2, [r3, #8]
}
 8000ad4:	bf00      	nop
 8000ad6:	370c      	adds	r7, #12
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ade:	4770      	bx	lr

08000ae0 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(const USART_TypeDef *USARTx)
{
 8000ae0:	b480      	push	{r7}
 8000ae2:	b083      	sub	sp, #12
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	69db      	ldr	r3, [r3, #28]
 8000aec:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000af0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8000af4:	d101      	bne.n	8000afa <LL_USART_IsActiveFlag_TEACK+0x1a>
 8000af6:	2301      	movs	r3, #1
 8000af8:	e000      	b.n	8000afc <LL_USART_IsActiveFlag_TEACK+0x1c>
 8000afa:	2300      	movs	r3, #0
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	370c      	adds	r7, #12
 8000b00:	46bd      	mov	sp, r7
 8000b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b06:	4770      	bx	lr

08000b08 <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(const USART_TypeDef *USARTx)
{
 8000b08:	b480      	push	{r7}
 8000b0a:	b083      	sub	sp, #12
 8000b0c:	af00      	add	r7, sp, #0
 8000b0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 8000b10:	687b      	ldr	r3, [r7, #4]
 8000b12:	69db      	ldr	r3, [r3, #28]
 8000b14:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8000b18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000b1c:	d101      	bne.n	8000b22 <LL_USART_IsActiveFlag_REACK+0x1a>
 8000b1e:	2301      	movs	r3, #1
 8000b20:	e000      	b.n	8000b24 <LL_USART_IsActiveFlag_REACK+0x1c>
 8000b22:	2300      	movs	r3, #0
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	370c      	adds	r7, #12
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b2e:	4770      	bx	lr

08000b30 <LL_SYSCFG_OpenAnalogSwitch>:
  *         @arg LL_SYSCFG_ANALOG_SWITCH_PC2 : PC2 analog switch
  *         @arg LL_SYSCFG_ANALOG_SWITCH_PC3:  PC3 analog switch
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_OpenAnalogSwitch(uint32_t AnalogSwitch)
{
 8000b30:	b480      	push	{r7}
 8000b32:	b083      	sub	sp, #12
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
  SET_BIT(SYSCFG->PMCR, AnalogSwitch);
 8000b38:	4b05      	ldr	r3, [pc, #20]	@ (8000b50 <LL_SYSCFG_OpenAnalogSwitch+0x20>)
 8000b3a:	685a      	ldr	r2, [r3, #4]
 8000b3c:	4904      	ldr	r1, [pc, #16]	@ (8000b50 <LL_SYSCFG_OpenAnalogSwitch+0x20>)
 8000b3e:	687b      	ldr	r3, [r7, #4]
 8000b40:	4313      	orrs	r3, r2
 8000b42:	604b      	str	r3, [r1, #4]
}
 8000b44:	bf00      	nop
 8000b46:	370c      	adds	r7, #12
 8000b48:	46bd      	mov	sp, r7
 8000b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4e:	4770      	bx	lr
 8000b50:	58000400 	.word	0x58000400

08000b54 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	6078      	str	r0, [r7, #4]
 8000b5c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	683a      	ldr	r2, [r7, #0]
 8000b62:	619a      	str	r2, [r3, #24]
}
 8000b64:	bf00      	nop
 8000b66:	370c      	adds	r7, #12
 8000b68:	46bd      	mov	sp, r7
 8000b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b6e:	4770      	bx	lr

08000b70 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b083      	sub	sp, #12
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask << 16U);
 8000b7a:	683b      	ldr	r3, [r7, #0]
 8000b7c:	041a      	lsls	r2, r3, #16
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	619a      	str	r2, [r3, #24]
}
 8000b82:	bf00      	nop
 8000b84:	370c      	adds	r7, #12
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
	...

08000b90 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000b90:	b480      	push	{r7}
 8000b92:	b085      	sub	sp, #20
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000b98:	4b0a      	ldr	r3, [pc, #40]	@ (8000bc4 <LL_AHB1_GRP1_EnableClock+0x34>)
 8000b9a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8000b9e:	4909      	ldr	r1, [pc, #36]	@ (8000bc4 <LL_AHB1_GRP1_EnableClock+0x34>)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	4313      	orrs	r3, r2
 8000ba4:	f8c1 30d8 	str.w	r3, [r1, #216]	@ 0xd8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000ba8:	4b06      	ldr	r3, [pc, #24]	@ (8000bc4 <LL_AHB1_GRP1_EnableClock+0x34>)
 8000baa:	f8d3 20d8 	ldr.w	r2, [r3, #216]	@ 0xd8
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	4013      	ands	r3, r2
 8000bb2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000bb4:	68fb      	ldr	r3, [r7, #12]
}
 8000bb6:	bf00      	nop
 8000bb8:	3714      	adds	r7, #20
 8000bba:	46bd      	mov	sp, r7
 8000bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bc0:	4770      	bx	lr
 8000bc2:	bf00      	nop
 8000bc4:	58024400 	.word	0x58024400

08000bc8 <LL_AHB4_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB4_GRP1_EnableClock(uint32_t Periphs)
{
 8000bc8:	b480      	push	{r7}
 8000bca:	b085      	sub	sp, #20
 8000bcc:	af00      	add	r7, sp, #0
 8000bce:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB4ENR, Periphs);
 8000bd0:	4b0a      	ldr	r3, [pc, #40]	@ (8000bfc <LL_AHB4_GRP1_EnableClock+0x34>)
 8000bd2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000bd6:	4909      	ldr	r1, [pc, #36]	@ (8000bfc <LL_AHB4_GRP1_EnableClock+0x34>)
 8000bd8:	687b      	ldr	r3, [r7, #4]
 8000bda:	4313      	orrs	r3, r2
 8000bdc:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB4ENR, Periphs);
 8000be0:	4b06      	ldr	r3, [pc, #24]	@ (8000bfc <LL_AHB4_GRP1_EnableClock+0x34>)
 8000be2:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	4013      	ands	r3, r2
 8000bea:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000bec:	68fb      	ldr	r3, [r7, #12]
}
 8000bee:	bf00      	nop
 8000bf0:	3714      	adds	r7, #20
 8000bf2:	46bd      	mov	sp, r7
 8000bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	58024400 	.word	0x58024400

08000c00 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000c00:	b480      	push	{r7}
 8000c02:	b085      	sub	sp, #20
 8000c04:	af00      	add	r7, sp, #0
 8000c06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1LENR, Periphs);
 8000c08:	4b0a      	ldr	r3, [pc, #40]	@ (8000c34 <LL_APB1_GRP1_EnableClock+0x34>)
 8000c0a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8000c0e:	4909      	ldr	r1, [pc, #36]	@ (8000c34 <LL_APB1_GRP1_EnableClock+0x34>)
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	4313      	orrs	r3, r2
 8000c14:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1LENR, Periphs);
 8000c18:	4b06      	ldr	r3, [pc, #24]	@ (8000c34 <LL_APB1_GRP1_EnableClock+0x34>)
 8000c1a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	@ 0xe8
 8000c1e:	687b      	ldr	r3, [r7, #4]
 8000c20:	4013      	ands	r3, r2
 8000c22:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c24:	68fb      	ldr	r3, [r7, #12]
}
 8000c26:	bf00      	nop
 8000c28:	3714      	adds	r7, #20
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c30:	4770      	bx	lr
 8000c32:	bf00      	nop
 8000c34:	58024400 	.word	0x58024400

08000c38 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000c38:	b480      	push	{r7}
 8000c3a:	b085      	sub	sp, #20
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000c40:	4b0a      	ldr	r3, [pc, #40]	@ (8000c6c <LL_APB2_GRP1_EnableClock+0x34>)
 8000c42:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8000c46:	4909      	ldr	r1, [pc, #36]	@ (8000c6c <LL_APB2_GRP1_EnableClock+0x34>)
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	4313      	orrs	r3, r2
 8000c4c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000c50:	4b06      	ldr	r3, [pc, #24]	@ (8000c6c <LL_APB2_GRP1_EnableClock+0x34>)
 8000c52:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	4013      	ands	r3, r2
 8000c5a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000c5c:	68fb      	ldr	r3, [r7, #12]
}
 8000c5e:	bf00      	nop
 8000c60:	3714      	adds	r7, #20
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	58024400 	.word	0x58024400

08000c70 <csp_conf_get_defaults>:
} csp_conf_t;

/**
   Get default CSP configuration.
*/
static inline void csp_conf_get_defaults(csp_conf_t * conf) {
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
	conf->address = 1;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	2201      	movs	r2, #1
 8000c7c:	701a      	strb	r2, [r3, #0]
	conf->hostname = "hostname";
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	4a13      	ldr	r2, [pc, #76]	@ (8000cd0 <csp_conf_get_defaults+0x60>)
 8000c82:	605a      	str	r2, [r3, #4]
	conf->model = "model";
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	4a13      	ldr	r2, [pc, #76]	@ (8000cd4 <csp_conf_get_defaults+0x64>)
 8000c88:	609a      	str	r2, [r3, #8]
	conf->revision = "resvision";
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	4a12      	ldr	r2, [pc, #72]	@ (8000cd8 <csp_conf_get_defaults+0x68>)
 8000c8e:	60da      	str	r2, [r3, #12]
	conf->conn_max = 10;
 8000c90:	687b      	ldr	r3, [r7, #4]
 8000c92:	220a      	movs	r2, #10
 8000c94:	741a      	strb	r2, [r3, #16]
	conf->conn_queue_length = 10;
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	220a      	movs	r2, #10
 8000c9a:	745a      	strb	r2, [r3, #17]
	conf->fifo_length = 25;
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	2219      	movs	r2, #25
 8000ca0:	749a      	strb	r2, [r3, #18]
	conf->port_max_bind = 24;
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	2218      	movs	r2, #24
 8000ca6:	74da      	strb	r2, [r3, #19]
	conf->rdp_max_window = 20;
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2214      	movs	r2, #20
 8000cac:	751a      	strb	r2, [r3, #20]
	conf->buffers = 10;
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	220a      	movs	r2, #10
 8000cb2:	82da      	strh	r2, [r3, #22]
	conf->buffer_data_size = 256;
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000cba:	831a      	strh	r2, [r3, #24]
	conf->conn_dfl_so = CSP_O_NONE;
 8000cbc:	687b      	ldr	r3, [r7, #4]
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	61da      	str	r2, [r3, #28]
}
 8000cc2:	bf00      	nop
 8000cc4:	370c      	adds	r7, #12
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	080202c0 	.word	0x080202c0
 8000cd4:	080202cc 	.word	0x080202cc
 8000cd8:	080202d4 	.word	0x080202d4

08000cdc <blink>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void blink( void * parameters )
{
 8000cdc:	b580      	push	{r7, lr}
 8000cde:	b082      	sub	sp, #8
 8000ce0:	af00      	add	r7, sp, #0
 8000ce2:	6078      	str	r0, [r7, #4]
    LL_GPIO_SetOutputPin(LED_G_GPIO_Port, LED_G_Pin);
 8000ce4:	2110      	movs	r1, #16
 8000ce6:	4813      	ldr	r0, [pc, #76]	@ (8000d34 <blink+0x58>)
 8000ce8:	f7ff ff34 	bl	8000b54 <LL_GPIO_SetOutputPin>
    for( ; ; )
    {
	    LL_GPIO_ResetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 8000cec:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000cf0:	4811      	ldr	r0, [pc, #68]	@ (8000d38 <blink+0x5c>)
 8000cf2:	f7ff ff3d 	bl	8000b70 <LL_GPIO_ResetOutputPin>
	    vTaskDelay(pdMS_TO_TICKS(200));
 8000cf6:	20c8      	movs	r0, #200	@ 0xc8
 8000cf8:	f005 ff62 	bl	8006bc0 <vTaskDelay>
	    LL_GPIO_SetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 8000cfc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d00:	480d      	ldr	r0, [pc, #52]	@ (8000d38 <blink+0x5c>)
 8000d02:	f7ff ff27 	bl	8000b54 <LL_GPIO_SetOutputPin>
	    vTaskDelay(pdMS_TO_TICKS(600));
 8000d06:	f44f 7016 	mov.w	r0, #600	@ 0x258
 8000d0a:	f005 ff59 	bl	8006bc0 <vTaskDelay>

	    LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000d0e:	2108      	movs	r1, #8
 8000d10:	4808      	ldr	r0, [pc, #32]	@ (8000d34 <blink+0x58>)
 8000d12:	f7ff ff2d 	bl	8000b70 <LL_GPIO_ResetOutputPin>
	    vTaskDelay(pdMS_TO_TICKS(300));
 8000d16:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000d1a:	f005 ff51 	bl	8006bc0 <vTaskDelay>
	    LL_GPIO_SetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000d1e:	2108      	movs	r1, #8
 8000d20:	4804      	ldr	r0, [pc, #16]	@ (8000d34 <blink+0x58>)
 8000d22:	f7ff ff17 	bl	8000b54 <LL_GPIO_SetOutputPin>
	    vTaskDelay(pdMS_TO_TICKS(1000));
 8000d26:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000d2a:	f005 ff49 	bl	8006bc0 <vTaskDelay>
	    LL_GPIO_ResetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 8000d2e:	bf00      	nop
 8000d30:	e7dc      	b.n	8000cec <blink+0x10>
 8000d32:	bf00      	nop
 8000d34:	58020000 	.word	0x58020000
 8000d38:	58020c00 	.word	0x58020c00

08000d3c <CLI_Polling_Task>:
    }
}

static void CLI_Polling_Task( void * parameters )
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
    ( void ) parameters;

    for( ; ; )
    {
        uint8_t rxData;
        if (CDC_getRxReady())
 8000d44:	f001 fdb6 	bl	80028b4 <CDC_getRxReady>
 8000d48:	4603      	mov	r3, r0
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d019      	beq.n	8000d82 <CLI_Polling_Task+0x46>
        {
            while (CDC_RX_RingBuffer_Get(&rxData))
 8000d4e:	e007      	b.n	8000d60 <CLI_Polling_Task+0x24>
            {
                embeddedCliReceiveChar(get_COMM_USB_CliPointer(), (char)rxData);
 8000d50:	f002 ff8e 	bl	8003c70 <get_COMM_USB_CliPointer>
 8000d54:	4602      	mov	r2, r0
 8000d56:	7bfb      	ldrb	r3, [r7, #15]
 8000d58:	4619      	mov	r1, r3
 8000d5a:	4610      	mov	r0, r2
 8000d5c:	f003 f88a 	bl	8003e74 <embeddedCliReceiveChar>
            while (CDC_RX_RingBuffer_Get(&rxData))
 8000d60:	f107 030f 	add.w	r3, r7, #15
 8000d64:	4618      	mov	r0, r3
 8000d66:	f001 fd7d 	bl	8002864 <CDC_RX_RingBuffer_Get>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d1ef      	bne.n	8000d50 <CLI_Polling_Task+0x14>
            }
            embeddedCliProcess(get_COMM_USB_CliPointer());
 8000d70:	f002 ff7e 	bl	8003c70 <get_COMM_USB_CliPointer>
 8000d74:	4603      	mov	r3, r0
 8000d76:	4618      	mov	r0, r3
 8000d78:	f003 f89f 	bl	8003eba <embeddedCliProcess>
            CDC_setRxReady(0);
 8000d7c:	2000      	movs	r0, #0
 8000d7e:	f001 fda5 	bl	80028cc <CDC_setRxReady>
        }

        if (UART_Driver_IsDataAvailable(UART4))
 8000d82:	480f      	ldr	r0, [pc, #60]	@ (8000dc0 <CLI_Polling_Task+0x84>)
 8000d84:	f001 fc66 	bl	8002654 <UART_Driver_IsDataAvailable>
 8000d88:	4603      	mov	r3, r0
 8000d8a:	2b00      	cmp	r3, #0
 8000d8c:	d013      	beq.n	8000db6 <CLI_Polling_Task+0x7a>
        {
        	rxData = UART_Driver_Read(UART4);
 8000d8e:	480c      	ldr	r0, [pc, #48]	@ (8000dc0 <CLI_Polling_Task+0x84>)
 8000d90:	f001 fc1c 	bl	80025cc <UART_Driver_Read>
 8000d94:	4603      	mov	r3, r0
 8000d96:	b2db      	uxtb	r3, r3
 8000d98:	73fb      	strb	r3, [r7, #15]
            embeddedCliReceiveChar(get_COMM_UART_CliPointer(), (char)rxData);
 8000d9a:	f002 ff75 	bl	8003c88 <get_COMM_UART_CliPointer>
 8000d9e:	4602      	mov	r2, r0
 8000da0:	7bfb      	ldrb	r3, [r7, #15]
 8000da2:	4619      	mov	r1, r3
 8000da4:	4610      	mov	r0, r2
 8000da6:	f003 f865 	bl	8003e74 <embeddedCliReceiveChar>
            embeddedCliProcess(get_COMM_UART_CliPointer());
 8000daa:	f002 ff6d 	bl	8003c88 <get_COMM_UART_CliPointer>
 8000dae:	4603      	mov	r3, r0
 8000db0:	4618      	mov	r0, r3
 8000db2:	f003 f882 	bl	8003eba <embeddedCliProcess>
        }

        vTaskDelay(1);
 8000db6:	2001      	movs	r0, #1
 8000db8:	f005 ff02 	bl	8006bc0 <vTaskDelay>
    {
 8000dbc:	e7c2      	b.n	8000d44 <CLI_Polling_Task+0x8>
 8000dbe:	bf00      	nop
 8000dc0:	40004c00 	.word	0x40004c00

08000dc4 <USB_HS_Task>:
    }
}

static void USB_HS_Task( void * parameters )
{
 8000dc4:	b5b0      	push	{r4, r5, r7, lr}
 8000dc6:	b08a      	sub	sp, #40	@ 0x28
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	6078      	str	r0, [r7, #4]
    ( void ) parameters;

    for( ; ; )
    {
    	if (USB_checkUSB())
 8000dcc:	f001 fd8e 	bl	80028ec <USB_checkUSB>
 8000dd0:	4603      	mov	r3, r0
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d02e      	beq.n	8000e34 <USB_HS_Task+0x70>
    	{
    		USB_setCheckFlag(0);
 8000dd6:	2000      	movs	r0, #0
 8000dd8:	f001 fd94 	bl	8002904 <USB_setCheckFlag>
    	    uint8_t comPortState = CDC_ComPort_IsOpen() ? 1 : 0;
 8000ddc:	f01c fe72 	bl	801dac4 <CDC_ComPort_IsOpen>
 8000de0:	4603      	mov	r3, r0
 8000de2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    	    if(comPortState){
 8000de6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8000dea:	2b00      	cmp	r3, #0
 8000dec:	d01e      	beq.n	8000e2c <USB_HS_Task+0x68>
    	    	LL_GPIO_ResetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000dee:	2108      	movs	r1, #8
 8000df0:	4812      	ldr	r0, [pc, #72]	@ (8000e3c <USB_HS_Task+0x78>)
 8000df2:	f7ff febd 	bl	8000b70 <LL_GPIO_ResetOutputPin>
    	    	char msg[] = "---COMM USB CLI HELLO---\r\n";
 8000df6:	4b12      	ldr	r3, [pc, #72]	@ (8000e40 <USB_HS_Task+0x7c>)
 8000df8:	f107 040c 	add.w	r4, r7, #12
 8000dfc:	461d      	mov	r5, r3
 8000dfe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000e00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000e02:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000e06:	c403      	stmia	r4!, {r0, r1}
 8000e08:	8022      	strh	r2, [r4, #0]
 8000e0a:	3402      	adds	r4, #2
 8000e0c:	0c13      	lsrs	r3, r2, #16
 8000e0e:	7023      	strb	r3, [r4, #0]
    	    	CDC_Transmit_HS((uint8_t*)msg, strlen(msg));
 8000e10:	f107 030c 	add.w	r3, r7, #12
 8000e14:	4618      	mov	r0, r3
 8000e16:	f7ff fa6d 	bl	80002f4 <strlen>
 8000e1a:	4603      	mov	r3, r0
 8000e1c:	b29a      	uxth	r2, r3
 8000e1e:	f107 030c 	add.w	r3, r7, #12
 8000e22:	4611      	mov	r1, r2
 8000e24:	4618      	mov	r0, r3
 8000e26:	f01c fe15 	bl	801da54 <CDC_Transmit_HS>
 8000e2a:	e003      	b.n	8000e34 <USB_HS_Task+0x70>
    	    } else {
    	    	LL_GPIO_SetOutputPin(LED_B_GPIO_Port, LED_B_Pin);
 8000e2c:	2108      	movs	r1, #8
 8000e2e:	4803      	ldr	r0, [pc, #12]	@ (8000e3c <USB_HS_Task+0x78>)
 8000e30:	f7ff fe90 	bl	8000b54 <LL_GPIO_SetOutputPin>
    	    }
    	}
        vTaskDelay( 100 ); /* delay 100 ticks */
 8000e34:	2064      	movs	r0, #100	@ 0x64
 8000e36:	f005 fec3 	bl	8006bc0 <vTaskDelay>
    	if (USB_checkUSB())
 8000e3a:	e7c7      	b.n	8000dcc <USB_HS_Task+0x8>
 8000e3c:	58020000 	.word	0x58020000
 8000e40:	080202e0 	.word	0x080202e0

08000e44 <UsbInitTask>:
//        vTaskDelay( 100 ); /* delay 100 ticks */
//    }
//}
//
static void UsbInitTask(void *pv)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b082      	sub	sp, #8
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]
    MX_USB_DEVICE_Init();
 8000e4c:	f01c fd1a 	bl	801d884 <MX_USB_DEVICE_Init>
    vTaskDelete(NULL);
 8000e50:	2000      	movs	r0, #0
 8000e52:	f005 fe11 	bl	8006a78 <vTaskDelete>
}
 8000e56:	bf00      	nop
 8000e58:	3708      	adds	r7, #8
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bd80      	pop	{r7, pc}
	...

08000e60 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af02      	add	r7, sp, #8
#endif /* DUAL_CORE_BOOT_SYNC_SEQUENCE */
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e66:	f00e fea9 	bl	800fbbc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e6a:	f000 f883 	bl	8000f74 <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 8000e6e:	f000 f8fd 	bl	800106c <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e72:	f000 fdf9 	bl	8001a68 <MX_GPIO_Init>
  MX_UART4_Init();
 8000e76:	f000 fd57 	bl	8001928 <MX_UART4_Init>
  MX_FDCAN2_Init();
 8000e7a:	f000 faa5 	bl	80013c8 <MX_FDCAN2_Init>
  MX_I2C1_Init();
 8000e7e:	f000 fb07 	bl	8001490 <MX_I2C1_Init>
  MX_ADC1_Init();
 8000e82:	f000 f923 	bl	80010cc <MX_ADC1_Init>
  MX_ADC2_Init();
 8000e86:	f000 fa01 	bl	800128c <MX_ADC2_Init>
  MX_SPI1_Init();
 8000e8a:	f000 fbeb 	bl	8001664 <MX_SPI1_Init>
  MX_SPI2_Init();
 8000e8e:	f000 fc9b 	bl	80017c8 <MX_SPI2_Init>
  MX_SDMMC1_MMC_Init();
 8000e92:	f000 fb81 	bl	8001598 <MX_SDMMC1_MMC_Init>
  MX_USB_DEVICE_Init();
 8000e96:	f01c fcf5 	bl	801d884 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  CDC_RingBuffer_Init();
 8000e9a:	f001 fc55 	bl	8002748 <CDC_RingBuffer_Init>
  UART_Driver_Init();
 8000e9e:	f001 fb6b 	bl	8002578 <UART_Driver_Init>
  SystemCLI_Init();
 8000ea2:	f002 fe59 	bl	8003b58 <SystemCLI_Init>

  /*CSP INIT*/
  csp_conf_get_defaults(&csp_conf);
 8000ea6:	4829      	ldr	r0, [pc, #164]	@ (8000f4c <main+0xec>)
 8000ea8:	f7ff fee2 	bl	8000c70 <csp_conf_get_defaults>
  csp_conf.address = 12;
 8000eac:	4b27      	ldr	r3, [pc, #156]	@ (8000f4c <main+0xec>)
 8000eae:	220c      	movs	r2, #12
 8000eb0:	701a      	strb	r2, [r3, #0]
  csp_init(&csp_conf);
 8000eb2:	4826      	ldr	r0, [pc, #152]	@ (8000f4c <main+0xec>)
 8000eb4:	f00d fb7e 	bl	800e5b4 <csp_init>
  /*CSP INTERFACE INIT*/
  can_csp_init();
 8000eb8:	f00e f898 	bl	800efec <can_csp_init>
  csp_route_start_task(500, 6);
 8000ebc:	2106      	movs	r1, #6
 8000ebe:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000ec2:	f00e f839 	bl	800ef38 <csp_route_start_task>
  csp_rtable_set(3, CSP_ID_HOST_SIZE, &can_iface, CSP_NO_VIA_ADDRESS);
 8000ec6:	23ff      	movs	r3, #255	@ 0xff
 8000ec8:	4a21      	ldr	r2, [pc, #132]	@ (8000f50 <main+0xf0>)
 8000eca:	2105      	movs	r1, #5
 8000ecc:	2003      	movs	r0, #3
 8000ece:	f00e fc51 	bl	800f774 <csp_rtable_set>
  csp_rtable_set(2, CSP_ID_HOST_SIZE, &can_iface, CSP_NO_VIA_ADDRESS);
 8000ed2:	23ff      	movs	r3, #255	@ 0xff
 8000ed4:	4a1e      	ldr	r2, [pc, #120]	@ (8000f50 <main+0xf0>)
 8000ed6:	2105      	movs	r1, #5
 8000ed8:	2002      	movs	r0, #2
 8000eda:	f00e fc4b 	bl	800f774 <csp_rtable_set>
  csp_rtable_set(1, CSP_ID_HOST_SIZE, &can_iface, CSP_NO_VIA_ADDRESS);
 8000ede:	23ff      	movs	r3, #255	@ 0xff
 8000ee0:	4a1b      	ldr	r2, [pc, #108]	@ (8000f50 <main+0xf0>)
 8000ee2:	2105      	movs	r1, #5
 8000ee4:	2001      	movs	r0, #1
 8000ee6:	f00e fc45 	bl	800f774 <csp_rtable_set>
//  SRAM_Initialize(&IS66WV);

  xTaskCreate(UsbInitTask,		"USB_Init",				configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
 8000eea:	2300      	movs	r3, #0
 8000eec:	9301      	str	r3, [sp, #4]
 8000eee:	2304      	movs	r3, #4
 8000ef0:	9300      	str	r3, [sp, #0]
 8000ef2:	2300      	movs	r3, #0
 8000ef4:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000ef8:	4916      	ldr	r1, [pc, #88]	@ (8000f54 <main+0xf4>)
 8000efa:	4817      	ldr	r0, [pc, #92]	@ (8000f58 <main+0xf8>)
 8000efc:	f005 fc6d 	bl	80067da <xTaskCreate>
  xTaskCreate(blink,			"Blink",				configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
 8000f00:	2300      	movs	r3, #0
 8000f02:	9301      	str	r3, [sp, #4]
 8000f04:	2304      	movs	r3, #4
 8000f06:	9300      	str	r3, [sp, #0]
 8000f08:	2300      	movs	r3, #0
 8000f0a:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000f0e:	4913      	ldr	r1, [pc, #76]	@ (8000f5c <main+0xfc>)
 8000f10:	4813      	ldr	r0, [pc, #76]	@ (8000f60 <main+0x100>)
 8000f12:	f005 fc62 	bl	80067da <xTaskCreate>
  xTaskCreate(CLI_Polling_Task, "CLI_Polling_Task",		configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 1U, NULL);
 8000f16:	2300      	movs	r3, #0
 8000f18:	9301      	str	r3, [sp, #4]
 8000f1a:	2306      	movs	r3, #6
 8000f1c:	9300      	str	r3, [sp, #0]
 8000f1e:	2300      	movs	r3, #0
 8000f20:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000f24:	490f      	ldr	r1, [pc, #60]	@ (8000f64 <main+0x104>)
 8000f26:	4810      	ldr	r0, [pc, #64]	@ (8000f68 <main+0x108>)
 8000f28:	f005 fc57 	bl	80067da <xTaskCreate>
  xTaskCreate(USB_HS_Task,		"USB_HS_Task",			configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	9301      	str	r3, [sp, #4]
 8000f30:	2304      	movs	r3, #4
 8000f32:	9300      	str	r3, [sp, #0]
 8000f34:	2300      	movs	r3, #0
 8000f36:	f44f 62a0 	mov.w	r2, #1280	@ 0x500
 8000f3a:	490c      	ldr	r1, [pc, #48]	@ (8000f6c <main+0x10c>)
 8000f3c:	480c      	ldr	r0, [pc, #48]	@ (8000f70 <main+0x110>)
 8000f3e:	f005 fc4c 	bl	80067da <xTaskCreate>
//  xTaskCreate(USB_FS_Task,		"USB_FS_Task",			configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
//  xTaskCreate(csp_tx_task, 		"csp_can_tx", 			configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 3U, NULL);
//  xTaskCreate(csp_rx_task, 		"csp_can_rx", 			configMINIMAL_STACK_SIZE * 10, 	NULL, configMAX_PRIORITIES - 1U, NULL);

  vTaskStartScheduler();
 8000f42:	f005 fedd 	bl	8006d00 <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000f46:	bf00      	nop
 8000f48:	e7fd      	b.n	8000f46 <main+0xe6>
 8000f4a:	bf00      	nop
 8000f4c:	24043f64 	.word	0x24043f64
 8000f50:	24043f94 	.word	0x24043f94
 8000f54:	08020350 	.word	0x08020350
 8000f58:	08000e45 	.word	0x08000e45
 8000f5c:	0802035c 	.word	0x0802035c
 8000f60:	08000cdd 	.word	0x08000cdd
 8000f64:	08020364 	.word	0x08020364
 8000f68:	08000d3d 	.word	0x08000d3d
 8000f6c:	08020378 	.word	0x08020378
 8000f70:	08000dc5 	.word	0x08000dc5

08000f74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b09c      	sub	sp, #112	@ 0x70
 8000f78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f7a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f7e:	224c      	movs	r2, #76	@ 0x4c
 8000f80:	2100      	movs	r1, #0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f01d fdaa 	bl	801eadc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f88:	1d3b      	adds	r3, r7, #4
 8000f8a:	2220      	movs	r2, #32
 8000f8c:	2100      	movs	r1, #0
 8000f8e:	4618      	mov	r0, r3
 8000f90:	f01d fda4 	bl	801eadc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000f94:	2002      	movs	r0, #2
 8000f96:	f013 f861 	bl	801405c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	603b      	str	r3, [r7, #0]
 8000f9e:	4b31      	ldr	r3, [pc, #196]	@ (8001064 <SystemClock_Config+0xf0>)
 8000fa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fa2:	4a30      	ldr	r2, [pc, #192]	@ (8001064 <SystemClock_Config+0xf0>)
 8000fa4:	f023 0301 	bic.w	r3, r3, #1
 8000fa8:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000faa:	4b2e      	ldr	r3, [pc, #184]	@ (8001064 <SystemClock_Config+0xf0>)
 8000fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000fae:	f003 0301 	and.w	r3, r3, #1
 8000fb2:	603b      	str	r3, [r7, #0]
 8000fb4:	4b2c      	ldr	r3, [pc, #176]	@ (8001068 <SystemClock_Config+0xf4>)
 8000fb6:	699b      	ldr	r3, [r3, #24]
 8000fb8:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000fbc:	4a2a      	ldr	r2, [pc, #168]	@ (8001068 <SystemClock_Config+0xf4>)
 8000fbe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000fc2:	6193      	str	r3, [r2, #24]
 8000fc4:	4b28      	ldr	r3, [pc, #160]	@ (8001068 <SystemClock_Config+0xf4>)
 8000fc6:	699b      	ldr	r3, [r3, #24]
 8000fc8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000fcc:	603b      	str	r3, [r7, #0]
 8000fce:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000fd0:	bf00      	nop
 8000fd2:	4b25      	ldr	r3, [pc, #148]	@ (8001068 <SystemClock_Config+0xf4>)
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fda:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000fde:	d1f8      	bne.n	8000fd2 <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000fe0:	2301      	movs	r3, #1
 8000fe2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000fe4:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fea:	2302      	movs	r3, #2
 8000fec:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000fee:	2302      	movs	r3, #2
 8000ff0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 2;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 12;
 8000ff6:	230c      	movs	r3, #12
 8000ff8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8000ffe:	2303      	movs	r3, #3
 8001000:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001002:	2302      	movs	r3, #2
 8001004:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8001006:	230c      	movs	r3, #12
 8001008:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 800100a:	2302      	movs	r3, #2
 800100c:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800100e:	2300      	movs	r3, #0
 8001010:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001012:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001016:	4618      	mov	r0, r3
 8001018:	f013 f88a 	bl	8014130 <HAL_RCC_OscConfig>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d001      	beq.n	8001026 <SystemClock_Config+0xb2>
  {
    Error_Handler();
 8001022:	f000 fd7d 	bl	8001b20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001026:	233f      	movs	r3, #63	@ 0x3f
 8001028:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800102a:	2303      	movs	r3, #3
 800102c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 800102e:	2300      	movs	r3, #0
 8001030:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001032:	2300      	movs	r3, #0
 8001034:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8001036:	2300      	movs	r3, #0
 8001038:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 800103a:	2340      	movs	r3, #64	@ 0x40
 800103c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 800103e:	2300      	movs	r3, #0
 8001040:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8001042:	2300      	movs	r3, #0
 8001044:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001046:	1d3b      	adds	r3, r7, #4
 8001048:	2101      	movs	r1, #1
 800104a:	4618      	mov	r0, r3
 800104c:	f013 fcca 	bl	80149e4 <HAL_RCC_ClockConfig>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <SystemClock_Config+0xe6>
  {
    Error_Handler();
 8001056:	f000 fd63 	bl	8001b20 <Error_Handler>
  }
}
 800105a:	bf00      	nop
 800105c:	3770      	adds	r7, #112	@ 0x70
 800105e:	46bd      	mov	sp, r7
 8001060:	bd80      	pop	{r7, pc}
 8001062:	bf00      	nop
 8001064:	58000400 	.word	0x58000400
 8001068:	58024800 	.word	0x58024800

0800106c <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 800106c:	b580      	push	{r7, lr}
 800106e:	b0b0      	sub	sp, #192	@ 0xc0
 8001070:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001072:	463b      	mov	r3, r7
 8001074:	22c0      	movs	r2, #192	@ 0xc0
 8001076:	2100      	movs	r1, #0
 8001078:	4618      	mov	r0, r3
 800107a:	f01d fd2f 	bl	801eadc <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800107e:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8001082:	f04f 0300 	mov.w	r3, #0
 8001086:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.PLL2.PLL2M = 2;
 800108a:	2302      	movs	r3, #2
 800108c:	60bb      	str	r3, [r7, #8]
  PeriphClkInitStruct.PLL2.PLL2N = 12;
 800108e:	230c      	movs	r3, #12
 8001090:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLL2.PLL2P = 3;
 8001092:	2303      	movs	r3, #3
 8001094:	613b      	str	r3, [r7, #16]
  PeriphClkInitStruct.PLL2.PLL2Q = 2;
 8001096:	2302      	movs	r3, #2
 8001098:	617b      	str	r3, [r7, #20]
  PeriphClkInitStruct.PLL2.PLL2R = 2;
 800109a:	2302      	movs	r3, #2
 800109c:	61bb      	str	r3, [r7, #24]
  PeriphClkInitStruct.PLL2.PLL2RGE = RCC_PLL2VCIRANGE_3;
 800109e:	23c0      	movs	r3, #192	@ 0xc0
 80010a0:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLL2.PLL2VCOSEL = RCC_PLL2VCOMEDIUM;
 80010a2:	2320      	movs	r3, #32
 80010a4:	623b      	str	r3, [r7, #32]
  PeriphClkInitStruct.PLL2.PLL2FRACN = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	627b      	str	r3, [r7, #36]	@ 0x24
  PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2;
 80010aa:	2300      	movs	r3, #0
 80010ac:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80010b0:	463b      	mov	r3, r7
 80010b2:	4618      	mov	r0, r3
 80010b4:	f014 f864 	bl	8015180 <HAL_RCCEx_PeriphCLKConfig>
 80010b8:	4603      	mov	r3, r0
 80010ba:	2b00      	cmp	r3, #0
 80010bc:	d001      	beq.n	80010c2 <PeriphCommonClock_Config+0x56>
  {
    Error_Handler();
 80010be:	f000 fd2f 	bl	8001b20 <Error_Handler>
  }
}
 80010c2:	bf00      	nop
 80010c4:	37c0      	adds	r7, #192	@ 0xc0
 80010c6:	46bd      	mov	sp, r7
 80010c8:	bd80      	pop	{r7, pc}
	...

080010cc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b094      	sub	sp, #80	@ 0x50
 80010d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80010d2:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80010d6:	2200      	movs	r2, #0
 80010d8:	601a      	str	r2, [r3, #0]
 80010da:	605a      	str	r2, [r3, #4]
 80010dc:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80010de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80010e2:	2200      	movs	r2, #0
 80010e4:	601a      	str	r2, [r3, #0]
 80010e6:	605a      	str	r2, [r3, #4]
 80010e8:	609a      	str	r2, [r3, #8]
 80010ea:	60da      	str	r2, [r3, #12]
 80010ec:	611a      	str	r2, [r3, #16]
 80010ee:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 80010f0:	f107 031c 	add.w	r3, r7, #28
 80010f4:	2200      	movs	r2, #0
 80010f6:	601a      	str	r2, [r3, #0]
 80010f8:	605a      	str	r2, [r3, #4]
 80010fa:	609a      	str	r2, [r3, #8]
 80010fc:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010fe:	1d3b      	adds	r3, r7, #4
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	611a      	str	r2, [r3, #16]
 800110c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 800110e:	2020      	movs	r0, #32
 8001110:	f7ff fd3e 	bl	8000b90 <LL_AHB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8001114:	2001      	movs	r0, #1
 8001116:	f7ff fd57 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA6   ------> ADC1_INP3
  PA0_C   ------> ADC1_INP0
  PA1_C   ------> ADC1_INP1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800111a:	2340      	movs	r3, #64	@ 0x40
 800111c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800111e:	2303      	movs	r3, #3
 8001120:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001122:	2300      	movs	r3, #0
 8001124:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001126:	1d3b      	adds	r3, r7, #4
 8001128:	4619      	mov	r1, r3
 800112a:	4850      	ldr	r0, [pc, #320]	@ (800126c <MX_ADC1_Init+0x1a0>)
 800112c:	f017 f9bc 	bl	80184a8 <LL_GPIO_Init>

  LL_SYSCFG_OpenAnalogSwitch(LL_SYSCFG_ANALOG_SWITCH_PA0|LL_SYSCFG_ANALOG_SWITCH_PA1);
 8001130:	f04f 7040 	mov.w	r0, #50331648	@ 0x3000000
 8001134:	f7ff fcfc 	bl	8000b30 <LL_SYSCFG_OpenAnalogSwitch>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 8001138:	2100      	movs	r1, #0
 800113a:	484d      	ldr	r0, [pc, #308]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 800113c:	f7ff fb4a 	bl	80007d4 <LL_ADC_SetOverSamplingScope>
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_16B;
 8001140:	2300      	movs	r3, #0
 8001142:	647b      	str	r3, [r7, #68]	@ 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8001144:	2300      	movs	r3, #0
 8001146:	64fb      	str	r3, [r7, #76]	@ 0x4c
  ADC_InitStruct.LeftBitShift = LL_ADC_LEFT_BIT_SHIFT_NONE;
 8001148:	2300      	movs	r3, #0
 800114a:	64bb      	str	r3, [r7, #72]	@ 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800114c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001150:	4619      	mov	r1, r3
 8001152:	4847      	ldr	r0, [pc, #284]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001154:	f017 f858 	bl	8018208 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001158:	2300      	movs	r3, #0
 800115a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_3RANKS;
 800115c:	2302      	movs	r3, #2
 800115e:	633b      	str	r3, [r7, #48]	@ 0x30
  ADC_REG_InitStruct.SequencerDiscont = DISABLE;
 8001160:	2300      	movs	r3, #0
 8001162:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 8001164:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001168:	63bb      	str	r3, [r7, #56]	@ 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 800116a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800116e:	643b      	str	r3, [r7, #64]	@ 0x40
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 8001170:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001174:	4619      	mov	r1, r3
 8001176:	483e      	ldr	r0, [pc, #248]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001178:	f017 f872 	bl	8018260 <LL_ADC_REG_Init>
  LL_ADC_REG_SetDataTransferMode(ADC1, LL_ADC_REG_DR_TRANSFER);
 800117c:	2100      	movs	r1, #0
 800117e:	483c      	ldr	r0, [pc, #240]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001180:	f7ff fac6 	bl	8000710 <LL_ADC_REG_SetDataTransferMode>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV2;
 8001184:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8001188:	61fb      	str	r3, [r7, #28]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 800118a:	2300      	movs	r3, #0
 800118c:	623b      	str	r3, [r7, #32]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 800118e:	f107 031c 	add.w	r3, r7, #28
 8001192:	4619      	mov	r1, r3
 8001194:	4837      	ldr	r0, [pc, #220]	@ (8001274 <MX_ADC1_Init+0x1a8>)
 8001196:	f016 ffdf 	bl	8018158 <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 800119a:	4835      	ldr	r0, [pc, #212]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 800119c:	f7ff fb30 	bl	8000800 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 80011a0:	4833      	ldr	r0, [pc, #204]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 80011a2:	f7ff fb3f 	bl	8000824 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  __IO uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 80011a6:	4b34      	ldr	r3, [pc, #208]	@ (8001278 <MX_ADC1_Init+0x1ac>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	099b      	lsrs	r3, r3, #6
 80011ac:	4a33      	ldr	r2, [pc, #204]	@ (800127c <MX_ADC1_Init+0x1b0>)
 80011ae:	fba2 2303 	umull	r2, r3, r2, r3
 80011b2:	099a      	lsrs	r2, r3, #6
 80011b4:	4613      	mov	r3, r2
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	4413      	add	r3, r2
 80011ba:	005b      	lsls	r3, r3, #1
 80011bc:	461a      	mov	r2, r3
 80011be:	4b30      	ldr	r3, [pc, #192]	@ (8001280 <MX_ADC1_Init+0x1b4>)
 80011c0:	fba3 2302 	umull	r2, r3, r3, r2
 80011c4:	08db      	lsrs	r3, r3, #3
 80011c6:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 80011c8:	e002      	b.n	80011d0 <MX_ADC1_Init+0x104>
  {
    wait_loop_index--;
 80011ca:	683b      	ldr	r3, [r7, #0]
 80011cc:	3b01      	subs	r3, #1
 80011ce:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d1f9      	bne.n	80011ca <MX_ADC1_Init+0xfe>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_0);
 80011d6:	2201      	movs	r2, #1
 80011d8:	2106      	movs	r1, #6
 80011da:	4825      	ldr	r0, [pc, #148]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 80011dc:	f7ff fa6c 	bl	80006b8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 80011e0:	2200      	movs	r2, #0
 80011e2:	2101      	movs	r1, #1
 80011e4:	4822      	ldr	r0, [pc, #136]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 80011e6:	f7ff faa6 	bl	8000736 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_0, LL_ADC_SINGLE_ENDED);
 80011ea:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 80011ee:	2101      	movs	r1, #1
 80011f0:	481f      	ldr	r0, [pc, #124]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 80011f2:	f7ff facb 	bl	800078c <LL_ADC_SetChannelSingleDiff>
  LL_ADC_SetChannelPreselection(ADC1, LL_ADC_CHANNEL_0);
 80011f6:	2101      	movs	r1, #1
 80011f8:	481d      	ldr	r0, [pc, #116]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 80011fa:	f7ff fa2a 	bl	8000652 <LL_ADC_SetChannelPreselection>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 80011fe:	4a21      	ldr	r2, [pc, #132]	@ (8001284 <MX_ADC1_Init+0x1b8>)
 8001200:	210c      	movs	r1, #12
 8001202:	481b      	ldr	r0, [pc, #108]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001204:	f7ff fa58 	bl	80006b8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001208:	2200      	movs	r2, #0
 800120a:	491e      	ldr	r1, [pc, #120]	@ (8001284 <MX_ADC1_Init+0x1b8>)
 800120c:	4818      	ldr	r0, [pc, #96]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 800120e:	f7ff fa92 	bl	8000736 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8001212:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001216:	491b      	ldr	r1, [pc, #108]	@ (8001284 <MX_ADC1_Init+0x1b8>)
 8001218:	4815      	ldr	r0, [pc, #84]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 800121a:	f7ff fab7 	bl	800078c <LL_ADC_SetChannelSingleDiff>
  LL_ADC_SetChannelPreselection(ADC1, LL_ADC_CHANNEL_1);
 800121e:	4919      	ldr	r1, [pc, #100]	@ (8001284 <MX_ADC1_Init+0x1b8>)
 8001220:	4813      	ldr	r0, [pc, #76]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001222:	f7ff fa16 	bl	8000652 <LL_ADC_SetChannelPreselection>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_3);
 8001226:	4a18      	ldr	r2, [pc, #96]	@ (8001288 <MX_ADC1_Init+0x1bc>)
 8001228:	2112      	movs	r1, #18
 800122a:	4811      	ldr	r0, [pc, #68]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 800122c:	f7ff fa44 	bl	80006b8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001230:	2200      	movs	r2, #0
 8001232:	4915      	ldr	r1, [pc, #84]	@ (8001288 <MX_ADC1_Init+0x1bc>)
 8001234:	480e      	ldr	r0, [pc, #56]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001236:	f7ff fa7e 	bl	8000736 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800123a:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800123e:	4912      	ldr	r1, [pc, #72]	@ (8001288 <MX_ADC1_Init+0x1bc>)
 8001240:	480b      	ldr	r0, [pc, #44]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001242:	f7ff faa3 	bl	800078c <LL_ADC_SetChannelSingleDiff>
  LL_ADC_SetChannelPreselection(ADC1, LL_ADC_CHANNEL_3);
 8001246:	4910      	ldr	r1, [pc, #64]	@ (8001288 <MX_ADC1_Init+0x1bc>)
 8001248:	4809      	ldr	r0, [pc, #36]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 800124a:	f7ff fa02 	bl	8000652 <LL_ADC_SetChannelPreselection>
  /* USER CODE BEGIN ADC1_Init 2 */

  LL_ADC_Enable(ADC1);
 800124e:	4808      	ldr	r0, [pc, #32]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001250:	f7ff fafc 	bl	800084c <LL_ADC_Enable>
  while (!LL_ADC_IsActiveFlag_ADRDY(ADC1));
 8001254:	bf00      	nop
 8001256:	4806      	ldr	r0, [pc, #24]	@ (8001270 <MX_ADC1_Init+0x1a4>)
 8001258:	f7ff fb0c 	bl	8000874 <LL_ADC_IsActiveFlag_ADRDY>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d0f9      	beq.n	8001256 <MX_ADC1_Init+0x18a>
  /* USER CODE END ADC1_Init 2 */

}
 8001262:	bf00      	nop
 8001264:	bf00      	nop
 8001266:	3750      	adds	r7, #80	@ 0x50
 8001268:	46bd      	mov	sp, r7
 800126a:	bd80      	pop	{r7, pc}
 800126c:	58020000 	.word	0x58020000
 8001270:	40022000 	.word	0x40022000
 8001274:	40022300 	.word	0x40022300
 8001278:	24000000 	.word	0x24000000
 800127c:	053e2d63 	.word	0x053e2d63
 8001280:	cccccccd 	.word	0xcccccccd
 8001284:	04300002 	.word	0x04300002
 8001288:	0c900008 	.word	0x0c900008

0800128c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b090      	sub	sp, #64	@ 0x40
 8001290:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001292:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8001296:	2200      	movs	r2, #0
 8001298:	601a      	str	r2, [r3, #0]
 800129a:	605a      	str	r2, [r3, #4]
 800129c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800129e:	f107 031c 	add.w	r3, r7, #28
 80012a2:	2200      	movs	r2, #0
 80012a4:	601a      	str	r2, [r3, #0]
 80012a6:	605a      	str	r2, [r3, #4]
 80012a8:	609a      	str	r2, [r3, #8]
 80012aa:	60da      	str	r2, [r3, #12]
 80012ac:	611a      	str	r2, [r3, #16]
 80012ae:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012b0:	1d3b      	adds	r3, r7, #4
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
 80012b6:	605a      	str	r2, [r3, #4]
 80012b8:	609a      	str	r2, [r3, #8]
 80012ba:	60da      	str	r2, [r3, #12]
 80012bc:	611a      	str	r2, [r3, #16]
 80012be:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_ADC12);
 80012c0:	2020      	movs	r0, #32
 80012c2:	f7ff fc65 	bl	8000b90 <LL_AHB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 80012c6:	2004      	movs	r0, #4
 80012c8:	f7ff fc7e 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  /**ADC2 GPIO Configuration
  PC4   ------> ADC2_INP4
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_4;
 80012cc:	2310      	movs	r3, #16
 80012ce:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80012d0:	2303      	movs	r3, #3
 80012d2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012d8:	1d3b      	adds	r3, r7, #4
 80012da:	4619      	mov	r1, r3
 80012dc:	4834      	ldr	r0, [pc, #208]	@ (80013b0 <MX_ADC2_Init+0x124>)
 80012de:	f017 f8e3 	bl	80184a8 <LL_GPIO_Init>

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  LL_ADC_SetOverSamplingScope(ADC2, LL_ADC_OVS_DISABLE);
 80012e2:	2100      	movs	r1, #0
 80012e4:	4833      	ldr	r0, [pc, #204]	@ (80013b4 <MX_ADC2_Init+0x128>)
 80012e6:	f7ff fa75 	bl	80007d4 <LL_ADC_SetOverSamplingScope>
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_16B;
 80012ea:	2300      	movs	r3, #0
 80012ec:	637b      	str	r3, [r7, #52]	@ 0x34
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 80012ee:	2300      	movs	r3, #0
 80012f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  ADC_InitStruct.LeftBitShift = LL_ADC_LEFT_BIT_SHIFT_NONE;
 80012f2:	2300      	movs	r3, #0
 80012f4:	63bb      	str	r3, [r7, #56]	@ 0x38
  LL_ADC_Init(ADC2, &ADC_InitStruct);
 80012f6:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80012fa:	4619      	mov	r1, r3
 80012fc:	482d      	ldr	r0, [pc, #180]	@ (80013b4 <MX_ADC2_Init+0x128>)
 80012fe:	f016 ff83 	bl	8018208 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001302:	2300      	movs	r3, #0
 8001304:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 8001306:	2300      	movs	r3, #0
 8001308:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.SequencerDiscont = DISABLE;
 800130a:	2300      	movs	r3, #0
 800130c:	627b      	str	r3, [r7, #36]	@ 0x24
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_CONTINUOUS;
 800130e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001312:	62bb      	str	r3, [r7, #40]	@ 0x28
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_OVERWRITTEN;
 8001314:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001318:	633b      	str	r3, [r7, #48]	@ 0x30
  LL_ADC_REG_Init(ADC2, &ADC_REG_InitStruct);
 800131a:	f107 031c 	add.w	r3, r7, #28
 800131e:	4619      	mov	r1, r3
 8001320:	4824      	ldr	r0, [pc, #144]	@ (80013b4 <MX_ADC2_Init+0x128>)
 8001322:	f016 ff9d 	bl	8018260 <LL_ADC_REG_Init>
  LL_ADC_REG_SetDataTransferMode(ADC2, LL_ADC_REG_DR_TRANSFER);
 8001326:	2100      	movs	r1, #0
 8001328:	4822      	ldr	r0, [pc, #136]	@ (80013b4 <MX_ADC2_Init+0x128>)
 800132a:	f7ff f9f1 	bl	8000710 <LL_ADC_REG_SetDataTransferMode>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC2);
 800132e:	4821      	ldr	r0, [pc, #132]	@ (80013b4 <MX_ADC2_Init+0x128>)
 8001330:	f7ff fa66 	bl	8000800 <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC2);
 8001334:	481f      	ldr	r0, [pc, #124]	@ (80013b4 <MX_ADC2_Init+0x128>)
 8001336:	f7ff fa75 	bl	8000824 <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  __IO uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 800133a:	4b1f      	ldr	r3, [pc, #124]	@ (80013b8 <MX_ADC2_Init+0x12c>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	099b      	lsrs	r3, r3, #6
 8001340:	4a1e      	ldr	r2, [pc, #120]	@ (80013bc <MX_ADC2_Init+0x130>)
 8001342:	fba2 2303 	umull	r2, r3, r2, r3
 8001346:	099a      	lsrs	r2, r3, #6
 8001348:	4613      	mov	r3, r2
 800134a:	009b      	lsls	r3, r3, #2
 800134c:	4413      	add	r3, r2
 800134e:	005b      	lsls	r3, r3, #1
 8001350:	461a      	mov	r2, r3
 8001352:	4b1b      	ldr	r3, [pc, #108]	@ (80013c0 <MX_ADC2_Init+0x134>)
 8001354:	fba3 2302 	umull	r2, r3, r3, r2
 8001358:	08db      	lsrs	r3, r3, #3
 800135a:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 800135c:	e002      	b.n	8001364 <MX_ADC2_Init+0xd8>
  {
    wait_loop_index--;
 800135e:	683b      	ldr	r3, [r7, #0]
 8001360:	3b01      	subs	r3, #1
 8001362:	603b      	str	r3, [r7, #0]
  while(wait_loop_index != 0)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d1f9      	bne.n	800135e <MX_ADC2_Init+0xd2>
  }

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC2, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_4);
 800136a:	4a16      	ldr	r2, [pc, #88]	@ (80013c4 <MX_ADC2_Init+0x138>)
 800136c:	2106      	movs	r1, #6
 800136e:	4811      	ldr	r0, [pc, #68]	@ (80013b4 <MX_ADC2_Init+0x128>)
 8001370:	f7ff f9a2 	bl	80006b8 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SAMPLINGTIME_1CYCLE_5);
 8001374:	2200      	movs	r2, #0
 8001376:	4913      	ldr	r1, [pc, #76]	@ (80013c4 <MX_ADC2_Init+0x138>)
 8001378:	480e      	ldr	r0, [pc, #56]	@ (80013b4 <MX_ADC2_Init+0x128>)
 800137a:	f7ff f9dc 	bl	8000736 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC2, LL_ADC_CHANNEL_4, LL_ADC_SINGLE_ENDED);
 800137e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8001382:	4910      	ldr	r1, [pc, #64]	@ (80013c4 <MX_ADC2_Init+0x138>)
 8001384:	480b      	ldr	r0, [pc, #44]	@ (80013b4 <MX_ADC2_Init+0x128>)
 8001386:	f7ff fa01 	bl	800078c <LL_ADC_SetChannelSingleDiff>
  LL_ADC_SetChannelPreselection(ADC2, LL_ADC_CHANNEL_4);
 800138a:	490e      	ldr	r1, [pc, #56]	@ (80013c4 <MX_ADC2_Init+0x138>)
 800138c:	4809      	ldr	r0, [pc, #36]	@ (80013b4 <MX_ADC2_Init+0x128>)
 800138e:	f7ff f960 	bl	8000652 <LL_ADC_SetChannelPreselection>
  /* USER CODE BEGIN ADC2_Init 2 */
  LL_ADC_Enable(ADC2);
 8001392:	4808      	ldr	r0, [pc, #32]	@ (80013b4 <MX_ADC2_Init+0x128>)
 8001394:	f7ff fa5a 	bl	800084c <LL_ADC_Enable>
  while (!LL_ADC_IsActiveFlag_ADRDY(ADC2));
 8001398:	bf00      	nop
 800139a:	4806      	ldr	r0, [pc, #24]	@ (80013b4 <MX_ADC2_Init+0x128>)
 800139c:	f7ff fa6a 	bl	8000874 <LL_ADC_IsActiveFlag_ADRDY>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d0f9      	beq.n	800139a <MX_ADC2_Init+0x10e>
  /* USER CODE END ADC2_Init 2 */

}
 80013a6:	bf00      	nop
 80013a8:	bf00      	nop
 80013aa:	3740      	adds	r7, #64	@ 0x40
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	58020800 	.word	0x58020800
 80013b4:	40022100 	.word	0x40022100
 80013b8:	24000000 	.word	0x24000000
 80013bc:	053e2d63 	.word	0x053e2d63
 80013c0:	cccccccd 	.word	0xcccccccd
 80013c4:	10c00010 	.word	0x10c00010

080013c8 <MX_FDCAN2_Init>:
  * @brief FDCAN2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN2_Init(void)
{
 80013c8:	b580      	push	{r7, lr}
 80013ca:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN2_Init 0 */

  /* USER CODE BEGIN FDCAN2_Init 1 */

  /* USER CODE END FDCAN2_Init 1 */
  hfdcan2.Instance = FDCAN2;
 80013cc:	4b2e      	ldr	r3, [pc, #184]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013ce:	4a2f      	ldr	r2, [pc, #188]	@ (800148c <MX_FDCAN2_Init+0xc4>)
 80013d0:	601a      	str	r2, [r3, #0]
  hfdcan2.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 80013d2:	4b2d      	ldr	r3, [pc, #180]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013d4:	2200      	movs	r2, #0
 80013d6:	609a      	str	r2, [r3, #8]
  hfdcan2.Init.Mode = FDCAN_MODE_NORMAL;
 80013d8:	4b2b      	ldr	r3, [pc, #172]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013da:	2200      	movs	r2, #0
 80013dc:	60da      	str	r2, [r3, #12]
  hfdcan2.Init.AutoRetransmission = DISABLE;
 80013de:	4b2a      	ldr	r3, [pc, #168]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	741a      	strb	r2, [r3, #16]
  hfdcan2.Init.TransmitPause = DISABLE;
 80013e4:	4b28      	ldr	r3, [pc, #160]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	745a      	strb	r2, [r3, #17]
  hfdcan2.Init.ProtocolException = DISABLE;
 80013ea:	4b27      	ldr	r3, [pc, #156]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	749a      	strb	r2, [r3, #18]
  hfdcan2.Init.NominalPrescaler = 10;
 80013f0:	4b25      	ldr	r3, [pc, #148]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013f2:	220a      	movs	r2, #10
 80013f4:	615a      	str	r2, [r3, #20]
  hfdcan2.Init.NominalSyncJumpWidth = 1;
 80013f6:	4b24      	ldr	r3, [pc, #144]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013f8:	2201      	movs	r2, #1
 80013fa:	619a      	str	r2, [r3, #24]
  hfdcan2.Init.NominalTimeSeg1 = 8;
 80013fc:	4b22      	ldr	r3, [pc, #136]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 80013fe:	2208      	movs	r2, #8
 8001400:	61da      	str	r2, [r3, #28]
  hfdcan2.Init.NominalTimeSeg2 = 1;
 8001402:	4b21      	ldr	r3, [pc, #132]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001404:	2201      	movs	r2, #1
 8001406:	621a      	str	r2, [r3, #32]
  hfdcan2.Init.DataPrescaler = 1;
 8001408:	4b1f      	ldr	r3, [pc, #124]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800140a:	2201      	movs	r2, #1
 800140c:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan2.Init.DataSyncJumpWidth = 1;
 800140e:	4b1e      	ldr	r3, [pc, #120]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001410:	2201      	movs	r2, #1
 8001412:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan2.Init.DataTimeSeg1 = 1;
 8001414:	4b1c      	ldr	r3, [pc, #112]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001416:	2201      	movs	r2, #1
 8001418:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan2.Init.DataTimeSeg2 = 1;
 800141a:	4b1b      	ldr	r3, [pc, #108]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800141c:	2201      	movs	r2, #1
 800141e:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan2.Init.MessageRAMOffset = 0;
 8001420:	4b19      	ldr	r3, [pc, #100]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001422:	2200      	movs	r2, #0
 8001424:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan2.Init.StdFiltersNbr = 0;
 8001426:	4b18      	ldr	r3, [pc, #96]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001428:	2200      	movs	r2, #0
 800142a:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan2.Init.ExtFiltersNbr = 1;
 800142c:	4b16      	ldr	r3, [pc, #88]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800142e:	2201      	movs	r2, #1
 8001430:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan2.Init.RxFifo0ElmtsNbr = 8;
 8001432:	4b15      	ldr	r3, [pc, #84]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001434:	2208      	movs	r2, #8
 8001436:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan2.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 8001438:	4b13      	ldr	r3, [pc, #76]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800143a:	2204      	movs	r2, #4
 800143c:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan2.Init.RxFifo1ElmtsNbr = 0;
 800143e:	4b12      	ldr	r3, [pc, #72]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001440:	2200      	movs	r2, #0
 8001442:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan2.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 8001444:	4b10      	ldr	r3, [pc, #64]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001446:	2204      	movs	r2, #4
 8001448:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan2.Init.RxBuffersNbr = 0;
 800144a:	4b0f      	ldr	r3, [pc, #60]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800144c:	2200      	movs	r2, #0
 800144e:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan2.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 8001450:	4b0d      	ldr	r3, [pc, #52]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001452:	2204      	movs	r2, #4
 8001454:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan2.Init.TxEventsNbr = 0;
 8001456:	4b0c      	ldr	r3, [pc, #48]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001458:	2200      	movs	r2, #0
 800145a:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan2.Init.TxBuffersNbr = 0;
 800145c:	4b0a      	ldr	r3, [pc, #40]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800145e:	2200      	movs	r2, #0
 8001460:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan2.Init.TxFifoQueueElmtsNbr = 8;
 8001462:	4b09      	ldr	r3, [pc, #36]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001464:	2208      	movs	r2, #8
 8001466:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan2.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8001468:	4b07      	ldr	r3, [pc, #28]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 800146a:	2200      	movs	r2, #0
 800146c:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan2.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 800146e:	4b06      	ldr	r3, [pc, #24]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001470:	2204      	movs	r2, #4
 8001472:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan2) != HAL_OK)
 8001474:	4804      	ldr	r0, [pc, #16]	@ (8001488 <MX_FDCAN2_Init+0xc0>)
 8001476:	f00e fd0d 	bl	800fe94 <HAL_FDCAN_Init>
 800147a:	4603      	mov	r3, r0
 800147c:	2b00      	cmp	r3, #0
 800147e:	d001      	beq.n	8001484 <MX_FDCAN2_Init+0xbc>
  {
    Error_Handler();
 8001480:	f000 fb4e 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN2_Init 2 */

  /* USER CODE END FDCAN2_Init 2 */

}
 8001484:	bf00      	nop
 8001486:	bd80      	pop	{r7, pc}
 8001488:	2400024c 	.word	0x2400024c
 800148c:	4000a400 	.word	0x4000a400

08001490 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	b0be      	sub	sp, #248	@ 0xf8
 8001494:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C1_Init 0 */

  /* USER CODE END I2C1_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001496:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800149a:	2200      	movs	r2, #0
 800149c:	601a      	str	r2, [r3, #0]
 800149e:	605a      	str	r2, [r3, #4]
 80014a0:	609a      	str	r2, [r3, #8]
 80014a2:	60da      	str	r2, [r3, #12]
 80014a4:	611a      	str	r2, [r3, #16]
 80014a6:	615a      	str	r2, [r3, #20]
 80014a8:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014aa:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]
 80014b2:	605a      	str	r2, [r3, #4]
 80014b4:	609a      	str	r2, [r3, #8]
 80014b6:	60da      	str	r2, [r3, #12]
 80014b8:	611a      	str	r2, [r3, #16]
 80014ba:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80014bc:	463b      	mov	r3, r7
 80014be:	22c0      	movs	r2, #192	@ 0xc0
 80014c0:	2100      	movs	r1, #0
 80014c2:	4618      	mov	r0, r3
 80014c4:	f01d fb0a 	bl	801eadc <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014c8:	f04f 0208 	mov.w	r2, #8
 80014cc:	f04f 0300 	mov.w	r3, #0
 80014d0:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.I2c123ClockSelection = RCC_I2C123CLKSOURCE_D2PCLK1;
 80014d4:	2300      	movs	r3, #0
 80014d6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014da:	463b      	mov	r3, r7
 80014dc:	4618      	mov	r0, r3
 80014de:	f013 fe4f 	bl	8015180 <HAL_RCCEx_PeriphCLKConfig>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80014e8:	f000 fb1a 	bl	8001b20 <Error_Handler>
  }

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 80014ec:	2002      	movs	r0, #2
 80014ee:	f7ff fb6b 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  /**I2C1 GPIO Configuration
  PB6   ------> I2C1_SCL
  PB7   ------> I2C1_SDA
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 80014f2:	23c0      	movs	r3, #192	@ 0xc0
 80014f4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80014f8:	2302      	movs	r3, #2
 80014fa:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80014fe:	2300      	movs	r3, #0
 8001500:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 8001504:	2301      	movs	r3, #1
 8001506:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800150a:	2300      	movs	r3, #0
 800150c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001510:	2304      	movs	r3, #4
 8001512:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001516:	f107 03c4 	add.w	r3, r7, #196	@ 0xc4
 800151a:	4619      	mov	r1, r3
 800151c:	481b      	ldr	r0, [pc, #108]	@ (800158c <MX_I2C1_Init+0xfc>)
 800151e:	f016 ffc3 	bl	80184a8 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C1);
 8001522:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8001526:	f7ff fb6b 	bl	8000c00 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C1_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_EnableAutoEndMode(I2C1);
 800152a:	4819      	ldr	r0, [pc, #100]	@ (8001590 <MX_I2C1_Init+0x100>)
 800152c:	f7ff f9fe 	bl	800092c <LL_I2C_EnableAutoEndMode>
  LL_I2C_SetOwnAddress2(I2C1, 0, LL_I2C_OWNADDRESS2_NOMASK);
 8001530:	2200      	movs	r2, #0
 8001532:	2100      	movs	r1, #0
 8001534:	4816      	ldr	r0, [pc, #88]	@ (8001590 <MX_I2C1_Init+0x100>)
 8001536:	f7ff f9d1 	bl	80008dc <LL_I2C_SetOwnAddress2>
  LL_I2C_DisableOwnAddress2(I2C1);
 800153a:	4815      	ldr	r0, [pc, #84]	@ (8001590 <MX_I2C1_Init+0x100>)
 800153c:	f7ff f9e6 	bl	800090c <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C1);
 8001540:	4813      	ldr	r0, [pc, #76]	@ (8001590 <MX_I2C1_Init+0x100>)
 8001542:	f7ff f9ba 	bl	80008ba <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C1);
 8001546:	4812      	ldr	r0, [pc, #72]	@ (8001590 <MX_I2C1_Init+0x100>)
 8001548:	f7ff f9a7 	bl	800089a <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 800154c:	2300      	movs	r3, #0
 800154e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  I2C_InitStruct.Timing = 0x00909FCE;
 8001552:	4b10      	ldr	r3, [pc, #64]	@ (8001594 <MX_I2C1_Init+0x104>)
 8001554:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  I2C_InitStruct.AnalogFilter = LL_I2C_ANALOGFILTER_ENABLE;
 8001558:	2300      	movs	r3, #0
 800155a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  I2C_InitStruct.DigitalFilter = 0;
 800155e:	2300      	movs	r3, #0
 8001560:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  I2C_InitStruct.OwnAddress1 = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 800156a:	2300      	movs	r3, #0
 800156c:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 8001570:	2300      	movs	r3, #0
 8001572:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  LL_I2C_Init(I2C1, &I2C_InitStruct);
 8001576:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800157a:	4619      	mov	r1, r3
 800157c:	4804      	ldr	r0, [pc, #16]	@ (8001590 <MX_I2C1_Init+0x100>)
 800157e:	f017 f8a5 	bl	80186cc <LL_I2C_Init>
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001582:	bf00      	nop
 8001584:	37f8      	adds	r7, #248	@ 0xf8
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	58020400 	.word	0x58020400
 8001590:	40005400 	.word	0x40005400
 8001594:	00909fce 	.word	0x00909fce

08001598 <MX_SDMMC1_MMC_Init>:
  * @brief SDMMC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDMMC1_MMC_Init(void)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	f5ad 7d12 	sub.w	sp, sp, #584	@ 0x248
 800159e:	af00      	add	r7, sp, #0
  /* USER CODE END SDMMC1_Init 0 */

  /* USER CODE BEGIN SDMMC1_Init 1 */

  /* USER CODE END SDMMC1_Init 1 */
  hmmc1.Instance = SDMMC1;
 80015a0:	4b2b      	ldr	r3, [pc, #172]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015a2:	4a2c      	ldr	r2, [pc, #176]	@ (8001654 <MX_SDMMC1_MMC_Init+0xbc>)
 80015a4:	601a      	str	r2, [r3, #0]
  hmmc1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 80015a6:	4b2a      	ldr	r3, [pc, #168]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	605a      	str	r2, [r3, #4]
  hmmc1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 80015ac:	4b28      	ldr	r3, [pc, #160]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	609a      	str	r2, [r3, #8]
  hmmc1.Init.BusWide = SDMMC_BUS_WIDE_8B;
 80015b2:	4b27      	ldr	r3, [pc, #156]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015b4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80015b8:	60da      	str	r2, [r3, #12]
  hmmc1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 80015ba:	4b25      	ldr	r3, [pc, #148]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015bc:	2200      	movs	r2, #0
 80015be:	611a      	str	r2, [r3, #16]
  hmmc1.Init.ClockDiv = 8;
 80015c0:	4b23      	ldr	r3, [pc, #140]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015c2:	2208      	movs	r2, #8
 80015c4:	615a      	str	r2, [r3, #20]
  if (HAL_MMC_Init(&hmmc1) != HAL_OK)
 80015c6:	4822      	ldr	r0, [pc, #136]	@ (8001650 <MX_SDMMC1_MMC_Init+0xb8>)
 80015c8:	f00f ffe2 	bl	8011590 <HAL_MMC_Init>
 80015cc:	4603      	mov	r3, r0
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d001      	beq.n	80015d6 <MX_SDMMC1_MMC_Init+0x3e>
  {
    Error_Handler();
 80015d2:	f000 faa5 	bl	8001b20 <Error_Handler>
  /* USER CODE BEGIN SDMMC1_Init 2 */
	FRESULT res;
	uint8_t work[FF_MAX_SS];
	extern FATFS fs;

	  res = f_mount(&fs, "", 1);
 80015d6:	2201      	movs	r2, #1
 80015d8:	491f      	ldr	r1, [pc, #124]	@ (8001658 <MX_SDMMC1_MMC_Init+0xc0>)
 80015da:	4820      	ldr	r0, [pc, #128]	@ (800165c <MX_SDMMC1_MMC_Init+0xc4>)
 80015dc:	f00a f808 	bl	800b5f0 <f_mount>
 80015e0:	4603      	mov	r3, r0
 80015e2:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247

	  if (res == FR_NO_FILESYSTEM) {
 80015e6:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 80015ea:	2b0d      	cmp	r3, #13
 80015ec:	d117      	bne.n	800161e <MX_SDMMC1_MMC_Init+0x86>
//	      embeddedCliPrint(get_COMM_UART_CliPointer(), "No filesystem found. Formatting eMMC...\r\n");

	      res = f_mkfs("", NULL, work, sizeof(work));
 80015ee:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 80015f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80015f6:	2100      	movs	r1, #0
 80015f8:	4817      	ldr	r0, [pc, #92]	@ (8001658 <MX_SDMMC1_MMC_Init+0xc0>)
 80015fa:	f00b fa4b 	bl	800ca94 <f_mkfs>
 80015fe:	4603      	mov	r3, r0
 8001600:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
	      if (res == FR_OK) {
 8001604:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8001608:	2b00      	cmp	r3, #0
 800160a:	d11b      	bne.n	8001644 <MX_SDMMC1_MMC_Init+0xac>
//	          embeddedCliPrint(get_COMM_UART_CliPointer(), "Format success. Mounting...\r\n");
	          res = f_mount(&fs, "", 1);
 800160c:	2201      	movs	r2, #1
 800160e:	4912      	ldr	r1, [pc, #72]	@ (8001658 <MX_SDMMC1_MMC_Init+0xc0>)
 8001610:	4812      	ldr	r0, [pc, #72]	@ (800165c <MX_SDMMC1_MMC_Init+0xc4>)
 8001612:	f009 ffed 	bl	800b5f0 <f_mount>
 8001616:	4603      	mov	r3, r0
 8001618:	f887 3247 	strb.w	r3, [r7, #583]	@ 0x247
	      embeddedCliPrint(get_COMM_UART_CliPointer(), msg);
	  }

  /* USER CODE END SDMMC1_Init 2 */

}
 800161c:	e012      	b.n	8001644 <MX_SDMMC1_MMC_Init+0xac>
	  else if (res == FR_OK) {
 800161e:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 8001622:	2b00      	cmp	r3, #0
 8001624:	d00e      	beq.n	8001644 <MX_SDMMC1_MMC_Init+0xac>
	      snprintf(msg, sizeof(msg), "f_mount error: %d\r\n", res);
 8001626:	f897 3247 	ldrb.w	r3, [r7, #583]	@ 0x247
 800162a:	1d38      	adds	r0, r7, #4
 800162c:	4a0c      	ldr	r2, [pc, #48]	@ (8001660 <MX_SDMMC1_MMC_Init+0xc8>)
 800162e:	2140      	movs	r1, #64	@ 0x40
 8001630:	f01d f8c2 	bl	801e7b8 <sniprintf>
	      embeddedCliPrint(get_COMM_UART_CliPointer(), msg);
 8001634:	f002 fb28 	bl	8003c88 <get_COMM_UART_CliPointer>
 8001638:	4602      	mov	r2, r0
 800163a:	1d3b      	adds	r3, r7, #4
 800163c:	4619      	mov	r1, r3
 800163e:	4610      	mov	r0, r2
 8001640:	f002 fccc 	bl	8003fdc <embeddedCliPrint>
}
 8001644:	bf00      	nop
 8001646:	f507 7712 	add.w	r7, r7, #584	@ 0x248
 800164a:	46bd      	mov	sp, r7
 800164c:	bd80      	pop	{r7, pc}
 800164e:	bf00      	nop
 8001650:	240002ec 	.word	0x240002ec
 8001654:	52007000 	.word	0x52007000
 8001658:	08020384 	.word	0x08020384
 800165c:	24001e24 	.word	0x24001e24
 8001660:	08020388 	.word	0x08020388

08001664 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b0c0      	sub	sp, #256	@ 0x100
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800166a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800166e:	2228      	movs	r2, #40	@ 0x28
 8001670:	2100      	movs	r1, #0
 8001672:	4618      	mov	r0, r3
 8001674:	f01d fa32 	bl	801eadc <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001678:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800167c:	2200      	movs	r2, #0
 800167e:	601a      	str	r2, [r3, #0]
 8001680:	605a      	str	r2, [r3, #4]
 8001682:	609a      	str	r2, [r3, #8]
 8001684:	60da      	str	r2, [r3, #12]
 8001686:	611a      	str	r2, [r3, #16]
 8001688:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800168a:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800168e:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8001692:	4618      	mov	r0, r3
 8001694:	23c0      	movs	r3, #192	@ 0xc0
 8001696:	461a      	mov	r2, r3
 8001698:	2100      	movs	r1, #0
 800169a:	f01d fa1f 	bl	801eadc <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI1;
 800169e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80016a2:	f5a3 7180 	sub.w	r1, r3, #256	@ 0x100
 80016a6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80016aa:	f04f 0300 	mov.w	r3, #0
 80016ae:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 80016b2:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80016b6:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80016ba:	2200      	movs	r2, #0
 80016bc:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80016be:	463b      	mov	r3, r7
 80016c0:	4618      	mov	r0, r3
 80016c2:	f013 fd5d 	bl	8015180 <HAL_RCCEx_PeriphCLKConfig>
 80016c6:	4603      	mov	r3, r0
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d001      	beq.n	80016d0 <MX_SPI1_Init+0x6c>
  {
    Error_Handler();
 80016cc:	f000 fa28 	bl	8001b20 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 80016d0:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80016d4:	f7ff fab0 	bl	8000c38 <LL_APB2_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOG);
 80016d8:	2040      	movs	r0, #64	@ 0x40
 80016da:	f7ff fa75 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 80016de:	2008      	movs	r0, #8
 80016e0:	f7ff fa72 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PG11   ------> SPI1_SCK
  PD7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LVDS_SCK_Pin;
 80016e4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80016e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80016ec:	2302      	movs	r3, #2
 80016ee:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80016f2:	2300      	movs	r3, #0
 80016f4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80016f8:	2300      	movs	r3, #0
 80016fa:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80016fe:	2300      	movs	r3, #0
 8001700:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001704:	2305      	movs	r3, #5
 8001706:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(LVDS_SCK_GPIO_Port, &GPIO_InitStruct);
 800170a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800170e:	4619      	mov	r1, r3
 8001710:	482a      	ldr	r0, [pc, #168]	@ (80017bc <MX_SPI1_Init+0x158>)
 8001712:	f016 fec9 	bl	80184a8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LVDS_MOSI_Pin;
 8001716:	2380      	movs	r3, #128	@ 0x80
 8001718:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800171c:	2302      	movs	r3, #2
 800171e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001722:	2300      	movs	r3, #0
 8001724:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001728:	2300      	movs	r3, #0
 800172a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800172e:	2300      	movs	r3, #0
 8001730:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001734:	2305      	movs	r3, #5
 8001736:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(LVDS_MOSI_GPIO_Port, &GPIO_InitStruct);
 800173a:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 800173e:	4619      	mov	r1, r3
 8001740:	481f      	ldr	r0, [pc, #124]	@ (80017c0 <MX_SPI1_Init+0x15c>)
 8001742:	f016 feb1 	bl	80184a8 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_HALF_DUPLEX_TX;
 8001746:	f44f 23c1 	mov.w	r3, #395264	@ 0x60800
 800174a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800174e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001752:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001756:	2307      	movs	r3, #7
 8001758:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 800175c:	2300      	movs	r3, #0
 800175e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001762:	2300      	movs	r3, #0
 8001764:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001768:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800176c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 8001770:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8001774:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001778:	2300      	movs	r3, #0
 800177a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800177e:	2300      	movs	r3, #0
 8001780:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  SPI_InitStruct.CRCPoly = 0x0;
 8001784:	2300      	movs	r3, #0
 8001786:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 800178a:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 800178e:	4619      	mov	r1, r3
 8001790:	480c      	ldr	r0, [pc, #48]	@ (80017c4 <MX_SPI1_Init+0x160>)
 8001792:	f018 fb5d 	bl	8019e50 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8001796:	2100      	movs	r1, #0
 8001798:	480a      	ldr	r0, [pc, #40]	@ (80017c4 <MX_SPI1_Init+0x160>)
 800179a:	f7ff f8e7 	bl	800096c <LL_SPI_SetStandard>
  LL_SPI_SetFIFOThreshold(SPI1, LL_SPI_FIFO_TH_01DATA);
 800179e:	2100      	movs	r1, #0
 80017a0:	4808      	ldr	r0, [pc, #32]	@ (80017c4 <MX_SPI1_Init+0x160>)
 80017a2:	f7ff f8f6 	bl	8000992 <LL_SPI_SetFIFOThreshold>
  LL_SPI_EnableNSSPulseMgt(SPI1);
 80017a6:	4807      	ldr	r0, [pc, #28]	@ (80017c4 <MX_SPI1_Init+0x160>)
 80017a8:	f7ff f906 	bl	80009b8 <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI1_Init 2 */
  LL_SPI_Enable(SPI1);
 80017ac:	4805      	ldr	r0, [pc, #20]	@ (80017c4 <MX_SPI1_Init+0x160>)
 80017ae:	f7ff f8cd 	bl	800094c <LL_SPI_Enable>
  /* USER CODE END SPI1_Init 2 */

}
 80017b2:	bf00      	nop
 80017b4:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	58021800 	.word	0x58021800
 80017c0:	58020c00 	.word	0x58020c00
 80017c4:	40013000 	.word	0x40013000

080017c8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b0c0      	sub	sp, #256	@ 0x100
 80017cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80017ce:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80017d2:	2228      	movs	r2, #40	@ 0x28
 80017d4:	2100      	movs	r1, #0
 80017d6:	4618      	mov	r0, r3
 80017d8:	f01d f980 	bl	801eadc <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017dc:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80017e0:	2200      	movs	r2, #0
 80017e2:	601a      	str	r2, [r3, #0]
 80017e4:	605a      	str	r2, [r3, #4]
 80017e6:	609a      	str	r2, [r3, #8]
 80017e8:	60da      	str	r2, [r3, #12]
 80017ea:	611a      	str	r2, [r3, #16]
 80017ec:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017ee:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 80017f2:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 80017f6:	4618      	mov	r0, r3
 80017f8:	23c0      	movs	r3, #192	@ 0xc0
 80017fa:	461a      	mov	r2, r3
 80017fc:	2100      	movs	r1, #0
 80017fe:	f01d f96d 	bl	801eadc <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI2;
 8001802:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8001806:	f5a3 7180 	sub.w	r1, r3, #256	@ 0x100
 800180a:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800180e:	f04f 0300 	mov.w	r3, #0
 8001812:	e9c1 2300 	strd	r2, r3, [r1]
  PeriphClkInitStruct.Spi123ClockSelection = RCC_SPI123CLKSOURCE_PLL;
 8001816:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 800181a:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800181e:	2200      	movs	r2, #0
 8001820:	661a      	str	r2, [r3, #96]	@ 0x60
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001822:	463b      	mov	r3, r7
 8001824:	4618      	mov	r0, r3
 8001826:	f013 fcab 	bl	8015180 <HAL_RCCEx_PeriphCLKConfig>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <MX_SPI2_Init+0x6c>
  {
    Error_Handler();
 8001830:	f000 f976 	bl	8001b20 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001834:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001838:	f7ff f9e2 	bl	8000c00 <LL_APB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 800183c:	2008      	movs	r0, #8
 800183e:	f7ff f9c3 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 8001842:	2004      	movs	r0, #4
 8001844:	f7ff f9c0 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PD3   ------> SPI2_SCK
  PC1   ------> SPI2_MOSI
  PC2   ------> SPI2_MISO
  */
  GPIO_InitStruct.Pin = SRAM_SCK_Pin;
 8001848:	2308      	movs	r3, #8
 800184a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800184e:	2302      	movs	r3, #2
 8001850:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001854:	2300      	movs	r3, #0
 8001856:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800185a:	2300      	movs	r3, #0
 800185c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001860:	2300      	movs	r3, #0
 8001862:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001866:	2305      	movs	r3, #5
 8001868:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(SRAM_SCK_GPIO_Port, &GPIO_InitStruct);
 800186c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001870:	4619      	mov	r1, r3
 8001872:	482a      	ldr	r0, [pc, #168]	@ (800191c <MX_SPI2_Init+0x154>)
 8001874:	f016 fe18 	bl	80184a8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = SRAM_MOSI_Pin|SRAM_MISO_Pin;
 8001878:	2306      	movs	r3, #6
 800187a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800187e:	2302      	movs	r3, #2
 8001880:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001884:	2300      	movs	r3, #0
 8001886:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800188a:	2300      	movs	r3, #0
 800188c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001890:	2300      	movs	r3, #0
 8001892:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001896:	2305      	movs	r3, #5
 8001898:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800189c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80018a0:	4619      	mov	r1, r3
 80018a2:	481f      	ldr	r0, [pc, #124]	@ (8001920 <MX_SPI2_Init+0x158>)
 80018a4:	f016 fe00 	bl	80184a8 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 80018a8:	2300      	movs	r3, #0
 80018aa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 80018ae:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80018b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 80018b6:	2307      	movs	r3, #7
 80018b8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 80018bc:	2300      	movs	r3, #0
 80018be:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 80018c2:	2300      	movs	r3, #0
 80018c4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80018c8:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80018cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV64;
 80018d0:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 80018d4:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80018d8:	2300      	movs	r3, #0
 80018da:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80018de:	2300      	movs	r3, #0
 80018e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  SPI_InitStruct.CRCPoly = 0x0;
 80018e4:	2300      	movs	r3, #0
 80018e6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 80018ea:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 80018ee:	4619      	mov	r1, r3
 80018f0:	480c      	ldr	r0, [pc, #48]	@ (8001924 <MX_SPI2_Init+0x15c>)
 80018f2:	f018 faad 	bl	8019e50 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 80018f6:	2100      	movs	r1, #0
 80018f8:	480a      	ldr	r0, [pc, #40]	@ (8001924 <MX_SPI2_Init+0x15c>)
 80018fa:	f7ff f837 	bl	800096c <LL_SPI_SetStandard>
  LL_SPI_SetFIFOThreshold(SPI2, LL_SPI_FIFO_TH_01DATA);
 80018fe:	2100      	movs	r1, #0
 8001900:	4808      	ldr	r0, [pc, #32]	@ (8001924 <MX_SPI2_Init+0x15c>)
 8001902:	f7ff f846 	bl	8000992 <LL_SPI_SetFIFOThreshold>
  LL_SPI_EnableNSSPulseMgt(SPI2);
 8001906:	4807      	ldr	r0, [pc, #28]	@ (8001924 <MX_SPI2_Init+0x15c>)
 8001908:	f7ff f856 	bl	80009b8 <LL_SPI_EnableNSSPulseMgt>
  /* USER CODE BEGIN SPI2_Init 2 */
  LL_SPI_Enable(SPI2);
 800190c:	4805      	ldr	r0, [pc, #20]	@ (8001924 <MX_SPI2_Init+0x15c>)
 800190e:	f7ff f81d 	bl	800094c <LL_SPI_Enable>
  /* USER CODE END SPI2_Init 2 */

}
 8001912:	bf00      	nop
 8001914:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	58020c00 	.word	0x58020c00
 8001920:	58020800 	.word	0x58020800
 8001924:	40003800 	.word	0x40003800

08001928 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8001928:	b580      	push	{r7, lr}
 800192a:	b0be      	sub	sp, #248	@ 0xf8
 800192c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN UART4_Init 0 */

  /* USER CODE END UART4_Init 0 */

  LL_USART_InitTypeDef UART_InitStruct = {0};
 800192e:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001932:	2220      	movs	r2, #32
 8001934:	2100      	movs	r1, #0
 8001936:	4618      	mov	r0, r3
 8001938:	f01d f8d0 	bl	801eadc <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800193c:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 8001940:	2200      	movs	r2, #0
 8001942:	601a      	str	r2, [r3, #0]
 8001944:	605a      	str	r2, [r3, #4]
 8001946:	609a      	str	r2, [r3, #8]
 8001948:	60da      	str	r2, [r3, #12]
 800194a:	611a      	str	r2, [r3, #16]
 800194c:	615a      	str	r2, [r3, #20]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800194e:	463b      	mov	r3, r7
 8001950:	22c0      	movs	r2, #192	@ 0xc0
 8001952:	2100      	movs	r1, #0
 8001954:	4618      	mov	r0, r3
 8001956:	f01d f8c1 	bl	801eadc <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 800195a:	f04f 0202 	mov.w	r2, #2
 800195e:	f04f 0300 	mov.w	r3, #0
 8001962:	e9c7 2300 	strd	r2, r3, [r7]
  PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8001966:	2300      	movs	r3, #0
 8001968:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800196a:	463b      	mov	r3, r7
 800196c:	4618      	mov	r0, r3
 800196e:	f013 fc07 	bl	8015180 <HAL_RCCEx_PeriphCLKConfig>
 8001972:	4603      	mov	r3, r0
 8001974:	2b00      	cmp	r3, #0
 8001976:	d001      	beq.n	800197c <MX_UART4_Init+0x54>
  {
    Error_Handler();
 8001978:	f000 f8d2 	bl	8001b20 <Error_Handler>
  }

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_UART4);
 800197c:	f44f 2000 	mov.w	r0, #524288	@ 0x80000
 8001980:	f7ff f93e 	bl	8000c00 <LL_APB1_GRP1_EnableClock>

  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8001984:	2001      	movs	r0, #1
 8001986:	f7ff f91f 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  /**UART4 GPIO Configuration
  PA1   ------> UART4_RX
  PA0   ------> UART4_TX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1|LL_GPIO_PIN_0;
 800198a:	2303      	movs	r3, #3
 800198c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001990:	2302      	movs	r3, #2
 8001992:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001996:	2300      	movs	r3, #0
 8001998:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800199c:	2300      	movs	r3, #0
 800199e:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80019a2:	2300      	movs	r3, #0
 80019a4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
  GPIO_InitStruct.Alternate = LL_GPIO_AF_8;
 80019a8:	2308      	movs	r3, #8
 80019aa:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019ae:	f107 03c0 	add.w	r3, r7, #192	@ 0xc0
 80019b2:	4619      	mov	r1, r3
 80019b4:	482a      	ldr	r0, [pc, #168]	@ (8001a60 <MX_UART4_Init+0x138>)
 80019b6:	f016 fd77 	bl	80184a8 <LL_GPIO_Init>

  /* UART4 interrupt Init */
  NVIC_SetPriority(UART4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019ba:	f7fe fdc1 	bl	8000540 <__NVIC_GetPriorityGrouping>
 80019be:	4603      	mov	r3, r0
 80019c0:	2200      	movs	r2, #0
 80019c2:	2100      	movs	r1, #0
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fe11 	bl	80005ec <NVIC_EncodePriority>
 80019ca:	4603      	mov	r3, r0
 80019cc:	4619      	mov	r1, r3
 80019ce:	2034      	movs	r0, #52	@ 0x34
 80019d0:	f7fe fde2 	bl	8000598 <__NVIC_SetPriority>
  NVIC_EnableIRQ(UART4_IRQn);
 80019d4:	2034      	movs	r0, #52	@ 0x34
 80019d6:	f7fe fdc1 	bl	800055c <__NVIC_EnableIRQ>

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  UART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 80019da:	2300      	movs	r3, #0
 80019dc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  UART_InitStruct.BaudRate = 115200;
 80019e0:	f44f 33e1 	mov.w	r3, #115200	@ 0x1c200
 80019e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  UART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 80019e8:	2300      	movs	r3, #0
 80019ea:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  UART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 80019ee:	2300      	movs	r3, #0
 80019f0:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  UART_InitStruct.Parity = LL_USART_PARITY_NONE;
 80019f4:	2300      	movs	r3, #0
 80019f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
  UART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 80019fa:	230c      	movs	r3, #12
 80019fc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
  UART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001a00:	2300      	movs	r3, #0
 8001a02:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
  UART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001a06:	2300      	movs	r3, #0
 8001a08:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
  LL_USART_Init(UART4, &UART_InitStruct);
 8001a0c:	f107 03d8 	add.w	r3, r7, #216	@ 0xd8
 8001a10:	4619      	mov	r1, r3
 8001a12:	4814      	ldr	r0, [pc, #80]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a14:	f018 fb38 	bl	801a088 <LL_USART_Init>
  LL_USART_DisableFIFO(UART4);
 8001a18:	4812      	ldr	r0, [pc, #72]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a1a:	f7fe ffed 	bl	80009f8 <LL_USART_DisableFIFO>
  LL_USART_SetTXFIFOThreshold(UART4, LL_USART_FIFOTHRESHOLD_1_8);
 8001a1e:	2100      	movs	r1, #0
 8001a20:	4810      	ldr	r0, [pc, #64]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a22:	f7fe fff9 	bl	8000a18 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(UART4, LL_USART_FIFOTHRESHOLD_1_8);
 8001a26:	2100      	movs	r1, #0
 8001a28:	480e      	ldr	r0, [pc, #56]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a2a:	f7ff f81c 	bl	8000a66 <LL_USART_SetRXFIFOThreshold>
  LL_USART_ConfigAsyncMode(UART4);
 8001a2e:	480d      	ldr	r0, [pc, #52]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a30:	f7ff f840 	bl	8000ab4 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType UART4 */

  /* USER CODE END WKUPType UART4 */

  LL_USART_Enable(UART4);
 8001a34:	480b      	ldr	r0, [pc, #44]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a36:	f7fe ffcf 	bl	80009d8 <LL_USART_Enable>

  /* Polling UART4 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(UART4))) || (!(LL_USART_IsActiveFlag_REACK(UART4))))
 8001a3a:	bf00      	nop
 8001a3c:	4809      	ldr	r0, [pc, #36]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a3e:	f7ff f84f 	bl	8000ae0 <LL_USART_IsActiveFlag_TEACK>
 8001a42:	4603      	mov	r3, r0
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d0f9      	beq.n	8001a3c <MX_UART4_Init+0x114>
 8001a48:	4806      	ldr	r0, [pc, #24]	@ (8001a64 <MX_UART4_Init+0x13c>)
 8001a4a:	f7ff f85d 	bl	8000b08 <LL_USART_IsActiveFlag_REACK>
 8001a4e:	4603      	mov	r3, r0
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d0f3      	beq.n	8001a3c <MX_UART4_Init+0x114>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001a54:	bf00      	nop
 8001a56:	bf00      	nop
 8001a58:	37f8      	adds	r7, #248	@ 0xf8
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	58020000 	.word	0x58020000
 8001a64:	40004c00 	.word	0x40004c00

08001a68 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b086      	sub	sp, #24
 8001a6c:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6e:	463b      	mov	r3, r7
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	611a      	str	r2, [r3, #16]
 8001a7c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOC);
 8001a7e:	2004      	movs	r0, #4
 8001a80:	f7ff f8a2 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOB);
 8001a84:	2002      	movs	r0, #2
 8001a86:	f7ff f89f 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOG);
 8001a8a:	2040      	movs	r0, #64	@ 0x40
 8001a8c:	f7ff f89c 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOD);
 8001a90:	2008      	movs	r0, #8
 8001a92:	f7ff f899 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>
  LL_AHB4_GRP1_EnableClock(LL_AHB4_GRP1_PERIPH_GPIOA);
 8001a96:	2001      	movs	r0, #1
 8001a98:	f7ff f896 	bl	8000bc8 <LL_AHB4_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(WD_DONE_GPIO_Port, WD_DONE_Pin);
 8001a9c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001aa0:	4814      	ldr	r0, [pc, #80]	@ (8001af4 <MX_GPIO_Init+0x8c>)
 8001aa2:	f7ff f857 	bl	8000b54 <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, LED_B_Pin|LED_G_Pin);
 8001aa6:	2118      	movs	r1, #24
 8001aa8:	4813      	ldr	r0, [pc, #76]	@ (8001af8 <MX_GPIO_Init+0x90>)
 8001aaa:	f7ff f861 	bl	8000b70 <LL_GPIO_ResetOutputPin>

  /**/
  GPIO_InitStruct.Pin = WD_DONE_Pin;
 8001aae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ab2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ab8:	2300      	movs	r3, #0
 8001aba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001abc:	2300      	movs	r3, #0
 8001abe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(WD_DONE_GPIO_Port, &GPIO_InitStruct);
 8001ac4:	463b      	mov	r3, r7
 8001ac6:	4619      	mov	r1, r3
 8001ac8:	480a      	ldr	r0, [pc, #40]	@ (8001af4 <MX_GPIO_Init+0x8c>)
 8001aca:	f016 fced 	bl	80184a8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED_B_Pin|LED_G_Pin;
 8001ace:	2318      	movs	r3, #24
 8001ad0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ad2:	2301      	movs	r3, #1
 8001ad4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ada:	2300      	movs	r3, #0
 8001adc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ae2:	463b      	mov	r3, r7
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4804      	ldr	r0, [pc, #16]	@ (8001af8 <MX_GPIO_Init+0x90>)
 8001ae8:	f016 fcde 	bl	80184a8 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001aec:	bf00      	nop
 8001aee:	3718      	adds	r7, #24
 8001af0:	46bd      	mov	sp, r7
 8001af2:	bd80      	pop	{r7, pc}
 8001af4:	58020c00 	.word	0x58020c00
 8001af8:	58020000 	.word	0x58020000

08001afc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	4a04      	ldr	r2, [pc, #16]	@ (8001b1c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b0a:	4293      	cmp	r3, r2
 8001b0c:	d101      	bne.n	8001b12 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001b0e:	f00e f891 	bl	800fc34 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b12:	bf00      	nop
 8001b14:	3708      	adds	r7, #8
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd80      	pop	{r7, pc}
 8001b1a:	bf00      	nop
 8001b1c:	40010000 	.word	0x40010000

08001b20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001b24:	b672      	cpsid	i
}
 8001b26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b28:	bf00      	nop
 8001b2a:	e7fd      	b.n	8001b28 <Error_Handler+0x8>

08001b2c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b083      	sub	sp, #12
 8001b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001b32:	4b0a      	ldr	r3, [pc, #40]	@ (8001b5c <HAL_MspInit+0x30>)
 8001b34:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001b38:	4a08      	ldr	r2, [pc, #32]	@ (8001b5c <HAL_MspInit+0x30>)
 8001b3a:	f043 0302 	orr.w	r3, r3, #2
 8001b3e:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001b42:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <HAL_MspInit+0x30>)
 8001b44:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001b48:	f003 0302 	and.w	r3, r3, #2
 8001b4c:	607b      	str	r3, [r7, #4]
 8001b4e:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001b50:	bf00      	nop
 8001b52:	370c      	adds	r7, #12
 8001b54:	46bd      	mov	sp, r7
 8001b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5a:	4770      	bx	lr
 8001b5c:	58024400 	.word	0x58024400

08001b60 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b0ba      	sub	sp, #232	@ 0xe8
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b68:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	601a      	str	r2, [r3, #0]
 8001b70:	605a      	str	r2, [r3, #4]
 8001b72:	609a      	str	r2, [r3, #8]
 8001b74:	60da      	str	r2, [r3, #12]
 8001b76:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b78:	f107 0310 	add.w	r3, r7, #16
 8001b7c:	22c0      	movs	r2, #192	@ 0xc0
 8001b7e:	2100      	movs	r1, #0
 8001b80:	4618      	mov	r0, r3
 8001b82:	f01c ffab 	bl	801eadc <memset>
  if(hfdcan->Instance==FDCAN2)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	4a2b      	ldr	r2, [pc, #172]	@ (8001c38 <HAL_FDCAN_MspInit+0xd8>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d14f      	bne.n	8001c30 <HAL_FDCAN_MspInit+0xd0>

    /* USER CODE END FDCAN2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8001b90:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001b94:	f04f 0300 	mov.w	r3, #0
 8001b98:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8001b9c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001ba0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001ba4:	f107 0310 	add.w	r3, r7, #16
 8001ba8:	4618      	mov	r0, r3
 8001baa:	f013 fae9 	bl	8015180 <HAL_RCCEx_PeriphCLKConfig>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8001bb4:	f7ff ffb4 	bl	8001b20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8001bb8:	4b20      	ldr	r3, [pc, #128]	@ (8001c3c <HAL_FDCAN_MspInit+0xdc>)
 8001bba:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001bbe:	4a1f      	ldr	r2, [pc, #124]	@ (8001c3c <HAL_FDCAN_MspInit+0xdc>)
 8001bc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001bc4:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8001bc8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c3c <HAL_FDCAN_MspInit+0xdc>)
 8001bca:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8001bce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bd2:	60fb      	str	r3, [r7, #12]
 8001bd4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bd6:	4b19      	ldr	r3, [pc, #100]	@ (8001c3c <HAL_FDCAN_MspInit+0xdc>)
 8001bd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bdc:	4a17      	ldr	r2, [pc, #92]	@ (8001c3c <HAL_FDCAN_MspInit+0xdc>)
 8001bde:	f043 0302 	orr.w	r3, r3, #2
 8001be2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001be6:	4b15      	ldr	r3, [pc, #84]	@ (8001c3c <HAL_FDCAN_MspInit+0xdc>)
 8001be8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bec:	f003 0302 	and.w	r3, r3, #2
 8001bf0:	60bb      	str	r3, [r7, #8]
 8001bf2:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN2 GPIO Configuration
    PB12     ------> FDCAN2_RX
    PB13     ------> FDCAN2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001bf4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001bf8:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bfc:	2302      	movs	r3, #2
 8001bfe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c02:	2300      	movs	r3, #0
 8001c04:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN2;
 8001c0e:	2309      	movs	r3, #9
 8001c10:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c14:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4809      	ldr	r0, [pc, #36]	@ (8001c40 <HAL_FDCAN_MspInit+0xe0>)
 8001c1c:	f00f fb08 	bl	8011230 <HAL_GPIO_Init>

    /* FDCAN2 interrupt Init */
    HAL_NVIC_SetPriority(FDCAN2_IT0_IRQn, 5, 0);
 8001c20:	2200      	movs	r2, #0
 8001c22:	2105      	movs	r1, #5
 8001c24:	2014      	movs	r0, #20
 8001c26:	f00e f90d 	bl	800fe44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(FDCAN2_IT0_IRQn);
 8001c2a:	2014      	movs	r0, #20
 8001c2c:	f00e f924 	bl	800fe78 <HAL_NVIC_EnableIRQ>

    /* USER CODE END FDCAN2_MspInit 1 */

  }

}
 8001c30:	bf00      	nop
 8001c32:	37e8      	adds	r7, #232	@ 0xe8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	4000a400 	.word	0x4000a400
 8001c3c:	58024400 	.word	0x58024400
 8001c40:	58020400 	.word	0x58020400

08001c44 <HAL_MMC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hmmc: MMC handle pointer
  * @retval None
  */
void HAL_MMC_MspInit(MMC_HandleTypeDef* hmmc)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b0bc      	sub	sp, #240	@ 0xf0
 8001c48:	af00      	add	r7, sp, #0
 8001c4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c4c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001c50:	2200      	movs	r2, #0
 8001c52:	601a      	str	r2, [r3, #0]
 8001c54:	605a      	str	r2, [r3, #4]
 8001c56:	609a      	str	r2, [r3, #8]
 8001c58:	60da      	str	r2, [r3, #12]
 8001c5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001c5c:	f107 0318 	add.w	r3, r7, #24
 8001c60:	22c0      	movs	r2, #192	@ 0xc0
 8001c62:	2100      	movs	r1, #0
 8001c64:	4618      	mov	r0, r3
 8001c66:	f01c ff39 	bl	801eadc <memset>
  if(hmmc->Instance==SDMMC1)
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4a4b      	ldr	r2, [pc, #300]	@ (8001d9c <HAL_MMC_MspInit+0x158>)
 8001c70:	4293      	cmp	r3, r2
 8001c72:	f040 808f 	bne.w	8001d94 <HAL_MMC_MspInit+0x150>

    /* USER CODE END SDMMC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SDMMC;
 8001c76:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001c7a:	f04f 0300 	mov.w	r3, #0
 8001c7e:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.SdmmcClockSelection = RCC_SDMMCCLKSOURCE_PLL;
 8001c82:	2300      	movs	r3, #0
 8001c84:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001c86:	f107 0318 	add.w	r3, r7, #24
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f013 fa78 	bl	8015180 <HAL_RCCEx_PeriphCLKConfig>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <HAL_MMC_MspInit+0x56>
    {
      Error_Handler();
 8001c96:	f7ff ff43 	bl	8001b20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8001c9a:	4b41      	ldr	r3, [pc, #260]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001c9c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001ca0:	4a3f      	ldr	r2, [pc, #252]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001ca2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001ca6:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 8001caa:	4b3d      	ldr	r3, [pc, #244]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cac:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001cb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001cb4:	617b      	str	r3, [r7, #20]
 8001cb6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cb8:	4b39      	ldr	r3, [pc, #228]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cba:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cbe:	4a38      	ldr	r2, [pc, #224]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cc0:	f043 0304 	orr.w	r3, r3, #4
 8001cc4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001cc8:	4b35      	ldr	r3, [pc, #212]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cce:	f003 0304 	and.w	r3, r3, #4
 8001cd2:	613b      	str	r3, [r7, #16]
 8001cd4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cd6:	4b32      	ldr	r3, [pc, #200]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cd8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cdc:	4a30      	ldr	r2, [pc, #192]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cde:	f043 0302 	orr.w	r3, r3, #2
 8001ce2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001ce6:	4b2e      	ldr	r3, [pc, #184]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001ce8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cec:	f003 0302 	and.w	r3, r3, #2
 8001cf0:	60fb      	str	r3, [r7, #12]
 8001cf2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cf4:	4b2a      	ldr	r3, [pc, #168]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cf6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001cfa:	4a29      	ldr	r2, [pc, #164]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001cfc:	f043 0308 	orr.w	r3, r3, #8
 8001d00:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8001d04:	4b26      	ldr	r3, [pc, #152]	@ (8001da0 <HAL_MMC_MspInit+0x15c>)
 8001d06:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001d0a:	f003 0308 	and.w	r3, r3, #8
 8001d0e:	60bb      	str	r3, [r7, #8]
 8001d10:	68bb      	ldr	r3, [r7, #8]
    PC8     ------> SDMMC1_D0
    PC9     ------> SDMMC1_D1
    PC7     ------> SDMMC1_D7
    PC6     ------> SDMMC1_D6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_8
 8001d12:	f44f 53fe 	mov.w	r3, #8128	@ 0x1fc0
 8001d16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
                          |GPIO_PIN_9|GPIO_PIN_7|GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d1a:	2302      	movs	r3, #2
 8001d1c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d20:	2300      	movs	r3, #0
 8001d22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d26:	2303      	movs	r3, #3
 8001d28:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001d2c:	230c      	movs	r3, #12
 8001d2e:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d32:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d36:	4619      	mov	r1, r3
 8001d38:	481a      	ldr	r0, [pc, #104]	@ (8001da4 <HAL_MMC_MspInit+0x160>)
 8001d3a:	f00f fa79 	bl	8011230 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8001d3e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001d42:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d46:	2302      	movs	r3, #2
 8001d48:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d52:	2303      	movs	r3, #3
 8001d54:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001d58:	230c      	movs	r3, #12
 8001d5a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d5e:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d62:	4619      	mov	r1, r3
 8001d64:	4810      	ldr	r0, [pc, #64]	@ (8001da8 <HAL_MMC_MspInit+0x164>)
 8001d66:	f00f fa63 	bl	8011230 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001d6a:	2304      	movs	r3, #4
 8001d6c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d70:	2302      	movs	r3, #2
 8001d72:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d76:	2300      	movs	r3, #0
 8001d78:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d7c:	2303      	movs	r3, #3
 8001d7e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO1;
 8001d82:	230c      	movs	r3, #12
 8001d84:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001d88:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001d8c:	4619      	mov	r1, r3
 8001d8e:	4807      	ldr	r0, [pc, #28]	@ (8001dac <HAL_MMC_MspInit+0x168>)
 8001d90:	f00f fa4e 	bl	8011230 <HAL_GPIO_Init>

    /* USER CODE END SDMMC1_MspInit 1 */

  }

}
 8001d94:	bf00      	nop
 8001d96:	37f0      	adds	r7, #240	@ 0xf0
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	52007000 	.word	0x52007000
 8001da0:	58024400 	.word	0x58024400
 8001da4:	58020800 	.word	0x58020800
 8001da8:	58020400 	.word	0x58020400
 8001dac:	58020c00 	.word	0x58020c00

08001db0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b08e      	sub	sp, #56	@ 0x38
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	2b0f      	cmp	r3, #15
 8001dbc:	d842      	bhi.n	8001e44 <HAL_InitTick+0x94>
   {
     HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0);
 8001dbe:	2200      	movs	r2, #0
 8001dc0:	6879      	ldr	r1, [r7, #4]
 8001dc2:	2019      	movs	r0, #25
 8001dc4:	f00e f83e 	bl	800fe44 <HAL_NVIC_SetPriority>

     /* Enable the TIM1 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001dc8:	2019      	movs	r0, #25
 8001dca:	f00e f855 	bl	800fe78 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 8001dce:	4a23      	ldr	r2, [pc, #140]	@ (8001e5c <HAL_InitTick+0xac>)
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001dd4:	4b22      	ldr	r3, [pc, #136]	@ (8001e60 <HAL_InitTick+0xb0>)
 8001dd6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dda:	4a21      	ldr	r2, [pc, #132]	@ (8001e60 <HAL_InitTick+0xb0>)
 8001ddc:	f043 0301 	orr.w	r3, r3, #1
 8001de0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8001de4:	4b1e      	ldr	r3, [pc, #120]	@ (8001e60 <HAL_InitTick+0xb0>)
 8001de6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	60bb      	str	r3, [r7, #8]
 8001df0:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001df2:	f107 020c 	add.w	r2, r7, #12
 8001df6:	f107 0310 	add.w	r3, r7, #16
 8001dfa:	4611      	mov	r1, r2
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f013 f97d 	bl	80150fc <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8001e02:	f013 f965 	bl	80150d0 <HAL_RCC_GetPCLK2Freq>
 8001e06:	6378      	str	r0, [r7, #52]	@ 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e08:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e0a:	4a16      	ldr	r2, [pc, #88]	@ (8001e64 <HAL_InitTick+0xb4>)
 8001e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8001e10:	0c9b      	lsrs	r3, r3, #18
 8001e12:	3b01      	subs	r3, #1
 8001e14:	633b      	str	r3, [r7, #48]	@ 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001e16:	4b14      	ldr	r3, [pc, #80]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e18:	4a14      	ldr	r2, [pc, #80]	@ (8001e6c <HAL_InitTick+0xbc>)
 8001e1a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001e1c:	4b12      	ldr	r3, [pc, #72]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e1e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e22:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001e24:	4a10      	ldr	r2, [pc, #64]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e28:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001e2a:	4b0f      	ldr	r3, [pc, #60]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e2c:	2200      	movs	r2, #0
 8001e2e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e30:	4b0d      	ldr	r3, [pc, #52]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e32:	2200      	movs	r2, #0
 8001e34:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001e36:	480c      	ldr	r0, [pc, #48]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e38:	f015 fea0 	bl	8017b7c <HAL_TIM_Base_Init>
 8001e3c:	4603      	mov	r3, r0
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d107      	bne.n	8001e52 <HAL_InitTick+0xa2>
 8001e42:	e001      	b.n	8001e48 <HAL_InitTick+0x98>
    return HAL_ERROR;
 8001e44:	2301      	movs	r3, #1
 8001e46:	e005      	b.n	8001e54 <HAL_InitTick+0xa4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001e48:	4807      	ldr	r0, [pc, #28]	@ (8001e68 <HAL_InitTick+0xb8>)
 8001e4a:	f015 fef9 	bl	8017c40 <HAL_TIM_Base_Start_IT>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	e000      	b.n	8001e54 <HAL_InitTick+0xa4>
  }

  /* Return function status */
  return HAL_ERROR;
 8001e52:	2301      	movs	r3, #1
}
 8001e54:	4618      	mov	r0, r3
 8001e56:	3738      	adds	r7, #56	@ 0x38
 8001e58:	46bd      	mov	sp, r7
 8001e5a:	bd80      	pop	{r7, pc}
 8001e5c:	240000d8 	.word	0x240000d8
 8001e60:	58024400 	.word	0x58024400
 8001e64:	431bde83 	.word	0x431bde83
 8001e68:	24000564 	.word	0x24000564
 8001e6c:	40010000 	.word	0x40010000

08001e70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e70:	b480      	push	{r7}
 8001e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e74:	bf00      	nop
 8001e76:	e7fd      	b.n	8001e74 <NMI_Handler+0x4>

08001e78 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e78:	b480      	push	{r7}
 8001e7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e7c:	bf00      	nop
 8001e7e:	e7fd      	b.n	8001e7c <HardFault_Handler+0x4>

08001e80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e80:	b480      	push	{r7}
 8001e82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e84:	bf00      	nop
 8001e86:	e7fd      	b.n	8001e84 <MemManage_Handler+0x4>

08001e88 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e8c:	bf00      	nop
 8001e8e:	e7fd      	b.n	8001e8c <BusFault_Handler+0x4>

08001e90 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e94:	bf00      	nop
 8001e96:	e7fd      	b.n	8001e94 <UsageFault_Handler+0x4>

08001e98 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e9c:	bf00      	nop
 8001e9e:	46bd      	mov	sp, r7
 8001ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea4:	4770      	bx	lr

08001ea6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 1 */
//	#if (INCLUDE_xTaskGetSchedulerState == 1 )
//	  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
//	  {
//	#endif /* INCLUDE_xTaskGetSchedulerState */
	  xPortSysTickHandler();
 8001eaa:	f006 fc55 	bl	8008758 <xPortSysTickHandler>
//	#if (INCLUDE_xTaskGetSchedulerState == 1 )
//	  }
//	#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE END SysTick_IRQn 1 */
}
 8001eae:	bf00      	nop
 8001eb0:	bd80      	pop	{r7, pc}
	...

08001eb4 <FDCAN2_IT0_IRQHandler>:

/**
  * @brief This function handles FDCAN2 interrupt 0.
  */
void FDCAN2_IT0_IRQHandler(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 0 */

  /* USER CODE END FDCAN2_IT0_IRQn 0 */
  HAL_FDCAN_IRQHandler(&hfdcan2);
 8001eb8:	4802      	ldr	r0, [pc, #8]	@ (8001ec4 <FDCAN2_IT0_IRQHandler+0x10>)
 8001eba:	f00e fcab 	bl	8010814 <HAL_FDCAN_IRQHandler>
  /* USER CODE BEGIN FDCAN2_IT0_IRQn 1 */

  /* USER CODE END FDCAN2_IT0_IRQn 1 */
}
 8001ebe:	bf00      	nop
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	2400024c 	.word	0x2400024c

08001ec8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ecc:	4802      	ldr	r0, [pc, #8]	@ (8001ed8 <TIM1_UP_IRQHandler+0x10>)
 8001ece:	f015 ff2f 	bl	8017d30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8001ed2:	bf00      	nop
 8001ed4:	bd80      	pop	{r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	24000564 	.word	0x24000564

08001edc <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001edc:	b580      	push	{r7, lr}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
	UART_Driver_ISR(UART4);
 8001ee0:	4802      	ldr	r0, [pc, #8]	@ (8001eec <UART4_IRQHandler+0x10>)
 8001ee2:	f000 fbce 	bl	8002682 <UART_Driver_ISR>
  /* USER CODE END UART4_IRQn 0 */
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001ee6:	bf00      	nop
 8001ee8:	bd80      	pop	{r7, pc}
 8001eea:	bf00      	nop
 8001eec:	40004c00 	.word	0x40004c00

08001ef0 <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB On The Go HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 8001ef4:	4802      	ldr	r0, [pc, #8]	@ (8001f00 <OTG_HS_IRQHandler+0x10>)
 8001ef6:	f010 ff52 	bl	8012d9e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 8001efa:	bf00      	nop
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	24045538 	.word	0x24045538

08001f04 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  return 1;
 8001f08:	2301      	movs	r3, #1
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr

08001f14 <_kill>:

int _kill(int pid, int sig)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
 8001f1c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f1e:	f01c fe6d 	bl	801ebfc <__errno>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2216      	movs	r2, #22
 8001f26:	601a      	str	r2, [r3, #0]
  return -1;
 8001f28:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	3708      	adds	r7, #8
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bd80      	pop	{r7, pc}

08001f34 <_exit>:

void _exit (int status)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f3c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f7ff ffe7 	bl	8001f14 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f46:	bf00      	nop
 8001f48:	e7fd      	b.n	8001f46 <_exit+0x12>

08001f4a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b086      	sub	sp, #24
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	60f8      	str	r0, [r7, #12]
 8001f52:	60b9      	str	r1, [r7, #8]
 8001f54:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f56:	2300      	movs	r3, #0
 8001f58:	617b      	str	r3, [r7, #20]
 8001f5a:	e00a      	b.n	8001f72 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f5c:	f3af 8000 	nop.w
 8001f60:	4601      	mov	r1, r0
 8001f62:	68bb      	ldr	r3, [r7, #8]
 8001f64:	1c5a      	adds	r2, r3, #1
 8001f66:	60ba      	str	r2, [r7, #8]
 8001f68:	b2ca      	uxtb	r2, r1
 8001f6a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f6c:	697b      	ldr	r3, [r7, #20]
 8001f6e:	3301      	adds	r3, #1
 8001f70:	617b      	str	r3, [r7, #20]
 8001f72:	697a      	ldr	r2, [r7, #20]
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	429a      	cmp	r2, r3
 8001f78:	dbf0      	blt.n	8001f5c <_read+0x12>
  }

  return len;
 8001f7a:	687b      	ldr	r3, [r7, #4]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3718      	adds	r7, #24
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}

08001f84 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	b086      	sub	sp, #24
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	60f8      	str	r0, [r7, #12]
 8001f8c:	60b9      	str	r1, [r7, #8]
 8001f8e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f90:	2300      	movs	r3, #0
 8001f92:	617b      	str	r3, [r7, #20]
 8001f94:	e009      	b.n	8001faa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001f96:	68bb      	ldr	r3, [r7, #8]
 8001f98:	1c5a      	adds	r2, r3, #1
 8001f9a:	60ba      	str	r2, [r7, #8]
 8001f9c:	781b      	ldrb	r3, [r3, #0]
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	3301      	adds	r3, #1
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	697a      	ldr	r2, [r7, #20]
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	429a      	cmp	r2, r3
 8001fb0:	dbf1      	blt.n	8001f96 <_write+0x12>
  }
  return len;
 8001fb2:	687b      	ldr	r3, [r7, #4]
}
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}

08001fbc <_close>:

int _close(int file)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b083      	sub	sp, #12
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fc4:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fc8:	4618      	mov	r0, r3
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr

08001fd4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b083      	sub	sp, #12
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001fde:	683b      	ldr	r3, [r7, #0]
 8001fe0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fe4:	605a      	str	r2, [r3, #4]
  return 0;
 8001fe6:	2300      	movs	r3, #0
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	370c      	adds	r7, #12
 8001fec:	46bd      	mov	sp, r7
 8001fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff2:	4770      	bx	lr

08001ff4 <_isatty>:

int _isatty(int file)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001ffc:	2301      	movs	r3, #1
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	370c      	adds	r7, #12
 8002002:	46bd      	mov	sp, r7
 8002004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002008:	4770      	bx	lr

0800200a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800200a:	b480      	push	{r7}
 800200c:	b085      	sub	sp, #20
 800200e:	af00      	add	r7, sp, #0
 8002010:	60f8      	str	r0, [r7, #12]
 8002012:	60b9      	str	r1, [r7, #8]
 8002014:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3714      	adds	r7, #20
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b086      	sub	sp, #24
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800202c:	4a14      	ldr	r2, [pc, #80]	@ (8002080 <_sbrk+0x5c>)
 800202e:	4b15      	ldr	r3, [pc, #84]	@ (8002084 <_sbrk+0x60>)
 8002030:	1ad3      	subs	r3, r2, r3
 8002032:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002038:	4b13      	ldr	r3, [pc, #76]	@ (8002088 <_sbrk+0x64>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d102      	bne.n	8002046 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002040:	4b11      	ldr	r3, [pc, #68]	@ (8002088 <_sbrk+0x64>)
 8002042:	4a12      	ldr	r2, [pc, #72]	@ (800208c <_sbrk+0x68>)
 8002044:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002046:	4b10      	ldr	r3, [pc, #64]	@ (8002088 <_sbrk+0x64>)
 8002048:	681a      	ldr	r2, [r3, #0]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	4413      	add	r3, r2
 800204e:	693a      	ldr	r2, [r7, #16]
 8002050:	429a      	cmp	r2, r3
 8002052:	d207      	bcs.n	8002064 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002054:	f01c fdd2 	bl	801ebfc <__errno>
 8002058:	4603      	mov	r3, r0
 800205a:	220c      	movs	r2, #12
 800205c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800205e:	f04f 33ff 	mov.w	r3, #4294967295
 8002062:	e009      	b.n	8002078 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002064:	4b08      	ldr	r3, [pc, #32]	@ (8002088 <_sbrk+0x64>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800206a:	4b07      	ldr	r3, [pc, #28]	@ (8002088 <_sbrk+0x64>)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4413      	add	r3, r2
 8002072:	4a05      	ldr	r2, [pc, #20]	@ (8002088 <_sbrk+0x64>)
 8002074:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002076:	68fb      	ldr	r3, [r7, #12]
}
 8002078:	4618      	mov	r0, r3
 800207a:	3718      	adds	r7, #24
 800207c:	46bd      	mov	sp, r7
 800207e:	bd80      	pop	{r7, pc}
 8002080:	24080000 	.word	0x24080000
 8002084:	00000400 	.word	0x00000400
 8002088:	240005b0 	.word	0x240005b0
 800208c:	24045d88 	.word	0x24045d88

08002090 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8002090:	f8df d038 	ldr.w	sp, [pc, #56]	@ 80020cc <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8002094:	f7fe fa3a 	bl	800050c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002098:	f7fe f98a 	bl	80003b0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800209c:	480c      	ldr	r0, [pc, #48]	@ (80020d0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800209e:	490d      	ldr	r1, [pc, #52]	@ (80020d4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80020a0:	4a0d      	ldr	r2, [pc, #52]	@ (80020d8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80020a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80020a4:	e002      	b.n	80020ac <LoopCopyDataInit>

080020a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80020a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80020a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80020aa:	3304      	adds	r3, #4

080020ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80020ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80020ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80020b0:	d3f9      	bcc.n	80020a6 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80020b2:	4a0a      	ldr	r2, [pc, #40]	@ (80020dc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80020b4:	4c0a      	ldr	r4, [pc, #40]	@ (80020e0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80020b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80020b8:	e001      	b.n	80020be <LoopFillZerobss>

080020ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80020ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80020bc:	3204      	adds	r2, #4

080020be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80020be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80020c0:	d3fb      	bcc.n	80020ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80020c2:	f01c fda1 	bl	801ec08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80020c6:	f7fe fecb 	bl	8000e60 <main>
  bx  lr
 80020ca:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80020cc:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 80020d0:	24000000 	.word	0x24000000
  ldr r1, =_edata
 80020d4:	24000230 	.word	0x24000230
  ldr r2, =_sidata
 80020d8:	08030834 	.word	0x08030834
  ldr r2, =_sbss
 80020dc:	24000230 	.word	0x24000230
  ldr r4, =_ebss
 80020e0:	24045d88 	.word	0x24045d88

080020e4 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80020e4:	e7fe      	b.n	80020e4 <ADC3_IRQHandler>
	...

080020e8 <LL_ADC_REG_StartConversion>:
{
 80020e8:	b480      	push	{r7}
 80020ea:	b083      	sub	sp, #12
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	689a      	ldr	r2, [r3, #8]
 80020f4:	4b05      	ldr	r3, [pc, #20]	@ (800210c <LL_ADC_REG_StartConversion+0x24>)
 80020f6:	4013      	ands	r3, r2
 80020f8:	f043 0204 	orr.w	r2, r3, #4
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	609a      	str	r2, [r3, #8]
}
 8002100:	bf00      	nop
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210a:	4770      	bx	lr
 800210c:	7fffffc0 	.word	0x7fffffc0

08002110 <LL_ADC_REG_ReadConversionData16>:
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800211c:	b29b      	uxth	r3, r3
}
 800211e:	4618      	mov	r0, r3
 8002120:	370c      	adds	r7, #12
 8002122:	46bd      	mov	sp, r7
 8002124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002128:	4770      	bx	lr

0800212a <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(const ADC_TypeDef *ADCx)
{
 800212a:	b480      	push	{r7}
 800212c:	b083      	sub	sp, #12
 800212e:	af00      	add	r7, sp, #0
 8002130:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0304 	and.w	r3, r3, #4
 800213a:	2b04      	cmp	r3, #4
 800213c:	d101      	bne.n	8002142 <LL_ADC_IsActiveFlag_EOC+0x18>
 800213e:	2301      	movs	r3, #1
 8002140:	e000      	b.n	8002144 <LL_ADC_IsActiveFlag_EOC+0x1a>
 8002142:	2300      	movs	r3, #0
}
 8002144:	4618      	mov	r0, r3
 8002146:	370c      	adds	r7, #12
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr

08002150 <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 8002150:	b480      	push	{r7}
 8002152:	b083      	sub	sp, #12
 8002154:	af00      	add	r7, sp, #0
 8002156:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	2204      	movs	r2, #4
 800215c:	601a      	str	r2, [r3, #0]
}
 800215e:	bf00      	nop
 8002160:	370c      	adds	r7, #12
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
	...

0800216c <ADC2_Read>:

uint16_t live_buf[3];
uint16_t live_buf_2;

uint16_t ADC2_Read()
{
 800216c:	b580      	push	{r7, lr}
 800216e:	af00      	add	r7, sp, #0

    LL_ADC_ClearFlag_EOC(ADC2);
 8002170:	480d      	ldr	r0, [pc, #52]	@ (80021a8 <ADC2_Read+0x3c>)
 8002172:	f7ff ffed 	bl	8002150 <LL_ADC_ClearFlag_EOC>
    LL_ADC_REG_StartConversion(ADC2);
 8002176:	480c      	ldr	r0, [pc, #48]	@ (80021a8 <ADC2_Read+0x3c>)
 8002178:	f7ff ffb6 	bl	80020e8 <LL_ADC_REG_StartConversion>

    while (!LL_ADC_IsActiveFlag_EOC(ADC2));
 800217c:	bf00      	nop
 800217e:	480a      	ldr	r0, [pc, #40]	@ (80021a8 <ADC2_Read+0x3c>)
 8002180:	f7ff ffd3 	bl	800212a <LL_ADC_IsActiveFlag_EOC>
 8002184:	4603      	mov	r3, r0
 8002186:	2b00      	cmp	r3, #0
 8002188:	d0f9      	beq.n	800217e <ADC2_Read+0x12>
    LL_ADC_ClearFlag_EOC(ADC2);
 800218a:	4807      	ldr	r0, [pc, #28]	@ (80021a8 <ADC2_Read+0x3c>)
 800218c:	f7ff ffe0 	bl	8002150 <LL_ADC_ClearFlag_EOC>

    live_buf_2 = LL_ADC_REG_ReadConversionData16(ADC2);
 8002190:	4805      	ldr	r0, [pc, #20]	@ (80021a8 <ADC2_Read+0x3c>)
 8002192:	f7ff ffbd 	bl	8002110 <LL_ADC_REG_ReadConversionData16>
 8002196:	4603      	mov	r3, r0
 8002198:	461a      	mov	r2, r3
 800219a:	4b04      	ldr	r3, [pc, #16]	@ (80021ac <ADC2_Read+0x40>)
 800219c:	801a      	strh	r2, [r3, #0]

    return live_buf_2;
 800219e:	4b03      	ldr	r3, [pc, #12]	@ (80021ac <ADC2_Read+0x40>)
 80021a0:	881b      	ldrh	r3, [r3, #0]
}
 80021a2:	4618      	mov	r0, r3
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	40022100 	.word	0x40022100
 80021ac:	240005ba 	.word	0x240005ba

080021b0 <ADC1_ReadIndex>:

uint16_t ADC1_ReadIndex(uint8_t index)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b084      	sub	sp, #16
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	4603      	mov	r3, r0
 80021b8:	71fb      	strb	r3, [r7, #7]

    LL_ADC_ClearFlag_EOC(ADC1);
 80021ba:	481d      	ldr	r0, [pc, #116]	@ (8002230 <ADC1_ReadIndex+0x80>)
 80021bc:	f7ff ffc8 	bl	8002150 <LL_ADC_ClearFlag_EOC>
//    LL_ADC_ClearFlag_EOS(ADC1);
    LL_ADC_REG_StartConversion(ADC1);
 80021c0:	481b      	ldr	r0, [pc, #108]	@ (8002230 <ADC1_ReadIndex+0x80>)
 80021c2:	f7ff ff91 	bl	80020e8 <LL_ADC_REG_StartConversion>

    for (int i = 0; i < 3; i++) {
 80021c6:	2300      	movs	r3, #0
 80021c8:	60fb      	str	r3, [r7, #12]
 80021ca:	e015      	b.n	80021f8 <ADC1_ReadIndex+0x48>
        while (!LL_ADC_IsActiveFlag_EOC(ADC1));
 80021cc:	bf00      	nop
 80021ce:	4818      	ldr	r0, [pc, #96]	@ (8002230 <ADC1_ReadIndex+0x80>)
 80021d0:	f7ff ffab 	bl	800212a <LL_ADC_IsActiveFlag_EOC>
 80021d4:	4603      	mov	r3, r0
 80021d6:	2b00      	cmp	r3, #0
 80021d8:	d0f9      	beq.n	80021ce <ADC1_ReadIndex+0x1e>
        LL_ADC_ClearFlag_EOC(ADC1);
 80021da:	4815      	ldr	r0, [pc, #84]	@ (8002230 <ADC1_ReadIndex+0x80>)
 80021dc:	f7ff ffb8 	bl	8002150 <LL_ADC_ClearFlag_EOC>
        live_buf[i] = LL_ADC_REG_ReadConversionData16(ADC1);
 80021e0:	4813      	ldr	r0, [pc, #76]	@ (8002230 <ADC1_ReadIndex+0x80>)
 80021e2:	f7ff ff95 	bl	8002110 <LL_ADC_REG_ReadConversionData16>
 80021e6:	4603      	mov	r3, r0
 80021e8:	4619      	mov	r1, r3
 80021ea:	4a12      	ldr	r2, [pc, #72]	@ (8002234 <ADC1_ReadIndex+0x84>)
 80021ec:	68fb      	ldr	r3, [r7, #12]
 80021ee:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 3; i++) {
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	3301      	adds	r3, #1
 80021f6:	60fb      	str	r3, [r7, #12]
 80021f8:	68fb      	ldr	r3, [r7, #12]
 80021fa:	2b02      	cmp	r3, #2
 80021fc:	dde6      	ble.n	80021cc <ADC1_ReadIndex+0x1c>
    }
//    while (!LL_ADC_IsActiveFlag_EOS(ADC1));
//    LL_ADC_ClearFlag_EOS(ADC1);

    switch (index) {
 80021fe:	79fb      	ldrb	r3, [r7, #7]
 8002200:	2b03      	cmp	r3, #3
 8002202:	d00c      	beq.n	800221e <ADC1_ReadIndex+0x6e>
 8002204:	2b03      	cmp	r3, #3
 8002206:	dc0d      	bgt.n	8002224 <ADC1_ReadIndex+0x74>
 8002208:	2b01      	cmp	r3, #1
 800220a:	d002      	beq.n	8002212 <ADC1_ReadIndex+0x62>
 800220c:	2b02      	cmp	r3, #2
 800220e:	d003      	beq.n	8002218 <ADC1_ReadIndex+0x68>
 8002210:	e008      	b.n	8002224 <ADC1_ReadIndex+0x74>
        case 1: return live_buf[0]; // INP0
 8002212:	4b08      	ldr	r3, [pc, #32]	@ (8002234 <ADC1_ReadIndex+0x84>)
 8002214:	881b      	ldrh	r3, [r3, #0]
 8002216:	e007      	b.n	8002228 <ADC1_ReadIndex+0x78>
        case 2: return live_buf[1]; // INP1
 8002218:	4b06      	ldr	r3, [pc, #24]	@ (8002234 <ADC1_ReadIndex+0x84>)
 800221a:	885b      	ldrh	r3, [r3, #2]
 800221c:	e004      	b.n	8002228 <ADC1_ReadIndex+0x78>
        case 3: return live_buf[2]; // INP3
 800221e:	4b05      	ldr	r3, [pc, #20]	@ (8002234 <ADC1_ReadIndex+0x84>)
 8002220:	889b      	ldrh	r3, [r3, #4]
 8002222:	e001      	b.n	8002228 <ADC1_ReadIndex+0x78>
        default: return 0xFFFF; // invalid
 8002224:	f64f 73ff 	movw	r3, #65535	@ 0xffff
    }
}
 8002228:	4618      	mov	r0, r3
 800222a:	3710      	adds	r7, #16
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}
 8002230:	40022000 	.word	0x40022000
 8002234:	240005b4 	.word	0x240005b4

08002238 <LL_SPI_StartMasterTransfer>:
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_CSTART);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	601a      	str	r2, [r3, #0]
}
 800224c:	bf00      	nop
 800224e:	370c      	adds	r7, #12
 8002250:	46bd      	mov	sp, r7
 8002252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002256:	4770      	bx	lr

08002258 <LL_SPI_IsActiveFlag_TXP>:
  * @rmtoll SR           TXP           LL_SPI_IsActiveFlag_TXP
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0)
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXP(const SPI_TypeDef *SPIx)
{
 8002258:	b480      	push	{r7}
 800225a:	b083      	sub	sp, #12
 800225c:	af00      	add	r7, sp, #0
 800225e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXP) == (SPI_SR_TXP)) ? 1UL : 0UL);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	695b      	ldr	r3, [r3, #20]
 8002264:	f003 0302 	and.w	r3, r3, #2
 8002268:	2b02      	cmp	r3, #2
 800226a:	d101      	bne.n	8002270 <LL_SPI_IsActiveFlag_TXP+0x18>
 800226c:	2301      	movs	r3, #1
 800226e:	e000      	b.n	8002272 <LL_SPI_IsActiveFlag_TXP+0x1a>
 8002270:	2300      	movs	r3, #0
}
 8002272:	4618      	mov	r0, r3
 8002274:	370c      	adds	r7, #12
 8002276:	46bd      	mov	sp, r7
 8002278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227c:	4770      	bx	lr

0800227e <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData 0..0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 800227e:	b480      	push	{r7}
 8002280:	b083      	sub	sp, #12
 8002282:	af00      	add	r7, sp, #0
 8002284:	6078      	str	r0, [r7, #4]
 8002286:	460b      	mov	r3, r1
 8002288:	70fb      	strb	r3, [r7, #3]
  *((__IO uint8_t *)&SPIx->TXDR) = TxData;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	3320      	adds	r3, #32
 800228e:	78fa      	ldrb	r2, [r7, #3]
 8002290:	701a      	strb	r2, [r3, #0]
}
 8002292:	bf00      	nop
 8002294:	370c      	adds	r7, #12
 8002296:	46bd      	mov	sp, r7
 8002298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229c:	4770      	bx	lr

0800229e <SPI_Transmit>:
#include "stm32h7xx_ll_spi.h"
#include "stm32h7xx_ll_gpio.h"
#include "stm32h7xx_ll_bus.h"


void SPI_Transmit(SPI_TypeDef *SPIx, const uint8_t data){
 800229e:	b580      	push	{r7, lr}
 80022a0:	b082      	sub	sp, #8
 80022a2:	af00      	add	r7, sp, #0
 80022a4:	6078      	str	r0, [r7, #4]
 80022a6:	460b      	mov	r3, r1
 80022a8:	70fb      	strb	r3, [r7, #3]
	while (!LL_SPI_IsActiveFlag_TXP(SPIx));
 80022aa:	bf00      	nop
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f7ff ffd3 	bl	8002258 <LL_SPI_IsActiveFlag_TXP>
 80022b2:	4603      	mov	r3, r0
 80022b4:	2b00      	cmp	r3, #0
 80022b6:	d0f9      	beq.n	80022ac <SPI_Transmit+0xe>
	LL_SPI_TransmitData8(SPIx, data);
 80022b8:	78fb      	ldrb	r3, [r7, #3]
 80022ba:	4619      	mov	r1, r3
 80022bc:	6878      	ldr	r0, [r7, #4]
 80022be:	f7ff ffde 	bl	800227e <LL_SPI_TransmitData8>
	LL_SPI_StartMasterTransfer(SPIx);
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f7ff ffb8 	bl	8002238 <LL_SPI_StartMasterTransfer>
}
 80022c8:	bf00      	nop
 80022ca:	3708      	adds	r7, #8
 80022cc:	46bd      	mov	sp, r7
 80022ce:	bd80      	pop	{r7, pc}

080022d0 <LL_USART_IsActiveFlag_FE>:
{
 80022d0:	b480      	push	{r7}
 80022d2:	b083      	sub	sp, #12
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_FE) == (USART_ISR_FE)) ? 1UL : 0UL);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	69db      	ldr	r3, [r3, #28]
 80022dc:	f003 0302 	and.w	r3, r3, #2
 80022e0:	2b02      	cmp	r3, #2
 80022e2:	d101      	bne.n	80022e8 <LL_USART_IsActiveFlag_FE+0x18>
 80022e4:	2301      	movs	r3, #1
 80022e6:	e000      	b.n	80022ea <LL_USART_IsActiveFlag_FE+0x1a>
 80022e8:	2300      	movs	r3, #0
}
 80022ea:	4618      	mov	r0, r3
 80022ec:	370c      	adds	r7, #12
 80022ee:	46bd      	mov	sp, r7
 80022f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f4:	4770      	bx	lr

080022f6 <LL_USART_IsActiveFlag_NE>:
{
 80022f6:	b480      	push	{r7}
 80022f8:	b083      	sub	sp, #12
 80022fa:	af00      	add	r7, sp, #0
 80022fc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_NE) == (USART_ISR_NE)) ? 1UL : 0UL);
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	69db      	ldr	r3, [r3, #28]
 8002302:	f003 0304 	and.w	r3, r3, #4
 8002306:	2b04      	cmp	r3, #4
 8002308:	d101      	bne.n	800230e <LL_USART_IsActiveFlag_NE+0x18>
 800230a:	2301      	movs	r3, #1
 800230c:	e000      	b.n	8002310 <LL_USART_IsActiveFlag_NE+0x1a>
 800230e:	2300      	movs	r3, #0
}
 8002310:	4618      	mov	r0, r3
 8002312:	370c      	adds	r7, #12
 8002314:	46bd      	mov	sp, r7
 8002316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231a:	4770      	bx	lr

0800231c <LL_USART_IsActiveFlag_ORE>:
{
 800231c:	b480      	push	{r7}
 800231e:	b083      	sub	sp, #12
 8002320:	af00      	add	r7, sp, #0
 8002322:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_ORE) == (USART_ISR_ORE)) ? 1UL : 0UL);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	69db      	ldr	r3, [r3, #28]
 8002328:	f003 0308 	and.w	r3, r3, #8
 800232c:	2b08      	cmp	r3, #8
 800232e:	d101      	bne.n	8002334 <LL_USART_IsActiveFlag_ORE+0x18>
 8002330:	2301      	movs	r3, #1
 8002332:	e000      	b.n	8002336 <LL_USART_IsActiveFlag_ORE+0x1a>
 8002334:	2300      	movs	r3, #0
}
 8002336:	4618      	mov	r0, r3
 8002338:	370c      	adds	r7, #12
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <LL_USART_IsActiveFlag_RXNE_RXFNE>:
{
 8002342:	b480      	push	{r7}
 8002344:	b083      	sub	sp, #12
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_RXNE_RXFNE) == (USART_ISR_RXNE_RXFNE)) ? 1UL : 0UL);
 800234a:	687b      	ldr	r3, [r7, #4]
 800234c:	69db      	ldr	r3, [r3, #28]
 800234e:	f003 0320 	and.w	r3, r3, #32
 8002352:	2b20      	cmp	r3, #32
 8002354:	d101      	bne.n	800235a <LL_USART_IsActiveFlag_RXNE_RXFNE+0x18>
 8002356:	2301      	movs	r3, #1
 8002358:	e000      	b.n	800235c <LL_USART_IsActiveFlag_RXNE_RXFNE+0x1a>
 800235a:	2300      	movs	r3, #0
}
 800235c:	4618      	mov	r0, r3
 800235e:	370c      	adds	r7, #12
 8002360:	46bd      	mov	sp, r7
 8002362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002366:	4770      	bx	lr

08002368 <LL_USART_IsActiveFlag_TXE_TXFNF>:
{
 8002368:	b480      	push	{r7}
 800236a:	b083      	sub	sp, #12
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	69db      	ldr	r3, [r3, #28]
 8002374:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002378:	2b80      	cmp	r3, #128	@ 0x80
 800237a:	d101      	bne.n	8002380 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 800237c:	2301      	movs	r3, #1
 800237e:	e000      	b.n	8002382 <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 8002380:	2300      	movs	r3, #0
}
 8002382:	4618      	mov	r0, r3
 8002384:	370c      	adds	r7, #12
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr

0800238e <LL_USART_ClearFlag_FE>:
  * @rmtoll ICR          FECF          LL_USART_ClearFlag_FE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_FE(USART_TypeDef *USARTx)
{
 800238e:	b480      	push	{r7}
 8002390:	b083      	sub	sp, #12
 8002392:	af00      	add	r7, sp, #0
 8002394:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_FECF);
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	2202      	movs	r2, #2
 800239a:	621a      	str	r2, [r3, #32]
}
 800239c:	bf00      	nop
 800239e:	370c      	adds	r7, #12
 80023a0:	46bd      	mov	sp, r7
 80023a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a6:	4770      	bx	lr

080023a8 <LL_USART_ClearFlag_NE>:
  * @rmtoll ICR          NECF          LL_USART_ClearFlag_NE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_NE(USART_TypeDef *USARTx)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_NECF);
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	2204      	movs	r2, #4
 80023b4:	621a      	str	r2, [r3, #32]
}
 80023b6:	bf00      	nop
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr

080023c2 <LL_USART_ClearFlag_ORE>:
  * @rmtoll ICR          ORECF         LL_USART_ClearFlag_ORE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ClearFlag_ORE(USART_TypeDef *USARTx)
{
 80023c2:	b480      	push	{r7}
 80023c4:	b083      	sub	sp, #12
 80023c6:	af00      	add	r7, sp, #0
 80023c8:	6078      	str	r0, [r7, #4]
  WRITE_REG(USARTx->ICR, USART_ICR_ORECF);
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	2208      	movs	r2, #8
 80023ce:	621a      	str	r2, [r3, #32]
}
 80023d0:	bf00      	nop
 80023d2:	370c      	adds	r7, #12
 80023d4:	46bd      	mov	sp, r7
 80023d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023da:	4770      	bx	lr

080023dc <LL_USART_EnableIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_EnableIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_RXNE_RXFNE(USART_TypeDef *USARTx)
{
 80023dc:	b480      	push	{r7}
 80023de:	b089      	sub	sp, #36	@ 0x24
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	e853 3f00 	ldrex	r3, [r3]
 80023ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80023f0:	68bb      	ldr	r3, [r7, #8]
 80023f2:	f043 0320 	orr.w	r3, r3, #32
 80023f6:	61fb      	str	r3, [r7, #28]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	69fa      	ldr	r2, [r7, #28]
 80023fc:	61ba      	str	r2, [r7, #24]
 80023fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002400:	6979      	ldr	r1, [r7, #20]
 8002402:	69ba      	ldr	r2, [r7, #24]
 8002404:	e841 2300 	strex	r3, r2, [r1]
 8002408:	613b      	str	r3, [r7, #16]
   return(result);
 800240a:	693b      	ldr	r3, [r7, #16]
 800240c:	2b00      	cmp	r3, #0
 800240e:	d1e9      	bne.n	80023e4 <LL_USART_EnableIT_RXNE_RXFNE+0x8>
}
 8002410:	bf00      	nop
 8002412:	bf00      	nop
 8002414:	3724      	adds	r7, #36	@ 0x24
 8002416:	46bd      	mov	sp, r7
 8002418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241c:	4770      	bx	lr

0800241e <LL_USART_EnableIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_EnableIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_EnableIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 800241e:	b480      	push	{r7}
 8002420:	b089      	sub	sp, #36	@ 0x24
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
  ATOMIC_SET_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	e853 3f00 	ldrex	r3, [r3]
 8002430:	60bb      	str	r3, [r7, #8]
   return(result);
 8002432:	68bb      	ldr	r3, [r7, #8]
 8002434:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002438:	61fb      	str	r3, [r7, #28]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	69fa      	ldr	r2, [r7, #28]
 800243e:	61ba      	str	r2, [r7, #24]
 8002440:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002442:	6979      	ldr	r1, [r7, #20]
 8002444:	69ba      	ldr	r2, [r7, #24]
 8002446:	e841 2300 	strex	r3, r2, [r1]
 800244a:	613b      	str	r3, [r7, #16]
   return(result);
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	2b00      	cmp	r3, #0
 8002450:	d1e9      	bne.n	8002426 <LL_USART_EnableIT_TXE_TXFNF+0x8>
}
 8002452:	bf00      	nop
 8002454:	bf00      	nop
 8002456:	3724      	adds	r7, #36	@ 0x24
 8002458:	46bd      	mov	sp, r7
 800245a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245e:	4770      	bx	lr

08002460 <LL_USART_DisableIT_TXE_TXFNF>:
  * @rmtoll CR1        TXEIE_TXFNFIE  LL_USART_DisableIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableIT_TXE_TXFNF(USART_TypeDef *USARTx)
{
 8002460:	b480      	push	{r7}
 8002462:	b089      	sub	sp, #36	@ 0x24
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  ATOMIC_CLEAR_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE);
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	e853 3f00 	ldrex	r3, [r3]
 8002472:	60bb      	str	r3, [r7, #8]
   return(result);
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800247a:	61fb      	str	r3, [r7, #28]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	69fa      	ldr	r2, [r7, #28]
 8002480:	61ba      	str	r2, [r7, #24]
 8002482:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002484:	6979      	ldr	r1, [r7, #20]
 8002486:	69ba      	ldr	r2, [r7, #24]
 8002488:	e841 2300 	strex	r3, r2, [r1]
 800248c:	613b      	str	r3, [r7, #16]
   return(result);
 800248e:	693b      	ldr	r3, [r7, #16]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1e9      	bne.n	8002468 <LL_USART_DisableIT_TXE_TXFNF+0x8>
}
 8002494:	bf00      	nop
 8002496:	bf00      	nop
 8002498:	3724      	adds	r7, #36	@ 0x24
 800249a:	46bd      	mov	sp, r7
 800249c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a0:	4770      	bx	lr

080024a2 <LL_USART_IsEnabledIT_RXNE_RXFNE>:
  * @rmtoll CR1        RXNEIE_RXFNEIE  LL_USART_IsEnabledIT_RXNE_RXFNE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_RXNE_RXFNE(const USART_TypeDef *USARTx)
{
 80024a2:	b480      	push	{r7}
 80024a4:	b083      	sub	sp, #12
 80024a6:	af00      	add	r7, sp, #0
 80024a8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_RXNEIE_RXFNEIE) == (USART_CR1_RXNEIE_RXFNEIE)) ? 1UL : 0UL);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f003 0320 	and.w	r3, r3, #32
 80024b2:	2b20      	cmp	r3, #32
 80024b4:	d101      	bne.n	80024ba <LL_USART_IsEnabledIT_RXNE_RXFNE+0x18>
 80024b6:	2301      	movs	r3, #1
 80024b8:	e000      	b.n	80024bc <LL_USART_IsEnabledIT_RXNE_RXFNE+0x1a>
 80024ba:	2300      	movs	r3, #0
}
 80024bc:	4618      	mov	r0, r3
 80024be:	370c      	adds	r7, #12
 80024c0:	46bd      	mov	sp, r7
 80024c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c6:	4770      	bx	lr

080024c8 <LL_USART_IsEnabledIT_TXE_TXFNF>:
  * @rmtoll CR1         TXEIE_TXFNFIE  LL_USART_IsEnabledIT_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsEnabledIT_TXE_TXFNF(const USART_TypeDef *USARTx)
{
 80024c8:	b480      	push	{r7}
 80024ca:	b083      	sub	sp, #12
 80024cc:	af00      	add	r7, sp, #0
 80024ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_TXEIE_TXFNFIE) == (USART_CR1_TXEIE_TXFNFIE)) ? 1UL : 0UL);
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024d8:	2b80      	cmp	r3, #128	@ 0x80
 80024da:	d101      	bne.n	80024e0 <LL_USART_IsEnabledIT_TXE_TXFNF+0x18>
 80024dc:	2301      	movs	r3, #1
 80024de:	e000      	b.n	80024e2 <LL_USART_IsEnabledIT_TXE_TXFNF+0x1a>
 80024e0:	2300      	movs	r3, #0
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ec:	4770      	bx	lr

080024ee <LL_USART_ReceiveData8>:
  * @rmtoll RDR          RDR           LL_USART_ReceiveData8
  * @param  USARTx USART Instance
  * @retval Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_USART_ReceiveData8(const USART_TypeDef *USARTx)
{
 80024ee:	b480      	push	{r7}
 80024f0:	b083      	sub	sp, #12
 80024f2:	af00      	add	r7, sp, #0
 80024f4:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_BIT(USARTx->RDR, USART_RDR_RDR) & 0xFFU);
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024fa:	b2db      	uxtb	r3, r3
}
 80024fc:	4618      	mov	r0, r3
 80024fe:	370c      	adds	r7, #12
 8002500:	46bd      	mov	sp, r7
 8002502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002506:	4770      	bx	lr

08002508 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8002508:	b480      	push	{r7}
 800250a:	b083      	sub	sp, #12
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
 8002510:	460b      	mov	r3, r1
 8002512:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8002514:	78fa      	ldrb	r2, [r7, #3]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800251a:	bf00      	nop
 800251c:	370c      	adds	r7, #12
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
	...

08002528 <UART_Driver_Get>:
/*************************************************
 *                  HELPER                       *
 *************************************************/

static UART_Driver_t *UART_Driver_Get(USART_TypeDef *uart)
{
 8002528:	b480      	push	{r7}
 800252a:	b085      	sub	sp, #20
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < UART_DRIVER_COUNT; i++)
 8002530:	2300      	movs	r3, #0
 8002532:	60fb      	str	r3, [r7, #12]
 8002534:	e013      	b.n	800255e <UART_Driver_Get+0x36>
    {
        if (uart_drivers[i].uart == uart)
 8002536:	4a0f      	ldr	r2, [pc, #60]	@ (8002574 <UART_Driver_Get+0x4c>)
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	2164      	movs	r1, #100	@ 0x64
 800253c:	fb01 f303 	mul.w	r3, r1, r3
 8002540:	4413      	add	r3, r2
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	687a      	ldr	r2, [r7, #4]
 8002546:	429a      	cmp	r2, r3
 8002548:	d106      	bne.n	8002558 <UART_Driver_Get+0x30>
        {
            return &uart_drivers[i];
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	2264      	movs	r2, #100	@ 0x64
 800254e:	fb02 f303 	mul.w	r3, r2, r3
 8002552:	4a08      	ldr	r2, [pc, #32]	@ (8002574 <UART_Driver_Get+0x4c>)
 8002554:	4413      	add	r3, r2
 8002556:	e006      	b.n	8002566 <UART_Driver_Get+0x3e>
    for (int i = 0; i < UART_DRIVER_COUNT; i++)
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	3301      	adds	r3, #1
 800255c:	60fb      	str	r3, [r7, #12]
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	2b00      	cmp	r3, #0
 8002562:	dde8      	ble.n	8002536 <UART_Driver_Get+0xe>
        }
    }
    return NULL;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3714      	adds	r7, #20
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	24000008 	.word	0x24000008

08002578 <UART_Driver_Init>:
/*************************************************
 *                    Init                       *
 *************************************************/

Std_ReturnType UART_Driver_Init(void)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b082      	sub	sp, #8
 800257c:	af02      	add	r7, sp, #8
    RingBuffer_Create(&uart_drivers[0].rx_buffer, 1, "UART4_RX", uart4_rx_data, UART6_BUFFER_SIZE);
 800257e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	4b0a      	ldr	r3, [pc, #40]	@ (80025b0 <UART_Driver_Init+0x38>)
 8002586:	4a0b      	ldr	r2, [pc, #44]	@ (80025b4 <UART_Driver_Init+0x3c>)
 8002588:	2101      	movs	r1, #1
 800258a:	480b      	ldr	r0, [pc, #44]	@ (80025b8 <UART_Driver_Init+0x40>)
 800258c:	f00d fa36 	bl	800f9fc <RingBuffer_Create>
    RingBuffer_Create(&uart_drivers[0].tx_buffer, 2, "UART4_TX", uart4_tx_data, UART6_BUFFER_SIZE);
 8002590:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002594:	9300      	str	r3, [sp, #0]
 8002596:	4b09      	ldr	r3, [pc, #36]	@ (80025bc <UART_Driver_Init+0x44>)
 8002598:	4a09      	ldr	r2, [pc, #36]	@ (80025c0 <UART_Driver_Init+0x48>)
 800259a:	2102      	movs	r1, #2
 800259c:	4809      	ldr	r0, [pc, #36]	@ (80025c4 <UART_Driver_Init+0x4c>)
 800259e:	f00d fa2d 	bl	800f9fc <RingBuffer_Create>

//    LL_USART_EnableIT_ERROR(UART4);
    LL_USART_EnableIT_RXNE(UART4);
 80025a2:	4809      	ldr	r0, [pc, #36]	@ (80025c8 <UART_Driver_Init+0x50>)
 80025a4:	f7ff ff1a 	bl	80023dc <LL_USART_EnableIT_RXNE_RXFNE>

    return E_OK;
 80025a8:	2300      	movs	r3, #0
}
 80025aa:	4618      	mov	r0, r3
 80025ac:	46bd      	mov	sp, r7
 80025ae:	bd80      	pop	{r7, pc}
 80025b0:	240005bc 	.word	0x240005bc
 80025b4:	0802039c 	.word	0x0802039c
 80025b8:	2400000c 	.word	0x2400000c
 80025bc:	240009bc 	.word	0x240009bc
 80025c0:	080203a8 	.word	0x080203a8
 80025c4:	2400003c 	.word	0x2400003c
 80025c8:	40004c00 	.word	0x40004c00

080025cc <UART_Driver_Read>:
/*************************************************
 *                     API                       *
 *************************************************/

int UART_Driver_Read(USART_TypeDef *uart)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b084      	sub	sp, #16
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 80025d4:	6878      	ldr	r0, [r7, #4]
 80025d6:	f7ff ffa7 	bl	8002528 <UART_Driver_Get>
 80025da:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d102      	bne.n	80025e8 <UART_Driver_Read+0x1c>
        return -1;
 80025e2:	f04f 33ff 	mov.w	r3, #4294967295
 80025e6:	e00e      	b.n	8002606 <UART_Driver_Read+0x3a>

    RingBufElement data;
    if (RingBuffer_Get(&driver->rx_buffer, &data))
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	3304      	adds	r3, #4
 80025ec:	f107 020b 	add.w	r2, r7, #11
 80025f0:	4611      	mov	r1, r2
 80025f2:	4618      	mov	r0, r3
 80025f4:	f00d fa7b 	bl	800faee <RingBuffer_Get>
 80025f8:	4603      	mov	r3, r0
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d001      	beq.n	8002602 <UART_Driver_Read+0x36>
    {
        return data;
 80025fe:	7afb      	ldrb	r3, [r7, #11]
 8002600:	e001      	b.n	8002606 <UART_Driver_Read+0x3a>
    }
    return -1;
 8002602:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002606:	4618      	mov	r0, r3
 8002608:	3710      	adds	r7, #16
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}

0800260e <UART_Driver_Write>:

void UART_Driver_Write(USART_TypeDef *uart, uint8_t data)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	b084      	sub	sp, #16
 8002612:	af00      	add	r7, sp, #0
 8002614:	6078      	str	r0, [r7, #4]
 8002616:	460b      	mov	r3, r1
 8002618:	70fb      	strb	r3, [r7, #3]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 800261a:	6878      	ldr	r0, [r7, #4]
 800261c:	f7ff ff84 	bl	8002528 <UART_Driver_Get>
 8002620:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2b00      	cmp	r3, #0
 8002626:	d011      	beq.n	800264c <UART_Driver_Write+0x3e>
        return;

    while (!RingBuffer_Put(&driver->tx_buffer, data))
 8002628:	bf00      	nop
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	3334      	adds	r3, #52	@ 0x34
 800262e:	78fa      	ldrb	r2, [r7, #3]
 8002630:	4611      	mov	r1, r2
 8002632:	4618      	mov	r0, r3
 8002634:	f00d fa15 	bl	800fa62 <RingBuffer_Put>
 8002638:	4603      	mov	r3, r0
 800263a:	f083 0301 	eor.w	r3, r3, #1
 800263e:	b2db      	uxtb	r3, r3
 8002640:	2b00      	cmp	r3, #0
 8002642:	d1f2      	bne.n	800262a <UART_Driver_Write+0x1c>
    {
        // vTaskDelay(pdMS_TO_TICKS(1));
    }
    LL_USART_EnableIT_TXE(uart);
 8002644:	6878      	ldr	r0, [r7, #4]
 8002646:	f7ff feea 	bl	800241e <LL_USART_EnableIT_TXE_TXFNF>
 800264a:	e000      	b.n	800264e <UART_Driver_Write+0x40>
        return;
 800264c:	bf00      	nop
}
 800264e:	3710      	adds	r7, #16
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}

08002654 <UART_Driver_IsDataAvailable>:
        str++;
    }
}

_Bool UART_Driver_IsDataAvailable(USART_TypeDef *uart)
{
 8002654:	b580      	push	{r7, lr}
 8002656:	b084      	sub	sp, #16
 8002658:	af00      	add	r7, sp, #0
 800265a:	6078      	str	r0, [r7, #4]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f7ff ff63 	bl	8002528 <UART_Driver_Get>
 8002662:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2b00      	cmp	r3, #0
 8002668:	d101      	bne.n	800266e <UART_Driver_IsDataAvailable+0x1a>
        return false;
 800266a:	2300      	movs	r3, #0
 800266c:	e005      	b.n	800267a <UART_Driver_IsDataAvailable+0x26>

    return RingBuffer_IsDataAvailable(&driver->rx_buffer);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	3304      	adds	r3, #4
 8002672:	4618      	mov	r0, r3
 8002674:	f00d fa7c 	bl	800fb70 <RingBuffer_IsDataAvailable>
 8002678:	4603      	mov	r3, r0
}
 800267a:	4618      	mov	r0, r3
 800267c:	3710      	adds	r7, #16
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}

08002682 <UART_Driver_ISR>:
    UART_Driver_FlushRx(uart);
    UART_Driver_FlushTx(uart);
}

void UART_Driver_ISR(USART_TypeDef *uart)
{
 8002682:	b580      	push	{r7, lr}
 8002684:	b084      	sub	sp, #16
 8002686:	af00      	add	r7, sp, #0
 8002688:	6078      	str	r0, [r7, #4]
    UART_Driver_t *driver = UART_Driver_Get(uart);
 800268a:	6878      	ldr	r0, [r7, #4]
 800268c:	f7ff ff4c 	bl	8002528 <UART_Driver_Get>
 8002690:	60f8      	str	r0, [r7, #12]
    if (driver == NULL)
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d053      	beq.n	8002740 <UART_Driver_ISR+0xbe>
        return;

    if ((LL_USART_IsActiveFlag_RXNE(uart) != RESET) &&
 8002698:	6878      	ldr	r0, [r7, #4]
 800269a:	f7ff fe52 	bl	8002342 <LL_USART_IsActiveFlag_RXNE_RXFNE>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d02c      	beq.n	80026fe <UART_Driver_ISR+0x7c>
        (LL_USART_IsEnabledIT_RXNE(uart) != RESET))
 80026a4:	6878      	ldr	r0, [r7, #4]
 80026a6:	f7ff fefc 	bl	80024a2 <LL_USART_IsEnabledIT_RXNE_RXFNE>
 80026aa:	4603      	mov	r3, r0
    if ((LL_USART_IsActiveFlag_RXNE(uart) != RESET) &&
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d026      	beq.n	80026fe <UART_Driver_ISR+0x7c>
    {
        uint8_t data = LL_USART_ReceiveData8(uart);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f7ff ff1c 	bl	80024ee <LL_USART_ReceiveData8>
 80026b6:	4603      	mov	r3, r0
 80026b8:	72fb      	strb	r3, [r7, #11]

        if (LL_USART_IsActiveFlag_ORE(uart))
 80026ba:	6878      	ldr	r0, [r7, #4]
 80026bc:	f7ff fe2e 	bl	800231c <LL_USART_IsActiveFlag_ORE>
 80026c0:	4603      	mov	r3, r0
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d002      	beq.n	80026cc <UART_Driver_ISR+0x4a>
        {
            LL_USART_ClearFlag_ORE(uart);
 80026c6:	6878      	ldr	r0, [r7, #4]
 80026c8:	f7ff fe7b 	bl	80023c2 <LL_USART_ClearFlag_ORE>
        }
        if (LL_USART_IsActiveFlag_FE(uart))
 80026cc:	6878      	ldr	r0, [r7, #4]
 80026ce:	f7ff fdff 	bl	80022d0 <LL_USART_IsActiveFlag_FE>
 80026d2:	4603      	mov	r3, r0
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d002      	beq.n	80026de <UART_Driver_ISR+0x5c>
        {
            LL_USART_ClearFlag_FE(uart);
 80026d8:	6878      	ldr	r0, [r7, #4]
 80026da:	f7ff fe58 	bl	800238e <LL_USART_ClearFlag_FE>
        }
        if (LL_USART_IsActiveFlag_NE(uart))
 80026de:	6878      	ldr	r0, [r7, #4]
 80026e0:	f7ff fe09 	bl	80022f6 <LL_USART_IsActiveFlag_NE>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d002      	beq.n	80026f0 <UART_Driver_ISR+0x6e>
        {
            LL_USART_ClearFlag_NE(uart);
 80026ea:	6878      	ldr	r0, [r7, #4]
 80026ec:	f7ff fe5c 	bl	80023a8 <LL_USART_ClearFlag_NE>
        }
        RingBuffer_Put(&driver->rx_buffer, data);
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	3304      	adds	r3, #4
 80026f4:	7afa      	ldrb	r2, [r7, #11]
 80026f6:	4611      	mov	r1, r2
 80026f8:	4618      	mov	r0, r3
 80026fa:	f00d f9b2 	bl	800fa62 <RingBuffer_Put>
    }

    if ((LL_USART_IsActiveFlag_TXE(uart) != RESET) &&
 80026fe:	6878      	ldr	r0, [r7, #4]
 8002700:	f7ff fe32 	bl	8002368 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8002704:	4603      	mov	r3, r0
 8002706:	2b00      	cmp	r3, #0
 8002708:	d01b      	beq.n	8002742 <UART_Driver_ISR+0xc0>
        (LL_USART_IsEnabledIT_TXE(uart) != RESET))
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f7ff fedc 	bl	80024c8 <LL_USART_IsEnabledIT_TXE_TXFNF>
 8002710:	4603      	mov	r3, r0
    if ((LL_USART_IsActiveFlag_TXE(uart) != RESET) &&
 8002712:	2b00      	cmp	r3, #0
 8002714:	d015      	beq.n	8002742 <UART_Driver_ISR+0xc0>
    {
        uint8_t tx_data;
        if (RingBuffer_Get(&driver->tx_buffer, &tx_data))
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	3334      	adds	r3, #52	@ 0x34
 800271a:	f107 020a 	add.w	r2, r7, #10
 800271e:	4611      	mov	r1, r2
 8002720:	4618      	mov	r0, r3
 8002722:	f00d f9e4 	bl	800faee <RingBuffer_Get>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d005      	beq.n	8002738 <UART_Driver_ISR+0xb6>
        {
            LL_USART_TransmitData8(uart, tx_data);
 800272c:	7abb      	ldrb	r3, [r7, #10]
 800272e:	4619      	mov	r1, r3
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f7ff fee9 	bl	8002508 <LL_USART_TransmitData8>
 8002736:	e004      	b.n	8002742 <UART_Driver_ISR+0xc0>
        }
        else
        {
            LL_USART_DisableIT_TXE(uart);
 8002738:	6878      	ldr	r0, [r7, #4]
 800273a:	f7ff fe91 	bl	8002460 <LL_USART_DisableIT_TXE_TXFNF>
 800273e:	e000      	b.n	8002742 <UART_Driver_ISR+0xc0>
        return;
 8002740:	bf00      	nop
        }
    }
}
 8002742:	3710      	adds	r7, #16
 8002744:	46bd      	mov	sp, r7
 8002746:	bd80      	pop	{r7, pc}

08002748 <CDC_RingBuffer_Init>:
/*************************************************
 *                 Function Define               *
 *************************************************/

void CDC_RingBuffer_Init(void)
{
 8002748:	b580      	push	{r7, lr}
 800274a:	b082      	sub	sp, #8
 800274c:	af02      	add	r7, sp, #8
	RingBuffer_Create(&cdcTxRingBuffer, 3, "CDC_TX", cdcTxBuffer, CDC_TX_RING_BUFFER_SIZE);
 800274e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002752:	9300      	str	r3, [sp, #0]
 8002754:	4b08      	ldr	r3, [pc, #32]	@ (8002778 <CDC_RingBuffer_Init+0x30>)
 8002756:	4a09      	ldr	r2, [pc, #36]	@ (800277c <CDC_RingBuffer_Init+0x34>)
 8002758:	2103      	movs	r1, #3
 800275a:	4809      	ldr	r0, [pc, #36]	@ (8002780 <CDC_RingBuffer_Init+0x38>)
 800275c:	f00d f94e 	bl	800f9fc <RingBuffer_Create>
    RingBuffer_Create(&cdcRxRingBuffer, 4, "CDC_RX", cdcRxBuffer, CDC_RX_RING_BUFFER_SIZE);
 8002760:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002764:	9300      	str	r3, [sp, #0]
 8002766:	4b07      	ldr	r3, [pc, #28]	@ (8002784 <CDC_RingBuffer_Init+0x3c>)
 8002768:	4a07      	ldr	r2, [pc, #28]	@ (8002788 <CDC_RingBuffer_Init+0x40>)
 800276a:	2104      	movs	r1, #4
 800276c:	4807      	ldr	r0, [pc, #28]	@ (800278c <CDC_RingBuffer_Init+0x44>)
 800276e:	f00d f945 	bl	800f9fc <RingBuffer_Create>
}
 8002772:	bf00      	nop
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	240015ec 	.word	0x240015ec
 800277c:	080203b4 	.word	0x080203b4
 8002780:	24001dec 	.word	0x24001dec
 8002784:	24000dbc 	.word	0x24000dbc
 8002788:	080203bc 	.word	0x080203bc
 800278c:	240015bc 	.word	0x240015bc

08002790 <CDC_TX_RingBuffer_Put>:
/*************************************************/
static _Bool CDC_TX_RingBuffer_Put(uint8_t data)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	4603      	mov	r3, r0
 8002798:	71fb      	strb	r3, [r7, #7]
    return RingBuffer_Put(&cdcTxRingBuffer, data);
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	4619      	mov	r1, r3
 800279e:	4804      	ldr	r0, [pc, #16]	@ (80027b0 <CDC_TX_RingBuffer_Put+0x20>)
 80027a0:	f00d f95f 	bl	800fa62 <RingBuffer_Put>
 80027a4:	4603      	mov	r3, r0
}
 80027a6:	4618      	mov	r0, r3
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	24001dec 	.word	0x24001dec

080027b4 <CDC_RX_RingBuffer_Put>:

static _Bool CDC_RX_RingBuffer_Put(uint8_t data)
{
 80027b4:	b580      	push	{r7, lr}
 80027b6:	b082      	sub	sp, #8
 80027b8:	af00      	add	r7, sp, #0
 80027ba:	4603      	mov	r3, r0
 80027bc:	71fb      	strb	r3, [r7, #7]
    return RingBuffer_Put(&cdcRxRingBuffer, data);
 80027be:	79fb      	ldrb	r3, [r7, #7]
 80027c0:	4619      	mov	r1, r3
 80027c2:	4804      	ldr	r0, [pc, #16]	@ (80027d4 <CDC_RX_RingBuffer_Put+0x20>)
 80027c4:	f00d f94d 	bl	800fa62 <RingBuffer_Put>
 80027c8:	4603      	mov	r3, r0
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	3708      	adds	r7, #8
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bd80      	pop	{r7, pc}
 80027d2:	bf00      	nop
 80027d4:	240015bc 	.word	0x240015bc

080027d8 <CDC_TX_RingBuffer_PutBuffer>:
/*************************************************/
uint32_t CDC_TX_RingBuffer_PutBuffer(const uint8_t* data, uint32_t len)
{
 80027d8:	b580      	push	{r7, lr}
 80027da:	b084      	sub	sp, #16
 80027dc:	af00      	add	r7, sp, #0
 80027de:	6078      	str	r0, [r7, #4]
 80027e0:	6039      	str	r1, [r7, #0]
    uint32_t count = 0;
 80027e2:	2300      	movs	r3, #0
 80027e4:	60fb      	str	r3, [r7, #12]
    for(uint32_t i = 0; i < len; i++)
 80027e6:	2300      	movs	r3, #0
 80027e8:	60bb      	str	r3, [r7, #8]
 80027ea:	e00f      	b.n	800280c <CDC_TX_RingBuffer_PutBuffer+0x34>
    {
        if(CDC_TX_RingBuffer_Put(data[i]))
 80027ec:	687a      	ldr	r2, [r7, #4]
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	4413      	add	r3, r2
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	4618      	mov	r0, r3
 80027f6:	f7ff ffcb 	bl	8002790 <CDC_TX_RingBuffer_Put>
 80027fa:	4603      	mov	r3, r0
 80027fc:	2b00      	cmp	r3, #0
 80027fe:	d002      	beq.n	8002806 <CDC_TX_RingBuffer_PutBuffer+0x2e>
        {
            count++;
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	3301      	adds	r3, #1
 8002804:	60fb      	str	r3, [r7, #12]
    for(uint32_t i = 0; i < len; i++)
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	3301      	adds	r3, #1
 800280a:	60bb      	str	r3, [r7, #8]
 800280c:	68ba      	ldr	r2, [r7, #8]
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	429a      	cmp	r2, r3
 8002812:	d3eb      	bcc.n	80027ec <CDC_TX_RingBuffer_PutBuffer+0x14>
        }
    }
    return count;
 8002814:	68fb      	ldr	r3, [r7, #12]
}
 8002816:	4618      	mov	r0, r3
 8002818:	3710      	adds	r7, #16
 800281a:	46bd      	mov	sp, r7
 800281c:	bd80      	pop	{r7, pc}

0800281e <CDC_RX_RingBuffer_PutBuffer>:

uint32_t CDC_RX_RingBuffer_PutBuffer(uint8_t* data, uint32_t len)
{
 800281e:	b580      	push	{r7, lr}
 8002820:	b084      	sub	sp, #16
 8002822:	af00      	add	r7, sp, #0
 8002824:	6078      	str	r0, [r7, #4]
 8002826:	6039      	str	r1, [r7, #0]
    uint32_t count = 0;
 8002828:	2300      	movs	r3, #0
 800282a:	60fb      	str	r3, [r7, #12]
    for(uint32_t i = 0; i < len; i++)
 800282c:	2300      	movs	r3, #0
 800282e:	60bb      	str	r3, [r7, #8]
 8002830:	e00f      	b.n	8002852 <CDC_RX_RingBuffer_PutBuffer+0x34>
    {
        if(CDC_RX_RingBuffer_Put(data[i]))
 8002832:	687a      	ldr	r2, [r7, #4]
 8002834:	68bb      	ldr	r3, [r7, #8]
 8002836:	4413      	add	r3, r2
 8002838:	781b      	ldrb	r3, [r3, #0]
 800283a:	4618      	mov	r0, r3
 800283c:	f7ff ffba 	bl	80027b4 <CDC_RX_RingBuffer_Put>
 8002840:	4603      	mov	r3, r0
 8002842:	2b00      	cmp	r3, #0
 8002844:	d002      	beq.n	800284c <CDC_RX_RingBuffer_PutBuffer+0x2e>
        {
            count++;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	3301      	adds	r3, #1
 800284a:	60fb      	str	r3, [r7, #12]
    for(uint32_t i = 0; i < len; i++)
 800284c:	68bb      	ldr	r3, [r7, #8]
 800284e:	3301      	adds	r3, #1
 8002850:	60bb      	str	r3, [r7, #8]
 8002852:	68ba      	ldr	r2, [r7, #8]
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	429a      	cmp	r2, r3
 8002858:	d3eb      	bcc.n	8002832 <CDC_RX_RingBuffer_PutBuffer+0x14>
        }
    }
    return count;
 800285a:	68fb      	ldr	r3, [r7, #12]
}
 800285c:	4618      	mov	r0, r3
 800285e:	3710      	adds	r7, #16
 8002860:	46bd      	mov	sp, r7
 8002862:	bd80      	pop	{r7, pc}

08002864 <CDC_RX_RingBuffer_Get>:
{
    return RingBuffer_Get(&cdcTxRingBuffer, data);
}

_Bool CDC_RX_RingBuffer_Get(uint8_t* data)
{
 8002864:	b580      	push	{r7, lr}
 8002866:	b082      	sub	sp, #8
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]
    return RingBuffer_Get(&cdcRxRingBuffer, data);
 800286c:	6879      	ldr	r1, [r7, #4]
 800286e:	4804      	ldr	r0, [pc, #16]	@ (8002880 <CDC_RX_RingBuffer_Get+0x1c>)
 8002870:	f00d f93d 	bl	800faee <RingBuffer_Get>
 8002874:	4603      	mov	r3, r0
}
 8002876:	4618      	mov	r0, r3
 8002878:	3708      	adds	r7, #8
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	240015bc 	.word	0x240015bc

08002884 <CDC_ISR_RxNotify>:
/*************************************************/

void CDC_ISR_RxNotify(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
    g_cdcRxReady = 1;
 8002888:	4b03      	ldr	r3, [pc, #12]	@ (8002898 <CDC_ISR_RxNotify+0x14>)
 800288a:	2201      	movs	r2, #1
 800288c:	701a      	strb	r2, [r3, #0]
}
 800288e:	bf00      	nop
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr
 8002898:	24001e1c 	.word	0x24001e1c

0800289c <USB_Check_Notify>:

void USB_Check_Notify(void)
{
 800289c:	b480      	push	{r7}
 800289e:	af00      	add	r7, sp, #0
    g_usbCheckEvt = 1;
 80028a0:	4b03      	ldr	r3, [pc, #12]	@ (80028b0 <USB_Check_Notify+0x14>)
 80028a2:	2201      	movs	r2, #1
 80028a4:	701a      	strb	r2, [r3, #0]
}
 80028a6:	bf00      	nop
 80028a8:	46bd      	mov	sp, r7
 80028aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ae:	4770      	bx	lr
 80028b0:	24001e1d 	.word	0x24001e1d

080028b4 <CDC_getRxReady>:

uint8_t CDC_getRxReady(void)
{
 80028b4:	b480      	push	{r7}
 80028b6:	af00      	add	r7, sp, #0
    return g_cdcRxReady;
 80028b8:	4b03      	ldr	r3, [pc, #12]	@ (80028c8 <CDC_getRxReady+0x14>)
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	b2db      	uxtb	r3, r3
}
 80028be:	4618      	mov	r0, r3
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr
 80028c8:	24001e1c 	.word	0x24001e1c

080028cc <CDC_setRxReady>:

void CDC_setRxReady(uint8_t value)
{
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	4603      	mov	r3, r0
 80028d4:	71fb      	strb	r3, [r7, #7]
    g_cdcRxReady = value;
 80028d6:	4a04      	ldr	r2, [pc, #16]	@ (80028e8 <CDC_setRxReady+0x1c>)
 80028d8:	79fb      	ldrb	r3, [r7, #7]
 80028da:	7013      	strb	r3, [r2, #0]
}
 80028dc:	bf00      	nop
 80028de:	370c      	adds	r7, #12
 80028e0:	46bd      	mov	sp, r7
 80028e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028e6:	4770      	bx	lr
 80028e8:	24001e1c 	.word	0x24001e1c

080028ec <USB_checkUSB>:

uint8_t USB_checkUSB(void)
{
 80028ec:	b480      	push	{r7}
 80028ee:	af00      	add	r7, sp, #0
    return g_usbCheckEvt;
 80028f0:	4b03      	ldr	r3, [pc, #12]	@ (8002900 <USB_checkUSB+0x14>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	b2db      	uxtb	r3, r3
}
 80028f6:	4618      	mov	r0, r3
 80028f8:	46bd      	mov	sp, r7
 80028fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fe:	4770      	bx	lr
 8002900:	24001e1d 	.word	0x24001e1d

08002904 <USB_setCheckFlag>:

void USB_setCheckFlag(uint8_t value)
{
 8002904:	b480      	push	{r7}
 8002906:	b083      	sub	sp, #12
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	71fb      	strb	r3, [r7, #7]
    g_usbCheckEvt = value;
 800290e:	4a04      	ldr	r2, [pc, #16]	@ (8002920 <USB_setCheckFlag+0x1c>)
 8002910:	79fb      	ldrb	r3, [r7, #7]
 8002912:	7013      	strb	r3, [r2, #0]
}
 8002914:	bf00      	nop
 8002916:	370c      	adds	r7, #12
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr
 8002920:	24001e1d 	.word	0x24001e1d

08002924 <CDC_SendString>:
{
    return RingBuffer_IsDataAvailable(&cdcTxRingBuffer);
}

_Bool CDC_SendString(const char *pStr, uint32_t len)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
    if (len == 0 || pStr == NULL)
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	2b00      	cmp	r3, #0
 8002932:	d002      	beq.n	800293a <CDC_SendString+0x16>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b00      	cmp	r3, #0
 8002938:	d101      	bne.n	800293e <CDC_SendString+0x1a>
        return true;
 800293a:	2301      	movs	r3, #1
 800293c:	e00b      	b.n	8002956 <CDC_SendString+0x32>
    uint32_t written = CDC_TX_RingBuffer_PutBuffer((const uint8_t *)pStr, len);
 800293e:	6839      	ldr	r1, [r7, #0]
 8002940:	6878      	ldr	r0, [r7, #4]
 8002942:	f7ff ff49 	bl	80027d8 <CDC_TX_RingBuffer_PutBuffer>
 8002946:	60f8      	str	r0, [r7, #12]
    return (written == len) ? true : false;
 8002948:	68fa      	ldr	r2, [r7, #12]
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	429a      	cmp	r2, r3
 800294e:	bf0c      	ite	eq
 8002950:	2301      	moveq	r3, #1
 8002952:	2300      	movne	r3, #0
 8002954:	b2db      	uxtb	r3, r3
}
 8002956:	4618      	mov	r0, r3
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
	...

08002960 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8002960:	b480      	push	{r7}
 8002962:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8002964:	f3bf 8f4f 	dsb	sy
}
 8002968:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800296a:	4b06      	ldr	r3, [pc, #24]	@ (8002984 <__NVIC_SystemReset+0x24>)
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8002972:	4904      	ldr	r1, [pc, #16]	@ (8002984 <__NVIC_SystemReset+0x24>)
 8002974:	4b04      	ldr	r3, [pc, #16]	@ (8002988 <__NVIC_SystemReset+0x28>)
 8002976:	4313      	orrs	r3, r2
 8002978:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800297a:	f3bf 8f4f 	dsb	sy
}
 800297e:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8002980:	bf00      	nop
 8002982:	e7fd      	b.n	8002980 <__NVIC_SystemReset+0x20>
 8002984:	e000ed00 	.word	0xe000ed00
 8002988:	05fa0004 	.word	0x05fa0004

0800298c <delete_recursive>:

/*************************************************
 *                Private function                 *
 *************************************************/
static FRESULT delete_recursive(const char *path)
{
 800298c:	b580      	push	{r7, lr}
 800298e:	b0c6      	sub	sp, #280	@ 0x118
 8002990:	af02      	add	r7, sp, #8
 8002992:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002996:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800299a:	6018      	str	r0, [r3, #0]
    FRESULT fr;
    char child[256];

    fr = f_opendir(&dir, path);
 800299c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80029a0:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80029a4:	6819      	ldr	r1, [r3, #0]
 80029a6:	4831      	ldr	r0, [pc, #196]	@ (8002a6c <delete_recursive+0xe0>)
 80029a8:	f009 fccf 	bl	800c34a <f_opendir>
 80029ac:	4603      	mov	r3, r0
 80029ae:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
    if (fr != FR_OK) return fr;
 80029b2:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d002      	beq.n	80029c0 <delete_recursive+0x34>
 80029ba:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80029be:	e050      	b.n	8002a62 <delete_recursive+0xd6>

    for (;;) {
        fr = f_readdir(&dir, &fno);
 80029c0:	492b      	ldr	r1, [pc, #172]	@ (8002a70 <delete_recursive+0xe4>)
 80029c2:	482a      	ldr	r0, [pc, #168]	@ (8002a6c <delete_recursive+0xe0>)
 80029c4:	f009 fd32 	bl	800c42c <f_readdir>
 80029c8:	4603      	mov	r3, r0
 80029ca:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
        if (fr != FR_OK || fno.fname[0] == 0) break;
 80029ce:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d13a      	bne.n	8002a4c <delete_recursive+0xc0>
 80029d6:	4b26      	ldr	r3, [pc, #152]	@ (8002a70 <delete_recursive+0xe4>)
 80029d8:	7d9b      	ldrb	r3, [r3, #22]
 80029da:	2b00      	cmp	r3, #0
 80029dc:	d036      	beq.n	8002a4c <delete_recursive+0xc0>

        if (!strcmp(fno.fname, ".") || !strcmp(fno.fname, ".."))
 80029de:	4925      	ldr	r1, [pc, #148]	@ (8002a74 <delete_recursive+0xe8>)
 80029e0:	4825      	ldr	r0, [pc, #148]	@ (8002a78 <delete_recursive+0xec>)
 80029e2:	f7fd fc7d 	bl	80002e0 <strcmp>
 80029e6:	4603      	mov	r3, r0
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d02d      	beq.n	8002a48 <delete_recursive+0xbc>
 80029ec:	4923      	ldr	r1, [pc, #140]	@ (8002a7c <delete_recursive+0xf0>)
 80029ee:	4822      	ldr	r0, [pc, #136]	@ (8002a78 <delete_recursive+0xec>)
 80029f0:	f7fd fc76 	bl	80002e0 <strcmp>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d026      	beq.n	8002a48 <delete_recursive+0xbc>
            continue;

        snprintf(child, sizeof(child), "%s/%.200s", path, fno.fname);
 80029fa:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80029fe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a02:	f107 000c 	add.w	r0, r7, #12
 8002a06:	4a1c      	ldr	r2, [pc, #112]	@ (8002a78 <delete_recursive+0xec>)
 8002a08:	9200      	str	r2, [sp, #0]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	4a1c      	ldr	r2, [pc, #112]	@ (8002a80 <delete_recursive+0xf4>)
 8002a0e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002a12:	f01b fed1 	bl	801e7b8 <sniprintf>

        if (fno.fattrib & AM_DIR) {
 8002a16:	4b16      	ldr	r3, [pc, #88]	@ (8002a70 <delete_recursive+0xe4>)
 8002a18:	7a1b      	ldrb	r3, [r3, #8]
 8002a1a:	f003 0310 	and.w	r3, r3, #16
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d00c      	beq.n	8002a3c <delete_recursive+0xb0>
            fr = delete_recursive(child);
 8002a22:	f107 030c 	add.w	r3, r7, #12
 8002a26:	4618      	mov	r0, r3
 8002a28:	f7ff ffb0 	bl	800298c <delete_recursive>
 8002a2c:	4603      	mov	r3, r0
 8002a2e:	f887 310f 	strb.w	r3, [r7, #271]	@ 0x10f
            if (fr != FR_OK) break;
 8002a32:	f897 310f 	ldrb.w	r3, [r7, #271]	@ 0x10f
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d0c2      	beq.n	80029c0 <delete_recursive+0x34>
 8002a3a:	e007      	b.n	8002a4c <delete_recursive+0xc0>
        } else {
            f_unlink(child);
 8002a3c:	f107 030c 	add.w	r3, r7, #12
 8002a40:	4618      	mov	r0, r3
 8002a42:	f009 fd7f 	bl	800c544 <f_unlink>
 8002a46:	e7bb      	b.n	80029c0 <delete_recursive+0x34>
            continue;
 8002a48:	bf00      	nop
        fr = f_readdir(&dir, &fno);
 8002a4a:	e7b9      	b.n	80029c0 <delete_recursive+0x34>
        }
    }

    f_closedir(&dir);
 8002a4c:	4807      	ldr	r0, [pc, #28]	@ (8002a6c <delete_recursive+0xe0>)
 8002a4e:	f009 fcd5 	bl	800c3fc <f_closedir>

    return f_unlink(path);
 8002a52:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8002a56:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002a5a:	6818      	ldr	r0, [r3, #0]
 8002a5c:	f009 fd72 	bl	800c544 <f_unlink>
 8002a60:	4603      	mov	r3, r0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}
 8002a6c:	24002288 	.word	0x24002288
 8002a70:	240022b8 	.word	0x240022b8
 8002a74:	080203c4 	.word	0x080203c4
 8002a78:	240022ce 	.word	0x240022ce
 8002a7c:	080203c8 	.word	0x080203c8
 8002a80:	080203cc 	.word	0x080203cc

08002a84 <CMD_Clear_CLI>:

/*************************************************
 *             Command List Function             *
 *************************************************/

static void CMD_Clear_CLI(EmbeddedCli *cli, char *args, void *context) {
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b088      	sub	sp, #32
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	60f8      	str	r0, [r7, #12]
 8002a8c:	60b9      	str	r1, [r7, #8]
 8002a8e:	607a      	str	r2, [r7, #4]
    char buffer[10];
    snprintf(buffer, sizeof(buffer), "\33[2J");
 8002a90:	f107 0314 	add.w	r3, r7, #20
 8002a94:	4a07      	ldr	r2, [pc, #28]	@ (8002ab4 <CMD_Clear_CLI+0x30>)
 8002a96:	210a      	movs	r1, #10
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f01b fe8d 	bl	801e7b8 <sniprintf>
    embeddedCliPrint(cli, buffer);
 8002a9e:	f107 0314 	add.w	r3, r7, #20
 8002aa2:	4619      	mov	r1, r3
 8002aa4:	68f8      	ldr	r0, [r7, #12]
 8002aa6:	f001 fa99 	bl	8003fdc <embeddedCliPrint>
}
 8002aaa:	bf00      	nop
 8002aac:	3720      	adds	r7, #32
 8002aae:	46bd      	mov	sp, r7
 8002ab0:	bd80      	pop	{r7, pc}
 8002ab2:	bf00      	nop
 8002ab4:	080205cc 	.word	0x080205cc

08002ab8 <CMD_Reset>:

static void CMD_Reset(EmbeddedCli *cli, char *args, void *context) {
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b084      	sub	sp, #16
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	60f8      	str	r0, [r7, #12]
 8002ac0:	60b9      	str	r1, [r7, #8]
 8002ac2:	607a      	str	r2, [r7, #4]
	NVIC_SystemReset();
 8002ac4:	f7ff ff4c 	bl	8002960 <__NVIC_SystemReset>

08002ac8 <CMD_Ping>:
    embeddedCliPrint(cli, "");
}

static void CMD_Ping(EmbeddedCli *cli, char *args, void *context) {
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	b09c      	sub	sp, #112	@ 0x70
 8002acc:	af02      	add	r7, sp, #8
 8002ace:	60f8      	str	r0, [r7, #12]
 8002ad0:	60b9      	str	r1, [r7, #8]
 8002ad2:	607a      	str	r2, [r7, #4]
	(void) context;

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 8002ad4:	68b8      	ldr	r0, [r7, #8]
 8002ad6:	f001 fb79 	bl	80041cc <embeddedCliGetTokenCount>
 8002ada:	4603      	mov	r3, r0
 8002adc:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    if (tok_count < 2) {
 8002ae0:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8002ae4:	2b01      	cmp	r3, #1
 8002ae6:	d804      	bhi.n	8002af2 <CMD_Ping+0x2a>
        embeddedCliPrint(cli, "Usage: connect <dst> <port>");
 8002ae8:	4934      	ldr	r1, [pc, #208]	@ (8002bbc <CMD_Ping+0xf4>)
 8002aea:	68f8      	ldr	r0, [r7, #12]
 8002aec:	f001 fa76 	bl	8003fdc <embeddedCliPrint>
        return;
 8002af0:	e060      	b.n	8002bb4 <CMD_Ping+0xec>
    }

    const char *s_dst = embeddedCliGetToken(args, 1);
 8002af2:	2101      	movs	r1, #1
 8002af4:	68b8      	ldr	r0, [r7, #8]
 8002af6:	f001 fb33 	bl	8004160 <embeddedCliGetToken>
 8002afa:	6638      	str	r0, [r7, #96]	@ 0x60
    const char *s_port = embeddedCliGetToken(args, 2);
 8002afc:	2102      	movs	r1, #2
 8002afe:	68b8      	ldr	r0, [r7, #8]
 8002b00:	f001 fb2e 	bl	8004160 <embeddedCliGetToken>
 8002b04:	65f8      	str	r0, [r7, #92]	@ 0x5c

    if (!s_dst || !s_port) {
 8002b06:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002b08:	2b00      	cmp	r3, #0
 8002b0a:	d002      	beq.n	8002b12 <CMD_Ping+0x4a>
 8002b0c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d104      	bne.n	8002b1c <CMD_Ping+0x54>
        embeddedCliPrint(cli, "Usage: connect <dst> <port>");
 8002b12:	492a      	ldr	r1, [pc, #168]	@ (8002bbc <CMD_Ping+0xf4>)
 8002b14:	68f8      	ldr	r0, [r7, #12]
 8002b16:	f001 fa61 	bl	8003fdc <embeddedCliPrint>
        return;
 8002b1a:	e04b      	b.n	8002bb4 <CMD_Ping+0xec>
    }

    long dst_l = strtol(s_dst, NULL, 0);
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	2100      	movs	r1, #0
 8002b20:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8002b22:	f01b fd0d 	bl	801e540 <strtol>
 8002b26:	65b8      	str	r0, [r7, #88]	@ 0x58
    long port_l = strtol(s_port, NULL, 0);
 8002b28:	2200      	movs	r2, #0
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 8002b2e:	f01b fd07 	bl	801e540 <strtol>
 8002b32:	6578      	str	r0, [r7, #84]	@ 0x54

    if (dst_l < 0 || dst_l > 255 || port_l < 0 || port_l > 255) {
 8002b34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	db08      	blt.n	8002b4c <CMD_Ping+0x84>
 8002b3a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b3c:	2bff      	cmp	r3, #255	@ 0xff
 8002b3e:	dc05      	bgt.n	8002b4c <CMD_Ping+0x84>
 8002b40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	db02      	blt.n	8002b4c <CMD_Ping+0x84>
 8002b46:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b48:	2bff      	cmp	r3, #255	@ 0xff
 8002b4a:	dd04      	ble.n	8002b56 <CMD_Ping+0x8e>
        embeddedCliPrint(cli, "Invalid arguments. dst and port: 0..255");
 8002b4c:	491c      	ldr	r1, [pc, #112]	@ (8002bc0 <CMD_Ping+0xf8>)
 8002b4e:	68f8      	ldr	r0, [r7, #12]
 8002b50:	f001 fa44 	bl	8003fdc <embeddedCliPrint>
        return;
 8002b54:	e02e      	b.n	8002bb4 <CMD_Ping+0xec>
    }

    uint8_t dst = (uint8_t) dst_l;
 8002b56:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002b58:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
    uint8_t port = (uint8_t) port_l;
 8002b5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002b5e:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52

    conn = csp_connect(CSP_PRIO_NORM, dst, port, 1000, CSP_O_NONE);
 8002b62:	f897 2052 	ldrb.w	r2, [r7, #82]	@ 0x52
 8002b66:	f897 1053 	ldrb.w	r1, [r7, #83]	@ 0x53
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	9300      	str	r3, [sp, #0]
 8002b6e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b72:	2002      	movs	r0, #2
 8002b74:	f00b fb1c 	bl	800e1b0 <csp_connect>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	4a12      	ldr	r2, [pc, #72]	@ (8002bc4 <CMD_Ping+0xfc>)
 8002b7c:	6013      	str	r3, [r2, #0]
    if (conn == NULL) {
 8002b7e:	4b11      	ldr	r3, [pc, #68]	@ (8002bc4 <CMD_Ping+0xfc>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d104      	bne.n	8002b90 <CMD_Ping+0xc8>
        embeddedCliPrint(cli, "csp_connect: Connection failed (NULL)");
 8002b86:	4910      	ldr	r1, [pc, #64]	@ (8002bc8 <CMD_Ping+0x100>)
 8002b88:	68f8      	ldr	r0, [r7, #12]
 8002b8a:	f001 fa27 	bl	8003fdc <embeddedCliPrint>
        return;
 8002b8e:	e011      	b.n	8002bb4 <CMD_Ping+0xec>
    }

    char out[64];
    snprintf(out, sizeof(out), "Connected to dst=%u port=%u", (unsigned)dst, (unsigned)port);
 8002b90:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 8002b94:	f897 3052 	ldrb.w	r3, [r7, #82]	@ 0x52
 8002b98:	f107 0010 	add.w	r0, r7, #16
 8002b9c:	9300      	str	r3, [sp, #0]
 8002b9e:	4613      	mov	r3, r2
 8002ba0:	4a0a      	ldr	r2, [pc, #40]	@ (8002bcc <CMD_Ping+0x104>)
 8002ba2:	2140      	movs	r1, #64	@ 0x40
 8002ba4:	f01b fe08 	bl	801e7b8 <sniprintf>
    embeddedCliPrint(cli, out);
 8002ba8:	f107 0310 	add.w	r3, r7, #16
 8002bac:	4619      	mov	r1, r3
 8002bae:	68f8      	ldr	r0, [r7, #12]
 8002bb0:	f001 fa14 	bl	8003fdc <embeddedCliPrint>
}
 8002bb4:	3768      	adds	r7, #104	@ 0x68
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	080205d4 	.word	0x080205d4
 8002bc0:	080205f0 	.word	0x080205f0
 8002bc4:	24001e20 	.word	0x24001e20
 8002bc8:	08020618 	.word	0x08020618
 8002bcc:	08020640 	.word	0x08020640

08002bd0 <CMD_Send_CSP>:

static void CMD_Send_CSP(EmbeddedCli *cli, char *args, void *context) {
 8002bd0:	b580      	push	{r7, lr}
 8002bd2:	b0c8      	sub	sp, #288	@ 0x120
 8002bd4:	af02      	add	r7, sp, #8
 8002bd6:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002bda:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002bde:	6018      	str	r0, [r3, #0]
 8002be0:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002be4:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002be8:	6019      	str	r1, [r3, #0]
 8002bea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002bee:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8002bf2:	601a      	str	r2, [r3, #0]
    (void) context;

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 8002bf4:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002bf8:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002bfc:	6818      	ldr	r0, [r3, #0]
 8002bfe:	f001 fae5 	bl	80041cc <embeddedCliGetTokenCount>
 8002c02:	4603      	mov	r3, r0
 8002c04:	f8a7 310a 	strh.w	r3, [r7, #266]	@ 0x10a
    if (tok_count < 3) {
 8002c08:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8002c0c:	2b02      	cmp	r3, #2
 8002c0e:	d808      	bhi.n	8002c22 <CMD_Send_CSP+0x52>
        embeddedCliPrint(cli, "Usage: csp_send <dst> <port> <message>");
 8002c10:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c14:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002c18:	49d5      	ldr	r1, [pc, #852]	@ (8002f70 <CMD_Send_CSP+0x3a0>)
 8002c1a:	6818      	ldr	r0, [r3, #0]
 8002c1c:	f001 f9de 	bl	8003fdc <embeddedCliPrint>
        return;
 8002c20:	e1a2      	b.n	8002f68 <CMD_Send_CSP+0x398>
    }

    const char *s_dst  = embeddedCliGetToken(args, 1);
 8002c22:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c26:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	6818      	ldr	r0, [r3, #0]
 8002c2e:	f001 fa97 	bl	8004160 <embeddedCliGetToken>
 8002c32:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104
    const char *s_port = embeddedCliGetToken(args, 2);
 8002c36:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c3a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002c3e:	2102      	movs	r1, #2
 8002c40:	6818      	ldr	r0, [r3, #0]
 8002c42:	f001 fa8d 	bl	8004160 <embeddedCliGetToken>
 8002c46:	f8c7 0100 	str.w	r0, [r7, #256]	@ 0x100

    long dst_l  = strtol(s_dst,  NULL, 0);
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	2100      	movs	r1, #0
 8002c4e:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
 8002c52:	f01b fc75 	bl	801e540 <strtol>
 8002c56:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    long port_l = strtol(s_port, NULL, 0);
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	2100      	movs	r1, #0
 8002c5e:	f8d7 0100 	ldr.w	r0, [r7, #256]	@ 0x100
 8002c62:	f01b fc6d 	bl	801e540 <strtol>
 8002c66:	f8c7 00f8 	str.w	r0, [r7, #248]	@ 0xf8

    if (dst_l < 0 || dst_l > 255 || port_l < 0 || port_l > 255) {
 8002c6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	db0b      	blt.n	8002c8a <CMD_Send_CSP+0xba>
 8002c72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002c76:	2bff      	cmp	r3, #255	@ 0xff
 8002c78:	dc07      	bgt.n	8002c8a <CMD_Send_CSP+0xba>
 8002c7a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	db03      	blt.n	8002c8a <CMD_Send_CSP+0xba>
 8002c82:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002c86:	2bff      	cmp	r3, #255	@ 0xff
 8002c88:	dd08      	ble.n	8002c9c <CMD_Send_CSP+0xcc>
        embeddedCliPrint(cli, "Invalid dst/port. Range: 0..255");
 8002c8a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002c8e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002c92:	49b8      	ldr	r1, [pc, #736]	@ (8002f74 <CMD_Send_CSP+0x3a4>)
 8002c94:	6818      	ldr	r0, [r3, #0]
 8002c96:	f001 f9a1 	bl	8003fdc <embeddedCliPrint>
        return;
 8002c9a:	e165      	b.n	8002f68 <CMD_Send_CSP+0x398>
    }

    uint8_t dst   = (uint8_t) dst_l;
 8002c9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ca0:	f887 30f7 	strb.w	r3, [r7, #247]	@ 0xf7
    uint8_t dport = (uint8_t) port_l;
 8002ca4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002ca8:	f887 30f6 	strb.w	r3, [r7, #246]	@ 0xf6

    size_t msg_len = 0;
 8002cac:	2300      	movs	r3, #0
 8002cae:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (uint16_t i = 3; i <= tok_count; ++i) {
 8002cb2:	2303      	movs	r3, #3
 8002cb4:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
 8002cb8:	e025      	b.n	8002d06 <CMD_Send_CSP+0x136>
        const char *tk = embeddedCliGetToken(args, i);
 8002cba:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 8002cbe:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002cc2:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002cc6:	4611      	mov	r1, r2
 8002cc8:	6818      	ldr	r0, [r3, #0]
 8002cca:	f001 fa49 	bl	8004160 <embeddedCliGetToken>
 8002cce:	f8c7 00d8 	str.w	r0, [r7, #216]	@ 0xd8
        msg_len += strlen(tk);
 8002cd2:	f8d7 00d8 	ldr.w	r0, [r7, #216]	@ 0xd8
 8002cd6:	f7fd fb0d 	bl	80002f4 <strlen>
 8002cda:	4602      	mov	r2, r0
 8002cdc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002ce0:	4413      	add	r3, r2
 8002ce2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
        if (i != tok_count) msg_len += 1;
 8002ce6:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 8002cea:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8002cee:	429a      	cmp	r2, r3
 8002cf0:	d004      	beq.n	8002cfc <CMD_Send_CSP+0x12c>
 8002cf2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002cf6:	3301      	adds	r3, #1
 8002cf8:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
    for (uint16_t i = 3; i <= tok_count; ++i) {
 8002cfc:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8002d00:	3301      	adds	r3, #1
 8002d02:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
 8002d06:	f8b7 2112 	ldrh.w	r2, [r7, #274]	@ 0x112
 8002d0a:	f8b7 310a 	ldrh.w	r3, [r7, #266]	@ 0x10a
 8002d0e:	429a      	cmp	r2, r3
 8002d10:	d9d3      	bls.n	8002cba <CMD_Send_CSP+0xea>
    }

    if (msg_len == 0) {
 8002d12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d108      	bne.n	8002d2c <CMD_Send_CSP+0x15c>
        embeddedCliPrint(cli, "Empty message");
 8002d1a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d1e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d22:	4995      	ldr	r1, [pc, #596]	@ (8002f78 <CMD_Send_CSP+0x3a8>)
 8002d24:	6818      	ldr	r0, [r3, #0]
 8002d26:	f001 f959 	bl	8003fdc <embeddedCliPrint>
        return;
 8002d2a:	e11d      	b.n	8002f68 <CMD_Send_CSP+0x398>
    }

    const uint32_t timeout_ms = 1000;
 8002d2c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002d30:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    csp_conn_t *conn = csp_connect(CSP_PRIO_NORM, dst, dport, timeout_ms, CSP_O_NONE);
 8002d34:	f897 20f6 	ldrb.w	r2, [r7, #246]	@ 0xf6
 8002d38:	f897 10f7 	ldrb.w	r1, [r7, #247]	@ 0xf7
 8002d3c:	2300      	movs	r3, #0
 8002d3e:	9300      	str	r3, [sp, #0]
 8002d40:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002d44:	2002      	movs	r0, #2
 8002d46:	f00b fa33 	bl	800e1b0 <csp_connect>
 8002d4a:	f8c7 00ec 	str.w	r0, [r7, #236]	@ 0xec
    if (conn == NULL) {
 8002d4e:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d108      	bne.n	8002d68 <CMD_Send_CSP+0x198>
        embeddedCliPrint(cli, "csp_connect failed");
 8002d56:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d5a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d5e:	4987      	ldr	r1, [pc, #540]	@ (8002f7c <CMD_Send_CSP+0x3ac>)
 8002d60:	6818      	ldr	r0, [r3, #0]
 8002d62:	f001 f93b 	bl	8003fdc <embeddedCliPrint>
        return;
 8002d66:	e0ff      	b.n	8002f68 <CMD_Send_CSP+0x398>
    }

    csp_packet_t *pkt = csp_buffer_get(msg_len);
 8002d68:	f8d7 0114 	ldr.w	r0, [r7, #276]	@ 0x114
 8002d6c:	f00a fe7c 	bl	800da68 <csp_buffer_get>
 8002d70:	f8c7 00e8 	str.w	r0, [r7, #232]	@ 0xe8
    if (pkt == NULL) {
 8002d74:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d10c      	bne.n	8002d96 <CMD_Send_CSP+0x1c6>
        csp_close(conn);
 8002d7c:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002d80:	f00b f9b1 	bl	800e0e6 <csp_close>
        embeddedCliPrint(cli, "csp_buffer_get failed");
 8002d84:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d88:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002d8c:	497c      	ldr	r1, [pc, #496]	@ (8002f80 <CMD_Send_CSP+0x3b0>)
 8002d8e:	6818      	ldr	r0, [r3, #0]
 8002d90:	f001 f924 	bl	8003fdc <embeddedCliPrint>
        return;
 8002d94:	e0e8      	b.n	8002f68 <CMD_Send_CSP+0x398>
    }

    const char *hex_str = embeddedCliGetToken(args, 3);
 8002d96:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002d9a:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8002d9e:	2103      	movs	r1, #3
 8002da0:	6818      	ldr	r0, [r3, #0]
 8002da2:	f001 f9dd 	bl	8004160 <embeddedCliGetToken>
 8002da6:	f8c7 00e4 	str.w	r0, [r7, #228]	@ 0xe4
    size_t hex_len = strlen(hex_str);
 8002daa:	f8d7 00e4 	ldr.w	r0, [r7, #228]	@ 0xe4
 8002dae:	f7fd faa1 	bl	80002f4 <strlen>
 8002db2:	f8c7 00e0 	str.w	r0, [r7, #224]	@ 0xe0

    if (hex_len % 2 != 0) {
 8002db6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002dba:	f003 0301 	and.w	r3, r3, #1
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d010      	beq.n	8002de4 <CMD_Send_CSP+0x214>
        embeddedCliPrint(cli, "Invalid hex string: odd number of digits");
 8002dc2:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002dc6:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002dca:	496e      	ldr	r1, [pc, #440]	@ (8002f84 <CMD_Send_CSP+0x3b4>)
 8002dcc:	6818      	ldr	r0, [r3, #0]
 8002dce:	f001 f905 	bl	8003fdc <embeddedCliPrint>
        csp_close(conn);
 8002dd2:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002dd6:	f00b f986 	bl	800e0e6 <csp_close>
        csp_buffer_free(pkt);
 8002dda:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 8002dde:	f00a fedf 	bl	800dba0 <csp_buffer_free>
        return;
 8002de2:	e0c1      	b.n	8002f68 <CMD_Send_CSP+0x398>
    }

    pkt->length = (uint16_t)(hex_len / 2);
 8002de4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002de8:	085b      	lsrs	r3, r3, #1
 8002dea:	b29a      	uxth	r2, r3
 8002dec:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002df0:	815a      	strh	r2, [r3, #10]

    for (size_t i = 0; i < pkt->length; i++) {
 8002df2:	2300      	movs	r3, #0
 8002df4:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002df8:	e044      	b.n	8002e84 <CMD_Send_CSP+0x2b4>
        char byte_str[3] = { hex_str[i*2], hex_str[i*2 + 1], '\0' };
 8002dfa:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002dfe:	005b      	lsls	r3, r3, #1
 8002e00:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002e04:	4413      	add	r3, r2
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
 8002e0c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002e10:	005b      	lsls	r3, r3, #1
 8002e12:	3301      	adds	r3, #1
 8002e14:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8002e18:	4413      	add	r3, r2
 8002e1a:	781b      	ldrb	r3, [r3, #0]
 8002e1c:	f887 3095 	strb.w	r3, [r7, #149]	@ 0x95
 8002e20:	2300      	movs	r3, #0
 8002e22:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
        unsigned int byte_val = 0;
 8002e26:	2300      	movs	r3, #0
 8002e28:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
        if (sscanf(byte_str, "%2x", &byte_val) != 1) {
 8002e2c:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 8002e30:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8002e34:	4954      	ldr	r1, [pc, #336]	@ (8002f88 <CMD_Send_CSP+0x3b8>)
 8002e36:	4618      	mov	r0, r3
 8002e38:	f01b fd16 	bl	801e868 <siscanf>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b01      	cmp	r3, #1
 8002e40:	d010      	beq.n	8002e64 <CMD_Send_CSP+0x294>
            embeddedCliPrint(cli, "Invalid hex digit");
 8002e42:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002e46:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002e4a:	4950      	ldr	r1, [pc, #320]	@ (8002f8c <CMD_Send_CSP+0x3bc>)
 8002e4c:	6818      	ldr	r0, [r3, #0]
 8002e4e:	f001 f8c5 	bl	8003fdc <embeddedCliPrint>
            csp_close(conn);
 8002e52:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002e56:	f00b f946 	bl	800e0e6 <csp_close>
            csp_buffer_free(pkt);
 8002e5a:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 8002e5e:	f00a fe9f 	bl	800dba0 <csp_buffer_free>
 8002e62:	e081      	b.n	8002f68 <CMD_Send_CSP+0x398>
            return;
        }
        pkt->data[i] = (uint8_t)byte_val;
 8002e64:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002e68:	b2d9      	uxtb	r1, r3
 8002e6a:	f8d7 20e8 	ldr.w	r2, [r7, #232]	@ 0xe8
 8002e6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002e72:	4413      	add	r3, r2
 8002e74:	3310      	adds	r3, #16
 8002e76:	460a      	mov	r2, r1
 8002e78:	701a      	strb	r2, [r3, #0]
    for (size_t i = 0; i < pkt->length; i++) {
 8002e7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002e7e:	3301      	adds	r3, #1
 8002e80:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8002e84:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002e88:	895b      	ldrh	r3, [r3, #10]
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d3b2      	bcc.n	8002dfa <CMD_Send_CSP+0x22a>
//	size_t l = strlen(tk);
//	memcpy(&pkt->data[off], tk, l);
//	off += l;
//	if (i != tok_count) pkt->data[off++] = ' ';

    if (csp_send(conn, pkt, 1000) == CSP_ERR_NONE) {
 8002e94:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002e98:	f8d7 10e8 	ldr.w	r1, [r7, #232]	@ 0xe8
 8002e9c:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002ea0:	f00b fcd6 	bl	800e850 <csp_send>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d110      	bne.n	8002ecc <CMD_Send_CSP+0x2fc>
        csp_buffer_free(pkt);
 8002eaa:	f8d7 00e8 	ldr.w	r0, [r7, #232]	@ 0xe8
 8002eae:	f00a fe77 	bl	800dba0 <csp_buffer_free>
        csp_close(conn);
 8002eb2:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002eb6:	f00b f916 	bl	800e0e6 <csp_close>
        embeddedCliPrint(cli, "csp_send failed");
 8002eba:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002ebe:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002ec2:	4933      	ldr	r1, [pc, #204]	@ (8002f90 <CMD_Send_CSP+0x3c0>)
 8002ec4:	6818      	ldr	r0, [r3, #0]
 8002ec6:	f001 f889 	bl	8003fdc <embeddedCliPrint>
        return;
 8002eca:	e04d      	b.n	8002f68 <CMD_Send_CSP+0x398>
    }

    csp_packet_t *reply = csp_read(conn, 1000);
 8002ecc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8002ed0:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002ed4:	f00b fbb2 	bl	800e63c <csp_read>
 8002ed8:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc
    if (reply) {
 8002edc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d022      	beq.n	8002f2a <CMD_Send_CSP+0x35a>
        char out[128];
        snprintf(out, sizeof(out), "Reply (%u bytes): %.*s", reply->length, reply->length, reply->data);
 8002ee4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ee8:	895b      	ldrh	r3, [r3, #10]
 8002eea:	4619      	mov	r1, r3
 8002eec:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ef0:	895b      	ldrh	r3, [r3, #10]
 8002ef2:	461a      	mov	r2, r3
 8002ef4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8002ef8:	3310      	adds	r3, #16
 8002efa:	f107 0010 	add.w	r0, r7, #16
 8002efe:	9301      	str	r3, [sp, #4]
 8002f00:	9200      	str	r2, [sp, #0]
 8002f02:	460b      	mov	r3, r1
 8002f04:	4a23      	ldr	r2, [pc, #140]	@ (8002f94 <CMD_Send_CSP+0x3c4>)
 8002f06:	2180      	movs	r1, #128	@ 0x80
 8002f08:	f01b fc56 	bl	801e7b8 <sniprintf>
        embeddedCliPrint(cli, out);
 8002f0c:	f107 0210 	add.w	r2, r7, #16
 8002f10:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f14:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f18:	4611      	mov	r1, r2
 8002f1a:	6818      	ldr	r0, [r3, #0]
 8002f1c:	f001 f85e 	bl	8003fdc <embeddedCliPrint>
        csp_buffer_free(reply);
 8002f20:	f8d7 00dc 	ldr.w	r0, [r7, #220]	@ 0xdc
 8002f24:	f00a fe3c 	bl	800dba0 <csp_buffer_free>
 8002f28:	e007      	b.n	8002f3a <CMD_Send_CSP+0x36a>
    } else {
        embeddedCliPrint(cli, "No reply received (timeout)");
 8002f2a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f2e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f32:	4919      	ldr	r1, [pc, #100]	@ (8002f98 <CMD_Send_CSP+0x3c8>)
 8002f34:	6818      	ldr	r0, [r3, #0]
 8002f36:	f001 f851 	bl	8003fdc <embeddedCliPrint>
    }

    csp_close(conn);
 8002f3a:	f8d7 00ec 	ldr.w	r0, [r7, #236]	@ 0xec
 8002f3e:	f00b f8d2 	bl	800e0e6 <csp_close>

    char out2[64];
    snprintf(out2, sizeof(out2), "Sent %u bytes", (unsigned)pkt->length);
 8002f42:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8002f46:	895b      	ldrh	r3, [r3, #10]
 8002f48:	f107 0098 	add.w	r0, r7, #152	@ 0x98
 8002f4c:	4a13      	ldr	r2, [pc, #76]	@ (8002f9c <CMD_Send_CSP+0x3cc>)
 8002f4e:	2140      	movs	r1, #64	@ 0x40
 8002f50:	f01b fc32 	bl	801e7b8 <sniprintf>
    embeddedCliPrint(cli, out2);
 8002f54:	f107 0298 	add.w	r2, r7, #152	@ 0x98
 8002f58:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8002f5c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8002f60:	4611      	mov	r1, r2
 8002f62:	6818      	ldr	r0, [r3, #0]
 8002f64:	f001 f83a 	bl	8003fdc <embeddedCliPrint>
}
 8002f68:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8002f6c:	46bd      	mov	sp, r7
 8002f6e:	bd80      	pop	{r7, pc}
 8002f70:	0802065c 	.word	0x0802065c
 8002f74:	08020684 	.word	0x08020684
 8002f78:	080206a4 	.word	0x080206a4
 8002f7c:	080206b4 	.word	0x080206b4
 8002f80:	080206c8 	.word	0x080206c8
 8002f84:	080206e0 	.word	0x080206e0
 8002f88:	0802070c 	.word	0x0802070c
 8002f8c:	08020710 	.word	0x08020710
 8002f90:	08020724 	.word	0x08020724
 8002f94:	08020734 	.word	0x08020734
 8002f98:	0802074c 	.word	0x0802074c
 8002f9c:	08020768 	.word	0x08020768

08002fa0 <CMD_Close>:


static void CMD_Close(EmbeddedCli *cli, char *args, void *context){
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b084      	sub	sp, #16
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	60f8      	str	r0, [r7, #12]
 8002fa8:	60b9      	str	r1, [r7, #8]
 8002faa:	607a      	str	r2, [r7, #4]
	csp_close(conn);
 8002fac:	4b06      	ldr	r3, [pc, #24]	@ (8002fc8 <CMD_Close+0x28>)
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	4618      	mov	r0, r3
 8002fb2:	f00b f898 	bl	800e0e6 <csp_close>
	embeddedCliPrint(cli, "Close CSP");
 8002fb6:	4905      	ldr	r1, [pc, #20]	@ (8002fcc <CMD_Close+0x2c>)
 8002fb8:	68f8      	ldr	r0, [r7, #12]
 8002fba:	f001 f80f 	bl	8003fdc <embeddedCliPrint>
}
 8002fbe:	bf00      	nop
 8002fc0:	3710      	adds	r7, #16
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	24001e20 	.word	0x24001e20
 8002fcc:	08020778 	.word	0x08020778

08002fd0 <CMD_Get_Temperature>:

static void CMD_Get_Temperature(EmbeddedCli *cli, char *args, void *context){
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b09c      	sub	sp, #112	@ 0x70
 8002fd4:	af02      	add	r7, sp, #8
 8002fd6:	60f8      	str	r0, [r7, #12]
 8002fd8:	60b9      	str	r1, [r7, #8]
 8002fda:	607a      	str	r2, [r7, #4]
	(void) context;

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 8002fdc:	68b8      	ldr	r0, [r7, #8]
 8002fde:	f001 f8f5 	bl	80041cc <embeddedCliGetTokenCount>
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
    if (tok_count < 1) {
 8002fe8:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d104      	bne.n	8002ffa <CMD_Get_Temperature+0x2a>
        embeddedCliPrint(cli, "Usage: get_temperature <index>");
 8002ff0:	4927      	ldr	r1, [pc, #156]	@ (8003090 <CMD_Get_Temperature+0xc0>)
 8002ff2:	68f8      	ldr	r0, [r7, #12]
 8002ff4:	f000 fff2 	bl	8003fdc <embeddedCliPrint>
        return;
 8002ff8:	e047      	b.n	800308a <CMD_Get_Temperature+0xba>
    }

    const char *s_index = embeddedCliGetToken(args, 1);
 8002ffa:	2101      	movs	r1, #1
 8002ffc:	68b8      	ldr	r0, [r7, #8]
 8002ffe:	f001 f8af 	bl	8004160 <embeddedCliGetToken>
 8003002:	6638      	str	r0, [r7, #96]	@ 0x60
    long index = strtol(s_index, NULL, 0);
 8003004:	2200      	movs	r2, #0
 8003006:	2100      	movs	r1, #0
 8003008:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800300a:	f01b fa99 	bl	801e540 <strtol>
 800300e:	65f8      	str	r0, [r7, #92]	@ 0x5c
    if (index < 1 || index > 3) {
 8003010:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003012:	2b00      	cmp	r3, #0
 8003014:	dd02      	ble.n	800301c <CMD_Get_Temperature+0x4c>
 8003016:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003018:	2b03      	cmp	r3, #3
 800301a:	dd04      	ble.n	8003026 <CMD_Get_Temperature+0x56>
        embeddedCliPrint(cli, "Index must be 1, 2, or 3\r\n");
 800301c:	491d      	ldr	r1, [pc, #116]	@ (8003094 <CMD_Get_Temperature+0xc4>)
 800301e:	68f8      	ldr	r0, [r7, #12]
 8003020:	f000 ffdc 	bl	8003fdc <embeddedCliPrint>
        return;
 8003024:	e031      	b.n	800308a <CMD_Get_Temperature+0xba>
    }

    uint16_t raw = ADC1_ReadIndex((uint8_t)index);
 8003026:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003028:	b2db      	uxtb	r3, r3
 800302a:	4618      	mov	r0, r3
 800302c:	f7ff f8c0 	bl	80021b0 <ADC1_ReadIndex>
 8003030:	4603      	mov	r3, r0
 8003032:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (raw == 0xFFFF) {
 8003036:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800303a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800303e:	4293      	cmp	r3, r2
 8003040:	d104      	bne.n	800304c <CMD_Get_Temperature+0x7c>
        embeddedCliPrint(cli, "Invalid ADC channel index\r\n");
 8003042:	4915      	ldr	r1, [pc, #84]	@ (8003098 <CMD_Get_Temperature+0xc8>)
 8003044:	68f8      	ldr	r0, [r7, #12]
 8003046:	f000 ffc9 	bl	8003fdc <embeddedCliPrint>
        return;
 800304a:	e01e      	b.n	800308a <CMD_Get_Temperature+0xba>
    }

    int32_t temperature = ((raw* 3300)- (500* 65535))/ 65535 ;
 800304c:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8003050:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8003054:	fb03 f202 	mul.w	r2, r3, r2
 8003058:	4b10      	ldr	r3, [pc, #64]	@ (800309c <CMD_Get_Temperature+0xcc>)
 800305a:	4413      	add	r3, r2
 800305c:	4a10      	ldr	r2, [pc, #64]	@ (80030a0 <CMD_Get_Temperature+0xd0>)
 800305e:	fb82 1203 	smull	r1, r2, r2, r3
 8003062:	441a      	add	r2, r3
 8003064:	13d2      	asrs	r2, r2, #15
 8003066:	17db      	asrs	r3, r3, #31
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	657b      	str	r3, [r7, #84]	@ 0x54

    char buf[64];
    snprintf(buf, sizeof(buf), "board_temp_%ld: temperature=%ld C\r\n", index, temperature);
 800306c:	f107 0014 	add.w	r0, r7, #20
 8003070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003072:	9300      	str	r3, [sp, #0]
 8003074:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003076:	4a0b      	ldr	r2, [pc, #44]	@ (80030a4 <CMD_Get_Temperature+0xd4>)
 8003078:	2140      	movs	r1, #64	@ 0x40
 800307a:	f01b fb9d 	bl	801e7b8 <sniprintf>
    embeddedCliPrint(cli, buf);
 800307e:	f107 0314 	add.w	r3, r7, #20
 8003082:	4619      	mov	r1, r3
 8003084:	68f8      	ldr	r0, [r7, #12]
 8003086:	f000 ffa9 	bl	8003fdc <embeddedCliPrint>

}
 800308a:	3768      	adds	r7, #104	@ 0x68
 800308c:	46bd      	mov	sp, r7
 800308e:	bd80      	pop	{r7, pc}
 8003090:	08020784 	.word	0x08020784
 8003094:	080207a4 	.word	0x080207a4
 8003098:	080207c0 	.word	0x080207c0
 800309c:	fe0c01f4 	.word	0xfe0c01f4
 80030a0:	80008001 	.word	0x80008001
 80030a4:	080207dc 	.word	0x080207dc

080030a8 <CMD_Get_Current>:

static void CMD_Get_Current(EmbeddedCli *cli, char *args, void *context){
 80030a8:	b580      	push	{r7, lr}
 80030aa:	b096      	sub	sp, #88	@ 0x58
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	60f8      	str	r0, [r7, #12]
 80030b0:	60b9      	str	r1, [r7, #8]
 80030b2:	607a      	str	r2, [r7, #4]

	uint16_t raw = ADC2_Read();
 80030b4:	f7ff f85a 	bl	800216c <ADC2_Read>
 80030b8:	4603      	mov	r3, r0
 80030ba:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
	uint32_t current = ((raw*33)/65535)* 549;
 80030be:	f8b7 2056 	ldrh.w	r2, [r7, #86]	@ 0x56
 80030c2:	4613      	mov	r3, r2
 80030c4:	015b      	lsls	r3, r3, #5
 80030c6:	4413      	add	r3, r2
 80030c8:	4a0e      	ldr	r2, [pc, #56]	@ (8003104 <CMD_Get_Current+0x5c>)
 80030ca:	fb82 1203 	smull	r1, r2, r2, r3
 80030ce:	441a      	add	r2, r3
 80030d0:	13d2      	asrs	r2, r2, #15
 80030d2:	17db      	asrs	r3, r3, #31
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	f240 2225 	movw	r2, #549	@ 0x225
 80030da:	fb02 f303 	mul.w	r3, r2, r3
 80030de:	653b      	str	r3, [r7, #80]	@ 0x50

    char buf[64];
    snprintf(buf, sizeof(buf), "board_temp_current: current=%ld mA\r\n", current);
 80030e0:	f107 0010 	add.w	r0, r7, #16
 80030e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80030e6:	4a08      	ldr	r2, [pc, #32]	@ (8003108 <CMD_Get_Current+0x60>)
 80030e8:	2140      	movs	r1, #64	@ 0x40
 80030ea:	f01b fb65 	bl	801e7b8 <sniprintf>
    embeddedCliPrint(cli, buf);
 80030ee:	f107 0310 	add.w	r3, r7, #16
 80030f2:	4619      	mov	r1, r3
 80030f4:	68f8      	ldr	r0, [r7, #12]
 80030f6:	f000 ff71 	bl	8003fdc <embeddedCliPrint>
}
 80030fa:	bf00      	nop
 80030fc:	3758      	adds	r7, #88	@ 0x58
 80030fe:	46bd      	mov	sp, r7
 8003100:	bd80      	pop	{r7, pc}
 8003102:	bf00      	nop
 8003104:	80008001 	.word	0x80008001
 8003108:	08020800 	.word	0x08020800

0800310c <CMD_Send_LVDS>:

static void CMD_Send_LVDS(EmbeddedCli *cli, char *args, void *context){
 800310c:	b580      	push	{r7, lr}
 800310e:	b084      	sub	sp, #16
 8003110:	af00      	add	r7, sp, #0
 8003112:	60f8      	str	r0, [r7, #12]
 8003114:	60b9      	str	r1, [r7, #8]
 8003116:	607a      	str	r2, [r7, #4]
//        data[i] = (uint8_t)byte_val;
//    }

//    spi_ll_tx_hdtx(SPI1, payload, sizeof(payload));

	SPI_Transmit(SPI2,0xAA);
 8003118:	21aa      	movs	r1, #170	@ 0xaa
 800311a:	4803      	ldr	r0, [pc, #12]	@ (8003128 <CMD_Send_LVDS+0x1c>)
 800311c:	f7ff f8bf 	bl	800229e <SPI_Transmit>
}
 8003120:	bf00      	nop
 8003122:	3710      	adds	r7, #16
 8003124:	46bd      	mov	sp, r7
 8003126:	bd80      	pop	{r7, pc}
 8003128:	40003800 	.word	0x40003800

0800312c <CMD_Create_Folder>:

static void CMD_Create_Folder(EmbeddedCli *cli, char *args, void *context){
 800312c:	b580      	push	{r7, lr}
 800312e:	b096      	sub	sp, #88	@ 0x58
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
	char buf[64];

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 8003138:	68b8      	ldr	r0, [r7, #8]
 800313a:	f001 f847 	bl	80041cc <embeddedCliGetTokenCount>
 800313e:	4603      	mov	r3, r0
 8003140:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    if (tok_count < 1) {
 8003144:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8003148:	2b00      	cmp	r3, #0
 800314a:	d104      	bne.n	8003156 <CMD_Create_Folder+0x2a>
        embeddedCliPrint(cli, "Usage: create_folder <name>\r\n");
 800314c:	4919      	ldr	r1, [pc, #100]	@ (80031b4 <CMD_Create_Folder+0x88>)
 800314e:	68f8      	ldr	r0, [r7, #12]
 8003150:	f000 ff44 	bl	8003fdc <embeddedCliPrint>
 8003154:	e02b      	b.n	80031ae <CMD_Create_Folder+0x82>
        return;
    }

    const char *foldername = embeddedCliGetToken(args, 1);
 8003156:	2101      	movs	r1, #1
 8003158:	68b8      	ldr	r0, [r7, #8]
 800315a:	f001 f801 	bl	8004160 <embeddedCliGetToken>
 800315e:	6538      	str	r0, [r7, #80]	@ 0x50

    res = f_mkdir(foldername);
 8003160:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8003162:	f009 fa97 	bl	800c694 <f_mkdir>
 8003166:	4603      	mov	r3, r0
 8003168:	461a      	mov	r2, r3
 800316a:	4b13      	ldr	r3, [pc, #76]	@ (80031b8 <CMD_Create_Folder+0x8c>)
 800316c:	701a      	strb	r2, [r3, #0]
    if (res == FR_OK){
 800316e:	4b12      	ldr	r3, [pc, #72]	@ (80031b8 <CMD_Create_Folder+0x8c>)
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10d      	bne.n	8003192 <CMD_Create_Folder+0x66>
        snprintf(buf, sizeof(buf), "Folder created: %s\r\n", foldername);
 8003176:	f107 0010 	add.w	r0, r7, #16
 800317a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800317c:	4a0f      	ldr	r2, [pc, #60]	@ (80031bc <CMD_Create_Folder+0x90>)
 800317e:	2140      	movs	r1, #64	@ 0x40
 8003180:	f01b fb1a 	bl	801e7b8 <sniprintf>
        embeddedCliPrint(cli, buf);
 8003184:	f107 0310 	add.w	r3, r7, #16
 8003188:	4619      	mov	r1, r3
 800318a:	68f8      	ldr	r0, [r7, #12]
 800318c:	f000 ff26 	bl	8003fdc <embeddedCliPrint>
 8003190:	e00d      	b.n	80031ae <CMD_Create_Folder+0x82>
    } else {
        snprintf(buf, sizeof(buf), "f_mkdir failed: %d\r\n", res);
 8003192:	4b09      	ldr	r3, [pc, #36]	@ (80031b8 <CMD_Create_Folder+0x8c>)
 8003194:	781b      	ldrb	r3, [r3, #0]
 8003196:	f107 0010 	add.w	r0, r7, #16
 800319a:	4a09      	ldr	r2, [pc, #36]	@ (80031c0 <CMD_Create_Folder+0x94>)
 800319c:	2140      	movs	r1, #64	@ 0x40
 800319e:	f01b fb0b 	bl	801e7b8 <sniprintf>
        embeddedCliPrint(cli, buf);
 80031a2:	f107 0310 	add.w	r3, r7, #16
 80031a6:	4619      	mov	r1, r3
 80031a8:	68f8      	ldr	r0, [r7, #12]
 80031aa:	f000 ff17 	bl	8003fdc <embeddedCliPrint>
    }
}
 80031ae:	3758      	adds	r7, #88	@ 0x58
 80031b0:	46bd      	mov	sp, r7
 80031b2:	bd80      	pop	{r7, pc}
 80031b4:	08020828 	.word	0x08020828
 80031b8:	24002284 	.word	0x24002284
 80031bc:	08020848 	.word	0x08020848
 80031c0:	08020860 	.word	0x08020860

080031c4 <CMD_Create_File>:

static void CMD_Create_File(EmbeddedCli *cli, char *args, void *context){
 80031c4:	b580      	push	{r7, lr}
 80031c6:	b096      	sub	sp, #88	@ 0x58
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	60f8      	str	r0, [r7, #12]
 80031cc:	60b9      	str	r1, [r7, #8]
 80031ce:	607a      	str	r2, [r7, #4]
	char buf[64];

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 80031d0:	68b8      	ldr	r0, [r7, #8]
 80031d2:	f000 fffb 	bl	80041cc <embeddedCliGetTokenCount>
 80031d6:	4603      	mov	r3, r0
 80031d8:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
    if (tok_count < 1) {
 80031dc:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d104      	bne.n	80031ee <CMD_Create_File+0x2a>
        embeddedCliPrint(cli, "Usage: create_file <name>\r\n");
 80031e4:	491a      	ldr	r1, [pc, #104]	@ (8003250 <CMD_Create_File+0x8c>)
 80031e6:	68f8      	ldr	r0, [r7, #12]
 80031e8:	f000 fef8 	bl	8003fdc <embeddedCliPrint>
 80031ec:	e02d      	b.n	800324a <CMD_Create_File+0x86>
        return;
    }

    const char *filename = embeddedCliGetToken(args, 1);
 80031ee:	2101      	movs	r1, #1
 80031f0:	68b8      	ldr	r0, [r7, #8]
 80031f2:	f000 ffb5 	bl	8004160 <embeddedCliGetToken>
 80031f6:	6538      	str	r0, [r7, #80]	@ 0x50

    res = f_open(&file, filename, FA_CREATE_ALWAYS | FA_WRITE);
 80031f8:	220a      	movs	r2, #10
 80031fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80031fc:	4815      	ldr	r0, [pc, #84]	@ (8003254 <CMD_Create_File+0x90>)
 80031fe:	f008 fa41 	bl	800b684 <f_open>
 8003202:	4603      	mov	r3, r0
 8003204:	461a      	mov	r2, r3
 8003206:	4b14      	ldr	r3, [pc, #80]	@ (8003258 <CMD_Create_File+0x94>)
 8003208:	701a      	strb	r2, [r3, #0]
    if (res == FR_OK){
 800320a:	4b13      	ldr	r3, [pc, #76]	@ (8003258 <CMD_Create_File+0x94>)
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	2b00      	cmp	r3, #0
 8003210:	d10d      	bne.n	800322e <CMD_Create_File+0x6a>
        snprintf(buf, sizeof(buf), "File created: %s\r\n", filename);
 8003212:	f107 0010 	add.w	r0, r7, #16
 8003216:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003218:	4a10      	ldr	r2, [pc, #64]	@ (800325c <CMD_Create_File+0x98>)
 800321a:	2140      	movs	r1, #64	@ 0x40
 800321c:	f01b facc 	bl	801e7b8 <sniprintf>
        embeddedCliPrint(cli, buf);
 8003220:	f107 0310 	add.w	r3, r7, #16
 8003224:	4619      	mov	r1, r3
 8003226:	68f8      	ldr	r0, [r7, #12]
 8003228:	f000 fed8 	bl	8003fdc <embeddedCliPrint>
 800322c:	e00d      	b.n	800324a <CMD_Create_File+0x86>
    } else {
        snprintf(buf, sizeof(buf), "f_open failed: %d\r\n", res);
 800322e:	4b0a      	ldr	r3, [pc, #40]	@ (8003258 <CMD_Create_File+0x94>)
 8003230:	781b      	ldrb	r3, [r3, #0]
 8003232:	f107 0010 	add.w	r0, r7, #16
 8003236:	4a0a      	ldr	r2, [pc, #40]	@ (8003260 <CMD_Create_File+0x9c>)
 8003238:	2140      	movs	r1, #64	@ 0x40
 800323a:	f01b fabd 	bl	801e7b8 <sniprintf>
        embeddedCliPrint(cli, buf);
 800323e:	f107 0310 	add.w	r3, r7, #16
 8003242:	4619      	mov	r1, r3
 8003244:	68f8      	ldr	r0, [r7, #12]
 8003246:	f000 fec9 	bl	8003fdc <embeddedCliPrint>
    }

}
 800324a:	3758      	adds	r7, #88	@ 0x58
 800324c:	46bd      	mov	sp, r7
 800324e:	bd80      	pop	{r7, pc}
 8003250:	08020878 	.word	0x08020878
 8003254:	2400205c 	.word	0x2400205c
 8003258:	24002284 	.word	0x24002284
 800325c:	08020894 	.word	0x08020894
 8003260:	080208a8 	.word	0x080208a8

08003264 <CMD_Write_eMMC>:

static void CMD_Write_eMMC(EmbeddedCli *cli, char *args, void *context){
 8003264:	b580      	push	{r7, lr}
 8003266:	b0a2      	sub	sp, #136	@ 0x88
 8003268:	af02      	add	r7, sp, #8
 800326a:	60f8      	str	r0, [r7, #12]
 800326c:	60b9      	str	r1, [r7, #8]
 800326e:	607a      	str	r2, [r7, #4]
	(void)context;
	char msg[80];
	UINT bw;

	uint16_t tok_count = embeddedCliGetTokenCount(args);
 8003270:	68b8      	ldr	r0, [r7, #8]
 8003272:	f000 ffab 	bl	80041cc <embeddedCliGetTokenCount>
 8003276:	4603      	mov	r3, r0
 8003278:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
	if (tok_count < 3) {
 800327c:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8003280:	2b02      	cmp	r3, #2
 8003282:	d804      	bhi.n	800328e <CMD_Write_eMMC+0x2a>
		embeddedCliPrint(cli, "Usage: echo [data] [>] [>>] <path>\r\n");
 8003284:	4958      	ldr	r1, [pc, #352]	@ (80033e8 <CMD_Write_eMMC+0x184>)
 8003286:	68f8      	ldr	r0, [r7, #12]
 8003288:	f000 fea8 	bl	8003fdc <embeddedCliPrint>
		return;
 800328c:	e0a9      	b.n	80033e2 <CMD_Write_eMMC+0x17e>
	}

	int flag = 0;
 800328e:	2300      	movs	r3, #0
 8003290:	67fb      	str	r3, [r7, #124]	@ 0x7c
	const char *target = NULL;
 8003292:	2300      	movs	r3, #0
 8003294:	67bb      	str	r3, [r7, #120]	@ 0x78


	for (uint16_t i = 2; i <= tok_count; ++i) {
 8003296:	2302      	movs	r3, #2
 8003298:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
 800329c:	e021      	b.n	80032e2 <CMD_Write_eMMC+0x7e>
		const char *tk = embeddedCliGetToken(args, i);
 800329e:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 80032a2:	4619      	mov	r1, r3
 80032a4:	68b8      	ldr	r0, [r7, #8]
 80032a6:	f000 ff5b 	bl	8004160 <embeddedCliGetToken>
 80032aa:	66b8      	str	r0, [r7, #104]	@ 0x68
		if (strcmp(tk, ">") == 0) flag = 1;
 80032ac:	494f      	ldr	r1, [pc, #316]	@ (80033ec <CMD_Write_eMMC+0x188>)
 80032ae:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80032b0:	f7fd f816 	bl	80002e0 <strcmp>
 80032b4:	4603      	mov	r3, r0
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	d102      	bne.n	80032c0 <CMD_Write_eMMC+0x5c>
 80032ba:	2301      	movs	r3, #1
 80032bc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80032be:	e00b      	b.n	80032d8 <CMD_Write_eMMC+0x74>
		else if (strcmp(tk, ">>") == 0) flag = 0;
 80032c0:	494b      	ldr	r1, [pc, #300]	@ (80033f0 <CMD_Write_eMMC+0x18c>)
 80032c2:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80032c4:	f7fd f80c 	bl	80002e0 <strcmp>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d102      	bne.n	80032d4 <CMD_Write_eMMC+0x70>
 80032ce:	2300      	movs	r3, #0
 80032d0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80032d2:	e001      	b.n	80032d8 <CMD_Write_eMMC+0x74>
		else target = tk;
 80032d4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80032d6:	67bb      	str	r3, [r7, #120]	@ 0x78
	for (uint16_t i = 2; i <= tok_count; ++i) {
 80032d8:	f8b7 3076 	ldrh.w	r3, [r7, #118]	@ 0x76
 80032dc:	3301      	adds	r3, #1
 80032de:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76
 80032e2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80032e6:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 80032ea:	429a      	cmp	r2, r3
 80032ec:	d9d7      	bls.n	800329e <CMD_Write_eMMC+0x3a>
	}

	if (!target) {
 80032ee:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80032f0:	2b00      	cmp	r3, #0
 80032f2:	d104      	bne.n	80032fe <CMD_Write_eMMC+0x9a>
		embeddedCliPrint(cli, "echo: missing operand\r\n");
 80032f4:	493f      	ldr	r1, [pc, #252]	@ (80033f4 <CMD_Write_eMMC+0x190>)
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f000 fe70 	bl	8003fdc <embeddedCliPrint>
		return;
 80032fc:	e071      	b.n	80033e2 <CMD_Write_eMMC+0x17e>
	}

    const char *filename = embeddedCliGetToken(args, 3);
 80032fe:	2103      	movs	r1, #3
 8003300:	68b8      	ldr	r0, [r7, #8]
 8003302:	f000 ff2d 	bl	8004160 <embeddedCliGetToken>
 8003306:	6738      	str	r0, [r7, #112]	@ 0x70
    const char *text     = embeddedCliGetToken(args, 1);
 8003308:	2101      	movs	r1, #1
 800330a:	68b8      	ldr	r0, [r7, #8]
 800330c:	f000 ff28 	bl	8004160 <embeddedCliGetToken>
 8003310:	66f8      	str	r0, [r7, #108]	@ 0x6c

    if(flag) {
 8003312:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8003314:	2b00      	cmp	r3, #0
 8003316:	d032      	beq.n	800337e <CMD_Write_eMMC+0x11a>
    	res = f_open(&file, filename, FA_CREATE_ALWAYS | FA_WRITE);
 8003318:	220a      	movs	r2, #10
 800331a:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800331c:	4836      	ldr	r0, [pc, #216]	@ (80033f8 <CMD_Write_eMMC+0x194>)
 800331e:	f008 f9b1 	bl	800b684 <f_open>
 8003322:	4603      	mov	r3, r0
 8003324:	461a      	mov	r2, r3
 8003326:	4b35      	ldr	r3, [pc, #212]	@ (80033fc <CMD_Write_eMMC+0x198>)
 8003328:	701a      	strb	r2, [r3, #0]
    	if (res != FR_OK) {
 800332a:	4b34      	ldr	r3, [pc, #208]	@ (80033fc <CMD_Write_eMMC+0x198>)
 800332c:	781b      	ldrb	r3, [r3, #0]
 800332e:	2b00      	cmp	r3, #0
 8003330:	d010      	beq.n	8003354 <CMD_Write_eMMC+0xf0>
			snprintf(msg, sizeof(msg), "echo: cannot open '%s' (%d)\r\n", filename, res);
 8003332:	4b32      	ldr	r3, [pc, #200]	@ (80033fc <CMD_Write_eMMC+0x198>)
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	f107 0018 	add.w	r0, r7, #24
 800333a:	9300      	str	r3, [sp, #0]
 800333c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800333e:	4a30      	ldr	r2, [pc, #192]	@ (8003400 <CMD_Write_eMMC+0x19c>)
 8003340:	2150      	movs	r1, #80	@ 0x50
 8003342:	f01b fa39 	bl	801e7b8 <sniprintf>
			embeddedCliPrint(cli, msg);
 8003346:	f107 0318 	add.w	r3, r7, #24
 800334a:	4619      	mov	r1, r3
 800334c:	68f8      	ldr	r0, [r7, #12]
 800334e:	f000 fe45 	bl	8003fdc <embeddedCliPrint>
			return;
 8003352:	e046      	b.n	80033e2 <CMD_Write_eMMC+0x17e>
    	}

	f_write(&file, text, strlen(text), &bw);
 8003354:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003356:	f7fc ffcd 	bl	80002f4 <strlen>
 800335a:	4602      	mov	r2, r0
 800335c:	f107 0314 	add.w	r3, r7, #20
 8003360:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8003362:	4825      	ldr	r0, [pc, #148]	@ (80033f8 <CMD_Write_eMMC+0x194>)
 8003364:	f008 fc4b 	bl	800bbfe <f_write>
	f_write(&file, "\r\n", 2, &bw);
 8003368:	f107 0314 	add.w	r3, r7, #20
 800336c:	2202      	movs	r2, #2
 800336e:	4925      	ldr	r1, [pc, #148]	@ (8003404 <CMD_Write_eMMC+0x1a0>)
 8003370:	4821      	ldr	r0, [pc, #132]	@ (80033f8 <CMD_Write_eMMC+0x194>)
 8003372:	f008 fc44 	bl	800bbfe <f_write>
	f_close(&file);
 8003376:	4820      	ldr	r0, [pc, #128]	@ (80033f8 <CMD_Write_eMMC+0x194>)
 8003378:	f008 fe28 	bl	800bfcc <f_close>
 800337c:	e031      	b.n	80033e2 <CMD_Write_eMMC+0x17e>
    }else {
        res = f_open(&file, filename, FA_OPEN_APPEND | FA_WRITE);
 800337e:	2232      	movs	r2, #50	@ 0x32
 8003380:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8003382:	481d      	ldr	r0, [pc, #116]	@ (80033f8 <CMD_Write_eMMC+0x194>)
 8003384:	f008 f97e 	bl	800b684 <f_open>
 8003388:	4603      	mov	r3, r0
 800338a:	461a      	mov	r2, r3
 800338c:	4b1b      	ldr	r3, [pc, #108]	@ (80033fc <CMD_Write_eMMC+0x198>)
 800338e:	701a      	strb	r2, [r3, #0]
        if (res != FR_OK) {
 8003390:	4b1a      	ldr	r3, [pc, #104]	@ (80033fc <CMD_Write_eMMC+0x198>)
 8003392:	781b      	ldrb	r3, [r3, #0]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d010      	beq.n	80033ba <CMD_Write_eMMC+0x156>
            snprintf(msg, sizeof(msg), "echo: cannot open '%s' (%d)\r\n", filename, res);
 8003398:	4b18      	ldr	r3, [pc, #96]	@ (80033fc <CMD_Write_eMMC+0x198>)
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	f107 0018 	add.w	r0, r7, #24
 80033a0:	9300      	str	r3, [sp, #0]
 80033a2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80033a4:	4a16      	ldr	r2, [pc, #88]	@ (8003400 <CMD_Write_eMMC+0x19c>)
 80033a6:	2150      	movs	r1, #80	@ 0x50
 80033a8:	f01b fa06 	bl	801e7b8 <sniprintf>
            embeddedCliPrint(cli, msg);
 80033ac:	f107 0318 	add.w	r3, r7, #24
 80033b0:	4619      	mov	r1, r3
 80033b2:	68f8      	ldr	r0, [r7, #12]
 80033b4:	f000 fe12 	bl	8003fdc <embeddedCliPrint>
            return;
 80033b8:	e013      	b.n	80033e2 <CMD_Write_eMMC+0x17e>
        }

        f_write(&file, text, strlen(text), &bw);
 80033ba:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80033bc:	f7fc ff9a 	bl	80002f4 <strlen>
 80033c0:	4602      	mov	r2, r0
 80033c2:	f107 0314 	add.w	r3, r7, #20
 80033c6:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 80033c8:	480b      	ldr	r0, [pc, #44]	@ (80033f8 <CMD_Write_eMMC+0x194>)
 80033ca:	f008 fc18 	bl	800bbfe <f_write>
        f_write(&file, "\r\n", 2, &bw);
 80033ce:	f107 0314 	add.w	r3, r7, #20
 80033d2:	2202      	movs	r2, #2
 80033d4:	490b      	ldr	r1, [pc, #44]	@ (8003404 <CMD_Write_eMMC+0x1a0>)
 80033d6:	4808      	ldr	r0, [pc, #32]	@ (80033f8 <CMD_Write_eMMC+0x194>)
 80033d8:	f008 fc11 	bl	800bbfe <f_write>
        f_close(&file);
 80033dc:	4806      	ldr	r0, [pc, #24]	@ (80033f8 <CMD_Write_eMMC+0x194>)
 80033de:	f008 fdf5 	bl	800bfcc <f_close>
    }

}
 80033e2:	3780      	adds	r7, #128	@ 0x80
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	080208bc 	.word	0x080208bc
 80033ec:	080208e4 	.word	0x080208e4
 80033f0:	080208e8 	.word	0x080208e8
 80033f4:	080208ec 	.word	0x080208ec
 80033f8:	2400205c 	.word	0x2400205c
 80033fc:	24002284 	.word	0x24002284
 8003400:	08020904 	.word	0x08020904
 8003404:	08020924 	.word	0x08020924

08003408 <CMD_Read_eMMC>:

static void CMD_Read_eMMC(EmbeddedCli *cli, char *args, void *context){
 8003408:	b580      	push	{r7, lr}
 800340a:	b0c6      	sub	sp, #280	@ 0x118
 800340c:	af00      	add	r7, sp, #0
 800340e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003412:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003416:	6018      	str	r0, [r3, #0]
 8003418:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800341c:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003420:	6019      	str	r1, [r3, #0]
 8003422:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003426:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800342a:	601a      	str	r2, [r3, #0]
	(void)context;
	char buf[128];

	uint16_t tok_count = embeddedCliGetTokenCount(args);
 800342c:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003430:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003434:	6818      	ldr	r0, [r3, #0]
 8003436:	f000 fec9 	bl	80041cc <embeddedCliGetTokenCount>
 800343a:	4603      	mov	r3, r0
 800343c:	f8a7 3116 	strh.w	r3, [r7, #278]	@ 0x116
	if (tok_count < 1) {
 8003440:	f8b7 3116 	ldrh.w	r3, [r7, #278]	@ 0x116
 8003444:	2b00      	cmp	r3, #0
 8003446:	d108      	bne.n	800345a <CMD_Read_eMMC+0x52>
		embeddedCliPrint(cli, "Usage: cat [file]\r\n");
 8003448:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800344c:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003450:	4932      	ldr	r1, [pc, #200]	@ (800351c <CMD_Read_eMMC+0x114>)
 8003452:	6818      	ldr	r0, [r3, #0]
 8003454:	f000 fdc2 	bl	8003fdc <embeddedCliPrint>
		return;
 8003458:	e05b      	b.n	8003512 <CMD_Read_eMMC+0x10a>
	}

    const char *filename = embeddedCliGetToken(args, 1);
 800345a:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 800345e:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 8003462:	2101      	movs	r1, #1
 8003464:	6818      	ldr	r0, [r3, #0]
 8003466:	f000 fe7b 	bl	8004160 <embeddedCliGetToken>
 800346a:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110

    res = f_open(&file, filename, FA_READ);
 800346e:	2201      	movs	r2, #1
 8003470:	f8d7 1110 	ldr.w	r1, [r7, #272]	@ 0x110
 8003474:	482a      	ldr	r0, [pc, #168]	@ (8003520 <CMD_Read_eMMC+0x118>)
 8003476:	f008 f905 	bl	800b684 <f_open>
 800347a:	4603      	mov	r3, r0
 800347c:	461a      	mov	r2, r3
 800347e:	4b29      	ldr	r3, [pc, #164]	@ (8003524 <CMD_Read_eMMC+0x11c>)
 8003480:	701a      	strb	r2, [r3, #0]
    if (res != FR_OK) {
 8003482:	4b28      	ldr	r3, [pc, #160]	@ (8003524 <CMD_Read_eMMC+0x11c>)
 8003484:	781b      	ldrb	r3, [r3, #0]
 8003486:	2b00      	cmp	r3, #0
 8003488:	d012      	beq.n	80034b0 <CMD_Read_eMMC+0xa8>
        char msg[128];
        snprintf(msg, sizeof(msg),
 800348a:	f107 0010 	add.w	r0, r7, #16
 800348e:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 8003492:	4a25      	ldr	r2, [pc, #148]	@ (8003528 <CMD_Read_eMMC+0x120>)
 8003494:	2180      	movs	r1, #128	@ 0x80
 8003496:	f01b f98f 	bl	801e7b8 <sniprintf>
                 "cat: %s: No such file or directory\r\n", filename);
        embeddedCliPrint(cli, msg);
 800349a:	f107 0210 	add.w	r2, r7, #16
 800349e:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034a2:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80034a6:	4611      	mov	r1, r2
 80034a8:	6818      	ldr	r0, [r3, #0]
 80034aa:	f000 fd97 	bl	8003fdc <embeddedCliPrint>
 80034ae:	e030      	b.n	8003512 <CMD_Read_eMMC+0x10a>
        return;
    }

    for (;;) {
        res = f_read(&file, buf, sizeof(buf) - 1, &bw);
 80034b0:	f107 0190 	add.w	r1, r7, #144	@ 0x90
 80034b4:	4b1d      	ldr	r3, [pc, #116]	@ (800352c <CMD_Read_eMMC+0x124>)
 80034b6:	227f      	movs	r2, #127	@ 0x7f
 80034b8:	4819      	ldr	r0, [pc, #100]	@ (8003520 <CMD_Read_eMMC+0x118>)
 80034ba:	f008 fa6d 	bl	800b998 <f_read>
 80034be:	4603      	mov	r3, r0
 80034c0:	461a      	mov	r2, r3
 80034c2:	4b18      	ldr	r3, [pc, #96]	@ (8003524 <CMD_Read_eMMC+0x11c>)
 80034c4:	701a      	strb	r2, [r3, #0]
        if (res != FR_OK || bw == 0) break;
 80034c6:	4b17      	ldr	r3, [pc, #92]	@ (8003524 <CMD_Read_eMMC+0x11c>)
 80034c8:	781b      	ldrb	r3, [r3, #0]
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d116      	bne.n	80034fc <CMD_Read_eMMC+0xf4>
 80034ce:	4b17      	ldr	r3, [pc, #92]	@ (800352c <CMD_Read_eMMC+0x124>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d012      	beq.n	80034fc <CMD_Read_eMMC+0xf4>

        buf[bw] = '\0';
 80034d6:	4b15      	ldr	r3, [pc, #84]	@ (800352c <CMD_Read_eMMC+0x124>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f503 738c 	add.w	r3, r3, #280	@ 0x118
 80034de:	443b      	add	r3, r7
 80034e0:	2200      	movs	r2, #0
 80034e2:	f803 2c88 	strb.w	r2, [r3, #-136]
        embeddedCliPrint(cli, buf);
 80034e6:	f107 0290 	add.w	r2, r7, #144	@ 0x90
 80034ea:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 80034ee:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80034f2:	4611      	mov	r1, r2
 80034f4:	6818      	ldr	r0, [r3, #0]
 80034f6:	f000 fd71 	bl	8003fdc <embeddedCliPrint>
        res = f_read(&file, buf, sizeof(buf) - 1, &bw);
 80034fa:	e7d9      	b.n	80034b0 <CMD_Read_eMMC+0xa8>
    }

    f_close(&file);
 80034fc:	4808      	ldr	r0, [pc, #32]	@ (8003520 <CMD_Read_eMMC+0x118>)
 80034fe:	f008 fd65 	bl	800bfcc <f_close>
    embeddedCliPrint(cli, "\r\n");
 8003502:	f507 738c 	add.w	r3, r7, #280	@ 0x118
 8003506:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800350a:	4909      	ldr	r1, [pc, #36]	@ (8003530 <CMD_Read_eMMC+0x128>)
 800350c:	6818      	ldr	r0, [r3, #0]
 800350e:	f000 fd65 	bl	8003fdc <embeddedCliPrint>

}
 8003512:	f507 778c 	add.w	r7, r7, #280	@ 0x118
 8003516:	46bd      	mov	sp, r7
 8003518:	bd80      	pop	{r7, pc}
 800351a:	bf00      	nop
 800351c:	08020928 	.word	0x08020928
 8003520:	2400205c 	.word	0x2400205c
 8003524:	24002284 	.word	0x24002284
 8003528:	0802093c 	.word	0x0802093c
 800352c:	240023d0 	.word	0x240023d0
 8003530:	08020924 	.word	0x08020924

08003534 <CMD_List>:

static void CMD_List(EmbeddedCli *cli, char *args, void *context) {
 8003534:	b580      	push	{r7, lr}
 8003536:	f5ad 7d5a 	sub.w	sp, sp, #872	@ 0x368
 800353a:	af02      	add	r7, sp, #8
 800353c:	f507 7358 	add.w	r3, r7, #864	@ 0x360
 8003540:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8003544:	6018      	str	r0, [r3, #0]
 8003546:	f507 7358 	add.w	r3, r7, #864	@ 0x360
 800354a:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 800354e:	6019      	str	r1, [r3, #0]
 8003550:	f507 7358 	add.w	r3, r7, #864	@ 0x360
 8003554:	f5a3 7357 	sub.w	r3, r3, #860	@ 0x35c
 8003558:	601a      	str	r2, [r3, #0]
    FRESULT fr;

    char path[256];
    char msg[320];

    uint16_t tok_count = embeddedCliGetTokenCount(args);
 800355a:	f507 7358 	add.w	r3, r7, #864	@ 0x360
 800355e:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 8003562:	6818      	ldr	r0, [r3, #0]
 8003564:	f000 fe32 	bl	80041cc <embeddedCliGetTokenCount>
 8003568:	4603      	mov	r3, r0
 800356a:	f8a7 335e 	strh.w	r3, [r7, #862]	@ 0x35e
    if (tok_count >= 1) {
 800356e:	f8b7 335e 	ldrh.w	r3, [r7, #862]	@ 0x35e
 8003572:	2b00      	cmp	r3, #0
 8003574:	d025      	beq.n	80035c2 <CMD_List+0x8e>
        const char *userPath = embeddedCliGetToken(args, 1);
 8003576:	f507 7358 	add.w	r3, r7, #864	@ 0x360
 800357a:	f5a3 7356 	sub.w	r3, r3, #856	@ 0x358
 800357e:	2101      	movs	r1, #1
 8003580:	6818      	ldr	r0, [r3, #0]
 8003582:	f000 fded 	bl	8004160 <embeddedCliGetToken>
 8003586:	f8c7 0358 	str.w	r0, [r7, #856]	@ 0x358
        if (userPath && *userPath) {
 800358a:	f8d7 3358 	ldr.w	r3, [r7, #856]	@ 0x358
 800358e:	2b00      	cmp	r3, #0
 8003590:	d00e      	beq.n	80035b0 <CMD_List+0x7c>
 8003592:	f8d7 3358 	ldr.w	r3, [r7, #856]	@ 0x358
 8003596:	781b      	ldrb	r3, [r3, #0]
 8003598:	2b00      	cmp	r3, #0
 800359a:	d009      	beq.n	80035b0 <CMD_List+0x7c>
            snprintf(path, sizeof(path), "%s", userPath);
 800359c:	f507 7015 	add.w	r0, r7, #596	@ 0x254
 80035a0:	f8d7 3358 	ldr.w	r3, [r7, #856]	@ 0x358
 80035a4:	4a52      	ldr	r2, [pc, #328]	@ (80036f0 <CMD_List+0x1bc>)
 80035a6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80035aa:	f01b f905 	bl	801e7b8 <sniprintf>
 80035ae:	e010      	b.n	80035d2 <CMD_List+0x9e>
        } else {
            snprintf(path, sizeof(path), ".");
 80035b0:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 80035b4:	4a4f      	ldr	r2, [pc, #316]	@ (80036f4 <CMD_List+0x1c0>)
 80035b6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80035ba:	4618      	mov	r0, r3
 80035bc:	f01b f8fc 	bl	801e7b8 <sniprintf>
 80035c0:	e007      	b.n	80035d2 <CMD_List+0x9e>
        }
    } else {
        snprintf(path, sizeof(path), ".");
 80035c2:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 80035c6:	4a4b      	ldr	r2, [pc, #300]	@ (80036f4 <CMD_List+0x1c0>)
 80035c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80035cc:	4618      	mov	r0, r3
 80035ce:	f01b f8f3 	bl	801e7b8 <sniprintf>
    }

    fr = f_opendir(&dir, path);
 80035d2:	f507 7315 	add.w	r3, r7, #596	@ 0x254
 80035d6:	4619      	mov	r1, r3
 80035d8:	4847      	ldr	r0, [pc, #284]	@ (80036f8 <CMD_List+0x1c4>)
 80035da:	f008 feb6 	bl	800c34a <f_opendir>
 80035de:	4603      	mov	r3, r0
 80035e0:	f887 3357 	strb.w	r3, [r7, #855]	@ 0x357
    if (fr != FR_OK) {
 80035e4:	f897 3357 	ldrb.w	r3, [r7, #855]	@ 0x357
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d017      	beq.n	800361c <CMD_List+0xe8>
        snprintf(msg, sizeof(msg), "Cannot open '%s' (err=%d)\r\n", path, fr);
 80035ec:	f897 3357 	ldrb.w	r3, [r7, #855]	@ 0x357
 80035f0:	f507 7215 	add.w	r2, r7, #596	@ 0x254
 80035f4:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 80035f8:	9300      	str	r3, [sp, #0]
 80035fa:	4613      	mov	r3, r2
 80035fc:	4a3f      	ldr	r2, [pc, #252]	@ (80036fc <CMD_List+0x1c8>)
 80035fe:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8003602:	f01b f8d9 	bl	801e7b8 <sniprintf>
        embeddedCliPrint(cli, msg);
 8003606:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 800360a:	f507 7358 	add.w	r3, r7, #864	@ 0x360
 800360e:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8003612:	4611      	mov	r1, r2
 8003614:	6818      	ldr	r0, [r3, #0]
 8003616:	f000 fce1 	bl	8003fdc <embeddedCliPrint>
 800361a:	e064      	b.n	80036e6 <CMD_List+0x1b2>
    }

#if FF_FS_RPATH
    {
        char cwd[256];
        if (f_getcwd(cwd, sizeof(cwd)) == FR_OK) {
 800361c:	f107 0314 	add.w	r3, r7, #20
 8003620:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003624:	4618      	mov	r0, r3
 8003626:	f008 fd3b 	bl	800c0a0 <f_getcwd>
 800362a:	4603      	mov	r3, r0
 800362c:	2b00      	cmp	r3, #0
 800362e:	d109      	bne.n	8003644 <CMD_List+0x110>
            snprintf(msg, sizeof(msg), "Directory: %s\r\n", cwd);
 8003630:	f107 0314 	add.w	r3, r7, #20
 8003634:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 8003638:	4a31      	ldr	r2, [pc, #196]	@ (8003700 <CMD_List+0x1cc>)
 800363a:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 800363e:	f01b f8bb 	bl	801e7b8 <sniprintf>
 8003642:	e007      	b.n	8003654 <CMD_List+0x120>
        } else {
            snprintf(msg, sizeof(msg), "Directory: (unknown)\r\n");
 8003644:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8003648:	4a2e      	ldr	r2, [pc, #184]	@ (8003704 <CMD_List+0x1d0>)
 800364a:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 800364e:	4618      	mov	r0, r3
 8003650:	f01b f8b2 	bl	801e7b8 <sniprintf>
        }
        embeddedCliPrint(cli, msg);
 8003654:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 8003658:	f507 7358 	add.w	r3, r7, #864	@ 0x360
 800365c:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 8003660:	4611      	mov	r1, r2
 8003662:	6818      	ldr	r0, [r3, #0]
 8003664:	f000 fcba 	bl	8003fdc <embeddedCliPrint>
    }
#endif

    for (;;) {
        fr = f_readdir(&dir, &fno);
 8003668:	4927      	ldr	r1, [pc, #156]	@ (8003708 <CMD_List+0x1d4>)
 800366a:	4823      	ldr	r0, [pc, #140]	@ (80036f8 <CMD_List+0x1c4>)
 800366c:	f008 fede 	bl	800c42c <f_readdir>
 8003670:	4603      	mov	r3, r0
 8003672:	f887 3357 	strb.w	r3, [r7, #855]	@ 0x357
        if (fr != FR_OK || fno.fname[0] == 0)
 8003676:	f897 3357 	ldrb.w	r3, [r7, #855]	@ 0x357
 800367a:	2b00      	cmp	r3, #0
 800367c:	d130      	bne.n	80036e0 <CMD_List+0x1ac>
 800367e:	4b22      	ldr	r3, [pc, #136]	@ (8003708 <CMD_List+0x1d4>)
 8003680:	7d9b      	ldrb	r3, [r3, #22]
 8003682:	2b00      	cmp	r3, #0
 8003684:	d02c      	beq.n	80036e0 <CMD_List+0x1ac>
            break;

        if (fno.fattrib & (AM_HID | AM_SYS))
 8003686:	4b20      	ldr	r3, [pc, #128]	@ (8003708 <CMD_List+0x1d4>)
 8003688:	7a1b      	ldrb	r3, [r3, #8]
 800368a:	f003 0306 	and.w	r3, r3, #6
 800368e:	2b00      	cmp	r3, #0
 8003690:	d124      	bne.n	80036dc <CMD_List+0x1a8>
            continue;

        if (fno.fattrib & AM_DIR) {
 8003692:	4b1d      	ldr	r3, [pc, #116]	@ (8003708 <CMD_List+0x1d4>)
 8003694:	7a1b      	ldrb	r3, [r3, #8]
 8003696:	f003 0310 	and.w	r3, r3, #16
 800369a:	2b00      	cmp	r3, #0
 800369c:	d008      	beq.n	80036b0 <CMD_List+0x17c>
            snprintf(msg, sizeof(msg), "<DIR>          %.200s\r\n", fno.fname);
 800369e:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 80036a2:	4b1a      	ldr	r3, [pc, #104]	@ (800370c <CMD_List+0x1d8>)
 80036a4:	4a1a      	ldr	r2, [pc, #104]	@ (8003710 <CMD_List+0x1dc>)
 80036a6:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80036aa:	f01b f885 	bl	801e7b8 <sniprintf>
 80036ae:	e00a      	b.n	80036c6 <CMD_List+0x192>
        } else {
            snprintf(msg, sizeof(msg), "%10lu  %.200s\r\n", (unsigned long)fno.fsize, fno.fname);
 80036b0:	4b15      	ldr	r3, [pc, #84]	@ (8003708 <CMD_List+0x1d4>)
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	f507 708a 	add.w	r0, r7, #276	@ 0x114
 80036b8:	4a14      	ldr	r2, [pc, #80]	@ (800370c <CMD_List+0x1d8>)
 80036ba:	9200      	str	r2, [sp, #0]
 80036bc:	4a15      	ldr	r2, [pc, #84]	@ (8003714 <CMD_List+0x1e0>)
 80036be:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 80036c2:	f01b f879 	bl	801e7b8 <sniprintf>
        }
        embeddedCliPrint(cli, msg);
 80036c6:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80036ca:	f507 7358 	add.w	r3, r7, #864	@ 0x360
 80036ce:	f5a3 7355 	sub.w	r3, r3, #852	@ 0x354
 80036d2:	4611      	mov	r1, r2
 80036d4:	6818      	ldr	r0, [r3, #0]
 80036d6:	f000 fc81 	bl	8003fdc <embeddedCliPrint>
 80036da:	e7c5      	b.n	8003668 <CMD_List+0x134>
            continue;
 80036dc:	bf00      	nop
        fr = f_readdir(&dir, &fno);
 80036de:	e7c3      	b.n	8003668 <CMD_List+0x134>
    }

    f_closedir(&dir);
 80036e0:	4805      	ldr	r0, [pc, #20]	@ (80036f8 <CMD_List+0x1c4>)
 80036e2:	f008 fe8b 	bl	800c3fc <f_closedir>
}
 80036e6:	f507 7758 	add.w	r7, r7, #864	@ 0x360
 80036ea:	46bd      	mov	sp, r7
 80036ec:	bd80      	pop	{r7, pc}
 80036ee:	bf00      	nop
 80036f0:	08020964 	.word	0x08020964
 80036f4:	080203c4 	.word	0x080203c4
 80036f8:	24002288 	.word	0x24002288
 80036fc:	08020968 	.word	0x08020968
 8003700:	08020984 	.word	0x08020984
 8003704:	08020994 	.word	0x08020994
 8003708:	240022b8 	.word	0x240022b8
 800370c:	240022ce 	.word	0x240022ce
 8003710:	080209ac 	.word	0x080209ac
 8003714:	080209c4 	.word	0x080209c4

08003718 <CMD_Change_Directory>:

static void CMD_Change_Directory(EmbeddedCli *cli, char *args, void *context){
 8003718:	b580      	push	{r7, lr}
 800371a:	b0a8      	sub	sp, #160	@ 0xa0
 800371c:	af00      	add	r7, sp, #0
 800371e:	60f8      	str	r0, [r7, #12]
 8003720:	60b9      	str	r1, [r7, #8]
 8003722:	607a      	str	r2, [r7, #4]
    (void)context;
    char msg[128];

    uint16_t n = embeddedCliGetTokenCount(args);
 8003724:	68b8      	ldr	r0, [r7, #8]
 8003726:	f000 fd51 	bl	80041cc <embeddedCliGetTokenCount>
 800372a:	4603      	mov	r3, r0
 800372c:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    if (n < 1) {
 8003730:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8003734:	2b00      	cmp	r3, #0
 8003736:	d103      	bne.n	8003740 <CMD_Change_Directory+0x28>
        f_chdir("0:/");
 8003738:	4812      	ldr	r0, [pc, #72]	@ (8003784 <CMD_Change_Directory+0x6c>)
 800373a:	f008 fc67 	bl	800c00c <f_chdir>
 800373e:	e01e      	b.n	800377e <CMD_Change_Directory+0x66>
        return;
    }

    const char *path = embeddedCliGetToken(args, 1);
 8003740:	2101      	movs	r1, #1
 8003742:	68b8      	ldr	r0, [r7, #8]
 8003744:	f000 fd0c 	bl	8004160 <embeddedCliGetToken>
 8003748:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98
    FRESULT res = f_chdir(path);
 800374c:	f8d7 0098 	ldr.w	r0, [r7, #152]	@ 0x98
 8003750:	f008 fc5c 	bl	800c00c <f_chdir>
 8003754:	4603      	mov	r3, r0
 8003756:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
    if (res != FR_OK) {
 800375a:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 800375e:	2b00      	cmp	r3, #0
 8003760:	d00d      	beq.n	800377e <CMD_Change_Directory+0x66>
        snprintf(msg, sizeof(msg), "cd: %s: No such file or directory\r\n", path);
 8003762:	f107 0014 	add.w	r0, r7, #20
 8003766:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800376a:	4a07      	ldr	r2, [pc, #28]	@ (8003788 <CMD_Change_Directory+0x70>)
 800376c:	2180      	movs	r1, #128	@ 0x80
 800376e:	f01b f823 	bl	801e7b8 <sniprintf>
        embeddedCliPrint(cli, msg);
 8003772:	f107 0314 	add.w	r3, r7, #20
 8003776:	4619      	mov	r1, r3
 8003778:	68f8      	ldr	r0, [r7, #12]
 800377a:	f000 fc2f 	bl	8003fdc <embeddedCliPrint>
    }
}
 800377e:	37a0      	adds	r7, #160	@ 0xa0
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}
 8003784:	080209d4 	.word	0x080209d4
 8003788:	080209d8 	.word	0x080209d8

0800378c <CMD_Print_Working_Directory>:

static void CMD_Print_Working_Directory(EmbeddedCli *cli, char *args, void *context){
 800378c:	b580      	push	{r7, lr}
 800378e:	b0c4      	sub	sp, #272	@ 0x110
 8003790:	af00      	add	r7, sp, #0
 8003792:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 8003796:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800379a:	6018      	str	r0, [r3, #0]
 800379c:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80037a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80037a4:	6019      	str	r1, [r3, #0]
 80037a6:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80037aa:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 80037ae:	601a      	str	r2, [r3, #0]
    (void)args;
    (void)context;
    char buf[256];

    if (f_getcwd(buf, sizeof(buf)) == FR_OK)
 80037b0:	f107 0310 	add.w	r3, r7, #16
 80037b4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80037b8:	4618      	mov	r0, r3
 80037ba:	f008 fc71 	bl	800c0a0 <f_getcwd>
 80037be:	4603      	mov	r3, r0
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d112      	bne.n	80037ea <CMD_Print_Working_Directory+0x5e>
        embeddedCliPrint(cli, buf), embeddedCliPrint(cli, "\r\n");
 80037c4:	f107 0210 	add.w	r2, r7, #16
 80037c8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80037cc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80037d0:	4611      	mov	r1, r2
 80037d2:	6818      	ldr	r0, [r3, #0]
 80037d4:	f000 fc02 	bl	8003fdc <embeddedCliPrint>
 80037d8:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80037dc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80037e0:	4908      	ldr	r1, [pc, #32]	@ (8003804 <CMD_Print_Working_Directory+0x78>)
 80037e2:	6818      	ldr	r0, [r3, #0]
 80037e4:	f000 fbfa 	bl	8003fdc <embeddedCliPrint>
    else
        embeddedCliPrint(cli, "(error reading current directory)\r\n");
}
 80037e8:	e007      	b.n	80037fa <CMD_Print_Working_Directory+0x6e>
        embeddedCliPrint(cli, "(error reading current directory)\r\n");
 80037ea:	f507 7388 	add.w	r3, r7, #272	@ 0x110
 80037ee:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80037f2:	4905      	ldr	r1, [pc, #20]	@ (8003808 <CMD_Print_Working_Directory+0x7c>)
 80037f4:	6818      	ldr	r0, [r3, #0]
 80037f6:	f000 fbf1 	bl	8003fdc <embeddedCliPrint>
}
 80037fa:	bf00      	nop
 80037fc:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}
 8003804:	08020924 	.word	0x08020924
 8003808:	080209fc 	.word	0x080209fc

0800380c <CMD_Remove>:

static void CMD_Remove(EmbeddedCli *cli, char *args, void *context){
 800380c:	b580      	push	{r7, lr}
 800380e:	b0cc      	sub	sp, #304	@ 0x130
 8003810:	af02      	add	r7, sp, #8
 8003812:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003816:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800381a:	6018      	str	r0, [r3, #0]
 800381c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003820:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003824:	6019      	str	r1, [r3, #0]
 8003826:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800382a:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 800382e:	601a      	str	r2, [r3, #0]
	(void)context;
	char buf[256];

	uint16_t tok_count = embeddedCliGetTokenCount(args);
 8003830:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003834:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003838:	6818      	ldr	r0, [r3, #0]
 800383a:	f000 fcc7 	bl	80041cc <embeddedCliGetTokenCount>
 800383e:	4603      	mov	r3, r0
 8003840:	f8a7 3118 	strh.w	r3, [r7, #280]	@ 0x118
	if (tok_count < 1) {
 8003844:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 8003848:	2b00      	cmp	r3, #0
 800384a:	d108      	bne.n	800385e <CMD_Remove+0x52>
		embeddedCliPrint(cli, "Usage: rm [-r] [-f] <path>\r\n");
 800384c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003850:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003854:	4997      	ldr	r1, [pc, #604]	@ (8003ab4 <CMD_Remove+0x2a8>)
 8003856:	6818      	ldr	r0, [r3, #0]
 8003858:	f000 fbc0 	bl	8003fdc <embeddedCliPrint>
		return;
 800385c:	e126      	b.n	8003aac <CMD_Remove+0x2a0>
	}

	int flag_r = 0, flag_f = 0;
 800385e:	2300      	movs	r3, #0
 8003860:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003864:	2300      	movs	r3, #0
 8003866:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
	const char *target = NULL;
 800386a:	2300      	movs	r3, #0
 800386c:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c


	for (uint16_t i = 1; i <= tok_count; ++i) {
 8003870:	2301      	movs	r3, #1
 8003872:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
 8003876:	e02c      	b.n	80038d2 <CMD_Remove+0xc6>
		const char *tk = embeddedCliGetToken(args, i);
 8003878:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 800387c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003880:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8003884:	4611      	mov	r1, r2
 8003886:	6818      	ldr	r0, [r3, #0]
 8003888:	f000 fc6a 	bl	8004160 <embeddedCliGetToken>
 800388c:	f8c7 0110 	str.w	r0, [r7, #272]	@ 0x110
		if (strcmp(tk, "-r") == 0) flag_r = 1;
 8003890:	4989      	ldr	r1, [pc, #548]	@ (8003ab8 <CMD_Remove+0x2ac>)
 8003892:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 8003896:	f7fc fd23 	bl	80002e0 <strcmp>
 800389a:	4603      	mov	r3, r0
 800389c:	2b00      	cmp	r3, #0
 800389e:	d103      	bne.n	80038a8 <CMD_Remove+0x9c>
 80038a0:	2301      	movs	r3, #1
 80038a2:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 80038a6:	e00f      	b.n	80038c8 <CMD_Remove+0xbc>
		else if (strcmp(tk, "-f") == 0) flag_f = 1;
 80038a8:	4984      	ldr	r1, [pc, #528]	@ (8003abc <CMD_Remove+0x2b0>)
 80038aa:	f8d7 0110 	ldr.w	r0, [r7, #272]	@ 0x110
 80038ae:	f7fc fd17 	bl	80002e0 <strcmp>
 80038b2:	4603      	mov	r3, r0
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d103      	bne.n	80038c0 <CMD_Remove+0xb4>
 80038b8:	2301      	movs	r3, #1
 80038ba:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 80038be:	e003      	b.n	80038c8 <CMD_Remove+0xbc>
		else target = tk;
 80038c0:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
 80038c4:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
	for (uint16_t i = 1; i <= tok_count; ++i) {
 80038c8:	f8b7 311a 	ldrh.w	r3, [r7, #282]	@ 0x11a
 80038cc:	3301      	adds	r3, #1
 80038ce:	f8a7 311a 	strh.w	r3, [r7, #282]	@ 0x11a
 80038d2:	f8b7 211a 	ldrh.w	r2, [r7, #282]	@ 0x11a
 80038d6:	f8b7 3118 	ldrh.w	r3, [r7, #280]	@ 0x118
 80038da:	429a      	cmp	r2, r3
 80038dc:	d9cc      	bls.n	8003878 <CMD_Remove+0x6c>
	}

	if (!target) {
 80038de:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d108      	bne.n	80038f8 <CMD_Remove+0xec>
		embeddedCliPrint(cli, "rm: missing operand\r\n");
 80038e6:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80038ea:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80038ee:	4974      	ldr	r1, [pc, #464]	@ (8003ac0 <CMD_Remove+0x2b4>)
 80038f0:	6818      	ldr	r0, [r3, #0]
 80038f2:	f000 fb73 	bl	8003fdc <embeddedCliPrint>
		return;
 80038f6:	e0d9      	b.n	8003aac <CMD_Remove+0x2a0>
	}

	FRESULT fr = f_stat(target, &fno);
 80038f8:	4972      	ldr	r1, [pc, #456]	@ (8003ac4 <CMD_Remove+0x2b8>)
 80038fa:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 80038fe:	f008 fdde 	bl	800c4be <f_stat>
 8003902:	4603      	mov	r3, r0
 8003904:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117

	if (fr == FR_NO_FILE) {
 8003908:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800390c:	2b04      	cmp	r3, #4
 800390e:	d118      	bne.n	8003942 <CMD_Remove+0x136>
		if (!flag_f) {
 8003910:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003914:	2b00      	cmp	r3, #0
 8003916:	f040 80c8 	bne.w	8003aaa <CMD_Remove+0x29e>
			snprintf(buf,sizeof(buf), "rm: cannot remove '%s': No such file or directory\r\n", target);
 800391a:	f107 0010 	add.w	r0, r7, #16
 800391e:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003922:	4a69      	ldr	r2, [pc, #420]	@ (8003ac8 <CMD_Remove+0x2bc>)
 8003924:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003928:	f01a ff46 	bl	801e7b8 <sniprintf>
			embeddedCliPrint(cli, buf);
 800392c:	f107 0210 	add.w	r2, r7, #16
 8003930:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003934:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003938:	4611      	mov	r1, r2
 800393a:	6818      	ldr	r0, [r3, #0]
 800393c:	f000 fb4e 	bl	8003fdc <embeddedCliPrint>
		}
		return;
 8003940:	e0b3      	b.n	8003aaa <CMD_Remove+0x29e>
	}

	if (fr != FR_OK) {
 8003942:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003946:	2b00      	cmp	r3, #0
 8003948:	d016      	beq.n	8003978 <CMD_Remove+0x16c>
		snprintf(buf,sizeof(buf), "rm: error accessing '%s' (%d)\r\n", target, fr);
 800394a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800394e:	f107 0010 	add.w	r0, r7, #16
 8003952:	9300      	str	r3, [sp, #0]
 8003954:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003958:	4a5c      	ldr	r2, [pc, #368]	@ (8003acc <CMD_Remove+0x2c0>)
 800395a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800395e:	f01a ff2b 	bl	801e7b8 <sniprintf>
		embeddedCliPrint(cli, buf);
 8003962:	f107 0210 	add.w	r2, r7, #16
 8003966:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 800396a:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 800396e:	4611      	mov	r1, r2
 8003970:	6818      	ldr	r0, [r3, #0]
 8003972:	f000 fb33 	bl	8003fdc <embeddedCliPrint>
		return;
 8003976:	e099      	b.n	8003aac <CMD_Remove+0x2a0>
	}

	if (fno.fattrib & AM_DIR) {
 8003978:	4b52      	ldr	r3, [pc, #328]	@ (8003ac4 <CMD_Remove+0x2b8>)
 800397a:	7a1b      	ldrb	r3, [r3, #8]
 800397c:	f003 0310 	and.w	r3, r3, #16
 8003980:	2b00      	cmp	r3, #0
 8003982:	d06c      	beq.n	8003a5e <CMD_Remove+0x252>

		if (flag_r) {
 8003984:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003988:	2b00      	cmp	r3, #0
 800398a:	d026      	beq.n	80039da <CMD_Remove+0x1ce>
			fr = delete_recursive(target);
 800398c:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8003990:	f7fe fffc 	bl	800298c <delete_recursive>
 8003994:	4603      	mov	r3, r0
 8003996:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
			if (fr != FR_OK && !flag_f){
 800399a:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 800399e:	2b00      	cmp	r3, #0
 80039a0:	f000 8084 	beq.w	8003aac <CMD_Remove+0x2a0>
 80039a4:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d17f      	bne.n	8003aac <CMD_Remove+0x2a0>
				snprintf(buf,sizeof(buf), "rm: failed to remove '%s' (%d)\r\n", target, fr);
 80039ac:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039b0:	f107 0010 	add.w	r0, r7, #16
 80039b4:	9300      	str	r3, [sp, #0]
 80039b6:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80039ba:	4a45      	ldr	r2, [pc, #276]	@ (8003ad0 <CMD_Remove+0x2c4>)
 80039bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80039c0:	f01a fefa 	bl	801e7b8 <sniprintf>
				embeddedCliPrint(cli, buf);
 80039c4:	f107 0210 	add.w	r2, r7, #16
 80039c8:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 80039cc:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80039d0:	4611      	mov	r1, r2
 80039d2:	6818      	ldr	r0, [r3, #0]
 80039d4:	f000 fb02 	bl	8003fdc <embeddedCliPrint>
 80039d8:	e068      	b.n	8003aac <CMD_Remove+0x2a0>
			}
		} else {
			fr = f_unlink(target);
 80039da:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 80039de:	f008 fdb1 	bl	800c544 <f_unlink>
 80039e2:	4603      	mov	r3, r0
 80039e4:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
			if (fr == FR_DENIED && !flag_r) {
 80039e8:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 80039ec:	2b07      	cmp	r3, #7
 80039ee:	d117      	bne.n	8003a20 <CMD_Remove+0x214>
 80039f0:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d113      	bne.n	8003a20 <CMD_Remove+0x214>
				snprintf(buf,sizeof(buf), "rm: cannot remove '%s': Directory not empty\r\n", target);
 80039f8:	f107 0010 	add.w	r0, r7, #16
 80039fc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a00:	4a34      	ldr	r2, [pc, #208]	@ (8003ad4 <CMD_Remove+0x2c8>)
 8003a02:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003a06:	f01a fed7 	bl	801e7b8 <sniprintf>
				embeddedCliPrint(cli, buf);
 8003a0a:	f107 0210 	add.w	r2, r7, #16
 8003a0e:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003a12:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003a16:	4611      	mov	r1, r2
 8003a18:	6818      	ldr	r0, [r3, #0]
 8003a1a:	f000 fadf 	bl	8003fdc <embeddedCliPrint>
 8003a1e:	e045      	b.n	8003aac <CMD_Remove+0x2a0>
			} else if (fr != FR_OK && !flag_f) {
 8003a20:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d041      	beq.n	8003aac <CMD_Remove+0x2a0>
 8003a28:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d13d      	bne.n	8003aac <CMD_Remove+0x2a0>
				snprintf(buf,sizeof(buf), "rm: failed to remove '%s' (%d)\r\n", target, fr);
 8003a30:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a34:	f107 0010 	add.w	r0, r7, #16
 8003a38:	9300      	str	r3, [sp, #0]
 8003a3a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a3e:	4a24      	ldr	r2, [pc, #144]	@ (8003ad0 <CMD_Remove+0x2c4>)
 8003a40:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003a44:	f01a feb8 	bl	801e7b8 <sniprintf>
				embeddedCliPrint(cli, buf);
 8003a48:	f107 0210 	add.w	r2, r7, #16
 8003a4c:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003a50:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003a54:	4611      	mov	r1, r2
 8003a56:	6818      	ldr	r0, [r3, #0]
 8003a58:	f000 fac0 	bl	8003fdc <embeddedCliPrint>
 8003a5c:	e026      	b.n	8003aac <CMD_Remove+0x2a0>
			}
		}
	} else {
		fr = f_unlink(target);
 8003a5e:	f8d7 011c 	ldr.w	r0, [r7, #284]	@ 0x11c
 8003a62:	f008 fd6f 	bl	800c544 <f_unlink>
 8003a66:	4603      	mov	r3, r0
 8003a68:	f887 3117 	strb.w	r3, [r7, #279]	@ 0x117
		if (fr != FR_OK && !flag_f){
 8003a6c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d01b      	beq.n	8003aac <CMD_Remove+0x2a0>
 8003a74:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003a78:	2b00      	cmp	r3, #0
 8003a7a:	d117      	bne.n	8003aac <CMD_Remove+0x2a0>
			snprintf(buf,sizeof(buf), "rm: failed to remove '%s' (%d)\r\n", target, fr);
 8003a7c:	f897 3117 	ldrb.w	r3, [r7, #279]	@ 0x117
 8003a80:	f107 0010 	add.w	r0, r7, #16
 8003a84:	9300      	str	r3, [sp, #0]
 8003a86:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8003a8a:	4a11      	ldr	r2, [pc, #68]	@ (8003ad0 <CMD_Remove+0x2c4>)
 8003a8c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003a90:	f01a fe92 	bl	801e7b8 <sniprintf>
			embeddedCliPrint(cli, buf);
 8003a94:	f107 0210 	add.w	r2, r7, #16
 8003a98:	f507 7394 	add.w	r3, r7, #296	@ 0x128
 8003a9c:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8003aa0:	4611      	mov	r1, r2
 8003aa2:	6818      	ldr	r0, [r3, #0]
 8003aa4:	f000 fa9a 	bl	8003fdc <embeddedCliPrint>
 8003aa8:	e000      	b.n	8003aac <CMD_Remove+0x2a0>
		return;
 8003aaa:	bf00      	nop
		}
	}
}
 8003aac:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 8003ab0:	46bd      	mov	sp, r7
 8003ab2:	bd80      	pop	{r7, pc}
 8003ab4:	08020a20 	.word	0x08020a20
 8003ab8:	08020a40 	.word	0x08020a40
 8003abc:	08020a44 	.word	0x08020a44
 8003ac0:	08020a48 	.word	0x08020a48
 8003ac4:	240022b8 	.word	0x240022b8
 8003ac8:	08020a60 	.word	0x08020a60
 8003acc:	08020a94 	.word	0x08020a94
 8003ad0:	08020ab4 	.word	0x08020ab4
 8003ad4:	08020ad8 	.word	0x08020ad8

08003ad8 <getCliStaticBindings>:
 *************************************************/

/*************************************************
 *                Getter - Helper                *
 *************************************************/
const CliCommandBinding *getCliStaticBindings(void) {
 8003ad8:	b480      	push	{r7}
 8003ada:	af00      	add	r7, sp, #0
    return cliStaticBindings_internal;
 8003adc:	4b02      	ldr	r3, [pc, #8]	@ (8003ae8 <getCliStaticBindings+0x10>)
}
 8003ade:	4618      	mov	r0, r3
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae6:	4770      	bx	lr
 8003ae8:	08021a4c 	.word	0x08021a4c

08003aec <getCliStaticBindingCount>:

uint16_t getCliStaticBindingCount(void) {
 8003aec:	b480      	push	{r7}
 8003aee:	af00      	add	r7, sp, #0
    return sizeof(cliStaticBindings_internal) / sizeof(cliStaticBindings_internal[0]);
 8003af0:	2311      	movs	r3, #17
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr

08003afc <writeCharTocli_COMM_USB>:


/*************************************************
 *          Tx Transmit CLI Byte Buffer          *
 *************************************************/
static void writeCharTocli_COMM_USB(EmbeddedCli *embeddedCli, char c) {
 8003afc:	b580      	push	{r7, lr}
 8003afe:	b084      	sub	sp, #16
 8003b00:	af00      	add	r7, sp, #0
 8003b02:	6078      	str	r0, [r7, #4]
 8003b04:	460b      	mov	r3, r1
 8003b06:	70fb      	strb	r3, [r7, #3]
    uint8_t b = (uint8_t)c;
 8003b08:	78fb      	ldrb	r3, [r7, #3]
 8003b0a:	73fb      	strb	r3, [r7, #15]
    while (CDC_Transmit_HS(&b, 1) == USBD_BUSY) {
 8003b0c:	e002      	b.n	8003b14 <writeCharTocli_COMM_USB+0x18>
    	vTaskDelay(1);
 8003b0e:	2001      	movs	r0, #1
 8003b10:	f003 f856 	bl	8006bc0 <vTaskDelay>
    while (CDC_Transmit_HS(&b, 1) == USBD_BUSY) {
 8003b14:	f107 030f 	add.w	r3, r7, #15
 8003b18:	2101      	movs	r1, #1
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	f019 ff9a 	bl	801da54 <CDC_Transmit_HS>
 8003b20:	4603      	mov	r3, r0
 8003b22:	2b01      	cmp	r3, #1
 8003b24:	d0f3      	beq.n	8003b0e <writeCharTocli_COMM_USB+0x12>
    }
}
 8003b26:	bf00      	nop
 8003b28:	bf00      	nop
 8003b2a:	3710      	adds	r7, #16
 8003b2c:	46bd      	mov	sp, r7
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <writeCharTocli_COMM_UART>:

static void writeCharTocli_COMM_UART(EmbeddedCli *embeddedCli, char c) {
 8003b30:	b580      	push	{r7, lr}
 8003b32:	b084      	sub	sp, #16
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
 8003b38:	460b      	mov	r3, r1
 8003b3a:	70fb      	strb	r3, [r7, #3]
    uint8_t b = c;
 8003b3c:	78fb      	ldrb	r3, [r7, #3]
 8003b3e:	73fb      	strb	r3, [r7, #15]
    UART_Driver_Write(UART4, b);
 8003b40:	7bfb      	ldrb	r3, [r7, #15]
 8003b42:	4619      	mov	r1, r3
 8003b44:	4803      	ldr	r0, [pc, #12]	@ (8003b54 <writeCharTocli_COMM_UART+0x24>)
 8003b46:	f7fe fd62 	bl	800260e <UART_Driver_Write>
}
 8003b4a:	bf00      	nop
 8003b4c:	3710      	adds	r7, #16
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bd80      	pop	{r7, pc}
 8003b52:	bf00      	nop
 8003b54:	40004c00 	.word	0x40004c00

08003b58 <SystemCLI_Init>:

Std_ReturnType SystemCLI_Init() {
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b082      	sub	sp, #8
 8003b5c:	af00      	add	r7, sp, #0
	/* Initialize the CLI configuration settings */

    // Initialize COMM USB CLI
    EmbeddedCliConfig *COMM_USB_Config = embeddedCliDefaultConfig();
 8003b5e:	f000 f89f 	bl	8003ca0 <embeddedCliDefaultConfig>
 8003b62:	6078      	str	r0, [r7, #4]
    COMM_USB_Config->cliBuffer = COMM_USB_cliStaticBuffer;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	4a39      	ldr	r2, [pc, #228]	@ (8003c4c <SystemCLI_Init+0xf4>)
 8003b68:	60da      	str	r2, [r3, #12]
    COMM_USB_Config->cliBufferSize = COMM_USB_CLI_BUFFER_SIZE;
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003b70:	821a      	strh	r2, [r3, #16]
    COMM_USB_Config->rxBufferSize = CLI_RX_BUFFER_SIZE;
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	2210      	movs	r2, #16
 8003b76:	809a      	strh	r2, [r3, #4]
    COMM_USB_Config->cmdBufferSize = CLI_CMD_BUFFER_SIZE;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2240      	movs	r2, #64	@ 0x40
 8003b7c:	80da      	strh	r2, [r3, #6]
    COMM_USB_Config->historyBufferSize = CLI_HISTORY_SIZE;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2280      	movs	r2, #128	@ 0x80
 8003b82:	811a      	strh	r2, [r3, #8]
    COMM_USB_Config->maxBindingCount = CLI_MAX_BINDING_COUNT;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2220      	movs	r2, #32
 8003b88:	815a      	strh	r2, [r3, #10]
    COMM_USB_Config->enableAutoComplete = CLI_AUTO_COMPLETE;
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	749a      	strb	r2, [r3, #18]
    COMM_USB_Config->invitation = CLI_INITATION_COMM_USB;
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	4a2f      	ldr	r2, [pc, #188]	@ (8003c50 <SystemCLI_Init+0xf8>)
 8003b94:	601a      	str	r2, [r3, #0]
    COMM_USB_Config->staticBindings = getCliStaticBindings();
 8003b96:	f7ff ff9f 	bl	8003ad8 <getCliStaticBindings>
 8003b9a:	4602      	mov	r2, r0
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	615a      	str	r2, [r3, #20]
    COMM_USB_Config->staticBindingCount = getCliStaticBindingCount();
 8003ba0:	f7ff ffa4 	bl	8003aec <getCliStaticBindingCount>
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	461a      	mov	r2, r3
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	831a      	strh	r2, [r3, #24]

    cli_COMM_USB = embeddedCliNew(COMM_USB_Config);
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f000 f8d2 	bl	8003d56 <embeddedCliNew>
 8003bb2:	4603      	mov	r3, r0
 8003bb4:	4a27      	ldr	r2, [pc, #156]	@ (8003c54 <SystemCLI_Init+0xfc>)
 8003bb6:	6013      	str	r3, [r2, #0]
    if (cli_COMM_USB == NULL) {
 8003bb8:	4b26      	ldr	r3, [pc, #152]	@ (8003c54 <SystemCLI_Init+0xfc>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d101      	bne.n	8003bc4 <SystemCLI_Init+0x6c>
        return E_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e03e      	b.n	8003c42 <SystemCLI_Init+0xea>
    }
    cli_COMM_USB->writeChar = writeCharTocli_COMM_USB;
 8003bc4:	4b23      	ldr	r3, [pc, #140]	@ (8003c54 <SystemCLI_Init+0xfc>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a23      	ldr	r2, [pc, #140]	@ (8003c58 <SystemCLI_Init+0x100>)
 8003bca:	601a      	str	r2, [r3, #0]

    // Initialize COMM UART CLi
    EmbeddedCliConfig *COMM_UART_config = embeddedCliDefaultConfig();
 8003bcc:	f000 f868 	bl	8003ca0 <embeddedCliDefaultConfig>
 8003bd0:	6038      	str	r0, [r7, #0]
    COMM_UART_config->cliBuffer = COMM_UART_cliStaticBuffer;
 8003bd2:	683b      	ldr	r3, [r7, #0]
 8003bd4:	4a21      	ldr	r2, [pc, #132]	@ (8003c5c <SystemCLI_Init+0x104>)
 8003bd6:	60da      	str	r2, [r3, #12]
    COMM_UART_config->cliBufferSize = COMM_UART_CLI_BUFFER_SIZE;
 8003bd8:	683b      	ldr	r3, [r7, #0]
 8003bda:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003bde:	821a      	strh	r2, [r3, #16]
    COMM_UART_config->rxBufferSize = CLI_RX_BUFFER_SIZE;
 8003be0:	683b      	ldr	r3, [r7, #0]
 8003be2:	2210      	movs	r2, #16
 8003be4:	809a      	strh	r2, [r3, #4]
    COMM_UART_config->cmdBufferSize = CLI_CMD_BUFFER_SIZE;
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	2240      	movs	r2, #64	@ 0x40
 8003bea:	80da      	strh	r2, [r3, #6]
    COMM_UART_config->historyBufferSize = CLI_HISTORY_SIZE;
 8003bec:	683b      	ldr	r3, [r7, #0]
 8003bee:	2280      	movs	r2, #128	@ 0x80
 8003bf0:	811a      	strh	r2, [r3, #8]
    COMM_UART_config->maxBindingCount = CLI_MAX_BINDING_COUNT;
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	2220      	movs	r2, #32
 8003bf6:	815a      	strh	r2, [r3, #10]
    COMM_UART_config->enableAutoComplete = CLI_AUTO_COMPLETE;
 8003bf8:	683b      	ldr	r3, [r7, #0]
 8003bfa:	2201      	movs	r2, #1
 8003bfc:	749a      	strb	r2, [r3, #18]
    COMM_UART_config->invitation = CLI_INITATION_COMM_UART;
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	4a17      	ldr	r2, [pc, #92]	@ (8003c60 <SystemCLI_Init+0x108>)
 8003c02:	601a      	str	r2, [r3, #0]
    COMM_UART_config->staticBindings = getCliStaticBindings();
 8003c04:	f7ff ff68 	bl	8003ad8 <getCliStaticBindings>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	683b      	ldr	r3, [r7, #0]
 8003c0c:	615a      	str	r2, [r3, #20]
    COMM_UART_config->staticBindingCount = getCliStaticBindingCount();
 8003c0e:	f7ff ff6d 	bl	8003aec <getCliStaticBindingCount>
 8003c12:	4603      	mov	r3, r0
 8003c14:	461a      	mov	r2, r3
 8003c16:	683b      	ldr	r3, [r7, #0]
 8003c18:	831a      	strh	r2, [r3, #24]

    cli_COMM_UART = embeddedCliNew(COMM_UART_config);
 8003c1a:	6838      	ldr	r0, [r7, #0]
 8003c1c:	f000 f89b 	bl	8003d56 <embeddedCliNew>
 8003c20:	4603      	mov	r3, r0
 8003c22:	4a10      	ldr	r2, [pc, #64]	@ (8003c64 <SystemCLI_Init+0x10c>)
 8003c24:	6013      	str	r3, [r2, #0]
    if (cli_COMM_UART == NULL) {
 8003c26:	4b0f      	ldr	r3, [pc, #60]	@ (8003c64 <SystemCLI_Init+0x10c>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d101      	bne.n	8003c32 <SystemCLI_Init+0xda>
        return E_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e007      	b.n	8003c42 <SystemCLI_Init+0xea>
    }
    cli_COMM_UART->writeChar = writeCharTocli_COMM_UART;
 8003c32:	4b0c      	ldr	r3, [pc, #48]	@ (8003c64 <SystemCLI_Init+0x10c>)
 8003c34:	681b      	ldr	r3, [r3, #0]
 8003c36:	4a0c      	ldr	r2, [pc, #48]	@ (8003c68 <SystemCLI_Init+0x110>)
 8003c38:	601a      	str	r2, [r3, #0]

//	// Init the CLI with blank screen
//	onClearCLI(cli, NULL, NULL);

    // CLI has now been initialized, set bool to true to enable interrupts.
    cliIsReady = true;
 8003c3a:	4b0c      	ldr	r3, [pc, #48]	@ (8003c6c <SystemCLI_Init+0x114>)
 8003c3c:	2201      	movs	r2, #1
 8003c3e:	701a      	strb	r2, [r3, #0]

    return E_OK;
 8003c40:	2300      	movs	r3, #0
}
 8003c42:	4618      	mov	r0, r3
 8003c44:	3708      	adds	r7, #8
 8003c46:	46bd      	mov	sp, r7
 8003c48:	bd80      	pop	{r7, pc}
 8003c4a:	bf00      	nop
 8003c4c:	240023d4 	.word	0x240023d4
 8003c50:	08020b08 	.word	0x08020b08
 8003c54:	240033d4 	.word	0x240033d4
 8003c58:	08003afd 	.word	0x08003afd
 8003c5c:	24002bd4 	.word	0x24002bd4
 8003c60:	08020b18 	.word	0x08020b18
 8003c64:	240033d8 	.word	0x240033d8
 8003c68:	08003b31 	.word	0x08003b31
 8003c6c:	240033dc 	.word	0x240033dc

08003c70 <get_COMM_USB_CliPointer>:

/*************************************************
 *             Get CLI Pointers                  *
 *************************************************/

EmbeddedCli *get_COMM_USB_CliPointer() {
 8003c70:	b480      	push	{r7}
 8003c72:	af00      	add	r7, sp, #0
    return cli_COMM_USB;
 8003c74:	4b03      	ldr	r3, [pc, #12]	@ (8003c84 <get_COMM_USB_CliPointer+0x14>)
 8003c76:	681b      	ldr	r3, [r3, #0]
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	46bd      	mov	sp, r7
 8003c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c80:	4770      	bx	lr
 8003c82:	bf00      	nop
 8003c84:	240033d4 	.word	0x240033d4

08003c88 <get_COMM_UART_CliPointer>:

EmbeddedCli *get_COMM_UART_CliPointer() {
 8003c88:	b480      	push	{r7}
 8003c8a:	af00      	add	r7, sp, #0
    return cli_COMM_UART;
 8003c8c:	4b03      	ldr	r3, [pc, #12]	@ (8003c9c <get_COMM_UART_CliPointer+0x14>)
 8003c8e:	681b      	ldr	r3, [r3, #0]
}
 8003c90:	4618      	mov	r0, r3
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	240033d8 	.word	0x240033d8

08003ca0 <embeddedCliDefaultConfig>:
 * @param pos - token position (counted from 1)
 * @return index of first char of specified token
 */
static uint16_t getTokenPosition(const char *tokenizedStr, uint16_t pos);

EmbeddedCliConfig *embeddedCliDefaultConfig(void) {
 8003ca0:	b480      	push	{r7}
 8003ca2:	af00      	add	r7, sp, #0
    defaultConfig.rxBufferSize = 64;
 8003ca4:	4b11      	ldr	r3, [pc, #68]	@ (8003cec <embeddedCliDefaultConfig+0x4c>)
 8003ca6:	2240      	movs	r2, #64	@ 0x40
 8003ca8:	809a      	strh	r2, [r3, #4]
    defaultConfig.cmdBufferSize = 64;
 8003caa:	4b10      	ldr	r3, [pc, #64]	@ (8003cec <embeddedCliDefaultConfig+0x4c>)
 8003cac:	2240      	movs	r2, #64	@ 0x40
 8003cae:	80da      	strh	r2, [r3, #6]
    defaultConfig.historyBufferSize = 128;
 8003cb0:	4b0e      	ldr	r3, [pc, #56]	@ (8003cec <embeddedCliDefaultConfig+0x4c>)
 8003cb2:	2280      	movs	r2, #128	@ 0x80
 8003cb4:	811a      	strh	r2, [r3, #8]
    defaultConfig.cliBuffer = NULL;
 8003cb6:	4b0d      	ldr	r3, [pc, #52]	@ (8003cec <embeddedCliDefaultConfig+0x4c>)
 8003cb8:	2200      	movs	r2, #0
 8003cba:	60da      	str	r2, [r3, #12]
    defaultConfig.cliBufferSize = 0;
 8003cbc:	4b0b      	ldr	r3, [pc, #44]	@ (8003cec <embeddedCliDefaultConfig+0x4c>)
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	821a      	strh	r2, [r3, #16]
    defaultConfig.maxBindingCount = 8;
 8003cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8003cec <embeddedCliDefaultConfig+0x4c>)
 8003cc4:	2208      	movs	r2, #8
 8003cc6:	815a      	strh	r2, [r3, #10]
    defaultConfig.enableAutoComplete = true;
 8003cc8:	4b08      	ldr	r3, [pc, #32]	@ (8003cec <embeddedCliDefaultConfig+0x4c>)
 8003cca:	2201      	movs	r2, #1
 8003ccc:	749a      	strb	r2, [r3, #18]
    defaultConfig.invitation = "> ";
 8003cce:	4b07      	ldr	r3, [pc, #28]	@ (8003cec <embeddedCliDefaultConfig+0x4c>)
 8003cd0:	4a07      	ldr	r2, [pc, #28]	@ (8003cf0 <embeddedCliDefaultConfig+0x50>)
 8003cd2:	601a      	str	r2, [r3, #0]
    defaultConfig.staticBindingCount = 0;
 8003cd4:	4b05      	ldr	r3, [pc, #20]	@ (8003cec <embeddedCliDefaultConfig+0x4c>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	831a      	strh	r2, [r3, #24]
    defaultConfig.staticBindings = NULL;
 8003cda:	4b04      	ldr	r3, [pc, #16]	@ (8003cec <embeddedCliDefaultConfig+0x4c>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	615a      	str	r2, [r3, #20]
    return &defaultConfig;
 8003ce0:	4b02      	ldr	r3, [pc, #8]	@ (8003cec <embeddedCliDefaultConfig+0x4c>)
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	46bd      	mov	sp, r7
 8003ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cea:	4770      	bx	lr
 8003cec:	240033e0 	.word	0x240033e0
 8003cf0:	08020b44 	.word	0x08020b44

08003cf4 <embeddedCliRequiredSize>:

uint16_t embeddedCliRequiredSize(EmbeddedCliConfig *config) {
 8003cf4:	b480      	push	{r7}
 8003cf6:	b085      	sub	sp, #20
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
    uint16_t bindingCount = (config->staticBindings == NULL) ?
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	695b      	ldr	r3, [r3, #20]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d102      	bne.n	8003d0a <embeddedCliRequiredSize+0x16>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	895b      	ldrh	r3, [r3, #10]
 8003d08:	e000      	b.n	8003d0c <embeddedCliRequiredSize+0x18>
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	81fb      	strh	r3, [r7, #14]
                            (config->maxBindingCount) : 0;
    return (CLI_UINT_SIZE * (
        BYTES_TO_CLI_UINTS(sizeof(EmbeddedCli)) +
        BYTES_TO_CLI_UINTS(sizeof(EmbeddedCliImpl)) +
        BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char)) +
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	889b      	ldrh	r3, [r3, #4]
 8003d12:	3303      	adds	r3, #3
 8003d14:	089a      	lsrs	r2, r3, #2
        BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char)) +
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	88db      	ldrh	r3, [r3, #6]
 8003d1a:	3303      	adds	r3, #3
 8003d1c:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char)) +
 8003d1e:	441a      	add	r2, r3
        BYTES_TO_CLI_UINTS(config->historyBufferSize * sizeof(char)) +
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	891b      	ldrh	r3, [r3, #8]
 8003d24:	3303      	adds	r3, #3
 8003d26:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char)) +
 8003d28:	18d1      	adds	r1, r2, r3
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(CliCommandBinding)) +
 8003d2a:	89fa      	ldrh	r2, [r7, #14]
 8003d2c:	4613      	mov	r3, r2
 8003d2e:	005b      	lsls	r3, r3, #1
 8003d30:	4413      	add	r3, r2
 8003d32:	00db      	lsls	r3, r3, #3
 8003d34:	3303      	adds	r3, #3
 8003d36:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(config->historyBufferSize * sizeof(char)) +
 8003d38:	18ca      	adds	r2, r1, r3
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(uint8_t))
 8003d3a:	89fb      	ldrh	r3, [r7, #14]
 8003d3c:	3303      	adds	r3, #3
 8003d3e:	089b      	lsrs	r3, r3, #2
        BYTES_TO_CLI_UINTS(bindingCount * sizeof(CliCommandBinding)) +
 8003d40:	4413      	add	r3, r2
 8003d42:	3312      	adds	r3, #18
    return (CLI_UINT_SIZE * (
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	009b      	lsls	r3, r3, #2
 8003d48:	b29b      	uxth	r3, r3
    ));
}
 8003d4a:	4618      	mov	r0, r3
 8003d4c:	3714      	adds	r7, #20
 8003d4e:	46bd      	mov	sp, r7
 8003d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d54:	4770      	bx	lr

08003d56 <embeddedCliNew>:

EmbeddedCli *embeddedCliNew(EmbeddedCliConfig *config) {
 8003d56:	b580      	push	{r7, lr}
 8003d58:	b088      	sub	sp, #32
 8003d5a:	af00      	add	r7, sp, #0
 8003d5c:	6078      	str	r0, [r7, #4]
    EmbeddedCli *cli = NULL;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	61fb      	str	r3, [r7, #28]

    size_t totalSize = embeddedCliRequiredSize(config);
 8003d62:	6878      	ldr	r0, [r7, #4]
 8003d64:	f7ff ffc6 	bl	8003cf4 <embeddedCliRequiredSize>
 8003d68:	4603      	mov	r3, r0
 8003d6a:	61bb      	str	r3, [r7, #24]

    _Bool allocated = false;
 8003d6c:	2300      	movs	r3, #0
 8003d6e:	75fb      	strb	r3, [r7, #23]

    if (config->cliBuffer == NULL || config->cliBufferSize < totalSize) {
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	68db      	ldr	r3, [r3, #12]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d005      	beq.n	8003d84 <embeddedCliNew+0x2e>
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	8a1b      	ldrh	r3, [r3, #16]
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	69bb      	ldr	r3, [r7, #24]
 8003d80:	4293      	cmp	r3, r2
 8003d82:	d901      	bls.n	8003d88 <embeddedCliNew+0x32>
        return NULL;
 8003d84:	2300      	movs	r3, #0
 8003d86:	e071      	b.n	8003e6c <embeddedCliNew+0x116>
    }

    CLI_UINT *buf = config->cliBuffer;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	613b      	str	r3, [r7, #16]

    memset(buf, 0, totalSize);
 8003d8e:	69ba      	ldr	r2, [r7, #24]
 8003d90:	2100      	movs	r1, #0
 8003d92:	6938      	ldr	r0, [r7, #16]
 8003d94:	f01a fea2 	bl	801eadc <memset>

    cli = (EmbeddedCli *) buf;
 8003d98:	693b      	ldr	r3, [r7, #16]
 8003d9a:	61fb      	str	r3, [r7, #28]
    buf += BYTES_TO_CLI_UINTS(sizeof(EmbeddedCli));
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	3310      	adds	r3, #16
 8003da0:	613b      	str	r3, [r7, #16]

    cli->_impl = (EmbeddedCliImpl *) buf;
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	693a      	ldr	r2, [r7, #16]
 8003da6:	60da      	str	r2, [r3, #12]
    buf += BYTES_TO_CLI_UINTS(sizeof(EmbeddedCliImpl));
 8003da8:	693b      	ldr	r3, [r7, #16]
 8003daa:	3338      	adds	r3, #56	@ 0x38
 8003dac:	613b      	str	r3, [r7, #16]

    PREPARE_IMPL(cli);
 8003dae:	69fb      	ldr	r3, [r7, #28]
 8003db0:	68db      	ldr	r3, [r3, #12]
 8003db2:	60fb      	str	r3, [r7, #12]
    impl->rxBuffer.buf = (char *) buf;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	693a      	ldr	r2, [r7, #16]
 8003db8:	611a      	str	r2, [r3, #16]
    buf += BYTES_TO_CLI_UINTS(config->rxBufferSize * sizeof(char));
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	889b      	ldrh	r3, [r3, #4]
 8003dbe:	3303      	adds	r3, #3
 8003dc0:	f023 0303 	bic.w	r3, r3, #3
 8003dc4:	693a      	ldr	r2, [r7, #16]
 8003dc6:	4413      	add	r3, r2
 8003dc8:	613b      	str	r3, [r7, #16]

    impl->cmdBuffer = (char *) buf;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	693a      	ldr	r2, [r7, #16]
 8003dce:	61da      	str	r2, [r3, #28]
    buf += BYTES_TO_CLI_UINTS(config->cmdBufferSize * sizeof(char));
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	88db      	ldrh	r3, [r3, #6]
 8003dd4:	3303      	adds	r3, #3
 8003dd6:	f023 0303 	bic.w	r3, r3, #3
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	4413      	add	r3, r2
 8003dde:	613b      	str	r3, [r7, #16]


    impl->bindings = (CliCommandBinding *) config->staticBindings;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	695a      	ldr	r2, [r3, #20]
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	625a      	str	r2, [r3, #36]	@ 0x24
    impl->bindingsCount = config->staticBindingCount;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	8b1a      	ldrh	r2, [r3, #24]
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	859a      	strh	r2, [r3, #44]	@ 0x2c
    impl->maxBindingsCount = config->staticBindingCount;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	8b1a      	ldrh	r2, [r3, #24]
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	85da      	strh	r2, [r3, #46]	@ 0x2e


    impl->history.buf = (char *) buf;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	693a      	ldr	r2, [r7, #16]
 8003dfc:	605a      	str	r2, [r3, #4]
    impl->history.bufferSize = config->historyBufferSize;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	891a      	ldrh	r2, [r3, #8]
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	811a      	strh	r2, [r3, #8]

    if (allocated)
 8003e06:	7dfb      	ldrb	r3, [r7, #23]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d008      	beq.n	8003e1e <embeddedCliNew+0xc8>
        SET_FLAG(impl->flags, CLI_FLAG_ALLOCATED);
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003e12:	f043 0304 	orr.w	r3, r3, #4
 8003e16:	b2da      	uxtb	r2, r3
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

    if (config->enableAutoComplete)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	7c9b      	ldrb	r3, [r3, #18]
 8003e22:	2b00      	cmp	r3, #0
 8003e24:	d008      	beq.n	8003e38 <embeddedCliNew+0xe2>
        SET_FLAG(impl->flags, CLI_FLAG_AUTOCOMPLETE_ENABLED);
 8003e26:	68fb      	ldr	r3, [r7, #12]
 8003e28:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003e2c:	f043 0320 	orr.w	r3, r3, #32
 8003e30:	b2da      	uxtb	r2, r3
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

    impl->rxBuffer.size = config->rxBufferSize;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	889a      	ldrh	r2, [r3, #4]
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	831a      	strh	r2, [r3, #24]
    impl->rxBuffer.front = 0;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	2200      	movs	r2, #0
 8003e44:	829a      	strh	r2, [r3, #20]
    impl->rxBuffer.back = 0;
 8003e46:	68fb      	ldr	r3, [r7, #12]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	82da      	strh	r2, [r3, #22]
    impl->cmdMaxSize = config->cmdBufferSize;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	88da      	ldrh	r2, [r3, #6]
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	845a      	strh	r2, [r3, #34]	@ 0x22
    impl->lastChar = '\0';
 8003e54:	68fb      	ldr	r3, [r7, #12]
 8003e56:	2200      	movs	r2, #0
 8003e58:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    impl->invitation = config->invitation;
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681a      	ldr	r2, [r3, #0]
 8003e60:	68fb      	ldr	r3, [r7, #12]
 8003e62:	601a      	str	r2, [r3, #0]
    impl->cursorPos = 0;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2200      	movs	r2, #0
 8003e68:	869a      	strh	r2, [r3, #52]	@ 0x34

    return cli;
 8003e6a:	69fb      	ldr	r3, [r7, #28]
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	3720      	adds	r7, #32
 8003e70:	46bd      	mov	sp, r7
 8003e72:	bd80      	pop	{r7, pc}

08003e74 <embeddedCliReceiveChar>:

void embeddedCliReceiveChar(EmbeddedCli *cli, char c) {
 8003e74:	b580      	push	{r7, lr}
 8003e76:	b084      	sub	sp, #16
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	460b      	mov	r3, r1
 8003e7e:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	60fb      	str	r3, [r7, #12]

    if (!fifoBufPush(&impl->rxBuffer, c)) {
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	3310      	adds	r3, #16
 8003e8a:	78fa      	ldrb	r2, [r7, #3]
 8003e8c:	4611      	mov	r1, r2
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f000 ff8a 	bl	8004da8 <fifoBufPush>
 8003e94:	4603      	mov	r3, r0
 8003e96:	f083 0301 	eor.w	r3, r3, #1
 8003e9a:	b2db      	uxtb	r3, r3
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d008      	beq.n	8003eb2 <embeddedCliReceiveChar+0x3e>
        SET_FLAG(impl->flags, CLI_FLAG_OVERFLOW);
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003ea6:	f043 0301 	orr.w	r3, r3, #1
 8003eaa:	b2da      	uxtb	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
    }
}
 8003eb2:	bf00      	nop
 8003eb4:	3710      	adds	r7, #16
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}

08003eba <embeddedCliProcess>:

void embeddedCliProcess(EmbeddedCli *cli) {
 8003eba:	b580      	push	{r7, lr}
 8003ebc:	b084      	sub	sp, #16
 8003ebe:	af00      	add	r7, sp, #0
 8003ec0:	6078      	str	r0, [r7, #4]
    if (cli->writeChar == NULL)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 8083 	beq.w	8003fd2 <embeddedCliProcess+0x118>
        return;

    PREPARE_IMPL(cli);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	68db      	ldr	r3, [r3, #12]
 8003ed0:	60fb      	str	r3, [r7, #12]


    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_INIT_COMPLETE)) {
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003ed8:	f003 0302 	and.w	r3, r3, #2
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d155      	bne.n	8003f8c <embeddedCliProcess+0xd2>
        SET_FLAG(impl->flags, CLI_FLAG_INIT_COMPLETE);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003ee6:	f043 0302 	orr.w	r3, r3, #2
 8003eea:	b2da      	uxtb	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
        writeToOutput(cli, impl->invitation);
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	4619      	mov	r1, r3
 8003ef8:	6878      	ldr	r0, [r7, #4]
 8003efa:	f000 fe7e 	bl	8004bfa <writeToOutput>
    }

    while (fifoBufAvailable(&impl->rxBuffer)) {
 8003efe:	e045      	b.n	8003f8c <embeddedCliProcess+0xd2>
        char c = fifoBufPop(&impl->rxBuffer);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	3310      	adds	r3, #16
 8003f04:	4618      	mov	r0, r3
 8003f06:	f000 ff27 	bl	8004d58 <fifoBufPop>
 8003f0a:	4603      	mov	r3, r0
 8003f0c:	72fb      	strb	r3, [r7, #11]

        if (IS_FLAG_SET(impl->flags, CLI_FLAG_ESCAPE_MODE)) {
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003f14:	f003 0308 	and.w	r3, r3, #8
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d005      	beq.n	8003f28 <embeddedCliProcess+0x6e>
            onEscapedInput(cli, c);
 8003f1c:	7afb      	ldrb	r3, [r7, #11]
 8003f1e:	4619      	mov	r1, r3
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f000 f9f5 	bl	8004310 <onEscapedInput>
 8003f26:	e02a      	b.n	8003f7e <embeddedCliProcess+0xc4>
        } else if (impl->lastChar == 0x1B && c == '[') {
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8003f2e:	2b1b      	cmp	r3, #27
 8003f30:	d10c      	bne.n	8003f4c <embeddedCliProcess+0x92>
 8003f32:	7afb      	ldrb	r3, [r7, #11]
 8003f34:	2b5b      	cmp	r3, #91	@ 0x5b
 8003f36:	d109      	bne.n	8003f4c <embeddedCliProcess+0x92>
            //enter escape mode
            SET_FLAG(impl->flags, CLI_FLAG_ESCAPE_MODE);
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003f3e:	f043 0308 	orr.w	r3, r3, #8
 8003f42:	b2da      	uxtb	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 8003f4a:	e018      	b.n	8003f7e <embeddedCliProcess+0xc4>
        } else if (isControlChar(c)) {
 8003f4c:	7afb      	ldrb	r3, [r7, #11]
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f000 feaa 	bl	8004ca8 <isControlChar>
 8003f54:	4603      	mov	r3, r0
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d005      	beq.n	8003f66 <embeddedCliProcess+0xac>
            onControlInput(cli, c);
 8003f5a:	7afb      	ldrb	r3, [r7, #11]
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	6878      	ldr	r0, [r7, #4]
 8003f60:	f000 fa86 	bl	8004470 <onControlInput>
 8003f64:	e00b      	b.n	8003f7e <embeddedCliProcess+0xc4>
        } else if (isDisplayableChar(c)) {
 8003f66:	7afb      	ldrb	r3, [r7, #11]
 8003f68:	4618      	mov	r0, r3
 8003f6a:	f000 febd 	bl	8004ce8 <isDisplayableChar>
 8003f6e:	4603      	mov	r3, r0
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d004      	beq.n	8003f7e <embeddedCliProcess+0xc4>
            onCharInput(cli, c);
 8003f74:	7afb      	ldrb	r3, [r7, #11]
 8003f76:	4619      	mov	r1, r3
 8003f78:	6878      	ldr	r0, [r7, #4]
 8003f7a:	f000 fa27 	bl	80043cc <onCharInput>
        }

        printLiveAutocompletion(cli);
 8003f7e:	6878      	ldr	r0, [r7, #4]
 8003f80:	f000 fd12 	bl	80049a8 <printLiveAutocompletion>

        impl->lastChar = c;
 8003f84:	68fb      	ldr	r3, [r7, #12]
 8003f86:	7afa      	ldrb	r2, [r7, #11]
 8003f88:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
    while (fifoBufAvailable(&impl->rxBuffer)) {
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	3310      	adds	r3, #16
 8003f90:	4618      	mov	r0, r3
 8003f92:	f000 fec0 	bl	8004d16 <fifoBufAvailable>
 8003f96:	4603      	mov	r3, r0
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d1b1      	bne.n	8003f00 <embeddedCliProcess+0x46>
    }

    // discard unfinished command if overflow happened
    if (IS_FLAG_SET(impl->flags, CLI_FLAG_OVERFLOW)) {
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003fa2:	f003 0301 	and.w	r3, r3, #1
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d014      	beq.n	8003fd4 <embeddedCliProcess+0x11a>
        impl->cmdSize = 0;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	841a      	strh	r2, [r3, #32]
        impl->cmdBuffer[impl->cmdSize] = '\0';
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	69db      	ldr	r3, [r3, #28]
 8003fb4:	68fa      	ldr	r2, [r7, #12]
 8003fb6:	8c12      	ldrh	r2, [r2, #32]
 8003fb8:	4413      	add	r3, r2
 8003fba:	2200      	movs	r2, #0
 8003fbc:	701a      	strb	r2, [r3, #0]
        UNSET_U8FLAG(impl->flags, CLI_FLAG_OVERFLOW);
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003fc4:	f023 0301 	bic.w	r3, r3, #1
 8003fc8:	b2da      	uxtb	r2, r3
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 8003fd0:	e000      	b.n	8003fd4 <embeddedCliProcess+0x11a>
        return;
 8003fd2:	bf00      	nop
    }
}
 8003fd4:	3710      	adds	r7, #16
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
	...

08003fdc <embeddedCliPrint>:

void embeddedCliPrint(EmbeddedCli *cli, const char *string) {
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
 8003fe4:	6039      	str	r1, [r7, #0]
    if (cli->writeChar == NULL)
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d03e      	beq.n	800406c <embeddedCliPrint+0x90>
        return;

    PREPARE_IMPL(cli);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	68db      	ldr	r3, [r3, #12]
 8003ff2:	60fb      	str	r3, [r7, #12]

    // Save cursor position
    uint16_t cursorPosSave = impl->cursorPos;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8003ff8:	817b      	strh	r3, [r7, #10]

    // remove chars for autocompletion and live command
    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_DIRECT_PRINT))
 8003ffa:	68fb      	ldr	r3, [r7, #12]
 8003ffc:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8004000:	f003 0310 	and.w	r3, r3, #16
 8004004:	2b00      	cmp	r3, #0
 8004006:	d102      	bne.n	800400e <embeddedCliPrint+0x32>
        clearCurrentLine(cli);
 8004008:	6878      	ldr	r0, [r7, #4]
 800400a:	f000 fdc1 	bl	8004b90 <clearCurrentLine>

    // Restore cursor position
    impl->cursorPos = cursorPosSave;
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	897a      	ldrh	r2, [r7, #10]
 8004012:	869a      	strh	r2, [r3, #52]	@ 0x34

    // print provided string
    writeToOutput(cli, string);
 8004014:	6839      	ldr	r1, [r7, #0]
 8004016:	6878      	ldr	r0, [r7, #4]
 8004018:	f000 fdef 	bl	8004bfa <writeToOutput>
    writeToOutput(cli, lineBreak);
 800401c:	4b15      	ldr	r3, [pc, #84]	@ (8004074 <embeddedCliPrint+0x98>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	4619      	mov	r1, r3
 8004022:	6878      	ldr	r0, [r7, #4]
 8004024:	f000 fde9 	bl	8004bfa <writeToOutput>

    // print current command back to screen
    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_DIRECT_PRINT)) {
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 800402e:	f003 0310 	and.w	r3, r3, #16
 8004032:	2b00      	cmp	r3, #0
 8004034:	d11b      	bne.n	800406e <embeddedCliPrint+0x92>
        writeToOutput(cli, impl->invitation);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4619      	mov	r1, r3
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f000 fddc 	bl	8004bfa <writeToOutput>
        writeToOutput(cli, impl->cmdBuffer);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	69db      	ldr	r3, [r3, #28]
 8004046:	4619      	mov	r1, r3
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f000 fdd6 	bl	8004bfa <writeToOutput>
        impl->inputLineLength = impl->cmdSize;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	8c1a      	ldrh	r2, [r3, #32]
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	861a      	strh	r2, [r3, #48]	@ 0x30
        moveCursor(cli, impl->cursorPos, CURSOR_DIRECTION_BACKWARD);
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800405a:	2200      	movs	r2, #0
 800405c:	4619      	mov	r1, r3
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f000 fdec 	bl	8004c3c <moveCursor>

        printLiveAutocompletion(cli);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 fc9f 	bl	80049a8 <printLiveAutocompletion>
 800406a:	e000      	b.n	800406e <embeddedCliPrint+0x92>
        return;
 800406c:	bf00      	nop
    }
}
 800406e:	3710      	adds	r7, #16
 8004070:	46bd      	mov	sp, r7
 8004072:	bd80      	pop	{r7, pc}
 8004074:	2400006c 	.word	0x2400006c

08004078 <embeddedCliTokenizeArgs>:

void embeddedCliTokenizeArgs(char *args) {
 8004078:	b580      	push	{r7, lr}
 800407a:	b088      	sub	sp, #32
 800407c:	af00      	add	r7, sp, #0
 800407e:	6078      	str	r0, [r7, #4]
    if (args == NULL)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d066      	beq.n	8004154 <embeddedCliTokenizeArgs+0xdc>
        return;

    // for now only space, but can add more later
    const char *separators = " ";
 8004086:	4b35      	ldr	r3, [pc, #212]	@ (800415c <embeddedCliTokenizeArgs+0xe4>)
 8004088:	60fb      	str	r3, [r7, #12]

    // indicates that arg is quoted so separators are copied as is
    bool quotesEnabled = false;
 800408a:	2300      	movs	r3, #0
 800408c:	77fb      	strb	r3, [r7, #31]
    // indicates that previous char was a slash, so next char is copied as is
    bool escapeActivated = false;
 800408e:	2300      	movs	r3, #0
 8004090:	77bb      	strb	r3, [r7, #30]
    int insertPos = 0;
 8004092:	2300      	movs	r3, #0
 8004094:	61bb      	str	r3, [r7, #24]

    int i = 0;
 8004096:	2300      	movs	r3, #0
 8004098:	617b      	str	r3, [r7, #20]
    char currentChar;
    while ((currentChar = args[i]) != '\0') {
 800409a:	e047      	b.n	800412c <embeddedCliTokenizeArgs+0xb4>
        ++i;
 800409c:	697b      	ldr	r3, [r7, #20]
 800409e:	3301      	adds	r3, #1
 80040a0:	617b      	str	r3, [r7, #20]

        if (escapeActivated) {
 80040a2:	7fbb      	ldrb	r3, [r7, #30]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d002      	beq.n	80040ae <embeddedCliTokenizeArgs+0x36>
            escapeActivated = false;
 80040a8:	2300      	movs	r3, #0
 80040aa:	77bb      	strb	r3, [r7, #30]
 80040ac:	e029      	b.n	8004102 <embeddedCliTokenizeArgs+0x8a>
        } else if (currentChar == '\\') {
 80040ae:	7cfb      	ldrb	r3, [r7, #19]
 80040b0:	2b5c      	cmp	r3, #92	@ 0x5c
 80040b2:	d102      	bne.n	80040ba <embeddedCliTokenizeArgs+0x42>
            escapeActivated = true;
 80040b4:	2301      	movs	r3, #1
 80040b6:	77bb      	strb	r3, [r7, #30]
            continue;
 80040b8:	e038      	b.n	800412c <embeddedCliTokenizeArgs+0xb4>
        } else if (currentChar == '"') {
 80040ba:	7cfb      	ldrb	r3, [r7, #19]
 80040bc:	2b22      	cmp	r3, #34	@ 0x22
 80040be:	d110      	bne.n	80040e2 <embeddedCliTokenizeArgs+0x6a>
            quotesEnabled = !quotesEnabled;
 80040c0:	7ffb      	ldrb	r3, [r7, #31]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	bf14      	ite	ne
 80040c6:	2301      	movne	r3, #1
 80040c8:	2300      	moveq	r3, #0
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	f083 0301 	eor.w	r3, r3, #1
 80040d0:	b2db      	uxtb	r3, r3
 80040d2:	77fb      	strb	r3, [r7, #31]
 80040d4:	7ffb      	ldrb	r3, [r7, #31]
 80040d6:	f003 0301 	and.w	r3, r3, #1
 80040da:	77fb      	strb	r3, [r7, #31]
            currentChar = '\0';
 80040dc:	2300      	movs	r3, #0
 80040de:	74fb      	strb	r3, [r7, #19]
 80040e0:	e00f      	b.n	8004102 <embeddedCliTokenizeArgs+0x8a>
        } else if (!quotesEnabled && strchr(separators, currentChar) != NULL) {
 80040e2:	7ffb      	ldrb	r3, [r7, #31]
 80040e4:	f083 0301 	eor.w	r3, r3, #1
 80040e8:	b2db      	uxtb	r3, r3
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d009      	beq.n	8004102 <embeddedCliTokenizeArgs+0x8a>
 80040ee:	7cfb      	ldrb	r3, [r7, #19]
 80040f0:	4619      	mov	r1, r3
 80040f2:	68f8      	ldr	r0, [r7, #12]
 80040f4:	f01a fcfa 	bl	801eaec <strchr>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d001      	beq.n	8004102 <embeddedCliTokenizeArgs+0x8a>
            currentChar = '\0';
 80040fe:	2300      	movs	r3, #0
 8004100:	74fb      	strb	r3, [r7, #19]
        }

        // null chars are only copied once and not copied to the beginning
        if (currentChar != '\0' || (insertPos > 0 && args[insertPos - 1] != '\0')) {
 8004102:	7cfb      	ldrb	r3, [r7, #19]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d109      	bne.n	800411c <embeddedCliTokenizeArgs+0xa4>
 8004108:	69bb      	ldr	r3, [r7, #24]
 800410a:	2b00      	cmp	r3, #0
 800410c:	dd0e      	ble.n	800412c <embeddedCliTokenizeArgs+0xb4>
 800410e:	69bb      	ldr	r3, [r7, #24]
 8004110:	3b01      	subs	r3, #1
 8004112:	687a      	ldr	r2, [r7, #4]
 8004114:	4413      	add	r3, r2
 8004116:	781b      	ldrb	r3, [r3, #0]
 8004118:	2b00      	cmp	r3, #0
 800411a:	d007      	beq.n	800412c <embeddedCliTokenizeArgs+0xb4>
            args[insertPos] = currentChar;
 800411c:	69bb      	ldr	r3, [r7, #24]
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	4413      	add	r3, r2
 8004122:	7cfa      	ldrb	r2, [r7, #19]
 8004124:	701a      	strb	r2, [r3, #0]
            ++insertPos;
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	3301      	adds	r3, #1
 800412a:	61bb      	str	r3, [r7, #24]
    while ((currentChar = args[i]) != '\0') {
 800412c:	697b      	ldr	r3, [r7, #20]
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	4413      	add	r3, r2
 8004132:	781b      	ldrb	r3, [r3, #0]
 8004134:	74fb      	strb	r3, [r7, #19]
 8004136:	7cfb      	ldrb	r3, [r7, #19]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d1af      	bne.n	800409c <embeddedCliTokenizeArgs+0x24>
        }
    }

    // make args double null-terminated source buffer must be big enough to contain extra spaces
    args[insertPos] = '\0';
 800413c:	69bb      	ldr	r3, [r7, #24]
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	4413      	add	r3, r2
 8004142:	2200      	movs	r2, #0
 8004144:	701a      	strb	r2, [r3, #0]
    args[insertPos + 1] = '\0';
 8004146:	69bb      	ldr	r3, [r7, #24]
 8004148:	3301      	adds	r3, #1
 800414a:	687a      	ldr	r2, [r7, #4]
 800414c:	4413      	add	r3, r2
 800414e:	2200      	movs	r2, #0
 8004150:	701a      	strb	r2, [r3, #0]
 8004152:	e000      	b.n	8004156 <embeddedCliTokenizeArgs+0xde>
        return;
 8004154:	bf00      	nop
}
 8004156:	3720      	adds	r7, #32
 8004158:	46bd      	mov	sp, r7
 800415a:	bd80      	pop	{r7, pc}
 800415c:	08020b48 	.word	0x08020b48

08004160 <embeddedCliGetToken>:

const char *embeddedCliGetToken(const char *tokenizedStr, uint16_t pos) {
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	460b      	mov	r3, r1
 800416a:	807b      	strh	r3, [r7, #2]
    uint16_t i = getTokenPosition(tokenizedStr, pos);
 800416c:	887b      	ldrh	r3, [r7, #2]
 800416e:	4619      	mov	r1, r3
 8004170:	6878      	ldr	r0, [r7, #4]
 8004172:	f000 ff20 	bl	8004fb6 <getTokenPosition>
 8004176:	4603      	mov	r3, r0
 8004178:	81fb      	strh	r3, [r7, #14]

    if (i != CLI_TOKEN_NPOS)
 800417a:	89fb      	ldrh	r3, [r7, #14]
 800417c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004180:	4293      	cmp	r3, r2
 8004182:	d003      	beq.n	800418c <embeddedCliGetToken+0x2c>
        return &tokenizedStr[i];
 8004184:	89fb      	ldrh	r3, [r7, #14]
 8004186:	687a      	ldr	r2, [r7, #4]
 8004188:	4413      	add	r3, r2
 800418a:	e000      	b.n	800418e <embeddedCliGetToken+0x2e>
    else
        return NULL;
 800418c:	2300      	movs	r3, #0
}
 800418e:	4618      	mov	r0, r3
 8004190:	3710      	adds	r7, #16
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}

08004196 <embeddedCliGetTokenVariable>:

char *embeddedCliGetTokenVariable(char *tokenizedStr, uint16_t pos) {
 8004196:	b580      	push	{r7, lr}
 8004198:	b084      	sub	sp, #16
 800419a:	af00      	add	r7, sp, #0
 800419c:	6078      	str	r0, [r7, #4]
 800419e:	460b      	mov	r3, r1
 80041a0:	807b      	strh	r3, [r7, #2]
    uint16_t i = getTokenPosition(tokenizedStr, pos);
 80041a2:	887b      	ldrh	r3, [r7, #2]
 80041a4:	4619      	mov	r1, r3
 80041a6:	6878      	ldr	r0, [r7, #4]
 80041a8:	f000 ff05 	bl	8004fb6 <getTokenPosition>
 80041ac:	4603      	mov	r3, r0
 80041ae:	81fb      	strh	r3, [r7, #14]

    if (i != CLI_TOKEN_NPOS)
 80041b0:	89fb      	ldrh	r3, [r7, #14]
 80041b2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80041b6:	4293      	cmp	r3, r2
 80041b8:	d003      	beq.n	80041c2 <embeddedCliGetTokenVariable+0x2c>
        return &tokenizedStr[i];
 80041ba:	89fb      	ldrh	r3, [r7, #14]
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	4413      	add	r3, r2
 80041c0:	e000      	b.n	80041c4 <embeddedCliGetTokenVariable+0x2e>
    else
        return NULL;
 80041c2:	2300      	movs	r3, #0
}
 80041c4:	4618      	mov	r0, r3
 80041c6:	3710      	adds	r7, #16
 80041c8:	46bd      	mov	sp, r7
 80041ca:	bd80      	pop	{r7, pc}

080041cc <embeddedCliGetTokenCount>:
    }

    return 0;
}

uint16_t embeddedCliGetTokenCount(const char *tokenizedStr) {
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
    if (tokenizedStr == NULL || tokenizedStr[0] == '\0')
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d003      	beq.n	80041e2 <embeddedCliGetTokenCount+0x16>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	781b      	ldrb	r3, [r3, #0]
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d101      	bne.n	80041e6 <embeddedCliGetTokenCount+0x1a>
        return 0;
 80041e2:	2300      	movs	r3, #0
 80041e4:	e019      	b.n	800421a <embeddedCliGetTokenCount+0x4e>

    int i = 0;
 80041e6:	2300      	movs	r3, #0
 80041e8:	60fb      	str	r3, [r7, #12]
    uint16_t tokenCount = 1;
 80041ea:	2301      	movs	r3, #1
 80041ec:	817b      	strh	r3, [r7, #10]
    while (true) {
        if (tokenizedStr[i] == '\0') {
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	687a      	ldr	r2, [r7, #4]
 80041f2:	4413      	add	r3, r2
 80041f4:	781b      	ldrb	r3, [r3, #0]
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d109      	bne.n	800420e <embeddedCliGetTokenCount+0x42>
            if (tokenizedStr[i + 1] == '\0')
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	3301      	adds	r3, #1
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	4413      	add	r3, r2
 8004202:	781b      	ldrb	r3, [r3, #0]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d006      	beq.n	8004216 <embeddedCliGetTokenCount+0x4a>
                break;
            ++tokenCount;
 8004208:	897b      	ldrh	r3, [r7, #10]
 800420a:	3301      	adds	r3, #1
 800420c:	817b      	strh	r3, [r7, #10]
        }
        ++i;
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	3301      	adds	r3, #1
 8004212:	60fb      	str	r3, [r7, #12]
        if (tokenizedStr[i] == '\0') {
 8004214:	e7eb      	b.n	80041ee <embeddedCliGetTokenCount+0x22>
                break;
 8004216:	bf00      	nop
    }

    return tokenCount;
 8004218:	897b      	ldrh	r3, [r7, #10]
}
 800421a:	4618      	mov	r0, r3
 800421c:	3714      	adds	r7, #20
 800421e:	46bd      	mov	sp, r7
 8004220:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004224:	4770      	bx	lr
	...

08004228 <navigateHistory>:

static void navigateHistory(EmbeddedCli *cli, bool navigateUp) {
 8004228:	b580      	push	{r7, lr}
 800422a:	b086      	sub	sp, #24
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	460b      	mov	r3, r1
 8004232:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	613b      	str	r3, [r7, #16]
    if (impl->history.itemsCount == 0 ||
 800423a:	693b      	ldr	r3, [r7, #16]
 800423c:	899b      	ldrh	r3, [r3, #12]
 800423e:	2b00      	cmp	r3, #0
 8004240:	d05f      	beq.n	8004302 <navigateHistory+0xda>
 8004242:	78fb      	ldrb	r3, [r7, #3]
 8004244:	2b00      	cmp	r3, #0
 8004246:	d005      	beq.n	8004254 <navigateHistory+0x2c>
        (navigateUp && impl->history.current == impl->history.itemsCount) ||
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	895a      	ldrh	r2, [r3, #10]
 800424c:	693b      	ldr	r3, [r7, #16]
 800424e:	899b      	ldrh	r3, [r3, #12]
 8004250:	429a      	cmp	r2, r3
 8004252:	d056      	beq.n	8004302 <navigateHistory+0xda>
        (!navigateUp && impl->history.current == 0))
 8004254:	78fb      	ldrb	r3, [r7, #3]
 8004256:	f083 0301 	eor.w	r3, r3, #1
 800425a:	b2db      	uxtb	r3, r3
        (navigateUp && impl->history.current == impl->history.itemsCount) ||
 800425c:	2b00      	cmp	r3, #0
 800425e:	d003      	beq.n	8004268 <navigateHistory+0x40>
        (!navigateUp && impl->history.current == 0))
 8004260:	693b      	ldr	r3, [r7, #16]
 8004262:	895b      	ldrh	r3, [r3, #10]
 8004264:	2b00      	cmp	r3, #0
 8004266:	d04c      	beq.n	8004302 <navigateHistory+0xda>
        return;

    clearCurrentLine(cli);
 8004268:	6878      	ldr	r0, [r7, #4]
 800426a:	f000 fc91 	bl	8004b90 <clearCurrentLine>

    writeToOutput(cli, impl->invitation);
 800426e:	693b      	ldr	r3, [r7, #16]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	4619      	mov	r1, r3
 8004274:	6878      	ldr	r0, [r7, #4]
 8004276:	f000 fcc0 	bl	8004bfa <writeToOutput>

    if (navigateUp)
 800427a:	78fb      	ldrb	r3, [r7, #3]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d006      	beq.n	800428e <navigateHistory+0x66>
        ++impl->history.current;
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	895b      	ldrh	r3, [r3, #10]
 8004284:	3301      	adds	r3, #1
 8004286:	b29a      	uxth	r2, r3
 8004288:	693b      	ldr	r3, [r7, #16]
 800428a:	815a      	strh	r2, [r3, #10]
 800428c:	e005      	b.n	800429a <navigateHistory+0x72>
    else
        --impl->history.current;
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	895b      	ldrh	r3, [r3, #10]
 8004292:	3b01      	subs	r3, #1
 8004294:	b29a      	uxth	r2, r3
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	815a      	strh	r2, [r3, #10]

    const char *item = historyGet(&impl->history, impl->history.current);
 800429a:	693b      	ldr	r3, [r7, #16]
 800429c:	1d1a      	adds	r2, r3, #4
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	895b      	ldrh	r3, [r3, #10]
 80042a2:	4619      	mov	r1, r3
 80042a4:	4610      	mov	r0, r2
 80042a6:	f000 fe0d 	bl	8004ec4 <historyGet>
 80042aa:	6178      	str	r0, [r7, #20]
    // simple way to handle empty command the same way as others
    if (item == NULL)
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	2b00      	cmp	r3, #0
 80042b0:	d101      	bne.n	80042b6 <navigateHistory+0x8e>
        item = "";
 80042b2:	4b16      	ldr	r3, [pc, #88]	@ (800430c <navigateHistory+0xe4>)
 80042b4:	617b      	str	r3, [r7, #20]
    uint16_t len = (uint16_t) strlen(item);
 80042b6:	6978      	ldr	r0, [r7, #20]
 80042b8:	f7fc f81c 	bl	80002f4 <strlen>
 80042bc:	4603      	mov	r3, r0
 80042be:	81fb      	strh	r3, [r7, #14]
    memcpy(impl->cmdBuffer, item, len);
 80042c0:	693b      	ldr	r3, [r7, #16]
 80042c2:	69db      	ldr	r3, [r3, #28]
 80042c4:	89fa      	ldrh	r2, [r7, #14]
 80042c6:	6979      	ldr	r1, [r7, #20]
 80042c8:	4618      	mov	r0, r3
 80042ca:	f01a fcc4 	bl	801ec56 <memcpy>
    impl->cmdBuffer[len] = '\0';
 80042ce:	693b      	ldr	r3, [r7, #16]
 80042d0:	69da      	ldr	r2, [r3, #28]
 80042d2:	89fb      	ldrh	r3, [r7, #14]
 80042d4:	4413      	add	r3, r2
 80042d6:	2200      	movs	r2, #0
 80042d8:	701a      	strb	r2, [r3, #0]
    impl->cmdSize = len;
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	89fa      	ldrh	r2, [r7, #14]
 80042de:	841a      	strh	r2, [r3, #32]

    writeToOutput(cli, impl->cmdBuffer);
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	69db      	ldr	r3, [r3, #28]
 80042e4:	4619      	mov	r1, r3
 80042e6:	6878      	ldr	r0, [r7, #4]
 80042e8:	f000 fc87 	bl	8004bfa <writeToOutput>
    impl->inputLineLength = impl->cmdSize;
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	8c1a      	ldrh	r2, [r3, #32]
 80042f0:	693b      	ldr	r3, [r7, #16]
 80042f2:	861a      	strh	r2, [r3, #48]	@ 0x30
    impl->cursorPos = 0;
 80042f4:	693b      	ldr	r3, [r7, #16]
 80042f6:	2200      	movs	r2, #0
 80042f8:	869a      	strh	r2, [r3, #52]	@ 0x34

    printLiveAutocompletion(cli);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 fb54 	bl	80049a8 <printLiveAutocompletion>
 8004300:	e000      	b.n	8004304 <navigateHistory+0xdc>
        return;
 8004302:	bf00      	nop
}
 8004304:	3718      	adds	r7, #24
 8004306:	46bd      	mov	sp, r7
 8004308:	bd80      	pop	{r7, pc}
 800430a:	bf00      	nop
 800430c:	08020b4c 	.word	0x08020b4c

08004310 <onEscapedInput>:

static void onEscapedInput(EmbeddedCli *cli, char c) {
 8004310:	b590      	push	{r4, r7, lr}
 8004312:	b085      	sub	sp, #20
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
 8004318:	460b      	mov	r3, r1
 800431a:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	68db      	ldr	r3, [r3, #12]
 8004320:	60fb      	str	r3, [r7, #12]

    if (c >= 64 && c <= 126) {
 8004322:	78fb      	ldrb	r3, [r7, #3]
 8004324:	2b3f      	cmp	r3, #63	@ 0x3f
 8004326:	d948      	bls.n	80043ba <onEscapedInput+0xaa>
 8004328:	78fb      	ldrb	r3, [r7, #3]
 800432a:	2b7e      	cmp	r3, #126	@ 0x7e
 800432c:	d845      	bhi.n	80043ba <onEscapedInput+0xaa>
        // handle escape sequence
        UNSET_U8FLAG(impl->flags, CLI_FLAG_ESCAPE_MODE);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8004334:	f023 0308 	bic.w	r3, r3, #8
 8004338:	b2da      	uxtb	r2, r3
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

        if (c == 'A' || c == 'B') {
 8004340:	78fb      	ldrb	r3, [r7, #3]
 8004342:	2b41      	cmp	r3, #65	@ 0x41
 8004344:	d002      	beq.n	800434c <onEscapedInput+0x3c>
 8004346:	78fb      	ldrb	r3, [r7, #3]
 8004348:	2b42      	cmp	r3, #66	@ 0x42
 800434a:	d109      	bne.n	8004360 <onEscapedInput+0x50>
            // treat \e[..A as cursor up and \e[..B as cursor down
            // there might be extra chars between [ and A/B, just ignore them
            navigateHistory(cli, c == 'A');
 800434c:	78fb      	ldrb	r3, [r7, #3]
 800434e:	2b41      	cmp	r3, #65	@ 0x41
 8004350:	bf0c      	ite	eq
 8004352:	2301      	moveq	r3, #1
 8004354:	2300      	movne	r3, #0
 8004356:	b2db      	uxtb	r3, r3
 8004358:	4619      	mov	r1, r3
 800435a:	6878      	ldr	r0, [r7, #4]
 800435c:	f7ff ff64 	bl	8004228 <navigateHistory>
        }

        if (c == 'C' && impl->cursorPos > 0) {
 8004360:	78fb      	ldrb	r3, [r7, #3]
 8004362:	2b43      	cmp	r3, #67	@ 0x43
 8004364:	d10f      	bne.n	8004386 <onEscapedInput+0x76>
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 800436a:	2b00      	cmp	r3, #0
 800436c:	d00b      	beq.n	8004386 <onEscapedInput+0x76>
            impl->cursorPos--;
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004372:	3b01      	subs	r3, #1
 8004374:	b29a      	uxth	r2, r3
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	869a      	strh	r2, [r3, #52]	@ 0x34
            writeToOutput(cli, escSeqCursorRight);
 800437a:	4b12      	ldr	r3, [pc, #72]	@ (80043c4 <onEscapedInput+0xb4>)
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	4619      	mov	r1, r3
 8004380:	6878      	ldr	r0, [r7, #4]
 8004382:	f000 fc3a 	bl	8004bfa <writeToOutput>
        }

        if (c == 'D' && impl->cursorPos < strlen(impl->cmdBuffer)) {
 8004386:	78fb      	ldrb	r3, [r7, #3]
 8004388:	2b44      	cmp	r3, #68	@ 0x44
 800438a:	d116      	bne.n	80043ba <onEscapedInput+0xaa>
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004390:	461c      	mov	r4, r3
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	69db      	ldr	r3, [r3, #28]
 8004396:	4618      	mov	r0, r3
 8004398:	f7fb ffac 	bl	80002f4 <strlen>
 800439c:	4603      	mov	r3, r0
 800439e:	429c      	cmp	r4, r3
 80043a0:	d20b      	bcs.n	80043ba <onEscapedInput+0xaa>
            impl->cursorPos++;
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80043a6:	3301      	adds	r3, #1
 80043a8:	b29a      	uxth	r2, r3
 80043aa:	68fb      	ldr	r3, [r7, #12]
 80043ac:	869a      	strh	r2, [r3, #52]	@ 0x34
            writeToOutput(cli, escSeqCursorLeft);
 80043ae:	4b06      	ldr	r3, [pc, #24]	@ (80043c8 <onEscapedInput+0xb8>)
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	4619      	mov	r1, r3
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 fc20 	bl	8004bfa <writeToOutput>
        }
    }
}
 80043ba:	bf00      	nop
 80043bc:	3714      	adds	r7, #20
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd90      	pop	{r4, r7, pc}
 80043c2:	bf00      	nop
 80043c4:	24000070 	.word	0x24000070
 80043c8:	24000074 	.word	0x24000074

080043cc <onCharInput>:

static void onCharInput(EmbeddedCli *cli, char c) {
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
 80043d4:	460b      	mov	r3, r1
 80043d6:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	68db      	ldr	r3, [r3, #12]
 80043dc:	60fb      	str	r3, [r7, #12]

    // have to reserve two extra chars for command ending (used in tokenization)
    if (impl->cmdSize + 2 >= impl->cmdMaxSize)
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	8c1b      	ldrh	r3, [r3, #32]
 80043e2:	3302      	adds	r3, #2
 80043e4:	68fa      	ldr	r2, [r7, #12]
 80043e6:	8c52      	ldrh	r2, [r2, #34]	@ 0x22
 80043e8:	4293      	cmp	r3, r2
 80043ea:	da3b      	bge.n	8004464 <onCharInput+0x98>
        return;

    size_t insertPos = strlen(impl->cmdBuffer) - impl->cursorPos;
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	69db      	ldr	r3, [r3, #28]
 80043f0:	4618      	mov	r0, r3
 80043f2:	f7fb ff7f 	bl	80002f4 <strlen>
 80043f6:	4602      	mov	r2, r0
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80043fc:	1ad3      	subs	r3, r2, r3
 80043fe:	60bb      	str	r3, [r7, #8]

    memmove(&impl->cmdBuffer[insertPos + 1], &impl->cmdBuffer[insertPos], impl->cursorPos + 1);
 8004400:	68fb      	ldr	r3, [r7, #12]
 8004402:	69da      	ldr	r2, [r3, #28]
 8004404:	68bb      	ldr	r3, [r7, #8]
 8004406:	3301      	adds	r3, #1
 8004408:	18d0      	adds	r0, r2, r3
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	69da      	ldr	r2, [r3, #28]
 800440e:	68bb      	ldr	r3, [r7, #8]
 8004410:	18d1      	adds	r1, r2, r3
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004416:	3301      	adds	r3, #1
 8004418:	461a      	mov	r2, r3
 800441a:	f01a fb45 	bl	801eaa8 <memmove>

    ++impl->cmdSize;
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	8c1b      	ldrh	r3, [r3, #32]
 8004422:	3301      	adds	r3, #1
 8004424:	b29a      	uxth	r2, r3
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	841a      	strh	r2, [r3, #32]
    ++impl->inputLineLength;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 800442e:	3301      	adds	r3, #1
 8004430:	b29a      	uxth	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	861a      	strh	r2, [r3, #48]	@ 0x30
    impl->cmdBuffer[insertPos] = c;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	69da      	ldr	r2, [r3, #28]
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	4413      	add	r3, r2
 800443e:	78fa      	ldrb	r2, [r7, #3]
 8004440:	701a      	strb	r2, [r3, #0]

    if (impl->cursorPos > 0)
 8004442:	68fb      	ldr	r3, [r7, #12]
 8004444:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004446:	2b00      	cmp	r3, #0
 8004448:	d005      	beq.n	8004456 <onCharInput+0x8a>
        writeToOutput(cli, escSeqInsertChar); // Insert Character
 800444a:	4b08      	ldr	r3, [pc, #32]	@ (800446c <onCharInput+0xa0>)
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4619      	mov	r1, r3
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f000 fbd2 	bl	8004bfa <writeToOutput>

    cli->writeChar(cli, c);
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	78fa      	ldrb	r2, [r7, #3]
 800445c:	4611      	mov	r1, r2
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	4798      	blx	r3
 8004462:	e000      	b.n	8004466 <onCharInput+0x9a>
        return;
 8004464:	bf00      	nop
}
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}
 800446c:	24000080 	.word	0x24000080

08004470 <onControlInput>:

static void onControlInput(EmbeddedCli *cli, char c) {
 8004470:	b580      	push	{r7, lr}
 8004472:	b084      	sub	sp, #16
 8004474:	af00      	add	r7, sp, #0
 8004476:	6078      	str	r0, [r7, #4]
 8004478:	460b      	mov	r3, r1
 800447a:	70fb      	strb	r3, [r7, #3]
    PREPARE_IMPL(cli);
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	60fb      	str	r3, [r7, #12]

    // process \r\n and \n\r as single \r\n command
    if ((impl->lastChar == '\r' && c == '\n') ||
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8004488:	2b0d      	cmp	r3, #13
 800448a:	d102      	bne.n	8004492 <onControlInput+0x22>
 800448c:	78fb      	ldrb	r3, [r7, #3]
 800448e:	2b0a      	cmp	r3, #10
 8004490:	d078      	beq.n	8004584 <onControlInput+0x114>
        (impl->lastChar == '\n' && c == '\r'))
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
    if ((impl->lastChar == '\r' && c == '\n') ||
 8004498:	2b0a      	cmp	r3, #10
 800449a:	d102      	bne.n	80044a2 <onControlInput+0x32>
        (impl->lastChar == '\n' && c == '\r'))
 800449c:	78fb      	ldrb	r3, [r7, #3]
 800449e:	2b0d      	cmp	r3, #13
 80044a0:	d070      	beq.n	8004584 <onControlInput+0x114>
        return;

    if (c == '\r' || c == '\n') {
 80044a2:	78fb      	ldrb	r3, [r7, #3]
 80044a4:	2b0d      	cmp	r3, #13
 80044a6:	d002      	beq.n	80044ae <onControlInput+0x3e>
 80044a8:	78fb      	ldrb	r3, [r7, #3]
 80044aa:	2b0a      	cmp	r3, #10
 80044ac:	d129      	bne.n	8004502 <onControlInput+0x92>
        // try to autocomplete command and then process it
        onAutocompleteRequest(cli);
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f000 fadc 	bl	8004a6c <onAutocompleteRequest>

        writeToOutput(cli, lineBreak);
 80044b4:	4b35      	ldr	r3, [pc, #212]	@ (800458c <onControlInput+0x11c>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4619      	mov	r1, r3
 80044ba:	6878      	ldr	r0, [r7, #4]
 80044bc:	f000 fb9d 	bl	8004bfa <writeToOutput>

        if (impl->cmdSize > 0)
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8c1b      	ldrh	r3, [r3, #32]
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d002      	beq.n	80044ce <onControlInput+0x5e>
            parseCommand(cli);
 80044c8:	6878      	ldr	r0, [r7, #4]
 80044ca:	f000 f865 	bl	8004598 <parseCommand>
        impl->cmdSize = 0;
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	2200      	movs	r2, #0
 80044d2:	841a      	strh	r2, [r3, #32]
        impl->cmdBuffer[impl->cmdSize] = '\0';
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	69db      	ldr	r3, [r3, #28]
 80044d8:	68fa      	ldr	r2, [r7, #12]
 80044da:	8c12      	ldrh	r2, [r2, #32]
 80044dc:	4413      	add	r3, r2
 80044de:	2200      	movs	r2, #0
 80044e0:	701a      	strb	r2, [r3, #0]
        impl->inputLineLength = 0;
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	2200      	movs	r2, #0
 80044e6:	861a      	strh	r2, [r3, #48]	@ 0x30
        impl->history.current = 0;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	2200      	movs	r2, #0
 80044ec:	815a      	strh	r2, [r3, #10]
        impl->cursorPos = 0;
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	2200      	movs	r2, #0
 80044f2:	869a      	strh	r2, [r3, #52]	@ 0x34

        writeToOutput(cli, impl->invitation);
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4619      	mov	r1, r3
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 fb7d 	bl	8004bfa <writeToOutput>
 8004500:	e041      	b.n	8004586 <onControlInput+0x116>
    } else if ((c == '\b' || c == 0x7F) && ((impl->cmdSize - impl->cursorPos) > 0)) {
 8004502:	78fb      	ldrb	r3, [r7, #3]
 8004504:	2b08      	cmp	r3, #8
 8004506:	d002      	beq.n	800450e <onControlInput+0x9e>
 8004508:	78fb      	ldrb	r3, [r7, #3]
 800450a:	2b7f      	cmp	r3, #127	@ 0x7f
 800450c:	d133      	bne.n	8004576 <onControlInput+0x106>
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8c1b      	ldrh	r3, [r3, #32]
 8004512:	461a      	mov	r2, r3
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004518:	1ad3      	subs	r3, r2, r3
 800451a:	2b00      	cmp	r3, #0
 800451c:	dd2b      	ble.n	8004576 <onControlInput+0x106>
        // remove char from screen
        writeToOutput(cli, escSeqCursorLeft); // Move cursor to left
 800451e:	4b1c      	ldr	r3, [pc, #112]	@ (8004590 <onControlInput+0x120>)
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	4619      	mov	r1, r3
 8004524:	6878      	ldr	r0, [r7, #4]
 8004526:	f000 fb68 	bl	8004bfa <writeToOutput>
        writeToOutput(cli, escSeqDeleteChar); // And remove character
 800452a:	4b1a      	ldr	r3, [pc, #104]	@ (8004594 <onControlInput+0x124>)
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	4619      	mov	r1, r3
 8004530:	6878      	ldr	r0, [r7, #4]
 8004532:	f000 fb62 	bl	8004bfa <writeToOutput>
        // and from buffer
        size_t insertPos = strlen(impl->cmdBuffer) - impl->cursorPos;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	69db      	ldr	r3, [r3, #28]
 800453a:	4618      	mov	r0, r3
 800453c:	f7fb feda 	bl	80002f4 <strlen>
 8004540:	4602      	mov	r2, r0
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004546:	1ad3      	subs	r3, r2, r3
 8004548:	60bb      	str	r3, [r7, #8]
        memmove(&impl->cmdBuffer[insertPos - 1], &impl->cmdBuffer[insertPos], impl->cursorPos + 1);
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	69da      	ldr	r2, [r3, #28]
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	3b01      	subs	r3, #1
 8004552:	18d0      	adds	r0, r2, r3
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	69da      	ldr	r2, [r3, #28]
 8004558:	68bb      	ldr	r3, [r7, #8]
 800455a:	18d1      	adds	r1, r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8004560:	3301      	adds	r3, #1
 8004562:	461a      	mov	r2, r3
 8004564:	f01a faa0 	bl	801eaa8 <memmove>
        --impl->cmdSize;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8c1b      	ldrh	r3, [r3, #32]
 800456c:	3b01      	subs	r3, #1
 800456e:	b29a      	uxth	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	841a      	strh	r2, [r3, #32]
    } else if ((c == '\b' || c == 0x7F) && ((impl->cmdSize - impl->cursorPos) > 0)) {
 8004574:	e007      	b.n	8004586 <onControlInput+0x116>
    } else if (c == '\t') {
 8004576:	78fb      	ldrb	r3, [r7, #3]
 8004578:	2b09      	cmp	r3, #9
 800457a:	d104      	bne.n	8004586 <onControlInput+0x116>
        onAutocompleteRequest(cli);
 800457c:	6878      	ldr	r0, [r7, #4]
 800457e:	f000 fa75 	bl	8004a6c <onAutocompleteRequest>
 8004582:	e000      	b.n	8004586 <onControlInput+0x116>
        return;
 8004584:	bf00      	nop
    }

}
 8004586:	3710      	adds	r7, #16
 8004588:	46bd      	mov	sp, r7
 800458a:	bd80      	pop	{r7, pc}
 800458c:	2400006c 	.word	0x2400006c
 8004590:	24000074 	.word	0x24000074
 8004594:	24000084 	.word	0x24000084

08004598 <parseCommand>:

static void parseCommand(EmbeddedCli *cli) {
 8004598:	b590      	push	{r4, r7, lr}
 800459a:	b08f      	sub	sp, #60	@ 0x3c
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	61bb      	str	r3, [r7, #24]

    bool isEmpty = true;
 80045a6:	2301      	movs	r3, #1
 80045a8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    for (int i = 0; i < impl->cmdSize; ++i) {
 80045ac:	2300      	movs	r3, #0
 80045ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80045b0:	e00d      	b.n	80045ce <parseCommand+0x36>
        if (impl->cmdBuffer[i] != ' ') {
 80045b2:	69bb      	ldr	r3, [r7, #24]
 80045b4:	69da      	ldr	r2, [r3, #28]
 80045b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045b8:	4413      	add	r3, r2
 80045ba:	781b      	ldrb	r3, [r3, #0]
 80045bc:	2b20      	cmp	r3, #32
 80045be:	d003      	beq.n	80045c8 <parseCommand+0x30>
            isEmpty = false;
 80045c0:	2300      	movs	r3, #0
 80045c2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            break;
 80045c6:	e008      	b.n	80045da <parseCommand+0x42>
    for (int i = 0; i < impl->cmdSize; ++i) {
 80045c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045ca:	3301      	adds	r3, #1
 80045cc:	633b      	str	r3, [r7, #48]	@ 0x30
 80045ce:	69bb      	ldr	r3, [r7, #24]
 80045d0:	8c1b      	ldrh	r3, [r3, #32]
 80045d2:	461a      	mov	r2, r3
 80045d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045d6:	4293      	cmp	r3, r2
 80045d8:	dbeb      	blt.n	80045b2 <parseCommand+0x1a>
        }
    }
    // do not process empty commands
    if (isEmpty)
 80045da:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80045de:	2b00      	cmp	r3, #0
 80045e0:	f040 80fa 	bne.w	80047d8 <parseCommand+0x240>
        return;
    // push command to history before buffer is modified
    historyPut(&impl->history, impl->cmdBuffer);
 80045e4:	69bb      	ldr	r3, [r7, #24]
 80045e6:	1d1a      	adds	r2, r3, #4
 80045e8:	69bb      	ldr	r3, [r7, #24]
 80045ea:	69db      	ldr	r3, [r3, #28]
 80045ec:	4619      	mov	r1, r3
 80045ee:	4610      	mov	r0, r2
 80045f0:	f000 fc04 	bl	8004dfc <historyPut>

    char *cmdName = NULL;
 80045f4:	2300      	movs	r3, #0
 80045f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    char *cmdArgs = NULL;
 80045f8:	2300      	movs	r3, #0
 80045fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    bool nameFinished = false;
 80045fc:	2300      	movs	r3, #0
 80045fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // find command name and command args inside command buffer
    for (int i = 0; i < impl->cmdSize; ++i) {
 8004602:	2300      	movs	r3, #0
 8004604:	623b      	str	r3, [r7, #32]
 8004606:	e030      	b.n	800466a <parseCommand+0xd2>
        char c = impl->cmdBuffer[i];
 8004608:	69bb      	ldr	r3, [r7, #24]
 800460a:	69da      	ldr	r2, [r3, #28]
 800460c:	6a3b      	ldr	r3, [r7, #32]
 800460e:	4413      	add	r3, r2
 8004610:	781b      	ldrb	r3, [r3, #0]
 8004612:	75fb      	strb	r3, [r7, #23]

        if (c == ' ') {
 8004614:	7dfb      	ldrb	r3, [r7, #23]
 8004616:	2b20      	cmp	r3, #32
 8004618:	d10f      	bne.n	800463a <parseCommand+0xa2>
            // all spaces between name and args are filled with zeros
            // so name is a correct null-terminated string
            if (cmdArgs == NULL)
 800461a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800461c:	2b00      	cmp	r3, #0
 800461e:	d105      	bne.n	800462c <parseCommand+0x94>
                impl->cmdBuffer[i] = '\0';
 8004620:	69bb      	ldr	r3, [r7, #24]
 8004622:	69da      	ldr	r2, [r3, #28]
 8004624:	6a3b      	ldr	r3, [r7, #32]
 8004626:	4413      	add	r3, r2
 8004628:	2200      	movs	r2, #0
 800462a:	701a      	strb	r2, [r3, #0]
            if (cmdName != NULL)
 800462c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800462e:	2b00      	cmp	r3, #0
 8004630:	d018      	beq.n	8004664 <parseCommand+0xcc>
                nameFinished = true;
 8004632:	2301      	movs	r3, #1
 8004634:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8004638:	e014      	b.n	8004664 <parseCommand+0xcc>

        } else if (cmdName == NULL) {
 800463a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800463c:	2b00      	cmp	r3, #0
 800463e:	d105      	bne.n	800464c <parseCommand+0xb4>
            cmdName = &impl->cmdBuffer[i];
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	69da      	ldr	r2, [r3, #28]
 8004644:	6a3b      	ldr	r3, [r7, #32]
 8004646:	4413      	add	r3, r2
 8004648:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800464a:	e00b      	b.n	8004664 <parseCommand+0xcc>
        } else if (cmdArgs == NULL && nameFinished) {
 800464c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800464e:	2b00      	cmp	r3, #0
 8004650:	d108      	bne.n	8004664 <parseCommand+0xcc>
 8004652:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004656:	2b00      	cmp	r3, #0
 8004658:	d004      	beq.n	8004664 <parseCommand+0xcc>
            cmdArgs = &impl->cmdBuffer[i];
 800465a:	69bb      	ldr	r3, [r7, #24]
 800465c:	69da      	ldr	r2, [r3, #28]
 800465e:	6a3b      	ldr	r3, [r7, #32]
 8004660:	4413      	add	r3, r2
 8004662:	62bb      	str	r3, [r7, #40]	@ 0x28
    for (int i = 0; i < impl->cmdSize; ++i) {
 8004664:	6a3b      	ldr	r3, [r7, #32]
 8004666:	3301      	adds	r3, #1
 8004668:	623b      	str	r3, [r7, #32]
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	8c1b      	ldrh	r3, [r3, #32]
 800466e:	461a      	mov	r2, r3
 8004670:	6a3b      	ldr	r3, [r7, #32]
 8004672:	4293      	cmp	r3, r2
 8004674:	dbc8      	blt.n	8004608 <parseCommand+0x70>
        }
    }

    // we keep two last bytes in cmd buffer reserved so cmdSize is always by 2
    // less than cmdMaxSize
    impl->cmdBuffer[impl->cmdSize + 1] = '\0';
 8004676:	69bb      	ldr	r3, [r7, #24]
 8004678:	69da      	ldr	r2, [r3, #28]
 800467a:	69bb      	ldr	r3, [r7, #24]
 800467c:	8c1b      	ldrh	r3, [r3, #32]
 800467e:	3301      	adds	r3, #1
 8004680:	4413      	add	r3, r2
 8004682:	2200      	movs	r2, #0
 8004684:	701a      	strb	r2, [r3, #0]

    if (cmdName == NULL)
 8004686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004688:	2b00      	cmp	r3, #0
 800468a:	f000 80a7 	beq.w	80047dc <parseCommand+0x244>
        return;

    // try to find command in bindings
    for (int i = 0; i < impl->bindingsCount; ++i) {
 800468e:	2300      	movs	r3, #0
 8004690:	61fb      	str	r3, [r7, #28]
 8004692:	e072      	b.n	800477a <parseCommand+0x1e2>
        if (strcmp(cmdName, impl->bindings[i].name) == 0) {
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004698:	69fa      	ldr	r2, [r7, #28]
 800469a:	4613      	mov	r3, r2
 800469c:	005b      	lsls	r3, r3, #1
 800469e:	4413      	add	r3, r2
 80046a0:	00db      	lsls	r3, r3, #3
 80046a2:	440b      	add	r3, r1
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	4619      	mov	r1, r3
 80046a8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80046aa:	f7fb fe19 	bl	80002e0 <strcmp>
 80046ae:	4603      	mov	r3, r0
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d15f      	bne.n	8004774 <parseCommand+0x1dc>
            if (impl->bindings[i].binding == NULL)
 80046b4:	69bb      	ldr	r3, [r7, #24]
 80046b6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80046b8:	69fa      	ldr	r2, [r7, #28]
 80046ba:	4613      	mov	r3, r2
 80046bc:	005b      	lsls	r3, r3, #1
 80046be:	4413      	add	r3, r2
 80046c0:	00db      	lsls	r3, r3, #3
 80046c2:	440b      	add	r3, r1
 80046c4:	695b      	ldr	r3, [r3, #20]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d05e      	beq.n	8004788 <parseCommand+0x1f0>
                break;

            if (impl->bindings[i].tokenizeArgs)
 80046ca:	69bb      	ldr	r3, [r7, #24]
 80046cc:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80046ce:	69fa      	ldr	r2, [r7, #28]
 80046d0:	4613      	mov	r3, r2
 80046d2:	005b      	lsls	r3, r3, #1
 80046d4:	4413      	add	r3, r2
 80046d6:	00db      	lsls	r3, r3, #3
 80046d8:	440b      	add	r3, r1
 80046da:	7b1b      	ldrb	r3, [r3, #12]
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d002      	beq.n	80046e6 <parseCommand+0x14e>
                embeddedCliTokenizeArgs(cmdArgs);
 80046e0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80046e2:	f7ff fcc9 	bl	8004078 <embeddedCliTokenizeArgs>
            // currently, output is blank line, so we can just print directly
            SET_FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 80046e6:	69bb      	ldr	r3, [r7, #24]
 80046e8:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80046ec:	f043 0310 	orr.w	r3, r3, #16
 80046f0:	b2da      	uxtb	r2, r3
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
            // check if help was requested (help is printed when no other options are set)
            if (cmdArgs != NULL && (strcmp(cmdArgs, "-h") == 0 || strcmp(cmdArgs, "--help") == 0)) {
 80046f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d01a      	beq.n	8004734 <parseCommand+0x19c>
 80046fe:	4939      	ldr	r1, [pc, #228]	@ (80047e4 <parseCommand+0x24c>)
 8004700:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004702:	f7fb fded 	bl	80002e0 <strcmp>
 8004706:	4603      	mov	r3, r0
 8004708:	2b00      	cmp	r3, #0
 800470a:	d006      	beq.n	800471a <parseCommand+0x182>
 800470c:	4936      	ldr	r1, [pc, #216]	@ (80047e8 <parseCommand+0x250>)
 800470e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004710:	f7fb fde6 	bl	80002e0 <strcmp>
 8004714:	4603      	mov	r3, r0
 8004716:	2b00      	cmp	r3, #0
 8004718:	d10c      	bne.n	8004734 <parseCommand+0x19c>
                printBindingHelp(cli, &impl->bindings[i]);
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800471e:	69fa      	ldr	r2, [r7, #28]
 8004720:	4613      	mov	r3, r2
 8004722:	005b      	lsls	r3, r3, #1
 8004724:	4413      	add	r3, r2
 8004726:	00db      	lsls	r3, r3, #3
 8004728:	440b      	add	r3, r1
 800472a:	4619      	mov	r1, r3
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 f85d 	bl	80047ec <printBindingHelp>
 8004732:	e015      	b.n	8004760 <parseCommand+0x1c8>
            } else {
                impl->bindings[i].binding(cli, cmdArgs, impl->bindings[i].context);
 8004734:	69bb      	ldr	r3, [r7, #24]
 8004736:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004738:	69fa      	ldr	r2, [r7, #28]
 800473a:	4613      	mov	r3, r2
 800473c:	005b      	lsls	r3, r3, #1
 800473e:	4413      	add	r3, r2
 8004740:	00db      	lsls	r3, r3, #3
 8004742:	440b      	add	r3, r1
 8004744:	695c      	ldr	r4, [r3, #20]
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800474a:	69fa      	ldr	r2, [r7, #28]
 800474c:	4613      	mov	r3, r2
 800474e:	005b      	lsls	r3, r3, #1
 8004750:	4413      	add	r3, r2
 8004752:	00db      	lsls	r3, r3, #3
 8004754:	440b      	add	r3, r1
 8004756:	691b      	ldr	r3, [r3, #16]
 8004758:	461a      	mov	r2, r3
 800475a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800475c:	6878      	ldr	r0, [r7, #4]
 800475e:	47a0      	blx	r4
            }
            UNSET_U8FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 8004760:	69bb      	ldr	r3, [r7, #24]
 8004762:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8004766:	f023 0310 	bic.w	r3, r3, #16
 800476a:	b2da      	uxtb	r2, r3
 800476c:	69bb      	ldr	r3, [r7, #24]
 800476e:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
            return;
 8004772:	e034      	b.n	80047de <parseCommand+0x246>
    for (int i = 0; i < impl->bindingsCount; ++i) {
 8004774:	69fb      	ldr	r3, [r7, #28]
 8004776:	3301      	adds	r3, #1
 8004778:	61fb      	str	r3, [r7, #28]
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800477e:	461a      	mov	r2, r3
 8004780:	69fb      	ldr	r3, [r7, #28]
 8004782:	4293      	cmp	r3, r2
 8004784:	db86      	blt.n	8004694 <parseCommand+0xfc>
 8004786:	e000      	b.n	800478a <parseCommand+0x1f2>
                break;
 8004788:	bf00      	nop
        }
    }

    // command not found in bindings or binding was null
    // try to call default callback
    if (cli->onCommand != NULL) {
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	685b      	ldr	r3, [r3, #4]
 800478e:	2b00      	cmp	r3, #0
 8004790:	d01d      	beq.n	80047ce <parseCommand+0x236>
        CliCommand command;
        command.name = cmdName;
 8004792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004794:	60fb      	str	r3, [r7, #12]
        command.args = cmdArgs;
 8004796:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004798:	613b      	str	r3, [r7, #16]

        // currently, output is blank line, so we can just print directly
        SET_FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 800479a:	69bb      	ldr	r3, [r7, #24]
 800479c:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80047a0:	f043 0310 	orr.w	r3, r3, #16
 80047a4:	b2da      	uxtb	r2, r3
 80047a6:	69bb      	ldr	r3, [r7, #24]
 80047a8:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
        cli->onCommand(cli, &command);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f107 020c 	add.w	r2, r7, #12
 80047b4:	4611      	mov	r1, r2
 80047b6:	6878      	ldr	r0, [r7, #4]
 80047b8:	4798      	blx	r3
        UNSET_U8FLAG(impl->flags, CLI_FLAG_DIRECT_PRINT);
 80047ba:	69bb      	ldr	r3, [r7, #24]
 80047bc:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80047c0:	f023 0310 	bic.w	r3, r3, #16
 80047c4:	b2da      	uxtb	r2, r3
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33
 80047cc:	e007      	b.n	80047de <parseCommand+0x246>
    } else {
        onUnknownCommand(cli, cmdName);
 80047ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80047d0:	6878      	ldr	r0, [r7, #4]
 80047d2:	f000 fe5f 	bl	8005494 <onUnknownCommand>
 80047d6:	e002      	b.n	80047de <parseCommand+0x246>
        return;
 80047d8:	bf00      	nop
 80047da:	e000      	b.n	80047de <parseCommand+0x246>
        return;
 80047dc:	bf00      	nop
    }
}
 80047de:	373c      	adds	r7, #60	@ 0x3c
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd90      	pop	{r4, r7, pc}
 80047e4:	08020b50 	.word	0x08020b50
 80047e8:	08020b54 	.word	0x08020b54

080047ec <printBindingHelp>:

static void printBindingHelp(EmbeddedCli *cli, CliCommandBinding *binding) {
 80047ec:	b580      	push	{r7, lr}
 80047ee:	b082      	sub	sp, #8
 80047f0:	af00      	add	r7, sp, #0
 80047f2:	6078      	str	r0, [r7, #4]
 80047f4:	6039      	str	r1, [r7, #0]
    if (binding->help != NULL) {
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	689b      	ldr	r3, [r3, #8]
 80047fa:	2b00      	cmp	r3, #0
 80047fc:	d010      	beq.n	8004820 <printBindingHelp+0x34>
        cli->writeChar(cli, '\t');
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	2109      	movs	r1, #9
 8004804:	6878      	ldr	r0, [r7, #4]
 8004806:	4798      	blx	r3
        writeToOutput(cli, binding->help);
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	689b      	ldr	r3, [r3, #8]
 800480c:	4619      	mov	r1, r3
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 f9f3 	bl	8004bfa <writeToOutput>
        writeToOutput(cli, lineBreak);
 8004814:	4b04      	ldr	r3, [pc, #16]	@ (8004828 <printBindingHelp+0x3c>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	4619      	mov	r1, r3
 800481a:	6878      	ldr	r0, [r7, #4]
 800481c:	f000 f9ed 	bl	8004bfa <writeToOutput>
    }
}
 8004820:	bf00      	nop
 8004822:	3708      	adds	r7, #8
 8004824:	46bd      	mov	sp, r7
 8004826:	bd80      	pop	{r7, pc}
 8004828:	2400006c 	.word	0x2400006c

0800482c <getAutocompletedCommand>:

static AutocompletedCommand getAutocompletedCommand(EmbeddedCli *cli, const char *prefix) {
 800482c:	b580      	push	{r7, lr}
 800482e:	b08e      	sub	sp, #56	@ 0x38
 8004830:	af00      	add	r7, sp, #0
 8004832:	60f8      	str	r0, [r7, #12]
 8004834:	60b9      	str	r1, [r7, #8]
 8004836:	607a      	str	r2, [r7, #4]
    AutocompletedCommand cmd = {NULL, 0, 0};
 8004838:	2300      	movs	r3, #0
 800483a:	613b      	str	r3, [r7, #16]
 800483c:	2300      	movs	r3, #0
 800483e:	82bb      	strh	r3, [r7, #20]
 8004840:	2300      	movs	r3, #0
 8004842:	82fb      	strh	r3, [r7, #22]

    size_t prefixLen = strlen(prefix);
 8004844:	6878      	ldr	r0, [r7, #4]
 8004846:	f7fb fd55 	bl	80002f4 <strlen>
 800484a:	6278      	str	r0, [r7, #36]	@ 0x24

    PREPARE_IMPL(cli);
 800484c:	68bb      	ldr	r3, [r7, #8]
 800484e:	68db      	ldr	r3, [r3, #12]
 8004850:	623b      	str	r3, [r7, #32]
    if (impl->bindingsCount == 0 || prefixLen == 0)
 8004852:	6a3b      	ldr	r3, [r7, #32]
 8004854:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004856:	2b00      	cmp	r3, #0
 8004858:	d002      	beq.n	8004860 <getAutocompletedCommand+0x34>
 800485a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800485c:	2b00      	cmp	r3, #0
 800485e:	d108      	bne.n	8004872 <getAutocompletedCommand+0x46>
        return cmd;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	461a      	mov	r2, r3
 8004864:	f107 0310 	add.w	r3, r7, #16
 8004868:	e893 0003 	ldmia.w	r3, {r0, r1}
 800486c:	e882 0003 	stmia.w	r2, {r0, r1}
 8004870:	e095      	b.n	800499e <getAutocompletedCommand+0x172>


    for (int i = 0; i < impl->bindingsCount; ++i) {
 8004872:	2300      	movs	r3, #0
 8004874:	637b      	str	r3, [r7, #52]	@ 0x34
 8004876:	e083      	b.n	8004980 <getAutocompletedCommand+0x154>
        const char *name = impl->bindings[i].name;
 8004878:	6a3b      	ldr	r3, [r7, #32]
 800487a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800487c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800487e:	4613      	mov	r3, r2
 8004880:	005b      	lsls	r3, r3, #1
 8004882:	4413      	add	r3, r2
 8004884:	00db      	lsls	r3, r3, #3
 8004886:	440b      	add	r3, r1
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	61fb      	str	r3, [r7, #28]
        size_t len = strlen(name);
 800488c:	69f8      	ldr	r0, [r7, #28]
 800488e:	f7fb fd31 	bl	80002f4 <strlen>
 8004892:	61b8      	str	r0, [r7, #24]

        // unset autocomplete flag
        UNSET_U8FLAG(impl->bindingsFlags[i], BINDING_FLAG_AUTOCOMPLETE);
 8004894:	6a3b      	ldr	r3, [r7, #32]
 8004896:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004898:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800489a:	4413      	add	r3, r2
 800489c:	781a      	ldrb	r2, [r3, #0]
 800489e:	6a3b      	ldr	r3, [r7, #32]
 80048a0:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80048a2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048a4:	440b      	add	r3, r1
 80048a6:	f022 0201 	bic.w	r2, r2, #1
 80048aa:	b2d2      	uxtb	r2, r2
 80048ac:	701a      	strb	r2, [r3, #0]

        if (len < prefixLen)
 80048ae:	69ba      	ldr	r2, [r7, #24]
 80048b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048b2:	429a      	cmp	r2, r3
 80048b4:	d35e      	bcc.n	8004974 <getAutocompletedCommand+0x148>
            continue;

        // check if this command is candidate for autocomplete
        bool isCandidate = true;
 80048b6:	2301      	movs	r3, #1
 80048b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
        for (size_t j = 0; j < prefixLen; ++j) {
 80048bc:	2300      	movs	r3, #0
 80048be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048c0:	e010      	b.n	80048e4 <getAutocompletedCommand+0xb8>
            if (prefix[j] != name[j]) {
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048c6:	4413      	add	r3, r2
 80048c8:	781a      	ldrb	r2, [r3, #0]
 80048ca:	69f9      	ldr	r1, [r7, #28]
 80048cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048ce:	440b      	add	r3, r1
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	429a      	cmp	r2, r3
 80048d4:	d003      	beq.n	80048de <getAutocompletedCommand+0xb2>
                isCandidate = false;
 80048d6:	2300      	movs	r3, #0
 80048d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
                break;
 80048dc:	e006      	b.n	80048ec <getAutocompletedCommand+0xc0>
        for (size_t j = 0; j < prefixLen; ++j) {
 80048de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e0:	3301      	adds	r3, #1
 80048e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80048e4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80048e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e8:	429a      	cmp	r2, r3
 80048ea:	d3ea      	bcc.n	80048c2 <getAutocompletedCommand+0x96>
            }
        }
        if (!isCandidate)
 80048ec:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80048f0:	f083 0301 	eor.w	r3, r3, #1
 80048f4:	b2db      	uxtb	r3, r3
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d13e      	bne.n	8004978 <getAutocompletedCommand+0x14c>
            continue;

        impl->bindingsFlags[i] |= BINDING_FLAG_AUTOCOMPLETE;
 80048fa:	6a3b      	ldr	r3, [r7, #32]
 80048fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80048fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004900:	4413      	add	r3, r2
 8004902:	781a      	ldrb	r2, [r3, #0]
 8004904:	6a3b      	ldr	r3, [r7, #32]
 8004906:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8004908:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800490a:	440b      	add	r3, r1
 800490c:	f042 0201 	orr.w	r2, r2, #1
 8004910:	b2d2      	uxtb	r2, r2
 8004912:	701a      	strb	r2, [r3, #0]

        if (cmd.candidateCount == 0 || len < cmd.autocompletedLen)
 8004914:	8afb      	ldrh	r3, [r7, #22]
 8004916:	2b00      	cmp	r3, #0
 8004918:	d004      	beq.n	8004924 <getAutocompletedCommand+0xf8>
 800491a:	8abb      	ldrh	r3, [r7, #20]
 800491c:	461a      	mov	r2, r3
 800491e:	69bb      	ldr	r3, [r7, #24]
 8004920:	4293      	cmp	r3, r2
 8004922:	d202      	bcs.n	800492a <getAutocompletedCommand+0xfe>
            cmd.autocompletedLen = (uint16_t) len;
 8004924:	69bb      	ldr	r3, [r7, #24]
 8004926:	b29b      	uxth	r3, r3
 8004928:	82bb      	strh	r3, [r7, #20]

        ++cmd.candidateCount;
 800492a:	8afb      	ldrh	r3, [r7, #22]
 800492c:	3301      	adds	r3, #1
 800492e:	b29b      	uxth	r3, r3
 8004930:	82fb      	strh	r3, [r7, #22]

        if (cmd.candidateCount == 1) {
 8004932:	8afb      	ldrh	r3, [r7, #22]
 8004934:	2b01      	cmp	r3, #1
 8004936:	d102      	bne.n	800493e <getAutocompletedCommand+0x112>
            cmd.firstCandidate = name;
 8004938:	69fb      	ldr	r3, [r7, #28]
 800493a:	613b      	str	r3, [r7, #16]
            continue;
 800493c:	e01d      	b.n	800497a <getAutocompletedCommand+0x14e>
        }

        for (size_t j = impl->cmdSize; j < cmd.autocompletedLen; ++j) {
 800493e:	6a3b      	ldr	r3, [r7, #32]
 8004940:	8c1b      	ldrh	r3, [r3, #32]
 8004942:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004944:	e010      	b.n	8004968 <getAutocompletedCommand+0x13c>
            if (cmd.firstCandidate[j] != name[j]) {
 8004946:	693a      	ldr	r2, [r7, #16]
 8004948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800494a:	4413      	add	r3, r2
 800494c:	781a      	ldrb	r2, [r3, #0]
 800494e:	69f9      	ldr	r1, [r7, #28]
 8004950:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004952:	440b      	add	r3, r1
 8004954:	781b      	ldrb	r3, [r3, #0]
 8004956:	429a      	cmp	r2, r3
 8004958:	d003      	beq.n	8004962 <getAutocompletedCommand+0x136>
                cmd.autocompletedLen = (uint16_t) j;
 800495a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800495c:	b29b      	uxth	r3, r3
 800495e:	82bb      	strh	r3, [r7, #20]
                break;
 8004960:	e00b      	b.n	800497a <getAutocompletedCommand+0x14e>
        for (size_t j = impl->cmdSize; j < cmd.autocompletedLen; ++j) {
 8004962:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004964:	3301      	adds	r3, #1
 8004966:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004968:	8abb      	ldrh	r3, [r7, #20]
 800496a:	461a      	mov	r2, r3
 800496c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800496e:	4293      	cmp	r3, r2
 8004970:	d3e9      	bcc.n	8004946 <getAutocompletedCommand+0x11a>
 8004972:	e002      	b.n	800497a <getAutocompletedCommand+0x14e>
            continue;
 8004974:	bf00      	nop
 8004976:	e000      	b.n	800497a <getAutocompletedCommand+0x14e>
            continue;
 8004978:	bf00      	nop
    for (int i = 0; i < impl->bindingsCount; ++i) {
 800497a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800497c:	3301      	adds	r3, #1
 800497e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004980:	6a3b      	ldr	r3, [r7, #32]
 8004982:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004984:	461a      	mov	r2, r3
 8004986:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004988:	4293      	cmp	r3, r2
 800498a:	f6ff af75 	blt.w	8004878 <getAutocompletedCommand+0x4c>
            }
        }
    }

    return cmd;
 800498e:	68fb      	ldr	r3, [r7, #12]
 8004990:	461a      	mov	r2, r3
 8004992:	f107 0310 	add.w	r3, r7, #16
 8004996:	e893 0003 	ldmia.w	r3, {r0, r1}
 800499a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 800499e:	68f8      	ldr	r0, [r7, #12]
 80049a0:	3738      	adds	r7, #56	@ 0x38
 80049a2:	46bd      	mov	sp, r7
 80049a4:	bd80      	pop	{r7, pc}
	...

080049a8 <printLiveAutocompletion>:

static void printLiveAutocompletion(EmbeddedCli *cli) {
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b088      	sub	sp, #32
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	68db      	ldr	r3, [r3, #12]
 80049b4:	617b      	str	r3, [r7, #20]

    if (!IS_FLAG_SET(impl->flags, CLI_FLAG_AUTOCOMPLETE_ENABLED))
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80049bc:	f003 0320 	and.w	r3, r3, #32
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d04a      	beq.n	8004a5a <printLiveAutocompletion+0xb2>
        return;

    AutocompletedCommand cmd = getAutocompletedCommand(cli, impl->cmdBuffer);
 80049c4:	697b      	ldr	r3, [r7, #20]
 80049c6:	69da      	ldr	r2, [r3, #28]
 80049c8:	f107 030c 	add.w	r3, r7, #12
 80049cc:	6879      	ldr	r1, [r7, #4]
 80049ce:	4618      	mov	r0, r3
 80049d0:	f7ff ff2c 	bl	800482c <getAutocompletedCommand>

    if (cmd.candidateCount == 0) {
 80049d4:	8a7b      	ldrh	r3, [r7, #18]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d102      	bne.n	80049e0 <printLiveAutocompletion+0x38>
        cmd.autocompletedLen = impl->cmdSize;
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	8c1b      	ldrh	r3, [r3, #32]
 80049de:	823b      	strh	r3, [r7, #16]
    }

    // save cursor location
    writeToOutput(cli, escSeqCursorSave);
 80049e0:	4b20      	ldr	r3, [pc, #128]	@ (8004a64 <printLiveAutocompletion+0xbc>)
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	4619      	mov	r1, r3
 80049e6:	6878      	ldr	r0, [r7, #4]
 80049e8:	f000 f907 	bl	8004bfa <writeToOutput>

    moveCursor(cli, impl->cursorPos, CURSOR_DIRECTION_FORWARD);
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80049f0:	2201      	movs	r2, #1
 80049f2:	4619      	mov	r1, r3
 80049f4:	6878      	ldr	r0, [r7, #4]
 80049f6:	f000 f921 	bl	8004c3c <moveCursor>

    // print live autocompletion (or nothing, if it doesn't exist)
    for (size_t i = impl->cmdSize; i < cmd.autocompletedLen; ++i) {
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	8c1b      	ldrh	r3, [r3, #32]
 80049fe:	61fb      	str	r3, [r7, #28]
 8004a00:	e00b      	b.n	8004a1a <printLiveAutocompletion+0x72>
        cli->writeChar(cli, cmd.firstCandidate[i]);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	68f9      	ldr	r1, [r7, #12]
 8004a08:	69fa      	ldr	r2, [r7, #28]
 8004a0a:	440a      	add	r2, r1
 8004a0c:	7812      	ldrb	r2, [r2, #0]
 8004a0e:	4611      	mov	r1, r2
 8004a10:	6878      	ldr	r0, [r7, #4]
 8004a12:	4798      	blx	r3
    for (size_t i = impl->cmdSize; i < cmd.autocompletedLen; ++i) {
 8004a14:	69fb      	ldr	r3, [r7, #28]
 8004a16:	3301      	adds	r3, #1
 8004a18:	61fb      	str	r3, [r7, #28]
 8004a1a:	8a3b      	ldrh	r3, [r7, #16]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	69fb      	ldr	r3, [r7, #28]
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d3ee      	bcc.n	8004a02 <printLiveAutocompletion+0x5a>
    }
    // replace with spaces previous autocompletion
    for (size_t i = cmd.autocompletedLen; i < impl->inputLineLength; ++i) {
 8004a24:	8a3b      	ldrh	r3, [r7, #16]
 8004a26:	61bb      	str	r3, [r7, #24]
 8004a28:	e007      	b.n	8004a3a <printLiveAutocompletion+0x92>
        cli->writeChar(cli, ' ');
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	2120      	movs	r1, #32
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	4798      	blx	r3
    for (size_t i = cmd.autocompletedLen; i < impl->inputLineLength; ++i) {
 8004a34:	69bb      	ldr	r3, [r7, #24]
 8004a36:	3301      	adds	r3, #1
 8004a38:	61bb      	str	r3, [r7, #24]
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8004a3e:	461a      	mov	r2, r3
 8004a40:	69bb      	ldr	r3, [r7, #24]
 8004a42:	4293      	cmp	r3, r2
 8004a44:	d3f1      	bcc.n	8004a2a <printLiveAutocompletion+0x82>
    }
    impl->inputLineLength = cmd.autocompletedLen;
 8004a46:	8a3a      	ldrh	r2, [r7, #16]
 8004a48:	697b      	ldr	r3, [r7, #20]
 8004a4a:	861a      	strh	r2, [r3, #48]	@ 0x30

    // restore cursor
    writeToOutput(cli, escSeqCursorRestore);
 8004a4c:	4b06      	ldr	r3, [pc, #24]	@ (8004a68 <printLiveAutocompletion+0xc0>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4619      	mov	r1, r3
 8004a52:	6878      	ldr	r0, [r7, #4]
 8004a54:	f000 f8d1 	bl	8004bfa <writeToOutput>
 8004a58:	e000      	b.n	8004a5c <printLiveAutocompletion+0xb4>
        return;
 8004a5a:	bf00      	nop
}
 8004a5c:	3720      	adds	r7, #32
 8004a5e:	46bd      	mov	sp, r7
 8004a60:	bd80      	pop	{r7, pc}
 8004a62:	bf00      	nop
 8004a64:	24000078 	.word	0x24000078
 8004a68:	2400007c 	.word	0x2400007c

08004a6c <onAutocompleteRequest>:

static void onAutocompleteRequest(EmbeddedCli *cli) {
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b088      	sub	sp, #32
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	68db      	ldr	r3, [r3, #12]
 8004a78:	61bb      	str	r3, [r7, #24]

    AutocompletedCommand cmd = getAutocompletedCommand(cli, impl->cmdBuffer);
 8004a7a:	69bb      	ldr	r3, [r7, #24]
 8004a7c:	69da      	ldr	r2, [r3, #28]
 8004a7e:	f107 030c 	add.w	r3, r7, #12
 8004a82:	6879      	ldr	r1, [r7, #4]
 8004a84:	4618      	mov	r0, r3
 8004a86:	f7ff fed1 	bl	800482c <getAutocompletedCommand>

    if (cmd.candidateCount == 0)
 8004a8a:	8a7b      	ldrh	r3, [r7, #18]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d078      	beq.n	8004b82 <onAutocompleteRequest+0x116>
        return;

    if (cmd.candidateCount == 1 || cmd.autocompletedLen > impl->cmdSize) {
 8004a90:	8a7b      	ldrh	r3, [r7, #18]
 8004a92:	2b01      	cmp	r3, #1
 8004a94:	d004      	beq.n	8004aa0 <onAutocompleteRequest+0x34>
 8004a96:	8a3a      	ldrh	r2, [r7, #16]
 8004a98:	69bb      	ldr	r3, [r7, #24]
 8004a9a:	8c1b      	ldrh	r3, [r3, #32]
 8004a9c:	429a      	cmp	r2, r3
 8004a9e:	d931      	bls.n	8004b04 <onAutocompleteRequest+0x98>
        // can copy from index cmdSize, but prefix is the same, so copy everything
        memcpy(impl->cmdBuffer, cmd.firstCandidate, cmd.autocompletedLen);
 8004aa0:	69bb      	ldr	r3, [r7, #24]
 8004aa2:	69db      	ldr	r3, [r3, #28]
 8004aa4:	68f9      	ldr	r1, [r7, #12]
 8004aa6:	8a3a      	ldrh	r2, [r7, #16]
 8004aa8:	4618      	mov	r0, r3
 8004aaa:	f01a f8d4 	bl	801ec56 <memcpy>
        if (cmd.candidateCount == 1) {
 8004aae:	8a7b      	ldrh	r3, [r7, #18]
 8004ab0:	2b01      	cmp	r3, #1
 8004ab2:	d109      	bne.n	8004ac8 <onAutocompleteRequest+0x5c>
            impl->cmdBuffer[cmd.autocompletedLen] = ' ';
 8004ab4:	69bb      	ldr	r3, [r7, #24]
 8004ab6:	69db      	ldr	r3, [r3, #28]
 8004ab8:	8a3a      	ldrh	r2, [r7, #16]
 8004aba:	4413      	add	r3, r2
 8004abc:	2220      	movs	r2, #32
 8004abe:	701a      	strb	r2, [r3, #0]
            ++cmd.autocompletedLen;
 8004ac0:	8a3b      	ldrh	r3, [r7, #16]
 8004ac2:	3301      	adds	r3, #1
 8004ac4:	b29b      	uxth	r3, r3
 8004ac6:	823b      	strh	r3, [r7, #16]
        }
        impl->cmdBuffer[cmd.autocompletedLen] = '\0';
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	69db      	ldr	r3, [r3, #28]
 8004acc:	8a3a      	ldrh	r2, [r7, #16]
 8004ace:	4413      	add	r3, r2
 8004ad0:	2200      	movs	r2, #0
 8004ad2:	701a      	strb	r2, [r3, #0]

        writeToOutput(cli, &impl->cmdBuffer[impl->cmdSize - impl->cursorPos]);
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	69db      	ldr	r3, [r3, #28]
 8004ad8:	69ba      	ldr	r2, [r7, #24]
 8004ada:	8c12      	ldrh	r2, [r2, #32]
 8004adc:	4611      	mov	r1, r2
 8004ade:	69ba      	ldr	r2, [r7, #24]
 8004ae0:	8e92      	ldrh	r2, [r2, #52]	@ 0x34
 8004ae2:	1a8a      	subs	r2, r1, r2
 8004ae4:	4413      	add	r3, r2
 8004ae6:	4619      	mov	r1, r3
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 f886 	bl	8004bfa <writeToOutput>
        impl->cmdSize = cmd.autocompletedLen;
 8004aee:	8a3a      	ldrh	r2, [r7, #16]
 8004af0:	69bb      	ldr	r3, [r7, #24]
 8004af2:	841a      	strh	r2, [r3, #32]
        impl->inputLineLength = impl->cmdSize;
 8004af4:	69bb      	ldr	r3, [r7, #24]
 8004af6:	8c1a      	ldrh	r2, [r3, #32]
 8004af8:	69bb      	ldr	r3, [r7, #24]
 8004afa:	861a      	strh	r2, [r3, #48]	@ 0x30
        impl->cursorPos = 0; // Cursor has been moved to the end
 8004afc:	69bb      	ldr	r3, [r7, #24]
 8004afe:	2200      	movs	r2, #0
 8004b00:	869a      	strh	r2, [r3, #52]	@ 0x34
        return;
 8004b02:	e03f      	b.n	8004b84 <onAutocompleteRequest+0x118>
    }

    // with multiple candidates when we already completed to common prefix
    // we show all candidates and print input again
    // we need to completely clear current line since it begins with invitation
    clearCurrentLine(cli);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 f843 	bl	8004b90 <clearCurrentLine>

    for (int i = 0; i < impl->bindingsCount; ++i) {
 8004b0a:	2300      	movs	r3, #0
 8004b0c:	61fb      	str	r3, [r7, #28]
 8004b0e:	e021      	b.n	8004b54 <onAutocompleteRequest+0xe8>
        // autocomplete flag is set for all candidates by last call to
        // getAutocompletedCommand
        if (!(impl->bindingsFlags[i] & BINDING_FLAG_AUTOCOMPLETE))
 8004b10:	69bb      	ldr	r3, [r7, #24]
 8004b12:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	4413      	add	r3, r2
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	f003 0301 	and.w	r3, r3, #1
 8004b1e:	2b00      	cmp	r3, #0
 8004b20:	d014      	beq.n	8004b4c <onAutocompleteRequest+0xe0>
            continue;

        const char *name = impl->bindings[i].name;
 8004b22:	69bb      	ldr	r3, [r7, #24]
 8004b24:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8004b26:	69fa      	ldr	r2, [r7, #28]
 8004b28:	4613      	mov	r3, r2
 8004b2a:	005b      	lsls	r3, r3, #1
 8004b2c:	4413      	add	r3, r2
 8004b2e:	00db      	lsls	r3, r3, #3
 8004b30:	440b      	add	r3, r1
 8004b32:	685b      	ldr	r3, [r3, #4]
 8004b34:	617b      	str	r3, [r7, #20]

        writeToOutput(cli, name);
 8004b36:	6979      	ldr	r1, [r7, #20]
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f000 f85e 	bl	8004bfa <writeToOutput>
        writeToOutput(cli, lineBreak);
 8004b3e:	4b13      	ldr	r3, [pc, #76]	@ (8004b8c <onAutocompleteRequest+0x120>)
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	4619      	mov	r1, r3
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 f858 	bl	8004bfa <writeToOutput>
 8004b4a:	e000      	b.n	8004b4e <onAutocompleteRequest+0xe2>
            continue;
 8004b4c:	bf00      	nop
    for (int i = 0; i < impl->bindingsCount; ++i) {
 8004b4e:	69fb      	ldr	r3, [r7, #28]
 8004b50:	3301      	adds	r3, #1
 8004b52:	61fb      	str	r3, [r7, #28]
 8004b54:	69bb      	ldr	r3, [r7, #24]
 8004b56:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8004b58:	461a      	mov	r2, r3
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	dbd7      	blt.n	8004b10 <onAutocompleteRequest+0xa4>
    }

    writeToOutput(cli, impl->invitation);
 8004b60:	69bb      	ldr	r3, [r7, #24]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	4619      	mov	r1, r3
 8004b66:	6878      	ldr	r0, [r7, #4]
 8004b68:	f000 f847 	bl	8004bfa <writeToOutput>
    writeToOutput(cli, impl->cmdBuffer);
 8004b6c:	69bb      	ldr	r3, [r7, #24]
 8004b6e:	69db      	ldr	r3, [r3, #28]
 8004b70:	4619      	mov	r1, r3
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f000 f841 	bl	8004bfa <writeToOutput>

    impl->inputLineLength = impl->cmdSize;
 8004b78:	69bb      	ldr	r3, [r7, #24]
 8004b7a:	8c1a      	ldrh	r2, [r3, #32]
 8004b7c:	69bb      	ldr	r3, [r7, #24]
 8004b7e:	861a      	strh	r2, [r3, #48]	@ 0x30
 8004b80:	e000      	b.n	8004b84 <onAutocompleteRequest+0x118>
        return;
 8004b82:	bf00      	nop
}
 8004b84:	3720      	adds	r7, #32
 8004b86:	46bd      	mov	sp, r7
 8004b88:	bd80      	pop	{r7, pc}
 8004b8a:	bf00      	nop
 8004b8c:	2400006c 	.word	0x2400006c

08004b90 <clearCurrentLine>:

static void clearCurrentLine(EmbeddedCli *cli) {
 8004b90:	b590      	push	{r4, r7, lr}
 8004b92:	b087      	sub	sp, #28
 8004b94:	af00      	add	r7, sp, #0
 8004b96:	6078      	str	r0, [r7, #4]
    PREPARE_IMPL(cli);
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	613b      	str	r3, [r7, #16]
    size_t len = impl->inputLineLength + strlen(impl->invitation);
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 8004ba2:	461c      	mov	r4, r3
 8004ba4:	693b      	ldr	r3, [r7, #16]
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f7fb fba3 	bl	80002f4 <strlen>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	4423      	add	r3, r4
 8004bb2:	60fb      	str	r3, [r7, #12]

    cli->writeChar(cli, '\r');
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	681b      	ldr	r3, [r3, #0]
 8004bb8:	210d      	movs	r1, #13
 8004bba:	6878      	ldr	r0, [r7, #4]
 8004bbc:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	617b      	str	r3, [r7, #20]
 8004bc2:	e007      	b.n	8004bd4 <clearCurrentLine+0x44>
        cli->writeChar(cli, ' ');
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	681b      	ldr	r3, [r3, #0]
 8004bc8:	2120      	movs	r1, #32
 8004bca:	6878      	ldr	r0, [r7, #4]
 8004bcc:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 8004bce:	697b      	ldr	r3, [r7, #20]
 8004bd0:	3301      	adds	r3, #1
 8004bd2:	617b      	str	r3, [r7, #20]
 8004bd4:	697a      	ldr	r2, [r7, #20]
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	429a      	cmp	r2, r3
 8004bda:	d3f3      	bcc.n	8004bc4 <clearCurrentLine+0x34>
    }
    cli->writeChar(cli, '\r');
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	210d      	movs	r1, #13
 8004be2:	6878      	ldr	r0, [r7, #4]
 8004be4:	4798      	blx	r3
    impl->inputLineLength = 0;
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	2200      	movs	r2, #0
 8004bea:	861a      	strh	r2, [r3, #48]	@ 0x30

    impl->cursorPos = 0;
 8004bec:	693b      	ldr	r3, [r7, #16]
 8004bee:	2200      	movs	r2, #0
 8004bf0:	869a      	strh	r2, [r3, #52]	@ 0x34
}
 8004bf2:	bf00      	nop
 8004bf4:	371c      	adds	r7, #28
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd90      	pop	{r4, r7, pc}

08004bfa <writeToOutput>:

static void writeToOutput(EmbeddedCli *cli, const char *str) {
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b084      	sub	sp, #16
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
 8004c02:	6039      	str	r1, [r7, #0]
    size_t len = strlen(str);
 8004c04:	6838      	ldr	r0, [r7, #0]
 8004c06:	f7fb fb75 	bl	80002f4 <strlen>
 8004c0a:	60b8      	str	r0, [r7, #8]

    for (size_t i = 0; i < len; ++i) {
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	60fb      	str	r3, [r7, #12]
 8004c10:	e00b      	b.n	8004c2a <writeToOutput+0x30>
        cli->writeChar(cli, str[i]);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	6839      	ldr	r1, [r7, #0]
 8004c18:	68fa      	ldr	r2, [r7, #12]
 8004c1a:	440a      	add	r2, r1
 8004c1c:	7812      	ldrb	r2, [r2, #0]
 8004c1e:	4611      	mov	r1, r2
 8004c20:	6878      	ldr	r0, [r7, #4]
 8004c22:	4798      	blx	r3
    for (size_t i = 0; i < len; ++i) {
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	3301      	adds	r3, #1
 8004c28:	60fb      	str	r3, [r7, #12]
 8004c2a:	68fa      	ldr	r2, [r7, #12]
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	429a      	cmp	r2, r3
 8004c30:	d3ef      	bcc.n	8004c12 <writeToOutput+0x18>
    }
}
 8004c32:	bf00      	nop
 8004c34:	bf00      	nop
 8004c36:	3710      	adds	r7, #16
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bd80      	pop	{r7, pc}

08004c3c <moveCursor>:

static void moveCursor(EmbeddedCli* cli, uint16_t count, bool direction) {
 8004c3c:	b580      	push	{r7, lr}
 8004c3e:	b086      	sub	sp, #24
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
 8004c44:	460b      	mov	r3, r1
 8004c46:	807b      	strh	r3, [r7, #2]
 8004c48:	4613      	mov	r3, r2
 8004c4a:	707b      	strb	r3, [r7, #1]
    // Check if we need to send any command
    if (count == 0)
 8004c4c:	887b      	ldrh	r3, [r7, #2]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d020      	beq.n	8004c94 <moveCursor+0x58>
        return;

    // 5 = uint16_t max, 3 = escape sequence, 1 = string termination
    char escBuffer[5 + 3 + 1] = { 0 };
 8004c52:	f107 030c 	add.w	r3, r7, #12
 8004c56:	2200      	movs	r2, #0
 8004c58:	601a      	str	r2, [r3, #0]
 8004c5a:	605a      	str	r2, [r3, #4]
 8004c5c:	721a      	strb	r2, [r3, #8]
    char dirChar = direction ? escSeqCursorRight[2] : escSeqCursorLeft[2];
 8004c5e:	787b      	ldrb	r3, [r7, #1]
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d004      	beq.n	8004c6e <moveCursor+0x32>
 8004c64:	4b0d      	ldr	r3, [pc, #52]	@ (8004c9c <moveCursor+0x60>)
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	3302      	adds	r3, #2
 8004c6a:	781b      	ldrb	r3, [r3, #0]
 8004c6c:	e003      	b.n	8004c76 <moveCursor+0x3a>
 8004c6e:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca0 <moveCursor+0x64>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	3302      	adds	r3, #2
 8004c74:	781b      	ldrb	r3, [r3, #0]
 8004c76:	75fb      	strb	r3, [r7, #23]
    sprintf(escBuffer, "\x1B[%u%c", count, dirChar);
 8004c78:	887a      	ldrh	r2, [r7, #2]
 8004c7a:	7dfb      	ldrb	r3, [r7, #23]
 8004c7c:	f107 000c 	add.w	r0, r7, #12
 8004c80:	4908      	ldr	r1, [pc, #32]	@ (8004ca4 <moveCursor+0x68>)
 8004c82:	f019 fdcf 	bl	801e824 <siprintf>
    writeToOutput(cli, escBuffer);
 8004c86:	f107 030c 	add.w	r3, r7, #12
 8004c8a:	4619      	mov	r1, r3
 8004c8c:	6878      	ldr	r0, [r7, #4]
 8004c8e:	f7ff ffb4 	bl	8004bfa <writeToOutput>
 8004c92:	e000      	b.n	8004c96 <moveCursor+0x5a>
        return;
 8004c94:	bf00      	nop
}
 8004c96:	3718      	adds	r7, #24
 8004c98:	46bd      	mov	sp, r7
 8004c9a:	bd80      	pop	{r7, pc}
 8004c9c:	24000070 	.word	0x24000070
 8004ca0:	24000074 	.word	0x24000074
 8004ca4:	08020b5c 	.word	0x08020b5c

08004ca8 <isControlChar>:

static bool isControlChar(char c) {
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	4603      	mov	r3, r0
 8004cb0:	71fb      	strb	r3, [r7, #7]
    return c == '\r' || c == '\n' || c == '\b' || c == '\t' || c == 0x7F;
 8004cb2:	79fb      	ldrb	r3, [r7, #7]
 8004cb4:	2b0d      	cmp	r3, #13
 8004cb6:	d00b      	beq.n	8004cd0 <isControlChar+0x28>
 8004cb8:	79fb      	ldrb	r3, [r7, #7]
 8004cba:	2b0a      	cmp	r3, #10
 8004cbc:	d008      	beq.n	8004cd0 <isControlChar+0x28>
 8004cbe:	79fb      	ldrb	r3, [r7, #7]
 8004cc0:	2b08      	cmp	r3, #8
 8004cc2:	d005      	beq.n	8004cd0 <isControlChar+0x28>
 8004cc4:	79fb      	ldrb	r3, [r7, #7]
 8004cc6:	2b09      	cmp	r3, #9
 8004cc8:	d002      	beq.n	8004cd0 <isControlChar+0x28>
 8004cca:	79fb      	ldrb	r3, [r7, #7]
 8004ccc:	2b7f      	cmp	r3, #127	@ 0x7f
 8004cce:	d101      	bne.n	8004cd4 <isControlChar+0x2c>
 8004cd0:	2301      	movs	r3, #1
 8004cd2:	e000      	b.n	8004cd6 <isControlChar+0x2e>
 8004cd4:	2300      	movs	r3, #0
 8004cd6:	f003 0301 	and.w	r3, r3, #1
 8004cda:	b2db      	uxtb	r3, r3
}
 8004cdc:	4618      	mov	r0, r3
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <isDisplayableChar>:

static bool isDisplayableChar(char c) {
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	4603      	mov	r3, r0
 8004cf0:	71fb      	strb	r3, [r7, #7]
    return (c >= 32 && c <= 126);
 8004cf2:	79fb      	ldrb	r3, [r7, #7]
 8004cf4:	2b1f      	cmp	r3, #31
 8004cf6:	d904      	bls.n	8004d02 <isDisplayableChar+0x1a>
 8004cf8:	79fb      	ldrb	r3, [r7, #7]
 8004cfa:	2b7e      	cmp	r3, #126	@ 0x7e
 8004cfc:	d801      	bhi.n	8004d02 <isDisplayableChar+0x1a>
 8004cfe:	2301      	movs	r3, #1
 8004d00:	e000      	b.n	8004d04 <isDisplayableChar+0x1c>
 8004d02:	2300      	movs	r3, #0
 8004d04:	f003 0301 	and.w	r3, r3, #1
 8004d08:	b2db      	uxtb	r3, r3
}
 8004d0a:	4618      	mov	r0, r3
 8004d0c:	370c      	adds	r7, #12
 8004d0e:	46bd      	mov	sp, r7
 8004d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d14:	4770      	bx	lr

08004d16 <fifoBufAvailable>:

static uint16_t fifoBufAvailable(FifoBuf *buffer) {
 8004d16:	b480      	push	{r7}
 8004d18:	b083      	sub	sp, #12
 8004d1a:	af00      	add	r7, sp, #0
 8004d1c:	6078      	str	r0, [r7, #4]
    if (buffer->back >= buffer->front)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	88da      	ldrh	r2, [r3, #6]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	889b      	ldrh	r3, [r3, #4]
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d306      	bcc.n	8004d38 <fifoBufAvailable+0x22>
        return (uint16_t) (buffer->back - buffer->front);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	88da      	ldrh	r2, [r3, #6]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	889b      	ldrh	r3, [r3, #4]
 8004d32:	1ad3      	subs	r3, r2, r3
 8004d34:	b29b      	uxth	r3, r3
 8004d36:	e009      	b.n	8004d4c <fifoBufAvailable+0x36>
    else
        return (uint16_t) (buffer->size - buffer->front + buffer->back);
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	891a      	ldrh	r2, [r3, #8]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	889b      	ldrh	r3, [r3, #4]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	b29a      	uxth	r2, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	88db      	ldrh	r3, [r3, #6]
 8004d48:	4413      	add	r3, r2
 8004d4a:	b29b      	uxth	r3, r3
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	370c      	adds	r7, #12
 8004d50:	46bd      	mov	sp, r7
 8004d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d56:	4770      	bx	lr

08004d58 <fifoBufPop>:

static char fifoBufPop(FifoBuf *buffer) {
 8004d58:	b480      	push	{r7}
 8004d5a:	b085      	sub	sp, #20
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
    char a = '\0';
 8004d60:	2300      	movs	r3, #0
 8004d62:	73fb      	strb	r3, [r7, #15]
    if (buffer->front != buffer->back) {
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	889a      	ldrh	r2, [r3, #4]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	88db      	ldrh	r3, [r3, #6]
 8004d6c:	429a      	cmp	r2, r3
 8004d6e:	d014      	beq.n	8004d9a <fifoBufPop+0x42>
        a = buffer->buf[buffer->front];
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	687a      	ldr	r2, [r7, #4]
 8004d76:	8892      	ldrh	r2, [r2, #4]
 8004d78:	4413      	add	r3, r2
 8004d7a:	781b      	ldrb	r3, [r3, #0]
 8004d7c:	73fb      	strb	r3, [r7, #15]
        buffer->front = (uint16_t) (buffer->front + 1) % buffer->size;
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	889b      	ldrh	r3, [r3, #4]
 8004d82:	3301      	adds	r3, #1
 8004d84:	b29b      	uxth	r3, r3
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	8912      	ldrh	r2, [r2, #8]
 8004d8a:	fbb3 f1f2 	udiv	r1, r3, r2
 8004d8e:	fb01 f202 	mul.w	r2, r1, r2
 8004d92:	1a9b      	subs	r3, r3, r2
 8004d94:	b29a      	uxth	r2, r3
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	809a      	strh	r2, [r3, #4]
    }
    return a;
 8004d9a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3714      	adds	r7, #20
 8004da0:	46bd      	mov	sp, r7
 8004da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004da6:	4770      	bx	lr

08004da8 <fifoBufPush>:

static bool fifoBufPush(FifoBuf *buffer, char a) {
 8004da8:	b480      	push	{r7}
 8004daa:	b085      	sub	sp, #20
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	6078      	str	r0, [r7, #4]
 8004db0:	460b      	mov	r3, r1
 8004db2:	70fb      	strb	r3, [r7, #3]
    uint16_t newBack = (uint16_t) (buffer->back + 1) % buffer->size;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	88db      	ldrh	r3, [r3, #6]
 8004db8:	3301      	adds	r3, #1
 8004dba:	b29b      	uxth	r3, r3
 8004dbc:	687a      	ldr	r2, [r7, #4]
 8004dbe:	8912      	ldrh	r2, [r2, #8]
 8004dc0:	fbb3 f1f2 	udiv	r1, r3, r2
 8004dc4:	fb01 f202 	mul.w	r2, r1, r2
 8004dc8:	1a9b      	subs	r3, r3, r2
 8004dca:	81fb      	strh	r3, [r7, #14]
    if (newBack != buffer->front) {
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	889b      	ldrh	r3, [r3, #4]
 8004dd0:	89fa      	ldrh	r2, [r7, #14]
 8004dd2:	429a      	cmp	r2, r3
 8004dd4:	d00b      	beq.n	8004dee <fifoBufPush+0x46>
        buffer->buf[buffer->back] = a;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	687a      	ldr	r2, [r7, #4]
 8004ddc:	88d2      	ldrh	r2, [r2, #6]
 8004dde:	4413      	add	r3, r2
 8004de0:	78fa      	ldrb	r2, [r7, #3]
 8004de2:	701a      	strb	r2, [r3, #0]
        buffer->back = newBack;
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	89fa      	ldrh	r2, [r7, #14]
 8004de8:	80da      	strh	r2, [r3, #6]
        return true;
 8004dea:	2301      	movs	r3, #1
 8004dec:	e000      	b.n	8004df0 <fifoBufPush+0x48>
    }
    return false;
 8004dee:	2300      	movs	r3, #0
}
 8004df0:	4618      	mov	r0, r3
 8004df2:	3714      	adds	r7, #20
 8004df4:	46bd      	mov	sp, r7
 8004df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfa:	4770      	bx	lr

08004dfc <historyPut>:

static bool historyPut(CliHistory *history, const char *str) {
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b088      	sub	sp, #32
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
    size_t len = strlen(str);
 8004e06:	6838      	ldr	r0, [r7, #0]
 8004e08:	f7fb fa74 	bl	80002f4 <strlen>
 8004e0c:	61b8      	str	r0, [r7, #24]
    // each item is ended with \0 so, need to have that much space at least
    if (history->bufferSize < len + 1)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	889b      	ldrh	r3, [r3, #4]
 8004e12:	461a      	mov	r2, r3
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	3301      	adds	r3, #1
 8004e18:	429a      	cmp	r2, r3
 8004e1a:	d201      	bcs.n	8004e20 <historyPut+0x24>
        return false;
 8004e1c:	2300      	movs	r3, #0
 8004e1e:	e04d      	b.n	8004ebc <historyPut+0xc0>

    // remove str from history (if it's present) so we don't get duplicates
    historyRemove(history, str);
 8004e20:	6839      	ldr	r1, [r7, #0]
 8004e22:	6878      	ldr	r0, [r7, #4]
 8004e24:	f000 f86a 	bl	8004efc <historyRemove>

    size_t usedSize;
    // remove old items if new one can't fit into buffer
    while (history->itemsCount > 0) {
 8004e28:	e024      	b.n	8004e74 <historyPut+0x78>
        const char *item = historyGet(history, history->itemsCount);
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	891b      	ldrh	r3, [r3, #8]
 8004e2e:	4619      	mov	r1, r3
 8004e30:	6878      	ldr	r0, [r7, #4]
 8004e32:	f000 f847 	bl	8004ec4 <historyGet>
 8004e36:	6178      	str	r0, [r7, #20]
        size_t itemLen = strlen(item);
 8004e38:	6978      	ldr	r0, [r7, #20]
 8004e3a:	f7fb fa5b 	bl	80002f4 <strlen>
 8004e3e:	6138      	str	r0, [r7, #16]
        usedSize = ((size_t) (item - history->buf)) + itemLen + 1;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	697a      	ldr	r2, [r7, #20]
 8004e46:	1ad3      	subs	r3, r2, r3
 8004e48:	461a      	mov	r2, r3
 8004e4a:	693b      	ldr	r3, [r7, #16]
 8004e4c:	4413      	add	r3, r2
 8004e4e:	3301      	adds	r3, #1
 8004e50:	61fb      	str	r3, [r7, #28]

        size_t freeSpace = history->bufferSize - usedSize;
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	889b      	ldrh	r3, [r3, #4]
 8004e56:	461a      	mov	r2, r3
 8004e58:	69fb      	ldr	r3, [r7, #28]
 8004e5a:	1ad3      	subs	r3, r2, r3
 8004e5c:	60fb      	str	r3, [r7, #12]

        if (freeSpace >= len + 1)
 8004e5e:	69bb      	ldr	r3, [r7, #24]
 8004e60:	3301      	adds	r3, #1
 8004e62:	68fa      	ldr	r2, [r7, #12]
 8004e64:	429a      	cmp	r2, r3
 8004e66:	d20a      	bcs.n	8004e7e <historyPut+0x82>
            break;

        // space not enough, remove last element
        --history->itemsCount;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	891b      	ldrh	r3, [r3, #8]
 8004e6c:	3b01      	subs	r3, #1
 8004e6e:	b29a      	uxth	r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	811a      	strh	r2, [r3, #8]
    while (history->itemsCount > 0) {
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	891b      	ldrh	r3, [r3, #8]
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d1d6      	bne.n	8004e2a <historyPut+0x2e>
 8004e7c:	e000      	b.n	8004e80 <historyPut+0x84>
            break;
 8004e7e:	bf00      	nop
    }
    if (history->itemsCount > 0) {
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	891b      	ldrh	r3, [r3, #8]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d00a      	beq.n	8004e9e <historyPut+0xa2>
        // when history not empty, shift elements so new item is first
        memmove(&history->buf[len + 1], history->buf, usedSize);
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681a      	ldr	r2, [r3, #0]
 8004e8c:	69bb      	ldr	r3, [r7, #24]
 8004e8e:	3301      	adds	r3, #1
 8004e90:	18d0      	adds	r0, r2, r3
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	681b      	ldr	r3, [r3, #0]
 8004e96:	69fa      	ldr	r2, [r7, #28]
 8004e98:	4619      	mov	r1, r3
 8004e9a:	f019 fe05 	bl	801eaa8 <memmove>
    }
    memcpy(history->buf, str, len + 1);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6818      	ldr	r0, [r3, #0]
 8004ea2:	69bb      	ldr	r3, [r7, #24]
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	461a      	mov	r2, r3
 8004ea8:	6839      	ldr	r1, [r7, #0]
 8004eaa:	f019 fed4 	bl	801ec56 <memcpy>
    ++history->itemsCount;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	891b      	ldrh	r3, [r3, #8]
 8004eb2:	3301      	adds	r3, #1
 8004eb4:	b29a      	uxth	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	811a      	strh	r2, [r3, #8]

    return true;
 8004eba:	2301      	movs	r3, #1
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3720      	adds	r7, #32
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd80      	pop	{r7, pc}

08004ec4 <historyGet>:

static const char *historyGet(CliHistory *history, uint16_t item) {
 8004ec4:	b580      	push	{r7, lr}
 8004ec6:	b082      	sub	sp, #8
 8004ec8:	af00      	add	r7, sp, #0
 8004eca:	6078      	str	r0, [r7, #4]
 8004ecc:	460b      	mov	r3, r1
 8004ece:	807b      	strh	r3, [r7, #2]
    if (item == 0 || item > history->itemsCount)
 8004ed0:	887b      	ldrh	r3, [r7, #2]
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d004      	beq.n	8004ee0 <historyGet+0x1c>
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	891b      	ldrh	r3, [r3, #8]
 8004eda:	887a      	ldrh	r2, [r7, #2]
 8004edc:	429a      	cmp	r2, r3
 8004ede:	d901      	bls.n	8004ee4 <historyGet+0x20>
        return NULL;
 8004ee0:	2300      	movs	r3, #0
 8004ee2:	e007      	b.n	8004ef4 <historyGet+0x30>

    // items are stored in the same way (separated by \0 and counted from 1),
    // so can use this call
    return embeddedCliGetToken(history->buf, item);
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	887a      	ldrh	r2, [r7, #2]
 8004eea:	4611      	mov	r1, r2
 8004eec:	4618      	mov	r0, r3
 8004eee:	f7ff f937 	bl	8004160 <embeddedCliGetToken>
 8004ef2:	4603      	mov	r3, r0
}
 8004ef4:	4618      	mov	r0, r3
 8004ef6:	3708      	adds	r7, #8
 8004ef8:	46bd      	mov	sp, r7
 8004efa:	bd80      	pop	{r7, pc}

08004efc <historyRemove>:

static void historyRemove(CliHistory *history, const char *str) {
 8004efc:	b580      	push	{r7, lr}
 8004efe:	b086      	sub	sp, #24
 8004f00:	af00      	add	r7, sp, #0
 8004f02:	6078      	str	r0, [r7, #4]
 8004f04:	6039      	str	r1, [r7, #0]
    if (str == NULL || history->itemsCount == 0)
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d04c      	beq.n	8004fa6 <historyRemove+0xaa>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	891b      	ldrh	r3, [r3, #8]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d048      	beq.n	8004fa6 <historyRemove+0xaa>
        return;
    char *item = NULL;
 8004f14:	2300      	movs	r3, #0
 8004f16:	617b      	str	r3, [r7, #20]
    uint16_t itemPosition;
    for (itemPosition = 1; itemPosition <= history->itemsCount; ++itemPosition) {
 8004f18:	2301      	movs	r3, #1
 8004f1a:	827b      	strh	r3, [r7, #18]
 8004f1c:	e013      	b.n	8004f46 <historyRemove+0x4a>
        // items are stored in the same way (separated by \0 and counted from 1),
        // so can use this call
        item = embeddedCliGetTokenVariable(history->buf, itemPosition);
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	8a7a      	ldrh	r2, [r7, #18]
 8004f24:	4611      	mov	r1, r2
 8004f26:	4618      	mov	r0, r3
 8004f28:	f7ff f935 	bl	8004196 <embeddedCliGetTokenVariable>
 8004f2c:	6178      	str	r0, [r7, #20]
        if (strcmp(item, str) == 0) {
 8004f2e:	6839      	ldr	r1, [r7, #0]
 8004f30:	6978      	ldr	r0, [r7, #20]
 8004f32:	f7fb f9d5 	bl	80002e0 <strcmp>
 8004f36:	4603      	mov	r3, r0
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d00a      	beq.n	8004f52 <historyRemove+0x56>
            break;
        }
        item = NULL;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	617b      	str	r3, [r7, #20]
    for (itemPosition = 1; itemPosition <= history->itemsCount; ++itemPosition) {
 8004f40:	8a7b      	ldrh	r3, [r7, #18]
 8004f42:	3301      	adds	r3, #1
 8004f44:	827b      	strh	r3, [r7, #18]
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	891b      	ldrh	r3, [r3, #8]
 8004f4a:	8a7a      	ldrh	r2, [r7, #18]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d9e6      	bls.n	8004f1e <historyRemove+0x22>
 8004f50:	e000      	b.n	8004f54 <historyRemove+0x58>
            break;
 8004f52:	bf00      	nop
    }
    if (item == NULL)
 8004f54:	697b      	ldr	r3, [r7, #20]
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d027      	beq.n	8004faa <historyRemove+0xae>
        return;

    --history->itemsCount;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	891b      	ldrh	r3, [r3, #8]
 8004f5e:	3b01      	subs	r3, #1
 8004f60:	b29a      	uxth	r2, r3
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	811a      	strh	r2, [r3, #8]
    if (itemPosition == (history->itemsCount + 1)) {
 8004f66:	8a7a      	ldrh	r2, [r7, #18]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	891b      	ldrh	r3, [r3, #8]
 8004f6c:	3301      	adds	r3, #1
 8004f6e:	429a      	cmp	r2, r3
 8004f70:	d01d      	beq.n	8004fae <historyRemove+0xb2>
        // if this is a last element, nothing is remaining to move
        return;
    }

    size_t len = strlen(item);
 8004f72:	6978      	ldr	r0, [r7, #20]
 8004f74:	f7fb f9be 	bl	80002f4 <strlen>
 8004f78:	60f8      	str	r0, [r7, #12]
    size_t remaining = (size_t) (history->bufferSize - (item + len + 1 - history->buf));
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	889b      	ldrh	r3, [r3, #4]
 8004f7e:	4619      	mov	r1, r3
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	3301      	adds	r3, #1
 8004f84:	697a      	ldr	r2, [r7, #20]
 8004f86:	441a      	add	r2, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	1ad3      	subs	r3, r2, r3
 8004f8e:	1acb      	subs	r3, r1, r3
 8004f90:	60bb      	str	r3, [r7, #8]
    // move everything to the right of found item
    memmove(item, &item[len + 1], remaining);
 8004f92:	68fb      	ldr	r3, [r7, #12]
 8004f94:	3301      	adds	r3, #1
 8004f96:	697a      	ldr	r2, [r7, #20]
 8004f98:	4413      	add	r3, r2
 8004f9a:	68ba      	ldr	r2, [r7, #8]
 8004f9c:	4619      	mov	r1, r3
 8004f9e:	6978      	ldr	r0, [r7, #20]
 8004fa0:	f019 fd82 	bl	801eaa8 <memmove>
 8004fa4:	e004      	b.n	8004fb0 <historyRemove+0xb4>
        return;
 8004fa6:	bf00      	nop
 8004fa8:	e002      	b.n	8004fb0 <historyRemove+0xb4>
        return;
 8004faa:	bf00      	nop
 8004fac:	e000      	b.n	8004fb0 <historyRemove+0xb4>
        return;
 8004fae:	bf00      	nop
}
 8004fb0:	3718      	adds	r7, #24
 8004fb2:	46bd      	mov	sp, r7
 8004fb4:	bd80      	pop	{r7, pc}

08004fb6 <getTokenPosition>:

static uint16_t getTokenPosition(const char *tokenizedStr, uint16_t pos) {
 8004fb6:	b480      	push	{r7}
 8004fb8:	b085      	sub	sp, #20
 8004fba:	af00      	add	r7, sp, #0
 8004fbc:	6078      	str	r0, [r7, #4]
 8004fbe:	460b      	mov	r3, r1
 8004fc0:	807b      	strh	r3, [r7, #2]
    if (tokenizedStr == NULL || pos == 0)
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d002      	beq.n	8004fce <getTokenPosition+0x18>
 8004fc8:	887b      	ldrh	r3, [r7, #2]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d102      	bne.n	8004fd4 <getTokenPosition+0x1e>
        return CLI_TOKEN_NPOS;
 8004fce:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004fd2:	e028      	b.n	8005026 <getTokenPosition+0x70>
    uint16_t i = 0;
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	81fb      	strh	r3, [r7, #14]
    uint16_t tokenCount = 1;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	81bb      	strh	r3, [r7, #12]
    while (true) {
        if (tokenCount == pos)
 8004fdc:	89ba      	ldrh	r2, [r7, #12]
 8004fde:	887b      	ldrh	r3, [r7, #2]
 8004fe0:	429a      	cmp	r2, r3
 8004fe2:	d013      	beq.n	800500c <getTokenPosition+0x56>
            break;

        if (tokenizedStr[i] == '\0') {
 8004fe4:	89fb      	ldrh	r3, [r7, #14]
 8004fe6:	687a      	ldr	r2, [r7, #4]
 8004fe8:	4413      	add	r3, r2
 8004fea:	781b      	ldrb	r3, [r3, #0]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d109      	bne.n	8005004 <getTokenPosition+0x4e>
            ++tokenCount;
 8004ff0:	89bb      	ldrh	r3, [r7, #12]
 8004ff2:	3301      	adds	r3, #1
 8004ff4:	81bb      	strh	r3, [r7, #12]
            if (tokenizedStr[i + 1] == '\0')
 8004ff6:	89fb      	ldrh	r3, [r7, #14]
 8004ff8:	3301      	adds	r3, #1
 8004ffa:	687a      	ldr	r2, [r7, #4]
 8004ffc:	4413      	add	r3, r2
 8004ffe:	781b      	ldrb	r3, [r3, #0]
 8005000:	2b00      	cmp	r3, #0
 8005002:	d005      	beq.n	8005010 <getTokenPosition+0x5a>
                break;
        }

        ++i;
 8005004:	89fb      	ldrh	r3, [r7, #14]
 8005006:	3301      	adds	r3, #1
 8005008:	81fb      	strh	r3, [r7, #14]
        if (tokenCount == pos)
 800500a:	e7e7      	b.n	8004fdc <getTokenPosition+0x26>
            break;
 800500c:	bf00      	nop
 800500e:	e000      	b.n	8005012 <getTokenPosition+0x5c>
                break;
 8005010:	bf00      	nop
    }

    if (tokenizedStr[i] != '\0')
 8005012:	89fb      	ldrh	r3, [r7, #14]
 8005014:	687a      	ldr	r2, [r7, #4]
 8005016:	4413      	add	r3, r2
 8005018:	781b      	ldrb	r3, [r3, #0]
 800501a:	2b00      	cmp	r3, #0
 800501c:	d001      	beq.n	8005022 <getTokenPosition+0x6c>
        return i;
 800501e:	89fb      	ldrh	r3, [r7, #14]
 8005020:	e001      	b.n	8005026 <getTokenPosition+0x70>
    else
        return CLI_TOKEN_NPOS;
 8005022:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 8005026:	4618      	mov	r0, r3
 8005028:	3714      	adds	r7, #20
 800502a:	46bd      	mov	sp, r7
 800502c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005030:	4770      	bx	lr

08005032 <findCategoryIndex>:

/*************************************************
 *                   Helper API                  *
 *************************************************/
static int findCategoryIndex(const char* cat, const char* categories[], int catCount) {
 8005032:	b580      	push	{r7, lr}
 8005034:	b086      	sub	sp, #24
 8005036:	af00      	add	r7, sp, #0
 8005038:	60f8      	str	r0, [r7, #12]
 800503a:	60b9      	str	r1, [r7, #8]
 800503c:	607a      	str	r2, [r7, #4]
    for (int i = 0; i < catCount; i++) {
 800503e:	2300      	movs	r3, #0
 8005040:	617b      	str	r3, [r7, #20]
 8005042:	e010      	b.n	8005066 <findCategoryIndex+0x34>
        if (strcmp(cat, categories[i]) == 0) {
 8005044:	697b      	ldr	r3, [r7, #20]
 8005046:	009b      	lsls	r3, r3, #2
 8005048:	68ba      	ldr	r2, [r7, #8]
 800504a:	4413      	add	r3, r2
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	4619      	mov	r1, r3
 8005050:	68f8      	ldr	r0, [r7, #12]
 8005052:	f7fb f945 	bl	80002e0 <strcmp>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d101      	bne.n	8005060 <findCategoryIndex+0x2e>
            return i;
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	e008      	b.n	8005072 <findCategoryIndex+0x40>
    for (int i = 0; i < catCount; i++) {
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	3301      	adds	r3, #1
 8005064:	617b      	str	r3, [r7, #20]
 8005066:	697a      	ldr	r2, [r7, #20]
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	429a      	cmp	r2, r3
 800506c:	dbea      	blt.n	8005044 <findCategoryIndex+0x12>
        }
    }
    return -1;
 800506e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8005072:	4618      	mov	r0, r3
 8005074:	3718      	adds	r7, #24
 8005076:	46bd      	mov	sp, r7
 8005078:	bd80      	pop	{r7, pc}
	...

0800507c <printAlignedColumn>:

static void printAlignedColumn(EmbeddedCli *cli, const char *str, int colWidth) {
 800507c:	b580      	push	{r7, lr}
 800507e:	b086      	sub	sp, #24
 8005080:	af00      	add	r7, sp, #0
 8005082:	60f8      	str	r0, [r7, #12]
 8005084:	60b9      	str	r1, [r7, #8]
 8005086:	607a      	str	r2, [r7, #4]
    int len = strlen(str);
 8005088:	68b8      	ldr	r0, [r7, #8]
 800508a:	f7fb f933 	bl	80002f4 <strlen>
 800508e:	4603      	mov	r3, r0
 8005090:	613b      	str	r3, [r7, #16]
    writeToOutput(cli, str);
 8005092:	68b9      	ldr	r1, [r7, #8]
 8005094:	68f8      	ldr	r0, [r7, #12]
 8005096:	f7ff fdb0 	bl	8004bfa <writeToOutput>
    for (int i = 0; i < colWidth - len; i++) {
 800509a:	2300      	movs	r3, #0
 800509c:	617b      	str	r3, [r7, #20]
 800509e:	e006      	b.n	80050ae <printAlignedColumn+0x32>
        writeToOutput(cli, " ");
 80050a0:	4908      	ldr	r1, [pc, #32]	@ (80050c4 <printAlignedColumn+0x48>)
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f7ff fda9 	bl	8004bfa <writeToOutput>
    for (int i = 0; i < colWidth - len; i++) {
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	3301      	adds	r3, #1
 80050ac:	617b      	str	r3, [r7, #20]
 80050ae:	687a      	ldr	r2, [r7, #4]
 80050b0:	693b      	ldr	r3, [r7, #16]
 80050b2:	1ad3      	subs	r3, r2, r3
 80050b4:	697a      	ldr	r2, [r7, #20]
 80050b6:	429a      	cmp	r2, r3
 80050b8:	dbf2      	blt.n	80050a0 <printAlignedColumn+0x24>
    }
}
 80050ba:	bf00      	nop
 80050bc:	bf00      	nop
 80050be:	3718      	adds	r7, #24
 80050c0:	46bd      	mov	sp, r7
 80050c2:	bd80      	pop	{r7, pc}
 80050c4:	08020b48 	.word	0x08020b48

080050c8 <CMD_Help>:
void CMD_Help(EmbeddedCli *cli, char *tokens, void *context) {
 80050c8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80050cc:	b095      	sub	sp, #84	@ 0x54
 80050ce:	af00      	add	r7, sp, #0
 80050d0:	60f8      	str	r0, [r7, #12]
 80050d2:	60b9      	str	r1, [r7, #8]
 80050d4:	607a      	str	r2, [r7, #4]
    UNUSED(context);
    PREPARE_IMPL(cli);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	68db      	ldr	r3, [r3, #12]
 80050da:	637b      	str	r3, [r7, #52]	@ 0x34

    if (impl->bindingsCount == 0) {
 80050dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80050de:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d10a      	bne.n	80050fa <CMD_Help+0x32>
        writeToOutput(cli, "Help is not available");
 80050e4:	498c      	ldr	r1, [pc, #560]	@ (8005318 <CMD_Help+0x250>)
 80050e6:	68f8      	ldr	r0, [r7, #12]
 80050e8:	f7ff fd87 	bl	8004bfa <writeToOutput>
        writeToOutput(cli, lineBreak);
 80050ec:	4b8b      	ldr	r3, [pc, #556]	@ (800531c <CMD_Help+0x254>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	4619      	mov	r1, r3
 80050f2:	68f8      	ldr	r0, [r7, #12]
 80050f4:	f7ff fd81 	bl	8004bfa <writeToOutput>
        return;
 80050f8:	e1ba      	b.n	8005470 <CMD_Help+0x3a8>
    }

    uint16_t tokenCount = embeddedCliGetTokenCount(tokens);
 80050fa:	68b8      	ldr	r0, [r7, #8]
 80050fc:	f7ff f866 	bl	80041cc <embeddedCliGetTokenCount>
 8005100:	4603      	mov	r3, r0
 8005102:	867b      	strh	r3, [r7, #50]	@ 0x32
    if (tokenCount == 0) {
 8005104:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8005106:	2b00      	cmp	r3, #0
 8005108:	f040 80f6 	bne.w	80052f8 <CMD_Help+0x230>
 800510c:	466b      	mov	r3, sp
 800510e:	461e      	mov	r6, r3
        const int MAX_CAT = 32;
 8005110:	2320      	movs	r3, #32
 8005112:	62bb      	str	r3, [r7, #40]	@ 0x28
        const char* categories[MAX_CAT];
 8005114:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005116:	3b01      	subs	r3, #1
 8005118:	627b      	str	r3, [r7, #36]	@ 0x24
 800511a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800511c:	2200      	movs	r2, #0
 800511e:	4698      	mov	r8, r3
 8005120:	4691      	mov	r9, r2
 8005122:	f04f 0200 	mov.w	r2, #0
 8005126:	f04f 0300 	mov.w	r3, #0
 800512a:	ea4f 1349 	mov.w	r3, r9, lsl #5
 800512e:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8005132:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8005136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005138:	2200      	movs	r2, #0
 800513a:	461c      	mov	r4, r3
 800513c:	4615      	mov	r5, r2
 800513e:	f04f 0200 	mov.w	r2, #0
 8005142:	f04f 0300 	mov.w	r3, #0
 8005146:	016b      	lsls	r3, r5, #5
 8005148:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 800514c:	0162      	lsls	r2, r4, #5
 800514e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	3307      	adds	r3, #7
 8005154:	08db      	lsrs	r3, r3, #3
 8005156:	00db      	lsls	r3, r3, #3
 8005158:	ebad 0d03 	sub.w	sp, sp, r3
 800515c:	466b      	mov	r3, sp
 800515e:	3303      	adds	r3, #3
 8005160:	089b      	lsrs	r3, r3, #2
 8005162:	009b      	lsls	r3, r3, #2
 8005164:	623b      	str	r3, [r7, #32]
        int catCount = 0;
 8005166:	2300      	movs	r3, #0
 8005168:	64fb      	str	r3, [r7, #76]	@ 0x4c

        for (int i = 0; i < impl->bindingsCount; i++) {
 800516a:	2300      	movs	r3, #0
 800516c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800516e:	e02d      	b.n	80051cc <CMD_Help+0x104>
            const char* cat = impl->bindings[i].category ? impl->bindings[i].category : "Uncategorized";
 8005170:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005172:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005174:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005176:	4613      	mov	r3, r2
 8005178:	005b      	lsls	r3, r3, #1
 800517a:	4413      	add	r3, r2
 800517c:	00db      	lsls	r3, r3, #3
 800517e:	440b      	add	r3, r1
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d009      	beq.n	800519a <CMD_Help+0xd2>
 8005186:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005188:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800518a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800518c:	4613      	mov	r3, r2
 800518e:	005b      	lsls	r3, r3, #1
 8005190:	4413      	add	r3, r2
 8005192:	00db      	lsls	r3, r3, #3
 8005194:	440b      	add	r3, r1
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	e000      	b.n	800519c <CMD_Help+0xd4>
 800519a:	4b61      	ldr	r3, [pc, #388]	@ (8005320 <CMD_Help+0x258>)
 800519c:	61bb      	str	r3, [r7, #24]
            int idx = findCategoryIndex(cat, categories, catCount);
 800519e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80051a0:	6a39      	ldr	r1, [r7, #32]
 80051a2:	69b8      	ldr	r0, [r7, #24]
 80051a4:	f7ff ff45 	bl	8005032 <findCategoryIndex>
 80051a8:	6178      	str	r0, [r7, #20]
            if (idx < 0 && catCount < MAX_CAT) {
 80051aa:	697b      	ldr	r3, [r7, #20]
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	da0a      	bge.n	80051c6 <CMD_Help+0xfe>
 80051b0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80051b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051b4:	429a      	cmp	r2, r3
 80051b6:	da06      	bge.n	80051c6 <CMD_Help+0xfe>
                categories[catCount++] = cat;
 80051b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80051ba:	1c5a      	adds	r2, r3, #1
 80051bc:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80051be:	6a3a      	ldr	r2, [r7, #32]
 80051c0:	69b9      	ldr	r1, [r7, #24]
 80051c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        for (int i = 0; i < impl->bindingsCount; i++) {
 80051c6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051c8:	3301      	adds	r3, #1
 80051ca:	64bb      	str	r3, [r7, #72]	@ 0x48
 80051cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80051ce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80051d0:	461a      	mov	r2, r3
 80051d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80051d4:	4293      	cmp	r3, r2
 80051d6:	dbcb      	blt.n	8005170 <CMD_Help+0xa8>
            }
        }

        for (int c = 0; c < catCount; c++) {
 80051d8:	2300      	movs	r3, #0
 80051da:	647b      	str	r3, [r7, #68]	@ 0x44
 80051dc:	e085      	b.n	80052ea <CMD_Help+0x222>
            writeToOutput(cli, "[");
 80051de:	4951      	ldr	r1, [pc, #324]	@ (8005324 <CMD_Help+0x25c>)
 80051e0:	68f8      	ldr	r0, [r7, #12]
 80051e2:	f7ff fd0a 	bl	8004bfa <writeToOutput>
            writeToOutput(cli, categories[c]);
 80051e6:	6a3b      	ldr	r3, [r7, #32]
 80051e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80051ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051ee:	4619      	mov	r1, r3
 80051f0:	68f8      	ldr	r0, [r7, #12]
 80051f2:	f7ff fd02 	bl	8004bfa <writeToOutput>
            writeToOutput(cli, "]");
 80051f6:	494c      	ldr	r1, [pc, #304]	@ (8005328 <CMD_Help+0x260>)
 80051f8:	68f8      	ldr	r0, [r7, #12]
 80051fa:	f7ff fcfe 	bl	8004bfa <writeToOutput>
            writeToOutput(cli, lineBreak);
 80051fe:	4b47      	ldr	r3, [pc, #284]	@ (800531c <CMD_Help+0x254>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	4619      	mov	r1, r3
 8005204:	68f8      	ldr	r0, [r7, #12]
 8005206:	f7ff fcf8 	bl	8004bfa <writeToOutput>

            for (int i = 0; i < impl->bindingsCount; i++) {
 800520a:	2300      	movs	r3, #0
 800520c:	643b      	str	r3, [r7, #64]	@ 0x40
 800520e:	e05d      	b.n	80052cc <CMD_Help+0x204>
                const char* cmdCat = impl->bindings[i].category ? impl->bindings[i].category : "Uncategorized";
 8005210:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005212:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005214:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005216:	4613      	mov	r3, r2
 8005218:	005b      	lsls	r3, r3, #1
 800521a:	4413      	add	r3, r2
 800521c:	00db      	lsls	r3, r3, #3
 800521e:	440b      	add	r3, r1
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d009      	beq.n	800523a <CMD_Help+0x172>
 8005226:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005228:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800522a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800522c:	4613      	mov	r3, r2
 800522e:	005b      	lsls	r3, r3, #1
 8005230:	4413      	add	r3, r2
 8005232:	00db      	lsls	r3, r3, #3
 8005234:	440b      	add	r3, r1
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	e000      	b.n	800523c <CMD_Help+0x174>
 800523a:	4b39      	ldr	r3, [pc, #228]	@ (8005320 <CMD_Help+0x258>)
 800523c:	61fb      	str	r3, [r7, #28]
                if (strcmp(cmdCat, categories[c]) == 0) {
 800523e:	6a3b      	ldr	r3, [r7, #32]
 8005240:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005242:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005246:	4619      	mov	r1, r3
 8005248:	69f8      	ldr	r0, [r7, #28]
 800524a:	f7fb f849 	bl	80002e0 <strcmp>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d138      	bne.n	80052c6 <CMD_Help+0x1fe>
                	writeToOutput(cli, "    ");
 8005254:	4935      	ldr	r1, [pc, #212]	@ (800532c <CMD_Help+0x264>)
 8005256:	68f8      	ldr	r0, [r7, #12]
 8005258:	f7ff fccf 	bl	8004bfa <writeToOutput>
                	printAlignedColumn(cli, impl->bindings[i].name, CMD_NAME_COL_WIDTH);
 800525c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800525e:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005260:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005262:	4613      	mov	r3, r2
 8005264:	005b      	lsls	r3, r3, #1
 8005266:	4413      	add	r3, r2
 8005268:	00db      	lsls	r3, r3, #3
 800526a:	440b      	add	r3, r1
 800526c:	685b      	ldr	r3, [r3, #4]
 800526e:	2210      	movs	r2, #16
 8005270:	4619      	mov	r1, r3
 8005272:	68f8      	ldr	r0, [r7, #12]
 8005274:	f7ff ff02 	bl	800507c <printAlignedColumn>
                	writeToOutput(cli, "| ");
 8005278:	492d      	ldr	r1, [pc, #180]	@ (8005330 <CMD_Help+0x268>)
 800527a:	68f8      	ldr	r0, [r7, #12]
 800527c:	f7ff fcbd 	bl	8004bfa <writeToOutput>
                	if (impl->bindings[i].help) {
 8005280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005282:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005284:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005286:	4613      	mov	r3, r2
 8005288:	005b      	lsls	r3, r3, #1
 800528a:	4413      	add	r3, r2
 800528c:	00db      	lsls	r3, r3, #3
 800528e:	440b      	add	r3, r1
 8005290:	689b      	ldr	r3, [r3, #8]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d00d      	beq.n	80052b2 <CMD_Help+0x1ea>
                	    writeToOutput(cli, impl->bindings[i].help);
 8005296:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005298:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800529a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800529c:	4613      	mov	r3, r2
 800529e:	005b      	lsls	r3, r3, #1
 80052a0:	4413      	add	r3, r2
 80052a2:	00db      	lsls	r3, r3, #3
 80052a4:	440b      	add	r3, r1
 80052a6:	689b      	ldr	r3, [r3, #8]
 80052a8:	4619      	mov	r1, r3
 80052aa:	68f8      	ldr	r0, [r7, #12]
 80052ac:	f7ff fca5 	bl	8004bfa <writeToOutput>
 80052b0:	e003      	b.n	80052ba <CMD_Help+0x1f2>
                	} else {
                	    writeToOutput(cli, "(no help)");
 80052b2:	4920      	ldr	r1, [pc, #128]	@ (8005334 <CMD_Help+0x26c>)
 80052b4:	68f8      	ldr	r0, [r7, #12]
 80052b6:	f7ff fca0 	bl	8004bfa <writeToOutput>
                	}
                	writeToOutput(cli, lineBreak);
 80052ba:	4b18      	ldr	r3, [pc, #96]	@ (800531c <CMD_Help+0x254>)
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	4619      	mov	r1, r3
 80052c0:	68f8      	ldr	r0, [r7, #12]
 80052c2:	f7ff fc9a 	bl	8004bfa <writeToOutput>
            for (int i = 0; i < impl->bindingsCount; i++) {
 80052c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052c8:	3301      	adds	r3, #1
 80052ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80052cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80052ce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80052d0:	461a      	mov	r2, r3
 80052d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80052d4:	4293      	cmp	r3, r2
 80052d6:	db9b      	blt.n	8005210 <CMD_Help+0x148>
                }
            }
            writeToOutput(cli, lineBreak);
 80052d8:	4b10      	ldr	r3, [pc, #64]	@ (800531c <CMD_Help+0x254>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4619      	mov	r1, r3
 80052de:	68f8      	ldr	r0, [r7, #12]
 80052e0:	f7ff fc8b 	bl	8004bfa <writeToOutput>
        for (int c = 0; c < catCount; c++) {
 80052e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80052e6:	3301      	adds	r3, #1
 80052e8:	647b      	str	r3, [r7, #68]	@ 0x44
 80052ea:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80052ec:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80052ee:	429a      	cmp	r2, r3
 80052f0:	f6ff af75 	blt.w	80051de <CMD_Help+0x116>
 80052f4:	46b5      	mov	sp, r6
 80052f6:	e0bb      	b.n	8005470 <CMD_Help+0x3a8>
        }
    } else if (tokenCount == 1) {
 80052f8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80052fa:	2b01      	cmp	r3, #1
 80052fc:	f040 80ae 	bne.w	800545c <CMD_Help+0x394>
        const char *cmdName = embeddedCliGetToken(tokens, 1);
 8005300:	2101      	movs	r1, #1
 8005302:	68b8      	ldr	r0, [r7, #8]
 8005304:	f7fe ff2c 	bl	8004160 <embeddedCliGetToken>
 8005308:	62f8      	str	r0, [r7, #44]	@ 0x2c
        bool found = false;
 800530a:	2300      	movs	r3, #0
 800530c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        for (int i = 0; i < impl->bindingsCount; ++i) {
 8005310:	2300      	movs	r3, #0
 8005312:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005314:	e08f      	b.n	8005436 <CMD_Help+0x36e>
 8005316:	bf00      	nop
 8005318:	08020b64 	.word	0x08020b64
 800531c:	2400006c 	.word	0x2400006c
 8005320:	08020b7c 	.word	0x08020b7c
 8005324:	08020b8c 	.word	0x08020b8c
 8005328:	08020b90 	.word	0x08020b90
 800532c:	08020b94 	.word	0x08020b94
 8005330:	08020b9c 	.word	0x08020b9c
 8005334:	08020ba0 	.word	0x08020ba0
            if (strcmp(impl->bindings[i].name, cmdName) == 0) {
 8005338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800533a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800533c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800533e:	4613      	mov	r3, r2
 8005340:	005b      	lsls	r3, r3, #1
 8005342:	4413      	add	r3, r2
 8005344:	00db      	lsls	r3, r3, #3
 8005346:	440b      	add	r3, r1
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800534c:	4618      	mov	r0, r3
 800534e:	f7fa ffc7 	bl	80002e0 <strcmp>
 8005352:	4603      	mov	r3, r0
 8005354:	2b00      	cmp	r3, #0
 8005356:	d16b      	bne.n	8005430 <CMD_Help+0x368>
                found = true;
 8005358:	2301      	movs	r3, #1
 800535a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                writeToOutput(cli, "Command: ");
 800535e:	4946      	ldr	r1, [pc, #280]	@ (8005478 <CMD_Help+0x3b0>)
 8005360:	68f8      	ldr	r0, [r7, #12]
 8005362:	f7ff fc4a 	bl	8004bfa <writeToOutput>
                writeToOutput(cli, impl->bindings[i].name);
 8005366:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005368:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800536a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800536c:	4613      	mov	r3, r2
 800536e:	005b      	lsls	r3, r3, #1
 8005370:	4413      	add	r3, r2
 8005372:	00db      	lsls	r3, r3, #3
 8005374:	440b      	add	r3, r1
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	4619      	mov	r1, r3
 800537a:	68f8      	ldr	r0, [r7, #12]
 800537c:	f7ff fc3d 	bl	8004bfa <writeToOutput>
                writeToOutput(cli, lineBreak);
 8005380:	4b3e      	ldr	r3, [pc, #248]	@ (800547c <CMD_Help+0x3b4>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4619      	mov	r1, r3
 8005386:	68f8      	ldr	r0, [r7, #12]
 8005388:	f7ff fc37 	bl	8004bfa <writeToOutput>

                writeToOutput(cli, "Category: ");
 800538c:	493c      	ldr	r1, [pc, #240]	@ (8005480 <CMD_Help+0x3b8>)
 800538e:	68f8      	ldr	r0, [r7, #12]
 8005390:	f7ff fc33 	bl	8004bfa <writeToOutput>
                writeToOutput(cli, impl->bindings[i].category ? impl->bindings[i].category : "Uncategorized");
 8005394:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005396:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8005398:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800539a:	4613      	mov	r3, r2
 800539c:	005b      	lsls	r3, r3, #1
 800539e:	4413      	add	r3, r2
 80053a0:	00db      	lsls	r3, r3, #3
 80053a2:	440b      	add	r3, r1
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d009      	beq.n	80053be <CMD_Help+0x2f6>
 80053aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053ac:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80053ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80053b0:	4613      	mov	r3, r2
 80053b2:	005b      	lsls	r3, r3, #1
 80053b4:	4413      	add	r3, r2
 80053b6:	00db      	lsls	r3, r3, #3
 80053b8:	440b      	add	r3, r1
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	e000      	b.n	80053c0 <CMD_Help+0x2f8>
 80053be:	4b31      	ldr	r3, [pc, #196]	@ (8005484 <CMD_Help+0x3bc>)
 80053c0:	4619      	mov	r1, r3
 80053c2:	68f8      	ldr	r0, [r7, #12]
 80053c4:	f7ff fc19 	bl	8004bfa <writeToOutput>
                writeToOutput(cli, lineBreak);
 80053c8:	4b2c      	ldr	r3, [pc, #176]	@ (800547c <CMD_Help+0x3b4>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	4619      	mov	r1, r3
 80053ce:	68f8      	ldr	r0, [r7, #12]
 80053d0:	f7ff fc13 	bl	8004bfa <writeToOutput>

                if (impl->bindings[i].help) {
 80053d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053d6:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80053d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80053da:	4613      	mov	r3, r2
 80053dc:	005b      	lsls	r3, r3, #1
 80053de:	4413      	add	r3, r2
 80053e0:	00db      	lsls	r3, r3, #3
 80053e2:	440b      	add	r3, r1
 80053e4:	689b      	ldr	r3, [r3, #8]
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d017      	beq.n	800541a <CMD_Help+0x352>
                    writeToOutput(cli, "Help: ");
 80053ea:	4927      	ldr	r1, [pc, #156]	@ (8005488 <CMD_Help+0x3c0>)
 80053ec:	68f8      	ldr	r0, [r7, #12]
 80053ee:	f7ff fc04 	bl	8004bfa <writeToOutput>
                    writeToOutput(cli, impl->bindings[i].help);
 80053f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80053f4:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80053f6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80053f8:	4613      	mov	r3, r2
 80053fa:	005b      	lsls	r3, r3, #1
 80053fc:	4413      	add	r3, r2
 80053fe:	00db      	lsls	r3, r3, #3
 8005400:	440b      	add	r3, r1
 8005402:	689b      	ldr	r3, [r3, #8]
 8005404:	4619      	mov	r1, r3
 8005406:	68f8      	ldr	r0, [r7, #12]
 8005408:	f7ff fbf7 	bl	8004bfa <writeToOutput>
                    writeToOutput(cli, lineBreak);
 800540c:	4b1b      	ldr	r3, [pc, #108]	@ (800547c <CMD_Help+0x3b4>)
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4619      	mov	r1, r3
 8005412:	68f8      	ldr	r0, [r7, #12]
 8005414:	f7ff fbf1 	bl	8004bfa <writeToOutput>
                } else {
                    writeToOutput(cli, "(no help)");
                    writeToOutput(cli, lineBreak);
                }
                break;
 8005418:	e014      	b.n	8005444 <CMD_Help+0x37c>
                    writeToOutput(cli, "(no help)");
 800541a:	491c      	ldr	r1, [pc, #112]	@ (800548c <CMD_Help+0x3c4>)
 800541c:	68f8      	ldr	r0, [r7, #12]
 800541e:	f7ff fbec 	bl	8004bfa <writeToOutput>
                    writeToOutput(cli, lineBreak);
 8005422:	4b16      	ldr	r3, [pc, #88]	@ (800547c <CMD_Help+0x3b4>)
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	4619      	mov	r1, r3
 8005428:	68f8      	ldr	r0, [r7, #12]
 800542a:	f7ff fbe6 	bl	8004bfa <writeToOutput>
                break;
 800542e:	e009      	b.n	8005444 <CMD_Help+0x37c>
        for (int i = 0; i < impl->bindingsCount; ++i) {
 8005430:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005432:	3301      	adds	r3, #1
 8005434:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005436:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005438:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800543a:	461a      	mov	r2, r3
 800543c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800543e:	4293      	cmp	r3, r2
 8005440:	f6ff af7a 	blt.w	8005338 <CMD_Help+0x270>
            }
        }
        if (!found) {
 8005444:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8005448:	f083 0301 	eor.w	r3, r3, #1
 800544c:	b2db      	uxtb	r3, r3
 800544e:	2b00      	cmp	r3, #0
 8005450:	d00e      	beq.n	8005470 <CMD_Help+0x3a8>
            onUnknownCommand(cli, cmdName);
 8005452:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005454:	68f8      	ldr	r0, [r7, #12]
 8005456:	f000 f81d 	bl	8005494 <onUnknownCommand>
 800545a:	e009      	b.n	8005470 <CMD_Help+0x3a8>
        }
    } else {
        writeToOutput(cli, "Command \"help\" receives one or zero arguments");
 800545c:	490c      	ldr	r1, [pc, #48]	@ (8005490 <CMD_Help+0x3c8>)
 800545e:	68f8      	ldr	r0, [r7, #12]
 8005460:	f7ff fbcb 	bl	8004bfa <writeToOutput>
        writeToOutput(cli, lineBreak);
 8005464:	4b05      	ldr	r3, [pc, #20]	@ (800547c <CMD_Help+0x3b4>)
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	4619      	mov	r1, r3
 800546a:	68f8      	ldr	r0, [r7, #12]
 800546c:	f7ff fbc5 	bl	8004bfa <writeToOutput>
    }
}
 8005470:	3754      	adds	r7, #84	@ 0x54
 8005472:	46bd      	mov	sp, r7
 8005474:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005478:	08020bac 	.word	0x08020bac
 800547c:	2400006c 	.word	0x2400006c
 8005480:	08020bb8 	.word	0x08020bb8
 8005484:	08020b7c 	.word	0x08020b7c
 8005488:	08020bc4 	.word	0x08020bc4
 800548c:	08020ba0 	.word	0x08020ba0
 8005490:	08020bcc 	.word	0x08020bcc

08005494 <onUnknownCommand>:

static void onUnknownCommand(EmbeddedCli *cli, const char *name) {
 8005494:	b580      	push	{r7, lr}
 8005496:	b082      	sub	sp, #8
 8005498:	af00      	add	r7, sp, #0
 800549a:	6078      	str	r0, [r7, #4]
 800549c:	6039      	str	r1, [r7, #0]
    writeToOutput(cli, "Unknown command: \"");
 800549e:	490b      	ldr	r1, [pc, #44]	@ (80054cc <onUnknownCommand+0x38>)
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f7ff fbaa 	bl	8004bfa <writeToOutput>
    writeToOutput(cli, name);
 80054a6:	6839      	ldr	r1, [r7, #0]
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f7ff fba6 	bl	8004bfa <writeToOutput>
    writeToOutput(cli, "\". Write \"help\" for a list of available commands");
 80054ae:	4908      	ldr	r1, [pc, #32]	@ (80054d0 <onUnknownCommand+0x3c>)
 80054b0:	6878      	ldr	r0, [r7, #4]
 80054b2:	f7ff fba2 	bl	8004bfa <writeToOutput>
    writeToOutput(cli, lineBreak);
 80054b6:	4b07      	ldr	r3, [pc, #28]	@ (80054d4 <onUnknownCommand+0x40>)
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4619      	mov	r1, r3
 80054bc:	6878      	ldr	r0, [r7, #4]
 80054be:	f7ff fb9c 	bl	8004bfa <writeToOutput>
}
 80054c2:	bf00      	nop
 80054c4:	3708      	adds	r7, #8
 80054c6:	46bd      	mov	sp, r7
 80054c8:	bd80      	pop	{r7, pc}
 80054ca:	bf00      	nop
 80054cc:	08020bfc 	.word	0x08020bfc
 80054d0:	08020c10 	.word	0x08020c10
 80054d4:	2400006c 	.word	0x2400006c

080054d8 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80054d8:	b480      	push	{r7}
 80054da:	b083      	sub	sp, #12
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	f103 0208 	add.w	r2, r3, #8
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	f04f 32ff 	mov.w	r2, #4294967295
 80054f0:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	f103 0208 	add.w	r2, r3, #8
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	f103 0208 	add.w	r2, r3, #8
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	2200      	movs	r2, #0
 800550a:	601a      	str	r2, [r3, #0]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
}
 800550c:	bf00      	nop
 800550e:	370c      	adds	r7, #12
 8005510:	46bd      	mov	sp, r7
 8005512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005516:	4770      	bx	lr

08005518 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005518:	b480      	push	{r7}
 800551a:	b083      	sub	sp, #12
 800551c:	af00      	add	r7, sp, #0
 800551e:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	2200      	movs	r2, #0
 8005524:	611a      	str	r2, [r3, #16]
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
}
 8005526:	bf00      	nop
 8005528:	370c      	adds	r7, #12
 800552a:	46bd      	mov	sp, r7
 800552c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005530:	4770      	bx	lr

08005532 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8005532:	b480      	push	{r7}
 8005534:	b085      	sub	sp, #20
 8005536:	af00      	add	r7, sp, #0
 8005538:	6078      	str	r0, [r7, #4]
 800553a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	685b      	ldr	r3, [r3, #4]
 8005540:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	68fa      	ldr	r2, [r7, #12]
 8005546:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	689a      	ldr	r2, [r3, #8]
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	683a      	ldr	r2, [r7, #0]
 8005556:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	683a      	ldr	r2, [r7, #0]
 800555c:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 800555e:	683b      	ldr	r3, [r7, #0]
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	1c5a      	adds	r2, r3, #1
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsertEnd();
}
 800556e:	bf00      	nop
 8005570:	3714      	adds	r7, #20
 8005572:	46bd      	mov	sp, r7
 8005574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005578:	4770      	bx	lr

0800557a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 800557a:	b480      	push	{r7}
 800557c:	b085      	sub	sp, #20
 800557e:	af00      	add	r7, sp, #0
 8005580:	6078      	str	r0, [r7, #4]
 8005582:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005584:	683b      	ldr	r3, [r7, #0]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 800558a:	68bb      	ldr	r3, [r7, #8]
 800558c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005590:	d103      	bne.n	800559a <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	60fb      	str	r3, [r7, #12]
 8005598:	e00c      	b.n	80055b4 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	3308      	adds	r3, #8
 800559e:	60fb      	str	r3, [r7, #12]
 80055a0:	e002      	b.n	80055a8 <vListInsert+0x2e>
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	685b      	ldr	r3, [r3, #4]
 80055a6:	60fb      	str	r3, [r7, #12]
 80055a8:	68fb      	ldr	r3, [r7, #12]
 80055aa:	685b      	ldr	r3, [r3, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	68ba      	ldr	r2, [r7, #8]
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d2f6      	bcs.n	80055a2 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	685a      	ldr	r2, [r3, #4]
 80055b8:	683b      	ldr	r3, [r7, #0]
 80055ba:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80055bc:	683b      	ldr	r3, [r7, #0]
 80055be:	685b      	ldr	r3, [r3, #4]
 80055c0:	683a      	ldr	r2, [r7, #0]
 80055c2:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	683a      	ldr	r2, [r7, #0]
 80055ce:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	1c5a      	adds	r2, r3, #1
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
}
 80055e0:	bf00      	nop
 80055e2:	3714      	adds	r7, #20
 80055e4:	46bd      	mov	sp, r7
 80055e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ea:	4770      	bx	lr

080055ec <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80055ec:	b480      	push	{r7}
 80055ee:	b085      	sub	sp, #20
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	685b      	ldr	r3, [r3, #4]
 80055fe:	687a      	ldr	r2, [r7, #4]
 8005600:	6892      	ldr	r2, [r2, #8]
 8005602:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	6852      	ldr	r2, [r2, #4]
 800560c:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	687a      	ldr	r2, [r7, #4]
 8005614:	429a      	cmp	r2, r3
 8005616:	d103      	bne.n	8005620 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	689a      	ldr	r2, [r3, #8]
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2200      	movs	r2, #0
 8005624:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	1e5a      	subs	r2, r3, #1
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );

    return pxList->uxNumberOfItems;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	681b      	ldr	r3, [r3, #0]
}
 8005634:	4618      	mov	r0, r3
 8005636:	3714      	adds	r7, #20
 8005638:	46bd      	mov	sp, r7
 800563a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563e:	4770      	bx	lr

08005640 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b086      	sub	sp, #24
 8005644:	af00      	add	r7, sp, #0
 8005646:	6078      	str	r0, [r7, #4]
 8005648:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 800564a:	2301      	movs	r3, #1
 800564c:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 8005652:	693b      	ldr	r3, [r7, #16]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d10d      	bne.n	8005674 <xQueueGenericReset+0x34>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8005658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800565c:	b672      	cpsid	i
 800565e:	f383 8811 	msr	BASEPRI, r3
 8005662:	f3bf 8f6f 	isb	sy
 8005666:	f3bf 8f4f 	dsb	sy
 800566a:	b662      	cpsie	i
 800566c:	60fb      	str	r3, [r7, #12]
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        "   cpsie i                                                 \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 800566e:	bf00      	nop
 8005670:	bf00      	nop
 8005672:	e7fd      	b.n	8005670 <xQueueGenericReset+0x30>

    if( ( pxQueue != NULL ) &&
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d05d      	beq.n	8005736 <xQueueGenericReset+0xf6>
        ( pxQueue->uxLength >= 1U ) &&
 800567a:	693b      	ldr	r3, [r7, #16]
 800567c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 800567e:	2b00      	cmp	r3, #0
 8005680:	d059      	beq.n	8005736 <xQueueGenericReset+0xf6>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 8005682:	693b      	ldr	r3, [r7, #16]
 8005684:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005686:	693b      	ldr	r3, [r7, #16]
 8005688:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800568a:	2100      	movs	r1, #0
 800568c:	fba3 2302 	umull	r2, r3, r3, r2
 8005690:	2b00      	cmp	r3, #0
 8005692:	d000      	beq.n	8005696 <xQueueGenericReset+0x56>
 8005694:	2101      	movs	r1, #1
 8005696:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 8005698:	2b00      	cmp	r3, #0
 800569a:	d14c      	bne.n	8005736 <xQueueGenericReset+0xf6>
    {
        taskENTER_CRITICAL();
 800569c:	f002 ffc2 	bl	8008624 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80056a0:	693b      	ldr	r3, [r7, #16]
 80056a2:	681a      	ldr	r2, [r3, #0]
 80056a4:	693b      	ldr	r3, [r7, #16]
 80056a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056a8:	6939      	ldr	r1, [r7, #16]
 80056aa:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80056ac:	fb01 f303 	mul.w	r3, r1, r3
 80056b0:	441a      	add	r2, r3
 80056b2:	693b      	ldr	r3, [r7, #16]
 80056b4:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80056b6:	693b      	ldr	r3, [r7, #16]
 80056b8:	2200      	movs	r2, #0
 80056ba:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80056bc:	693b      	ldr	r3, [r7, #16]
 80056be:	681a      	ldr	r2, [r3, #0]
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 80056c4:	693b      	ldr	r3, [r7, #16]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	693b      	ldr	r3, [r7, #16]
 80056ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80056cc:	3b01      	subs	r3, #1
 80056ce:	6939      	ldr	r1, [r7, #16]
 80056d0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80056d2:	fb01 f303 	mul.w	r3, r1, r3
 80056d6:	441a      	add	r2, r3
 80056d8:	693b      	ldr	r3, [r7, #16]
 80056da:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	22ff      	movs	r2, #255	@ 0xff
 80056e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 80056e4:	693b      	ldr	r3, [r7, #16]
 80056e6:	22ff      	movs	r2, #255	@ 0xff
 80056e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 80056ec:	683b      	ldr	r3, [r7, #0]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d114      	bne.n	800571c <xQueueGenericReset+0xdc>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80056f2:	693b      	ldr	r3, [r7, #16]
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d01a      	beq.n	8005730 <xQueueGenericReset+0xf0>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80056fa:	693b      	ldr	r3, [r7, #16]
 80056fc:	3310      	adds	r3, #16
 80056fe:	4618      	mov	r0, r3
 8005700:	f001 fe78 	bl	80073f4 <xTaskRemoveFromEventList>
 8005704:	4603      	mov	r3, r0
 8005706:	2b00      	cmp	r3, #0
 8005708:	d012      	beq.n	8005730 <xQueueGenericReset+0xf0>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800570a:	4b17      	ldr	r3, [pc, #92]	@ (8005768 <xQueueGenericReset+0x128>)
 800570c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005710:	601a      	str	r2, [r3, #0]
 8005712:	f3bf 8f4f 	dsb	sy
 8005716:	f3bf 8f6f 	isb	sy
 800571a:	e009      	b.n	8005730 <xQueueGenericReset+0xf0>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800571c:	693b      	ldr	r3, [r7, #16]
 800571e:	3310      	adds	r3, #16
 8005720:	4618      	mov	r0, r3
 8005722:	f7ff fed9 	bl	80054d8 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8005726:	693b      	ldr	r3, [r7, #16]
 8005728:	3324      	adds	r3, #36	@ 0x24
 800572a:	4618      	mov	r0, r3
 800572c:	f7ff fed4 	bl	80054d8 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8005730:	f002 ffae 	bl	8008690 <vPortExitCritical>
 8005734:	e001      	b.n	800573a <xQueueGenericReset+0xfa>
    }
    else
    {
        xReturn = pdFAIL;
 8005736:	2300      	movs	r3, #0
 8005738:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	2b00      	cmp	r3, #0
 800573e:	d10d      	bne.n	800575c <xQueueGenericReset+0x11c>
    __asm volatile
 8005740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005744:	b672      	cpsid	i
 8005746:	f383 8811 	msr	BASEPRI, r3
 800574a:	f3bf 8f6f 	isb	sy
 800574e:	f3bf 8f4f 	dsb	sy
 8005752:	b662      	cpsie	i
 8005754:	60bb      	str	r3, [r7, #8]
}
 8005756:	bf00      	nop
 8005758:	bf00      	nop
 800575a:	e7fd      	b.n	8005758 <xQueueGenericReset+0x118>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );

    return xReturn;
 800575c:	697b      	ldr	r3, [r7, #20]
}
 800575e:	4618      	mov	r0, r3
 8005760:	3718      	adds	r7, #24
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	e000ed04 	.word	0xe000ed04

0800576c <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 800576c:	b580      	push	{r7, lr}
 800576e:	b08c      	sub	sp, #48	@ 0x30
 8005770:	af02      	add	r7, sp, #8
 8005772:	60f8      	str	r0, [r7, #12]
 8005774:	60b9      	str	r1, [r7, #8]
 8005776:	607a      	str	r2, [r7, #4]
 8005778:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 800577a:	2300      	movs	r3, #0
 800577c:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 800577e:	683b      	ldr	r3, [r7, #0]
 8005780:	2b00      	cmp	r3, #0
 8005782:	d10d      	bne.n	80057a0 <xQueueGenericCreateStatic+0x34>
    __asm volatile
 8005784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005788:	b672      	cpsid	i
 800578a:	f383 8811 	msr	BASEPRI, r3
 800578e:	f3bf 8f6f 	isb	sy
 8005792:	f3bf 8f4f 	dsb	sy
 8005796:	b662      	cpsie	i
 8005798:	623b      	str	r3, [r7, #32]
}
 800579a:	bf00      	nop
 800579c:	bf00      	nop
 800579e:	e7fd      	b.n	800579c <xQueueGenericCreateStatic+0x30>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d033      	beq.n	800580e <xQueueGenericCreateStatic+0xa2>
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d030      	beq.n	800580e <xQueueGenericCreateStatic+0xa2>
            ( pxStaticQueue != NULL ) &&
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d002      	beq.n	80057b8 <xQueueGenericCreateStatic+0x4c>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 80057b2:	68bb      	ldr	r3, [r7, #8]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d02a      	beq.n	800580e <xQueueGenericCreateStatic+0xa2>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d102      	bne.n	80057c4 <xQueueGenericCreateStatic+0x58>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d124      	bne.n	800580e <xQueueGenericCreateStatic+0xa2>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 80057c4:	2350      	movs	r3, #80	@ 0x50
 80057c6:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	2b50      	cmp	r3, #80	@ 0x50
 80057cc:	d00d      	beq.n	80057ea <xQueueGenericCreateStatic+0x7e>
    __asm volatile
 80057ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057d2:	b672      	cpsid	i
 80057d4:	f383 8811 	msr	BASEPRI, r3
 80057d8:	f3bf 8f6f 	isb	sy
 80057dc:	f3bf 8f4f 	dsb	sy
 80057e0:	b662      	cpsie	i
 80057e2:	61fb      	str	r3, [r7, #28]
}
 80057e4:	bf00      	nop
 80057e6:	bf00      	nop
 80057e8:	e7fd      	b.n	80057e6 <xQueueGenericCreateStatic+0x7a>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 80057ea:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 80057ec:	683b      	ldr	r3, [r7, #0]
 80057ee:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80057f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80057f8:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80057fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057fe:	9300      	str	r3, [sp, #0]
 8005800:	4613      	mov	r3, r2
 8005802:	687a      	ldr	r2, [r7, #4]
 8005804:	68b9      	ldr	r1, [r7, #8]
 8005806:	68f8      	ldr	r0, [r7, #12]
 8005808:	f000 f86c 	bl	80058e4 <prvInitialiseNewQueue>
 800580c:	e010      	b.n	8005830 <xQueueGenericCreateStatic+0xc4>
        }
        else
        {
            configASSERT( pxNewQueue );
 800580e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005810:	2b00      	cmp	r3, #0
 8005812:	d10d      	bne.n	8005830 <xQueueGenericCreateStatic+0xc4>
    __asm volatile
 8005814:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005818:	b672      	cpsid	i
 800581a:	f383 8811 	msr	BASEPRI, r3
 800581e:	f3bf 8f6f 	isb	sy
 8005822:	f3bf 8f4f 	dsb	sy
 8005826:	b662      	cpsie	i
 8005828:	61bb      	str	r3, [r7, #24]
}
 800582a:	bf00      	nop
 800582c:	bf00      	nop
 800582e:	e7fd      	b.n	800582c <xQueueGenericCreateStatic+0xc0>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );

        return pxNewQueue;
 8005830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8005832:	4618      	mov	r0, r3
 8005834:	3728      	adds	r7, #40	@ 0x28
 8005836:	46bd      	mov	sp, r7
 8005838:	bd80      	pop	{r7, pc}

0800583a <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 800583a:	b580      	push	{r7, lr}
 800583c:	b08a      	sub	sp, #40	@ 0x28
 800583e:	af02      	add	r7, sp, #8
 8005840:	60f8      	str	r0, [r7, #12]
 8005842:	60b9      	str	r1, [r7, #8]
 8005844:	4613      	mov	r3, r2
 8005846:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 8005848:	2300      	movs	r3, #0
 800584a:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	2b00      	cmp	r3, #0
 8005850:	d032      	beq.n	80058b8 <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005852:	2100      	movs	r1, #0
 8005854:	68ba      	ldr	r2, [r7, #8]
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	fba3 2302 	umull	r2, r3, r3, r2
 800585c:	2b00      	cmp	r3, #0
 800585e:	d000      	beq.n	8005862 <xQueueGenericCreate+0x28>
 8005860:	2101      	movs	r1, #1
 8005862:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8005864:	2b00      	cmp	r3, #0
 8005866:	d127      	bne.n	80058b8 <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	68ba      	ldr	r2, [r7, #8]
 800586c:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 8005870:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 8005874:	d820      	bhi.n	80058b8 <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	68ba      	ldr	r2, [r7, #8]
 800587a:	fb02 f303 	mul.w	r3, r2, r3
 800587e:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8005880:	69bb      	ldr	r3, [r7, #24]
 8005882:	3350      	adds	r3, #80	@ 0x50
 8005884:	4618      	mov	r0, r3
 8005886:	f003 f801 	bl	800888c <pvPortMalloc>
 800588a:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 800588c:	69fb      	ldr	r3, [r7, #28]
 800588e:	2b00      	cmp	r3, #0
 8005890:	d023      	beq.n	80058da <xQueueGenericCreate+0xa0>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8005892:	69fb      	ldr	r3, [r7, #28]
 8005894:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8005896:	697b      	ldr	r3, [r7, #20]
 8005898:	3350      	adds	r3, #80	@ 0x50
 800589a:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800589c:	69fb      	ldr	r3, [r7, #28]
 800589e:	2200      	movs	r2, #0
 80058a0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80058a4:	79fa      	ldrb	r2, [r7, #7]
 80058a6:	69fb      	ldr	r3, [r7, #28]
 80058a8:	9300      	str	r3, [sp, #0]
 80058aa:	4613      	mov	r3, r2
 80058ac:	697a      	ldr	r2, [r7, #20]
 80058ae:	68b9      	ldr	r1, [r7, #8]
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f000 f817 	bl	80058e4 <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 80058b6:	e010      	b.n	80058da <xQueueGenericCreate+0xa0>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 80058b8:	69fb      	ldr	r3, [r7, #28]
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d10d      	bne.n	80058da <xQueueGenericCreate+0xa0>
    __asm volatile
 80058be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058c2:	b672      	cpsid	i
 80058c4:	f383 8811 	msr	BASEPRI, r3
 80058c8:	f3bf 8f6f 	isb	sy
 80058cc:	f3bf 8f4f 	dsb	sy
 80058d0:	b662      	cpsie	i
 80058d2:	613b      	str	r3, [r7, #16]
}
 80058d4:	bf00      	nop
 80058d6:	bf00      	nop
 80058d8:	e7fd      	b.n	80058d6 <xQueueGenericCreate+0x9c>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );

        return pxNewQueue;
 80058da:	69fb      	ldr	r3, [r7, #28]
    }
 80058dc:	4618      	mov	r0, r3
 80058de:	3720      	adds	r7, #32
 80058e0:	46bd      	mov	sp, r7
 80058e2:	bd80      	pop	{r7, pc}

080058e4 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 80058e4:	b580      	push	{r7, lr}
 80058e6:	b084      	sub	sp, #16
 80058e8:	af00      	add	r7, sp, #0
 80058ea:	60f8      	str	r0, [r7, #12]
 80058ec:	60b9      	str	r1, [r7, #8]
 80058ee:	607a      	str	r2, [r7, #4]
 80058f0:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 80058f2:	68bb      	ldr	r3, [r7, #8]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d103      	bne.n	8005900 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80058f8:	69bb      	ldr	r3, [r7, #24]
 80058fa:	69ba      	ldr	r2, [r7, #24]
 80058fc:	601a      	str	r2, [r3, #0]
 80058fe:	e002      	b.n	8005906 <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005900:	69bb      	ldr	r3, [r7, #24]
 8005902:	687a      	ldr	r2, [r7, #4]
 8005904:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 8005906:	69bb      	ldr	r3, [r7, #24]
 8005908:	68fa      	ldr	r2, [r7, #12]
 800590a:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 800590c:	69bb      	ldr	r3, [r7, #24]
 800590e:	68ba      	ldr	r2, [r7, #8]
 8005910:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8005912:	2101      	movs	r1, #1
 8005914:	69b8      	ldr	r0, [r7, #24]
 8005916:	f7ff fe93 	bl	8005640 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 800591a:	69bb      	ldr	r3, [r7, #24]
 800591c:	78fa      	ldrb	r2, [r7, #3]
 800591e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 8005922:	bf00      	nop
 8005924:	3710      	adds	r7, #16
 8005926:	46bd      	mov	sp, r7
 8005928:	bd80      	pop	{r7, pc}
	...

0800592c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800592c:	b580      	push	{r7, lr}
 800592e:	b08e      	sub	sp, #56	@ 0x38
 8005930:	af00      	add	r7, sp, #0
 8005932:	60f8      	str	r0, [r7, #12]
 8005934:	60b9      	str	r1, [r7, #8]
 8005936:	607a      	str	r2, [r7, #4]
 8005938:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800593a:	2300      	movs	r3, #0
 800593c:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 8005942:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005944:	2b00      	cmp	r3, #0
 8005946:	d10d      	bne.n	8005964 <xQueueGenericSend+0x38>
    __asm volatile
 8005948:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800594c:	b672      	cpsid	i
 800594e:	f383 8811 	msr	BASEPRI, r3
 8005952:	f3bf 8f6f 	isb	sy
 8005956:	f3bf 8f4f 	dsb	sy
 800595a:	b662      	cpsie	i
 800595c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800595e:	bf00      	nop
 8005960:	bf00      	nop
 8005962:	e7fd      	b.n	8005960 <xQueueGenericSend+0x34>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d103      	bne.n	8005972 <xQueueGenericSend+0x46>
 800596a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <xQueueGenericSend+0x4a>
 8005972:	2301      	movs	r3, #1
 8005974:	e000      	b.n	8005978 <xQueueGenericSend+0x4c>
 8005976:	2300      	movs	r3, #0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d10d      	bne.n	8005998 <xQueueGenericSend+0x6c>
    __asm volatile
 800597c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005980:	b672      	cpsid	i
 8005982:	f383 8811 	msr	BASEPRI, r3
 8005986:	f3bf 8f6f 	isb	sy
 800598a:	f3bf 8f4f 	dsb	sy
 800598e:	b662      	cpsie	i
 8005990:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005992:	bf00      	nop
 8005994:	bf00      	nop
 8005996:	e7fd      	b.n	8005994 <xQueueGenericSend+0x68>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005998:	683b      	ldr	r3, [r7, #0]
 800599a:	2b02      	cmp	r3, #2
 800599c:	d103      	bne.n	80059a6 <xQueueGenericSend+0x7a>
 800599e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80059a2:	2b01      	cmp	r3, #1
 80059a4:	d101      	bne.n	80059aa <xQueueGenericSend+0x7e>
 80059a6:	2301      	movs	r3, #1
 80059a8:	e000      	b.n	80059ac <xQueueGenericSend+0x80>
 80059aa:	2300      	movs	r3, #0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d10d      	bne.n	80059cc <xQueueGenericSend+0xa0>
    __asm volatile
 80059b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b4:	b672      	cpsid	i
 80059b6:	f383 8811 	msr	BASEPRI, r3
 80059ba:	f3bf 8f6f 	isb	sy
 80059be:	f3bf 8f4f 	dsb	sy
 80059c2:	b662      	cpsie	i
 80059c4:	623b      	str	r3, [r7, #32]
}
 80059c6:	bf00      	nop
 80059c8:	bf00      	nop
 80059ca:	e7fd      	b.n	80059c8 <xQueueGenericSend+0x9c>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80059cc:	f001 ff42 	bl	8007854 <xTaskGetSchedulerState>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d102      	bne.n	80059dc <xQueueGenericSend+0xb0>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d101      	bne.n	80059e0 <xQueueGenericSend+0xb4>
 80059dc:	2301      	movs	r3, #1
 80059de:	e000      	b.n	80059e2 <xQueueGenericSend+0xb6>
 80059e0:	2300      	movs	r3, #0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d10d      	bne.n	8005a02 <xQueueGenericSend+0xd6>
    __asm volatile
 80059e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ea:	b672      	cpsid	i
 80059ec:	f383 8811 	msr	BASEPRI, r3
 80059f0:	f3bf 8f6f 	isb	sy
 80059f4:	f3bf 8f4f 	dsb	sy
 80059f8:	b662      	cpsie	i
 80059fa:	61fb      	str	r3, [r7, #28]
}
 80059fc:	bf00      	nop
 80059fe:	bf00      	nop
 8005a00:	e7fd      	b.n	80059fe <xQueueGenericSend+0xd2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005a02:	f002 fe0f 	bl	8008624 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a08:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a0e:	429a      	cmp	r2, r3
 8005a10:	d302      	bcc.n	8005a18 <xQueueGenericSend+0xec>
 8005a12:	683b      	ldr	r3, [r7, #0]
 8005a14:	2b02      	cmp	r3, #2
 8005a16:	d129      	bne.n	8005a6c <xQueueGenericSend+0x140>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005a18:	683a      	ldr	r2, [r7, #0]
 8005a1a:	68b9      	ldr	r1, [r7, #8]
 8005a1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a1e:	f000 fc3e 	bl	800629e <prvCopyDataToQueue>
 8005a22:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d010      	beq.n	8005a4e <xQueueGenericSend+0x122>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a2e:	3324      	adds	r3, #36	@ 0x24
 8005a30:	4618      	mov	r0, r3
 8005a32:	f001 fcdf 	bl	80073f4 <xTaskRemoveFromEventList>
 8005a36:	4603      	mov	r3, r0
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d013      	beq.n	8005a64 <xQueueGenericSend+0x138>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 8005a3c:	4b3f      	ldr	r3, [pc, #252]	@ (8005b3c <xQueueGenericSend+0x210>)
 8005a3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a42:	601a      	str	r2, [r3, #0]
 8005a44:	f3bf 8f4f 	dsb	sy
 8005a48:	f3bf 8f6f 	isb	sy
 8005a4c:	e00a      	b.n	8005a64 <xQueueGenericSend+0x138>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 8005a4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d007      	beq.n	8005a64 <xQueueGenericSend+0x138>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 8005a54:	4b39      	ldr	r3, [pc, #228]	@ (8005b3c <xQueueGenericSend+0x210>)
 8005a56:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a5a:	601a      	str	r2, [r3, #0]
 8005a5c:	f3bf 8f4f 	dsb	sy
 8005a60:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 8005a64:	f002 fe14 	bl	8008690 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );

                return pdPASS;
 8005a68:	2301      	movs	r3, #1
 8005a6a:	e063      	b.n	8005b34 <xQueueGenericSend+0x208>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d103      	bne.n	8005a7a <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005a72:	f002 fe0d 	bl	8008690 <vPortExitCritical>
                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );

                    return errQUEUE_FULL;
 8005a76:	2300      	movs	r3, #0
 8005a78:	e05c      	b.n	8005b34 <xQueueGenericSend+0x208>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005a7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a7c:	2b00      	cmp	r3, #0
 8005a7e:	d106      	bne.n	8005a8e <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005a80:	f107 0314 	add.w	r3, r7, #20
 8005a84:	4618      	mov	r0, r3
 8005a86:	f001 fd91 	bl	80075ac <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005a8a:	2301      	movs	r3, #1
 8005a8c:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005a8e:	f002 fdff 	bl	8008690 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005a92:	f001 f97d 	bl	8006d90 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005a96:	f002 fdc5 	bl	8008624 <vPortEnterCritical>
 8005a9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005aa0:	b25b      	sxtb	r3, r3
 8005aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005aa6:	d103      	bne.n	8005ab0 <xQueueGenericSend+0x184>
 8005aa8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ab0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ab6:	b25b      	sxtb	r3, r3
 8005ab8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005abc:	d103      	bne.n	8005ac6 <xQueueGenericSend+0x19a>
 8005abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac0:	2200      	movs	r2, #0
 8005ac2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ac6:	f002 fde3 	bl	8008690 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005aca:	1d3a      	adds	r2, r7, #4
 8005acc:	f107 0314 	add.w	r3, r7, #20
 8005ad0:	4611      	mov	r1, r2
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f001 fd80 	bl	80075d8 <xTaskCheckForTimeOut>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d124      	bne.n	8005b28 <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005ade:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ae0:	f000 fcd5 	bl	800648e <prvIsQueueFull>
 8005ae4:	4603      	mov	r3, r0
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d018      	beq.n	8005b1c <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aec:	3310      	adds	r3, #16
 8005aee:	687a      	ldr	r2, [r7, #4]
 8005af0:	4611      	mov	r1, r2
 8005af2:	4618      	mov	r0, r3
 8005af4:	f001 fc0e 	bl	8007314 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8005af8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005afa:	f000 fc60 	bl	80063be <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 8005afe:	f001 f955 	bl	8006dac <xTaskResumeAll>
 8005b02:	4603      	mov	r3, r0
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	f47f af7c 	bne.w	8005a02 <xQueueGenericSend+0xd6>
                {
                    taskYIELD_WITHIN_API();
 8005b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8005b3c <xQueueGenericSend+0x210>)
 8005b0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b10:	601a      	str	r2, [r3, #0]
 8005b12:	f3bf 8f4f 	dsb	sy
 8005b16:	f3bf 8f6f 	isb	sy
 8005b1a:	e772      	b.n	8005a02 <xQueueGenericSend+0xd6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 8005b1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b1e:	f000 fc4e 	bl	80063be <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005b22:	f001 f943 	bl	8006dac <xTaskResumeAll>
 8005b26:	e76c      	b.n	8005a02 <xQueueGenericSend+0xd6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8005b28:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b2a:	f000 fc48 	bl	80063be <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8005b2e:	f001 f93d 	bl	8006dac <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );

            return errQUEUE_FULL;
 8005b32:	2300      	movs	r3, #0
        }
    }
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	3738      	adds	r7, #56	@ 0x38
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bd80      	pop	{r7, pc}
 8005b3c:	e000ed04 	.word	0xe000ed04

08005b40 <xQueueGenericSendFromISR>:

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                                     const void * const pvItemToQueue,
                                     BaseType_t * const pxHigherPriorityTaskWoken,
                                     const BaseType_t xCopyPosition )
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b092      	sub	sp, #72	@ 0x48
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	60f8      	str	r0, [r7, #12]
 8005b48:	60b9      	str	r1, [r7, #8]
 8005b4a:	607a      	str	r2, [r7, #4]
 8005b4c:	603b      	str	r3, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	643b      	str	r3, [r7, #64]	@ 0x40

    traceENTER_xQueueGenericSendFromISR( xQueue, pvItemToQueue, pxHigherPriorityTaskWoken, xCopyPosition );

    configASSERT( pxQueue );
 8005b52:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d10d      	bne.n	8005b74 <xQueueGenericSendFromISR+0x34>
    __asm volatile
 8005b58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b5c:	b672      	cpsid	i
 8005b5e:	f383 8811 	msr	BASEPRI, r3
 8005b62:	f3bf 8f6f 	isb	sy
 8005b66:	f3bf 8f4f 	dsb	sy
 8005b6a:	b662      	cpsie	i
 8005b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
}
 8005b6e:	bf00      	nop
 8005b70:	bf00      	nop
 8005b72:	e7fd      	b.n	8005b70 <xQueueGenericSendFromISR+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d103      	bne.n	8005b82 <xQueueGenericSendFromISR+0x42>
 8005b7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d101      	bne.n	8005b86 <xQueueGenericSendFromISR+0x46>
 8005b82:	2301      	movs	r3, #1
 8005b84:	e000      	b.n	8005b88 <xQueueGenericSendFromISR+0x48>
 8005b86:	2300      	movs	r3, #0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d10d      	bne.n	8005ba8 <xQueueGenericSendFromISR+0x68>
    __asm volatile
 8005b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b90:	b672      	cpsid	i
 8005b92:	f383 8811 	msr	BASEPRI, r3
 8005b96:	f3bf 8f6f 	isb	sy
 8005b9a:	f3bf 8f4f 	dsb	sy
 8005b9e:	b662      	cpsie	i
 8005ba0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005ba2:	bf00      	nop
 8005ba4:	bf00      	nop
 8005ba6:	e7fd      	b.n	8005ba4 <xQueueGenericSendFromISR+0x64>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005ba8:	683b      	ldr	r3, [r7, #0]
 8005baa:	2b02      	cmp	r3, #2
 8005bac:	d103      	bne.n	8005bb6 <xQueueGenericSendFromISR+0x76>
 8005bae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005bb0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bb2:	2b01      	cmp	r3, #1
 8005bb4:	d101      	bne.n	8005bba <xQueueGenericSendFromISR+0x7a>
 8005bb6:	2301      	movs	r3, #1
 8005bb8:	e000      	b.n	8005bbc <xQueueGenericSendFromISR+0x7c>
 8005bba:	2300      	movs	r3, #0
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d10d      	bne.n	8005bdc <xQueueGenericSendFromISR+0x9c>
    __asm volatile
 8005bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bc4:	b672      	cpsid	i
 8005bc6:	f383 8811 	msr	BASEPRI, r3
 8005bca:	f3bf 8f6f 	isb	sy
 8005bce:	f3bf 8f4f 	dsb	sy
 8005bd2:	b662      	cpsie	i
 8005bd4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005bd6:	bf00      	nop
 8005bd8:	bf00      	nop
 8005bda:	e7fd      	b.n	8005bd8 <xQueueGenericSendFromISR+0x98>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005bdc:	f002 fe10 	bl	8008800 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 8005be0:	f3ef 8211 	mrs	r2, BASEPRI
 8005be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005be8:	b672      	cpsid	i
 8005bea:	f383 8811 	msr	BASEPRI, r3
 8005bee:	f3bf 8f6f 	isb	sy
 8005bf2:	f3bf 8f4f 	dsb	sy
 8005bf6:	b662      	cpsie	i
 8005bf8:	623a      	str	r2, [r7, #32]
 8005bfa:	61fb      	str	r3, [r7, #28]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 8005bfc:	6a3b      	ldr	r3, [r7, #32]
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */
    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8005bfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
    {
        if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005c00:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005c04:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005c08:	429a      	cmp	r2, r3
 8005c0a:	d302      	bcc.n	8005c12 <xQueueGenericSendFromISR+0xd2>
 8005c0c:	683b      	ldr	r3, [r7, #0]
 8005c0e:	2b02      	cmp	r3, #2
 8005c10:	d149      	bne.n	8005ca6 <xQueueGenericSendFromISR+0x166>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8005c12:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c14:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005c18:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c1c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c20:	637b      	str	r3, [r7, #52]	@ 0x34
            /* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
             *  semaphore or mutex.  That means prvCopyDataToQueue() cannot result
             *  in a task disinheriting a priority and prvCopyDataToQueue() can be
             *  called here even though the disinherit function does not check if
             *  the scheduler is suspended before accessing the ready lists. */
            ( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005c22:	683a      	ldr	r2, [r7, #0]
 8005c24:	68b9      	ldr	r1, [r7, #8]
 8005c26:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 8005c28:	f000 fb39 	bl	800629e <prvCopyDataToQueue>

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8005c2c:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8005c30:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c34:	d112      	bne.n	8005c5c <xQueueGenericSendFromISR+0x11c>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d030      	beq.n	8005ca0 <xQueueGenericSendFromISR+0x160>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c40:	3324      	adds	r3, #36	@ 0x24
 8005c42:	4618      	mov	r0, r3
 8005c44:	f001 fbd6 	bl	80073f4 <xTaskRemoveFromEventList>
 8005c48:	4603      	mov	r3, r0
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d028      	beq.n	8005ca0 <xQueueGenericSendFromISR+0x160>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d025      	beq.n	8005ca0 <xQueueGenericSendFromISR+0x160>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	2201      	movs	r2, #1
 8005c58:	601a      	str	r2, [r3, #0]
 8005c5a:	e021      	b.n	8005ca0 <xQueueGenericSendFromISR+0x160>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8005c5c:	f001 f9d2 	bl	8007004 <uxTaskGetNumberOfTasks>
 8005c60:	6338      	str	r0, [r7, #48]	@ 0x30
 8005c62:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8005c66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c68:	429a      	cmp	r2, r3
 8005c6a:	d919      	bls.n	8005ca0 <xQueueGenericSendFromISR+0x160>
 8005c6c:	f997 303b 	ldrsb.w	r3, [r7, #59]	@ 0x3b
 8005c70:	2b7f      	cmp	r3, #127	@ 0x7f
 8005c72:	d10d      	bne.n	8005c90 <xQueueGenericSendFromISR+0x150>
    __asm volatile
 8005c74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c78:	b672      	cpsid	i
 8005c7a:	f383 8811 	msr	BASEPRI, r3
 8005c7e:	f3bf 8f6f 	isb	sy
 8005c82:	f3bf 8f4f 	dsb	sy
 8005c86:	b662      	cpsie	i
 8005c88:	61bb      	str	r3, [r7, #24]
}
 8005c8a:	bf00      	nop
 8005c8c:	bf00      	nop
 8005c8e:	e7fd      	b.n	8005c8c <xQueueGenericSendFromISR+0x14c>
 8005c90:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8005c94:	3301      	adds	r3, #1
 8005c96:	b2db      	uxtb	r3, r3
 8005c98:	b25a      	sxtb	r2, r3
 8005c9a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005c9c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	647b      	str	r3, [r7, #68]	@ 0x44
        {
 8005ca4:	e001      	b.n	8005caa <xQueueGenericSendFromISR+0x16a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	647b      	str	r3, [r7, #68]	@ 0x44
 8005caa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cac:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 8005cae:	697b      	ldr	r3, [r7, #20]
 8005cb0:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 8005cb4:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGenericSendFromISR( xReturn );

    return xReturn;
 8005cb6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 8005cb8:	4618      	mov	r0, r3
 8005cba:	3748      	adds	r7, #72	@ 0x48
 8005cbc:	46bd      	mov	sp, r7
 8005cbe:	bd80      	pop	{r7, pc}

08005cc0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8005cc0:	b580      	push	{r7, lr}
 8005cc2:	b08c      	sub	sp, #48	@ 0x30
 8005cc4:	af00      	add	r7, sp, #0
 8005cc6:	60f8      	str	r0, [r7, #12]
 8005cc8:	60b9      	str	r1, [r7, #8]
 8005cca:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8005ccc:	2300      	movs	r3, #0
 8005cce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8005cd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d10d      	bne.n	8005cf6 <xQueueReceive+0x36>
    __asm volatile
 8005cda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cde:	b672      	cpsid	i
 8005ce0:	f383 8811 	msr	BASEPRI, r3
 8005ce4:	f3bf 8f6f 	isb	sy
 8005ce8:	f3bf 8f4f 	dsb	sy
 8005cec:	b662      	cpsie	i
 8005cee:	623b      	str	r3, [r7, #32]
}
 8005cf0:	bf00      	nop
 8005cf2:	bf00      	nop
 8005cf4:	e7fd      	b.n	8005cf2 <xQueueReceive+0x32>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005cf6:	68bb      	ldr	r3, [r7, #8]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d103      	bne.n	8005d04 <xQueueReceive+0x44>
 8005cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d101      	bne.n	8005d08 <xQueueReceive+0x48>
 8005d04:	2301      	movs	r3, #1
 8005d06:	e000      	b.n	8005d0a <xQueueReceive+0x4a>
 8005d08:	2300      	movs	r3, #0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d10d      	bne.n	8005d2a <xQueueReceive+0x6a>
    __asm volatile
 8005d0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d12:	b672      	cpsid	i
 8005d14:	f383 8811 	msr	BASEPRI, r3
 8005d18:	f3bf 8f6f 	isb	sy
 8005d1c:	f3bf 8f4f 	dsb	sy
 8005d20:	b662      	cpsie	i
 8005d22:	61fb      	str	r3, [r7, #28]
}
 8005d24:	bf00      	nop
 8005d26:	bf00      	nop
 8005d28:	e7fd      	b.n	8005d26 <xQueueReceive+0x66>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005d2a:	f001 fd93 	bl	8007854 <xTaskGetSchedulerState>
 8005d2e:	4603      	mov	r3, r0
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d102      	bne.n	8005d3a <xQueueReceive+0x7a>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d101      	bne.n	8005d3e <xQueueReceive+0x7e>
 8005d3a:	2301      	movs	r3, #1
 8005d3c:	e000      	b.n	8005d40 <xQueueReceive+0x80>
 8005d3e:	2300      	movs	r3, #0
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d10d      	bne.n	8005d60 <xQueueReceive+0xa0>
    __asm volatile
 8005d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d48:	b672      	cpsid	i
 8005d4a:	f383 8811 	msr	BASEPRI, r3
 8005d4e:	f3bf 8f6f 	isb	sy
 8005d52:	f3bf 8f4f 	dsb	sy
 8005d56:	b662      	cpsie	i
 8005d58:	61bb      	str	r3, [r7, #24]
}
 8005d5a:	bf00      	nop
 8005d5c:	bf00      	nop
 8005d5e:	e7fd      	b.n	8005d5c <xQueueReceive+0x9c>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005d60:	f002 fc60 	bl	8008624 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d68:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d01f      	beq.n	8005db0 <xQueueReceive+0xf0>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005d70:	68b9      	ldr	r1, [r7, #8]
 8005d72:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d74:	f000 fafd 	bl	8006372 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8005d78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d7a:	1e5a      	subs	r2, r3, #1
 8005d7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d7e:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005d80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d82:	691b      	ldr	r3, [r3, #16]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d00f      	beq.n	8005da8 <xQueueReceive+0xe8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005d88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d8a:	3310      	adds	r3, #16
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f001 fb31 	bl	80073f4 <xTaskRemoveFromEventList>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d007      	beq.n	8005da8 <xQueueReceive+0xe8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005d98:	4b3c      	ldr	r3, [pc, #240]	@ (8005e8c <xQueueReceive+0x1cc>)
 8005d9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005d9e:	601a      	str	r2, [r3, #0]
 8005da0:	f3bf 8f4f 	dsb	sy
 8005da4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8005da8:	f002 fc72 	bl	8008690 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );

                return pdPASS;
 8005dac:	2301      	movs	r3, #1
 8005dae:	e069      	b.n	8005e84 <xQueueReceive+0x1c4>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d103      	bne.n	8005dbe <xQueueReceive+0xfe>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 8005db6:	f002 fc6b 	bl	8008690 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8005dba:	2300      	movs	r3, #0
 8005dbc:	e062      	b.n	8005e84 <xQueueReceive+0x1c4>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d106      	bne.n	8005dd2 <xQueueReceive+0x112>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005dc4:	f107 0310 	add.w	r3, r7, #16
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f001 fbef 	bl	80075ac <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005dd2:	f002 fc5d 	bl	8008690 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005dd6:	f000 ffdb 	bl	8006d90 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005dda:	f002 fc23 	bl	8008624 <vPortEnterCritical>
 8005dde:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005de0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005de4:	b25b      	sxtb	r3, r3
 8005de6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dea:	d103      	bne.n	8005df4 <xQueueReceive+0x134>
 8005dec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dee:	2200      	movs	r2, #0
 8005df0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005df6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005dfa:	b25b      	sxtb	r3, r3
 8005dfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e00:	d103      	bne.n	8005e0a <xQueueReceive+0x14a>
 8005e02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e04:	2200      	movs	r2, #0
 8005e06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005e0a:	f002 fc41 	bl	8008690 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005e0e:	1d3a      	adds	r2, r7, #4
 8005e10:	f107 0310 	add.w	r3, r7, #16
 8005e14:	4611      	mov	r1, r2
 8005e16:	4618      	mov	r0, r3
 8005e18:	f001 fbde 	bl	80075d8 <xTaskCheckForTimeOut>
 8005e1c:	4603      	mov	r3, r0
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d123      	bne.n	8005e6a <xQueueReceive+0x1aa>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005e22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e24:	f000 fb1d 	bl	8006462 <prvIsQueueEmpty>
 8005e28:	4603      	mov	r3, r0
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d017      	beq.n	8005e5e <xQueueReceive+0x19e>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005e2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e30:	3324      	adds	r3, #36	@ 0x24
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	4611      	mov	r1, r2
 8005e36:	4618      	mov	r0, r3
 8005e38:	f001 fa6c 	bl	8007314 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8005e3c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e3e:	f000 fabe 	bl	80063be <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8005e42:	f000 ffb3 	bl	8006dac <xTaskResumeAll>
 8005e46:	4603      	mov	r3, r0
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d189      	bne.n	8005d60 <xQueueReceive+0xa0>
                {
                    taskYIELD_WITHIN_API();
 8005e4c:	4b0f      	ldr	r3, [pc, #60]	@ (8005e8c <xQueueReceive+0x1cc>)
 8005e4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e52:	601a      	str	r2, [r3, #0]
 8005e54:	f3bf 8f4f 	dsb	sy
 8005e58:	f3bf 8f6f 	isb	sy
 8005e5c:	e780      	b.n	8005d60 <xQueueReceive+0xa0>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8005e5e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e60:	f000 faad 	bl	80063be <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8005e64:	f000 ffa2 	bl	8006dac <xTaskResumeAll>
 8005e68:	e77a      	b.n	8005d60 <xQueueReceive+0xa0>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 8005e6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e6c:	f000 faa7 	bl	80063be <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8005e70:	f000 ff9c 	bl	8006dac <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005e74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e76:	f000 faf4 	bl	8006462 <prvIsQueueEmpty>
 8005e7a:	4603      	mov	r3, r0
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	f43f af6f 	beq.w	8005d60 <xQueueReceive+0xa0>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 8005e82:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3730      	adds	r7, #48	@ 0x30
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}
 8005e8c:	e000ed04 	.word	0xe000ed04

08005e90 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b08c      	sub	sp, #48	@ 0x30
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8005ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	d10d      	bne.n	8005ec8 <xQueueSemaphoreTake+0x38>
    __asm volatile
 8005eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eb0:	b672      	cpsid	i
 8005eb2:	f383 8811 	msr	BASEPRI, r3
 8005eb6:	f3bf 8f6f 	isb	sy
 8005eba:	f3bf 8f4f 	dsb	sy
 8005ebe:	b662      	cpsie	i
 8005ec0:	61bb      	str	r3, [r7, #24]
}
 8005ec2:	bf00      	nop
 8005ec4:	bf00      	nop
 8005ec6:	e7fd      	b.n	8005ec4 <xQueueSemaphoreTake+0x34>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8005ec8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d00d      	beq.n	8005eec <xQueueSemaphoreTake+0x5c>
    __asm volatile
 8005ed0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ed4:	b672      	cpsid	i
 8005ed6:	f383 8811 	msr	BASEPRI, r3
 8005eda:	f3bf 8f6f 	isb	sy
 8005ede:	f3bf 8f4f 	dsb	sy
 8005ee2:	b662      	cpsie	i
 8005ee4:	617b      	str	r3, [r7, #20]
}
 8005ee6:	bf00      	nop
 8005ee8:	bf00      	nop
 8005eea:	e7fd      	b.n	8005ee8 <xQueueSemaphoreTake+0x58>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005eec:	f001 fcb2 	bl	8007854 <xTaskGetSchedulerState>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d102      	bne.n	8005efc <xQueueSemaphoreTake+0x6c>
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d101      	bne.n	8005f00 <xQueueSemaphoreTake+0x70>
 8005efc:	2301      	movs	r3, #1
 8005efe:	e000      	b.n	8005f02 <xQueueSemaphoreTake+0x72>
 8005f00:	2300      	movs	r3, #0
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d10d      	bne.n	8005f22 <xQueueSemaphoreTake+0x92>
    __asm volatile
 8005f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f0a:	b672      	cpsid	i
 8005f0c:	f383 8811 	msr	BASEPRI, r3
 8005f10:	f3bf 8f6f 	isb	sy
 8005f14:	f3bf 8f4f 	dsb	sy
 8005f18:	b662      	cpsie	i
 8005f1a:	613b      	str	r3, [r7, #16]
}
 8005f1c:	bf00      	nop
 8005f1e:	bf00      	nop
 8005f20:	e7fd      	b.n	8005f1e <xQueueSemaphoreTake+0x8e>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8005f22:	f002 fb7f 	bl	8008624 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005f26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f2a:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005f2c:	6a3b      	ldr	r3, [r7, #32]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d024      	beq.n	8005f7c <xQueueSemaphoreTake+0xec>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8005f32:	6a3b      	ldr	r3, [r7, #32]
 8005f34:	1e5a      	subs	r2, r3, #1
 8005f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f38:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005f3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d104      	bne.n	8005f4c <xQueueSemaphoreTake+0xbc>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005f42:	f001 feb3 	bl	8007cac <pvTaskIncrementMutexHeldCount>
 8005f46:	4602      	mov	r2, r0
 8005f48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4a:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005f4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f4e:	691b      	ldr	r3, [r3, #16]
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d00f      	beq.n	8005f74 <xQueueSemaphoreTake+0xe4>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f56:	3310      	adds	r3, #16
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f001 fa4b 	bl	80073f4 <xTaskRemoveFromEventList>
 8005f5e:	4603      	mov	r3, r0
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d007      	beq.n	8005f74 <xQueueSemaphoreTake+0xe4>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8005f64:	4b4c      	ldr	r3, [pc, #304]	@ (8006098 <xQueueSemaphoreTake+0x208>)
 8005f66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f6a:	601a      	str	r2, [r3, #0]
 8005f6c:	f3bf 8f4f 	dsb	sy
 8005f70:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8005f74:	f002 fb8c 	bl	8008690 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );

                return pdPASS;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	e089      	b.n	8006090 <xQueueSemaphoreTake+0x200>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8005f7c:	683b      	ldr	r3, [r7, #0]
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	d103      	bne.n	8005f8a <xQueueSemaphoreTake+0xfa>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8005f82:	f002 fb85 	bl	8008690 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                    return errQUEUE_EMPTY;
 8005f86:	2300      	movs	r3, #0
 8005f88:	e082      	b.n	8006090 <xQueueSemaphoreTake+0x200>
                }
                else if( xEntryTimeSet == pdFALSE )
 8005f8a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d106      	bne.n	8005f9e <xQueueSemaphoreTake+0x10e>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8005f90:	f107 0308 	add.w	r3, r7, #8
 8005f94:	4618      	mov	r0, r3
 8005f96:	f001 fb09 	bl	80075ac <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8005f9a:	2301      	movs	r3, #1
 8005f9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8005f9e:	f002 fb77 	bl	8008690 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8005fa2:	f000 fef5 	bl	8006d90 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8005fa6:	f002 fb3d 	bl	8008624 <vPortEnterCritical>
 8005faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fac:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005fb0:	b25b      	sxtb	r3, r3
 8005fb2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fb6:	d103      	bne.n	8005fc0 <xQueueSemaphoreTake+0x130>
 8005fb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fba:	2200      	movs	r2, #0
 8005fbc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fc2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005fc6:	b25b      	sxtb	r3, r3
 8005fc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fcc:	d103      	bne.n	8005fd6 <xQueueSemaphoreTake+0x146>
 8005fce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fd0:	2200      	movs	r2, #0
 8005fd2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005fd6:	f002 fb5b 	bl	8008690 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005fda:	463a      	mov	r2, r7
 8005fdc:	f107 0308 	add.w	r3, r7, #8
 8005fe0:	4611      	mov	r1, r2
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	f001 faf8 	bl	80075d8 <xTaskCheckForTimeOut>
 8005fe8:	4603      	mov	r3, r0
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d132      	bne.n	8006054 <xQueueSemaphoreTake+0x1c4>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005fee:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8005ff0:	f000 fa37 	bl	8006462 <prvIsQueueEmpty>
 8005ff4:	4603      	mov	r3, r0
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d026      	beq.n	8006048 <xQueueSemaphoreTake+0x1b8>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005ffa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ffc:	681b      	ldr	r3, [r3, #0]
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d109      	bne.n	8006016 <xQueueSemaphoreTake+0x186>
                    {
                        taskENTER_CRITICAL();
 8006002:	f002 fb0f 	bl	8008624 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	4618      	mov	r0, r3
 800600c:	f001 fc40 	bl	8007890 <xTaskPriorityInherit>
 8006010:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 8006012:	f002 fb3d 	bl	8008690 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8006016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006018:	3324      	adds	r3, #36	@ 0x24
 800601a:	683a      	ldr	r2, [r7, #0]
 800601c:	4611      	mov	r1, r2
 800601e:	4618      	mov	r0, r3
 8006020:	f001 f978 	bl	8007314 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8006024:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006026:	f000 f9ca 	bl	80063be <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800602a:	f000 febf 	bl	8006dac <xTaskResumeAll>
 800602e:	4603      	mov	r3, r0
 8006030:	2b00      	cmp	r3, #0
 8006032:	f47f af76 	bne.w	8005f22 <xQueueSemaphoreTake+0x92>
                {
                    taskYIELD_WITHIN_API();
 8006036:	4b18      	ldr	r3, [pc, #96]	@ (8006098 <xQueueSemaphoreTake+0x208>)
 8006038:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800603c:	601a      	str	r2, [r3, #0]
 800603e:	f3bf 8f4f 	dsb	sy
 8006042:	f3bf 8f6f 	isb	sy
 8006046:	e76c      	b.n	8005f22 <xQueueSemaphoreTake+0x92>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8006048:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800604a:	f000 f9b8 	bl	80063be <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 800604e:	f000 fead 	bl	8006dac <xTaskResumeAll>
 8006052:	e766      	b.n	8005f22 <xQueueSemaphoreTake+0x92>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8006054:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006056:	f000 f9b2 	bl	80063be <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800605a:	f000 fea7 	bl	8006dac <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800605e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006060:	f000 f9ff 	bl	8006462 <prvIsQueueEmpty>
 8006064:	4603      	mov	r3, r0
 8006066:	2b00      	cmp	r3, #0
 8006068:	f43f af5b 	beq.w	8005f22 <xQueueSemaphoreTake+0x92>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 800606c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800606e:	2b00      	cmp	r3, #0
 8006070:	d00d      	beq.n	800608e <xQueueSemaphoreTake+0x1fe>
                    {
                        taskENTER_CRITICAL();
 8006072:	f002 fad7 	bl	8008624 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8006076:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006078:	f000 f8f9 	bl	800626e <prvGetDisinheritPriorityAfterTimeout>
 800607c:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800607e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006080:	689b      	ldr	r3, [r3, #8]
 8006082:	69f9      	ldr	r1, [r7, #28]
 8006084:	4618      	mov	r0, r3
 8006086:	f001 fd4f 	bl	8007b28 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 800608a:	f002 fb01 	bl	8008690 <vPortExitCritical>
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );

                return errQUEUE_EMPTY;
 800608e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8006090:	4618      	mov	r0, r3
 8006092:	3730      	adds	r7, #48	@ 0x30
 8006094:	46bd      	mov	sp, r7
 8006096:	bd80      	pop	{r7, pc}
 8006098:	e000ed04 	.word	0xe000ed04

0800609c <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 800609c:	b580      	push	{r7, lr}
 800609e:	b090      	sub	sp, #64	@ 0x40
 80060a0:	af00      	add	r7, sp, #0
 80060a2:	60f8      	str	r0, [r7, #12]
 80060a4:	60b9      	str	r1, [r7, #8]
 80060a6:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	63bb      	str	r3, [r7, #56]	@ 0x38

    traceENTER_xQueueReceiveFromISR( xQueue, pvBuffer, pxHigherPriorityTaskWoken );

    configASSERT( pxQueue );
 80060ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d10d      	bne.n	80060ce <xQueueReceiveFromISR+0x32>
    __asm volatile
 80060b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060b6:	b672      	cpsid	i
 80060b8:	f383 8811 	msr	BASEPRI, r3
 80060bc:	f3bf 8f6f 	isb	sy
 80060c0:	f3bf 8f4f 	dsb	sy
 80060c4:	b662      	cpsie	i
 80060c6:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80060c8:	bf00      	nop
 80060ca:	bf00      	nop
 80060cc:	e7fd      	b.n	80060ca <xQueueReceiveFromISR+0x2e>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80060ce:	68bb      	ldr	r3, [r7, #8]
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d103      	bne.n	80060dc <xQueueReceiveFromISR+0x40>
 80060d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d101      	bne.n	80060e0 <xQueueReceiveFromISR+0x44>
 80060dc:	2301      	movs	r3, #1
 80060de:	e000      	b.n	80060e2 <xQueueReceiveFromISR+0x46>
 80060e0:	2300      	movs	r3, #0
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d10d      	bne.n	8006102 <xQueueReceiveFromISR+0x66>
    __asm volatile
 80060e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060ea:	b672      	cpsid	i
 80060ec:	f383 8811 	msr	BASEPRI, r3
 80060f0:	f3bf 8f6f 	isb	sy
 80060f4:	f3bf 8f4f 	dsb	sy
 80060f8:	b662      	cpsie	i
 80060fa:	623b      	str	r3, [r7, #32]
}
 80060fc:	bf00      	nop
 80060fe:	bf00      	nop
 8006100:	e7fd      	b.n	80060fe <xQueueReceiveFromISR+0x62>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006102:	f002 fb7d 	bl	8008800 <vPortValidateInterruptPriority>
    __asm volatile
 8006106:	f3ef 8211 	mrs	r2, BASEPRI
 800610a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800610e:	b672      	cpsid	i
 8006110:	f383 8811 	msr	BASEPRI, r3
 8006114:	f3bf 8f6f 	isb	sy
 8006118:	f3bf 8f4f 	dsb	sy
 800611c:	b662      	cpsie	i
 800611e:	61fa      	str	r2, [r7, #28]
 8006120:	61bb      	str	r3, [r7, #24]
    return ulOriginalBASEPRI;
 8006122:	69fb      	ldr	r3, [r7, #28]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8006124:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800612a:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800612c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800612e:	2b00      	cmp	r3, #0
 8006130:	d049      	beq.n	80061c6 <xQueueReceiveFromISR+0x12a>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8006132:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006134:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006138:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 800613c:	68b9      	ldr	r1, [r7, #8]
 800613e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8006140:	f000 f917 	bl	8006372 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8006144:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006146:	1e5a      	subs	r2, r3, #1
 8006148:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800614a:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 800614c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006150:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006154:	d112      	bne.n	800617c <xQueueReceiveFromISR+0xe0>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006158:	691b      	ldr	r3, [r3, #16]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d030      	beq.n	80061c0 <xQueueReceiveFromISR+0x124>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800615e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006160:	3310      	adds	r3, #16
 8006162:	4618      	mov	r0, r3
 8006164:	f001 f946 	bl	80073f4 <xTaskRemoveFromEventList>
 8006168:	4603      	mov	r3, r0
 800616a:	2b00      	cmp	r3, #0
 800616c:	d028      	beq.n	80061c0 <xQueueReceiveFromISR+0x124>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2b00      	cmp	r3, #0
 8006172:	d025      	beq.n	80061c0 <xQueueReceiveFromISR+0x124>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	2201      	movs	r2, #1
 8006178:	601a      	str	r2, [r3, #0]
 800617a:	e021      	b.n	80061c0 <xQueueReceiveFromISR+0x124>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 800617c:	f000 ff42 	bl	8007004 <uxTaskGetNumberOfTasks>
 8006180:	62b8      	str	r0, [r7, #40]	@ 0x28
 8006182:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006186:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006188:	429a      	cmp	r2, r3
 800618a:	d919      	bls.n	80061c0 <xQueueReceiveFromISR+0x124>
 800618c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8006190:	2b7f      	cmp	r3, #127	@ 0x7f
 8006192:	d10d      	bne.n	80061b0 <xQueueReceiveFromISR+0x114>
    __asm volatile
 8006194:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006198:	b672      	cpsid	i
 800619a:	f383 8811 	msr	BASEPRI, r3
 800619e:	f3bf 8f6f 	isb	sy
 80061a2:	f3bf 8f4f 	dsb	sy
 80061a6:	b662      	cpsie	i
 80061a8:	617b      	str	r3, [r7, #20]
}
 80061aa:	bf00      	nop
 80061ac:	bf00      	nop
 80061ae:	e7fd      	b.n	80061ac <xQueueReceiveFromISR+0x110>
 80061b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80061b4:	3301      	adds	r3, #1
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	b25a      	sxtb	r2, r3
 80061ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80061bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 80061c0:	2301      	movs	r3, #1
 80061c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061c4:	e001      	b.n	80061ca <xQueueReceiveFromISR+0x12e>
        }
        else
        {
            xReturn = pdFAIL;
 80061c6:	2300      	movs	r3, #0
 80061c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80061cc:	613b      	str	r3, [r7, #16]
    __asm volatile
 80061ce:	693b      	ldr	r3, [r7, #16]
 80061d0:	f383 8811 	msr	BASEPRI, r3
}
 80061d4:	bf00      	nop
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueReceiveFromISR( xReturn );

    return xReturn;
 80061d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80061d8:	4618      	mov	r0, r3
 80061da:	3740      	adds	r7, #64	@ 0x40
 80061dc:	46bd      	mov	sp, r7
 80061de:	bd80      	pop	{r7, pc}

080061e0 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80061e0:	b580      	push	{r7, lr}
 80061e2:	b084      	sub	sp, #16
 80061e4:	af00      	add	r7, sp, #0
 80061e6:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    traceENTER_uxQueueMessagesWaiting( xQueue );

    configASSERT( xQueue );
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2b00      	cmp	r3, #0
 80061ec:	d10d      	bne.n	800620a <uxQueueMessagesWaiting+0x2a>
    __asm volatile
 80061ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061f2:	b672      	cpsid	i
 80061f4:	f383 8811 	msr	BASEPRI, r3
 80061f8:	f3bf 8f6f 	isb	sy
 80061fc:	f3bf 8f4f 	dsb	sy
 8006200:	b662      	cpsie	i
 8006202:	60bb      	str	r3, [r7, #8]
}
 8006204:	bf00      	nop
 8006206:	bf00      	nop
 8006208:	e7fd      	b.n	8006206 <uxQueueMessagesWaiting+0x26>

    taskENTER_CRITICAL();
 800620a:	f002 fa0b 	bl	8008624 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006212:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8006214:	f002 fa3c 	bl	8008690 <vPortExitCritical>

    traceRETURN_uxQueueMessagesWaiting( uxReturn );

    return uxReturn;
 8006218:	68fb      	ldr	r3, [r7, #12]
}
 800621a:	4618      	mov	r0, r3
 800621c:	3710      	adds	r7, #16
 800621e:	46bd      	mov	sp, r7
 8006220:	bd80      	pop	{r7, pc}

08006222 <vQueueDelete>:
    return uxReturn;
}
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006222:	b580      	push	{r7, lr}
 8006224:	b084      	sub	sp, #16
 8006226:	af00      	add	r7, sp, #0
 8006228:	6078      	str	r0, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	60fb      	str	r3, [r7, #12]

    traceENTER_vQueueDelete( xQueue );

    configASSERT( pxQueue );
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d10d      	bne.n	8006250 <vQueueDelete+0x2e>
    __asm volatile
 8006234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006238:	b672      	cpsid	i
 800623a:	f383 8811 	msr	BASEPRI, r3
 800623e:	f3bf 8f6f 	isb	sy
 8006242:	f3bf 8f4f 	dsb	sy
 8006246:	b662      	cpsie	i
 8006248:	60bb      	str	r3, [r7, #8]
}
 800624a:	bf00      	nop
 800624c:	bf00      	nop
 800624e:	e7fd      	b.n	800624c <vQueueDelete+0x2a>
    traceQUEUE_DELETE( pxQueue );

    #if ( configQUEUE_REGISTRY_SIZE > 0 )
    {
        vQueueUnregisterQueue( pxQueue );
 8006250:	68f8      	ldr	r0, [r7, #12]
 8006252:	f000 f987 	bl	8006564 <vQueueUnregisterQueue>
    }
    #elif ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
    {
        /* The queue could have been allocated statically or dynamically, so
         * check before attempting to free the memory. */
        if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 800625c:	2b00      	cmp	r3, #0
 800625e:	d102      	bne.n	8006266 <vQueueDelete+0x44>
        {
            vPortFree( pxQueue );
 8006260:	68f8      	ldr	r0, [r7, #12]
 8006262:	f002 fc51 	bl	8008b08 <vPortFree>
        ( void ) pxQueue;
    }
    #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

    traceRETURN_vQueueDelete();
}
 8006266:	bf00      	nop
 8006268:	3710      	adds	r7, #16
 800626a:	46bd      	mov	sp, r7
 800626c:	bd80      	pop	{r7, pc}

0800626e <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 800626e:	b480      	push	{r7}
 8006270:	b085      	sub	sp, #20
 8006272:	af00      	add	r7, sp, #0
 8006274:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800627a:	2b00      	cmp	r3, #0
 800627c:	d006      	beq.n	800628c <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f1c3 0307 	rsb	r3, r3, #7
 8006288:	60fb      	str	r3, [r7, #12]
 800628a:	e001      	b.n	8006290 <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 800628c:	2300      	movs	r3, #0
 800628e:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8006290:	68fb      	ldr	r3, [r7, #12]
    }
 8006292:	4618      	mov	r0, r3
 8006294:	3714      	adds	r7, #20
 8006296:	46bd      	mov	sp, r7
 8006298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800629c:	4770      	bx	lr

0800629e <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 800629e:	b580      	push	{r7, lr}
 80062a0:	b086      	sub	sp, #24
 80062a2:	af00      	add	r7, sp, #0
 80062a4:	60f8      	str	r0, [r7, #12]
 80062a6:	60b9      	str	r1, [r7, #8]
 80062a8:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 80062aa:	2300      	movs	r3, #0
 80062ac:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062b2:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d10d      	bne.n	80062d8 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	2b00      	cmp	r3, #0
 80062c2:	d14d      	bne.n	8006360 <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	4618      	mov	r0, r3
 80062ca:	f001 fb81 	bl	80079d0 <xTaskPriorityDisinherit>
 80062ce:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	609a      	str	r2, [r3, #8]
 80062d6:	e043      	b.n	8006360 <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d119      	bne.n	8006312 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 80062de:	68fb      	ldr	r3, [r7, #12]
 80062e0:	6858      	ldr	r0, [r3, #4]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062e6:	461a      	mov	r2, r3
 80062e8:	68b9      	ldr	r1, [r7, #8]
 80062ea:	f018 fcb4 	bl	801ec56 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	685a      	ldr	r2, [r3, #4]
 80062f2:	68fb      	ldr	r3, [r7, #12]
 80062f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062f6:	441a      	add	r2, r3
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	685a      	ldr	r2, [r3, #4]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	689b      	ldr	r3, [r3, #8]
 8006304:	429a      	cmp	r2, r3
 8006306:	d32b      	bcc.n	8006360 <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681a      	ldr	r2, [r3, #0]
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	605a      	str	r2, [r3, #4]
 8006310:	e026      	b.n	8006360 <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	68d8      	ldr	r0, [r3, #12]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800631a:	461a      	mov	r2, r3
 800631c:	68b9      	ldr	r1, [r7, #8]
 800631e:	f018 fc9a 	bl	801ec56 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	68da      	ldr	r2, [r3, #12]
 8006326:	68fb      	ldr	r3, [r7, #12]
 8006328:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800632a:	425b      	negs	r3, r3
 800632c:	441a      	add	r2, r3
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8006332:	68fb      	ldr	r3, [r7, #12]
 8006334:	68da      	ldr	r2, [r3, #12]
 8006336:	68fb      	ldr	r3, [r7, #12]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	429a      	cmp	r2, r3
 800633c:	d207      	bcs.n	800634e <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	689a      	ldr	r2, [r3, #8]
 8006342:	68fb      	ldr	r3, [r7, #12]
 8006344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006346:	425b      	negs	r3, r3
 8006348:	441a      	add	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2b02      	cmp	r3, #2
 8006352:	d105      	bne.n	8006360 <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	2b00      	cmp	r3, #0
 8006358:	d002      	beq.n	8006360 <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 800635a:	693b      	ldr	r3, [r7, #16]
 800635c:	3b01      	subs	r3, #1
 800635e:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8006360:	693b      	ldr	r3, [r7, #16]
 8006362:	1c5a      	adds	r2, r3, #1
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8006368:	697b      	ldr	r3, [r7, #20]
}
 800636a:	4618      	mov	r0, r3
 800636c:	3718      	adds	r7, #24
 800636e:	46bd      	mov	sp, r7
 8006370:	bd80      	pop	{r7, pc}

08006372 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8006372:	b580      	push	{r7, lr}
 8006374:	b082      	sub	sp, #8
 8006376:	af00      	add	r7, sp, #0
 8006378:	6078      	str	r0, [r7, #4]
 800637a:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006380:	2b00      	cmp	r3, #0
 8006382:	d018      	beq.n	80063b6 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	68da      	ldr	r2, [r3, #12]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800638c:	441a      	add	r2, r3
 800638e:	687b      	ldr	r3, [r7, #4]
 8006390:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	68da      	ldr	r2, [r3, #12]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	689b      	ldr	r3, [r3, #8]
 800639a:	429a      	cmp	r2, r3
 800639c:	d303      	bcc.n	80063a6 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80063a6:	687b      	ldr	r3, [r7, #4]
 80063a8:	68d9      	ldr	r1, [r3, #12]
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063ae:	461a      	mov	r2, r3
 80063b0:	6838      	ldr	r0, [r7, #0]
 80063b2:	f018 fc50 	bl	801ec56 <memcpy>
    }
}
 80063b6:	bf00      	nop
 80063b8:	3708      	adds	r7, #8
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}

080063be <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80063be:	b580      	push	{r7, lr}
 80063c0:	b084      	sub	sp, #16
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80063c6:	f002 f92d 	bl	8008624 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80063d0:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80063d2:	e011      	b.n	80063f8 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d012      	beq.n	8006402 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	3324      	adds	r3, #36	@ 0x24
 80063e0:	4618      	mov	r0, r3
 80063e2:	f001 f807 	bl	80073f4 <xTaskRemoveFromEventList>
 80063e6:	4603      	mov	r3, r0
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d001      	beq.n	80063f0 <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 80063ec:	f001 f958 	bl	80076a0 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 80063f0:	7bfb      	ldrb	r3, [r7, #15]
 80063f2:	3b01      	subs	r3, #1
 80063f4:	b2db      	uxtb	r3, r3
 80063f6:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80063f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	dce9      	bgt.n	80063d4 <prvUnlockQueue+0x16>
 8006400:	e000      	b.n	8006404 <prvUnlockQueue+0x46>
                    break;
 8006402:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	22ff      	movs	r2, #255	@ 0xff
 8006408:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 800640c:	f002 f940 	bl	8008690 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8006410:	f002 f908 	bl	8008624 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800641a:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 800641c:	e011      	b.n	8006442 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	691b      	ldr	r3, [r3, #16]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d012      	beq.n	800644c <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	3310      	adds	r3, #16
 800642a:	4618      	mov	r0, r3
 800642c:	f000 ffe2 	bl	80073f4 <xTaskRemoveFromEventList>
 8006430:	4603      	mov	r3, r0
 8006432:	2b00      	cmp	r3, #0
 8006434:	d001      	beq.n	800643a <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8006436:	f001 f933 	bl	80076a0 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 800643a:	7bbb      	ldrb	r3, [r7, #14]
 800643c:	3b01      	subs	r3, #1
 800643e:	b2db      	uxtb	r3, r3
 8006440:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8006442:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006446:	2b00      	cmp	r3, #0
 8006448:	dce9      	bgt.n	800641e <prvUnlockQueue+0x60>
 800644a:	e000      	b.n	800644e <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 800644c:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	22ff      	movs	r2, #255	@ 0xff
 8006452:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8006456:	f002 f91b 	bl	8008690 <vPortExitCritical>
}
 800645a:	bf00      	nop
 800645c:	3710      	adds	r7, #16
 800645e:	46bd      	mov	sp, r7
 8006460:	bd80      	pop	{r7, pc}

08006462 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 8006462:	b580      	push	{r7, lr}
 8006464:	b084      	sub	sp, #16
 8006466:	af00      	add	r7, sp, #0
 8006468:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800646a:	f002 f8db 	bl	8008624 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006472:	2b00      	cmp	r3, #0
 8006474:	d102      	bne.n	800647c <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8006476:	2301      	movs	r3, #1
 8006478:	60fb      	str	r3, [r7, #12]
 800647a:	e001      	b.n	8006480 <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800647c:	2300      	movs	r3, #0
 800647e:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 8006480:	f002 f906 	bl	8008690 <vPortExitCritical>

    return xReturn;
 8006484:	68fb      	ldr	r3, [r7, #12]
}
 8006486:	4618      	mov	r0, r3
 8006488:	3710      	adds	r7, #16
 800648a:	46bd      	mov	sp, r7
 800648c:	bd80      	pop	{r7, pc}

0800648e <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800648e:	b580      	push	{r7, lr}
 8006490:	b084      	sub	sp, #16
 8006492:	af00      	add	r7, sp, #0
 8006494:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8006496:	f002 f8c5 	bl	8008624 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064a2:	429a      	cmp	r2, r3
 80064a4:	d102      	bne.n	80064ac <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 80064a6:	2301      	movs	r3, #1
 80064a8:	60fb      	str	r3, [r7, #12]
 80064aa:	e001      	b.n	80064b0 <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 80064ac:	2300      	movs	r3, #0
 80064ae:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 80064b0:	f002 f8ee 	bl	8008690 <vPortExitCritical>

    return xReturn;
 80064b4:	68fb      	ldr	r3, [r7, #12]
}
 80064b6:	4618      	mov	r0, r3
 80064b8:	3710      	adds	r7, #16
 80064ba:	46bd      	mov	sp, r7
 80064bc:	bd80      	pop	{r7, pc}
	...

080064c0 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 80064c0:	b480      	push	{r7}
 80064c2:	b087      	sub	sp, #28
 80064c4:	af00      	add	r7, sp, #0
 80064c6:	6078      	str	r0, [r7, #4]
 80064c8:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80064ca:	2300      	movs	r3, #0
 80064cc:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d10d      	bne.n	80064f0 <vQueueAddToRegistry+0x30>
    __asm volatile
 80064d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064d8:	b672      	cpsid	i
 80064da:	f383 8811 	msr	BASEPRI, r3
 80064de:	f3bf 8f6f 	isb	sy
 80064e2:	f3bf 8f4f 	dsb	sy
 80064e6:	b662      	cpsie	i
 80064e8:	60fb      	str	r3, [r7, #12]
}
 80064ea:	bf00      	nop
 80064ec:	bf00      	nop
 80064ee:	e7fd      	b.n	80064ec <vQueueAddToRegistry+0x2c>

        if( pcQueueName != NULL )
 80064f0:	683b      	ldr	r3, [r7, #0]
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	d024      	beq.n	8006540 <vQueueAddToRegistry+0x80>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80064f6:	2300      	movs	r3, #0
 80064f8:	617b      	str	r3, [r7, #20]
 80064fa:	e01e      	b.n	800653a <vQueueAddToRegistry+0x7a>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80064fc:	4a18      	ldr	r2, [pc, #96]	@ (8006560 <vQueueAddToRegistry+0xa0>)
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	00db      	lsls	r3, r3, #3
 8006502:	4413      	add	r3, r2
 8006504:	685b      	ldr	r3, [r3, #4]
 8006506:	687a      	ldr	r2, [r7, #4]
 8006508:	429a      	cmp	r2, r3
 800650a:	d105      	bne.n	8006518 <vQueueAddToRegistry+0x58>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800650c:	697b      	ldr	r3, [r7, #20]
 800650e:	00db      	lsls	r3, r3, #3
 8006510:	4a13      	ldr	r2, [pc, #76]	@ (8006560 <vQueueAddToRegistry+0xa0>)
 8006512:	4413      	add	r3, r2
 8006514:	613b      	str	r3, [r7, #16]
                    break;
 8006516:	e013      	b.n	8006540 <vQueueAddToRegistry+0x80>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 8006518:	693b      	ldr	r3, [r7, #16]
 800651a:	2b00      	cmp	r3, #0
 800651c:	d10a      	bne.n	8006534 <vQueueAddToRegistry+0x74>
 800651e:	4a10      	ldr	r2, [pc, #64]	@ (8006560 <vQueueAddToRegistry+0xa0>)
 8006520:	697b      	ldr	r3, [r7, #20]
 8006522:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006526:	2b00      	cmp	r3, #0
 8006528:	d104      	bne.n	8006534 <vQueueAddToRegistry+0x74>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800652a:	697b      	ldr	r3, [r7, #20]
 800652c:	00db      	lsls	r3, r3, #3
 800652e:	4a0c      	ldr	r2, [pc, #48]	@ (8006560 <vQueueAddToRegistry+0xa0>)
 8006530:	4413      	add	r3, r2
 8006532:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	3301      	adds	r3, #1
 8006538:	617b      	str	r3, [r7, #20]
 800653a:	697b      	ldr	r3, [r7, #20]
 800653c:	2b07      	cmp	r3, #7
 800653e:	d9dd      	bls.n	80064fc <vQueueAddToRegistry+0x3c>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8006540:	693b      	ldr	r3, [r7, #16]
 8006542:	2b00      	cmp	r3, #0
 8006544:	d005      	beq.n	8006552 <vQueueAddToRegistry+0x92>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	683a      	ldr	r2, [r7, #0]
 800654a:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	687a      	ldr	r2, [r7, #4]
 8006550:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
    }
 8006552:	bf00      	nop
 8006554:	371c      	adds	r7, #28
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	240033fc 	.word	0x240033fc

08006564 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueUnregisterQueue( QueueHandle_t xQueue )
    {
 8006564:	b480      	push	{r7}
 8006566:	b085      	sub	sp, #20
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
        UBaseType_t ux;

        traceENTER_vQueueUnregisterQueue( xQueue );

        configASSERT( xQueue );
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	2b00      	cmp	r3, #0
 8006570:	d10d      	bne.n	800658e <vQueueUnregisterQueue+0x2a>
    __asm volatile
 8006572:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006576:	b672      	cpsid	i
 8006578:	f383 8811 	msr	BASEPRI, r3
 800657c:	f3bf 8f6f 	isb	sy
 8006580:	f3bf 8f4f 	dsb	sy
 8006584:	b662      	cpsie	i
 8006586:	60bb      	str	r3, [r7, #8]
}
 8006588:	bf00      	nop
 800658a:	bf00      	nop
 800658c:	e7fd      	b.n	800658a <vQueueUnregisterQueue+0x26>

        /* See if the handle of the queue being unregistered in actually in the
         * registry. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800658e:	2300      	movs	r3, #0
 8006590:	60fb      	str	r3, [r7, #12]
 8006592:	e016      	b.n	80065c2 <vQueueUnregisterQueue+0x5e>
        {
            if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006594:	4a10      	ldr	r2, [pc, #64]	@ (80065d8 <vQueueUnregisterQueue+0x74>)
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	00db      	lsls	r3, r3, #3
 800659a:	4413      	add	r3, r2
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	429a      	cmp	r2, r3
 80065a2:	d10b      	bne.n	80065bc <vQueueUnregisterQueue+0x58>
            {
                /* Set the name to NULL to show that this slot if free again. */
                xQueueRegistry[ ux ].pcQueueName = NULL;
 80065a4:	4a0c      	ldr	r2, [pc, #48]	@ (80065d8 <vQueueUnregisterQueue+0x74>)
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	2100      	movs	r1, #0
 80065aa:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

                /* Set the handle to NULL to ensure the same queue handle cannot
                 * appear in the registry twice if it is added, removed, then
                 * added again. */
                xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80065ae:	4a0a      	ldr	r2, [pc, #40]	@ (80065d8 <vQueueUnregisterQueue+0x74>)
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	00db      	lsls	r3, r3, #3
 80065b4:	4413      	add	r3, r2
 80065b6:	2200      	movs	r2, #0
 80065b8:	605a      	str	r2, [r3, #4]
                break;
 80065ba:	e006      	b.n	80065ca <vQueueUnregisterQueue+0x66>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	3301      	adds	r3, #1
 80065c0:	60fb      	str	r3, [r7, #12]
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	2b07      	cmp	r3, #7
 80065c6:	d9e5      	bls.n	8006594 <vQueueUnregisterQueue+0x30>
                mtCOVERAGE_TEST_MARKER();
            }
        }

        traceRETURN_vQueueUnregisterQueue();
    }
 80065c8:	bf00      	nop
 80065ca:	bf00      	nop
 80065cc:	3714      	adds	r7, #20
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr
 80065d6:	bf00      	nop
 80065d8:	240033fc 	.word	0x240033fc

080065dc <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 80065dc:	b580      	push	{r7, lr}
 80065de:	b086      	sub	sp, #24
 80065e0:	af00      	add	r7, sp, #0
 80065e2:	60f8      	str	r0, [r7, #12]
 80065e4:	60b9      	str	r1, [r7, #8]
 80065e6:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 80065ec:	f002 f81a 	bl	8008624 <vPortEnterCritical>
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80065f6:	b25b      	sxtb	r3, r3
 80065f8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065fc:	d103      	bne.n	8006606 <vQueueWaitForMessageRestricted+0x2a>
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	2200      	movs	r2, #0
 8006602:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800660c:	b25b      	sxtb	r3, r3
 800660e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006612:	d103      	bne.n	800661c <vQueueWaitForMessageRestricted+0x40>
 8006614:	697b      	ldr	r3, [r7, #20]
 8006616:	2200      	movs	r2, #0
 8006618:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800661c:	f002 f838 	bl	8008690 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8006620:	697b      	ldr	r3, [r7, #20]
 8006622:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006624:	2b00      	cmp	r3, #0
 8006626:	d106      	bne.n	8006636 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006628:	697b      	ldr	r3, [r7, #20]
 800662a:	3324      	adds	r3, #36	@ 0x24
 800662c:	687a      	ldr	r2, [r7, #4]
 800662e:	68b9      	ldr	r1, [r7, #8]
 8006630:	4618      	mov	r0, r3
 8006632:	f000 fe97 	bl	8007364 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 8006636:	6978      	ldr	r0, [r7, #20]
 8006638:	f7ff fec1 	bl	80063be <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
    }
 800663c:	bf00      	nop
 800663e:	3718      	adds	r7, #24
 8006640:	46bd      	mov	sp, r7
 8006642:	bd80      	pop	{r7, pc}

08006644 <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 8006644:	b580      	push	{r7, lr}
 8006646:	b08e      	sub	sp, #56	@ 0x38
 8006648:	af04      	add	r7, sp, #16
 800664a:	60f8      	str	r0, [r7, #12]
 800664c:	60b9      	str	r1, [r7, #8]
 800664e:	607a      	str	r2, [r7, #4]
 8006650:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 8006652:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006654:	2b00      	cmp	r3, #0
 8006656:	d10d      	bne.n	8006674 <prvCreateStaticTask+0x30>
    __asm volatile
 8006658:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800665c:	b672      	cpsid	i
 800665e:	f383 8811 	msr	BASEPRI, r3
 8006662:	f3bf 8f6f 	isb	sy
 8006666:	f3bf 8f4f 	dsb	sy
 800666a:	b662      	cpsie	i
 800666c:	623b      	str	r3, [r7, #32]
}
 800666e:	bf00      	nop
 8006670:	bf00      	nop
 8006672:	e7fd      	b.n	8006670 <prvCreateStaticTask+0x2c>
        configASSERT( pxTaskBuffer != NULL );
 8006674:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006676:	2b00      	cmp	r3, #0
 8006678:	d10d      	bne.n	8006696 <prvCreateStaticTask+0x52>
    __asm volatile
 800667a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800667e:	b672      	cpsid	i
 8006680:	f383 8811 	msr	BASEPRI, r3
 8006684:	f3bf 8f6f 	isb	sy
 8006688:	f3bf 8f4f 	dsb	sy
 800668c:	b662      	cpsie	i
 800668e:	61fb      	str	r3, [r7, #28]
}
 8006690:	bf00      	nop
 8006692:	bf00      	nop
 8006694:	e7fd      	b.n	8006692 <prvCreateStaticTask+0x4e>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8006696:	235c      	movs	r3, #92	@ 0x5c
 8006698:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	2b5c      	cmp	r3, #92	@ 0x5c
 800669e:	d00d      	beq.n	80066bc <prvCreateStaticTask+0x78>
    __asm volatile
 80066a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066a4:	b672      	cpsid	i
 80066a6:	f383 8811 	msr	BASEPRI, r3
 80066aa:	f3bf 8f6f 	isb	sy
 80066ae:	f3bf 8f4f 	dsb	sy
 80066b2:	b662      	cpsie	i
 80066b4:	61bb      	str	r3, [r7, #24]
}
 80066b6:	bf00      	nop
 80066b8:	bf00      	nop
 80066ba:	e7fd      	b.n	80066b8 <prvCreateStaticTask+0x74>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 80066bc:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80066be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d01f      	beq.n	8006704 <prvCreateStaticTask+0xc0>
 80066c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d01c      	beq.n	8006704 <prvCreateStaticTask+0xc0>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 80066ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066cc:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 80066ce:	225c      	movs	r2, #92	@ 0x5c
 80066d0:	2100      	movs	r1, #0
 80066d2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80066d4:	f018 fa02 	bl	801eadc <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80066d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066da:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80066dc:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80066de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066e0:	2202      	movs	r2, #2
 80066e2:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80066e6:	2300      	movs	r3, #0
 80066e8:	9303      	str	r3, [sp, #12]
 80066ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066ec:	9302      	str	r3, [sp, #8]
 80066ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80066f0:	9301      	str	r3, [sp, #4]
 80066f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066f4:	9300      	str	r3, [sp, #0]
 80066f6:	683b      	ldr	r3, [r7, #0]
 80066f8:	687a      	ldr	r2, [r7, #4]
 80066fa:	68b9      	ldr	r1, [r7, #8]
 80066fc:	68f8      	ldr	r0, [r7, #12]
 80066fe:	f000 f88f 	bl	8006820 <prvInitialiseNewTask>
 8006702:	e001      	b.n	8006708 <prvCreateStaticTask+0xc4>
        }
        else
        {
            pxNewTCB = NULL;
 8006704:	2300      	movs	r3, #0
 8006706:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 8006708:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800670a:	4618      	mov	r0, r3
 800670c:	3728      	adds	r7, #40	@ 0x28
 800670e:	46bd      	mov	sp, r7
 8006710:	bd80      	pop	{r7, pc}

08006712 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8006712:	b580      	push	{r7, lr}
 8006714:	b08a      	sub	sp, #40	@ 0x28
 8006716:	af04      	add	r7, sp, #16
 8006718:	60f8      	str	r0, [r7, #12]
 800671a:	60b9      	str	r1, [r7, #8]
 800671c:	607a      	str	r2, [r7, #4]
 800671e:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 8006720:	2300      	movs	r3, #0
 8006722:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 8006724:	f107 0310 	add.w	r3, r7, #16
 8006728:	9303      	str	r3, [sp, #12]
 800672a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800672c:	9302      	str	r3, [sp, #8]
 800672e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006730:	9301      	str	r3, [sp, #4]
 8006732:	6a3b      	ldr	r3, [r7, #32]
 8006734:	9300      	str	r3, [sp, #0]
 8006736:	683b      	ldr	r3, [r7, #0]
 8006738:	687a      	ldr	r2, [r7, #4]
 800673a:	68b9      	ldr	r1, [r7, #8]
 800673c:	68f8      	ldr	r0, [r7, #12]
 800673e:	f7ff ff81 	bl	8006644 <prvCreateStaticTask>
 8006742:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	2b00      	cmp	r3, #0
 8006748:	d002      	beq.n	8006750 <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 800674a:	6978      	ldr	r0, [r7, #20]
 800674c:	f000 f8fc 	bl	8006948 <prvAddNewTaskToReadyList>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );

        return xReturn;
 8006750:	693b      	ldr	r3, [r7, #16]
    }
 8006752:	4618      	mov	r0, r3
 8006754:	3718      	adds	r7, #24
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}

0800675a <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 800675a:	b580      	push	{r7, lr}
 800675c:	b08a      	sub	sp, #40	@ 0x28
 800675e:	af04      	add	r7, sp, #16
 8006760:	60f8      	str	r0, [r7, #12]
 8006762:	60b9      	str	r1, [r7, #8]
 8006764:	607a      	str	r2, [r7, #4]
 8006766:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	009b      	lsls	r3, r3, #2
 800676c:	4618      	mov	r0, r3
 800676e:	f002 f88d 	bl	800888c <pvPortMalloc>
 8006772:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 8006774:	693b      	ldr	r3, [r7, #16]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d013      	beq.n	80067a2 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 800677a:	205c      	movs	r0, #92	@ 0x5c
 800677c:	f002 f886 	bl	800888c <pvPortMalloc>
 8006780:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 8006782:	697b      	ldr	r3, [r7, #20]
 8006784:	2b00      	cmp	r3, #0
 8006786:	d008      	beq.n	800679a <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8006788:	225c      	movs	r2, #92	@ 0x5c
 800678a:	2100      	movs	r1, #0
 800678c:	6978      	ldr	r0, [r7, #20]
 800678e:	f018 f9a5 	bl	801eadc <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8006792:	697b      	ldr	r3, [r7, #20]
 8006794:	693a      	ldr	r2, [r7, #16]
 8006796:	631a      	str	r2, [r3, #48]	@ 0x30
 8006798:	e005      	b.n	80067a6 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800679a:	6938      	ldr	r0, [r7, #16]
 800679c:	f002 f9b4 	bl	8008b08 <vPortFree>
 80067a0:	e001      	b.n	80067a6 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 80067a2:	2300      	movs	r3, #0
 80067a4:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80067a6:	697b      	ldr	r3, [r7, #20]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d011      	beq.n	80067d0 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	2200      	movs	r2, #0
 80067b0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80067b4:	2300      	movs	r3, #0
 80067b6:	9303      	str	r3, [sp, #12]
 80067b8:	697b      	ldr	r3, [r7, #20]
 80067ba:	9302      	str	r3, [sp, #8]
 80067bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067be:	9301      	str	r3, [sp, #4]
 80067c0:	6a3b      	ldr	r3, [r7, #32]
 80067c2:	9300      	str	r3, [sp, #0]
 80067c4:	683b      	ldr	r3, [r7, #0]
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	68b9      	ldr	r1, [r7, #8]
 80067ca:	68f8      	ldr	r0, [r7, #12]
 80067cc:	f000 f828 	bl	8006820 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 80067d0:	697b      	ldr	r3, [r7, #20]
    }
 80067d2:	4618      	mov	r0, r3
 80067d4:	3718      	adds	r7, #24
 80067d6:	46bd      	mov	sp, r7
 80067d8:	bd80      	pop	{r7, pc}

080067da <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 80067da:	b580      	push	{r7, lr}
 80067dc:	b088      	sub	sp, #32
 80067de:	af02      	add	r7, sp, #8
 80067e0:	60f8      	str	r0, [r7, #12]
 80067e2:	60b9      	str	r1, [r7, #8]
 80067e4:	607a      	str	r2, [r7, #4]
 80067e6:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 80067e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067ea:	9301      	str	r3, [sp, #4]
 80067ec:	6a3b      	ldr	r3, [r7, #32]
 80067ee:	9300      	str	r3, [sp, #0]
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	687a      	ldr	r2, [r7, #4]
 80067f4:	68b9      	ldr	r1, [r7, #8]
 80067f6:	68f8      	ldr	r0, [r7, #12]
 80067f8:	f7ff ffaf 	bl	800675a <prvCreateTask>
 80067fc:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 80067fe:	693b      	ldr	r3, [r7, #16]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d005      	beq.n	8006810 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8006804:	6938      	ldr	r0, [r7, #16]
 8006806:	f000 f89f 	bl	8006948 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800680a:	2301      	movs	r3, #1
 800680c:	617b      	str	r3, [r7, #20]
 800680e:	e002      	b.n	8006816 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8006810:	f04f 33ff 	mov.w	r3, #4294967295
 8006814:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );

        return xReturn;
 8006816:	697b      	ldr	r3, [r7, #20]
    }
 8006818:	4618      	mov	r0, r3
 800681a:	3718      	adds	r7, #24
 800681c:	46bd      	mov	sp, r7
 800681e:	bd80      	pop	{r7, pc}

08006820 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8006820:	b580      	push	{r7, lr}
 8006822:	b088      	sub	sp, #32
 8006824:	af00      	add	r7, sp, #0
 8006826:	60f8      	str	r0, [r7, #12]
 8006828:	60b9      	str	r1, [r7, #8]
 800682a:	607a      	str	r2, [r7, #4]
 800682c:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800682e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006830:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	009b      	lsls	r3, r3, #2
 8006836:	461a      	mov	r2, r3
 8006838:	21a5      	movs	r1, #165	@ 0xa5
 800683a:	f018 f94f 	bl	801eadc <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 800683e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006840:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006842:	6879      	ldr	r1, [r7, #4]
 8006844:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8006848:	440b      	add	r3, r1
 800684a:	009b      	lsls	r3, r3, #2
 800684c:	4413      	add	r3, r2
 800684e:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8006850:	69bb      	ldr	r3, [r7, #24]
 8006852:	f023 0307 	bic.w	r3, r3, #7
 8006856:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8006858:	69bb      	ldr	r3, [r7, #24]
 800685a:	f003 0307 	and.w	r3, r3, #7
 800685e:	2b00      	cmp	r3, #0
 8006860:	d00d      	beq.n	800687e <prvInitialiseNewTask+0x5e>
    __asm volatile
 8006862:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006866:	b672      	cpsid	i
 8006868:	f383 8811 	msr	BASEPRI, r3
 800686c:	f3bf 8f6f 	isb	sy
 8006870:	f3bf 8f4f 	dsb	sy
 8006874:	b662      	cpsie	i
 8006876:	617b      	str	r3, [r7, #20]
}
 8006878:	bf00      	nop
 800687a:	bf00      	nop
 800687c:	e7fd      	b.n	800687a <prvInitialiseNewTask+0x5a>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800687e:	68bb      	ldr	r3, [r7, #8]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d01e      	beq.n	80068c2 <prvInitialiseNewTask+0xa2>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8006884:	2300      	movs	r3, #0
 8006886:	61fb      	str	r3, [r7, #28]
 8006888:	e012      	b.n	80068b0 <prvInitialiseNewTask+0x90>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800688a:	68ba      	ldr	r2, [r7, #8]
 800688c:	69fb      	ldr	r3, [r7, #28]
 800688e:	4413      	add	r3, r2
 8006890:	7819      	ldrb	r1, [r3, #0]
 8006892:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006894:	69fb      	ldr	r3, [r7, #28]
 8006896:	4413      	add	r3, r2
 8006898:	3334      	adds	r3, #52	@ 0x34
 800689a:	460a      	mov	r2, r1
 800689c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800689e:	68ba      	ldr	r2, [r7, #8]
 80068a0:	69fb      	ldr	r3, [r7, #28]
 80068a2:	4413      	add	r3, r2
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d006      	beq.n	80068b8 <prvInitialiseNewTask+0x98>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80068aa:	69fb      	ldr	r3, [r7, #28]
 80068ac:	3301      	adds	r3, #1
 80068ae:	61fb      	str	r3, [r7, #28]
 80068b0:	69fb      	ldr	r3, [r7, #28]
 80068b2:	2b0f      	cmp	r3, #15
 80068b4:	d9e9      	bls.n	800688a <prvInitialiseNewTask+0x6a>
 80068b6:	e000      	b.n	80068ba <prvInitialiseNewTask+0x9a>
            {
                break;
 80068b8:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 80068ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068bc:	2200      	movs	r2, #0
 80068be:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 80068c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068c4:	2b06      	cmp	r3, #6
 80068c6:	d90d      	bls.n	80068e4 <prvInitialiseNewTask+0xc4>
    __asm volatile
 80068c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068cc:	b672      	cpsid	i
 80068ce:	f383 8811 	msr	BASEPRI, r3
 80068d2:	f3bf 8f6f 	isb	sy
 80068d6:	f3bf 8f4f 	dsb	sy
 80068da:	b662      	cpsie	i
 80068dc:	613b      	str	r3, [r7, #16]
}
 80068de:	bf00      	nop
 80068e0:	bf00      	nop
 80068e2:	e7fd      	b.n	80068e0 <prvInitialiseNewTask+0xc0>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80068e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80068e6:	2b06      	cmp	r3, #6
 80068e8:	d901      	bls.n	80068ee <prvInitialiseNewTask+0xce>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80068ea:	2306      	movs	r3, #6
 80068ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80068ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068f2:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 80068f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068f6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80068f8:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80068fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068fc:	3304      	adds	r3, #4
 80068fe:	4618      	mov	r0, r3
 8006900:	f7fe fe0a 	bl	8005518 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8006904:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006906:	3318      	adds	r3, #24
 8006908:	4618      	mov	r0, r3
 800690a:	f7fe fe05 	bl	8005518 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800690e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006910:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006912:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8006914:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006916:	f1c3 0207 	rsb	r2, r3, #7
 800691a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800691c:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800691e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006920:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006922:	625a      	str	r2, [r3, #36]	@ 0x24
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8006924:	683a      	ldr	r2, [r7, #0]
 8006926:	68f9      	ldr	r1, [r7, #12]
 8006928:	69b8      	ldr	r0, [r7, #24]
 800692a:	f001 fd17 	bl	800835c <pxPortInitialiseStack>
 800692e:	4602      	mov	r2, r0
 8006930:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006932:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8006934:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006936:	2b00      	cmp	r3, #0
 8006938:	d002      	beq.n	8006940 <prvInitialiseNewTask+0x120>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800693a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800693c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800693e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006940:	bf00      	nop
 8006942:	3720      	adds	r7, #32
 8006944:	46bd      	mov	sp, r7
 8006946:	bd80      	pop	{r7, pc}

08006948 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8006948:	b580      	push	{r7, lr}
 800694a:	b084      	sub	sp, #16
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8006950:	f001 fe68 	bl	8008624 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8006954:	4b41      	ldr	r3, [pc, #260]	@ (8006a5c <prvAddNewTaskToReadyList+0x114>)
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	3301      	adds	r3, #1
 800695a:	4a40      	ldr	r2, [pc, #256]	@ (8006a5c <prvAddNewTaskToReadyList+0x114>)
 800695c:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 800695e:	4b40      	ldr	r3, [pc, #256]	@ (8006a60 <prvAddNewTaskToReadyList+0x118>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	2b00      	cmp	r3, #0
 8006964:	d109      	bne.n	800697a <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8006966:	4a3e      	ldr	r2, [pc, #248]	@ (8006a60 <prvAddNewTaskToReadyList+0x118>)
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800696c:	4b3b      	ldr	r3, [pc, #236]	@ (8006a5c <prvAddNewTaskToReadyList+0x114>)
 800696e:	681b      	ldr	r3, [r3, #0]
 8006970:	2b01      	cmp	r3, #1
 8006972:	d110      	bne.n	8006996 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8006974:	f000 feb8 	bl	80076e8 <prvInitialiseTaskLists>
 8006978:	e00d      	b.n	8006996 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800697a:	4b3a      	ldr	r3, [pc, #232]	@ (8006a64 <prvAddNewTaskToReadyList+0x11c>)
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	2b00      	cmp	r3, #0
 8006980:	d109      	bne.n	8006996 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8006982:	4b37      	ldr	r3, [pc, #220]	@ (8006a60 <prvAddNewTaskToReadyList+0x118>)
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800698c:	429a      	cmp	r2, r3
 800698e:	d802      	bhi.n	8006996 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8006990:	4a33      	ldr	r2, [pc, #204]	@ (8006a60 <prvAddNewTaskToReadyList+0x118>)
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8006996:	4b34      	ldr	r3, [pc, #208]	@ (8006a68 <prvAddNewTaskToReadyList+0x120>)
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	3301      	adds	r3, #1
 800699c:	4a32      	ldr	r2, [pc, #200]	@ (8006a68 <prvAddNewTaskToReadyList+0x120>)
 800699e:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 80069a0:	4b31      	ldr	r3, [pc, #196]	@ (8006a68 <prvAddNewTaskToReadyList+0x120>)
 80069a2:	681a      	ldr	r2, [r3, #0]
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );

            prvAddTaskToReadyList( pxNewTCB );
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ac:	2201      	movs	r2, #1
 80069ae:	409a      	lsls	r2, r3
 80069b0:	4b2e      	ldr	r3, [pc, #184]	@ (8006a6c <prvAddNewTaskToReadyList+0x124>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	4313      	orrs	r3, r2
 80069b6:	4a2d      	ldr	r2, [pc, #180]	@ (8006a6c <prvAddNewTaskToReadyList+0x124>)
 80069b8:	6013      	str	r3, [r2, #0]
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069be:	492c      	ldr	r1, [pc, #176]	@ (8006a70 <prvAddNewTaskToReadyList+0x128>)
 80069c0:	4613      	mov	r3, r2
 80069c2:	009b      	lsls	r3, r3, #2
 80069c4:	4413      	add	r3, r2
 80069c6:	009b      	lsls	r3, r3, #2
 80069c8:	440b      	add	r3, r1
 80069ca:	3304      	adds	r3, #4
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	60fb      	str	r3, [r7, #12]
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	609a      	str	r2, [r3, #8]
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	689a      	ldr	r2, [r3, #8]
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	60da      	str	r2, [r3, #12]
 80069de:	68fb      	ldr	r3, [r7, #12]
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	3204      	adds	r2, #4
 80069e6:	605a      	str	r2, [r3, #4]
 80069e8:	687b      	ldr	r3, [r7, #4]
 80069ea:	1d1a      	adds	r2, r3, #4
 80069ec:	68fb      	ldr	r3, [r7, #12]
 80069ee:	609a      	str	r2, [r3, #8]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80069f4:	4613      	mov	r3, r2
 80069f6:	009b      	lsls	r3, r3, #2
 80069f8:	4413      	add	r3, r2
 80069fa:	009b      	lsls	r3, r3, #2
 80069fc:	4a1c      	ldr	r2, [pc, #112]	@ (8006a70 <prvAddNewTaskToReadyList+0x128>)
 80069fe:	441a      	add	r2, r3
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	615a      	str	r2, [r3, #20]
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a08:	4919      	ldr	r1, [pc, #100]	@ (8006a70 <prvAddNewTaskToReadyList+0x128>)
 8006a0a:	4613      	mov	r3, r2
 8006a0c:	009b      	lsls	r3, r3, #2
 8006a0e:	4413      	add	r3, r2
 8006a10:	009b      	lsls	r3, r3, #2
 8006a12:	440b      	add	r3, r1
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	687a      	ldr	r2, [r7, #4]
 8006a18:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006a1a:	1c59      	adds	r1, r3, #1
 8006a1c:	4814      	ldr	r0, [pc, #80]	@ (8006a70 <prvAddNewTaskToReadyList+0x128>)
 8006a1e:	4613      	mov	r3, r2
 8006a20:	009b      	lsls	r3, r3, #2
 8006a22:	4413      	add	r3, r2
 8006a24:	009b      	lsls	r3, r3, #2
 8006a26:	4403      	add	r3, r0
 8006a28:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8006a2a:	f001 fe31 	bl	8008690 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8006a2e:	4b0d      	ldr	r3, [pc, #52]	@ (8006a64 <prvAddNewTaskToReadyList+0x11c>)
 8006a30:	681b      	ldr	r3, [r3, #0]
 8006a32:	2b00      	cmp	r3, #0
 8006a34:	d00e      	beq.n	8006a54 <prvAddNewTaskToReadyList+0x10c>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8006a36:	4b0a      	ldr	r3, [pc, #40]	@ (8006a60 <prvAddNewTaskToReadyList+0x118>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a40:	429a      	cmp	r2, r3
 8006a42:	d207      	bcs.n	8006a54 <prvAddNewTaskToReadyList+0x10c>
 8006a44:	4b0b      	ldr	r3, [pc, #44]	@ (8006a74 <prvAddNewTaskToReadyList+0x12c>)
 8006a46:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006a4a:	601a      	str	r2, [r3, #0]
 8006a4c:	f3bf 8f4f 	dsb	sy
 8006a50:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8006a54:	bf00      	nop
 8006a56:	3710      	adds	r7, #16
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	bd80      	pop	{r7, pc}
 8006a5c:	24003528 	.word	0x24003528
 8006a60:	2400343c 	.word	0x2400343c
 8006a64:	24003534 	.word	0x24003534
 8006a68:	24003544 	.word	0x24003544
 8006a6c:	24003530 	.word	0x24003530
 8006a70:	24003440 	.word	0x24003440
 8006a74:	e000ed04 	.word	0xe000ed04

08006a78 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b086      	sub	sp, #24
 8006a7c:	af00      	add	r7, sp, #0
 8006a7e:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;
        BaseType_t xDeleteTCBInIdleTask = pdFALSE;
 8006a80:	2300      	movs	r3, #0
 8006a82:	617b      	str	r3, [r7, #20]
        BaseType_t xTaskIsRunningOrYielding;

        traceENTER_vTaskDelete( xTaskToDelete );

        taskENTER_CRITICAL();
 8006a84:	f001 fdce 	bl	8008624 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d102      	bne.n	8006a94 <vTaskDelete+0x1c>
 8006a8e:	4b42      	ldr	r3, [pc, #264]	@ (8006b98 <vTaskDelete+0x120>)
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	e000      	b.n	8006a96 <vTaskDelete+0x1e>
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	613b      	str	r3, [r7, #16]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006a98:	693b      	ldr	r3, [r7, #16]
 8006a9a:	3304      	adds	r3, #4
 8006a9c:	4618      	mov	r0, r3
 8006a9e:	f7fe fda5 	bl	80055ec <uxListRemove>
 8006aa2:	4603      	mov	r3, r0
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d115      	bne.n	8006ad4 <vTaskDelete+0x5c>
            {
                taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8006aa8:	693b      	ldr	r3, [r7, #16]
 8006aaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006aac:	493b      	ldr	r1, [pc, #236]	@ (8006b9c <vTaskDelete+0x124>)
 8006aae:	4613      	mov	r3, r2
 8006ab0:	009b      	lsls	r3, r3, #2
 8006ab2:	4413      	add	r3, r2
 8006ab4:	009b      	lsls	r3, r3, #2
 8006ab6:	440b      	add	r3, r1
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	2b00      	cmp	r3, #0
 8006abc:	d10a      	bne.n	8006ad4 <vTaskDelete+0x5c>
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ac2:	2201      	movs	r2, #1
 8006ac4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ac8:	43da      	mvns	r2, r3
 8006aca:	4b35      	ldr	r3, [pc, #212]	@ (8006ba0 <vTaskDelete+0x128>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	4013      	ands	r3, r2
 8006ad0:	4a33      	ldr	r2, [pc, #204]	@ (8006ba0 <vTaskDelete+0x128>)
 8006ad2:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006ad4:	693b      	ldr	r3, [r7, #16]
 8006ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d004      	beq.n	8006ae6 <vTaskDelete+0x6e>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	3318      	adds	r3, #24
 8006ae0:	4618      	mov	r0, r3
 8006ae2:	f7fe fd83 	bl	80055ec <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 8006ae6:	4b2f      	ldr	r3, [pc, #188]	@ (8006ba4 <vTaskDelete+0x12c>)
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	3301      	adds	r3, #1
 8006aec:	4a2d      	ldr	r2, [pc, #180]	@ (8006ba4 <vTaskDelete+0x12c>)
 8006aee:	6013      	str	r3, [r2, #0]

            /* Use temp variable as distinct sequence points for reading volatile
             * variables prior to a logical operator to ensure compliance with
             * MISRA C 2012 Rule 13.5. */
            xTaskIsRunningOrYielding = taskTASK_IS_RUNNING_OR_SCHEDULED_TO_YIELD( pxTCB );
 8006af0:	4b29      	ldr	r3, [pc, #164]	@ (8006b98 <vTaskDelete+0x120>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	693a      	ldr	r2, [r7, #16]
 8006af6:	429a      	cmp	r2, r3
 8006af8:	d101      	bne.n	8006afe <vTaskDelete+0x86>
 8006afa:	2301      	movs	r3, #1
 8006afc:	e000      	b.n	8006b00 <vTaskDelete+0x88>
 8006afe:	2300      	movs	r3, #0
 8006b00:	60fb      	str	r3, [r7, #12]

            /* If the task is running (or yielding), we must add it to the
             * termination list so that an idle task can delete it when it is
             * no longer running. */
            if( ( xSchedulerRunning != pdFALSE ) && ( xTaskIsRunningOrYielding != pdFALSE ) )
 8006b02:	4b29      	ldr	r3, [pc, #164]	@ (8006ba8 <vTaskDelete+0x130>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d010      	beq.n	8006b2c <vTaskDelete+0xb4>
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d00d      	beq.n	8006b2c <vTaskDelete+0xb4>
                 * deleted. This cannot complete when the task is still running
                 * on a core, as a context switch to another task is required.
                 * Place the task in the termination list. The idle task will check
                 * the termination list and free up any memory allocated by the
                 * scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8006b10:	693b      	ldr	r3, [r7, #16]
 8006b12:	3304      	adds	r3, #4
 8006b14:	4619      	mov	r1, r3
 8006b16:	4825      	ldr	r0, [pc, #148]	@ (8006bac <vTaskDelete+0x134>)
 8006b18:	f7fe fd0b 	bl	8005532 <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 8006b1c:	4b24      	ldr	r3, [pc, #144]	@ (8006bb0 <vTaskDelete+0x138>)
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	3301      	adds	r3, #1
 8006b22:	4a23      	ldr	r2, [pc, #140]	@ (8006bb0 <vTaskDelete+0x138>)
 8006b24:	6013      	str	r3, [r2, #0]
                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
                traceTASK_DELETE( pxTCB );

                /* Delete the task TCB in idle task. */
                xDeleteTCBInIdleTask = pdTRUE;
 8006b26:	2301      	movs	r3, #1
 8006b28:	617b      	str	r3, [r7, #20]
 8006b2a:	e006      	b.n	8006b3a <vTaskDelete+0xc2>
                }
                #endif /* #if ( configNUMBER_OF_CORES > 1 ) */
            }
            else
            {
                --uxCurrentNumberOfTasks;
 8006b2c:	4b21      	ldr	r3, [pc, #132]	@ (8006bb4 <vTaskDelete+0x13c>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	3b01      	subs	r3, #1
 8006b32:	4a20      	ldr	r2, [pc, #128]	@ (8006bb4 <vTaskDelete+0x13c>)
 8006b34:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 8006b36:	f000 fe71 	bl	800781c <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 8006b3a:	f001 fda9 	bl	8008690 <vPortExitCritical>

        /* If the task is not deleting itself, call prvDeleteTCB from outside of
         * critical section. If a task deletes itself, prvDeleteTCB is called
         * from prvCheckTasksWaitingTermination which is called from Idle task. */
        if( xDeleteTCBInIdleTask != pdTRUE )
 8006b3e:	697b      	ldr	r3, [r7, #20]
 8006b40:	2b01      	cmp	r3, #1
 8006b42:	d002      	beq.n	8006b4a <vTaskDelete+0xd2>
        {
            prvDeleteTCB( pxTCB );
 8006b44:	6938      	ldr	r0, [r7, #16]
 8006b46:	f000 fe37 	bl	80077b8 <prvDeleteTCB>

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        #if ( configNUMBER_OF_CORES == 1 )
        {
            if( xSchedulerRunning != pdFALSE )
 8006b4a:	4b17      	ldr	r3, [pc, #92]	@ (8006ba8 <vTaskDelete+0x130>)
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d01e      	beq.n	8006b90 <vTaskDelete+0x118>
            {
                if( pxTCB == pxCurrentTCB )
 8006b52:	4b11      	ldr	r3, [pc, #68]	@ (8006b98 <vTaskDelete+0x120>)
 8006b54:	681b      	ldr	r3, [r3, #0]
 8006b56:	693a      	ldr	r2, [r7, #16]
 8006b58:	429a      	cmp	r2, r3
 8006b5a:	d119      	bne.n	8006b90 <vTaskDelete+0x118>
                {
                    configASSERT( uxSchedulerSuspended == 0 );
 8006b5c:	4b16      	ldr	r3, [pc, #88]	@ (8006bb8 <vTaskDelete+0x140>)
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d00d      	beq.n	8006b80 <vTaskDelete+0x108>
    __asm volatile
 8006b64:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b68:	b672      	cpsid	i
 8006b6a:	f383 8811 	msr	BASEPRI, r3
 8006b6e:	f3bf 8f6f 	isb	sy
 8006b72:	f3bf 8f4f 	dsb	sy
 8006b76:	b662      	cpsie	i
 8006b78:	60bb      	str	r3, [r7, #8]
}
 8006b7a:	bf00      	nop
 8006b7c:	bf00      	nop
 8006b7e:	e7fd      	b.n	8006b7c <vTaskDelete+0x104>
                    taskYIELD_WITHIN_API();
 8006b80:	4b0e      	ldr	r3, [pc, #56]	@ (8006bbc <vTaskDelete+0x144>)
 8006b82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006b86:	601a      	str	r2, [r3, #0]
 8006b88:	f3bf 8f4f 	dsb	sy
 8006b8c:	f3bf 8f6f 	isb	sy
            }
        }
        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

        traceRETURN_vTaskDelete();
    }
 8006b90:	bf00      	nop
 8006b92:	3718      	adds	r7, #24
 8006b94:	46bd      	mov	sp, r7
 8006b96:	bd80      	pop	{r7, pc}
 8006b98:	2400343c 	.word	0x2400343c
 8006b9c:	24003440 	.word	0x24003440
 8006ba0:	24003530 	.word	0x24003530
 8006ba4:	24003544 	.word	0x24003544
 8006ba8:	24003534 	.word	0x24003534
 8006bac:	24003510 	.word	0x24003510
 8006bb0:	24003524 	.word	0x24003524
 8006bb4:	24003528 	.word	0x24003528
 8006bb8:	24003550 	.word	0x24003550
 8006bbc:	e000ed04 	.word	0xe000ed04

08006bc0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b084      	sub	sp, #16
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8006bc8:	2300      	movs	r3, #0
 8006bca:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d01a      	beq.n	8006c08 <vTaskDelay+0x48>
        {
            vTaskSuspendAll();
 8006bd2:	f000 f8dd 	bl	8006d90 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 8006bd6:	4b14      	ldr	r3, [pc, #80]	@ (8006c28 <vTaskDelay+0x68>)
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d00d      	beq.n	8006bfa <vTaskDelay+0x3a>
    __asm volatile
 8006bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006be2:	b672      	cpsid	i
 8006be4:	f383 8811 	msr	BASEPRI, r3
 8006be8:	f3bf 8f6f 	isb	sy
 8006bec:	f3bf 8f4f 	dsb	sy
 8006bf0:	b662      	cpsie	i
 8006bf2:	60bb      	str	r3, [r7, #8]
}
 8006bf4:	bf00      	nop
 8006bf6:	bf00      	nop
 8006bf8:	e7fd      	b.n	8006bf6 <vTaskDelay+0x36>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006bfa:	2100      	movs	r1, #0
 8006bfc:	6878      	ldr	r0, [r7, #4]
 8006bfe:	f001 f86d 	bl	8007cdc <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8006c02:	f000 f8d3 	bl	8006dac <xTaskResumeAll>
 8006c06:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d107      	bne.n	8006c1e <vTaskDelay+0x5e>
        {
            taskYIELD_WITHIN_API();
 8006c0e:	4b07      	ldr	r3, [pc, #28]	@ (8006c2c <vTaskDelay+0x6c>)
 8006c10:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c14:	601a      	str	r2, [r3, #0]
 8006c16:	f3bf 8f4f 	dsb	sy
 8006c1a:	f3bf 8f6f 	isb	sy
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
    }
 8006c1e:	bf00      	nop
 8006c20:	3710      	adds	r7, #16
 8006c22:	46bd      	mov	sp, r7
 8006c24:	bd80      	pop	{r7, pc}
 8006c26:	bf00      	nop
 8006c28:	24003550 	.word	0x24003550
 8006c2c:	e000ed04 	.word	0xe000ed04

08006c30 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8006c30:	b580      	push	{r7, lr}
 8006c32:	b090      	sub	sp, #64	@ 0x40
 8006c34:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 8006c36:	2301      	movs	r3, #1
 8006c38:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8006c3e:	2300      	movs	r3, #0
 8006c40:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c42:	e013      	b.n	8006c6c <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8006c44:	4a2b      	ldr	r2, [pc, #172]	@ (8006cf4 <prvCreateIdleTasks+0xc4>)
 8006c46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c48:	4413      	add	r3, r2
 8006c4a:	7819      	ldrb	r1, [r3, #0]
 8006c4c:	f107 0210 	add.w	r2, r7, #16
 8006c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c52:	4413      	add	r3, r2
 8006c54:	460a      	mov	r2, r1
 8006c56:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8006c58:	f107 0210 	add.w	r2, r7, #16
 8006c5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c5e:	4413      	add	r3, r2
 8006c60:	781b      	ldrb	r3, [r3, #0]
 8006c62:	2b00      	cmp	r3, #0
 8006c64:	d006      	beq.n	8006c74 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8006c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c68:	3301      	adds	r3, #1
 8006c6a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006c6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6e:	2b0f      	cmp	r3, #15
 8006c70:	dde8      	ble.n	8006c44 <prvCreateIdleTasks+0x14>
 8006c72:	e000      	b.n	8006c76 <prvCreateIdleTasks+0x46>
        {
            break;
 8006c74:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8006c76:	2300      	movs	r3, #0
 8006c78:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006c7a:	e031      	b.n	8006ce0 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8006c7c:	4b1e      	ldr	r3, [pc, #120]	@ (8006cf8 <prvCreateIdleTasks+0xc8>)
 8006c7e:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8006c80:	2300      	movs	r3, #0
 8006c82:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 8006c84:	2300      	movs	r3, #0
 8006c86:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 8006c88:	1d3a      	adds	r2, r7, #4
 8006c8a:	f107 0108 	add.w	r1, r7, #8
 8006c8e:	f107 030c 	add.w	r3, r7, #12
 8006c92:	4618      	mov	r0, r3
 8006c94:	f001 f878 	bl	8007d88 <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 8006c98:	6878      	ldr	r0, [r7, #4]
 8006c9a:	68bb      	ldr	r3, [r7, #8]
 8006c9c:	68fa      	ldr	r2, [r7, #12]
 8006c9e:	f107 0110 	add.w	r1, r7, #16
 8006ca2:	9202      	str	r2, [sp, #8]
 8006ca4:	9301      	str	r3, [sp, #4]
 8006ca6:	2300      	movs	r3, #0
 8006ca8:	9300      	str	r3, [sp, #0]
 8006caa:	2300      	movs	r3, #0
 8006cac:	4602      	mov	r2, r0
 8006cae:	6a38      	ldr	r0, [r7, #32]
 8006cb0:	f7ff fd2f 	bl	8006712 <xTaskCreateStatic>
 8006cb4:	4602      	mov	r2, r0
 8006cb6:	4911      	ldr	r1, [pc, #68]	@ (8006cfc <prvCreateIdleTasks+0xcc>)
 8006cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 8006cbe:	4a0f      	ldr	r2, [pc, #60]	@ (8006cfc <prvCreateIdleTasks+0xcc>)
 8006cc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cc2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d002      	beq.n	8006cd0 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 8006cca:	2301      	movs	r3, #1
 8006ccc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cce:	e001      	b.n	8006cd4 <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 8006cd0:	2300      	movs	r3, #0
 8006cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8006cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d006      	beq.n	8006ce8 <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8006cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cdc:	3301      	adds	r3, #1
 8006cde:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ce0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	ddca      	ble.n	8006c7c <prvCreateIdleTasks+0x4c>
 8006ce6:	e000      	b.n	8006cea <prvCreateIdleTasks+0xba>
        {
            break;
 8006ce8:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8006cea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006cec:	4618      	mov	r0, r3
 8006cee:	3730      	adds	r7, #48	@ 0x30
 8006cf0:	46bd      	mov	sp, r7
 8006cf2:	bd80      	pop	{r7, pc}
 8006cf4:	08020c44 	.word	0x08020c44
 8006cf8:	080076b9 	.word	0x080076b9
 8006cfc:	2400354c 	.word	0x2400354c

08006d00 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b084      	sub	sp, #16
 8006d04:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8006d06:	f7ff ff93 	bl	8006c30 <prvCreateIdleTasks>
 8006d0a:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	2b01      	cmp	r3, #1
 8006d10:	d102      	bne.n	8006d18 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8006d12:	f001 f86d 	bl	8007df0 <xTimerCreateTimerTask>
 8006d16:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d118      	bne.n	8006d50 <vTaskStartScheduler+0x50>
    __asm volatile
 8006d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d22:	b672      	cpsid	i
 8006d24:	f383 8811 	msr	BASEPRI, r3
 8006d28:	f3bf 8f6f 	isb	sy
 8006d2c:	f3bf 8f4f 	dsb	sy
 8006d30:	b662      	cpsie	i
 8006d32:	60bb      	str	r3, [r7, #8]
}
 8006d34:	bf00      	nop
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8006d36:	4b12      	ldr	r3, [pc, #72]	@ (8006d80 <vTaskStartScheduler+0x80>)
 8006d38:	f04f 32ff 	mov.w	r2, #4294967295
 8006d3c:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8006d3e:	4b11      	ldr	r3, [pc, #68]	@ (8006d84 <vTaskStartScheduler+0x84>)
 8006d40:	2201      	movs	r2, #1
 8006d42:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006d44:	4b10      	ldr	r3, [pc, #64]	@ (8006d88 <vTaskStartScheduler+0x88>)
 8006d46:	2200      	movs	r2, #0
 8006d48:	601a      	str	r2, [r3, #0]
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8006d4a:	f001 fb9b 	bl	8008484 <xPortStartScheduler>
 8006d4e:	e011      	b.n	8006d74 <vTaskStartScheduler+0x74>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d56:	d10d      	bne.n	8006d74 <vTaskStartScheduler+0x74>
    __asm volatile
 8006d58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d5c:	b672      	cpsid	i
 8006d5e:	f383 8811 	msr	BASEPRI, r3
 8006d62:	f3bf 8f6f 	isb	sy
 8006d66:	f3bf 8f4f 	dsb	sy
 8006d6a:	b662      	cpsie	i
 8006d6c:	607b      	str	r3, [r7, #4]
}
 8006d6e:	bf00      	nop
 8006d70:	bf00      	nop
 8006d72:	e7fd      	b.n	8006d70 <vTaskStartScheduler+0x70>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8006d74:	4b05      	ldr	r3, [pc, #20]	@ (8006d8c <vTaskStartScheduler+0x8c>)
 8006d76:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
}
 8006d78:	bf00      	nop
 8006d7a:	3710      	adds	r7, #16
 8006d7c:	46bd      	mov	sp, r7
 8006d7e:	bd80      	pop	{r7, pc}
 8006d80:	24003548 	.word	0x24003548
 8006d84:	24003534 	.word	0x24003534
 8006d88:	2400352c 	.word	0x2400352c
 8006d8c:	08021be4 	.word	0x08021be4

08006d90 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006d90:	b480      	push	{r7}
 8006d92:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8006d94:	4b04      	ldr	r3, [pc, #16]	@ (8006da8 <vTaskSuspendAll+0x18>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	3301      	adds	r3, #1
 8006d9a:	4a03      	ldr	r2, [pc, #12]	@ (8006da8 <vTaskSuspendAll+0x18>)
 8006d9c:	6013      	str	r3, [r2, #0]
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
}
 8006d9e:	bf00      	nop
 8006da0:	46bd      	mov	sp, r7
 8006da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006da6:	4770      	bx	lr
 8006da8:	24003550 	.word	0x24003550

08006dac <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b088      	sub	sp, #32
 8006db0:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8006db2:	2300      	movs	r3, #0
 8006db4:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8006db6:	2300      	movs	r3, #0
 8006db8:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8006dba:	f001 fc33 	bl	8008624 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 8006dc2:	4b76      	ldr	r3, [pc, #472]	@ (8006f9c <xTaskResumeAll+0x1f0>)
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	2b00      	cmp	r3, #0
 8006dc8:	d10d      	bne.n	8006de6 <xTaskResumeAll+0x3a>
    __asm volatile
 8006dca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006dce:	b672      	cpsid	i
 8006dd0:	f383 8811 	msr	BASEPRI, r3
 8006dd4:	f3bf 8f6f 	isb	sy
 8006dd8:	f3bf 8f4f 	dsb	sy
 8006ddc:	b662      	cpsie	i
 8006dde:	603b      	str	r3, [r7, #0]
}
 8006de0:	bf00      	nop
 8006de2:	bf00      	nop
 8006de4:	e7fd      	b.n	8006de2 <xTaskResumeAll+0x36>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 8006de6:	4b6d      	ldr	r3, [pc, #436]	@ (8006f9c <xTaskResumeAll+0x1f0>)
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	3b01      	subs	r3, #1
 8006dec:	4a6b      	ldr	r2, [pc, #428]	@ (8006f9c <xTaskResumeAll+0x1f0>)
 8006dee:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8006df0:	4b6a      	ldr	r3, [pc, #424]	@ (8006f9c <xTaskResumeAll+0x1f0>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	f040 80ca 	bne.w	8006f8e <xTaskResumeAll+0x1e2>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006dfa:	4b69      	ldr	r3, [pc, #420]	@ (8006fa0 <xTaskResumeAll+0x1f4>)
 8006dfc:	681b      	ldr	r3, [r3, #0]
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	f000 80c5 	beq.w	8006f8e <xTaskResumeAll+0x1e2>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006e04:	e08e      	b.n	8006f24 <xTaskResumeAll+0x178>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006e06:	4b67      	ldr	r3, [pc, #412]	@ (8006fa4 <xTaskResumeAll+0x1f8>)
 8006e08:	68db      	ldr	r3, [r3, #12]
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8006e0e:	69fb      	ldr	r3, [r7, #28]
 8006e10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e12:	60fb      	str	r3, [r7, #12]
 8006e14:	69fb      	ldr	r3, [r7, #28]
 8006e16:	69db      	ldr	r3, [r3, #28]
 8006e18:	69fa      	ldr	r2, [r7, #28]
 8006e1a:	6a12      	ldr	r2, [r2, #32]
 8006e1c:	609a      	str	r2, [r3, #8]
 8006e1e:	69fb      	ldr	r3, [r7, #28]
 8006e20:	6a1b      	ldr	r3, [r3, #32]
 8006e22:	69fa      	ldr	r2, [r7, #28]
 8006e24:	69d2      	ldr	r2, [r2, #28]
 8006e26:	605a      	str	r2, [r3, #4]
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	685a      	ldr	r2, [r3, #4]
 8006e2c:	69fb      	ldr	r3, [r7, #28]
 8006e2e:	3318      	adds	r3, #24
 8006e30:	429a      	cmp	r2, r3
 8006e32:	d103      	bne.n	8006e3c <xTaskResumeAll+0x90>
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	6a1a      	ldr	r2, [r3, #32]
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	605a      	str	r2, [r3, #4]
 8006e3c:	69fb      	ldr	r3, [r7, #28]
 8006e3e:	2200      	movs	r2, #0
 8006e40:	629a      	str	r2, [r3, #40]	@ 0x28
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	1e5a      	subs	r2, r3, #1
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8006e4c:	69fb      	ldr	r3, [r7, #28]
 8006e4e:	695b      	ldr	r3, [r3, #20]
 8006e50:	60bb      	str	r3, [r7, #8]
 8006e52:	69fb      	ldr	r3, [r7, #28]
 8006e54:	689b      	ldr	r3, [r3, #8]
 8006e56:	69fa      	ldr	r2, [r7, #28]
 8006e58:	68d2      	ldr	r2, [r2, #12]
 8006e5a:	609a      	str	r2, [r3, #8]
 8006e5c:	69fb      	ldr	r3, [r7, #28]
 8006e5e:	68db      	ldr	r3, [r3, #12]
 8006e60:	69fa      	ldr	r2, [r7, #28]
 8006e62:	6892      	ldr	r2, [r2, #8]
 8006e64:	605a      	str	r2, [r3, #4]
 8006e66:	68bb      	ldr	r3, [r7, #8]
 8006e68:	685a      	ldr	r2, [r3, #4]
 8006e6a:	69fb      	ldr	r3, [r7, #28]
 8006e6c:	3304      	adds	r3, #4
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d103      	bne.n	8006e7a <xTaskResumeAll+0xce>
 8006e72:	69fb      	ldr	r3, [r7, #28]
 8006e74:	68da      	ldr	r2, [r3, #12]
 8006e76:	68bb      	ldr	r3, [r7, #8]
 8006e78:	605a      	str	r2, [r3, #4]
 8006e7a:	69fb      	ldr	r3, [r7, #28]
 8006e7c:	2200      	movs	r2, #0
 8006e7e:	615a      	str	r2, [r3, #20]
 8006e80:	68bb      	ldr	r3, [r7, #8]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	1e5a      	subs	r2, r3, #1
 8006e86:	68bb      	ldr	r3, [r7, #8]
 8006e88:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 8006e8a:	69fb      	ldr	r3, [r7, #28]
 8006e8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e8e:	2201      	movs	r2, #1
 8006e90:	409a      	lsls	r2, r3
 8006e92:	4b45      	ldr	r3, [pc, #276]	@ (8006fa8 <xTaskResumeAll+0x1fc>)
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	4313      	orrs	r3, r2
 8006e98:	4a43      	ldr	r2, [pc, #268]	@ (8006fa8 <xTaskResumeAll+0x1fc>)
 8006e9a:	6013      	str	r3, [r2, #0]
 8006e9c:	69fb      	ldr	r3, [r7, #28]
 8006e9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ea0:	4942      	ldr	r1, [pc, #264]	@ (8006fac <xTaskResumeAll+0x200>)
 8006ea2:	4613      	mov	r3, r2
 8006ea4:	009b      	lsls	r3, r3, #2
 8006ea6:	4413      	add	r3, r2
 8006ea8:	009b      	lsls	r3, r3, #2
 8006eaa:	440b      	add	r3, r1
 8006eac:	3304      	adds	r3, #4
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	607b      	str	r3, [r7, #4]
 8006eb2:	69fb      	ldr	r3, [r7, #28]
 8006eb4:	687a      	ldr	r2, [r7, #4]
 8006eb6:	609a      	str	r2, [r3, #8]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	689a      	ldr	r2, [r3, #8]
 8006ebc:	69fb      	ldr	r3, [r7, #28]
 8006ebe:	60da      	str	r2, [r3, #12]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	689b      	ldr	r3, [r3, #8]
 8006ec4:	69fa      	ldr	r2, [r7, #28]
 8006ec6:	3204      	adds	r2, #4
 8006ec8:	605a      	str	r2, [r3, #4]
 8006eca:	69fb      	ldr	r3, [r7, #28]
 8006ecc:	1d1a      	adds	r2, r3, #4
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	609a      	str	r2, [r3, #8]
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ed6:	4613      	mov	r3, r2
 8006ed8:	009b      	lsls	r3, r3, #2
 8006eda:	4413      	add	r3, r2
 8006edc:	009b      	lsls	r3, r3, #2
 8006ede:	4a33      	ldr	r2, [pc, #204]	@ (8006fac <xTaskResumeAll+0x200>)
 8006ee0:	441a      	add	r2, r3
 8006ee2:	69fb      	ldr	r3, [r7, #28]
 8006ee4:	615a      	str	r2, [r3, #20]
 8006ee6:	69fb      	ldr	r3, [r7, #28]
 8006ee8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006eea:	4930      	ldr	r1, [pc, #192]	@ (8006fac <xTaskResumeAll+0x200>)
 8006eec:	4613      	mov	r3, r2
 8006eee:	009b      	lsls	r3, r3, #2
 8006ef0:	4413      	add	r3, r2
 8006ef2:	009b      	lsls	r3, r3, #2
 8006ef4:	440b      	add	r3, r1
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	69fa      	ldr	r2, [r7, #28]
 8006efa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8006efc:	1c59      	adds	r1, r3, #1
 8006efe:	482b      	ldr	r0, [pc, #172]	@ (8006fac <xTaskResumeAll+0x200>)
 8006f00:	4613      	mov	r3, r2
 8006f02:	009b      	lsls	r3, r3, #2
 8006f04:	4413      	add	r3, r2
 8006f06:	009b      	lsls	r3, r3, #2
 8006f08:	4403      	add	r3, r0
 8006f0a:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006f0c:	69fb      	ldr	r3, [r7, #28]
 8006f0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f10:	4b27      	ldr	r3, [pc, #156]	@ (8006fb0 <xTaskResumeAll+0x204>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f16:	429a      	cmp	r2, r3
 8006f18:	d904      	bls.n	8006f24 <xTaskResumeAll+0x178>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 8006f1a:	4a26      	ldr	r2, [pc, #152]	@ (8006fb4 <xTaskResumeAll+0x208>)
 8006f1c:	693b      	ldr	r3, [r7, #16]
 8006f1e:	2101      	movs	r1, #1
 8006f20:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006f24:	4b1f      	ldr	r3, [pc, #124]	@ (8006fa4 <xTaskResumeAll+0x1f8>)
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	f47f af6c 	bne.w	8006e06 <xTaskResumeAll+0x5a>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 8006f2e:	69fb      	ldr	r3, [r7, #28]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d001      	beq.n	8006f38 <xTaskResumeAll+0x18c>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 8006f34:	f000 fc72 	bl	800781c <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006f38:	4b1f      	ldr	r3, [pc, #124]	@ (8006fb8 <xTaskResumeAll+0x20c>)
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 8006f3e:	697b      	ldr	r3, [r7, #20]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d012      	beq.n	8006f6a <xTaskResumeAll+0x1be>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 8006f44:	f000 f86a 	bl	800701c <xTaskIncrementTick>
 8006f48:	4603      	mov	r3, r0
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d004      	beq.n	8006f58 <xTaskResumeAll+0x1ac>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 8006f4e:	4a19      	ldr	r2, [pc, #100]	@ (8006fb4 <xTaskResumeAll+0x208>)
 8006f50:	693b      	ldr	r3, [r7, #16]
 8006f52:	2101      	movs	r1, #1
 8006f54:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	3b01      	subs	r3, #1
 8006f5c:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 8006f5e:	697b      	ldr	r3, [r7, #20]
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d1ef      	bne.n	8006f44 <xTaskResumeAll+0x198>

                            xPendedTicks = 0;
 8006f64:	4b14      	ldr	r3, [pc, #80]	@ (8006fb8 <xTaskResumeAll+0x20c>)
 8006f66:	2200      	movs	r2, #0
 8006f68:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 8006f6a:	4a12      	ldr	r2, [pc, #72]	@ (8006fb4 <xTaskResumeAll+0x208>)
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d00b      	beq.n	8006f8e <xTaskResumeAll+0x1e2>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 8006f76:	2301      	movs	r3, #1
 8006f78:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 8006f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8006fb0 <xTaskResumeAll+0x204>)
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4b0f      	ldr	r3, [pc, #60]	@ (8006fbc <xTaskResumeAll+0x210>)
 8006f80:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f84:	601a      	str	r2, [r3, #0]
 8006f86:	f3bf 8f4f 	dsb	sy
 8006f8a:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006f8e:	f001 fb7f 	bl	8008690 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );

    return xAlreadyYielded;
 8006f92:	69bb      	ldr	r3, [r7, #24]
}
 8006f94:	4618      	mov	r0, r3
 8006f96:	3720      	adds	r7, #32
 8006f98:	46bd      	mov	sp, r7
 8006f9a:	bd80      	pop	{r7, pc}
 8006f9c:	24003550 	.word	0x24003550
 8006fa0:	24003528 	.word	0x24003528
 8006fa4:	240034fc 	.word	0x240034fc
 8006fa8:	24003530 	.word	0x24003530
 8006fac:	24003440 	.word	0x24003440
 8006fb0:	2400343c 	.word	0x2400343c
 8006fb4:	2400353c 	.word	0x2400353c
 8006fb8:	24003538 	.word	0x24003538
 8006fbc:	e000ed04 	.word	0xe000ed04

08006fc0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b083      	sub	sp, #12
 8006fc4:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8006fc6:	4b05      	ldr	r3, [pc, #20]	@ (8006fdc <xTaskGetTickCount+0x1c>)
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );

    return xTicks;
 8006fcc:	687b      	ldr	r3, [r7, #4]
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	370c      	adds	r7, #12
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fd8:	4770      	bx	lr
 8006fda:	bf00      	nop
 8006fdc:	2400352c 	.word	0x2400352c

08006fe0 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8006fe0:	b580      	push	{r7, lr}
 8006fe2:	b082      	sub	sp, #8
 8006fe4:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8006fe6:	f001 fc0b 	bl	8008800 <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8006fea:	2300      	movs	r3, #0
 8006fec:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 8006fee:	4b04      	ldr	r3, [pc, #16]	@ (8007000 <xTaskGetTickCountFromISR+0x20>)
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );

    return xReturn;
 8006ff4:	683b      	ldr	r3, [r7, #0]
}
 8006ff6:	4618      	mov	r0, r3
 8006ff8:	3708      	adds	r7, #8
 8006ffa:	46bd      	mov	sp, r7
 8006ffc:	bd80      	pop	{r7, pc}
 8006ffe:	bf00      	nop
 8007000:	2400352c 	.word	0x2400352c

08007004 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 8007004:	b480      	push	{r7}
 8007006:	af00      	add	r7, sp, #0

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );

    return uxCurrentNumberOfTasks;
 8007008:	4b03      	ldr	r3, [pc, #12]	@ (8007018 <uxTaskGetNumberOfTasks+0x14>)
 800700a:	681b      	ldr	r3, [r3, #0]
}
 800700c:	4618      	mov	r0, r3
 800700e:	46bd      	mov	sp, r7
 8007010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007014:	4770      	bx	lr
 8007016:	bf00      	nop
 8007018:	24003528 	.word	0x24003528

0800701c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b08a      	sub	sp, #40	@ 0x28
 8007020:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8007022:	2300      	movs	r3, #0
 8007024:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8007026:	4b80      	ldr	r3, [pc, #512]	@ (8007228 <xTaskIncrementTick+0x20c>)
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	2b00      	cmp	r3, #0
 800702c:	f040 80f1 	bne.w	8007212 <xTaskIncrementTick+0x1f6>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8007030:	4b7e      	ldr	r3, [pc, #504]	@ (800722c <xTaskIncrementTick+0x210>)
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	3301      	adds	r3, #1
 8007036:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8007038:	4a7c      	ldr	r2, [pc, #496]	@ (800722c <xTaskIncrementTick+0x210>)
 800703a:	6a3b      	ldr	r3, [r7, #32]
 800703c:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800703e:	6a3b      	ldr	r3, [r7, #32]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d123      	bne.n	800708c <xTaskIncrementTick+0x70>
        {
            taskSWITCH_DELAYED_LISTS();
 8007044:	4b7a      	ldr	r3, [pc, #488]	@ (8007230 <xTaskIncrementTick+0x214>)
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d00d      	beq.n	800706a <xTaskIncrementTick+0x4e>
    __asm volatile
 800704e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007052:	b672      	cpsid	i
 8007054:	f383 8811 	msr	BASEPRI, r3
 8007058:	f3bf 8f6f 	isb	sy
 800705c:	f3bf 8f4f 	dsb	sy
 8007060:	b662      	cpsie	i
 8007062:	607b      	str	r3, [r7, #4]
}
 8007064:	bf00      	nop
 8007066:	bf00      	nop
 8007068:	e7fd      	b.n	8007066 <xTaskIncrementTick+0x4a>
 800706a:	4b71      	ldr	r3, [pc, #452]	@ (8007230 <xTaskIncrementTick+0x214>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	61fb      	str	r3, [r7, #28]
 8007070:	4b70      	ldr	r3, [pc, #448]	@ (8007234 <xTaskIncrementTick+0x218>)
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	4a6e      	ldr	r2, [pc, #440]	@ (8007230 <xTaskIncrementTick+0x214>)
 8007076:	6013      	str	r3, [r2, #0]
 8007078:	4a6e      	ldr	r2, [pc, #440]	@ (8007234 <xTaskIncrementTick+0x218>)
 800707a:	69fb      	ldr	r3, [r7, #28]
 800707c:	6013      	str	r3, [r2, #0]
 800707e:	4b6e      	ldr	r3, [pc, #440]	@ (8007238 <xTaskIncrementTick+0x21c>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	3301      	adds	r3, #1
 8007084:	4a6c      	ldr	r2, [pc, #432]	@ (8007238 <xTaskIncrementTick+0x21c>)
 8007086:	6013      	str	r3, [r2, #0]
 8007088:	f000 fbc8 	bl	800781c <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800708c:	4b6b      	ldr	r3, [pc, #428]	@ (800723c <xTaskIncrementTick+0x220>)
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	6a3a      	ldr	r2, [r7, #32]
 8007092:	429a      	cmp	r2, r3
 8007094:	f0c0 80a8 	bcc.w	80071e8 <xTaskIncrementTick+0x1cc>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007098:	4b65      	ldr	r3, [pc, #404]	@ (8007230 <xTaskIncrementTick+0x214>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d104      	bne.n	80070ac <xTaskIncrementTick+0x90>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 80070a2:	4b66      	ldr	r3, [pc, #408]	@ (800723c <xTaskIncrementTick+0x220>)
 80070a4:	f04f 32ff 	mov.w	r2, #4294967295
 80070a8:	601a      	str	r2, [r3, #0]
                    break;
 80070aa:	e09d      	b.n	80071e8 <xTaskIncrementTick+0x1cc>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80070ac:	4b60      	ldr	r3, [pc, #384]	@ (8007230 <xTaskIncrementTick+0x214>)
 80070ae:	681b      	ldr	r3, [r3, #0]
 80070b0:	68db      	ldr	r3, [r3, #12]
 80070b2:	68db      	ldr	r3, [r3, #12]
 80070b4:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80070b6:	69bb      	ldr	r3, [r7, #24]
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 80070bc:	6a3a      	ldr	r2, [r7, #32]
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	429a      	cmp	r2, r3
 80070c2:	d203      	bcs.n	80070cc <xTaskIncrementTick+0xb0>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 80070c4:	4a5d      	ldr	r2, [pc, #372]	@ (800723c <xTaskIncrementTick+0x220>)
 80070c6:	697b      	ldr	r3, [r7, #20]
 80070c8:	6013      	str	r3, [r2, #0]
                        break;
 80070ca:	e08d      	b.n	80071e8 <xTaskIncrementTick+0x1cc>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80070cc:	69bb      	ldr	r3, [r7, #24]
 80070ce:	695b      	ldr	r3, [r3, #20]
 80070d0:	613b      	str	r3, [r7, #16]
 80070d2:	69bb      	ldr	r3, [r7, #24]
 80070d4:	689b      	ldr	r3, [r3, #8]
 80070d6:	69ba      	ldr	r2, [r7, #24]
 80070d8:	68d2      	ldr	r2, [r2, #12]
 80070da:	609a      	str	r2, [r3, #8]
 80070dc:	69bb      	ldr	r3, [r7, #24]
 80070de:	68db      	ldr	r3, [r3, #12]
 80070e0:	69ba      	ldr	r2, [r7, #24]
 80070e2:	6892      	ldr	r2, [r2, #8]
 80070e4:	605a      	str	r2, [r3, #4]
 80070e6:	693b      	ldr	r3, [r7, #16]
 80070e8:	685a      	ldr	r2, [r3, #4]
 80070ea:	69bb      	ldr	r3, [r7, #24]
 80070ec:	3304      	adds	r3, #4
 80070ee:	429a      	cmp	r2, r3
 80070f0:	d103      	bne.n	80070fa <xTaskIncrementTick+0xde>
 80070f2:	69bb      	ldr	r3, [r7, #24]
 80070f4:	68da      	ldr	r2, [r3, #12]
 80070f6:	693b      	ldr	r3, [r7, #16]
 80070f8:	605a      	str	r2, [r3, #4]
 80070fa:	69bb      	ldr	r3, [r7, #24]
 80070fc:	2200      	movs	r2, #0
 80070fe:	615a      	str	r2, [r3, #20]
 8007100:	693b      	ldr	r3, [r7, #16]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	1e5a      	subs	r2, r3, #1
 8007106:	693b      	ldr	r3, [r7, #16]
 8007108:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800710a:	69bb      	ldr	r3, [r7, #24]
 800710c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800710e:	2b00      	cmp	r3, #0
 8007110:	d01e      	beq.n	8007150 <xTaskIncrementTick+0x134>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8007112:	69bb      	ldr	r3, [r7, #24]
 8007114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007116:	60fb      	str	r3, [r7, #12]
 8007118:	69bb      	ldr	r3, [r7, #24]
 800711a:	69db      	ldr	r3, [r3, #28]
 800711c:	69ba      	ldr	r2, [r7, #24]
 800711e:	6a12      	ldr	r2, [r2, #32]
 8007120:	609a      	str	r2, [r3, #8]
 8007122:	69bb      	ldr	r3, [r7, #24]
 8007124:	6a1b      	ldr	r3, [r3, #32]
 8007126:	69ba      	ldr	r2, [r7, #24]
 8007128:	69d2      	ldr	r2, [r2, #28]
 800712a:	605a      	str	r2, [r3, #4]
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	685a      	ldr	r2, [r3, #4]
 8007130:	69bb      	ldr	r3, [r7, #24]
 8007132:	3318      	adds	r3, #24
 8007134:	429a      	cmp	r2, r3
 8007136:	d103      	bne.n	8007140 <xTaskIncrementTick+0x124>
 8007138:	69bb      	ldr	r3, [r7, #24]
 800713a:	6a1a      	ldr	r2, [r3, #32]
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	605a      	str	r2, [r3, #4]
 8007140:	69bb      	ldr	r3, [r7, #24]
 8007142:	2200      	movs	r2, #0
 8007144:	629a      	str	r2, [r3, #40]	@ 0x28
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	1e5a      	subs	r2, r3, #1
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8007150:	69bb      	ldr	r3, [r7, #24]
 8007152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007154:	2201      	movs	r2, #1
 8007156:	409a      	lsls	r2, r3
 8007158:	4b39      	ldr	r3, [pc, #228]	@ (8007240 <xTaskIncrementTick+0x224>)
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	4313      	orrs	r3, r2
 800715e:	4a38      	ldr	r2, [pc, #224]	@ (8007240 <xTaskIncrementTick+0x224>)
 8007160:	6013      	str	r3, [r2, #0]
 8007162:	69bb      	ldr	r3, [r7, #24]
 8007164:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007166:	4937      	ldr	r1, [pc, #220]	@ (8007244 <xTaskIncrementTick+0x228>)
 8007168:	4613      	mov	r3, r2
 800716a:	009b      	lsls	r3, r3, #2
 800716c:	4413      	add	r3, r2
 800716e:	009b      	lsls	r3, r3, #2
 8007170:	440b      	add	r3, r1
 8007172:	3304      	adds	r3, #4
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	60bb      	str	r3, [r7, #8]
 8007178:	69bb      	ldr	r3, [r7, #24]
 800717a:	68ba      	ldr	r2, [r7, #8]
 800717c:	609a      	str	r2, [r3, #8]
 800717e:	68bb      	ldr	r3, [r7, #8]
 8007180:	689a      	ldr	r2, [r3, #8]
 8007182:	69bb      	ldr	r3, [r7, #24]
 8007184:	60da      	str	r2, [r3, #12]
 8007186:	68bb      	ldr	r3, [r7, #8]
 8007188:	689b      	ldr	r3, [r3, #8]
 800718a:	69ba      	ldr	r2, [r7, #24]
 800718c:	3204      	adds	r2, #4
 800718e:	605a      	str	r2, [r3, #4]
 8007190:	69bb      	ldr	r3, [r7, #24]
 8007192:	1d1a      	adds	r2, r3, #4
 8007194:	68bb      	ldr	r3, [r7, #8]
 8007196:	609a      	str	r2, [r3, #8]
 8007198:	69bb      	ldr	r3, [r7, #24]
 800719a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800719c:	4613      	mov	r3, r2
 800719e:	009b      	lsls	r3, r3, #2
 80071a0:	4413      	add	r3, r2
 80071a2:	009b      	lsls	r3, r3, #2
 80071a4:	4a27      	ldr	r2, [pc, #156]	@ (8007244 <xTaskIncrementTick+0x228>)
 80071a6:	441a      	add	r2, r3
 80071a8:	69bb      	ldr	r3, [r7, #24]
 80071aa:	615a      	str	r2, [r3, #20]
 80071ac:	69bb      	ldr	r3, [r7, #24]
 80071ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071b0:	4924      	ldr	r1, [pc, #144]	@ (8007244 <xTaskIncrementTick+0x228>)
 80071b2:	4613      	mov	r3, r2
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	4413      	add	r3, r2
 80071b8:	009b      	lsls	r3, r3, #2
 80071ba:	440b      	add	r3, r1
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	69ba      	ldr	r2, [r7, #24]
 80071c0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80071c2:	1c59      	adds	r1, r3, #1
 80071c4:	481f      	ldr	r0, [pc, #124]	@ (8007244 <xTaskIncrementTick+0x228>)
 80071c6:	4613      	mov	r3, r2
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	4413      	add	r3, r2
 80071cc:	009b      	lsls	r3, r3, #2
 80071ce:	4403      	add	r3, r0
 80071d0:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 80071d2:	69bb      	ldr	r3, [r7, #24]
 80071d4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071d6:	4b1c      	ldr	r3, [pc, #112]	@ (8007248 <xTaskIncrementTick+0x22c>)
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071dc:	429a      	cmp	r2, r3
 80071de:	f67f af5b 	bls.w	8007098 <xTaskIncrementTick+0x7c>
                            {
                                xSwitchRequired = pdTRUE;
 80071e2:	2301      	movs	r3, #1
 80071e4:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80071e6:	e757      	b.n	8007098 <xTaskIncrementTick+0x7c>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 80071e8:	4b17      	ldr	r3, [pc, #92]	@ (8007248 <xTaskIncrementTick+0x22c>)
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ee:	4915      	ldr	r1, [pc, #84]	@ (8007244 <xTaskIncrementTick+0x228>)
 80071f0:	4613      	mov	r3, r2
 80071f2:	009b      	lsls	r3, r3, #2
 80071f4:	4413      	add	r3, r2
 80071f6:	009b      	lsls	r3, r3, #2
 80071f8:	440b      	add	r3, r1
 80071fa:	681b      	ldr	r3, [r3, #0]
 80071fc:	2b01      	cmp	r3, #1
 80071fe:	d901      	bls.n	8007204 <xTaskIncrementTick+0x1e8>
                {
                    xSwitchRequired = pdTRUE;
 8007200:	2301      	movs	r3, #1
 8007202:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 8007204:	4b11      	ldr	r3, [pc, #68]	@ (800724c <xTaskIncrementTick+0x230>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d007      	beq.n	800721c <xTaskIncrementTick+0x200>
                {
                    xSwitchRequired = pdTRUE;
 800720c:	2301      	movs	r3, #1
 800720e:	627b      	str	r3, [r7, #36]	@ 0x24
 8007210:	e004      	b.n	800721c <xTaskIncrementTick+0x200>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 8007212:	4b0f      	ldr	r3, [pc, #60]	@ (8007250 <xTaskIncrementTick+0x234>)
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	3301      	adds	r3, #1
 8007218:	4a0d      	ldr	r2, [pc, #52]	@ (8007250 <xTaskIncrementTick+0x234>)
 800721a:	6013      	str	r3, [r2, #0]
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );

    return xSwitchRequired;
 800721c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800721e:	4618      	mov	r0, r3
 8007220:	3728      	adds	r7, #40	@ 0x28
 8007222:	46bd      	mov	sp, r7
 8007224:	bd80      	pop	{r7, pc}
 8007226:	bf00      	nop
 8007228:	24003550 	.word	0x24003550
 800722c:	2400352c 	.word	0x2400352c
 8007230:	240034f4 	.word	0x240034f4
 8007234:	240034f8 	.word	0x240034f8
 8007238:	24003540 	.word	0x24003540
 800723c:	24003548 	.word	0x24003548
 8007240:	24003530 	.word	0x24003530
 8007244:	24003440 	.word	0x24003440
 8007248:	2400343c 	.word	0x2400343c
 800724c:	2400353c 	.word	0x2400353c
 8007250:	24003538 	.word	0x24003538

08007254 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 8007254:	b480      	push	{r7}
 8007256:	b087      	sub	sp, #28
 8007258:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800725a:	4b29      	ldr	r3, [pc, #164]	@ (8007300 <vTaskSwitchContext+0xac>)
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d003      	beq.n	800726a <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 8007262:	4b28      	ldr	r3, [pc, #160]	@ (8007304 <vTaskSwitchContext+0xb0>)
 8007264:	2201      	movs	r2, #1
 8007266:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 8007268:	e043      	b.n	80072f2 <vTaskSwitchContext+0x9e>
            xYieldPendings[ 0 ] = pdFALSE;
 800726a:	4b26      	ldr	r3, [pc, #152]	@ (8007304 <vTaskSwitchContext+0xb0>)
 800726c:	2200      	movs	r2, #0
 800726e:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 8007270:	4b25      	ldr	r3, [pc, #148]	@ (8007308 <vTaskSwitchContext+0xb4>)
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	60fb      	str	r3, [r7, #12]
        __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	fab3 f383 	clz	r3, r3
 800727c:	72fb      	strb	r3, [r7, #11]
        return ucReturn;
 800727e:	7afb      	ldrb	r3, [r7, #11]
 8007280:	f1c3 031f 	rsb	r3, r3, #31
 8007284:	617b      	str	r3, [r7, #20]
 8007286:	4921      	ldr	r1, [pc, #132]	@ (800730c <vTaskSwitchContext+0xb8>)
 8007288:	697a      	ldr	r2, [r7, #20]
 800728a:	4613      	mov	r3, r2
 800728c:	009b      	lsls	r3, r3, #2
 800728e:	4413      	add	r3, r2
 8007290:	009b      	lsls	r3, r3, #2
 8007292:	440b      	add	r3, r1
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	2b00      	cmp	r3, #0
 8007298:	d10d      	bne.n	80072b6 <vTaskSwitchContext+0x62>
    __asm volatile
 800729a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800729e:	b672      	cpsid	i
 80072a0:	f383 8811 	msr	BASEPRI, r3
 80072a4:	f3bf 8f6f 	isb	sy
 80072a8:	f3bf 8f4f 	dsb	sy
 80072ac:	b662      	cpsie	i
 80072ae:	607b      	str	r3, [r7, #4]
}
 80072b0:	bf00      	nop
 80072b2:	bf00      	nop
 80072b4:	e7fd      	b.n	80072b2 <vTaskSwitchContext+0x5e>
 80072b6:	697a      	ldr	r2, [r7, #20]
 80072b8:	4613      	mov	r3, r2
 80072ba:	009b      	lsls	r3, r3, #2
 80072bc:	4413      	add	r3, r2
 80072be:	009b      	lsls	r3, r3, #2
 80072c0:	4a12      	ldr	r2, [pc, #72]	@ (800730c <vTaskSwitchContext+0xb8>)
 80072c2:	4413      	add	r3, r2
 80072c4:	613b      	str	r3, [r7, #16]
 80072c6:	693b      	ldr	r3, [r7, #16]
 80072c8:	685b      	ldr	r3, [r3, #4]
 80072ca:	685a      	ldr	r2, [r3, #4]
 80072cc:	693b      	ldr	r3, [r7, #16]
 80072ce:	605a      	str	r2, [r3, #4]
 80072d0:	693b      	ldr	r3, [r7, #16]
 80072d2:	685a      	ldr	r2, [r3, #4]
 80072d4:	693b      	ldr	r3, [r7, #16]
 80072d6:	3308      	adds	r3, #8
 80072d8:	429a      	cmp	r2, r3
 80072da:	d103      	bne.n	80072e4 <vTaskSwitchContext+0x90>
 80072dc:	693b      	ldr	r3, [r7, #16]
 80072de:	68da      	ldr	r2, [r3, #12]
 80072e0:	693b      	ldr	r3, [r7, #16]
 80072e2:	605a      	str	r2, [r3, #4]
 80072e4:	693b      	ldr	r3, [r7, #16]
 80072e6:	685b      	ldr	r3, [r3, #4]
 80072e8:	68db      	ldr	r3, [r3, #12]
 80072ea:	4a09      	ldr	r2, [pc, #36]	@ (8007310 <vTaskSwitchContext+0xbc>)
 80072ec:	6013      	str	r3, [r2, #0]
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 80072ee:	4b08      	ldr	r3, [pc, #32]	@ (8007310 <vTaskSwitchContext+0xbc>)
 80072f0:	681b      	ldr	r3, [r3, #0]
    }
 80072f2:	bf00      	nop
 80072f4:	371c      	adds	r7, #28
 80072f6:	46bd      	mov	sp, r7
 80072f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072fc:	4770      	bx	lr
 80072fe:	bf00      	nop
 8007300:	24003550 	.word	0x24003550
 8007304:	2400353c 	.word	0x2400353c
 8007308:	24003530 	.word	0x24003530
 800730c:	24003440 	.word	0x24003440
 8007310:	2400343c 	.word	0x2400343c

08007314 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b084      	sub	sp, #16
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
 800731c:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	2b00      	cmp	r3, #0
 8007322:	d10d      	bne.n	8007340 <vTaskPlaceOnEventList+0x2c>
    __asm volatile
 8007324:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007328:	b672      	cpsid	i
 800732a:	f383 8811 	msr	BASEPRI, r3
 800732e:	f3bf 8f6f 	isb	sy
 8007332:	f3bf 8f4f 	dsb	sy
 8007336:	b662      	cpsie	i
 8007338:	60fb      	str	r3, [r7, #12]
}
 800733a:	bf00      	nop
 800733c:	bf00      	nop
 800733e:	e7fd      	b.n	800733c <vTaskPlaceOnEventList+0x28>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007340:	4b07      	ldr	r3, [pc, #28]	@ (8007360 <vTaskPlaceOnEventList+0x4c>)
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	3318      	adds	r3, #24
 8007346:	4619      	mov	r1, r3
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f7fe f916 	bl	800557a <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800734e:	2101      	movs	r1, #1
 8007350:	6838      	ldr	r0, [r7, #0]
 8007352:	f000 fcc3 	bl	8007cdc <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
}
 8007356:	bf00      	nop
 8007358:	3710      	adds	r7, #16
 800735a:	46bd      	mov	sp, r7
 800735c:	bd80      	pop	{r7, pc}
 800735e:	bf00      	nop
 8007360:	2400343c 	.word	0x2400343c

08007364 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 8007364:	b580      	push	{r7, lr}
 8007366:	b086      	sub	sp, #24
 8007368:	af00      	add	r7, sp, #0
 800736a:	60f8      	str	r0, [r7, #12]
 800736c:	60b9      	str	r1, [r7, #8]
 800736e:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d10d      	bne.n	8007392 <vTaskPlaceOnEventListRestricted+0x2e>
    __asm volatile
 8007376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800737a:	b672      	cpsid	i
 800737c:	f383 8811 	msr	BASEPRI, r3
 8007380:	f3bf 8f6f 	isb	sy
 8007384:	f3bf 8f4f 	dsb	sy
 8007388:	b662      	cpsie	i
 800738a:	613b      	str	r3, [r7, #16]
}
 800738c:	bf00      	nop
 800738e:	bf00      	nop
 8007390:	e7fd      	b.n	800738e <vTaskPlaceOnEventListRestricted+0x2a>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	617b      	str	r3, [r7, #20]
 8007398:	4b15      	ldr	r3, [pc, #84]	@ (80073f0 <vTaskPlaceOnEventListRestricted+0x8c>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	697a      	ldr	r2, [r7, #20]
 800739e:	61da      	str	r2, [r3, #28]
 80073a0:	4b13      	ldr	r3, [pc, #76]	@ (80073f0 <vTaskPlaceOnEventListRestricted+0x8c>)
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	697a      	ldr	r2, [r7, #20]
 80073a6:	6892      	ldr	r2, [r2, #8]
 80073a8:	621a      	str	r2, [r3, #32]
 80073aa:	4b11      	ldr	r3, [pc, #68]	@ (80073f0 <vTaskPlaceOnEventListRestricted+0x8c>)
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	697b      	ldr	r3, [r7, #20]
 80073b0:	689b      	ldr	r3, [r3, #8]
 80073b2:	3218      	adds	r2, #24
 80073b4:	605a      	str	r2, [r3, #4]
 80073b6:	4b0e      	ldr	r3, [pc, #56]	@ (80073f0 <vTaskPlaceOnEventListRestricted+0x8c>)
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	f103 0218 	add.w	r2, r3, #24
 80073be:	697b      	ldr	r3, [r7, #20]
 80073c0:	609a      	str	r2, [r3, #8]
 80073c2:	4b0b      	ldr	r3, [pc, #44]	@ (80073f0 <vTaskPlaceOnEventListRestricted+0x8c>)
 80073c4:	681b      	ldr	r3, [r3, #0]
 80073c6:	68fa      	ldr	r2, [r7, #12]
 80073c8:	629a      	str	r2, [r3, #40]	@ 0x28
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	1c5a      	adds	r2, r3, #1
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 80073d4:	687b      	ldr	r3, [r7, #4]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d002      	beq.n	80073e0 <vTaskPlaceOnEventListRestricted+0x7c>
        {
            xTicksToWait = portMAX_DELAY;
 80073da:	f04f 33ff 	mov.w	r3, #4294967295
 80073de:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80073e0:	6879      	ldr	r1, [r7, #4]
 80073e2:	68b8      	ldr	r0, [r7, #8]
 80073e4:	f000 fc7a 	bl	8007cdc <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
    }
 80073e8:	bf00      	nop
 80073ea:	3718      	adds	r7, #24
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}
 80073f0:	2400343c 	.word	0x2400343c

080073f4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80073f4:	b480      	push	{r7}
 80073f6:	b08b      	sub	sp, #44	@ 0x2c
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80073fc:	687b      	ldr	r3, [r7, #4]
 80073fe:	68db      	ldr	r3, [r3, #12]
 8007400:	68db      	ldr	r3, [r3, #12]
 8007402:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8007404:	6a3b      	ldr	r3, [r7, #32]
 8007406:	2b00      	cmp	r3, #0
 8007408:	d10d      	bne.n	8007426 <xTaskRemoveFromEventList+0x32>
    __asm volatile
 800740a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800740e:	b672      	cpsid	i
 8007410:	f383 8811 	msr	BASEPRI, r3
 8007414:	f3bf 8f6f 	isb	sy
 8007418:	f3bf 8f4f 	dsb	sy
 800741c:	b662      	cpsie	i
 800741e:	60fb      	str	r3, [r7, #12]
}
 8007420:	bf00      	nop
 8007422:	bf00      	nop
 8007424:	e7fd      	b.n	8007422 <xTaskRemoveFromEventList+0x2e>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 8007426:	6a3b      	ldr	r3, [r7, #32]
 8007428:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800742a:	61fb      	str	r3, [r7, #28]
 800742c:	6a3b      	ldr	r3, [r7, #32]
 800742e:	69db      	ldr	r3, [r3, #28]
 8007430:	6a3a      	ldr	r2, [r7, #32]
 8007432:	6a12      	ldr	r2, [r2, #32]
 8007434:	609a      	str	r2, [r3, #8]
 8007436:	6a3b      	ldr	r3, [r7, #32]
 8007438:	6a1b      	ldr	r3, [r3, #32]
 800743a:	6a3a      	ldr	r2, [r7, #32]
 800743c:	69d2      	ldr	r2, [r2, #28]
 800743e:	605a      	str	r2, [r3, #4]
 8007440:	69fb      	ldr	r3, [r7, #28]
 8007442:	685a      	ldr	r2, [r3, #4]
 8007444:	6a3b      	ldr	r3, [r7, #32]
 8007446:	3318      	adds	r3, #24
 8007448:	429a      	cmp	r2, r3
 800744a:	d103      	bne.n	8007454 <xTaskRemoveFromEventList+0x60>
 800744c:	6a3b      	ldr	r3, [r7, #32]
 800744e:	6a1a      	ldr	r2, [r3, #32]
 8007450:	69fb      	ldr	r3, [r7, #28]
 8007452:	605a      	str	r2, [r3, #4]
 8007454:	6a3b      	ldr	r3, [r7, #32]
 8007456:	2200      	movs	r2, #0
 8007458:	629a      	str	r2, [r3, #40]	@ 0x28
 800745a:	69fb      	ldr	r3, [r7, #28]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	1e5a      	subs	r2, r3, #1
 8007460:	69fb      	ldr	r3, [r7, #28]
 8007462:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8007464:	4b4b      	ldr	r3, [pc, #300]	@ (8007594 <xTaskRemoveFromEventList+0x1a0>)
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d160      	bne.n	800752e <xTaskRemoveFromEventList+0x13a>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800746c:	6a3b      	ldr	r3, [r7, #32]
 800746e:	695b      	ldr	r3, [r3, #20]
 8007470:	617b      	str	r3, [r7, #20]
 8007472:	6a3b      	ldr	r3, [r7, #32]
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	6a3a      	ldr	r2, [r7, #32]
 8007478:	68d2      	ldr	r2, [r2, #12]
 800747a:	609a      	str	r2, [r3, #8]
 800747c:	6a3b      	ldr	r3, [r7, #32]
 800747e:	68db      	ldr	r3, [r3, #12]
 8007480:	6a3a      	ldr	r2, [r7, #32]
 8007482:	6892      	ldr	r2, [r2, #8]
 8007484:	605a      	str	r2, [r3, #4]
 8007486:	697b      	ldr	r3, [r7, #20]
 8007488:	685a      	ldr	r2, [r3, #4]
 800748a:	6a3b      	ldr	r3, [r7, #32]
 800748c:	3304      	adds	r3, #4
 800748e:	429a      	cmp	r2, r3
 8007490:	d103      	bne.n	800749a <xTaskRemoveFromEventList+0xa6>
 8007492:	6a3b      	ldr	r3, [r7, #32]
 8007494:	68da      	ldr	r2, [r3, #12]
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	605a      	str	r2, [r3, #4]
 800749a:	6a3b      	ldr	r3, [r7, #32]
 800749c:	2200      	movs	r2, #0
 800749e:	615a      	str	r2, [r3, #20]
 80074a0:	697b      	ldr	r3, [r7, #20]
 80074a2:	681b      	ldr	r3, [r3, #0]
 80074a4:	1e5a      	subs	r2, r3, #1
 80074a6:	697b      	ldr	r3, [r7, #20]
 80074a8:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 80074aa:	6a3b      	ldr	r3, [r7, #32]
 80074ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074ae:	2201      	movs	r2, #1
 80074b0:	409a      	lsls	r2, r3
 80074b2:	4b39      	ldr	r3, [pc, #228]	@ (8007598 <xTaskRemoveFromEventList+0x1a4>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	4313      	orrs	r3, r2
 80074b8:	4a37      	ldr	r2, [pc, #220]	@ (8007598 <xTaskRemoveFromEventList+0x1a4>)
 80074ba:	6013      	str	r3, [r2, #0]
 80074bc:	6a3b      	ldr	r3, [r7, #32]
 80074be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074c0:	4936      	ldr	r1, [pc, #216]	@ (800759c <xTaskRemoveFromEventList+0x1a8>)
 80074c2:	4613      	mov	r3, r2
 80074c4:	009b      	lsls	r3, r3, #2
 80074c6:	4413      	add	r3, r2
 80074c8:	009b      	lsls	r3, r3, #2
 80074ca:	440b      	add	r3, r1
 80074cc:	3304      	adds	r3, #4
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	613b      	str	r3, [r7, #16]
 80074d2:	6a3b      	ldr	r3, [r7, #32]
 80074d4:	693a      	ldr	r2, [r7, #16]
 80074d6:	609a      	str	r2, [r3, #8]
 80074d8:	693b      	ldr	r3, [r7, #16]
 80074da:	689a      	ldr	r2, [r3, #8]
 80074dc:	6a3b      	ldr	r3, [r7, #32]
 80074de:	60da      	str	r2, [r3, #12]
 80074e0:	693b      	ldr	r3, [r7, #16]
 80074e2:	689b      	ldr	r3, [r3, #8]
 80074e4:	6a3a      	ldr	r2, [r7, #32]
 80074e6:	3204      	adds	r2, #4
 80074e8:	605a      	str	r2, [r3, #4]
 80074ea:	6a3b      	ldr	r3, [r7, #32]
 80074ec:	1d1a      	adds	r2, r3, #4
 80074ee:	693b      	ldr	r3, [r7, #16]
 80074f0:	609a      	str	r2, [r3, #8]
 80074f2:	6a3b      	ldr	r3, [r7, #32]
 80074f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074f6:	4613      	mov	r3, r2
 80074f8:	009b      	lsls	r3, r3, #2
 80074fa:	4413      	add	r3, r2
 80074fc:	009b      	lsls	r3, r3, #2
 80074fe:	4a27      	ldr	r2, [pc, #156]	@ (800759c <xTaskRemoveFromEventList+0x1a8>)
 8007500:	441a      	add	r2, r3
 8007502:	6a3b      	ldr	r3, [r7, #32]
 8007504:	615a      	str	r2, [r3, #20]
 8007506:	6a3b      	ldr	r3, [r7, #32]
 8007508:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800750a:	4924      	ldr	r1, [pc, #144]	@ (800759c <xTaskRemoveFromEventList+0x1a8>)
 800750c:	4613      	mov	r3, r2
 800750e:	009b      	lsls	r3, r3, #2
 8007510:	4413      	add	r3, r2
 8007512:	009b      	lsls	r3, r3, #2
 8007514:	440b      	add	r3, r1
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	6a3a      	ldr	r2, [r7, #32]
 800751a:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800751c:	1c59      	adds	r1, r3, #1
 800751e:	481f      	ldr	r0, [pc, #124]	@ (800759c <xTaskRemoveFromEventList+0x1a8>)
 8007520:	4613      	mov	r3, r2
 8007522:	009b      	lsls	r3, r3, #2
 8007524:	4413      	add	r3, r2
 8007526:	009b      	lsls	r3, r3, #2
 8007528:	4403      	add	r3, r0
 800752a:	6019      	str	r1, [r3, #0]
 800752c:	e01b      	b.n	8007566 <xTaskRemoveFromEventList+0x172>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800752e:	4b1c      	ldr	r3, [pc, #112]	@ (80075a0 <xTaskRemoveFromEventList+0x1ac>)
 8007530:	685b      	ldr	r3, [r3, #4]
 8007532:	61bb      	str	r3, [r7, #24]
 8007534:	6a3b      	ldr	r3, [r7, #32]
 8007536:	69ba      	ldr	r2, [r7, #24]
 8007538:	61da      	str	r2, [r3, #28]
 800753a:	69bb      	ldr	r3, [r7, #24]
 800753c:	689a      	ldr	r2, [r3, #8]
 800753e:	6a3b      	ldr	r3, [r7, #32]
 8007540:	621a      	str	r2, [r3, #32]
 8007542:	69bb      	ldr	r3, [r7, #24]
 8007544:	689b      	ldr	r3, [r3, #8]
 8007546:	6a3a      	ldr	r2, [r7, #32]
 8007548:	3218      	adds	r2, #24
 800754a:	605a      	str	r2, [r3, #4]
 800754c:	6a3b      	ldr	r3, [r7, #32]
 800754e:	f103 0218 	add.w	r2, r3, #24
 8007552:	69bb      	ldr	r3, [r7, #24]
 8007554:	609a      	str	r2, [r3, #8]
 8007556:	6a3b      	ldr	r3, [r7, #32]
 8007558:	4a11      	ldr	r2, [pc, #68]	@ (80075a0 <xTaskRemoveFromEventList+0x1ac>)
 800755a:	629a      	str	r2, [r3, #40]	@ 0x28
 800755c:	4b10      	ldr	r3, [pc, #64]	@ (80075a0 <xTaskRemoveFromEventList+0x1ac>)
 800755e:	681b      	ldr	r3, [r3, #0]
 8007560:	3301      	adds	r3, #1
 8007562:	4a0f      	ldr	r2, [pc, #60]	@ (80075a0 <xTaskRemoveFromEventList+0x1ac>)
 8007564:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007566:	6a3b      	ldr	r3, [r7, #32]
 8007568:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800756a:	4b0e      	ldr	r3, [pc, #56]	@ (80075a4 <xTaskRemoveFromEventList+0x1b0>)
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007570:	429a      	cmp	r2, r3
 8007572:	d905      	bls.n	8007580 <xTaskRemoveFromEventList+0x18c>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 8007574:	2301      	movs	r3, #1
 8007576:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 8007578:	4b0b      	ldr	r3, [pc, #44]	@ (80075a8 <xTaskRemoveFromEventList+0x1b4>)
 800757a:	2201      	movs	r2, #1
 800757c:	601a      	str	r2, [r3, #0]
 800757e:	e001      	b.n	8007584 <xTaskRemoveFromEventList+0x190>
        }
        else
        {
            xReturn = pdFALSE;
 8007580:	2300      	movs	r3, #0
 8007582:	627b      	str	r3, [r7, #36]	@ 0x24
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
    return xReturn;
 8007584:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007586:	4618      	mov	r0, r3
 8007588:	372c      	adds	r7, #44	@ 0x2c
 800758a:	46bd      	mov	sp, r7
 800758c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007590:	4770      	bx	lr
 8007592:	bf00      	nop
 8007594:	24003550 	.word	0x24003550
 8007598:	24003530 	.word	0x24003530
 800759c:	24003440 	.word	0x24003440
 80075a0:	240034fc 	.word	0x240034fc
 80075a4:	2400343c 	.word	0x2400343c
 80075a8:	2400353c 	.word	0x2400353c

080075ac <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80075ac:	b480      	push	{r7}
 80075ae:	b083      	sub	sp, #12
 80075b0:	af00      	add	r7, sp, #0
 80075b2:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 80075b4:	4b06      	ldr	r3, [pc, #24]	@ (80075d0 <vTaskInternalSetTimeOutState+0x24>)
 80075b6:	681a      	ldr	r2, [r3, #0]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 80075bc:	4b05      	ldr	r3, [pc, #20]	@ (80075d4 <vTaskInternalSetTimeOutState+0x28>)
 80075be:	681a      	ldr	r2, [r3, #0]
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
}
 80075c4:	bf00      	nop
 80075c6:	370c      	adds	r7, #12
 80075c8:	46bd      	mov	sp, r7
 80075ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075ce:	4770      	bx	lr
 80075d0:	24003540 	.word	0x24003540
 80075d4:	2400352c 	.word	0x2400352c

080075d8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 80075d8:	b580      	push	{r7, lr}
 80075da:	b088      	sub	sp, #32
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
 80075e0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2b00      	cmp	r3, #0
 80075e6:	d10d      	bne.n	8007604 <xTaskCheckForTimeOut+0x2c>
    __asm volatile
 80075e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80075ec:	b672      	cpsid	i
 80075ee:	f383 8811 	msr	BASEPRI, r3
 80075f2:	f3bf 8f6f 	isb	sy
 80075f6:	f3bf 8f4f 	dsb	sy
 80075fa:	b662      	cpsie	i
 80075fc:	613b      	str	r3, [r7, #16]
}
 80075fe:	bf00      	nop
 8007600:	bf00      	nop
 8007602:	e7fd      	b.n	8007600 <xTaskCheckForTimeOut+0x28>
    configASSERT( pxTicksToWait );
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d10d      	bne.n	8007626 <xTaskCheckForTimeOut+0x4e>
    __asm volatile
 800760a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800760e:	b672      	cpsid	i
 8007610:	f383 8811 	msr	BASEPRI, r3
 8007614:	f3bf 8f6f 	isb	sy
 8007618:	f3bf 8f4f 	dsb	sy
 800761c:	b662      	cpsie	i
 800761e:	60fb      	str	r3, [r7, #12]
}
 8007620:	bf00      	nop
 8007622:	bf00      	nop
 8007624:	e7fd      	b.n	8007622 <xTaskCheckForTimeOut+0x4a>

    taskENTER_CRITICAL();
 8007626:	f000 fffd 	bl	8008624 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800762a:	4b1b      	ldr	r3, [pc, #108]	@ (8007698 <xTaskCheckForTimeOut+0xc0>)
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	685b      	ldr	r3, [r3, #4]
 8007634:	69ba      	ldr	r2, [r7, #24]
 8007636:	1ad3      	subs	r3, r2, r3
 8007638:	617b      	str	r3, [r7, #20]
                xReturn = pdFALSE;
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681a      	ldr	r2, [r3, #0]
 800763e:	4b17      	ldr	r3, [pc, #92]	@ (800769c <xTaskCheckForTimeOut+0xc4>)
 8007640:	681b      	ldr	r3, [r3, #0]
 8007642:	429a      	cmp	r2, r3
 8007644:	d00a      	beq.n	800765c <xTaskCheckForTimeOut+0x84>
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	685b      	ldr	r3, [r3, #4]
 800764a:	69ba      	ldr	r2, [r7, #24]
 800764c:	429a      	cmp	r2, r3
 800764e:	d305      	bcc.n	800765c <xTaskCheckForTimeOut+0x84>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 8007650:	2301      	movs	r3, #1
 8007652:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	2200      	movs	r2, #0
 8007658:	601a      	str	r2, [r3, #0]
 800765a:	e015      	b.n	8007688 <xTaskCheckForTimeOut+0xb0>
        }
        else if( xElapsedTime < *pxTicksToWait )
 800765c:	683b      	ldr	r3, [r7, #0]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	697a      	ldr	r2, [r7, #20]
 8007662:	429a      	cmp	r2, r3
 8007664:	d20b      	bcs.n	800767e <xTaskCheckForTimeOut+0xa6>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 8007666:	683b      	ldr	r3, [r7, #0]
 8007668:	681a      	ldr	r2, [r3, #0]
 800766a:	697b      	ldr	r3, [r7, #20]
 800766c:	1ad2      	subs	r2, r2, r3
 800766e:	683b      	ldr	r3, [r7, #0]
 8007670:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f7ff ff9a 	bl	80075ac <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8007678:	2300      	movs	r3, #0
 800767a:	61fb      	str	r3, [r7, #28]
 800767c:	e004      	b.n	8007688 <xTaskCheckForTimeOut+0xb0>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800767e:	683b      	ldr	r3, [r7, #0]
 8007680:	2200      	movs	r2, #0
 8007682:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 8007684:	2301      	movs	r3, #1
 8007686:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8007688:	f001 f802 	bl	8008690 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );

    return xReturn;
 800768c:	69fb      	ldr	r3, [r7, #28]
}
 800768e:	4618      	mov	r0, r3
 8007690:	3720      	adds	r7, #32
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}
 8007696:	bf00      	nop
 8007698:	2400352c 	.word	0x2400352c
 800769c:	24003540 	.word	0x24003540

080076a0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80076a0:	b480      	push	{r7}
 80076a2:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 80076a4:	4b03      	ldr	r3, [pc, #12]	@ (80076b4 <vTaskMissedYield+0x14>)
 80076a6:	2201      	movs	r2, #1
 80076a8:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
}
 80076aa:	bf00      	nop
 80076ac:	46bd      	mov	sp, r7
 80076ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b2:	4770      	bx	lr
 80076b4:	2400353c 	.word	0x2400353c

080076b8 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80076b8:	b580      	push	{r7, lr}
 80076ba:	b082      	sub	sp, #8
 80076bc:	af00      	add	r7, sp, #0
 80076be:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 80076c0:	f000 f84c 	bl	800775c <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 80076c4:	4b06      	ldr	r3, [pc, #24]	@ (80076e0 <prvIdleTask+0x28>)
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d9f9      	bls.n	80076c0 <prvIdleTask+0x8>
            {
                taskYIELD();
 80076cc:	4b05      	ldr	r3, [pc, #20]	@ (80076e4 <prvIdleTask+0x2c>)
 80076ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076d2:	601a      	str	r2, [r3, #0]
 80076d4:	f3bf 8f4f 	dsb	sy
 80076d8:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 80076dc:	e7f0      	b.n	80076c0 <prvIdleTask+0x8>
 80076de:	bf00      	nop
 80076e0:	24003440 	.word	0x24003440
 80076e4:	e000ed04 	.word	0xe000ed04

080076e8 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	b082      	sub	sp, #8
 80076ec:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80076ee:	2300      	movs	r3, #0
 80076f0:	607b      	str	r3, [r7, #4]
 80076f2:	e00c      	b.n	800770e <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80076f4:	687a      	ldr	r2, [r7, #4]
 80076f6:	4613      	mov	r3, r2
 80076f8:	009b      	lsls	r3, r3, #2
 80076fa:	4413      	add	r3, r2
 80076fc:	009b      	lsls	r3, r3, #2
 80076fe:	4a10      	ldr	r2, [pc, #64]	@ (8007740 <prvInitialiseTaskLists+0x58>)
 8007700:	4413      	add	r3, r2
 8007702:	4618      	mov	r0, r3
 8007704:	f7fd fee8 	bl	80054d8 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	3301      	adds	r3, #1
 800770c:	607b      	str	r3, [r7, #4]
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2b06      	cmp	r3, #6
 8007712:	d9ef      	bls.n	80076f4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 8007714:	480b      	ldr	r0, [pc, #44]	@ (8007744 <prvInitialiseTaskLists+0x5c>)
 8007716:	f7fd fedf 	bl	80054d8 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800771a:	480b      	ldr	r0, [pc, #44]	@ (8007748 <prvInitialiseTaskLists+0x60>)
 800771c:	f7fd fedc 	bl	80054d8 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 8007720:	480a      	ldr	r0, [pc, #40]	@ (800774c <prvInitialiseTaskLists+0x64>)
 8007722:	f7fd fed9 	bl	80054d8 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 8007726:	480a      	ldr	r0, [pc, #40]	@ (8007750 <prvInitialiseTaskLists+0x68>)
 8007728:	f7fd fed6 	bl	80054d8 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800772c:	4b09      	ldr	r3, [pc, #36]	@ (8007754 <prvInitialiseTaskLists+0x6c>)
 800772e:	4a05      	ldr	r2, [pc, #20]	@ (8007744 <prvInitialiseTaskLists+0x5c>)
 8007730:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007732:	4b09      	ldr	r3, [pc, #36]	@ (8007758 <prvInitialiseTaskLists+0x70>)
 8007734:	4a04      	ldr	r2, [pc, #16]	@ (8007748 <prvInitialiseTaskLists+0x60>)
 8007736:	601a      	str	r2, [r3, #0]
}
 8007738:	bf00      	nop
 800773a:	3708      	adds	r7, #8
 800773c:	46bd      	mov	sp, r7
 800773e:	bd80      	pop	{r7, pc}
 8007740:	24003440 	.word	0x24003440
 8007744:	240034cc 	.word	0x240034cc
 8007748:	240034e0 	.word	0x240034e0
 800774c:	240034fc 	.word	0x240034fc
 8007750:	24003510 	.word	0x24003510
 8007754:	240034f4 	.word	0x240034f4
 8007758:	240034f8 	.word	0x240034f8

0800775c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b082      	sub	sp, #8
 8007760:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007762:	e019      	b.n	8007798 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8007764:	f000 ff5e 	bl	8008624 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8007768:	4b10      	ldr	r3, [pc, #64]	@ (80077ac <prvCheckTasksWaitingTermination+0x50>)
 800776a:	68db      	ldr	r3, [r3, #12]
 800776c:	68db      	ldr	r3, [r3, #12]
 800776e:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	3304      	adds	r3, #4
 8007774:	4618      	mov	r0, r3
 8007776:	f7fd ff39 	bl	80055ec <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800777a:	4b0d      	ldr	r3, [pc, #52]	@ (80077b0 <prvCheckTasksWaitingTermination+0x54>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	3b01      	subs	r3, #1
 8007780:	4a0b      	ldr	r2, [pc, #44]	@ (80077b0 <prvCheckTasksWaitingTermination+0x54>)
 8007782:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8007784:	4b0b      	ldr	r3, [pc, #44]	@ (80077b4 <prvCheckTasksWaitingTermination+0x58>)
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	3b01      	subs	r3, #1
 800778a:	4a0a      	ldr	r2, [pc, #40]	@ (80077b4 <prvCheckTasksWaitingTermination+0x58>)
 800778c:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 800778e:	f000 ff7f 	bl	8008690 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f000 f810 	bl	80077b8 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007798:	4b06      	ldr	r3, [pc, #24]	@ (80077b4 <prvCheckTasksWaitingTermination+0x58>)
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d1e1      	bne.n	8007764 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 80077a0:	bf00      	nop
 80077a2:	bf00      	nop
 80077a4:	3708      	adds	r7, #8
 80077a6:	46bd      	mov	sp, r7
 80077a8:	bd80      	pop	{r7, pc}
 80077aa:	bf00      	nop
 80077ac:	24003510 	.word	0x24003510
 80077b0:	24003528 	.word	0x24003528
 80077b4:	24003524 	.word	0x24003524

080077b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 80077b8:	b580      	push	{r7, lr}
 80077ba:	b084      	sub	sp, #16
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80077c0:	687b      	ldr	r3, [r7, #4]
 80077c2:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	d108      	bne.n	80077dc <prvDeleteTCB+0x24>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 80077ca:	687b      	ldr	r3, [r7, #4]
 80077cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80077ce:	4618      	mov	r0, r3
 80077d0:	f001 f99a 	bl	8008b08 <vPortFree>
                vPortFree( pxTCB );
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f001 f997 	bl	8008b08 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 80077da:	e01b      	b.n	8007814 <prvDeleteTCB+0x5c>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d103      	bne.n	80077ee <prvDeleteTCB+0x36>
                vPortFree( pxTCB );
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f001 f98e 	bl	8008b08 <vPortFree>
    }
 80077ec:	e012      	b.n	8007814 <prvDeleteTCB+0x5c>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80077f4:	2b02      	cmp	r3, #2
 80077f6:	d00d      	beq.n	8007814 <prvDeleteTCB+0x5c>
    __asm volatile
 80077f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80077fc:	b672      	cpsid	i
 80077fe:	f383 8811 	msr	BASEPRI, r3
 8007802:	f3bf 8f6f 	isb	sy
 8007806:	f3bf 8f4f 	dsb	sy
 800780a:	b662      	cpsie	i
 800780c:	60fb      	str	r3, [r7, #12]
}
 800780e:	bf00      	nop
 8007810:	bf00      	nop
 8007812:	e7fd      	b.n	8007810 <prvDeleteTCB+0x58>
    }
 8007814:	bf00      	nop
 8007816:	3710      	adds	r7, #16
 8007818:	46bd      	mov	sp, r7
 800781a:	bd80      	pop	{r7, pc}

0800781c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800781c:	b480      	push	{r7}
 800781e:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007820:	4b0a      	ldr	r3, [pc, #40]	@ (800784c <prvResetNextTaskUnblockTime+0x30>)
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	681b      	ldr	r3, [r3, #0]
 8007826:	2b00      	cmp	r3, #0
 8007828:	d104      	bne.n	8007834 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800782a:	4b09      	ldr	r3, [pc, #36]	@ (8007850 <prvResetNextTaskUnblockTime+0x34>)
 800782c:	f04f 32ff 	mov.w	r2, #4294967295
 8007830:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8007832:	e005      	b.n	8007840 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8007834:	4b05      	ldr	r3, [pc, #20]	@ (800784c <prvResetNextTaskUnblockTime+0x30>)
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68db      	ldr	r3, [r3, #12]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	4a04      	ldr	r2, [pc, #16]	@ (8007850 <prvResetNextTaskUnblockTime+0x34>)
 800783e:	6013      	str	r3, [r2, #0]
}
 8007840:	bf00      	nop
 8007842:	46bd      	mov	sp, r7
 8007844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007848:	4770      	bx	lr
 800784a:	bf00      	nop
 800784c:	240034f4 	.word	0x240034f4
 8007850:	24003548 	.word	0x24003548

08007854 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8007854:	b480      	push	{r7}
 8007856:	b083      	sub	sp, #12
 8007858:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800785a:	4b0b      	ldr	r3, [pc, #44]	@ (8007888 <xTaskGetSchedulerState+0x34>)
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	2b00      	cmp	r3, #0
 8007860:	d102      	bne.n	8007868 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8007862:	2301      	movs	r3, #1
 8007864:	607b      	str	r3, [r7, #4]
 8007866:	e008      	b.n	800787a <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8007868:	4b08      	ldr	r3, [pc, #32]	@ (800788c <xTaskGetSchedulerState+0x38>)
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	2b00      	cmp	r3, #0
 800786e:	d102      	bne.n	8007876 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8007870:	2302      	movs	r3, #2
 8007872:	607b      	str	r3, [r7, #4]
 8007874:	e001      	b.n	800787a <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8007876:	2300      	movs	r3, #0
 8007878:	607b      	str	r3, [r7, #4]
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );

        return xReturn;
 800787a:	687b      	ldr	r3, [r7, #4]
    }
 800787c:	4618      	mov	r0, r3
 800787e:	370c      	adds	r7, #12
 8007880:	46bd      	mov	sp, r7
 8007882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007886:	4770      	bx	lr
 8007888:	24003534 	.word	0x24003534
 800788c:	24003550 	.word	0x24003550

08007890 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 8007890:	b580      	push	{r7, lr}
 8007892:	b086      	sub	sp, #24
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800789c:	2300      	movs	r3, #0
 800789e:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	2b00      	cmp	r3, #0
 80078a4:	f000 8089 	beq.w	80079ba <xTaskPriorityInherit+0x12a>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80078a8:	693b      	ldr	r3, [r7, #16]
 80078aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078ac:	4b45      	ldr	r3, [pc, #276]	@ (80079c4 <xTaskPriorityInherit+0x134>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d278      	bcs.n	80079a8 <xTaskPriorityInherit+0x118>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 80078b6:	693b      	ldr	r3, [r7, #16]
 80078b8:	699b      	ldr	r3, [r3, #24]
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	db06      	blt.n	80078cc <xTaskPriorityInherit+0x3c>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 80078be:	4b41      	ldr	r3, [pc, #260]	@ (80079c4 <xTaskPriorityInherit+0x134>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078c4:	f1c3 0207 	rsb	r2, r3, #7
 80078c8:	693b      	ldr	r3, [r7, #16]
 80078ca:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80078cc:	693b      	ldr	r3, [r7, #16]
 80078ce:	6959      	ldr	r1, [r3, #20]
 80078d0:	693b      	ldr	r3, [r7, #16]
 80078d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80078d4:	4613      	mov	r3, r2
 80078d6:	009b      	lsls	r3, r3, #2
 80078d8:	4413      	add	r3, r2
 80078da:	009b      	lsls	r3, r3, #2
 80078dc:	4a3a      	ldr	r2, [pc, #232]	@ (80079c8 <xTaskPriorityInherit+0x138>)
 80078de:	4413      	add	r3, r2
 80078e0:	4299      	cmp	r1, r3
 80078e2:	d159      	bne.n	8007998 <xTaskPriorityInherit+0x108>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80078e4:	693b      	ldr	r3, [r7, #16]
 80078e6:	3304      	adds	r3, #4
 80078e8:	4618      	mov	r0, r3
 80078ea:	f7fd fe7f 	bl	80055ec <uxListRemove>
 80078ee:	4603      	mov	r3, r0
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d10a      	bne.n	800790a <xTaskPriorityInherit+0x7a>
                    {
                        /* It is known that the task is in its ready list so
                         * there is no need to check again and the port level
                         * reset macro can be called directly. */
                        portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 80078f4:	693b      	ldr	r3, [r7, #16]
 80078f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078f8:	2201      	movs	r2, #1
 80078fa:	fa02 f303 	lsl.w	r3, r2, r3
 80078fe:	43da      	mvns	r2, r3
 8007900:	4b32      	ldr	r3, [pc, #200]	@ (80079cc <xTaskPriorityInherit+0x13c>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4013      	ands	r3, r2
 8007906:	4a31      	ldr	r2, [pc, #196]	@ (80079cc <xTaskPriorityInherit+0x13c>)
 8007908:	6013      	str	r3, [r2, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800790a:	4b2e      	ldr	r3, [pc, #184]	@ (80079c4 <xTaskPriorityInherit+0x134>)
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007910:	693b      	ldr	r3, [r7, #16]
 8007912:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 8007914:	693b      	ldr	r3, [r7, #16]
 8007916:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007918:	2201      	movs	r2, #1
 800791a:	409a      	lsls	r2, r3
 800791c:	4b2b      	ldr	r3, [pc, #172]	@ (80079cc <xTaskPriorityInherit+0x13c>)
 800791e:	681b      	ldr	r3, [r3, #0]
 8007920:	4313      	orrs	r3, r2
 8007922:	4a2a      	ldr	r2, [pc, #168]	@ (80079cc <xTaskPriorityInherit+0x13c>)
 8007924:	6013      	str	r3, [r2, #0]
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800792a:	4927      	ldr	r1, [pc, #156]	@ (80079c8 <xTaskPriorityInherit+0x138>)
 800792c:	4613      	mov	r3, r2
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	4413      	add	r3, r2
 8007932:	009b      	lsls	r3, r3, #2
 8007934:	440b      	add	r3, r1
 8007936:	3304      	adds	r3, #4
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	60fb      	str	r3, [r7, #12]
 800793c:	693b      	ldr	r3, [r7, #16]
 800793e:	68fa      	ldr	r2, [r7, #12]
 8007940:	609a      	str	r2, [r3, #8]
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	689a      	ldr	r2, [r3, #8]
 8007946:	693b      	ldr	r3, [r7, #16]
 8007948:	60da      	str	r2, [r3, #12]
 800794a:	68fb      	ldr	r3, [r7, #12]
 800794c:	689b      	ldr	r3, [r3, #8]
 800794e:	693a      	ldr	r2, [r7, #16]
 8007950:	3204      	adds	r2, #4
 8007952:	605a      	str	r2, [r3, #4]
 8007954:	693b      	ldr	r3, [r7, #16]
 8007956:	1d1a      	adds	r2, r3, #4
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	609a      	str	r2, [r3, #8]
 800795c:	693b      	ldr	r3, [r7, #16]
 800795e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007960:	4613      	mov	r3, r2
 8007962:	009b      	lsls	r3, r3, #2
 8007964:	4413      	add	r3, r2
 8007966:	009b      	lsls	r3, r3, #2
 8007968:	4a17      	ldr	r2, [pc, #92]	@ (80079c8 <xTaskPriorityInherit+0x138>)
 800796a:	441a      	add	r2, r3
 800796c:	693b      	ldr	r3, [r7, #16]
 800796e:	615a      	str	r2, [r3, #20]
 8007970:	693b      	ldr	r3, [r7, #16]
 8007972:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007974:	4914      	ldr	r1, [pc, #80]	@ (80079c8 <xTaskPriorityInherit+0x138>)
 8007976:	4613      	mov	r3, r2
 8007978:	009b      	lsls	r3, r3, #2
 800797a:	4413      	add	r3, r2
 800797c:	009b      	lsls	r3, r3, #2
 800797e:	440b      	add	r3, r1
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	693a      	ldr	r2, [r7, #16]
 8007984:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007986:	1c59      	adds	r1, r3, #1
 8007988:	480f      	ldr	r0, [pc, #60]	@ (80079c8 <xTaskPriorityInherit+0x138>)
 800798a:	4613      	mov	r3, r2
 800798c:	009b      	lsls	r3, r3, #2
 800798e:	4413      	add	r3, r2
 8007990:	009b      	lsls	r3, r3, #2
 8007992:	4403      	add	r3, r0
 8007994:	6019      	str	r1, [r3, #0]
 8007996:	e004      	b.n	80079a2 <xTaskPriorityInherit+0x112>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007998:	4b0a      	ldr	r3, [pc, #40]	@ (80079c4 <xTaskPriorityInherit+0x134>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 80079a2:	2301      	movs	r3, #1
 80079a4:	617b      	str	r3, [r7, #20]
 80079a6:	e008      	b.n	80079ba <xTaskPriorityInherit+0x12a>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80079a8:	693b      	ldr	r3, [r7, #16]
 80079aa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079ac:	4b05      	ldr	r3, [pc, #20]	@ (80079c4 <xTaskPriorityInherit+0x134>)
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079b2:	429a      	cmp	r2, r3
 80079b4:	d201      	bcs.n	80079ba <xTaskPriorityInherit+0x12a>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 80079b6:	2301      	movs	r3, #1
 80079b8:	617b      	str	r3, [r7, #20]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );

        return xReturn;
 80079ba:	697b      	ldr	r3, [r7, #20]
    }
 80079bc:	4618      	mov	r0, r3
 80079be:	3718      	adds	r7, #24
 80079c0:	46bd      	mov	sp, r7
 80079c2:	bd80      	pop	{r7, pc}
 80079c4:	2400343c 	.word	0x2400343c
 80079c8:	24003440 	.word	0x24003440
 80079cc:	24003530 	.word	0x24003530

080079d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 80079d0:	b580      	push	{r7, lr}
 80079d2:	b088      	sub	sp, #32
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 80079dc:	2300      	movs	r3, #0
 80079de:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	f000 8094 	beq.w	8007b10 <xTaskPriorityDisinherit+0x140>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 80079e8:	4b4c      	ldr	r3, [pc, #304]	@ (8007b1c <xTaskPriorityDisinherit+0x14c>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	69ba      	ldr	r2, [r7, #24]
 80079ee:	429a      	cmp	r2, r3
 80079f0:	d00d      	beq.n	8007a0e <xTaskPriorityDisinherit+0x3e>
    __asm volatile
 80079f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079f6:	b672      	cpsid	i
 80079f8:	f383 8811 	msr	BASEPRI, r3
 80079fc:	f3bf 8f6f 	isb	sy
 8007a00:	f3bf 8f4f 	dsb	sy
 8007a04:	b662      	cpsie	i
 8007a06:	613b      	str	r3, [r7, #16]
}
 8007a08:	bf00      	nop
 8007a0a:	bf00      	nop
 8007a0c:	e7fd      	b.n	8007a0a <xTaskPriorityDisinherit+0x3a>
            configASSERT( pxTCB->uxMutexesHeld );
 8007a0e:	69bb      	ldr	r3, [r7, #24]
 8007a10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d10d      	bne.n	8007a32 <xTaskPriorityDisinherit+0x62>
    __asm volatile
 8007a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a1a:	b672      	cpsid	i
 8007a1c:	f383 8811 	msr	BASEPRI, r3
 8007a20:	f3bf 8f6f 	isb	sy
 8007a24:	f3bf 8f4f 	dsb	sy
 8007a28:	b662      	cpsie	i
 8007a2a:	60fb      	str	r3, [r7, #12]
}
 8007a2c:	bf00      	nop
 8007a2e:	bf00      	nop
 8007a30:	e7fd      	b.n	8007a2e <xTaskPriorityDisinherit+0x5e>
            ( pxTCB->uxMutexesHeld )--;
 8007a32:	69bb      	ldr	r3, [r7, #24]
 8007a34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a36:	1e5a      	subs	r2, r3, #1
 8007a38:	69bb      	ldr	r3, [r7, #24]
 8007a3a:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8007a3c:	69bb      	ldr	r3, [r7, #24]
 8007a3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007a40:	69bb      	ldr	r3, [r7, #24]
 8007a42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007a44:	429a      	cmp	r2, r3
 8007a46:	d063      	beq.n	8007b10 <xTaskPriorityDisinherit+0x140>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8007a48:	69bb      	ldr	r3, [r7, #24]
 8007a4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d15f      	bne.n	8007b10 <xTaskPriorityDisinherit+0x140>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007a50:	69bb      	ldr	r3, [r7, #24]
 8007a52:	3304      	adds	r3, #4
 8007a54:	4618      	mov	r0, r3
 8007a56:	f7fd fdc9 	bl	80055ec <uxListRemove>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d10a      	bne.n	8007a76 <xTaskPriorityDisinherit+0xa6>
                    {
                        portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8007a60:	69bb      	ldr	r3, [r7, #24]
 8007a62:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a64:	2201      	movs	r2, #1
 8007a66:	fa02 f303 	lsl.w	r3, r2, r3
 8007a6a:	43da      	mvns	r2, r3
 8007a6c:	4b2c      	ldr	r3, [pc, #176]	@ (8007b20 <xTaskPriorityDisinherit+0x150>)
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	4013      	ands	r3, r2
 8007a72:	4a2b      	ldr	r2, [pc, #172]	@ (8007b20 <xTaskPriorityDisinherit+0x150>)
 8007a74:	6013      	str	r3, [r2, #0]
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 8007a76:	69bb      	ldr	r3, [r7, #24]
 8007a78:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007a7a:	69bb      	ldr	r3, [r7, #24]
 8007a7c:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 8007a7e:	69bb      	ldr	r3, [r7, #24]
 8007a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a82:	f1c3 0207 	rsb	r2, r3, #7
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 8007a8a:	69bb      	ldr	r3, [r7, #24]
 8007a8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a8e:	2201      	movs	r2, #1
 8007a90:	409a      	lsls	r2, r3
 8007a92:	4b23      	ldr	r3, [pc, #140]	@ (8007b20 <xTaskPriorityDisinherit+0x150>)
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	4313      	orrs	r3, r2
 8007a98:	4a21      	ldr	r2, [pc, #132]	@ (8007b20 <xTaskPriorityDisinherit+0x150>)
 8007a9a:	6013      	str	r3, [r2, #0]
 8007a9c:	69bb      	ldr	r3, [r7, #24]
 8007a9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aa0:	4920      	ldr	r1, [pc, #128]	@ (8007b24 <xTaskPriorityDisinherit+0x154>)
 8007aa2:	4613      	mov	r3, r2
 8007aa4:	009b      	lsls	r3, r3, #2
 8007aa6:	4413      	add	r3, r2
 8007aa8:	009b      	lsls	r3, r3, #2
 8007aaa:	440b      	add	r3, r1
 8007aac:	3304      	adds	r3, #4
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	617b      	str	r3, [r7, #20]
 8007ab2:	69bb      	ldr	r3, [r7, #24]
 8007ab4:	697a      	ldr	r2, [r7, #20]
 8007ab6:	609a      	str	r2, [r3, #8]
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	689a      	ldr	r2, [r3, #8]
 8007abc:	69bb      	ldr	r3, [r7, #24]
 8007abe:	60da      	str	r2, [r3, #12]
 8007ac0:	697b      	ldr	r3, [r7, #20]
 8007ac2:	689b      	ldr	r3, [r3, #8]
 8007ac4:	69ba      	ldr	r2, [r7, #24]
 8007ac6:	3204      	adds	r2, #4
 8007ac8:	605a      	str	r2, [r3, #4]
 8007aca:	69bb      	ldr	r3, [r7, #24]
 8007acc:	1d1a      	adds	r2, r3, #4
 8007ace:	697b      	ldr	r3, [r7, #20]
 8007ad0:	609a      	str	r2, [r3, #8]
 8007ad2:	69bb      	ldr	r3, [r7, #24]
 8007ad4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ad6:	4613      	mov	r3, r2
 8007ad8:	009b      	lsls	r3, r3, #2
 8007ada:	4413      	add	r3, r2
 8007adc:	009b      	lsls	r3, r3, #2
 8007ade:	4a11      	ldr	r2, [pc, #68]	@ (8007b24 <xTaskPriorityDisinherit+0x154>)
 8007ae0:	441a      	add	r2, r3
 8007ae2:	69bb      	ldr	r3, [r7, #24]
 8007ae4:	615a      	str	r2, [r3, #20]
 8007ae6:	69bb      	ldr	r3, [r7, #24]
 8007ae8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007aea:	490e      	ldr	r1, [pc, #56]	@ (8007b24 <xTaskPriorityDisinherit+0x154>)
 8007aec:	4613      	mov	r3, r2
 8007aee:	009b      	lsls	r3, r3, #2
 8007af0:	4413      	add	r3, r2
 8007af2:	009b      	lsls	r3, r3, #2
 8007af4:	440b      	add	r3, r1
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	69ba      	ldr	r2, [r7, #24]
 8007afa:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007afc:	1c59      	adds	r1, r3, #1
 8007afe:	4809      	ldr	r0, [pc, #36]	@ (8007b24 <xTaskPriorityDisinherit+0x154>)
 8007b00:	4613      	mov	r3, r2
 8007b02:	009b      	lsls	r3, r3, #2
 8007b04:	4413      	add	r3, r2
 8007b06:	009b      	lsls	r3, r3, #2
 8007b08:	4403      	add	r3, r0
 8007b0a:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	61fb      	str	r3, [r7, #28]
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );

        return xReturn;
 8007b10:	69fb      	ldr	r3, [r7, #28]
    }
 8007b12:	4618      	mov	r0, r3
 8007b14:	3720      	adds	r7, #32
 8007b16:	46bd      	mov	sp, r7
 8007b18:	bd80      	pop	{r7, pc}
 8007b1a:	bf00      	nop
 8007b1c:	2400343c 	.word	0x2400343c
 8007b20:	24003530 	.word	0x24003530
 8007b24:	24003440 	.word	0x24003440

08007b28 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 8007b28:	b580      	push	{r7, lr}
 8007b2a:	b08a      	sub	sp, #40	@ 0x28
 8007b2c:	af00      	add	r7, sp, #0
 8007b2e:	6078      	str	r0, [r7, #4]
 8007b30:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 8007b36:	2301      	movs	r3, #1
 8007b38:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	f000 80aa 	beq.w	8007c96 <vTaskPriorityDisinheritAfterTimeout+0x16e>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 8007b42:	6a3b      	ldr	r3, [r7, #32]
 8007b44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d10d      	bne.n	8007b66 <vTaskPriorityDisinheritAfterTimeout+0x3e>
    __asm volatile
 8007b4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b4e:	b672      	cpsid	i
 8007b50:	f383 8811 	msr	BASEPRI, r3
 8007b54:	f3bf 8f6f 	isb	sy
 8007b58:	f3bf 8f4f 	dsb	sy
 8007b5c:	b662      	cpsie	i
 8007b5e:	613b      	str	r3, [r7, #16]
}
 8007b60:	bf00      	nop
 8007b62:	bf00      	nop
 8007b64:	e7fd      	b.n	8007b62 <vTaskPriorityDisinheritAfterTimeout+0x3a>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8007b66:	6a3b      	ldr	r3, [r7, #32]
 8007b68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b6a:	683a      	ldr	r2, [r7, #0]
 8007b6c:	429a      	cmp	r2, r3
 8007b6e:	d902      	bls.n	8007b76 <vTaskPriorityDisinheritAfterTimeout+0x4e>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	627b      	str	r3, [r7, #36]	@ 0x24
 8007b74:	e002      	b.n	8007b7c <vTaskPriorityDisinheritAfterTimeout+0x54>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 8007b76:	6a3b      	ldr	r3, [r7, #32]
 8007b78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b7a:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 8007b7c:	6a3b      	ldr	r3, [r7, #32]
 8007b7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007b80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b82:	429a      	cmp	r2, r3
 8007b84:	f000 8087 	beq.w	8007c96 <vTaskPriorityDisinheritAfterTimeout+0x16e>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007b88:	6a3b      	ldr	r3, [r7, #32]
 8007b8a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007b8c:	69fa      	ldr	r2, [r7, #28]
 8007b8e:	429a      	cmp	r2, r3
 8007b90:	f040 8081 	bne.w	8007c96 <vTaskPriorityDisinheritAfterTimeout+0x16e>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 8007b94:	4b42      	ldr	r3, [pc, #264]	@ (8007ca0 <vTaskPriorityDisinheritAfterTimeout+0x178>)
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	6a3a      	ldr	r2, [r7, #32]
 8007b9a:	429a      	cmp	r2, r3
 8007b9c:	d10d      	bne.n	8007bba <vTaskPriorityDisinheritAfterTimeout+0x92>
    __asm volatile
 8007b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ba2:	b672      	cpsid	i
 8007ba4:	f383 8811 	msr	BASEPRI, r3
 8007ba8:	f3bf 8f6f 	isb	sy
 8007bac:	f3bf 8f4f 	dsb	sy
 8007bb0:	b662      	cpsie	i
 8007bb2:	60fb      	str	r3, [r7, #12]
}
 8007bb4:	bf00      	nop
 8007bb6:	bf00      	nop
 8007bb8:	e7fd      	b.n	8007bb6 <vTaskPriorityDisinheritAfterTimeout+0x8e>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007bba:	6a3b      	ldr	r3, [r7, #32]
 8007bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bbe:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 8007bc0:	6a3b      	ldr	r3, [r7, #32]
 8007bc2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bc4:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 8007bc6:	6a3b      	ldr	r3, [r7, #32]
 8007bc8:	699b      	ldr	r3, [r3, #24]
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	db04      	blt.n	8007bd8 <vTaskPriorityDisinheritAfterTimeout+0xb0>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 8007bce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd0:	f1c3 0207 	rsb	r2, r3, #7
 8007bd4:	6a3b      	ldr	r3, [r7, #32]
 8007bd6:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8007bd8:	6a3b      	ldr	r3, [r7, #32]
 8007bda:	6959      	ldr	r1, [r3, #20]
 8007bdc:	69ba      	ldr	r2, [r7, #24]
 8007bde:	4613      	mov	r3, r2
 8007be0:	009b      	lsls	r3, r3, #2
 8007be2:	4413      	add	r3, r2
 8007be4:	009b      	lsls	r3, r3, #2
 8007be6:	4a2f      	ldr	r2, [pc, #188]	@ (8007ca4 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8007be8:	4413      	add	r3, r2
 8007bea:	4299      	cmp	r1, r3
 8007bec:	d153      	bne.n	8007c96 <vTaskPriorityDisinheritAfterTimeout+0x16e>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007bee:	6a3b      	ldr	r3, [r7, #32]
 8007bf0:	3304      	adds	r3, #4
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	f7fd fcfa 	bl	80055ec <uxListRemove>
 8007bf8:	4603      	mov	r3, r0
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d10a      	bne.n	8007c14 <vTaskPriorityDisinheritAfterTimeout+0xec>
                        {
                            /* It is known that the task is in its ready list so
                             * there is no need to check again and the port level
                             * reset macro can be called directly. */
                            portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 8007bfe:	6a3b      	ldr	r3, [r7, #32]
 8007c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c02:	2201      	movs	r2, #1
 8007c04:	fa02 f303 	lsl.w	r3, r2, r3
 8007c08:	43da      	mvns	r2, r3
 8007c0a:	4b27      	ldr	r3, [pc, #156]	@ (8007ca8 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	4013      	ands	r3, r2
 8007c10:	4a25      	ldr	r2, [pc, #148]	@ (8007ca8 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 8007c12:	6013      	str	r3, [r2, #0]
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 8007c14:	6a3b      	ldr	r3, [r7, #32]
 8007c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c18:	2201      	movs	r2, #1
 8007c1a:	409a      	lsls	r2, r3
 8007c1c:	4b22      	ldr	r3, [pc, #136]	@ (8007ca8 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	4313      	orrs	r3, r2
 8007c22:	4a21      	ldr	r2, [pc, #132]	@ (8007ca8 <vTaskPriorityDisinheritAfterTimeout+0x180>)
 8007c24:	6013      	str	r3, [r2, #0]
 8007c26:	6a3b      	ldr	r3, [r7, #32]
 8007c28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c2a:	491e      	ldr	r1, [pc, #120]	@ (8007ca4 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8007c2c:	4613      	mov	r3, r2
 8007c2e:	009b      	lsls	r3, r3, #2
 8007c30:	4413      	add	r3, r2
 8007c32:	009b      	lsls	r3, r3, #2
 8007c34:	440b      	add	r3, r1
 8007c36:	3304      	adds	r3, #4
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	617b      	str	r3, [r7, #20]
 8007c3c:	6a3b      	ldr	r3, [r7, #32]
 8007c3e:	697a      	ldr	r2, [r7, #20]
 8007c40:	609a      	str	r2, [r3, #8]
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	689a      	ldr	r2, [r3, #8]
 8007c46:	6a3b      	ldr	r3, [r7, #32]
 8007c48:	60da      	str	r2, [r3, #12]
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	6a3a      	ldr	r2, [r7, #32]
 8007c50:	3204      	adds	r2, #4
 8007c52:	605a      	str	r2, [r3, #4]
 8007c54:	6a3b      	ldr	r3, [r7, #32]
 8007c56:	1d1a      	adds	r2, r3, #4
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	609a      	str	r2, [r3, #8]
 8007c5c:	6a3b      	ldr	r3, [r7, #32]
 8007c5e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c60:	4613      	mov	r3, r2
 8007c62:	009b      	lsls	r3, r3, #2
 8007c64:	4413      	add	r3, r2
 8007c66:	009b      	lsls	r3, r3, #2
 8007c68:	4a0e      	ldr	r2, [pc, #56]	@ (8007ca4 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8007c6a:	441a      	add	r2, r3
 8007c6c:	6a3b      	ldr	r3, [r7, #32]
 8007c6e:	615a      	str	r2, [r3, #20]
 8007c70:	6a3b      	ldr	r3, [r7, #32]
 8007c72:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007c74:	490b      	ldr	r1, [pc, #44]	@ (8007ca4 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8007c76:	4613      	mov	r3, r2
 8007c78:	009b      	lsls	r3, r3, #2
 8007c7a:	4413      	add	r3, r2
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	440b      	add	r3, r1
 8007c80:	681b      	ldr	r3, [r3, #0]
 8007c82:	6a3a      	ldr	r2, [r7, #32]
 8007c84:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8007c86:	1c59      	adds	r1, r3, #1
 8007c88:	4806      	ldr	r0, [pc, #24]	@ (8007ca4 <vTaskPriorityDisinheritAfterTimeout+0x17c>)
 8007c8a:	4613      	mov	r3, r2
 8007c8c:	009b      	lsls	r3, r3, #2
 8007c8e:	4413      	add	r3, r2
 8007c90:	009b      	lsls	r3, r3, #2
 8007c92:	4403      	add	r3, r0
 8007c94:	6019      	str	r1, [r3, #0]
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
    }
 8007c96:	bf00      	nop
 8007c98:	3728      	adds	r7, #40	@ 0x28
 8007c9a:	46bd      	mov	sp, r7
 8007c9c:	bd80      	pop	{r7, pc}
 8007c9e:	bf00      	nop
 8007ca0:	2400343c 	.word	0x2400343c
 8007ca4:	24003440 	.word	0x24003440
 8007ca8:	24003530 	.word	0x24003530

08007cac <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 8007cac:	b480      	push	{r7}
 8007cae:	b083      	sub	sp, #12
 8007cb0:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 8007cb2:	4b09      	ldr	r3, [pc, #36]	@ (8007cd8 <pvTaskIncrementMutexHeldCount+0x2c>)
 8007cb4:	681b      	ldr	r3, [r3, #0]
 8007cb6:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d004      	beq.n	8007cc8 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007cc2:	1c5a      	adds	r2, r3, #1
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	651a      	str	r2, [r3, #80]	@ 0x50
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );

        return pxTCB;
 8007cc8:	687b      	ldr	r3, [r7, #4]
    }
 8007cca:	4618      	mov	r0, r3
 8007ccc:	370c      	adds	r7, #12
 8007cce:	46bd      	mov	sp, r7
 8007cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cd4:	4770      	bx	lr
 8007cd6:	bf00      	nop
 8007cd8:	2400343c 	.word	0x2400343c

08007cdc <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8007cdc:	b580      	push	{r7, lr}
 8007cde:	b086      	sub	sp, #24
 8007ce0:	af00      	add	r7, sp, #0
 8007ce2:	6078      	str	r0, [r7, #4]
 8007ce4:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8007ce6:	4b22      	ldr	r3, [pc, #136]	@ (8007d70 <prvAddCurrentTaskToDelayedList+0x94>)
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	617b      	str	r3, [r7, #20]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8007cec:	4b21      	ldr	r3, [pc, #132]	@ (8007d74 <prvAddCurrentTaskToDelayedList+0x98>)
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	613b      	str	r3, [r7, #16]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8007cf2:	4b21      	ldr	r3, [pc, #132]	@ (8007d78 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	60fb      	str	r3, [r7, #12]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007cf8:	4b20      	ldr	r3, [pc, #128]	@ (8007d7c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	3304      	adds	r3, #4
 8007cfe:	4618      	mov	r0, r3
 8007d00:	f7fd fc74 	bl	80055ec <uxListRemove>
 8007d04:	4603      	mov	r3, r0
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d10b      	bne.n	8007d22 <prvAddCurrentTaskToDelayedList+0x46>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8007d0a:	4b1c      	ldr	r3, [pc, #112]	@ (8007d7c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d10:	2201      	movs	r2, #1
 8007d12:	fa02 f303 	lsl.w	r3, r2, r3
 8007d16:	43da      	mvns	r2, r3
 8007d18:	4b19      	ldr	r3, [pc, #100]	@ (8007d80 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007d1a:	681b      	ldr	r3, [r3, #0]
 8007d1c:	4013      	ands	r3, r2
 8007d1e:	4a18      	ldr	r2, [pc, #96]	@ (8007d80 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007d20:	6013      	str	r3, [r2, #0]
    #else /* INCLUDE_vTaskSuspend */
    {
        /* Calculate the time at which the task should be woken if the event
         * does not occur.  This may overflow but this doesn't matter, the kernel
         * will manage it correctly. */
        xTimeToWake = xConstTickCount + xTicksToWait;
 8007d22:	697a      	ldr	r2, [r7, #20]
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	4413      	add	r3, r2
 8007d28:	60bb      	str	r3, [r7, #8]

        /* The list item will be inserted in wake time order. */
        listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007d2a:	4b14      	ldr	r3, [pc, #80]	@ (8007d7c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	68ba      	ldr	r2, [r7, #8]
 8007d30:	605a      	str	r2, [r3, #4]

        if( xTimeToWake < xConstTickCount )
 8007d32:	68ba      	ldr	r2, [r7, #8]
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	429a      	cmp	r2, r3
 8007d38:	d207      	bcs.n	8007d4a <prvAddCurrentTaskToDelayedList+0x6e>
        {
            traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
            /* Wake time has overflowed.  Place this item in the overflow list. */
            vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8007d3a:	4b10      	ldr	r3, [pc, #64]	@ (8007d7c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	3304      	adds	r3, #4
 8007d40:	4619      	mov	r1, r3
 8007d42:	68f8      	ldr	r0, [r7, #12]
 8007d44:	f7fd fc19 	bl	800557a <vListInsert>

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8007d48:	e00e      	b.n	8007d68 <prvAddCurrentTaskToDelayedList+0x8c>
            vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8007d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8007d7c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	3304      	adds	r3, #4
 8007d50:	4619      	mov	r1, r3
 8007d52:	6938      	ldr	r0, [r7, #16]
 8007d54:	f7fd fc11 	bl	800557a <vListInsert>
            if( xTimeToWake < xNextTaskUnblockTime )
 8007d58:	4b0a      	ldr	r3, [pc, #40]	@ (8007d84 <prvAddCurrentTaskToDelayedList+0xa8>)
 8007d5a:	681b      	ldr	r3, [r3, #0]
 8007d5c:	68ba      	ldr	r2, [r7, #8]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d202      	bcs.n	8007d68 <prvAddCurrentTaskToDelayedList+0x8c>
                xNextTaskUnblockTime = xTimeToWake;
 8007d62:	4a08      	ldr	r2, [pc, #32]	@ (8007d84 <prvAddCurrentTaskToDelayedList+0xa8>)
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	6013      	str	r3, [r2, #0]
}
 8007d68:	bf00      	nop
 8007d6a:	3718      	adds	r7, #24
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	2400352c 	.word	0x2400352c
 8007d74:	240034f4 	.word	0x240034f4
 8007d78:	240034f8 	.word	0x240034f8
 8007d7c:	2400343c 	.word	0x2400343c
 8007d80:	24003530 	.word	0x24003530
 8007d84:	24003548 	.word	0x24003548

08007d88 <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 8007d88:	b480      	push	{r7}
 8007d8a:	b085      	sub	sp, #20
 8007d8c:	af00      	add	r7, sp, #0
 8007d8e:	60f8      	str	r0, [r7, #12]
 8007d90:	60b9      	str	r1, [r7, #8]
 8007d92:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	4a07      	ldr	r2, [pc, #28]	@ (8007db4 <vApplicationGetIdleTaskMemory+0x2c>)
 8007d98:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	4a06      	ldr	r2, [pc, #24]	@ (8007db8 <vApplicationGetIdleTaskMemory+0x30>)
 8007d9e:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	2280      	movs	r2, #128	@ 0x80
 8007da4:	601a      	str	r2, [r3, #0]
    }
 8007da6:	bf00      	nop
 8007da8:	3714      	adds	r7, #20
 8007daa:	46bd      	mov	sp, r7
 8007dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db0:	4770      	bx	lr
 8007db2:	bf00      	nop
 8007db4:	24003554 	.word	0x24003554
 8007db8:	240035b0 	.word	0x240035b0

08007dbc <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 8007dbc:	b480      	push	{r7}
 8007dbe:	b085      	sub	sp, #20
 8007dc0:	af00      	add	r7, sp, #0
 8007dc2:	60f8      	str	r0, [r7, #12]
 8007dc4:	60b9      	str	r1, [r7, #8]
 8007dc6:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 8007dc8:	68fb      	ldr	r3, [r7, #12]
 8007dca:	4a07      	ldr	r2, [pc, #28]	@ (8007de8 <vApplicationGetTimerTaskMemory+0x2c>)
 8007dcc:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	4a06      	ldr	r2, [pc, #24]	@ (8007dec <vApplicationGetTimerTaskMemory+0x30>)
 8007dd2:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007dda:	601a      	str	r2, [r3, #0]
    }
 8007ddc:	bf00      	nop
 8007dde:	3714      	adds	r7, #20
 8007de0:	46bd      	mov	sp, r7
 8007de2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de6:	4770      	bx	lr
 8007de8:	240037b0 	.word	0x240037b0
 8007dec:	2400380c 	.word	0x2400380c

08007df0 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b08a      	sub	sp, #40	@ 0x28
 8007df4:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8007df6:	2300      	movs	r3, #0
 8007df8:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8007dfa:	f000 fa6f 	bl	80082dc <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8007dfe:	4b1e      	ldr	r3, [pc, #120]	@ (8007e78 <xTimerCreateTimerTask+0x88>)
 8007e00:	681b      	ldr	r3, [r3, #0]
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d021      	beq.n	8007e4a <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8007e06:	2300      	movs	r3, #0
 8007e08:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 8007e0e:	1d3a      	adds	r2, r7, #4
 8007e10:	f107 0108 	add.w	r1, r7, #8
 8007e14:	f107 030c 	add.w	r3, r7, #12
 8007e18:	4618      	mov	r0, r3
 8007e1a:	f7ff ffcf 	bl	8007dbc <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8007e1e:	6879      	ldr	r1, [r7, #4]
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	9202      	str	r2, [sp, #8]
 8007e26:	9301      	str	r3, [sp, #4]
 8007e28:	2302      	movs	r3, #2
 8007e2a:	9300      	str	r3, [sp, #0]
 8007e2c:	2300      	movs	r3, #0
 8007e2e:	460a      	mov	r2, r1
 8007e30:	4912      	ldr	r1, [pc, #72]	@ (8007e7c <xTimerCreateTimerTask+0x8c>)
 8007e32:	4813      	ldr	r0, [pc, #76]	@ (8007e80 <xTimerCreateTimerTask+0x90>)
 8007e34:	f7fe fc6d 	bl	8006712 <xTaskCreateStatic>
 8007e38:	4603      	mov	r3, r0
 8007e3a:	4a12      	ldr	r2, [pc, #72]	@ (8007e84 <xTimerCreateTimerTask+0x94>)
 8007e3c:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 8007e3e:	4b11      	ldr	r3, [pc, #68]	@ (8007e84 <xTimerCreateTimerTask+0x94>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d001      	beq.n	8007e4a <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 8007e46:	2301      	movs	r3, #1
 8007e48:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8007e4a:	697b      	ldr	r3, [r7, #20]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d10d      	bne.n	8007e6c <xTimerCreateTimerTask+0x7c>
    __asm volatile
 8007e50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e54:	b672      	cpsid	i
 8007e56:	f383 8811 	msr	BASEPRI, r3
 8007e5a:	f3bf 8f6f 	isb	sy
 8007e5e:	f3bf 8f4f 	dsb	sy
 8007e62:	b662      	cpsie	i
 8007e64:	613b      	str	r3, [r7, #16]
}
 8007e66:	bf00      	nop
 8007e68:	bf00      	nop
 8007e6a:	e7fd      	b.n	8007e68 <xTimerCreateTimerTask+0x78>

        traceRETURN_xTimerCreateTimerTask( xReturn );

        return xReturn;
 8007e6c:	697b      	ldr	r3, [r7, #20]
    }
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3718      	adds	r7, #24
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}
 8007e76:	bf00      	nop
 8007e78:	24003c3c 	.word	0x24003c3c
 8007e7c:	08020c4c 	.word	0x08020c4c
 8007e80:	08007f2d 	.word	0x08007f2d
 8007e84:	24003c40 	.word	0x24003c40

08007e88 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8007e88:	b580      	push	{r7, lr}
 8007e8a:	b084      	sub	sp, #16
 8007e8c:	af00      	add	r7, sp, #0
 8007e8e:	60f8      	str	r0, [r7, #12]
 8007e90:	60b9      	str	r1, [r7, #8]
 8007e92:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007e94:	e008      	b.n	8007ea8 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	699b      	ldr	r3, [r3, #24]
 8007e9a:	68ba      	ldr	r2, [r7, #8]
 8007e9c:	4413      	add	r3, r2
 8007e9e:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007ea0:	68fb      	ldr	r3, [r7, #12]
 8007ea2:	6a1b      	ldr	r3, [r3, #32]
 8007ea4:	68f8      	ldr	r0, [r7, #12]
 8007ea6:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	699a      	ldr	r2, [r3, #24]
 8007eac:	68bb      	ldr	r3, [r7, #8]
 8007eae:	18d1      	adds	r1, r2, r3
 8007eb0:	68bb      	ldr	r3, [r7, #8]
 8007eb2:	687a      	ldr	r2, [r7, #4]
 8007eb4:	68f8      	ldr	r0, [r7, #12]
 8007eb6:	f000 f8df 	bl	8008078 <prvInsertTimerInActiveList>
 8007eba:	4603      	mov	r3, r0
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	d1ea      	bne.n	8007e96 <prvReloadTimer+0xe>
        }
    }
 8007ec0:	bf00      	nop
 8007ec2:	bf00      	nop
 8007ec4:	3710      	adds	r7, #16
 8007ec6:	46bd      	mov	sp, r7
 8007ec8:	bd80      	pop	{r7, pc}
	...

08007ecc <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8007ecc:	b580      	push	{r7, lr}
 8007ece:	b084      	sub	sp, #16
 8007ed0:	af00      	add	r7, sp, #0
 8007ed2:	6078      	str	r0, [r7, #4]
 8007ed4:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007ed6:	4b14      	ldr	r3, [pc, #80]	@ (8007f28 <prvProcessExpiredTimer+0x5c>)
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	68db      	ldr	r3, [r3, #12]
 8007edc:	68db      	ldr	r3, [r3, #12]
 8007ede:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	3304      	adds	r3, #4
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	f7fd fb81 	bl	80055ec <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ef0:	f003 0304 	and.w	r3, r3, #4
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d005      	beq.n	8007f04 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8007ef8:	683a      	ldr	r2, [r7, #0]
 8007efa:	6879      	ldr	r1, [r7, #4]
 8007efc:	68f8      	ldr	r0, [r7, #12]
 8007efe:	f7ff ffc3 	bl	8007e88 <prvReloadTimer>
 8007f02:	e008      	b.n	8007f16 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007f0a:	f023 0301 	bic.w	r3, r3, #1
 8007f0e:	b2da      	uxtb	r2, r3
 8007f10:	68fb      	ldr	r3, [r7, #12]
 8007f12:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	6a1b      	ldr	r3, [r3, #32]
 8007f1a:	68f8      	ldr	r0, [r7, #12]
 8007f1c:	4798      	blx	r3
    }
 8007f1e:	bf00      	nop
 8007f20:	3710      	adds	r7, #16
 8007f22:	46bd      	mov	sp, r7
 8007f24:	bd80      	pop	{r7, pc}
 8007f26:	bf00      	nop
 8007f28:	24003c34 	.word	0x24003c34

08007f2c <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8007f2c:	b580      	push	{r7, lr}
 8007f2e:	b084      	sub	sp, #16
 8007f30:	af00      	add	r7, sp, #0
 8007f32:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007f34:	f107 0308 	add.w	r3, r7, #8
 8007f38:	4618      	mov	r0, r3
 8007f3a:	f000 f859 	bl	8007ff0 <prvGetNextExpireTime>
 8007f3e:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007f40:	68bb      	ldr	r3, [r7, #8]
 8007f42:	4619      	mov	r1, r3
 8007f44:	68f8      	ldr	r0, [r7, #12]
 8007f46:	f000 f805 	bl	8007f54 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8007f4a:	f000 f8d7 	bl	80080fc <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007f4e:	bf00      	nop
 8007f50:	e7f0      	b.n	8007f34 <prvTimerTask+0x8>
	...

08007f54 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8007f54:	b580      	push	{r7, lr}
 8007f56:	b084      	sub	sp, #16
 8007f58:	af00      	add	r7, sp, #0
 8007f5a:	6078      	str	r0, [r7, #4]
 8007f5c:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8007f5e:	f7fe ff17 	bl	8006d90 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007f62:	f107 0308 	add.w	r3, r7, #8
 8007f66:	4618      	mov	r0, r3
 8007f68:	f000 f866 	bl	8008038 <prvSampleTimeNow>
 8007f6c:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d130      	bne.n	8007fd6 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d10a      	bne.n	8007f90 <prvProcessTimerOrBlockTask+0x3c>
 8007f7a:	687a      	ldr	r2, [r7, #4]
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	429a      	cmp	r2, r3
 8007f80:	d806      	bhi.n	8007f90 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8007f82:	f7fe ff13 	bl	8006dac <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8007f86:	68f9      	ldr	r1, [r7, #12]
 8007f88:	6878      	ldr	r0, [r7, #4]
 8007f8a:	f7ff ff9f 	bl	8007ecc <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8007f8e:	e024      	b.n	8007fda <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8007f90:	683b      	ldr	r3, [r7, #0]
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d008      	beq.n	8007fa8 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8007f96:	4b13      	ldr	r3, [pc, #76]	@ (8007fe4 <prvProcessTimerOrBlockTask+0x90>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	681b      	ldr	r3, [r3, #0]
 8007f9c:	2b00      	cmp	r3, #0
 8007f9e:	d101      	bne.n	8007fa4 <prvProcessTimerOrBlockTask+0x50>
 8007fa0:	2301      	movs	r3, #1
 8007fa2:	e000      	b.n	8007fa6 <prvProcessTimerOrBlockTask+0x52>
 8007fa4:	2300      	movs	r3, #0
 8007fa6:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8007fa8:	4b0f      	ldr	r3, [pc, #60]	@ (8007fe8 <prvProcessTimerOrBlockTask+0x94>)
 8007faa:	6818      	ldr	r0, [r3, #0]
 8007fac:	687a      	ldr	r2, [r7, #4]
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	1ad3      	subs	r3, r2, r3
 8007fb2:	683a      	ldr	r2, [r7, #0]
 8007fb4:	4619      	mov	r1, r3
 8007fb6:	f7fe fb11 	bl	80065dc <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8007fba:	f7fe fef7 	bl	8006dac <xTaskResumeAll>
 8007fbe:	4603      	mov	r3, r0
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d10a      	bne.n	8007fda <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8007fc4:	4b09      	ldr	r3, [pc, #36]	@ (8007fec <prvProcessTimerOrBlockTask+0x98>)
 8007fc6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007fca:	601a      	str	r2, [r3, #0]
 8007fcc:	f3bf 8f4f 	dsb	sy
 8007fd0:	f3bf 8f6f 	isb	sy
    }
 8007fd4:	e001      	b.n	8007fda <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8007fd6:	f7fe fee9 	bl	8006dac <xTaskResumeAll>
    }
 8007fda:	bf00      	nop
 8007fdc:	3710      	adds	r7, #16
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}
 8007fe2:	bf00      	nop
 8007fe4:	24003c38 	.word	0x24003c38
 8007fe8:	24003c3c 	.word	0x24003c3c
 8007fec:	e000ed04 	.word	0xe000ed04

08007ff0 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8007ff0:	b480      	push	{r7}
 8007ff2:	b085      	sub	sp, #20
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8007ff8:	4b0e      	ldr	r3, [pc, #56]	@ (8008034 <prvGetNextExpireTime+0x44>)
 8007ffa:	681b      	ldr	r3, [r3, #0]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d101      	bne.n	8008006 <prvGetNextExpireTime+0x16>
 8008002:	2201      	movs	r2, #1
 8008004:	e000      	b.n	8008008 <prvGetNextExpireTime+0x18>
 8008006:	2200      	movs	r2, #0
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800800c:	687b      	ldr	r3, [r7, #4]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	2b00      	cmp	r3, #0
 8008012:	d105      	bne.n	8008020 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008014:	4b07      	ldr	r3, [pc, #28]	@ (8008034 <prvGetNextExpireTime+0x44>)
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	68db      	ldr	r3, [r3, #12]
 800801a:	681b      	ldr	r3, [r3, #0]
 800801c:	60fb      	str	r3, [r7, #12]
 800801e:	e001      	b.n	8008024 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8008020:	2300      	movs	r3, #0
 8008022:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8008024:	68fb      	ldr	r3, [r7, #12]
    }
 8008026:	4618      	mov	r0, r3
 8008028:	3714      	adds	r7, #20
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr
 8008032:	bf00      	nop
 8008034:	24003c34 	.word	0x24003c34

08008038 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8008038:	b580      	push	{r7, lr}
 800803a:	b084      	sub	sp, #16
 800803c:	af00      	add	r7, sp, #0
 800803e:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8008040:	f7fe ffbe 	bl	8006fc0 <xTaskGetTickCount>
 8008044:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8008046:	4b0b      	ldr	r3, [pc, #44]	@ (8008074 <prvSampleTimeNow+0x3c>)
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	68fa      	ldr	r2, [r7, #12]
 800804c:	429a      	cmp	r2, r3
 800804e:	d205      	bcs.n	800805c <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8008050:	f000 f91e 	bl	8008290 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	2201      	movs	r2, #1
 8008058:	601a      	str	r2, [r3, #0]
 800805a:	e002      	b.n	8008062 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	2200      	movs	r2, #0
 8008060:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8008062:	4a04      	ldr	r2, [pc, #16]	@ (8008074 <prvSampleTimeNow+0x3c>)
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8008068:	68fb      	ldr	r3, [r7, #12]
    }
 800806a:	4618      	mov	r0, r3
 800806c:	3710      	adds	r7, #16
 800806e:	46bd      	mov	sp, r7
 8008070:	bd80      	pop	{r7, pc}
 8008072:	bf00      	nop
 8008074:	24003c44 	.word	0x24003c44

08008078 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8008078:	b580      	push	{r7, lr}
 800807a:	b086      	sub	sp, #24
 800807c:	af00      	add	r7, sp, #0
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	607a      	str	r2, [r7, #4]
 8008084:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8008086:	2300      	movs	r3, #0
 8008088:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	68ba      	ldr	r2, [r7, #8]
 800808e:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	68fa      	ldr	r2, [r7, #12]
 8008094:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8008096:	68ba      	ldr	r2, [r7, #8]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	429a      	cmp	r2, r3
 800809c:	d812      	bhi.n	80080c4 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800809e:	687a      	ldr	r2, [r7, #4]
 80080a0:	683b      	ldr	r3, [r7, #0]
 80080a2:	1ad2      	subs	r2, r2, r3
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	699b      	ldr	r3, [r3, #24]
 80080a8:	429a      	cmp	r2, r3
 80080aa:	d302      	bcc.n	80080b2 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 80080ac:	2301      	movs	r3, #1
 80080ae:	617b      	str	r3, [r7, #20]
 80080b0:	e01b      	b.n	80080ea <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80080b2:	4b10      	ldr	r3, [pc, #64]	@ (80080f4 <prvInsertTimerInActiveList+0x7c>)
 80080b4:	681a      	ldr	r2, [r3, #0]
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	3304      	adds	r3, #4
 80080ba:	4619      	mov	r1, r3
 80080bc:	4610      	mov	r0, r2
 80080be:	f7fd fa5c 	bl	800557a <vListInsert>
 80080c2:	e012      	b.n	80080ea <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80080c4:	687a      	ldr	r2, [r7, #4]
 80080c6:	683b      	ldr	r3, [r7, #0]
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d206      	bcs.n	80080da <prvInsertTimerInActiveList+0x62>
 80080cc:	68ba      	ldr	r2, [r7, #8]
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	429a      	cmp	r2, r3
 80080d2:	d302      	bcc.n	80080da <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 80080d4:	2301      	movs	r3, #1
 80080d6:	617b      	str	r3, [r7, #20]
 80080d8:	e007      	b.n	80080ea <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80080da:	4b07      	ldr	r3, [pc, #28]	@ (80080f8 <prvInsertTimerInActiveList+0x80>)
 80080dc:	681a      	ldr	r2, [r3, #0]
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	3304      	adds	r3, #4
 80080e2:	4619      	mov	r1, r3
 80080e4:	4610      	mov	r0, r2
 80080e6:	f7fd fa48 	bl	800557a <vListInsert>
            }
        }

        return xProcessTimerNow;
 80080ea:	697b      	ldr	r3, [r7, #20]
    }
 80080ec:	4618      	mov	r0, r3
 80080ee:	3718      	adds	r7, #24
 80080f0:	46bd      	mov	sp, r7
 80080f2:	bd80      	pop	{r7, pc}
 80080f4:	24003c38 	.word	0x24003c38
 80080f8:	24003c34 	.word	0x24003c34

080080fc <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 80080fc:	b580      	push	{r7, lr}
 80080fe:	b088      	sub	sp, #32
 8008100:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8008102:	f107 0308 	add.w	r3, r7, #8
 8008106:	2200      	movs	r2, #0
 8008108:	601a      	str	r2, [r3, #0]
 800810a:	605a      	str	r2, [r3, #4]
 800810c:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800810e:	e0ab      	b.n	8008268 <prvProcessReceivedCommands+0x16c>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8008110:	68bb      	ldr	r3, [r7, #8]
 8008112:	2b00      	cmp	r3, #0
 8008114:	f2c0 80a8 	blt.w	8008268 <prvProcessReceivedCommands+0x16c>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8008118:	693b      	ldr	r3, [r7, #16]
 800811a:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800811c:	69fb      	ldr	r3, [r7, #28]
 800811e:	695b      	ldr	r3, [r3, #20]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d004      	beq.n	800812e <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8008124:	69fb      	ldr	r3, [r7, #28]
 8008126:	3304      	adds	r3, #4
 8008128:	4618      	mov	r0, r3
 800812a:	f7fd fa5f 	bl	80055ec <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800812e:	1d3b      	adds	r3, r7, #4
 8008130:	4618      	mov	r0, r3
 8008132:	f7ff ff81 	bl	8008038 <prvSampleTimeNow>
 8008136:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 8008138:	68bb      	ldr	r3, [r7, #8]
 800813a:	3b01      	subs	r3, #1
 800813c:	2b08      	cmp	r3, #8
 800813e:	f200 8090 	bhi.w	8008262 <prvProcessReceivedCommands+0x166>
 8008142:	a201      	add	r2, pc, #4	@ (adr r2, 8008148 <prvProcessReceivedCommands+0x4c>)
 8008144:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008148:	0800816d 	.word	0x0800816d
 800814c:	0800816d 	.word	0x0800816d
 8008150:	080081d5 	.word	0x080081d5
 8008154:	080081e9 	.word	0x080081e9
 8008158:	08008239 	.word	0x08008239
 800815c:	0800816d 	.word	0x0800816d
 8008160:	0800816d 	.word	0x0800816d
 8008164:	080081d5 	.word	0x080081d5
 8008168:	080081e9 	.word	0x080081e9
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800816c:	69fb      	ldr	r3, [r7, #28]
 800816e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008172:	f043 0301 	orr.w	r3, r3, #1
 8008176:	b2da      	uxtb	r2, r3
 8008178:	69fb      	ldr	r3, [r7, #28]
 800817a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800817e:	68fa      	ldr	r2, [r7, #12]
 8008180:	69fb      	ldr	r3, [r7, #28]
 8008182:	699b      	ldr	r3, [r3, #24]
 8008184:	18d1      	adds	r1, r2, r3
 8008186:	68fb      	ldr	r3, [r7, #12]
 8008188:	69ba      	ldr	r2, [r7, #24]
 800818a:	69f8      	ldr	r0, [r7, #28]
 800818c:	f7ff ff74 	bl	8008078 <prvInsertTimerInActiveList>
 8008190:	4603      	mov	r3, r0
 8008192:	2b00      	cmp	r3, #0
 8008194:	d067      	beq.n	8008266 <prvProcessReceivedCommands+0x16a>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8008196:	69fb      	ldr	r3, [r7, #28]
 8008198:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800819c:	f003 0304 	and.w	r3, r3, #4
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d009      	beq.n	80081b8 <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 80081a4:	68fa      	ldr	r2, [r7, #12]
 80081a6:	69fb      	ldr	r3, [r7, #28]
 80081a8:	699b      	ldr	r3, [r3, #24]
 80081aa:	4413      	add	r3, r2
 80081ac:	69ba      	ldr	r2, [r7, #24]
 80081ae:	4619      	mov	r1, r3
 80081b0:	69f8      	ldr	r0, [r7, #28]
 80081b2:	f7ff fe69 	bl	8007e88 <prvReloadTimer>
 80081b6:	e008      	b.n	80081ca <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80081b8:	69fb      	ldr	r3, [r7, #28]
 80081ba:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081be:	f023 0301 	bic.w	r3, r3, #1
 80081c2:	b2da      	uxtb	r2, r3
 80081c4:	69fb      	ldr	r3, [r7, #28]
 80081c6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80081ca:	69fb      	ldr	r3, [r7, #28]
 80081cc:	6a1b      	ldr	r3, [r3, #32]
 80081ce:	69f8      	ldr	r0, [r7, #28]
 80081d0:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80081d2:	e048      	b.n	8008266 <prvProcessReceivedCommands+0x16a>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80081d4:	69fb      	ldr	r3, [r7, #28]
 80081d6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081da:	f023 0301 	bic.w	r3, r3, #1
 80081de:	b2da      	uxtb	r2, r3
 80081e0:	69fb      	ldr	r3, [r7, #28]
 80081e2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80081e6:	e03f      	b.n	8008268 <prvProcessReceivedCommands+0x16c>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 80081e8:	69fb      	ldr	r3, [r7, #28]
 80081ea:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80081ee:	f043 0301 	orr.w	r3, r3, #1
 80081f2:	b2da      	uxtb	r2, r3
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80081fa:	68fa      	ldr	r2, [r7, #12]
 80081fc:	69fb      	ldr	r3, [r7, #28]
 80081fe:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	699b      	ldr	r3, [r3, #24]
 8008204:	2b00      	cmp	r3, #0
 8008206:	d10d      	bne.n	8008224 <prvProcessReceivedCommands+0x128>
    __asm volatile
 8008208:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800820c:	b672      	cpsid	i
 800820e:	f383 8811 	msr	BASEPRI, r3
 8008212:	f3bf 8f6f 	isb	sy
 8008216:	f3bf 8f4f 	dsb	sy
 800821a:	b662      	cpsie	i
 800821c:	617b      	str	r3, [r7, #20]
}
 800821e:	bf00      	nop
 8008220:	bf00      	nop
 8008222:	e7fd      	b.n	8008220 <prvProcessReceivedCommands+0x124>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8008224:	69fb      	ldr	r3, [r7, #28]
 8008226:	699a      	ldr	r2, [r3, #24]
 8008228:	69bb      	ldr	r3, [r7, #24]
 800822a:	18d1      	adds	r1, r2, r3
 800822c:	69bb      	ldr	r3, [r7, #24]
 800822e:	69ba      	ldr	r2, [r7, #24]
 8008230:	69f8      	ldr	r0, [r7, #28]
 8008232:	f7ff ff21 	bl	8008078 <prvInsertTimerInActiveList>
                        break;
 8008236:	e017      	b.n	8008268 <prvProcessReceivedCommands+0x16c>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8008238:	69fb      	ldr	r3, [r7, #28]
 800823a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800823e:	f003 0302 	and.w	r3, r3, #2
 8008242:	2b00      	cmp	r3, #0
 8008244:	d103      	bne.n	800824e <prvProcessReceivedCommands+0x152>
                            {
                                vPortFree( pxTimer );
 8008246:	69f8      	ldr	r0, [r7, #28]
 8008248:	f000 fc5e 	bl	8008b08 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800824c:	e00c      	b.n	8008268 <prvProcessReceivedCommands+0x16c>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800824e:	69fb      	ldr	r3, [r7, #28]
 8008250:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8008254:	f023 0301 	bic.w	r3, r3, #1
 8008258:	b2da      	uxtb	r2, r3
 800825a:	69fb      	ldr	r3, [r7, #28]
 800825c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8008260:	e002      	b.n	8008268 <prvProcessReceivedCommands+0x16c>

                    default:
                        /* Don't expect to get here. */
                        break;
 8008262:	bf00      	nop
 8008264:	e000      	b.n	8008268 <prvProcessReceivedCommands+0x16c>
                        break;
 8008266:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8008268:	4b08      	ldr	r3, [pc, #32]	@ (800828c <prvProcessReceivedCommands+0x190>)
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f107 0108 	add.w	r1, r7, #8
 8008270:	2200      	movs	r2, #0
 8008272:	4618      	mov	r0, r3
 8008274:	f7fd fd24 	bl	8005cc0 <xQueueReceive>
 8008278:	4603      	mov	r3, r0
 800827a:	2b00      	cmp	r3, #0
 800827c:	f47f af48 	bne.w	8008110 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8008280:	bf00      	nop
 8008282:	bf00      	nop
 8008284:	3720      	adds	r7, #32
 8008286:	46bd      	mov	sp, r7
 8008288:	bd80      	pop	{r7, pc}
 800828a:	bf00      	nop
 800828c:	24003c3c 	.word	0x24003c3c

08008290 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8008290:	b580      	push	{r7, lr}
 8008292:	b082      	sub	sp, #8
 8008294:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8008296:	e009      	b.n	80082ac <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8008298:	4b0e      	ldr	r3, [pc, #56]	@ (80082d4 <prvSwitchTimerLists+0x44>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	68db      	ldr	r3, [r3, #12]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 80082a2:	f04f 31ff 	mov.w	r1, #4294967295
 80082a6:	6838      	ldr	r0, [r7, #0]
 80082a8:	f7ff fe10 	bl	8007ecc <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80082ac:	4b09      	ldr	r3, [pc, #36]	@ (80082d4 <prvSwitchTimerLists+0x44>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d1f0      	bne.n	8008298 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 80082b6:	4b07      	ldr	r3, [pc, #28]	@ (80082d4 <prvSwitchTimerLists+0x44>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 80082bc:	4b06      	ldr	r3, [pc, #24]	@ (80082d8 <prvSwitchTimerLists+0x48>)
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	4a04      	ldr	r2, [pc, #16]	@ (80082d4 <prvSwitchTimerLists+0x44>)
 80082c2:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 80082c4:	4a04      	ldr	r2, [pc, #16]	@ (80082d8 <prvSwitchTimerLists+0x48>)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	6013      	str	r3, [r2, #0]
    }
 80082ca:	bf00      	nop
 80082cc:	3708      	adds	r7, #8
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop
 80082d4:	24003c34 	.word	0x24003c34
 80082d8:	24003c38 	.word	0x24003c38

080082dc <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80082dc:	b580      	push	{r7, lr}
 80082de:	b082      	sub	sp, #8
 80082e0:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80082e2:	f000 f99f 	bl	8008624 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80082e6:	4b15      	ldr	r3, [pc, #84]	@ (800833c <prvCheckForValidListAndQueue+0x60>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	2b00      	cmp	r3, #0
 80082ec:	d120      	bne.n	8008330 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 80082ee:	4814      	ldr	r0, [pc, #80]	@ (8008340 <prvCheckForValidListAndQueue+0x64>)
 80082f0:	f7fd f8f2 	bl	80054d8 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80082f4:	4813      	ldr	r0, [pc, #76]	@ (8008344 <prvCheckForValidListAndQueue+0x68>)
 80082f6:	f7fd f8ef 	bl	80054d8 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80082fa:	4b13      	ldr	r3, [pc, #76]	@ (8008348 <prvCheckForValidListAndQueue+0x6c>)
 80082fc:	4a10      	ldr	r2, [pc, #64]	@ (8008340 <prvCheckForValidListAndQueue+0x64>)
 80082fe:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 8008300:	4b12      	ldr	r3, [pc, #72]	@ (800834c <prvCheckForValidListAndQueue+0x70>)
 8008302:	4a10      	ldr	r2, [pc, #64]	@ (8008344 <prvCheckForValidListAndQueue+0x68>)
 8008304:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8008306:	2300      	movs	r3, #0
 8008308:	9300      	str	r3, [sp, #0]
 800830a:	4b11      	ldr	r3, [pc, #68]	@ (8008350 <prvCheckForValidListAndQueue+0x74>)
 800830c:	4a11      	ldr	r2, [pc, #68]	@ (8008354 <prvCheckForValidListAndQueue+0x78>)
 800830e:	210c      	movs	r1, #12
 8008310:	200a      	movs	r0, #10
 8008312:	f7fd fa2b 	bl	800576c <xQueueGenericCreateStatic>
 8008316:	4603      	mov	r3, r0
 8008318:	4a08      	ldr	r2, [pc, #32]	@ (800833c <prvCheckForValidListAndQueue+0x60>)
 800831a:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 800831c:	4b07      	ldr	r3, [pc, #28]	@ (800833c <prvCheckForValidListAndQueue+0x60>)
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d005      	beq.n	8008330 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8008324:	4b05      	ldr	r3, [pc, #20]	@ (800833c <prvCheckForValidListAndQueue+0x60>)
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	490b      	ldr	r1, [pc, #44]	@ (8008358 <prvCheckForValidListAndQueue+0x7c>)
 800832a:	4618      	mov	r0, r3
 800832c:	f7fe f8c8 	bl	80064c0 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8008330:	f000 f9ae 	bl	8008690 <vPortExitCritical>
    }
 8008334:	bf00      	nop
 8008336:	46bd      	mov	sp, r7
 8008338:	bd80      	pop	{r7, pc}
 800833a:	bf00      	nop
 800833c:	24003c3c 	.word	0x24003c3c
 8008340:	24003c0c 	.word	0x24003c0c
 8008344:	24003c20 	.word	0x24003c20
 8008348:	24003c34 	.word	0x24003c34
 800834c:	24003c38 	.word	0x24003c38
 8008350:	24003cc0 	.word	0x24003cc0
 8008354:	24003c48 	.word	0x24003c48
 8008358:	08020c54 	.word	0x08020c54

0800835c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800835c:	b480      	push	{r7}
 800835e:	b085      	sub	sp, #20
 8008360:	af00      	add	r7, sp, #0
 8008362:	60f8      	str	r0, [r7, #12]
 8008364:	60b9      	str	r1, [r7, #8]
 8008366:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	3b04      	subs	r3, #4
 800836c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8008374:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8008376:	68fb      	ldr	r3, [r7, #12]
 8008378:	3b04      	subs	r3, #4
 800837a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800837c:	68bb      	ldr	r3, [r7, #8]
 800837e:	f023 0201 	bic.w	r2, r3, #1
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8008386:	68fb      	ldr	r3, [r7, #12]
 8008388:	3b04      	subs	r3, #4
 800838a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800838c:	4a0c      	ldr	r2, [pc, #48]	@ (80083c0 <pxPortInitialiseStack+0x64>)
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	3b14      	subs	r3, #20
 8008396:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	3b04      	subs	r3, #4
 80083a2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 80083a4:	68fb      	ldr	r3, [r7, #12]
 80083a6:	f06f 0202 	mvn.w	r2, #2
 80083aa:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	3b20      	subs	r3, #32
 80083b0:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 80083b2:	68fb      	ldr	r3, [r7, #12]
}
 80083b4:	4618      	mov	r0, r3
 80083b6:	3714      	adds	r7, #20
 80083b8:	46bd      	mov	sp, r7
 80083ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083be:	4770      	bx	lr
 80083c0:	080083c5 	.word	0x080083c5

080083c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 80083c4:	b480      	push	{r7}
 80083c6:	b085      	sub	sp, #20
 80083c8:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 80083ca:	2300      	movs	r3, #0
 80083cc:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 80083ce:	4b15      	ldr	r3, [pc, #84]	@ (8008424 <prvTaskExitError+0x60>)
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083d6:	d00d      	beq.n	80083f4 <prvTaskExitError+0x30>
    __asm volatile
 80083d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083dc:	b672      	cpsid	i
 80083de:	f383 8811 	msr	BASEPRI, r3
 80083e2:	f3bf 8f6f 	isb	sy
 80083e6:	f3bf 8f4f 	dsb	sy
 80083ea:	b662      	cpsie	i
 80083ec:	60fb      	str	r3, [r7, #12]
}
 80083ee:	bf00      	nop
 80083f0:	bf00      	nop
 80083f2:	e7fd      	b.n	80083f0 <prvTaskExitError+0x2c>
    __asm volatile
 80083f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083f8:	b672      	cpsid	i
 80083fa:	f383 8811 	msr	BASEPRI, r3
 80083fe:	f3bf 8f6f 	isb	sy
 8008402:	f3bf 8f4f 	dsb	sy
 8008406:	b662      	cpsie	i
 8008408:	60bb      	str	r3, [r7, #8]
}
 800840a:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800840c:	bf00      	nop
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d0fc      	beq.n	800840e <prvTaskExitError+0x4a>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8008414:	bf00      	nop
 8008416:	bf00      	nop
 8008418:	3714      	adds	r7, #20
 800841a:	46bd      	mov	sp, r7
 800841c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008420:	4770      	bx	lr
 8008422:	bf00      	nop
 8008424:	24000088 	.word	0x24000088
	...

08008430 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8008430:	4b07      	ldr	r3, [pc, #28]	@ (8008450 <pxCurrentTCBConst2>)
 8008432:	6819      	ldr	r1, [r3, #0]
 8008434:	6808      	ldr	r0, [r1, #0]
 8008436:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800843a:	f380 8809 	msr	PSP, r0
 800843e:	f3bf 8f6f 	isb	sy
 8008442:	f04f 0000 	mov.w	r0, #0
 8008446:	f380 8811 	msr	BASEPRI, r0
 800844a:	4770      	bx	lr
 800844c:	f3af 8000 	nop.w

08008450 <pxCurrentTCBConst2>:
 8008450:	2400343c 	.word	0x2400343c
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8008454:	bf00      	nop
 8008456:	bf00      	nop

08008458 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8008458:	4808      	ldr	r0, [pc, #32]	@ (800847c <prvPortStartFirstTask+0x24>)
 800845a:	6800      	ldr	r0, [r0, #0]
 800845c:	6800      	ldr	r0, [r0, #0]
 800845e:	f380 8808 	msr	MSP, r0
 8008462:	f04f 0000 	mov.w	r0, #0
 8008466:	f380 8814 	msr	CONTROL, r0
 800846a:	b662      	cpsie	i
 800846c:	b661      	cpsie	f
 800846e:	f3bf 8f4f 	dsb	sy
 8008472:	f3bf 8f6f 	isb	sy
 8008476:	df00      	svc	0
 8008478:	bf00      	nop
 800847a:	0000      	.short	0x0000
 800847c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8008480:	bf00      	nop
 8008482:	bf00      	nop

08008484 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8008484:	b580      	push	{r7, lr}
 8008486:	b08a      	sub	sp, #40	@ 0x28
 8008488:	af00      	add	r7, sp, #0
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800848a:	4b5c      	ldr	r3, [pc, #368]	@ (80085fc <xPortStartScheduler+0x178>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	627b      	str	r3, [r7, #36]	@ 0x24
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8008490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008492:	332c      	adds	r3, #44	@ 0x2c
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a5a      	ldr	r2, [pc, #360]	@ (8008600 <xPortStartScheduler+0x17c>)
 8008498:	4293      	cmp	r3, r2
 800849a:	d00d      	beq.n	80084b8 <xPortStartScheduler+0x34>
    __asm volatile
 800849c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084a0:	b672      	cpsid	i
 80084a2:	f383 8811 	msr	BASEPRI, r3
 80084a6:	f3bf 8f6f 	isb	sy
 80084aa:	f3bf 8f4f 	dsb	sy
 80084ae:	b662      	cpsie	i
 80084b0:	61bb      	str	r3, [r7, #24]
}
 80084b2:	bf00      	nop
 80084b4:	bf00      	nop
 80084b6:	e7fd      	b.n	80084b4 <xPortStartScheduler+0x30>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 80084b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084ba:	3338      	adds	r3, #56	@ 0x38
 80084bc:	681b      	ldr	r3, [r3, #0]
 80084be:	4a51      	ldr	r2, [pc, #324]	@ (8008604 <xPortStartScheduler+0x180>)
 80084c0:	4293      	cmp	r3, r2
 80084c2:	d00d      	beq.n	80084e0 <xPortStartScheduler+0x5c>
    __asm volatile
 80084c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80084c8:	b672      	cpsid	i
 80084ca:	f383 8811 	msr	BASEPRI, r3
 80084ce:	f3bf 8f6f 	isb	sy
 80084d2:	f3bf 8f4f 	dsb	sy
 80084d6:	b662      	cpsie	i
 80084d8:	61fb      	str	r3, [r7, #28]
}
 80084da:	bf00      	nop
 80084dc:	bf00      	nop
 80084de:	e7fd      	b.n	80084dc <xPortStartScheduler+0x58>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 80084e0:	2300      	movs	r3, #0
 80084e2:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80084e4:	4b48      	ldr	r3, [pc, #288]	@ (8008608 <xPortStartScheduler+0x184>)
 80084e6:	623b      	str	r3, [r7, #32]
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 80084e8:	6a3b      	ldr	r3, [r7, #32]
 80084ea:	781b      	ldrb	r3, [r3, #0]
 80084ec:	b2db      	uxtb	r3, r3
 80084ee:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80084f0:	6a3b      	ldr	r3, [r7, #32]
 80084f2:	22ff      	movs	r2, #255	@ 0xff
 80084f4:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80084f6:	6a3b      	ldr	r3, [r7, #32]
 80084f8:	781b      	ldrb	r3, [r3, #0]
 80084fa:	b2db      	uxtb	r3, r3
 80084fc:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80084fe:	79fb      	ldrb	r3, [r7, #7]
 8008500:	b2db      	uxtb	r3, r3
 8008502:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8008506:	b2da      	uxtb	r2, r3
 8008508:	4b40      	ldr	r3, [pc, #256]	@ (800860c <xPortStartScheduler+0x188>)
 800850a:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 800850c:	4b3f      	ldr	r3, [pc, #252]	@ (800860c <xPortStartScheduler+0x188>)
 800850e:	781b      	ldrb	r3, [r3, #0]
 8008510:	2b00      	cmp	r3, #0
 8008512:	d10d      	bne.n	8008530 <xPortStartScheduler+0xac>
    __asm volatile
 8008514:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008518:	b672      	cpsid	i
 800851a:	f383 8811 	msr	BASEPRI, r3
 800851e:	f3bf 8f6f 	isb	sy
 8008522:	f3bf 8f4f 	dsb	sy
 8008526:	b662      	cpsie	i
 8008528:	617b      	str	r3, [r7, #20]
}
 800852a:	bf00      	nop
 800852c:	bf00      	nop
 800852e:	e7fd      	b.n	800852c <xPortStartScheduler+0xa8>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8008530:	79fb      	ldrb	r3, [r7, #7]
 8008532:	b2db      	uxtb	r3, r3
 8008534:	43db      	mvns	r3, r3
 8008536:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800853a:	2b00      	cmp	r3, #0
 800853c:	d015      	beq.n	800856a <xPortStartScheduler+0xe6>
    __asm volatile
 800853e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008542:	b672      	cpsid	i
 8008544:	f383 8811 	msr	BASEPRI, r3
 8008548:	f3bf 8f6f 	isb	sy
 800854c:	f3bf 8f4f 	dsb	sy
 8008550:	b662      	cpsie	i
 8008552:	613b      	str	r3, [r7, #16]
}
 8008554:	bf00      	nop
 8008556:	bf00      	nop
 8008558:	e7fd      	b.n	8008556 <xPortStartScheduler+0xd2>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800855a:	68bb      	ldr	r3, [r7, #8]
 800855c:	3301      	adds	r3, #1
 800855e:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8008560:	79fb      	ldrb	r3, [r7, #7]
 8008562:	b2db      	uxtb	r3, r3
 8008564:	005b      	lsls	r3, r3, #1
 8008566:	b2db      	uxtb	r3, r3
 8008568:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800856a:	79fb      	ldrb	r3, [r7, #7]
 800856c:	b2db      	uxtb	r3, r3
 800856e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008572:	2b80      	cmp	r3, #128	@ 0x80
 8008574:	d0f1      	beq.n	800855a <xPortStartScheduler+0xd6>
        }

        if( ulImplementedPrioBits == 8 )
 8008576:	68bb      	ldr	r3, [r7, #8]
 8008578:	2b08      	cmp	r3, #8
 800857a:	d103      	bne.n	8008584 <xPortStartScheduler+0x100>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 800857c:	4b24      	ldr	r3, [pc, #144]	@ (8008610 <xPortStartScheduler+0x18c>)
 800857e:	2200      	movs	r2, #0
 8008580:	601a      	str	r2, [r3, #0]
 8008582:	e004      	b.n	800858e <xPortStartScheduler+0x10a>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	f1c3 0307 	rsb	r3, r3, #7
 800858a:	4a21      	ldr	r2, [pc, #132]	@ (8008610 <xPortStartScheduler+0x18c>)
 800858c:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800858e:	4b20      	ldr	r3, [pc, #128]	@ (8008610 <xPortStartScheduler+0x18c>)
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	021b      	lsls	r3, r3, #8
 8008594:	4a1e      	ldr	r2, [pc, #120]	@ (8008610 <xPortStartScheduler+0x18c>)
 8008596:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008598:	4b1d      	ldr	r3, [pc, #116]	@ (8008610 <xPortStartScheduler+0x18c>)
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80085a0:	4a1b      	ldr	r2, [pc, #108]	@ (8008610 <xPortStartScheduler+0x18c>)
 80085a2:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 80085a4:	7bfb      	ldrb	r3, [r7, #15]
 80085a6:	b2da      	uxtb	r2, r3
 80085a8:	6a3b      	ldr	r3, [r7, #32]
 80085aa:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80085ac:	4b19      	ldr	r3, [pc, #100]	@ (8008614 <xPortStartScheduler+0x190>)
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	4a18      	ldr	r2, [pc, #96]	@ (8008614 <xPortStartScheduler+0x190>)
 80085b2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80085b6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80085b8:	4b16      	ldr	r3, [pc, #88]	@ (8008614 <xPortStartScheduler+0x190>)
 80085ba:	681b      	ldr	r3, [r3, #0]
 80085bc:	4a15      	ldr	r2, [pc, #84]	@ (8008614 <xPortStartScheduler+0x190>)
 80085be:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80085c2:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 80085c4:	4b14      	ldr	r3, [pc, #80]	@ (8008618 <xPortStartScheduler+0x194>)
 80085c6:	2200      	movs	r2, #0
 80085c8:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80085ca:	f000 f8e9 	bl	80087a0 <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80085ce:	4b13      	ldr	r3, [pc, #76]	@ (800861c <xPortStartScheduler+0x198>)
 80085d0:	2200      	movs	r2, #0
 80085d2:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80085d4:	f000 f908 	bl	80087e8 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80085d8:	4b11      	ldr	r3, [pc, #68]	@ (8008620 <xPortStartScheduler+0x19c>)
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	4a10      	ldr	r2, [pc, #64]	@ (8008620 <xPortStartScheduler+0x19c>)
 80085de:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80085e2:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80085e4:	f7ff ff38 	bl	8008458 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80085e8:	f7fe fe34 	bl	8007254 <vTaskSwitchContext>
    prvTaskExitError();
 80085ec:	f7ff feea 	bl	80083c4 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80085f0:	2300      	movs	r3, #0
}
 80085f2:	4618      	mov	r0, r3
 80085f4:	3728      	adds	r7, #40	@ 0x28
 80085f6:	46bd      	mov	sp, r7
 80085f8:	bd80      	pop	{r7, pc}
 80085fa:	bf00      	nop
 80085fc:	e000ed08 	.word	0xe000ed08
 8008600:	08008431 	.word	0x08008431
 8008604:	080086f1 	.word	0x080086f1
 8008608:	e000e400 	.word	0xe000e400
 800860c:	24003d10 	.word	0x24003d10
 8008610:	24003d14 	.word	0x24003d14
 8008614:	e000ed20 	.word	0xe000ed20
 8008618:	e000ed1c 	.word	0xe000ed1c
 800861c:	24000088 	.word	0x24000088
 8008620:	e000ef34 	.word	0xe000ef34

08008624 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008624:	b480      	push	{r7}
 8008626:	b083      	sub	sp, #12
 8008628:	af00      	add	r7, sp, #0
    __asm volatile
 800862a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800862e:	b672      	cpsid	i
 8008630:	f383 8811 	msr	BASEPRI, r3
 8008634:	f3bf 8f6f 	isb	sy
 8008638:	f3bf 8f4f 	dsb	sy
 800863c:	b662      	cpsie	i
 800863e:	607b      	str	r3, [r7, #4]
}
 8008640:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8008642:	4b11      	ldr	r3, [pc, #68]	@ (8008688 <vPortEnterCritical+0x64>)
 8008644:	681b      	ldr	r3, [r3, #0]
 8008646:	3301      	adds	r3, #1
 8008648:	4a0f      	ldr	r2, [pc, #60]	@ (8008688 <vPortEnterCritical+0x64>)
 800864a:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800864c:	4b0e      	ldr	r3, [pc, #56]	@ (8008688 <vPortEnterCritical+0x64>)
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	2b01      	cmp	r3, #1
 8008652:	d112      	bne.n	800867a <vPortEnterCritical+0x56>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8008654:	4b0d      	ldr	r3, [pc, #52]	@ (800868c <vPortEnterCritical+0x68>)
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	b2db      	uxtb	r3, r3
 800865a:	2b00      	cmp	r3, #0
 800865c:	d00d      	beq.n	800867a <vPortEnterCritical+0x56>
    __asm volatile
 800865e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008662:	b672      	cpsid	i
 8008664:	f383 8811 	msr	BASEPRI, r3
 8008668:	f3bf 8f6f 	isb	sy
 800866c:	f3bf 8f4f 	dsb	sy
 8008670:	b662      	cpsie	i
 8008672:	603b      	str	r3, [r7, #0]
}
 8008674:	bf00      	nop
 8008676:	bf00      	nop
 8008678:	e7fd      	b.n	8008676 <vPortEnterCritical+0x52>
    }
}
 800867a:	bf00      	nop
 800867c:	370c      	adds	r7, #12
 800867e:	46bd      	mov	sp, r7
 8008680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008684:	4770      	bx	lr
 8008686:	bf00      	nop
 8008688:	24000088 	.word	0x24000088
 800868c:	e000ed04 	.word	0xe000ed04

08008690 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8008690:	b480      	push	{r7}
 8008692:	b083      	sub	sp, #12
 8008694:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8008696:	4b13      	ldr	r3, [pc, #76]	@ (80086e4 <vPortExitCritical+0x54>)
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	2b00      	cmp	r3, #0
 800869c:	d10d      	bne.n	80086ba <vPortExitCritical+0x2a>
    __asm volatile
 800869e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086a2:	b672      	cpsid	i
 80086a4:	f383 8811 	msr	BASEPRI, r3
 80086a8:	f3bf 8f6f 	isb	sy
 80086ac:	f3bf 8f4f 	dsb	sy
 80086b0:	b662      	cpsie	i
 80086b2:	607b      	str	r3, [r7, #4]
}
 80086b4:	bf00      	nop
 80086b6:	bf00      	nop
 80086b8:	e7fd      	b.n	80086b6 <vPortExitCritical+0x26>
    uxCriticalNesting--;
 80086ba:	4b0a      	ldr	r3, [pc, #40]	@ (80086e4 <vPortExitCritical+0x54>)
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	3b01      	subs	r3, #1
 80086c0:	4a08      	ldr	r2, [pc, #32]	@ (80086e4 <vPortExitCritical+0x54>)
 80086c2:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80086c4:	4b07      	ldr	r3, [pc, #28]	@ (80086e4 <vPortExitCritical+0x54>)
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d105      	bne.n	80086d8 <vPortExitCritical+0x48>
 80086cc:	2300      	movs	r3, #0
 80086ce:	603b      	str	r3, [r7, #0]
    __asm volatile
 80086d0:	683b      	ldr	r3, [r7, #0]
 80086d2:	f383 8811 	msr	BASEPRI, r3
}
 80086d6:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80086d8:	bf00      	nop
 80086da:	370c      	adds	r7, #12
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr
 80086e4:	24000088 	.word	0x24000088
	...

080086f0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80086f0:	f3ef 8009 	mrs	r0, PSP
 80086f4:	f3bf 8f6f 	isb	sy
 80086f8:	4b15      	ldr	r3, [pc, #84]	@ (8008750 <pxCurrentTCBConst>)
 80086fa:	681a      	ldr	r2, [r3, #0]
 80086fc:	f01e 0f10 	tst.w	lr, #16
 8008700:	bf08      	it	eq
 8008702:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008706:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800870a:	6010      	str	r0, [r2, #0]
 800870c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008710:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008714:	b672      	cpsid	i
 8008716:	f380 8811 	msr	BASEPRI, r0
 800871a:	f3bf 8f4f 	dsb	sy
 800871e:	f3bf 8f6f 	isb	sy
 8008722:	b662      	cpsie	i
 8008724:	f7fe fd96 	bl	8007254 <vTaskSwitchContext>
 8008728:	f04f 0000 	mov.w	r0, #0
 800872c:	f380 8811 	msr	BASEPRI, r0
 8008730:	bc09      	pop	{r0, r3}
 8008732:	6819      	ldr	r1, [r3, #0]
 8008734:	6808      	ldr	r0, [r1, #0]
 8008736:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800873a:	f01e 0f10 	tst.w	lr, #16
 800873e:	bf08      	it	eq
 8008740:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8008744:	f380 8809 	msr	PSP, r0
 8008748:	f3bf 8f6f 	isb	sy
 800874c:	4770      	bx	lr
 800874e:	bf00      	nop

08008750 <pxCurrentTCBConst>:
 8008750:	2400343c 	.word	0x2400343c
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8008754:	bf00      	nop
 8008756:	bf00      	nop

08008758 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b082      	sub	sp, #8
 800875c:	af00      	add	r7, sp, #0
    __asm volatile
 800875e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008762:	b672      	cpsid	i
 8008764:	f383 8811 	msr	BASEPRI, r3
 8008768:	f3bf 8f6f 	isb	sy
 800876c:	f3bf 8f4f 	dsb	sy
 8008770:	b662      	cpsie	i
 8008772:	607b      	str	r3, [r7, #4]
}
 8008774:	bf00      	nop
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8008776:	f7fe fc51 	bl	800701c <xTaskIncrementTick>
 800877a:	4603      	mov	r3, r0
 800877c:	2b00      	cmp	r3, #0
 800877e:	d003      	beq.n	8008788 <xPortSysTickHandler+0x30>
        {
            traceISR_EXIT_TO_SCHEDULER();

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008780:	4b06      	ldr	r3, [pc, #24]	@ (800879c <xPortSysTickHandler+0x44>)
 8008782:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008786:	601a      	str	r2, [r3, #0]
 8008788:	2300      	movs	r3, #0
 800878a:	603b      	str	r3, [r7, #0]
    __asm volatile
 800878c:	683b      	ldr	r3, [r7, #0]
 800878e:	f383 8811 	msr	BASEPRI, r3
}
 8008792:	bf00      	nop
        {
            traceISR_EXIT();
        }
    }
    portENABLE_INTERRUPTS();
}
 8008794:	bf00      	nop
 8008796:	3708      	adds	r7, #8
 8008798:	46bd      	mov	sp, r7
 800879a:	bd80      	pop	{r7, pc}
 800879c:	e000ed04 	.word	0xe000ed04

080087a0 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 80087a0:	b480      	push	{r7}
 80087a2:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80087a4:	4b0b      	ldr	r3, [pc, #44]	@ (80087d4 <vPortSetupTimerInterrupt+0x34>)
 80087a6:	2200      	movs	r2, #0
 80087a8:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80087aa:	4b0b      	ldr	r3, [pc, #44]	@ (80087d8 <vPortSetupTimerInterrupt+0x38>)
 80087ac:	2200      	movs	r2, #0
 80087ae:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80087b0:	4b0a      	ldr	r3, [pc, #40]	@ (80087dc <vPortSetupTimerInterrupt+0x3c>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	4a0a      	ldr	r2, [pc, #40]	@ (80087e0 <vPortSetupTimerInterrupt+0x40>)
 80087b6:	fba2 2303 	umull	r2, r3, r2, r3
 80087ba:	099b      	lsrs	r3, r3, #6
 80087bc:	4a09      	ldr	r2, [pc, #36]	@ (80087e4 <vPortSetupTimerInterrupt+0x44>)
 80087be:	3b01      	subs	r3, #1
 80087c0:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80087c2:	4b04      	ldr	r3, [pc, #16]	@ (80087d4 <vPortSetupTimerInterrupt+0x34>)
 80087c4:	2207      	movs	r2, #7
 80087c6:	601a      	str	r2, [r3, #0]
}
 80087c8:	bf00      	nop
 80087ca:	46bd      	mov	sp, r7
 80087cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087d0:	4770      	bx	lr
 80087d2:	bf00      	nop
 80087d4:	e000e010 	.word	0xe000e010
 80087d8:	e000e018 	.word	0xe000e018
 80087dc:	24000000 	.word	0x24000000
 80087e0:	10624dd3 	.word	0x10624dd3
 80087e4:	e000e014 	.word	0xe000e014

080087e8 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80087e8:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80087f8 <vPortEnableVFP+0x10>
 80087ec:	6801      	ldr	r1, [r0, #0]
 80087ee:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80087f2:	6001      	str	r1, [r0, #0]
 80087f4:	4770      	bx	lr
 80087f6:	0000      	.short	0x0000
 80087f8:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 80087fc:	bf00      	nop
 80087fe:	bf00      	nop

08008800 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 8008800:	b480      	push	{r7}
 8008802:	b085      	sub	sp, #20
 8008804:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8008806:	f3ef 8305 	mrs	r3, IPSR
 800880a:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800880c:	68fb      	ldr	r3, [r7, #12]
 800880e:	2b0f      	cmp	r3, #15
 8008810:	d917      	bls.n	8008842 <vPortValidateInterruptPriority+0x42>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8008812:	4a1a      	ldr	r2, [pc, #104]	@ (800887c <vPortValidateInterruptPriority+0x7c>)
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	4413      	add	r3, r2
 8008818:	781b      	ldrb	r3, [r3, #0]
 800881a:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800881c:	4b18      	ldr	r3, [pc, #96]	@ (8008880 <vPortValidateInterruptPriority+0x80>)
 800881e:	781b      	ldrb	r3, [r3, #0]
 8008820:	7afa      	ldrb	r2, [r7, #11]
 8008822:	429a      	cmp	r2, r3
 8008824:	d20d      	bcs.n	8008842 <vPortValidateInterruptPriority+0x42>
    __asm volatile
 8008826:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800882a:	b672      	cpsid	i
 800882c:	f383 8811 	msr	BASEPRI, r3
 8008830:	f3bf 8f6f 	isb	sy
 8008834:	f3bf 8f4f 	dsb	sy
 8008838:	b662      	cpsie	i
 800883a:	607b      	str	r3, [r7, #4]
}
 800883c:	bf00      	nop
 800883e:	bf00      	nop
 8008840:	e7fd      	b.n	800883e <vPortValidateInterruptPriority+0x3e>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8008842:	4b10      	ldr	r3, [pc, #64]	@ (8008884 <vPortValidateInterruptPriority+0x84>)
 8008844:	681b      	ldr	r3, [r3, #0]
 8008846:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800884a:	4b0f      	ldr	r3, [pc, #60]	@ (8008888 <vPortValidateInterruptPriority+0x88>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	429a      	cmp	r2, r3
 8008850:	d90d      	bls.n	800886e <vPortValidateInterruptPriority+0x6e>
    __asm volatile
 8008852:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008856:	b672      	cpsid	i
 8008858:	f383 8811 	msr	BASEPRI, r3
 800885c:	f3bf 8f6f 	isb	sy
 8008860:	f3bf 8f4f 	dsb	sy
 8008864:	b662      	cpsie	i
 8008866:	603b      	str	r3, [r7, #0]
}
 8008868:	bf00      	nop
 800886a:	bf00      	nop
 800886c:	e7fd      	b.n	800886a <vPortValidateInterruptPriority+0x6a>
    }
 800886e:	bf00      	nop
 8008870:	3714      	adds	r7, #20
 8008872:	46bd      	mov	sp, r7
 8008874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008878:	4770      	bx	lr
 800887a:	bf00      	nop
 800887c:	e000e3f0 	.word	0xe000e3f0
 8008880:	24003d10 	.word	0x24003d10
 8008884:	e000ed0c 	.word	0xe000ed0c
 8008888:	24003d14 	.word	0x24003d14

0800888c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800888c:	b580      	push	{r7, lr}
 800888e:	b08e      	sub	sp, #56	@ 0x38
 8008890:	af00      	add	r7, sp, #0
 8008892:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8008894:	2300      	movs	r3, #0
 8008896:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d022      	beq.n	80088e4 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 800889e:	2308      	movs	r3, #8
 80088a0:	43db      	mvns	r3, r3
 80088a2:	687a      	ldr	r2, [r7, #4]
 80088a4:	429a      	cmp	r2, r3
 80088a6:	d81b      	bhi.n	80088e0 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 80088a8:	2208      	movs	r2, #8
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	4413      	add	r3, r2
 80088ae:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	f003 0307 	and.w	r3, r3, #7
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d014      	beq.n	80088e4 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80088ba:	687b      	ldr	r3, [r7, #4]
 80088bc:	f003 0307 	and.w	r3, r3, #7
 80088c0:	f1c3 0308 	rsb	r3, r3, #8
 80088c4:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80088c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088c8:	43db      	mvns	r3, r3
 80088ca:	687a      	ldr	r2, [r7, #4]
 80088cc:	429a      	cmp	r2, r3
 80088ce:	d804      	bhi.n	80088da <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 80088d0:	687a      	ldr	r2, [r7, #4]
 80088d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088d4:	4413      	add	r3, r2
 80088d6:	607b      	str	r3, [r7, #4]
 80088d8:	e004      	b.n	80088e4 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 80088da:	2300      	movs	r3, #0
 80088dc:	607b      	str	r3, [r7, #4]
 80088de:	e001      	b.n	80088e4 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 80088e0:	2300      	movs	r3, #0
 80088e2:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 80088e4:	f7fe fa54 	bl	8006d90 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80088e8:	4b80      	ldr	r3, [pc, #512]	@ (8008aec <pvPortMalloc+0x260>)
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d101      	bne.n	80088f4 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 80088f0:	f000 f986 	bl	8008c00 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	2b00      	cmp	r3, #0
 80088f8:	f2c0 80de 	blt.w	8008ab8 <pvPortMalloc+0x22c>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	f000 80da 	beq.w	8008ab8 <pvPortMalloc+0x22c>
 8008904:	4b7a      	ldr	r3, [pc, #488]	@ (8008af0 <pvPortMalloc+0x264>)
 8008906:	681b      	ldr	r3, [r3, #0]
 8008908:	687a      	ldr	r2, [r7, #4]
 800890a:	429a      	cmp	r2, r3
 800890c:	f200 80d4 	bhi.w	8008ab8 <pvPortMalloc+0x22c>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8008910:	4b78      	ldr	r3, [pc, #480]	@ (8008af4 <pvPortMalloc+0x268>)
 8008912:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8008914:	4b77      	ldr	r3, [pc, #476]	@ (8008af4 <pvPortMalloc+0x268>)
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800891a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800891c:	4a76      	ldr	r2, [pc, #472]	@ (8008af8 <pvPortMalloc+0x26c>)
 800891e:	4293      	cmp	r3, r2
 8008920:	d305      	bcc.n	800892e <pvPortMalloc+0xa2>
 8008922:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008924:	4a75      	ldr	r2, [pc, #468]	@ (8008afc <pvPortMalloc+0x270>)
 8008926:	4293      	cmp	r3, r2
 8008928:	d801      	bhi.n	800892e <pvPortMalloc+0xa2>
 800892a:	2301      	movs	r3, #1
 800892c:	e000      	b.n	8008930 <pvPortMalloc+0xa4>
 800892e:	2300      	movs	r3, #0
 8008930:	2b00      	cmp	r3, #0
 8008932:	d12d      	bne.n	8008990 <pvPortMalloc+0x104>
    __asm volatile
 8008934:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008938:	b672      	cpsid	i
 800893a:	f383 8811 	msr	BASEPRI, r3
 800893e:	f3bf 8f6f 	isb	sy
 8008942:	f3bf 8f4f 	dsb	sy
 8008946:	b662      	cpsie	i
 8008948:	623b      	str	r3, [r7, #32]
}
 800894a:	bf00      	nop
 800894c:	bf00      	nop
 800894e:	e7fd      	b.n	800894c <pvPortMalloc+0xc0>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8008950:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008952:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8008954:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800895a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800895c:	4a66      	ldr	r2, [pc, #408]	@ (8008af8 <pvPortMalloc+0x26c>)
 800895e:	4293      	cmp	r3, r2
 8008960:	d305      	bcc.n	800896e <pvPortMalloc+0xe2>
 8008962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008964:	4a65      	ldr	r2, [pc, #404]	@ (8008afc <pvPortMalloc+0x270>)
 8008966:	4293      	cmp	r3, r2
 8008968:	d801      	bhi.n	800896e <pvPortMalloc+0xe2>
 800896a:	2301      	movs	r3, #1
 800896c:	e000      	b.n	8008970 <pvPortMalloc+0xe4>
 800896e:	2300      	movs	r3, #0
 8008970:	2b00      	cmp	r3, #0
 8008972:	d10d      	bne.n	8008990 <pvPortMalloc+0x104>
    __asm volatile
 8008974:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008978:	b672      	cpsid	i
 800897a:	f383 8811 	msr	BASEPRI, r3
 800897e:	f3bf 8f6f 	isb	sy
 8008982:	f3bf 8f4f 	dsb	sy
 8008986:	b662      	cpsie	i
 8008988:	61fb      	str	r3, [r7, #28]
}
 800898a:	bf00      	nop
 800898c:	bf00      	nop
 800898e:	e7fd      	b.n	800898c <pvPortMalloc+0x100>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 8008990:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008992:	685b      	ldr	r3, [r3, #4]
 8008994:	687a      	ldr	r2, [r7, #4]
 8008996:	429a      	cmp	r2, r3
 8008998:	d903      	bls.n	80089a2 <pvPortMalloc+0x116>
 800899a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d1d6      	bne.n	8008950 <pvPortMalloc+0xc4>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 80089a2:	4b52      	ldr	r3, [pc, #328]	@ (8008aec <pvPortMalloc+0x260>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80089a8:	429a      	cmp	r2, r3
 80089aa:	f000 8085 	beq.w	8008ab8 <pvPortMalloc+0x22c>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 80089ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b0:	681b      	ldr	r3, [r3, #0]
 80089b2:	2208      	movs	r2, #8
 80089b4:	4413      	add	r3, r2
 80089b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 80089b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ba:	4a4f      	ldr	r2, [pc, #316]	@ (8008af8 <pvPortMalloc+0x26c>)
 80089bc:	4293      	cmp	r3, r2
 80089be:	d305      	bcc.n	80089cc <pvPortMalloc+0x140>
 80089c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089c2:	4a4e      	ldr	r2, [pc, #312]	@ (8008afc <pvPortMalloc+0x270>)
 80089c4:	4293      	cmp	r3, r2
 80089c6:	d801      	bhi.n	80089cc <pvPortMalloc+0x140>
 80089c8:	2301      	movs	r3, #1
 80089ca:	e000      	b.n	80089ce <pvPortMalloc+0x142>
 80089cc:	2300      	movs	r3, #0
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	d10d      	bne.n	80089ee <pvPortMalloc+0x162>
    __asm volatile
 80089d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089d6:	b672      	cpsid	i
 80089d8:	f383 8811 	msr	BASEPRI, r3
 80089dc:	f3bf 8f6f 	isb	sy
 80089e0:	f3bf 8f4f 	dsb	sy
 80089e4:	b662      	cpsie	i
 80089e6:	61bb      	str	r3, [r7, #24]
}
 80089e8:	bf00      	nop
 80089ea:	bf00      	nop
 80089ec:	e7fd      	b.n	80089ea <pvPortMalloc+0x15e>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80089ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089f0:	681a      	ldr	r2, [r3, #0]
 80089f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089f4:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80089f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089f8:	685b      	ldr	r3, [r3, #4]
 80089fa:	687a      	ldr	r2, [r7, #4]
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d90d      	bls.n	8008a1c <pvPortMalloc+0x190>
    __asm volatile
 8008a00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a04:	b672      	cpsid	i
 8008a06:	f383 8811 	msr	BASEPRI, r3
 8008a0a:	f3bf 8f6f 	isb	sy
 8008a0e:	f3bf 8f4f 	dsb	sy
 8008a12:	b662      	cpsie	i
 8008a14:	617b      	str	r3, [r7, #20]
}
 8008a16:	bf00      	nop
 8008a18:	bf00      	nop
 8008a1a:	e7fd      	b.n	8008a18 <pvPortMalloc+0x18c>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008a1c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a1e:	685a      	ldr	r2, [r3, #4]
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	1ad2      	subs	r2, r2, r3
 8008a24:	2308      	movs	r3, #8
 8008a26:	005b      	lsls	r3, r3, #1
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	d926      	bls.n	8008a7a <pvPortMalloc+0x1ee>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008a2c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	4413      	add	r3, r2
 8008a32:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a36:	f003 0307 	and.w	r3, r3, #7
 8008a3a:	2b00      	cmp	r3, #0
 8008a3c:	d00d      	beq.n	8008a5a <pvPortMalloc+0x1ce>
    __asm volatile
 8008a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a42:	b672      	cpsid	i
 8008a44:	f383 8811 	msr	BASEPRI, r3
 8008a48:	f3bf 8f6f 	isb	sy
 8008a4c:	f3bf 8f4f 	dsb	sy
 8008a50:	b662      	cpsie	i
 8008a52:	613b      	str	r3, [r7, #16]
}
 8008a54:	bf00      	nop
 8008a56:	bf00      	nop
 8008a58:	e7fd      	b.n	8008a56 <pvPortMalloc+0x1ca>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008a5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a5c:	685a      	ldr	r2, [r3, #4]
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	1ad2      	subs	r2, r2, r3
 8008a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a64:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8008a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a68:	687a      	ldr	r2, [r7, #4]
 8008a6a:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 8008a6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a6e:	681a      	ldr	r2, [r3, #0]
 8008a70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a72:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8008a74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008a78:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008a7a:	4b1d      	ldr	r3, [pc, #116]	@ (8008af0 <pvPortMalloc+0x264>)
 8008a7c:	681a      	ldr	r2, [r3, #0]
 8008a7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a80:	685b      	ldr	r3, [r3, #4]
 8008a82:	1ad3      	subs	r3, r2, r3
 8008a84:	4a1a      	ldr	r2, [pc, #104]	@ (8008af0 <pvPortMalloc+0x264>)
 8008a86:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8008a88:	4b19      	ldr	r3, [pc, #100]	@ (8008af0 <pvPortMalloc+0x264>)
 8008a8a:	681a      	ldr	r2, [r3, #0]
 8008a8c:	4b1c      	ldr	r3, [pc, #112]	@ (8008b00 <pvPortMalloc+0x274>)
 8008a8e:	681b      	ldr	r3, [r3, #0]
 8008a90:	429a      	cmp	r2, r3
 8008a92:	d203      	bcs.n	8008a9c <pvPortMalloc+0x210>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8008a94:	4b16      	ldr	r3, [pc, #88]	@ (8008af0 <pvPortMalloc+0x264>)
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	4a19      	ldr	r2, [pc, #100]	@ (8008b00 <pvPortMalloc+0x274>)
 8008a9a:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 8008a9c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a9e:	685b      	ldr	r3, [r3, #4]
 8008aa0:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8008aa4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aa6:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8008aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aaa:	2200      	movs	r2, #0
 8008aac:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 8008aae:	4b15      	ldr	r3, [pc, #84]	@ (8008b04 <pvPortMalloc+0x278>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	3301      	adds	r3, #1
 8008ab4:	4a13      	ldr	r2, [pc, #76]	@ (8008b04 <pvPortMalloc+0x278>)
 8008ab6:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8008ab8:	f7fe f978 	bl	8006dac <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008abe:	f003 0307 	and.w	r3, r3, #7
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d00d      	beq.n	8008ae2 <pvPortMalloc+0x256>
    __asm volatile
 8008ac6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aca:	b672      	cpsid	i
 8008acc:	f383 8811 	msr	BASEPRI, r3
 8008ad0:	f3bf 8f6f 	isb	sy
 8008ad4:	f3bf 8f4f 	dsb	sy
 8008ad8:	b662      	cpsie	i
 8008ada:	60fb      	str	r3, [r7, #12]
}
 8008adc:	bf00      	nop
 8008ade:	bf00      	nop
 8008ae0:	e7fd      	b.n	8008ade <pvPortMalloc+0x252>
    return pvReturn;
 8008ae2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	3738      	adds	r7, #56	@ 0x38
 8008ae8:	46bd      	mov	sp, r7
 8008aea:	bd80      	pop	{r7, pc}
 8008aec:	24043d20 	.word	0x24043d20
 8008af0:	24043d24 	.word	0x24043d24
 8008af4:	24043d18 	.word	0x24043d18
 8008af8:	24003d18 	.word	0x24003d18
 8008afc:	24043d17 	.word	0x24043d17
 8008b00:	24043d28 	.word	0x24043d28
 8008b04:	24043d2c 	.word	0x24043d2c

08008b08 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b088      	sub	sp, #32
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8008b10:	687b      	ldr	r3, [r7, #4]
 8008b12:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d066      	beq.n	8008be8 <vPortFree+0xe0>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 8008b1a:	2308      	movs	r3, #8
 8008b1c:	425b      	negs	r3, r3
 8008b1e:	69fa      	ldr	r2, [r7, #28]
 8008b20:	4413      	add	r3, r2
 8008b22:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8008b24:	69fb      	ldr	r3, [r7, #28]
 8008b26:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8008b28:	69bb      	ldr	r3, [r7, #24]
 8008b2a:	4a31      	ldr	r2, [pc, #196]	@ (8008bf0 <vPortFree+0xe8>)
 8008b2c:	4293      	cmp	r3, r2
 8008b2e:	d305      	bcc.n	8008b3c <vPortFree+0x34>
 8008b30:	69bb      	ldr	r3, [r7, #24]
 8008b32:	4a30      	ldr	r2, [pc, #192]	@ (8008bf4 <vPortFree+0xec>)
 8008b34:	4293      	cmp	r3, r2
 8008b36:	d801      	bhi.n	8008b3c <vPortFree+0x34>
 8008b38:	2301      	movs	r3, #1
 8008b3a:	e000      	b.n	8008b3e <vPortFree+0x36>
 8008b3c:	2300      	movs	r3, #0
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d10d      	bne.n	8008b5e <vPortFree+0x56>
    __asm volatile
 8008b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b46:	b672      	cpsid	i
 8008b48:	f383 8811 	msr	BASEPRI, r3
 8008b4c:	f3bf 8f6f 	isb	sy
 8008b50:	f3bf 8f4f 	dsb	sy
 8008b54:	b662      	cpsie	i
 8008b56:	617b      	str	r3, [r7, #20]
}
 8008b58:	bf00      	nop
 8008b5a:	bf00      	nop
 8008b5c:	e7fd      	b.n	8008b5a <vPortFree+0x52>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8008b5e:	69bb      	ldr	r3, [r7, #24]
 8008b60:	685b      	ldr	r3, [r3, #4]
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	db0d      	blt.n	8008b82 <vPortFree+0x7a>
    __asm volatile
 8008b66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b6a:	b672      	cpsid	i
 8008b6c:	f383 8811 	msr	BASEPRI, r3
 8008b70:	f3bf 8f6f 	isb	sy
 8008b74:	f3bf 8f4f 	dsb	sy
 8008b78:	b662      	cpsie	i
 8008b7a:	613b      	str	r3, [r7, #16]
}
 8008b7c:	bf00      	nop
 8008b7e:	bf00      	nop
 8008b80:	e7fd      	b.n	8008b7e <vPortFree+0x76>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008b82:	69bb      	ldr	r3, [r7, #24]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d00d      	beq.n	8008ba6 <vPortFree+0x9e>
    __asm volatile
 8008b8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008b8e:	b672      	cpsid	i
 8008b90:	f383 8811 	msr	BASEPRI, r3
 8008b94:	f3bf 8f6f 	isb	sy
 8008b98:	f3bf 8f4f 	dsb	sy
 8008b9c:	b662      	cpsie	i
 8008b9e:	60fb      	str	r3, [r7, #12]
}
 8008ba0:	bf00      	nop
 8008ba2:	bf00      	nop
 8008ba4:	e7fd      	b.n	8008ba2 <vPortFree+0x9a>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8008ba6:	69bb      	ldr	r3, [r7, #24]
 8008ba8:	685b      	ldr	r3, [r3, #4]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	da1c      	bge.n	8008be8 <vPortFree+0xe0>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8008bae:	69bb      	ldr	r3, [r7, #24]
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d118      	bne.n	8008be8 <vPortFree+0xe0>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8008bb6:	69bb      	ldr	r3, [r7, #24]
 8008bb8:	685b      	ldr	r3, [r3, #4]
 8008bba:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8008bbe:	69bb      	ldr	r3, [r7, #24]
 8008bc0:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 8008bc2:	f7fe f8e5 	bl	8006d90 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8008bc6:	69bb      	ldr	r3, [r7, #24]
 8008bc8:	685a      	ldr	r2, [r3, #4]
 8008bca:	4b0b      	ldr	r3, [pc, #44]	@ (8008bf8 <vPortFree+0xf0>)
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4413      	add	r3, r2
 8008bd0:	4a09      	ldr	r2, [pc, #36]	@ (8008bf8 <vPortFree+0xf0>)
 8008bd2:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008bd4:	69b8      	ldr	r0, [r7, #24]
 8008bd6:	f000 f86d 	bl	8008cb4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8008bda:	4b08      	ldr	r3, [pc, #32]	@ (8008bfc <vPortFree+0xf4>)
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	3301      	adds	r3, #1
 8008be0:	4a06      	ldr	r2, [pc, #24]	@ (8008bfc <vPortFree+0xf4>)
 8008be2:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8008be4:	f7fe f8e2 	bl	8006dac <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8008be8:	bf00      	nop
 8008bea:	3720      	adds	r7, #32
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bd80      	pop	{r7, pc}
 8008bf0:	24003d18 	.word	0x24003d18
 8008bf4:	24043d17 	.word	0x24043d17
 8008bf8:	24043d24 	.word	0x24043d24
 8008bfc:	24043d30 	.word	0x24043d30

08008c00 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8008c00:	b480      	push	{r7}
 8008c02:	b085      	sub	sp, #20
 8008c04:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008c06:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8008c0a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8008c0c:	4b24      	ldr	r3, [pc, #144]	@ (8008ca0 <prvHeapInit+0xa0>)
 8008c0e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	f003 0307 	and.w	r3, r3, #7
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d00c      	beq.n	8008c34 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	3307      	adds	r3, #7
 8008c1e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	f023 0307 	bic.w	r3, r3, #7
 8008c26:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8008c28:	68ba      	ldr	r2, [r7, #8]
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	1ad3      	subs	r3, r2, r3
 8008c2e:	4a1c      	ldr	r2, [pc, #112]	@ (8008ca0 <prvHeapInit+0xa0>)
 8008c30:	4413      	add	r3, r2
 8008c32:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	4a1b      	ldr	r2, [pc, #108]	@ (8008ca4 <prvHeapInit+0xa4>)
 8008c38:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8008c3a:	4b1a      	ldr	r3, [pc, #104]	@ (8008ca4 <prvHeapInit+0xa4>)
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8008c40:	68fa      	ldr	r2, [r7, #12]
 8008c42:	68bb      	ldr	r3, [r7, #8]
 8008c44:	4413      	add	r3, r2
 8008c46:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8008c48:	2208      	movs	r2, #8
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	1a9b      	subs	r3, r3, r2
 8008c4e:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f023 0307 	bic.w	r3, r3, #7
 8008c56:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	4a13      	ldr	r2, [pc, #76]	@ (8008ca8 <prvHeapInit+0xa8>)
 8008c5c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8008c5e:	4b12      	ldr	r3, [pc, #72]	@ (8008ca8 <prvHeapInit+0xa8>)
 8008c60:	681b      	ldr	r3, [r3, #0]
 8008c62:	2200      	movs	r2, #0
 8008c64:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8008c66:	4b10      	ldr	r3, [pc, #64]	@ (8008ca8 <prvHeapInit+0xa8>)
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	2200      	movs	r2, #0
 8008c6c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8008c72:	683b      	ldr	r3, [r7, #0]
 8008c74:	687a      	ldr	r2, [r7, #4]
 8008c76:	1ad2      	subs	r2, r2, r3
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8008c7c:	4b0a      	ldr	r3, [pc, #40]	@ (8008ca8 <prvHeapInit+0xa8>)
 8008c7e:	681a      	ldr	r2, [r3, #0]
 8008c80:	683b      	ldr	r3, [r7, #0]
 8008c82:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	685b      	ldr	r3, [r3, #4]
 8008c88:	4a08      	ldr	r2, [pc, #32]	@ (8008cac <prvHeapInit+0xac>)
 8008c8a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	685b      	ldr	r3, [r3, #4]
 8008c90:	4a07      	ldr	r2, [pc, #28]	@ (8008cb0 <prvHeapInit+0xb0>)
 8008c92:	6013      	str	r3, [r2, #0]
}
 8008c94:	bf00      	nop
 8008c96:	3714      	adds	r7, #20
 8008c98:	46bd      	mov	sp, r7
 8008c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9e:	4770      	bx	lr
 8008ca0:	24003d18 	.word	0x24003d18
 8008ca4:	24043d18 	.word	0x24043d18
 8008ca8:	24043d20 	.word	0x24043d20
 8008cac:	24043d28 	.word	0x24043d28
 8008cb0:	24043d24 	.word	0x24043d24

08008cb4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8008cb4:	b480      	push	{r7}
 8008cb6:	b087      	sub	sp, #28
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8008cbc:	4b37      	ldr	r3, [pc, #220]	@ (8008d9c <prvInsertBlockIntoFreeList+0xe8>)
 8008cbe:	617b      	str	r3, [r7, #20]
 8008cc0:	e002      	b.n	8008cc8 <prvInsertBlockIntoFreeList+0x14>
 8008cc2:	697b      	ldr	r3, [r7, #20]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	617b      	str	r3, [r7, #20]
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	687a      	ldr	r2, [r7, #4]
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	d8f7      	bhi.n	8008cc2 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8008cd2:	697b      	ldr	r3, [r7, #20]
 8008cd4:	4a31      	ldr	r2, [pc, #196]	@ (8008d9c <prvInsertBlockIntoFreeList+0xe8>)
 8008cd6:	4293      	cmp	r3, r2
 8008cd8:	d01a      	beq.n	8008d10 <prvInsertBlockIntoFreeList+0x5c>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8008cda:	697b      	ldr	r3, [r7, #20]
 8008cdc:	4a30      	ldr	r2, [pc, #192]	@ (8008da0 <prvInsertBlockIntoFreeList+0xec>)
 8008cde:	4293      	cmp	r3, r2
 8008ce0:	d305      	bcc.n	8008cee <prvInsertBlockIntoFreeList+0x3a>
 8008ce2:	697b      	ldr	r3, [r7, #20]
 8008ce4:	4a2f      	ldr	r2, [pc, #188]	@ (8008da4 <prvInsertBlockIntoFreeList+0xf0>)
 8008ce6:	4293      	cmp	r3, r2
 8008ce8:	d801      	bhi.n	8008cee <prvInsertBlockIntoFreeList+0x3a>
 8008cea:	2301      	movs	r3, #1
 8008cec:	e000      	b.n	8008cf0 <prvInsertBlockIntoFreeList+0x3c>
 8008cee:	2300      	movs	r3, #0
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d10d      	bne.n	8008d10 <prvInsertBlockIntoFreeList+0x5c>
    __asm volatile
 8008cf4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cf8:	b672      	cpsid	i
 8008cfa:	f383 8811 	msr	BASEPRI, r3
 8008cfe:	f3bf 8f6f 	isb	sy
 8008d02:	f3bf 8f4f 	dsb	sy
 8008d06:	b662      	cpsie	i
 8008d08:	60fb      	str	r3, [r7, #12]
}
 8008d0a:	bf00      	nop
 8008d0c:	bf00      	nop
 8008d0e:	e7fd      	b.n	8008d0c <prvInsertBlockIntoFreeList+0x58>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8008d10:	697b      	ldr	r3, [r7, #20]
 8008d12:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8008d14:	697b      	ldr	r3, [r7, #20]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	693a      	ldr	r2, [r7, #16]
 8008d1a:	4413      	add	r3, r2
 8008d1c:	687a      	ldr	r2, [r7, #4]
 8008d1e:	429a      	cmp	r2, r3
 8008d20:	d108      	bne.n	8008d34 <prvInsertBlockIntoFreeList+0x80>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008d22:	697b      	ldr	r3, [r7, #20]
 8008d24:	685a      	ldr	r2, [r3, #4]
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	685b      	ldr	r3, [r3, #4]
 8008d2a:	441a      	add	r2, r3
 8008d2c:	697b      	ldr	r3, [r7, #20]
 8008d2e:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8008d30:	697b      	ldr	r3, [r7, #20]
 8008d32:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	685b      	ldr	r3, [r3, #4]
 8008d3c:	693a      	ldr	r2, [r7, #16]
 8008d3e:	441a      	add	r2, r3
 8008d40:	697b      	ldr	r3, [r7, #20]
 8008d42:	681b      	ldr	r3, [r3, #0]
 8008d44:	429a      	cmp	r2, r3
 8008d46:	d118      	bne.n	8008d7a <prvInsertBlockIntoFreeList+0xc6>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8008d48:	697b      	ldr	r3, [r7, #20]
 8008d4a:	681a      	ldr	r2, [r3, #0]
 8008d4c:	4b16      	ldr	r3, [pc, #88]	@ (8008da8 <prvInsertBlockIntoFreeList+0xf4>)
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	429a      	cmp	r2, r3
 8008d52:	d00d      	beq.n	8008d70 <prvInsertBlockIntoFreeList+0xbc>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	685a      	ldr	r2, [r3, #4]
 8008d58:	697b      	ldr	r3, [r7, #20]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	685b      	ldr	r3, [r3, #4]
 8008d5e:	441a      	add	r2, r3
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8008d64:	697b      	ldr	r3, [r7, #20]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	681a      	ldr	r2, [r3, #0]
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	601a      	str	r2, [r3, #0]
 8008d6e:	e008      	b.n	8008d82 <prvInsertBlockIntoFreeList+0xce>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8008d70:	4b0d      	ldr	r3, [pc, #52]	@ (8008da8 <prvInsertBlockIntoFreeList+0xf4>)
 8008d72:	681a      	ldr	r2, [r3, #0]
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	601a      	str	r2, [r3, #0]
 8008d78:	e003      	b.n	8008d82 <prvInsertBlockIntoFreeList+0xce>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008d7a:	697b      	ldr	r3, [r7, #20]
 8008d7c:	681a      	ldr	r2, [r3, #0]
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8008d82:	697a      	ldr	r2, [r7, #20]
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	429a      	cmp	r2, r3
 8008d88:	d002      	beq.n	8008d90 <prvInsertBlockIntoFreeList+0xdc>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8008d8a:	697b      	ldr	r3, [r7, #20]
 8008d8c:	687a      	ldr	r2, [r7, #4]
 8008d8e:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8008d90:	bf00      	nop
 8008d92:	371c      	adds	r7, #28
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr
 8008d9c:	24043d18 	.word	0x24043d18
 8008da0:	24003d18 	.word	0x24003d18
 8008da4:	24043d17 	.word	0x24043d17
 8008da8:	24043d20 	.word	0x24043d20

08008dac <disk_status>:
//	}
//	return STA_NOINIT;
//}

DSTATUS disk_status (BYTE pdrv)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b082      	sub	sp, #8
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	4603      	mov	r3, r0
 8008db4:	71fb      	strb	r3, [r7, #7]
    if (pdrv != DEV_EMMC) return STA_NOINIT;
 8008db6:	79fb      	ldrb	r3, [r7, #7]
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d001      	beq.n	8008dc0 <disk_status+0x14>
 8008dbc:	2301      	movs	r3, #1
 8008dbe:	e012      	b.n	8008de6 <disk_status+0x3a>

    if (HAL_MMC_GetCardState(&hmmc1) == HAL_MMC_CARD_TRANSFER) {
 8008dc0:	480b      	ldr	r0, [pc, #44]	@ (8008df0 <disk_status+0x44>)
 8008dc2:	f009 fb81 	bl	80124c8 <HAL_MMC_GetCardState>
 8008dc6:	4603      	mov	r3, r0
 8008dc8:	2b04      	cmp	r3, #4
 8008dca:	d106      	bne.n	8008dda <disk_status+0x2e>
        return Stat & ~STA_NOINIT;
 8008dcc:	4b09      	ldr	r3, [pc, #36]	@ (8008df4 <disk_status+0x48>)
 8008dce:	781b      	ldrb	r3, [r3, #0]
 8008dd0:	b2db      	uxtb	r3, r3
 8008dd2:	f023 0301 	bic.w	r3, r3, #1
 8008dd6:	b2db      	uxtb	r3, r3
 8008dd8:	e005      	b.n	8008de6 <disk_status+0x3a>
    }
    return Stat | STA_NOINIT;
 8008dda:	4b06      	ldr	r3, [pc, #24]	@ (8008df4 <disk_status+0x48>)
 8008ddc:	781b      	ldrb	r3, [r3, #0]
 8008dde:	b2db      	uxtb	r3, r3
 8008de0:	f043 0301 	orr.w	r3, r3, #1
 8008de4:	b2db      	uxtb	r3, r3
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3708      	adds	r7, #8
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}
 8008dee:	bf00      	nop
 8008df0:	240002ec 	.word	0x240002ec
 8008df4:	2400008c 	.word	0x2400008c

08008df8 <disk_initialize>:
//	}
//	return STA_NOINIT;
//}

DSTATUS disk_initialize(BYTE pdrv)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b082      	sub	sp, #8
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	4603      	mov	r3, r0
 8008e00:	71fb      	strb	r3, [r7, #7]
    if (pdrv != DEV_EMMC)
 8008e02:	79fb      	ldrb	r3, [r7, #7]
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	d001      	beq.n	8008e0c <disk_initialize+0x14>
        return STA_NOINIT;
 8008e08:	2301      	movs	r3, #1
 8008e0a:	e02e      	b.n	8008e6a <disk_initialize+0x72>

    if (HAL_MMC_Init(&hmmc1) != HAL_OK) {
 8008e0c:	4819      	ldr	r0, [pc, #100]	@ (8008e74 <disk_initialize+0x7c>)
 8008e0e:	f008 fbbf 	bl	8011590 <HAL_MMC_Init>
 8008e12:	4603      	mov	r3, r0
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d00b      	beq.n	8008e30 <disk_initialize+0x38>
        Stat |= STA_NOINIT;
 8008e18:	4b17      	ldr	r3, [pc, #92]	@ (8008e78 <disk_initialize+0x80>)
 8008e1a:	781b      	ldrb	r3, [r3, #0]
 8008e1c:	b2db      	uxtb	r3, r3
 8008e1e:	f043 0301 	orr.w	r3, r3, #1
 8008e22:	b2da      	uxtb	r2, r3
 8008e24:	4b14      	ldr	r3, [pc, #80]	@ (8008e78 <disk_initialize+0x80>)
 8008e26:	701a      	strb	r2, [r3, #0]
        return Stat;
 8008e28:	4b13      	ldr	r3, [pc, #76]	@ (8008e78 <disk_initialize+0x80>)
 8008e2a:	781b      	ldrb	r3, [r3, #0]
 8008e2c:	b2db      	uxtb	r3, r3
 8008e2e:	e01c      	b.n	8008e6a <disk_initialize+0x72>
    }

    if (HAL_MMC_InitCard(&hmmc1) != HAL_OK) {
 8008e30:	4810      	ldr	r0, [pc, #64]	@ (8008e74 <disk_initialize+0x7c>)
 8008e32:	f008 fbed 	bl	8011610 <HAL_MMC_InitCard>
 8008e36:	4603      	mov	r3, r0
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d00b      	beq.n	8008e54 <disk_initialize+0x5c>
        Stat |= STA_NOINIT;
 8008e3c:	4b0e      	ldr	r3, [pc, #56]	@ (8008e78 <disk_initialize+0x80>)
 8008e3e:	781b      	ldrb	r3, [r3, #0]
 8008e40:	b2db      	uxtb	r3, r3
 8008e42:	f043 0301 	orr.w	r3, r3, #1
 8008e46:	b2da      	uxtb	r2, r3
 8008e48:	4b0b      	ldr	r3, [pc, #44]	@ (8008e78 <disk_initialize+0x80>)
 8008e4a:	701a      	strb	r2, [r3, #0]
        return Stat;
 8008e4c:	4b0a      	ldr	r3, [pc, #40]	@ (8008e78 <disk_initialize+0x80>)
 8008e4e:	781b      	ldrb	r3, [r3, #0]
 8008e50:	b2db      	uxtb	r3, r3
 8008e52:	e00a      	b.n	8008e6a <disk_initialize+0x72>
    }

    Stat &= ~STA_NOINIT;
 8008e54:	4b08      	ldr	r3, [pc, #32]	@ (8008e78 <disk_initialize+0x80>)
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	b2db      	uxtb	r3, r3
 8008e5a:	f023 0301 	bic.w	r3, r3, #1
 8008e5e:	b2da      	uxtb	r2, r3
 8008e60:	4b05      	ldr	r3, [pc, #20]	@ (8008e78 <disk_initialize+0x80>)
 8008e62:	701a      	strb	r2, [r3, #0]
    return Stat;
 8008e64:	4b04      	ldr	r3, [pc, #16]	@ (8008e78 <disk_initialize+0x80>)
 8008e66:	781b      	ldrb	r3, [r3, #0]
 8008e68:	b2db      	uxtb	r3, r3
}
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	3708      	adds	r7, #8
 8008e6e:	46bd      	mov	sp, r7
 8008e70:	bd80      	pop	{r7, pc}
 8008e72:	bf00      	nop
 8008e74:	240002ec 	.word	0x240002ec
 8008e78:	2400008c 	.word	0x2400008c

08008e7c <disk_read>:
//
//	return RES_PARERR;
//}

DRESULT disk_read (BYTE pdrv, BYTE *buff, LBA_t sector, UINT count)
{
 8008e7c:	b580      	push	{r7, lr}
 8008e7e:	b086      	sub	sp, #24
 8008e80:	af02      	add	r7, sp, #8
 8008e82:	60b9      	str	r1, [r7, #8]
 8008e84:	607a      	str	r2, [r7, #4]
 8008e86:	603b      	str	r3, [r7, #0]
 8008e88:	4603      	mov	r3, r0
 8008e8a:	73fb      	strb	r3, [r7, #15]
    if (pdrv != DEV_EMMC)        return RES_PARERR;
 8008e8c:	7bfb      	ldrb	r3, [r7, #15]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d001      	beq.n	8008e96 <disk_read+0x1a>
 8008e92:	2304      	movs	r3, #4
 8008e94:	e023      	b.n	8008ede <disk_read+0x62>
    if (count == 0)              return RES_PARERR;
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d101      	bne.n	8008ea0 <disk_read+0x24>
 8008e9c:	2304      	movs	r3, #4
 8008e9e:	e01e      	b.n	8008ede <disk_read+0x62>
    if (Stat & STA_NOINIT)       return RES_NOTRDY;
 8008ea0:	4b11      	ldr	r3, [pc, #68]	@ (8008ee8 <disk_read+0x6c>)
 8008ea2:	781b      	ldrb	r3, [r3, #0]
 8008ea4:	b2db      	uxtb	r3, r3
 8008ea6:	f003 0301 	and.w	r3, r3, #1
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d001      	beq.n	8008eb2 <disk_read+0x36>
 8008eae:	2303      	movs	r3, #3
 8008eb0:	e015      	b.n	8008ede <disk_read+0x62>

    if (HAL_MMC_ReadBlocks(&hmmc1, (uint8_t*)buff, (uint32_t)sector, count, HAL_MAX_DELAY) != HAL_OK)
 8008eb2:	f04f 33ff 	mov.w	r3, #4294967295
 8008eb6:	9300      	str	r3, [sp, #0]
 8008eb8:	683b      	ldr	r3, [r7, #0]
 8008eba:	687a      	ldr	r2, [r7, #4]
 8008ebc:	68b9      	ldr	r1, [r7, #8]
 8008ebe:	480b      	ldr	r0, [pc, #44]	@ (8008eec <disk_read+0x70>)
 8008ec0:	f008 fc42 	bl	8011748 <HAL_MMC_ReadBlocks>
 8008ec4:	4603      	mov	r3, r0
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d001      	beq.n	8008ece <disk_read+0x52>
        return RES_ERROR;
 8008eca:	2301      	movs	r3, #1
 8008ecc:	e007      	b.n	8008ede <disk_read+0x62>

    /* Nu dng DMA/IT: ch trng thi chuyn sn sng */
    while (HAL_MMC_GetCardState(&hmmc1) != HAL_MMC_CARD_TRANSFER) { }
 8008ece:	bf00      	nop
 8008ed0:	4806      	ldr	r0, [pc, #24]	@ (8008eec <disk_read+0x70>)
 8008ed2:	f009 faf9 	bl	80124c8 <HAL_MMC_GetCardState>
 8008ed6:	4603      	mov	r3, r0
 8008ed8:	2b04      	cmp	r3, #4
 8008eda:	d1f9      	bne.n	8008ed0 <disk_read+0x54>

    return RES_OK;
 8008edc:	2300      	movs	r3, #0
}
 8008ede:	4618      	mov	r0, r3
 8008ee0:	3710      	adds	r7, #16
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bd80      	pop	{r7, pc}
 8008ee6:	bf00      	nop
 8008ee8:	2400008c 	.word	0x2400008c
 8008eec:	240002ec 	.word	0x240002ec

08008ef0 <disk_write>:
//}
//
//#endif

DRESULT disk_write (BYTE pdrv, const BYTE *buff, LBA_t sector, UINT count)
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b086      	sub	sp, #24
 8008ef4:	af02      	add	r7, sp, #8
 8008ef6:	60b9      	str	r1, [r7, #8]
 8008ef8:	607a      	str	r2, [r7, #4]
 8008efa:	603b      	str	r3, [r7, #0]
 8008efc:	4603      	mov	r3, r0
 8008efe:	73fb      	strb	r3, [r7, #15]
    if (pdrv != DEV_EMMC)        return RES_PARERR;
 8008f00:	7bfb      	ldrb	r3, [r7, #15]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d001      	beq.n	8008f0a <disk_write+0x1a>
 8008f06:	2304      	movs	r3, #4
 8008f08:	e023      	b.n	8008f52 <disk_write+0x62>
    if (count == 0)              return RES_PARERR;
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d101      	bne.n	8008f14 <disk_write+0x24>
 8008f10:	2304      	movs	r3, #4
 8008f12:	e01e      	b.n	8008f52 <disk_write+0x62>
    if (Stat & STA_NOINIT)       return RES_NOTRDY;
 8008f14:	4b11      	ldr	r3, [pc, #68]	@ (8008f5c <disk_write+0x6c>)
 8008f16:	781b      	ldrb	r3, [r3, #0]
 8008f18:	b2db      	uxtb	r3, r3
 8008f1a:	f003 0301 	and.w	r3, r3, #1
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d001      	beq.n	8008f26 <disk_write+0x36>
 8008f22:	2303      	movs	r3, #3
 8008f24:	e015      	b.n	8008f52 <disk_write+0x62>

    if (HAL_MMC_WriteBlocks(&hmmc1, (uint8_t*)buff, (uint32_t)sector, count, HAL_MAX_DELAY) != HAL_OK)
 8008f26:	f04f 33ff 	mov.w	r3, #4294967295
 8008f2a:	9300      	str	r3, [sp, #0]
 8008f2c:	683b      	ldr	r3, [r7, #0]
 8008f2e:	687a      	ldr	r2, [r7, #4]
 8008f30:	68b9      	ldr	r1, [r7, #8]
 8008f32:	480b      	ldr	r0, [pc, #44]	@ (8008f60 <disk_write+0x70>)
 8008f34:	f008 fd9c 	bl	8011a70 <HAL_MMC_WriteBlocks>
 8008f38:	4603      	mov	r3, r0
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d001      	beq.n	8008f42 <disk_write+0x52>
        return RES_ERROR;
 8008f3e:	2301      	movs	r3, #1
 8008f40:	e007      	b.n	8008f52 <disk_write+0x62>

    while (HAL_MMC_GetCardState(&hmmc1) != HAL_MMC_CARD_TRANSFER) { }
 8008f42:	bf00      	nop
 8008f44:	4806      	ldr	r0, [pc, #24]	@ (8008f60 <disk_write+0x70>)
 8008f46:	f009 fabf 	bl	80124c8 <HAL_MMC_GetCardState>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	2b04      	cmp	r3, #4
 8008f4e:	d1f9      	bne.n	8008f44 <disk_write+0x54>

    return RES_OK;
 8008f50:	2300      	movs	r3, #0
}
 8008f52:	4618      	mov	r0, r3
 8008f54:	3710      	adds	r7, #16
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}
 8008f5a:	bf00      	nop
 8008f5c:	2400008c 	.word	0x2400008c
 8008f60:	240002ec 	.word	0x240002ec

08008f64 <disk_ioctl>:
//
//	return RES_PARERR;
//}

DRESULT disk_ioctl (BYTE pdrv, BYTE cmd, void *buff)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b08a      	sub	sp, #40	@ 0x28
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	4603      	mov	r3, r0
 8008f6c:	603a      	str	r2, [r7, #0]
 8008f6e:	71fb      	strb	r3, [r7, #7]
 8008f70:	460b      	mov	r3, r1
 8008f72:	71bb      	strb	r3, [r7, #6]
    if (pdrv != DEV_EMMC)        return RES_PARERR;
 8008f74:	79fb      	ldrb	r3, [r7, #7]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d001      	beq.n	8008f7e <disk_ioctl+0x1a>
 8008f7a:	2304      	movs	r3, #4
 8008f7c:	e043      	b.n	8009006 <disk_ioctl+0xa2>
    if (Stat & STA_NOINIT)       return RES_NOTRDY;
 8008f7e:	4b24      	ldr	r3, [pc, #144]	@ (8009010 <disk_ioctl+0xac>)
 8008f80:	781b      	ldrb	r3, [r3, #0]
 8008f82:	b2db      	uxtb	r3, r3
 8008f84:	f003 0301 	and.w	r3, r3, #1
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d001      	beq.n	8008f90 <disk_ioctl+0x2c>
 8008f8c:	2303      	movs	r3, #3
 8008f8e:	e03a      	b.n	8009006 <disk_ioctl+0xa2>

    HAL_MMC_CardInfoTypeDef info;

    switch (cmd) {
 8008f90:	79bb      	ldrb	r3, [r7, #6]
 8008f92:	2b03      	cmp	r3, #3
 8008f94:	d836      	bhi.n	8009004 <disk_ioctl+0xa0>
 8008f96:	a201      	add	r2, pc, #4	@ (adr r2, 8008f9c <disk_ioctl+0x38>)
 8008f98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f9c:	08008fad 	.word	0x08008fad
 8008fa0:	08008fb1 	.word	0x08008fb1
 8008fa4:	08008fc7 	.word	0x08008fc7
 8008fa8:	08008fdf 	.word	0x08008fdf
    case CTRL_SYNC:
        return RES_OK;
 8008fac:	2300      	movs	r3, #0
 8008fae:	e02a      	b.n	8009006 <disk_ioctl+0xa2>

    case GET_SECTOR_COUNT:
        HAL_MMC_GetCardInfo(&hmmc1, &info);
 8008fb0:	f107 030c 	add.w	r3, r7, #12
 8008fb4:	4619      	mov	r1, r3
 8008fb6:	4817      	ldr	r0, [pc, #92]	@ (8009014 <disk_ioctl+0xb0>)
 8008fb8:	f009 f896 	bl	80120e8 <HAL_MMC_GetCardInfo>
        *(LBA_t*)buff = (LBA_t)info.LogBlockNbr;
 8008fbc:	6a3a      	ldr	r2, [r7, #32]
 8008fbe:	683b      	ldr	r3, [r7, #0]
 8008fc0:	601a      	str	r2, [r3, #0]
        return RES_OK;
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	e01f      	b.n	8009006 <disk_ioctl+0xa2>

    case GET_SECTOR_SIZE:
        HAL_MMC_GetCardInfo(&hmmc1, &info);
 8008fc6:	f107 030c 	add.w	r3, r7, #12
 8008fca:	4619      	mov	r1, r3
 8008fcc:	4811      	ldr	r0, [pc, #68]	@ (8009014 <disk_ioctl+0xb0>)
 8008fce:	f009 f88b 	bl	80120e8 <HAL_MMC_GetCardInfo>
        *(WORD*)buff = (WORD)info.LogBlockSize;
 8008fd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fd4:	b29a      	uxth	r2, r3
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	801a      	strh	r2, [r3, #0]
        return RES_OK;
 8008fda:	2300      	movs	r3, #0
 8008fdc:	e013      	b.n	8009006 <disk_ioctl+0xa2>

    case GET_BLOCK_SIZE:
        HAL_MMC_GetCardInfo(&hmmc1, &info);
 8008fde:	f107 030c 	add.w	r3, r7, #12
 8008fe2:	4619      	mov	r1, r3
 8008fe4:	480b      	ldr	r0, [pc, #44]	@ (8009014 <disk_ioctl+0xb0>)
 8008fe6:	f009 f87f 	bl	80120e8 <HAL_MMC_GetCardInfo>

        *(DWORD*)buff = (info.LogBlockSize ? (info.BlockSize / info.LogBlockSize) : 1);
 8008fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fec:	2b00      	cmp	r3, #0
 8008fee:	d004      	beq.n	8008ffa <disk_ioctl+0x96>
 8008ff0:	69fa      	ldr	r2, [r7, #28]
 8008ff2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ff8:	e000      	b.n	8008ffc <disk_ioctl+0x98>
 8008ffa:	2301      	movs	r3, #1
 8008ffc:	683a      	ldr	r2, [r7, #0]
 8008ffe:	6013      	str	r3, [r2, #0]
        return RES_OK;
 8009000:	2300      	movs	r3, #0
 8009002:	e000      	b.n	8009006 <disk_ioctl+0xa2>

    default:
        return RES_PARERR;
 8009004:	2304      	movs	r3, #4
    }
}
 8009006:	4618      	mov	r0, r3
 8009008:	3728      	adds	r7, #40	@ 0x28
 800900a:	46bd      	mov	sp, r7
 800900c:	bd80      	pop	{r7, pc}
 800900e:	bf00      	nop
 8009010:	2400008c 	.word	0x2400008c
 8009014:	240002ec 	.word	0x240002ec

08009018 <ld_16>:
/*-----------------------------------------------------------------------*/
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static WORD ld_16 (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 8009018:	b480      	push	{r7}
 800901a:	b085      	sub	sp, #20
 800901c:	af00      	add	r7, sp, #0
 800901e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 8009020:	687b      	ldr	r3, [r7, #4]
 8009022:	3301      	adds	r3, #1
 8009024:	781b      	ldrb	r3, [r3, #0]
 8009026:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 8009028:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800902c:	021b      	lsls	r3, r3, #8
 800902e:	b21a      	sxth	r2, r3
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	b21b      	sxth	r3, r3
 8009036:	4313      	orrs	r3, r2
 8009038:	b21b      	sxth	r3, r3
 800903a:	81fb      	strh	r3, [r7, #14]
	return rv;
 800903c:	89fb      	ldrh	r3, [r7, #14]
}
 800903e:	4618      	mov	r0, r3
 8009040:	3714      	adds	r7, #20
 8009042:	46bd      	mov	sp, r7
 8009044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009048:	4770      	bx	lr

0800904a <ld_32>:

static DWORD ld_32 (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800904a:	b480      	push	{r7}
 800904c:	b085      	sub	sp, #20
 800904e:	af00      	add	r7, sp, #0
 8009050:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	3303      	adds	r3, #3
 8009056:	781b      	ldrb	r3, [r3, #0]
 8009058:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800905a:	68fb      	ldr	r3, [r7, #12]
 800905c:	021b      	lsls	r3, r3, #8
 800905e:	687a      	ldr	r2, [r7, #4]
 8009060:	3202      	adds	r2, #2
 8009062:	7812      	ldrb	r2, [r2, #0]
 8009064:	4313      	orrs	r3, r2
 8009066:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 8009068:	68fb      	ldr	r3, [r7, #12]
 800906a:	021b      	lsls	r3, r3, #8
 800906c:	687a      	ldr	r2, [r7, #4]
 800906e:	3201      	adds	r2, #1
 8009070:	7812      	ldrb	r2, [r2, #0]
 8009072:	4313      	orrs	r3, r2
 8009074:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 8009076:	68fb      	ldr	r3, [r7, #12]
 8009078:	021b      	lsls	r3, r3, #8
 800907a:	687a      	ldr	r2, [r7, #4]
 800907c:	7812      	ldrb	r2, [r2, #0]
 800907e:	4313      	orrs	r3, r2
 8009080:	60fb      	str	r3, [r7, #12]
	return rv;
 8009082:	68fb      	ldr	r3, [r7, #12]
}
 8009084:	4618      	mov	r0, r3
 8009086:	3714      	adds	r7, #20
 8009088:	46bd      	mov	sp, r7
 800908a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800908e:	4770      	bx	lr

08009090 <st_16>:
}
#endif

#if !FF_FS_READONLY
static void st_16 (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8009090:	b480      	push	{r7}
 8009092:	b083      	sub	sp, #12
 8009094:	af00      	add	r7, sp, #0
 8009096:	6078      	str	r0, [r7, #4]
 8009098:	460b      	mov	r3, r1
 800909a:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	1c5a      	adds	r2, r3, #1
 80090a0:	607a      	str	r2, [r7, #4]
 80090a2:	887a      	ldrh	r2, [r7, #2]
 80090a4:	b2d2      	uxtb	r2, r2
 80090a6:	701a      	strb	r2, [r3, #0]
 80090a8:	887b      	ldrh	r3, [r7, #2]
 80090aa:	0a1b      	lsrs	r3, r3, #8
 80090ac:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	1c5a      	adds	r2, r3, #1
 80090b2:	607a      	str	r2, [r7, #4]
 80090b4:	887a      	ldrh	r2, [r7, #2]
 80090b6:	b2d2      	uxtb	r2, r2
 80090b8:	701a      	strb	r2, [r3, #0]
}
 80090ba:	bf00      	nop
 80090bc:	370c      	adds	r7, #12
 80090be:	46bd      	mov	sp, r7
 80090c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c4:	4770      	bx	lr

080090c6 <st_32>:

static void st_32 (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 80090c6:	b480      	push	{r7}
 80090c8:	b083      	sub	sp, #12
 80090ca:	af00      	add	r7, sp, #0
 80090cc:	6078      	str	r0, [r7, #4]
 80090ce:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	1c5a      	adds	r2, r3, #1
 80090d4:	607a      	str	r2, [r7, #4]
 80090d6:	683a      	ldr	r2, [r7, #0]
 80090d8:	b2d2      	uxtb	r2, r2
 80090da:	701a      	strb	r2, [r3, #0]
 80090dc:	683b      	ldr	r3, [r7, #0]
 80090de:	0a1b      	lsrs	r3, r3, #8
 80090e0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	1c5a      	adds	r2, r3, #1
 80090e6:	607a      	str	r2, [r7, #4]
 80090e8:	683a      	ldr	r2, [r7, #0]
 80090ea:	b2d2      	uxtb	r2, r2
 80090ec:	701a      	strb	r2, [r3, #0]
 80090ee:	683b      	ldr	r3, [r7, #0]
 80090f0:	0a1b      	lsrs	r3, r3, #8
 80090f2:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	1c5a      	adds	r2, r3, #1
 80090f8:	607a      	str	r2, [r7, #4]
 80090fa:	683a      	ldr	r2, [r7, #0]
 80090fc:	b2d2      	uxtb	r2, r2
 80090fe:	701a      	strb	r2, [r3, #0]
 8009100:	683b      	ldr	r3, [r7, #0]
 8009102:	0a1b      	lsrs	r3, r3, #8
 8009104:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	1c5a      	adds	r2, r3, #1
 800910a:	607a      	str	r2, [r7, #4]
 800910c:	683a      	ldr	r2, [r7, #0]
 800910e:	b2d2      	uxtb	r2, r2
 8009110:	701a      	strb	r2, [r3, #0]
}
 8009112:	bf00      	nop
 8009114:	370c      	adds	r7, #12
 8009116:	46bd      	mov	sp, r7
 8009118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800911c:	4770      	bx	lr

0800911e <dbc_1st>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Test if the byte is DBC 1st byte */
static int dbc_1st (BYTE c)
{
 800911e:	b480      	push	{r7}
 8009120:	b083      	sub	sp, #12
 8009122:	af00      	add	r7, sp, #0
 8009124:	4603      	mov	r3, r0
 8009126:	71fb      	strb	r3, [r7, #7]
	if (DbcTbl && c >= DbcTbl[0]) {
		if (c <= DbcTbl[1]) return 1;					/* 1st byte range 1 */
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;	/* 1st byte range 2 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[0]) {
 8009128:	2281      	movs	r2, #129	@ 0x81
 800912a:	79fb      	ldrb	r3, [r7, #7]
 800912c:	4293      	cmp	r3, r2
 800912e:	d30f      	bcc.n	8009150 <dbc_1st+0x32>
		if (c <= DbcTbl[1]) return 1;
 8009130:	229f      	movs	r2, #159	@ 0x9f
 8009132:	79fb      	ldrb	r3, [r7, #7]
 8009134:	4293      	cmp	r3, r2
 8009136:	d801      	bhi.n	800913c <dbc_1st+0x1e>
 8009138:	2301      	movs	r3, #1
 800913a:	e00a      	b.n	8009152 <dbc_1st+0x34>
		if (c >= DbcTbl[2] && c <= DbcTbl[3]) return 1;
 800913c:	22e0      	movs	r2, #224	@ 0xe0
 800913e:	79fb      	ldrb	r3, [r7, #7]
 8009140:	4293      	cmp	r3, r2
 8009142:	d305      	bcc.n	8009150 <dbc_1st+0x32>
 8009144:	22fc      	movs	r2, #252	@ 0xfc
 8009146:	79fb      	ldrb	r3, [r7, #7]
 8009148:	4293      	cmp	r3, r2
 800914a:	d801      	bhi.n	8009150 <dbc_1st+0x32>
 800914c:	2301      	movs	r3, #1
 800914e:	e000      	b.n	8009152 <dbc_1st+0x34>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 8009150:	2300      	movs	r3, #0
}
 8009152:	4618      	mov	r0, r3
 8009154:	370c      	adds	r7, #12
 8009156:	46bd      	mov	sp, r7
 8009158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800915c:	4770      	bx	lr

0800915e <dbc_2nd>:


/* Test if the byte is DBC 2nd byte */
static int dbc_2nd (BYTE c)
{
 800915e:	b480      	push	{r7}
 8009160:	b083      	sub	sp, #12
 8009162:	af00      	add	r7, sp, #0
 8009164:	4603      	mov	r3, r0
 8009166:	71fb      	strb	r3, [r7, #7]
		if (c <= DbcTbl[5]) return 1;					/* 2nd byte range 1 */
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;	/* 2nd byte range 2 */
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;	/* 2nd byte range 3 */
	}
#elif FF_CODE_PAGE >= 900	/* DBCS fixed code page */
	if (c >= DbcTbl[4]) {
 8009168:	2240      	movs	r2, #64	@ 0x40
 800916a:	79fb      	ldrb	r3, [r7, #7]
 800916c:	4293      	cmp	r3, r2
 800916e:	d319      	bcc.n	80091a4 <dbc_2nd+0x46>
		if (c <= DbcTbl[5]) return 1;
 8009170:	227e      	movs	r2, #126	@ 0x7e
 8009172:	79fb      	ldrb	r3, [r7, #7]
 8009174:	4293      	cmp	r3, r2
 8009176:	d801      	bhi.n	800917c <dbc_2nd+0x1e>
 8009178:	2301      	movs	r3, #1
 800917a:	e014      	b.n	80091a6 <dbc_2nd+0x48>
		if (c >= DbcTbl[6] && c <= DbcTbl[7]) return 1;
 800917c:	2280      	movs	r2, #128	@ 0x80
 800917e:	79fb      	ldrb	r3, [r7, #7]
 8009180:	4293      	cmp	r3, r2
 8009182:	d305      	bcc.n	8009190 <dbc_2nd+0x32>
 8009184:	22fc      	movs	r2, #252	@ 0xfc
 8009186:	79fb      	ldrb	r3, [r7, #7]
 8009188:	4293      	cmp	r3, r2
 800918a:	d801      	bhi.n	8009190 <dbc_2nd+0x32>
 800918c:	2301      	movs	r3, #1
 800918e:	e00a      	b.n	80091a6 <dbc_2nd+0x48>
		if (c >= DbcTbl[8] && c <= DbcTbl[9]) return 1;
 8009190:	2200      	movs	r2, #0
 8009192:	79fb      	ldrb	r3, [r7, #7]
 8009194:	4293      	cmp	r3, r2
 8009196:	d305      	bcc.n	80091a4 <dbc_2nd+0x46>
 8009198:	2200      	movs	r2, #0
 800919a:	79fb      	ldrb	r3, [r7, #7]
 800919c:	4293      	cmp	r3, r2
 800919e:	d801      	bhi.n	80091a4 <dbc_2nd+0x46>
 80091a0:	2301      	movs	r3, #1
 80091a2:	e000      	b.n	80091a6 <dbc_2nd+0x48>
	}
#else						/* SBCS fixed code page */
	if (c != 0) return 0;	/* Always false */
#endif
	return 0;
 80091a4:	2300      	movs	r3, #0
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	370c      	adds	r7, #12
 80091aa:	46bd      	mov	sp, r7
 80091ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b0:	4770      	bx	lr

080091b2 <tchar2uni>:

/* Get a Unicode code point from the TCHAR string in defined API encodeing */
static DWORD tchar2uni (	/* Returns a character in UTF-16 encoding (>=0x10000 on surrogate pair, 0xFFFFFFFF on decode error) */
	const TCHAR** str		/* Pointer to pointer to TCHAR string in configured encoding */
)
{
 80091b2:	b580      	push	{r7, lr}
 80091b4:	b086      	sub	sp, #24
 80091b6:	af00      	add	r7, sp, #0
 80091b8:	6078      	str	r0, [r7, #4]
	DWORD uc;
	const TCHAR *p = *str;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	617b      	str	r3, [r7, #20]

#else		/* ANSI/OEM input */
	BYTE sb;
	WCHAR wc;

	wc = (BYTE)*p++;			/* Get a byte */
 80091c0:	697b      	ldr	r3, [r7, #20]
 80091c2:	1c5a      	adds	r2, r3, #1
 80091c4:	617a      	str	r2, [r7, #20]
 80091c6:	781b      	ldrb	r3, [r3, #0]
 80091c8:	827b      	strh	r3, [r7, #18]
	if (dbc_1st((BYTE)wc)) {	/* Is it a DBC 1st byte? */
 80091ca:	8a7b      	ldrh	r3, [r7, #18]
 80091cc:	b2db      	uxtb	r3, r3
 80091ce:	4618      	mov	r0, r3
 80091d0:	f7ff ffa5 	bl	800911e <dbc_1st>
 80091d4:	4603      	mov	r3, r0
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d015      	beq.n	8009206 <tchar2uni+0x54>
		sb = (BYTE)*p++;		/* Get 2nd byte */
 80091da:	697b      	ldr	r3, [r7, #20]
 80091dc:	1c5a      	adds	r2, r3, #1
 80091de:	617a      	str	r2, [r7, #20]
 80091e0:	781b      	ldrb	r3, [r3, #0]
 80091e2:	747b      	strb	r3, [r7, #17]
		if (!dbc_2nd(sb)) return 0xFFFFFFFF;	/* Invalid code? */
 80091e4:	7c7b      	ldrb	r3, [r7, #17]
 80091e6:	4618      	mov	r0, r3
 80091e8:	f7ff ffb9 	bl	800915e <dbc_2nd>
 80091ec:	4603      	mov	r3, r0
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d102      	bne.n	80091f8 <tchar2uni+0x46>
 80091f2:	f04f 33ff 	mov.w	r3, #4294967295
 80091f6:	e01d      	b.n	8009234 <tchar2uni+0x82>
		wc = (wc << 8) + sb;	/* Make a DBC */
 80091f8:	8a7b      	ldrh	r3, [r7, #18]
 80091fa:	021b      	lsls	r3, r3, #8
 80091fc:	b29a      	uxth	r2, r3
 80091fe:	7c7b      	ldrb	r3, [r7, #17]
 8009200:	b29b      	uxth	r3, r3
 8009202:	4413      	add	r3, r2
 8009204:	827b      	strh	r3, [r7, #18]
	}
	if (wc != 0) {
 8009206:	8a7b      	ldrh	r3, [r7, #18]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00d      	beq.n	8009228 <tchar2uni+0x76>
		wc = ff_oem2uni(wc, CODEPAGE);	/* ANSI/OEM ==> Unicode */
 800920c:	8a7b      	ldrh	r3, [r7, #18]
 800920e:	f44f 7169 	mov.w	r1, #932	@ 0x3a4
 8009212:	4618      	mov	r0, r3
 8009214:	f004 f8d6 	bl	800d3c4 <ff_oem2uni>
 8009218:	4603      	mov	r3, r0
 800921a:	827b      	strh	r3, [r7, #18]
		if (wc == 0) return 0xFFFFFFFF;	/* Invalid code? */
 800921c:	8a7b      	ldrh	r3, [r7, #18]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d102      	bne.n	8009228 <tchar2uni+0x76>
 8009222:	f04f 33ff 	mov.w	r3, #4294967295
 8009226:	e005      	b.n	8009234 <tchar2uni+0x82>
	}
	uc = wc;
 8009228:	8a7b      	ldrh	r3, [r7, #18]
 800922a:	60fb      	str	r3, [r7, #12]

#endif
	*str = p;	/* Next read pointer */
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	697a      	ldr	r2, [r7, #20]
 8009230:	601a      	str	r2, [r3, #0]
	return uc;
 8009232:	68fb      	ldr	r3, [r7, #12]
}
 8009234:	4618      	mov	r0, r3
 8009236:	3718      	adds	r7, #24
 8009238:	46bd      	mov	sp, r7
 800923a:	bd80      	pop	{r7, pc}

0800923c <put_utf>:
static UINT put_utf (	/* Returns number of encoding units written (0:buffer overflow or wrong encoding) */
	DWORD chr,	/* UTF-16 encoded character (Surrogate pair if >=0x10000) */
	TCHAR* buf,	/* Output buffer */
	UINT szb	/* Size of the buffer */
)
{
 800923c:	b580      	push	{r7, lr}
 800923e:	b086      	sub	sp, #24
 8009240:	af00      	add	r7, sp, #0
 8009242:	60f8      	str	r0, [r7, #12]
 8009244:	60b9      	str	r1, [r7, #8]
 8009246:	607a      	str	r2, [r7, #4]
	return 1;

#else						/* ANSI/OEM output */
	WCHAR wc;

	wc = ff_uni2oem(chr, CODEPAGE);
 8009248:	f44f 7169 	mov.w	r1, #932	@ 0x3a4
 800924c:	68f8      	ldr	r0, [r7, #12]
 800924e:	f004 f85d 	bl	800d30c <ff_uni2oem>
 8009252:	4603      	mov	r3, r0
 8009254:	82fb      	strh	r3, [r7, #22]
	if (wc >= 0x100) {	/* Is this a DBC? */
 8009256:	8afb      	ldrh	r3, [r7, #22]
 8009258:	2bff      	cmp	r3, #255	@ 0xff
 800925a:	d914      	bls.n	8009286 <put_utf+0x4a>
		if (szb < 2) return 0;
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2b01      	cmp	r3, #1
 8009260:	d801      	bhi.n	8009266 <put_utf+0x2a>
 8009262:	2300      	movs	r3, #0
 8009264:	e01e      	b.n	80092a4 <put_utf+0x68>
		*buf++ = (char)(wc >> 8);	/* Store DBC 1st byte */
 8009266:	8afb      	ldrh	r3, [r7, #22]
 8009268:	0a1b      	lsrs	r3, r3, #8
 800926a:	b299      	uxth	r1, r3
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	1c5a      	adds	r2, r3, #1
 8009270:	60ba      	str	r2, [r7, #8]
 8009272:	b2ca      	uxtb	r2, r1
 8009274:	701a      	strb	r2, [r3, #0]
		*buf++ = (TCHAR)wc;			/* Store DBC 2nd byte */
 8009276:	68bb      	ldr	r3, [r7, #8]
 8009278:	1c5a      	adds	r2, r3, #1
 800927a:	60ba      	str	r2, [r7, #8]
 800927c:	8afa      	ldrh	r2, [r7, #22]
 800927e:	b2d2      	uxtb	r2, r2
 8009280:	701a      	strb	r2, [r3, #0]
		return 2;
 8009282:	2302      	movs	r3, #2
 8009284:	e00e      	b.n	80092a4 <put_utf+0x68>
	}
	if (wc == 0 || szb < 1) return 0;	/* Invalid character or buffer overflow? */
 8009286:	8afb      	ldrh	r3, [r7, #22]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d002      	beq.n	8009292 <put_utf+0x56>
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d101      	bne.n	8009296 <put_utf+0x5a>
 8009292:	2300      	movs	r3, #0
 8009294:	e006      	b.n	80092a4 <put_utf+0x68>
	*buf++ = (TCHAR)wc;					/* Store the character */
 8009296:	68bb      	ldr	r3, [r7, #8]
 8009298:	1c5a      	adds	r2, r3, #1
 800929a:	60ba      	str	r2, [r7, #8]
 800929c:	8afa      	ldrh	r2, [r7, #22]
 800929e:	b2d2      	uxtb	r2, r2
 80092a0:	701a      	strb	r2, [r3, #0]
	return 1;
 80092a2:	2301      	movs	r3, #1
#endif
}
 80092a4:	4618      	mov	r0, r3
 80092a6:	3718      	adds	r7, #24
 80092a8:	46bd      	mov	sp, r7
 80092aa:	bd80      	pop	{r7, pc}

080092ac <sync_window>:
/*-----------------------------------------------------------------------*/
#if !FF_FS_READONLY
static FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs			/* Filesystem object */
)
{
 80092ac:	b580      	push	{r7, lr}
 80092ae:	b084      	sub	sp, #16
 80092b0:	af00      	add	r7, sp, #0
 80092b2:	6078      	str	r0, [r7, #4]
	FRESULT res = FR_OK;
 80092b4:	2300      	movs	r3, #0
 80092b6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Is the disk access window dirty? */
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	791b      	ldrb	r3, [r3, #4]
 80092bc:	2b00      	cmp	r3, #0
 80092be:	d02c      	beq.n	800931a <sync_window+0x6e>
		if (disk_write(fs->pdrv, fs->win, fs->winsect, 1) == RES_OK) {	/* Write it back into the volume */
 80092c0:	687b      	ldr	r3, [r7, #4]
 80092c2:	7858      	ldrb	r0, [r3, #1]
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80092ce:	2301      	movs	r3, #1
 80092d0:	f7ff fe0e 	bl	8008ef0 <disk_write>
 80092d4:	4603      	mov	r3, r0
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	d11d      	bne.n	8009316 <sync_window+0x6a>
			fs->wflag = 0;	/* Clear window dirty flag */
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2200      	movs	r2, #0
 80092de:	711a      	strb	r2, [r3, #4]
			if (fs->winsect - fs->fatbase < fs->fsize) {	/* Is it in the 1st FAT? */
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80092e8:	1ad2      	subs	r2, r2, r3
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	6a1b      	ldr	r3, [r3, #32]
 80092ee:	429a      	cmp	r2, r3
 80092f0:	d213      	bcs.n	800931a <sync_window+0x6e>
				if (fs->n_fats == 2) disk_write(fs->pdrv, fs->win, fs->winsect + fs->fsize, 1);	/* Reflect it to 2nd FAT if needed */
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	78db      	ldrb	r3, [r3, #3]
 80092f6:	2b02      	cmp	r3, #2
 80092f8:	d10f      	bne.n	800931a <sync_window+0x6e>
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	7858      	ldrb	r0, [r3, #1]
 80092fe:	687b      	ldr	r3, [r7, #4]
 8009300:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6a1b      	ldr	r3, [r3, #32]
 800930c:	441a      	add	r2, r3
 800930e:	2301      	movs	r3, #1
 8009310:	f7ff fdee 	bl	8008ef0 <disk_write>
 8009314:	e001      	b.n	800931a <sync_window+0x6e>
			}
		} else {
			res = FR_DISK_ERR;
 8009316:	2301      	movs	r3, #1
 8009318:	73fb      	strb	r3, [r7, #15]
		}
	}
	return res;
 800931a:	7bfb      	ldrb	r3, [r7, #15]
}
 800931c:	4618      	mov	r0, r3
 800931e:	3710      	adds	r7, #16
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}

08009324 <move_window>:

static FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs,		/* Filesystem object */
	LBA_t sect		/* Sector LBA to make appearance in the fs->win[] */
)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b084      	sub	sp, #16
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800932e:	2300      	movs	r3, #0
 8009330:	73fb      	strb	r3, [r7, #15]


	if (sect != fs->winsect) {	/* Window offset changed? */
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009336:	683a      	ldr	r2, [r7, #0]
 8009338:	429a      	cmp	r2, r3
 800933a:	d01b      	beq.n	8009374 <move_window+0x50>
#if !FF_FS_READONLY
		res = sync_window(fs);		/* Flush the window */
 800933c:	6878      	ldr	r0, [r7, #4]
 800933e:	f7ff ffb5 	bl	80092ac <sync_window>
 8009342:	4603      	mov	r3, r0
 8009344:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8009346:	7bfb      	ldrb	r3, [r7, #15]
 8009348:	2b00      	cmp	r3, #0
 800934a:	d113      	bne.n	8009374 <move_window+0x50>
			if (disk_read(fs->pdrv, fs->win, sect, 1) != RES_OK) {
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	7858      	ldrb	r0, [r3, #1]
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8009356:	2301      	movs	r3, #1
 8009358:	683a      	ldr	r2, [r7, #0]
 800935a:	f7ff fd8f 	bl	8008e7c <disk_read>
 800935e:	4603      	mov	r3, r0
 8009360:	2b00      	cmp	r3, #0
 8009362:	d004      	beq.n	800936e <move_window+0x4a>
				sect = (LBA_t)0 - 1;	/* Invalidate window if read data is not valid */
 8009364:	f04f 33ff 	mov.w	r3, #4294967295
 8009368:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800936a:	2301      	movs	r3, #1
 800936c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sect;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	683a      	ldr	r2, [r7, #0]
 8009372:	625a      	str	r2, [r3, #36]	@ 0x24
		}
	}
	return res;
 8009374:	7bfb      	ldrb	r3, [r7, #15]
}
 8009376:	4618      	mov	r0, r3
 8009378:	3710      	adds	r7, #16
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
	...

08009380 <sync_fs>:
/*-----------------------------------------------------------------------*/

static FRESULT sync_fs (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS* fs		/* Filesystem object */
)
{
 8009380:	b580      	push	{r7, lr}
 8009382:	b084      	sub	sp, #16
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8009388:	6878      	ldr	r0, [r7, #4]
 800938a:	f7ff ff8f 	bl	80092ac <sync_window>
 800938e:	4603      	mov	r3, r0
 8009390:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8009392:	7bfb      	ldrb	r3, [r7, #15]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d157      	bne.n	8009448 <sync_fs+0xc8>
		if (fs->fsi_flag == 1) {	/* Allocation changed? */
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	795b      	ldrb	r3, [r3, #5]
 800939c:	2b01      	cmp	r3, #1
 800939e:	d147      	bne.n	8009430 <sync_fs+0xb0>
			fs->fsi_flag = 0;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	2200      	movs	r2, #0
 80093a4:	715a      	strb	r2, [r3, #5]
			if (fs->fs_type == FS_FAT32) {	/* FAT32: Update FSInfo sector */
 80093a6:	687b      	ldr	r3, [r7, #4]
 80093a8:	781b      	ldrb	r3, [r3, #0]
 80093aa:	2b03      	cmp	r3, #3
 80093ac:	d140      	bne.n	8009430 <sync_fs+0xb0>
				/* Create FSInfo structure */
				memset(fs->win, 0, sizeof fs->win);
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	3338      	adds	r3, #56	@ 0x38
 80093b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80093b6:	2100      	movs	r1, #0
 80093b8:	4618      	mov	r0, r3
 80093ba:	f015 fb8f 	bl	801eadc <memset>
				st_32(fs->win + FSI_LeadSig, 0x41615252);		/* Leading signature */
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	3338      	adds	r3, #56	@ 0x38
 80093c2:	4924      	ldr	r1, [pc, #144]	@ (8009454 <sync_fs+0xd4>)
 80093c4:	4618      	mov	r0, r3
 80093c6:	f7ff fe7e 	bl	80090c6 <st_32>
				st_32(fs->win + FSI_StrucSig, 0x61417272);		/* Structure signature */
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	3338      	adds	r3, #56	@ 0x38
 80093ce:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 80093d2:	4921      	ldr	r1, [pc, #132]	@ (8009458 <sync_fs+0xd8>)
 80093d4:	4618      	mov	r0, r3
 80093d6:	f7ff fe76 	bl	80090c6 <st_32>
				st_32(fs->win + FSI_Free_Count, fs->free_clst);	/* Number of free clusters */
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	3338      	adds	r3, #56	@ 0x38
 80093de:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	695b      	ldr	r3, [r3, #20]
 80093e6:	4619      	mov	r1, r3
 80093e8:	4610      	mov	r0, r2
 80093ea:	f7ff fe6c 	bl	80090c6 <st_32>
				st_32(fs->win + FSI_Nxt_Free, fs->last_clst);	/* Last allocated culuster */
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	3338      	adds	r3, #56	@ 0x38
 80093f2:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 80093f6:	687b      	ldr	r3, [r7, #4]
 80093f8:	691b      	ldr	r3, [r3, #16]
 80093fa:	4619      	mov	r1, r3
 80093fc:	4610      	mov	r0, r2
 80093fe:	f7ff fe62 	bl	80090c6 <st_32>
				st_32(fs->win + FSI_TrailSig, 0xAA550000);		/* Trailing signature */
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	3338      	adds	r3, #56	@ 0x38
 8009406:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 800940a:	4914      	ldr	r1, [pc, #80]	@ (800945c <sync_fs+0xdc>)
 800940c:	4618      	mov	r0, r3
 800940e:	f7ff fe5a 	bl	80090c6 <st_32>
				disk_write(fs->pdrv, fs->win, fs->winsect = fs->volbase + 1, 1);	/* Write it into the FSInfo sector (Next to VBR) */
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	7858      	ldrb	r0, [r3, #1]
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009420:	1c5a      	adds	r2, r3, #1
 8009422:	687b      	ldr	r3, [r7, #4]
 8009424:	625a      	str	r2, [r3, #36]	@ 0x24
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800942a:	2301      	movs	r3, #1
 800942c:	f7ff fd60 	bl	8008ef0 <disk_write>
				}
			}
#endif
		}
		/* Make sure that no pending write process in the lower layer */
		if (disk_ioctl(fs->pdrv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	785b      	ldrb	r3, [r3, #1]
 8009434:	2200      	movs	r2, #0
 8009436:	2100      	movs	r1, #0
 8009438:	4618      	mov	r0, r3
 800943a:	f7ff fd93 	bl	8008f64 <disk_ioctl>
 800943e:	4603      	mov	r3, r0
 8009440:	2b00      	cmp	r3, #0
 8009442:	d001      	beq.n	8009448 <sync_fs+0xc8>
 8009444:	2301      	movs	r3, #1
 8009446:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8009448:	7bfb      	ldrb	r3, [r7, #15]
}
 800944a:	4618      	mov	r0, r3
 800944c:	3710      	adds	r7, #16
 800944e:	46bd      	mov	sp, r7
 8009450:	bd80      	pop	{r7, pc}
 8009452:	bf00      	nop
 8009454:	41615252 	.word	0x41615252
 8009458:	61417272 	.word	0x61417272
 800945c:	aa550000 	.word	0xaa550000

08009460 <clst2sect>:

static LBA_t clst2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* Filesystem object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8009460:	b480      	push	{r7}
 8009462:	b083      	sub	sp, #12
 8009464:	af00      	add	r7, sp, #0
 8009466:	6078      	str	r0, [r7, #4]
 8009468:	6039      	str	r1, [r7, #0]
	clst -= 2;		/* Cluster number is origin from 2 */
 800946a:	683b      	ldr	r3, [r7, #0]
 800946c:	3b02      	subs	r3, #2
 800946e:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Is it invalid cluster number? */
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	69db      	ldr	r3, [r3, #28]
 8009474:	3b02      	subs	r3, #2
 8009476:	683a      	ldr	r2, [r7, #0]
 8009478:	429a      	cmp	r2, r3
 800947a:	d301      	bcc.n	8009480 <clst2sect+0x20>
 800947c:	2300      	movs	r3, #0
 800947e:	e008      	b.n	8009492 <clst2sect+0x32>
	return fs->database + (LBA_t)fs->csize * clst;	/* Start sector number of the cluster */
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	895b      	ldrh	r3, [r3, #10]
 8009488:	4619      	mov	r1, r3
 800948a:	683b      	ldr	r3, [r7, #0]
 800948c:	fb01 f303 	mul.w	r3, r1, r3
 8009490:	4413      	add	r3, r2
}
 8009492:	4618      	mov	r0, r3
 8009494:	370c      	adds	r7, #12
 8009496:	46bd      	mov	sp, r7
 8009498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800949c:	4770      	bx	lr

0800949e <get_fat>:

static DWORD get_fat (		/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	FFOBJID* obj,	/* Corresponding object */
	DWORD clst		/* Cluster number to get the value */
)
{
 800949e:	b580      	push	{r7, lr}
 80094a0:	b086      	sub	sp, #24
 80094a2:	af00      	add	r7, sp, #0
 80094a4:	6078      	str	r0, [r7, #4]
 80094a6:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80094ae:	683b      	ldr	r3, [r7, #0]
 80094b0:	2b01      	cmp	r3, #1
 80094b2:	d904      	bls.n	80094be <get_fat+0x20>
 80094b4:	693b      	ldr	r3, [r7, #16]
 80094b6:	69db      	ldr	r3, [r3, #28]
 80094b8:	683a      	ldr	r2, [r7, #0]
 80094ba:	429a      	cmp	r2, r3
 80094bc:	d302      	bcc.n	80094c4 <get_fat+0x26>
		val = 1;	/* Internal error */
 80094be:	2301      	movs	r3, #1
 80094c0:	617b      	str	r3, [r7, #20]
 80094c2:	e08e      	b.n	80095e2 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80094c4:	f04f 33ff 	mov.w	r3, #4294967295
 80094c8:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	781b      	ldrb	r3, [r3, #0]
 80094ce:	2b03      	cmp	r3, #3
 80094d0:	d061      	beq.n	8009596 <get_fat+0xf8>
 80094d2:	2b03      	cmp	r3, #3
 80094d4:	dc7b      	bgt.n	80095ce <get_fat+0x130>
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	d002      	beq.n	80094e0 <get_fat+0x42>
 80094da:	2b02      	cmp	r3, #2
 80094dc:	d041      	beq.n	8009562 <get_fat+0xc4>
 80094de:	e076      	b.n	80095ce <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80094e0:	683b      	ldr	r3, [r7, #0]
 80094e2:	60fb      	str	r3, [r7, #12]
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	085b      	lsrs	r3, r3, #1
 80094e8:	68fa      	ldr	r2, [r7, #12]
 80094ea:	4413      	add	r3, r2
 80094ec:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80094ee:	693b      	ldr	r3, [r7, #16]
 80094f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	0a5b      	lsrs	r3, r3, #9
 80094f6:	4413      	add	r3, r2
 80094f8:	4619      	mov	r1, r3
 80094fa:	6938      	ldr	r0, [r7, #16]
 80094fc:	f7ff ff12 	bl	8009324 <move_window>
 8009500:	4603      	mov	r3, r0
 8009502:	2b00      	cmp	r3, #0
 8009504:	d166      	bne.n	80095d4 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];		/* Get 1st byte of the entry */
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	1c5a      	adds	r2, r3, #1
 800950a:	60fa      	str	r2, [r7, #12]
 800950c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009510:	693a      	ldr	r2, [r7, #16]
 8009512:	4413      	add	r3, r2
 8009514:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009518:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800951a:	693b      	ldr	r3, [r7, #16]
 800951c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	0a5b      	lsrs	r3, r3, #9
 8009522:	4413      	add	r3, r2
 8009524:	4619      	mov	r1, r3
 8009526:	6938      	ldr	r0, [r7, #16]
 8009528:	f7ff fefc 	bl	8009324 <move_window>
 800952c:	4603      	mov	r3, r0
 800952e:	2b00      	cmp	r3, #0
 8009530:	d152      	bne.n	80095d8 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;	/* Merge 2nd byte of the entry */
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009538:	693a      	ldr	r2, [r7, #16]
 800953a:	4413      	add	r3, r2
 800953c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8009540:	021b      	lsls	r3, r3, #8
 8009542:	68ba      	ldr	r2, [r7, #8]
 8009544:	4313      	orrs	r3, r2
 8009546:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);	/* Adjust bit position */
 8009548:	683b      	ldr	r3, [r7, #0]
 800954a:	f003 0301 	and.w	r3, r3, #1
 800954e:	2b00      	cmp	r3, #0
 8009550:	d002      	beq.n	8009558 <get_fat+0xba>
 8009552:	68bb      	ldr	r3, [r7, #8]
 8009554:	091b      	lsrs	r3, r3, #4
 8009556:	e002      	b.n	800955e <get_fat+0xc0>
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800955e:	617b      	str	r3, [r7, #20]
			break;
 8009560:	e03f      	b.n	80095e2 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8009562:	693b      	ldr	r3, [r7, #16]
 8009564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009566:	683b      	ldr	r3, [r7, #0]
 8009568:	0a1b      	lsrs	r3, r3, #8
 800956a:	4413      	add	r3, r2
 800956c:	4619      	mov	r1, r3
 800956e:	6938      	ldr	r0, [r7, #16]
 8009570:	f7ff fed8 	bl	8009324 <move_window>
 8009574:	4603      	mov	r3, r0
 8009576:	2b00      	cmp	r3, #0
 8009578:	d130      	bne.n	80095dc <get_fat+0x13e>
			val = ld_16(fs->win + clst * 2 % SS(fs));		/* Simple WORD array */
 800957a:	693b      	ldr	r3, [r7, #16]
 800957c:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	005b      	lsls	r3, r3, #1
 8009584:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8009588:	4413      	add	r3, r2
 800958a:	4618      	mov	r0, r3
 800958c:	f7ff fd44 	bl	8009018 <ld_16>
 8009590:	4603      	mov	r3, r0
 8009592:	617b      	str	r3, [r7, #20]
			break;
 8009594:	e025      	b.n	80095e2 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800959a:	683b      	ldr	r3, [r7, #0]
 800959c:	09db      	lsrs	r3, r3, #7
 800959e:	4413      	add	r3, r2
 80095a0:	4619      	mov	r1, r3
 80095a2:	6938      	ldr	r0, [r7, #16]
 80095a4:	f7ff febe 	bl	8009324 <move_window>
 80095a8:	4603      	mov	r3, r0
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d118      	bne.n	80095e0 <get_fat+0x142>
			val = ld_32(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;	/* Simple DWORD array but mask out upper 4 bits */
 80095ae:	693b      	ldr	r3, [r7, #16]
 80095b0:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80095b4:	683b      	ldr	r3, [r7, #0]
 80095b6:	009b      	lsls	r3, r3, #2
 80095b8:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80095bc:	4413      	add	r3, r2
 80095be:	4618      	mov	r0, r3
 80095c0:	f7ff fd43 	bl	800904a <ld_32>
 80095c4:	4603      	mov	r3, r0
 80095c6:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 80095ca:	617b      	str	r3, [r7, #20]
			break;
 80095cc:	e009      	b.n	80095e2 <get_fat+0x144>
			}
			val = 1;	/* Internal error */
			break;
#endif
		default:
			val = 1;	/* Internal error */
 80095ce:	2301      	movs	r3, #1
 80095d0:	617b      	str	r3, [r7, #20]
 80095d2:	e006      	b.n	80095e2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80095d4:	bf00      	nop
 80095d6:	e004      	b.n	80095e2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80095d8:	bf00      	nop
 80095da:	e002      	b.n	80095e2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80095dc:	bf00      	nop
 80095de:	e000      	b.n	80095e2 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80095e0:	bf00      	nop
		}
	}

	return val;
 80095e2:	697b      	ldr	r3, [r7, #20]
}
 80095e4:	4618      	mov	r0, r3
 80095e6:	3718      	adds	r7, #24
 80095e8:	46bd      	mov	sp, r7
 80095ea:	bd80      	pop	{r7, pc}

080095ec <put_fat>:
static FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding filesystem object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80095ec:	b590      	push	{r4, r7, lr}
 80095ee:	b089      	sub	sp, #36	@ 0x24
 80095f0:	af00      	add	r7, sp, #0
 80095f2:	60f8      	str	r0, [r7, #12]
 80095f4:	60b9      	str	r1, [r7, #8]
 80095f6:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 80095f8:	2302      	movs	r3, #2
 80095fa:	77fb      	strb	r3, [r7, #31]


	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80095fc:	68bb      	ldr	r3, [r7, #8]
 80095fe:	2b01      	cmp	r3, #1
 8009600:	f240 80d9 	bls.w	80097b6 <put_fat+0x1ca>
 8009604:	68fb      	ldr	r3, [r7, #12]
 8009606:	69db      	ldr	r3, [r3, #28]
 8009608:	68ba      	ldr	r2, [r7, #8]
 800960a:	429a      	cmp	r2, r3
 800960c:	f080 80d3 	bcs.w	80097b6 <put_fat+0x1ca>
		switch (fs->fs_type) {
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	781b      	ldrb	r3, [r3, #0]
 8009614:	2b03      	cmp	r3, #3
 8009616:	f000 8096 	beq.w	8009746 <put_fat+0x15a>
 800961a:	2b03      	cmp	r3, #3
 800961c:	f300 80cb 	bgt.w	80097b6 <put_fat+0x1ca>
 8009620:	2b01      	cmp	r3, #1
 8009622:	d002      	beq.n	800962a <put_fat+0x3e>
 8009624:	2b02      	cmp	r3, #2
 8009626:	d06e      	beq.n	8009706 <put_fat+0x11a>
 8009628:	e0c5      	b.n	80097b6 <put_fat+0x1ca>
		case FS_FAT12:
			bc = (UINT)clst; bc += bc / 2;	/* bc: byte offset of the entry */
 800962a:	68bb      	ldr	r3, [r7, #8]
 800962c:	61bb      	str	r3, [r7, #24]
 800962e:	69bb      	ldr	r3, [r7, #24]
 8009630:	085b      	lsrs	r3, r3, #1
 8009632:	69ba      	ldr	r2, [r7, #24]
 8009634:	4413      	add	r3, r2
 8009636:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800963c:	69bb      	ldr	r3, [r7, #24]
 800963e:	0a5b      	lsrs	r3, r3, #9
 8009640:	4413      	add	r3, r2
 8009642:	4619      	mov	r1, r3
 8009644:	68f8      	ldr	r0, [r7, #12]
 8009646:	f7ff fe6d 	bl	8009324 <move_window>
 800964a:	4603      	mov	r3, r0
 800964c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800964e:	7ffb      	ldrb	r3, [r7, #31]
 8009650:	2b00      	cmp	r3, #0
 8009652:	f040 80a9 	bne.w	80097a8 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800965c:	69bb      	ldr	r3, [r7, #24]
 800965e:	1c59      	adds	r1, r3, #1
 8009660:	61b9      	str	r1, [r7, #24]
 8009662:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009666:	4413      	add	r3, r2
 8009668:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;	/* Update 1st byte */
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	f003 0301 	and.w	r3, r3, #1
 8009670:	2b00      	cmp	r3, #0
 8009672:	d00d      	beq.n	8009690 <put_fat+0xa4>
 8009674:	697b      	ldr	r3, [r7, #20]
 8009676:	781b      	ldrb	r3, [r3, #0]
 8009678:	b25b      	sxtb	r3, r3
 800967a:	f003 030f 	and.w	r3, r3, #15
 800967e:	b25a      	sxtb	r2, r3
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	b25b      	sxtb	r3, r3
 8009684:	011b      	lsls	r3, r3, #4
 8009686:	b25b      	sxtb	r3, r3
 8009688:	4313      	orrs	r3, r2
 800968a:	b25b      	sxtb	r3, r3
 800968c:	b2db      	uxtb	r3, r3
 800968e:	e001      	b.n	8009694 <put_fat+0xa8>
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	b2db      	uxtb	r3, r3
 8009694:	697a      	ldr	r2, [r7, #20]
 8009696:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	2201      	movs	r2, #1
 800969c:	711a      	strb	r2, [r3, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800969e:	68fb      	ldr	r3, [r7, #12]
 80096a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096a2:	69bb      	ldr	r3, [r7, #24]
 80096a4:	0a5b      	lsrs	r3, r3, #9
 80096a6:	4413      	add	r3, r2
 80096a8:	4619      	mov	r1, r3
 80096aa:	68f8      	ldr	r0, [r7, #12]
 80096ac:	f7ff fe3a 	bl	8009324 <move_window>
 80096b0:	4603      	mov	r3, r0
 80096b2:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80096b4:	7ffb      	ldrb	r3, [r7, #31]
 80096b6:	2b00      	cmp	r3, #0
 80096b8:	d178      	bne.n	80097ac <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80096ba:	68fb      	ldr	r3, [r7, #12]
 80096bc:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 80096c0:	69bb      	ldr	r3, [r7, #24]
 80096c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80096c6:	4413      	add	r3, r2
 80096c8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));	/* Update 2nd byte */
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	f003 0301 	and.w	r3, r3, #1
 80096d0:	2b00      	cmp	r3, #0
 80096d2:	d003      	beq.n	80096dc <put_fat+0xf0>
 80096d4:	687b      	ldr	r3, [r7, #4]
 80096d6:	091b      	lsrs	r3, r3, #4
 80096d8:	b2db      	uxtb	r3, r3
 80096da:	e00e      	b.n	80096fa <put_fat+0x10e>
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	781b      	ldrb	r3, [r3, #0]
 80096e0:	b25b      	sxtb	r3, r3
 80096e2:	f023 030f 	bic.w	r3, r3, #15
 80096e6:	b25a      	sxtb	r2, r3
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	0a1b      	lsrs	r3, r3, #8
 80096ec:	b25b      	sxtb	r3, r3
 80096ee:	f003 030f 	and.w	r3, r3, #15
 80096f2:	b25b      	sxtb	r3, r3
 80096f4:	4313      	orrs	r3, r2
 80096f6:	b25b      	sxtb	r3, r3
 80096f8:	b2db      	uxtb	r3, r3
 80096fa:	697a      	ldr	r2, [r7, #20]
 80096fc:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2201      	movs	r2, #1
 8009702:	711a      	strb	r2, [r3, #4]
			break;
 8009704:	e057      	b.n	80097b6 <put_fat+0x1ca>

		case FS_FAT16:
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800970a:	68bb      	ldr	r3, [r7, #8]
 800970c:	0a1b      	lsrs	r3, r3, #8
 800970e:	4413      	add	r3, r2
 8009710:	4619      	mov	r1, r3
 8009712:	68f8      	ldr	r0, [r7, #12]
 8009714:	f7ff fe06 	bl	8009324 <move_window>
 8009718:	4603      	mov	r3, r0
 800971a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800971c:	7ffb      	ldrb	r3, [r7, #31]
 800971e:	2b00      	cmp	r3, #0
 8009720:	d146      	bne.n	80097b0 <put_fat+0x1c4>
			st_16(fs->win + clst * 2 % SS(fs), (WORD)val);	/* Simple WORD array */
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009728:	68bb      	ldr	r3, [r7, #8]
 800972a:	005b      	lsls	r3, r3, #1
 800972c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 8009730:	4413      	add	r3, r2
 8009732:	687a      	ldr	r2, [r7, #4]
 8009734:	b292      	uxth	r2, r2
 8009736:	4611      	mov	r1, r2
 8009738:	4618      	mov	r0, r3
 800973a:	f7ff fca9 	bl	8009090 <st_16>
			fs->wflag = 1;
 800973e:	68fb      	ldr	r3, [r7, #12]
 8009740:	2201      	movs	r2, #1
 8009742:	711a      	strb	r2, [r3, #4]
			break;
 8009744:	e037      	b.n	80097b6 <put_fat+0x1ca>

		case FS_FAT32:
#if FF_FS_EXFAT
		case FS_EXFAT:
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800974a:	68bb      	ldr	r3, [r7, #8]
 800974c:	09db      	lsrs	r3, r3, #7
 800974e:	4413      	add	r3, r2
 8009750:	4619      	mov	r1, r3
 8009752:	68f8      	ldr	r0, [r7, #12]
 8009754:	f7ff fde6 	bl	8009324 <move_window>
 8009758:	4603      	mov	r3, r0
 800975a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800975c:	7ffb      	ldrb	r3, [r7, #31]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d128      	bne.n	80097b4 <put_fat+0x1c8>
			if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_32(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	009b      	lsls	r3, r3, #2
 8009772:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009776:	4413      	add	r3, r2
 8009778:	4618      	mov	r0, r3
 800977a:	f7ff fc66 	bl	800904a <ld_32>
 800977e:	4603      	mov	r3, r0
 8009780:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8009784:	4323      	orrs	r3, r4
 8009786:	607b      	str	r3, [r7, #4]
			}
			st_32(fs->win + clst * 4 % SS(fs), val);
 8009788:	68fb      	ldr	r3, [r7, #12]
 800978a:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	009b      	lsls	r3, r3, #2
 8009792:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8009796:	4413      	add	r3, r2
 8009798:	6879      	ldr	r1, [r7, #4]
 800979a:	4618      	mov	r0, r3
 800979c:	f7ff fc93 	bl	80090c6 <st_32>
			fs->wflag = 1;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	2201      	movs	r2, #1
 80097a4:	711a      	strb	r2, [r3, #4]
			break;
 80097a6:	e006      	b.n	80097b6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80097a8:	bf00      	nop
 80097aa:	e004      	b.n	80097b6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80097ac:	bf00      	nop
 80097ae:	e002      	b.n	80097b6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80097b0:	bf00      	nop
 80097b2:	e000      	b.n	80097b6 <put_fat+0x1ca>
			if (res != FR_OK) break;
 80097b4:	bf00      	nop
		}
	}
	return res;
 80097b6:	7ffb      	ldrb	r3, [r7, #31]
}
 80097b8:	4618      	mov	r0, r3
 80097ba:	3724      	adds	r7, #36	@ 0x24
 80097bc:	46bd      	mov	sp, r7
 80097be:	bd90      	pop	{r4, r7, pc}

080097c0 <remove_chain>:
static FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0 if entire chain) */
)
{
 80097c0:	b580      	push	{r7, lr}
 80097c2:	b088      	sub	sp, #32
 80097c4:	af00      	add	r7, sp, #0
 80097c6:	60f8      	str	r0, [r7, #12]
 80097c8:	60b9      	str	r1, [r7, #8]
 80097ca:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 80097cc:	2300      	movs	r3, #0
 80097ce:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 80097d0:	68fb      	ldr	r3, [r7, #12]
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	61bb      	str	r3, [r7, #24]
#endif
#if FF_USE_TRIM
	LBA_t rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	2b01      	cmp	r3, #1
 80097da:	d904      	bls.n	80097e6 <remove_chain+0x26>
 80097dc:	69bb      	ldr	r3, [r7, #24]
 80097de:	69db      	ldr	r3, [r3, #28]
 80097e0:	68ba      	ldr	r2, [r7, #8]
 80097e2:	429a      	cmp	r2, r3
 80097e4:	d301      	bcc.n	80097ea <remove_chain+0x2a>
 80097e6:	2302      	movs	r3, #2
 80097e8:	e04b      	b.n	8009882 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst != 0 && (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d00c      	beq.n	800980a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 80097f0:	f04f 32ff 	mov.w	r2, #4294967295
 80097f4:	6879      	ldr	r1, [r7, #4]
 80097f6:	69b8      	ldr	r0, [r7, #24]
 80097f8:	f7ff fef8 	bl	80095ec <put_fat>
 80097fc:	4603      	mov	r3, r0
 80097fe:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8009800:	7ffb      	ldrb	r3, [r7, #31]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d001      	beq.n	800980a <remove_chain+0x4a>
 8009806:	7ffb      	ldrb	r3, [r7, #31]
 8009808:	e03b      	b.n	8009882 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800980a:	68b9      	ldr	r1, [r7, #8]
 800980c:	68f8      	ldr	r0, [r7, #12]
 800980e:	f7ff fe46 	bl	800949e <get_fat>
 8009812:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8009814:	697b      	ldr	r3, [r7, #20]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d031      	beq.n	800987e <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800981a:	697b      	ldr	r3, [r7, #20]
 800981c:	2b01      	cmp	r3, #1
 800981e:	d101      	bne.n	8009824 <remove_chain+0x64>
 8009820:	2302      	movs	r3, #2
 8009822:	e02e      	b.n	8009882 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8009824:	697b      	ldr	r3, [r7, #20]
 8009826:	f1b3 3fff 	cmp.w	r3, #4294967295
 800982a:	d101      	bne.n	8009830 <remove_chain+0x70>
 800982c:	2301      	movs	r3, #1
 800982e:	e028      	b.n	8009882 <remove_chain+0xc2>
		if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8009830:	2200      	movs	r2, #0
 8009832:	68b9      	ldr	r1, [r7, #8]
 8009834:	69b8      	ldr	r0, [r7, #24]
 8009836:	f7ff fed9 	bl	80095ec <put_fat>
 800983a:	4603      	mov	r3, r0
 800983c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800983e:	7ffb      	ldrb	r3, [r7, #31]
 8009840:	2b00      	cmp	r3, #0
 8009842:	d001      	beq.n	8009848 <remove_chain+0x88>
 8009844:	7ffb      	ldrb	r3, [r7, #31]
 8009846:	e01c      	b.n	8009882 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update allocation information if it is valid */
 8009848:	69bb      	ldr	r3, [r7, #24]
 800984a:	695a      	ldr	r2, [r3, #20]
 800984c:	69bb      	ldr	r3, [r7, #24]
 800984e:	69db      	ldr	r3, [r3, #28]
 8009850:	3b02      	subs	r3, #2
 8009852:	429a      	cmp	r2, r3
 8009854:	d20b      	bcs.n	800986e <remove_chain+0xae>
			fs->free_clst++;
 8009856:	69bb      	ldr	r3, [r7, #24]
 8009858:	695b      	ldr	r3, [r3, #20]
 800985a:	1c5a      	adds	r2, r3, #1
 800985c:	69bb      	ldr	r3, [r7, #24]
 800985e:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8009860:	69bb      	ldr	r3, [r7, #24]
 8009862:	795b      	ldrb	r3, [r3, #5]
 8009864:	f043 0301 	orr.w	r3, r3, #1
 8009868:	b2da      	uxtb	r2, r3
 800986a:	69bb      	ldr	r3, [r7, #24]
 800986c:	715a      	strb	r2, [r3, #5]
			disk_ioctl(fs->pdrv, CTRL_TRIM, rt);		/* Inform storage device that the data in the block may be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat until the last link */
 8009872:	69bb      	ldr	r3, [r7, #24]
 8009874:	69db      	ldr	r3, [r3, #28]
 8009876:	68ba      	ldr	r2, [r7, #8]
 8009878:	429a      	cmp	r2, r3
 800987a:	d3c6      	bcc.n	800980a <remove_chain+0x4a>
 800987c:	e000      	b.n	8009880 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800987e:	bf00      	nop
				}
			}
		}
	}
#endif
	return FR_OK;
 8009880:	2300      	movs	r3, #0
}
 8009882:	4618      	mov	r0, r3
 8009884:	3720      	adds	r7, #32
 8009886:	46bd      	mov	sp, r7
 8009888:	bd80      	pop	{r7, pc}

0800988a <create_chain>:

static DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	FFOBJID* obj,		/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800988a:	b580      	push	{r7, lr}
 800988c:	b088      	sub	sp, #32
 800988e:	af00      	add	r7, sp, #0
 8009890:	6078      	str	r0, [r7, #4]
 8009892:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800989a:	683b      	ldr	r3, [r7, #0]
 800989c:	2b00      	cmp	r3, #0
 800989e:	d10d      	bne.n	80098bc <create_chain+0x32>
		scl = fs->last_clst;				/* Suggested cluster to start to find */
 80098a0:	693b      	ldr	r3, [r7, #16]
 80098a2:	691b      	ldr	r3, [r3, #16]
 80098a4:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	2b00      	cmp	r3, #0
 80098aa:	d004      	beq.n	80098b6 <create_chain+0x2c>
 80098ac:	693b      	ldr	r3, [r7, #16]
 80098ae:	69db      	ldr	r3, [r3, #28]
 80098b0:	69ba      	ldr	r2, [r7, #24]
 80098b2:	429a      	cmp	r2, r3
 80098b4:	d31b      	bcc.n	80098ee <create_chain+0x64>
 80098b6:	2301      	movs	r3, #1
 80098b8:	61bb      	str	r3, [r7, #24]
 80098ba:	e018      	b.n	80098ee <create_chain+0x64>
	}
	else {				/* Stretch a chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80098bc:	6839      	ldr	r1, [r7, #0]
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f7ff fded 	bl	800949e <get_fat>
 80098c4:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Test for insanity */
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	2b01      	cmp	r3, #1
 80098ca:	d801      	bhi.n	80098d0 <create_chain+0x46>
 80098cc:	2301      	movs	r3, #1
 80098ce:	e0ad      	b.n	8009a2c <create_chain+0x1a2>
		if (cs == 0xFFFFFFFF) return cs;	/* Test for disk error */
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098d6:	d101      	bne.n	80098dc <create_chain+0x52>
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	e0a7      	b.n	8009a2c <create_chain+0x1a2>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 80098dc:	693b      	ldr	r3, [r7, #16]
 80098de:	69db      	ldr	r3, [r3, #28]
 80098e0:	68fa      	ldr	r2, [r7, #12]
 80098e2:	429a      	cmp	r2, r3
 80098e4:	d201      	bcs.n	80098ea <create_chain+0x60>
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	e0a0      	b.n	8009a2c <create_chain+0x1a2>
		scl = clst;							/* Cluster to start to find */
 80098ea:	683b      	ldr	r3, [r7, #0]
 80098ec:	61bb      	str	r3, [r7, #24]
	}
	if (fs->free_clst == 0) return 0;		/* No free cluster */
 80098ee:	693b      	ldr	r3, [r7, #16]
 80098f0:	695b      	ldr	r3, [r3, #20]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d101      	bne.n	80098fa <create_chain+0x70>
 80098f6:	2300      	movs	r3, #0
 80098f8:	e098      	b.n	8009a2c <create_chain+0x1a2>
			}
		}
	} else
#endif
	{	/* On the FAT/FAT32 volume */
		ncl = 0;
 80098fa:	2300      	movs	r3, #0
 80098fc:	61fb      	str	r3, [r7, #28]
		if (scl == clst) {						/* Stretching an existing chain? */
 80098fe:	69ba      	ldr	r2, [r7, #24]
 8009900:	683b      	ldr	r3, [r7, #0]
 8009902:	429a      	cmp	r2, r3
 8009904:	d129      	bne.n	800995a <create_chain+0xd0>
			ncl = scl + 1;						/* Test if next cluster is free */
 8009906:	69bb      	ldr	r3, [r7, #24]
 8009908:	3301      	adds	r3, #1
 800990a:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) ncl = 2;
 800990c:	693b      	ldr	r3, [r7, #16]
 800990e:	69db      	ldr	r3, [r3, #28]
 8009910:	69fa      	ldr	r2, [r7, #28]
 8009912:	429a      	cmp	r2, r3
 8009914:	d301      	bcc.n	800991a <create_chain+0x90>
 8009916:	2302      	movs	r3, #2
 8009918:	61fb      	str	r3, [r7, #28]
			cs = get_fat(obj, ncl);				/* Get next cluster status */
 800991a:	69f9      	ldr	r1, [r7, #28]
 800991c:	6878      	ldr	r0, [r7, #4]
 800991e:	f7ff fdbe 	bl	800949e <get_fat>
 8009922:	60f8      	str	r0, [r7, #12]
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2b01      	cmp	r3, #1
 8009928:	d003      	beq.n	8009932 <create_chain+0xa8>
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009930:	d101      	bne.n	8009936 <create_chain+0xac>
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	e07a      	b.n	8009a2c <create_chain+0x1a2>
			if (cs != 0) {						/* Not free? */
 8009936:	68fb      	ldr	r3, [r7, #12]
 8009938:	2b00      	cmp	r3, #0
 800993a:	d00e      	beq.n	800995a <create_chain+0xd0>
				cs = fs->last_clst;				/* Start at suggested cluster if it is valid */
 800993c:	693b      	ldr	r3, [r7, #16]
 800993e:	691b      	ldr	r3, [r3, #16]
 8009940:	60fb      	str	r3, [r7, #12]
				if (cs >= 2 && cs < fs->n_fatent) scl = cs;
 8009942:	68fb      	ldr	r3, [r7, #12]
 8009944:	2b01      	cmp	r3, #1
 8009946:	d906      	bls.n	8009956 <create_chain+0xcc>
 8009948:	693b      	ldr	r3, [r7, #16]
 800994a:	69db      	ldr	r3, [r3, #28]
 800994c:	68fa      	ldr	r2, [r7, #12]
 800994e:	429a      	cmp	r2, r3
 8009950:	d201      	bcs.n	8009956 <create_chain+0xcc>
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	61bb      	str	r3, [r7, #24]
				ncl = 0;
 8009956:	2300      	movs	r3, #0
 8009958:	61fb      	str	r3, [r7, #28]
			}
		}
		if (ncl == 0) {	/* The new cluster cannot be contiguous and find another fragment */
 800995a:	69fb      	ldr	r3, [r7, #28]
 800995c:	2b00      	cmp	r3, #0
 800995e:	d129      	bne.n	80099b4 <create_chain+0x12a>
			ncl = scl;	/* Start cluster */
 8009960:	69bb      	ldr	r3, [r7, #24]
 8009962:	61fb      	str	r3, [r7, #28]
			for (;;) {
				ncl++;							/* Next cluster */
 8009964:	69fb      	ldr	r3, [r7, #28]
 8009966:	3301      	adds	r3, #1
 8009968:	61fb      	str	r3, [r7, #28]
				if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800996a:	693b      	ldr	r3, [r7, #16]
 800996c:	69db      	ldr	r3, [r3, #28]
 800996e:	69fa      	ldr	r2, [r7, #28]
 8009970:	429a      	cmp	r2, r3
 8009972:	d307      	bcc.n	8009984 <create_chain+0xfa>
					ncl = 2;
 8009974:	2302      	movs	r3, #2
 8009976:	61fb      	str	r3, [r7, #28]
					if (ncl > scl) return 0;	/* No free cluster found? */
 8009978:	69fa      	ldr	r2, [r7, #28]
 800997a:	69bb      	ldr	r3, [r7, #24]
 800997c:	429a      	cmp	r2, r3
 800997e:	d901      	bls.n	8009984 <create_chain+0xfa>
 8009980:	2300      	movs	r3, #0
 8009982:	e053      	b.n	8009a2c <create_chain+0x1a2>
				}
				cs = get_fat(obj, ncl);			/* Get the cluster status */
 8009984:	69f9      	ldr	r1, [r7, #28]
 8009986:	6878      	ldr	r0, [r7, #4]
 8009988:	f7ff fd89 	bl	800949e <get_fat>
 800998c:	60f8      	str	r0, [r7, #12]
				if (cs == 0) break;				/* Found a free cluster? */
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	2b00      	cmp	r3, #0
 8009992:	d00e      	beq.n	80099b2 <create_chain+0x128>
				if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* Test for error */
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	2b01      	cmp	r3, #1
 8009998:	d003      	beq.n	80099a2 <create_chain+0x118>
 800999a:	68fb      	ldr	r3, [r7, #12]
 800999c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099a0:	d101      	bne.n	80099a6 <create_chain+0x11c>
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	e042      	b.n	8009a2c <create_chain+0x1a2>
				if (ncl == scl) return 0;		/* No free cluster found? */
 80099a6:	69fa      	ldr	r2, [r7, #28]
 80099a8:	69bb      	ldr	r3, [r7, #24]
 80099aa:	429a      	cmp	r2, r3
 80099ac:	d1da      	bne.n	8009964 <create_chain+0xda>
 80099ae:	2300      	movs	r3, #0
 80099b0:	e03c      	b.n	8009a2c <create_chain+0x1a2>
				if (cs == 0) break;				/* Found a free cluster? */
 80099b2:	bf00      	nop
			}
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);		/* Mark the new cluster 'EOC' */
 80099b4:	f04f 32ff 	mov.w	r2, #4294967295
 80099b8:	69f9      	ldr	r1, [r7, #28]
 80099ba:	6938      	ldr	r0, [r7, #16]
 80099bc:	f7ff fe16 	bl	80095ec <put_fat>
 80099c0:	4603      	mov	r3, r0
 80099c2:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 80099c4:	7dfb      	ldrb	r3, [r7, #23]
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d109      	bne.n	80099de <create_chain+0x154>
 80099ca:	683b      	ldr	r3, [r7, #0]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d006      	beq.n	80099de <create_chain+0x154>
			res = put_fat(fs, clst, ncl);		/* Link it from the previous one if needed */
 80099d0:	69fa      	ldr	r2, [r7, #28]
 80099d2:	6839      	ldr	r1, [r7, #0]
 80099d4:	6938      	ldr	r0, [r7, #16]
 80099d6:	f7ff fe09 	bl	80095ec <put_fat>
 80099da:	4603      	mov	r3, r0
 80099dc:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update allocation information if the function succeeded */
 80099de:	7dfb      	ldrb	r3, [r7, #23]
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d11a      	bne.n	8009a1a <create_chain+0x190>
		fs->last_clst = ncl;
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	69fa      	ldr	r2, [r7, #28]
 80099e8:	611a      	str	r2, [r3, #16]
		if (fs->free_clst > 0 && fs->free_clst <= fs->n_fatent - 2) {
 80099ea:	693b      	ldr	r3, [r7, #16]
 80099ec:	695b      	ldr	r3, [r3, #20]
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d01b      	beq.n	8009a2a <create_chain+0x1a0>
 80099f2:	693b      	ldr	r3, [r7, #16]
 80099f4:	695a      	ldr	r2, [r3, #20]
 80099f6:	693b      	ldr	r3, [r7, #16]
 80099f8:	69db      	ldr	r3, [r3, #28]
 80099fa:	3b02      	subs	r3, #2
 80099fc:	429a      	cmp	r2, r3
 80099fe:	d814      	bhi.n	8009a2a <create_chain+0x1a0>
			fs->free_clst--;
 8009a00:	693b      	ldr	r3, [r7, #16]
 8009a02:	695b      	ldr	r3, [r3, #20]
 8009a04:	1e5a      	subs	r2, r3, #1
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	795b      	ldrb	r3, [r3, #5]
 8009a0e:	f043 0301 	orr.w	r3, r3, #1
 8009a12:	b2da      	uxtb	r2, r3
 8009a14:	693b      	ldr	r3, [r7, #16]
 8009a16:	715a      	strb	r2, [r3, #5]
 8009a18:	e007      	b.n	8009a2a <create_chain+0x1a0>
		}
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8009a1a:	7dfb      	ldrb	r3, [r7, #23]
 8009a1c:	2b01      	cmp	r3, #1
 8009a1e:	d102      	bne.n	8009a26 <create_chain+0x19c>
 8009a20:	f04f 33ff 	mov.w	r3, #4294967295
 8009a24:	e000      	b.n	8009a28 <create_chain+0x19e>
 8009a26:	2301      	movs	r3, #1
 8009a28:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8009a2a:	69fb      	ldr	r3, [r7, #28]
}
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	3720      	adds	r7, #32
 8009a30:	46bd      	mov	sp, r7
 8009a32:	bd80      	pop	{r7, pc}

08009a34 <dir_clear>:
#if !FF_FS_READONLY
static FRESULT dir_clear (	/* Returns FR_OK or FR_DISK_ERR */
	FATFS *fs,		/* Filesystem object */
	DWORD clst		/* Directory table to clear */
)
{
 8009a34:	b580      	push	{r7, lr}
 8009a36:	b086      	sub	sp, #24
 8009a38:	af00      	add	r7, sp, #0
 8009a3a:	6078      	str	r0, [r7, #4]
 8009a3c:	6039      	str	r1, [r7, #0]
	LBA_t sect;
	UINT n, szb;
	BYTE *ibuf;


	if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8009a3e:	6878      	ldr	r0, [r7, #4]
 8009a40:	f7ff fc34 	bl	80092ac <sync_window>
 8009a44:	4603      	mov	r3, r0
 8009a46:	2b00      	cmp	r3, #0
 8009a48:	d001      	beq.n	8009a4e <dir_clear+0x1a>
 8009a4a:	2301      	movs	r3, #1
 8009a4c:	e036      	b.n	8009abc <dir_clear+0x88>
	sect = clst2sect(fs, clst);		/* Top of the cluster */
 8009a4e:	6839      	ldr	r1, [r7, #0]
 8009a50:	6878      	ldr	r0, [r7, #4]
 8009a52:	f7ff fd05 	bl	8009460 <clst2sect>
 8009a56:	6138      	str	r0, [r7, #16]
	fs->winsect = sect;				/* Set window to top of the cluster */
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	693a      	ldr	r2, [r7, #16]
 8009a5c:	625a      	str	r2, [r3, #36]	@ 0x24
	memset(fs->win, 0, sizeof fs->win);	/* Clear window buffer */
 8009a5e:	687b      	ldr	r3, [r7, #4]
 8009a60:	3338      	adds	r3, #56	@ 0x38
 8009a62:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009a66:	2100      	movs	r1, #0
 8009a68:	4618      	mov	r0, r3
 8009a6a:	f015 f837 	bl	801eadc <memset>
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
		ff_memfree(ibuf);
	} else
#endif
	{
		ibuf = fs->win; szb = 1;	/* Use window buffer (many single-sector writes may take a time) */
 8009a6e:	687b      	ldr	r3, [r7, #4]
 8009a70:	3338      	adds	r3, #56	@ 0x38
 8009a72:	60fb      	str	r3, [r7, #12]
 8009a74:	2301      	movs	r3, #1
 8009a76:	60bb      	str	r3, [r7, #8]
		for (n = 0; n < fs->csize && disk_write(fs->pdrv, ibuf, sect + n, szb) == RES_OK; n += szb) ;	/* Fill the cluster with 0 */
 8009a78:	2300      	movs	r3, #0
 8009a7a:	617b      	str	r3, [r7, #20]
 8009a7c:	e003      	b.n	8009a86 <dir_clear+0x52>
 8009a7e:	697a      	ldr	r2, [r7, #20]
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	4413      	add	r3, r2
 8009a84:	617b      	str	r3, [r7, #20]
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	895b      	ldrh	r3, [r3, #10]
 8009a8a:	461a      	mov	r2, r3
 8009a8c:	697b      	ldr	r3, [r7, #20]
 8009a8e:	4293      	cmp	r3, r2
 8009a90:	d20b      	bcs.n	8009aaa <dir_clear+0x76>
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	7858      	ldrb	r0, [r3, #1]
 8009a96:	693a      	ldr	r2, [r7, #16]
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	441a      	add	r2, r3
 8009a9c:	68bb      	ldr	r3, [r7, #8]
 8009a9e:	68f9      	ldr	r1, [r7, #12]
 8009aa0:	f7ff fa26 	bl	8008ef0 <disk_write>
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	d0e9      	beq.n	8009a7e <dir_clear+0x4a>
	}
	return (n == fs->csize) ? FR_OK : FR_DISK_ERR;
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	895b      	ldrh	r3, [r3, #10]
 8009aae:	461a      	mov	r2, r3
 8009ab0:	697b      	ldr	r3, [r7, #20]
 8009ab2:	4293      	cmp	r3, r2
 8009ab4:	bf14      	ite	ne
 8009ab6:	2301      	movne	r3, #1
 8009ab8:	2300      	moveq	r3, #0
 8009aba:	b2db      	uxtb	r3, r3
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3718      	adds	r7, #24
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	bd80      	pop	{r7, pc}

08009ac4 <dir_sdi>:

static FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8009ac4:	b580      	push	{r7, lr}
 8009ac6:	b086      	sub	sp, #24
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	6078      	str	r0, [r7, #4]
 8009acc:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	681b      	ldr	r3, [r3, #0]
 8009ad2:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8009ad4:	683b      	ldr	r3, [r7, #0]
 8009ad6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009ada:	d204      	bcs.n	8009ae6 <dir_sdi+0x22>
 8009adc:	683b      	ldr	r3, [r7, #0]
 8009ade:	f003 031f 	and.w	r3, r3, #31
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d001      	beq.n	8009aea <dir_sdi+0x26>
		return FR_INT_ERR;
 8009ae6:	2302      	movs	r3, #2
 8009ae8:	e063      	b.n	8009bb2 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	683a      	ldr	r2, [r7, #0]
 8009aee:	611a      	str	r2, [r3, #16]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	689b      	ldr	r3, [r3, #8]
 8009af4:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8009af6:	697b      	ldr	r3, [r7, #20]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d106      	bne.n	8009b0a <dir_sdi+0x46>
 8009afc:	693b      	ldr	r3, [r7, #16]
 8009afe:	781b      	ldrb	r3, [r3, #0]
 8009b00:	2b02      	cmp	r3, #2
 8009b02:	d902      	bls.n	8009b0a <dir_sdi+0x46>
		clst = (DWORD)fs->dirbase;
 8009b04:	693b      	ldr	r3, [r7, #16]
 8009b06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b08:	617b      	str	r3, [r7, #20]
		if (FF_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory on the FAT volume) */
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d10c      	bne.n	8009b2a <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir) return FR_INT_ERR;	/* Is index out of range? */
 8009b10:	683b      	ldr	r3, [r7, #0]
 8009b12:	095b      	lsrs	r3, r3, #5
 8009b14:	693a      	ldr	r2, [r7, #16]
 8009b16:	8912      	ldrh	r2, [r2, #8]
 8009b18:	4293      	cmp	r3, r2
 8009b1a:	d301      	bcc.n	8009b20 <dir_sdi+0x5c>
 8009b1c:	2302      	movs	r3, #2
 8009b1e:	e048      	b.n	8009bb2 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8009b20:	693b      	ldr	r3, [r7, #16]
 8009b22:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	619a      	str	r2, [r3, #24]
 8009b28:	e029      	b.n	8009b7e <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory on the FAT32/exFAT volume) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8009b2a:	693b      	ldr	r3, [r7, #16]
 8009b2c:	895b      	ldrh	r3, [r3, #10]
 8009b2e:	025b      	lsls	r3, r3, #9
 8009b30:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009b32:	e019      	b.n	8009b68 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	6979      	ldr	r1, [r7, #20]
 8009b38:	4618      	mov	r0, r3
 8009b3a:	f7ff fcb0 	bl	800949e <get_fat>
 8009b3e:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009b40:	697b      	ldr	r3, [r7, #20]
 8009b42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b46:	d101      	bne.n	8009b4c <dir_sdi+0x88>
 8009b48:	2301      	movs	r3, #1
 8009b4a:	e032      	b.n	8009bb2 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8009b4c:	697b      	ldr	r3, [r7, #20]
 8009b4e:	2b01      	cmp	r3, #1
 8009b50:	d904      	bls.n	8009b5c <dir_sdi+0x98>
 8009b52:	693b      	ldr	r3, [r7, #16]
 8009b54:	69db      	ldr	r3, [r3, #28]
 8009b56:	697a      	ldr	r2, [r7, #20]
 8009b58:	429a      	cmp	r2, r3
 8009b5a:	d301      	bcc.n	8009b60 <dir_sdi+0x9c>
 8009b5c:	2302      	movs	r3, #2
 8009b5e:	e028      	b.n	8009bb2 <dir_sdi+0xee>
			ofs -= csz;
 8009b60:	683a      	ldr	r2, [r7, #0]
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	1ad3      	subs	r3, r2, r3
 8009b66:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8009b68:	683a      	ldr	r2, [r7, #0]
 8009b6a:	68fb      	ldr	r3, [r7, #12]
 8009b6c:	429a      	cmp	r2, r3
 8009b6e:	d2e1      	bcs.n	8009b34 <dir_sdi+0x70>
		}
		dp->sect = clst2sect(fs, clst);
 8009b70:	6979      	ldr	r1, [r7, #20]
 8009b72:	6938      	ldr	r0, [r7, #16]
 8009b74:	f7ff fc74 	bl	8009460 <clst2sect>
 8009b78:	4602      	mov	r2, r0
 8009b7a:	687b      	ldr	r3, [r7, #4]
 8009b7c:	619a      	str	r2, [r3, #24]
	}
	dp->clust = clst;					/* Current cluster# */
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	697a      	ldr	r2, [r7, #20]
 8009b82:	615a      	str	r2, [r3, #20]
	if (dp->sect == 0) return FR_INT_ERR;
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	699b      	ldr	r3, [r3, #24]
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d101      	bne.n	8009b90 <dir_sdi+0xcc>
 8009b8c:	2302      	movs	r3, #2
 8009b8e:	e010      	b.n	8009bb2 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	699a      	ldr	r2, [r3, #24]
 8009b94:	683b      	ldr	r3, [r7, #0]
 8009b96:	0a5b      	lsrs	r3, r3, #9
 8009b98:	441a      	add	r2, r3
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	619a      	str	r2, [r3, #24]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8009b9e:	693b      	ldr	r3, [r7, #16]
 8009ba0:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009baa:	441a      	add	r2, r3
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8009bb0:	2300      	movs	r3, #0
}
 8009bb2:	4618      	mov	r0, r3
 8009bb4:	3718      	adds	r7, #24
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	bd80      	pop	{r7, pc}

08009bba <dir_next>:

static FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,				/* Pointer to the directory object */
	int stretch				/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8009bba:	b580      	push	{r7, lr}
 8009bbc:	b086      	sub	sp, #24
 8009bbe:	af00      	add	r7, sp, #0
 8009bc0:	6078      	str	r0, [r7, #4]
 8009bc2:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	613b      	str	r3, [r7, #16]


	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8009bca:	687b      	ldr	r3, [r7, #4]
 8009bcc:	691b      	ldr	r3, [r3, #16]
 8009bce:	3320      	adds	r3, #32
 8009bd0:	60fb      	str	r3, [r7, #12]
	if (ofs >= (DWORD)((FF_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) dp->sect = 0;	/* Disable it if the offset reached the max value */
 8009bd2:	68fb      	ldr	r3, [r7, #12]
 8009bd4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009bd8:	d302      	bcc.n	8009be0 <dir_next+0x26>
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	2200      	movs	r2, #0
 8009bde:	619a      	str	r2, [r3, #24]
	if (dp->sect == 0) return FR_NO_FILE;	/* Report EOT if it has been disabled */
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	699b      	ldr	r3, [r3, #24]
 8009be4:	2b00      	cmp	r3, #0
 8009be6:	d101      	bne.n	8009bec <dir_next+0x32>
 8009be8:	2304      	movs	r3, #4
 8009bea:	e078      	b.n	8009cde <dir_next+0x124>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	d166      	bne.n	8009cc4 <dir_next+0x10a>
		dp->sect++;				/* Next sector */
 8009bf6:	687b      	ldr	r3, [r7, #4]
 8009bf8:	699b      	ldr	r3, [r3, #24]
 8009bfa:	1c5a      	adds	r2, r3, #1
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	619a      	str	r2, [r3, #24]

		if (dp->clust == 0) {	/* Static table */
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	695b      	ldr	r3, [r3, #20]
 8009c04:	2b00      	cmp	r3, #0
 8009c06:	d10a      	bne.n	8009c1e <dir_next+0x64>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8009c08:	68fb      	ldr	r3, [r7, #12]
 8009c0a:	095b      	lsrs	r3, r3, #5
 8009c0c:	693a      	ldr	r2, [r7, #16]
 8009c0e:	8912      	ldrh	r2, [r2, #8]
 8009c10:	4293      	cmp	r3, r2
 8009c12:	d357      	bcc.n	8009cc4 <dir_next+0x10a>
				dp->sect = 0; return FR_NO_FILE;
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	2200      	movs	r2, #0
 8009c18:	619a      	str	r2, [r3, #24]
 8009c1a:	2304      	movs	r3, #4
 8009c1c:	e05f      	b.n	8009cde <dir_next+0x124>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {	/* Cluster changed? */
 8009c1e:	68fb      	ldr	r3, [r7, #12]
 8009c20:	0a5b      	lsrs	r3, r3, #9
 8009c22:	693a      	ldr	r2, [r7, #16]
 8009c24:	8952      	ldrh	r2, [r2, #10]
 8009c26:	3a01      	subs	r2, #1
 8009c28:	4013      	ands	r3, r2
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d14a      	bne.n	8009cc4 <dir_next+0x10a>
				clst = get_fat(&dp->obj, dp->clust);		/* Get next cluster */
 8009c2e:	687a      	ldr	r2, [r7, #4]
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	695b      	ldr	r3, [r3, #20]
 8009c34:	4619      	mov	r1, r3
 8009c36:	4610      	mov	r0, r2
 8009c38:	f7ff fc31 	bl	800949e <get_fat>
 8009c3c:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;			/* Internal error */
 8009c3e:	697b      	ldr	r3, [r7, #20]
 8009c40:	2b01      	cmp	r3, #1
 8009c42:	d801      	bhi.n	8009c48 <dir_next+0x8e>
 8009c44:	2302      	movs	r3, #2
 8009c46:	e04a      	b.n	8009cde <dir_next+0x124>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009c48:	697b      	ldr	r3, [r7, #20]
 8009c4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c4e:	d101      	bne.n	8009c54 <dir_next+0x9a>
 8009c50:	2301      	movs	r3, #1
 8009c52:	e044      	b.n	8009cde <dir_next+0x124>
				if (clst >= fs->n_fatent) {					/* It reached end of dynamic table */
 8009c54:	693b      	ldr	r3, [r7, #16]
 8009c56:	69db      	ldr	r3, [r3, #28]
 8009c58:	697a      	ldr	r2, [r7, #20]
 8009c5a:	429a      	cmp	r2, r3
 8009c5c:	d328      	bcc.n	8009cb0 <dir_next+0xf6>
#if !FF_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	2b00      	cmp	r3, #0
 8009c62:	d104      	bne.n	8009c6e <dir_next+0xb4>
						dp->sect = 0; return FR_NO_FILE;
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2200      	movs	r2, #0
 8009c68:	619a      	str	r2, [r3, #24]
 8009c6a:	2304      	movs	r3, #4
 8009c6c:	e037      	b.n	8009cde <dir_next+0x124>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8009c6e:	687a      	ldr	r2, [r7, #4]
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	695b      	ldr	r3, [r3, #20]
 8009c74:	4619      	mov	r1, r3
 8009c76:	4610      	mov	r0, r2
 8009c78:	f7ff fe07 	bl	800988a <create_chain>
 8009c7c:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8009c7e:	697b      	ldr	r3, [r7, #20]
 8009c80:	2b00      	cmp	r3, #0
 8009c82:	d101      	bne.n	8009c88 <dir_next+0xce>
 8009c84:	2307      	movs	r3, #7
 8009c86:	e02a      	b.n	8009cde <dir_next+0x124>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8009c88:	697b      	ldr	r3, [r7, #20]
 8009c8a:	2b01      	cmp	r3, #1
 8009c8c:	d101      	bne.n	8009c92 <dir_next+0xd8>
 8009c8e:	2302      	movs	r3, #2
 8009c90:	e025      	b.n	8009cde <dir_next+0x124>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8009c92:	697b      	ldr	r3, [r7, #20]
 8009c94:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c98:	d101      	bne.n	8009c9e <dir_next+0xe4>
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	e01f      	b.n	8009cde <dir_next+0x124>
					if (dir_clear(fs, clst) != FR_OK) return FR_DISK_ERR;	/* Clean up the stretched table */
 8009c9e:	6979      	ldr	r1, [r7, #20]
 8009ca0:	6938      	ldr	r0, [r7, #16]
 8009ca2:	f7ff fec7 	bl	8009a34 <dir_clear>
 8009ca6:	4603      	mov	r3, r0
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	d001      	beq.n	8009cb0 <dir_next+0xf6>
 8009cac:	2301      	movs	r3, #1
 8009cae:	e016      	b.n	8009cde <dir_next+0x124>
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	697a      	ldr	r2, [r7, #20]
 8009cb4:	615a      	str	r2, [r3, #20]
				dp->sect = clst2sect(fs, clst);
 8009cb6:	6979      	ldr	r1, [r7, #20]
 8009cb8:	6938      	ldr	r0, [r7, #16]
 8009cba:	f7ff fbd1 	bl	8009460 <clst2sect>
 8009cbe:	4602      	mov	r2, r0
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	619a      	str	r2, [r3, #24]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	68fa      	ldr	r2, [r7, #12]
 8009cc8:	611a      	str	r2, [r3, #16]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8009cd0:	68fb      	ldr	r3, [r7, #12]
 8009cd2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009cd6:	441a      	add	r2, r3
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	61da      	str	r2, [r3, #28]

	return FR_OK;
 8009cdc:	2300      	movs	r3, #0
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3718      	adds	r7, #24
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}

08009ce6 <dir_alloc>:

static FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,				/* Pointer to the directory object */
	UINT n_ent				/* Number of contiguous entries to allocate */
)
{
 8009ce6:	b580      	push	{r7, lr}
 8009ce8:	b086      	sub	sp, #24
 8009cea:	af00      	add	r7, sp, #0
 8009cec:	6078      	str	r0, [r7, #4]
 8009cee:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8009cf0:	687b      	ldr	r3, [r7, #4]
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8009cf6:	2100      	movs	r1, #0
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f7ff fee3 	bl	8009ac4 <dir_sdi>
 8009cfe:	4603      	mov	r3, r0
 8009d00:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009d02:	7dfb      	ldrb	r3, [r7, #23]
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d12b      	bne.n	8009d60 <dir_alloc+0x7a>
		n = 0;
 8009d08:	2300      	movs	r3, #0
 8009d0a:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	699b      	ldr	r3, [r3, #24]
 8009d10:	4619      	mov	r1, r3
 8009d12:	68f8      	ldr	r0, [r7, #12]
 8009d14:	f7ff fb06 	bl	8009324 <move_window>
 8009d18:	4603      	mov	r3, r0
 8009d1a:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8009d1c:	7dfb      	ldrb	r3, [r7, #23]
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d11d      	bne.n	8009d5e <dir_alloc+0x78>
#if FF_FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {	/* Is the entry free? */
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {	/* Is the entry free? */
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	69db      	ldr	r3, [r3, #28]
 8009d26:	781b      	ldrb	r3, [r3, #0]
 8009d28:	2be5      	cmp	r3, #229	@ 0xe5
 8009d2a:	d004      	beq.n	8009d36 <dir_alloc+0x50>
 8009d2c:	687b      	ldr	r3, [r7, #4]
 8009d2e:	69db      	ldr	r3, [r3, #28]
 8009d30:	781b      	ldrb	r3, [r3, #0]
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d107      	bne.n	8009d46 <dir_alloc+0x60>
#endif
				if (++n == n_ent) break;	/* Is a block of contiguous free entries found? */
 8009d36:	693b      	ldr	r3, [r7, #16]
 8009d38:	3301      	adds	r3, #1
 8009d3a:	613b      	str	r3, [r7, #16]
 8009d3c:	693a      	ldr	r2, [r7, #16]
 8009d3e:	683b      	ldr	r3, [r7, #0]
 8009d40:	429a      	cmp	r2, r3
 8009d42:	d102      	bne.n	8009d4a <dir_alloc+0x64>
 8009d44:	e00c      	b.n	8009d60 <dir_alloc+0x7a>
			} else {
				n = 0;				/* Not a free entry, restart to search */
 8009d46:	2300      	movs	r3, #0
 8009d48:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);	/* Next entry with table stretch enabled */
 8009d4a:	2101      	movs	r1, #1
 8009d4c:	6878      	ldr	r0, [r7, #4]
 8009d4e:	f7ff ff34 	bl	8009bba <dir_next>
 8009d52:	4603      	mov	r3, r0
 8009d54:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 8009d56:	7dfb      	ldrb	r3, [r7, #23]
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	d0d7      	beq.n	8009d0c <dir_alloc+0x26>
 8009d5c:	e000      	b.n	8009d60 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8009d5e:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8009d60:	7dfb      	ldrb	r3, [r7, #23]
 8009d62:	2b04      	cmp	r3, #4
 8009d64:	d101      	bne.n	8009d6a <dir_alloc+0x84>
 8009d66:	2307      	movs	r3, #7
 8009d68:	75fb      	strb	r3, [r7, #23]
	return res;
 8009d6a:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d6c:	4618      	mov	r0, r3
 8009d6e:	3718      	adds	r7, #24
 8009d70:	46bd      	mov	sp, r7
 8009d72:	bd80      	pop	{r7, pc}

08009d74 <ld_clust>:

static DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,			/* Pointer to the fs object */
	const BYTE* dir		/* Pointer to the key entry */
)
{
 8009d74:	b580      	push	{r7, lr}
 8009d76:	b084      	sub	sp, #16
 8009d78:	af00      	add	r7, sp, #0
 8009d7a:	6078      	str	r0, [r7, #4]
 8009d7c:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_16(dir + DIR_FstClusLO);
 8009d7e:	683b      	ldr	r3, [r7, #0]
 8009d80:	331a      	adds	r3, #26
 8009d82:	4618      	mov	r0, r3
 8009d84:	f7ff f948 	bl	8009018 <ld_16>
 8009d88:	4603      	mov	r3, r0
 8009d8a:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	781b      	ldrb	r3, [r3, #0]
 8009d90:	2b03      	cmp	r3, #3
 8009d92:	d109      	bne.n	8009da8 <ld_clust+0x34>
		cl |= (DWORD)ld_16(dir + DIR_FstClusHI) << 16;
 8009d94:	683b      	ldr	r3, [r7, #0]
 8009d96:	3314      	adds	r3, #20
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f7ff f93d 	bl	8009018 <ld_16>
 8009d9e:	4603      	mov	r3, r0
 8009da0:	041b      	lsls	r3, r3, #16
 8009da2:	68fa      	ldr	r2, [r7, #12]
 8009da4:	4313      	orrs	r3, r2
 8009da6:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 8009da8:	68fb      	ldr	r3, [r7, #12]
}
 8009daa:	4618      	mov	r0, r3
 8009dac:	3710      	adds	r7, #16
 8009dae:	46bd      	mov	sp, r7
 8009db0:	bd80      	pop	{r7, pc}

08009db2 <st_clust>:
static void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8009db2:	b580      	push	{r7, lr}
 8009db4:	b084      	sub	sp, #16
 8009db6:	af00      	add	r7, sp, #0
 8009db8:	60f8      	str	r0, [r7, #12]
 8009dba:	60b9      	str	r1, [r7, #8]
 8009dbc:	607a      	str	r2, [r7, #4]
	st_16(dir + DIR_FstClusLO, (WORD)cl);
 8009dbe:	68bb      	ldr	r3, [r7, #8]
 8009dc0:	331a      	adds	r3, #26
 8009dc2:	687a      	ldr	r2, [r7, #4]
 8009dc4:	b292      	uxth	r2, r2
 8009dc6:	4611      	mov	r1, r2
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f7ff f961 	bl	8009090 <st_16>
	if (fs->fs_type == FS_FAT32) {
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	781b      	ldrb	r3, [r3, #0]
 8009dd2:	2b03      	cmp	r3, #3
 8009dd4:	d109      	bne.n	8009dea <st_clust+0x38>
		st_16(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8009dd6:	68bb      	ldr	r3, [r7, #8]
 8009dd8:	f103 0214 	add.w	r2, r3, #20
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	0c1b      	lsrs	r3, r3, #16
 8009de0:	b29b      	uxth	r3, r3
 8009de2:	4619      	mov	r1, r3
 8009de4:	4610      	mov	r0, r2
 8009de6:	f7ff f953 	bl	8009090 <st_16>
	}
}
 8009dea:	bf00      	nop
 8009dec:	3710      	adds	r7, #16
 8009dee:	46bd      	mov	sp, r7
 8009df0:	bd80      	pop	{r7, pc}
	...

08009df4 <cmp_lfn>:

static int cmp_lfn (		/* 1:matched, 0:not matched */
	const WCHAR* lfnbuf,	/* Pointer to the LFN to be compared */
	BYTE* dir				/* Pointer to the LFN entry */
)
{
 8009df4:	b590      	push	{r4, r7, lr}
 8009df6:	b087      	sub	sp, #28
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
 8009dfc:	6039      	str	r1, [r7, #0]
	UINT ni, di;
	WCHAR pchr, chr;


	if (ld_16(dir + LDIR_FstClusLO) != 0) return 0;	/* Check if LDIR_FstClusLO is 0 */
 8009dfe:	683b      	ldr	r3, [r7, #0]
 8009e00:	331a      	adds	r3, #26
 8009e02:	4618      	mov	r0, r3
 8009e04:	f7ff f908 	bl	8009018 <ld_16>
 8009e08:	4603      	mov	r3, r0
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d001      	beq.n	8009e12 <cmp_lfn+0x1e>
 8009e0e:	2300      	movs	r3, #0
 8009e10:	e059      	b.n	8009ec6 <cmp_lfn+0xd2>

	ni = (UINT)((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the name to be compared */
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	781b      	ldrb	r3, [r3, #0]
 8009e16:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009e1a:	3b01      	subs	r3, #1
 8009e1c:	461a      	mov	r2, r3
 8009e1e:	4613      	mov	r3, r2
 8009e20:	005b      	lsls	r3, r3, #1
 8009e22:	4413      	add	r3, r2
 8009e24:	009b      	lsls	r3, r3, #2
 8009e26:	4413      	add	r3, r2
 8009e28:	617b      	str	r3, [r7, #20]

	for (pchr = 1, di = 0; di < 13; di++) {	/* Process all characters in the entry */
 8009e2a:	2301      	movs	r3, #1
 8009e2c:	81fb      	strh	r3, [r7, #14]
 8009e2e:	2300      	movs	r3, #0
 8009e30:	613b      	str	r3, [r7, #16]
 8009e32:	e032      	b.n	8009e9a <cmp_lfn+0xa6>
		chr = ld_16(dir + LfnOfs[di]);		/* Pick a character from the entry */
 8009e34:	4a26      	ldr	r2, [pc, #152]	@ (8009ed0 <cmp_lfn+0xdc>)
 8009e36:	693b      	ldr	r3, [r7, #16]
 8009e38:	4413      	add	r3, r2
 8009e3a:	781b      	ldrb	r3, [r3, #0]
 8009e3c:	461a      	mov	r2, r3
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	4413      	add	r3, r2
 8009e42:	4618      	mov	r0, r3
 8009e44:	f7ff f8e8 	bl	8009018 <ld_16>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	81bb      	strh	r3, [r7, #12]
		if (pchr != 0) {
 8009e4c:	89fb      	ldrh	r3, [r7, #14]
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d019      	beq.n	8009e86 <cmp_lfn+0x92>
			if (ni >= FF_MAX_LFN + 1 || ff_wtoupper(chr) != ff_wtoupper(lfnbuf[ni++])) {	/* Compare it with name */
 8009e52:	697b      	ldr	r3, [r7, #20]
 8009e54:	2bff      	cmp	r3, #255	@ 0xff
 8009e56:	d811      	bhi.n	8009e7c <cmp_lfn+0x88>
 8009e58:	89bb      	ldrh	r3, [r7, #12]
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	f003 fb0a 	bl	800d474 <ff_wtoupper>
 8009e60:	4604      	mov	r4, r0
 8009e62:	697b      	ldr	r3, [r7, #20]
 8009e64:	1c5a      	adds	r2, r3, #1
 8009e66:	617a      	str	r2, [r7, #20]
 8009e68:	005b      	lsls	r3, r3, #1
 8009e6a:	687a      	ldr	r2, [r7, #4]
 8009e6c:	4413      	add	r3, r2
 8009e6e:	881b      	ldrh	r3, [r3, #0]
 8009e70:	4618      	mov	r0, r3
 8009e72:	f003 faff 	bl	800d474 <ff_wtoupper>
 8009e76:	4603      	mov	r3, r0
 8009e78:	429c      	cmp	r4, r3
 8009e7a:	d001      	beq.n	8009e80 <cmp_lfn+0x8c>
				return 0;					/* Not matched */
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	e022      	b.n	8009ec6 <cmp_lfn+0xd2>
			}
			pchr = chr;
 8009e80:	89bb      	ldrh	r3, [r7, #12]
 8009e82:	81fb      	strh	r3, [r7, #14]
 8009e84:	e006      	b.n	8009e94 <cmp_lfn+0xa0>
		} else {
			if (chr != 0xFFFF) return 0;	/* Check filler */
 8009e86:	89bb      	ldrh	r3, [r7, #12]
 8009e88:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009e8c:	4293      	cmp	r3, r2
 8009e8e:	d001      	beq.n	8009e94 <cmp_lfn+0xa0>
 8009e90:	2300      	movs	r3, #0
 8009e92:	e018      	b.n	8009ec6 <cmp_lfn+0xd2>
	for (pchr = 1, di = 0; di < 13; di++) {	/* Process all characters in the entry */
 8009e94:	693b      	ldr	r3, [r7, #16]
 8009e96:	3301      	adds	r3, #1
 8009e98:	613b      	str	r3, [r7, #16]
 8009e9a:	693b      	ldr	r3, [r7, #16]
 8009e9c:	2b0c      	cmp	r3, #12
 8009e9e:	d9c9      	bls.n	8009e34 <cmp_lfn+0x40>
		}
	}

	if ((dir[LDIR_Ord] & LLEF) && pchr && lfnbuf[ni]) return 0;	/* Last name segment matched but different length */
 8009ea0:	683b      	ldr	r3, [r7, #0]
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d00b      	beq.n	8009ec4 <cmp_lfn+0xd0>
 8009eac:	89fb      	ldrh	r3, [r7, #14]
 8009eae:	2b00      	cmp	r3, #0
 8009eb0:	d008      	beq.n	8009ec4 <cmp_lfn+0xd0>
 8009eb2:	697b      	ldr	r3, [r7, #20]
 8009eb4:	005b      	lsls	r3, r3, #1
 8009eb6:	687a      	ldr	r2, [r7, #4]
 8009eb8:	4413      	add	r3, r2
 8009eba:	881b      	ldrh	r3, [r3, #0]
 8009ebc:	2b00      	cmp	r3, #0
 8009ebe:	d001      	beq.n	8009ec4 <cmp_lfn+0xd0>
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	e000      	b.n	8009ec6 <cmp_lfn+0xd2>

	return 1;		/* The part of LFN matched */
 8009ec4:	2301      	movs	r3, #1
}
 8009ec6:	4618      	mov	r0, r3
 8009ec8:	371c      	adds	r7, #28
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	bd90      	pop	{r4, r7, pc}
 8009ece:	bf00      	nop
 8009ed0:	08021be8 	.word	0x08021be8

08009ed4 <pick_lfn>:

static int pick_lfn (	/* 1:succeeded, 0:buffer overflow or invalid LFN entry */
	WCHAR* lfnbuf,		/* Pointer to the name buffer to be stored */
	const BYTE* dir		/* Pointer to the LFN entry */
)
{
 8009ed4:	b580      	push	{r7, lr}
 8009ed6:	b086      	sub	sp, #24
 8009ed8:	af00      	add	r7, sp, #0
 8009eda:	6078      	str	r0, [r7, #4]
 8009edc:	6039      	str	r1, [r7, #0]
	UINT ni, di;
	WCHAR pchr, chr;


	if (ld_16(dir + LDIR_FstClusLO) != 0) return 0;	/* Check if LDIR_FstClusLO is 0 */
 8009ede:	683b      	ldr	r3, [r7, #0]
 8009ee0:	331a      	adds	r3, #26
 8009ee2:	4618      	mov	r0, r3
 8009ee4:	f7ff f898 	bl	8009018 <ld_16>
 8009ee8:	4603      	mov	r3, r0
 8009eea:	2b00      	cmp	r3, #0
 8009eec:	d001      	beq.n	8009ef2 <pick_lfn+0x1e>
 8009eee:	2300      	movs	r3, #0
 8009ef0:	e051      	b.n	8009f96 <pick_lfn+0xc2>

	ni = (UINT)((dir[LDIR_Ord] & ~LLEF) - 1) * 13;	/* Offset in the name buffer */
 8009ef2:	683b      	ldr	r3, [r7, #0]
 8009ef4:	781b      	ldrb	r3, [r3, #0]
 8009ef6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009efa:	3b01      	subs	r3, #1
 8009efc:	461a      	mov	r2, r3
 8009efe:	4613      	mov	r3, r2
 8009f00:	005b      	lsls	r3, r3, #1
 8009f02:	4413      	add	r3, r2
 8009f04:	009b      	lsls	r3, r3, #2
 8009f06:	4413      	add	r3, r2
 8009f08:	617b      	str	r3, [r7, #20]

	for (pchr = 1, di = 0; di < 13; di++) {		/* Process all characters in the entry */
 8009f0a:	2301      	movs	r3, #1
 8009f0c:	81fb      	strh	r3, [r7, #14]
 8009f0e:	2300      	movs	r3, #0
 8009f10:	613b      	str	r3, [r7, #16]
 8009f12:	e028      	b.n	8009f66 <pick_lfn+0x92>
		chr = ld_16(dir + LfnOfs[di]);			/* Pick a character from the entry */
 8009f14:	4a22      	ldr	r2, [pc, #136]	@ (8009fa0 <pick_lfn+0xcc>)
 8009f16:	693b      	ldr	r3, [r7, #16]
 8009f18:	4413      	add	r3, r2
 8009f1a:	781b      	ldrb	r3, [r3, #0]
 8009f1c:	461a      	mov	r2, r3
 8009f1e:	683b      	ldr	r3, [r7, #0]
 8009f20:	4413      	add	r3, r2
 8009f22:	4618      	mov	r0, r3
 8009f24:	f7ff f878 	bl	8009018 <ld_16>
 8009f28:	4603      	mov	r3, r0
 8009f2a:	81bb      	strh	r3, [r7, #12]
		if (pchr != 0) {
 8009f2c:	89fb      	ldrh	r3, [r7, #14]
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d00f      	beq.n	8009f52 <pick_lfn+0x7e>
			if (ni >= FF_MAX_LFN + 1) return 0;	/* Buffer overflow? */
 8009f32:	697b      	ldr	r3, [r7, #20]
 8009f34:	2bff      	cmp	r3, #255	@ 0xff
 8009f36:	d901      	bls.n	8009f3c <pick_lfn+0x68>
 8009f38:	2300      	movs	r3, #0
 8009f3a:	e02c      	b.n	8009f96 <pick_lfn+0xc2>
			lfnbuf[ni++] = pchr = chr;			/* Store it */
 8009f3c:	89bb      	ldrh	r3, [r7, #12]
 8009f3e:	81fb      	strh	r3, [r7, #14]
 8009f40:	697b      	ldr	r3, [r7, #20]
 8009f42:	1c5a      	adds	r2, r3, #1
 8009f44:	617a      	str	r2, [r7, #20]
 8009f46:	005b      	lsls	r3, r3, #1
 8009f48:	687a      	ldr	r2, [r7, #4]
 8009f4a:	4413      	add	r3, r2
 8009f4c:	89fa      	ldrh	r2, [r7, #14]
 8009f4e:	801a      	strh	r2, [r3, #0]
 8009f50:	e006      	b.n	8009f60 <pick_lfn+0x8c>
		} else {
			if (chr != 0xFFFF) return 0;		/* Check filler */
 8009f52:	89bb      	ldrh	r3, [r7, #12]
 8009f54:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009f58:	4293      	cmp	r3, r2
 8009f5a:	d001      	beq.n	8009f60 <pick_lfn+0x8c>
 8009f5c:	2300      	movs	r3, #0
 8009f5e:	e01a      	b.n	8009f96 <pick_lfn+0xc2>
	for (pchr = 1, di = 0; di < 13; di++) {		/* Process all characters in the entry */
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	3301      	adds	r3, #1
 8009f64:	613b      	str	r3, [r7, #16]
 8009f66:	693b      	ldr	r3, [r7, #16]
 8009f68:	2b0c      	cmp	r3, #12
 8009f6a:	d9d3      	bls.n	8009f14 <pick_lfn+0x40>
		}
	}

	if (dir[LDIR_Ord] & LLEF && pchr != 0) {	/* Put terminator if it is the last LFN part and not terminated */
 8009f6c:	683b      	ldr	r3, [r7, #0]
 8009f6e:	781b      	ldrb	r3, [r3, #0]
 8009f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f74:	2b00      	cmp	r3, #0
 8009f76:	d00d      	beq.n	8009f94 <pick_lfn+0xc0>
 8009f78:	89fb      	ldrh	r3, [r7, #14]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d00a      	beq.n	8009f94 <pick_lfn+0xc0>
		if (ni >= FF_MAX_LFN + 1) return 0;		/* Buffer overflow? */
 8009f7e:	697b      	ldr	r3, [r7, #20]
 8009f80:	2bff      	cmp	r3, #255	@ 0xff
 8009f82:	d901      	bls.n	8009f88 <pick_lfn+0xb4>
 8009f84:	2300      	movs	r3, #0
 8009f86:	e006      	b.n	8009f96 <pick_lfn+0xc2>
		lfnbuf[ni] = 0;
 8009f88:	697b      	ldr	r3, [r7, #20]
 8009f8a:	005b      	lsls	r3, r3, #1
 8009f8c:	687a      	ldr	r2, [r7, #4]
 8009f8e:	4413      	add	r3, r2
 8009f90:	2200      	movs	r2, #0
 8009f92:	801a      	strh	r2, [r3, #0]
	}

	return 1;		/* The part of LFN is valid */
 8009f94:	2301      	movs	r3, #1
}
 8009f96:	4618      	mov	r0, r3
 8009f98:	3718      	adds	r7, #24
 8009f9a:	46bd      	mov	sp, r7
 8009f9c:	bd80      	pop	{r7, pc}
 8009f9e:	bf00      	nop
 8009fa0:	08021be8 	.word	0x08021be8

08009fa4 <put_lfn>:
	const WCHAR* lfn,	/* Pointer to the LFN */
	BYTE* dir,			/* Pointer to the LFN entry to be created */
	BYTE ord,			/* LFN order (1-20) */
	BYTE sum			/* Checksum of the corresponding SFN */
)
{
 8009fa4:	b580      	push	{r7, lr}
 8009fa6:	b088      	sub	sp, #32
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	60f8      	str	r0, [r7, #12]
 8009fac:	60b9      	str	r1, [r7, #8]
 8009fae:	4611      	mov	r1, r2
 8009fb0:	461a      	mov	r2, r3
 8009fb2:	460b      	mov	r3, r1
 8009fb4:	71fb      	strb	r3, [r7, #7]
 8009fb6:	4613      	mov	r3, r2
 8009fb8:	71bb      	strb	r3, [r7, #6]
	UINT ni, di;
	WCHAR chr;


	dir[LDIR_Chksum] = sum;			/* Set checksum */
 8009fba:	68bb      	ldr	r3, [r7, #8]
 8009fbc:	330d      	adds	r3, #13
 8009fbe:	79ba      	ldrb	r2, [r7, #6]
 8009fc0:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute */
 8009fc2:	68bb      	ldr	r3, [r7, #8]
 8009fc4:	330b      	adds	r3, #11
 8009fc6:	220f      	movs	r2, #15
 8009fc8:	701a      	strb	r2, [r3, #0]
	dir[LDIR_Type] = 0;
 8009fca:	68bb      	ldr	r3, [r7, #8]
 8009fcc:	330c      	adds	r3, #12
 8009fce:	2200      	movs	r2, #0
 8009fd0:	701a      	strb	r2, [r3, #0]
	st_16(dir + LDIR_FstClusLO, 0);
 8009fd2:	68bb      	ldr	r3, [r7, #8]
 8009fd4:	331a      	adds	r3, #26
 8009fd6:	2100      	movs	r1, #0
 8009fd8:	4618      	mov	r0, r3
 8009fda:	f7ff f859 	bl	8009090 <st_16>

	ni = (UINT)(ord - 1) * 13;		/* Offset in the name */
 8009fde:	79fb      	ldrb	r3, [r7, #7]
 8009fe0:	3b01      	subs	r3, #1
 8009fe2:	461a      	mov	r2, r3
 8009fe4:	4613      	mov	r3, r2
 8009fe6:	005b      	lsls	r3, r3, #1
 8009fe8:	4413      	add	r3, r2
 8009fea:	009b      	lsls	r3, r3, #2
 8009fec:	4413      	add	r3, r2
 8009fee:	61fb      	str	r3, [r7, #28]
	di = chr = 0;
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	82fb      	strh	r3, [r7, #22]
 8009ff4:	2300      	movs	r3, #0
 8009ff6:	61bb      	str	r3, [r7, #24]
	do {	/* Fill the directory entry */
		if (chr != 0xFFFF) chr = lfn[ni++];	/* Get an effective character */
 8009ff8:	8afb      	ldrh	r3, [r7, #22]
 8009ffa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8009ffe:	4293      	cmp	r3, r2
 800a000:	d007      	beq.n	800a012 <put_lfn+0x6e>
 800a002:	69fb      	ldr	r3, [r7, #28]
 800a004:	1c5a      	adds	r2, r3, #1
 800a006:	61fa      	str	r2, [r7, #28]
 800a008:	005b      	lsls	r3, r3, #1
 800a00a:	68fa      	ldr	r2, [r7, #12]
 800a00c:	4413      	add	r3, r2
 800a00e:	881b      	ldrh	r3, [r3, #0]
 800a010:	82fb      	strh	r3, [r7, #22]
		st_16(dir + LfnOfs[di], chr);	/* Set it */
 800a012:	4a17      	ldr	r2, [pc, #92]	@ (800a070 <put_lfn+0xcc>)
 800a014:	69bb      	ldr	r3, [r7, #24]
 800a016:	4413      	add	r3, r2
 800a018:	781b      	ldrb	r3, [r3, #0]
 800a01a:	461a      	mov	r2, r3
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	4413      	add	r3, r2
 800a020:	8afa      	ldrh	r2, [r7, #22]
 800a022:	4611      	mov	r1, r2
 800a024:	4618      	mov	r0, r3
 800a026:	f7ff f833 	bl	8009090 <st_16>
		if (chr == 0) chr = 0xFFFF;		/* Padding characters after the terminator */
 800a02a:	8afb      	ldrh	r3, [r7, #22]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d102      	bne.n	800a036 <put_lfn+0x92>
 800a030:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800a034:	82fb      	strh	r3, [r7, #22]
	} while (++di < 13);
 800a036:	69bb      	ldr	r3, [r7, #24]
 800a038:	3301      	adds	r3, #1
 800a03a:	61bb      	str	r3, [r7, #24]
 800a03c:	69bb      	ldr	r3, [r7, #24]
 800a03e:	2b0c      	cmp	r3, #12
 800a040:	d9da      	bls.n	8009ff8 <put_lfn+0x54>
	if (chr == 0xFFFF || !lfn[ni]) ord |= LLEF;	/* Last LFN part is the start of an enrty set */
 800a042:	8afb      	ldrh	r3, [r7, #22]
 800a044:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800a048:	4293      	cmp	r3, r2
 800a04a:	d006      	beq.n	800a05a <put_lfn+0xb6>
 800a04c:	69fb      	ldr	r3, [r7, #28]
 800a04e:	005b      	lsls	r3, r3, #1
 800a050:	68fa      	ldr	r2, [r7, #12]
 800a052:	4413      	add	r3, r2
 800a054:	881b      	ldrh	r3, [r3, #0]
 800a056:	2b00      	cmp	r3, #0
 800a058:	d103      	bne.n	800a062 <put_lfn+0xbe>
 800a05a:	79fb      	ldrb	r3, [r7, #7]
 800a05c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a060:	71fb      	strb	r3, [r7, #7]
	dir[LDIR_Ord] = ord;			/* Set order in the entry set */
 800a062:	68bb      	ldr	r3, [r7, #8]
 800a064:	79fa      	ldrb	r2, [r7, #7]
 800a066:	701a      	strb	r2, [r3, #0]
}
 800a068:	bf00      	nop
 800a06a:	3720      	adds	r7, #32
 800a06c:	46bd      	mov	sp, r7
 800a06e:	bd80      	pop	{r7, pc}
 800a070:	08021be8 	.word	0x08021be8

0800a074 <gen_numname>:
	BYTE* dst,			/* Pointer to the buffer to store numbered SFN */
	const BYTE* src,	/* Pointer to SFN in directory form */
	const WCHAR* lfn,	/* Pointer to LFN */
	WORD seq			/* Sequence number */
)
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b08c      	sub	sp, #48	@ 0x30
 800a078:	af00      	add	r7, sp, #0
 800a07a:	60f8      	str	r0, [r7, #12]
 800a07c:	60b9      	str	r1, [r7, #8]
 800a07e:	607a      	str	r2, [r7, #4]
 800a080:	807b      	strh	r3, [r7, #2]
	BYTE ns[8], c;
	UINT i, j;


	memcpy(dst, src, 11);	/* Prepare the SFN to be modified */
 800a082:	220b      	movs	r2, #11
 800a084:	68b9      	ldr	r1, [r7, #8]
 800a086:	68f8      	ldr	r0, [r7, #12]
 800a088:	f014 fde5 	bl	801ec56 <memcpy>

	if (seq > 5) {	/* In case of many collisions, generate a hash number instead of sequential number */
 800a08c:	887b      	ldrh	r3, [r7, #2]
 800a08e:	2b05      	cmp	r3, #5
 800a090:	d929      	bls.n	800a0e6 <gen_numname+0x72>
		WCHAR wc;
		DWORD crc_sreg = seq;
 800a092:	887b      	ldrh	r3, [r7, #2]
 800a094:	61fb      	str	r3, [r7, #28]

		while (*lfn) {	/* Create a CRC value as a hash of LFN */
 800a096:	e020      	b.n	800a0da <gen_numname+0x66>
			wc = *lfn++;
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	1c9a      	adds	r2, r3, #2
 800a09c:	607a      	str	r2, [r7, #4]
 800a09e:	881b      	ldrh	r3, [r3, #0]
 800a0a0:	847b      	strh	r3, [r7, #34]	@ 0x22
			for (i = 0; i < 16; i++) {
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a0a6:	e015      	b.n	800a0d4 <gen_numname+0x60>
				crc_sreg = (crc_sreg << 1) + (wc & 1);
 800a0a8:	69fb      	ldr	r3, [r7, #28]
 800a0aa:	005a      	lsls	r2, r3, #1
 800a0ac:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a0ae:	f003 0301 	and.w	r3, r3, #1
 800a0b2:	4413      	add	r3, r2
 800a0b4:	61fb      	str	r3, [r7, #28]
				wc >>= 1;
 800a0b6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800a0b8:	085b      	lsrs	r3, r3, #1
 800a0ba:	847b      	strh	r3, [r7, #34]	@ 0x22
				if (crc_sreg & 0x10000) crc_sreg ^= 0x11021;
 800a0bc:	69fb      	ldr	r3, [r7, #28]
 800a0be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	d003      	beq.n	800a0ce <gen_numname+0x5a>
 800a0c6:	69fa      	ldr	r2, [r7, #28]
 800a0c8:	4b3c      	ldr	r3, [pc, #240]	@ (800a1bc <gen_numname+0x148>)
 800a0ca:	4053      	eors	r3, r2
 800a0cc:	61fb      	str	r3, [r7, #28]
			for (i = 0; i < 16; i++) {
 800a0ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d0:	3301      	adds	r3, #1
 800a0d2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a0d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d6:	2b0f      	cmp	r3, #15
 800a0d8:	d9e6      	bls.n	800a0a8 <gen_numname+0x34>
		while (*lfn) {	/* Create a CRC value as a hash of LFN */
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	881b      	ldrh	r3, [r3, #0]
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d1da      	bne.n	800a098 <gen_numname+0x24>
			}
		}
		seq = (WORD)crc_sreg;
 800a0e2:	69fb      	ldr	r3, [r7, #28]
 800a0e4:	807b      	strh	r3, [r7, #2]
	}

	/* Make suffix (~ + 4-digit hexadecimal) */
	i = 7;
 800a0e6:	2307      	movs	r3, #7
 800a0e8:	62bb      	str	r3, [r7, #40]	@ 0x28
	do {
		c = (BYTE)((seq % 16) + '0'); seq /= 16;
 800a0ea:	887b      	ldrh	r3, [r7, #2]
 800a0ec:	b2db      	uxtb	r3, r3
 800a0ee:	f003 030f 	and.w	r3, r3, #15
 800a0f2:	b2db      	uxtb	r3, r3
 800a0f4:	3330      	adds	r3, #48	@ 0x30
 800a0f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800a0fa:	887b      	ldrh	r3, [r7, #2]
 800a0fc:	091b      	lsrs	r3, r3, #4
 800a0fe:	807b      	strh	r3, [r7, #2]
		if (c > '9') c += 7;
 800a100:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a104:	2b39      	cmp	r3, #57	@ 0x39
 800a106:	d904      	bls.n	800a112 <gen_numname+0x9e>
 800a108:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a10c:	3307      	adds	r3, #7
 800a10e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		ns[i--] = c;
 800a112:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a114:	1e5a      	subs	r2, r3, #1
 800a116:	62ba      	str	r2, [r7, #40]	@ 0x28
 800a118:	3330      	adds	r3, #48	@ 0x30
 800a11a:	443b      	add	r3, r7
 800a11c:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800a120:	f803 2c1c 	strb.w	r2, [r3, #-28]
	} while (i && seq);
 800a124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a126:	2b00      	cmp	r3, #0
 800a128:	d002      	beq.n	800a130 <gen_numname+0xbc>
 800a12a:	887b      	ldrh	r3, [r7, #2]
 800a12c:	2b00      	cmp	r3, #0
 800a12e:	d1dc      	bne.n	800a0ea <gen_numname+0x76>
	ns[i] = '~';
 800a130:	f107 0214 	add.w	r2, r7, #20
 800a134:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a136:	4413      	add	r3, r2
 800a138:	227e      	movs	r2, #126	@ 0x7e
 800a13a:	701a      	strb	r2, [r3, #0]

	/* Append the suffix to the SFN body */
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 800a13c:	2300      	movs	r3, #0
 800a13e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a140:	e014      	b.n	800a16c <gen_numname+0xf8>
		if (dbc_1st(dst[j])) {	/* To avoid DBC break up */
 800a142:	68fa      	ldr	r2, [r7, #12]
 800a144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a146:	4413      	add	r3, r2
 800a148:	781b      	ldrb	r3, [r3, #0]
 800a14a:	4618      	mov	r0, r3
 800a14c:	f7fe ffe7 	bl	800911e <dbc_1st>
 800a150:	4603      	mov	r3, r0
 800a152:	2b00      	cmp	r3, #0
 800a154:	d007      	beq.n	800a166 <gen_numname+0xf2>
			if (j == i - 1) break;
 800a156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a158:	3b01      	subs	r3, #1
 800a15a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a15c:	429a      	cmp	r2, r3
 800a15e:	d010      	beq.n	800a182 <gen_numname+0x10e>
			j++;
 800a160:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a162:	3301      	adds	r3, #1
 800a164:	627b      	str	r3, [r7, #36]	@ 0x24
	for (j = 0; j < i && dst[j] != ' '; j++) {	/* Find the offset to append */
 800a166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a168:	3301      	adds	r3, #1
 800a16a:	627b      	str	r3, [r7, #36]	@ 0x24
 800a16c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a16e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a170:	429a      	cmp	r2, r3
 800a172:	d207      	bcs.n	800a184 <gen_numname+0x110>
 800a174:	68fa      	ldr	r2, [r7, #12]
 800a176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a178:	4413      	add	r3, r2
 800a17a:	781b      	ldrb	r3, [r3, #0]
 800a17c:	2b20      	cmp	r3, #32
 800a17e:	d1e0      	bne.n	800a142 <gen_numname+0xce>
 800a180:	e000      	b.n	800a184 <gen_numname+0x110>
			if (j == i - 1) break;
 800a182:	bf00      	nop
		}
	}
	do {	/* Append the suffix */
		dst[j++] = (i < 8) ? ns[i++] : ' ';
 800a184:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a186:	2b07      	cmp	r3, #7
 800a188:	d807      	bhi.n	800a19a <gen_numname+0x126>
 800a18a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a18c:	1c5a      	adds	r2, r3, #1
 800a18e:	62ba      	str	r2, [r7, #40]	@ 0x28
 800a190:	3330      	adds	r3, #48	@ 0x30
 800a192:	443b      	add	r3, r7
 800a194:	f813 1c1c 	ldrb.w	r1, [r3, #-28]
 800a198:	e000      	b.n	800a19c <gen_numname+0x128>
 800a19a:	2120      	movs	r1, #32
 800a19c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a19e:	1c5a      	adds	r2, r3, #1
 800a1a0:	627a      	str	r2, [r7, #36]	@ 0x24
 800a1a2:	68fa      	ldr	r2, [r7, #12]
 800a1a4:	4413      	add	r3, r2
 800a1a6:	460a      	mov	r2, r1
 800a1a8:	701a      	strb	r2, [r3, #0]
	} while (j < 8);
 800a1aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1ac:	2b07      	cmp	r3, #7
 800a1ae:	d9e9      	bls.n	800a184 <gen_numname+0x110>
}
 800a1b0:	bf00      	nop
 800a1b2:	bf00      	nop
 800a1b4:	3730      	adds	r7, #48	@ 0x30
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bd80      	pop	{r7, pc}
 800a1ba:	bf00      	nop
 800a1bc:	00011021 	.word	0x00011021

0800a1c0 <sum_sfn>:
/*-----------------------------------------------------------------------*/

static BYTE sum_sfn (
	const BYTE* dir		/* Pointer to the SFN entry */
)
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b085      	sub	sp, #20
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
	BYTE sum = 0;
 800a1c8:	2300      	movs	r3, #0
 800a1ca:	73fb      	strb	r3, [r7, #15]
	UINT n = 11;
 800a1cc:	230b      	movs	r3, #11
 800a1ce:	60bb      	str	r3, [r7, #8]

	do {
		sum = (sum >> 1) + (sum << 7) + *dir++;
 800a1d0:	7bfb      	ldrb	r3, [r7, #15]
 800a1d2:	b2da      	uxtb	r2, r3
 800a1d4:	0852      	lsrs	r2, r2, #1
 800a1d6:	01db      	lsls	r3, r3, #7
 800a1d8:	4313      	orrs	r3, r2
 800a1da:	b2da      	uxtb	r2, r3
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	1c59      	adds	r1, r3, #1
 800a1e0:	6079      	str	r1, [r7, #4]
 800a1e2:	781b      	ldrb	r3, [r3, #0]
 800a1e4:	4413      	add	r3, r2
 800a1e6:	73fb      	strb	r3, [r7, #15]
	} while (--n);
 800a1e8:	68bb      	ldr	r3, [r7, #8]
 800a1ea:	3b01      	subs	r3, #1
 800a1ec:	60bb      	str	r3, [r7, #8]
 800a1ee:	68bb      	ldr	r3, [r7, #8]
 800a1f0:	2b00      	cmp	r3, #0
 800a1f2:	d1ed      	bne.n	800a1d0 <sum_sfn+0x10>
	return sum;
 800a1f4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1f6:	4618      	mov	r0, r3
 800a1f8:	3714      	adds	r7, #20
 800a1fa:	46bd      	mov	sp, r7
 800a1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a200:	4770      	bx	lr

0800a202 <dir_read>:

static FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800a202:	b580      	push	{r7, lr}
 800a204:	b086      	sub	sp, #24
 800a206:	af00      	add	r7, sp, #0
 800a208:	6078      	str	r0, [r7, #4]
 800a20a:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800a20c:	2304      	movs	r3, #4
 800a20e:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	613b      	str	r3, [r7, #16]
	BYTE attr, et;
#if FF_USE_LFN
	BYTE ord = 0xFF, sum = 0xFF;
 800a216:	23ff      	movs	r3, #255	@ 0xff
 800a218:	757b      	strb	r3, [r7, #21]
 800a21a:	23ff      	movs	r3, #255	@ 0xff
 800a21c:	753b      	strb	r3, [r7, #20]
#endif

	while (dp->sect) {
 800a21e:	e081      	b.n	800a324 <dir_read+0x122>
		res = move_window(fs, dp->sect);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	699b      	ldr	r3, [r3, #24]
 800a224:	4619      	mov	r1, r3
 800a226:	6938      	ldr	r0, [r7, #16]
 800a228:	f7ff f87c 	bl	8009324 <move_window>
 800a22c:	4603      	mov	r3, r0
 800a22e:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a230:	7dfb      	ldrb	r3, [r7, #23]
 800a232:	2b00      	cmp	r3, #0
 800a234:	d17c      	bne.n	800a330 <dir_read+0x12e>
		et = dp->dir[DIR_Name];	/* Test for the entry type */
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	69db      	ldr	r3, [r3, #28]
 800a23a:	781b      	ldrb	r3, [r3, #0]
 800a23c:	75bb      	strb	r3, [r7, #22]
		if (et == 0) {
 800a23e:	7dbb      	ldrb	r3, [r7, #22]
 800a240:	2b00      	cmp	r3, #0
 800a242:	d102      	bne.n	800a24a <dir_read+0x48>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800a244:	2304      	movs	r3, #4
 800a246:	75fb      	strb	r3, [r7, #23]
 800a248:	e077      	b.n	800a33a <dir_read+0x138>
				}
			}
		} else
#endif
		{	/* On the FAT/FAT32 volume */
			dp->obj.attr = attr = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	69db      	ldr	r3, [r3, #28]
 800a24e:	330b      	adds	r3, #11
 800a250:	781b      	ldrb	r3, [r3, #0]
 800a252:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a256:	73fb      	strb	r3, [r7, #15]
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	7bfa      	ldrb	r2, [r7, #15]
 800a25c:	719a      	strb	r2, [r3, #6]
#if FF_USE_LFN		/* LFN configuration */
			if (et == DDEM || et == '.' || (int)((attr & ~AM_ARC) == AM_VOL) != vol) {	/* An entry without valid data */
 800a25e:	7dbb      	ldrb	r3, [r7, #22]
 800a260:	2be5      	cmp	r3, #229	@ 0xe5
 800a262:	d00e      	beq.n	800a282 <dir_read+0x80>
 800a264:	7dbb      	ldrb	r3, [r7, #22]
 800a266:	2b2e      	cmp	r3, #46	@ 0x2e
 800a268:	d00b      	beq.n	800a282 <dir_read+0x80>
 800a26a:	7bfb      	ldrb	r3, [r7, #15]
 800a26c:	f023 0320 	bic.w	r3, r3, #32
 800a270:	2b08      	cmp	r3, #8
 800a272:	bf0c      	ite	eq
 800a274:	2301      	moveq	r3, #1
 800a276:	2300      	movne	r3, #0
 800a278:	b2db      	uxtb	r3, r3
 800a27a:	461a      	mov	r2, r3
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	4293      	cmp	r3, r2
 800a280:	d002      	beq.n	800a288 <dir_read+0x86>
				ord = 0xFF;
 800a282:	23ff      	movs	r3, #255	@ 0xff
 800a284:	757b      	strb	r3, [r7, #21]
 800a286:	e044      	b.n	800a312 <dir_read+0x110>
			} else {
				if (attr == AM_LFN) {	/* An LFN entry is found */
 800a288:	7bfb      	ldrb	r3, [r7, #15]
 800a28a:	2b0f      	cmp	r3, #15
 800a28c:	d12f      	bne.n	800a2ee <dir_read+0xec>
					if (et & LLEF) {		/* Is it start of an LFN sequence? */
 800a28e:	7dbb      	ldrb	r3, [r7, #22]
 800a290:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a294:	2b00      	cmp	r3, #0
 800a296:	d00d      	beq.n	800a2b4 <dir_read+0xb2>
						sum = dp->dir[LDIR_Chksum];
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	69db      	ldr	r3, [r3, #28]
 800a29c:	7b5b      	ldrb	r3, [r3, #13]
 800a29e:	753b      	strb	r3, [r7, #20]
						et &= (BYTE)~LLEF; ord = et;
 800a2a0:	7dbb      	ldrb	r3, [r7, #22]
 800a2a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a2a6:	75bb      	strb	r3, [r7, #22]
 800a2a8:	7dbb      	ldrb	r3, [r7, #22]
 800a2aa:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	691a      	ldr	r2, [r3, #16]
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	62da      	str	r2, [r3, #44]	@ 0x2c
					}
					/* Check LFN validity and capture it */
					ord = (et == ord && sum == dp->dir[LDIR_Chksum] && pick_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800a2b4:	7dba      	ldrb	r2, [r7, #22]
 800a2b6:	7d7b      	ldrb	r3, [r7, #21]
 800a2b8:	429a      	cmp	r2, r3
 800a2ba:	d115      	bne.n	800a2e8 <dir_read+0xe6>
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	69db      	ldr	r3, [r3, #28]
 800a2c0:	330d      	adds	r3, #13
 800a2c2:	781b      	ldrb	r3, [r3, #0]
 800a2c4:	7d3a      	ldrb	r2, [r7, #20]
 800a2c6:	429a      	cmp	r2, r3
 800a2c8:	d10e      	bne.n	800a2e8 <dir_read+0xe6>
 800a2ca:	693b      	ldr	r3, [r7, #16]
 800a2cc:	68da      	ldr	r2, [r3, #12]
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	69db      	ldr	r3, [r3, #28]
 800a2d2:	4619      	mov	r1, r3
 800a2d4:	4610      	mov	r0, r2
 800a2d6:	f7ff fdfd 	bl	8009ed4 <pick_lfn>
 800a2da:	4603      	mov	r3, r0
 800a2dc:	2b00      	cmp	r3, #0
 800a2de:	d003      	beq.n	800a2e8 <dir_read+0xe6>
 800a2e0:	7d7b      	ldrb	r3, [r7, #21]
 800a2e2:	3b01      	subs	r3, #1
 800a2e4:	b2db      	uxtb	r3, r3
 800a2e6:	e000      	b.n	800a2ea <dir_read+0xe8>
 800a2e8:	23ff      	movs	r3, #255	@ 0xff
 800a2ea:	757b      	strb	r3, [r7, #21]
 800a2ec:	e011      	b.n	800a312 <dir_read+0x110>
				} else {				/* An SFN entry is found */
					if (ord != 0 || sum != sum_sfn(dp->dir)) {	/* Is there a valid LFN? */
 800a2ee:	7d7b      	ldrb	r3, [r7, #21]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d109      	bne.n	800a308 <dir_read+0x106>
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	69db      	ldr	r3, [r3, #28]
 800a2f8:	4618      	mov	r0, r3
 800a2fa:	f7ff ff61 	bl	800a1c0 <sum_sfn>
 800a2fe:	4603      	mov	r3, r0
 800a300:	461a      	mov	r2, r3
 800a302:	7d3b      	ldrb	r3, [r7, #20]
 800a304:	4293      	cmp	r3, r2
 800a306:	d015      	beq.n	800a334 <dir_read+0x132>
						dp->blk_ofs = 0xFFFFFFFF;	/* It has no LFN. */
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	f04f 32ff 	mov.w	r2, #4294967295
 800a30e:	62da      	str	r2, [r3, #44]	@ 0x2c
					}
					break;
 800a310:	e010      	b.n	800a334 <dir_read+0x132>
			if (et != DDEM && et != '.' && attr != AM_LFN && (int)((attr & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800a312:	2100      	movs	r1, #0
 800a314:	6878      	ldr	r0, [r7, #4]
 800a316:	f7ff fc50 	bl	8009bba <dir_next>
 800a31a:	4603      	mov	r3, r0
 800a31c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a31e:	7dfb      	ldrb	r3, [r7, #23]
 800a320:	2b00      	cmp	r3, #0
 800a322:	d109      	bne.n	800a338 <dir_read+0x136>
	while (dp->sect) {
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	699b      	ldr	r3, [r3, #24]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	f47f af79 	bne.w	800a220 <dir_read+0x1e>
 800a32e:	e004      	b.n	800a33a <dir_read+0x138>
		if (res != FR_OK) break;
 800a330:	bf00      	nop
 800a332:	e002      	b.n	800a33a <dir_read+0x138>
					break;
 800a334:	bf00      	nop
 800a336:	e000      	b.n	800a33a <dir_read+0x138>
		if (res != FR_OK) break;
 800a338:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800a33a:	7dfb      	ldrb	r3, [r7, #23]
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d002      	beq.n	800a346 <dir_read+0x144>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	2200      	movs	r2, #0
 800a344:	619a      	str	r2, [r3, #24]
	return res;
 800a346:	7dfb      	ldrb	r3, [r7, #23]
}
 800a348:	4618      	mov	r0, r3
 800a34a:	3718      	adds	r7, #24
 800a34c:	46bd      	mov	sp, r7
 800a34e:	bd80      	pop	{r7, pc}

0800a350 <dir_find>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp					/* Pointer to the directory object with the file name */
)
{
 800a350:	b580      	push	{r7, lr}
 800a352:	b086      	sub	sp, #24
 800a354:	af00      	add	r7, sp, #0
 800a356:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	613b      	str	r3, [r7, #16]
	BYTE et;
#if FF_USE_LFN
	BYTE attr, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800a35e:	2100      	movs	r1, #0
 800a360:	6878      	ldr	r0, [r7, #4]
 800a362:	f7ff fbaf 	bl	8009ac4 <dir_sdi>
 800a366:	4603      	mov	r3, r0
 800a368:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800a36a:	7dfb      	ldrb	r3, [r7, #23]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d001      	beq.n	800a374 <dir_find+0x24>
 800a370:	7dfb      	ldrb	r3, [r7, #23]
 800a372:	e0a9      	b.n	800a4c8 <dir_find+0x178>
		return res;
	}
#endif
	/* On the FAT/FAT32 volume */
#if FF_USE_LFN
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800a374:	23ff      	movs	r3, #255	@ 0xff
 800a376:	753b      	strb	r3, [r7, #20]
 800a378:	7d3b      	ldrb	r3, [r7, #20]
 800a37a:	757b      	strb	r3, [r7, #21]
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	f04f 32ff 	mov.w	r2, #4294967295
 800a382:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
	do {
		res = move_window(fs, dp->sect);
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	699b      	ldr	r3, [r3, #24]
 800a388:	4619      	mov	r1, r3
 800a38a:	6938      	ldr	r0, [r7, #16]
 800a38c:	f7fe ffca 	bl	8009324 <move_window>
 800a390:	4603      	mov	r3, r0
 800a392:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800a394:	7dfb      	ldrb	r3, [r7, #23]
 800a396:	2b00      	cmp	r3, #0
 800a398:	f040 8090 	bne.w	800a4bc <dir_find+0x16c>
		et = dp->dir[DIR_Name];		/* Entry type */
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	69db      	ldr	r3, [r3, #28]
 800a3a0:	781b      	ldrb	r3, [r3, #0]
 800a3a2:	75bb      	strb	r3, [r7, #22]
		if (et == 0) { res = FR_NO_FILE; break; }	/* Reached end of directory table */
 800a3a4:	7dbb      	ldrb	r3, [r7, #22]
 800a3a6:	2b00      	cmp	r3, #0
 800a3a8:	d102      	bne.n	800a3b0 <dir_find+0x60>
 800a3aa:	2304      	movs	r3, #4
 800a3ac:	75fb      	strb	r3, [r7, #23]
 800a3ae:	e08a      	b.n	800a4c6 <dir_find+0x176>
#if FF_USE_LFN		/* LFN configuration */
		dp->obj.attr = attr = dp->dir[DIR_Attr] & AM_MASK;
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	69db      	ldr	r3, [r3, #28]
 800a3b4:	330b      	adds	r3, #11
 800a3b6:	781b      	ldrb	r3, [r3, #0]
 800a3b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a3bc:	73fb      	strb	r3, [r7, #15]
 800a3be:	687b      	ldr	r3, [r7, #4]
 800a3c0:	7bfa      	ldrb	r2, [r7, #15]
 800a3c2:	719a      	strb	r2, [r3, #6]
		if (et == DDEM || ((attr & AM_VOL) && attr != AM_LFN)) {	/* An entry without valid data */
 800a3c4:	7dbb      	ldrb	r3, [r7, #22]
 800a3c6:	2be5      	cmp	r3, #229	@ 0xe5
 800a3c8:	d007      	beq.n	800a3da <dir_find+0x8a>
 800a3ca:	7bfb      	ldrb	r3, [r7, #15]
 800a3cc:	f003 0308 	and.w	r3, r3, #8
 800a3d0:	2b00      	cmp	r3, #0
 800a3d2:	d009      	beq.n	800a3e8 <dir_find+0x98>
 800a3d4:	7bfb      	ldrb	r3, [r7, #15]
 800a3d6:	2b0f      	cmp	r3, #15
 800a3d8:	d006      	beq.n	800a3e8 <dir_find+0x98>
			ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
 800a3da:	23ff      	movs	r3, #255	@ 0xff
 800a3dc:	757b      	strb	r3, [r7, #21]
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a3e4:	62da      	str	r2, [r3, #44]	@ 0x2c
 800a3e6:	e05e      	b.n	800a4a6 <dir_find+0x156>
		} else {
			if (attr == AM_LFN) {			/* Is it an LFN entry? */
 800a3e8:	7bfb      	ldrb	r3, [r7, #15]
 800a3ea:	2b0f      	cmp	r3, #15
 800a3ec:	d136      	bne.n	800a45c <dir_find+0x10c>
				if (!(dp->fn[NSFLAG] & NS_NOLFN)) {
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800a3f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a3f8:	2b00      	cmp	r3, #0
 800a3fa:	d154      	bne.n	800a4a6 <dir_find+0x156>
					if (et & LLEF) {		/* Is it start of an entry set? */
 800a3fc:	7dbb      	ldrb	r3, [r7, #22]
 800a3fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a402:	2b00      	cmp	r3, #0
 800a404:	d00d      	beq.n	800a422 <dir_find+0xd2>
						et &= (BYTE)~LLEF;
 800a406:	7dbb      	ldrb	r3, [r7, #22]
 800a408:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a40c:	75bb      	strb	r3, [r7, #22]
						ord = et;					/* Number of LFN entries */
 800a40e:	7dbb      	ldrb	r3, [r7, #22]
 800a410:	757b      	strb	r3, [r7, #21]
						dp->blk_ofs = dp->dptr;		/* Start offset of LFN */
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	691a      	ldr	r2, [r3, #16]
 800a416:	687b      	ldr	r3, [r7, #4]
 800a418:	62da      	str	r2, [r3, #44]	@ 0x2c
						sum = dp->dir[LDIR_Chksum];	/* Sum of the SFN */
 800a41a:	687b      	ldr	r3, [r7, #4]
 800a41c:	69db      	ldr	r3, [r3, #28]
 800a41e:	7b5b      	ldrb	r3, [r3, #13]
 800a420:	753b      	strb	r3, [r7, #20]
					}
					/* Check validity of the LFN entry and compare it with given name */
					ord = (et == ord && sum == dp->dir[LDIR_Chksum] && cmp_lfn(fs->lfnbuf, dp->dir)) ? ord - 1 : 0xFF;
 800a422:	7dba      	ldrb	r2, [r7, #22]
 800a424:	7d7b      	ldrb	r3, [r7, #21]
 800a426:	429a      	cmp	r2, r3
 800a428:	d115      	bne.n	800a456 <dir_find+0x106>
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	69db      	ldr	r3, [r3, #28]
 800a42e:	330d      	adds	r3, #13
 800a430:	781b      	ldrb	r3, [r3, #0]
 800a432:	7d3a      	ldrb	r2, [r7, #20]
 800a434:	429a      	cmp	r2, r3
 800a436:	d10e      	bne.n	800a456 <dir_find+0x106>
 800a438:	693b      	ldr	r3, [r7, #16]
 800a43a:	68da      	ldr	r2, [r3, #12]
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	69db      	ldr	r3, [r3, #28]
 800a440:	4619      	mov	r1, r3
 800a442:	4610      	mov	r0, r2
 800a444:	f7ff fcd6 	bl	8009df4 <cmp_lfn>
 800a448:	4603      	mov	r3, r0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d003      	beq.n	800a456 <dir_find+0x106>
 800a44e:	7d7b      	ldrb	r3, [r7, #21]
 800a450:	3b01      	subs	r3, #1
 800a452:	b2db      	uxtb	r3, r3
 800a454:	e000      	b.n	800a458 <dir_find+0x108>
 800a456:	23ff      	movs	r3, #255	@ 0xff
 800a458:	757b      	strb	r3, [r7, #21]
 800a45a:	e024      	b.n	800a4a6 <dir_find+0x156>
				}
			} else {					/* SFN entry */
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800a45c:	7d7b      	ldrb	r3, [r7, #21]
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d109      	bne.n	800a476 <dir_find+0x126>
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	69db      	ldr	r3, [r3, #28]
 800a466:	4618      	mov	r0, r3
 800a468:	f7ff feaa 	bl	800a1c0 <sum_sfn>
 800a46c:	4603      	mov	r3, r0
 800a46e:	461a      	mov	r2, r3
 800a470:	7d3b      	ldrb	r3, [r7, #20]
 800a472:	4293      	cmp	r3, r2
 800a474:	d024      	beq.n	800a4c0 <dir_find+0x170>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800a47c:	f003 0301 	and.w	r3, r3, #1
 800a480:	2b00      	cmp	r3, #0
 800a482:	d10a      	bne.n	800a49a <dir_find+0x14a>
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	69d8      	ldr	r0, [r3, #28]
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	3320      	adds	r3, #32
 800a48c:	220b      	movs	r2, #11
 800a48e:	4619      	mov	r1, r3
 800a490:	f014 fafa 	bl	801ea88 <memcmp>
 800a494:	4603      	mov	r3, r0
 800a496:	2b00      	cmp	r3, #0
 800a498:	d014      	beq.n	800a4c4 <dir_find+0x174>
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Not matched, reset LFN sequence */
 800a49a:	23ff      	movs	r3, #255	@ 0xff
 800a49c:	757b      	strb	r3, [r7, #21]
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	f04f 32ff 	mov.w	r2, #4294967295
 800a4a4:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !memcmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800a4a6:	2100      	movs	r1, #0
 800a4a8:	6878      	ldr	r0, [r7, #4]
 800a4aa:	f7ff fb86 	bl	8009bba <dir_next>
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800a4b2:	7dfb      	ldrb	r3, [r7, #23]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	f43f af65 	beq.w	800a384 <dir_find+0x34>
 800a4ba:	e004      	b.n	800a4c6 <dir_find+0x176>
		if (res != FR_OK) break;
 800a4bc:	bf00      	nop
 800a4be:	e002      	b.n	800a4c6 <dir_find+0x176>
				if (ord == 0 && sum == sum_sfn(dp->dir)) break;	/* LFN matched? */
 800a4c0:	bf00      	nop
 800a4c2:	e000      	b.n	800a4c6 <dir_find+0x176>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !memcmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
 800a4c4:	bf00      	nop

	return res;
 800a4c6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4c8:	4618      	mov	r0, r3
 800a4ca:	3718      	adds	r7, #24
 800a4cc:	46bd      	mov	sp, r7
 800a4ce:	bd80      	pop	{r7, pc}

0800a4d0 <dir_register>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp						/* Target directory with object name to be created */
)
{
 800a4d0:	b580      	push	{r7, lr}
 800a4d2:	b08c      	sub	sp, #48	@ 0x30
 800a4d4:	af00      	add	r7, sp, #0
 800a4d6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	61fb      	str	r3, [r7, #28]
#if FF_USE_LFN		/* LFN configuration */
	UINT n, len, n_ent;
	BYTE sn[12];


	if (dp->fn[NSFLAG] & (NS_DOT | NS_NONAME)) return FR_INVALID_NAME;	/* Check name validity */
 800a4de:	687b      	ldr	r3, [r7, #4]
 800a4e0:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800a4e4:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800a4e8:	2b00      	cmp	r3, #0
 800a4ea:	d001      	beq.n	800a4f0 <dir_register+0x20>
 800a4ec:	2306      	movs	r3, #6
 800a4ee:	e0e1      	b.n	800a6b4 <dir_register+0x1e4>
	for (len = 0; fs->lfnbuf[len]; len++) ;	/* Get lfn length */
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800a4f4:	e002      	b.n	800a4fc <dir_register+0x2c>
 800a4f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4f8:	3301      	adds	r3, #1
 800a4fa:	627b      	str	r3, [r7, #36]	@ 0x24
 800a4fc:	69fb      	ldr	r3, [r7, #28]
 800a4fe:	68da      	ldr	r2, [r3, #12]
 800a500:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a502:	005b      	lsls	r3, r3, #1
 800a504:	4413      	add	r3, r2
 800a506:	881b      	ldrh	r3, [r3, #0]
 800a508:	2b00      	cmp	r3, #0
 800a50a:	d1f4      	bne.n	800a4f6 <dir_register+0x26>
		create_xdir(fs->dirbuf, fs->lfnbuf);	/* Create on-memory directory block to be written later */
		return FR_OK;
	}
#endif
	/* On the FAT/FAT32 volume */
	memcpy(sn, dp->fn, 12);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	f103 0220 	add.w	r2, r3, #32
 800a512:	f107 030c 	add.w	r3, r7, #12
 800a516:	6810      	ldr	r0, [r2, #0]
 800a518:	6851      	ldr	r1, [r2, #4]
 800a51a:	6892      	ldr	r2, [r2, #8]
 800a51c:	c307      	stmia	r3!, {r0, r1, r2}
	if (sn[NSFLAG] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
 800a51e:	7dfb      	ldrb	r3, [r7, #23]
 800a520:	f003 0301 	and.w	r3, r3, #1
 800a524:	2b00      	cmp	r3, #0
 800a526:	d033      	beq.n	800a590 <dir_register+0xc0>
		dp->fn[NSFLAG] = NS_NOLFN;		/* Find only SFN */
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	2240      	movs	r2, #64	@ 0x40
 800a52c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		for (n = 1; n < 100; n++) {
 800a530:	2301      	movs	r3, #1
 800a532:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a534:	e017      	b.n	800a566 <dir_register+0x96>
			gen_numname(dp->fn, sn, fs->lfnbuf, (WORD)n);	/* Generate a numbered name */
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	f103 0020 	add.w	r0, r3, #32
 800a53c:	69fb      	ldr	r3, [r7, #28]
 800a53e:	68da      	ldr	r2, [r3, #12]
 800a540:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a542:	b29b      	uxth	r3, r3
 800a544:	f107 010c 	add.w	r1, r7, #12
 800a548:	f7ff fd94 	bl	800a074 <gen_numname>
			res = dir_find(dp);				/* Check if the name collides with existing SFN */
 800a54c:	6878      	ldr	r0, [r7, #4]
 800a54e:	f7ff feff 	bl	800a350 <dir_find>
 800a552:	4603      	mov	r3, r0
 800a554:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			if (res != FR_OK) break;
 800a558:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d106      	bne.n	800a56e <dir_register+0x9e>
		for (n = 1; n < 100; n++) {
 800a560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a562:	3301      	adds	r3, #1
 800a564:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a566:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a568:	2b63      	cmp	r3, #99	@ 0x63
 800a56a:	d9e4      	bls.n	800a536 <dir_register+0x66>
 800a56c:	e000      	b.n	800a570 <dir_register+0xa0>
			if (res != FR_OK) break;
 800a56e:	bf00      	nop
		}
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
 800a570:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a572:	2b64      	cmp	r3, #100	@ 0x64
 800a574:	d101      	bne.n	800a57a <dir_register+0xaa>
 800a576:	2307      	movs	r3, #7
 800a578:	e09c      	b.n	800a6b4 <dir_register+0x1e4>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
 800a57a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a57e:	2b04      	cmp	r3, #4
 800a580:	d002      	beq.n	800a588 <dir_register+0xb8>
 800a582:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a586:	e095      	b.n	800a6b4 <dir_register+0x1e4>
		dp->fn[NSFLAG] = sn[NSFLAG];
 800a588:	7dfa      	ldrb	r2, [r7, #23]
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
	}

	/* Create an SFN with/without LFNs. */
	n_ent = (sn[NSFLAG] & NS_LFN) ? (len + 12) / 13 + 1 : 1;	/* Number of entries to allocate */
 800a590:	7dfb      	ldrb	r3, [r7, #23]
 800a592:	f003 0302 	and.w	r3, r3, #2
 800a596:	2b00      	cmp	r3, #0
 800a598:	d007      	beq.n	800a5aa <dir_register+0xda>
 800a59a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a59c:	330c      	adds	r3, #12
 800a59e:	4a47      	ldr	r2, [pc, #284]	@ (800a6bc <dir_register+0x1ec>)
 800a5a0:	fba2 2303 	umull	r2, r3, r2, r3
 800a5a4:	089b      	lsrs	r3, r3, #2
 800a5a6:	3301      	adds	r3, #1
 800a5a8:	e000      	b.n	800a5ac <dir_register+0xdc>
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	623b      	str	r3, [r7, #32]
	res = dir_alloc(dp, n_ent);		/* Allocate entries */
 800a5ae:	6a39      	ldr	r1, [r7, #32]
 800a5b0:	6878      	ldr	r0, [r7, #4]
 800a5b2:	f7ff fb98 	bl	8009ce6 <dir_alloc>
 800a5b6:	4603      	mov	r3, r0
 800a5b8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res == FR_OK && --n_ent) {	/* Set LFN entry if needed */
 800a5bc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a5c0:	2b00      	cmp	r3, #0
 800a5c2:	d148      	bne.n	800a656 <dir_register+0x186>
 800a5c4:	6a3b      	ldr	r3, [r7, #32]
 800a5c6:	3b01      	subs	r3, #1
 800a5c8:	623b      	str	r3, [r7, #32]
 800a5ca:	6a3b      	ldr	r3, [r7, #32]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d042      	beq.n	800a656 <dir_register+0x186>
		res = dir_sdi(dp, dp->dptr - n_ent * SZDIRE);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	691a      	ldr	r2, [r3, #16]
 800a5d4:	6a3b      	ldr	r3, [r7, #32]
 800a5d6:	015b      	lsls	r3, r3, #5
 800a5d8:	1ad3      	subs	r3, r2, r3
 800a5da:	4619      	mov	r1, r3
 800a5dc:	6878      	ldr	r0, [r7, #4]
 800a5de:	f7ff fa71 	bl	8009ac4 <dir_sdi>
 800a5e2:	4603      	mov	r3, r0
 800a5e4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800a5e8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a5ec:	2b00      	cmp	r3, #0
 800a5ee:	d132      	bne.n	800a656 <dir_register+0x186>
			BYTE sum = sum_sfn(dp->fn);	/* Checksum value of the SFN tied to the LFN */
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	3320      	adds	r3, #32
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	f7ff fde3 	bl	800a1c0 <sum_sfn>
 800a5fa:	4603      	mov	r3, r0
 800a5fc:	76fb      	strb	r3, [r7, #27]

			do {					/* Store LFN entries in bottom first */
				res = move_window(fs, dp->sect);
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	699b      	ldr	r3, [r3, #24]
 800a602:	4619      	mov	r1, r3
 800a604:	69f8      	ldr	r0, [r7, #28]
 800a606:	f7fe fe8d 	bl	8009324 <move_window>
 800a60a:	4603      	mov	r3, r0
 800a60c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				if (res != FR_OK) break;
 800a610:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a614:	2b00      	cmp	r3, #0
 800a616:	d11d      	bne.n	800a654 <dir_register+0x184>
				put_lfn(fs->lfnbuf, dp->dir, (BYTE)n_ent, sum);
 800a618:	69fb      	ldr	r3, [r7, #28]
 800a61a:	68d8      	ldr	r0, [r3, #12]
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	69d9      	ldr	r1, [r3, #28]
 800a620:	6a3b      	ldr	r3, [r7, #32]
 800a622:	b2da      	uxtb	r2, r3
 800a624:	7efb      	ldrb	r3, [r7, #27]
 800a626:	f7ff fcbd 	bl	8009fa4 <put_lfn>
				fs->wflag = 1;
 800a62a:	69fb      	ldr	r3, [r7, #28]
 800a62c:	2201      	movs	r2, #1
 800a62e:	711a      	strb	r2, [r3, #4]
				res = dir_next(dp, 0);	/* Next entry */
 800a630:	2100      	movs	r1, #0
 800a632:	6878      	ldr	r0, [r7, #4]
 800a634:	f7ff fac1 	bl	8009bba <dir_next>
 800a638:	4603      	mov	r3, r0
 800a63a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
			} while (res == FR_OK && --n_ent);
 800a63e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a642:	2b00      	cmp	r3, #0
 800a644:	d107      	bne.n	800a656 <dir_register+0x186>
 800a646:	6a3b      	ldr	r3, [r7, #32]
 800a648:	3b01      	subs	r3, #1
 800a64a:	623b      	str	r3, [r7, #32]
 800a64c:	6a3b      	ldr	r3, [r7, #32]
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d1d5      	bne.n	800a5fe <dir_register+0x12e>
 800a652:	e000      	b.n	800a656 <dir_register+0x186>
				if (res != FR_OK) break;
 800a654:	bf00      	nop
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800a656:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a65a:	2b00      	cmp	r3, #0
 800a65c:	d128      	bne.n	800a6b0 <dir_register+0x1e0>
		res = move_window(fs, dp->sect);
 800a65e:	687b      	ldr	r3, [r7, #4]
 800a660:	699b      	ldr	r3, [r3, #24]
 800a662:	4619      	mov	r1, r3
 800a664:	69f8      	ldr	r0, [r7, #28]
 800a666:	f7fe fe5d 	bl	8009324 <move_window>
 800a66a:	4603      	mov	r3, r0
 800a66c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		if (res == FR_OK) {
 800a670:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800a674:	2b00      	cmp	r3, #0
 800a676:	d11b      	bne.n	800a6b0 <dir_register+0x1e0>
			memset(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	69db      	ldr	r3, [r3, #28]
 800a67c:	2220      	movs	r2, #32
 800a67e:	2100      	movs	r1, #0
 800a680:	4618      	mov	r0, r3
 800a682:	f014 fa2b 	bl	801eadc <memset>
			memcpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	69d8      	ldr	r0, [r3, #28]
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	3320      	adds	r3, #32
 800a68e:	220b      	movs	r2, #11
 800a690:	4619      	mov	r1, r3
 800a692:	f014 fae0 	bl	801ec56 <memcpy>
#if FF_USE_LFN
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put low-case flags */
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	f893 202b 	ldrb.w	r2, [r3, #43]	@ 0x2b
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	69db      	ldr	r3, [r3, #28]
 800a6a0:	330c      	adds	r3, #12
 800a6a2:	f002 0218 	and.w	r2, r2, #24
 800a6a6:	b2d2      	uxtb	r2, r2
 800a6a8:	701a      	strb	r2, [r3, #0]
#endif
			fs->wflag = 1;
 800a6aa:	69fb      	ldr	r3, [r7, #28]
 800a6ac:	2201      	movs	r2, #1
 800a6ae:	711a      	strb	r2, [r3, #4]
		}
	}

	return res;
 800a6b0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800a6b4:	4618      	mov	r0, r3
 800a6b6:	3730      	adds	r7, #48	@ 0x30
 800a6b8:	46bd      	mov	sp, r7
 800a6ba:	bd80      	pop	{r7, pc}
 800a6bc:	4ec4ec4f 	.word	0x4ec4ec4f

0800a6c0 <dir_remove>:
/*-----------------------------------------------------------------------*/

static FRESULT dir_remove (	/* FR_OK:Succeeded, FR_DISK_ERR:A disk error */
	DIR* dp					/* Directory object pointing the entry to be removed */
)
{
 800a6c0:	b580      	push	{r7, lr}
 800a6c2:	b086      	sub	sp, #24
 800a6c4:	af00      	add	r7, sp, #0
 800a6c6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	613b      	str	r3, [r7, #16]
#if FF_USE_LFN		/* LFN configuration */
	DWORD last = dp->dptr;
 800a6ce:	687b      	ldr	r3, [r7, #4]
 800a6d0:	691b      	ldr	r3, [r3, #16]
 800a6d2:	60fb      	str	r3, [r7, #12]

	res = (dp->blk_ofs == 0xFFFFFFFF) ? FR_OK : dir_sdi(dp, dp->blk_ofs);	/* Goto top of the entry block if LFN is exist */
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6dc:	d007      	beq.n	800a6ee <dir_remove+0x2e>
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a6e2:	4619      	mov	r1, r3
 800a6e4:	6878      	ldr	r0, [r7, #4]
 800a6e6:	f7ff f9ed 	bl	8009ac4 <dir_sdi>
 800a6ea:	4603      	mov	r3, r0
 800a6ec:	e000      	b.n	800a6f0 <dir_remove+0x30>
 800a6ee:	2300      	movs	r3, #0
 800a6f0:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800a6f2:	7dfb      	ldrb	r3, [r7, #23]
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d128      	bne.n	800a74a <dir_remove+0x8a>
		do {
			res = move_window(fs, dp->sect);
 800a6f8:	687b      	ldr	r3, [r7, #4]
 800a6fa:	699b      	ldr	r3, [r3, #24]
 800a6fc:	4619      	mov	r1, r3
 800a6fe:	6938      	ldr	r0, [r7, #16]
 800a700:	f7fe fe10 	bl	8009324 <move_window>
 800a704:	4603      	mov	r3, r0
 800a706:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800a708:	7dfb      	ldrb	r3, [r7, #23]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d115      	bne.n	800a73a <dir_remove+0x7a>
			if (FF_FS_EXFAT && fs->fs_type == FS_EXFAT) {	/* On the exFAT volume */
				dp->dir[XDIR_Type] &= 0x7F;	/* Clear the entry InUse flag. */
			} else {										/* On the FAT/FAT32 volume */
				dp->dir[DIR_Name] = DDEM;	/* Mark the entry 'deleted'. */
 800a70e:	687b      	ldr	r3, [r7, #4]
 800a710:	69db      	ldr	r3, [r3, #28]
 800a712:	22e5      	movs	r2, #229	@ 0xe5
 800a714:	701a      	strb	r2, [r3, #0]
			}
			fs->wflag = 1;
 800a716:	693b      	ldr	r3, [r7, #16]
 800a718:	2201      	movs	r2, #1
 800a71a:	711a      	strb	r2, [r3, #4]
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	691b      	ldr	r3, [r3, #16]
 800a720:	68fa      	ldr	r2, [r7, #12]
 800a722:	429a      	cmp	r2, r3
 800a724:	d90b      	bls.n	800a73e <dir_remove+0x7e>
			res = dir_next(dp, 0);	/* Next entry */
 800a726:	2100      	movs	r1, #0
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	f7ff fa46 	bl	8009bba <dir_next>
 800a72e:	4603      	mov	r3, r0
 800a730:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);
 800a732:	7dfb      	ldrb	r3, [r7, #23]
 800a734:	2b00      	cmp	r3, #0
 800a736:	d0df      	beq.n	800a6f8 <dir_remove+0x38>
 800a738:	e002      	b.n	800a740 <dir_remove+0x80>
			if (res != FR_OK) break;
 800a73a:	bf00      	nop
 800a73c:	e000      	b.n	800a740 <dir_remove+0x80>
			if (dp->dptr >= last) break;	/* If reached last entry then all entries of the object has been deleted. */
 800a73e:	bf00      	nop
		if (res == FR_NO_FILE) res = FR_INT_ERR;
 800a740:	7dfb      	ldrb	r3, [r7, #23]
 800a742:	2b04      	cmp	r3, #4
 800a744:	d101      	bne.n	800a74a <dir_remove+0x8a>
 800a746:	2302      	movs	r3, #2
 800a748:	75fb      	strb	r3, [r7, #23]
		dp->dir[DIR_Name] = DDEM;	/* Mark the entry 'deleted'.*/
		fs->wflag = 1;
	}
#endif

	return res;
 800a74a:	7dfb      	ldrb	r3, [r7, #23]
}
 800a74c:	4618      	mov	r0, r3
 800a74e:	3718      	adds	r7, #24
 800a750:	46bd      	mov	sp, r7
 800a752:	bd80      	pop	{r7, pc}

0800a754 <get_fileinfo>:

static void get_fileinfo (
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno		/* Pointer to the file information to be filled */
)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b088      	sub	sp, #32
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
 800a75c:	6039      	str	r1, [r7, #0]
	UINT si, di;
#if FF_USE_LFN
	WCHAR wc, hs;
	FATFS *fs = dp->obj.fs;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	60fb      	str	r3, [r7, #12]
#else
	TCHAR c;
#endif


	fno->fname[0] = 0;
 800a764:	683b      	ldr	r3, [r7, #0]
 800a766:	2200      	movs	r2, #0
 800a768:	759a      	strb	r2, [r3, #22]
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	699b      	ldr	r3, [r3, #24]
 800a76e:	2b00      	cmp	r3, #0
 800a770:	f000 8107 	beq.w	800a982 <get_fileinfo+0x22e>
#endif
		return;
	} else
#endif
	{	/* FAT/FAT32 volume */
		if (dp->blk_ofs != 0xFFFFFFFF) {	/* Get LFN if available */
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a77c:	d04d      	beq.n	800a81a <get_fileinfo+0xc6>
			si = di = 0;
 800a77e:	2300      	movs	r3, #0
 800a780:	61bb      	str	r3, [r7, #24]
 800a782:	69bb      	ldr	r3, [r7, #24]
 800a784:	61fb      	str	r3, [r7, #28]
			hs = 0;
 800a786:	2300      	movs	r3, #0
 800a788:	82bb      	strh	r3, [r7, #20]
			while (fs->lfnbuf[si] != 0) {
 800a78a:	e033      	b.n	800a7f4 <get_fileinfo+0xa0>
				wc = fs->lfnbuf[si++];		/* Get an LFN character (UTF-16) */
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	68da      	ldr	r2, [r3, #12]
 800a790:	69fb      	ldr	r3, [r7, #28]
 800a792:	1c59      	adds	r1, r3, #1
 800a794:	61f9      	str	r1, [r7, #28]
 800a796:	005b      	lsls	r3, r3, #1
 800a798:	4413      	add	r3, r2
 800a79a:	881b      	ldrh	r3, [r3, #0]
 800a79c:	82fb      	strh	r3, [r7, #22]
				if (hs == 0 && IsSurrogate(wc)) {	/* Is it a surrogate? */
 800a79e:	8abb      	ldrh	r3, [r7, #20]
 800a7a0:	2b00      	cmp	r3, #0
 800a7a2:	d10a      	bne.n	800a7ba <get_fileinfo+0x66>
 800a7a4:	8afb      	ldrh	r3, [r7, #22]
 800a7a6:	f5b3 4f58 	cmp.w	r3, #55296	@ 0xd800
 800a7aa:	d306      	bcc.n	800a7ba <get_fileinfo+0x66>
 800a7ac:	8afb      	ldrh	r3, [r7, #22]
 800a7ae:	f5b3 4f60 	cmp.w	r3, #57344	@ 0xe000
 800a7b2:	d202      	bcs.n	800a7ba <get_fileinfo+0x66>
					hs = wc; continue;		/* Get low surrogate */
 800a7b4:	8afb      	ldrh	r3, [r7, #22]
 800a7b6:	82bb      	strh	r3, [r7, #20]
 800a7b8:	e01c      	b.n	800a7f4 <get_fileinfo+0xa0>
				}
				nw = put_utf((DWORD)hs << 16 | wc, &fno->fname[di], FF_LFN_BUF - di);	/* Store it in API encoding */
 800a7ba:	8abb      	ldrh	r3, [r7, #20]
 800a7bc:	041a      	lsls	r2, r3, #16
 800a7be:	8afb      	ldrh	r3, [r7, #22]
 800a7c0:	ea42 0003 	orr.w	r0, r2, r3
 800a7c4:	69bb      	ldr	r3, [r7, #24]
 800a7c6:	3310      	adds	r3, #16
 800a7c8:	683a      	ldr	r2, [r7, #0]
 800a7ca:	4413      	add	r3, r2
 800a7cc:	1d99      	adds	r1, r3, #6
 800a7ce:	69bb      	ldr	r3, [r7, #24]
 800a7d0:	f1c3 03ff 	rsb	r3, r3, #255	@ 0xff
 800a7d4:	461a      	mov	r2, r3
 800a7d6:	f7fe fd31 	bl	800923c <put_utf>
 800a7da:	60b8      	str	r0, [r7, #8]
				if (nw == 0) {				/* Buffer overflow or wrong char? */
 800a7dc:	68bb      	ldr	r3, [r7, #8]
 800a7de:	2b00      	cmp	r3, #0
 800a7e0:	d102      	bne.n	800a7e8 <get_fileinfo+0x94>
					di = 0; break;
 800a7e2:	2300      	movs	r3, #0
 800a7e4:	61bb      	str	r3, [r7, #24]
 800a7e6:	e00d      	b.n	800a804 <get_fileinfo+0xb0>
				}
				di += nw;
 800a7e8:	69ba      	ldr	r2, [r7, #24]
 800a7ea:	68bb      	ldr	r3, [r7, #8]
 800a7ec:	4413      	add	r3, r2
 800a7ee:	61bb      	str	r3, [r7, #24]
				hs = 0;
 800a7f0:	2300      	movs	r3, #0
 800a7f2:	82bb      	strh	r3, [r7, #20]
			while (fs->lfnbuf[si] != 0) {
 800a7f4:	68fb      	ldr	r3, [r7, #12]
 800a7f6:	68da      	ldr	r2, [r3, #12]
 800a7f8:	69fb      	ldr	r3, [r7, #28]
 800a7fa:	005b      	lsls	r3, r3, #1
 800a7fc:	4413      	add	r3, r2
 800a7fe:	881b      	ldrh	r3, [r3, #0]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d1c3      	bne.n	800a78c <get_fileinfo+0x38>
			}
			if (hs != 0) di = 0;	/* Broken surrogate pair? */
 800a804:	8abb      	ldrh	r3, [r7, #20]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d001      	beq.n	800a80e <get_fileinfo+0xba>
 800a80a:	2300      	movs	r3, #0
 800a80c:	61bb      	str	r3, [r7, #24]
			fno->fname[di] = 0;		/* Terminate the LFN (null string means LFN is invalid) */
 800a80e:	683a      	ldr	r2, [r7, #0]
 800a810:	69bb      	ldr	r3, [r7, #24]
 800a812:	4413      	add	r3, r2
 800a814:	3316      	adds	r3, #22
 800a816:	2200      	movs	r2, #0
 800a818:	701a      	strb	r2, [r3, #0]
		}
	}

	si = di = 0;
 800a81a:	2300      	movs	r3, #0
 800a81c:	61bb      	str	r3, [r7, #24]
 800a81e:	69bb      	ldr	r3, [r7, #24]
 800a820:	61fb      	str	r3, [r7, #28]
	while (si < 11) {		/* Get SFN from SFN entry */
 800a822:	e027      	b.n	800a874 <get_fileinfo+0x120>
		wc = dp->dir[si++];			/* Get a char */
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	69da      	ldr	r2, [r3, #28]
 800a828:	69fb      	ldr	r3, [r7, #28]
 800a82a:	1c59      	adds	r1, r3, #1
 800a82c:	61f9      	str	r1, [r7, #28]
 800a82e:	4413      	add	r3, r2
 800a830:	781b      	ldrb	r3, [r3, #0]
 800a832:	82fb      	strh	r3, [r7, #22]
		if (wc == ' ') continue;	/* Skip padding spaces */
 800a834:	8afb      	ldrh	r3, [r7, #22]
 800a836:	2b20      	cmp	r3, #32
 800a838:	d01b      	beq.n	800a872 <get_fileinfo+0x11e>
		if (wc == RDDEM) wc = DDEM;	/* Restore replaced DDEM character */
 800a83a:	8afb      	ldrh	r3, [r7, #22]
 800a83c:	2b05      	cmp	r3, #5
 800a83e:	d101      	bne.n	800a844 <get_fileinfo+0xf0>
 800a840:	23e5      	movs	r3, #229	@ 0xe5
 800a842:	82fb      	strh	r3, [r7, #22]
		if (si == 9 && di < FF_SFN_BUF) fno->altname[di++] = '.';	/* Insert a . if extension is exist */
 800a844:	69fb      	ldr	r3, [r7, #28]
 800a846:	2b09      	cmp	r3, #9
 800a848:	d109      	bne.n	800a85e <get_fileinfo+0x10a>
 800a84a:	69bb      	ldr	r3, [r7, #24]
 800a84c:	2b0b      	cmp	r3, #11
 800a84e:	d806      	bhi.n	800a85e <get_fileinfo+0x10a>
 800a850:	69bb      	ldr	r3, [r7, #24]
 800a852:	1c5a      	adds	r2, r3, #1
 800a854:	61ba      	str	r2, [r7, #24]
 800a856:	683a      	ldr	r2, [r7, #0]
 800a858:	4413      	add	r3, r2
 800a85a:	222e      	movs	r2, #46	@ 0x2e
 800a85c:	725a      	strb	r2, [r3, #9]
		if (nw == 0) {				/* Buffer overflow? */
			di = 0; break;
		}
		di += nw;
#else					/* ANSI/OEM output */
		fno->altname[di++] = (TCHAR)wc;	/* Store it without any conversion */
 800a85e:	69bb      	ldr	r3, [r7, #24]
 800a860:	1c5a      	adds	r2, r3, #1
 800a862:	61ba      	str	r2, [r7, #24]
 800a864:	8afa      	ldrh	r2, [r7, #22]
 800a866:	b2d1      	uxtb	r1, r2
 800a868:	683a      	ldr	r2, [r7, #0]
 800a86a:	4413      	add	r3, r2
 800a86c:	460a      	mov	r2, r1
 800a86e:	725a      	strb	r2, [r3, #9]
 800a870:	e000      	b.n	800a874 <get_fileinfo+0x120>
		if (wc == ' ') continue;	/* Skip padding spaces */
 800a872:	bf00      	nop
	while (si < 11) {		/* Get SFN from SFN entry */
 800a874:	69fb      	ldr	r3, [r7, #28]
 800a876:	2b0a      	cmp	r3, #10
 800a878:	d9d4      	bls.n	800a824 <get_fileinfo+0xd0>
#endif
	}
	fno->altname[di] = 0;	/* Terminate the SFN  (null string means SFN is invalid) */
 800a87a:	683a      	ldr	r2, [r7, #0]
 800a87c:	69bb      	ldr	r3, [r7, #24]
 800a87e:	4413      	add	r3, r2
 800a880:	3309      	adds	r3, #9
 800a882:	2200      	movs	r2, #0
 800a884:	701a      	strb	r2, [r3, #0]

	if (!fno->fname[0]) {	/* If LFN is invalid, altname[] needs to be copied to fname[] */
 800a886:	683b      	ldr	r3, [r7, #0]
 800a888:	7d9b      	ldrb	r3, [r3, #22]
 800a88a:	2b00      	cmp	r3, #0
 800a88c:	d152      	bne.n	800a934 <get_fileinfo+0x1e0>
		if (di == 0) {		/* If LFN and SFN both are invalid, */
 800a88e:	69bb      	ldr	r3, [r7, #24]
 800a890:	2b00      	cmp	r3, #0
 800a892:	d107      	bne.n	800a8a4 <get_fileinfo+0x150>
			fno->fname[di++] = '\?';	/* This object is inaccessible due to wrong buffer or locale settings */
 800a894:	69bb      	ldr	r3, [r7, #24]
 800a896:	1c5a      	adds	r2, r3, #1
 800a898:	61ba      	str	r2, [r7, #24]
 800a89a:	683a      	ldr	r2, [r7, #0]
 800a89c:	4413      	add	r3, r2
 800a89e:	223f      	movs	r2, #63	@ 0x3f
 800a8a0:	759a      	strb	r2, [r3, #22]
 800a8a2:	e038      	b.n	800a916 <get_fileinfo+0x1c2>
		} else {
			BYTE lcflg = NS_BODY;
 800a8a4:	2308      	movs	r3, #8
 800a8a6:	74fb      	strb	r3, [r7, #19]

			for (si = di = 0; fno->altname[si]; si++, di++) {	/* Copy altname[] to fname[] with case information */
 800a8a8:	2300      	movs	r3, #0
 800a8aa:	61bb      	str	r3, [r7, #24]
 800a8ac:	69bb      	ldr	r3, [r7, #24]
 800a8ae:	61fb      	str	r3, [r7, #28]
 800a8b0:	e02a      	b.n	800a908 <get_fileinfo+0x1b4>
				wc = (WCHAR)fno->altname[si];
 800a8b2:	683a      	ldr	r2, [r7, #0]
 800a8b4:	69fb      	ldr	r3, [r7, #28]
 800a8b6:	4413      	add	r3, r2
 800a8b8:	3309      	adds	r3, #9
 800a8ba:	781b      	ldrb	r3, [r3, #0]
 800a8bc:	82fb      	strh	r3, [r7, #22]
				if (wc == '.') lcflg = NS_EXT;
 800a8be:	8afb      	ldrh	r3, [r7, #22]
 800a8c0:	2b2e      	cmp	r3, #46	@ 0x2e
 800a8c2:	d101      	bne.n	800a8c8 <get_fileinfo+0x174>
 800a8c4:	2310      	movs	r3, #16
 800a8c6:	74fb      	strb	r3, [r7, #19]
				if (IsUpper(wc) && (dp->dir[DIR_NTres] & lcflg)) wc += 0x20;
 800a8c8:	8afb      	ldrh	r3, [r7, #22]
 800a8ca:	2b40      	cmp	r3, #64	@ 0x40
 800a8cc:	d90e      	bls.n	800a8ec <get_fileinfo+0x198>
 800a8ce:	8afb      	ldrh	r3, [r7, #22]
 800a8d0:	2b5a      	cmp	r3, #90	@ 0x5a
 800a8d2:	d80b      	bhi.n	800a8ec <get_fileinfo+0x198>
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	69db      	ldr	r3, [r3, #28]
 800a8d8:	330c      	adds	r3, #12
 800a8da:	781a      	ldrb	r2, [r3, #0]
 800a8dc:	7cfb      	ldrb	r3, [r7, #19]
 800a8de:	4013      	ands	r3, r2
 800a8e0:	b2db      	uxtb	r3, r3
 800a8e2:	2b00      	cmp	r3, #0
 800a8e4:	d002      	beq.n	800a8ec <get_fileinfo+0x198>
 800a8e6:	8afb      	ldrh	r3, [r7, #22]
 800a8e8:	3320      	adds	r3, #32
 800a8ea:	82fb      	strh	r3, [r7, #22]
				fno->fname[di] = (TCHAR)wc;
 800a8ec:	8afb      	ldrh	r3, [r7, #22]
 800a8ee:	b2d9      	uxtb	r1, r3
 800a8f0:	683a      	ldr	r2, [r7, #0]
 800a8f2:	69bb      	ldr	r3, [r7, #24]
 800a8f4:	4413      	add	r3, r2
 800a8f6:	3316      	adds	r3, #22
 800a8f8:	460a      	mov	r2, r1
 800a8fa:	701a      	strb	r2, [r3, #0]
			for (si = di = 0; fno->altname[si]; si++, di++) {	/* Copy altname[] to fname[] with case information */
 800a8fc:	69fb      	ldr	r3, [r7, #28]
 800a8fe:	3301      	adds	r3, #1
 800a900:	61fb      	str	r3, [r7, #28]
 800a902:	69bb      	ldr	r3, [r7, #24]
 800a904:	3301      	adds	r3, #1
 800a906:	61bb      	str	r3, [r7, #24]
 800a908:	683a      	ldr	r2, [r7, #0]
 800a90a:	69fb      	ldr	r3, [r7, #28]
 800a90c:	4413      	add	r3, r2
 800a90e:	3309      	adds	r3, #9
 800a910:	781b      	ldrb	r3, [r3, #0]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d1cd      	bne.n	800a8b2 <get_fileinfo+0x15e>
			}
		}
		fno->fname[di] = 0;	/* Terminate the LFN */
 800a916:	683a      	ldr	r2, [r7, #0]
 800a918:	69bb      	ldr	r3, [r7, #24]
 800a91a:	4413      	add	r3, r2
 800a91c:	3316      	adds	r3, #22
 800a91e:	2200      	movs	r2, #0
 800a920:	701a      	strb	r2, [r3, #0]
		if (!dp->dir[DIR_NTres]) fno->altname[0] = 0;	/* Altname is not needed if neither LFN nor case info is exist. */
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	69db      	ldr	r3, [r3, #28]
 800a926:	330c      	adds	r3, #12
 800a928:	781b      	ldrb	r3, [r3, #0]
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d102      	bne.n	800a934 <get_fileinfo+0x1e0>
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	2200      	movs	r2, #0
 800a932:	725a      	strb	r2, [r3, #9]
		fno->fname[di++] = c;
	}
	fno->fname[di] = 0;		/* Terminate the SFN */
#endif

	fno->fattrib = dp->dir[DIR_Attr] & AM_MASK;		/* Attribute */
 800a934:	687b      	ldr	r3, [r7, #4]
 800a936:	69db      	ldr	r3, [r3, #28]
 800a938:	330b      	adds	r3, #11
 800a93a:	781b      	ldrb	r3, [r3, #0]
 800a93c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800a940:	b2da      	uxtb	r2, r3
 800a942:	683b      	ldr	r3, [r7, #0]
 800a944:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_32(dp->dir + DIR_FileSize);		/* Size */
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	69db      	ldr	r3, [r3, #28]
 800a94a:	331c      	adds	r3, #28
 800a94c:	4618      	mov	r0, r3
 800a94e:	f7fe fb7c 	bl	800904a <ld_32>
 800a952:	4602      	mov	r2, r0
 800a954:	683b      	ldr	r3, [r7, #0]
 800a956:	601a      	str	r2, [r3, #0]
	fno->ftime = ld_16(dp->dir + DIR_ModTime + 0);	/* Last modified time */
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	69db      	ldr	r3, [r3, #28]
 800a95c:	3316      	adds	r3, #22
 800a95e:	4618      	mov	r0, r3
 800a960:	f7fe fb5a 	bl	8009018 <ld_16>
 800a964:	4603      	mov	r3, r0
 800a966:	461a      	mov	r2, r3
 800a968:	683b      	ldr	r3, [r7, #0]
 800a96a:	80da      	strh	r2, [r3, #6]
	fno->fdate = ld_16(dp->dir + DIR_ModTime + 2);	/* Last Modified date */
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	69db      	ldr	r3, [r3, #28]
 800a970:	3318      	adds	r3, #24
 800a972:	4618      	mov	r0, r3
 800a974:	f7fe fb50 	bl	8009018 <ld_16>
 800a978:	4603      	mov	r3, r0
 800a97a:	461a      	mov	r2, r3
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	809a      	strh	r2, [r3, #4]
 800a980:	e000      	b.n	800a984 <get_fileinfo+0x230>
	if (dp->sect == 0) return;	/* Exit if read pointer has reached end of directory */
 800a982:	bf00      	nop
#if FF_FS_CRTIME
	fno->crtime = ld_16(dp->dir + DIR_CrtTime + 0);	/* Created time */
	fno->crdate = ld_16(dp->dir + DIR_CrtTime + 2);	/* Created date */
#endif
}
 800a984:	3720      	adds	r7, #32
 800a986:	46bd      	mov	sp, r7
 800a988:	bd80      	pop	{r7, pc}
	...

0800a98c <create_name>:

static FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,					/* Pointer to the directory object */
	const TCHAR** path			/* Pointer to pointer to the segment in the path string */
)
{
 800a98c:	b580      	push	{r7, lr}
 800a98e:	b08a      	sub	sp, #40	@ 0x28
 800a990:	af00      	add	r7, sp, #0
 800a992:	6078      	str	r0, [r7, #4]
 800a994:	6039      	str	r1, [r7, #0]
	DWORD uc;
	UINT i, ni, si, di;


	/* Create an LFN into LFN working buffer */
	p = *path; lfn = dp->obj.fs->lfnbuf; di = 0;
 800a996:	683b      	ldr	r3, [r7, #0]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	60bb      	str	r3, [r7, #8]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	68db      	ldr	r3, [r3, #12]
 800a9a2:	613b      	str	r3, [r7, #16]
 800a9a4:	2300      	movs	r3, #0
 800a9a6:	617b      	str	r3, [r7, #20]
	for (;;) {
		uc = tchar2uni(&p);			/* Get a character */
 800a9a8:	f107 0308 	add.w	r3, r7, #8
 800a9ac:	4618      	mov	r0, r3
 800a9ae:	f7fe fc00 	bl	80091b2 <tchar2uni>
 800a9b2:	60f8      	str	r0, [r7, #12]
		if (uc == 0xFFFFFFFF) return FR_INVALID_NAME;		/* Invalid code or UTF decode error */
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9ba:	d101      	bne.n	800a9c0 <create_name+0x34>
 800a9bc:	2306      	movs	r3, #6
 800a9be:	e200      	b.n	800adc2 <create_name+0x436>
		if (uc >= 0x10000) lfn[di++] = (WCHAR)(uc >> 16);	/* Store high surrogate if needed */
 800a9c0:	68fb      	ldr	r3, [r7, #12]
 800a9c2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a9c6:	d309      	bcc.n	800a9dc <create_name+0x50>
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	0c19      	lsrs	r1, r3, #16
 800a9cc:	697b      	ldr	r3, [r7, #20]
 800a9ce:	1c5a      	adds	r2, r3, #1
 800a9d0:	617a      	str	r2, [r7, #20]
 800a9d2:	005b      	lsls	r3, r3, #1
 800a9d4:	693a      	ldr	r2, [r7, #16]
 800a9d6:	4413      	add	r3, r2
 800a9d8:	b28a      	uxth	r2, r1
 800a9da:	801a      	strh	r2, [r3, #0]
		wc = (WCHAR)uc;
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc < ' ' || IsSeparator(wc)) break;	/* Break if end of the path or a separator is found */
 800a9e0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a9e2:	2b1f      	cmp	r3, #31
 800a9e4:	d920      	bls.n	800aa28 <create_name+0x9c>
 800a9e6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a9e8:	2b2f      	cmp	r3, #47	@ 0x2f
 800a9ea:	d01d      	beq.n	800aa28 <create_name+0x9c>
 800a9ec:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a9ee:	2b5c      	cmp	r3, #92	@ 0x5c
 800a9f0:	d01a      	beq.n	800aa28 <create_name+0x9c>
		if (wc < 0x80 && strchr("*:<>|\"\?\x7F", (int)wc)) return FR_INVALID_NAME;	/* Reject illegal characters for LFN */
 800a9f2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a9f4:	2b7f      	cmp	r3, #127	@ 0x7f
 800a9f6:	d809      	bhi.n	800aa0c <create_name+0x80>
 800a9f8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a9fa:	4619      	mov	r1, r3
 800a9fc:	4893      	ldr	r0, [pc, #588]	@ (800ac4c <create_name+0x2c0>)
 800a9fe:	f014 f875 	bl	801eaec <strchr>
 800aa02:	4603      	mov	r3, r0
 800aa04:	2b00      	cmp	r3, #0
 800aa06:	d001      	beq.n	800aa0c <create_name+0x80>
 800aa08:	2306      	movs	r3, #6
 800aa0a:	e1da      	b.n	800adc2 <create_name+0x436>
		if (di >= FF_MAX_LFN) return FR_INVALID_NAME;	/* Reject too long name */
 800aa0c:	697b      	ldr	r3, [r7, #20]
 800aa0e:	2bfe      	cmp	r3, #254	@ 0xfe
 800aa10:	d901      	bls.n	800aa16 <create_name+0x8a>
 800aa12:	2306      	movs	r3, #6
 800aa14:	e1d5      	b.n	800adc2 <create_name+0x436>
		lfn[di++] = wc;				/* Store the Unicode character */
 800aa16:	697b      	ldr	r3, [r7, #20]
 800aa18:	1c5a      	adds	r2, r3, #1
 800aa1a:	617a      	str	r2, [r7, #20]
 800aa1c:	005b      	lsls	r3, r3, #1
 800aa1e:	693a      	ldr	r2, [r7, #16]
 800aa20:	4413      	add	r3, r2
 800aa22:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800aa24:	801a      	strh	r2, [r3, #0]
		uc = tchar2uni(&p);			/* Get a character */
 800aa26:	e7bf      	b.n	800a9a8 <create_name+0x1c>
	}
	if (wc < ' ') {				/* Stopped at end of the path? */
 800aa28:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800aa2a:	2b1f      	cmp	r3, #31
 800aa2c:	d806      	bhi.n	800aa3c <create_name+0xb0>
		cf = NS_LAST;			/* Last segment */
 800aa2e:	2304      	movs	r3, #4
 800aa30:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800aa34:	e014      	b.n	800aa60 <create_name+0xd4>
	} else {					/* Stopped at a separator */
		while (IsSeparator(*p)) p++;	/* Skip duplicated separators if exist */
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	3301      	adds	r3, #1
 800aa3a:	60bb      	str	r3, [r7, #8]
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	781b      	ldrb	r3, [r3, #0]
 800aa40:	2b2f      	cmp	r3, #47	@ 0x2f
 800aa42:	d0f8      	beq.n	800aa36 <create_name+0xaa>
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	781b      	ldrb	r3, [r3, #0]
 800aa48:	2b5c      	cmp	r3, #92	@ 0x5c
 800aa4a:	d0f4      	beq.n	800aa36 <create_name+0xaa>
		cf = 0;					/* Next segment may follow */
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (IsTerminator(*p)) cf = NS_LAST;	/* Ignore terminating separator */
 800aa52:	68bb      	ldr	r3, [r7, #8]
 800aa54:	781b      	ldrb	r3, [r3, #0]
 800aa56:	2b1f      	cmp	r3, #31
 800aa58:	d802      	bhi.n	800aa60 <create_name+0xd4>
 800aa5a:	2304      	movs	r3, #4
 800aa5c:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}
	*path = p;					/* Return pointer to the next segment */
 800aa60:	68ba      	ldr	r2, [r7, #8]
 800aa62:	683b      	ldr	r3, [r7, #0]
 800aa64:	601a      	str	r2, [r3, #0]

#if FF_FS_RPATH
	if ((di == 1 && lfn[di - 1] == '.') ||
 800aa66:	697b      	ldr	r3, [r7, #20]
 800aa68:	2b01      	cmp	r3, #1
 800aa6a:	d109      	bne.n	800aa80 <create_name+0xf4>
 800aa6c:	697a      	ldr	r2, [r7, #20]
 800aa6e:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800aa72:	4413      	add	r3, r2
 800aa74:	005b      	lsls	r3, r3, #1
 800aa76:	693a      	ldr	r2, [r7, #16]
 800aa78:	4413      	add	r3, r2
 800aa7a:	881b      	ldrh	r3, [r3, #0]
 800aa7c:	2b2e      	cmp	r3, #46	@ 0x2e
 800aa7e:	d015      	beq.n	800aaac <create_name+0x120>
 800aa80:	697b      	ldr	r3, [r7, #20]
 800aa82:	2b02      	cmp	r3, #2
 800aa84:	d14d      	bne.n	800ab22 <create_name+0x196>
		(di == 2 && lfn[di - 1] == '.' && lfn[di - 2] == '.')) {	/* Is this segment a dot name? */
 800aa86:	697a      	ldr	r2, [r7, #20]
 800aa88:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800aa8c:	4413      	add	r3, r2
 800aa8e:	005b      	lsls	r3, r3, #1
 800aa90:	693a      	ldr	r2, [r7, #16]
 800aa92:	4413      	add	r3, r2
 800aa94:	881b      	ldrh	r3, [r3, #0]
 800aa96:	2b2e      	cmp	r3, #46	@ 0x2e
 800aa98:	d143      	bne.n	800ab22 <create_name+0x196>
 800aa9a:	697a      	ldr	r2, [r7, #20]
 800aa9c:	4b6c      	ldr	r3, [pc, #432]	@ (800ac50 <create_name+0x2c4>)
 800aa9e:	4413      	add	r3, r2
 800aaa0:	005b      	lsls	r3, r3, #1
 800aaa2:	693a      	ldr	r2, [r7, #16]
 800aaa4:	4413      	add	r3, r2
 800aaa6:	881b      	ldrh	r3, [r3, #0]
 800aaa8:	2b2e      	cmp	r3, #46	@ 0x2e
 800aaaa:	d13a      	bne.n	800ab22 <create_name+0x196>
		lfn[di] = 0;
 800aaac:	697b      	ldr	r3, [r7, #20]
 800aaae:	005b      	lsls	r3, r3, #1
 800aab0:	693a      	ldr	r2, [r7, #16]
 800aab2:	4413      	add	r3, r2
 800aab4:	2200      	movs	r2, #0
 800aab6:	801a      	strh	r2, [r3, #0]
		for (i = 0; i < 11; i++) {	/* Create dot name for SFN entry */
 800aab8:	2300      	movs	r3, #0
 800aaba:	623b      	str	r3, [r7, #32]
 800aabc:	e00f      	b.n	800aade <create_name+0x152>
			dp->fn[i] = (i < di) ? '.' : ' ';
 800aabe:	6a3a      	ldr	r2, [r7, #32]
 800aac0:	697b      	ldr	r3, [r7, #20]
 800aac2:	429a      	cmp	r2, r3
 800aac4:	d201      	bcs.n	800aaca <create_name+0x13e>
 800aac6:	212e      	movs	r1, #46	@ 0x2e
 800aac8:	e000      	b.n	800aacc <create_name+0x140>
 800aaca:	2120      	movs	r1, #32
 800aacc:	687a      	ldr	r2, [r7, #4]
 800aace:	6a3b      	ldr	r3, [r7, #32]
 800aad0:	4413      	add	r3, r2
 800aad2:	3320      	adds	r3, #32
 800aad4:	460a      	mov	r2, r1
 800aad6:	701a      	strb	r2, [r3, #0]
		for (i = 0; i < 11; i++) {	/* Create dot name for SFN entry */
 800aad8:	6a3b      	ldr	r3, [r7, #32]
 800aada:	3301      	adds	r3, #1
 800aadc:	623b      	str	r3, [r7, #32]
 800aade:	6a3b      	ldr	r3, [r7, #32]
 800aae0:	2b0a      	cmp	r3, #10
 800aae2:	d9ec      	bls.n	800aabe <create_name+0x132>
		}
		dp->fn[i] = cf | NS_DOT;	/* This is a dot entry */
 800aae4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800aae8:	f043 0320 	orr.w	r3, r3, #32
 800aaec:	b2d9      	uxtb	r1, r3
 800aaee:	687a      	ldr	r2, [r7, #4]
 800aaf0:	6a3b      	ldr	r3, [r7, #32]
 800aaf2:	4413      	add	r3, r2
 800aaf4:	3320      	adds	r3, #32
 800aaf6:	460a      	mov	r2, r1
 800aaf8:	701a      	strb	r2, [r3, #0]
		return FR_OK;
 800aafa:	2300      	movs	r3, #0
 800aafc:	e161      	b.n	800adc2 <create_name+0x436>
	}
#endif
	while (di) {					/* Snip off trailing spaces and dots if exist */
		wc = lfn[di - 1];
 800aafe:	697a      	ldr	r2, [r7, #20]
 800ab00:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800ab04:	4413      	add	r3, r2
 800ab06:	005b      	lsls	r3, r3, #1
 800ab08:	693a      	ldr	r2, [r7, #16]
 800ab0a:	4413      	add	r3, r2
 800ab0c:	881b      	ldrh	r3, [r3, #0]
 800ab0e:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc != ' ' && wc != '.') break;
 800ab10:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ab12:	2b20      	cmp	r3, #32
 800ab14:	d002      	beq.n	800ab1c <create_name+0x190>
 800ab16:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ab18:	2b2e      	cmp	r3, #46	@ 0x2e
 800ab1a:	d106      	bne.n	800ab2a <create_name+0x19e>
		di--;
 800ab1c:	697b      	ldr	r3, [r7, #20]
 800ab1e:	3b01      	subs	r3, #1
 800ab20:	617b      	str	r3, [r7, #20]
	while (di) {					/* Snip off trailing spaces and dots if exist */
 800ab22:	697b      	ldr	r3, [r7, #20]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d1ea      	bne.n	800aafe <create_name+0x172>
 800ab28:	e000      	b.n	800ab2c <create_name+0x1a0>
		if (wc != ' ' && wc != '.') break;
 800ab2a:	bf00      	nop
	}
	lfn[di] = 0;							/* LFN is created into the working buffer */
 800ab2c:	697b      	ldr	r3, [r7, #20]
 800ab2e:	005b      	lsls	r3, r3, #1
 800ab30:	693a      	ldr	r2, [r7, #16]
 800ab32:	4413      	add	r3, r2
 800ab34:	2200      	movs	r2, #0
 800ab36:	801a      	strh	r2, [r3, #0]
	if (di == 0) return FR_INVALID_NAME;	/* Reject null name */
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d101      	bne.n	800ab42 <create_name+0x1b6>
 800ab3e:	2306      	movs	r3, #6
 800ab40:	e13f      	b.n	800adc2 <create_name+0x436>

	/* Create SFN in directory form */
	for (si = 0; lfn[si] == ' '; si++) ;	/* Remove leading spaces */
 800ab42:	2300      	movs	r3, #0
 800ab44:	61bb      	str	r3, [r7, #24]
 800ab46:	e002      	b.n	800ab4e <create_name+0x1c2>
 800ab48:	69bb      	ldr	r3, [r7, #24]
 800ab4a:	3301      	adds	r3, #1
 800ab4c:	61bb      	str	r3, [r7, #24]
 800ab4e:	69bb      	ldr	r3, [r7, #24]
 800ab50:	005b      	lsls	r3, r3, #1
 800ab52:	693a      	ldr	r2, [r7, #16]
 800ab54:	4413      	add	r3, r2
 800ab56:	881b      	ldrh	r3, [r3, #0]
 800ab58:	2b20      	cmp	r3, #32
 800ab5a:	d0f5      	beq.n	800ab48 <create_name+0x1bc>
	if (si > 0 || lfn[si] == '.') cf |= NS_LOSS | NS_LFN;	/* Is there any leading space or dot? */
 800ab5c:	69bb      	ldr	r3, [r7, #24]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d106      	bne.n	800ab70 <create_name+0x1e4>
 800ab62:	69bb      	ldr	r3, [r7, #24]
 800ab64:	005b      	lsls	r3, r3, #1
 800ab66:	693a      	ldr	r2, [r7, #16]
 800ab68:	4413      	add	r3, r2
 800ab6a:	881b      	ldrh	r3, [r3, #0]
 800ab6c:	2b2e      	cmp	r3, #46	@ 0x2e
 800ab6e:	d109      	bne.n	800ab84 <create_name+0x1f8>
 800ab70:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ab74:	f043 0303 	orr.w	r3, r3, #3
 800ab78:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	while (di > 0 && lfn[di - 1] != '.') di--;	/* Find last dot (di<=si: no extension) */
 800ab7c:	e002      	b.n	800ab84 <create_name+0x1f8>
 800ab7e:	697b      	ldr	r3, [r7, #20]
 800ab80:	3b01      	subs	r3, #1
 800ab82:	617b      	str	r3, [r7, #20]
 800ab84:	697b      	ldr	r3, [r7, #20]
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d009      	beq.n	800ab9e <create_name+0x212>
 800ab8a:	697a      	ldr	r2, [r7, #20]
 800ab8c:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800ab90:	4413      	add	r3, r2
 800ab92:	005b      	lsls	r3, r3, #1
 800ab94:	693a      	ldr	r2, [r7, #16]
 800ab96:	4413      	add	r3, r2
 800ab98:	881b      	ldrh	r3, [r3, #0]
 800ab9a:	2b2e      	cmp	r3, #46	@ 0x2e
 800ab9c:	d1ef      	bne.n	800ab7e <create_name+0x1f2>

	memset(dp->fn, ' ', 11);
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	3320      	adds	r3, #32
 800aba2:	220b      	movs	r2, #11
 800aba4:	2120      	movs	r1, #32
 800aba6:	4618      	mov	r0, r3
 800aba8:	f013 ff98 	bl	801eadc <memset>
	i = b = 0; ni = 8;
 800abac:	2300      	movs	r3, #0
 800abae:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800abb2:	2300      	movs	r3, #0
 800abb4:	623b      	str	r3, [r7, #32]
 800abb6:	2308      	movs	r3, #8
 800abb8:	61fb      	str	r3, [r7, #28]
	for (;;) {
		wc = lfn[si++];					/* Get an LFN character */
 800abba:	69bb      	ldr	r3, [r7, #24]
 800abbc:	1c5a      	adds	r2, r3, #1
 800abbe:	61ba      	str	r2, [r7, #24]
 800abc0:	005b      	lsls	r3, r3, #1
 800abc2:	693a      	ldr	r2, [r7, #16]
 800abc4:	4413      	add	r3, r2
 800abc6:	881b      	ldrh	r3, [r3, #0]
 800abc8:	84bb      	strh	r3, [r7, #36]	@ 0x24
		if (wc == 0) break;				/* Break on end of the LFN */
 800abca:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800abcc:	2b00      	cmp	r3, #0
 800abce:	f000 80ae 	beq.w	800ad2e <create_name+0x3a2>
		if (wc == ' ' || (wc == '.' && si != di)) {	/* Remove embedded spaces and dots */
 800abd2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800abd4:	2b20      	cmp	r3, #32
 800abd6:	d006      	beq.n	800abe6 <create_name+0x25a>
 800abd8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800abda:	2b2e      	cmp	r3, #46	@ 0x2e
 800abdc:	d10a      	bne.n	800abf4 <create_name+0x268>
 800abde:	69ba      	ldr	r2, [r7, #24]
 800abe0:	697b      	ldr	r3, [r7, #20]
 800abe2:	429a      	cmp	r2, r3
 800abe4:	d006      	beq.n	800abf4 <create_name+0x268>
			cf |= NS_LOSS | NS_LFN;
 800abe6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800abea:	f043 0303 	orr.w	r3, r3, #3
 800abee:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			continue;
 800abf2:	e09b      	b.n	800ad2c <create_name+0x3a0>
		}

		if (i >= ni || si == di) {		/* End of field? */
 800abf4:	6a3a      	ldr	r2, [r7, #32]
 800abf6:	69fb      	ldr	r3, [r7, #28]
 800abf8:	429a      	cmp	r2, r3
 800abfa:	d203      	bcs.n	800ac04 <create_name+0x278>
 800abfc:	69ba      	ldr	r2, [r7, #24]
 800abfe:	697b      	ldr	r3, [r7, #20]
 800ac00:	429a      	cmp	r2, r3
 800ac02:	d127      	bne.n	800ac54 <create_name+0x2c8>
			if (ni == 11) {				/* Name extension overflow? */
 800ac04:	69fb      	ldr	r3, [r7, #28]
 800ac06:	2b0b      	cmp	r3, #11
 800ac08:	d106      	bne.n	800ac18 <create_name+0x28c>
				cf |= NS_LOSS | NS_LFN;
 800ac0a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ac0e:	f043 0303 	orr.w	r3, r3, #3
 800ac12:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
				break;
 800ac16:	e08d      	b.n	800ad34 <create_name+0x3a8>
			}
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Name body overflow? */
 800ac18:	69ba      	ldr	r2, [r7, #24]
 800ac1a:	697b      	ldr	r3, [r7, #20]
 800ac1c:	429a      	cmp	r2, r3
 800ac1e:	d005      	beq.n	800ac2c <create_name+0x2a0>
 800ac20:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ac24:	f043 0303 	orr.w	r3, r3, #3
 800ac28:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			if (si > di) break;						/* No name extension? */
 800ac2c:	69ba      	ldr	r2, [r7, #24]
 800ac2e:	697b      	ldr	r3, [r7, #20]
 800ac30:	429a      	cmp	r2, r3
 800ac32:	d87e      	bhi.n	800ad32 <create_name+0x3a6>
			si = di; i = 8; ni = 11; b <<= 2;		/* Enter name extension */
 800ac34:	697b      	ldr	r3, [r7, #20]
 800ac36:	61bb      	str	r3, [r7, #24]
 800ac38:	2308      	movs	r3, #8
 800ac3a:	623b      	str	r3, [r7, #32]
 800ac3c:	230b      	movs	r3, #11
 800ac3e:	61fb      	str	r3, [r7, #28]
 800ac40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ac44:	009b      	lsls	r3, r3, #2
 800ac46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			continue;
 800ac4a:	e06f      	b.n	800ad2c <create_name+0x3a0>
 800ac4c:	08020c5c 	.word	0x08020c5c
 800ac50:	7ffffffe 	.word	0x7ffffffe
		}

		if (wc >= 0x80) {	/* Is this an extended character? */
 800ac54:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ac56:	2b7f      	cmp	r3, #127	@ 0x7f
 800ac58:	d911      	bls.n	800ac7e <create_name+0x2f2>
			cf |= NS_LFN;	/* LFN entry needs to be created */
 800ac5a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ac5e:	f043 0302 	orr.w	r3, r3, #2
 800ac62:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
			}
#elif FF_CODE_PAGE < 900	/* In SBCS cfg */
			wc = ff_uni2oem(wc, CODEPAGE);			/* Unicode ==> ANSI/OEM code */
			if (wc & 0x80) wc = ExCvt[wc & 0x7F];	/* Convert extended character to upper (SBCS) */
#else						/* In DBCS cfg */
			wc = ff_uni2oem(ff_wtoupper(wc), CODEPAGE);	/* Unicode ==> Up-convert ==> ANSI/OEM code */
 800ac66:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ac68:	4618      	mov	r0, r3
 800ac6a:	f002 fc03 	bl	800d474 <ff_wtoupper>
 800ac6e:	4603      	mov	r3, r0
 800ac70:	f44f 7169 	mov.w	r1, #932	@ 0x3a4
 800ac74:	4618      	mov	r0, r3
 800ac76:	f002 fb49 	bl	800d30c <ff_uni2oem>
 800ac7a:	4603      	mov	r3, r0
 800ac7c:	84bb      	strh	r3, [r7, #36]	@ 0x24
#endif
		}

		if (wc >= 0x100) {				/* Is this a DBC? */
 800ac7e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ac80:	2bff      	cmp	r3, #255	@ 0xff
 800ac82:	d91a      	bls.n	800acba <create_name+0x32e>
			if (i >= ni - 1) {			/* Field overflow? */
 800ac84:	69fb      	ldr	r3, [r7, #28]
 800ac86:	3b01      	subs	r3, #1
 800ac88:	6a3a      	ldr	r2, [r7, #32]
 800ac8a:	429a      	cmp	r2, r3
 800ac8c:	d308      	bcc.n	800aca0 <create_name+0x314>
				cf |= NS_LOSS | NS_LFN;
 800ac8e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ac92:	f043 0303 	orr.w	r3, r3, #3
 800ac96:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
				i = ni; continue;		/* Next field */
 800ac9a:	69fb      	ldr	r3, [r7, #28]
 800ac9c:	623b      	str	r3, [r7, #32]
 800ac9e:	e045      	b.n	800ad2c <create_name+0x3a0>
			}
			dp->fn[i++] = (BYTE)(wc >> 8);	/* Put 1st byte */
 800aca0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800aca2:	0a1b      	lsrs	r3, r3, #8
 800aca4:	b299      	uxth	r1, r3
 800aca6:	6a3b      	ldr	r3, [r7, #32]
 800aca8:	1c5a      	adds	r2, r3, #1
 800acaa:	623a      	str	r2, [r7, #32]
 800acac:	b2c9      	uxtb	r1, r1
 800acae:	687a      	ldr	r2, [r7, #4]
 800acb0:	4413      	add	r3, r2
 800acb2:	460a      	mov	r2, r1
 800acb4:	f883 2020 	strb.w	r2, [r3, #32]
 800acb8:	e02e      	b.n	800ad18 <create_name+0x38c>
		} else {						/* SBC */
			if (wc == 0 || strchr("+,;=[]", (int)wc)) {	/* Replace illegal characters for SFN */
 800acba:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800acbc:	2b00      	cmp	r3, #0
 800acbe:	d007      	beq.n	800acd0 <create_name+0x344>
 800acc0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800acc2:	4619      	mov	r1, r3
 800acc4:	4841      	ldr	r0, [pc, #260]	@ (800adcc <create_name+0x440>)
 800acc6:	f013 ff11 	bl	801eaec <strchr>
 800acca:	4603      	mov	r3, r0
 800accc:	2b00      	cmp	r3, #0
 800acce:	d008      	beq.n	800ace2 <create_name+0x356>
				wc = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
 800acd0:	235f      	movs	r3, #95	@ 0x5f
 800acd2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800acd4:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800acd8:	f043 0303 	orr.w	r3, r3, #3
 800acdc:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800ace0:	e01a      	b.n	800ad18 <create_name+0x38c>
			} else {
				if (IsUpper(wc)) {		/* ASCII upper case? */
 800ace2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ace4:	2b40      	cmp	r3, #64	@ 0x40
 800ace6:	d908      	bls.n	800acfa <create_name+0x36e>
 800ace8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800acea:	2b5a      	cmp	r3, #90	@ 0x5a
 800acec:	d805      	bhi.n	800acfa <create_name+0x36e>
					b |= 2;
 800acee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800acf2:	f043 0302 	orr.w	r3, r3, #2
 800acf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				}
				if (IsLower(wc)) {		/* ASCII lower case? */
 800acfa:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800acfc:	2b60      	cmp	r3, #96	@ 0x60
 800acfe:	d90b      	bls.n	800ad18 <create_name+0x38c>
 800ad00:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ad02:	2b7a      	cmp	r3, #122	@ 0x7a
 800ad04:	d808      	bhi.n	800ad18 <create_name+0x38c>
					b |= 1; wc -= 0x20;
 800ad06:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad0a:	f043 0301 	orr.w	r3, r3, #1
 800ad0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800ad12:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800ad14:	3b20      	subs	r3, #32
 800ad16:	84bb      	strh	r3, [r7, #36]	@ 0x24
				}
			}
		}
		dp->fn[i++] = (BYTE)wc;
 800ad18:	6a3b      	ldr	r3, [r7, #32]
 800ad1a:	1c5a      	adds	r2, r3, #1
 800ad1c:	623a      	str	r2, [r7, #32]
 800ad1e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800ad20:	b2d1      	uxtb	r1, r2
 800ad22:	687a      	ldr	r2, [r7, #4]
 800ad24:	4413      	add	r3, r2
 800ad26:	460a      	mov	r2, r1
 800ad28:	f883 2020 	strb.w	r2, [r3, #32]
		wc = lfn[si++];					/* Get an LFN character */
 800ad2c:	e745      	b.n	800abba <create_name+0x22e>
		if (wc == 0) break;				/* Break on end of the LFN */
 800ad2e:	bf00      	nop
 800ad30:	e000      	b.n	800ad34 <create_name+0x3a8>
			if (si > di) break;						/* No name extension? */
 800ad32:	bf00      	nop
	}

	if (dp->fn[0] == DDEM) dp->fn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ad3a:	2be5      	cmp	r3, #229	@ 0xe5
 800ad3c:	d103      	bne.n	800ad46 <create_name+0x3ba>
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	2205      	movs	r2, #5
 800ad42:	f883 2020 	strb.w	r2, [r3, #32]

	if (ni == 8) b <<= 2;				/* Shift capital flags if no extension */
 800ad46:	69fb      	ldr	r3, [r7, #28]
 800ad48:	2b08      	cmp	r3, #8
 800ad4a:	d104      	bne.n	800ad56 <create_name+0x3ca>
 800ad4c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad50:	009b      	lsls	r3, r3, #2
 800ad52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03) cf |= NS_LFN;	/* LFN entry needs to be created if composite capitals */
 800ad56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad5a:	f003 030c 	and.w	r3, r3, #12
 800ad5e:	2b0c      	cmp	r3, #12
 800ad60:	d005      	beq.n	800ad6e <create_name+0x3e2>
 800ad62:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad66:	f003 0303 	and.w	r3, r3, #3
 800ad6a:	2b03      	cmp	r3, #3
 800ad6c:	d105      	bne.n	800ad7a <create_name+0x3ee>
 800ad6e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ad72:	f043 0302 	orr.w	r3, r3, #2
 800ad76:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	if (!(cf & NS_LFN)) {				/* When LFN is in 8.3 format without extended character, NT flags are created */
 800ad7a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ad7e:	f003 0302 	and.w	r3, r3, #2
 800ad82:	2b00      	cmp	r3, #0
 800ad84:	d117      	bne.n	800adb6 <create_name+0x42a>
		if (b & 0x01) cf |= NS_EXT;		/* NT flag (Extension has small capital letters only) */
 800ad86:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ad8a:	f003 0301 	and.w	r3, r3, #1
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d005      	beq.n	800ad9e <create_name+0x412>
 800ad92:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800ad96:	f043 0310 	orr.w	r3, r3, #16
 800ad9a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
		if (b & 0x04) cf |= NS_BODY;	/* NT flag (Body has small capital letters only) */
 800ad9e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800ada2:	f003 0304 	and.w	r3, r3, #4
 800ada6:	2b00      	cmp	r3, #0
 800ada8:	d005      	beq.n	800adb6 <create_name+0x42a>
 800adaa:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800adae:	f043 0308 	orr.w	r3, r3, #8
 800adb2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
	}

	dp->fn[NSFLAG] = cf;	/* SFN is created into dp->fn[] */
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800adbc:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

	return FR_OK;
 800adc0:	2300      	movs	r3, #0
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
	sfn[NSFLAG] = (c <= ' ' || p[si] <= ' ') ? NS_LAST : 0;	/* Set last segment flag if end of the path */

	return FR_OK;
#endif /* FF_USE_LFN */
}
 800adc2:	4618      	mov	r0, r3
 800adc4:	3728      	adds	r7, #40	@ 0x28
 800adc6:	46bd      	mov	sp, r7
 800adc8:	bd80      	pop	{r7, pc}
 800adca:	bf00      	nop
 800adcc:	08020c68 	.word	0x08020c68

0800add0 <follow_path>:

static FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,					/* Directory object to return last directory and found object */
	const TCHAR* path			/* Full-path string to find a file or directory */
)
{
 800add0:	b580      	push	{r7, lr}
 800add2:	b086      	sub	sp, #24
 800add4:	af00      	add	r7, sp, #0
 800add6:	6078      	str	r0, [r7, #4]
 800add8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	FATFS *fs = dp->obj.fs;
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	681b      	ldr	r3, [r3, #0]
 800adde:	613b      	str	r3, [r7, #16]


	/* Determins the start directory (current directory or forced root directory) */
#if FF_FS_RPATH
	if (!IsSeparator(*path) && (FF_STR_VOLUME_ID != 2 || !IsTerminator(*path))) {	/* Without heading separator */
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	781b      	ldrb	r3, [r3, #0]
 800ade4:	2b2f      	cmp	r3, #47	@ 0x2f
 800ade6:	d00b      	beq.n	800ae00 <follow_path+0x30>
 800ade8:	683b      	ldr	r3, [r7, #0]
 800adea:	781b      	ldrb	r3, [r3, #0]
 800adec:	2b5c      	cmp	r3, #92	@ 0x5c
 800adee:	d007      	beq.n	800ae00 <follow_path+0x30>
		dp->obj.sclust = fs->cdir;			/* Start at the current directory */
 800adf0:	693b      	ldr	r3, [r7, #16]
 800adf2:	699a      	ldr	r2, [r3, #24]
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	609a      	str	r2, [r3, #8]
 800adf8:	e00d      	b.n	800ae16 <follow_path+0x46>
	} else
#endif
	{										/* With heading separator */
		while (IsSeparator(*path)) path++;	/* Strip heading separators */
 800adfa:	683b      	ldr	r3, [r7, #0]
 800adfc:	3301      	adds	r3, #1
 800adfe:	603b      	str	r3, [r7, #0]
 800ae00:	683b      	ldr	r3, [r7, #0]
 800ae02:	781b      	ldrb	r3, [r3, #0]
 800ae04:	2b2f      	cmp	r3, #47	@ 0x2f
 800ae06:	d0f8      	beq.n	800adfa <follow_path+0x2a>
 800ae08:	683b      	ldr	r3, [r7, #0]
 800ae0a:	781b      	ldrb	r3, [r3, #0]
 800ae0c:	2b5c      	cmp	r3, #92	@ 0x5c
 800ae0e:	d0f4      	beq.n	800adfa <follow_path+0x2a>
		dp->obj.sclust = 0;					/* Start at the root directory */
 800ae10:	687b      	ldr	r3, [r7, #4]
 800ae12:	2200      	movs	r2, #0
 800ae14:	609a      	str	r2, [r3, #8]
		}
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800ae16:	683b      	ldr	r3, [r7, #0]
 800ae18:	781b      	ldrb	r3, [r3, #0]
 800ae1a:	2b1f      	cmp	r3, #31
 800ae1c:	d80a      	bhi.n	800ae34 <follow_path+0x64>
		dp->fn[NSFLAG] = NS_NONAME;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	2280      	movs	r2, #128	@ 0x80
 800ae22:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
		res = dir_sdi(dp, 0);
 800ae26:	2100      	movs	r1, #0
 800ae28:	6878      	ldr	r0, [r7, #4]
 800ae2a:	f7fe fe4b 	bl	8009ac4 <dir_sdi>
 800ae2e:	4603      	mov	r3, r0
 800ae30:	75fb      	strb	r3, [r7, #23]
 800ae32:	e056      	b.n	800aee2 <follow_path+0x112>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800ae34:	463b      	mov	r3, r7
 800ae36:	4619      	mov	r1, r3
 800ae38:	6878      	ldr	r0, [r7, #4]
 800ae3a:	f7ff fda7 	bl	800a98c <create_name>
 800ae3e:	4603      	mov	r3, r0
 800ae40:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800ae42:	7dfb      	ldrb	r3, [r7, #23]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d147      	bne.n	800aed8 <follow_path+0x108>
			ns = dp->fn[NSFLAG];
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800ae4e:	73fb      	strb	r3, [r7, #15]
				dp->fn[NSFLAG] |= NS_NONAME;	/* but dot names in exFAT volume are not directory entry */
				if (ns & NS_LAST) break;		/* Last segment? */
				continue;		/* Follow next segment */
			}
#endif
			res = dir_find(dp);				/* Find an object with the segment name */
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f7ff fa7d 	bl	800a350 <dir_find>
 800ae56:	4603      	mov	r3, r0
 800ae58:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) {				/* Failed to find the object */
 800ae5a:	7dfb      	ldrb	r3, [r7, #23]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d01b      	beq.n	800ae98 <follow_path+0xc8>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800ae60:	7dfb      	ldrb	r3, [r7, #23]
 800ae62:	2b04      	cmp	r3, #4
 800ae64:	d13a      	bne.n	800aedc <follow_path+0x10c>
					if (FF_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there (may be root dir in FAT volume) */
 800ae66:	7bfb      	ldrb	r3, [r7, #15]
 800ae68:	f003 0320 	and.w	r3, r3, #32
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d00b      	beq.n	800ae88 <follow_path+0xb8>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800ae70:	7bfb      	ldrb	r3, [r7, #15]
 800ae72:	f003 0304 	and.w	r3, r3, #4
 800ae76:	2b00      	cmp	r3, #0
 800ae78:	d02c      	beq.n	800aed4 <follow_path+0x104>
						dp->fn[NSFLAG] = NS_NONAME;
 800ae7a:	687b      	ldr	r3, [r7, #4]
 800ae7c:	2280      	movs	r2, #128	@ 0x80
 800ae7e:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
						res = FR_OK;
 800ae82:	2300      	movs	r3, #0
 800ae84:	75fb      	strb	r3, [r7, #23]
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
					}
				}
				break;
 800ae86:	e029      	b.n	800aedc <follow_path+0x10c>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800ae88:	7bfb      	ldrb	r3, [r7, #15]
 800ae8a:	f003 0304 	and.w	r3, r3, #4
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d124      	bne.n	800aedc <follow_path+0x10c>
 800ae92:	2305      	movs	r3, #5
 800ae94:	75fb      	strb	r3, [r7, #23]
				break;
 800ae96:	e021      	b.n	800aedc <follow_path+0x10c>
				}
				fs->xcwds2.tbl[fs->xcwds2.depth].d_scl = ld_32(fs->dirbuf + XDIR_FstClus);
				fs->xcwds2.tbl[fs->xcwds2.depth].d_size = ld_32(fs->dirbuf + XDIR_FileSize) | (fs->dirbuf[XDIR_GenFlags] & 2);
			}
#endif
			if (ns & NS_LAST) break;		/* If last segment matched, the function completed */
 800ae98:	7bfb      	ldrb	r3, [r7, #15]
 800ae9a:	f003 0304 	and.w	r3, r3, #4
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d11e      	bne.n	800aee0 <follow_path+0x110>
			/* Get into the sub-directory */
			if (!(dp->obj.attr & AM_DIR)) {
 800aea2:	687b      	ldr	r3, [r7, #4]
 800aea4:	799b      	ldrb	r3, [r3, #6]
 800aea6:	f003 0310 	and.w	r3, r3, #16
 800aeaa:	2b00      	cmp	r3, #0
 800aeac:	d102      	bne.n	800aeb4 <follow_path+0xe4>
				res = FR_NO_PATH; break;	/* It is not a sub-directory and cannot follow the path */
 800aeae:	2305      	movs	r3, #5
 800aeb0:	75fb      	strb	r3, [r7, #23]
 800aeb2:	e016      	b.n	800aee2 <follow_path+0x112>
			if (fs->fs_type == FS_EXFAT) {
				init_alloc_info(&dp->obj, dp);	/* Open next directory */
			} else
#endif
			{
				dp->obj.sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800aeb4:	693b      	ldr	r3, [r7, #16]
 800aeb6:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	691b      	ldr	r3, [r3, #16]
 800aebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800aec2:	4413      	add	r3, r2
 800aec4:	4619      	mov	r1, r3
 800aec6:	6938      	ldr	r0, [r7, #16]
 800aec8:	f7fe ff54 	bl	8009d74 <ld_clust>
 800aecc:	4602      	mov	r2, r0
 800aece:	687b      	ldr	r3, [r7, #4]
 800aed0:	609a      	str	r2, [r3, #8]
 800aed2:	e7af      	b.n	800ae34 <follow_path+0x64>
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
 800aed4:	bf00      	nop
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800aed6:	e7ad      	b.n	800ae34 <follow_path+0x64>
			if (res != FR_OK) break;
 800aed8:	bf00      	nop
 800aeda:	e002      	b.n	800aee2 <follow_path+0x112>
				break;
 800aedc:	bf00      	nop
 800aede:	e000      	b.n	800aee2 <follow_path+0x112>
			if (ns & NS_LAST) break;		/* If last segment matched, the function completed */
 800aee0:	bf00      	nop
			}
		}
	}

	return res;
 800aee2:	7dfb      	ldrb	r3, [r7, #23]
}
 800aee4:	4618      	mov	r0, r3
 800aee6:	3718      	adds	r7, #24
 800aee8:	46bd      	mov	sp, r7
 800aeea:	bd80      	pop	{r7, pc}

0800aeec <get_ldnumber>:
/*-----------------------------------------------------------------------*/

static int get_ldnumber (	/* Returns logical drive number (-1:invalid drive number or null pointer) */
	const TCHAR** path		/* Pointer to pointer to the path name */
)
{
 800aeec:	b480      	push	{r7}
 800aeee:	b087      	sub	sp, #28
 800aef0:	af00      	add	r7, sp, #0
 800aef2:	6078      	str	r0, [r7, #4]
#if FF_STR_VOLUME_ID		/* Find string volume ID */
	const char *vsp;
	char vchr;
#endif

	tt = tp = *path;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	681b      	ldr	r3, [r3, #0]
 800aef8:	60fb      	str	r3, [r7, #12]
 800aefa:	68fb      	ldr	r3, [r7, #12]
 800aefc:	617b      	str	r3, [r7, #20]
	if (!tp) return -1;		/* Invalid path name? */
 800aefe:	68fb      	ldr	r3, [r7, #12]
 800af00:	2b00      	cmp	r3, #0
 800af02:	d102      	bne.n	800af0a <get_ldnumber+0x1e>
 800af04:	f04f 33ff 	mov.w	r3, #4294967295
 800af08:	e02d      	b.n	800af66 <get_ldnumber+0x7a>
	do {					/* Find a colon in the path */
		chr = *tt++;
 800af0a:	697b      	ldr	r3, [r7, #20]
 800af0c:	1c5a      	adds	r2, r3, #1
 800af0e:	617a      	str	r2, [r7, #20]
 800af10:	781b      	ldrb	r3, [r3, #0]
 800af12:	72fb      	strb	r3, [r7, #11]
	} while (!IsTerminator(chr) && chr != ':');
 800af14:	7afb      	ldrb	r3, [r7, #11]
 800af16:	2b1f      	cmp	r3, #31
 800af18:	d902      	bls.n	800af20 <get_ldnumber+0x34>
 800af1a:	7afb      	ldrb	r3, [r7, #11]
 800af1c:	2b3a      	cmp	r3, #58	@ 0x3a
 800af1e:	d1f4      	bne.n	800af0a <get_ldnumber+0x1e>

	if (chr == ':') {	/* Is there a DOS/Windows style volume ID? */
 800af20:	7afb      	ldrb	r3, [r7, #11]
 800af22:	2b3a      	cmp	r3, #58	@ 0x3a
 800af24:	d11d      	bne.n	800af62 <get_ldnumber+0x76>
		i = FF_VOLUMES;
 800af26:	2301      	movs	r3, #1
 800af28:	613b      	str	r3, [r7, #16]
		if (IsDigit(*tp) && tp + 2 == tt) {	/* Is it a numeric volume ID + colon? */
 800af2a:	68fb      	ldr	r3, [r7, #12]
 800af2c:	781b      	ldrb	r3, [r3, #0]
 800af2e:	2b2f      	cmp	r3, #47	@ 0x2f
 800af30:	d90c      	bls.n	800af4c <get_ldnumber+0x60>
 800af32:	68fb      	ldr	r3, [r7, #12]
 800af34:	781b      	ldrb	r3, [r3, #0]
 800af36:	2b39      	cmp	r3, #57	@ 0x39
 800af38:	d808      	bhi.n	800af4c <get_ldnumber+0x60>
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	3302      	adds	r3, #2
 800af3e:	697a      	ldr	r2, [r7, #20]
 800af40:	429a      	cmp	r2, r3
 800af42:	d103      	bne.n	800af4c <get_ldnumber+0x60>
			i = (int)*tp - '0';	/* Get the logical drive number */
 800af44:	68fb      	ldr	r3, [r7, #12]
 800af46:	781b      	ldrb	r3, [r3, #0]
 800af48:	3b30      	subs	r3, #48	@ 0x30
 800af4a:	613b      	str	r3, [r7, #16]
					if (IsLower(chr)) chr -= 0x20;
				} while (vchr && (TCHAR)vchr == chr);
			} while ((vchr || tp != tt) && ++i < FF_VOLUMES);	/* Repeat for each id until pattern match */
		}
#endif
		if (i >= FF_VOLUMES) return -1;	/* Not found or invalid volume ID */
 800af4c:	693b      	ldr	r3, [r7, #16]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	dd02      	ble.n	800af58 <get_ldnumber+0x6c>
 800af52:	f04f 33ff 	mov.w	r3, #4294967295
 800af56:	e006      	b.n	800af66 <get_ldnumber+0x7a>
		*path = tt;		/* Snip the drive prefix off */
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	697a      	ldr	r2, [r7, #20]
 800af5c:	601a      	str	r2, [r3, #0]
		return i;		/* Return the found drive number */
 800af5e:	693b      	ldr	r3, [r7, #16]
 800af60:	e001      	b.n	800af66 <get_ldnumber+0x7a>
		return i;		/* Return the found drive number */
	}
#endif
	/* No drive prefix */
#if FF_FS_RPATH
	return (int)CurrVol;	/* Default drive is current drive */
 800af62:	4b04      	ldr	r3, [pc, #16]	@ (800af74 <get_ldnumber+0x88>)
 800af64:	781b      	ldrb	r3, [r3, #0]
#else
	return 0;				/* Default drive is 0 */
#endif
}
 800af66:	4618      	mov	r0, r3
 800af68:	371c      	adds	r7, #28
 800af6a:	46bd      	mov	sp, r7
 800af6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af70:	4770      	bx	lr
 800af72:	bf00      	nop
 800af74:	24043d3a 	.word	0x24043d3a

0800af78 <check_fs>:

static UINT check_fs (	/* 0:FAT/FAT32 VBR, 1:exFAT VBR, 2:Not FAT and valid BS, 3:Not FAT and invalid BS, 4:Disk error */
	FATFS* fs,			/* Filesystem object */
	LBA_t sect			/* Sector to load and check if it is an FAT-VBR or not */
)
{
 800af78:	b580      	push	{r7, lr}
 800af7a:	b084      	sub	sp, #16
 800af7c:	af00      	add	r7, sp, #0
 800af7e:	6078      	str	r0, [r7, #4]
 800af80:	6039      	str	r1, [r7, #0]
	WORD w, sign;
	BYTE b;


	fs->wflag = 0; fs->winsect = (LBA_t)0 - 1;		/* Invaidate window */
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2200      	movs	r2, #0
 800af86:	711a      	strb	r2, [r3, #4]
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	f04f 32ff 	mov.w	r2, #4294967295
 800af8e:	625a      	str	r2, [r3, #36]	@ 0x24
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load the boot sector */
 800af90:	6839      	ldr	r1, [r7, #0]
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f7fe f9c6 	bl	8009324 <move_window>
 800af98:	4603      	mov	r3, r0
 800af9a:	2b00      	cmp	r3, #0
 800af9c:	d001      	beq.n	800afa2 <check_fs+0x2a>
 800af9e:	2304      	movs	r3, #4
 800afa0:	e088      	b.n	800b0b4 <check_fs+0x13c>
	sign = ld_16(fs->win + BS_55AA);
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	3338      	adds	r3, #56	@ 0x38
 800afa6:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800afaa:	4618      	mov	r0, r3
 800afac:	f7fe f834 	bl	8009018 <ld_16>
 800afb0:	4603      	mov	r3, r0
 800afb2:	81fb      	strh	r3, [r7, #14]
#if FF_FS_EXFAT
	if (sign == 0xAA55 && !memcmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;	/* It is an exFAT VBR */
#endif
	b = fs->win[BS_JmpBoot];
 800afb4:	687b      	ldr	r3, [r7, #4]
 800afb6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800afba:	737b      	strb	r3, [r7, #13]
	if (b == 0xEB || b == 0xE9 || b == 0xE8) {	/* Valid JumpBoot code? (short jump, near jump or near call) */
 800afbc:	7b7b      	ldrb	r3, [r7, #13]
 800afbe:	2beb      	cmp	r3, #235	@ 0xeb
 800afc0:	d005      	beq.n	800afce <check_fs+0x56>
 800afc2:	7b7b      	ldrb	r3, [r7, #13]
 800afc4:	2be9      	cmp	r3, #233	@ 0xe9
 800afc6:	d002      	beq.n	800afce <check_fs+0x56>
 800afc8:	7b7b      	ldrb	r3, [r7, #13]
 800afca:	2be8      	cmp	r3, #232	@ 0xe8
 800afcc:	d16a      	bne.n	800b0a4 <check_fs+0x12c>
		if (sign == 0xAA55 && !memcmp(fs->win + BS_FilSysType32, "FAT32   ", 8)) {
 800afce:	89fb      	ldrh	r3, [r7, #14]
 800afd0:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800afd4:	4293      	cmp	r3, r2
 800afd6:	d10c      	bne.n	800aff2 <check_fs+0x7a>
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	3338      	adds	r3, #56	@ 0x38
 800afdc:	3352      	adds	r3, #82	@ 0x52
 800afde:	2208      	movs	r2, #8
 800afe0:	4936      	ldr	r1, [pc, #216]	@ (800b0bc <check_fs+0x144>)
 800afe2:	4618      	mov	r0, r3
 800afe4:	f013 fd50 	bl	801ea88 <memcmp>
 800afe8:	4603      	mov	r3, r0
 800afea:	2b00      	cmp	r3, #0
 800afec:	d101      	bne.n	800aff2 <check_fs+0x7a>
			return 0;	/* It is an FAT32 VBR */
 800afee:	2300      	movs	r3, #0
 800aff0:	e060      	b.n	800b0b4 <check_fs+0x13c>
		}
		/* FAT volumes created in the early MS-DOS era lack BS_55AA and BS_FilSysType, so FAT VBR needs to be identified without them. */
		w = ld_16(fs->win + BPB_BytsPerSec);
 800aff2:	687b      	ldr	r3, [r7, #4]
 800aff4:	3338      	adds	r3, #56	@ 0x38
 800aff6:	330b      	adds	r3, #11
 800aff8:	4618      	mov	r0, r3
 800affa:	f7fe f80d 	bl	8009018 <ld_16>
 800affe:	4603      	mov	r3, r0
 800b000:	817b      	strh	r3, [r7, #10]
		b = fs->win[BPB_SecPerClus];
 800b002:	687b      	ldr	r3, [r7, #4]
 800b004:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b008:	737b      	strb	r3, [r7, #13]
		if ((w & (w - 1)) == 0 && w >= FF_MIN_SS && w <= FF_MAX_SS	/* Properness of sector size (512-4096 and 2^n) */
 800b00a:	897a      	ldrh	r2, [r7, #10]
 800b00c:	897b      	ldrh	r3, [r7, #10]
 800b00e:	3b01      	subs	r3, #1
 800b010:	4013      	ands	r3, r2
 800b012:	2b00      	cmp	r3, #0
 800b014:	d146      	bne.n	800b0a4 <check_fs+0x12c>
 800b016:	897b      	ldrh	r3, [r7, #10]
 800b018:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b01c:	d342      	bcc.n	800b0a4 <check_fs+0x12c>
 800b01e:	897b      	ldrh	r3, [r7, #10]
 800b020:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b024:	d83e      	bhi.n	800b0a4 <check_fs+0x12c>
			&& b != 0 && (b & (b - 1)) == 0				/* Properness of cluster size (2^n) */
 800b026:	7b7b      	ldrb	r3, [r7, #13]
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d03b      	beq.n	800b0a4 <check_fs+0x12c>
 800b02c:	7b7a      	ldrb	r2, [r7, #13]
 800b02e:	7b7b      	ldrb	r3, [r7, #13]
 800b030:	3b01      	subs	r3, #1
 800b032:	4013      	ands	r3, r2
 800b034:	2b00      	cmp	r3, #0
 800b036:	d135      	bne.n	800b0a4 <check_fs+0x12c>
			&& ld_16(fs->win + BPB_RsvdSecCnt) != 0		/* Properness of number of reserved sectors (MNBZ) */
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	3338      	adds	r3, #56	@ 0x38
 800b03c:	330e      	adds	r3, #14
 800b03e:	4618      	mov	r0, r3
 800b040:	f7fd ffea 	bl	8009018 <ld_16>
 800b044:	4603      	mov	r3, r0
 800b046:	2b00      	cmp	r3, #0
 800b048:	d02c      	beq.n	800b0a4 <check_fs+0x12c>
			&& (UINT)fs->win[BPB_NumFATs] - 1 <= 1		/* Properness of number of FATs (1 or 2) */
 800b04a:	687b      	ldr	r3, [r7, #4]
 800b04c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800b050:	3b01      	subs	r3, #1
 800b052:	2b01      	cmp	r3, #1
 800b054:	d826      	bhi.n	800b0a4 <check_fs+0x12c>
			&& ld_16(fs->win + BPB_RootEntCnt) != 0		/* Properness of root dir size (MNBZ) */
 800b056:	687b      	ldr	r3, [r7, #4]
 800b058:	3338      	adds	r3, #56	@ 0x38
 800b05a:	3311      	adds	r3, #17
 800b05c:	4618      	mov	r0, r3
 800b05e:	f7fd ffdb 	bl	8009018 <ld_16>
 800b062:	4603      	mov	r3, r0
 800b064:	2b00      	cmp	r3, #0
 800b066:	d01d      	beq.n	800b0a4 <check_fs+0x12c>
			&& (ld_16(fs->win + BPB_TotSec16) >= 128 || ld_32(fs->win + BPB_TotSec32) >= 0x10000)	/* Properness of volume size (>=128) */
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	3338      	adds	r3, #56	@ 0x38
 800b06c:	3313      	adds	r3, #19
 800b06e:	4618      	mov	r0, r3
 800b070:	f7fd ffd2 	bl	8009018 <ld_16>
 800b074:	4603      	mov	r3, r0
 800b076:	2b7f      	cmp	r3, #127	@ 0x7f
 800b078:	d809      	bhi.n	800b08e <check_fs+0x116>
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	3338      	adds	r3, #56	@ 0x38
 800b07e:	3320      	adds	r3, #32
 800b080:	4618      	mov	r0, r3
 800b082:	f7fd ffe2 	bl	800904a <ld_32>
 800b086:	4603      	mov	r3, r0
 800b088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800b08c:	d30a      	bcc.n	800b0a4 <check_fs+0x12c>
			&& ld_16(fs->win + BPB_FATSz16) != 0) {		/* Properness of FAT size (MNBZ) */
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	3338      	adds	r3, #56	@ 0x38
 800b092:	3316      	adds	r3, #22
 800b094:	4618      	mov	r0, r3
 800b096:	f7fd ffbf 	bl	8009018 <ld_16>
 800b09a:	4603      	mov	r3, r0
 800b09c:	2b00      	cmp	r3, #0
 800b09e:	d001      	beq.n	800b0a4 <check_fs+0x12c>
				return 0;	/* It can be presumed an FAT VBR */
 800b0a0:	2300      	movs	r3, #0
 800b0a2:	e007      	b.n	800b0b4 <check_fs+0x13c>
		}
	}
	return sign == 0xAA55 ? 2 : 3;	/* Not an FAT VBR (with valid or invalid BS) */
 800b0a4:	89fb      	ldrh	r3, [r7, #14]
 800b0a6:	f64a 2255 	movw	r2, #43605	@ 0xaa55
 800b0aa:	4293      	cmp	r3, r2
 800b0ac:	d101      	bne.n	800b0b2 <check_fs+0x13a>
 800b0ae:	2302      	movs	r3, #2
 800b0b0:	e000      	b.n	800b0b4 <check_fs+0x13c>
 800b0b2:	2303      	movs	r3, #3
}
 800b0b4:	4618      	mov	r0, r3
 800b0b6:	3710      	adds	r7, #16
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bd80      	pop	{r7, pc}
 800b0bc:	08020c70 	.word	0x08020c70

0800b0c0 <find_volume>:

static UINT find_volume (	/* Returns BS status found in the hosting drive */
	FATFS* fs,		/* Filesystem object */
	UINT part		/* Partition to fined = 0:find as SFD and partitions, >0:forced partition number */
)
{
 800b0c0:	b580      	push	{r7, lr}
 800b0c2:	b088      	sub	sp, #32
 800b0c4:	af00      	add	r7, sp, #0
 800b0c6:	6078      	str	r0, [r7, #4]
 800b0c8:	6039      	str	r1, [r7, #0]
	UINT fmt, i;
	DWORD mbr_pt[4];


	fmt = check_fs(fs, 0);				/* Load sector 0 and check if it is an FAT VBR as SFD format */
 800b0ca:	2100      	movs	r1, #0
 800b0cc:	6878      	ldr	r0, [r7, #4]
 800b0ce:	f7ff ff53 	bl	800af78 <check_fs>
 800b0d2:	61b8      	str	r0, [r7, #24]
	if (fmt != 2 && (fmt >= 3 || part == 0)) return fmt;	/* Returns if it is an FAT VBR as auto scan, not a BS or disk error */
 800b0d4:	69bb      	ldr	r3, [r7, #24]
 800b0d6:	2b02      	cmp	r3, #2
 800b0d8:	d007      	beq.n	800b0ea <find_volume+0x2a>
 800b0da:	69bb      	ldr	r3, [r7, #24]
 800b0dc:	2b02      	cmp	r3, #2
 800b0de:	d802      	bhi.n	800b0e6 <find_volume+0x26>
 800b0e0:	683b      	ldr	r3, [r7, #0]
 800b0e2:	2b00      	cmp	r3, #0
 800b0e4:	d101      	bne.n	800b0ea <find_volume+0x2a>
 800b0e6:	69bb      	ldr	r3, [r7, #24]
 800b0e8:	e045      	b.n	800b176 <find_volume+0xb6>
		}
		return 3;	/* Not found */
	}
#endif
	if (FF_MULTI_PARTITION && part > 4) return 3;	/* MBR has four primary partitions max (FatFs does not support logical partition) */
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 800b0ea:	2300      	movs	r3, #0
 800b0ec:	61fb      	str	r3, [r7, #28]
 800b0ee:	e014      	b.n	800b11a <find_volume+0x5a>
		mbr_pt[i] = ld_32(fs->win + MBR_Table + i * SZ_PTE + PTE_StLba);
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 800b0f6:	69fb      	ldr	r3, [r7, #28]
 800b0f8:	011b      	lsls	r3, r3, #4
 800b0fa:	f503 73e3 	add.w	r3, r3, #454	@ 0x1c6
 800b0fe:	4413      	add	r3, r2
 800b100:	4618      	mov	r0, r3
 800b102:	f7fd ffa2 	bl	800904a <ld_32>
 800b106:	4602      	mov	r2, r0
 800b108:	69fb      	ldr	r3, [r7, #28]
 800b10a:	009b      	lsls	r3, r3, #2
 800b10c:	3320      	adds	r3, #32
 800b10e:	443b      	add	r3, r7
 800b110:	f843 2c18 	str.w	r2, [r3, #-24]
	for (i = 0; i < 4; i++) {		/* Load partition offset in the MBR */
 800b114:	69fb      	ldr	r3, [r7, #28]
 800b116:	3301      	adds	r3, #1
 800b118:	61fb      	str	r3, [r7, #28]
 800b11a:	69fb      	ldr	r3, [r7, #28]
 800b11c:	2b03      	cmp	r3, #3
 800b11e:	d9e7      	bls.n	800b0f0 <find_volume+0x30>
	}
	i = part ? part - 1 : 0;		/* Table index to find first */
 800b120:	683b      	ldr	r3, [r7, #0]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d002      	beq.n	800b12c <find_volume+0x6c>
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	3b01      	subs	r3, #1
 800b12a:	e000      	b.n	800b12e <find_volume+0x6e>
 800b12c:	2300      	movs	r3, #0
 800b12e:	61fb      	str	r3, [r7, #28]
	do {							/* Find an FAT volume */
		fmt = mbr_pt[i] ? check_fs(fs, mbr_pt[i]) : 3;	/* Check if the partition is FAT */
 800b130:	69fb      	ldr	r3, [r7, #28]
 800b132:	009b      	lsls	r3, r3, #2
 800b134:	3320      	adds	r3, #32
 800b136:	443b      	add	r3, r7
 800b138:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800b13c:	2b00      	cmp	r3, #0
 800b13e:	d00b      	beq.n	800b158 <find_volume+0x98>
 800b140:	69fb      	ldr	r3, [r7, #28]
 800b142:	009b      	lsls	r3, r3, #2
 800b144:	3320      	adds	r3, #32
 800b146:	443b      	add	r3, r7
 800b148:	f853 3c18 	ldr.w	r3, [r3, #-24]
 800b14c:	4619      	mov	r1, r3
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f7ff ff12 	bl	800af78 <check_fs>
 800b154:	4603      	mov	r3, r0
 800b156:	e000      	b.n	800b15a <find_volume+0x9a>
 800b158:	2303      	movs	r3, #3
 800b15a:	61bb      	str	r3, [r7, #24]
	} while (part == 0 && fmt >= 2 && ++i < 4);
 800b15c:	683b      	ldr	r3, [r7, #0]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d108      	bne.n	800b174 <find_volume+0xb4>
 800b162:	69bb      	ldr	r3, [r7, #24]
 800b164:	2b01      	cmp	r3, #1
 800b166:	d905      	bls.n	800b174 <find_volume+0xb4>
 800b168:	69fb      	ldr	r3, [r7, #28]
 800b16a:	3301      	adds	r3, #1
 800b16c:	61fb      	str	r3, [r7, #28]
 800b16e:	69fb      	ldr	r3, [r7, #28]
 800b170:	2b03      	cmp	r3, #3
 800b172:	d9dd      	bls.n	800b130 <find_volume+0x70>
	return fmt;
 800b174:	69bb      	ldr	r3, [r7, #24]
}
 800b176:	4618      	mov	r0, r3
 800b178:	3720      	adds	r7, #32
 800b17a:	46bd      	mov	sp, r7
 800b17c:	bd80      	pop	{r7, pc}
	...

0800b180 <mount_volume>:
static FRESULT mount_volume (	/* FR_OK(0): successful, !=0: an error occurred */
	const TCHAR** path,			/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,				/* Pointer to pointer to the found filesystem object */
	BYTE mode					/* Desiered access mode to check write protection */
)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b090      	sub	sp, #64	@ 0x40
 800b184:	af00      	add	r7, sp, #0
 800b186:	60f8      	str	r0, [r7, #12]
 800b188:	60b9      	str	r1, [r7, #8]
 800b18a:	4613      	mov	r3, r2
 800b18c:	71fb      	strb	r3, [r7, #7]
	LBA_t bsect;
	UINT fmt;


	/* Get logical drive number */
	*rfs = 0;
 800b18e:	68bb      	ldr	r3, [r7, #8]
 800b190:	2200      	movs	r2, #0
 800b192:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800b194:	68f8      	ldr	r0, [r7, #12]
 800b196:	f7ff fea9 	bl	800aeec <get_ldnumber>
 800b19a:	62f8      	str	r0, [r7, #44]	@ 0x2c
	if (vol < 0) return FR_INVALID_DRIVE;
 800b19c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	da01      	bge.n	800b1a6 <mount_volume+0x26>
 800b1a2:	230b      	movs	r3, #11
 800b1a4:	e1e0      	b.n	800b568 <mount_volume+0x3e8>

	/* Check if the filesystem object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the filesystem object */
 800b1a6:	4a9d      	ldr	r2, [pc, #628]	@ (800b41c <mount_volume+0x29c>)
 800b1a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b1ae:	62bb      	str	r3, [r7, #40]	@ 0x28
	if (!fs) return FR_NOT_ENABLED;		/* Is the filesystem object available? */
 800b1b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d101      	bne.n	800b1ba <mount_volume+0x3a>
 800b1b6:	230c      	movs	r3, #12
 800b1b8:	e1d6      	b.n	800b568 <mount_volume+0x3e8>
#if FF_FS_REENTRANT
	if (!lock_volume(fs, 1)) return FR_TIMEOUT;	/* Lock the volume, and system if needed */
#endif
	*rfs = fs;							/* Return pointer to the filesystem object */
 800b1ba:	68bb      	ldr	r3, [r7, #8]
 800b1bc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b1be:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800b1c0:	79fb      	ldrb	r3, [r7, #7]
 800b1c2:	f023 0301 	bic.w	r3, r3, #1
 800b1c6:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type != 0) {				/* If the volume has been mounted */
 800b1c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1ca:	781b      	ldrb	r3, [r3, #0]
 800b1cc:	2b00      	cmp	r3, #0
 800b1ce:	d01a      	beq.n	800b206 <mount_volume+0x86>
		stat = disk_status(fs->pdrv);
 800b1d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1d2:	785b      	ldrb	r3, [r3, #1]
 800b1d4:	4618      	mov	r0, r3
 800b1d6:	f7fd fde9 	bl	8008dac <disk_status>
 800b1da:	4603      	mov	r3, r0
 800b1dc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800b1e0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1e4:	f003 0301 	and.w	r3, r3, #1
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d10c      	bne.n	800b206 <mount_volume+0x86>
			if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800b1ec:	79fb      	ldrb	r3, [r7, #7]
 800b1ee:	2b00      	cmp	r3, #0
 800b1f0:	d007      	beq.n	800b202 <mount_volume+0x82>
 800b1f2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1f6:	f003 0304 	and.w	r3, r3, #4
 800b1fa:	2b00      	cmp	r3, #0
 800b1fc:	d001      	beq.n	800b202 <mount_volume+0x82>
				return FR_WRITE_PROTECTED;
 800b1fe:	230a      	movs	r3, #10
 800b200:	e1b2      	b.n	800b568 <mount_volume+0x3e8>
			}
			return FR_OK;				/* The filesystem object is already valid */
 800b202:	2300      	movs	r3, #0
 800b204:	e1b0      	b.n	800b568 <mount_volume+0x3e8>
	}

	/* The filesystem object is not valid. */
	/* Following code attempts to mount the volume. (find an FAT volume, analyze the BPB and initialize the filesystem object) */

	fs->fs_type = 0;					/* Invalidate the filesystem object */
 800b206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b208:	2200      	movs	r2, #0
 800b20a:	701a      	strb	r2, [r3, #0]
	stat = disk_initialize(fs->pdrv);	/* Initialize the volume hosting physical drive */
 800b20c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b20e:	785b      	ldrb	r3, [r3, #1]
 800b210:	4618      	mov	r0, r3
 800b212:	f7fd fdf1 	bl	8008df8 <disk_initialize>
 800b216:	4603      	mov	r3, r0
 800b218:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800b21c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b220:	f003 0301 	and.w	r3, r3, #1
 800b224:	2b00      	cmp	r3, #0
 800b226:	d001      	beq.n	800b22c <mount_volume+0xac>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800b228:	2303      	movs	r3, #3
 800b22a:	e19d      	b.n	800b568 <mount_volume+0x3e8>
	}
	if (!FF_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800b22c:	79fb      	ldrb	r3, [r7, #7]
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d007      	beq.n	800b242 <mount_volume+0xc2>
 800b232:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b236:	f003 0304 	and.w	r3, r3, #4
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	d001      	beq.n	800b242 <mount_volume+0xc2>
		return FR_WRITE_PROTECTED;
 800b23e:	230a      	movs	r3, #10
 800b240:	e192      	b.n	800b568 <mount_volume+0x3e8>
	if (disk_ioctl(fs->pdrv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > FF_MAX_SS || SS(fs) < FF_MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT volume on the hosting drive */
	fmt = find_volume(fs, LD2PT(vol));
 800b242:	2100      	movs	r1, #0
 800b244:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b246:	f7ff ff3b 	bl	800b0c0 <find_volume>
 800b24a:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (fmt == 4) return FR_DISK_ERR;		/* An error occurred in the disk I/O layer */
 800b24c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b24e:	2b04      	cmp	r3, #4
 800b250:	d101      	bne.n	800b256 <mount_volume+0xd6>
 800b252:	2301      	movs	r3, #1
 800b254:	e188      	b.n	800b568 <mount_volume+0x3e8>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800b256:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b258:	2b01      	cmp	r3, #1
 800b25a:	d901      	bls.n	800b260 <mount_volume+0xe0>
 800b25c:	230d      	movs	r3, #13
 800b25e:	e183      	b.n	800b568 <mount_volume+0x3e8>
	bsect = fs->winsect;					/* Volume offset in the hosting physical drive */
 800b260:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b262:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b264:	623b      	str	r3, [r7, #32]
#endif	/* FF_FS_EXFAT */
	{
		DWORD tsect, sysect, fasize, nclst, szbfat;
		WORD nrsv;

		if (ld_16(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800b266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b268:	3338      	adds	r3, #56	@ 0x38
 800b26a:	330b      	adds	r3, #11
 800b26c:	4618      	mov	r0, r3
 800b26e:	f7fd fed3 	bl	8009018 <ld_16>
 800b272:	4603      	mov	r3, r0
 800b274:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b278:	d001      	beq.n	800b27e <mount_volume+0xfe>
 800b27a:	230d      	movs	r3, #13
 800b27c:	e174      	b.n	800b568 <mount_volume+0x3e8>

		fasize = ld_16(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800b27e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b280:	3338      	adds	r3, #56	@ 0x38
 800b282:	3316      	adds	r3, #22
 800b284:	4618      	mov	r0, r3
 800b286:	f7fd fec7 	bl	8009018 <ld_16>
 800b28a:	4603      	mov	r3, r0
 800b28c:	637b      	str	r3, [r7, #52]	@ 0x34
		if (fasize == 0) fasize = ld_32(fs->win + BPB_FATSz32);
 800b28e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b290:	2b00      	cmp	r3, #0
 800b292:	d106      	bne.n	800b2a2 <mount_volume+0x122>
 800b294:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b296:	3338      	adds	r3, #56	@ 0x38
 800b298:	3324      	adds	r3, #36	@ 0x24
 800b29a:	4618      	mov	r0, r3
 800b29c:	f7fd fed5 	bl	800904a <ld_32>
 800b2a0:	6378      	str	r0, [r7, #52]	@ 0x34
		fs->fsize = fasize;
 800b2a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b2a6:	621a      	str	r2, [r3, #32]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800b2a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2aa:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800b2ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2b0:	70da      	strb	r2, [r3, #3]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800b2b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2b4:	78db      	ldrb	r3, [r3, #3]
 800b2b6:	2b01      	cmp	r3, #1
 800b2b8:	d005      	beq.n	800b2c6 <mount_volume+0x146>
 800b2ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2bc:	78db      	ldrb	r3, [r3, #3]
 800b2be:	2b02      	cmp	r3, #2
 800b2c0:	d001      	beq.n	800b2c6 <mount_volume+0x146>
 800b2c2:	230d      	movs	r3, #13
 800b2c4:	e150      	b.n	800b568 <mount_volume+0x3e8>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800b2c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2c8:	78db      	ldrb	r3, [r3, #3]
 800b2ca:	461a      	mov	r2, r3
 800b2cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b2ce:	fb02 f303 	mul.w	r3, r2, r3
 800b2d2:	637b      	str	r3, [r7, #52]	@ 0x34

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800b2d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2d6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800b2da:	461a      	mov	r2, r3
 800b2dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2de:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800b2e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2e2:	895b      	ldrh	r3, [r3, #10]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d008      	beq.n	800b2fa <mount_volume+0x17a>
 800b2e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2ea:	895b      	ldrh	r3, [r3, #10]
 800b2ec:	461a      	mov	r2, r3
 800b2ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b2f0:	895b      	ldrh	r3, [r3, #10]
 800b2f2:	3b01      	subs	r3, #1
 800b2f4:	4013      	ands	r3, r2
 800b2f6:	2b00      	cmp	r3, #0
 800b2f8:	d001      	beq.n	800b2fe <mount_volume+0x17e>
 800b2fa:	230d      	movs	r3, #13
 800b2fc:	e134      	b.n	800b568 <mount_volume+0x3e8>

		fs->n_rootdir = ld_16(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800b2fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b300:	3338      	adds	r3, #56	@ 0x38
 800b302:	3311      	adds	r3, #17
 800b304:	4618      	mov	r0, r3
 800b306:	f7fd fe87 	bl	8009018 <ld_16>
 800b30a:	4603      	mov	r3, r0
 800b30c:	461a      	mov	r2, r3
 800b30e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b310:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800b312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b314:	891b      	ldrh	r3, [r3, #8]
 800b316:	f003 030f 	and.w	r3, r3, #15
 800b31a:	b29b      	uxth	r3, r3
 800b31c:	2b00      	cmp	r3, #0
 800b31e:	d001      	beq.n	800b324 <mount_volume+0x1a4>
 800b320:	230d      	movs	r3, #13
 800b322:	e121      	b.n	800b568 <mount_volume+0x3e8>

		tsect = ld_16(fs->win + BPB_TotSec16);			/* Number of sectors on the volume */
 800b324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b326:	3338      	adds	r3, #56	@ 0x38
 800b328:	3313      	adds	r3, #19
 800b32a:	4618      	mov	r0, r3
 800b32c:	f7fd fe74 	bl	8009018 <ld_16>
 800b330:	4603      	mov	r3, r0
 800b332:	63bb      	str	r3, [r7, #56]	@ 0x38
		if (tsect == 0) tsect = ld_32(fs->win + BPB_TotSec32);
 800b334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b336:	2b00      	cmp	r3, #0
 800b338:	d106      	bne.n	800b348 <mount_volume+0x1c8>
 800b33a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b33c:	3338      	adds	r3, #56	@ 0x38
 800b33e:	3320      	adds	r3, #32
 800b340:	4618      	mov	r0, r3
 800b342:	f7fd fe82 	bl	800904a <ld_32>
 800b346:	63b8      	str	r0, [r7, #56]	@ 0x38

		nrsv = ld_16(fs->win + BPB_RsvdSecCnt);			/* Number of reserved sectors */
 800b348:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b34a:	3338      	adds	r3, #56	@ 0x38
 800b34c:	330e      	adds	r3, #14
 800b34e:	4618      	mov	r0, r3
 800b350:	f7fd fe62 	bl	8009018 <ld_16>
 800b354:	4603      	mov	r3, r0
 800b356:	83fb      	strh	r3, [r7, #30]
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800b358:	8bfb      	ldrh	r3, [r7, #30]
 800b35a:	2b00      	cmp	r3, #0
 800b35c:	d101      	bne.n	800b362 <mount_volume+0x1e2>
 800b35e:	230d      	movs	r3, #13
 800b360:	e102      	b.n	800b568 <mount_volume+0x3e8>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800b362:	8bfa      	ldrh	r2, [r7, #30]
 800b364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b366:	4413      	add	r3, r2
 800b368:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b36a:	8912      	ldrh	r2, [r2, #8]
 800b36c:	0912      	lsrs	r2, r2, #4
 800b36e:	b292      	uxth	r2, r2
 800b370:	4413      	add	r3, r2
 800b372:	61bb      	str	r3, [r7, #24]
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800b374:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b376:	69bb      	ldr	r3, [r7, #24]
 800b378:	429a      	cmp	r2, r3
 800b37a:	d201      	bcs.n	800b380 <mount_volume+0x200>
 800b37c:	230d      	movs	r3, #13
 800b37e:	e0f3      	b.n	800b568 <mount_volume+0x3e8>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800b380:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b382:	69bb      	ldr	r3, [r7, #24]
 800b384:	1ad3      	subs	r3, r2, r3
 800b386:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b388:	8952      	ldrh	r2, [r2, #10]
 800b38a:	fbb3 f3f2 	udiv	r3, r3, r2
 800b38e:	617b      	str	r3, [r7, #20]
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800b390:	697b      	ldr	r3, [r7, #20]
 800b392:	2b00      	cmp	r3, #0
 800b394:	d101      	bne.n	800b39a <mount_volume+0x21a>
 800b396:	230d      	movs	r3, #13
 800b398:	e0e6      	b.n	800b568 <mount_volume+0x3e8>
		fmt = 0;
 800b39a:	2300      	movs	r3, #0
 800b39c:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst <= MAX_FAT32) fmt = FS_FAT32;
 800b39e:	697b      	ldr	r3, [r7, #20]
 800b3a0:	4a1f      	ldr	r2, [pc, #124]	@ (800b420 <mount_volume+0x2a0>)
 800b3a2:	4293      	cmp	r3, r2
 800b3a4:	d801      	bhi.n	800b3aa <mount_volume+0x22a>
 800b3a6:	2303      	movs	r3, #3
 800b3a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800b3aa:	697b      	ldr	r3, [r7, #20]
 800b3ac:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800b3b0:	4293      	cmp	r3, r2
 800b3b2:	d801      	bhi.n	800b3b8 <mount_volume+0x238>
 800b3b4:	2302      	movs	r3, #2
 800b3b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800b3b8:	697b      	ldr	r3, [r7, #20]
 800b3ba:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	d801      	bhi.n	800b3c6 <mount_volume+0x246>
 800b3c2:	2301      	movs	r3, #1
 800b3c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
		if (fmt == 0) return FR_NO_FILESYSTEM;
 800b3c6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3c8:	2b00      	cmp	r3, #0
 800b3ca:	d101      	bne.n	800b3d0 <mount_volume+0x250>
 800b3cc:	230d      	movs	r3, #13
 800b3ce:	e0cb      	b.n	800b568 <mount_volume+0x3e8>

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800b3d0:	697b      	ldr	r3, [r7, #20]
 800b3d2:	1c9a      	adds	r2, r3, #2
 800b3d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3d6:	61da      	str	r2, [r3, #28]
		fs->volbase = bsect;							/* Volume start sector */
 800b3d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3da:	6a3a      	ldr	r2, [r7, #32]
 800b3dc:	629a      	str	r2, [r3, #40]	@ 0x28
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800b3de:	8bfa      	ldrh	r2, [r7, #30]
 800b3e0:	6a3b      	ldr	r3, [r7, #32]
 800b3e2:	441a      	add	r2, r3
 800b3e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3e6:	62da      	str	r2, [r3, #44]	@ 0x2c
		fs->database = bsect + sysect;					/* Data start sector */
 800b3e8:	6a3a      	ldr	r2, [r7, #32]
 800b3ea:	69bb      	ldr	r3, [r7, #24]
 800b3ec:	441a      	add	r2, r3
 800b3ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3f0:	635a      	str	r2, [r3, #52]	@ 0x34
		if (fmt == FS_FAT32) {
 800b3f2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3f4:	2b03      	cmp	r3, #3
 800b3f6:	d123      	bne.n	800b440 <mount_volume+0x2c0>
			if (ld_16(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800b3f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b3fa:	3338      	adds	r3, #56	@ 0x38
 800b3fc:	332a      	adds	r3, #42	@ 0x2a
 800b3fe:	4618      	mov	r0, r3
 800b400:	f7fd fe0a 	bl	8009018 <ld_16>
 800b404:	4603      	mov	r3, r0
 800b406:	2b00      	cmp	r3, #0
 800b408:	d001      	beq.n	800b40e <mount_volume+0x28e>
 800b40a:	230d      	movs	r3, #13
 800b40c:	e0ac      	b.n	800b568 <mount_volume+0x3e8>
			if (fs->n_rootdir != 0) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800b40e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b410:	891b      	ldrh	r3, [r3, #8]
 800b412:	2b00      	cmp	r3, #0
 800b414:	d006      	beq.n	800b424 <mount_volume+0x2a4>
 800b416:	230d      	movs	r3, #13
 800b418:	e0a6      	b.n	800b568 <mount_volume+0x3e8>
 800b41a:	bf00      	nop
 800b41c:	24043d34 	.word	0x24043d34
 800b420:	0ffffff5 	.word	0x0ffffff5
			fs->dirbase = ld_32(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800b424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b426:	3338      	adds	r3, #56	@ 0x38
 800b428:	332c      	adds	r3, #44	@ 0x2c
 800b42a:	4618      	mov	r0, r3
 800b42c:	f7fd fe0d 	bl	800904a <ld_32>
 800b430:	4602      	mov	r2, r0
 800b432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b434:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800b436:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b438:	69db      	ldr	r3, [r3, #28]
 800b43a:	009b      	lsls	r3, r3, #2
 800b43c:	633b      	str	r3, [r7, #48]	@ 0x30
 800b43e:	e01e      	b.n	800b47e <mount_volume+0x2fe>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
 800b440:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b442:	891b      	ldrh	r3, [r3, #8]
 800b444:	2b00      	cmp	r3, #0
 800b446:	d101      	bne.n	800b44c <mount_volume+0x2cc>
 800b448:	230d      	movs	r3, #13
 800b44a:	e08d      	b.n	800b568 <mount_volume+0x3e8>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800b44c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b44e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b450:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b452:	441a      	add	r2, r3
 800b454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b456:	631a      	str	r2, [r3, #48]	@ 0x30
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800b458:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b45a:	2b02      	cmp	r3, #2
 800b45c:	d103      	bne.n	800b466 <mount_volume+0x2e6>
 800b45e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b460:	69db      	ldr	r3, [r3, #28]
 800b462:	005b      	lsls	r3, r3, #1
 800b464:	e00a      	b.n	800b47c <mount_volume+0x2fc>
 800b466:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b468:	69da      	ldr	r2, [r3, #28]
 800b46a:	4613      	mov	r3, r2
 800b46c:	005b      	lsls	r3, r3, #1
 800b46e:	4413      	add	r3, r2
 800b470:	085a      	lsrs	r2, r3, #1
 800b472:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b474:	69db      	ldr	r3, [r3, #28]
 800b476:	f003 0301 	and.w	r3, r3, #1
 800b47a:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800b47c:	633b      	str	r3, [r7, #48]	@ 0x30
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800b47e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b480:	6a1a      	ldr	r2, [r3, #32]
 800b482:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b484:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800b488:	0a5b      	lsrs	r3, r3, #9
 800b48a:	429a      	cmp	r2, r3
 800b48c:	d201      	bcs.n	800b492 <mount_volume+0x312>
 800b48e:	230d      	movs	r3, #13
 800b490:	e06a      	b.n	800b568 <mount_volume+0x3e8>

#if !FF_FS_READONLY
		/* Get FSInfo if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Invalidate cluster allocation information */
 800b492:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b494:	f04f 32ff 	mov.w	r2, #4294967295
 800b498:	615a      	str	r2, [r3, #20]
 800b49a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b49c:	695a      	ldr	r2, [r3, #20]
 800b49e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4a0:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;	/* Disable FSInfo by default */
 800b4a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4a4:	2280      	movs	r2, #128	@ 0x80
 800b4a6:	715a      	strb	r2, [r3, #5]
		if (fmt == FS_FAT32
 800b4a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b4aa:	2b03      	cmp	r3, #3
 800b4ac:	d147      	bne.n	800b53e <mount_volume+0x3be>
			&& ld_16(fs->win + BPB_FSInfo32) == 1	/* FAT32: Enable FSInfo feature only if FSInfo sector is next to VBR */
 800b4ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4b0:	3338      	adds	r3, #56	@ 0x38
 800b4b2:	3330      	adds	r3, #48	@ 0x30
 800b4b4:	4618      	mov	r0, r3
 800b4b6:	f7fd fdaf 	bl	8009018 <ld_16>
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	2b01      	cmp	r3, #1
 800b4be:	d13e      	bne.n	800b53e <mount_volume+0x3be>
			&& move_window(fs, bsect + 1) == FR_OK)
 800b4c0:	6a3b      	ldr	r3, [r7, #32]
 800b4c2:	3301      	adds	r3, #1
 800b4c4:	4619      	mov	r1, r3
 800b4c6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b4c8:	f7fd ff2c 	bl	8009324 <move_window>
 800b4cc:	4603      	mov	r3, r0
 800b4ce:	2b00      	cmp	r3, #0
 800b4d0:	d135      	bne.n	800b53e <mount_volume+0x3be>
		{
			fs->fsi_flag = 0;
 800b4d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4d4:	2200      	movs	r2, #0
 800b4d6:	715a      	strb	r2, [r3, #5]
			if (   ld_32(fs->win + FSI_LeadSig) == 0x41615252	/* Load FSInfo data if available */
 800b4d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4da:	3338      	adds	r3, #56	@ 0x38
 800b4dc:	4618      	mov	r0, r3
 800b4de:	f7fd fdb4 	bl	800904a <ld_32>
 800b4e2:	4603      	mov	r3, r0
 800b4e4:	4a22      	ldr	r2, [pc, #136]	@ (800b570 <mount_volume+0x3f0>)
 800b4e6:	4293      	cmp	r3, r2
 800b4e8:	d129      	bne.n	800b53e <mount_volume+0x3be>
				&& ld_32(fs->win + FSI_StrucSig) == 0x61417272
 800b4ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b4ec:	3338      	adds	r3, #56	@ 0x38
 800b4ee:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	f7fd fda9 	bl	800904a <ld_32>
 800b4f8:	4603      	mov	r3, r0
 800b4fa:	4a1e      	ldr	r2, [pc, #120]	@ (800b574 <mount_volume+0x3f4>)
 800b4fc:	4293      	cmp	r3, r2
 800b4fe:	d11e      	bne.n	800b53e <mount_volume+0x3be>
				&& ld_32(fs->win + FSI_TrailSig) == 0xAA550000)
 800b500:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b502:	3338      	adds	r3, #56	@ 0x38
 800b504:	f503 73fe 	add.w	r3, r3, #508	@ 0x1fc
 800b508:	4618      	mov	r0, r3
 800b50a:	f7fd fd9e 	bl	800904a <ld_32>
 800b50e:	4603      	mov	r3, r0
 800b510:	4a19      	ldr	r2, [pc, #100]	@ (800b578 <mount_volume+0x3f8>)
 800b512:	4293      	cmp	r3, r2
 800b514:	d113      	bne.n	800b53e <mount_volume+0x3be>
			{
#if (FF_FS_NOFSINFO & 1) == 0	/* Get free cluster count if trust it */
				fs->free_clst = ld_32(fs->win + FSI_Free_Count);
 800b516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b518:	3338      	adds	r3, #56	@ 0x38
 800b51a:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800b51e:	4618      	mov	r0, r3
 800b520:	f7fd fd93 	bl	800904a <ld_32>
 800b524:	4602      	mov	r2, r0
 800b526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b528:	615a      	str	r2, [r3, #20]
#endif
#if (FF_FS_NOFSINFO & 2) == 0	/* Get next free cluster if rtust it */
				fs->last_clst = ld_32(fs->win + FSI_Nxt_Free);
 800b52a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b52c:	3338      	adds	r3, #56	@ 0x38
 800b52e:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800b532:	4618      	mov	r0, r3
 800b534:	f7fd fd89 	bl	800904a <ld_32>
 800b538:	4602      	mov	r2, r0
 800b53a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b53c:	611a      	str	r2, [r3, #16]
			}
		}
#endif	/* !FF_FS_READONLY */
	}

	fs->fs_type = (BYTE)fmt;/* FAT sub-type (the filesystem object gets valid) */
 800b53e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b540:	b2da      	uxtb	r2, r3
 800b542:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b544:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* Volume mount ID */
 800b546:	4b0d      	ldr	r3, [pc, #52]	@ (800b57c <mount_volume+0x3fc>)
 800b548:	881b      	ldrh	r3, [r3, #0]
 800b54a:	3301      	adds	r3, #1
 800b54c:	b29a      	uxth	r2, r3
 800b54e:	4b0b      	ldr	r3, [pc, #44]	@ (800b57c <mount_volume+0x3fc>)
 800b550:	801a      	strh	r2, [r3, #0]
 800b552:	4b0a      	ldr	r3, [pc, #40]	@ (800b57c <mount_volume+0x3fc>)
 800b554:	881a      	ldrh	r2, [r3, #0]
 800b556:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b558:	80da      	strh	r2, [r3, #6]

#if FF_USE_LFN == 1			/* Initilize pointers to the static working buffers */
	fs->lfnbuf = LfnBuf;	/* LFN working buffer */
 800b55a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b55c:	4a08      	ldr	r2, [pc, #32]	@ (800b580 <mount_volume+0x400>)
 800b55e:	60da      	str	r2, [r3, #12]
	fs->dirbuf = DirBuf;	/* Directory block scratchpad buuffer */
#endif
#endif

#if FF_FS_RPATH				/* Set the current directory top layer (root) */
	fs->cdir = 0;
 800b560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b562:	2200      	movs	r2, #0
 800b564:	619a      	str	r2, [r3, #24]

#if FF_FS_LOCK				/* Clear file lock semaphores */
	clear_share(fs);
#endif

	return FR_OK;
 800b566:	2300      	movs	r3, #0
}
 800b568:	4618      	mov	r0, r3
 800b56a:	3740      	adds	r7, #64	@ 0x40
 800b56c:	46bd      	mov	sp, r7
 800b56e:	bd80      	pop	{r7, pc}
 800b570:	41615252 	.word	0x41615252
 800b574:	61417272 	.word	0x61417272
 800b578:	aa550000 	.word	0xaa550000
 800b57c:	24043d38 	.word	0x24043d38
 800b580:	24043d3c 	.word	0x24043d3c

0800b584 <validate>:

static FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	FFOBJID* obj,			/* Pointer to the FFOBJID, the 1st member in the FIL/DIR structure, to check validity */
	FATFS** rfs				/* Pointer to pointer to the owner filesystem object to return */
)
{
 800b584:	b580      	push	{r7, lr}
 800b586:	b084      	sub	sp, #16
 800b588:	af00      	add	r7, sp, #0
 800b58a:	6078      	str	r0, [r7, #4]
 800b58c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800b58e:	2309      	movs	r3, #9
 800b590:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	2b00      	cmp	r3, #0
 800b596:	d01c      	beq.n	800b5d2 <validate+0x4e>
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	681b      	ldr	r3, [r3, #0]
 800b59c:	2b00      	cmp	r3, #0
 800b59e:	d018      	beq.n	800b5d2 <validate+0x4e>
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	781b      	ldrb	r3, [r3, #0]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	d013      	beq.n	800b5d2 <validate+0x4e>
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	889a      	ldrh	r2, [r3, #4]
 800b5ae:	687b      	ldr	r3, [r7, #4]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	88db      	ldrh	r3, [r3, #6]
 800b5b4:	429a      	cmp	r2, r3
 800b5b6:	d10c      	bne.n	800b5d2 <validate+0x4e>
			}
		} else {	/* Could not take */
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->pdrv) & STA_NOINIT)) { /* Test if the hosting physical drive is kept initialized */
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	785b      	ldrb	r3, [r3, #1]
 800b5be:	4618      	mov	r0, r3
 800b5c0:	f7fd fbf4 	bl	8008dac <disk_status>
 800b5c4:	4603      	mov	r3, r0
 800b5c6:	f003 0301 	and.w	r3, r3, #1
 800b5ca:	2b00      	cmp	r3, #0
 800b5cc:	d101      	bne.n	800b5d2 <validate+0x4e>
			res = FR_OK;
 800b5ce:	2300      	movs	r3, #0
 800b5d0:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*rfs = (res == FR_OK) ? obj->fs : 0;	/* Return corresponding filesystem object if it is valid */
 800b5d2:	7bfb      	ldrb	r3, [r7, #15]
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d102      	bne.n	800b5de <validate+0x5a>
 800b5d8:	687b      	ldr	r3, [r7, #4]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	e000      	b.n	800b5e0 <validate+0x5c>
 800b5de:	2300      	movs	r3, #0
 800b5e0:	683a      	ldr	r2, [r7, #0]
 800b5e2:	6013      	str	r3, [r2, #0]
	return res;
 800b5e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	3710      	adds	r7, #16
 800b5ea:	46bd      	mov	sp, r7
 800b5ec:	bd80      	pop	{r7, pc}
	...

0800b5f0 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the filesystem object to be registered (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mount option: 0=Do not mount (delayed mount), 1=Mount immediately */
)
{
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b088      	sub	sp, #32
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	60f8      	str	r0, [r7, #12]
 800b5f8:	60b9      	str	r1, [r7, #8]
 800b5fa:	4613      	mov	r3, r2
 800b5fc:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800b5fe:	68bb      	ldr	r3, [r7, #8]
 800b600:	613b      	str	r3, [r7, #16]


	/* Get volume ID (logical drive number) */
	vol = get_ldnumber(&rp);
 800b602:	f107 0310 	add.w	r3, r7, #16
 800b606:	4618      	mov	r0, r3
 800b608:	f7ff fc70 	bl	800aeec <get_ldnumber>
 800b60c:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800b60e:	69fb      	ldr	r3, [r7, #28]
 800b610:	2b00      	cmp	r3, #0
 800b612:	da01      	bge.n	800b618 <f_mount+0x28>
 800b614:	230b      	movs	r3, #11
 800b616:	e02e      	b.n	800b676 <f_mount+0x86>

	cfs = FatFs[vol];			/* Pointer to the filesystem object of the volume */
 800b618:	4a19      	ldr	r2, [pc, #100]	@ (800b680 <f_mount+0x90>)
 800b61a:	69fb      	ldr	r3, [r7, #28]
 800b61c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b620:	61bb      	str	r3, [r7, #24]
	if (cfs) {					/* Unregister current filesystem object */
 800b622:	69bb      	ldr	r3, [r7, #24]
 800b624:	2b00      	cmp	r3, #0
 800b626:	d007      	beq.n	800b638 <f_mount+0x48>
		FatFs[vol] = 0;
 800b628:	4a15      	ldr	r2, [pc, #84]	@ (800b680 <f_mount+0x90>)
 800b62a:	69fb      	ldr	r3, [r7, #28]
 800b62c:	2100      	movs	r1, #0
 800b62e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		clear_share(cfs);
#endif
#if FF_FS_REENTRANT				/* Discard mutex of the current volume */
		ff_mutex_delete(vol);
#endif
		cfs->fs_type = 0;		/* Invalidate the filesystem object to be unregistered */
 800b632:	69bb      	ldr	r3, [r7, #24]
 800b634:	2200      	movs	r2, #0
 800b636:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {					/* Register new filesystem object */
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d00b      	beq.n	800b656 <f_mount+0x66>
		fs->pdrv = LD2PD(vol);	/* Volume hosting physical drive */
 800b63e:	68fb      	ldr	r3, [r7, #12]
 800b640:	69fa      	ldr	r2, [r7, #28]
 800b642:	b2d2      	uxtb	r2, r2
 800b644:	705a      	strb	r2, [r3, #1]
			}
			SysLock = 1;		/* System mutex is ready */
		}
#endif
#endif
		fs->fs_type = 0;		/* Invalidate the new filesystem object */
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	2200      	movs	r2, #0
 800b64a:	701a      	strb	r2, [r3, #0]
		FatFs[vol] = fs;		/* Register it */
 800b64c:	68fa      	ldr	r2, [r7, #12]
 800b64e:	490c      	ldr	r1, [pc, #48]	@ (800b680 <f_mount+0x90>)
 800b650:	69fb      	ldr	r3, [r7, #28]
 800b652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}

	if (opt == 0) return FR_OK;	/* Do not mount now, it will be mounted in subsequent file functions */
 800b656:	79fb      	ldrb	r3, [r7, #7]
 800b658:	2b00      	cmp	r3, #0
 800b65a:	d101      	bne.n	800b660 <f_mount+0x70>
 800b65c:	2300      	movs	r3, #0
 800b65e:	e00a      	b.n	800b676 <f_mount+0x86>

	res = mount_volume(&path, &fs, 0);	/* Force mounted the volume in this function */
 800b660:	f107 010c 	add.w	r1, r7, #12
 800b664:	f107 0308 	add.w	r3, r7, #8
 800b668:	2200      	movs	r2, #0
 800b66a:	4618      	mov	r0, r3
 800b66c:	f7ff fd88 	bl	800b180 <mount_volume>
 800b670:	4603      	mov	r3, r0
 800b672:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800b674:	7dfb      	ldrb	r3, [r7, #23]
}
 800b676:	4618      	mov	r0, r3
 800b678:	3720      	adds	r7, #32
 800b67a:	46bd      	mov	sp, r7
 800b67c:	bd80      	pop	{r7, pc}
 800b67e:	bf00      	nop
 800b680:	24043d34 	.word	0x24043d34

0800b684 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and open mode flags */
)
{
 800b684:	b580      	push	{r7, lr}
 800b686:	b09a      	sub	sp, #104	@ 0x68
 800b688:	af00      	add	r7, sp, #0
 800b68a:	60f8      	str	r0, [r7, #12]
 800b68c:	60b9      	str	r1, [r7, #8]
 800b68e:	4613      	mov	r3, r2
 800b690:	71fb      	strb	r3, [r7, #7]
	DIR dj;
	FATFS *fs;
	DEF_NAMEBUFF


	if (!fp) return FR_INVALID_OBJECT;	/* Reject null pointer */
 800b692:	68fb      	ldr	r3, [r7, #12]
 800b694:	2b00      	cmp	r3, #0
 800b696:	d101      	bne.n	800b69c <f_open+0x18>
 800b698:	2309      	movs	r3, #9
 800b69a:	e176      	b.n	800b98a <f_open+0x306>

	/* Get logical drive number and mount the volume if needed */
	mode &= FF_FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND;
 800b69c:	79fb      	ldrb	r3, [r7, #7]
 800b69e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b6a2:	71fb      	strb	r3, [r7, #7]
	res = mount_volume(&path, &fs, mode);
 800b6a4:	79fa      	ldrb	r2, [r7, #7]
 800b6a6:	f107 0114 	add.w	r1, r7, #20
 800b6aa:	f107 0308 	add.w	r3, r7, #8
 800b6ae:	4618      	mov	r0, r3
 800b6b0:	f7ff fd66 	bl	800b180 <mount_volume>
 800b6b4:	4603      	mov	r3, r0
 800b6b6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

	if (res == FR_OK) {
 800b6ba:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	f040 815a 	bne.w	800b978 <f_open+0x2f4>
		fp->obj.fs = fs;
 800b6c4:	697a      	ldr	r2, [r7, #20]
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	601a      	str	r2, [r3, #0]
		dj.obj.fs = fs;
 800b6ca:	697b      	ldr	r3, [r7, #20]
 800b6cc:	61bb      	str	r3, [r7, #24]
		INIT_NAMEBUFF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800b6ce:	68ba      	ldr	r2, [r7, #8]
 800b6d0:	f107 0318 	add.w	r3, r7, #24
 800b6d4:	4611      	mov	r1, r2
 800b6d6:	4618      	mov	r0, r3
 800b6d8:	f7ff fb7a 	bl	800add0 <follow_path>
 800b6dc:	4603      	mov	r3, r0
 800b6de:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#if !FF_FS_READONLY	/* Read/Write configuration */
		if (res == FR_OK) {
 800b6e2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d107      	bne.n	800b6fa <f_open+0x76>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800b6ea:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800b6ee:	b25b      	sxtb	r3, r3
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	da02      	bge.n	800b6fa <f_open+0x76>
				res = FR_INVALID_NAME;
 800b6f4:	2306      	movs	r3, #6
 800b6f6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				res = chk_share(&dj, (mode & ~FA_READ) ? 1 : 0);	/* Check if the file can be used */
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800b6fa:	79fb      	ldrb	r3, [r7, #7]
 800b6fc:	f003 031c 	and.w	r3, r3, #28
 800b700:	2b00      	cmp	r3, #0
 800b702:	d077      	beq.n	800b7f4 <f_open+0x170>
			if (res != FR_OK) {					/* No file, create new */
 800b704:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b708:	2b00      	cmp	r3, #0
 800b70a:	d010      	beq.n	800b72e <f_open+0xaa>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800b70c:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b710:	2b04      	cmp	r3, #4
 800b712:	d107      	bne.n	800b724 <f_open+0xa0>
#if FF_FS_LOCK
					res = enq_share() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
#else
					res = dir_register(&dj);
 800b714:	f107 0318 	add.w	r3, r7, #24
 800b718:	4618      	mov	r0, r3
 800b71a:	f7fe fed9 	bl	800a4d0 <dir_register>
 800b71e:	4603      	mov	r3, r0
 800b720:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800b724:	79fb      	ldrb	r3, [r7, #7]
 800b726:	f043 0308 	orr.w	r3, r3, #8
 800b72a:	71fb      	strb	r3, [r7, #7]
 800b72c:	e010      	b.n	800b750 <f_open+0xcc>
			}
			else {								/* An object with the same name is already existing */
				if (mode & FA_CREATE_NEW) {
 800b72e:	79fb      	ldrb	r3, [r7, #7]
 800b730:	f003 0304 	and.w	r3, r3, #4
 800b734:	2b00      	cmp	r3, #0
 800b736:	d003      	beq.n	800b740 <f_open+0xbc>
					res = FR_EXIST;				/* Cannot create as new file */
 800b738:	2308      	movs	r3, #8
 800b73a:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800b73e:	e007      	b.n	800b750 <f_open+0xcc>
				} else {
					if (dj.obj.attr & (AM_RDO | AM_DIR)) res = FR_DENIED;	/* Cannot overwrite it (R/O or DIR) */
 800b740:	7fbb      	ldrb	r3, [r7, #30]
 800b742:	f003 0311 	and.w	r3, r3, #17
 800b746:	2b00      	cmp	r3, #0
 800b748:	d002      	beq.n	800b750 <f_open+0xcc>
 800b74a:	2307      	movs	r3, #7
 800b74c:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate the file if overwrite mode */
 800b750:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b754:	2b00      	cmp	r3, #0
 800b756:	d167      	bne.n	800b828 <f_open+0x1a4>
 800b758:	79fb      	ldrb	r3, [r7, #7]
 800b75a:	f003 0308 	and.w	r3, r3, #8
 800b75e:	2b00      	cmp	r3, #0
 800b760:	d062      	beq.n	800b828 <f_open+0x1a4>
				DWORD tm = GET_FATTIME();
 800b762:	4b8c      	ldr	r3, [pc, #560]	@ (800b994 <f_open+0x310>)
 800b764:	65bb      	str	r3, [r7, #88]	@ 0x58
				} else
#endif
				{
					DWORD cl;
					/* Set FAT directory entry initial state */
					st_32(dj.dir + DIR_CrtTime, tm);	/* Set created time */
 800b766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b768:	330e      	adds	r3, #14
 800b76a:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b76c:	4618      	mov	r0, r3
 800b76e:	f7fd fcaa 	bl	80090c6 <st_32>
					st_32(dj.dir + DIR_ModTime, tm);	/* Set modified time (tmp setting) */
 800b772:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b774:	3316      	adds	r3, #22
 800b776:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800b778:	4618      	mov	r0, r3
 800b77a:	f7fd fca4 	bl	80090c6 <st_32>
					cl = ld_clust(fs, dj.dir);			/* Get current cluster chain */
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b782:	4611      	mov	r1, r2
 800b784:	4618      	mov	r0, r3
 800b786:	f7fe faf5 	bl	8009d74 <ld_clust>
 800b78a:	6578      	str	r0, [r7, #84]	@ 0x54
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800b78c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b78e:	330b      	adds	r3, #11
 800b790:	2220      	movs	r2, #32
 800b792:	701a      	strb	r2, [r3, #0]
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800b794:	697b      	ldr	r3, [r7, #20]
 800b796:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b798:	2200      	movs	r2, #0
 800b79a:	4618      	mov	r0, r3
 800b79c:	f7fe fb09 	bl	8009db2 <st_clust>
					st_32(dj.dir + DIR_FileSize, 0);
 800b7a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b7a2:	331c      	adds	r3, #28
 800b7a4:	2100      	movs	r1, #0
 800b7a6:	4618      	mov	r0, r3
 800b7a8:	f7fd fc8d 	bl	80090c6 <st_32>
					fs->wflag = 1;
 800b7ac:	697b      	ldr	r3, [r7, #20]
 800b7ae:	2201      	movs	r2, #1
 800b7b0:	711a      	strb	r2, [r3, #4]
					if (cl != 0) {						/* Remove the cluster chain if exist */
 800b7b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800b7b4:	2b00      	cmp	r3, #0
 800b7b6:	d037      	beq.n	800b828 <f_open+0x1a4>
						LBA_t sc = fs->winsect;
 800b7b8:	697b      	ldr	r3, [r7, #20]
 800b7ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b7bc:	653b      	str	r3, [r7, #80]	@ 0x50

						res = remove_chain(&dj.obj, cl, 0);
 800b7be:	f107 0318 	add.w	r3, r7, #24
 800b7c2:	2200      	movs	r2, #0
 800b7c4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b7c6:	4618      	mov	r0, r3
 800b7c8:	f7fd fffa 	bl	80097c0 <remove_chain>
 800b7cc:	4603      	mov	r3, r0
 800b7ce:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
						if (res == FR_OK) {
 800b7d2:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d126      	bne.n	800b828 <f_open+0x1a4>
							res = move_window(fs, sc);
 800b7da:	697b      	ldr	r3, [r7, #20]
 800b7dc:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800b7de:	4618      	mov	r0, r3
 800b7e0:	f7fd fda0 	bl	8009324 <move_window>
 800b7e4:	4603      	mov	r3, r0
 800b7e6:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800b7ea:	697b      	ldr	r3, [r7, #20]
 800b7ec:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b7ee:	3a01      	subs	r2, #1
 800b7f0:	611a      	str	r2, [r3, #16]
 800b7f2:	e019      	b.n	800b828 <f_open+0x1a4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Is the object exsiting? */
 800b7f4:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b7f8:	2b00      	cmp	r3, #0
 800b7fa:	d115      	bne.n	800b828 <f_open+0x1a4>
				if (dj.obj.attr & AM_DIR) {		/* File open against a directory */
 800b7fc:	7fbb      	ldrb	r3, [r7, #30]
 800b7fe:	f003 0310 	and.w	r3, r3, #16
 800b802:	2b00      	cmp	r3, #0
 800b804:	d003      	beq.n	800b80e <f_open+0x18a>
					res = FR_NO_FILE;
 800b806:	2304      	movs	r3, #4
 800b808:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800b80c:	e00c      	b.n	800b828 <f_open+0x1a4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* Write mode open against R/O file */
 800b80e:	79fb      	ldrb	r3, [r7, #7]
 800b810:	f003 0302 	and.w	r3, r3, #2
 800b814:	2b00      	cmp	r3, #0
 800b816:	d007      	beq.n	800b828 <f_open+0x1a4>
 800b818:	7fbb      	ldrb	r3, [r7, #30]
 800b81a:	f003 0301 	and.w	r3, r3, #1
 800b81e:	2b00      	cmp	r3, #0
 800b820:	d002      	beq.n	800b828 <f_open+0x1a4>
						res = FR_DENIED;
 800b822:	2307      	movs	r3, #7
 800b824:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					}
				}
			}
		}
		if (res == FR_OK) {
 800b828:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b82c:	2b00      	cmp	r3, #0
 800b82e:	d10f      	bne.n	800b850 <f_open+0x1cc>
			if (mode & FA_CREATE_ALWAYS) mode |= FA_MODIFIED;	/* Set file change flag if created or overwritten */
 800b830:	79fb      	ldrb	r3, [r7, #7]
 800b832:	f003 0308 	and.w	r3, r3, #8
 800b836:	2b00      	cmp	r3, #0
 800b838:	d003      	beq.n	800b842 <f_open+0x1be>
 800b83a:	79fb      	ldrb	r3, [r7, #7]
 800b83c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b840:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800b842:	697b      	ldr	r3, [r7, #20]
 800b844:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	621a      	str	r2, [r3, #32]
			fp->dir_ptr = dj.dir;
 800b84a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	625a      	str	r2, [r3, #36]	@ 0x24
				}
			}
		}
#endif

		if (res == FR_OK) {
 800b850:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b854:	2b00      	cmp	r3, #0
 800b856:	f040 808f 	bne.w	800b978 <f_open+0x2f4>
			if (fs->fs_type == FS_EXFAT) {
				init_alloc_info(&fp->obj, &dj);
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800b85a:	697b      	ldr	r3, [r7, #20]
 800b85c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800b85e:	4611      	mov	r1, r2
 800b860:	4618      	mov	r0, r3
 800b862:	f7fe fa87 	bl	8009d74 <ld_clust>
 800b866:	4602      	mov	r2, r0
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_32(dj.dir + DIR_FileSize);
 800b86c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b86e:	331c      	adds	r3, #28
 800b870:	4618      	mov	r0, r3
 800b872:	f7fd fbea 	bl	800904a <ld_32>
 800b876:	4602      	mov	r2, r0
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	60da      	str	r2, [r3, #12]
			}
#if FF_USE_FASTSEEK
			fp->cltbl = 0;		/* Disable fast seek mode */
#endif
			fp->obj.id = fs->id;	/* Set current volume mount ID */
 800b87c:	697b      	ldr	r3, [r7, #20]
 800b87e:	88da      	ldrh	r2, [r3, #6]
 800b880:	68fb      	ldr	r3, [r7, #12]
 800b882:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;	/* Set file access mode */
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	79fa      	ldrb	r2, [r7, #7]
 800b888:	741a      	strb	r2, [r3, #16]
			fp->err = 0;		/* Clear error flag */
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	2200      	movs	r2, #0
 800b88e:	745a      	strb	r2, [r3, #17]
			fp->sect = 0;		/* Invalidate current data sector */
 800b890:	68fb      	ldr	r3, [r7, #12]
 800b892:	2200      	movs	r2, #0
 800b894:	61da      	str	r2, [r3, #28]
			fp->fptr = 0;		/* Set file pointer top of the file */
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	2200      	movs	r2, #0
 800b89a:	615a      	str	r2, [r3, #20]
#if !FF_FS_READONLY
#if !FF_FS_TINY
			memset(fp->buf, 0, sizeof fp->buf);	/* Clear sector buffer */
 800b89c:	68fb      	ldr	r3, [r7, #12]
 800b89e:	3328      	adds	r3, #40	@ 0x28
 800b8a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b8a4:	2100      	movs	r1, #0
 800b8a6:	4618      	mov	r0, r3
 800b8a8:	f013 f918 	bl	801eadc <memset>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800b8ac:	79fb      	ldrb	r3, [r7, #7]
 800b8ae:	f003 0320 	and.w	r3, r3, #32
 800b8b2:	2b00      	cmp	r3, #0
 800b8b4:	d060      	beq.n	800b978 <f_open+0x2f4>
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	68db      	ldr	r3, [r3, #12]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d05c      	beq.n	800b978 <f_open+0x2f4>
				DWORD bcs, clst;
				FSIZE_t ofs;

				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800b8be:	68fb      	ldr	r3, [r7, #12]
 800b8c0:	68da      	ldr	r2, [r3, #12]
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	615a      	str	r2, [r3, #20]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800b8c6:	697b      	ldr	r3, [r7, #20]
 800b8c8:	895b      	ldrh	r3, [r3, #10]
 800b8ca:	025b      	lsls	r3, r3, #9
 800b8cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800b8ce:	68fb      	ldr	r3, [r7, #12]
 800b8d0:	689b      	ldr	r3, [r3, #8]
 800b8d2:	663b      	str	r3, [r7, #96]	@ 0x60
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b8d4:	68fb      	ldr	r3, [r7, #12]
 800b8d6:	68db      	ldr	r3, [r3, #12]
 800b8d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b8da:	e016      	b.n	800b90a <f_open+0x286>
					clst = get_fat(&fp->obj, clst);
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800b8e0:	4618      	mov	r0, r3
 800b8e2:	f7fd fddc 	bl	800949e <get_fat>
 800b8e6:	6638      	str	r0, [r7, #96]	@ 0x60
					if (clst <= 1) res = FR_INT_ERR;
 800b8e8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b8ea:	2b01      	cmp	r3, #1
 800b8ec:	d802      	bhi.n	800b8f4 <f_open+0x270>
 800b8ee:	2302      	movs	r3, #2
 800b8f0:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800b8f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b8f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b8fa:	d102      	bne.n	800b902 <f_open+0x27e>
 800b8fc:	2301      	movs	r3, #1
 800b8fe:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800b902:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b906:	1ad3      	subs	r3, r2, r3
 800b908:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b90a:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d103      	bne.n	800b91a <f_open+0x296>
 800b912:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800b914:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b916:	429a      	cmp	r2, r3
 800b918:	d8e0      	bhi.n	800b8dc <f_open+0x258>
				}
				fp->clust = clst;
 800b91a:	68fb      	ldr	r3, [r7, #12]
 800b91c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800b91e:	619a      	str	r2, [r3, #24]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800b920:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b924:	2b00      	cmp	r3, #0
 800b926:	d127      	bne.n	800b978 <f_open+0x2f4>
 800b928:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b92a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d022      	beq.n	800b978 <f_open+0x2f4>
					LBA_t sec = clst2sect(fs, clst);
 800b932:	697b      	ldr	r3, [r7, #20]
 800b934:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800b936:	4618      	mov	r0, r3
 800b938:	f7fd fd92 	bl	8009460 <clst2sect>
 800b93c:	64b8      	str	r0, [r7, #72]	@ 0x48

					if (sec == 0) {
 800b93e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b940:	2b00      	cmp	r3, #0
 800b942:	d103      	bne.n	800b94c <f_open+0x2c8>
						res = FR_INT_ERR;
 800b944:	2302      	movs	r3, #2
 800b946:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
 800b94a:	e015      	b.n	800b978 <f_open+0x2f4>
					} else {
						fp->sect = sec + (DWORD)(ofs / SS(fs));
 800b94c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b94e:	0a5a      	lsrs	r2, r3, #9
 800b950:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b952:	441a      	add	r2, r3
 800b954:	68fb      	ldr	r3, [r7, #12]
 800b956:	61da      	str	r2, [r3, #28]
#if !FF_FS_TINY
						if (disk_read(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800b958:	697b      	ldr	r3, [r7, #20]
 800b95a:	7858      	ldrb	r0, [r3, #1]
 800b95c:	68fb      	ldr	r3, [r7, #12]
 800b95e:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800b962:	68fb      	ldr	r3, [r7, #12]
 800b964:	69da      	ldr	r2, [r3, #28]
 800b966:	2301      	movs	r3, #1
 800b968:	f7fd fa88 	bl	8008e7c <disk_read>
 800b96c:	4603      	mov	r3, r0
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d002      	beq.n	800b978 <f_open+0x2f4>
 800b972:	2301      	movs	r3, #1
 800b974:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
		}

		FREE_NAMEBUFF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800b978:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800b97c:	2b00      	cmp	r3, #0
 800b97e:	d002      	beq.n	800b986 <f_open+0x302>
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	2200      	movs	r2, #0
 800b984:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800b986:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
}
 800b98a:	4618      	mov	r0, r3
 800b98c:	3768      	adds	r7, #104	@ 0x68
 800b98e:	46bd      	mov	sp, r7
 800b990:	bd80      	pop	{r7, pc}
 800b992:	bf00      	nop
 800b994:	5a210000 	.word	0x5a210000

0800b998 <f_read>:
	FIL* fp, 	/* Open file to be read */
	void* buff,	/* Data buffer to store the read data */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Number of bytes read */
)
{
 800b998:	b580      	push	{r7, lr}
 800b99a:	b08e      	sub	sp, #56	@ 0x38
 800b99c:	af00      	add	r7, sp, #0
 800b99e:	60f8      	str	r0, [r7, #12]
 800b9a0:	60b9      	str	r1, [r7, #8]
 800b9a2:	607a      	str	r2, [r7, #4]
 800b9a4:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	LBA_t sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800b9a6:	68bb      	ldr	r3, [r7, #8]
 800b9a8:	62bb      	str	r3, [r7, #40]	@ 0x28


	*br = 0;	/* Clear read byte counter */
 800b9aa:	683b      	ldr	r3, [r7, #0]
 800b9ac:	2200      	movs	r2, #0
 800b9ae:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800b9b0:	68fb      	ldr	r3, [r7, #12]
 800b9b2:	f107 0214 	add.w	r2, r7, #20
 800b9b6:	4611      	mov	r1, r2
 800b9b8:	4618      	mov	r0, r3
 800b9ba:	f7ff fde3 	bl	800b584 <validate>
 800b9be:	4603      	mov	r3, r0
 800b9c0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800b9c4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b9c8:	2b00      	cmp	r3, #0
 800b9ca:	d107      	bne.n	800b9dc <f_read+0x44>
 800b9cc:	68fb      	ldr	r3, [r7, #12]
 800b9ce:	7c5b      	ldrb	r3, [r3, #17]
 800b9d0:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800b9d4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b9d8:	2b00      	cmp	r3, #0
 800b9da:	d002      	beq.n	800b9e2 <f_read+0x4a>
 800b9dc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800b9e0:	e109      	b.n	800bbf6 <f_read+0x25e>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	7c1b      	ldrb	r3, [r3, #16]
 800b9e6:	f003 0301 	and.w	r3, r3, #1
 800b9ea:	2b00      	cmp	r3, #0
 800b9ec:	d101      	bne.n	800b9f2 <f_read+0x5a>
 800b9ee:	2307      	movs	r3, #7
 800b9f0:	e101      	b.n	800bbf6 <f_read+0x25e>
	remain = fp->obj.objsize - fp->fptr;
 800b9f2:	68fb      	ldr	r3, [r7, #12]
 800b9f4:	68da      	ldr	r2, [r3, #12]
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	695b      	ldr	r3, [r3, #20]
 800b9fa:	1ad3      	subs	r3, r2, r3
 800b9fc:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800b9fe:	687a      	ldr	r2, [r7, #4]
 800ba00:	6a3b      	ldr	r3, [r7, #32]
 800ba02:	429a      	cmp	r2, r3
 800ba04:	f240 80f2 	bls.w	800bbec <f_read+0x254>
 800ba08:	6a3b      	ldr	r3, [r7, #32]
 800ba0a:	607b      	str	r3, [r7, #4]

	for ( ; btr > 0; btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {	/* Repeat until btr bytes read */
 800ba0c:	e0ee      	b.n	800bbec <f_read+0x254>
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	695b      	ldr	r3, [r3, #20]
 800ba12:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba16:	2b00      	cmp	r3, #0
 800ba18:	f040 80ba 	bne.w	800bb90 <f_read+0x1f8>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	695b      	ldr	r3, [r3, #20]
 800ba20:	0a5b      	lsrs	r3, r3, #9
 800ba22:	697a      	ldr	r2, [r7, #20]
 800ba24:	8952      	ldrh	r2, [r2, #10]
 800ba26:	3a01      	subs	r2, #1
 800ba28:	4013      	ands	r3, r2
 800ba2a:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800ba2c:	69fb      	ldr	r3, [r7, #28]
 800ba2e:	2b00      	cmp	r3, #0
 800ba30:	d123      	bne.n	800ba7a <f_read+0xe2>
				DWORD clst;

				if (fp->fptr == 0) {			/* On the top of the file? */
 800ba32:	68fb      	ldr	r3, [r7, #12]
 800ba34:	695b      	ldr	r3, [r3, #20]
 800ba36:	2b00      	cmp	r3, #0
 800ba38:	d103      	bne.n	800ba42 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ba3a:	68fb      	ldr	r3, [r7, #12]
 800ba3c:	689b      	ldr	r3, [r3, #8]
 800ba3e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ba40:	e007      	b.n	800ba52 <f_read+0xba>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800ba42:	68fa      	ldr	r2, [r7, #12]
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	699b      	ldr	r3, [r3, #24]
 800ba48:	4619      	mov	r1, r3
 800ba4a:	4610      	mov	r0, r2
 800ba4c:	f7fd fd27 	bl	800949e <get_fat>
 800ba50:	6278      	str	r0, [r7, #36]	@ 0x24
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800ba52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba54:	2b01      	cmp	r3, #1
 800ba56:	d804      	bhi.n	800ba62 <f_read+0xca>
 800ba58:	68fb      	ldr	r3, [r7, #12]
 800ba5a:	2202      	movs	r2, #2
 800ba5c:	745a      	strb	r2, [r3, #17]
 800ba5e:	2302      	movs	r3, #2
 800ba60:	e0c9      	b.n	800bbf6 <f_read+0x25e>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ba62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba64:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba68:	d104      	bne.n	800ba74 <f_read+0xdc>
 800ba6a:	68fb      	ldr	r3, [r7, #12]
 800ba6c:	2201      	movs	r2, #1
 800ba6e:	745a      	strb	r2, [r3, #17]
 800ba70:	2301      	movs	r3, #1
 800ba72:	e0c0      	b.n	800bbf6 <f_read+0x25e>
				fp->clust = clst;				/* Update current cluster */
 800ba74:	68fb      	ldr	r3, [r7, #12]
 800ba76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba78:	619a      	str	r2, [r3, #24]
			}
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 800ba7a:	697a      	ldr	r2, [r7, #20]
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	699b      	ldr	r3, [r3, #24]
 800ba80:	4619      	mov	r1, r3
 800ba82:	4610      	mov	r0, r2
 800ba84:	f7fd fcec 	bl	8009460 <clst2sect>
 800ba88:	61b8      	str	r0, [r7, #24]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 800ba8a:	69bb      	ldr	r3, [r7, #24]
 800ba8c:	2b00      	cmp	r3, #0
 800ba8e:	d104      	bne.n	800ba9a <f_read+0x102>
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	2202      	movs	r2, #2
 800ba94:	745a      	strb	r2, [r3, #17]
 800ba96:	2302      	movs	r3, #2
 800ba98:	e0ad      	b.n	800bbf6 <f_read+0x25e>
			sect += csect;
 800ba9a:	69ba      	ldr	r2, [r7, #24]
 800ba9c:	69fb      	ldr	r3, [r7, #28]
 800ba9e:	4413      	add	r3, r2
 800baa0:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	0a5b      	lsrs	r3, r3, #9
 800baa6:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (cc > 0) {						/* Read maximum contiguous sectors directly */
 800baa8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d039      	beq.n	800bb22 <f_read+0x18a>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800baae:	69fa      	ldr	r2, [r7, #28]
 800bab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bab2:	4413      	add	r3, r2
 800bab4:	697a      	ldr	r2, [r7, #20]
 800bab6:	8952      	ldrh	r2, [r2, #10]
 800bab8:	4293      	cmp	r3, r2
 800baba:	d905      	bls.n	800bac8 <f_read+0x130>
					cc = fs->csize - csect;
 800babc:	697b      	ldr	r3, [r7, #20]
 800babe:	895b      	ldrh	r3, [r3, #10]
 800bac0:	461a      	mov	r2, r3
 800bac2:	69fb      	ldr	r3, [r7, #28]
 800bac4:	1ad3      	subs	r3, r2, r3
 800bac6:	62fb      	str	r3, [r7, #44]	@ 0x2c
				}
				if (disk_read(fs->pdrv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800bac8:	697b      	ldr	r3, [r7, #20]
 800baca:	7858      	ldrb	r0, [r3, #1]
 800bacc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bace:	69ba      	ldr	r2, [r7, #24]
 800bad0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800bad2:	f7fd f9d3 	bl	8008e7c <disk_read>
 800bad6:	4603      	mov	r3, r0
 800bad8:	2b00      	cmp	r3, #0
 800bada:	d004      	beq.n	800bae6 <f_read+0x14e>
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	2201      	movs	r2, #1
 800bae0:	745a      	strb	r2, [r3, #17]
 800bae2:	2301      	movs	r3, #1
 800bae4:	e087      	b.n	800bbf6 <f_read+0x25e>
#if FF_FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					memcpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800bae6:	68fb      	ldr	r3, [r7, #12]
 800bae8:	7c1b      	ldrb	r3, [r3, #16]
 800baea:	b25b      	sxtb	r3, r3
 800baec:	2b00      	cmp	r3, #0
 800baee:	da14      	bge.n	800bb1a <f_read+0x182>
 800baf0:	68fb      	ldr	r3, [r7, #12]
 800baf2:	69da      	ldr	r2, [r3, #28]
 800baf4:	69bb      	ldr	r3, [r7, #24]
 800baf6:	1ad3      	subs	r3, r2, r3
 800baf8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bafa:	429a      	cmp	r2, r3
 800bafc:	d90d      	bls.n	800bb1a <f_read+0x182>
					memcpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800bafe:	68fb      	ldr	r3, [r7, #12]
 800bb00:	69da      	ldr	r2, [r3, #28]
 800bb02:	69bb      	ldr	r3, [r7, #24]
 800bb04:	1ad3      	subs	r3, r2, r3
 800bb06:	025b      	lsls	r3, r3, #9
 800bb08:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bb0a:	18d0      	adds	r0, r2, r3
 800bb0c:	68fb      	ldr	r3, [r7, #12]
 800bb0e:	3328      	adds	r3, #40	@ 0x28
 800bb10:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bb14:	4619      	mov	r1, r3
 800bb16:	f013 f89e 	bl	801ec56 <memcpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800bb1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800bb1c:	025b      	lsls	r3, r3, #9
 800bb1e:	633b      	str	r3, [r7, #48]	@ 0x30
				continue;
 800bb20:	e050      	b.n	800bbc4 <f_read+0x22c>
			}
#if !FF_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800bb22:	68fb      	ldr	r3, [r7, #12]
 800bb24:	69db      	ldr	r3, [r3, #28]
 800bb26:	69ba      	ldr	r2, [r7, #24]
 800bb28:	429a      	cmp	r2, r3
 800bb2a:	d02e      	beq.n	800bb8a <f_read+0x1f2>
#if !FF_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800bb2c:	68fb      	ldr	r3, [r7, #12]
 800bb2e:	7c1b      	ldrb	r3, [r3, #16]
 800bb30:	b25b      	sxtb	r3, r3
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	da18      	bge.n	800bb68 <f_read+0x1d0>
					if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800bb36:	697b      	ldr	r3, [r7, #20]
 800bb38:	7858      	ldrb	r0, [r3, #1]
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800bb40:	68fb      	ldr	r3, [r7, #12]
 800bb42:	69da      	ldr	r2, [r3, #28]
 800bb44:	2301      	movs	r3, #1
 800bb46:	f7fd f9d3 	bl	8008ef0 <disk_write>
 800bb4a:	4603      	mov	r3, r0
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	d004      	beq.n	800bb5a <f_read+0x1c2>
 800bb50:	68fb      	ldr	r3, [r7, #12]
 800bb52:	2201      	movs	r2, #1
 800bb54:	745a      	strb	r2, [r3, #17]
 800bb56:	2301      	movs	r3, #1
 800bb58:	e04d      	b.n	800bbf6 <f_read+0x25e>
					fp->flag &= (BYTE)~FA_DIRTY;
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	7c1b      	ldrb	r3, [r3, #16]
 800bb5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bb62:	b2da      	uxtb	r2, r3
 800bb64:	68fb      	ldr	r3, [r7, #12]
 800bb66:	741a      	strb	r2, [r3, #16]
				}
#endif
				if (disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800bb68:	697b      	ldr	r3, [r7, #20]
 800bb6a:	7858      	ldrb	r0, [r3, #1]
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800bb72:	2301      	movs	r3, #1
 800bb74:	69ba      	ldr	r2, [r7, #24]
 800bb76:	f7fd f981 	bl	8008e7c <disk_read>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d004      	beq.n	800bb8a <f_read+0x1f2>
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	2201      	movs	r2, #1
 800bb84:	745a      	strb	r2, [r3, #17]
 800bb86:	2301      	movs	r3, #1
 800bb88:	e035      	b.n	800bbf6 <f_read+0x25e>
			}
#endif
			fp->sect = sect;
 800bb8a:	68fb      	ldr	r3, [r7, #12]
 800bb8c:	69ba      	ldr	r2, [r7, #24]
 800bb8e:	61da      	str	r2, [r3, #28]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 800bb90:	68fb      	ldr	r3, [r7, #12]
 800bb92:	695b      	ldr	r3, [r3, #20]
 800bb94:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bb98:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800bb9c:	633b      	str	r3, [r7, #48]	@ 0x30
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800bb9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bba0:	687b      	ldr	r3, [r7, #4]
 800bba2:	429a      	cmp	r2, r3
 800bba4:	d901      	bls.n	800bbaa <f_read+0x212>
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	633b      	str	r3, [r7, #48]	@ 0x30
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		memcpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800bbaa:	68fb      	ldr	r3, [r7, #12]
 800bbac:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800bbb0:	68fb      	ldr	r3, [r7, #12]
 800bbb2:	695b      	ldr	r3, [r3, #20]
 800bbb4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bbb8:	4413      	add	r3, r2
 800bbba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bbbc:	4619      	mov	r1, r3
 800bbbe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbc0:	f013 f849 	bl	801ec56 <memcpy>
	for ( ; btr > 0; btr -= rcnt, *br += rcnt, rbuff += rcnt, fp->fptr += rcnt) {	/* Repeat until btr bytes read */
 800bbc4:	687a      	ldr	r2, [r7, #4]
 800bbc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbc8:	1ad3      	subs	r3, r2, r3
 800bbca:	607b      	str	r3, [r7, #4]
 800bbcc:	683b      	ldr	r3, [r7, #0]
 800bbce:	681a      	ldr	r2, [r3, #0]
 800bbd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbd2:	441a      	add	r2, r3
 800bbd4:	683b      	ldr	r3, [r7, #0]
 800bbd6:	601a      	str	r2, [r3, #0]
 800bbd8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bbda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbdc:	4413      	add	r3, r2
 800bbde:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bbe0:	68fb      	ldr	r3, [r7, #12]
 800bbe2:	695a      	ldr	r2, [r3, #20]
 800bbe4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bbe6:	441a      	add	r2, r3
 800bbe8:	68fb      	ldr	r3, [r7, #12]
 800bbea:	615a      	str	r2, [r3, #20]
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	2b00      	cmp	r3, #0
 800bbf0:	f47f af0d 	bne.w	800ba0e <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800bbf4:	2300      	movs	r3, #0
}
 800bbf6:	4618      	mov	r0, r3
 800bbf8:	3738      	adds	r7, #56	@ 0x38
 800bbfa:	46bd      	mov	sp, r7
 800bbfc:	bd80      	pop	{r7, pc}

0800bbfe <f_write>:
	FIL* fp,			/* Open file to be written */
	const void* buff,	/* Data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Number of bytes written */
)
{
 800bbfe:	b580      	push	{r7, lr}
 800bc00:	b08c      	sub	sp, #48	@ 0x30
 800bc02:	af00      	add	r7, sp, #0
 800bc04:	60f8      	str	r0, [r7, #12]
 800bc06:	60b9      	str	r1, [r7, #8]
 800bc08:	607a      	str	r2, [r7, #4]
 800bc0a:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst;
	LBA_t sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 800bc0c:	68bb      	ldr	r3, [r7, #8]
 800bc0e:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 800bc10:	683b      	ldr	r3, [r7, #0]
 800bc12:	2200      	movs	r2, #0
 800bc14:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 800bc16:	68fb      	ldr	r3, [r7, #12]
 800bc18:	f107 0210 	add.w	r2, r7, #16
 800bc1c:	4611      	mov	r1, r2
 800bc1e:	4618      	mov	r0, r3
 800bc20:	f7ff fcb0 	bl	800b584 <validate>
 800bc24:	4603      	mov	r3, r0
 800bc26:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800bc2a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d107      	bne.n	800bc42 <f_write+0x44>
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	7c5b      	ldrb	r3, [r3, #17]
 800bc36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800bc3a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bc3e:	2b00      	cmp	r3, #0
 800bc40:	d002      	beq.n	800bc48 <f_write+0x4a>
 800bc42:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bc46:	e13f      	b.n	800bec8 <f_write+0x2ca>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 800bc48:	68fb      	ldr	r3, [r7, #12]
 800bc4a:	7c1b      	ldrb	r3, [r3, #16]
 800bc4c:	f003 0302 	and.w	r3, r3, #2
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d101      	bne.n	800bc58 <f_write+0x5a>
 800bc54:	2307      	movs	r3, #7
 800bc56:	e137      	b.n	800bec8 <f_write+0x2ca>

	/* Check fptr wrap-around (file size cannot reach 4 GiB at FAT volume) */
	if ((!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	695a      	ldr	r2, [r3, #20]
 800bc5c:	687b      	ldr	r3, [r7, #4]
 800bc5e:	441a      	add	r2, r3
 800bc60:	68fb      	ldr	r3, [r7, #12]
 800bc62:	695b      	ldr	r3, [r3, #20]
 800bc64:	429a      	cmp	r2, r3
 800bc66:	f080 8121 	bcs.w	800beac <f_write+0x2ae>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 800bc6a:	68fb      	ldr	r3, [r7, #12]
 800bc6c:	695b      	ldr	r3, [r3, #20]
 800bc6e:	43db      	mvns	r3, r3
 800bc70:	607b      	str	r3, [r7, #4]
	}

	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 800bc72:	e11b      	b.n	800beac <f_write+0x2ae>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	695b      	ldr	r3, [r3, #20]
 800bc78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bc7c:	2b00      	cmp	r3, #0
 800bc7e:	f040 80d7 	bne.w	800be30 <f_write+0x232>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 800bc82:	68fb      	ldr	r3, [r7, #12]
 800bc84:	695b      	ldr	r3, [r3, #20]
 800bc86:	0a5b      	lsrs	r3, r3, #9
 800bc88:	693a      	ldr	r2, [r7, #16]
 800bc8a:	8952      	ldrh	r2, [r2, #10]
 800bc8c:	3a01      	subs	r2, #1
 800bc8e:	4013      	ands	r3, r2
 800bc90:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 800bc92:	69bb      	ldr	r3, [r7, #24]
 800bc94:	2b00      	cmp	r3, #0
 800bc96:	d137      	bne.n	800bd08 <f_write+0x10a>
				if (fp->fptr == 0) {		/* On the top of the file? */
 800bc98:	68fb      	ldr	r3, [r7, #12]
 800bc9a:	695b      	ldr	r3, [r3, #20]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d10c      	bne.n	800bcba <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 800bca0:	68fb      	ldr	r3, [r7, #12]
 800bca2:	689b      	ldr	r3, [r3, #8]
 800bca4:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 800bca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d10e      	bne.n	800bcca <f_write+0xcc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 800bcac:	68fb      	ldr	r3, [r7, #12]
 800bcae:	2100      	movs	r1, #0
 800bcb0:	4618      	mov	r0, r3
 800bcb2:	f7fd fdea 	bl	800988a <create_chain>
 800bcb6:	62b8      	str	r0, [r7, #40]	@ 0x28
 800bcb8:	e007      	b.n	800bcca <f_write+0xcc>
					if (fp->cltbl) {
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 800bcba:	68fa      	ldr	r2, [r7, #12]
 800bcbc:	68fb      	ldr	r3, [r7, #12]
 800bcbe:	699b      	ldr	r3, [r3, #24]
 800bcc0:	4619      	mov	r1, r3
 800bcc2:	4610      	mov	r0, r2
 800bcc4:	f7fd fde1 	bl	800988a <create_chain>
 800bcc8:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800bcca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bccc:	2b00      	cmp	r3, #0
 800bcce:	f000 80f2 	beq.w	800beb6 <f_write+0x2b8>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 800bcd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bcd4:	2b01      	cmp	r3, #1
 800bcd6:	d104      	bne.n	800bce2 <f_write+0xe4>
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	2202      	movs	r2, #2
 800bcdc:	745a      	strb	r2, [r3, #17]
 800bcde:	2302      	movs	r3, #2
 800bce0:	e0f2      	b.n	800bec8 <f_write+0x2ca>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800bce2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bce4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bce8:	d104      	bne.n	800bcf4 <f_write+0xf6>
 800bcea:	68fb      	ldr	r3, [r7, #12]
 800bcec:	2201      	movs	r2, #1
 800bcee:	745a      	strb	r2, [r3, #17]
 800bcf0:	2301      	movs	r3, #1
 800bcf2:	e0e9      	b.n	800bec8 <f_write+0x2ca>
				fp->clust = clst;			/* Update current cluster */
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bcf8:	619a      	str	r2, [r3, #24]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	689b      	ldr	r3, [r3, #8]
 800bcfe:	2b00      	cmp	r3, #0
 800bd00:	d102      	bne.n	800bd08 <f_write+0x10a>
 800bd02:	68fb      	ldr	r3, [r7, #12]
 800bd04:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800bd06:	609a      	str	r2, [r3, #8]
			}
#if FF_FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 800bd08:	68fb      	ldr	r3, [r7, #12]
 800bd0a:	7c1b      	ldrb	r3, [r3, #16]
 800bd0c:	b25b      	sxtb	r3, r3
 800bd0e:	2b00      	cmp	r3, #0
 800bd10:	da18      	bge.n	800bd44 <f_write+0x146>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800bd12:	693b      	ldr	r3, [r7, #16]
 800bd14:	7858      	ldrb	r0, [r3, #1]
 800bd16:	68fb      	ldr	r3, [r7, #12]
 800bd18:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800bd1c:	68fb      	ldr	r3, [r7, #12]
 800bd1e:	69da      	ldr	r2, [r3, #28]
 800bd20:	2301      	movs	r3, #1
 800bd22:	f7fd f8e5 	bl	8008ef0 <disk_write>
 800bd26:	4603      	mov	r3, r0
 800bd28:	2b00      	cmp	r3, #0
 800bd2a:	d004      	beq.n	800bd36 <f_write+0x138>
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	2201      	movs	r2, #1
 800bd30:	745a      	strb	r2, [r3, #17]
 800bd32:	2301      	movs	r3, #1
 800bd34:	e0c8      	b.n	800bec8 <f_write+0x2ca>
				fp->flag &= (BYTE)~FA_DIRTY;
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	7c1b      	ldrb	r3, [r3, #16]
 800bd3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bd3e:	b2da      	uxtb	r2, r3
 800bd40:	68fb      	ldr	r3, [r7, #12]
 800bd42:	741a      	strb	r2, [r3, #16]
			}
#endif
			sect = clst2sect(fs, fp->clust);	/* Get current sector */
 800bd44:	693a      	ldr	r2, [r7, #16]
 800bd46:	68fb      	ldr	r3, [r7, #12]
 800bd48:	699b      	ldr	r3, [r3, #24]
 800bd4a:	4619      	mov	r1, r3
 800bd4c:	4610      	mov	r0, r2
 800bd4e:	f7fd fb87 	bl	8009460 <clst2sect>
 800bd52:	6178      	str	r0, [r7, #20]
			if (sect == 0) ABORT(fs, FR_INT_ERR);
 800bd54:	697b      	ldr	r3, [r7, #20]
 800bd56:	2b00      	cmp	r3, #0
 800bd58:	d104      	bne.n	800bd64 <f_write+0x166>
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	2202      	movs	r2, #2
 800bd5e:	745a      	strb	r2, [r3, #17]
 800bd60:	2302      	movs	r3, #2
 800bd62:	e0b1      	b.n	800bec8 <f_write+0x2ca>
			sect += csect;
 800bd64:	697a      	ldr	r2, [r7, #20]
 800bd66:	69bb      	ldr	r3, [r7, #24]
 800bd68:	4413      	add	r3, r2
 800bd6a:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 800bd6c:	687b      	ldr	r3, [r7, #4]
 800bd6e:	0a5b      	lsrs	r3, r3, #9
 800bd70:	623b      	str	r3, [r7, #32]
			if (cc > 0) {					/* Write maximum contiguous sectors directly */
 800bd72:	6a3b      	ldr	r3, [r7, #32]
 800bd74:	2b00      	cmp	r3, #0
 800bd76:	d03c      	beq.n	800bdf2 <f_write+0x1f4>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800bd78:	69ba      	ldr	r2, [r7, #24]
 800bd7a:	6a3b      	ldr	r3, [r7, #32]
 800bd7c:	4413      	add	r3, r2
 800bd7e:	693a      	ldr	r2, [r7, #16]
 800bd80:	8952      	ldrh	r2, [r2, #10]
 800bd82:	4293      	cmp	r3, r2
 800bd84:	d905      	bls.n	800bd92 <f_write+0x194>
					cc = fs->csize - csect;
 800bd86:	693b      	ldr	r3, [r7, #16]
 800bd88:	895b      	ldrh	r3, [r3, #10]
 800bd8a:	461a      	mov	r2, r3
 800bd8c:	69bb      	ldr	r3, [r7, #24]
 800bd8e:	1ad3      	subs	r3, r2, r3
 800bd90:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->pdrv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800bd92:	693b      	ldr	r3, [r7, #16]
 800bd94:	7858      	ldrb	r0, [r3, #1]
 800bd96:	6a3b      	ldr	r3, [r7, #32]
 800bd98:	697a      	ldr	r2, [r7, #20]
 800bd9a:	69f9      	ldr	r1, [r7, #28]
 800bd9c:	f7fd f8a8 	bl	8008ef0 <disk_write>
 800bda0:	4603      	mov	r3, r0
 800bda2:	2b00      	cmp	r3, #0
 800bda4:	d004      	beq.n	800bdb0 <f_write+0x1b2>
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	2201      	movs	r2, #1
 800bdaa:	745a      	strb	r2, [r3, #17]
 800bdac:	2301      	movs	r3, #1
 800bdae:	e08b      	b.n	800bec8 <f_write+0x2ca>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					memcpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	69da      	ldr	r2, [r3, #28]
 800bdb4:	697b      	ldr	r3, [r7, #20]
 800bdb6:	1ad3      	subs	r3, r2, r3
 800bdb8:	6a3a      	ldr	r2, [r7, #32]
 800bdba:	429a      	cmp	r2, r3
 800bdbc:	d915      	bls.n	800bdea <f_write+0x1ec>
					memcpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 800bdbe:	68fb      	ldr	r3, [r7, #12]
 800bdc0:	f103 0028 	add.w	r0, r3, #40	@ 0x28
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	69da      	ldr	r2, [r3, #28]
 800bdc8:	697b      	ldr	r3, [r7, #20]
 800bdca:	1ad3      	subs	r3, r2, r3
 800bdcc:	025b      	lsls	r3, r3, #9
 800bdce:	69fa      	ldr	r2, [r7, #28]
 800bdd0:	4413      	add	r3, r2
 800bdd2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800bdd6:	4619      	mov	r1, r3
 800bdd8:	f012 ff3d 	bl	801ec56 <memcpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	7c1b      	ldrb	r3, [r3, #16]
 800bde0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bde4:	b2da      	uxtb	r2, r3
 800bde6:	68fb      	ldr	r3, [r7, #12]
 800bde8:	741a      	strb	r2, [r3, #16]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 800bdea:	6a3b      	ldr	r3, [r7, #32]
 800bdec:	025b      	lsls	r3, r3, #9
 800bdee:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 800bdf0:	e03f      	b.n	800be72 <f_write+0x274>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800bdf2:	68fb      	ldr	r3, [r7, #12]
 800bdf4:	69db      	ldr	r3, [r3, #28]
 800bdf6:	697a      	ldr	r2, [r7, #20]
 800bdf8:	429a      	cmp	r2, r3
 800bdfa:	d016      	beq.n	800be2a <f_write+0x22c>
				fp->fptr < fp->obj.objsize &&
 800bdfc:	68fb      	ldr	r3, [r7, #12]
 800bdfe:	695a      	ldr	r2, [r3, #20]
 800be00:	68fb      	ldr	r3, [r7, #12]
 800be02:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 800be04:	429a      	cmp	r2, r3
 800be06:	d210      	bcs.n	800be2a <f_write+0x22c>
				disk_read(fs->pdrv, fp->buf, sect, 1) != RES_OK) {
 800be08:	693b      	ldr	r3, [r7, #16]
 800be0a:	7858      	ldrb	r0, [r3, #1]
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800be12:	2301      	movs	r3, #1
 800be14:	697a      	ldr	r2, [r7, #20]
 800be16:	f7fd f831 	bl	8008e7c <disk_read>
 800be1a:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800be1c:	2b00      	cmp	r3, #0
 800be1e:	d004      	beq.n	800be2a <f_write+0x22c>
					ABORT(fs, FR_DISK_ERR);
 800be20:	68fb      	ldr	r3, [r7, #12]
 800be22:	2201      	movs	r2, #1
 800be24:	745a      	strb	r2, [r3, #17]
 800be26:	2301      	movs	r3, #1
 800be28:	e04e      	b.n	800bec8 <f_write+0x2ca>
			}
#endif
			fp->sect = sect;
 800be2a:	68fb      	ldr	r3, [r7, #12]
 800be2c:	697a      	ldr	r2, [r7, #20]
 800be2e:	61da      	str	r2, [r3, #28]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes remains in the sector */
 800be30:	68fb      	ldr	r3, [r7, #12]
 800be32:	695b      	ldr	r3, [r3, #20]
 800be34:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be38:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800be3c:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800be3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	429a      	cmp	r2, r3
 800be44:	d901      	bls.n	800be4a <f_write+0x24c>
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	627b      	str	r3, [r7, #36]	@ 0x24
#if FF_FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		memcpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		memcpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 800be4a:	68fb      	ldr	r3, [r7, #12]
 800be4c:	f103 0228 	add.w	r2, r3, #40	@ 0x28
 800be50:	68fb      	ldr	r3, [r7, #12]
 800be52:	695b      	ldr	r3, [r3, #20]
 800be54:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800be58:	4413      	add	r3, r2
 800be5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be5c:	69f9      	ldr	r1, [r7, #28]
 800be5e:	4618      	mov	r0, r3
 800be60:	f012 fef9 	bl	801ec56 <memcpy>
		fp->flag |= FA_DIRTY;
 800be64:	68fb      	ldr	r3, [r7, #12]
 800be66:	7c1b      	ldrb	r3, [r3, #16]
 800be68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800be6c:	b2da      	uxtb	r2, r3
 800be6e:	68fb      	ldr	r3, [r7, #12]
 800be70:	741a      	strb	r2, [r3, #16]
	for ( ; btw > 0; btw -= wcnt, *bw += wcnt, wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize) {	/* Repeat until all data written */
 800be72:	687a      	ldr	r2, [r7, #4]
 800be74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be76:	1ad3      	subs	r3, r2, r3
 800be78:	607b      	str	r3, [r7, #4]
 800be7a:	683b      	ldr	r3, [r7, #0]
 800be7c:	681a      	ldr	r2, [r3, #0]
 800be7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be80:	441a      	add	r2, r3
 800be82:	683b      	ldr	r3, [r7, #0]
 800be84:	601a      	str	r2, [r3, #0]
 800be86:	69fa      	ldr	r2, [r7, #28]
 800be88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be8a:	4413      	add	r3, r2
 800be8c:	61fb      	str	r3, [r7, #28]
 800be8e:	68fb      	ldr	r3, [r7, #12]
 800be90:	695a      	ldr	r2, [r3, #20]
 800be92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be94:	441a      	add	r2, r3
 800be96:	68fb      	ldr	r3, [r7, #12]
 800be98:	615a      	str	r2, [r3, #20]
 800be9a:	68fb      	ldr	r3, [r7, #12]
 800be9c:	68da      	ldr	r2, [r3, #12]
 800be9e:	68fb      	ldr	r3, [r7, #12]
 800bea0:	695b      	ldr	r3, [r3, #20]
 800bea2:	429a      	cmp	r2, r3
 800bea4:	bf38      	it	cc
 800bea6:	461a      	movcc	r2, r3
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	60da      	str	r2, [r3, #12]
 800beac:	687b      	ldr	r3, [r7, #4]
 800beae:	2b00      	cmp	r3, #0
 800beb0:	f47f aee0 	bne.w	800bc74 <f_write+0x76>
 800beb4:	e000      	b.n	800beb8 <f_write+0x2ba>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 800beb6:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	7c1b      	ldrb	r3, [r3, #16]
 800bebc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bec0:	b2da      	uxtb	r2, r3
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	741a      	strb	r2, [r3, #16]

	LEAVE_FF(fs, FR_OK);
 800bec6:	2300      	movs	r3, #0
}
 800bec8:	4618      	mov	r0, r3
 800beca:	3730      	adds	r7, #48	@ 0x30
 800becc:	46bd      	mov	sp, r7
 800bece:	bd80      	pop	{r7, pc}

0800bed0 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Open file to be synced */
)
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b086      	sub	sp, #24
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	f107 020c 	add.w	r2, r7, #12
 800bede:	4611      	mov	r1, r2
 800bee0:	4618      	mov	r0, r3
 800bee2:	f7ff fb4f 	bl	800b584 <validate>
 800bee6:	4603      	mov	r3, r0
 800bee8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800beea:	7dfb      	ldrb	r3, [r7, #23]
 800beec:	2b00      	cmp	r3, #0
 800beee:	d165      	bne.n	800bfbc <f_sync+0xec>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	7c1b      	ldrb	r3, [r3, #16]
 800bef4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bef8:	2b00      	cmp	r3, #0
 800befa:	d05f      	beq.n	800bfbc <f_sync+0xec>
#if !FF_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	7c1b      	ldrb	r3, [r3, #16]
 800bf00:	b25b      	sxtb	r3, r3
 800bf02:	2b00      	cmp	r3, #0
 800bf04:	da15      	bge.n	800bf32 <f_sync+0x62>
				if (disk_write(fs->pdrv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800bf06:	68fb      	ldr	r3, [r7, #12]
 800bf08:	7858      	ldrb	r0, [r3, #1]
 800bf0a:	687b      	ldr	r3, [r7, #4]
 800bf0c:	f103 0128 	add.w	r1, r3, #40	@ 0x28
 800bf10:	687b      	ldr	r3, [r7, #4]
 800bf12:	69da      	ldr	r2, [r3, #28]
 800bf14:	2301      	movs	r3, #1
 800bf16:	f7fc ffeb 	bl	8008ef0 <disk_write>
 800bf1a:	4603      	mov	r3, r0
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	d001      	beq.n	800bf24 <f_sync+0x54>
 800bf20:	2301      	movs	r3, #1
 800bf22:	e04c      	b.n	800bfbe <f_sync+0xee>
				fp->flag &= (BYTE)~FA_DIRTY;
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	7c1b      	ldrb	r3, [r3, #16]
 800bf28:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bf2c:	b2da      	uxtb	r2, r3
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	741a      	strb	r2, [r3, #16]
					FREE_NAMEBUFF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800bf32:	68fa      	ldr	r2, [r7, #12]
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	6a1b      	ldr	r3, [r3, #32]
 800bf38:	4619      	mov	r1, r3
 800bf3a:	4610      	mov	r0, r2
 800bf3c:	f7fd f9f2 	bl	8009324 <move_window>
 800bf40:	4603      	mov	r3, r0
 800bf42:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800bf44:	7dfb      	ldrb	r3, [r7, #23]
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	d138      	bne.n	800bfbc <f_sync+0xec>
					BYTE *dir = fp->dir_ptr;
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf4e:	613b      	str	r3, [r7, #16]

					dir[DIR_Attr] |= AM_ARC;					/* Set archive attribute to indicate that the file has been changed */
 800bf50:	693b      	ldr	r3, [r7, #16]
 800bf52:	330b      	adds	r3, #11
 800bf54:	781a      	ldrb	r2, [r3, #0]
 800bf56:	693b      	ldr	r3, [r7, #16]
 800bf58:	330b      	adds	r3, #11
 800bf5a:	f042 0220 	orr.w	r2, r2, #32
 800bf5e:	b2d2      	uxtb	r2, r2
 800bf60:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);	/* Update file allocation information  */
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	6818      	ldr	r0, [r3, #0]
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	689b      	ldr	r3, [r3, #8]
 800bf6a:	461a      	mov	r2, r3
 800bf6c:	6939      	ldr	r1, [r7, #16]
 800bf6e:	f7fd ff20 	bl	8009db2 <st_clust>
					st_32(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800bf72:	693b      	ldr	r3, [r7, #16]
 800bf74:	f103 021c 	add.w	r2, r3, #28
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	68db      	ldr	r3, [r3, #12]
 800bf7c:	4619      	mov	r1, r3
 800bf7e:	4610      	mov	r0, r2
 800bf80:	f7fd f8a1 	bl	80090c6 <st_32>
					st_32(dir + DIR_ModTime, GET_FATTIME());	/* Update modified time */
 800bf84:	693b      	ldr	r3, [r7, #16]
 800bf86:	3316      	adds	r3, #22
 800bf88:	490f      	ldr	r1, [pc, #60]	@ (800bfc8 <f_sync+0xf8>)
 800bf8a:	4618      	mov	r0, r3
 800bf8c:	f7fd f89b 	bl	80090c6 <st_32>
					st_16(dir + DIR_LstAccDate, 0);				/* Invalidate last access date */
 800bf90:	693b      	ldr	r3, [r7, #16]
 800bf92:	3312      	adds	r3, #18
 800bf94:	2100      	movs	r1, #0
 800bf96:	4618      	mov	r0, r3
 800bf98:	f7fd f87a 	bl	8009090 <st_16>
					fs->wflag = 1;
 800bf9c:	68fb      	ldr	r3, [r7, #12]
 800bf9e:	2201      	movs	r2, #1
 800bfa0:	711a      	strb	r2, [r3, #4]
					res = sync_fs(fs);							/* Restore it to the directory */
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	4618      	mov	r0, r3
 800bfa6:	f7fd f9eb 	bl	8009380 <sync_fs>
 800bfaa:	4603      	mov	r3, r0
 800bfac:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	7c1b      	ldrb	r3, [r3, #16]
 800bfb2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800bfb6:	b2da      	uxtb	r2, r3
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	741a      	strb	r2, [r3, #16]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800bfbc:	7dfb      	ldrb	r3, [r7, #23]
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	3718      	adds	r7, #24
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	bd80      	pop	{r7, pc}
 800bfc6:	bf00      	nop
 800bfc8:	5a210000 	.word	0x5a210000

0800bfcc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Open file to be closed */
)
{
 800bfcc:	b580      	push	{r7, lr}
 800bfce:	b084      	sub	sp, #16
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !FF_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800bfd4:	6878      	ldr	r0, [r7, #4]
 800bfd6:	f7ff ff7b 	bl	800bed0 <f_sync>
 800bfda:	4603      	mov	r3, r0
 800bfdc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800bfde:	7bfb      	ldrb	r3, [r7, #15]
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	d10e      	bne.n	800c002 <f_close+0x36>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	f107 0208 	add.w	r2, r7, #8
 800bfea:	4611      	mov	r1, r2
 800bfec:	4618      	mov	r0, r3
 800bfee:	f7ff fac9 	bl	800b584 <validate>
 800bff2:	4603      	mov	r3, r0
 800bff4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800bff6:	7bfb      	ldrb	r3, [r7, #15]
 800bff8:	2b00      	cmp	r3, #0
 800bffa:	d102      	bne.n	800c002 <f_close+0x36>
#if FF_FS_LOCK
			res = dec_share(fp->obj.lockid);		/* Decrement file open counter */
			if (res == FR_OK) fp->obj.fs = 0;	/* Invalidate file object */
#else
			fp->obj.fs = 0;	/* Invalidate file object */
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2200      	movs	r2, #0
 800c000:	601a      	str	r2, [r3, #0]
#if FF_FS_REENTRANT
			unlock_volume(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800c002:	7bfb      	ldrb	r3, [r7, #15]
}
 800c004:	4618      	mov	r0, r3
 800c006:	3710      	adds	r7, #16
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}

0800c00c <f_chdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_chdir (
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800c00c:	b590      	push	{r4, r7, lr}
 800c00e:	b091      	sub	sp, #68	@ 0x44
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
	DIR dj;
	FATFS *fs;
	DEF_NAMEBUFF


	res = mount_volume(&path, &fs, 0);	/* Get logical drive and mount the volume if needed */
 800c014:	f107 0108 	add.w	r1, r7, #8
 800c018:	1d3b      	adds	r3, r7, #4
 800c01a:	2200      	movs	r2, #0
 800c01c:	4618      	mov	r0, r3
 800c01e:	f7ff f8af 	bl	800b180 <mount_volume>
 800c022:	4603      	mov	r3, r0
 800c024:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) {
 800c028:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	d131      	bne.n	800c094 <f_chdir+0x88>
		dj.obj.fs = fs;
 800c030:	68bb      	ldr	r3, [r7, #8]
 800c032:	60fb      	str	r3, [r7, #12]
		INIT_NAMEBUFF(fs);
		res = follow_path(&dj, path);		/* Follow the path */
 800c034:	687a      	ldr	r2, [r7, #4]
 800c036:	f107 030c 	add.w	r3, r7, #12
 800c03a:	4611      	mov	r1, r2
 800c03c:	4618      	mov	r0, r3
 800c03e:	f7fe fec7 	bl	800add0 <follow_path>
 800c042:	4603      	mov	r3, r0
 800c044:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if (res == FR_OK) {					/* Follow completed */
 800c048:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c04c:	2b00      	cmp	r3, #0
 800c04e:	d11a      	bne.n	800c086 <f_chdir+0x7a>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Is it the start directory itself? */
 800c050:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c054:	b25b      	sxtb	r3, r3
 800c056:	2b00      	cmp	r3, #0
 800c058:	da03      	bge.n	800c062 <f_chdir+0x56>
#if FF_FS_EXFAT
				if (fs->fs_type == FS_EXFAT) {
					memcpy(&fs->xcwds, &fs->xcwds2, sizeof fs->xcwds);
				}
#endif
				fs->cdir = dj.obj.sclust;
 800c05a:	68bb      	ldr	r3, [r7, #8]
 800c05c:	697a      	ldr	r2, [r7, #20]
 800c05e:	619a      	str	r2, [r3, #24]
 800c060:	e011      	b.n	800c086 <f_chdir+0x7a>
			} else {
				if (dj.obj.attr & AM_DIR) {	/* It is a sub-directory */
 800c062:	7cbb      	ldrb	r3, [r7, #18]
 800c064:	f003 0310 	and.w	r3, r3, #16
 800c068:	2b00      	cmp	r3, #0
 800c06a:	d009      	beq.n	800c080 <f_chdir+0x74>
						memcpy(&fs->xcwds, &fs->xcwds2, sizeof fs->xcwds);
						fs->cdir = fs->xcwds.tbl[fs->xcwds.depth].d_scl;	/* Sub-directory cluster */
					} else
#endif
					{
						fs->cdir = ld_clust(fs, dj.dir);	/* Sub-directory cluster */
 800c06c:	68bb      	ldr	r3, [r7, #8]
 800c06e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800c070:	68bc      	ldr	r4, [r7, #8]
 800c072:	4611      	mov	r1, r2
 800c074:	4618      	mov	r0, r3
 800c076:	f7fd fe7d 	bl	8009d74 <ld_clust>
 800c07a:	4603      	mov	r3, r0
 800c07c:	61a3      	str	r3, [r4, #24]
 800c07e:	e002      	b.n	800c086 <f_chdir+0x7a>
					}
				} else {
					res = FR_NO_PATH;		/* Reached but a file */
 800c080:	2305      	movs	r3, #5
 800c082:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
				}
			}
		}
		FREE_NAMEBUFF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800c086:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c08a:	2b04      	cmp	r3, #4
 800c08c:	d102      	bne.n	800c094 <f_chdir+0x88>
 800c08e:	2305      	movs	r3, #5
 800c090:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
			CurrVol = (BYTE)i;
		}
#endif
	}

	LEAVE_FF(fs, res);
 800c094:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800c098:	4618      	mov	r0, r3
 800c09a:	3744      	adds	r7, #68	@ 0x44
 800c09c:	46bd      	mov	sp, r7
 800c09e:	bd90      	pop	{r4, r7, pc}

0800c0a0 <f_getcwd>:

FRESULT f_getcwd (
	TCHAR* buff,	/* Pointer to the buffer to store the current direcotry path */
	UINT len		/* Size of buff in unit of TCHAR */
)
{
 800c0a0:	b580      	push	{r7, lr}
 800c0a2:	b0da      	sub	sp, #360	@ 0x168
 800c0a4:	af00      	add	r7, sp, #0
 800c0a6:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800c0aa:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800c0ae:	6018      	str	r0, [r3, #0]
 800c0b0:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800c0b4:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800c0b8:	6019      	str	r1, [r3, #0]
#endif
	FILINFO fno;
	DEF_NAMEBUFF


	buff[0] = 0;	/* A null str to get current drive */
 800c0ba:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800c0be:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800c0c2:	681b      	ldr	r3, [r3, #0]
 800c0c4:	2200      	movs	r2, #0
 800c0c6:	701a      	strb	r2, [r3, #0]
	res = mount_volume((const TCHAR**)&buff, &fs, 0);
 800c0c8:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 800c0cc:	1d3b      	adds	r3, r7, #4
 800c0ce:	2200      	movs	r2, #0
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	f7ff f855 	bl	800b180 <mount_volume>
 800c0d6:	4603      	mov	r3, r0
 800c0d8:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
	if (res == FR_OK) {
 800c0dc:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800c0e0:	2b00      	cmp	r3, #0
 800c0e2:	f040 812b 	bne.w	800c33c <f_getcwd+0x29c>
		dj.obj.fs = fs;
 800c0e6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c0ea:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
			}
		}
		else
#endif
		{	/* On the FAT/FAT32 volume */
			TCHAR *tp = buff;
 800c0ee:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800c0f2:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800c0f6:	681b      	ldr	r3, [r3, #0]
 800c0f8:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
			UINT i, nl;
			DWORD ccl;

			/* Follow parent directories toward the root directory and create the cwd path */
			i = len;			/* Bottom of buffer (directory stack base) */
 800c0fc:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800c100:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800c104:	681b      	ldr	r3, [r3, #0]
 800c106:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
			dj.obj.sclust = fs->cdir;				/* Start to follow upper directory from current directory */
 800c10a:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c10e:	699b      	ldr	r3, [r3, #24]
 800c110:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
			while ((ccl = dj.obj.sclust) != 0) {	/* Repeat while current directory is a sub-directory */
 800c114:	e0c2      	b.n	800c29c <f_getcwd+0x1fc>
				res = dir_sdi(&dj, 1 * SZDIRE);		/* Get parent directory */
 800c116:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800c11a:	2120      	movs	r1, #32
 800c11c:	4618      	mov	r0, r3
 800c11e:	f7fd fcd1 	bl	8009ac4 <dir_sdi>
 800c122:	4603      	mov	r3, r0
 800c124:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
				if (res != FR_OK) break;
 800c128:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800c12c:	2b00      	cmp	r3, #0
 800c12e:	f040 80bf 	bne.w	800c2b0 <f_getcwd+0x210>
				res = move_window(fs, dj.sect);
 800c132:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c136:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 800c13a:	4611      	mov	r1, r2
 800c13c:	4618      	mov	r0, r3
 800c13e:	f7fd f8f1 	bl	8009324 <move_window>
 800c142:	4603      	mov	r3, r0
 800c144:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
				if (res != FR_OK) break;
 800c148:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800c14c:	2b00      	cmp	r3, #0
 800c14e:	f040 80b1 	bne.w	800c2b4 <f_getcwd+0x214>
				dj.obj.sclust = ld_clust(fs, dj.dir);	/* Go to parent directory */
 800c152:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c156:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 800c15a:	4611      	mov	r1, r2
 800c15c:	4618      	mov	r0, r3
 800c15e:	f7fd fe09 	bl	8009d74 <ld_clust>
 800c162:	4603      	mov	r3, r0
 800c164:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
				res = dir_sdi(&dj, 0);
 800c168:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800c16c:	2100      	movs	r1, #0
 800c16e:	4618      	mov	r0, r3
 800c170:	f7fd fca8 	bl	8009ac4 <dir_sdi>
 800c174:	4603      	mov	r3, r0
 800c176:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
				if (res != FR_OK) break;
 800c17a:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800c17e:	2b00      	cmp	r3, #0
 800c180:	f040 809a 	bne.w	800c2b8 <f_getcwd+0x218>
				do {								/* Find the entry links to this sub-directory */
					res = DIR_READ_FILE(&dj);
 800c184:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800c188:	2100      	movs	r1, #0
 800c18a:	4618      	mov	r0, r3
 800c18c:	f7fe f839 	bl	800a202 <dir_read>
 800c190:	4603      	mov	r3, r0
 800c192:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
					if (res != FR_OK) break;
 800c196:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800c19a:	2b00      	cmp	r3, #0
 800c19c:	d11a      	bne.n	800c1d4 <f_getcwd+0x134>
					if (ccl == ld_clust(fs, dj.dir)) break;	/* Found the entry */
 800c19e:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800c1a2:	f8d7 2140 	ldr.w	r2, [r7, #320]	@ 0x140
 800c1a6:	4611      	mov	r1, r2
 800c1a8:	4618      	mov	r0, r3
 800c1aa:	f7fd fde3 	bl	8009d74 <ld_clust>
 800c1ae:	4602      	mov	r2, r0
 800c1b0:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800c1b4:	4293      	cmp	r3, r2
 800c1b6:	d00f      	beq.n	800c1d8 <f_getcwd+0x138>
					res = dir_next(&dj, 0);
 800c1b8:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800c1bc:	2100      	movs	r1, #0
 800c1be:	4618      	mov	r0, r3
 800c1c0:	f7fd fcfb 	bl	8009bba <dir_next>
 800c1c4:	4603      	mov	r3, r0
 800c1c6:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
				} while (res == FR_OK);
 800c1ca:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800c1ce:	2b00      	cmp	r3, #0
 800c1d0:	d0d8      	beq.n	800c184 <f_getcwd+0xe4>
 800c1d2:	e002      	b.n	800c1da <f_getcwd+0x13a>
					if (res != FR_OK) break;
 800c1d4:	bf00      	nop
 800c1d6:	e000      	b.n	800c1da <f_getcwd+0x13a>
					if (ccl == ld_clust(fs, dj.dir)) break;	/* Found the entry */
 800c1d8:	bf00      	nop
				if (res == FR_NO_FILE) res = FR_INT_ERR;	/* It cannot be 'not found'. */
 800c1da:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800c1de:	2b04      	cmp	r3, #4
 800c1e0:	d102      	bne.n	800c1e8 <f_getcwd+0x148>
 800c1e2:	2302      	movs	r3, #2
 800c1e4:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
				if (res != FR_OK) break;
 800c1e8:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800c1ec:	2b00      	cmp	r3, #0
 800c1ee:	d165      	bne.n	800c2bc <f_getcwd+0x21c>
				get_fileinfo(&dj, &fno);			/* Get the directory name and push it to the buffer */
 800c1f0:	f107 0208 	add.w	r2, r7, #8
 800c1f4:	f507 7392 	add.w	r3, r7, #292	@ 0x124
 800c1f8:	4611      	mov	r1, r2
 800c1fa:	4618      	mov	r0, r3
 800c1fc:	f7fe faaa 	bl	800a754 <get_fileinfo>
				for (nl = 0; fno.fname[nl]; nl++) ;	/* Name length */
 800c200:	2300      	movs	r3, #0
 800c202:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800c206:	e004      	b.n	800c212 <f_getcwd+0x172>
 800c208:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800c20c:	3301      	adds	r3, #1
 800c20e:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800c212:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800c216:	f5a3 72b0 	sub.w	r2, r3, #352	@ 0x160
 800c21a:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800c21e:	4413      	add	r3, r2
 800c220:	3316      	adds	r3, #22
 800c222:	781b      	ldrb	r3, [r3, #0]
 800c224:	2b00      	cmp	r3, #0
 800c226:	d1ef      	bne.n	800c208 <f_getcwd+0x168>
				if (i < nl + 1) {	/* Insufficient space to store the path name? */
 800c228:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800c22c:	3301      	adds	r3, #1
 800c22e:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 800c232:	429a      	cmp	r2, r3
 800c234:	d21f      	bcs.n	800c276 <f_getcwd+0x1d6>
					res = FR_NOT_ENOUGH_CORE; break;
 800c236:	2311      	movs	r3, #17
 800c238:	f887 3167 	strb.w	r3, [r7, #359]	@ 0x167
 800c23c:	e03f      	b.n	800c2be <f_getcwd+0x21e>
				}
				while (nl) buff[--i] = fno.fname[--nl];	/* Stack the name */
 800c23e:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800c242:	3b01      	subs	r3, #1
 800c244:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 800c248:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800c24c:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800c250:	681a      	ldr	r2, [r3, #0]
 800c252:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800c256:	3b01      	subs	r3, #1
 800c258:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 800c25c:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800c260:	4413      	add	r3, r2
 800c262:	f507 72b4 	add.w	r2, r7, #360	@ 0x168
 800c266:	f5a2 71b0 	sub.w	r1, r2, #352	@ 0x160
 800c26a:	f8d7 2158 	ldr.w	r2, [r7, #344]	@ 0x158
 800c26e:	440a      	add	r2, r1
 800c270:	3216      	adds	r2, #22
 800c272:	7812      	ldrb	r2, [r2, #0]
 800c274:	701a      	strb	r2, [r3, #0]
 800c276:	f8d7 3158 	ldr.w	r3, [r7, #344]	@ 0x158
 800c27a:	2b00      	cmp	r3, #0
 800c27c:	d1df      	bne.n	800c23e <f_getcwd+0x19e>
				buff[--i] = '/';
 800c27e:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800c282:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800c286:	681a      	ldr	r2, [r3, #0]
 800c288:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800c28c:	3b01      	subs	r3, #1
 800c28e:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 800c292:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800c296:	4413      	add	r3, r2
 800c298:	222f      	movs	r2, #47	@ 0x2f
 800c29a:	701a      	strb	r2, [r3, #0]
			while ((ccl = dj.obj.sclust) != 0) {	/* Repeat while current directory is a sub-directory */
 800c29c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800c2a0:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800c2a4:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	f47f af34 	bne.w	800c116 <f_getcwd+0x76>
 800c2ae:	e006      	b.n	800c2be <f_getcwd+0x21e>
				if (res != FR_OK) break;
 800c2b0:	bf00      	nop
 800c2b2:	e004      	b.n	800c2be <f_getcwd+0x21e>
				if (res != FR_OK) break;
 800c2b4:	bf00      	nop
 800c2b6:	e002      	b.n	800c2be <f_getcwd+0x21e>
				if (res != FR_OK) break;
 800c2b8:	bf00      	nop
 800c2ba:	e000      	b.n	800c2be <f_getcwd+0x21e>
				if (res != FR_OK) break;
 800c2bc:	bf00      	nop
			}
			if (res == FR_OK) {
 800c2be:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d136      	bne.n	800c334 <f_getcwd+0x294>
				if (i == len) buff[--i] = '/';	/* Is it the root-directory? */
 800c2c6:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800c2ca:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800c2ce:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	429a      	cmp	r2, r3
 800c2d6:	d10e      	bne.n	800c2f6 <f_getcwd+0x256>
 800c2d8:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800c2dc:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800c2e0:	681a      	ldr	r2, [r3, #0]
 800c2e2:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800c2e6:	3b01      	subs	r3, #1
 800c2e8:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 800c2ec:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800c2f0:	4413      	add	r3, r2
 800c2f2:	222f      	movs	r2, #47	@ 0x2f
 800c2f4:	701a      	strb	r2, [r3, #0]
				}
#endif
				if (vl == 0) res = FR_NOT_ENOUGH_CORE;
#endif
				/* Add current directory path */
				if (res == FR_OK) {
 800c2f6:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	d11a      	bne.n	800c334 <f_getcwd+0x294>
					do {	/* Copy stacked path string */
						*tp++ = buff[i++];
 800c2fe:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800c302:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800c306:	681a      	ldr	r2, [r3, #0]
 800c308:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800c30c:	1c59      	adds	r1, r3, #1
 800c30e:	f8c7 115c 	str.w	r1, [r7, #348]	@ 0x15c
 800c312:	441a      	add	r2, r3
 800c314:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800c318:	1c59      	adds	r1, r3, #1
 800c31a:	f8c7 1160 	str.w	r1, [r7, #352]	@ 0x160
 800c31e:	7812      	ldrb	r2, [r2, #0]
 800c320:	701a      	strb	r2, [r3, #0]
					} while (i < len);
 800c322:	f507 73b4 	add.w	r3, r7, #360	@ 0x168
 800c326:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800c32a:	f8d7 215c 	ldr.w	r2, [r7, #348]	@ 0x15c
 800c32e:	681b      	ldr	r3, [r3, #0]
 800c330:	429a      	cmp	r2, r3
 800c332:	d3e4      	bcc.n	800c2fe <f_getcwd+0x25e>
				}
			}
			*tp = 0;
 800c334:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
 800c338:	2200      	movs	r2, #0
 800c33a:	701a      	strb	r2, [r3, #0]
		}
		FREE_NAMEBUFF();
	}

	LEAVE_FF(fs, res);
 800c33c:	f897 3167 	ldrb.w	r3, [r7, #359]	@ 0x167
}
 800c340:	4618      	mov	r0, r3
 800c342:	f507 77b4 	add.w	r7, r7, #360	@ 0x168
 800c346:	46bd      	mov	sp, r7
 800c348:	bd80      	pop	{r7, pc}

0800c34a <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 800c34a:	b580      	push	{r7, lr}
 800c34c:	b084      	sub	sp, #16
 800c34e:	af00      	add	r7, sp, #0
 800c350:	6078      	str	r0, [r7, #4]
 800c352:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMEBUFF


	if (!dp) return FR_INVALID_OBJECT;	/* Reject null pointer */
 800c354:	687b      	ldr	r3, [r7, #4]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d101      	bne.n	800c35e <f_opendir+0x14>
 800c35a:	2309      	movs	r3, #9
 800c35c:	e04a      	b.n	800c3f4 <f_opendir+0xaa>

	res = mount_volume(&path, &fs, 0);	/* Get logical drive and mount the volume if needed */
 800c35e:	f107 0108 	add.w	r1, r7, #8
 800c362:	463b      	mov	r3, r7
 800c364:	2200      	movs	r2, #0
 800c366:	4618      	mov	r0, r3
 800c368:	f7fe ff0a 	bl	800b180 <mount_volume>
 800c36c:	4603      	mov	r3, r0
 800c36e:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c370:	7bfb      	ldrb	r3, [r7, #15]
 800c372:	2b00      	cmp	r3, #0
 800c374:	d137      	bne.n	800c3e6 <f_opendir+0x9c>
		dp->obj.fs = fs;
 800c376:	68ba      	ldr	r2, [r7, #8]
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	601a      	str	r2, [r3, #0]
		INIT_NAMEBUFF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 800c37c:	683b      	ldr	r3, [r7, #0]
 800c37e:	4619      	mov	r1, r3
 800c380:	6878      	ldr	r0, [r7, #4]
 800c382:	f7fe fd25 	bl	800add0 <follow_path>
 800c386:	4603      	mov	r3, r0
 800c388:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {						/* Follow completed */
 800c38a:	7bfb      	ldrb	r3, [r7, #15]
 800c38c:	2b00      	cmp	r3, #0
 800c38e:	d125      	bne.n	800c3dc <f_opendir+0x92>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is neither the origin directory itself nor dot name in exFAT */
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f893 302b 	ldrb.w	r3, [r3, #43]	@ 0x2b
 800c396:	b25b      	sxtb	r3, r3
 800c398:	2b00      	cmp	r3, #0
 800c39a:	db12      	blt.n	800c3c2 <f_opendir+0x78>
				if (dp->obj.attr & AM_DIR) {		/* This object is a sub-directory */
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	799b      	ldrb	r3, [r3, #6]
 800c3a0:	f003 0310 	and.w	r3, r3, #16
 800c3a4:	2b00      	cmp	r3, #0
 800c3a6:	d00a      	beq.n	800c3be <f_opendir+0x74>
					if (fs->fs_type == FS_EXFAT) {
						init_alloc_info(&dp->obj, dp);	/* Get object allocation info */
					} else
#endif
					{
						dp->obj.sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 800c3a8:	68ba      	ldr	r2, [r7, #8]
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	69db      	ldr	r3, [r3, #28]
 800c3ae:	4619      	mov	r1, r3
 800c3b0:	4610      	mov	r0, r2
 800c3b2:	f7fd fcdf 	bl	8009d74 <ld_clust>
 800c3b6:	4602      	mov	r2, r0
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	609a      	str	r2, [r3, #8]
 800c3bc:	e001      	b.n	800c3c2 <f_opendir+0x78>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 800c3be:	2305      	movs	r3, #5
 800c3c0:	73fb      	strb	r3, [r7, #15]
				}
			}
			if (res == FR_OK) {
 800c3c2:	7bfb      	ldrb	r3, [r7, #15]
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	d109      	bne.n	800c3dc <f_opendir+0x92>
				dp->obj.id = fs->id;		/* Set current volume mount ID */
 800c3c8:	68bb      	ldr	r3, [r7, #8]
 800c3ca:	88da      	ldrh	r2, [r3, #6]
 800c3cc:	687b      	ldr	r3, [r7, #4]
 800c3ce:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);		/* Rewind directory */
 800c3d0:	2100      	movs	r1, #0
 800c3d2:	6878      	ldr	r0, [r7, #4]
 800c3d4:	f7fd fb76 	bl	8009ac4 <dir_sdi>
 800c3d8:	4603      	mov	r3, r0
 800c3da:	73fb      	strb	r3, [r7, #15]
				}
#endif
			}
		}
		FREE_NAMEBUFF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 800c3dc:	7bfb      	ldrb	r3, [r7, #15]
 800c3de:	2b04      	cmp	r3, #4
 800c3e0:	d101      	bne.n	800c3e6 <f_opendir+0x9c>
 800c3e2:	2305      	movs	r3, #5
 800c3e4:	73fb      	strb	r3, [r7, #15]
	}
	if (res != FR_OK) dp->obj.fs = 0;		/* Invalidate the directory object if function failed */
 800c3e6:	7bfb      	ldrb	r3, [r7, #15]
 800c3e8:	2b00      	cmp	r3, #0
 800c3ea:	d002      	beq.n	800c3f2 <f_opendir+0xa8>
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2200      	movs	r2, #0
 800c3f0:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800c3f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800c3f4:	4618      	mov	r0, r3
 800c3f6:	3710      	adds	r7, #16
 800c3f8:	46bd      	mov	sp, r7
 800c3fa:	bd80      	pop	{r7, pc}

0800c3fc <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 800c3fc:	b580      	push	{r7, lr}
 800c3fe:	b084      	sub	sp, #16
 800c400:	af00      	add	r7, sp, #0
 800c402:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);	/* Check validity of the file object */
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	f107 0208 	add.w	r2, r7, #8
 800c40a:	4611      	mov	r1, r2
 800c40c:	4618      	mov	r0, r3
 800c40e:	f7ff f8b9 	bl	800b584 <validate>
 800c412:	4603      	mov	r3, r0
 800c414:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c416:	7bfb      	ldrb	r3, [r7, #15]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d102      	bne.n	800c422 <f_closedir+0x26>
#if FF_FS_LOCK
		if (dp->obj.lockid) res = dec_share(dp->obj.lockid);	/* Decrement sub-directory open counter */
		if (res == FR_OK) dp->obj.fs = 0;	/* Invalidate directory object */
#else
		dp->obj.fs = 0;	/* Invalidate directory object */
 800c41c:	687b      	ldr	r3, [r7, #4]
 800c41e:	2200      	movs	r2, #0
 800c420:	601a      	str	r2, [r3, #0]
#endif
#if FF_FS_REENTRANT
		unlock_volume(fs, FR_OK);	/* Unlock volume */
#endif
	}
	return res;
 800c422:	7bfb      	ldrb	r3, [r7, #15]
}
 800c424:	4618      	mov	r0, r3
 800c426:	3710      	adds	r7, #16
 800c428:	46bd      	mov	sp, r7
 800c42a:	bd80      	pop	{r7, pc}

0800c42c <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b084      	sub	sp, #16
 800c430:	af00      	add	r7, sp, #0
 800c432:	6078      	str	r0, [r7, #4]
 800c434:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMEBUFF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 800c436:	687b      	ldr	r3, [r7, #4]
 800c438:	f107 0208 	add.w	r2, r7, #8
 800c43c:	4611      	mov	r1, r2
 800c43e:	4618      	mov	r0, r3
 800c440:	f7ff f8a0 	bl	800b584 <validate>
 800c444:	4603      	mov	r3, r0
 800c446:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800c448:	7bfb      	ldrb	r3, [r7, #15]
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d129      	bne.n	800c4a2 <f_readdir+0x76>
		if (!fno) {
 800c44e:	683b      	ldr	r3, [r7, #0]
 800c450:	2b00      	cmp	r3, #0
 800c452:	d106      	bne.n	800c462 <f_readdir+0x36>
			res = dir_sdi(dp, 0);		/* Rewind the directory object */
 800c454:	2100      	movs	r1, #0
 800c456:	6878      	ldr	r0, [r7, #4]
 800c458:	f7fd fb34 	bl	8009ac4 <dir_sdi>
 800c45c:	4603      	mov	r3, r0
 800c45e:	73fb      	strb	r3, [r7, #15]
 800c460:	e01f      	b.n	800c4a2 <f_readdir+0x76>
		} else {
			INIT_NAMEBUFF(fs);
			fno->fname[0] = 0;				/* Clear file information */
 800c462:	683b      	ldr	r3, [r7, #0]
 800c464:	2200      	movs	r2, #0
 800c466:	759a      	strb	r2, [r3, #22]
			res = DIR_READ_FILE(dp);		/* Read an item */
 800c468:	2100      	movs	r1, #0
 800c46a:	6878      	ldr	r0, [r7, #4]
 800c46c:	f7fd fec9 	bl	800a202 <dir_read>
 800c470:	4603      	mov	r3, r0
 800c472:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 800c474:	7bfb      	ldrb	r3, [r7, #15]
 800c476:	2b04      	cmp	r3, #4
 800c478:	d101      	bne.n	800c47e <f_readdir+0x52>
 800c47a:	2300      	movs	r3, #0
 800c47c:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 800c47e:	7bfb      	ldrb	r3, [r7, #15]
 800c480:	2b00      	cmp	r3, #0
 800c482:	d10e      	bne.n	800c4a2 <f_readdir+0x76>
				get_fileinfo(dp, fno);		/* Get the object information */
 800c484:	6839      	ldr	r1, [r7, #0]
 800c486:	6878      	ldr	r0, [r7, #4]
 800c488:	f7fe f964 	bl	800a754 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 800c48c:	2100      	movs	r1, #0
 800c48e:	6878      	ldr	r0, [r7, #4]
 800c490:	f7fd fb93 	bl	8009bba <dir_next>
 800c494:	4603      	mov	r3, r0
 800c496:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 800c498:	7bfb      	ldrb	r3, [r7, #15]
 800c49a:	2b04      	cmp	r3, #4
 800c49c:	d101      	bne.n	800c4a2 <f_readdir+0x76>
 800c49e:	2300      	movs	r3, #0
 800c4a0:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMEBUFF();
		}
	}

	if (fno && res != FR_OK) fno->fname[0] = 0;	/* Clear the file information if any error occured */
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d005      	beq.n	800c4b4 <f_readdir+0x88>
 800c4a8:	7bfb      	ldrb	r3, [r7, #15]
 800c4aa:	2b00      	cmp	r3, #0
 800c4ac:	d002      	beq.n	800c4b4 <f_readdir+0x88>
 800c4ae:	683b      	ldr	r3, [r7, #0]
 800c4b0:	2200      	movs	r2, #0
 800c4b2:	759a      	strb	r2, [r3, #22]
	LEAVE_FF(fs, res);
 800c4b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800c4b6:	4618      	mov	r0, r3
 800c4b8:	3710      	adds	r7, #16
 800c4ba:	46bd      	mov	sp, r7
 800c4bc:	bd80      	pop	{r7, pc}

0800c4be <f_stat>:

FRESULT f_stat (
	const TCHAR* path,	/* Pointer to the file path */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 800c4be:	b580      	push	{r7, lr}
 800c4c0:	b090      	sub	sp, #64	@ 0x40
 800c4c2:	af00      	add	r7, sp, #0
 800c4c4:	6078      	str	r0, [r7, #4]
 800c4c6:	6039      	str	r1, [r7, #0]
	DIR dj;
	DEF_NAMEBUFF


	/* Get logical drive and mount the volume if needed */
	res = mount_volume(&path, &dj.obj.fs, 0);
 800c4c8:	f107 010c 	add.w	r1, r7, #12
 800c4cc:	1d3b      	adds	r3, r7, #4
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	4618      	mov	r0, r3
 800c4d2:	f7fe fe55 	bl	800b180 <mount_volume>
 800c4d6:	4603      	mov	r3, r0
 800c4d8:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

	if (res == FR_OK) {
 800c4dc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d11f      	bne.n	800c524 <f_stat+0x66>
		INIT_NAMEBUFF(dj.obj.fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800c4e4:	687a      	ldr	r2, [r7, #4]
 800c4e6:	f107 030c 	add.w	r3, r7, #12
 800c4ea:	4611      	mov	r1, r2
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	f7fe fc6f 	bl	800add0 <follow_path>
 800c4f2:	4603      	mov	r3, r0
 800c4f4:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
		if (res == FR_OK) {				/* Follow completed */
 800c4f8:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c4fc:	2b00      	cmp	r3, #0
 800c4fe:	d111      	bne.n	800c524 <f_stat+0x66>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* It is origin directory */
 800c500:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c504:	b25b      	sxtb	r3, r3
 800c506:	2b00      	cmp	r3, #0
 800c508:	da03      	bge.n	800c512 <f_stat+0x54>
				res = FR_INVALID_NAME;
 800c50a:	2306      	movs	r3, #6
 800c50c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800c510:	e008      	b.n	800c524 <f_stat+0x66>
			} else {							/* Found an object */
				if (fno) get_fileinfo(&dj, fno);
 800c512:	683b      	ldr	r3, [r7, #0]
 800c514:	2b00      	cmp	r3, #0
 800c516:	d005      	beq.n	800c524 <f_stat+0x66>
 800c518:	f107 030c 	add.w	r3, r7, #12
 800c51c:	6839      	ldr	r1, [r7, #0]
 800c51e:	4618      	mov	r0, r3
 800c520:	f7fe f918 	bl	800a754 <get_fileinfo>
			}
		}
		FREE_NAMEBUFF();
	}

	if (fno && res != FR_OK) fno->fname[0] = 0;	/* Invalidate the file information if an error occured */
 800c524:	683b      	ldr	r3, [r7, #0]
 800c526:	2b00      	cmp	r3, #0
 800c528:	d006      	beq.n	800c538 <f_stat+0x7a>
 800c52a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800c52e:	2b00      	cmp	r3, #0
 800c530:	d002      	beq.n	800c538 <f_stat+0x7a>
 800c532:	683b      	ldr	r3, [r7, #0]
 800c534:	2200      	movs	r2, #0
 800c536:	759a      	strb	r2, [r3, #22]
	LEAVE_FF(dj.obj.fs, res);
 800c538:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800c53c:	4618      	mov	r0, r3
 800c53e:	3740      	adds	r7, #64	@ 0x40
 800c540:	46bd      	mov	sp, r7
 800c542:	bd80      	pop	{r7, pc}

0800c544 <f_unlink>:
/*-----------------------------------------------------------------------*/

FRESULT f_unlink (
	const TCHAR* path		/* Pointer to the file or directory path */
)
{
 800c544:	b580      	push	{r7, lr}
 800c546:	b09e      	sub	sp, #120	@ 0x78
 800c548:	af00      	add	r7, sp, #0
 800c54a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;
	DIR dj, sdj;
	DWORD dclst = 0;
 800c54c:	2300      	movs	r3, #0
 800c54e:	673b      	str	r3, [r7, #112]	@ 0x70
	FFOBJID obj;
#endif
	DEF_NAMEBUFF

	/* Get logical drive and mount the volume if needed */
	res = mount_volume(&path, &fs, FA_WRITE);
 800c550:	f107 016c 	add.w	r1, r7, #108	@ 0x6c
 800c554:	1d3b      	adds	r3, r7, #4
 800c556:	2202      	movs	r2, #2
 800c558:	4618      	mov	r0, r3
 800c55a:	f7fe fe11 	bl	800b180 <mount_volume>
 800c55e:	4603      	mov	r3, r0
 800c560:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
	if (res == FR_OK) {
 800c564:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c568:	2b00      	cmp	r3, #0
 800c56a:	f040 808d 	bne.w	800c688 <f_unlink+0x144>
		dj.obj.fs = fs;
 800c56e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c570:	63fb      	str	r3, [r7, #60]	@ 0x3c
		INIT_NAMEBUFF(fs);
		res = follow_path(&dj, path);	/* Follow the path to the object */
 800c572:	687a      	ldr	r2, [r7, #4]
 800c574:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800c578:	4611      	mov	r1, r2
 800c57a:	4618      	mov	r0, r3
 800c57c:	f7fe fc28 	bl	800add0 <follow_path>
 800c580:	4603      	mov	r3, r0
 800c582:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
		if (res == FR_OK) {
 800c586:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c58a:	2b00      	cmp	r3, #0
 800c58c:	d112      	bne.n	800c5b4 <f_unlink+0x70>
			if (dj.fn[NSFLAG] & (NS_DOT | NS_NONAME)) {
 800c58e:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800c592:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800c596:	2b00      	cmp	r3, #0
 800c598:	d003      	beq.n	800c5a2 <f_unlink+0x5e>
				res = FR_INVALID_NAME;	/* It must be a real object */
 800c59a:	2306      	movs	r3, #6
 800c59c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800c5a0:	e008      	b.n	800c5b4 <f_unlink+0x70>
			} else if (dj.obj.attr & AM_RDO) {
 800c5a2:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800c5a6:	f003 0301 	and.w	r3, r3, #1
 800c5aa:	2b00      	cmp	r3, #0
 800c5ac:	d002      	beq.n	800c5b4 <f_unlink+0x70>
				res = FR_DENIED;		/* The object must not be read-only */
 800c5ae:	2307      	movs	r3, #7
 800c5b0:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			} else {
				res = chk_share(&dj, 2);	/* Check if the object is in use */
#endif
			}
		}
		if (res == FR_OK) {		/* The object is accessible */
 800c5b4:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c5b8:	2b00      	cmp	r3, #0
 800c5ba:	d13d      	bne.n	800c638 <f_unlink+0xf4>
				init_alloc_info(&obj, 0);
				dclst = obj.sclust;
			} else
#endif
			{
				dclst = ld_clust(fs, dj.dir);
 800c5bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c5be:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c5c0:	4611      	mov	r1, r2
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f7fd fbd6 	bl	8009d74 <ld_clust>
 800c5c8:	6738      	str	r0, [r7, #112]	@ 0x70
			}
			if (dj.obj.attr & AM_DIR) {		/* Is the object a sub-directory? */
 800c5ca:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
 800c5ce:	f003 0310 	and.w	r3, r3, #16
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d030      	beq.n	800c638 <f_unlink+0xf4>
#if FF_FS_RPATH
				if (dclst == fs->cdir) {
 800c5d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c5d8:	699b      	ldr	r3, [r3, #24]
 800c5da:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c5dc:	429a      	cmp	r2, r3
 800c5de:	d103      	bne.n	800c5e8 <f_unlink+0xa4>
					res = FR_DENIED;		/* Current directory cannot be removed */
 800c5e0:	2307      	movs	r3, #7
 800c5e2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800c5e6:	e027      	b.n	800c638 <f_unlink+0xf4>
				} else
#endif
				{
					sdj.obj.fs = fs;		/* Open the sub-directory */
 800c5e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c5ea:	60fb      	str	r3, [r7, #12]
					sdj.obj.sclust = dclst;
 800c5ec:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c5ee:	617b      	str	r3, [r7, #20]
					if (fs->fs_type == FS_EXFAT) {
						sdj.obj.objsize = obj.objsize;
						sdj.obj.stat = obj.stat;
					}
#endif
					res = dir_sdi(&sdj, 0);
 800c5f0:	f107 030c 	add.w	r3, r7, #12
 800c5f4:	2100      	movs	r1, #0
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	f7fd fa64 	bl	8009ac4 <dir_sdi>
 800c5fc:	4603      	mov	r3, r0
 800c5fe:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
					if (res == FR_OK) {
 800c602:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c606:	2b00      	cmp	r3, #0
 800c608:	d116      	bne.n	800c638 <f_unlink+0xf4>
						res = DIR_READ_FILE(&sdj);			/* Check if the sub-directory is empty */
 800c60a:	f107 030c 	add.w	r3, r7, #12
 800c60e:	2100      	movs	r1, #0
 800c610:	4618      	mov	r0, r3
 800c612:	f7fd fdf6 	bl	800a202 <dir_read>
 800c616:	4603      	mov	r3, r0
 800c618:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
						if (res == FR_OK) res = FR_DENIED;	/* Not empty? */
 800c61c:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c620:	2b00      	cmp	r3, #0
 800c622:	d102      	bne.n	800c62a <f_unlink+0xe6>
 800c624:	2307      	movs	r3, #7
 800c626:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
						if (res == FR_NO_FILE) res = FR_OK;	/* Empty? */
 800c62a:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c62e:	2b04      	cmp	r3, #4
 800c630:	d102      	bne.n	800c638 <f_unlink+0xf4>
 800c632:	2300      	movs	r3, #0
 800c634:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
					}
				}
			}
		}
		if (res == FR_OK) {		/* It is ready to remove the object */
 800c638:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c63c:	2b00      	cmp	r3, #0
 800c63e:	d123      	bne.n	800c688 <f_unlink+0x144>
			res = dir_remove(&dj);				/* Remove the directory entry */
 800c640:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800c644:	4618      	mov	r0, r3
 800c646:	f7fe f83b 	bl	800a6c0 <dir_remove>
 800c64a:	4603      	mov	r3, r0
 800c64c:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
			if (res == FR_OK && dclst != 0) {	/* Remove the cluster chain if exist */
 800c650:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c654:	2b00      	cmp	r3, #0
 800c656:	d10c      	bne.n	800c672 <f_unlink+0x12e>
 800c658:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800c65a:	2b00      	cmp	r3, #0
 800c65c:	d009      	beq.n	800c672 <f_unlink+0x12e>
#if FF_FS_EXFAT
				res = remove_chain(&obj, dclst, 0);
#else
				res = remove_chain(&dj.obj, dclst, 0);
 800c65e:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800c662:	2200      	movs	r2, #0
 800c664:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 800c666:	4618      	mov	r0, r3
 800c668:	f7fd f8aa 	bl	80097c0 <remove_chain>
 800c66c:	4603      	mov	r3, r0
 800c66e:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
#endif
			}
			if (res == FR_OK) res = sync_fs(fs);
 800c672:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 800c676:	2b00      	cmp	r3, #0
 800c678:	d106      	bne.n	800c688 <f_unlink+0x144>
 800c67a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800c67c:	4618      	mov	r0, r3
 800c67e:	f7fc fe7f 	bl	8009380 <sync_fs>
 800c682:	4603      	mov	r3, r0
 800c684:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
		}
		FREE_NAMEBUFF();
	}

	LEAVE_FF(fs, res);
 800c688:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 800c68c:	4618      	mov	r0, r3
 800c68e:	3778      	adds	r7, #120	@ 0x78
 800c690:	46bd      	mov	sp, r7
 800c692:	bd80      	pop	{r7, pc}

0800c694 <f_mkdir>:
/*-----------------------------------------------------------------------*/

FRESULT f_mkdir (
	const TCHAR* path		/* Pointer to the directory path */
)
{
 800c694:	b580      	push	{r7, lr}
 800c696:	b098      	sub	sp, #96	@ 0x60
 800c698:	af00      	add	r7, sp, #0
 800c69a:	6078      	str	r0, [r7, #4]
	FFOBJID sobj;
	DWORD dcl, pcl, tm;
	DEF_NAMEBUFF


	res = mount_volume(&path, &fs, FA_WRITE);	/* Get logical drive and mount the volume if needed */
 800c69c:	f107 014c 	add.w	r1, r7, #76	@ 0x4c
 800c6a0:	1d3b      	adds	r3, r7, #4
 800c6a2:	2202      	movs	r2, #2
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	f7fe fd6b 	bl	800b180 <mount_volume>
 800c6aa:	4603      	mov	r3, r0
 800c6ac:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800c6b0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	f040 80c1 	bne.w	800c83c <f_mkdir+0x1a8>
		dj.obj.fs = fs;
 800c6ba:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6bc:	61fb      	str	r3, [r7, #28]
		INIT_NAMEBUFF(fs);
		res = follow_path(&dj, path);			/* Follow the file path */
 800c6be:	687a      	ldr	r2, [r7, #4]
 800c6c0:	f107 031c 	add.w	r3, r7, #28
 800c6c4:	4611      	mov	r1, r2
 800c6c6:	4618      	mov	r0, r3
 800c6c8:	f7fe fb82 	bl	800add0 <follow_path>
 800c6cc:	4603      	mov	r3, r0
 800c6ce:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		if (res == FR_OK) {						/* Invalid name or name collision */
 800c6d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c6d6:	2b00      	cmp	r3, #0
 800c6d8:	d10a      	bne.n	800c6f0 <f_mkdir+0x5c>
			res = (dj.fn[NSFLAG] & (NS_DOT | NS_NONAME)) ? FR_INVALID_NAME : FR_EXIST;
 800c6da:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800c6de:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 800c6e2:	2b00      	cmp	r3, #0
 800c6e4:	d001      	beq.n	800c6ea <f_mkdir+0x56>
 800c6e6:	2306      	movs	r3, #6
 800c6e8:	e000      	b.n	800c6ec <f_mkdir+0x58>
 800c6ea:	2308      	movs	r3, #8
 800c6ec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}
		if (res == FR_NO_FILE) {				/* It is clear to create a new directory */
 800c6f0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c6f4:	2b04      	cmp	r3, #4
 800c6f6:	f040 80a1 	bne.w	800c83c <f_mkdir+0x1a8>
			sobj.fs = fs;						/* New object ID to create a new chain */
 800c6fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c6fc:	60fb      	str	r3, [r7, #12]
			dcl = create_chain(&sobj, 0);		/* Allocate a cluster for the new directory */
 800c6fe:	f107 030c 	add.w	r3, r7, #12
 800c702:	2100      	movs	r1, #0
 800c704:	4618      	mov	r0, r3
 800c706:	f7fd f8c0 	bl	800988a <create_chain>
 800c70a:	65b8      	str	r0, [r7, #88]	@ 0x58
			res = FR_OK;
 800c70c:	2300      	movs	r3, #0
 800c70e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (dcl == 0) res = FR_DENIED;		/* No space to allocate a new cluster? */
 800c712:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c714:	2b00      	cmp	r3, #0
 800c716:	d102      	bne.n	800c71e <f_mkdir+0x8a>
 800c718:	2307      	movs	r3, #7
 800c71a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (dcl == 1) res = FR_INT_ERR;		/* Any insanity? */
 800c71e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c720:	2b01      	cmp	r3, #1
 800c722:	d102      	bne.n	800c72a <f_mkdir+0x96>
 800c724:	2302      	movs	r3, #2
 800c726:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			if (dcl == 0xFFFFFFFF) res = FR_DISK_ERR;	/* Disk error? */
 800c72a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800c72c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c730:	d102      	bne.n	800c738 <f_mkdir+0xa4>
 800c732:	2301      	movs	r3, #1
 800c734:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			tm = GET_FATTIME();
 800c738:	4b43      	ldr	r3, [pc, #268]	@ (800c848 <f_mkdir+0x1b4>)
 800c73a:	657b      	str	r3, [r7, #84]	@ 0x54
			if (res == FR_OK) {
 800c73c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c740:	2b00      	cmp	r3, #0
 800c742:	d14b      	bne.n	800c7dc <f_mkdir+0x148>
				res = dir_clear(fs, dcl);		/* Clear the allocated cluster as new direcotry table */
 800c744:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c746:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c748:	4618      	mov	r0, r3
 800c74a:	f7fd f973 	bl	8009a34 <dir_clear>
 800c74e:	4603      	mov	r3, r0
 800c750:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				if (res == FR_OK) {
 800c754:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c758:	2b00      	cmp	r3, #0
 800c75a:	d13f      	bne.n	800c7dc <f_mkdir+0x148>
					if (!FF_FS_EXFAT || fs->fs_type != FS_EXFAT) {	/* Create dot entries (FAT only) */
						memset(fs->win + DIR_Name, ' ', 11);	/* Create "." entry */
 800c75c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c75e:	3338      	adds	r3, #56	@ 0x38
 800c760:	220b      	movs	r2, #11
 800c762:	2120      	movs	r1, #32
 800c764:	4618      	mov	r0, r3
 800c766:	f012 f9b9 	bl	801eadc <memset>
						fs->win[DIR_Name] = '.';
 800c76a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c76c:	222e      	movs	r2, #46	@ 0x2e
 800c76e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
						fs->win[DIR_Attr] = AM_DIR;
 800c772:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c774:	2210      	movs	r2, #16
 800c776:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
						st_32(fs->win + DIR_ModTime, tm);
 800c77a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c77c:	3338      	adds	r3, #56	@ 0x38
 800c77e:	3316      	adds	r3, #22
 800c780:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c782:	4618      	mov	r0, r3
 800c784:	f7fc fc9f 	bl	80090c6 <st_32>
						st_clust(fs, fs->win, dcl);
 800c788:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800c78a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c78c:	3338      	adds	r3, #56	@ 0x38
 800c78e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c790:	4619      	mov	r1, r3
 800c792:	f7fd fb0e 	bl	8009db2 <st_clust>
						memcpy(fs->win + SZDIRE, fs->win, SZDIRE);	/* Create ".." entry */
 800c796:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c798:	3338      	adds	r3, #56	@ 0x38
 800c79a:	f103 0020 	add.w	r0, r3, #32
 800c79e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7a0:	3338      	adds	r3, #56	@ 0x38
 800c7a2:	2220      	movs	r2, #32
 800c7a4:	4619      	mov	r1, r3
 800c7a6:	f012 fa56 	bl	801ec56 <memcpy>
						fs->win[SZDIRE + 1] = '.'; pcl = dj.obj.sclust;
 800c7aa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7ac:	222e      	movs	r2, #46	@ 0x2e
 800c7ae:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
 800c7b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7b4:	653b      	str	r3, [r7, #80]	@ 0x50
						st_clust(fs, fs->win + SZDIRE, pcl);
 800c7b6:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 800c7b8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7ba:	3338      	adds	r3, #56	@ 0x38
 800c7bc:	3320      	adds	r3, #32
 800c7be:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c7c0:	4619      	mov	r1, r3
 800c7c2:	f7fd faf6 	bl	8009db2 <st_clust>
						fs->wflag = 1;
 800c7c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7c8:	2201      	movs	r2, #1
 800c7ca:	711a      	strb	r2, [r3, #4]
					}
					res = dir_register(&dj);	/* Register the object to the parent directory */
 800c7cc:	f107 031c 	add.w	r3, r7, #28
 800c7d0:	4618      	mov	r0, r3
 800c7d2:	f7fd fe7d 	bl	800a4d0 <dir_register>
 800c7d6:	4603      	mov	r3, r0
 800c7d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK) {
 800c7dc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d124      	bne.n	800c82e <f_mkdir+0x19a>
					fs->dirbuf[XDIR_Attr] = AM_DIR;			/* Attribute */
					res = store_xdir(&dj);
				} else
#endif
				{
					st_32(dj.dir + DIR_CrtTime, tm);	/* Created time */
 800c7e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7e6:	330e      	adds	r3, #14
 800c7e8:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	f7fc fc6b 	bl	80090c6 <st_32>
					st_32(dj.dir + DIR_ModTime, tm);
 800c7f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7f2:	3316      	adds	r3, #22
 800c7f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c7f6:	4618      	mov	r0, r3
 800c7f8:	f7fc fc65 	bl	80090c6 <st_32>
					st_clust(fs, dj.dir, dcl);			/* Table start cluster */
 800c7fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7fe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800c800:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c802:	4618      	mov	r0, r3
 800c804:	f7fd fad5 	bl	8009db2 <st_clust>
					dj.dir[DIR_Attr] = AM_DIR;			/* Attribute */
 800c808:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c80a:	330b      	adds	r3, #11
 800c80c:	2210      	movs	r2, #16
 800c80e:	701a      	strb	r2, [r3, #0]
					fs->wflag = 1;
 800c810:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c812:	2201      	movs	r2, #1
 800c814:	711a      	strb	r2, [r3, #4]
				}
				if (res == FR_OK) {
 800c816:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800c81a:	2b00      	cmp	r3, #0
 800c81c:	d10e      	bne.n	800c83c <f_mkdir+0x1a8>
					res = sync_fs(fs);
 800c81e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c820:	4618      	mov	r0, r3
 800c822:	f7fc fdad 	bl	8009380 <sync_fs>
 800c826:	4603      	mov	r3, r0
 800c828:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800c82c:	e006      	b.n	800c83c <f_mkdir+0x1a8>
				}
			} else {
				remove_chain(&sobj, dcl, 0);		/* Could not register, remove the allocated cluster */
 800c82e:	f107 030c 	add.w	r3, r7, #12
 800c832:	2200      	movs	r2, #0
 800c834:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c836:	4618      	mov	r0, r3
 800c838:	f7fc ffc2 	bl	80097c0 <remove_chain>
			}
		}
		FREE_NAMEBUFF();
	}

	LEAVE_FF(fs, res);
 800c83c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800c840:	4618      	mov	r0, r3
 800c842:	3760      	adds	r7, #96	@ 0x60
 800c844:	46bd      	mov	sp, r7
 800c846:	bd80      	pop	{r7, pc}
 800c848:	5a210000 	.word	0x5a210000

0800c84c <create_partition>:
	BYTE drv,			/* Physical drive number */
	const LBA_t plst[],	/* Partition list */
	BYTE sys,			/* System ID for each partition (for only MBR) */
	BYTE *buf			/* Working buffer for a sector */
)
{
 800c84c:	b580      	push	{r7, lr}
 800c84e:	b08e      	sub	sp, #56	@ 0x38
 800c850:	af00      	add	r7, sp, #0
 800c852:	60b9      	str	r1, [r7, #8]
 800c854:	607b      	str	r3, [r7, #4]
 800c856:	4603      	mov	r3, r0
 800c858:	73fb      	strb	r3, [r7, #15]
 800c85a:	4613      	mov	r3, r2
 800c85c:	73bb      	strb	r3, [r7, #14]
	DWORD sz_drv32, nxt_alloc32, sz_part32;
	BYTE *pte;
	BYTE hd, n_hd, sc, n_sc;

	/* Get physical drive size */
	if (disk_ioctl(drv, GET_SECTOR_COUNT, &sz_drv) != RES_OK) return FR_DISK_ERR;
 800c85e:	f107 0210 	add.w	r2, r7, #16
 800c862:	7bfb      	ldrb	r3, [r7, #15]
 800c864:	2101      	movs	r1, #1
 800c866:	4618      	mov	r0, r3
 800c868:	f7fc fb7c 	bl	8008f64 <disk_ioctl>
 800c86c:	4603      	mov	r3, r0
 800c86e:	2b00      	cmp	r3, #0
 800c870:	d001      	beq.n	800c876 <create_partition+0x2a>
 800c872:	2301      	movs	r3, #1
 800c874:	e108      	b.n	800ca88 <create_partition+0x23c>
		if (disk_write(drv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;

	} else
#endif
	{	/* Create partitions in MBR format */
		sz_drv32 = (DWORD)sz_drv;
 800c876:	693b      	ldr	r3, [r7, #16]
 800c878:	623b      	str	r3, [r7, #32]
		n_sc = N_SEC_TRACK;				/* Determine drive CHS without any consideration of the drive geometry */
 800c87a:	233f      	movs	r3, #63	@ 0x3f
 800c87c:	77fb      	strb	r3, [r7, #31]
		for (n_hd = 8; n_hd != 0 && sz_drv32 / n_hd / n_sc > 1024; n_hd *= 2) ;
 800c87e:	2308      	movs	r3, #8
 800c880:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c884:	e004      	b.n	800c890 <create_partition+0x44>
 800c886:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c88a:	005b      	lsls	r3, r3, #1
 800c88c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800c890:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c894:	2b00      	cmp	r3, #0
 800c896:	d00a      	beq.n	800c8ae <create_partition+0x62>
 800c898:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c89c:	6a3a      	ldr	r2, [r7, #32]
 800c89e:	fbb2 f2f3 	udiv	r2, r2, r3
 800c8a2:	7ffb      	ldrb	r3, [r7, #31]
 800c8a4:	fbb2 f3f3 	udiv	r3, r2, r3
 800c8a8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c8ac:	d8eb      	bhi.n	800c886 <create_partition+0x3a>
		if (n_hd == 0) n_hd = 255;		/* Number of heads needs to be <256 */
 800c8ae:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8b2:	2b00      	cmp	r3, #0
 800c8b4:	d102      	bne.n	800c8bc <create_partition+0x70>
 800c8b6:	23ff      	movs	r3, #255	@ 0xff
 800c8b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

		memset(buf, 0, FF_MAX_SS);		/* Clear MBR */
 800c8bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c8c0:	2100      	movs	r1, #0
 800c8c2:	6878      	ldr	r0, [r7, #4]
 800c8c4:	f012 f90a 	bl	801eadc <memset>
		pte = buf + MBR_Table;	/* Partition table in the MBR */
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c8ce:	62bb      	str	r3, [r7, #40]	@ 0x28
		for (i = 0, nxt_alloc32 = n_sc; i < 4 && nxt_alloc32 != 0 && nxt_alloc32 < sz_drv32; i++, nxt_alloc32 += sz_part32) {
 800c8d0:	2300      	movs	r3, #0
 800c8d2:	637b      	str	r3, [r7, #52]	@ 0x34
 800c8d4:	7ffb      	ldrb	r3, [r7, #31]
 800c8d6:	633b      	str	r3, [r7, #48]	@ 0x30
 800c8d8:	e0b5      	b.n	800ca46 <create_partition+0x1fa>
			sz_part32 = (DWORD)plst[i];	/* Get partition size */
 800c8da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c8dc:	009b      	lsls	r3, r3, #2
 800c8de:	68ba      	ldr	r2, [r7, #8]
 800c8e0:	4413      	add	r3, r2
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (sz_part32 <= 100) sz_part32 = (sz_part32 == 100) ? sz_drv32 : sz_drv32 / 100 * sz_part32;	/* Size in percentage? */
 800c8e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8e8:	2b64      	cmp	r3, #100	@ 0x64
 800c8ea:	d80d      	bhi.n	800c908 <create_partition+0xbc>
 800c8ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8ee:	2b64      	cmp	r3, #100	@ 0x64
 800c8f0:	d008      	beq.n	800c904 <create_partition+0xb8>
 800c8f2:	6a3b      	ldr	r3, [r7, #32]
 800c8f4:	4a66      	ldr	r2, [pc, #408]	@ (800ca90 <create_partition+0x244>)
 800c8f6:	fba2 2303 	umull	r2, r3, r2, r3
 800c8fa:	095b      	lsrs	r3, r3, #5
 800c8fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c8fe:	fb02 f303 	mul.w	r3, r2, r3
 800c902:	e000      	b.n	800c906 <create_partition+0xba>
 800c904:	6a3b      	ldr	r3, [r7, #32]
 800c906:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (nxt_alloc32 + sz_part32 > sz_drv32 || nxt_alloc32 + sz_part32 < nxt_alloc32) sz_part32 = sz_drv32 - nxt_alloc32;	/* Clip at drive size */
 800c908:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c90a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c90c:	4413      	add	r3, r2
 800c90e:	6a3a      	ldr	r2, [r7, #32]
 800c910:	429a      	cmp	r2, r3
 800c912:	d305      	bcc.n	800c920 <create_partition+0xd4>
 800c914:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c918:	4413      	add	r3, r2
 800c91a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c91c:	429a      	cmp	r2, r3
 800c91e:	d903      	bls.n	800c928 <create_partition+0xdc>
 800c920:	6a3a      	ldr	r2, [r7, #32]
 800c922:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c924:	1ad3      	subs	r3, r2, r3
 800c926:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (sz_part32 == 0) break;	/* End of table or no sector to allocate? */
 800c928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c92a:	2b00      	cmp	r3, #0
 800c92c:	f000 8097 	beq.w	800ca5e <create_partition+0x212>

			st_32(pte + PTE_StLba, nxt_alloc32);	/* Partition start LBA sector */
 800c930:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c932:	3308      	adds	r3, #8
 800c934:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c936:	4618      	mov	r0, r3
 800c938:	f7fc fbc5 	bl	80090c6 <st_32>
			st_32(pte + PTE_SizLba, sz_part32);		/* Size of partition [sector] */
 800c93c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c93e:	330c      	adds	r3, #12
 800c940:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c942:	4618      	mov	r0, r3
 800c944:	f7fc fbbf 	bl	80090c6 <st_32>
			pte[PTE_System] = sys;					/* System type */
 800c948:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c94a:	3304      	adds	r3, #4
 800c94c:	7bba      	ldrb	r2, [r7, #14]
 800c94e:	701a      	strb	r2, [r3, #0]

			cy = (UINT)(nxt_alloc32 / n_sc / n_hd);	/* Partitio start CHS cylinder */
 800c950:	7ffb      	ldrb	r3, [r7, #31]
 800c952:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c954:	fbb2 f2f3 	udiv	r2, r2, r3
 800c958:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c95c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c960:	61bb      	str	r3, [r7, #24]
			hd = (BYTE)(nxt_alloc32 / n_sc % n_hd);	/* Partition start CHS head */
 800c962:	7ffb      	ldrb	r3, [r7, #31]
 800c964:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c966:	fbb2 f3f3 	udiv	r3, r2, r3
 800c96a:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c96e:	fbb3 f1f2 	udiv	r1, r3, r2
 800c972:	fb01 f202 	mul.w	r2, r1, r2
 800c976:	1a9b      	subs	r3, r3, r2
 800c978:	75fb      	strb	r3, [r7, #23]
			sc = (BYTE)(nxt_alloc32 % n_sc + 1);	/* Partition start CHS sector */
 800c97a:	7ffa      	ldrb	r2, [r7, #31]
 800c97c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c97e:	fbb3 f1f2 	udiv	r1, r3, r2
 800c982:	fb01 f202 	mul.w	r2, r1, r2
 800c986:	1a9b      	subs	r3, r3, r2
 800c988:	b2db      	uxtb	r3, r3
 800c98a:	3301      	adds	r3, #1
 800c98c:	75bb      	strb	r3, [r7, #22]
			pte[PTE_StHead] = hd;
 800c98e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c990:	3301      	adds	r3, #1
 800c992:	7dfa      	ldrb	r2, [r7, #23]
 800c994:	701a      	strb	r2, [r3, #0]
			pte[PTE_StSec] = (BYTE)((cy >> 2 & 0xC0) | sc);
 800c996:	69bb      	ldr	r3, [r7, #24]
 800c998:	089b      	lsrs	r3, r3, #2
 800c99a:	b2db      	uxtb	r3, r3
 800c99c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800c9a0:	b2d9      	uxtb	r1, r3
 800c9a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9a4:	3302      	adds	r3, #2
 800c9a6:	7dba      	ldrb	r2, [r7, #22]
 800c9a8:	430a      	orrs	r2, r1
 800c9aa:	b2d2      	uxtb	r2, r2
 800c9ac:	701a      	strb	r2, [r3, #0]
			pte[PTE_StCyl] = (BYTE)cy;
 800c9ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9b0:	3303      	adds	r3, #3
 800c9b2:	69ba      	ldr	r2, [r7, #24]
 800c9b4:	b2d2      	uxtb	r2, r2
 800c9b6:	701a      	strb	r2, [r3, #0]

			cy = (UINT)((nxt_alloc32 + sz_part32 - 1) / n_sc / n_hd);	/* Partition end CHS cylinder */
 800c9b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9bc:	4413      	add	r3, r2
 800c9be:	1e5a      	subs	r2, r3, #1
 800c9c0:	7ffb      	ldrb	r3, [r7, #31]
 800c9c2:	fbb2 f2f3 	udiv	r2, r2, r3
 800c9c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c9ca:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9ce:	61bb      	str	r3, [r7, #24]
			hd = (BYTE)((nxt_alloc32 + sz_part32 - 1) / n_sc % n_hd);	/* Partition end CHS head */
 800c9d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9d4:	4413      	add	r3, r2
 800c9d6:	1e5a      	subs	r2, r3, #1
 800c9d8:	7ffb      	ldrb	r3, [r7, #31]
 800c9da:	fbb2 f3f3 	udiv	r3, r2, r3
 800c9de:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c9e2:	fbb3 f1f2 	udiv	r1, r3, r2
 800c9e6:	fb01 f202 	mul.w	r2, r1, r2
 800c9ea:	1a9b      	subs	r3, r3, r2
 800c9ec:	75fb      	strb	r3, [r7, #23]
			sc = (BYTE)((nxt_alloc32 + sz_part32 - 1) % n_sc + 1);		/* Partition end CHS sector */
 800c9ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c9f2:	4413      	add	r3, r2
 800c9f4:	3b01      	subs	r3, #1
 800c9f6:	7ffa      	ldrb	r2, [r7, #31]
 800c9f8:	fbb3 f1f2 	udiv	r1, r3, r2
 800c9fc:	fb01 f202 	mul.w	r2, r1, r2
 800ca00:	1a9b      	subs	r3, r3, r2
 800ca02:	b2db      	uxtb	r3, r3
 800ca04:	3301      	adds	r3, #1
 800ca06:	75bb      	strb	r3, [r7, #22]
			pte[PTE_EdHead] = hd;
 800ca08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca0a:	3305      	adds	r3, #5
 800ca0c:	7dfa      	ldrb	r2, [r7, #23]
 800ca0e:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdSec] = (BYTE)((cy >> 2 & 0xC0) | sc);
 800ca10:	69bb      	ldr	r3, [r7, #24]
 800ca12:	089b      	lsrs	r3, r3, #2
 800ca14:	b2db      	uxtb	r3, r3
 800ca16:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800ca1a:	b2d9      	uxtb	r1, r3
 800ca1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca1e:	3306      	adds	r3, #6
 800ca20:	7dba      	ldrb	r2, [r7, #22]
 800ca22:	430a      	orrs	r2, r1
 800ca24:	b2d2      	uxtb	r2, r2
 800ca26:	701a      	strb	r2, [r3, #0]
			pte[PTE_EdCyl] = (BYTE)cy;
 800ca28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca2a:	3307      	adds	r3, #7
 800ca2c:	69ba      	ldr	r2, [r7, #24]
 800ca2e:	b2d2      	uxtb	r2, r2
 800ca30:	701a      	strb	r2, [r3, #0]

			pte += SZ_PTE;		/* Next entry */
 800ca32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca34:	3310      	adds	r3, #16
 800ca36:	62bb      	str	r3, [r7, #40]	@ 0x28
		for (i = 0, nxt_alloc32 = n_sc; i < 4 && nxt_alloc32 != 0 && nxt_alloc32 < sz_drv32; i++, nxt_alloc32 += sz_part32) {
 800ca38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca3a:	3301      	adds	r3, #1
 800ca3c:	637b      	str	r3, [r7, #52]	@ 0x34
 800ca3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca42:	4413      	add	r3, r2
 800ca44:	633b      	str	r3, [r7, #48]	@ 0x30
 800ca46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ca48:	2b03      	cmp	r3, #3
 800ca4a:	d809      	bhi.n	800ca60 <create_partition+0x214>
 800ca4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ca4e:	2b00      	cmp	r3, #0
 800ca50:	d006      	beq.n	800ca60 <create_partition+0x214>
 800ca52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ca54:	6a3b      	ldr	r3, [r7, #32]
 800ca56:	429a      	cmp	r2, r3
 800ca58:	f4ff af3f 	bcc.w	800c8da <create_partition+0x8e>
 800ca5c:	e000      	b.n	800ca60 <create_partition+0x214>
			if (sz_part32 == 0) break;	/* End of table or no sector to allocate? */
 800ca5e:	bf00      	nop
		}

		st_16(buf + BS_55AA, 0xAA55);		/* MBR signature */
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ca66:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800ca6a:	4618      	mov	r0, r3
 800ca6c:	f7fc fb10 	bl	8009090 <st_16>
		if (disk_write(drv, buf, 0, 1) != RES_OK) return FR_DISK_ERR;	/* Write it to the MBR */
 800ca70:	7bf8      	ldrb	r0, [r7, #15]
 800ca72:	2301      	movs	r3, #1
 800ca74:	2200      	movs	r2, #0
 800ca76:	6879      	ldr	r1, [r7, #4]
 800ca78:	f7fc fa3a 	bl	8008ef0 <disk_write>
 800ca7c:	4603      	mov	r3, r0
 800ca7e:	2b00      	cmp	r3, #0
 800ca80:	d001      	beq.n	800ca86 <create_partition+0x23a>
 800ca82:	2301      	movs	r3, #1
 800ca84:	e000      	b.n	800ca88 <create_partition+0x23c>
	}

	return FR_OK;
 800ca86:	2300      	movs	r3, #0
}
 800ca88:	4618      	mov	r0, r3
 800ca8a:	3738      	adds	r7, #56	@ 0x38
 800ca8c:	46bd      	mov	sp, r7
 800ca8e:	bd80      	pop	{r7, pc}
 800ca90:	51eb851f 	.word	0x51eb851f

0800ca94 <f_mkfs>:
	const TCHAR* path,		/* Logical drive number */
	const MKFS_PARM* opt,	/* Format options */
	void* work,				/* Pointer to working buffer (null: use len bytes of heap memory) */
	UINT len				/* Size of working buffer [byte] */
)
{
 800ca94:	b580      	push	{r7, lr}
 800ca96:	b0a0      	sub	sp, #128	@ 0x80
 800ca98:	af00      	add	r7, sp, #0
 800ca9a:	60f8      	str	r0, [r7, #12]
 800ca9c:	60b9      	str	r1, [r7, #8]
 800ca9e:	607a      	str	r2, [r7, #4]
 800caa0:	603b      	str	r3, [r7, #0]
	DSTATUS ds;
	FRESULT res;


	/* Check mounted drive and clear work area */
	vol = get_ldnumber(&path);					/* Get logical drive number to be formatted */
 800caa2:	f107 030c 	add.w	r3, r7, #12
 800caa6:	4618      	mov	r0, r3
 800caa8:	f7fe fa20 	bl	800aeec <get_ldnumber>
 800caac:	64f8      	str	r0, [r7, #76]	@ 0x4c
	if (vol < 0) return FR_INVALID_DRIVE;
 800caae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	da02      	bge.n	800caba <f_mkfs+0x26>
 800cab4:	230b      	movs	r3, #11
 800cab6:	f000 bc1b 	b.w	800d2f0 <f_mkfs+0x85c>
	if (FatFs[vol]) FatFs[vol]->fs_type = 0;	/* Clear the fs object if mounted */
 800caba:	4aa1      	ldr	r2, [pc, #644]	@ (800cd40 <f_mkfs+0x2ac>)
 800cabc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cabe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d005      	beq.n	800cad2 <f_mkfs+0x3e>
 800cac6:	4a9e      	ldr	r2, [pc, #632]	@ (800cd40 <f_mkfs+0x2ac>)
 800cac8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800caca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cace:	2200      	movs	r2, #0
 800cad0:	701a      	strb	r2, [r3, #0]
	pdrv = LD2PD(vol);		/* Hosting physical drive */
 800cad2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cad4:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
	ipart = LD2PT(vol);		/* Hosting partition (0:create as new, 1..:existing partition) */
 800cad8:	2300      	movs	r3, #0
 800cada:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

	/* Initialize the hosting physical drive */
	ds = disk_initialize(pdrv);
 800cade:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800cae2:	4618      	mov	r0, r3
 800cae4:	f7fc f988 	bl	8008df8 <disk_initialize>
 800cae8:	4603      	mov	r3, r0
 800caea:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
	if (ds & STA_NOINIT) return FR_NOT_READY;
 800caee:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800caf2:	f003 0301 	and.w	r3, r3, #1
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	d001      	beq.n	800cafe <f_mkfs+0x6a>
 800cafa:	2303      	movs	r3, #3
 800cafc:	e3f8      	b.n	800d2f0 <f_mkfs+0x85c>
	if (ds & STA_PROTECT) return FR_WRITE_PROTECTED;
 800cafe:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 800cb02:	f003 0304 	and.w	r3, r3, #4
 800cb06:	2b00      	cmp	r3, #0
 800cb08:	d001      	beq.n	800cb0e <f_mkfs+0x7a>
 800cb0a:	230a      	movs	r3, #10
 800cb0c:	e3f0      	b.n	800d2f0 <f_mkfs+0x85c>

	/* Get physical drive parameters (sz_drv, sz_blk and ss) */
	if (!opt) opt = &defopt;	/* Use default parameter if it is not given */
 800cb0e:	68bb      	ldr	r3, [r7, #8]
 800cb10:	2b00      	cmp	r3, #0
 800cb12:	d101      	bne.n	800cb18 <f_mkfs+0x84>
 800cb14:	4b8b      	ldr	r3, [pc, #556]	@ (800cd44 <f_mkfs+0x2b0>)
 800cb16:	60bb      	str	r3, [r7, #8]
	sz_blk = opt->align;
 800cb18:	68bb      	ldr	r3, [r7, #8]
 800cb1a:	685b      	ldr	r3, [r3, #4]
 800cb1c:	623b      	str	r3, [r7, #32]
	if (sz_blk == 0) disk_ioctl(pdrv, GET_BLOCK_SIZE, &sz_blk);					/* Block size from the parameter or lower layer */
 800cb1e:	6a3b      	ldr	r3, [r7, #32]
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d107      	bne.n	800cb34 <f_mkfs+0xa0>
 800cb24:	f107 0220 	add.w	r2, r7, #32
 800cb28:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800cb2c:	2103      	movs	r1, #3
 800cb2e:	4618      	mov	r0, r3
 800cb30:	f7fc fa18 	bl	8008f64 <disk_ioctl>
 	if (sz_blk == 0 || sz_blk > 0x8000 || (sz_blk & (sz_blk - 1))) sz_blk = 1;	/* Use default if the block size is invalid */
 800cb34:	6a3b      	ldr	r3, [r7, #32]
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	d009      	beq.n	800cb4e <f_mkfs+0xba>
 800cb3a:	6a3b      	ldr	r3, [r7, #32]
 800cb3c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cb40:	d805      	bhi.n	800cb4e <f_mkfs+0xba>
 800cb42:	6a3b      	ldr	r3, [r7, #32]
 800cb44:	1e5a      	subs	r2, r3, #1
 800cb46:	6a3b      	ldr	r3, [r7, #32]
 800cb48:	4013      	ands	r3, r2
 800cb4a:	2b00      	cmp	r3, #0
 800cb4c:	d001      	beq.n	800cb52 <f_mkfs+0xbe>
 800cb4e:	2301      	movs	r3, #1
 800cb50:	623b      	str	r3, [r7, #32]
#if FF_MAX_SS != FF_MIN_SS
	if (disk_ioctl(pdrv, GET_SECTOR_SIZE, &ss) != RES_OK) return FR_DISK_ERR;
	if (ss > FF_MAX_SS || ss < FF_MIN_SS || (ss & (ss - 1))) return FR_DISK_ERR;
#else
	ss = FF_MAX_SS;
 800cb52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cb56:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
#endif

	/* Options for FAT sub-type and FAT parameters */
	fsopt = opt->fmt & (FM_ANY | FM_SFD);
 800cb5a:	68bb      	ldr	r3, [r7, #8]
 800cb5c:	781b      	ldrb	r3, [r3, #0]
 800cb5e:	f003 030f 	and.w	r3, r3, #15
 800cb62:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
	n_fat = (opt->n_fat >= 1 && opt->n_fat <= 2) ? opt->n_fat : 1;
 800cb66:	68bb      	ldr	r3, [r7, #8]
 800cb68:	785b      	ldrb	r3, [r3, #1]
 800cb6a:	2b00      	cmp	r3, #0
 800cb6c:	d006      	beq.n	800cb7c <f_mkfs+0xe8>
 800cb6e:	68bb      	ldr	r3, [r7, #8]
 800cb70:	785b      	ldrb	r3, [r3, #1]
 800cb72:	2b02      	cmp	r3, #2
 800cb74:	d802      	bhi.n	800cb7c <f_mkfs+0xe8>
 800cb76:	68bb      	ldr	r3, [r7, #8]
 800cb78:	785b      	ldrb	r3, [r3, #1]
 800cb7a:	e000      	b.n	800cb7e <f_mkfs+0xea>
 800cb7c:	2301      	movs	r3, #1
 800cb7e:	643b      	str	r3, [r7, #64]	@ 0x40
	n_root = (opt->n_root >= 1 && opt->n_root <= 32768 && (opt->n_root % (ss / SZDIRE)) == 0) ? opt->n_root : 512;
 800cb80:	68bb      	ldr	r3, [r7, #8]
 800cb82:	689b      	ldr	r3, [r3, #8]
 800cb84:	2b00      	cmp	r3, #0
 800cb86:	d014      	beq.n	800cbb2 <f_mkfs+0x11e>
 800cb88:	68bb      	ldr	r3, [r7, #8]
 800cb8a:	689b      	ldr	r3, [r3, #8]
 800cb8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800cb90:	d80f      	bhi.n	800cbb2 <f_mkfs+0x11e>
 800cb92:	68bb      	ldr	r3, [r7, #8]
 800cb94:	689b      	ldr	r3, [r3, #8]
 800cb96:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800cb9a:	0952      	lsrs	r2, r2, #5
 800cb9c:	b292      	uxth	r2, r2
 800cb9e:	fbb3 f1f2 	udiv	r1, r3, r2
 800cba2:	fb01 f202 	mul.w	r2, r1, r2
 800cba6:	1a9b      	subs	r3, r3, r2
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d102      	bne.n	800cbb2 <f_mkfs+0x11e>
 800cbac:	68bb      	ldr	r3, [r7, #8]
 800cbae:	689b      	ldr	r3, [r3, #8]
 800cbb0:	e001      	b.n	800cbb6 <f_mkfs+0x122>
 800cbb2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800cbb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
	sz_au = (opt->au_size <= 0x1000000 && (opt->au_size & (opt->au_size - 1)) == 0) ? opt->au_size : 0;
 800cbb8:	68bb      	ldr	r3, [r7, #8]
 800cbba:	68db      	ldr	r3, [r3, #12]
 800cbbc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cbc0:	d80a      	bhi.n	800cbd8 <f_mkfs+0x144>
 800cbc2:	68bb      	ldr	r3, [r7, #8]
 800cbc4:	68da      	ldr	r2, [r3, #12]
 800cbc6:	68bb      	ldr	r3, [r7, #8]
 800cbc8:	68db      	ldr	r3, [r3, #12]
 800cbca:	3b01      	subs	r3, #1
 800cbcc:	4013      	ands	r3, r2
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d102      	bne.n	800cbd8 <f_mkfs+0x144>
 800cbd2:	68bb      	ldr	r3, [r7, #8]
 800cbd4:	68db      	ldr	r3, [r3, #12]
 800cbd6:	e000      	b.n	800cbda <f_mkfs+0x146>
 800cbd8:	2300      	movs	r3, #0
 800cbda:	657b      	str	r3, [r7, #84]	@ 0x54
	sz_au /= ss;	/* Byte --> Sector */
 800cbdc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cbe0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cbe2:	fbb2 f3f3 	udiv	r3, r2, r3
 800cbe6:	657b      	str	r3, [r7, #84]	@ 0x54

	/* Get working buffer */
	sz_buf = len / ss;		/* Size of working buffer [sector] */
 800cbe8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cbec:	683a      	ldr	r2, [r7, #0]
 800cbee:	fbb2 f3f3 	udiv	r3, r2, r3
 800cbf2:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (sz_buf == 0) return FR_NOT_ENOUGH_CORE;
 800cbf4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cbf6:	2b00      	cmp	r3, #0
 800cbf8:	d101      	bne.n	800cbfe <f_mkfs+0x16a>
 800cbfa:	2311      	movs	r3, #17
 800cbfc:	e378      	b.n	800d2f0 <f_mkfs+0x85c>
	buf = (BYTE*)work;		/* Working buffer */
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	637b      	str	r3, [r7, #52]	@ 0x34
#if FF_USE_LFN == 3
	if (!buf) buf = ff_memalloc(sz_buf * ss);	/* Use heap memory for working buffer */
#endif
	if (!buf) return FR_NOT_ENOUGH_CORE;
 800cc02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cc04:	2b00      	cmp	r3, #0
 800cc06:	d101      	bne.n	800cc0c <f_mkfs+0x178>
 800cc08:	2311      	movs	r3, #17
 800cc0a:	e371      	b.n	800d2f0 <f_mkfs+0x85c>

	/* Determine where the volume to be located (b_vol, sz_vol) */
	b_vol = sz_vol = 0;
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	61fb      	str	r3, [r7, #28]
 800cc10:	69fb      	ldr	r3, [r7, #28]
 800cc12:	677b      	str	r3, [r7, #116]	@ 0x74
			if (ipart > 4 || pte[PTE_System] == 0) LEAVE_MKFS(FR_MKFS_ABORTED);	/* No partition? */
			b_vol = ld_32(pte + PTE_StLba);		/* Get volume start sector */
			sz_vol = ld_32(pte + PTE_SizLba);	/* Get volume size */
		}
	} else {	/* The volume is associated with a physical drive */
		if (disk_ioctl(pdrv, GET_SECTOR_COUNT, &sz_vol) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800cc14:	f107 021c 	add.w	r2, r7, #28
 800cc18:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800cc1c:	2101      	movs	r1, #1
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f7fc f9a0 	bl	8008f64 <disk_ioctl>
 800cc24:	4603      	mov	r3, r0
 800cc26:	2b00      	cmp	r3, #0
 800cc28:	d001      	beq.n	800cc2e <f_mkfs+0x19a>
 800cc2a:	2301      	movs	r3, #1
 800cc2c:	e360      	b.n	800d2f0 <f_mkfs+0x85c>
		if (!(fsopt & FM_SFD)) {	/* To be partitioned? */
 800cc2e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800cc32:	f003 0308 	and.w	r3, r3, #8
 800cc36:	2b00      	cmp	r3, #0
 800cc38:	d108      	bne.n	800cc4c <f_mkfs+0x1b8>
				fsopt |= 0x80;		/* Partitioning is in GPT */
				b_vol = GPT_ALIGN / ss; sz_vol -= b_vol + GPT_ITEMS * SZ_GPTE / ss + 1;	/* Estimated partition offset and size */
			} else
#endif
			{	/* Partitioning is in MBR */
				if (sz_vol > N_SEC_TRACK) {
 800cc3a:	69fb      	ldr	r3, [r7, #28]
 800cc3c:	2b3f      	cmp	r3, #63	@ 0x3f
 800cc3e:	d905      	bls.n	800cc4c <f_mkfs+0x1b8>
					b_vol = N_SEC_TRACK; sz_vol -= b_vol;	/* Estimated partition offset and size */
 800cc40:	233f      	movs	r3, #63	@ 0x3f
 800cc42:	677b      	str	r3, [r7, #116]	@ 0x74
 800cc44:	69fa      	ldr	r2, [r7, #28]
 800cc46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cc48:	1ad3      	subs	r3, r2, r3
 800cc4a:	61fb      	str	r3, [r7, #28]
				}
			}
		}
	}
	if (sz_vol < 128) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Check if volume size is >=128 sectors */
 800cc4c:	69fb      	ldr	r3, [r7, #28]
 800cc4e:	2b7f      	cmp	r3, #127	@ 0x7f
 800cc50:	d801      	bhi.n	800cc56 <f_mkfs+0x1c2>
 800cc52:	230e      	movs	r3, #14
 800cc54:	e34c      	b.n	800d2f0 <f_mkfs+0x85c>
			}
		}
#if FF_LBA64
		if (sz_vol >= 0x100000000) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Too large volume for FAT/FAT32 */
#endif
		if (sz_au > 128) sz_au = 128;	/* Invalid AU for FAT/FAT32? */
 800cc56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cc58:	2b80      	cmp	r3, #128	@ 0x80
 800cc5a:	d901      	bls.n	800cc60 <f_mkfs+0x1cc>
 800cc5c:	2380      	movs	r3, #128	@ 0x80
 800cc5e:	657b      	str	r3, [r7, #84]	@ 0x54
		if (fsopt & FM_FAT32) {	/* FAT32 possible? */
 800cc60:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800cc64:	f003 0302 	and.w	r3, r3, #2
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d009      	beq.n	800cc80 <f_mkfs+0x1ec>
			if (!(fsopt & FM_FAT)) {	/* no-FAT? */
 800cc6c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800cc70:	f003 0301 	and.w	r3, r3, #1
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	d103      	bne.n	800cc80 <f_mkfs+0x1ec>
				fsty = FS_FAT32; break;
 800cc78:	2303      	movs	r3, #3
 800cc7a:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 800cc7e:	e00a      	b.n	800cc96 <f_mkfs+0x202>
			}
		}
		if (!(fsopt & FM_FAT)) LEAVE_MKFS(FR_INVALID_PARAMETER);	/* no-FAT? */
 800cc80:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800cc84:	f003 0301 	and.w	r3, r3, #1
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d101      	bne.n	800cc90 <f_mkfs+0x1fc>
 800cc8c:	2313      	movs	r3, #19
 800cc8e:	e32f      	b.n	800d2f0 <f_mkfs+0x85c>
		fsty = FS_FAT16;
 800cc90:	2302      	movs	r3, #2
 800cc92:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
	} while (0);

	vsn = (DWORD)sz_vol + GET_FATTIME();	/* VSN generated from current time and partition size */
 800cc96:	69fa      	ldr	r2, [r7, #28]
 800cc98:	4b2b      	ldr	r3, [pc, #172]	@ (800cd48 <f_mkfs+0x2b4>)
 800cc9a:	4413      	add	r3, r2
 800cc9c:	633b      	str	r3, [r7, #48]	@ 0x30

	} else
#endif	/* FF_FS_EXFAT */
	{	/* Create an FAT/FAT32 volume */
		do {
			pau = sz_au;
 800cc9e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cca0:	66bb      	str	r3, [r7, #104]	@ 0x68
			/* Pre-determine number of clusters and FAT sub-type */
			if (fsty == FS_FAT32) {	/* FAT32 volume */
 800cca2:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800cca6:	2b03      	cmp	r3, #3
 800cca8:	d13e      	bne.n	800cd28 <f_mkfs+0x294>
				if (pau == 0) {	/* AU auto-selection */
 800ccaa:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ccac:	2b00      	cmp	r3, #0
 800ccae:	d11b      	bne.n	800cce8 <f_mkfs+0x254>
					n = (DWORD)sz_vol / 0x20000;	/* Volume size in unit of 128KS */
 800ccb0:	69fb      	ldr	r3, [r7, #28]
 800ccb2:	0c5b      	lsrs	r3, r3, #17
 800ccb4:	66fb      	str	r3, [r7, #108]	@ 0x6c
					for (i = 0, pau = 1; cst32[i] && cst32[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800ccb6:	2300      	movs	r3, #0
 800ccb8:	653b      	str	r3, [r7, #80]	@ 0x50
 800ccba:	2301      	movs	r3, #1
 800ccbc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800ccbe:	e005      	b.n	800cccc <f_mkfs+0x238>
 800ccc0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccc2:	3301      	adds	r3, #1
 800ccc4:	653b      	str	r3, [r7, #80]	@ 0x50
 800ccc6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ccc8:	005b      	lsls	r3, r3, #1
 800ccca:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cccc:	4a1f      	ldr	r2, [pc, #124]	@ (800cd4c <f_mkfs+0x2b8>)
 800ccce:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccd0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	d007      	beq.n	800cce8 <f_mkfs+0x254>
 800ccd8:	4a1c      	ldr	r2, [pc, #112]	@ (800cd4c <f_mkfs+0x2b8>)
 800ccda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ccdc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cce0:	461a      	mov	r2, r3
 800cce2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cce4:	4293      	cmp	r3, r2
 800cce6:	d2eb      	bcs.n	800ccc0 <f_mkfs+0x22c>
				}
				n_clst = (DWORD)sz_vol / pau;	/* Number of clusters */
 800cce8:	69fa      	ldr	r2, [r7, #28]
 800ccea:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ccec:	fbb2 f3f3 	udiv	r3, r2, r3
 800ccf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
				sz_fat = (n_clst * 4 + 8 + ss - 1) / ss;	/* FAT size [sector] */
 800ccf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ccf4:	3302      	adds	r3, #2
 800ccf6:	009a      	lsls	r2, r3, #2
 800ccf8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800ccfc:	4413      	add	r3, r2
 800ccfe:	1e5a      	subs	r2, r3, #1
 800cd00:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cd04:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd08:	65fb      	str	r3, [r7, #92]	@ 0x5c
				sz_rsv = 32;	/* Number of reserved sectors */
 800cd0a:	2320      	movs	r3, #32
 800cd0c:	67fb      	str	r3, [r7, #124]	@ 0x7c
				sz_dir = 0;		/* No static directory */
 800cd0e:	2300      	movs	r3, #0
 800cd10:	65bb      	str	r3, [r7, #88]	@ 0x58
				if (n_clst <= MAX_FAT16 || n_clst > MAX_FAT32) LEAVE_MKFS(FR_MKFS_ABORTED);
 800cd12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd14:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800cd18:	4293      	cmp	r3, r2
 800cd1a:	d903      	bls.n	800cd24 <f_mkfs+0x290>
 800cd1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd1e:	4a0c      	ldr	r2, [pc, #48]	@ (800cd50 <f_mkfs+0x2bc>)
 800cd20:	4293      	cmp	r3, r2
 800cd22:	d958      	bls.n	800cdd6 <f_mkfs+0x342>
 800cd24:	230e      	movs	r3, #14
 800cd26:	e2e3      	b.n	800d2f0 <f_mkfs+0x85c>
			} else {				/* FAT volume */
				if (pau == 0) {	/* au auto-selection */
 800cd28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cd2a:	2b00      	cmp	r3, #0
 800cd2c:	d126      	bne.n	800cd7c <f_mkfs+0x2e8>
					n = (DWORD)sz_vol / 0x1000;	/* Volume size in unit of 4KS */
 800cd2e:	69fb      	ldr	r3, [r7, #28]
 800cd30:	0b1b      	lsrs	r3, r3, #12
 800cd32:	66fb      	str	r3, [r7, #108]	@ 0x6c
					for (i = 0, pau = 1; cst[i] && cst[i] <= n; i++, pau <<= 1) ;	/* Get from table */
 800cd34:	2300      	movs	r3, #0
 800cd36:	653b      	str	r3, [r7, #80]	@ 0x50
 800cd38:	2301      	movs	r3, #1
 800cd3a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cd3c:	e010      	b.n	800cd60 <f_mkfs+0x2cc>
 800cd3e:	bf00      	nop
 800cd40:	24043d34 	.word	0x24043d34
 800cd44:	08021bf8 	.word	0x08021bf8
 800cd48:	5a210000 	.word	0x5a210000
 800cd4c:	08021c08 	.word	0x08021c08
 800cd50:	0ffffff5 	.word	0x0ffffff5
 800cd54:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd56:	3301      	adds	r3, #1
 800cd58:	653b      	str	r3, [r7, #80]	@ 0x50
 800cd5a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cd5c:	005b      	lsls	r3, r3, #1
 800cd5e:	66bb      	str	r3, [r7, #104]	@ 0x68
 800cd60:	4a99      	ldr	r2, [pc, #612]	@ (800cfc8 <f_mkfs+0x534>)
 800cd62:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd64:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d007      	beq.n	800cd7c <f_mkfs+0x2e8>
 800cd6c:	4a96      	ldr	r2, [pc, #600]	@ (800cfc8 <f_mkfs+0x534>)
 800cd6e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cd70:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800cd74:	461a      	mov	r2, r3
 800cd76:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cd78:	4293      	cmp	r3, r2
 800cd7a:	d2eb      	bcs.n	800cd54 <f_mkfs+0x2c0>
				}
				n_clst = (DWORD)sz_vol / pau;
 800cd7c:	69fa      	ldr	r2, [r7, #28]
 800cd7e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cd80:	fbb2 f3f3 	udiv	r3, r2, r3
 800cd84:	62fb      	str	r3, [r7, #44]	@ 0x2c
				if (n_clst > MAX_FAT12) {
 800cd86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd88:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800cd8c:	4293      	cmp	r3, r2
 800cd8e:	d904      	bls.n	800cd9a <f_mkfs+0x306>
					n = n_clst * 2 + 4;		/* FAT size [byte] */
 800cd90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cd92:	3302      	adds	r3, #2
 800cd94:	005b      	lsls	r3, r3, #1
 800cd96:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800cd98:	e00a      	b.n	800cdb0 <f_mkfs+0x31c>
				} else {
					fsty = FS_FAT12;
 800cd9a:	2301      	movs	r3, #1
 800cd9c:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
					n = (n_clst * 3 + 1) / 2 + 3;	/* FAT size [byte] */
 800cda0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cda2:	4613      	mov	r3, r2
 800cda4:	005b      	lsls	r3, r3, #1
 800cda6:	4413      	add	r3, r2
 800cda8:	3301      	adds	r3, #1
 800cdaa:	085b      	lsrs	r3, r3, #1
 800cdac:	3303      	adds	r3, #3
 800cdae:	66fb      	str	r3, [r7, #108]	@ 0x6c
				}
				sz_fat = (n + ss - 1) / ss;		/* FAT size [sector] */
 800cdb0:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800cdb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cdb6:	4413      	add	r3, r2
 800cdb8:	1e5a      	subs	r2, r3, #1
 800cdba:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cdbe:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdc2:	65fb      	str	r3, [r7, #92]	@ 0x5c
				sz_rsv = 1;						/* Number of reserved sectors */
 800cdc4:	2301      	movs	r3, #1
 800cdc6:	67fb      	str	r3, [r7, #124]	@ 0x7c
				sz_dir = (DWORD)n_root * SZDIRE / ss;	/* Root directory size [sector] */
 800cdc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cdca:	015a      	lsls	r2, r3, #5
 800cdcc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cdd0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdd4:	65bb      	str	r3, [r7, #88]	@ 0x58
			}
			b_fat = b_vol + sz_rsv;						/* FAT base */
 800cdd6:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800cdd8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800cdda:	4413      	add	r3, r2
 800cddc:	673b      	str	r3, [r7, #112]	@ 0x70
			b_data = b_fat + sz_fat * n_fat + sz_dir;	/* Data base */
 800cdde:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cde0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cde2:	fb03 f202 	mul.w	r2, r3, r2
 800cde6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cde8:	4413      	add	r3, r2
 800cdea:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800cdec:	4413      	add	r3, r2
 800cdee:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Align data area to erase block boundary (for flash memory media) */
			n = (DWORD)(((b_data + sz_blk - 1) & ~(sz_blk - 1)) - b_data);	/* Sectors to next nearest from current data base */
 800cdf0:	6a3a      	ldr	r2, [r7, #32]
 800cdf2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cdf4:	4413      	add	r3, r2
 800cdf6:	1e5a      	subs	r2, r3, #1
 800cdf8:	6a3b      	ldr	r3, [r7, #32]
 800cdfa:	425b      	negs	r3, r3
 800cdfc:	401a      	ands	r2, r3
 800cdfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce00:	1ad3      	subs	r3, r2, r3
 800ce02:	66fb      	str	r3, [r7, #108]	@ 0x6c
			if (fsty == FS_FAT32) {		/* FAT32: Move FAT */
 800ce04:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800ce08:	2b03      	cmp	r3, #3
 800ce0a:	d108      	bne.n	800ce1e <f_mkfs+0x38a>
				sz_rsv += n; b_fat += n;
 800ce0c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800ce0e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce10:	4413      	add	r3, r2
 800ce12:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ce14:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800ce16:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce18:	4413      	add	r3, r2
 800ce1a:	673b      	str	r3, [r7, #112]	@ 0x70
 800ce1c:	e019      	b.n	800ce52 <f_mkfs+0x3be>
			} else {					/* FAT: Expand FAT */
				if (n % n_fat) {	/* Adjust fractional error if needed */
 800ce1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce20:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ce22:	fbb3 f2f2 	udiv	r2, r3, r2
 800ce26:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ce28:	fb01 f202 	mul.w	r2, r1, r2
 800ce2c:	1a9b      	subs	r3, r3, r2
 800ce2e:	2b00      	cmp	r3, #0
 800ce30:	d008      	beq.n	800ce44 <f_mkfs+0x3b0>
					n--; sz_rsv++; b_fat++;
 800ce32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ce34:	3b01      	subs	r3, #1
 800ce36:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800ce38:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce3a:	3301      	adds	r3, #1
 800ce3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ce3e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ce40:	3301      	adds	r3, #1
 800ce42:	673b      	str	r3, [r7, #112]	@ 0x70
				}
				sz_fat += n / n_fat;
 800ce44:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ce46:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ce48:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce4c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800ce4e:	4413      	add	r3, r2
 800ce50:	65fb      	str	r3, [r7, #92]	@ 0x5c
			}

			/* Determine number of clusters and final check of validity of the FAT sub-type */
			if (sz_vol < b_data + pau * 16 - b_vol) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Too small volume? */
 800ce52:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ce54:	011a      	lsls	r2, r3, #4
 800ce56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce58:	441a      	add	r2, r3
 800ce5a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ce5c:	1ad2      	subs	r2, r2, r3
 800ce5e:	69fb      	ldr	r3, [r7, #28]
 800ce60:	429a      	cmp	r2, r3
 800ce62:	d901      	bls.n	800ce68 <f_mkfs+0x3d4>
 800ce64:	230e      	movs	r3, #14
 800ce66:	e243      	b.n	800d2f0 <f_mkfs+0x85c>
			n_clst = ((DWORD)sz_vol - sz_rsv - sz_fat * n_fat - sz_dir) / pau;
 800ce68:	69fa      	ldr	r2, [r7, #28]
 800ce6a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ce6c:	1ad2      	subs	r2, r2, r3
 800ce6e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ce70:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ce72:	fb01 f303 	mul.w	r3, r1, r3
 800ce76:	1ad2      	subs	r2, r2, r3
 800ce78:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce7a:	1ad2      	subs	r2, r2, r3
 800ce7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ce7e:	fbb2 f3f3 	udiv	r3, r2, r3
 800ce82:	62fb      	str	r3, [r7, #44]	@ 0x2c
			if (fsty == FS_FAT32) {
 800ce84:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800ce88:	2b03      	cmp	r3, #3
 800ce8a:	d10f      	bne.n	800ceac <f_mkfs+0x418>
				if (n_clst <= MAX_FAT16) {	/* Too few clusters for FAT32? */
 800ce8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ce8e:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800ce92:	4293      	cmp	r3, r2
 800ce94:	d80a      	bhi.n	800ceac <f_mkfs+0x418>
					if (sz_au == 0 && (sz_au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800ce96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d105      	bne.n	800cea8 <f_mkfs+0x414>
 800ce9c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ce9e:	085b      	lsrs	r3, r3, #1
 800cea0:	657b      	str	r3, [r7, #84]	@ 0x54
 800cea2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d145      	bne.n	800cf34 <f_mkfs+0x4a0>
					LEAVE_MKFS(FR_MKFS_ABORTED);
 800cea8:	230e      	movs	r3, #14
 800ceaa:	e221      	b.n	800d2f0 <f_mkfs+0x85c>
				}
			}
			if (fsty == FS_FAT16) {
 800ceac:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800ceb0:	2b02      	cmp	r3, #2
 800ceb2:	d134      	bne.n	800cf1e <f_mkfs+0x48a>
				if (n_clst > MAX_FAT16) {	/* Too many clusters for FAT16 */
 800ceb4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ceb6:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800ceba:	4293      	cmp	r3, r2
 800cebc:	d91f      	bls.n	800cefe <f_mkfs+0x46a>
					if (sz_au == 0 && (pau * 2) <= 64) {
 800cebe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cec0:	2b00      	cmp	r3, #0
 800cec2:	d107      	bne.n	800ced4 <f_mkfs+0x440>
 800cec4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cec6:	005b      	lsls	r3, r3, #1
 800cec8:	2b40      	cmp	r3, #64	@ 0x40
 800ceca:	d803      	bhi.n	800ced4 <f_mkfs+0x440>
						sz_au = pau * 2; continue;	/* Adjust cluster size and retry */
 800cecc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cece:	005b      	lsls	r3, r3, #1
 800ced0:	657b      	str	r3, [r7, #84]	@ 0x54
 800ced2:	e034      	b.n	800cf3e <f_mkfs+0x4aa>
					}
					if ((fsopt & FM_FAT32)) {
 800ced4:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800ced8:	f003 0302 	and.w	r3, r3, #2
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d003      	beq.n	800cee8 <f_mkfs+0x454>
						fsty = FS_FAT32; continue;	/* Switch type to FAT32 and retry */
 800cee0:	2303      	movs	r3, #3
 800cee2:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
 800cee6:	e02a      	b.n	800cf3e <f_mkfs+0x4aa>
					}
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800cee8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ceea:	2b00      	cmp	r3, #0
 800ceec:	d105      	bne.n	800cefa <f_mkfs+0x466>
 800ceee:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cef0:	005b      	lsls	r3, r3, #1
 800cef2:	657b      	str	r3, [r7, #84]	@ 0x54
 800cef4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cef6:	2b80      	cmp	r3, #128	@ 0x80
 800cef8:	d91e      	bls.n	800cf38 <f_mkfs+0x4a4>
					LEAVE_MKFS(FR_MKFS_ABORTED);
 800cefa:	230e      	movs	r3, #14
 800cefc:	e1f8      	b.n	800d2f0 <f_mkfs+0x85c>
				}
				if  (n_clst <= MAX_FAT12) {	/* Too few clusters for FAT16 */
 800cefe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf00:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800cf04:	4293      	cmp	r3, r2
 800cf06:	d80a      	bhi.n	800cf1e <f_mkfs+0x48a>
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800cf08:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d105      	bne.n	800cf1a <f_mkfs+0x486>
 800cf0e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800cf10:	005b      	lsls	r3, r3, #1
 800cf12:	657b      	str	r3, [r7, #84]	@ 0x54
 800cf14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cf16:	2b80      	cmp	r3, #128	@ 0x80
 800cf18:	d910      	bls.n	800cf3c <f_mkfs+0x4a8>
					LEAVE_MKFS(FR_MKFS_ABORTED);
 800cf1a:	230e      	movs	r3, #14
 800cf1c:	e1e8      	b.n	800d2f0 <f_mkfs+0x85c>
				}
			}
			if (fsty == FS_FAT12 && n_clst > MAX_FAT12) LEAVE_MKFS(FR_MKFS_ABORTED);	/* Too many clusters for FAT12 */
 800cf1e:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800cf22:	2b01      	cmp	r3, #1
 800cf24:	d10c      	bne.n	800cf40 <f_mkfs+0x4ac>
 800cf26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf28:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800cf2c:	4293      	cmp	r3, r2
 800cf2e:	d907      	bls.n	800cf40 <f_mkfs+0x4ac>
 800cf30:	230e      	movs	r3, #14
 800cf32:	e1dd      	b.n	800d2f0 <f_mkfs+0x85c>
					if (sz_au == 0 && (sz_au = pau / 2) != 0) continue;	/* Adjust cluster size and retry */
 800cf34:	bf00      	nop
 800cf36:	e6b2      	b.n	800cc9e <f_mkfs+0x20a>
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800cf38:	bf00      	nop
 800cf3a:	e6b0      	b.n	800cc9e <f_mkfs+0x20a>
					if (sz_au == 0 && (sz_au = pau * 2) <= 128) continue;	/* Adjust cluster size and retry */
 800cf3c:	bf00      	nop
			pau = sz_au;
 800cf3e:	e6ae      	b.n	800cc9e <f_mkfs+0x20a>

			/* Ok, it is the valid cluster configuration */
			break;
 800cf40:	bf00      	nop
#if FF_USE_TRIM
		lba[0] = b_vol; lba[1] = b_vol + sz_vol - 1;	/* Inform storage device that the volume area may be erased */
		disk_ioctl(pdrv, CTRL_TRIM, lba);
#endif
		/* Create FAT VBR */
		memset(buf, 0, ss);
 800cf42:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cf46:	461a      	mov	r2, r3
 800cf48:	2100      	movs	r1, #0
 800cf4a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cf4c:	f011 fdc6 	bl	801eadc <memset>
		memcpy(buf + BS_JmpBoot, "\xEB\xFE\x90" "MSDOS5.0", 11);	/* Boot jump code (x86), OEM name */
 800cf50:	220b      	movs	r2, #11
 800cf52:	491e      	ldr	r1, [pc, #120]	@ (800cfcc <f_mkfs+0x538>)
 800cf54:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800cf56:	f011 fe7e 	bl	801ec56 <memcpy>
		st_16(buf + BPB_BytsPerSec, ss);				/* Sector size [byte] */
 800cf5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf5c:	330b      	adds	r3, #11
 800cf5e:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800cf62:	4611      	mov	r1, r2
 800cf64:	4618      	mov	r0, r3
 800cf66:	f7fc f893 	bl	8009090 <st_16>
		buf[BPB_SecPerClus] = (BYTE)pau;				/* Cluster size [sector] */
 800cf6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf6c:	330d      	adds	r3, #13
 800cf6e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cf70:	b2d2      	uxtb	r2, r2
 800cf72:	701a      	strb	r2, [r3, #0]
		st_16(buf + BPB_RsvdSecCnt, (WORD)sz_rsv);		/* Size of reserved area */
 800cf74:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf76:	330e      	adds	r3, #14
 800cf78:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800cf7a:	b292      	uxth	r2, r2
 800cf7c:	4611      	mov	r1, r2
 800cf7e:	4618      	mov	r0, r3
 800cf80:	f7fc f886 	bl	8009090 <st_16>
		buf[BPB_NumFATs] = (BYTE)n_fat;					/* Number of FATs */
 800cf84:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf86:	3310      	adds	r3, #16
 800cf88:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cf8a:	b2d2      	uxtb	r2, r2
 800cf8c:	701a      	strb	r2, [r3, #0]
		st_16(buf + BPB_RootEntCnt, (WORD)((fsty == FS_FAT32) ? 0 : n_root));	/* Number of root directory entries */
 800cf8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf90:	f103 0211 	add.w	r2, r3, #17
 800cf94:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800cf98:	2b03      	cmp	r3, #3
 800cf9a:	d002      	beq.n	800cfa2 <f_mkfs+0x50e>
 800cf9c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800cf9e:	b29b      	uxth	r3, r3
 800cfa0:	e000      	b.n	800cfa4 <f_mkfs+0x510>
 800cfa2:	2300      	movs	r3, #0
 800cfa4:	4619      	mov	r1, r3
 800cfa6:	4610      	mov	r0, r2
 800cfa8:	f7fc f872 	bl	8009090 <st_16>
		if (sz_vol < 0x10000) {
 800cfac:	69fb      	ldr	r3, [r7, #28]
 800cfae:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cfb2:	d20d      	bcs.n	800cfd0 <f_mkfs+0x53c>
			st_16(buf + BPB_TotSec16, (WORD)sz_vol);	/* Volume size in 16-bit LBA */
 800cfb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfb6:	3313      	adds	r3, #19
 800cfb8:	69fa      	ldr	r2, [r7, #28]
 800cfba:	b292      	uxth	r2, r2
 800cfbc:	4611      	mov	r1, r2
 800cfbe:	4618      	mov	r0, r3
 800cfc0:	f7fc f866 	bl	8009090 <st_16>
 800cfc4:	e00b      	b.n	800cfde <f_mkfs+0x54a>
 800cfc6:	bf00      	nop
 800cfc8:	08021c18 	.word	0x08021c18
 800cfcc:	08020c7c 	.word	0x08020c7c
		} else {
			st_32(buf + BPB_TotSec32, (DWORD)sz_vol);	/* Volume size in 32-bit LBA */
 800cfd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfd2:	3320      	adds	r3, #32
 800cfd4:	69fa      	ldr	r2, [r7, #28]
 800cfd6:	4611      	mov	r1, r2
 800cfd8:	4618      	mov	r0, r3
 800cfda:	f7fc f874 	bl	80090c6 <st_32>
		}
		buf[BPB_Media] = 0xF8;							/* Media descriptor byte */
 800cfde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfe0:	3315      	adds	r3, #21
 800cfe2:	22f8      	movs	r2, #248	@ 0xf8
 800cfe4:	701a      	strb	r2, [r3, #0]
		st_16(buf + BPB_SecPerTrk, 63);					/* Number of sectors per track (for int13) */
 800cfe6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfe8:	3318      	adds	r3, #24
 800cfea:	213f      	movs	r1, #63	@ 0x3f
 800cfec:	4618      	mov	r0, r3
 800cfee:	f7fc f84f 	bl	8009090 <st_16>
		st_16(buf + BPB_NumHeads, 255);					/* Number of heads (for int13) */
 800cff2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cff4:	331a      	adds	r3, #26
 800cff6:	21ff      	movs	r1, #255	@ 0xff
 800cff8:	4618      	mov	r0, r3
 800cffa:	f7fc f849 	bl	8009090 <st_16>
		st_32(buf + BPB_HiddSec, (DWORD)b_vol);			/* Volume offset in the physical drive [sector] */
 800cffe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d000:	331c      	adds	r3, #28
 800d002:	6f79      	ldr	r1, [r7, #116]	@ 0x74
 800d004:	4618      	mov	r0, r3
 800d006:	f7fc f85e 	bl	80090c6 <st_32>
		if (fsty == FS_FAT32) {
 800d00a:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800d00e:	2b03      	cmp	r3, #3
 800d010:	d12d      	bne.n	800d06e <f_mkfs+0x5da>
			st_32(buf + BS_VolID32, vsn);				/* VSN */
 800d012:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d014:	3343      	adds	r3, #67	@ 0x43
 800d016:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d018:	4618      	mov	r0, r3
 800d01a:	f7fc f854 	bl	80090c6 <st_32>
			st_32(buf + BPB_FATSz32, sz_fat);			/* FAT size [sector] */
 800d01e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d020:	3324      	adds	r3, #36	@ 0x24
 800d022:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800d024:	4618      	mov	r0, r3
 800d026:	f7fc f84e 	bl	80090c6 <st_32>
			st_32(buf + BPB_RootClus32, 2);				/* Root directory cluster # (2) */
 800d02a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d02c:	332c      	adds	r3, #44	@ 0x2c
 800d02e:	2102      	movs	r1, #2
 800d030:	4618      	mov	r0, r3
 800d032:	f7fc f848 	bl	80090c6 <st_32>
			st_16(buf + BPB_FSInfo32, 1);				/* Offset of FSINFO sector (VBR + 1) */
 800d036:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d038:	3330      	adds	r3, #48	@ 0x30
 800d03a:	2101      	movs	r1, #1
 800d03c:	4618      	mov	r0, r3
 800d03e:	f7fc f827 	bl	8009090 <st_16>
			st_16(buf + BPB_BkBootSec32, 6);			/* Offset of backup VBR (VBR + 6) */
 800d042:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d044:	3332      	adds	r3, #50	@ 0x32
 800d046:	2106      	movs	r1, #6
 800d048:	4618      	mov	r0, r3
 800d04a:	f7fc f821 	bl	8009090 <st_16>
			buf[BS_DrvNum32] = 0x80;					/* Drive number (for int13) */
 800d04e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d050:	3340      	adds	r3, #64	@ 0x40
 800d052:	2280      	movs	r2, #128	@ 0x80
 800d054:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig32] = 0x29;					/* Extended boot signature */
 800d056:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d058:	3342      	adds	r3, #66	@ 0x42
 800d05a:	2229      	movs	r2, #41	@ 0x29
 800d05c:	701a      	strb	r2, [r3, #0]
			memcpy(buf + BS_VolLab32, "NO NAME    " "FAT32   ", 19);	/* Volume label, FAT signature */
 800d05e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d060:	3347      	adds	r3, #71	@ 0x47
 800d062:	2213      	movs	r2, #19
 800d064:	49a4      	ldr	r1, [pc, #656]	@ (800d2f8 <f_mkfs+0x864>)
 800d066:	4618      	mov	r0, r3
 800d068:	f011 fdf5 	bl	801ec56 <memcpy>
 800d06c:	e01c      	b.n	800d0a8 <f_mkfs+0x614>
		} else {
			st_32(buf + BS_VolID, vsn);					/* VSN */
 800d06e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d070:	3327      	adds	r3, #39	@ 0x27
 800d072:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800d074:	4618      	mov	r0, r3
 800d076:	f7fc f826 	bl	80090c6 <st_32>
			st_16(buf + BPB_FATSz16, (WORD)sz_fat);		/* FAT size [sector] */
 800d07a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d07c:	3316      	adds	r3, #22
 800d07e:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800d080:	b292      	uxth	r2, r2
 800d082:	4611      	mov	r1, r2
 800d084:	4618      	mov	r0, r3
 800d086:	f7fc f803 	bl	8009090 <st_16>
			buf[BS_DrvNum] = 0x80;						/* Drive number (for int13) */
 800d08a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d08c:	3324      	adds	r3, #36	@ 0x24
 800d08e:	2280      	movs	r2, #128	@ 0x80
 800d090:	701a      	strb	r2, [r3, #0]
			buf[BS_BootSig] = 0x29;						/* Extended boot signature */
 800d092:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d094:	3326      	adds	r3, #38	@ 0x26
 800d096:	2229      	movs	r2, #41	@ 0x29
 800d098:	701a      	strb	r2, [r3, #0]
			memcpy(buf + BS_VolLab, "NO NAME    " "FAT     ", 19);	/* Volume label, FAT signature */
 800d09a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d09c:	332b      	adds	r3, #43	@ 0x2b
 800d09e:	2213      	movs	r2, #19
 800d0a0:	4996      	ldr	r1, [pc, #600]	@ (800d2fc <f_mkfs+0x868>)
 800d0a2:	4618      	mov	r0, r3
 800d0a4:	f011 fdd7 	bl	801ec56 <memcpy>
		}
		st_16(buf + BS_55AA, 0xAA55);					/* Signature (offset is fixed here regardless of sector size) */
 800d0a8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d0aa:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d0ae:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	f7fb ffec 	bl	8009090 <st_16>
		if (disk_write(pdrv, buf, b_vol, 1) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);	/* Write it to the VBR sector */
 800d0b8:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800d0bc:	2301      	movs	r3, #1
 800d0be:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800d0c0:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d0c2:	f7fb ff15 	bl	8008ef0 <disk_write>
 800d0c6:	4603      	mov	r3, r0
 800d0c8:	2b00      	cmp	r3, #0
 800d0ca:	d001      	beq.n	800d0d0 <f_mkfs+0x63c>
 800d0cc:	2301      	movs	r3, #1
 800d0ce:	e10f      	b.n	800d2f0 <f_mkfs+0x85c>

		/* Create FSINFO record if needed */
		if (fsty == FS_FAT32) {
 800d0d0:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800d0d4:	2b03      	cmp	r3, #3
 800d0d6:	d141      	bne.n	800d15c <f_mkfs+0x6c8>
			disk_write(pdrv, buf, b_vol + 6, 1);		/* Write backup VBR (VBR + 6) */
 800d0d8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d0da:	1d9a      	adds	r2, r3, #6
 800d0dc:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800d0e0:	2301      	movs	r3, #1
 800d0e2:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d0e4:	f7fb ff04 	bl	8008ef0 <disk_write>
			memset(buf, 0, ss);
 800d0e8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d0ec:	461a      	mov	r2, r3
 800d0ee:	2100      	movs	r1, #0
 800d0f0:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d0f2:	f011 fcf3 	bl	801eadc <memset>
			st_32(buf + FSI_LeadSig, 0x41615252);
 800d0f6:	4982      	ldr	r1, [pc, #520]	@ (800d300 <f_mkfs+0x86c>)
 800d0f8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d0fa:	f7fb ffe4 	bl	80090c6 <st_32>
			st_32(buf + FSI_StrucSig, 0x61417272);
 800d0fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d100:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d104:	497f      	ldr	r1, [pc, #508]	@ (800d304 <f_mkfs+0x870>)
 800d106:	4618      	mov	r0, r3
 800d108:	f7fb ffdd 	bl	80090c6 <st_32>
			st_32(buf + FSI_Free_Count, n_clst - 1);	/* Number of free clusters */
 800d10c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d10e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800d112:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d114:	3b01      	subs	r3, #1
 800d116:	4619      	mov	r1, r3
 800d118:	4610      	mov	r0, r2
 800d11a:	f7fb ffd4 	bl	80090c6 <st_32>
			st_32(buf + FSI_Nxt_Free, 2);				/* Last allocated cluster# */
 800d11e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d120:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800d124:	2102      	movs	r1, #2
 800d126:	4618      	mov	r0, r3
 800d128:	f7fb ffcd 	bl	80090c6 <st_32>
			st_16(buf + BS_55AA, 0xAA55);
 800d12c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d12e:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d132:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800d136:	4618      	mov	r0, r3
 800d138:	f7fb ffaa 	bl	8009090 <st_16>
			disk_write(pdrv, buf, b_vol + 7, 1);		/* Write backup FSINFO (VBR + 7) */
 800d13c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d13e:	1dda      	adds	r2, r3, #7
 800d140:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800d144:	2301      	movs	r3, #1
 800d146:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d148:	f7fb fed2 	bl	8008ef0 <disk_write>
			disk_write(pdrv, buf, b_vol + 1, 1);		/* Write original FSINFO (VBR + 1) */
 800d14c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d14e:	1c5a      	adds	r2, r3, #1
 800d150:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800d154:	2301      	movs	r3, #1
 800d156:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d158:	f7fb feca 	bl	8008ef0 <disk_write>
		}

		/* Initialize FAT area */
		memset(buf, 0, sz_buf * ss);
 800d15c:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d160:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800d162:	fb02 f303 	mul.w	r3, r2, r3
 800d166:	461a      	mov	r2, r3
 800d168:	2100      	movs	r1, #0
 800d16a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d16c:	f011 fcb6 	bl	801eadc <memset>
		sect = b_fat;		/* FAT start sector */
 800d170:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d172:	67bb      	str	r3, [r7, #120]	@ 0x78
		for (i = 0; i < n_fat; i++) {			/* Initialize FATs each */
 800d174:	2300      	movs	r3, #0
 800d176:	653b      	str	r3, [r7, #80]	@ 0x50
 800d178:	e04c      	b.n	800d214 <f_mkfs+0x780>
			if (fsty == FS_FAT32) {
 800d17a:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800d17e:	2b03      	cmp	r3, #3
 800d180:	d113      	bne.n	800d1aa <f_mkfs+0x716>
				st_32(buf + 0, 0xFFFFFFF8);	/* FAT[0] */
 800d182:	f06f 0107 	mvn.w	r1, #7
 800d186:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d188:	f7fb ff9d 	bl	80090c6 <st_32>
				st_32(buf + 4, 0xFFFFFFFF);	/* FAT[1] */
 800d18c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d18e:	3304      	adds	r3, #4
 800d190:	f04f 31ff 	mov.w	r1, #4294967295
 800d194:	4618      	mov	r0, r3
 800d196:	f7fb ff96 	bl	80090c6 <st_32>
				st_32(buf + 8, 0x0FFFFFFF);	/* FAT[2] (root directory at cluster# 2) */
 800d19a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d19c:	3308      	adds	r3, #8
 800d19e:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800d1a2:	4618      	mov	r0, r3
 800d1a4:	f7fb ff8f 	bl	80090c6 <st_32>
 800d1a8:	e00b      	b.n	800d1c2 <f_mkfs+0x72e>
			} else {
				st_32(buf + 0, (fsty == FS_FAT12) ? 0xFFFFF8 : 0xFFFFFFF8);	/* FAT[0] and FAT[1] */
 800d1aa:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800d1ae:	2b01      	cmp	r3, #1
 800d1b0:	d101      	bne.n	800d1b6 <f_mkfs+0x722>
 800d1b2:	4b55      	ldr	r3, [pc, #340]	@ (800d308 <f_mkfs+0x874>)
 800d1b4:	e001      	b.n	800d1ba <f_mkfs+0x726>
 800d1b6:	f06f 0307 	mvn.w	r3, #7
 800d1ba:	4619      	mov	r1, r3
 800d1bc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d1be:	f7fb ff82 	bl	80090c6 <st_32>
			}
			nsect = sz_fat;		/* Number of FAT sectors */
 800d1c2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d1c4:	667b      	str	r3, [r7, #100]	@ 0x64
			do {	/* Fill FAT sectors */
				n = (nsect > sz_buf) ? sz_buf : nsect;
 800d1c6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d1c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d1ca:	4293      	cmp	r3, r2
 800d1cc:	bf28      	it	cs
 800d1ce:	4613      	movcs	r3, r2
 800d1d0:	66fb      	str	r3, [r7, #108]	@ 0x6c
				if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800d1d2:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800d1d6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1d8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800d1da:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d1dc:	f7fb fe88 	bl	8008ef0 <disk_write>
 800d1e0:	4603      	mov	r3, r0
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d001      	beq.n	800d1ea <f_mkfs+0x756>
 800d1e6:	2301      	movs	r3, #1
 800d1e8:	e082      	b.n	800d2f0 <f_mkfs+0x85c>
				memset(buf, 0, ss);	/* Rest of FAT area is initially zero */
 800d1ea:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800d1ee:	461a      	mov	r2, r3
 800d1f0:	2100      	movs	r1, #0
 800d1f2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800d1f4:	f011 fc72 	bl	801eadc <memset>
				sect += n; nsect -= n;
 800d1f8:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800d1fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d1fc:	4413      	add	r3, r2
 800d1fe:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d200:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d202:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d204:	1ad3      	subs	r3, r2, r3
 800d206:	667b      	str	r3, [r7, #100]	@ 0x64
			} while (nsect);
 800d208:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d20a:	2b00      	cmp	r3, #0
 800d20c:	d1db      	bne.n	800d1c6 <f_mkfs+0x732>
		for (i = 0; i < n_fat; i++) {			/* Initialize FATs each */
 800d20e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d210:	3301      	adds	r3, #1
 800d212:	653b      	str	r3, [r7, #80]	@ 0x50
 800d214:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800d216:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d218:	429a      	cmp	r2, r3
 800d21a:	d3ae      	bcc.n	800d17a <f_mkfs+0x6e6>
		}

		/* Initialize root directory (fill with zero) */
		nsect = (fsty == FS_FAT32) ? pau : sz_dir;	/* Number of root directory sectors */
 800d21c:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800d220:	2b03      	cmp	r3, #3
 800d222:	d101      	bne.n	800d228 <f_mkfs+0x794>
 800d224:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800d226:	e000      	b.n	800d22a <f_mkfs+0x796>
 800d228:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d22a:	667b      	str	r3, [r7, #100]	@ 0x64
		do {
			n = (nsect > sz_buf) ? sz_buf : nsect;
 800d22c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d22e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d230:	4293      	cmp	r3, r2
 800d232:	bf28      	it	cs
 800d234:	4613      	movcs	r3, r2
 800d236:	66fb      	str	r3, [r7, #108]	@ 0x6c
			if (disk_write(pdrv, buf, sect, (UINT)n) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800d238:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800d23c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d23e:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800d240:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800d242:	f7fb fe55 	bl	8008ef0 <disk_write>
 800d246:	4603      	mov	r3, r0
 800d248:	2b00      	cmp	r3, #0
 800d24a:	d001      	beq.n	800d250 <f_mkfs+0x7bc>
 800d24c:	2301      	movs	r3, #1
 800d24e:	e04f      	b.n	800d2f0 <f_mkfs+0x85c>
			sect += n; nsect -= n;
 800d250:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800d252:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d254:	4413      	add	r3, r2
 800d256:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d258:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800d25a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800d25c:	1ad3      	subs	r3, r2, r3
 800d25e:	667b      	str	r3, [r7, #100]	@ 0x64
		} while (nsect);
 800d260:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d262:	2b00      	cmp	r3, #0
 800d264:	d1e2      	bne.n	800d22c <f_mkfs+0x798>
	/* A FAT volume has been created here */

	/* Determine system ID in the MBR partition table */
	if (FF_FS_EXFAT && fsty == FS_EXFAT) {
		sys = 0x07;		/* exFAT */
	} else if (fsty == FS_FAT32) {
 800d266:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800d26a:	2b03      	cmp	r3, #3
 800d26c:	d103      	bne.n	800d276 <f_mkfs+0x7e2>
		sys = 0x0C;		/* FAT32X */
 800d26e:	230c      	movs	r3, #12
 800d270:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
 800d274:	e012      	b.n	800d29c <f_mkfs+0x808>
	} else if (sz_vol >= 0x10000) {
 800d276:	69fb      	ldr	r3, [r7, #28]
 800d278:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d27c:	d303      	bcc.n	800d286 <f_mkfs+0x7f2>
		sys = 0x06;		/* FAT12/16 (large) */
 800d27e:	2306      	movs	r3, #6
 800d280:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
 800d284:	e00a      	b.n	800d29c <f_mkfs+0x808>
	} else if (fsty == FS_FAT16) {
 800d286:	f897 3063 	ldrb.w	r3, [r7, #99]	@ 0x63
 800d28a:	2b02      	cmp	r3, #2
 800d28c:	d103      	bne.n	800d296 <f_mkfs+0x802>
		sys = 0x04;		/* FAT16 */
 800d28e:	2304      	movs	r3, #4
 800d290:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
 800d294:	e002      	b.n	800d29c <f_mkfs+0x808>
	} else {
		sys = 0x01;		/* FAT12 */
 800d296:	2301      	movs	r3, #1
 800d298:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
			if (disk_read(pdrv, buf, 0, 1) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);	/* Read the MBR */
			buf[MBR_Table + (ipart - 1) * SZ_PTE + PTE_System] = sys;			/* Set system ID */
			if (disk_write(pdrv, buf, 0, 1) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);	/* Write it back to the MBR */
		}
	} else {								/* Volume as a new single partition */
		if (!(fsopt & FM_SFD)) {			/* Create partition table if not in SFD format */
 800d29c:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 800d2a0:	f003 0308 	and.w	r3, r3, #8
 800d2a4:	2b00      	cmp	r3, #0
 800d2a6:	d116      	bne.n	800d2d6 <f_mkfs+0x842>
			lba[0] = sz_vol; lba[1] = 0;
 800d2a8:	69fb      	ldr	r3, [r7, #28]
 800d2aa:	617b      	str	r3, [r7, #20]
 800d2ac:	2300      	movs	r3, #0
 800d2ae:	61bb      	str	r3, [r7, #24]
			res = create_partition(pdrv, lba, sys, buf);
 800d2b0:	f897 2062 	ldrb.w	r2, [r7, #98]	@ 0x62
 800d2b4:	f107 0114 	add.w	r1, r7, #20
 800d2b8:	f897 004b 	ldrb.w	r0, [r7, #75]	@ 0x4b
 800d2bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d2be:	f7ff fac5 	bl	800c84c <create_partition>
 800d2c2:	4603      	mov	r3, r0
 800d2c4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			if (res != FR_OK) LEAVE_MKFS(res);
 800d2c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d2cc:	2b00      	cmp	r3, #0
 800d2ce:	d002      	beq.n	800d2d6 <f_mkfs+0x842>
 800d2d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d2d4:	e00c      	b.n	800d2f0 <f_mkfs+0x85c>
		}
	}

	if (disk_ioctl(pdrv, CTRL_SYNC, 0) != RES_OK) LEAVE_MKFS(FR_DISK_ERR);
 800d2d6:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 800d2da:	2200      	movs	r2, #0
 800d2dc:	2100      	movs	r1, #0
 800d2de:	4618      	mov	r0, r3
 800d2e0:	f7fb fe40 	bl	8008f64 <disk_ioctl>
 800d2e4:	4603      	mov	r3, r0
 800d2e6:	2b00      	cmp	r3, #0
 800d2e8:	d001      	beq.n	800d2ee <f_mkfs+0x85a>
 800d2ea:	2301      	movs	r3, #1
 800d2ec:	e000      	b.n	800d2f0 <f_mkfs+0x85c>

	LEAVE_MKFS(FR_OK);
 800d2ee:	2300      	movs	r3, #0
}
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	3780      	adds	r7, #128	@ 0x80
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	bd80      	pop	{r7, pc}
 800d2f8:	08020c88 	.word	0x08020c88
 800d2fc:	08020c9c 	.word	0x08020c9c
 800d300:	41615252 	.word	0x41615252
 800d304:	61417272 	.word	0x61417272
 800d308:	00fffff8 	.word	0x00fffff8

0800d30c <ff_uni2oem>:
#if FF_CODE_PAGE >= 900
WCHAR ff_uni2oem (	/* Returns OEM code character, zero on error */
	DWORD	uni,	/* UTF-16 encoded character to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 800d30c:	b480      	push	{r7}
 800d30e:	b08b      	sub	sp, #44	@ 0x2c
 800d310:	af00      	add	r7, sp, #0
 800d312:	6078      	str	r0, [r7, #4]
 800d314:	460b      	mov	r3, r1
 800d316:	807b      	strh	r3, [r7, #2]
	const WCHAR* p;
	WCHAR c = 0, uc;
 800d318:	2300      	movs	r3, #0
 800d31a:	84fb      	strh	r3, [r7, #38]	@ 0x26
	UINT i = 0, n, li, hi;
 800d31c:	2300      	movs	r3, #0
 800d31e:	623b      	str	r3, [r7, #32]


	if (uni < 0x80) {	/* ASCII? */
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	2b7f      	cmp	r3, #127	@ 0x7f
 800d324:	d802      	bhi.n	800d32c <ff_uni2oem+0x20>
		c = (WCHAR)uni;
 800d326:	687b      	ldr	r3, [r7, #4]
 800d328:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d32a:	e041      	b.n	800d3b0 <ff_uni2oem+0xa4>

	} else {			/* Non-ASCII */
		if (uni < 0x10000 && cp == FF_CODE_PAGE) {	/* Is it in BMP and valid code page? */
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d332:	d23d      	bcs.n	800d3b0 <ff_uni2oem+0xa4>
 800d334:	887b      	ldrh	r3, [r7, #2]
 800d336:	f5b3 7f69 	cmp.w	r3, #932	@ 0x3a4
 800d33a:	d139      	bne.n	800d3b0 <ff_uni2oem+0xa4>
			uc = (WCHAR)uni;
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	827b      	strh	r3, [r7, #18]
			p = CVTBL(uni2oem, FF_CODE_PAGE);
 800d340:	4b1f      	ldr	r3, [pc, #124]	@ (800d3c0 <ff_uni2oem+0xb4>)
 800d342:	60fb      	str	r3, [r7, #12]
			hi = sizeof CVTBL(uni2oem, FF_CODE_PAGE) / 4 - 1;
 800d344:	f641 43dd 	movw	r3, #7389	@ 0x1cdd
 800d348:	617b      	str	r3, [r7, #20]
			li = 0;
 800d34a:	2300      	movs	r3, #0
 800d34c:	61bb      	str	r3, [r7, #24]
			for (n = 16; n; n--) {
 800d34e:	2310      	movs	r3, #16
 800d350:	61fb      	str	r3, [r7, #28]
 800d352:	e01e      	b.n	800d392 <ff_uni2oem+0x86>
				i = li + (hi - li) / 2;
 800d354:	697a      	ldr	r2, [r7, #20]
 800d356:	69bb      	ldr	r3, [r7, #24]
 800d358:	1ad3      	subs	r3, r2, r3
 800d35a:	085b      	lsrs	r3, r3, #1
 800d35c:	69ba      	ldr	r2, [r7, #24]
 800d35e:	4413      	add	r3, r2
 800d360:	623b      	str	r3, [r7, #32]
				if (uc == p[i * 2]) break;
 800d362:	6a3b      	ldr	r3, [r7, #32]
 800d364:	009b      	lsls	r3, r3, #2
 800d366:	68fa      	ldr	r2, [r7, #12]
 800d368:	4413      	add	r3, r2
 800d36a:	881b      	ldrh	r3, [r3, #0]
 800d36c:	8a7a      	ldrh	r2, [r7, #18]
 800d36e:	429a      	cmp	r2, r3
 800d370:	d013      	beq.n	800d39a <ff_uni2oem+0x8e>
				if (uc > p[i * 2]) {
 800d372:	6a3b      	ldr	r3, [r7, #32]
 800d374:	009b      	lsls	r3, r3, #2
 800d376:	68fa      	ldr	r2, [r7, #12]
 800d378:	4413      	add	r3, r2
 800d37a:	881b      	ldrh	r3, [r3, #0]
 800d37c:	8a7a      	ldrh	r2, [r7, #18]
 800d37e:	429a      	cmp	r2, r3
 800d380:	d902      	bls.n	800d388 <ff_uni2oem+0x7c>
					li = i;
 800d382:	6a3b      	ldr	r3, [r7, #32]
 800d384:	61bb      	str	r3, [r7, #24]
 800d386:	e001      	b.n	800d38c <ff_uni2oem+0x80>
				} else {
					hi = i;
 800d388:	6a3b      	ldr	r3, [r7, #32]
 800d38a:	617b      	str	r3, [r7, #20]
			for (n = 16; n; n--) {
 800d38c:	69fb      	ldr	r3, [r7, #28]
 800d38e:	3b01      	subs	r3, #1
 800d390:	61fb      	str	r3, [r7, #28]
 800d392:	69fb      	ldr	r3, [r7, #28]
 800d394:	2b00      	cmp	r3, #0
 800d396:	d1dd      	bne.n	800d354 <ff_uni2oem+0x48>
 800d398:	e000      	b.n	800d39c <ff_uni2oem+0x90>
				if (uc == p[i * 2]) break;
 800d39a:	bf00      	nop
				}
			}
			if (n != 0) c = p[i * 2 + 1];
 800d39c:	69fb      	ldr	r3, [r7, #28]
 800d39e:	2b00      	cmp	r3, #0
 800d3a0:	d006      	beq.n	800d3b0 <ff_uni2oem+0xa4>
 800d3a2:	6a3b      	ldr	r3, [r7, #32]
 800d3a4:	009b      	lsls	r3, r3, #2
 800d3a6:	3302      	adds	r3, #2
 800d3a8:	68fa      	ldr	r2, [r7, #12]
 800d3aa:	4413      	add	r3, r2
 800d3ac:	881b      	ldrh	r3, [r3, #0]
 800d3ae:	84fb      	strh	r3, [r7, #38]	@ 0x26
		}
	}

	return c;
 800d3b0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	372c      	adds	r7, #44	@ 0x2c
 800d3b6:	46bd      	mov	sp, r7
 800d3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3bc:	4770      	bx	lr
 800d3be:	bf00      	nop
 800d3c0:	08021c28 	.word	0x08021c28

0800d3c4 <ff_oem2uni>:

WCHAR ff_oem2uni (	/* Returns Unicode character in UTF-16, zero on error */
	WCHAR	oem,	/* OEM code to be converted */
	WORD	cp		/* Code page for the conversion */
)
{
 800d3c4:	b480      	push	{r7}
 800d3c6:	b089      	sub	sp, #36	@ 0x24
 800d3c8:	af00      	add	r7, sp, #0
 800d3ca:	4603      	mov	r3, r0
 800d3cc:	460a      	mov	r2, r1
 800d3ce:	80fb      	strh	r3, [r7, #6]
 800d3d0:	4613      	mov	r3, r2
 800d3d2:	80bb      	strh	r3, [r7, #4]
	const WCHAR* p;
	WCHAR c = 0;
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	83fb      	strh	r3, [r7, #30]
	UINT i = 0, n, li, hi;
 800d3d8:	2300      	movs	r3, #0
 800d3da:	61bb      	str	r3, [r7, #24]


	if (oem < 0x80) {	/* ASCII? */
 800d3dc:	88fb      	ldrh	r3, [r7, #6]
 800d3de:	2b7f      	cmp	r3, #127	@ 0x7f
 800d3e0:	d802      	bhi.n	800d3e8 <ff_oem2uni+0x24>
		c = oem;
 800d3e2:	88fb      	ldrh	r3, [r7, #6]
 800d3e4:	83fb      	strh	r3, [r7, #30]
 800d3e6:	e03b      	b.n	800d460 <ff_oem2uni+0x9c>

	} else {			/* Extended char */
		if (cp == FF_CODE_PAGE) {	/* Is it valid code page? */
 800d3e8:	88bb      	ldrh	r3, [r7, #4]
 800d3ea:	f5b3 7f69 	cmp.w	r3, #932	@ 0x3a4
 800d3ee:	d137      	bne.n	800d460 <ff_oem2uni+0x9c>
			p = CVTBL(oem2uni, FF_CODE_PAGE);
 800d3f0:	4b1f      	ldr	r3, [pc, #124]	@ (800d470 <ff_oem2uni+0xac>)
 800d3f2:	60bb      	str	r3, [r7, #8]
			hi = sizeof CVTBL(oem2uni, FF_CODE_PAGE) / 4 - 1;
 800d3f4:	f641 43dd 	movw	r3, #7389	@ 0x1cdd
 800d3f8:	60fb      	str	r3, [r7, #12]
			li = 0;
 800d3fa:	2300      	movs	r3, #0
 800d3fc:	613b      	str	r3, [r7, #16]
			for (n = 16; n; n--) {
 800d3fe:	2310      	movs	r3, #16
 800d400:	617b      	str	r3, [r7, #20]
 800d402:	e01e      	b.n	800d442 <ff_oem2uni+0x7e>
				i = li + (hi - li) / 2;
 800d404:	68fa      	ldr	r2, [r7, #12]
 800d406:	693b      	ldr	r3, [r7, #16]
 800d408:	1ad3      	subs	r3, r2, r3
 800d40a:	085b      	lsrs	r3, r3, #1
 800d40c:	693a      	ldr	r2, [r7, #16]
 800d40e:	4413      	add	r3, r2
 800d410:	61bb      	str	r3, [r7, #24]
				if (oem == p[i * 2]) break;
 800d412:	69bb      	ldr	r3, [r7, #24]
 800d414:	009b      	lsls	r3, r3, #2
 800d416:	68ba      	ldr	r2, [r7, #8]
 800d418:	4413      	add	r3, r2
 800d41a:	881b      	ldrh	r3, [r3, #0]
 800d41c:	88fa      	ldrh	r2, [r7, #6]
 800d41e:	429a      	cmp	r2, r3
 800d420:	d013      	beq.n	800d44a <ff_oem2uni+0x86>
				if (oem > p[i * 2]) {
 800d422:	69bb      	ldr	r3, [r7, #24]
 800d424:	009b      	lsls	r3, r3, #2
 800d426:	68ba      	ldr	r2, [r7, #8]
 800d428:	4413      	add	r3, r2
 800d42a:	881b      	ldrh	r3, [r3, #0]
 800d42c:	88fa      	ldrh	r2, [r7, #6]
 800d42e:	429a      	cmp	r2, r3
 800d430:	d902      	bls.n	800d438 <ff_oem2uni+0x74>
					li = i;
 800d432:	69bb      	ldr	r3, [r7, #24]
 800d434:	613b      	str	r3, [r7, #16]
 800d436:	e001      	b.n	800d43c <ff_oem2uni+0x78>
				} else {
					hi = i;
 800d438:	69bb      	ldr	r3, [r7, #24]
 800d43a:	60fb      	str	r3, [r7, #12]
			for (n = 16; n; n--) {
 800d43c:	697b      	ldr	r3, [r7, #20]
 800d43e:	3b01      	subs	r3, #1
 800d440:	617b      	str	r3, [r7, #20]
 800d442:	697b      	ldr	r3, [r7, #20]
 800d444:	2b00      	cmp	r3, #0
 800d446:	d1dd      	bne.n	800d404 <ff_oem2uni+0x40>
 800d448:	e000      	b.n	800d44c <ff_oem2uni+0x88>
				if (oem == p[i * 2]) break;
 800d44a:	bf00      	nop
				}
			}
			if (n != 0) c = p[i * 2 + 1];
 800d44c:	697b      	ldr	r3, [r7, #20]
 800d44e:	2b00      	cmp	r3, #0
 800d450:	d006      	beq.n	800d460 <ff_oem2uni+0x9c>
 800d452:	69bb      	ldr	r3, [r7, #24]
 800d454:	009b      	lsls	r3, r3, #2
 800d456:	3302      	adds	r3, #2
 800d458:	68ba      	ldr	r2, [r7, #8]
 800d45a:	4413      	add	r3, r2
 800d45c:	881b      	ldrh	r3, [r3, #0]
 800d45e:	83fb      	strh	r3, [r7, #30]
		}
	}

	return c;
 800d460:	8bfb      	ldrh	r3, [r7, #30]
}
 800d462:	4618      	mov	r0, r3
 800d464:	3724      	adds	r7, #36	@ 0x24
 800d466:	46bd      	mov	sp, r7
 800d468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d46c:	4770      	bx	lr
 800d46e:	bf00      	nop
 800d470:	08028fa0 	.word	0x08028fa0

0800d474 <ff_wtoupper>:
/*------------------------------------------------------------------------*/

DWORD ff_wtoupper (	/* Returns up-converted code point */
	DWORD uni		/* Unicode code point to be up-converted */
)
{
 800d474:	b480      	push	{r7}
 800d476:	b087      	sub	sp, #28
 800d478:	af00      	add	r7, sp, #0
 800d47a:	6078      	str	r0, [r7, #4]

		0x0000	/* EOT */
	};


	if (uni < 0x10000) {	/* Is it in BMP? */
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d482:	d27d      	bcs.n	800d580 <ff_wtoupper+0x10c>
		uc = (WORD)uni;
 800d484:	687b      	ldr	r3, [r7, #4]
 800d486:	827b      	strh	r3, [r7, #18]
		p = uc < 0x1000 ? cvt1 : cvt2;
 800d488:	8a7b      	ldrh	r3, [r7, #18]
 800d48a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800d48e:	d201      	bcs.n	800d494 <ff_wtoupper+0x20>
 800d490:	4b3f      	ldr	r3, [pc, #252]	@ (800d590 <ff_wtoupper+0x11c>)
 800d492:	e000      	b.n	800d496 <ff_wtoupper+0x22>
 800d494:	4b3f      	ldr	r3, [pc, #252]	@ (800d594 <ff_wtoupper+0x120>)
 800d496:	617b      	str	r3, [r7, #20]
		for (;;) {
			bc = *p++;								/* Get the block base */
 800d498:	697b      	ldr	r3, [r7, #20]
 800d49a:	1c9a      	adds	r2, r3, #2
 800d49c:	617a      	str	r2, [r7, #20]
 800d49e:	881b      	ldrh	r3, [r3, #0]
 800d4a0:	823b      	strh	r3, [r7, #16]
			if (bc == 0 || uc < bc) break;			/* Not matched? */
 800d4a2:	8a3b      	ldrh	r3, [r7, #16]
 800d4a4:	2b00      	cmp	r3, #0
 800d4a6:	d069      	beq.n	800d57c <ff_wtoupper+0x108>
 800d4a8:	8a7a      	ldrh	r2, [r7, #18]
 800d4aa:	8a3b      	ldrh	r3, [r7, #16]
 800d4ac:	429a      	cmp	r2, r3
 800d4ae:	d365      	bcc.n	800d57c <ff_wtoupper+0x108>
			nc = *p++; cmd = nc >> 8; nc &= 0xFF;	/* Get processing command and block size */
 800d4b0:	697b      	ldr	r3, [r7, #20]
 800d4b2:	1c9a      	adds	r2, r3, #2
 800d4b4:	617a      	str	r2, [r7, #20]
 800d4b6:	881b      	ldrh	r3, [r3, #0]
 800d4b8:	81fb      	strh	r3, [r7, #14]
 800d4ba:	89fb      	ldrh	r3, [r7, #14]
 800d4bc:	0a1b      	lsrs	r3, r3, #8
 800d4be:	81bb      	strh	r3, [r7, #12]
 800d4c0:	89fb      	ldrh	r3, [r7, #14]
 800d4c2:	b2db      	uxtb	r3, r3
 800d4c4:	81fb      	strh	r3, [r7, #14]
			if (uc < bc + nc) {	/* In the block? */
 800d4c6:	8a7a      	ldrh	r2, [r7, #18]
 800d4c8:	8a39      	ldrh	r1, [r7, #16]
 800d4ca:	89fb      	ldrh	r3, [r7, #14]
 800d4cc:	440b      	add	r3, r1
 800d4ce:	429a      	cmp	r2, r3
 800d4d0:	da4a      	bge.n	800d568 <ff_wtoupper+0xf4>
				switch (cmd) {
 800d4d2:	89bb      	ldrh	r3, [r7, #12]
 800d4d4:	2b08      	cmp	r3, #8
 800d4d6:	d850      	bhi.n	800d57a <ff_wtoupper+0x106>
 800d4d8:	a201      	add	r2, pc, #4	@ (adr r2, 800d4e0 <ff_wtoupper+0x6c>)
 800d4da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4de:	bf00      	nop
 800d4e0:	0800d505 	.word	0x0800d505
 800d4e4:	0800d517 	.word	0x0800d517
 800d4e8:	0800d52d 	.word	0x0800d52d
 800d4ec:	0800d535 	.word	0x0800d535
 800d4f0:	0800d53d 	.word	0x0800d53d
 800d4f4:	0800d545 	.word	0x0800d545
 800d4f8:	0800d54d 	.word	0x0800d54d
 800d4fc:	0800d555 	.word	0x0800d555
 800d500:	0800d55d 	.word	0x0800d55d
				case 0:	uc = p[uc - bc]; break;		/* Table conversion */
 800d504:	8a7a      	ldrh	r2, [r7, #18]
 800d506:	8a3b      	ldrh	r3, [r7, #16]
 800d508:	1ad3      	subs	r3, r2, r3
 800d50a:	005b      	lsls	r3, r3, #1
 800d50c:	697a      	ldr	r2, [r7, #20]
 800d50e:	4413      	add	r3, r2
 800d510:	881b      	ldrh	r3, [r3, #0]
 800d512:	827b      	strh	r3, [r7, #18]
 800d514:	e027      	b.n	800d566 <ff_wtoupper+0xf2>
				case 1:	uc -= (uc - bc) & 1; break;	/* Case pairs */
 800d516:	8a7a      	ldrh	r2, [r7, #18]
 800d518:	8a3b      	ldrh	r3, [r7, #16]
 800d51a:	1ad3      	subs	r3, r2, r3
 800d51c:	b29b      	uxth	r3, r3
 800d51e:	f003 0301 	and.w	r3, r3, #1
 800d522:	b29b      	uxth	r3, r3
 800d524:	8a7a      	ldrh	r2, [r7, #18]
 800d526:	1ad3      	subs	r3, r2, r3
 800d528:	827b      	strh	r3, [r7, #18]
 800d52a:	e01c      	b.n	800d566 <ff_wtoupper+0xf2>
				case 2: uc -= 16; break;			/* Shift -16 */
 800d52c:	8a7b      	ldrh	r3, [r7, #18]
 800d52e:	3b10      	subs	r3, #16
 800d530:	827b      	strh	r3, [r7, #18]
 800d532:	e018      	b.n	800d566 <ff_wtoupper+0xf2>
				case 3:	uc -= 32; break;			/* Shift -32 */
 800d534:	8a7b      	ldrh	r3, [r7, #18]
 800d536:	3b20      	subs	r3, #32
 800d538:	827b      	strh	r3, [r7, #18]
 800d53a:	e014      	b.n	800d566 <ff_wtoupper+0xf2>
				case 4:	uc -= 48; break;			/* Shift -48 */
 800d53c:	8a7b      	ldrh	r3, [r7, #18]
 800d53e:	3b30      	subs	r3, #48	@ 0x30
 800d540:	827b      	strh	r3, [r7, #18]
 800d542:	e010      	b.n	800d566 <ff_wtoupper+0xf2>
				case 5:	uc -= 26; break;			/* Shift -26 */
 800d544:	8a7b      	ldrh	r3, [r7, #18]
 800d546:	3b1a      	subs	r3, #26
 800d548:	827b      	strh	r3, [r7, #18]
 800d54a:	e00c      	b.n	800d566 <ff_wtoupper+0xf2>
				case 6:	uc += 8; break;				/* Shift +8 */
 800d54c:	8a7b      	ldrh	r3, [r7, #18]
 800d54e:	3308      	adds	r3, #8
 800d550:	827b      	strh	r3, [r7, #18]
 800d552:	e008      	b.n	800d566 <ff_wtoupper+0xf2>
				case 7: uc -= 80; break;			/* Shift -80 */
 800d554:	8a7b      	ldrh	r3, [r7, #18]
 800d556:	3b50      	subs	r3, #80	@ 0x50
 800d558:	827b      	strh	r3, [r7, #18]
 800d55a:	e004      	b.n	800d566 <ff_wtoupper+0xf2>
				case 8:	uc -= 0x1C60; break;		/* Shift -0x1C60 */
 800d55c:	8a7b      	ldrh	r3, [r7, #18]
 800d55e:	f5a3 53e3 	sub.w	r3, r3, #7264	@ 0x1c60
 800d562:	827b      	strh	r3, [r7, #18]
 800d564:	bf00      	nop
				}
				break;
 800d566:	e008      	b.n	800d57a <ff_wtoupper+0x106>
			}
			if (cmd == 0) p += nc;	/* Skip table if needed */
 800d568:	89bb      	ldrh	r3, [r7, #12]
 800d56a:	2b00      	cmp	r3, #0
 800d56c:	d194      	bne.n	800d498 <ff_wtoupper+0x24>
 800d56e:	89fb      	ldrh	r3, [r7, #14]
 800d570:	005b      	lsls	r3, r3, #1
 800d572:	697a      	ldr	r2, [r7, #20]
 800d574:	4413      	add	r3, r2
 800d576:	617b      	str	r3, [r7, #20]
			bc = *p++;								/* Get the block base */
 800d578:	e78e      	b.n	800d498 <ff_wtoupper+0x24>
				break;
 800d57a:	bf00      	nop
		}
		uni = uc;
 800d57c:	8a7b      	ldrh	r3, [r7, #18]
 800d57e:	607b      	str	r3, [r7, #4]
	}

	return uni;
 800d580:	687b      	ldr	r3, [r7, #4]
}
 800d582:	4618      	mov	r0, r3
 800d584:	371c      	adds	r7, #28
 800d586:	46bd      	mov	sp, r7
 800d588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d58c:	4770      	bx	lr
 800d58e:	bf00      	nop
 800d590:	08030318 	.word	0x08030318
 800d594:	0803050c 	.word	0x0803050c

0800d598 <csp_get_uptime_s>:

#include <csp/arch/csp_time.h>

static uint32_t uptime_s_offset = 0;

uint32_t csp_get_uptime_s(void) {
 800d598:	b580      	push	{r7, lr}
 800d59a:	b082      	sub	sp, #8
 800d59c:	af00      	add	r7, sp, #0

	uint32_t seconds = csp_get_s();
 800d59e:	f000 f9af 	bl	800d900 <csp_get_s>
 800d5a2:	6078      	str	r0, [r7, #4]
	if (uptime_s_offset == 0) {
 800d5a4:	4b07      	ldr	r3, [pc, #28]	@ (800d5c4 <csp_get_uptime_s+0x2c>)
 800d5a6:	681b      	ldr	r3, [r3, #0]
 800d5a8:	2b00      	cmp	r3, #0
 800d5aa:	d102      	bne.n	800d5b2 <csp_get_uptime_s+0x1a>
		uptime_s_offset = seconds;
 800d5ac:	4a05      	ldr	r2, [pc, #20]	@ (800d5c4 <csp_get_uptime_s+0x2c>)
 800d5ae:	687b      	ldr	r3, [r7, #4]
 800d5b0:	6013      	str	r3, [r2, #0]
	}
	return (seconds - uptime_s_offset);
 800d5b2:	4b04      	ldr	r3, [pc, #16]	@ (800d5c4 <csp_get_uptime_s+0x2c>)
 800d5b4:	681b      	ldr	r3, [r3, #0]
 800d5b6:	687a      	ldr	r2, [r7, #4]
 800d5b8:	1ad3      	subs	r3, r2, r3
}
 800d5ba:	4618      	mov	r0, r3
 800d5bc:	3708      	adds	r7, #8
 800d5be:	46bd      	mov	sp, r7
 800d5c0:	bd80      	pop	{r7, pc}
 800d5c2:	bf00      	nop
 800d5c4:	24043f3c 	.word	0x24043f3c

0800d5c8 <csp_malloc>:

#include <string.h>

#include <FreeRTOS.h>

void * csp_malloc(size_t size) {
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b082      	sub	sp, #8
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	6078      	str	r0, [r7, #4]
	return pvPortMalloc(size);
 800d5d0:	6878      	ldr	r0, [r7, #4]
 800d5d2:	f7fb f95b 	bl	800888c <pvPortMalloc>
 800d5d6:	4603      	mov	r3, r0
}
 800d5d8:	4618      	mov	r0, r3
 800d5da:	3708      	adds	r7, #8
 800d5dc:	46bd      	mov	sp, r7
 800d5de:	bd80      	pop	{r7, pc}

0800d5e0 <csp_calloc>:

void * csp_calloc(size_t nmemb, size_t size) {
 800d5e0:	b580      	push	{r7, lr}
 800d5e2:	b084      	sub	sp, #16
 800d5e4:	af00      	add	r7, sp, #0
 800d5e6:	6078      	str	r0, [r7, #4]
 800d5e8:	6039      	str	r1, [r7, #0]
	size = (nmemb * size); 
 800d5ea:	683b      	ldr	r3, [r7, #0]
 800d5ec:	687a      	ldr	r2, [r7, #4]
 800d5ee:	fb02 f303 	mul.w	r3, r2, r3
 800d5f2:	603b      	str	r3, [r7, #0]
	void * ptr = csp_malloc(size);
 800d5f4:	6838      	ldr	r0, [r7, #0]
 800d5f6:	f7ff ffe7 	bl	800d5c8 <csp_malloc>
 800d5fa:	60f8      	str	r0, [r7, #12]
	if (ptr) {
 800d5fc:	68fb      	ldr	r3, [r7, #12]
 800d5fe:	2b00      	cmp	r3, #0
 800d600:	d004      	beq.n	800d60c <csp_calloc+0x2c>
		memset(ptr, 0, size);
 800d602:	683a      	ldr	r2, [r7, #0]
 800d604:	2100      	movs	r1, #0
 800d606:	68f8      	ldr	r0, [r7, #12]
 800d608:	f011 fa68 	bl	801eadc <memset>
	}
	return ptr;
 800d60c:	68fb      	ldr	r3, [r7, #12]
}
 800d60e:	4618      	mov	r0, r3
 800d610:	3710      	adds	r7, #16
 800d612:	46bd      	mov	sp, r7
 800d614:	bd80      	pop	{r7, pc}

0800d616 <csp_free>:

void csp_free(void *ptr) {
 800d616:	b580      	push	{r7, lr}
 800d618:	b082      	sub	sp, #8
 800d61a:	af00      	add	r7, sp, #0
 800d61c:	6078      	str	r0, [r7, #4]
	vPortFree(ptr);
 800d61e:	6878      	ldr	r0, [r7, #4]
 800d620:	f7fb fa72 	bl	8008b08 <vPortFree>
}
 800d624:	bf00      	nop
 800d626:	3708      	adds	r7, #8
 800d628:	46bd      	mov	sp, r7
 800d62a:	bd80      	pop	{r7, pc}

0800d62c <csp_queue_create>:
#include <csp/arch/csp_queue.h>

#include <FreeRTOS.h>
#include <queue.h> // FreeRTOS

csp_queue_handle_t csp_queue_create(int length, size_t item_size) {
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b082      	sub	sp, #8
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
 800d634:	6039      	str	r1, [r7, #0]
	return xQueueCreate(length, item_size);
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	2200      	movs	r2, #0
 800d63a:	6839      	ldr	r1, [r7, #0]
 800d63c:	4618      	mov	r0, r3
 800d63e:	f7f8 f8fc 	bl	800583a <xQueueGenericCreate>
 800d642:	4603      	mov	r3, r0
}
 800d644:	4618      	mov	r0, r3
 800d646:	3708      	adds	r7, #8
 800d648:	46bd      	mov	sp, r7
 800d64a:	bd80      	pop	{r7, pc}

0800d64c <csp_queue_remove>:

void csp_queue_remove(csp_queue_handle_t queue) {
 800d64c:	b580      	push	{r7, lr}
 800d64e:	b082      	sub	sp, #8
 800d650:	af00      	add	r7, sp, #0
 800d652:	6078      	str	r0, [r7, #4]
	vQueueDelete(queue);
 800d654:	6878      	ldr	r0, [r7, #4]
 800d656:	f7f8 fde4 	bl	8006222 <vQueueDelete>
}
 800d65a:	bf00      	nop
 800d65c:	3708      	adds	r7, #8
 800d65e:	46bd      	mov	sp, r7
 800d660:	bd80      	pop	{r7, pc}

0800d662 <csp_queue_enqueue>:

int csp_queue_enqueue(csp_queue_handle_t handle, const void * value, uint32_t timeout) {
 800d662:	b580      	push	{r7, lr}
 800d664:	b084      	sub	sp, #16
 800d666:	af00      	add	r7, sp, #0
 800d668:	60f8      	str	r0, [r7, #12]
 800d66a:	60b9      	str	r1, [r7, #8]
 800d66c:	607a      	str	r2, [r7, #4]
	if (timeout != CSP_MAX_TIMEOUT)
 800d66e:	687b      	ldr	r3, [r7, #4]
 800d670:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_RATE_MS;
	return xQueueSendToBack(handle, value, timeout);
 800d674:	2300      	movs	r3, #0
 800d676:	687a      	ldr	r2, [r7, #4]
 800d678:	68b9      	ldr	r1, [r7, #8]
 800d67a:	68f8      	ldr	r0, [r7, #12]
 800d67c:	f7f8 f956 	bl	800592c <xQueueGenericSend>
 800d680:	4603      	mov	r3, r0
}
 800d682:	4618      	mov	r0, r3
 800d684:	3710      	adds	r7, #16
 800d686:	46bd      	mov	sp, r7
 800d688:	bd80      	pop	{r7, pc}

0800d68a <csp_queue_enqueue_isr>:

int csp_queue_enqueue_isr(csp_queue_handle_t handle, const void * value, CSP_BASE_TYPE * task_woken) {
 800d68a:	b580      	push	{r7, lr}
 800d68c:	b084      	sub	sp, #16
 800d68e:	af00      	add	r7, sp, #0
 800d690:	60f8      	str	r0, [r7, #12]
 800d692:	60b9      	str	r1, [r7, #8]
 800d694:	607a      	str	r2, [r7, #4]
	return xQueueSendToBackFromISR(handle, value, task_woken);
 800d696:	2300      	movs	r3, #0
 800d698:	687a      	ldr	r2, [r7, #4]
 800d69a:	68b9      	ldr	r1, [r7, #8]
 800d69c:	68f8      	ldr	r0, [r7, #12]
 800d69e:	f7f8 fa4f 	bl	8005b40 <xQueueGenericSendFromISR>
 800d6a2:	4603      	mov	r3, r0
}
 800d6a4:	4618      	mov	r0, r3
 800d6a6:	3710      	adds	r7, #16
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	bd80      	pop	{r7, pc}

0800d6ac <csp_queue_dequeue>:

int csp_queue_dequeue(csp_queue_handle_t handle, void * buf, uint32_t timeout) {
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b084      	sub	sp, #16
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	60f8      	str	r0, [r7, #12]
 800d6b4:	60b9      	str	r1, [r7, #8]
 800d6b6:	607a      	str	r2, [r7, #4]
	if (timeout != CSP_MAX_TIMEOUT)
 800d6b8:	687b      	ldr	r3, [r7, #4]
 800d6ba:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_RATE_MS;
	return xQueueReceive(handle, buf, timeout);
 800d6be:	687a      	ldr	r2, [r7, #4]
 800d6c0:	68b9      	ldr	r1, [r7, #8]
 800d6c2:	68f8      	ldr	r0, [r7, #12]
 800d6c4:	f7f8 fafc 	bl	8005cc0 <xQueueReceive>
 800d6c8:	4603      	mov	r3, r0
}
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	3710      	adds	r7, #16
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	bd80      	pop	{r7, pc}

0800d6d2 <csp_queue_dequeue_isr>:

int csp_queue_dequeue_isr(csp_queue_handle_t handle, void * buf, CSP_BASE_TYPE * task_woken) {
 800d6d2:	b580      	push	{r7, lr}
 800d6d4:	b084      	sub	sp, #16
 800d6d6:	af00      	add	r7, sp, #0
 800d6d8:	60f8      	str	r0, [r7, #12]
 800d6da:	60b9      	str	r1, [r7, #8]
 800d6dc:	607a      	str	r2, [r7, #4]
	return xQueueReceiveFromISR(handle, buf, task_woken);
 800d6de:	687a      	ldr	r2, [r7, #4]
 800d6e0:	68b9      	ldr	r1, [r7, #8]
 800d6e2:	68f8      	ldr	r0, [r7, #12]
 800d6e4:	f7f8 fcda 	bl	800609c <xQueueReceiveFromISR>
 800d6e8:	4603      	mov	r3, r0
}
 800d6ea:	4618      	mov	r0, r3
 800d6ec:	3710      	adds	r7, #16
 800d6ee:	46bd      	mov	sp, r7
 800d6f0:	bd80      	pop	{r7, pc}

0800d6f2 <csp_queue_size>:

int csp_queue_size(csp_queue_handle_t handle) {
 800d6f2:	b580      	push	{r7, lr}
 800d6f4:	b082      	sub	sp, #8
 800d6f6:	af00      	add	r7, sp, #0
 800d6f8:	6078      	str	r0, [r7, #4]
	return uxQueueMessagesWaiting(handle);
 800d6fa:	6878      	ldr	r0, [r7, #4]
 800d6fc:	f7f8 fd70 	bl	80061e0 <uxQueueMessagesWaiting>
 800d700:	4603      	mov	r3, r0
}
 800d702:	4618      	mov	r0, r3
 800d704:	3708      	adds	r7, #8
 800d706:	46bd      	mov	sp, r7
 800d708:	bd80      	pop	{r7, pc}

0800d70a <csp_bin_sem_create>:

int csp_mutex_unlock(csp_mutex_t * mutex) {
	return csp_bin_sem_post(mutex);
}

int csp_bin_sem_create(csp_bin_sem_handle_t * sem) {
 800d70a:	b580      	push	{r7, lr}
 800d70c:	b082      	sub	sp, #8
 800d70e:	af00      	add	r7, sp, #0
 800d710:	6078      	str	r0, [r7, #4]
	vSemaphoreCreateBinary(*sem);
 800d712:	2203      	movs	r2, #3
 800d714:	2100      	movs	r1, #0
 800d716:	2001      	movs	r0, #1
 800d718:	f7f8 f88f 	bl	800583a <xQueueGenericCreate>
 800d71c:	4602      	mov	r2, r0
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	601a      	str	r2, [r3, #0]
 800d722:	687b      	ldr	r3, [r7, #4]
 800d724:	681b      	ldr	r3, [r3, #0]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d006      	beq.n	800d738 <csp_bin_sem_create+0x2e>
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	6818      	ldr	r0, [r3, #0]
 800d72e:	2300      	movs	r3, #0
 800d730:	2200      	movs	r2, #0
 800d732:	2100      	movs	r1, #0
 800d734:	f7f8 f8fa 	bl	800592c <xQueueGenericSend>
	return CSP_SEMAPHORE_OK;
 800d738:	2301      	movs	r3, #1
}
 800d73a:	4618      	mov	r0, r3
 800d73c:	3708      	adds	r7, #8
 800d73e:	46bd      	mov	sp, r7
 800d740:	bd80      	pop	{r7, pc}
	...

0800d744 <csp_bin_sem_wait>:
		vSemaphoreDelete(*sem);
	}
	return CSP_SEMAPHORE_OK;
}

int csp_bin_sem_wait(csp_bin_sem_handle_t * sem, uint32_t timeout) {
 800d744:	b580      	push	{r7, lr}
 800d746:	b082      	sub	sp, #8
 800d748:	af00      	add	r7, sp, #0
 800d74a:	6078      	str	r0, [r7, #4]
 800d74c:	6039      	str	r1, [r7, #0]
	csp_log_lock("Wait: %p", sem);
 800d74e:	4b0e      	ldr	r3, [pc, #56]	@ (800d788 <csp_bin_sem_wait+0x44>)
 800d750:	799b      	ldrb	r3, [r3, #6]
 800d752:	2b00      	cmp	r3, #0
 800d754:	d004      	beq.n	800d760 <csp_bin_sem_wait+0x1c>
 800d756:	687a      	ldr	r2, [r7, #4]
 800d758:	490c      	ldr	r1, [pc, #48]	@ (800d78c <csp_bin_sem_wait+0x48>)
 800d75a:	2006      	movs	r0, #6
 800d75c:	f000 fe28 	bl	800e3b0 <do_csp_debug>
	if (timeout != CSP_MAX_TIMEOUT) {
 800d760:	683b      	ldr	r3, [r7, #0]
 800d762:	f1b3 3fff 	cmp.w	r3, #4294967295
		timeout = timeout / portTICK_RATE_MS;
	}
	if (xSemaphoreTake(*sem, timeout) == pdPASS) {
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	681b      	ldr	r3, [r3, #0]
 800d76a:	6839      	ldr	r1, [r7, #0]
 800d76c:	4618      	mov	r0, r3
 800d76e:	f7f8 fb8f 	bl	8005e90 <xQueueSemaphoreTake>
 800d772:	4603      	mov	r3, r0
 800d774:	2b01      	cmp	r3, #1
 800d776:	d101      	bne.n	800d77c <csp_bin_sem_wait+0x38>
		return CSP_SEMAPHORE_OK;
 800d778:	2301      	movs	r3, #1
 800d77a:	e000      	b.n	800d77e <csp_bin_sem_wait+0x3a>
	}
	return CSP_SEMAPHORE_ERROR;
 800d77c:	2300      	movs	r3, #0
}
 800d77e:	4618      	mov	r0, r3
 800d780:	3708      	adds	r7, #8
 800d782:	46bd      	mov	sp, r7
 800d784:	bd80      	pop	{r7, pc}
 800d786:	bf00      	nop
 800d788:	24000090 	.word	0x24000090
 800d78c:	08020cb0 	.word	0x08020cb0

0800d790 <csp_bin_sem_post>:

int csp_bin_sem_post(csp_bin_sem_handle_t * sem) {
 800d790:	b580      	push	{r7, lr}
 800d792:	b082      	sub	sp, #8
 800d794:	af00      	add	r7, sp, #0
 800d796:	6078      	str	r0, [r7, #4]
	csp_log_lock("Post: %p", sem);
 800d798:	4b0c      	ldr	r3, [pc, #48]	@ (800d7cc <csp_bin_sem_post+0x3c>)
 800d79a:	799b      	ldrb	r3, [r3, #6]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	d004      	beq.n	800d7aa <csp_bin_sem_post+0x1a>
 800d7a0:	687a      	ldr	r2, [r7, #4]
 800d7a2:	490b      	ldr	r1, [pc, #44]	@ (800d7d0 <csp_bin_sem_post+0x40>)
 800d7a4:	2006      	movs	r0, #6
 800d7a6:	f000 fe03 	bl	800e3b0 <do_csp_debug>
	if (xSemaphoreGive(*sem) == pdPASS) {
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	6818      	ldr	r0, [r3, #0]
 800d7ae:	2300      	movs	r3, #0
 800d7b0:	2200      	movs	r2, #0
 800d7b2:	2100      	movs	r1, #0
 800d7b4:	f7f8 f8ba 	bl	800592c <xQueueGenericSend>
 800d7b8:	4603      	mov	r3, r0
 800d7ba:	2b01      	cmp	r3, #1
 800d7bc:	d101      	bne.n	800d7c2 <csp_bin_sem_post+0x32>
		return CSP_SEMAPHORE_OK;
 800d7be:	2301      	movs	r3, #1
 800d7c0:	e000      	b.n	800d7c4 <csp_bin_sem_post+0x34>
	}
	return CSP_SEMAPHORE_ERROR;
 800d7c2:	2300      	movs	r3, #0
}
 800d7c4:	4618      	mov	r0, r3
 800d7c6:	3708      	adds	r7, #8
 800d7c8:	46bd      	mov	sp, r7
 800d7ca:	bd80      	pop	{r7, pc}
 800d7cc:	24000090 	.word	0x24000090
 800d7d0:	08020cbc 	.word	0x08020cbc

0800d7d4 <csp_sys_set_color>:

	return (uint32_t) xPortGetFreeHeapSize();

}

void csp_sys_set_color(csp_color_t color) {
 800d7d4:	b580      	push	{r7, lr}
 800d7d6:	b084      	sub	sp, #16
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	4603      	mov	r3, r0
 800d7dc:	71fb      	strb	r3, [r7, #7]

	unsigned int color_code, modifier_code;
	switch (color & COLOR_MASK_COLOR) {
 800d7de:	79fb      	ldrb	r3, [r7, #7]
 800d7e0:	f003 030f 	and.w	r3, r3, #15
 800d7e4:	3b01      	subs	r3, #1
 800d7e6:	2b07      	cmp	r3, #7
 800d7e8:	d82a      	bhi.n	800d840 <csp_sys_set_color+0x6c>
 800d7ea:	a201      	add	r2, pc, #4	@ (adr r2, 800d7f0 <csp_sys_set_color+0x1c>)
 800d7ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d7f0:	0800d811 	.word	0x0800d811
 800d7f4:	0800d817 	.word	0x0800d817
 800d7f8:	0800d81d 	.word	0x0800d81d
 800d7fc:	0800d823 	.word	0x0800d823
 800d800:	0800d829 	.word	0x0800d829
 800d804:	0800d82f 	.word	0x0800d82f
 800d808:	0800d835 	.word	0x0800d835
 800d80c:	0800d83b 	.word	0x0800d83b
		case COLOR_BLACK:
			color_code = 30; break;
 800d810:	231e      	movs	r3, #30
 800d812:	60fb      	str	r3, [r7, #12]
 800d814:	e017      	b.n	800d846 <csp_sys_set_color+0x72>
		case COLOR_RED:
			color_code = 31; break;
 800d816:	231f      	movs	r3, #31
 800d818:	60fb      	str	r3, [r7, #12]
 800d81a:	e014      	b.n	800d846 <csp_sys_set_color+0x72>
		case COLOR_GREEN:
			color_code = 32; break;
 800d81c:	2320      	movs	r3, #32
 800d81e:	60fb      	str	r3, [r7, #12]
 800d820:	e011      	b.n	800d846 <csp_sys_set_color+0x72>
		case COLOR_YELLOW:
			color_code = 33; break;
 800d822:	2321      	movs	r3, #33	@ 0x21
 800d824:	60fb      	str	r3, [r7, #12]
 800d826:	e00e      	b.n	800d846 <csp_sys_set_color+0x72>
		case COLOR_BLUE:
			color_code = 34; break;
 800d828:	2322      	movs	r3, #34	@ 0x22
 800d82a:	60fb      	str	r3, [r7, #12]
 800d82c:	e00b      	b.n	800d846 <csp_sys_set_color+0x72>
		case COLOR_MAGENTA:
			color_code = 35; break;
 800d82e:	2323      	movs	r3, #35	@ 0x23
 800d830:	60fb      	str	r3, [r7, #12]
 800d832:	e008      	b.n	800d846 <csp_sys_set_color+0x72>
		case COLOR_CYAN:
			color_code = 36; break;
 800d834:	2324      	movs	r3, #36	@ 0x24
 800d836:	60fb      	str	r3, [r7, #12]
 800d838:	e005      	b.n	800d846 <csp_sys_set_color+0x72>
		case COLOR_WHITE:
			color_code = 37; break;
 800d83a:	2325      	movs	r3, #37	@ 0x25
 800d83c:	60fb      	str	r3, [r7, #12]
 800d83e:	e002      	b.n	800d846 <csp_sys_set_color+0x72>
		case COLOR_RESET:
		default:
			color_code = 0; break;
 800d840:	2300      	movs	r3, #0
 800d842:	60fb      	str	r3, [r7, #12]
 800d844:	bf00      	nop
	}
	
	switch (color & COLOR_MASK_MODIFIER) {
 800d846:	79fb      	ldrb	r3, [r7, #7]
 800d848:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800d84c:	2b40      	cmp	r3, #64	@ 0x40
 800d84e:	d013      	beq.n	800d878 <csp_sys_set_color+0xa4>
 800d850:	2b40      	cmp	r3, #64	@ 0x40
 800d852:	dc14      	bgt.n	800d87e <csp_sys_set_color+0xaa>
 800d854:	2b30      	cmp	r3, #48	@ 0x30
 800d856:	d00c      	beq.n	800d872 <csp_sys_set_color+0x9e>
 800d858:	2b30      	cmp	r3, #48	@ 0x30
 800d85a:	dc10      	bgt.n	800d87e <csp_sys_set_color+0xaa>
 800d85c:	2b10      	cmp	r3, #16
 800d85e:	d002      	beq.n	800d866 <csp_sys_set_color+0x92>
 800d860:	2b20      	cmp	r3, #32
 800d862:	d003      	beq.n	800d86c <csp_sys_set_color+0x98>
 800d864:	e00b      	b.n	800d87e <csp_sys_set_color+0xaa>
		case COLOR_BOLD:
			modifier_code = 1; break;
 800d866:	2301      	movs	r3, #1
 800d868:	60bb      	str	r3, [r7, #8]
 800d86a:	e00b      	b.n	800d884 <csp_sys_set_color+0xb0>
		case COLOR_UNDERLINE:
			modifier_code = 2; break;
 800d86c:	2302      	movs	r3, #2
 800d86e:	60bb      	str	r3, [r7, #8]
 800d870:	e008      	b.n	800d884 <csp_sys_set_color+0xb0>
		case COLOR_BLINK:
			modifier_code = 3; break;
 800d872:	2303      	movs	r3, #3
 800d874:	60bb      	str	r3, [r7, #8]
 800d876:	e005      	b.n	800d884 <csp_sys_set_color+0xb0>
		case COLOR_HIDE:
			modifier_code = 4; break;
 800d878:	2304      	movs	r3, #4
 800d87a:	60bb      	str	r3, [r7, #8]
 800d87c:	e002      	b.n	800d884 <csp_sys_set_color+0xb0>
		case COLOR_NORMAL:
		default:
			modifier_code = 0; break;
 800d87e:	2300      	movs	r3, #0
 800d880:	60bb      	str	r3, [r7, #8]
 800d882:	bf00      	nop
	}

	printf("\033[%u;%um", modifier_code, color_code);
 800d884:	68fa      	ldr	r2, [r7, #12]
 800d886:	68b9      	ldr	r1, [r7, #8]
 800d888:	4803      	ldr	r0, [pc, #12]	@ (800d898 <csp_sys_set_color+0xc4>)
 800d88a:	f010 ff25 	bl	801e6d8 <iprintf>
}
 800d88e:	bf00      	nop
 800d890:	3710      	adds	r7, #16
 800d892:	46bd      	mov	sp, r7
 800d894:	bd80      	pop	{r7, pc}
 800d896:	bf00      	nop
 800d898:	08020cc8 	.word	0x08020cc8

0800d89c <csp_thread_create>:
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
*/

#include <csp/arch/csp_thread.h>

int csp_thread_create(csp_thread_func_t routine, const char * const thread_name, unsigned int stack_size, void * parameters, unsigned int priority, csp_thread_handle_t * return_handle) {
 800d89c:	b580      	push	{r7, lr}
 800d89e:	b088      	sub	sp, #32
 800d8a0:	af02      	add	r7, sp, #8
 800d8a2:	60f8      	str	r0, [r7, #12]
 800d8a4:	60b9      	str	r1, [r7, #8]
 800d8a6:	607a      	str	r2, [r7, #4]
 800d8a8:	603b      	str	r3, [r7, #0]

	csp_thread_handle_t handle;
#if (tskKERNEL_VERSION_MAJOR >= 8)
	portBASE_TYPE ret = xTaskCreate(routine, thread_name, stack_size, parameters, priority, &handle);
 800d8aa:	f107 0310 	add.w	r3, r7, #16
 800d8ae:	9301      	str	r3, [sp, #4]
 800d8b0:	6a3b      	ldr	r3, [r7, #32]
 800d8b2:	9300      	str	r3, [sp, #0]
 800d8b4:	683b      	ldr	r3, [r7, #0]
 800d8b6:	687a      	ldr	r2, [r7, #4]
 800d8b8:	68b9      	ldr	r1, [r7, #8]
 800d8ba:	68f8      	ldr	r0, [r7, #12]
 800d8bc:	f7f8 ff8d 	bl	80067da <xTaskCreate>
 800d8c0:	6178      	str	r0, [r7, #20]
#else
	portBASE_TYPE ret = xTaskCreate(routine, (signed char *) thread_name, stack_size, parameters, priority, &handle);
#endif
	if (ret != pdTRUE) {
 800d8c2:	697b      	ldr	r3, [r7, #20]
 800d8c4:	2b01      	cmp	r3, #1
 800d8c6:	d002      	beq.n	800d8ce <csp_thread_create+0x32>
		return CSP_ERR_NOMEM;
 800d8c8:	f04f 33ff 	mov.w	r3, #4294967295
 800d8cc:	e006      	b.n	800d8dc <csp_thread_create+0x40>
	}
	if (return_handle) {
 800d8ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d002      	beq.n	800d8da <csp_thread_create+0x3e>
		*return_handle = handle;
 800d8d4:	693a      	ldr	r2, [r7, #16]
 800d8d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d8d8:	601a      	str	r2, [r3, #0]
	}
	return CSP_ERR_NONE;
 800d8da:	2300      	movs	r3, #0
}
 800d8dc:	4618      	mov	r0, r3
 800d8de:	3718      	adds	r7, #24
 800d8e0:	46bd      	mov	sp, r7
 800d8e2:	bd80      	pop	{r7, pc}

0800d8e4 <csp_get_ms>:
#include <csp/arch/csp_time.h>

#include <FreeRTOS.h>
#include <task.h> // FreeRTOS

uint32_t csp_get_ms(void) {
 800d8e4:	b580      	push	{r7, lr}
 800d8e6:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCount() * (1000/configTICK_RATE_HZ));
 800d8e8:	f7f9 fb6a 	bl	8006fc0 <xTaskGetTickCount>
 800d8ec:	4603      	mov	r3, r0
}
 800d8ee:	4618      	mov	r0, r3
 800d8f0:	bd80      	pop	{r7, pc}

0800d8f2 <csp_get_ms_isr>:

uint32_t csp_get_ms_isr(void) {
 800d8f2:	b580      	push	{r7, lr}
 800d8f4:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCountFromISR() * (1000/configTICK_RATE_HZ));
 800d8f6:	f7f9 fb73 	bl	8006fe0 <xTaskGetTickCountFromISR>
 800d8fa:	4603      	mov	r3, r0
}
 800d8fc:	4618      	mov	r0, r3
 800d8fe:	bd80      	pop	{r7, pc}

0800d900 <csp_get_s>:

uint32_t csp_get_s(void) {
 800d900:	b580      	push	{r7, lr}
 800d902:	af00      	add	r7, sp, #0
	return (uint32_t)(xTaskGetTickCount()/configTICK_RATE_HZ);
 800d904:	f7f9 fb5c 	bl	8006fc0 <xTaskGetTickCount>
 800d908:	4603      	mov	r3, r0
 800d90a:	4a03      	ldr	r2, [pc, #12]	@ (800d918 <csp_get_s+0x18>)
 800d90c:	fba2 2303 	umull	r2, r3, r2, r3
 800d910:	099b      	lsrs	r3, r3, #6
}
 800d912:	4618      	mov	r0, r3
 800d914:	bd80      	pop	{r7, pc}
 800d916:	bf00      	nop
 800d918:	10624dd3 	.word	0x10624dd3

0800d91c <csp_buffer_init>:
CSP_STATIC_ASSERT(sizeof(csp_packet_t) == 16, csp_packet);
CSP_STATIC_ASSERT(offsetof(csp_packet_t, length) == 10, length_field_misaligned);
CSP_STATIC_ASSERT(offsetof(csp_packet_t, id) == 12, csp_id_field_misaligned);
CSP_STATIC_ASSERT(offsetof(csp_packet_t, data) == 16, data_field_misaligned);

int csp_buffer_init(void) {
 800d91c:	b580      	push	{r7, lr}
 800d91e:	b084      	sub	sp, #16
 800d920:	af00      	add	r7, sp, #0

	// calculate total size and ensure correct alignment (int *) for buffers
	const unsigned int skbfsize = CSP_BUFFER_ALIGN * ((sizeof(csp_skbf_t) + csp_buffer_size() + (CSP_BUFFER_ALIGN - 1)) / CSP_BUFFER_ALIGN);
 800d922:	f000 f9b5 	bl	800dc90 <csp_buffer_size>
 800d926:	4603      	mov	r3, r0
 800d928:	330b      	adds	r3, #11
 800d92a:	f023 0303 	bic.w	r3, r3, #3
 800d92e:	60bb      	str	r3, [r7, #8]

	csp_buffer_pool = csp_malloc(csp_conf.buffers * skbfsize);
 800d930:	4b23      	ldr	r3, [pc, #140]	@ (800d9c0 <csp_buffer_init+0xa4>)
 800d932:	8adb      	ldrh	r3, [r3, #22]
 800d934:	461a      	mov	r2, r3
 800d936:	68bb      	ldr	r3, [r7, #8]
 800d938:	fb02 f303 	mul.w	r3, r2, r3
 800d93c:	4618      	mov	r0, r3
 800d93e:	f7ff fe43 	bl	800d5c8 <csp_malloc>
 800d942:	4603      	mov	r3, r0
 800d944:	4a1f      	ldr	r2, [pc, #124]	@ (800d9c4 <csp_buffer_init+0xa8>)
 800d946:	6013      	str	r3, [r2, #0]
	if (csp_buffer_pool == NULL)
 800d948:	4b1e      	ldr	r3, [pc, #120]	@ (800d9c4 <csp_buffer_init+0xa8>)
 800d94a:	681b      	ldr	r3, [r3, #0]
 800d94c:	2b00      	cmp	r3, #0
 800d94e:	d030      	beq.n	800d9b2 <csp_buffer_init+0x96>
		goto fail_malloc;

	csp_buffers = csp_queue_create(csp_conf.buffers, sizeof(void *));
 800d950:	4b1b      	ldr	r3, [pc, #108]	@ (800d9c0 <csp_buffer_init+0xa4>)
 800d952:	8adb      	ldrh	r3, [r3, #22]
 800d954:	2104      	movs	r1, #4
 800d956:	4618      	mov	r0, r3
 800d958:	f7ff fe68 	bl	800d62c <csp_queue_create>
 800d95c:	4603      	mov	r3, r0
 800d95e:	4a1a      	ldr	r2, [pc, #104]	@ (800d9c8 <csp_buffer_init+0xac>)
 800d960:	6013      	str	r3, [r2, #0]
	if (!csp_buffers)
 800d962:	4b19      	ldr	r3, [pc, #100]	@ (800d9c8 <csp_buffer_init+0xac>)
 800d964:	681b      	ldr	r3, [r3, #0]
 800d966:	2b00      	cmp	r3, #0
 800d968:	d01f      	beq.n	800d9aa <csp_buffer_init+0x8e>
		goto fail_queue;

	for (unsigned int i = 0; i < csp_conf.buffers; i++) {
 800d96a:	2300      	movs	r3, #0
 800d96c:	60fb      	str	r3, [r7, #12]
 800d96e:	e014      	b.n	800d99a <csp_buffer_init+0x7e>
		csp_skbf_t * buf = (void *) &csp_buffer_pool[i * skbfsize];
 800d970:	4b14      	ldr	r3, [pc, #80]	@ (800d9c4 <csp_buffer_init+0xa8>)
 800d972:	681a      	ldr	r2, [r3, #0]
 800d974:	68fb      	ldr	r3, [r7, #12]
 800d976:	68b9      	ldr	r1, [r7, #8]
 800d978:	fb01 f303 	mul.w	r3, r1, r3
 800d97c:	4413      	add	r3, r2
 800d97e:	607b      	str	r3, [r7, #4]
		buf->skbf_addr = buf;
 800d980:	687b      	ldr	r3, [r7, #4]
 800d982:	687a      	ldr	r2, [r7, #4]
 800d984:	605a      	str	r2, [r3, #4]
		csp_queue_enqueue(csp_buffers, &buf, 0);
 800d986:	4b10      	ldr	r3, [pc, #64]	@ (800d9c8 <csp_buffer_init+0xac>)
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	1d39      	adds	r1, r7, #4
 800d98c:	2200      	movs	r2, #0
 800d98e:	4618      	mov	r0, r3
 800d990:	f7ff fe67 	bl	800d662 <csp_queue_enqueue>
	for (unsigned int i = 0; i < csp_conf.buffers; i++) {
 800d994:	68fb      	ldr	r3, [r7, #12]
 800d996:	3301      	adds	r3, #1
 800d998:	60fb      	str	r3, [r7, #12]
 800d99a:	4b09      	ldr	r3, [pc, #36]	@ (800d9c0 <csp_buffer_init+0xa4>)
 800d99c:	8adb      	ldrh	r3, [r3, #22]
 800d99e:	461a      	mov	r2, r3
 800d9a0:	68fb      	ldr	r3, [r7, #12]
 800d9a2:	4293      	cmp	r3, r2
 800d9a4:	d3e4      	bcc.n	800d970 <csp_buffer_init+0x54>
	}

	return CSP_ERR_NONE;
 800d9a6:	2300      	movs	r3, #0
 800d9a8:	e006      	b.n	800d9b8 <csp_buffer_init+0x9c>
		goto fail_queue;
 800d9aa:	bf00      	nop

fail_queue:
	csp_buffer_free_resources();
 800d9ac:	f000 f80e 	bl	800d9cc <csp_buffer_free_resources>
 800d9b0:	e000      	b.n	800d9b4 <csp_buffer_init+0x98>
		goto fail_malloc;
 800d9b2:	bf00      	nop
fail_malloc:
	return CSP_ERR_NOMEM;
 800d9b4:	f04f 33ff 	mov.w	r3, #4294967295

}
 800d9b8:	4618      	mov	r0, r3
 800d9ba:	3710      	adds	r7, #16
 800d9bc:	46bd      	mov	sp, r7
 800d9be:	bd80      	pop	{r7, pc}
 800d9c0:	24043f64 	.word	0x24043f64
 800d9c4:	24043f44 	.word	0x24043f44
 800d9c8:	24043f40 	.word	0x24043f40

0800d9cc <csp_buffer_free_resources>:

void csp_buffer_free_resources(void) {
 800d9cc:	b580      	push	{r7, lr}
 800d9ce:	af00      	add	r7, sp, #0

	if (csp_buffers) {
 800d9d0:	4b0a      	ldr	r3, [pc, #40]	@ (800d9fc <csp_buffer_free_resources+0x30>)
 800d9d2:	681b      	ldr	r3, [r3, #0]
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d007      	beq.n	800d9e8 <csp_buffer_free_resources+0x1c>
		csp_queue_remove(csp_buffers);
 800d9d8:	4b08      	ldr	r3, [pc, #32]	@ (800d9fc <csp_buffer_free_resources+0x30>)
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	4618      	mov	r0, r3
 800d9de:	f7ff fe35 	bl	800d64c <csp_queue_remove>
		csp_buffers = NULL;
 800d9e2:	4b06      	ldr	r3, [pc, #24]	@ (800d9fc <csp_buffer_free_resources+0x30>)
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	601a      	str	r2, [r3, #0]
	}
	csp_free(csp_buffer_pool);
 800d9e8:	4b05      	ldr	r3, [pc, #20]	@ (800da00 <csp_buffer_free_resources+0x34>)
 800d9ea:	681b      	ldr	r3, [r3, #0]
 800d9ec:	4618      	mov	r0, r3
 800d9ee:	f7ff fe12 	bl	800d616 <csp_free>
	csp_buffer_pool = NULL;
 800d9f2:	4b03      	ldr	r3, [pc, #12]	@ (800da00 <csp_buffer_free_resources+0x34>)
 800d9f4:	2200      	movs	r2, #0
 800d9f6:	601a      	str	r2, [r3, #0]

}
 800d9f8:	bf00      	nop
 800d9fa:	bd80      	pop	{r7, pc}
 800d9fc:	24043f40 	.word	0x24043f40
 800da00:	24043f44 	.word	0x24043f44

0800da04 <csp_buffer_get_isr>:

void *csp_buffer_get_isr(size_t _data_size) {
 800da04:	b580      	push	{r7, lr}
 800da06:	b084      	sub	sp, #16
 800da08:	af00      	add	r7, sp, #0
 800da0a:	6078      	str	r0, [r7, #4]

	if (_data_size > csp_conf.buffer_data_size)
 800da0c:	4b14      	ldr	r3, [pc, #80]	@ (800da60 <csp_buffer_get_isr+0x5c>)
 800da0e:	8b1b      	ldrh	r3, [r3, #24]
 800da10:	461a      	mov	r2, r3
 800da12:	687b      	ldr	r3, [r7, #4]
 800da14:	4293      	cmp	r3, r2
 800da16:	d901      	bls.n	800da1c <csp_buffer_get_isr+0x18>
		return NULL;
 800da18:	2300      	movs	r3, #0
 800da1a:	e01d      	b.n	800da58 <csp_buffer_get_isr+0x54>

	csp_skbf_t * buffer = NULL;
 800da1c:	2300      	movs	r3, #0
 800da1e:	60fb      	str	r3, [r7, #12]
	CSP_BASE_TYPE task_woken = 0;
 800da20:	2300      	movs	r3, #0
 800da22:	60bb      	str	r3, [r7, #8]
	csp_queue_dequeue_isr(csp_buffers, &buffer, &task_woken);
 800da24:	4b0f      	ldr	r3, [pc, #60]	@ (800da64 <csp_buffer_get_isr+0x60>)
 800da26:	681b      	ldr	r3, [r3, #0]
 800da28:	f107 0208 	add.w	r2, r7, #8
 800da2c:	f107 010c 	add.w	r1, r7, #12
 800da30:	4618      	mov	r0, r3
 800da32:	f7ff fe4e 	bl	800d6d2 <csp_queue_dequeue_isr>
	if (buffer == NULL)
 800da36:	68fb      	ldr	r3, [r7, #12]
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d101      	bne.n	800da40 <csp_buffer_get_isr+0x3c>
		return NULL;
 800da3c:	2300      	movs	r3, #0
 800da3e:	e00b      	b.n	800da58 <csp_buffer_get_isr+0x54>

	if (buffer != buffer->skbf_addr)
 800da40:	68fb      	ldr	r3, [r7, #12]
 800da42:	685a      	ldr	r2, [r3, #4]
 800da44:	68fb      	ldr	r3, [r7, #12]
 800da46:	429a      	cmp	r2, r3
 800da48:	d001      	beq.n	800da4e <csp_buffer_get_isr+0x4a>
		return NULL;
 800da4a:	2300      	movs	r3, #0
 800da4c:	e004      	b.n	800da58 <csp_buffer_get_isr+0x54>

	buffer->refcount = 1;
 800da4e:	68fb      	ldr	r3, [r7, #12]
 800da50:	2201      	movs	r2, #1
 800da52:	601a      	str	r2, [r3, #0]
	return buffer->skbf_data;
 800da54:	68fb      	ldr	r3, [r7, #12]
 800da56:	3308      	adds	r3, #8

}
 800da58:	4618      	mov	r0, r3
 800da5a:	3710      	adds	r7, #16
 800da5c:	46bd      	mov	sp, r7
 800da5e:	bd80      	pop	{r7, pc}
 800da60:	24043f64 	.word	0x24043f64
 800da64:	24043f40 	.word	0x24043f40

0800da68 <csp_buffer_get>:

void *csp_buffer_get(size_t _data_size) {
 800da68:	b580      	push	{r7, lr}
 800da6a:	b084      	sub	sp, #16
 800da6c:	af00      	add	r7, sp, #0
 800da6e:	6078      	str	r0, [r7, #4]

	if (_data_size > csp_conf.buffer_data_size) {
 800da70:	4b27      	ldr	r3, [pc, #156]	@ (800db10 <csp_buffer_get+0xa8>)
 800da72:	8b1b      	ldrh	r3, [r3, #24]
 800da74:	461a      	mov	r2, r3
 800da76:	687b      	ldr	r3, [r7, #4]
 800da78:	4293      	cmp	r3, r2
 800da7a:	d90c      	bls.n	800da96 <csp_buffer_get+0x2e>
		csp_log_error("GET: Attempt to allocate too large data size %u > max %u", (unsigned int) _data_size, (unsigned int) csp_conf.buffer_data_size);
 800da7c:	4b25      	ldr	r3, [pc, #148]	@ (800db14 <csp_buffer_get+0xac>)
 800da7e:	781b      	ldrb	r3, [r3, #0]
 800da80:	2b00      	cmp	r3, #0
 800da82:	d006      	beq.n	800da92 <csp_buffer_get+0x2a>
 800da84:	4b22      	ldr	r3, [pc, #136]	@ (800db10 <csp_buffer_get+0xa8>)
 800da86:	8b1b      	ldrh	r3, [r3, #24]
 800da88:	687a      	ldr	r2, [r7, #4]
 800da8a:	4923      	ldr	r1, [pc, #140]	@ (800db18 <csp_buffer_get+0xb0>)
 800da8c:	2000      	movs	r0, #0
 800da8e:	f000 fc8f 	bl	800e3b0 <do_csp_debug>
		return NULL;
 800da92:	2300      	movs	r3, #0
 800da94:	e037      	b.n	800db06 <csp_buffer_get+0x9e>
	}

	csp_skbf_t * buffer = NULL;
 800da96:	2300      	movs	r3, #0
 800da98:	60fb      	str	r3, [r7, #12]
	csp_queue_dequeue(csp_buffers, &buffer, 0);
 800da9a:	4b20      	ldr	r3, [pc, #128]	@ (800db1c <csp_buffer_get+0xb4>)
 800da9c:	681b      	ldr	r3, [r3, #0]
 800da9e:	f107 010c 	add.w	r1, r7, #12
 800daa2:	2200      	movs	r2, #0
 800daa4:	4618      	mov	r0, r3
 800daa6:	f7ff fe01 	bl	800d6ac <csp_queue_dequeue>
	if (buffer == NULL) {
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	2b00      	cmp	r3, #0
 800daae:	d109      	bne.n	800dac4 <csp_buffer_get+0x5c>
		csp_log_error("GET: Out of buffers");
 800dab0:	4b18      	ldr	r3, [pc, #96]	@ (800db14 <csp_buffer_get+0xac>)
 800dab2:	781b      	ldrb	r3, [r3, #0]
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d003      	beq.n	800dac0 <csp_buffer_get+0x58>
 800dab8:	4919      	ldr	r1, [pc, #100]	@ (800db20 <csp_buffer_get+0xb8>)
 800daba:	2000      	movs	r0, #0
 800dabc:	f000 fc78 	bl	800e3b0 <do_csp_debug>
		return NULL;
 800dac0:	2300      	movs	r3, #0
 800dac2:	e020      	b.n	800db06 <csp_buffer_get+0x9e>
	}

	if (buffer != buffer->skbf_addr) {
 800dac4:	68fb      	ldr	r3, [r7, #12]
 800dac6:	685a      	ldr	r2, [r3, #4]
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	429a      	cmp	r2, r3
 800dacc:	d00c      	beq.n	800dae8 <csp_buffer_get+0x80>
		csp_log_error("GET: Corrupt CSP buffer %p != %p", buffer, buffer->skbf_addr);
 800dace:	4b11      	ldr	r3, [pc, #68]	@ (800db14 <csp_buffer_get+0xac>)
 800dad0:	781b      	ldrb	r3, [r3, #0]
 800dad2:	2b00      	cmp	r3, #0
 800dad4:	d006      	beq.n	800dae4 <csp_buffer_get+0x7c>
 800dad6:	68fa      	ldr	r2, [r7, #12]
 800dad8:	68fb      	ldr	r3, [r7, #12]
 800dada:	685b      	ldr	r3, [r3, #4]
 800dadc:	4911      	ldr	r1, [pc, #68]	@ (800db24 <csp_buffer_get+0xbc>)
 800dade:	2000      	movs	r0, #0
 800dae0:	f000 fc66 	bl	800e3b0 <do_csp_debug>
		return NULL;
 800dae4:	2300      	movs	r3, #0
 800dae6:	e00e      	b.n	800db06 <csp_buffer_get+0x9e>
	}

	csp_log_buffer("GET: %p", buffer);
 800dae8:	4b0a      	ldr	r3, [pc, #40]	@ (800db14 <csp_buffer_get+0xac>)
 800daea:	78db      	ldrb	r3, [r3, #3]
 800daec:	2b00      	cmp	r3, #0
 800daee:	d005      	beq.n	800dafc <csp_buffer_get+0x94>
 800daf0:	68fb      	ldr	r3, [r7, #12]
 800daf2:	461a      	mov	r2, r3
 800daf4:	490c      	ldr	r1, [pc, #48]	@ (800db28 <csp_buffer_get+0xc0>)
 800daf6:	2003      	movs	r0, #3
 800daf8:	f000 fc5a 	bl	800e3b0 <do_csp_debug>

	buffer->refcount = 1;
 800dafc:	68fb      	ldr	r3, [r7, #12]
 800dafe:	2201      	movs	r2, #1
 800db00:	601a      	str	r2, [r3, #0]
	return buffer->skbf_data;
 800db02:	68fb      	ldr	r3, [r7, #12]
 800db04:	3308      	adds	r3, #8
}
 800db06:	4618      	mov	r0, r3
 800db08:	3710      	adds	r7, #16
 800db0a:	46bd      	mov	sp, r7
 800db0c:	bd80      	pop	{r7, pc}
 800db0e:	bf00      	nop
 800db10:	24043f64 	.word	0x24043f64
 800db14:	24000090 	.word	0x24000090
 800db18:	08020cd4 	.word	0x08020cd4
 800db1c:	24043f40 	.word	0x24043f40
 800db20:	08020d10 	.word	0x08020d10
 800db24:	08020d24 	.word	0x08020d24
 800db28:	08020d48 	.word	0x08020d48

0800db2c <csp_buffer_free_isr>:

void csp_buffer_free_isr(void *packet) {
 800db2c:	b580      	push	{r7, lr}
 800db2e:	b084      	sub	sp, #16
 800db30:	af00      	add	r7, sp, #0
 800db32:	6078      	str	r0, [r7, #4]

	if (packet == NULL) {
 800db34:	687b      	ldr	r3, [r7, #4]
 800db36:	2b00      	cmp	r3, #0
 800db38:	d023      	beq.n	800db82 <csp_buffer_free_isr+0x56>
		// freeing a NULL pointer is OK, e.g. standard free()
		return;
	}

	csp_skbf_t * buf = (void*)(((uint8_t*)packet) - sizeof(csp_skbf_t));
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	3b08      	subs	r3, #8
 800db3e:	60fb      	str	r3, [r7, #12]

	if (((uintptr_t) buf % CSP_BUFFER_ALIGN) > 0) {
 800db40:	68fb      	ldr	r3, [r7, #12]
 800db42:	f003 0303 	and.w	r3, r3, #3
 800db46:	2b00      	cmp	r3, #0
 800db48:	d11d      	bne.n	800db86 <csp_buffer_free_isr+0x5a>
		return;
	}

	if (buf->skbf_addr != buf) {
 800db4a:	68fb      	ldr	r3, [r7, #12]
 800db4c:	685a      	ldr	r2, [r3, #4]
 800db4e:	68fb      	ldr	r3, [r7, #12]
 800db50:	429a      	cmp	r2, r3
 800db52:	d11a      	bne.n	800db8a <csp_buffer_free_isr+0x5e>
		return;
	}

	if (buf->refcount == 0) {
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	2b00      	cmp	r3, #0
 800db5a:	d018      	beq.n	800db8e <csp_buffer_free_isr+0x62>
		return;
	}

	if (--(buf->refcount) > 0) {
 800db5c:	68fb      	ldr	r3, [r7, #12]
 800db5e:	681a      	ldr	r2, [r3, #0]
 800db60:	3a01      	subs	r2, #1
 800db62:	601a      	str	r2, [r3, #0]
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	2b00      	cmp	r3, #0
 800db68:	d113      	bne.n	800db92 <csp_buffer_free_isr+0x66>
		return;
	}

	CSP_BASE_TYPE task_woken = 0;
 800db6a:	2300      	movs	r3, #0
 800db6c:	60bb      	str	r3, [r7, #8]
	csp_queue_enqueue_isr(csp_buffers, &buf, &task_woken);
 800db6e:	4b0b      	ldr	r3, [pc, #44]	@ (800db9c <csp_buffer_free_isr+0x70>)
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	f107 0208 	add.w	r2, r7, #8
 800db76:	f107 010c 	add.w	r1, r7, #12
 800db7a:	4618      	mov	r0, r3
 800db7c:	f7ff fd85 	bl	800d68a <csp_queue_enqueue_isr>
 800db80:	e008      	b.n	800db94 <csp_buffer_free_isr+0x68>
		return;
 800db82:	bf00      	nop
 800db84:	e006      	b.n	800db94 <csp_buffer_free_isr+0x68>
		return;
 800db86:	bf00      	nop
 800db88:	e004      	b.n	800db94 <csp_buffer_free_isr+0x68>
		return;
 800db8a:	bf00      	nop
 800db8c:	e002      	b.n	800db94 <csp_buffer_free_isr+0x68>
		return;
 800db8e:	bf00      	nop
 800db90:	e000      	b.n	800db94 <csp_buffer_free_isr+0x68>
		return;
 800db92:	bf00      	nop

}
 800db94:	3710      	adds	r7, #16
 800db96:	46bd      	mov	sp, r7
 800db98:	bd80      	pop	{r7, pc}
 800db9a:	bf00      	nop
 800db9c:	24043f40 	.word	0x24043f40

0800dba0 <csp_buffer_free>:

void csp_buffer_free(void *packet) {
 800dba0:	b580      	push	{r7, lr}
 800dba2:	b084      	sub	sp, #16
 800dba4:	af00      	add	r7, sp, #0
 800dba6:	6078      	str	r0, [r7, #4]

	if (packet == NULL) {
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	2b00      	cmp	r3, #0
 800dbac:	d055      	beq.n	800dc5a <csp_buffer_free+0xba>
		/* freeing a NULL pointer is OK, e.g. standard free() */
		return;
	}

	csp_skbf_t * buf = (void*)(((uint8_t*)packet) - sizeof(csp_skbf_t));
 800dbae:	687b      	ldr	r3, [r7, #4]
 800dbb0:	3b08      	subs	r3, #8
 800dbb2:	60fb      	str	r3, [r7, #12]

	if (((uintptr_t) buf % CSP_BUFFER_ALIGN) > 0) {
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	f003 0303 	and.w	r3, r3, #3
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	d009      	beq.n	800dbd2 <csp_buffer_free+0x32>
		csp_log_error("FREE: Unaligned CSP buffer pointer %p", packet);
 800dbbe:	4b2d      	ldr	r3, [pc, #180]	@ (800dc74 <csp_buffer_free+0xd4>)
 800dbc0:	781b      	ldrb	r3, [r3, #0]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	d04b      	beq.n	800dc5e <csp_buffer_free+0xbe>
 800dbc6:	687a      	ldr	r2, [r7, #4]
 800dbc8:	492b      	ldr	r1, [pc, #172]	@ (800dc78 <csp_buffer_free+0xd8>)
 800dbca:	2000      	movs	r0, #0
 800dbcc:	f000 fbf0 	bl	800e3b0 <do_csp_debug>
		return;
 800dbd0:	e045      	b.n	800dc5e <csp_buffer_free+0xbe>
	}

	if (buf->skbf_addr != buf) {
 800dbd2:	68fb      	ldr	r3, [r7, #12]
 800dbd4:	685a      	ldr	r2, [r3, #4]
 800dbd6:	68fb      	ldr	r3, [r7, #12]
 800dbd8:	429a      	cmp	r2, r3
 800dbda:	d009      	beq.n	800dbf0 <csp_buffer_free+0x50>
		csp_log_error("FREE: Invalid CSP buffer pointer %p", packet);
 800dbdc:	4b25      	ldr	r3, [pc, #148]	@ (800dc74 <csp_buffer_free+0xd4>)
 800dbde:	781b      	ldrb	r3, [r3, #0]
 800dbe0:	2b00      	cmp	r3, #0
 800dbe2:	d03e      	beq.n	800dc62 <csp_buffer_free+0xc2>
 800dbe4:	687a      	ldr	r2, [r7, #4]
 800dbe6:	4925      	ldr	r1, [pc, #148]	@ (800dc7c <csp_buffer_free+0xdc>)
 800dbe8:	2000      	movs	r0, #0
 800dbea:	f000 fbe1 	bl	800e3b0 <do_csp_debug>
		return;
 800dbee:	e038      	b.n	800dc62 <csp_buffer_free+0xc2>
	}

	if (buf->refcount == 0) {
 800dbf0:	68fb      	ldr	r3, [r7, #12]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d10a      	bne.n	800dc0e <csp_buffer_free+0x6e>
		csp_log_error("FREE: Buffer already free %p", buf);
 800dbf8:	4b1e      	ldr	r3, [pc, #120]	@ (800dc74 <csp_buffer_free+0xd4>)
 800dbfa:	781b      	ldrb	r3, [r3, #0]
 800dbfc:	2b00      	cmp	r3, #0
 800dbfe:	d032      	beq.n	800dc66 <csp_buffer_free+0xc6>
 800dc00:	68fb      	ldr	r3, [r7, #12]
 800dc02:	461a      	mov	r2, r3
 800dc04:	491e      	ldr	r1, [pc, #120]	@ (800dc80 <csp_buffer_free+0xe0>)
 800dc06:	2000      	movs	r0, #0
 800dc08:	f000 fbd2 	bl	800e3b0 <do_csp_debug>
		return;
 800dc0c:	e02b      	b.n	800dc66 <csp_buffer_free+0xc6>
	}

	if (--(buf->refcount) > 0) {
 800dc0e:	68fb      	ldr	r3, [r7, #12]
 800dc10:	681a      	ldr	r2, [r3, #0]
 800dc12:	3a01      	subs	r2, #1
 800dc14:	601a      	str	r2, [r3, #0]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d00b      	beq.n	800dc34 <csp_buffer_free+0x94>
		csp_log_error("FREE: Buffer %p in use by %u users", buf, buf->refcount);
 800dc1c:	4b15      	ldr	r3, [pc, #84]	@ (800dc74 <csp_buffer_free+0xd4>)
 800dc1e:	781b      	ldrb	r3, [r3, #0]
 800dc20:	2b00      	cmp	r3, #0
 800dc22:	d022      	beq.n	800dc6a <csp_buffer_free+0xca>
 800dc24:	68fa      	ldr	r2, [r7, #12]
 800dc26:	68fb      	ldr	r3, [r7, #12]
 800dc28:	681b      	ldr	r3, [r3, #0]
 800dc2a:	4916      	ldr	r1, [pc, #88]	@ (800dc84 <csp_buffer_free+0xe4>)
 800dc2c:	2000      	movs	r0, #0
 800dc2e:	f000 fbbf 	bl	800e3b0 <do_csp_debug>
		return;
 800dc32:	e01a      	b.n	800dc6a <csp_buffer_free+0xca>
	}

	csp_log_buffer("FREE: %p", buf);
 800dc34:	4b0f      	ldr	r3, [pc, #60]	@ (800dc74 <csp_buffer_free+0xd4>)
 800dc36:	78db      	ldrb	r3, [r3, #3]
 800dc38:	2b00      	cmp	r3, #0
 800dc3a:	d005      	beq.n	800dc48 <csp_buffer_free+0xa8>
 800dc3c:	68fb      	ldr	r3, [r7, #12]
 800dc3e:	461a      	mov	r2, r3
 800dc40:	4911      	ldr	r1, [pc, #68]	@ (800dc88 <csp_buffer_free+0xe8>)
 800dc42:	2003      	movs	r0, #3
 800dc44:	f000 fbb4 	bl	800e3b0 <do_csp_debug>
	csp_queue_enqueue(csp_buffers, &buf, 0);
 800dc48:	4b10      	ldr	r3, [pc, #64]	@ (800dc8c <csp_buffer_free+0xec>)
 800dc4a:	681b      	ldr	r3, [r3, #0]
 800dc4c:	f107 010c 	add.w	r1, r7, #12
 800dc50:	2200      	movs	r2, #0
 800dc52:	4618      	mov	r0, r3
 800dc54:	f7ff fd05 	bl	800d662 <csp_queue_enqueue>
 800dc58:	e008      	b.n	800dc6c <csp_buffer_free+0xcc>
		return;
 800dc5a:	bf00      	nop
 800dc5c:	e006      	b.n	800dc6c <csp_buffer_free+0xcc>
		return;
 800dc5e:	bf00      	nop
 800dc60:	e004      	b.n	800dc6c <csp_buffer_free+0xcc>
		return;
 800dc62:	bf00      	nop
 800dc64:	e002      	b.n	800dc6c <csp_buffer_free+0xcc>
		return;
 800dc66:	bf00      	nop
 800dc68:	e000      	b.n	800dc6c <csp_buffer_free+0xcc>
		return;
 800dc6a:	bf00      	nop

}
 800dc6c:	3710      	adds	r7, #16
 800dc6e:	46bd      	mov	sp, r7
 800dc70:	bd80      	pop	{r7, pc}
 800dc72:	bf00      	nop
 800dc74:	24000090 	.word	0x24000090
 800dc78:	08020d50 	.word	0x08020d50
 800dc7c:	08020d78 	.word	0x08020d78
 800dc80:	08020d9c 	.word	0x08020d9c
 800dc84:	08020dbc 	.word	0x08020dbc
 800dc88:	08020de0 	.word	0x08020de0
 800dc8c:	24043f40 	.word	0x24043f40

0800dc90 <csp_buffer_size>:

int csp_buffer_remaining(void) {
	return csp_queue_size(csp_buffers);
}

size_t csp_buffer_size(void) {
 800dc90:	b480      	push	{r7}
 800dc92:	af00      	add	r7, sp, #0
	return (csp_conf.buffer_data_size + CSP_BUFFER_PACKET_OVERHEAD);
 800dc94:	4b03      	ldr	r3, [pc, #12]	@ (800dca4 <csp_buffer_size+0x14>)
 800dc96:	8b1b      	ldrh	r3, [r3, #24]
 800dc98:	3310      	adds	r3, #16
}
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dca2:	4770      	bx	lr
 800dca4:	24043f64 	.word	0x24043f64

0800dca8 <csp_buffer_data_size>:

size_t csp_buffer_data_size(void) {
 800dca8:	b480      	push	{r7}
 800dcaa:	af00      	add	r7, sp, #0
	return csp_conf.buffer_data_size;
 800dcac:	4b03      	ldr	r3, [pc, #12]	@ (800dcbc <csp_buffer_data_size+0x14>)
 800dcae:	8b1b      	ldrh	r3, [r3, #24]
}
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	46bd      	mov	sp, r7
 800dcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcb8:	4770      	bx	lr
 800dcba:	bf00      	nop
 800dcbc:	24043f64 	.word	0x24043f64

0800dcc0 <csp_conn_get_rxq>:
		}
	}
#endif
}

int csp_conn_get_rxq(int prio) {
 800dcc0:	b480      	push	{r7}
 800dcc2:	b083      	sub	sp, #12
 800dcc4:	af00      	add	r7, sp, #0
 800dcc6:	6078      	str	r0, [r7, #4]

#if (CSP_USE_QOS)
	return prio;
#else
	return 0;
 800dcc8:	2300      	movs	r3, #0
#endif

}
 800dcca:	4618      	mov	r0, r3
 800dccc:	370c      	adds	r7, #12
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dcd4:	4770      	bx	lr
	...

0800dcd8 <csp_conn_enqueue_packet>:

int csp_conn_enqueue_packet(csp_conn_t * conn, csp_packet_t * packet) {
 800dcd8:	b590      	push	{r4, r7, lr}
 800dcda:	b085      	sub	sp, #20
 800dcdc:	af00      	add	r7, sp, #0
 800dcde:	6078      	str	r0, [r7, #4]
 800dce0:	6039      	str	r1, [r7, #0]

	if (!conn)
 800dce2:	687b      	ldr	r3, [r7, #4]
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d102      	bne.n	800dcee <csp_conn_enqueue_packet+0x16>
		return CSP_ERR_INVAL;
 800dce8:	f06f 0301 	mvn.w	r3, #1
 800dcec:	e039      	b.n	800dd62 <csp_conn_enqueue_packet+0x8a>

	int rxq;
	if (packet != NULL) {
 800dcee:	683b      	ldr	r3, [r7, #0]
 800dcf0:	2b00      	cmp	r3, #0
 800dcf2:	d009      	beq.n	800dd08 <csp_conn_enqueue_packet+0x30>
		rxq = csp_conn_get_rxq(packet->id.pri);
 800dcf4:	683b      	ldr	r3, [r7, #0]
 800dcf6:	7bdb      	ldrb	r3, [r3, #15]
 800dcf8:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800dcfc:	b2db      	uxtb	r3, r3
 800dcfe:	4618      	mov	r0, r3
 800dd00:	f7ff ffde 	bl	800dcc0 <csp_conn_get_rxq>
 800dd04:	60f8      	str	r0, [r7, #12]
 800dd06:	e001      	b.n	800dd0c <csp_conn_enqueue_packet+0x34>
	} else {
		rxq = CSP_RX_QUEUES - 1;
 800dd08:	2300      	movs	r3, #0
 800dd0a:	60fb      	str	r3, [r7, #12]
	}

	if (csp_queue_enqueue(conn->rx_queue[rxq], &packet, 0) != CSP_QUEUE_OK) {
 800dd0c:	687a      	ldr	r2, [r7, #4]
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	3302      	adds	r3, #2
 800dd12:	009b      	lsls	r3, r3, #2
 800dd14:	4413      	add	r3, r2
 800dd16:	685b      	ldr	r3, [r3, #4]
 800dd18:	4639      	mov	r1, r7
 800dd1a:	2200      	movs	r2, #0
 800dd1c:	4618      	mov	r0, r3
 800dd1e:	f7ff fca0 	bl	800d662 <csp_queue_enqueue>
 800dd22:	4603      	mov	r3, r0
 800dd24:	2b01      	cmp	r3, #1
 800dd26:	d01b      	beq.n	800dd60 <csp_conn_enqueue_packet+0x88>
		csp_log_error("RX queue %p full with %u items", conn->rx_queue[rxq], csp_queue_size(conn->rx_queue[rxq]));
 800dd28:	4b10      	ldr	r3, [pc, #64]	@ (800dd6c <csp_conn_enqueue_packet+0x94>)
 800dd2a:	781b      	ldrb	r3, [r3, #0]
 800dd2c:	2b00      	cmp	r3, #0
 800dd2e:	d014      	beq.n	800dd5a <csp_conn_enqueue_packet+0x82>
 800dd30:	687a      	ldr	r2, [r7, #4]
 800dd32:	68fb      	ldr	r3, [r7, #12]
 800dd34:	3302      	adds	r3, #2
 800dd36:	009b      	lsls	r3, r3, #2
 800dd38:	4413      	add	r3, r2
 800dd3a:	685c      	ldr	r4, [r3, #4]
 800dd3c:	687a      	ldr	r2, [r7, #4]
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	3302      	adds	r3, #2
 800dd42:	009b      	lsls	r3, r3, #2
 800dd44:	4413      	add	r3, r2
 800dd46:	685b      	ldr	r3, [r3, #4]
 800dd48:	4618      	mov	r0, r3
 800dd4a:	f7ff fcd2 	bl	800d6f2 <csp_queue_size>
 800dd4e:	4603      	mov	r3, r0
 800dd50:	4622      	mov	r2, r4
 800dd52:	4907      	ldr	r1, [pc, #28]	@ (800dd70 <csp_conn_enqueue_packet+0x98>)
 800dd54:	2000      	movs	r0, #0
 800dd56:	f000 fb2b 	bl	800e3b0 <do_csp_debug>
		return CSP_ERR_NOMEM;
 800dd5a:	f04f 33ff 	mov.w	r3, #4294967295
 800dd5e:	e000      	b.n	800dd62 <csp_conn_enqueue_packet+0x8a>
		csp_log_error("QOS event queue full");
		return CSP_ERR_NOMEM;
	}
#endif

	return CSP_ERR_NONE;
 800dd60:	2300      	movs	r3, #0
}
 800dd62:	4618      	mov	r0, r3
 800dd64:	3714      	adds	r7, #20
 800dd66:	46bd      	mov	sp, r7
 800dd68:	bd90      	pop	{r4, r7, pc}
 800dd6a:	bf00      	nop
 800dd6c:	24000090 	.word	0x24000090
 800dd70:	08020dec 	.word	0x08020dec

0800dd74 <csp_conn_init>:

int csp_conn_init(void) {
 800dd74:	b580      	push	{r7, lr}
 800dd76:	b084      	sub	sp, #16
 800dd78:	af00      	add	r7, sp, #0

	arr_conn = csp_calloc(csp_conf.conn_max, sizeof(*arr_conn));
 800dd7a:	4b4d      	ldr	r3, [pc, #308]	@ (800deb0 <csp_conn_init+0x13c>)
 800dd7c:	7c1b      	ldrb	r3, [r3, #16]
 800dd7e:	211c      	movs	r1, #28
 800dd80:	4618      	mov	r0, r3
 800dd82:	f7ff fc2d 	bl	800d5e0 <csp_calloc>
 800dd86:	4603      	mov	r3, r0
 800dd88:	4a4a      	ldr	r2, [pc, #296]	@ (800deb4 <csp_conn_init+0x140>)
 800dd8a:	6013      	str	r3, [r2, #0]
	if (arr_conn == NULL) {
 800dd8c:	4b49      	ldr	r3, [pc, #292]	@ (800deb4 <csp_conn_init+0x140>)
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	d10d      	bne.n	800ddb0 <csp_conn_init+0x3c>
		csp_log_error("Allocation for %u connections failed", csp_conf.conn_max);
 800dd94:	4b48      	ldr	r3, [pc, #288]	@ (800deb8 <csp_conn_init+0x144>)
 800dd96:	781b      	ldrb	r3, [r3, #0]
 800dd98:	2b00      	cmp	r3, #0
 800dd9a:	d006      	beq.n	800ddaa <csp_conn_init+0x36>
 800dd9c:	4b44      	ldr	r3, [pc, #272]	@ (800deb0 <csp_conn_init+0x13c>)
 800dd9e:	7c1b      	ldrb	r3, [r3, #16]
 800dda0:	461a      	mov	r2, r3
 800dda2:	4946      	ldr	r1, [pc, #280]	@ (800debc <csp_conn_init+0x148>)
 800dda4:	2000      	movs	r0, #0
 800dda6:	f000 fb03 	bl	800e3b0 <do_csp_debug>
		return CSP_ERR_NOMEM;
 800ddaa:	f04f 33ff 	mov.w	r3, #4294967295
 800ddae:	e07b      	b.n	800dea8 <csp_conn_init+0x134>
	}

	if (csp_bin_sem_create(&conn_lock) != CSP_SEMAPHORE_OK) {
 800ddb0:	4843      	ldr	r0, [pc, #268]	@ (800dec0 <csp_conn_init+0x14c>)
 800ddb2:	f7ff fcaa 	bl	800d70a <csp_bin_sem_create>
 800ddb6:	4603      	mov	r3, r0
 800ddb8:	2b01      	cmp	r3, #1
 800ddba:	d00a      	beq.n	800ddd2 <csp_conn_init+0x5e>
		csp_log_error("csp_bin_sem_create(&conn_lock) failed");
 800ddbc:	4b3e      	ldr	r3, [pc, #248]	@ (800deb8 <csp_conn_init+0x144>)
 800ddbe:	781b      	ldrb	r3, [r3, #0]
 800ddc0:	2b00      	cmp	r3, #0
 800ddc2:	d003      	beq.n	800ddcc <csp_conn_init+0x58>
 800ddc4:	493f      	ldr	r1, [pc, #252]	@ (800dec4 <csp_conn_init+0x150>)
 800ddc6:	2000      	movs	r0, #0
 800ddc8:	f000 faf2 	bl	800e3b0 <do_csp_debug>
		return CSP_ERR_NOMEM;
 800ddcc:	f04f 33ff 	mov.w	r3, #4294967295
 800ddd0:	e06a      	b.n	800dea8 <csp_conn_init+0x134>
	}

	/* Initialize source port */
	srand(csp_get_ms());
 800ddd2:	f7ff fd87 	bl	800d8e4 <csp_get_ms>
 800ddd6:	4603      	mov	r3, r0
 800ddd8:	4618      	mov	r0, r3
 800ddda:	f010 fac9 	bl	801e370 <srand>
	sport = (rand() % (CSP_ID_PORT_MAX - csp_conf.port_max_bind)) + (csp_conf.port_max_bind + 1);
 800ddde:	f010 faf5 	bl	801e3cc <rand>
 800dde2:	4602      	mov	r2, r0
 800dde4:	4b32      	ldr	r3, [pc, #200]	@ (800deb0 <csp_conn_init+0x13c>)
 800dde6:	7cdb      	ldrb	r3, [r3, #19]
 800dde8:	f1c3 033f 	rsb	r3, r3, #63	@ 0x3f
 800ddec:	fb92 f1f3 	sdiv	r1, r2, r3
 800ddf0:	fb01 f303 	mul.w	r3, r1, r3
 800ddf4:	1ad3      	subs	r3, r2, r3
 800ddf6:	b2da      	uxtb	r2, r3
 800ddf8:	4b2d      	ldr	r3, [pc, #180]	@ (800deb0 <csp_conn_init+0x13c>)
 800ddfa:	7cdb      	ldrb	r3, [r3, #19]
 800ddfc:	4413      	add	r3, r2
 800ddfe:	b2db      	uxtb	r3, r3
 800de00:	3301      	adds	r3, #1
 800de02:	b2da      	uxtb	r2, r3
 800de04:	4b30      	ldr	r3, [pc, #192]	@ (800dec8 <csp_conn_init+0x154>)
 800de06:	701a      	strb	r2, [r3, #0]

	if (csp_bin_sem_create(&sport_lock) != CSP_SEMAPHORE_OK) {
 800de08:	4830      	ldr	r0, [pc, #192]	@ (800decc <csp_conn_init+0x158>)
 800de0a:	f7ff fc7e 	bl	800d70a <csp_bin_sem_create>
 800de0e:	4603      	mov	r3, r0
 800de10:	2b01      	cmp	r3, #1
 800de12:	d00a      	beq.n	800de2a <csp_conn_init+0xb6>
		csp_log_error("csp_bin_sem_create(&sport_lock) failed");
 800de14:	4b28      	ldr	r3, [pc, #160]	@ (800deb8 <csp_conn_init+0x144>)
 800de16:	781b      	ldrb	r3, [r3, #0]
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d003      	beq.n	800de24 <csp_conn_init+0xb0>
 800de1c:	492c      	ldr	r1, [pc, #176]	@ (800ded0 <csp_conn_init+0x15c>)
 800de1e:	2000      	movs	r0, #0
 800de20:	f000 fac6 	bl	800e3b0 <do_csp_debug>
		return CSP_ERR_NOMEM;
 800de24:	f04f 33ff 	mov.w	r3, #4294967295
 800de28:	e03e      	b.n	800dea8 <csp_conn_init+0x134>
	}

	for (int i = 0; i < csp_conf.conn_max; i++) {
 800de2a:	2300      	movs	r3, #0
 800de2c:	60fb      	str	r3, [r7, #12]
 800de2e:	e034      	b.n	800de9a <csp_conn_init+0x126>
		csp_conn_t * conn = &arr_conn[i];
 800de30:	4b20      	ldr	r3, [pc, #128]	@ (800deb4 <csp_conn_init+0x140>)
 800de32:	6819      	ldr	r1, [r3, #0]
 800de34:	68fa      	ldr	r2, [r7, #12]
 800de36:	4613      	mov	r3, r2
 800de38:	00db      	lsls	r3, r3, #3
 800de3a:	1a9b      	subs	r3, r3, r2
 800de3c:	009b      	lsls	r3, r3, #2
 800de3e:	440b      	add	r3, r1
 800de40:	607b      	str	r3, [r7, #4]
		for (int prio = 0; prio < CSP_RX_QUEUES; prio++) {
 800de42:	2300      	movs	r3, #0
 800de44:	60bb      	str	r3, [r7, #8]
 800de46:	e022      	b.n	800de8e <csp_conn_init+0x11a>
			conn->rx_queue[prio] = csp_queue_create(csp_conf.conn_queue_length, sizeof(csp_packet_t *));
 800de48:	4b19      	ldr	r3, [pc, #100]	@ (800deb0 <csp_conn_init+0x13c>)
 800de4a:	7c5b      	ldrb	r3, [r3, #17]
 800de4c:	2104      	movs	r1, #4
 800de4e:	4618      	mov	r0, r3
 800de50:	f7ff fbec 	bl	800d62c <csp_queue_create>
 800de54:	4601      	mov	r1, r0
 800de56:	687a      	ldr	r2, [r7, #4]
 800de58:	68bb      	ldr	r3, [r7, #8]
 800de5a:	3302      	adds	r3, #2
 800de5c:	009b      	lsls	r3, r3, #2
 800de5e:	4413      	add	r3, r2
 800de60:	6059      	str	r1, [r3, #4]
			if (conn->rx_queue[prio] == NULL) {
 800de62:	687a      	ldr	r2, [r7, #4]
 800de64:	68bb      	ldr	r3, [r7, #8]
 800de66:	3302      	adds	r3, #2
 800de68:	009b      	lsls	r3, r3, #2
 800de6a:	4413      	add	r3, r2
 800de6c:	685b      	ldr	r3, [r3, #4]
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d10a      	bne.n	800de88 <csp_conn_init+0x114>
				csp_log_error("rx_queue = csp_queue_create() failed");
 800de72:	4b11      	ldr	r3, [pc, #68]	@ (800deb8 <csp_conn_init+0x144>)
 800de74:	781b      	ldrb	r3, [r3, #0]
 800de76:	2b00      	cmp	r3, #0
 800de78:	d003      	beq.n	800de82 <csp_conn_init+0x10e>
 800de7a:	4916      	ldr	r1, [pc, #88]	@ (800ded4 <csp_conn_init+0x160>)
 800de7c:	2000      	movs	r0, #0
 800de7e:	f000 fa97 	bl	800e3b0 <do_csp_debug>
				return CSP_ERR_NOMEM;
 800de82:	f04f 33ff 	mov.w	r3, #4294967295
 800de86:	e00f      	b.n	800dea8 <csp_conn_init+0x134>
		for (int prio = 0; prio < CSP_RX_QUEUES; prio++) {
 800de88:	68bb      	ldr	r3, [r7, #8]
 800de8a:	3301      	adds	r3, #1
 800de8c:	60bb      	str	r3, [r7, #8]
 800de8e:	68bb      	ldr	r3, [r7, #8]
 800de90:	2b00      	cmp	r3, #0
 800de92:	ddd9      	ble.n	800de48 <csp_conn_init+0xd4>
	for (int i = 0; i < csp_conf.conn_max; i++) {
 800de94:	68fb      	ldr	r3, [r7, #12]
 800de96:	3301      	adds	r3, #1
 800de98:	60fb      	str	r3, [r7, #12]
 800de9a:	4b05      	ldr	r3, [pc, #20]	@ (800deb0 <csp_conn_init+0x13c>)
 800de9c:	7c1b      	ldrb	r3, [r3, #16]
 800de9e:	461a      	mov	r2, r3
 800dea0:	68fb      	ldr	r3, [r7, #12]
 800dea2:	4293      	cmp	r3, r2
 800dea4:	dbc4      	blt.n	800de30 <csp_conn_init+0xbc>
			return CSP_ERR_NOMEM;
		}
#endif
	}

	return CSP_ERR_NONE;
 800dea6:	2300      	movs	r3, #0

}
 800dea8:	4618      	mov	r0, r3
 800deaa:	3710      	adds	r7, #16
 800deac:	46bd      	mov	sp, r7
 800deae:	bd80      	pop	{r7, pc}
 800deb0:	24043f64 	.word	0x24043f64
 800deb4:	24043f48 	.word	0x24043f48
 800deb8:	24000090 	.word	0x24000090
 800debc:	08020e0c 	.word	0x08020e0c
 800dec0:	24043f4c 	.word	0x24043f4c
 800dec4:	08020e34 	.word	0x08020e34
 800dec8:	24043f50 	.word	0x24043f50
 800decc:	24043f54 	.word	0x24043f54
 800ded0:	08020e5c 	.word	0x08020e5c
 800ded4:	08020e84 	.word	0x08020e84

0800ded8 <csp_conn_find>:

        sport = 0;
    }
}

csp_conn_t * csp_conn_find(uint32_t id, uint32_t mask) {
 800ded8:	b480      	push	{r7}
 800deda:	b085      	sub	sp, #20
 800dedc:	af00      	add	r7, sp, #0
 800dede:	6078      	str	r0, [r7, #4]
 800dee0:	6039      	str	r1, [r7, #0]

	/* Search for matching connection */
	id = (id & mask);
 800dee2:	687a      	ldr	r2, [r7, #4]
 800dee4:	683b      	ldr	r3, [r7, #0]
 800dee6:	4013      	ands	r3, r2
 800dee8:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < csp_conf.conn_max; i++) {
 800deea:	2300      	movs	r3, #0
 800deec:	60fb      	str	r3, [r7, #12]
 800deee:	e01c      	b.n	800df2a <csp_conn_find+0x52>
		csp_conn_t * conn = &arr_conn[i];
 800def0:	4b14      	ldr	r3, [pc, #80]	@ (800df44 <csp_conn_find+0x6c>)
 800def2:	6819      	ldr	r1, [r3, #0]
 800def4:	68fa      	ldr	r2, [r7, #12]
 800def6:	4613      	mov	r3, r2
 800def8:	00db      	lsls	r3, r3, #3
 800defa:	1a9b      	subs	r3, r3, r2
 800defc:	009b      	lsls	r3, r3, #2
 800defe:	440b      	add	r3, r1
 800df00:	60bb      	str	r3, [r7, #8]
		if ((conn->state == CONN_OPEN) && (conn->type == CONN_CLIENT) && ((conn->idin.ext & mask) == id)) {
 800df02:	68bb      	ldr	r3, [r7, #8]
 800df04:	785b      	ldrb	r3, [r3, #1]
 800df06:	2b01      	cmp	r3, #1
 800df08:	d10c      	bne.n	800df24 <csp_conn_find+0x4c>
 800df0a:	68bb      	ldr	r3, [r7, #8]
 800df0c:	781b      	ldrb	r3, [r3, #0]
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d108      	bne.n	800df24 <csp_conn_find+0x4c>
 800df12:	68bb      	ldr	r3, [r7, #8]
 800df14:	685a      	ldr	r2, [r3, #4]
 800df16:	683b      	ldr	r3, [r7, #0]
 800df18:	4013      	ands	r3, r2
 800df1a:	687a      	ldr	r2, [r7, #4]
 800df1c:	429a      	cmp	r2, r3
 800df1e:	d101      	bne.n	800df24 <csp_conn_find+0x4c>
			return conn;
 800df20:	68bb      	ldr	r3, [r7, #8]
 800df22:	e009      	b.n	800df38 <csp_conn_find+0x60>
	for (int i = 0; i < csp_conf.conn_max; i++) {
 800df24:	68fb      	ldr	r3, [r7, #12]
 800df26:	3301      	adds	r3, #1
 800df28:	60fb      	str	r3, [r7, #12]
 800df2a:	4b07      	ldr	r3, [pc, #28]	@ (800df48 <csp_conn_find+0x70>)
 800df2c:	7c1b      	ldrb	r3, [r3, #16]
 800df2e:	461a      	mov	r2, r3
 800df30:	68fb      	ldr	r3, [r7, #12]
 800df32:	4293      	cmp	r3, r2
 800df34:	dbdc      	blt.n	800def0 <csp_conn_find+0x18>
		}
	}
	
	return NULL;
 800df36:	2300      	movs	r3, #0

}
 800df38:	4618      	mov	r0, r3
 800df3a:	3714      	adds	r7, #20
 800df3c:	46bd      	mov	sp, r7
 800df3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800df42:	4770      	bx	lr
 800df44:	24043f48 	.word	0x24043f48
 800df48:	24043f64 	.word	0x24043f64

0800df4c <csp_conn_flush_rx_queue>:

static int csp_conn_flush_rx_queue(csp_conn_t * conn) {
 800df4c:	b580      	push	{r7, lr}
 800df4e:	b084      	sub	sp, #16
 800df50:	af00      	add	r7, sp, #0
 800df52:	6078      	str	r0, [r7, #4]
	csp_packet_t * packet;

	int prio;

	/* Flush packet queues */
	for (prio = 0; prio < CSP_RX_QUEUES; prio++) {
 800df54:	2300      	movs	r3, #0
 800df56:	60fb      	str	r3, [r7, #12]
 800df58:	e018      	b.n	800df8c <csp_conn_flush_rx_queue+0x40>
		while (csp_queue_dequeue(conn->rx_queue[prio], &packet, 0) == CSP_QUEUE_OK)
			if (packet != NULL)
 800df5a:	68bb      	ldr	r3, [r7, #8]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d003      	beq.n	800df68 <csp_conn_flush_rx_queue+0x1c>
				csp_buffer_free(packet);
 800df60:	68bb      	ldr	r3, [r7, #8]
 800df62:	4618      	mov	r0, r3
 800df64:	f7ff fe1c 	bl	800dba0 <csp_buffer_free>
		while (csp_queue_dequeue(conn->rx_queue[prio], &packet, 0) == CSP_QUEUE_OK)
 800df68:	687a      	ldr	r2, [r7, #4]
 800df6a:	68fb      	ldr	r3, [r7, #12]
 800df6c:	3302      	adds	r3, #2
 800df6e:	009b      	lsls	r3, r3, #2
 800df70:	4413      	add	r3, r2
 800df72:	685b      	ldr	r3, [r3, #4]
 800df74:	f107 0108 	add.w	r1, r7, #8
 800df78:	2200      	movs	r2, #0
 800df7a:	4618      	mov	r0, r3
 800df7c:	f7ff fb96 	bl	800d6ac <csp_queue_dequeue>
 800df80:	4603      	mov	r3, r0
 800df82:	2b01      	cmp	r3, #1
 800df84:	d0e9      	beq.n	800df5a <csp_conn_flush_rx_queue+0xe>
	for (prio = 0; prio < CSP_RX_QUEUES; prio++) {
 800df86:	68fb      	ldr	r3, [r7, #12]
 800df88:	3301      	adds	r3, #1
 800df8a:	60fb      	str	r3, [r7, #12]
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	2b00      	cmp	r3, #0
 800df90:	ddea      	ble.n	800df68 <csp_conn_flush_rx_queue+0x1c>
#if (CSP_USE_QOS)
	int event;
	while (csp_queue_dequeue(conn->rx_event, &event, 0) == CSP_QUEUE_OK);
#endif

	return CSP_ERR_NONE;
 800df92:	2300      	movs	r3, #0

}
 800df94:	4618      	mov	r0, r3
 800df96:	3710      	adds	r7, #16
 800df98:	46bd      	mov	sp, r7
 800df9a:	bd80      	pop	{r7, pc}

0800df9c <csp_conn_allocate>:

csp_conn_t * csp_conn_allocate(csp_conn_type_t type) {
 800df9c:	b580      	push	{r7, lr}
 800df9e:	b086      	sub	sp, #24
 800dfa0:	af00      	add	r7, sp, #0
 800dfa2:	4603      	mov	r3, r0
 800dfa4:	71fb      	strb	r3, [r7, #7]

	static uint8_t csp_conn_last_given = 0;

	if (csp_bin_sem_wait(&conn_lock, CSP_MAX_TIMEOUT) != CSP_SEMAPHORE_OK) {
 800dfa6:	f04f 31ff 	mov.w	r1, #4294967295
 800dfaa:	4838      	ldr	r0, [pc, #224]	@ (800e08c <csp_conn_allocate+0xf0>)
 800dfac:	f7ff fbca 	bl	800d744 <csp_bin_sem_wait>
 800dfb0:	4603      	mov	r3, r0
 800dfb2:	2b01      	cmp	r3, #1
 800dfb4:	d009      	beq.n	800dfca <csp_conn_allocate+0x2e>
		csp_log_error("Failed to lock conn array");
 800dfb6:	4b36      	ldr	r3, [pc, #216]	@ (800e090 <csp_conn_allocate+0xf4>)
 800dfb8:	781b      	ldrb	r3, [r3, #0]
 800dfba:	2b00      	cmp	r3, #0
 800dfbc:	d003      	beq.n	800dfc6 <csp_conn_allocate+0x2a>
 800dfbe:	4935      	ldr	r1, [pc, #212]	@ (800e094 <csp_conn_allocate+0xf8>)
 800dfc0:	2000      	movs	r0, #0
 800dfc2:	f000 f9f5 	bl	800e3b0 <do_csp_debug>
		return NULL;
 800dfc6:	2300      	movs	r3, #0
 800dfc8:	e05b      	b.n	800e082 <csp_conn_allocate+0xe6>
	}

	/* Search for free connection */
	csp_conn_t * conn = NULL;
 800dfca:	2300      	movs	r3, #0
 800dfcc:	617b      	str	r3, [r7, #20]
	int i = csp_conn_last_given;
 800dfce:	4b32      	ldr	r3, [pc, #200]	@ (800e098 <csp_conn_allocate+0xfc>)
 800dfd0:	781b      	ldrb	r3, [r3, #0]
 800dfd2:	613b      	str	r3, [r7, #16]
	for (int j = 0; j < csp_conf.conn_max; j++) {
 800dfd4:	2300      	movs	r3, #0
 800dfd6:	60fb      	str	r3, [r7, #12]
 800dfd8:	e019      	b.n	800e00e <csp_conn_allocate+0x72>
		i = (i + 1) % csp_conf.conn_max;
 800dfda:	693b      	ldr	r3, [r7, #16]
 800dfdc:	3301      	adds	r3, #1
 800dfde:	4a2f      	ldr	r2, [pc, #188]	@ (800e09c <csp_conn_allocate+0x100>)
 800dfe0:	7c12      	ldrb	r2, [r2, #16]
 800dfe2:	fb93 f1f2 	sdiv	r1, r3, r2
 800dfe6:	fb01 f202 	mul.w	r2, r1, r2
 800dfea:	1a9b      	subs	r3, r3, r2
 800dfec:	613b      	str	r3, [r7, #16]
		conn = &arr_conn[i];
 800dfee:	4b2c      	ldr	r3, [pc, #176]	@ (800e0a0 <csp_conn_allocate+0x104>)
 800dff0:	6819      	ldr	r1, [r3, #0]
 800dff2:	693a      	ldr	r2, [r7, #16]
 800dff4:	4613      	mov	r3, r2
 800dff6:	00db      	lsls	r3, r3, #3
 800dff8:	1a9b      	subs	r3, r3, r2
 800dffa:	009b      	lsls	r3, r3, #2
 800dffc:	440b      	add	r3, r1
 800dffe:	617b      	str	r3, [r7, #20]
		if (conn->state == CONN_CLOSED) {
 800e000:	697b      	ldr	r3, [r7, #20]
 800e002:	785b      	ldrb	r3, [r3, #1]
 800e004:	2b00      	cmp	r3, #0
 800e006:	d009      	beq.n	800e01c <csp_conn_allocate+0x80>
	for (int j = 0; j < csp_conf.conn_max; j++) {
 800e008:	68fb      	ldr	r3, [r7, #12]
 800e00a:	3301      	adds	r3, #1
 800e00c:	60fb      	str	r3, [r7, #12]
 800e00e:	4b23      	ldr	r3, [pc, #140]	@ (800e09c <csp_conn_allocate+0x100>)
 800e010:	7c1b      	ldrb	r3, [r3, #16]
 800e012:	461a      	mov	r2, r3
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	4293      	cmp	r3, r2
 800e018:	dbdf      	blt.n	800dfda <csp_conn_allocate+0x3e>
 800e01a:	e000      	b.n	800e01e <csp_conn_allocate+0x82>
			break;
 800e01c:	bf00      	nop
		}
	}

	if (conn && (conn->state == CONN_CLOSED)) {
 800e01e:	697b      	ldr	r3, [r7, #20]
 800e020:	2b00      	cmp	r3, #0
 800e022:	d01a      	beq.n	800e05a <csp_conn_allocate+0xbe>
 800e024:	697b      	ldr	r3, [r7, #20]
 800e026:	785b      	ldrb	r3, [r3, #1]
 800e028:	2b00      	cmp	r3, #0
 800e02a:	d116      	bne.n	800e05a <csp_conn_allocate+0xbe>
		conn->idin.ext = 0;
 800e02c:	697b      	ldr	r3, [r7, #20]
 800e02e:	2200      	movs	r2, #0
 800e030:	605a      	str	r2, [r3, #4]
		conn->idout.ext = 0;
 800e032:	697b      	ldr	r3, [r7, #20]
 800e034:	2200      	movs	r2, #0
 800e036:	609a      	str	r2, [r3, #8]
		conn->socket = NULL;
 800e038:	697b      	ldr	r3, [r7, #20]
 800e03a:	2200      	movs	r2, #0
 800e03c:	611a      	str	r2, [r3, #16]
		conn->timestamp = 0;
 800e03e:	697b      	ldr	r3, [r7, #20]
 800e040:	2200      	movs	r2, #0
 800e042:	615a      	str	r2, [r3, #20]
		conn->type = type;
 800e044:	697b      	ldr	r3, [r7, #20]
 800e046:	79fa      	ldrb	r2, [r7, #7]
 800e048:	701a      	strb	r2, [r3, #0]
		conn->state = CONN_OPEN;
 800e04a:	697b      	ldr	r3, [r7, #20]
 800e04c:	2201      	movs	r2, #1
 800e04e:	705a      	strb	r2, [r3, #1]
		csp_conn_last_given = i;
 800e050:	693b      	ldr	r3, [r7, #16]
 800e052:	b2da      	uxtb	r2, r3
 800e054:	4b10      	ldr	r3, [pc, #64]	@ (800e098 <csp_conn_allocate+0xfc>)
 800e056:	701a      	strb	r2, [r3, #0]
 800e058:	e001      	b.n	800e05e <csp_conn_allocate+0xc2>
	} else {
		// no free connections
		conn = NULL;
 800e05a:	2300      	movs	r3, #0
 800e05c:	617b      	str	r3, [r7, #20]
	}

	csp_bin_sem_post(&conn_lock);
 800e05e:	480b      	ldr	r0, [pc, #44]	@ (800e08c <csp_conn_allocate+0xf0>)
 800e060:	f7ff fb96 	bl	800d790 <csp_bin_sem_post>

	if (conn == NULL) {
 800e064:	697b      	ldr	r3, [r7, #20]
 800e066:	2b00      	cmp	r3, #0
 800e068:	d10a      	bne.n	800e080 <csp_conn_allocate+0xe4>
		csp_log_error("No free connections, max %u", csp_conf.conn_max);
 800e06a:	4b09      	ldr	r3, [pc, #36]	@ (800e090 <csp_conn_allocate+0xf4>)
 800e06c:	781b      	ldrb	r3, [r3, #0]
 800e06e:	2b00      	cmp	r3, #0
 800e070:	d006      	beq.n	800e080 <csp_conn_allocate+0xe4>
 800e072:	4b0a      	ldr	r3, [pc, #40]	@ (800e09c <csp_conn_allocate+0x100>)
 800e074:	7c1b      	ldrb	r3, [r3, #16]
 800e076:	461a      	mov	r2, r3
 800e078:	490a      	ldr	r1, [pc, #40]	@ (800e0a4 <csp_conn_allocate+0x108>)
 800e07a:	2000      	movs	r0, #0
 800e07c:	f000 f998 	bl	800e3b0 <do_csp_debug>
	}

	return conn;
 800e080:	697b      	ldr	r3, [r7, #20]

}
 800e082:	4618      	mov	r0, r3
 800e084:	3718      	adds	r7, #24
 800e086:	46bd      	mov	sp, r7
 800e088:	bd80      	pop	{r7, pc}
 800e08a:	bf00      	nop
 800e08c:	24043f4c 	.word	0x24043f4c
 800e090:	24000090 	.word	0x24000090
 800e094:	08020eac 	.word	0x08020eac
 800e098:	24043f58 	.word	0x24043f58
 800e09c:	24043f64 	.word	0x24043f64
 800e0a0:	24043f48 	.word	0x24043f48
 800e0a4:	08020ec8 	.word	0x08020ec8

0800e0a8 <csp_conn_new>:

csp_conn_t * csp_conn_new(csp_id_t idin, csp_id_t idout) {
 800e0a8:	b580      	push	{r7, lr}
 800e0aa:	b084      	sub	sp, #16
 800e0ac:	af00      	add	r7, sp, #0
 800e0ae:	6078      	str	r0, [r7, #4]
 800e0b0:	6039      	str	r1, [r7, #0]

	/* Allocate connection structure */
	csp_conn_t * conn = csp_conn_allocate(CONN_CLIENT);
 800e0b2:	2000      	movs	r0, #0
 800e0b4:	f7ff ff72 	bl	800df9c <csp_conn_allocate>
 800e0b8:	60f8      	str	r0, [r7, #12]

	if (conn) {
 800e0ba:	68fb      	ldr	r3, [r7, #12]
 800e0bc:	2b00      	cmp	r3, #0
 800e0be:	d00d      	beq.n	800e0dc <csp_conn_new+0x34>
		/* No lock is needed here, because nobody else *
		 * has a reference to this connection yet.     */
		conn->idin.ext = idin.ext;
 800e0c0:	687a      	ldr	r2, [r7, #4]
 800e0c2:	68fb      	ldr	r3, [r7, #12]
 800e0c4:	605a      	str	r2, [r3, #4]
		conn->idout.ext = idout.ext;
 800e0c6:	683a      	ldr	r2, [r7, #0]
 800e0c8:	68fb      	ldr	r3, [r7, #12]
 800e0ca:	609a      	str	r2, [r3, #8]
		conn->timestamp = csp_get_ms();
 800e0cc:	f7ff fc0a 	bl	800d8e4 <csp_get_ms>
 800e0d0:	4602      	mov	r2, r0
 800e0d2:	68fb      	ldr	r3, [r7, #12]
 800e0d4:	615a      	str	r2, [r3, #20]

		/* Ensure connection queue is empty */
		csp_conn_flush_rx_queue(conn);
 800e0d6:	68f8      	ldr	r0, [r7, #12]
 800e0d8:	f7ff ff38 	bl	800df4c <csp_conn_flush_rx_queue>
	}

	return conn;
 800e0dc:	68fb      	ldr	r3, [r7, #12]

}
 800e0de:	4618      	mov	r0, r3
 800e0e0:	3710      	adds	r7, #16
 800e0e2:	46bd      	mov	sp, r7
 800e0e4:	bd80      	pop	{r7, pc}

0800e0e6 <csp_close>:

int csp_close(csp_conn_t * conn) {
 800e0e6:	b580      	push	{r7, lr}
 800e0e8:	b082      	sub	sp, #8
 800e0ea:	af00      	add	r7, sp, #0
 800e0ec:	6078      	str	r0, [r7, #4]
    return csp_conn_close(conn, CSP_RDP_CLOSED_BY_USERSPACE);
 800e0ee:	2101      	movs	r1, #1
 800e0f0:	6878      	ldr	r0, [r7, #4]
 800e0f2:	f000 f805 	bl	800e100 <csp_conn_close>
 800e0f6:	4603      	mov	r3, r0
}
 800e0f8:	4618      	mov	r0, r3
 800e0fa:	3708      	adds	r7, #8
 800e0fc:	46bd      	mov	sp, r7
 800e0fe:	bd80      	pop	{r7, pc}

0800e100 <csp_conn_close>:

int csp_conn_close(csp_conn_t * conn, uint8_t closed_by) {
 800e100:	b580      	push	{r7, lr}
 800e102:	b082      	sub	sp, #8
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
 800e108:	460b      	mov	r3, r1
 800e10a:	70fb      	strb	r3, [r7, #3]

	if (conn == NULL) {
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	2b00      	cmp	r3, #0
 800e110:	d101      	bne.n	800e116 <csp_conn_close+0x16>
		return CSP_ERR_NONE;
 800e112:	2300      	movs	r3, #0
 800e114:	e040      	b.n	800e198 <csp_conn_close+0x98>
	}

	if (conn->state == CONN_CLOSED) {
 800e116:	687b      	ldr	r3, [r7, #4]
 800e118:	785b      	ldrb	r3, [r3, #1]
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d109      	bne.n	800e132 <csp_conn_close+0x32>
		csp_log_protocol("Conn already closed");
 800e11e:	4b20      	ldr	r3, [pc, #128]	@ (800e1a0 <csp_conn_close+0xa0>)
 800e120:	795b      	ldrb	r3, [r3, #5]
 800e122:	2b00      	cmp	r3, #0
 800e124:	d003      	beq.n	800e12e <csp_conn_close+0x2e>
 800e126:	491f      	ldr	r1, [pc, #124]	@ (800e1a4 <csp_conn_close+0xa4>)
 800e128:	2005      	movs	r0, #5
 800e12a:	f000 f941 	bl	800e3b0 <do_csp_debug>
		return CSP_ERR_NONE;
 800e12e:	2300      	movs	r3, #0
 800e130:	e032      	b.n	800e198 <csp_conn_close+0x98>
		}
	}
#endif

	/* Lock connection array while closing connection */
	if (csp_bin_sem_wait(&conn_lock, CSP_MAX_TIMEOUT) != CSP_SEMAPHORE_OK) {
 800e132:	f04f 31ff 	mov.w	r1, #4294967295
 800e136:	481c      	ldr	r0, [pc, #112]	@ (800e1a8 <csp_conn_close+0xa8>)
 800e138:	f7ff fb04 	bl	800d744 <csp_bin_sem_wait>
 800e13c:	4603      	mov	r3, r0
 800e13e:	2b01      	cmp	r3, #1
 800e140:	d00a      	beq.n	800e158 <csp_conn_close+0x58>
		csp_log_error("Failed to lock conn array");
 800e142:	4b17      	ldr	r3, [pc, #92]	@ (800e1a0 <csp_conn_close+0xa0>)
 800e144:	781b      	ldrb	r3, [r3, #0]
 800e146:	2b00      	cmp	r3, #0
 800e148:	d003      	beq.n	800e152 <csp_conn_close+0x52>
 800e14a:	4918      	ldr	r1, [pc, #96]	@ (800e1ac <csp_conn_close+0xac>)
 800e14c:	2000      	movs	r0, #0
 800e14e:	f000 f92f 	bl	800e3b0 <do_csp_debug>
		return CSP_ERR_TIMEDOUT;
 800e152:	f06f 0302 	mvn.w	r3, #2
 800e156:	e01f      	b.n	800e198 <csp_conn_close+0x98>
	}

	/* Set to closed */
	conn->state = CONN_CLOSED;
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	2200      	movs	r2, #0
 800e15c:	705a      	strb	r2, [r3, #1]

	/* Ensure connection queue is empty */
	csp_conn_flush_rx_queue(conn);
 800e15e:	6878      	ldr	r0, [r7, #4]
 800e160:	f7ff fef4 	bl	800df4c <csp_conn_flush_rx_queue>

        if (conn->socket && (conn->type == CONN_SERVER) && (conn->opts & (CSP_SO_CONN_LESS | CSP_SO_INTERNAL_LISTEN))) {
 800e164:	687b      	ldr	r3, [r7, #4]
 800e166:	691b      	ldr	r3, [r3, #16]
 800e168:	2b00      	cmp	r3, #0
 800e16a:	d011      	beq.n	800e190 <csp_conn_close+0x90>
 800e16c:	687b      	ldr	r3, [r7, #4]
 800e16e:	781b      	ldrb	r3, [r3, #0]
 800e170:	2b01      	cmp	r3, #1
 800e172:	d10d      	bne.n	800e190 <csp_conn_close+0x90>
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	699b      	ldr	r3, [r3, #24]
 800e178:	f403 5388 	and.w	r3, r3, #4352	@ 0x1100
 800e17c:	2b00      	cmp	r3, #0
 800e17e:	d007      	beq.n	800e190 <csp_conn_close+0x90>
		csp_queue_remove(conn->socket);
 800e180:	687b      	ldr	r3, [r7, #4]
 800e182:	691b      	ldr	r3, [r3, #16]
 800e184:	4618      	mov	r0, r3
 800e186:	f7ff fa61 	bl	800d64c <csp_queue_remove>
		conn->socket = NULL;
 800e18a:	687b      	ldr	r3, [r7, #4]
 800e18c:	2200      	movs	r2, #0
 800e18e:	611a      	str	r2, [r3, #16]
		csp_rdp_flush_all(conn);
	}
#endif

	/* Unlock connection array */
	csp_bin_sem_post(&conn_lock);
 800e190:	4805      	ldr	r0, [pc, #20]	@ (800e1a8 <csp_conn_close+0xa8>)
 800e192:	f7ff fafd 	bl	800d790 <csp_bin_sem_post>

	return CSP_ERR_NONE;
 800e196:	2300      	movs	r3, #0
}
 800e198:	4618      	mov	r0, r3
 800e19a:	3708      	adds	r7, #8
 800e19c:	46bd      	mov	sp, r7
 800e19e:	bd80      	pop	{r7, pc}
 800e1a0:	24000090 	.word	0x24000090
 800e1a4:	08020ee4 	.word	0x08020ee4
 800e1a8:	24043f4c 	.word	0x24043f4c
 800e1ac:	08020eac 	.word	0x08020eac

0800e1b0 <csp_connect>:

csp_conn_t * csp_connect(uint8_t prio, uint8_t dest, uint8_t dport, uint32_t timeout, uint32_t opts) {
 800e1b0:	b580      	push	{r7, lr}
 800e1b2:	b086      	sub	sp, #24
 800e1b4:	af00      	add	r7, sp, #0
 800e1b6:	603b      	str	r3, [r7, #0]
 800e1b8:	4603      	mov	r3, r0
 800e1ba:	71fb      	strb	r3, [r7, #7]
 800e1bc:	460b      	mov	r3, r1
 800e1be:	71bb      	strb	r3, [r7, #6]
 800e1c0:	4613      	mov	r3, r2
 800e1c2:	717b      	strb	r3, [r7, #5]

	/* Force options on all connections */
	opts |= csp_conf.conn_dfl_so;
 800e1c4:	4b72      	ldr	r3, [pc, #456]	@ (800e390 <csp_connect+0x1e0>)
 800e1c6:	69db      	ldr	r3, [r3, #28]
 800e1c8:	6a3a      	ldr	r2, [r7, #32]
 800e1ca:	4313      	orrs	r3, r2
 800e1cc:	623b      	str	r3, [r7, #32]

	/* Generate identifier */
	csp_id_t incoming_id, outgoing_id;
	incoming_id.pri = prio;
 800e1ce:	79fb      	ldrb	r3, [r7, #7]
 800e1d0:	f003 0303 	and.w	r3, r3, #3
 800e1d4:	b2da      	uxtb	r2, r3
 800e1d6:	7bfb      	ldrb	r3, [r7, #15]
 800e1d8:	f362 1387 	bfi	r3, r2, #6, #2
 800e1dc:	73fb      	strb	r3, [r7, #15]
	incoming_id.dst = csp_conf.address;
 800e1de:	4b6c      	ldr	r3, [pc, #432]	@ (800e390 <csp_connect+0x1e0>)
 800e1e0:	781b      	ldrb	r3, [r3, #0]
 800e1e2:	f003 031f 	and.w	r3, r3, #31
 800e1e6:	b2da      	uxtb	r2, r3
 800e1e8:	89fb      	ldrh	r3, [r7, #14]
 800e1ea:	f362 1308 	bfi	r3, r2, #4, #5
 800e1ee:	81fb      	strh	r3, [r7, #14]
	incoming_id.src = dest;
 800e1f0:	79bb      	ldrb	r3, [r7, #6]
 800e1f2:	f003 031f 	and.w	r3, r3, #31
 800e1f6:	b2da      	uxtb	r2, r3
 800e1f8:	7bfb      	ldrb	r3, [r7, #15]
 800e1fa:	f362 0345 	bfi	r3, r2, #1, #5
 800e1fe:	73fb      	strb	r3, [r7, #15]
	incoming_id.sport = dport;
 800e200:	797b      	ldrb	r3, [r7, #5]
 800e202:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e206:	b2da      	uxtb	r2, r3
 800e208:	7b7b      	ldrb	r3, [r7, #13]
 800e20a:	f362 0305 	bfi	r3, r2, #0, #6
 800e20e:	737b      	strb	r3, [r7, #13]
	incoming_id.flags = 0;
 800e210:	2300      	movs	r3, #0
 800e212:	733b      	strb	r3, [r7, #12]
	outgoing_id.pri = prio;
 800e214:	79fb      	ldrb	r3, [r7, #7]
 800e216:	f003 0303 	and.w	r3, r3, #3
 800e21a:	b2da      	uxtb	r2, r3
 800e21c:	7afb      	ldrb	r3, [r7, #11]
 800e21e:	f362 1387 	bfi	r3, r2, #6, #2
 800e222:	72fb      	strb	r3, [r7, #11]
	outgoing_id.dst = dest;
 800e224:	79bb      	ldrb	r3, [r7, #6]
 800e226:	f003 031f 	and.w	r3, r3, #31
 800e22a:	b2da      	uxtb	r2, r3
 800e22c:	897b      	ldrh	r3, [r7, #10]
 800e22e:	f362 1308 	bfi	r3, r2, #4, #5
 800e232:	817b      	strh	r3, [r7, #10]
	outgoing_id.src = csp_conf.address;
 800e234:	4b56      	ldr	r3, [pc, #344]	@ (800e390 <csp_connect+0x1e0>)
 800e236:	781b      	ldrb	r3, [r3, #0]
 800e238:	f003 031f 	and.w	r3, r3, #31
 800e23c:	b2da      	uxtb	r2, r3
 800e23e:	7afb      	ldrb	r3, [r7, #11]
 800e240:	f362 0345 	bfi	r3, r2, #1, #5
 800e244:	72fb      	strb	r3, [r7, #11]
	outgoing_id.dport = dport;
 800e246:	797b      	ldrb	r3, [r7, #5]
 800e248:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e24c:	b2da      	uxtb	r2, r3
 800e24e:	68bb      	ldr	r3, [r7, #8]
 800e250:	f362 3393 	bfi	r3, r2, #14, #6
 800e254:	60bb      	str	r3, [r7, #8]
	outgoing_id.flags = 0;
 800e256:	2300      	movs	r3, #0
 800e258:	723b      	strb	r3, [r7, #8]

	/* Set connection options */
	if (opts & CSP_O_NOCRC32) {
 800e25a:	6a3b      	ldr	r3, [r7, #32]
 800e25c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e260:	2b00      	cmp	r3, #0
 800e262:	d003      	beq.n	800e26c <csp_connect+0xbc>
		opts &= ~CSP_O_CRC32;
 800e264:	6a3b      	ldr	r3, [r7, #32]
 800e266:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e26a:	623b      	str	r3, [r7, #32]
	}

	if (opts & CSP_O_RDP) {
 800e26c:	6a3b      	ldr	r3, [r7, #32]
 800e26e:	f003 0301 	and.w	r3, r3, #1
 800e272:	2b00      	cmp	r3, #0
 800e274:	d009      	beq.n	800e28a <csp_connect+0xda>
#if (CSP_USE_RDP)
		incoming_id.flags |= CSP_FRDP;
		outgoing_id.flags |= CSP_FRDP;
#else
		csp_log_error("Attempt to create RDP connection, but CSP was compiled without RDP support");
 800e276:	4b47      	ldr	r3, [pc, #284]	@ (800e394 <csp_connect+0x1e4>)
 800e278:	781b      	ldrb	r3, [r3, #0]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d003      	beq.n	800e286 <csp_connect+0xd6>
 800e27e:	4946      	ldr	r1, [pc, #280]	@ (800e398 <csp_connect+0x1e8>)
 800e280:	2000      	movs	r0, #0
 800e282:	f000 f895 	bl	800e3b0 <do_csp_debug>
		return NULL;
 800e286:	2300      	movs	r3, #0
 800e288:	e07e      	b.n	800e388 <csp_connect+0x1d8>
#endif
	}

	if (opts & CSP_O_HMAC) {
 800e28a:	6a3b      	ldr	r3, [r7, #32]
 800e28c:	f003 0304 	and.w	r3, r3, #4
 800e290:	2b00      	cmp	r3, #0
 800e292:	d009      	beq.n	800e2a8 <csp_connect+0xf8>
#if (CSP_USE_HMAC)
		outgoing_id.flags |= CSP_FHMAC;
		incoming_id.flags |= CSP_FHMAC;
#else
		csp_log_error("Attempt to create HMAC authenticated connection, but CSP was compiled without HMAC support");
 800e294:	4b3f      	ldr	r3, [pc, #252]	@ (800e394 <csp_connect+0x1e4>)
 800e296:	781b      	ldrb	r3, [r3, #0]
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d003      	beq.n	800e2a4 <csp_connect+0xf4>
 800e29c:	493f      	ldr	r1, [pc, #252]	@ (800e39c <csp_connect+0x1ec>)
 800e29e:	2000      	movs	r0, #0
 800e2a0:	f000 f886 	bl	800e3b0 <do_csp_debug>
		return NULL;
 800e2a4:	2300      	movs	r3, #0
 800e2a6:	e06f      	b.n	800e388 <csp_connect+0x1d8>
#endif
	}

	if (opts & CSP_O_XTEA) {
 800e2a8:	6a3b      	ldr	r3, [r7, #32]
 800e2aa:	f003 0310 	and.w	r3, r3, #16
 800e2ae:	2b00      	cmp	r3, #0
 800e2b0:	d009      	beq.n	800e2c6 <csp_connect+0x116>
#if (CSP_USE_XTEA)
		outgoing_id.flags |= CSP_FXTEA;
		incoming_id.flags |= CSP_FXTEA;
#else
		csp_log_error("Attempt to create XTEA encrypted connection, but CSP was compiled without XTEA support");
 800e2b2:	4b38      	ldr	r3, [pc, #224]	@ (800e394 <csp_connect+0x1e4>)
 800e2b4:	781b      	ldrb	r3, [r3, #0]
 800e2b6:	2b00      	cmp	r3, #0
 800e2b8:	d003      	beq.n	800e2c2 <csp_connect+0x112>
 800e2ba:	4939      	ldr	r1, [pc, #228]	@ (800e3a0 <csp_connect+0x1f0>)
 800e2bc:	2000      	movs	r0, #0
 800e2be:	f000 f877 	bl	800e3b0 <do_csp_debug>
		return NULL;
 800e2c2:	2300      	movs	r3, #0
 800e2c4:	e060      	b.n	800e388 <csp_connect+0x1d8>
#endif
	}

	if (opts & CSP_O_CRC32) {
 800e2c6:	6a3b      	ldr	r3, [r7, #32]
 800e2c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d009      	beq.n	800e2e4 <csp_connect+0x134>
#if (CSP_USE_CRC32)
		outgoing_id.flags |= CSP_FCRC32;
		incoming_id.flags |= CSP_FCRC32;
#else
		csp_log_error("Attempt to create CRC32 validated connection, but CSP was compiled without CRC32 support");
 800e2d0:	4b30      	ldr	r3, [pc, #192]	@ (800e394 <csp_connect+0x1e4>)
 800e2d2:	781b      	ldrb	r3, [r3, #0]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d003      	beq.n	800e2e0 <csp_connect+0x130>
 800e2d8:	4932      	ldr	r1, [pc, #200]	@ (800e3a4 <csp_connect+0x1f4>)
 800e2da:	2000      	movs	r0, #0
 800e2dc:	f000 f868 	bl	800e3b0 <do_csp_debug>
		return NULL;
 800e2e0:	2300      	movs	r3, #0
 800e2e2:	e051      	b.n	800e388 <csp_connect+0x1d8>
#endif
	}

	/* Find an unused ephemeral port */
	csp_conn_t * conn = NULL;
 800e2e4:	2300      	movs	r3, #0
 800e2e6:	617b      	str	r3, [r7, #20]

	/* Wait for sport lock - note that csp_conn_new(..) is called inside the lock! */
	if (csp_bin_sem_wait(&sport_lock, CSP_MAX_TIMEOUT) != CSP_SEMAPHORE_OK) {
 800e2e8:	f04f 31ff 	mov.w	r1, #4294967295
 800e2ec:	482e      	ldr	r0, [pc, #184]	@ (800e3a8 <csp_connect+0x1f8>)
 800e2ee:	f7ff fa29 	bl	800d744 <csp_bin_sem_wait>
 800e2f2:	4603      	mov	r3, r0
 800e2f4:	2b01      	cmp	r3, #1
 800e2f6:	d001      	beq.n	800e2fc <csp_connect+0x14c>
		return NULL;
 800e2f8:	2300      	movs	r3, #0
 800e2fa:	e045      	b.n	800e388 <csp_connect+0x1d8>
	}

	const uint8_t start = sport;
 800e2fc:	4b2b      	ldr	r3, [pc, #172]	@ (800e3ac <csp_connect+0x1fc>)
 800e2fe:	781b      	ldrb	r3, [r3, #0]
 800e300:	74fb      	strb	r3, [r7, #19]
	while (++sport != start) {
 800e302:	e02a      	b.n	800e35a <csp_connect+0x1aa>
		if (sport > CSP_ID_PORT_MAX)
 800e304:	4b29      	ldr	r3, [pc, #164]	@ (800e3ac <csp_connect+0x1fc>)
 800e306:	781b      	ldrb	r3, [r3, #0]
 800e308:	2b3f      	cmp	r3, #63	@ 0x3f
 800e30a:	d905      	bls.n	800e318 <csp_connect+0x168>
			sport = csp_conf.port_max_bind + 1;
 800e30c:	4b20      	ldr	r3, [pc, #128]	@ (800e390 <csp_connect+0x1e0>)
 800e30e:	7cdb      	ldrb	r3, [r3, #19]
 800e310:	3301      	adds	r3, #1
 800e312:	b2da      	uxtb	r2, r3
 800e314:	4b25      	ldr	r3, [pc, #148]	@ (800e3ac <csp_connect+0x1fc>)
 800e316:	701a      	strb	r2, [r3, #0]

		outgoing_id.sport = sport;
 800e318:	4b24      	ldr	r3, [pc, #144]	@ (800e3ac <csp_connect+0x1fc>)
 800e31a:	781b      	ldrb	r3, [r3, #0]
 800e31c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e320:	b2da      	uxtb	r2, r3
 800e322:	7a7b      	ldrb	r3, [r7, #9]
 800e324:	f362 0305 	bfi	r3, r2, #0, #6
 800e328:	727b      	strb	r3, [r7, #9]
		incoming_id.dport = sport;
 800e32a:	4b20      	ldr	r3, [pc, #128]	@ (800e3ac <csp_connect+0x1fc>)
 800e32c:	781b      	ldrb	r3, [r3, #0]
 800e32e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e332:	b2da      	uxtb	r2, r3
 800e334:	68fb      	ldr	r3, [r7, #12]
 800e336:	f362 3393 	bfi	r3, r2, #14, #6
 800e33a:	60fb      	str	r3, [r7, #12]

		/* Match on destination port of _incoming_ identifier */
		if (csp_conn_find(incoming_id.ext, CSP_ID_DPORT_MASK) == NULL) {
 800e33c:	68fb      	ldr	r3, [r7, #12]
 800e33e:	f44f 217c 	mov.w	r1, #1032192	@ 0xfc000
 800e342:	4618      	mov	r0, r3
 800e344:	f7ff fdc8 	bl	800ded8 <csp_conn_find>
 800e348:	4603      	mov	r3, r0
 800e34a:	2b00      	cmp	r3, #0
 800e34c:	d105      	bne.n	800e35a <csp_connect+0x1aa>
			/* Break - we found an unused ephemeral port
                           allocate connection while locked to mark port in use */
			conn = csp_conn_new(incoming_id, outgoing_id);
 800e34e:	68b9      	ldr	r1, [r7, #8]
 800e350:	68f8      	ldr	r0, [r7, #12]
 800e352:	f7ff fea9 	bl	800e0a8 <csp_conn_new>
 800e356:	6178      	str	r0, [r7, #20]
			break;
 800e358:	e00a      	b.n	800e370 <csp_connect+0x1c0>
	while (++sport != start) {
 800e35a:	4b14      	ldr	r3, [pc, #80]	@ (800e3ac <csp_connect+0x1fc>)
 800e35c:	781b      	ldrb	r3, [r3, #0]
 800e35e:	3301      	adds	r3, #1
 800e360:	b2da      	uxtb	r2, r3
 800e362:	4b12      	ldr	r3, [pc, #72]	@ (800e3ac <csp_connect+0x1fc>)
 800e364:	701a      	strb	r2, [r3, #0]
 800e366:	4b11      	ldr	r3, [pc, #68]	@ (800e3ac <csp_connect+0x1fc>)
 800e368:	781b      	ldrb	r3, [r3, #0]
 800e36a:	7cfa      	ldrb	r2, [r7, #19]
 800e36c:	429a      	cmp	r2, r3
 800e36e:	d1c9      	bne.n	800e304 <csp_connect+0x154>
		}
	}

	/* Post sport lock */
	csp_bin_sem_post(&sport_lock);
 800e370:	480d      	ldr	r0, [pc, #52]	@ (800e3a8 <csp_connect+0x1f8>)
 800e372:	f7ff fa0d 	bl	800d790 <csp_bin_sem_post>

	if (conn == NULL) {
 800e376:	697b      	ldr	r3, [r7, #20]
 800e378:	2b00      	cmp	r3, #0
 800e37a:	d101      	bne.n	800e380 <csp_connect+0x1d0>
		return NULL;
 800e37c:	2300      	movs	r3, #0
 800e37e:	e003      	b.n	800e388 <csp_connect+0x1d8>
	}

	/* Set connection options */
	conn->opts = opts;
 800e380:	697b      	ldr	r3, [r7, #20]
 800e382:	6a3a      	ldr	r2, [r7, #32]
 800e384:	619a      	str	r2, [r3, #24]
		}
	}
#endif

	/* We have a successful connection */
	return conn;
 800e386:	697b      	ldr	r3, [r7, #20]

}
 800e388:	4618      	mov	r0, r3
 800e38a:	3718      	adds	r7, #24
 800e38c:	46bd      	mov	sp, r7
 800e38e:	bd80      	pop	{r7, pc}
 800e390:	24043f64 	.word	0x24043f64
 800e394:	24000090 	.word	0x24000090
 800e398:	08020ef8 	.word	0x08020ef8
 800e39c:	08020f44 	.word	0x08020f44
 800e3a0:	08020fa0 	.word	0x08020fa0
 800e3a4:	08020ff8 	.word	0x08020ff8
 800e3a8:	24043f54 	.word	0x24043f54
 800e3ac:	24043f50 	.word	0x24043f50

0800e3b0 <do_csp_debug>:
void csp_debug_hook_set(csp_debug_hook_func_t f) {

	csp_debug_hook_func = f;
}

void do_csp_debug(csp_debug_level_t level, const char *format, ...) {
 800e3b0:	b40e      	push	{r1, r2, r3}
 800e3b2:	b580      	push	{r7, lr}
 800e3b4:	b085      	sub	sp, #20
 800e3b6:	af00      	add	r7, sp, #0
 800e3b8:	4603      	mov	r3, r0
 800e3ba:	71fb      	strb	r3, [r7, #7]

	int color = COLOR_RESET;
 800e3bc:	23f0      	movs	r3, #240	@ 0xf0
 800e3be:	60fb      	str	r3, [r7, #12]
	va_list args;

	/* Don't print anything if log level is disabled */
	if (level > CSP_LOCK || !csp_debug_level_enabled[level])
 800e3c0:	79fb      	ldrb	r3, [r7, #7]
 800e3c2:	2b06      	cmp	r3, #6
 800e3c4:	d84f      	bhi.n	800e466 <do_csp_debug+0xb6>
 800e3c6:	79fb      	ldrb	r3, [r7, #7]
 800e3c8:	4a2b      	ldr	r2, [pc, #172]	@ (800e478 <do_csp_debug+0xc8>)
 800e3ca:	5cd3      	ldrb	r3, [r2, r3]
 800e3cc:	f083 0301 	eor.w	r3, r3, #1
 800e3d0:	b2db      	uxtb	r3, r3
 800e3d2:	2b00      	cmp	r3, #0
 800e3d4:	d147      	bne.n	800e466 <do_csp_debug+0xb6>
		return;

	switch(level) {
 800e3d6:	79fb      	ldrb	r3, [r7, #7]
 800e3d8:	2b06      	cmp	r3, #6
 800e3da:	d846      	bhi.n	800e46a <do_csp_debug+0xba>
 800e3dc:	a201      	add	r2, pc, #4	@ (adr r2, 800e3e4 <do_csp_debug+0x34>)
 800e3de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e3e2:	bf00      	nop
 800e3e4:	0800e407 	.word	0x0800e407
 800e3e8:	0800e40d 	.word	0x0800e40d
 800e3ec:	0800e401 	.word	0x0800e401
 800e3f0:	0800e413 	.word	0x0800e413
 800e3f4:	0800e419 	.word	0x0800e419
 800e3f8:	0800e41f 	.word	0x0800e41f
 800e3fc:	0800e425 	.word	0x0800e425
	case CSP_INFO:
		color = COLOR_GREEN | COLOR_BOLD;
 800e400:	2313      	movs	r3, #19
 800e402:	60fb      	str	r3, [r7, #12]
		break;
 800e404:	e011      	b.n	800e42a <do_csp_debug+0x7a>
	case CSP_ERROR:
		color = COLOR_RED | COLOR_BOLD;
 800e406:	2312      	movs	r3, #18
 800e408:	60fb      	str	r3, [r7, #12]
		break;
 800e40a:	e00e      	b.n	800e42a <do_csp_debug+0x7a>
	case CSP_WARN:
		color = COLOR_YELLOW | COLOR_BOLD;
 800e40c:	2314      	movs	r3, #20
 800e40e:	60fb      	str	r3, [r7, #12]
		break;
 800e410:	e00b      	b.n	800e42a <do_csp_debug+0x7a>
	case CSP_BUFFER:
		color = COLOR_MAGENTA;
 800e412:	2306      	movs	r3, #6
 800e414:	60fb      	str	r3, [r7, #12]
		break;
 800e416:	e008      	b.n	800e42a <do_csp_debug+0x7a>
	case CSP_PACKET:
		color = COLOR_GREEN;
 800e418:	2303      	movs	r3, #3
 800e41a:	60fb      	str	r3, [r7, #12]
		break;
 800e41c:	e005      	b.n	800e42a <do_csp_debug+0x7a>
	case CSP_PROTOCOL:
		color = COLOR_BLUE;
 800e41e:	2305      	movs	r3, #5
 800e420:	60fb      	str	r3, [r7, #12]
		break;
 800e422:	e002      	b.n	800e42a <do_csp_debug+0x7a>
	case CSP_LOCK:
		color = COLOR_CYAN;
 800e424:	2307      	movs	r3, #7
 800e426:	60fb      	str	r3, [r7, #12]
		break;
 800e428:	bf00      	nop
	default:
		return;
	}

	va_start(args, format);
 800e42a:	f107 0320 	add.w	r3, r7, #32
 800e42e:	60bb      	str	r3, [r7, #8]

	/* If csp_debug_hook symbol is defined, pass on the message.
	 * Otherwise, just print with pretty colors ... */
	if (csp_debug_hook_func) {
 800e430:	4b12      	ldr	r3, [pc, #72]	@ (800e47c <do_csp_debug+0xcc>)
 800e432:	681b      	ldr	r3, [r3, #0]
 800e434:	2b00      	cmp	r3, #0
 800e436:	d006      	beq.n	800e446 <do_csp_debug+0x96>
		csp_debug_hook_func(level, format, args);
 800e438:	4b10      	ldr	r3, [pc, #64]	@ (800e47c <do_csp_debug+0xcc>)
 800e43a:	681b      	ldr	r3, [r3, #0]
 800e43c:	79f8      	ldrb	r0, [r7, #7]
 800e43e:	68ba      	ldr	r2, [r7, #8]
 800e440:	69f9      	ldr	r1, [r7, #28]
 800e442:	4798      	blx	r3
 800e444:	e012      	b.n	800e46c <do_csp_debug+0xbc>
	} else {
		csp_sys_set_color(color);
 800e446:	68fb      	ldr	r3, [r7, #12]
 800e448:	b2db      	uxtb	r3, r3
 800e44a:	4618      	mov	r0, r3
 800e44c:	f7ff f9c2 	bl	800d7d4 <csp_sys_set_color>
                printf("%u.%06u ", ts.tv_sec, ts.tv_nsec / 1000U);
#endif
#ifdef __AVR__
		vfprintf_P(stdout, format, args);
#else
		vprintf(format, args);
 800e450:	68b9      	ldr	r1, [r7, #8]
 800e452:	69f8      	ldr	r0, [r7, #28]
 800e454:	f010 fa7a 	bl	801e94c <viprintf>
#endif
		printf("\r\n");
 800e458:	4809      	ldr	r0, [pc, #36]	@ (800e480 <do_csp_debug+0xd0>)
 800e45a:	f010 f9a5 	bl	801e7a8 <puts>
		csp_sys_set_color(COLOR_RESET);
 800e45e:	20f0      	movs	r0, #240	@ 0xf0
 800e460:	f7ff f9b8 	bl	800d7d4 <csp_sys_set_color>
 800e464:	e002      	b.n	800e46c <do_csp_debug+0xbc>
		return;
 800e466:	bf00      	nop
 800e468:	e000      	b.n	800e46c <do_csp_debug+0xbc>
		return;
 800e46a:	bf00      	nop
	}

	va_end(args);
}
 800e46c:	3714      	adds	r7, #20
 800e46e:	46bd      	mov	sp, r7
 800e470:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800e474:	b003      	add	sp, #12
 800e476:	4770      	bx	lr
 800e478:	24000090 	.word	0x24000090
 800e47c:	24043f5c 	.word	0x24043f5c
 800e480:	080210b4 	.word	0x080210b4

0800e484 <csp_hton16>:
*/

#include <csp/csp_endian.h>

/* Convert 16-bit number from host byte order to network byte order */
inline uint16_t __attribute__ ((__const__)) csp_hton16(uint16_t h16) {
 800e484:	b480      	push	{r7}
 800e486:	b083      	sub	sp, #12
 800e488:	af00      	add	r7, sp, #0
 800e48a:	4603      	mov	r3, r0
 800e48c:	80fb      	strh	r3, [r7, #6]
#if (CSP_BIG_ENDIAN)
	return h16;
#else
	return (((h16 & 0xff00) >> 8) |
 800e48e:	88fb      	ldrh	r3, [r7, #6]
 800e490:	0a1b      	lsrs	r3, r3, #8
 800e492:	b29b      	uxth	r3, r3
 800e494:	b21a      	sxth	r2, r3
 800e496:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e49a:	021b      	lsls	r3, r3, #8
 800e49c:	b21b      	sxth	r3, r3
 800e49e:	4313      	orrs	r3, r2
 800e4a0:	b21b      	sxth	r3, r3
 800e4a2:	b29b      	uxth	r3, r3
			((h16 & 0x00ff) << 8));
#endif
}
 800e4a4:	4618      	mov	r0, r3
 800e4a6:	370c      	adds	r7, #12
 800e4a8:	46bd      	mov	sp, r7
 800e4aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4ae:	4770      	bx	lr

0800e4b0 <csp_ntoh16>:

/* Convert 16-bit number from network byte order to host byte order */
inline uint16_t __attribute__ ((__const__)) csp_ntoh16(uint16_t n16) {
 800e4b0:	b580      	push	{r7, lr}
 800e4b2:	b082      	sub	sp, #8
 800e4b4:	af00      	add	r7, sp, #0
 800e4b6:	4603      	mov	r3, r0
 800e4b8:	80fb      	strh	r3, [r7, #6]
	return csp_hton16(n16);
 800e4ba:	88fb      	ldrh	r3, [r7, #6]
 800e4bc:	4618      	mov	r0, r3
 800e4be:	f7ff ffe1 	bl	800e484 <csp_hton16>
 800e4c2:	4603      	mov	r3, r0
}
 800e4c4:	4618      	mov	r0, r3
 800e4c6:	3708      	adds	r7, #8
 800e4c8:	46bd      	mov	sp, r7
 800e4ca:	bd80      	pop	{r7, pc}

0800e4cc <csp_hton32>:

/* Convert 32-bit number from host byte order to network byte order */
inline uint32_t __attribute__ ((__const__)) csp_hton32(uint32_t h32) {
 800e4cc:	b480      	push	{r7}
 800e4ce:	b083      	sub	sp, #12
 800e4d0:	af00      	add	r7, sp, #0
 800e4d2:	6078      	str	r0, [r7, #4]
#if (CSP_BIG_ENDIAN)
	return h32;
#else
	return (((h32 & 0xff000000) >> 24) |
 800e4d4:	687b      	ldr	r3, [r7, #4]
 800e4d6:	0e1a      	lsrs	r2, r3, #24
			((h32 & 0x000000ff) << 24) |
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	061b      	lsls	r3, r3, #24
	return (((h32 & 0xff000000) >> 24) |
 800e4dc:	431a      	orrs	r2, r3
			((h32 & 0x0000ff00) <<  8) |
 800e4de:	687b      	ldr	r3, [r7, #4]
 800e4e0:	021b      	lsls	r3, r3, #8
 800e4e2:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
			((h32 & 0x000000ff) << 24) |
 800e4e6:	431a      	orrs	r2, r3
			((h32 & 0x00ff0000) >>  8));
 800e4e8:	687b      	ldr	r3, [r7, #4]
 800e4ea:	0a1b      	lsrs	r3, r3, #8
 800e4ec:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
			((h32 & 0x0000ff00) <<  8) |
 800e4f0:	4313      	orrs	r3, r2
#endif
}
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	370c      	adds	r7, #12
 800e4f6:	46bd      	mov	sp, r7
 800e4f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e4fc:	4770      	bx	lr

0800e4fe <csp_ntoh32>:

/* Convert 32-bit number from network byte order to host byte order */
inline uint32_t __attribute__ ((__const__)) csp_ntoh32(uint32_t n32) {
 800e4fe:	b580      	push	{r7, lr}
 800e500:	b082      	sub	sp, #8
 800e502:	af00      	add	r7, sp, #0
 800e504:	6078      	str	r0, [r7, #4]
	return csp_hton32(n32);
 800e506:	6878      	ldr	r0, [r7, #4]
 800e508:	f7ff ffe0 	bl	800e4cc <csp_hton32>
 800e50c:	4603      	mov	r3, r0
}
 800e50e:	4618      	mov	r0, r3
 800e510:	3708      	adds	r7, #8
 800e512:	46bd      	mov	sp, r7
 800e514:	bd80      	pop	{r7, pc}
	...

0800e518 <csp_iflist_add>:
		ifc = ifc->next;
	}
	return ifc;
}

int csp_iflist_add(csp_iface_t *ifc) {
 800e518:	b580      	push	{r7, lr}
 800e51a:	b084      	sub	sp, #16
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]

	ifc->next = NULL;
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	2200      	movs	r2, #0
 800e524:	63da      	str	r2, [r3, #60]	@ 0x3c

	/* Add interface to pool */
	if (interfaces == NULL) {
 800e526:	4b18      	ldr	r3, [pc, #96]	@ (800e588 <csp_iflist_add+0x70>)
 800e528:	681b      	ldr	r3, [r3, #0]
 800e52a:	2b00      	cmp	r3, #0
 800e52c:	d103      	bne.n	800e536 <csp_iflist_add+0x1e>
		/* This is the first interface to be added */
		interfaces = ifc;
 800e52e:	4a16      	ldr	r2, [pc, #88]	@ (800e588 <csp_iflist_add+0x70>)
 800e530:	687b      	ldr	r3, [r7, #4]
 800e532:	6013      	str	r3, [r2, #0]
 800e534:	e022      	b.n	800e57c <csp_iflist_add+0x64>
	} else {
		/* Insert interface last if not already in pool */
		csp_iface_t * last = NULL;
 800e536:	2300      	movs	r3, #0
 800e538:	60fb      	str	r3, [r7, #12]
		for (csp_iface_t * i = interfaces; i != NULL; i = i->next) {
 800e53a:	4b13      	ldr	r3, [pc, #76]	@ (800e588 <csp_iflist_add+0x70>)
 800e53c:	681b      	ldr	r3, [r3, #0]
 800e53e:	60bb      	str	r3, [r7, #8]
 800e540:	e016      	b.n	800e570 <csp_iflist_add+0x58>
			if ((i == ifc) || (strncasecmp(ifc->name, i->name, CSP_IFLIST_NAME_MAX) == 0)) {
 800e542:	68ba      	ldr	r2, [r7, #8]
 800e544:	687b      	ldr	r3, [r7, #4]
 800e546:	429a      	cmp	r2, r3
 800e548:	d00a      	beq.n	800e560 <csp_iflist_add+0x48>
 800e54a:	687b      	ldr	r3, [r7, #4]
 800e54c:	6818      	ldr	r0, [r3, #0]
 800e54e:	68bb      	ldr	r3, [r7, #8]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	220a      	movs	r2, #10
 800e554:	4619      	mov	r1, r3
 800e556:	f010 fad7 	bl	801eb08 <strncasecmp>
 800e55a:	4603      	mov	r3, r0
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d102      	bne.n	800e566 <csp_iflist_add+0x4e>
				return CSP_ERR_ALREADY;
 800e560:	f06f 0306 	mvn.w	r3, #6
 800e564:	e00b      	b.n	800e57e <csp_iflist_add+0x66>
			}
			last = i;
 800e566:	68bb      	ldr	r3, [r7, #8]
 800e568:	60fb      	str	r3, [r7, #12]
		for (csp_iface_t * i = interfaces; i != NULL; i = i->next) {
 800e56a:	68bb      	ldr	r3, [r7, #8]
 800e56c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800e56e:	60bb      	str	r3, [r7, #8]
 800e570:	68bb      	ldr	r3, [r7, #8]
 800e572:	2b00      	cmp	r3, #0
 800e574:	d1e5      	bne.n	800e542 <csp_iflist_add+0x2a>
		}

		last->next = ifc;
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	687a      	ldr	r2, [r7, #4]
 800e57a:	63da      	str	r2, [r3, #60]	@ 0x3c
	}

	return CSP_ERR_NONE;
 800e57c:	2300      	movs	r3, #0
}
 800e57e:	4618      	mov	r0, r3
 800e580:	3710      	adds	r7, #16
 800e582:	46bd      	mov	sp, r7
 800e584:	bd80      	pop	{r7, pc}
 800e586:	bf00      	nop
 800e588:	24043f60 	.word	0x24043f60

0800e58c <csp_route_set>:
   @param[in] dest_address destination address.
   @param[in] ifc interface.
   @param[in] via assosicated via address.
   @return #CSP_ERR_NONE on success, or an error code.
*/
static inline int csp_route_set(uint8_t dest_address, csp_iface_t *ifc, uint8_t via) {
 800e58c:	b580      	push	{r7, lr}
 800e58e:	b082      	sub	sp, #8
 800e590:	af00      	add	r7, sp, #0
 800e592:	4603      	mov	r3, r0
 800e594:	6039      	str	r1, [r7, #0]
 800e596:	71fb      	strb	r3, [r7, #7]
 800e598:	4613      	mov	r3, r2
 800e59a:	71bb      	strb	r3, [r7, #6]
    return csp_rtable_set(dest_address, CSP_ID_HOST_SIZE, ifc, via);
 800e59c:	79bb      	ldrb	r3, [r7, #6]
 800e59e:	79f8      	ldrb	r0, [r7, #7]
 800e5a0:	683a      	ldr	r2, [r7, #0]
 800e5a2:	2105      	movs	r1, #5
 800e5a4:	f001 f8e6 	bl	800f774 <csp_rtable_set>
 800e5a8:	4603      	mov	r3, r0
}
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	3708      	adds	r7, #8
 800e5ae:	46bd      	mov	sp, r7
 800e5b0:	bd80      	pop	{r7, pc}
	...

0800e5b4 <csp_init>:
uint8_t csp_get_address(void) {

	return csp_conf.address;
}

int csp_init(const csp_conf_t * conf) {
 800e5b4:	b580      	push	{r7, lr}
 800e5b6:	b084      	sub	sp, #16
 800e5b8:	af00      	add	r7, sp, #0
 800e5ba:	6078      	str	r0, [r7, #4]

	/* make offset first time, so uptime is counted from process/task boot */
	csp_get_uptime_s();
 800e5bc:	f7fe ffec 	bl	800d598 <csp_get_uptime_s>

	/* Make a copy of the configuration
	 * The copy is kept hidden for the user in csp_init.h
	 * Configuration cannot be changed after calling init
	 * unless specific get/set functions are made */
	memcpy(&csp_conf, conf, sizeof(csp_conf));
 800e5c0:	2220      	movs	r2, #32
 800e5c2:	6879      	ldr	r1, [r7, #4]
 800e5c4:	481b      	ldr	r0, [pc, #108]	@ (800e634 <csp_init+0x80>)
 800e5c6:	f010 fb46 	bl	801ec56 <memcpy>

	int ret = csp_buffer_init();
 800e5ca:	f7ff f9a7 	bl	800d91c <csp_buffer_init>
 800e5ce:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 800e5d0:	68fb      	ldr	r3, [r7, #12]
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d001      	beq.n	800e5da <csp_init+0x26>
		return ret;
 800e5d6:	68fb      	ldr	r3, [r7, #12]
 800e5d8:	e027      	b.n	800e62a <csp_init+0x76>
	}

	ret = csp_conn_init();
 800e5da:	f7ff fbcb 	bl	800dd74 <csp_conn_init>
 800e5de:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 800e5e0:	68fb      	ldr	r3, [r7, #12]
 800e5e2:	2b00      	cmp	r3, #0
 800e5e4:	d001      	beq.n	800e5ea <csp_init+0x36>
		return ret;
 800e5e6:	68fb      	ldr	r3, [r7, #12]
 800e5e8:	e01f      	b.n	800e62a <csp_init+0x76>
	}

	ret = csp_port_init();
 800e5ea:	f000 f9a3 	bl	800e934 <csp_port_init>
 800e5ee:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 800e5f0:	68fb      	ldr	r3, [r7, #12]
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	d001      	beq.n	800e5fa <csp_init+0x46>
		return ret;
 800e5f6:	68fb      	ldr	r3, [r7, #12]
 800e5f8:	e017      	b.n	800e62a <csp_init+0x76>
	}

	ret = csp_qfifo_init();
 800e5fa:	f000 f9b5 	bl	800e968 <csp_qfifo_init>
 800e5fe:	60f8      	str	r0, [r7, #12]
	if (ret != CSP_ERR_NONE) {
 800e600:	68fb      	ldr	r3, [r7, #12]
 800e602:	2b00      	cmp	r3, #0
 800e604:	d001      	beq.n	800e60a <csp_init+0x56>
		return ret;
 800e606:	68fb      	ldr	r3, [r7, #12]
 800e608:	e00f      	b.n	800e62a <csp_init+0x76>
	}

	/* Loopback */
	csp_iflist_add(&csp_if_lo);
 800e60a:	480b      	ldr	r0, [pc, #44]	@ (800e638 <csp_init+0x84>)
 800e60c:	f7ff ff84 	bl	800e518 <csp_iflist_add>

	/* Register loopback route */
	csp_route_set(csp_conf.address, &csp_if_lo, CSP_NO_VIA_ADDRESS);
 800e610:	4b08      	ldr	r3, [pc, #32]	@ (800e634 <csp_init+0x80>)
 800e612:	781b      	ldrb	r3, [r3, #0]
 800e614:	22ff      	movs	r2, #255	@ 0xff
 800e616:	4908      	ldr	r1, [pc, #32]	@ (800e638 <csp_init+0x84>)
 800e618:	4618      	mov	r0, r3
 800e61a:	f7ff ffb7 	bl	800e58c <csp_route_set>

	/* Also register loopback as default, until user redefines default route */
	csp_route_set(CSP_DEFAULT_ROUTE, &csp_if_lo, CSP_NO_VIA_ADDRESS);
 800e61e:	22ff      	movs	r2, #255	@ 0xff
 800e620:	4905      	ldr	r1, [pc, #20]	@ (800e638 <csp_init+0x84>)
 800e622:	2020      	movs	r0, #32
 800e624:	f7ff ffb2 	bl	800e58c <csp_route_set>

	return CSP_ERR_NONE;
 800e628:	2300      	movs	r3, #0

}
 800e62a:	4618      	mov	r0, r3
 800e62c:	3710      	adds	r7, #16
 800e62e:	46bd      	mov	sp, r7
 800e630:	bd80      	pop	{r7, pc}
 800e632:	bf00      	nop
 800e634:	24043f64 	.word	0x24043f64
 800e638:	24000098 	.word	0x24000098

0800e63c <csp_read>:

	return NULL;

}

csp_packet_t * csp_read(csp_conn_t * conn, uint32_t timeout) {
 800e63c:	b580      	push	{r7, lr}
 800e63e:	b084      	sub	sp, #16
 800e640:	af00      	add	r7, sp, #0
 800e642:	6078      	str	r0, [r7, #4]
 800e644:	6039      	str	r1, [r7, #0]

	csp_packet_t * packet = NULL;
 800e646:	2300      	movs	r3, #0
 800e648:	60fb      	str	r3, [r7, #12]

	if ((conn == NULL) || (conn->state != CONN_OPEN)) {
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	2b00      	cmp	r3, #0
 800e64e:	d003      	beq.n	800e658 <csp_read+0x1c>
 800e650:	687b      	ldr	r3, [r7, #4]
 800e652:	785b      	ldrb	r3, [r3, #1]
 800e654:	2b01      	cmp	r3, #1
 800e656:	d001      	beq.n	800e65c <csp_read+0x20>
		return NULL;
 800e658:	2300      	movs	r3, #0
 800e65a:	e00d      	b.n	800e678 <csp_read+0x3c>
		if (csp_queue_dequeue(conn->rx_queue[prio], &packet, 0) == CSP_QUEUE_OK) {
			break;
		}
	}
#else
	if (csp_queue_dequeue(conn->rx_queue[0], &packet, timeout) != CSP_QUEUE_OK) {
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	68db      	ldr	r3, [r3, #12]
 800e660:	f107 010c 	add.w	r1, r7, #12
 800e664:	683a      	ldr	r2, [r7, #0]
 800e666:	4618      	mov	r0, r3
 800e668:	f7ff f820 	bl	800d6ac <csp_queue_dequeue>
 800e66c:	4603      	mov	r3, r0
 800e66e:	2b01      	cmp	r3, #1
 800e670:	d001      	beq.n	800e676 <csp_read+0x3a>
		return NULL;
 800e672:	2300      	movs	r3, #0
 800e674:	e000      	b.n	800e678 <csp_read+0x3c>
	if ((conn->idin.flags & CSP_FRDP) && conn->rdp.delayed_acks) {
		csp_rdp_check_ack(conn);
	}
#endif

	return packet;
 800e676:	68fb      	ldr	r3, [r7, #12]

}
 800e678:	4618      	mov	r0, r3
 800e67a:	3710      	adds	r7, #16
 800e67c:	46bd      	mov	sp, r7
 800e67e:	bd80      	pop	{r7, pc}

0800e680 <csp_send_direct>:

int csp_send_direct(csp_id_t idout, csp_packet_t * packet, const csp_route_t * ifroute, uint32_t timeout) {
 800e680:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e682:	b08f      	sub	sp, #60	@ 0x3c
 800e684:	af08      	add	r7, sp, #32
 800e686:	60f8      	str	r0, [r7, #12]
 800e688:	60b9      	str	r1, [r7, #8]
 800e68a:	607a      	str	r2, [r7, #4]
 800e68c:	603b      	str	r3, [r7, #0]

	if (packet == NULL) {
 800e68e:	68bb      	ldr	r3, [r7, #8]
 800e690:	2b00      	cmp	r3, #0
 800e692:	d109      	bne.n	800e6a8 <csp_send_direct+0x28>
		csp_log_error("csp_send_direct called with NULL packet");
 800e694:	4b66      	ldr	r3, [pc, #408]	@ (800e830 <csp_send_direct+0x1b0>)
 800e696:	781b      	ldrb	r3, [r3, #0]
 800e698:	2b00      	cmp	r3, #0
 800e69a:	f000 80c0 	beq.w	800e81e <csp_send_direct+0x19e>
 800e69e:	4965      	ldr	r1, [pc, #404]	@ (800e834 <csp_send_direct+0x1b4>)
 800e6a0:	2000      	movs	r0, #0
 800e6a2:	f7ff fe85 	bl	800e3b0 <do_csp_debug>
		goto err;
 800e6a6:	e0ba      	b.n	800e81e <csp_send_direct+0x19e>
	}

	if (ifroute == NULL) {
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	2b00      	cmp	r3, #0
 800e6ac:	d10f      	bne.n	800e6ce <csp_send_direct+0x4e>
		csp_log_error("No route to host: %u (0x%08"PRIx32")", idout.dst, idout.ext);
 800e6ae:	4b60      	ldr	r3, [pc, #384]	@ (800e830 <csp_send_direct+0x1b0>)
 800e6b0:	781b      	ldrb	r3, [r3, #0]
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	f000 80b5 	beq.w	800e822 <csp_send_direct+0x1a2>
 800e6b8:	89fb      	ldrh	r3, [r7, #14]
 800e6ba:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800e6be:	b2db      	uxtb	r3, r3
 800e6c0:	461a      	mov	r2, r3
 800e6c2:	68fb      	ldr	r3, [r7, #12]
 800e6c4:	495c      	ldr	r1, [pc, #368]	@ (800e838 <csp_send_direct+0x1b8>)
 800e6c6:	2000      	movs	r0, #0
 800e6c8:	f7ff fe72 	bl	800e3b0 <do_csp_debug>
		goto err;
 800e6cc:	e0a9      	b.n	800e822 <csp_send_direct+0x1a2>
	}

	csp_iface_t * ifout = ifroute->iface;
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	617b      	str	r3, [r7, #20]

	csp_log_packet("OUT: S %u, D %u, Dp %u, Sp %u, Pr %u, Fl 0x%02X, Sz %u VIA: %s (%u)",
 800e6d4:	4b56      	ldr	r3, [pc, #344]	@ (800e830 <csp_send_direct+0x1b0>)
 800e6d6:	791b      	ldrb	r3, [r3, #4]
 800e6d8:	2b00      	cmp	r3, #0
 800e6da:	d037      	beq.n	800e74c <csp_send_direct+0xcc>
 800e6dc:	7bfb      	ldrb	r3, [r7, #15]
 800e6de:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800e6e2:	b2db      	uxtb	r3, r3
 800e6e4:	469c      	mov	ip, r3
 800e6e6:	89fb      	ldrh	r3, [r7, #14]
 800e6e8:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800e6ec:	b2db      	uxtb	r3, r3
 800e6ee:	469e      	mov	lr, r3
 800e6f0:	68fb      	ldr	r3, [r7, #12]
 800e6f2:	f3c3 3385 	ubfx	r3, r3, #14, #6
 800e6f6:	b2db      	uxtb	r3, r3
 800e6f8:	4619      	mov	r1, r3
 800e6fa:	7b7b      	ldrb	r3, [r7, #13]
 800e6fc:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800e700:	b2db      	uxtb	r3, r3
 800e702:	4618      	mov	r0, r3
 800e704:	7bfb      	ldrb	r3, [r7, #15]
 800e706:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800e70a:	b2db      	uxtb	r3, r3
 800e70c:	461c      	mov	r4, r3
 800e70e:	7b3b      	ldrb	r3, [r7, #12]
 800e710:	461d      	mov	r5, r3
 800e712:	68bb      	ldr	r3, [r7, #8]
 800e714:	895b      	ldrh	r3, [r3, #10]
 800e716:	461e      	mov	r6, r3
 800e718:	697b      	ldr	r3, [r7, #20]
 800e71a:	681b      	ldr	r3, [r3, #0]
 800e71c:	687a      	ldr	r2, [r7, #4]
 800e71e:	7912      	ldrb	r2, [r2, #4]
 800e720:	2aff      	cmp	r2, #255	@ 0xff
 800e722:	d002      	beq.n	800e72a <csp_send_direct+0xaa>
 800e724:	687a      	ldr	r2, [r7, #4]
 800e726:	7912      	ldrb	r2, [r2, #4]
 800e728:	e003      	b.n	800e732 <csp_send_direct+0xb2>
 800e72a:	89fa      	ldrh	r2, [r7, #14]
 800e72c:	f3c2 1204 	ubfx	r2, r2, #4, #5
 800e730:	b2d2      	uxtb	r2, r2
 800e732:	9206      	str	r2, [sp, #24]
 800e734:	9305      	str	r3, [sp, #20]
 800e736:	9604      	str	r6, [sp, #16]
 800e738:	9503      	str	r5, [sp, #12]
 800e73a:	9402      	str	r4, [sp, #8]
 800e73c:	9001      	str	r0, [sp, #4]
 800e73e:	9100      	str	r1, [sp, #0]
 800e740:	4673      	mov	r3, lr
 800e742:	4662      	mov	r2, ip
 800e744:	493d      	ldr	r1, [pc, #244]	@ (800e83c <csp_send_direct+0x1bc>)
 800e746:	2004      	movs	r0, #4
 800e748:	f7ff fe32 	bl	800e3b0 <do_csp_debug>
                       idout.src, idout.dst, idout.dport, idout.sport, idout.pri, idout.flags, packet->length, ifout->name, (ifroute->via != CSP_NO_VIA_ADDRESS) ? ifroute->via : idout.dst);

	/* Copy identifier to packet (before crc, xtea and hmac) */
	packet->id.ext = idout.ext;
 800e74c:	68fa      	ldr	r2, [r7, #12]
 800e74e:	68bb      	ldr	r3, [r7, #8]
 800e750:	60da      	str	r2, [r3, #12]
		csp_promisc_add(packet);
	}
#endif

	/* Only encrypt packets from the current node */
	if (idout.src == csp_conf.address) {
 800e752:	7bfb      	ldrb	r3, [r7, #15]
 800e754:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800e758:	b2db      	uxtb	r3, r3
 800e75a:	461a      	mov	r2, r3
 800e75c:	4b38      	ldr	r3, [pc, #224]	@ (800e840 <csp_send_direct+0x1c0>)
 800e75e:	781b      	ldrb	r3, [r3, #0]
 800e760:	429a      	cmp	r2, r3
 800e762:	d12d      	bne.n	800e7c0 <csp_send_direct+0x140>
		/* Append HMAC */
		if (idout.flags & CSP_FHMAC) {
 800e764:	7b3b      	ldrb	r3, [r7, #12]
 800e766:	f003 0308 	and.w	r3, r3, #8
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	d008      	beq.n	800e780 <csp_send_direct+0x100>
				/* HMAC append failed */
				csp_log_warn("HMAC append failed!");
				goto tx_err;
			}
#else
			csp_log_warn("Attempt to send packet with HMAC, but CSP was compiled without HMAC support. Discarding packet");
 800e76e:	4b30      	ldr	r3, [pc, #192]	@ (800e830 <csp_send_direct+0x1b0>)
 800e770:	785b      	ldrb	r3, [r3, #1]
 800e772:	2b00      	cmp	r3, #0
 800e774:	d046      	beq.n	800e804 <csp_send_direct+0x184>
 800e776:	4933      	ldr	r1, [pc, #204]	@ (800e844 <csp_send_direct+0x1c4>)
 800e778:	2001      	movs	r0, #1
 800e77a:	f7ff fe19 	bl	800e3b0 <do_csp_debug>
			goto tx_err;
 800e77e:	e041      	b.n	800e804 <csp_send_direct+0x184>
#endif
		}

		/* Append CRC32 */
		if (idout.flags & CSP_FCRC32) {
 800e780:	7b3b      	ldrb	r3, [r7, #12]
 800e782:	f003 0301 	and.w	r3, r3, #1
 800e786:	2b00      	cmp	r3, #0
 800e788:	d00c      	beq.n	800e7a4 <csp_send_direct+0x124>
				/* CRC32 append failed */
				csp_log_warn("CRC32 append failed!");
				goto tx_err;
			}
#else
			csp_log_warn("Attempt to send packet with CRC32, but CSP was compiled without CRC32 support. Sending without CRC32r");
 800e78a:	4b29      	ldr	r3, [pc, #164]	@ (800e830 <csp_send_direct+0x1b0>)
 800e78c:	785b      	ldrb	r3, [r3, #1]
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d003      	beq.n	800e79a <csp_send_direct+0x11a>
 800e792:	492d      	ldr	r1, [pc, #180]	@ (800e848 <csp_send_direct+0x1c8>)
 800e794:	2001      	movs	r0, #1
 800e796:	f7ff fe0b 	bl	800e3b0 <do_csp_debug>
			idout.flags &= ~(CSP_FCRC32);
 800e79a:	7b3b      	ldrb	r3, [r7, #12]
 800e79c:	f023 0301 	bic.w	r3, r3, #1
 800e7a0:	b2db      	uxtb	r3, r3
 800e7a2:	733b      	strb	r3, [r7, #12]
#endif
		}

		if (idout.flags & CSP_FXTEA) {
 800e7a4:	7b3b      	ldrb	r3, [r7, #12]
 800e7a6:	f003 0304 	and.w	r3, r3, #4
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	d008      	beq.n	800e7c0 <csp_send_direct+0x140>
				/* Encryption failed */
				csp_log_warn("XTEA Encryption failed!");
				goto tx_err;
			}
#else
			csp_log_warn("Attempt to send XTEA encrypted packet, but CSP was compiled without XTEA support. Discarding packet");
 800e7ae:	4b20      	ldr	r3, [pc, #128]	@ (800e830 <csp_send_direct+0x1b0>)
 800e7b0:	785b      	ldrb	r3, [r3, #1]
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	d028      	beq.n	800e808 <csp_send_direct+0x188>
 800e7b6:	4925      	ldr	r1, [pc, #148]	@ (800e84c <csp_send_direct+0x1cc>)
 800e7b8:	2001      	movs	r0, #1
 800e7ba:	f7ff fdf9 	bl	800e3b0 <do_csp_debug>
			goto tx_err;
 800e7be:	e023      	b.n	800e808 <csp_send_direct+0x188>
#endif
		}
	}

	/* Store length before passing to interface */
	uint16_t bytes = packet->length;
 800e7c0:	68bb      	ldr	r3, [r7, #8]
 800e7c2:	895b      	ldrh	r3, [r3, #10]
 800e7c4:	827b      	strh	r3, [r7, #18]
	uint16_t mtu = ifout->mtu;
 800e7c6:	697b      	ldr	r3, [r7, #20]
 800e7c8:	8a1b      	ldrh	r3, [r3, #16]
 800e7ca:	823b      	strh	r3, [r7, #16]

	if (mtu > 0 && bytes > mtu)
 800e7cc:	8a3b      	ldrh	r3, [r7, #16]
 800e7ce:	2b00      	cmp	r3, #0
 800e7d0:	d003      	beq.n	800e7da <csp_send_direct+0x15a>
 800e7d2:	8a7a      	ldrh	r2, [r7, #18]
 800e7d4:	8a3b      	ldrh	r3, [r7, #16]
 800e7d6:	429a      	cmp	r2, r3
 800e7d8:	d818      	bhi.n	800e80c <csp_send_direct+0x18c>
		goto tx_err;

	if ((*ifout->nexthop)(ifroute, packet) != CSP_ERR_NONE)
 800e7da:	697b      	ldr	r3, [r7, #20]
 800e7dc:	68db      	ldr	r3, [r3, #12]
 800e7de:	68b9      	ldr	r1, [r7, #8]
 800e7e0:	6878      	ldr	r0, [r7, #4]
 800e7e2:	4798      	blx	r3
 800e7e4:	4603      	mov	r3, r0
 800e7e6:	2b00      	cmp	r3, #0
 800e7e8:	d112      	bne.n	800e810 <csp_send_direct+0x190>
		goto tx_err;

	ifout->tx++;
 800e7ea:	697b      	ldr	r3, [r7, #20]
 800e7ec:	695b      	ldr	r3, [r3, #20]
 800e7ee:	1c5a      	adds	r2, r3, #1
 800e7f0:	697b      	ldr	r3, [r7, #20]
 800e7f2:	615a      	str	r2, [r3, #20]
	ifout->txbytes += bytes;
 800e7f4:	697b      	ldr	r3, [r7, #20]
 800e7f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e7f8:	8a7b      	ldrh	r3, [r7, #18]
 800e7fa:	441a      	add	r2, r3
 800e7fc:	697b      	ldr	r3, [r7, #20]
 800e7fe:	631a      	str	r2, [r3, #48]	@ 0x30
	return CSP_ERR_NONE;
 800e800:	2300      	movs	r3, #0
 800e802:	e011      	b.n	800e828 <csp_send_direct+0x1a8>
			goto tx_err;
 800e804:	bf00      	nop
 800e806:	e004      	b.n	800e812 <csp_send_direct+0x192>
			goto tx_err;
 800e808:	bf00      	nop
 800e80a:	e002      	b.n	800e812 <csp_send_direct+0x192>
		goto tx_err;
 800e80c:	bf00      	nop
 800e80e:	e000      	b.n	800e812 <csp_send_direct+0x192>
		goto tx_err;
 800e810:	bf00      	nop

tx_err:
	ifout->tx_error++;
 800e812:	697b      	ldr	r3, [r7, #20]
 800e814:	69db      	ldr	r3, [r3, #28]
 800e816:	1c5a      	adds	r2, r3, #1
 800e818:	697b      	ldr	r3, [r7, #20]
 800e81a:	61da      	str	r2, [r3, #28]
 800e81c:	e002      	b.n	800e824 <csp_send_direct+0x1a4>
		goto err;
 800e81e:	bf00      	nop
 800e820:	e000      	b.n	800e824 <csp_send_direct+0x1a4>
		goto err;
 800e822:	bf00      	nop
err:
	return CSP_ERR_TX;
 800e824:	f06f 0309 	mvn.w	r3, #9

}
 800e828:	4618      	mov	r0, r3
 800e82a:	371c      	adds	r7, #28
 800e82c:	46bd      	mov	sp, r7
 800e82e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e830:	24000090 	.word	0x24000090
 800e834:	08021234 	.word	0x08021234
 800e838:	0802125c 	.word	0x0802125c
 800e83c:	0802127c 	.word	0x0802127c
 800e840:	24043f64 	.word	0x24043f64
 800e844:	080212c0 	.word	0x080212c0
 800e848:	08021320 	.word	0x08021320
 800e84c:	08021388 	.word	0x08021388

0800e850 <csp_send>:

int csp_send(csp_conn_t * conn, csp_packet_t * packet, uint32_t timeout) {
 800e850:	b580      	push	{r7, lr}
 800e852:	b086      	sub	sp, #24
 800e854:	af00      	add	r7, sp, #0
 800e856:	60f8      	str	r0, [r7, #12]
 800e858:	60b9      	str	r1, [r7, #8]
 800e85a:	607a      	str	r2, [r7, #4]

	if ((conn == NULL) || (packet == NULL) || (conn->state != CONN_OPEN)) {
 800e85c:	68fb      	ldr	r3, [r7, #12]
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d006      	beq.n	800e870 <csp_send+0x20>
 800e862:	68bb      	ldr	r3, [r7, #8]
 800e864:	2b00      	cmp	r3, #0
 800e866:	d003      	beq.n	800e870 <csp_send+0x20>
 800e868:	68fb      	ldr	r3, [r7, #12]
 800e86a:	785b      	ldrb	r3, [r3, #1]
 800e86c:	2b01      	cmp	r3, #1
 800e86e:	d009      	beq.n	800e884 <csp_send+0x34>
		csp_log_error("Invalid call to csp_send");
 800e870:	4b11      	ldr	r3, [pc, #68]	@ (800e8b8 <csp_send+0x68>)
 800e872:	781b      	ldrb	r3, [r3, #0]
 800e874:	2b00      	cmp	r3, #0
 800e876:	d003      	beq.n	800e880 <csp_send+0x30>
 800e878:	4910      	ldr	r1, [pc, #64]	@ (800e8bc <csp_send+0x6c>)
 800e87a:	2000      	movs	r0, #0
 800e87c:	f7ff fd98 	bl	800e3b0 <do_csp_debug>
		return 0;
 800e880:	2300      	movs	r3, #0
 800e882:	e015      	b.n	800e8b0 <csp_send+0x60>
			return 0;
		}
	}
#endif

	int ret = csp_send_direct(conn->idout, packet, csp_rtable_find_route(conn->idout.dst), timeout);
 800e884:	68fb      	ldr	r3, [r7, #12]
 800e886:	895b      	ldrh	r3, [r3, #10]
 800e888:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800e88c:	b2db      	uxtb	r3, r3
 800e88e:	4618      	mov	r0, r3
 800e890:	f001 f812 	bl	800f8b8 <csp_rtable_find_route>
 800e894:	4602      	mov	r2, r0
 800e896:	68f8      	ldr	r0, [r7, #12]
 800e898:	687b      	ldr	r3, [r7, #4]
 800e89a:	68b9      	ldr	r1, [r7, #8]
 800e89c:	6880      	ldr	r0, [r0, #8]
 800e89e:	f7ff feef 	bl	800e680 <csp_send_direct>
 800e8a2:	6178      	str	r0, [r7, #20]

	return (ret == CSP_ERR_NONE) ? 1 : 0;
 800e8a4:	697b      	ldr	r3, [r7, #20]
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	bf0c      	ite	eq
 800e8aa:	2301      	moveq	r3, #1
 800e8ac:	2300      	movne	r3, #0
 800e8ae:	b2db      	uxtb	r3, r3

}
 800e8b0:	4618      	mov	r0, r3
 800e8b2:	3718      	adds	r7, #24
 800e8b4:	46bd      	mov	sp, r7
 800e8b6:	bd80      	pop	{r7, pc}
 800e8b8:	24000090 	.word	0x24000090
 800e8bc:	080213ec 	.word	0x080213ec

0800e8c0 <csp_port_get_socket>:
#include "csp_init.h"

/* Dynamic allocated port array */
static csp_port_t * ports;

csp_socket_t * csp_port_get_socket(unsigned int port) {
 800e8c0:	b480      	push	{r7}
 800e8c2:	b083      	sub	sp, #12
 800e8c4:	af00      	add	r7, sp, #0
 800e8c6:	6078      	str	r0, [r7, #4]

	if (port > csp_conf.port_max_bind) {
 800e8c8:	4b18      	ldr	r3, [pc, #96]	@ (800e92c <csp_port_get_socket+0x6c>)
 800e8ca:	7cdb      	ldrb	r3, [r3, #19]
 800e8cc:	461a      	mov	r2, r3
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	4293      	cmp	r3, r2
 800e8d2:	d901      	bls.n	800e8d8 <csp_port_get_socket+0x18>
		return NULL;
 800e8d4:	2300      	movs	r3, #0
 800e8d6:	e022      	b.n	800e91e <csp_port_get_socket+0x5e>
	}

	/* Match dport to socket or local "catch all" port number */
	if (ports[port].state == PORT_OPEN) {
 800e8d8:	4b15      	ldr	r3, [pc, #84]	@ (800e930 <csp_port_get_socket+0x70>)
 800e8da:	681a      	ldr	r2, [r3, #0]
 800e8dc:	687b      	ldr	r3, [r7, #4]
 800e8de:	00db      	lsls	r3, r3, #3
 800e8e0:	4413      	add	r3, r2
 800e8e2:	781b      	ldrb	r3, [r3, #0]
 800e8e4:	2b01      	cmp	r3, #1
 800e8e6:	d106      	bne.n	800e8f6 <csp_port_get_socket+0x36>
		return ports[port].socket;
 800e8e8:	4b11      	ldr	r3, [pc, #68]	@ (800e930 <csp_port_get_socket+0x70>)
 800e8ea:	681a      	ldr	r2, [r3, #0]
 800e8ec:	687b      	ldr	r3, [r7, #4]
 800e8ee:	00db      	lsls	r3, r3, #3
 800e8f0:	4413      	add	r3, r2
 800e8f2:	685b      	ldr	r3, [r3, #4]
 800e8f4:	e013      	b.n	800e91e <csp_port_get_socket+0x5e>
	}

	if (ports[csp_conf.port_max_bind + 1].state == PORT_OPEN) {
 800e8f6:	4b0e      	ldr	r3, [pc, #56]	@ (800e930 <csp_port_get_socket+0x70>)
 800e8f8:	681a      	ldr	r2, [r3, #0]
 800e8fa:	4b0c      	ldr	r3, [pc, #48]	@ (800e92c <csp_port_get_socket+0x6c>)
 800e8fc:	7cdb      	ldrb	r3, [r3, #19]
 800e8fe:	3301      	adds	r3, #1
 800e900:	00db      	lsls	r3, r3, #3
 800e902:	4413      	add	r3, r2
 800e904:	781b      	ldrb	r3, [r3, #0]
 800e906:	2b01      	cmp	r3, #1
 800e908:	d108      	bne.n	800e91c <csp_port_get_socket+0x5c>
		return ports[csp_conf.port_max_bind + 1].socket;
 800e90a:	4b09      	ldr	r3, [pc, #36]	@ (800e930 <csp_port_get_socket+0x70>)
 800e90c:	681a      	ldr	r2, [r3, #0]
 800e90e:	4b07      	ldr	r3, [pc, #28]	@ (800e92c <csp_port_get_socket+0x6c>)
 800e910:	7cdb      	ldrb	r3, [r3, #19]
 800e912:	3301      	adds	r3, #1
 800e914:	00db      	lsls	r3, r3, #3
 800e916:	4413      	add	r3, r2
 800e918:	685b      	ldr	r3, [r3, #4]
 800e91a:	e000      	b.n	800e91e <csp_port_get_socket+0x5e>
	}

	return NULL;
 800e91c:	2300      	movs	r3, #0

}
 800e91e:	4618      	mov	r0, r3
 800e920:	370c      	adds	r7, #12
 800e922:	46bd      	mov	sp, r7
 800e924:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e928:	4770      	bx	lr
 800e92a:	bf00      	nop
 800e92c:	24043f64 	.word	0x24043f64
 800e930:	24043f84 	.word	0x24043f84

0800e934 <csp_port_init>:

int csp_port_init(void) {
 800e934:	b580      	push	{r7, lr}
 800e936:	af00      	add	r7, sp, #0

	ports = csp_calloc(csp_conf.port_max_bind + 2, sizeof(*ports)); // +2 for max port and CSP_ANY
 800e938:	4b09      	ldr	r3, [pc, #36]	@ (800e960 <csp_port_init+0x2c>)
 800e93a:	7cdb      	ldrb	r3, [r3, #19]
 800e93c:	3302      	adds	r3, #2
 800e93e:	2108      	movs	r1, #8
 800e940:	4618      	mov	r0, r3
 800e942:	f7fe fe4d 	bl	800d5e0 <csp_calloc>
 800e946:	4603      	mov	r3, r0
 800e948:	4a06      	ldr	r2, [pc, #24]	@ (800e964 <csp_port_init+0x30>)
 800e94a:	6013      	str	r3, [r2, #0]
	if (ports == NULL) {
 800e94c:	4b05      	ldr	r3, [pc, #20]	@ (800e964 <csp_port_init+0x30>)
 800e94e:	681b      	ldr	r3, [r3, #0]
 800e950:	2b00      	cmp	r3, #0
 800e952:	d102      	bne.n	800e95a <csp_port_init+0x26>
		return CSP_ERR_NOMEM;
 800e954:	f04f 33ff 	mov.w	r3, #4294967295
 800e958:	e000      	b.n	800e95c <csp_port_init+0x28>
	}

	return CSP_ERR_NONE;
 800e95a:	2300      	movs	r3, #0

}
 800e95c:	4618      	mov	r0, r3
 800e95e:	bd80      	pop	{r7, pc}
 800e960:	24043f64 	.word	0x24043f64
 800e964:	24043f84 	.word	0x24043f84

0800e968 <csp_qfifo_init>:
static csp_queue_handle_t qfifo[CSP_ROUTE_FIFOS];
#if (CSP_USE_QOS)
static csp_queue_handle_t qfifo_events;
#endif

int csp_qfifo_init(void) {
 800e968:	b580      	push	{r7, lr}
 800e96a:	b082      	sub	sp, #8
 800e96c:	af00      	add	r7, sp, #0

	/* Create router fifos for each priority */
	for (int prio = 0; prio < CSP_ROUTE_FIFOS; prio++) {
 800e96e:	2300      	movs	r3, #0
 800e970:	607b      	str	r3, [r7, #4]
 800e972:	e01c      	b.n	800e9ae <csp_qfifo_init+0x46>
		if (qfifo[prio] == NULL) {
 800e974:	4a12      	ldr	r2, [pc, #72]	@ (800e9c0 <csp_qfifo_init+0x58>)
 800e976:	687b      	ldr	r3, [r7, #4]
 800e978:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	d113      	bne.n	800e9a8 <csp_qfifo_init+0x40>
			qfifo[prio] = csp_queue_create(csp_conf.fifo_length, sizeof(csp_qfifo_t));
 800e980:	4b10      	ldr	r3, [pc, #64]	@ (800e9c4 <csp_qfifo_init+0x5c>)
 800e982:	7c9b      	ldrb	r3, [r3, #18]
 800e984:	2108      	movs	r1, #8
 800e986:	4618      	mov	r0, r3
 800e988:	f7fe fe50 	bl	800d62c <csp_queue_create>
 800e98c:	4602      	mov	r2, r0
 800e98e:	490c      	ldr	r1, [pc, #48]	@ (800e9c0 <csp_qfifo_init+0x58>)
 800e990:	687b      	ldr	r3, [r7, #4]
 800e992:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (!qfifo[prio])
 800e996:	4a0a      	ldr	r2, [pc, #40]	@ (800e9c0 <csp_qfifo_init+0x58>)
 800e998:	687b      	ldr	r3, [r7, #4]
 800e99a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e99e:	2b00      	cmp	r3, #0
 800e9a0:	d102      	bne.n	800e9a8 <csp_qfifo_init+0x40>
				return CSP_ERR_NOMEM;
 800e9a2:	f04f 33ff 	mov.w	r3, #4294967295
 800e9a6:	e006      	b.n	800e9b6 <csp_qfifo_init+0x4e>
	for (int prio = 0; prio < CSP_ROUTE_FIFOS; prio++) {
 800e9a8:	687b      	ldr	r3, [r7, #4]
 800e9aa:	3301      	adds	r3, #1
 800e9ac:	607b      	str	r3, [r7, #4]
 800e9ae:	687b      	ldr	r3, [r7, #4]
 800e9b0:	2b00      	cmp	r3, #0
 800e9b2:	dddf      	ble.n	800e974 <csp_qfifo_init+0xc>
	if (!qfifo_events) {
		return CSP_ERR_NOMEM;
	}
#endif

	return CSP_ERR_NONE;
 800e9b4:	2300      	movs	r3, #0

}
 800e9b6:	4618      	mov	r0, r3
 800e9b8:	3708      	adds	r7, #8
 800e9ba:	46bd      	mov	sp, r7
 800e9bc:	bd80      	pop	{r7, pc}
 800e9be:	bf00      	nop
 800e9c0:	24043f88 	.word	0x24043f88
 800e9c4:	24043f64 	.word	0x24043f64

0800e9c8 <csp_qfifo_read>:
	}
#endif

}

int csp_qfifo_read(csp_qfifo_t * input) {
 800e9c8:	b580      	push	{r7, lr}
 800e9ca:	b082      	sub	sp, #8
 800e9cc:	af00      	add	r7, sp, #0
 800e9ce:	6078      	str	r0, [r7, #4]
	if (!found) {
		csp_log_warn("Spurious wakeup: No packet found");
		return CSP_ERR_TIMEDOUT;
	}
#else
	if (csp_queue_dequeue(qfifo[0], input, FIFO_TIMEOUT) != CSP_QUEUE_OK)
 800e9d0:	4b09      	ldr	r3, [pc, #36]	@ (800e9f8 <csp_qfifo_read+0x30>)
 800e9d2:	681b      	ldr	r3, [r3, #0]
 800e9d4:	f04f 32ff 	mov.w	r2, #4294967295
 800e9d8:	6879      	ldr	r1, [r7, #4]
 800e9da:	4618      	mov	r0, r3
 800e9dc:	f7fe fe66 	bl	800d6ac <csp_queue_dequeue>
 800e9e0:	4603      	mov	r3, r0
 800e9e2:	2b01      	cmp	r3, #1
 800e9e4:	d002      	beq.n	800e9ec <csp_qfifo_read+0x24>
		return CSP_ERR_TIMEDOUT;
 800e9e6:	f06f 0302 	mvn.w	r3, #2
 800e9ea:	e000      	b.n	800e9ee <csp_qfifo_read+0x26>
#endif

	return CSP_ERR_NONE;
 800e9ec:	2300      	movs	r3, #0

}
 800e9ee:	4618      	mov	r0, r3
 800e9f0:	3708      	adds	r7, #8
 800e9f2:	46bd      	mov	sp, r7
 800e9f4:	bd80      	pop	{r7, pc}
 800e9f6:	bf00      	nop
 800e9f8:	24043f88 	.word	0x24043f88

0800e9fc <csp_qfifo_write>:

void csp_qfifo_write(csp_packet_t * packet, csp_iface_t * iface, CSP_BASE_TYPE * pxTaskWoken) {
 800e9fc:	b580      	push	{r7, lr}
 800e9fe:	b088      	sub	sp, #32
 800ea00:	af00      	add	r7, sp, #0
 800ea02:	60f8      	str	r0, [r7, #12]
 800ea04:	60b9      	str	r1, [r7, #8]
 800ea06:	607a      	str	r2, [r7, #4]

	int result;

	if (packet == NULL) {
 800ea08:	68fb      	ldr	r3, [r7, #12]
 800ea0a:	2b00      	cmp	r3, #0
 800ea0c:	d10b      	bne.n	800ea26 <csp_qfifo_write+0x2a>
		if (pxTaskWoken == NULL) { // Only do logging in non-ISR context
 800ea0e:	687b      	ldr	r3, [r7, #4]
 800ea10:	2b00      	cmp	r3, #0
 800ea12:	d15f      	bne.n	800ead4 <csp_qfifo_write+0xd8>
			csp_log_warn("csp_new packet called with NULL packet");
 800ea14:	4b31      	ldr	r3, [pc, #196]	@ (800eadc <csp_qfifo_write+0xe0>)
 800ea16:	785b      	ldrb	r3, [r3, #1]
 800ea18:	2b00      	cmp	r3, #0
 800ea1a:	d05b      	beq.n	800ead4 <csp_qfifo_write+0xd8>
 800ea1c:	4930      	ldr	r1, [pc, #192]	@ (800eae0 <csp_qfifo_write+0xe4>)
 800ea1e:	2001      	movs	r0, #1
 800ea20:	f7ff fcc6 	bl	800e3b0 <do_csp_debug>
		}
		return;
 800ea24:	e056      	b.n	800ead4 <csp_qfifo_write+0xd8>
	}

	if (iface == NULL) {
 800ea26:	68bb      	ldr	r3, [r7, #8]
 800ea28:	2b00      	cmp	r3, #0
 800ea2a:	d115      	bne.n	800ea58 <csp_qfifo_write+0x5c>
		if (pxTaskWoken == NULL) { // Only do logging in non-ISR context
 800ea2c:	687b      	ldr	r3, [r7, #4]
 800ea2e:	2b00      	cmp	r3, #0
 800ea30:	d107      	bne.n	800ea42 <csp_qfifo_write+0x46>
			csp_log_warn("csp_new packet called with NULL interface");
 800ea32:	4b2a      	ldr	r3, [pc, #168]	@ (800eadc <csp_qfifo_write+0xe0>)
 800ea34:	785b      	ldrb	r3, [r3, #1]
 800ea36:	2b00      	cmp	r3, #0
 800ea38:	d003      	beq.n	800ea42 <csp_qfifo_write+0x46>
 800ea3a:	492a      	ldr	r1, [pc, #168]	@ (800eae4 <csp_qfifo_write+0xe8>)
 800ea3c:	2001      	movs	r0, #1
 800ea3e:	f7ff fcb7 	bl	800e3b0 <do_csp_debug>
		}
		if (pxTaskWoken == NULL)
 800ea42:	687b      	ldr	r3, [r7, #4]
 800ea44:	2b00      	cmp	r3, #0
 800ea46:	d103      	bne.n	800ea50 <csp_qfifo_write+0x54>
			csp_buffer_free(packet);
 800ea48:	68f8      	ldr	r0, [r7, #12]
 800ea4a:	f7ff f8a9 	bl	800dba0 <csp_buffer_free>
		else
			csp_buffer_free_isr(packet);
		return;
 800ea4e:	e042      	b.n	800ead6 <csp_qfifo_write+0xda>
			csp_buffer_free_isr(packet);
 800ea50:	68f8      	ldr	r0, [r7, #12]
 800ea52:	f7ff f86b 	bl	800db2c <csp_buffer_free_isr>
		return;
 800ea56:	e03e      	b.n	800ead6 <csp_qfifo_write+0xda>
	}

	csp_qfifo_t queue_element;
	queue_element.iface = iface;
 800ea58:	68bb      	ldr	r3, [r7, #8]
 800ea5a:	613b      	str	r3, [r7, #16]
	queue_element.packet = packet;
 800ea5c:	68fb      	ldr	r3, [r7, #12]
 800ea5e:	617b      	str	r3, [r7, #20]

#if (CSP_USE_QOS)
	int fifo = packet->id.pri;
#else
	int fifo = 0;
 800ea60:	2300      	movs	r3, #0
 800ea62:	61bb      	str	r3, [r7, #24]
#endif

	if (pxTaskWoken == NULL)
 800ea64:	687b      	ldr	r3, [r7, #4]
 800ea66:	2b00      	cmp	r3, #0
 800ea68:	d10b      	bne.n	800ea82 <csp_qfifo_write+0x86>
		result = csp_queue_enqueue(qfifo[fifo], &queue_element, 0);
 800ea6a:	4a1f      	ldr	r2, [pc, #124]	@ (800eae8 <csp_qfifo_write+0xec>)
 800ea6c:	69bb      	ldr	r3, [r7, #24]
 800ea6e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea72:	f107 0110 	add.w	r1, r7, #16
 800ea76:	2200      	movs	r2, #0
 800ea78:	4618      	mov	r0, r3
 800ea7a:	f7fe fdf2 	bl	800d662 <csp_queue_enqueue>
 800ea7e:	61f8      	str	r0, [r7, #28]
 800ea80:	e00a      	b.n	800ea98 <csp_qfifo_write+0x9c>
	else
		result = csp_queue_enqueue_isr(qfifo[fifo], &queue_element, pxTaskWoken);
 800ea82:	4a19      	ldr	r2, [pc, #100]	@ (800eae8 <csp_qfifo_write+0xec>)
 800ea84:	69bb      	ldr	r3, [r7, #24]
 800ea86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ea8a:	f107 0110 	add.w	r1, r7, #16
 800ea8e:	687a      	ldr	r2, [r7, #4]
 800ea90:	4618      	mov	r0, r3
 800ea92:	f7fe fdfa 	bl	800d68a <csp_queue_enqueue_isr>
 800ea96:	61f8      	str	r0, [r7, #28]
		else
			csp_queue_enqueue_isr(qfifo_events, &event, pxTaskWoken);
	}
#endif

	if (result != CSP_QUEUE_OK) {
 800ea98:	69fb      	ldr	r3, [r7, #28]
 800ea9a:	2b01      	cmp	r3, #1
 800ea9c:	d01b      	beq.n	800ead6 <csp_qfifo_write+0xda>
		if (pxTaskWoken == NULL) { // Only do logging in non-ISR context
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	2b00      	cmp	r3, #0
 800eaa2:	d107      	bne.n	800eab4 <csp_qfifo_write+0xb8>
			csp_log_warn("ERROR: Routing input FIFO is FULL. Dropping packet.");
 800eaa4:	4b0d      	ldr	r3, [pc, #52]	@ (800eadc <csp_qfifo_write+0xe0>)
 800eaa6:	785b      	ldrb	r3, [r3, #1]
 800eaa8:	2b00      	cmp	r3, #0
 800eaaa:	d003      	beq.n	800eab4 <csp_qfifo_write+0xb8>
 800eaac:	490f      	ldr	r1, [pc, #60]	@ (800eaec <csp_qfifo_write+0xf0>)
 800eaae:	2001      	movs	r0, #1
 800eab0:	f7ff fc7e 	bl	800e3b0 <do_csp_debug>
		}
		iface->drop++;
 800eab4:	68bb      	ldr	r3, [r7, #8]
 800eab6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eab8:	1c5a      	adds	r2, r3, #1
 800eaba:	68bb      	ldr	r3, [r7, #8]
 800eabc:	625a      	str	r2, [r3, #36]	@ 0x24
		if (pxTaskWoken == NULL)
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	2b00      	cmp	r3, #0
 800eac2:	d103      	bne.n	800eacc <csp_qfifo_write+0xd0>
			csp_buffer_free(packet);
 800eac4:	68f8      	ldr	r0, [r7, #12]
 800eac6:	f7ff f86b 	bl	800dba0 <csp_buffer_free>
 800eaca:	e004      	b.n	800ead6 <csp_qfifo_write+0xda>
		else
			csp_buffer_free_isr(packet);
 800eacc:	68f8      	ldr	r0, [r7, #12]
 800eace:	f7ff f82d 	bl	800db2c <csp_buffer_free_isr>
 800ead2:	e000      	b.n	800ead6 <csp_qfifo_write+0xda>
		return;
 800ead4:	bf00      	nop
	}

}
 800ead6:	3720      	adds	r7, #32
 800ead8:	46bd      	mov	sp, r7
 800eada:	bd80      	pop	{r7, pc}
 800eadc:	24000090 	.word	0x24000090
 800eae0:	08021560 	.word	0x08021560
 800eae4:	08021588 	.word	0x08021588
 800eae8:	24043f88 	.word	0x24043f88
 800eaec:	080215b4 	.word	0x080215b4

0800eaf0 <csp_route_check_options>:
 * @param iface pointer to incoming interface
 * @param packet pointer to packet
 * @return CSP_ERR_NONE is all options are supported, CSP_ERR_NOTSUP if not
 */
static int csp_route_check_options(csp_iface_t *iface, csp_packet_t *packet)
{
 800eaf0:	b580      	push	{r7, lr}
 800eaf2:	b082      	sub	sp, #8
 800eaf4:	af00      	add	r7, sp, #0
 800eaf6:	6078      	str	r0, [r7, #4]
 800eaf8:	6039      	str	r1, [r7, #0]
#if (CSP_USE_XTEA == 0)
	/* Drop XTEA packets */
	if (packet->id.flags & CSP_FXTEA) {
 800eafa:	683b      	ldr	r3, [r7, #0]
 800eafc:	7b1b      	ldrb	r3, [r3, #12]
 800eafe:	f003 0304 	and.w	r3, r3, #4
 800eb02:	2b00      	cmp	r3, #0
 800eb04:	d00f      	beq.n	800eb26 <csp_route_check_options+0x36>
		csp_log_error("Received XTEA encrypted packet, but CSP was compiled without XTEA support. Discarding packet");
 800eb06:	4b20      	ldr	r3, [pc, #128]	@ (800eb88 <csp_route_check_options+0x98>)
 800eb08:	781b      	ldrb	r3, [r3, #0]
 800eb0a:	2b00      	cmp	r3, #0
 800eb0c:	d003      	beq.n	800eb16 <csp_route_check_options+0x26>
 800eb0e:	491f      	ldr	r1, [pc, #124]	@ (800eb8c <csp_route_check_options+0x9c>)
 800eb10:	2000      	movs	r0, #0
 800eb12:	f7ff fc4d 	bl	800e3b0 <do_csp_debug>
		iface->autherr++;
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb1a:	1c5a      	adds	r2, r3, #1
 800eb1c:	687b      	ldr	r3, [r7, #4]
 800eb1e:	629a      	str	r2, [r3, #40]	@ 0x28
		return CSP_ERR_NOTSUP;
 800eb20:	f06f 0304 	mvn.w	r3, #4
 800eb24:	e02c      	b.n	800eb80 <csp_route_check_options+0x90>
	}
#endif

#if (CSP_USE_HMAC == 0)
	/* Drop HMAC packets */
	if (packet->id.flags & CSP_FHMAC) {
 800eb26:	683b      	ldr	r3, [r7, #0]
 800eb28:	7b1b      	ldrb	r3, [r3, #12]
 800eb2a:	f003 0308 	and.w	r3, r3, #8
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d00f      	beq.n	800eb52 <csp_route_check_options+0x62>
		csp_log_error("Received packet with HMAC, but CSP was compiled without HMAC support. Discarding packet");
 800eb32:	4b15      	ldr	r3, [pc, #84]	@ (800eb88 <csp_route_check_options+0x98>)
 800eb34:	781b      	ldrb	r3, [r3, #0]
 800eb36:	2b00      	cmp	r3, #0
 800eb38:	d003      	beq.n	800eb42 <csp_route_check_options+0x52>
 800eb3a:	4915      	ldr	r1, [pc, #84]	@ (800eb90 <csp_route_check_options+0xa0>)
 800eb3c:	2000      	movs	r0, #0
 800eb3e:	f7ff fc37 	bl	800e3b0 <do_csp_debug>
		iface->autherr++;
 800eb42:	687b      	ldr	r3, [r7, #4]
 800eb44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800eb46:	1c5a      	adds	r2, r3, #1
 800eb48:	687b      	ldr	r3, [r7, #4]
 800eb4a:	629a      	str	r2, [r3, #40]	@ 0x28
		return CSP_ERR_NOTSUP;
 800eb4c:	f06f 0304 	mvn.w	r3, #4
 800eb50:	e016      	b.n	800eb80 <csp_route_check_options+0x90>
	}
#endif

#if (CSP_USE_RDP == 0)
	/* Drop RDP packets */
	if (packet->id.flags & CSP_FRDP) {
 800eb52:	683b      	ldr	r3, [r7, #0]
 800eb54:	7b1b      	ldrb	r3, [r3, #12]
 800eb56:	f003 0302 	and.w	r3, r3, #2
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d00f      	beq.n	800eb7e <csp_route_check_options+0x8e>
		csp_log_error("Received RDP packet, but CSP was compiled without RDP support. Discarding packet");
 800eb5e:	4b0a      	ldr	r3, [pc, #40]	@ (800eb88 <csp_route_check_options+0x98>)
 800eb60:	781b      	ldrb	r3, [r3, #0]
 800eb62:	2b00      	cmp	r3, #0
 800eb64:	d003      	beq.n	800eb6e <csp_route_check_options+0x7e>
 800eb66:	490b      	ldr	r1, [pc, #44]	@ (800eb94 <csp_route_check_options+0xa4>)
 800eb68:	2000      	movs	r0, #0
 800eb6a:	f7ff fc21 	bl	800e3b0 <do_csp_debug>
		iface->rx_error++;
 800eb6e:	687b      	ldr	r3, [r7, #4]
 800eb70:	6a1b      	ldr	r3, [r3, #32]
 800eb72:	1c5a      	adds	r2, r3, #1
 800eb74:	687b      	ldr	r3, [r7, #4]
 800eb76:	621a      	str	r2, [r3, #32]
		return CSP_ERR_NOTSUP;
 800eb78:	f06f 0304 	mvn.w	r3, #4
 800eb7c:	e000      	b.n	800eb80 <csp_route_check_options+0x90>
	}
#endif
	return CSP_ERR_NONE;
 800eb7e:	2300      	movs	r3, #0
}
 800eb80:	4618      	mov	r0, r3
 800eb82:	3708      	adds	r7, #8
 800eb84:	46bd      	mov	sp, r7
 800eb86:	bd80      	pop	{r7, pc}
 800eb88:	24000090 	.word	0x24000090
 800eb8c:	080215e8 	.word	0x080215e8
 800eb90:	08021648 	.word	0x08021648
 800eb94:	080216a0 	.word	0x080216a0

0800eb98 <csp_route_security_check>:
 * @param security_opts either socket_opts or conn_opts
 * @param iface pointer to incoming interface
 * @param packet pointer to packet
 * @return #CSP_ERR_NONE on success, otherwise an error code.
 */
static int csp_route_security_check(uint32_t security_opts, csp_iface_t * iface, csp_packet_t * packet) {
 800eb98:	b580      	push	{r7, lr}
 800eb9a:	b084      	sub	sp, #16
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	60f8      	str	r0, [r7, #12]
 800eba0:	60b9      	str	r1, [r7, #8]
 800eba2:	607a      	str	r2, [r7, #4]
		return CSP_ERR_XTEA;
	}
#endif

	/* CRC32 verified packet */
	if (packet->id.flags & CSP_FCRC32) {
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	7b1b      	ldrb	r3, [r3, #12]
 800eba8:	f003 0301 	and.w	r3, r3, #1
 800ebac:	2b00      	cmp	r3, #0
 800ebae:	d01a      	beq.n	800ebe6 <csp_route_security_check+0x4e>
			iface->rx_error++;
			return CSP_ERR_CRC32;
		}
#else
		/* No CRC32 validation - but size must be checked and adjusted */
		if (packet->length < sizeof(uint32_t)) {
 800ebb0:	687b      	ldr	r3, [r7, #4]
 800ebb2:	895b      	ldrh	r3, [r3, #10]
 800ebb4:	2b03      	cmp	r3, #3
 800ebb6:	d80f      	bhi.n	800ebd8 <csp_route_security_check+0x40>
			csp_log_error("CRC32 verification error! Discarding packet");
 800ebb8:	4b14      	ldr	r3, [pc, #80]	@ (800ec0c <csp_route_security_check+0x74>)
 800ebba:	781b      	ldrb	r3, [r3, #0]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d003      	beq.n	800ebc8 <csp_route_security_check+0x30>
 800ebc0:	4913      	ldr	r1, [pc, #76]	@ (800ec10 <csp_route_security_check+0x78>)
 800ebc2:	2000      	movs	r0, #0
 800ebc4:	f7ff fbf4 	bl	800e3b0 <do_csp_debug>
			iface->rx_error++;
 800ebc8:	68bb      	ldr	r3, [r7, #8]
 800ebca:	6a1b      	ldr	r3, [r3, #32]
 800ebcc:	1c5a      	adds	r2, r3, #1
 800ebce:	68bb      	ldr	r3, [r7, #8]
 800ebd0:	621a      	str	r2, [r3, #32]
			return CSP_ERR_CRC32;
 800ebd2:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 800ebd6:	e014      	b.n	800ec02 <csp_route_security_check+0x6a>
		}
		packet->length -= sizeof(uint32_t);
 800ebd8:	687b      	ldr	r3, [r7, #4]
 800ebda:	895b      	ldrh	r3, [r3, #10]
 800ebdc:	3b04      	subs	r3, #4
 800ebde:	b29a      	uxth	r2, r3
 800ebe0:	687b      	ldr	r3, [r7, #4]
 800ebe2:	815a      	strh	r2, [r3, #10]
 800ebe4:	e00c      	b.n	800ec00 <csp_route_security_check+0x68>
#endif
	} else if (security_opts & CSP_SO_CRC32REQ) {
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ebec:	2b00      	cmp	r3, #0
 800ebee:	d007      	beq.n	800ec00 <csp_route_security_check+0x68>
		csp_log_warn("Received packet with CRC32, but CSP was compiled without CRC32 support. Accepting packet");
 800ebf0:	4b06      	ldr	r3, [pc, #24]	@ (800ec0c <csp_route_security_check+0x74>)
 800ebf2:	785b      	ldrb	r3, [r3, #1]
 800ebf4:	2b00      	cmp	r3, #0
 800ebf6:	d003      	beq.n	800ec00 <csp_route_security_check+0x68>
 800ebf8:	4906      	ldr	r1, [pc, #24]	@ (800ec14 <csp_route_security_check+0x7c>)
 800ebfa:	2001      	movs	r0, #1
 800ebfc:	f7ff fbd8 	bl	800e3b0 <do_csp_debug>
			return CSP_ERR_INVAL;
		}
	}
#endif

	return CSP_ERR_NONE;
 800ec00:	2300      	movs	r3, #0

}
 800ec02:	4618      	mov	r0, r3
 800ec04:	3710      	adds	r7, #16
 800ec06:	46bd      	mov	sp, r7
 800ec08:	bd80      	pop	{r7, pc}
 800ec0a:	bf00      	nop
 800ec0c:	24000090 	.word	0x24000090
 800ec10:	080216f4 	.word	0x080216f4
 800ec14:	08021720 	.word	0x08021720

0800ec18 <csp_route_work>:

int csp_route_work(uint32_t timeout) {
 800ec18:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec1a:	b091      	sub	sp, #68	@ 0x44
 800ec1c:	af06      	add	r7, sp, #24
 800ec1e:	6078      	str	r0, [r7, #4]
	/* Check connection timeouts (currently only for RDP) */
	csp_conn_check_timeouts();
#endif

	/* Get next packet to route */
	if (csp_qfifo_read(&input) != CSP_ERR_NONE) {
 800ec20:	f107 0314 	add.w	r3, r7, #20
 800ec24:	4618      	mov	r0, r3
 800ec26:	f7ff fecf 	bl	800e9c8 <csp_qfifo_read>
 800ec2a:	4603      	mov	r3, r0
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d002      	beq.n	800ec36 <csp_route_work+0x1e>
		return CSP_ERR_TIMEDOUT;
 800ec30:	f06f 0302 	mvn.w	r3, #2
 800ec34:	e172      	b.n	800ef1c <csp_route_work+0x304>
	}

	packet = input.packet;
 800ec36:	69bb      	ldr	r3, [r7, #24]
 800ec38:	613b      	str	r3, [r7, #16]
	if (packet == NULL) {
 800ec3a:	693b      	ldr	r3, [r7, #16]
 800ec3c:	2b00      	cmp	r3, #0
 800ec3e:	d102      	bne.n	800ec46 <csp_route_work+0x2e>
		return CSP_ERR_TIMEDOUT;
 800ec40:	f06f 0302 	mvn.w	r3, #2
 800ec44:	e16a      	b.n	800ef1c <csp_route_work+0x304>
	}

	csp_log_packet("INP: S %u, D %u, Dp %u, Sp %u, Pr %u, Fl 0x%02X, Sz %"PRIu16" VIA: %s",
 800ec46:	4ba3      	ldr	r3, [pc, #652]	@ (800eed4 <csp_route_work+0x2bc>)
 800ec48:	791b      	ldrb	r3, [r3, #4]
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d031      	beq.n	800ecb2 <csp_route_work+0x9a>
 800ec4e:	693b      	ldr	r3, [r7, #16]
 800ec50:	7bdb      	ldrb	r3, [r3, #15]
 800ec52:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800ec56:	b2db      	uxtb	r3, r3
 800ec58:	461e      	mov	r6, r3
 800ec5a:	693b      	ldr	r3, [r7, #16]
 800ec5c:	89db      	ldrh	r3, [r3, #14]
 800ec5e:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800ec62:	b2db      	uxtb	r3, r3
 800ec64:	469c      	mov	ip, r3
 800ec66:	693b      	ldr	r3, [r7, #16]
 800ec68:	68db      	ldr	r3, [r3, #12]
 800ec6a:	f3c3 3385 	ubfx	r3, r3, #14, #6
 800ec6e:	b2db      	uxtb	r3, r3
 800ec70:	461a      	mov	r2, r3
 800ec72:	693b      	ldr	r3, [r7, #16]
 800ec74:	7b5b      	ldrb	r3, [r3, #13]
 800ec76:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800ec7a:	b2db      	uxtb	r3, r3
 800ec7c:	4619      	mov	r1, r3
 800ec7e:	693b      	ldr	r3, [r7, #16]
 800ec80:	7bdb      	ldrb	r3, [r3, #15]
 800ec82:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800ec86:	b2db      	uxtb	r3, r3
 800ec88:	4618      	mov	r0, r3
 800ec8a:	693b      	ldr	r3, [r7, #16]
 800ec8c:	7b1b      	ldrb	r3, [r3, #12]
 800ec8e:	461c      	mov	r4, r3
 800ec90:	693b      	ldr	r3, [r7, #16]
 800ec92:	895b      	ldrh	r3, [r3, #10]
 800ec94:	461d      	mov	r5, r3
 800ec96:	697b      	ldr	r3, [r7, #20]
 800ec98:	681b      	ldr	r3, [r3, #0]
 800ec9a:	9305      	str	r3, [sp, #20]
 800ec9c:	9504      	str	r5, [sp, #16]
 800ec9e:	9403      	str	r4, [sp, #12]
 800eca0:	9002      	str	r0, [sp, #8]
 800eca2:	9101      	str	r1, [sp, #4]
 800eca4:	9200      	str	r2, [sp, #0]
 800eca6:	4663      	mov	r3, ip
 800eca8:	4632      	mov	r2, r6
 800ecaa:	498b      	ldr	r1, [pc, #556]	@ (800eed8 <csp_route_work+0x2c0>)
 800ecac:	2004      	movs	r0, #4
 800ecae:	f7ff fb7f 	bl	800e3b0 <do_csp_debug>
		return CSP_ERR_NONE;
	}
#endif

	/* Now we count the message (since its deduplicated) */
	input.iface->rx++;
 800ecb2:	697b      	ldr	r3, [r7, #20]
 800ecb4:	699a      	ldr	r2, [r3, #24]
 800ecb6:	3201      	adds	r2, #1
 800ecb8:	619a      	str	r2, [r3, #24]
	input.iface->rxbytes += packet->length;
 800ecba:	697b      	ldr	r3, [r7, #20]
 800ecbc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800ecbe:	693b      	ldr	r3, [r7, #16]
 800ecc0:	895b      	ldrh	r3, [r3, #10]
 800ecc2:	4619      	mov	r1, r3
 800ecc4:	697b      	ldr	r3, [r7, #20]
 800ecc6:	440a      	add	r2, r1
 800ecc8:	635a      	str	r2, [r3, #52]	@ 0x34

	/* If the message is not to me, route the message to the correct interface */
	if ((packet->id.dst != csp_conf.address) && (packet->id.dst != CSP_BROADCAST_ADDR)) {
 800ecca:	693b      	ldr	r3, [r7, #16]
 800eccc:	89db      	ldrh	r3, [r3, #14]
 800ecce:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800ecd2:	b2db      	uxtb	r3, r3
 800ecd4:	461a      	mov	r2, r3
 800ecd6:	4b81      	ldr	r3, [pc, #516]	@ (800eedc <csp_route_work+0x2c4>)
 800ecd8:	781b      	ldrb	r3, [r3, #0]
 800ecda:	429a      	cmp	r2, r3
 800ecdc:	d03a      	beq.n	800ed54 <csp_route_work+0x13c>
 800ecde:	693b      	ldr	r3, [r7, #16]
 800ece0:	89db      	ldrh	r3, [r3, #14]
 800ece2:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800ece6:	b29b      	uxth	r3, r3
 800ece8:	f5b3 7ff8 	cmp.w	r3, #496	@ 0x1f0
 800ecec:	d032      	beq.n	800ed54 <csp_route_work+0x13c>

		/* Find the destination interface */
		const csp_route_t * ifroute = csp_rtable_find_route(packet->id.dst);
 800ecee:	693b      	ldr	r3, [r7, #16]
 800ecf0:	89db      	ldrh	r3, [r3, #14]
 800ecf2:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800ecf6:	b2db      	uxtb	r3, r3
 800ecf8:	4618      	mov	r0, r3
 800ecfa:	f000 fddd 	bl	800f8b8 <csp_rtable_find_route>
 800ecfe:	6238      	str	r0, [r7, #32]

		/* If the message resolves to the input interface, don't loop it back out */
		if ((ifroute == NULL) || ((ifroute->iface == input.iface) && (input.iface->split_horizon_off == 0))) {
 800ed00:	6a3b      	ldr	r3, [r7, #32]
 800ed02:	2b00      	cmp	r3, #0
 800ed04:	d008      	beq.n	800ed18 <csp_route_work+0x100>
 800ed06:	6a3b      	ldr	r3, [r7, #32]
 800ed08:	681a      	ldr	r2, [r3, #0]
 800ed0a:	697b      	ldr	r3, [r7, #20]
 800ed0c:	429a      	cmp	r2, r3
 800ed0e:	d109      	bne.n	800ed24 <csp_route_work+0x10c>
 800ed10:	697b      	ldr	r3, [r7, #20]
 800ed12:	7c9b      	ldrb	r3, [r3, #18]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d105      	bne.n	800ed24 <csp_route_work+0x10c>
			csp_buffer_free(packet);
 800ed18:	693b      	ldr	r3, [r7, #16]
 800ed1a:	4618      	mov	r0, r3
 800ed1c:	f7fe ff40 	bl	800dba0 <csp_buffer_free>
			return CSP_ERR_NONE;
 800ed20:	2300      	movs	r3, #0
 800ed22:	e0fb      	b.n	800ef1c <csp_route_work+0x304>
		}

		/* Otherwise, actually send the message */
		if (csp_send_direct(packet->id, packet, ifroute, 0) != CSP_ERR_NONE) {
 800ed24:	6938      	ldr	r0, [r7, #16]
 800ed26:	6939      	ldr	r1, [r7, #16]
 800ed28:	2300      	movs	r3, #0
 800ed2a:	6a3a      	ldr	r2, [r7, #32]
 800ed2c:	68c0      	ldr	r0, [r0, #12]
 800ed2e:	f7ff fca7 	bl	800e680 <csp_send_direct>
 800ed32:	4603      	mov	r3, r0
 800ed34:	2b00      	cmp	r3, #0
 800ed36:	d00b      	beq.n	800ed50 <csp_route_work+0x138>
			csp_log_warn("Router failed to send");
 800ed38:	4b66      	ldr	r3, [pc, #408]	@ (800eed4 <csp_route_work+0x2bc>)
 800ed3a:	785b      	ldrb	r3, [r3, #1]
 800ed3c:	2b00      	cmp	r3, #0
 800ed3e:	d003      	beq.n	800ed48 <csp_route_work+0x130>
 800ed40:	4967      	ldr	r1, [pc, #412]	@ (800eee0 <csp_route_work+0x2c8>)
 800ed42:	2001      	movs	r0, #1
 800ed44:	f7ff fb34 	bl	800e3b0 <do_csp_debug>
			csp_buffer_free(packet);
 800ed48:	693b      	ldr	r3, [r7, #16]
 800ed4a:	4618      	mov	r0, r3
 800ed4c:	f7fe ff28 	bl	800dba0 <csp_buffer_free>
		}

		/* Next message, please */
		return CSP_ERR_NONE;
 800ed50:	2300      	movs	r3, #0
 800ed52:	e0e3      	b.n	800ef1c <csp_route_work+0x304>
	}

	/* Discard packets with unsupported options */
	if (csp_route_check_options(input.iface, packet) != CSP_ERR_NONE) {
 800ed54:	697b      	ldr	r3, [r7, #20]
 800ed56:	693a      	ldr	r2, [r7, #16]
 800ed58:	4611      	mov	r1, r2
 800ed5a:	4618      	mov	r0, r3
 800ed5c:	f7ff fec8 	bl	800eaf0 <csp_route_check_options>
 800ed60:	4603      	mov	r3, r0
 800ed62:	2b00      	cmp	r3, #0
 800ed64:	d005      	beq.n	800ed72 <csp_route_work+0x15a>
		csp_buffer_free(packet);
 800ed66:	693b      	ldr	r3, [r7, #16]
 800ed68:	4618      	mov	r0, r3
 800ed6a:	f7fe ff19 	bl	800dba0 <csp_buffer_free>
		return CSP_ERR_NONE;
 800ed6e:	2300      	movs	r3, #0
 800ed70:	e0d4      	b.n	800ef1c <csp_route_work+0x304>
	}

	/* The message is to me, search for incoming socket */
	socket = csp_port_get_socket(packet->id.dport);
 800ed72:	693b      	ldr	r3, [r7, #16]
 800ed74:	68db      	ldr	r3, [r3, #12]
 800ed76:	f3c3 3385 	ubfx	r3, r3, #14, #6
 800ed7a:	b2db      	uxtb	r3, r3
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	f7ff fd9f 	bl	800e8c0 <csp_port_get_socket>
 800ed82:	61f8      	str	r0, [r7, #28]

	/* If the socket is connection-less, deliver now */
	if (socket && (socket->opts & CSP_SO_CONN_LESS)) {
 800ed84:	69fb      	ldr	r3, [r7, #28]
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d030      	beq.n	800edec <csp_route_work+0x1d4>
 800ed8a:	69fb      	ldr	r3, [r7, #28]
 800ed8c:	699b      	ldr	r3, [r3, #24]
 800ed8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ed92:	2b00      	cmp	r3, #0
 800ed94:	d02a      	beq.n	800edec <csp_route_work+0x1d4>
		if (csp_route_security_check(socket->opts, input.iface, packet) < 0) {
 800ed96:	69fb      	ldr	r3, [r7, #28]
 800ed98:	699b      	ldr	r3, [r3, #24]
 800ed9a:	6979      	ldr	r1, [r7, #20]
 800ed9c:	693a      	ldr	r2, [r7, #16]
 800ed9e:	4618      	mov	r0, r3
 800eda0:	f7ff fefa 	bl	800eb98 <csp_route_security_check>
 800eda4:	4603      	mov	r3, r0
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	da05      	bge.n	800edb6 <csp_route_work+0x19e>
			csp_buffer_free(packet);
 800edaa:	693b      	ldr	r3, [r7, #16]
 800edac:	4618      	mov	r0, r3
 800edae:	f7fe fef7 	bl	800dba0 <csp_buffer_free>
			return CSP_ERR_NONE;
 800edb2:	2300      	movs	r3, #0
 800edb4:	e0b2      	b.n	800ef1c <csp_route_work+0x304>
		}
		if (csp_queue_enqueue(socket->socket, &packet, 0) != CSP_QUEUE_OK) {
 800edb6:	69fb      	ldr	r3, [r7, #28]
 800edb8:	691b      	ldr	r3, [r3, #16]
 800edba:	f107 0110 	add.w	r1, r7, #16
 800edbe:	2200      	movs	r2, #0
 800edc0:	4618      	mov	r0, r3
 800edc2:	f7fe fc4e 	bl	800d662 <csp_queue_enqueue>
 800edc6:	4603      	mov	r3, r0
 800edc8:	2b01      	cmp	r3, #1
 800edca:	d00d      	beq.n	800ede8 <csp_route_work+0x1d0>
			csp_log_error("Conn-less socket queue full");
 800edcc:	4b41      	ldr	r3, [pc, #260]	@ (800eed4 <csp_route_work+0x2bc>)
 800edce:	781b      	ldrb	r3, [r3, #0]
 800edd0:	2b00      	cmp	r3, #0
 800edd2:	d003      	beq.n	800eddc <csp_route_work+0x1c4>
 800edd4:	4943      	ldr	r1, [pc, #268]	@ (800eee4 <csp_route_work+0x2cc>)
 800edd6:	2000      	movs	r0, #0
 800edd8:	f7ff faea 	bl	800e3b0 <do_csp_debug>
			csp_buffer_free(packet);
 800eddc:	693b      	ldr	r3, [r7, #16]
 800edde:	4618      	mov	r0, r3
 800ede0:	f7fe fede 	bl	800dba0 <csp_buffer_free>
			return CSP_ERR_NONE;
 800ede4:	2300      	movs	r3, #0
 800ede6:	e099      	b.n	800ef1c <csp_route_work+0x304>
		}
		return CSP_ERR_NONE;
 800ede8:	2300      	movs	r3, #0
 800edea:	e097      	b.n	800ef1c <csp_route_work+0x304>
	}

	/* Search for an existing connection */
	conn = csp_conn_find(packet->id.ext, CSP_ID_CONN_MASK);
 800edec:	693b      	ldr	r3, [r7, #16]
 800edee:	68db      	ldr	r3, [r3, #12]
 800edf0:	493d      	ldr	r1, [pc, #244]	@ (800eee8 <csp_route_work+0x2d0>)
 800edf2:	4618      	mov	r0, r3
 800edf4:	f7ff f870 	bl	800ded8 <csp_conn_find>
 800edf8:	6278      	str	r0, [r7, #36]	@ 0x24

	/* If this is an incoming packet on a new connection */
	if (conn == NULL) {
 800edfa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800edfc:	2b00      	cmp	r3, #0
 800edfe:	d177      	bne.n	800eef0 <csp_route_work+0x2d8>

		/* Reject packet if no matching socket is found */
		if (!socket) {
 800ee00:	69fb      	ldr	r3, [r7, #28]
 800ee02:	2b00      	cmp	r3, #0
 800ee04:	d105      	bne.n	800ee12 <csp_route_work+0x1fa>
			csp_buffer_free(packet);
 800ee06:	693b      	ldr	r3, [r7, #16]
 800ee08:	4618      	mov	r0, r3
 800ee0a:	f7fe fec9 	bl	800dba0 <csp_buffer_free>
			return CSP_ERR_NONE;
 800ee0e:	2300      	movs	r3, #0
 800ee10:	e084      	b.n	800ef1c <csp_route_work+0x304>
		}

		/* Run security check on incoming packet */
		if (csp_route_security_check(socket->opts, input.iface, packet) < 0) {
 800ee12:	69fb      	ldr	r3, [r7, #28]
 800ee14:	699b      	ldr	r3, [r3, #24]
 800ee16:	6979      	ldr	r1, [r7, #20]
 800ee18:	693a      	ldr	r2, [r7, #16]
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	f7ff febc 	bl	800eb98 <csp_route_security_check>
 800ee20:	4603      	mov	r3, r0
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	da05      	bge.n	800ee32 <csp_route_work+0x21a>
			csp_buffer_free(packet);
 800ee26:	693b      	ldr	r3, [r7, #16]
 800ee28:	4618      	mov	r0, r3
 800ee2a:	f7fe feb9 	bl	800dba0 <csp_buffer_free>
			return CSP_ERR_NONE;
 800ee2e:	2300      	movs	r3, #0
 800ee30:	e074      	b.n	800ef1c <csp_route_work+0x304>
		}

		/* New incoming connection accepted */
		csp_id_t idout;
		idout.pri   = packet->id.pri;
 800ee32:	693b      	ldr	r3, [r7, #16]
 800ee34:	7bdb      	ldrb	r3, [r3, #15]
 800ee36:	f3c3 1381 	ubfx	r3, r3, #6, #2
 800ee3a:	b2da      	uxtb	r2, r3
 800ee3c:	7bfb      	ldrb	r3, [r7, #15]
 800ee3e:	f362 1387 	bfi	r3, r2, #6, #2
 800ee42:	73fb      	strb	r3, [r7, #15]
		idout.src   = csp_conf.address;
 800ee44:	4b25      	ldr	r3, [pc, #148]	@ (800eedc <csp_route_work+0x2c4>)
 800ee46:	781b      	ldrb	r3, [r3, #0]
 800ee48:	f003 031f 	and.w	r3, r3, #31
 800ee4c:	b2da      	uxtb	r2, r3
 800ee4e:	7bfb      	ldrb	r3, [r7, #15]
 800ee50:	f362 0345 	bfi	r3, r2, #1, #5
 800ee54:	73fb      	strb	r3, [r7, #15]

		idout.dst   = packet->id.src;
 800ee56:	693b      	ldr	r3, [r7, #16]
 800ee58:	7bdb      	ldrb	r3, [r3, #15]
 800ee5a:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800ee5e:	b2da      	uxtb	r2, r3
 800ee60:	89fb      	ldrh	r3, [r7, #14]
 800ee62:	f362 1308 	bfi	r3, r2, #4, #5
 800ee66:	81fb      	strh	r3, [r7, #14]
		idout.dport = packet->id.sport;
 800ee68:	693b      	ldr	r3, [r7, #16]
 800ee6a:	7b5b      	ldrb	r3, [r3, #13]
 800ee6c:	f3c3 0305 	ubfx	r3, r3, #0, #6
 800ee70:	b2da      	uxtb	r2, r3
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	f362 3393 	bfi	r3, r2, #14, #6
 800ee78:	60fb      	str	r3, [r7, #12]
		idout.sport = packet->id.dport;
 800ee7a:	693b      	ldr	r3, [r7, #16]
 800ee7c:	68db      	ldr	r3, [r3, #12]
 800ee7e:	f3c3 3385 	ubfx	r3, r3, #14, #6
 800ee82:	b2da      	uxtb	r2, r3
 800ee84:	7b7b      	ldrb	r3, [r7, #13]
 800ee86:	f362 0305 	bfi	r3, r2, #0, #6
 800ee8a:	737b      	strb	r3, [r7, #13]
		idout.flags = packet->id.flags;
 800ee8c:	693b      	ldr	r3, [r7, #16]
 800ee8e:	7b1b      	ldrb	r3, [r3, #12]
 800ee90:	733b      	strb	r3, [r7, #12]

		/* Create connection */
		conn = csp_conn_new(packet->id, idout);
 800ee92:	693b      	ldr	r3, [r7, #16]
 800ee94:	68f9      	ldr	r1, [r7, #12]
 800ee96:	68d8      	ldr	r0, [r3, #12]
 800ee98:	f7ff f906 	bl	800e0a8 <csp_conn_new>
 800ee9c:	6278      	str	r0, [r7, #36]	@ 0x24

		if (!conn) {
 800ee9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d10d      	bne.n	800eec0 <csp_route_work+0x2a8>
			csp_log_error("No more connections available");
 800eea4:	4b0b      	ldr	r3, [pc, #44]	@ (800eed4 <csp_route_work+0x2bc>)
 800eea6:	781b      	ldrb	r3, [r3, #0]
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d003      	beq.n	800eeb4 <csp_route_work+0x29c>
 800eeac:	490f      	ldr	r1, [pc, #60]	@ (800eeec <csp_route_work+0x2d4>)
 800eeae:	2000      	movs	r0, #0
 800eeb0:	f7ff fa7e 	bl	800e3b0 <do_csp_debug>
			csp_buffer_free(packet);
 800eeb4:	693b      	ldr	r3, [r7, #16]
 800eeb6:	4618      	mov	r0, r3
 800eeb8:	f7fe fe72 	bl	800dba0 <csp_buffer_free>
			return CSP_ERR_NONE;
 800eebc:	2300      	movs	r3, #0
 800eebe:	e02d      	b.n	800ef1c <csp_route_work+0x304>
		}

		/* Store the socket queue and options */
		conn->socket = socket->socket;
 800eec0:	69fb      	ldr	r3, [r7, #28]
 800eec2:	691a      	ldr	r2, [r3, #16]
 800eec4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eec6:	611a      	str	r2, [r3, #16]
		conn->opts = socket->opts;
 800eec8:	69fb      	ldr	r3, [r7, #28]
 800eeca:	699a      	ldr	r2, [r3, #24]
 800eecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eece:	619a      	str	r2, [r3, #24]
 800eed0:	e01e      	b.n	800ef10 <csp_route_work+0x2f8>
 800eed2:	bf00      	nop
 800eed4:	24000090 	.word	0x24000090
 800eed8:	0802177c 	.word	0x0802177c
 800eedc:	24043f64 	.word	0x24043f64
 800eee0:	080217bc 	.word	0x080217bc
 800eee4:	080217d4 	.word	0x080217d4
 800eee8:	3fffff00 	.word	0x3fffff00
 800eeec:	080217f0 	.word	0x080217f0

	/* Packet to existing connection */
	} else {

		/* Run security check on incoming packet */
		if (csp_route_security_check(conn->opts, input.iface, packet) < 0) {
 800eef0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eef2:	699b      	ldr	r3, [r3, #24]
 800eef4:	6979      	ldr	r1, [r7, #20]
 800eef6:	693a      	ldr	r2, [r7, #16]
 800eef8:	4618      	mov	r0, r3
 800eefa:	f7ff fe4d 	bl	800eb98 <csp_route_security_check>
 800eefe:	4603      	mov	r3, r0
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	da05      	bge.n	800ef10 <csp_route_work+0x2f8>
			csp_buffer_free(packet);
 800ef04:	693b      	ldr	r3, [r7, #16]
 800ef06:	4618      	mov	r0, r3
 800ef08:	f7fe fe4a 	bl	800dba0 <csp_buffer_free>
			return CSP_ERR_NONE;
 800ef0c:	2300      	movs	r3, #0
 800ef0e:	e005      	b.n	800ef1c <csp_route_work+0x304>
		return CSP_ERR_NONE;
	}
#endif

	/* Pass packet to UDP module */
	csp_udp_new_packet(conn, packet);
 800ef10:	693b      	ldr	r3, [r7, #16]
 800ef12:	4619      	mov	r1, r3
 800ef14:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ef16:	f000 fd31 	bl	800f97c <csp_udp_new_packet>
	return CSP_ERR_NONE;
 800ef1a:	2300      	movs	r3, #0
}
 800ef1c:	4618      	mov	r0, r3
 800ef1e:	372c      	adds	r7, #44	@ 0x2c
 800ef20:	46bd      	mov	sp, r7
 800ef22:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800ef24 <csp_task_router>:

static CSP_DEFINE_TASK(csp_task_router) {
 800ef24:	b580      	push	{r7, lr}
 800ef26:	b082      	sub	sp, #8
 800ef28:	af00      	add	r7, sp, #0
 800ef2a:	6078      	str	r0, [r7, #4]

	/* Here there be routing */
	while (1) {
		csp_route_work(FIFO_TIMEOUT);
 800ef2c:	f04f 30ff 	mov.w	r0, #4294967295
 800ef30:	f7ff fe72 	bl	800ec18 <csp_route_work>
 800ef34:	e7fa      	b.n	800ef2c <csp_task_router+0x8>
	...

0800ef38 <csp_route_start_task>:

	return CSP_TASK_RETURN;

}

int csp_route_start_task(unsigned int task_stack_size, unsigned int task_priority) {
 800ef38:	b580      	push	{r7, lr}
 800ef3a:	b086      	sub	sp, #24
 800ef3c:	af02      	add	r7, sp, #8
 800ef3e:	6078      	str	r0, [r7, #4]
 800ef40:	6039      	str	r1, [r7, #0]

	int ret = csp_thread_create(csp_task_router, "RTE", task_stack_size, NULL, task_priority, NULL);
 800ef42:	2300      	movs	r3, #0
 800ef44:	9301      	str	r3, [sp, #4]
 800ef46:	683b      	ldr	r3, [r7, #0]
 800ef48:	9300      	str	r3, [sp, #0]
 800ef4a:	2300      	movs	r3, #0
 800ef4c:	687a      	ldr	r2, [r7, #4]
 800ef4e:	490c      	ldr	r1, [pc, #48]	@ (800ef80 <csp_route_start_task+0x48>)
 800ef50:	480c      	ldr	r0, [pc, #48]	@ (800ef84 <csp_route_start_task+0x4c>)
 800ef52:	f7fe fca3 	bl	800d89c <csp_thread_create>
 800ef56:	60f8      	str	r0, [r7, #12]
	if (ret != 0) {
 800ef58:	68fb      	ldr	r3, [r7, #12]
 800ef5a:	2b00      	cmp	r3, #0
 800ef5c:	d00a      	beq.n	800ef74 <csp_route_start_task+0x3c>
		csp_log_error("Failed to start router task, error: %d", ret);
 800ef5e:	4b0a      	ldr	r3, [pc, #40]	@ (800ef88 <csp_route_start_task+0x50>)
 800ef60:	781b      	ldrb	r3, [r3, #0]
 800ef62:	2b00      	cmp	r3, #0
 800ef64:	d004      	beq.n	800ef70 <csp_route_start_task+0x38>
 800ef66:	68fa      	ldr	r2, [r7, #12]
 800ef68:	4908      	ldr	r1, [pc, #32]	@ (800ef8c <csp_route_start_task+0x54>)
 800ef6a:	2000      	movs	r0, #0
 800ef6c:	f7ff fa20 	bl	800e3b0 <do_csp_debug>
		return ret;
 800ef70:	68fb      	ldr	r3, [r7, #12]
 800ef72:	e000      	b.n	800ef76 <csp_route_start_task+0x3e>
	}

	return CSP_ERR_NONE;
 800ef74:	2300      	movs	r3, #0

}
 800ef76:	4618      	mov	r0, r3
 800ef78:	3710      	adds	r7, #16
 800ef7a:	46bd      	mov	sp, r7
 800ef7c:	bd80      	pop	{r7, pc}
 800ef7e:	bf00      	nop
 800ef80:	08021810 	.word	0x08021810
 800ef84:	0800ef25 	.word	0x0800ef25
 800ef88:	24000090 	.word	0x24000090
 800ef8c:	08021814 	.word	0x08021814

0800ef90 <csp_can_tx_frame>:
extern FDCAN_HandleTypeDef hfdcan2;

csp_can_interface_data_t can_ifdata;
csp_iface_t can_iface;

static int csp_can_tx_frame(void *driver_data, uint32_t id, const uint8_t *data, uint8_t dlc) {
 800ef90:	b580      	push	{r7, lr}
 800ef92:	b08e      	sub	sp, #56	@ 0x38
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	60f8      	str	r0, [r7, #12]
 800ef98:	60b9      	str	r1, [r7, #8]
 800ef9a:	607a      	str	r2, [r7, #4]
 800ef9c:	70fb      	strb	r3, [r7, #3]

    FDCAN_TxHeaderTypeDef txHeader;
    txHeader.Identifier          = (uint32_t)id;
 800ef9e:	68bb      	ldr	r3, [r7, #8]
 800efa0:	617b      	str	r3, [r7, #20]
    txHeader.IdType              = FDCAN_EXTENDED_ID;
 800efa2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800efa6:	61bb      	str	r3, [r7, #24]
    txHeader.TxFrameType         = FDCAN_DATA_FRAME;
 800efa8:	2300      	movs	r3, #0
 800efaa:	61fb      	str	r3, [r7, #28]
    txHeader.DataLength          = dlc;
 800efac:	78fb      	ldrb	r3, [r7, #3]
 800efae:	623b      	str	r3, [r7, #32]
    txHeader.ErrorStateIndicator = FDCAN_ESI_ACTIVE;
 800efb0:	2300      	movs	r3, #0
 800efb2:	627b      	str	r3, [r7, #36]	@ 0x24
    txHeader.BitRateSwitch       = FDCAN_BRS_OFF;
 800efb4:	2300      	movs	r3, #0
 800efb6:	62bb      	str	r3, [r7, #40]	@ 0x28
    txHeader.FDFormat            = FDCAN_CLASSIC_CAN;
 800efb8:	2300      	movs	r3, #0
 800efba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    txHeader.TxEventFifoControl  = FDCAN_NO_TX_EVENTS;
 800efbc:	2300      	movs	r3, #0
 800efbe:	633b      	str	r3, [r7, #48]	@ 0x30
    txHeader.MessageMarker       = 0;
 800efc0:	2300      	movs	r3, #0
 800efc2:	637b      	str	r3, [r7, #52]	@ 0x34

    if (HAL_FDCAN_AddMessageToTxFifoQ(&hfdcan2, &txHeader, data) != HAL_OK) {
 800efc4:	f107 0314 	add.w	r3, r7, #20
 800efc8:	687a      	ldr	r2, [r7, #4]
 800efca:	4619      	mov	r1, r3
 800efcc:	4806      	ldr	r0, [pc, #24]	@ (800efe8 <csp_can_tx_frame+0x58>)
 800efce:	f001 f9e0 	bl	8010392 <HAL_FDCAN_AddMessageToTxFifoQ>
 800efd2:	4603      	mov	r3, r0
 800efd4:	2b00      	cmp	r3, #0
 800efd6:	d002      	beq.n	800efde <csp_can_tx_frame+0x4e>
        return CSP_ERR_DRIVER;
 800efd8:	f06f 030a 	mvn.w	r3, #10
 800efdc:	e000      	b.n	800efe0 <csp_can_tx_frame+0x50>
    }

	return CSP_ERR_NONE;
 800efde:	2300      	movs	r3, #0
}
 800efe0:	4618      	mov	r0, r3
 800efe2:	3738      	adds	r7, #56	@ 0x38
 800efe4:	46bd      	mov	sp, r7
 800efe6:	bd80      	pop	{r7, pc}
 800efe8:	2400024c 	.word	0x2400024c

0800efec <can_csp_init>:

void can_csp_init(void) {
 800efec:	b580      	push	{r7, lr}
 800efee:	b088      	sub	sp, #32
 800eff0:	af00      	add	r7, sp, #0
	FDCAN_FilterTypeDef sFilterConfig = {
 800eff2:	463b      	mov	r3, r7
 800eff4:	2220      	movs	r2, #32
 800eff6:	2100      	movs	r1, #0
 800eff8:	4618      	mov	r0, r3
 800effa:	f00f fd6f 	bl	801eadc <memset>
 800effe:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800f002:	603b      	str	r3, [r7, #0]
 800f004:	2303      	movs	r3, #3
 800f006:	60bb      	str	r3, [r7, #8]
 800f008:	2301      	movs	r3, #1
 800f00a:	60fb      	str	r3, [r7, #12]
 800f00c:	f06f 4360 	mvn.w	r3, #3758096384	@ 0xe0000000
 800f010:	617b      	str	r3, [r7, #20]
		.FilterType = FDCAN_FILTER_RANGE_NO_EIDM,
		.FilterConfig = FDCAN_FILTER_TO_RXFIFO0,
		.FilterID1 = 0x00000000,
		.FilterID2 = 0x1FFFFFFF
	};
	HAL_FDCAN_ConfigFilter(&hfdcan2, &sFilterConfig);
 800f012:	463b      	mov	r3, r7
 800f014:	4619      	mov	r1, r3
 800f016:	480f      	ldr	r0, [pc, #60]	@ (800f054 <can_csp_init+0x68>)
 800f018:	f001 f91a 	bl	8010250 <HAL_FDCAN_ConfigFilter>

	HAL_FDCAN_Start(&hfdcan2);
 800f01c:	480d      	ldr	r0, [pc, #52]	@ (800f054 <can_csp_init+0x68>)
 800f01e:	f001 f98d 	bl	801033c <HAL_FDCAN_Start>

	HAL_FDCAN_ActivateNotification(&hfdcan2, FDCAN_IT_RX_FIFO0_NEW_MESSAGE, 0);
 800f022:	2200      	movs	r2, #0
 800f024:	2101      	movs	r1, #1
 800f026:	480b      	ldr	r0, [pc, #44]	@ (800f054 <can_csp_init+0x68>)
 800f028:	f001 fb7a 	bl	8010720 <HAL_FDCAN_ActivateNotification>

	can_ifdata.tx_func			= csp_can_tx_frame;
 800f02c:	4b0a      	ldr	r3, [pc, #40]	@ (800f058 <can_csp_init+0x6c>)
 800f02e:	4a0b      	ldr	r2, [pc, #44]	@ (800f05c <can_csp_init+0x70>)
 800f030:	605a      	str	r2, [r3, #4]
	can_iface.name				= "can";
 800f032:	4b0b      	ldr	r3, [pc, #44]	@ (800f060 <can_csp_init+0x74>)
 800f034:	4a0b      	ldr	r2, [pc, #44]	@ (800f064 <can_csp_init+0x78>)
 800f036:	601a      	str	r2, [r3, #0]
	can_iface.driver_data		= &hfdcan2;
 800f038:	4b09      	ldr	r3, [pc, #36]	@ (800f060 <can_csp_init+0x74>)
 800f03a:	4a06      	ldr	r2, [pc, #24]	@ (800f054 <can_csp_init+0x68>)
 800f03c:	609a      	str	r2, [r3, #8]
	can_iface.interface_data	= &can_ifdata;
 800f03e:	4b08      	ldr	r3, [pc, #32]	@ (800f060 <can_csp_init+0x74>)
 800f040:	4a05      	ldr	r2, [pc, #20]	@ (800f058 <can_csp_init+0x6c>)
 800f042:	605a      	str	r2, [r3, #4]
	csp_can_add_interface(&can_iface);
 800f044:	4806      	ldr	r0, [pc, #24]	@ (800f060 <can_csp_init+0x74>)
 800f046:	f000 fa3f 	bl	800f4c8 <csp_can_add_interface>
}
 800f04a:	bf00      	nop
 800f04c:	3720      	adds	r7, #32
 800f04e:	46bd      	mov	sp, r7
 800f050:	bd80      	pop	{r7, pc}
 800f052:	bf00      	nop
 800f054:	2400024c 	.word	0x2400024c
 800f058:	24043f8c 	.word	0x24043f8c
 800f05c:	0800ef91 	.word	0x0800ef91
 800f060:	24043f94 	.word	0x24043f94
 800f064:	0802183c 	.word	0x0802183c

0800f068 <HAL_FDCAN_RxFifo0Callback>:

void HAL_FDCAN_RxFifo0Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo0ITs)
{
 800f068:	b580      	push	{r7, lr}
 800f06a:	b092      	sub	sp, #72	@ 0x48
 800f06c:	af02      	add	r7, sp, #8
 800f06e:	6078      	str	r0, [r7, #4]
 800f070:	6039      	str	r1, [r7, #0]
    FDCAN_RxHeaderTypeDef rxHeader;
    uint8_t rxData[8];
    CSP_BASE_TYPE xCspTaskWoken = pdFALSE;
 800f072:	2300      	movs	r3, #0
 800f074:	60fb      	str	r3, [r7, #12]

    if (HAL_FDCAN_GetRxMessage(hfdcan, FDCAN_RX_FIFO0, &rxHeader, rxData) == HAL_OK) {
 800f076:	f107 0310 	add.w	r3, r7, #16
 800f07a:	f107 0218 	add.w	r2, r7, #24
 800f07e:	2140      	movs	r1, #64	@ 0x40
 800f080:	6878      	ldr	r0, [r7, #4]
 800f082:	f001 f9e1 	bl	8010448 <HAL_FDCAN_GetRxMessage>
 800f086:	4603      	mov	r3, r0
 800f088:	2b00      	cmp	r3, #0
 800f08a:	d119      	bne.n	800f0c0 <HAL_FDCAN_RxFifo0Callback+0x58>
    	csp_can_rx(&can_iface, rxHeader.Identifier, rxData, rxHeader.DataLength, &xCspTaskWoken);
 800f08c:	69b9      	ldr	r1, [r7, #24]
 800f08e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f090:	b2d8      	uxtb	r0, r3
 800f092:	f107 0210 	add.w	r2, r7, #16
 800f096:	f107 030c 	add.w	r3, r7, #12
 800f09a:	9300      	str	r3, [sp, #0]
 800f09c:	4603      	mov	r3, r0
 800f09e:	480a      	ldr	r0, [pc, #40]	@ (800f0c8 <HAL_FDCAN_RxFifo0Callback+0x60>)
 800f0a0:	f000 f816 	bl	800f0d0 <csp_can_rx>

    	if(xCspTaskWoken) {
 800f0a4:	68fb      	ldr	r3, [r7, #12]
 800f0a6:	2b00      	cmp	r3, #0
 800f0a8:	d00a      	beq.n	800f0c0 <HAL_FDCAN_RxFifo0Callback+0x58>
    		portYIELD_FROM_ISR(xCspTaskWoken);
 800f0aa:	68fb      	ldr	r3, [r7, #12]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d007      	beq.n	800f0c0 <HAL_FDCAN_RxFifo0Callback+0x58>
 800f0b0:	4b06      	ldr	r3, [pc, #24]	@ (800f0cc <HAL_FDCAN_RxFifo0Callback+0x64>)
 800f0b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f0b6:	601a      	str	r2, [r3, #0]
 800f0b8:	f3bf 8f4f 	dsb	sy
 800f0bc:	f3bf 8f6f 	isb	sy
    	}
	}
}
 800f0c0:	bf00      	nop
 800f0c2:	3740      	adds	r7, #64	@ 0x40
 800f0c4:	46bd      	mov	sp, r7
 800f0c6:	bd80      	pop	{r7, pc}
 800f0c8:	24043f94 	.word	0x24043f94
 800f0cc:	e000ed04 	.word	0xe000ed04

0800f0d0 <csp_can_rx>:
	/* Remaining CFP fragment(s) of a CSP packet */
	CFP_MORE = 1
};

int csp_can_rx(csp_iface_t *iface, uint32_t id, const uint8_t *data, uint8_t dlc, CSP_BASE_TYPE *task_woken)
{
 800f0d0:	b590      	push	{r4, r7, lr}
 800f0d2:	b087      	sub	sp, #28
 800f0d4:	af00      	add	r7, sp, #0
 800f0d6:	60f8      	str	r0, [r7, #12]
 800f0d8:	60b9      	str	r1, [r7, #8]
 800f0da:	607a      	str	r2, [r7, #4]
 800f0dc:	70fb      	strb	r3, [r7, #3]
			return CSP_ERR_DRIVER;
		}
	}

	/* Bind incoming frame to a packet buffer */
	csp_can_pbuf_element_t * buf = csp_can_pbuf_find(id, CFP_ID_CONN_MASK, task_woken);
 800f0de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f0e0:	4989      	ldr	r1, [pc, #548]	@ (800f308 <csp_can_rx+0x238>)
 800f0e2:	68b8      	ldr	r0, [r7, #8]
 800f0e4:	f000 fad8 	bl	800f698 <csp_can_pbuf_find>
 800f0e8:	6178      	str	r0, [r7, #20]
	if (buf == NULL) {
 800f0ea:	697b      	ldr	r3, [r7, #20]
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d11d      	bne.n	800f12c <csp_can_rx+0x5c>
		if (CFP_TYPE(id) == CFP_BEGIN) {
 800f0f0:	68bb      	ldr	r3, [r7, #8]
 800f0f2:	0c9b      	lsrs	r3, r3, #18
 800f0f4:	f003 0301 	and.w	r3, r3, #1
 800f0f8:	2b00      	cmp	r3, #0
 800f0fa:	d10f      	bne.n	800f11c <csp_can_rx+0x4c>
			buf = csp_can_pbuf_new(id, task_woken);
 800f0fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f0fe:	68b8      	ldr	r0, [r7, #8]
 800f100:	f000 fa4a 	bl	800f598 <csp_can_pbuf_new>
 800f104:	6178      	str	r0, [r7, #20]
			if (buf == NULL) {
 800f106:	697b      	ldr	r3, [r7, #20]
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d10f      	bne.n	800f12c <csp_can_rx+0x5c>
				//csp_log_warn("No available packet buffer for CAN");
				iface->rx_error++;
 800f10c:	68fb      	ldr	r3, [r7, #12]
 800f10e:	6a1b      	ldr	r3, [r3, #32]
 800f110:	1c5a      	adds	r2, r3, #1
 800f112:	68fb      	ldr	r3, [r7, #12]
 800f114:	621a      	str	r2, [r3, #32]
				return CSP_ERR_NOMEM;
 800f116:	f04f 33ff 	mov.w	r3, #4294967295
 800f11a:	e0f1      	b.n	800f300 <csp_can_rx+0x230>
			}
		} else {
			//csp_log_warn("Out of order id 0x%X remain %u", CFP_ID(id), CFP_REMAIN(id));
			iface->frame++;
 800f11c:	68fb      	ldr	r3, [r7, #12]
 800f11e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f120:	1c5a      	adds	r2, r3, #1
 800f122:	68fb      	ldr	r3, [r7, #12]
 800f124:	62da      	str	r2, [r3, #44]	@ 0x2c
			return CSP_ERR_INVAL;
 800f126:	f06f 0301 	mvn.w	r3, #1
 800f12a:	e0e9      	b.n	800f300 <csp_can_rx+0x230>
		}
	}

	/* Reset frame data offset */
	uint8_t offset = 0;
 800f12c:	2300      	movs	r3, #0
 800f12e:	74fb      	strb	r3, [r7, #19]

	switch (CFP_TYPE(id)) {
 800f130:	68bb      	ldr	r3, [r7, #8]
 800f132:	0c9b      	lsrs	r3, r3, #18
 800f134:	f003 0301 	and.w	r3, r3, #1
 800f138:	2b00      	cmp	r3, #0
 800f13a:	d002      	beq.n	800f142 <csp_can_rx+0x72>
 800f13c:	2b01      	cmp	r3, #1
 800f13e:	d07a      	beq.n	800f236 <csp_can_rx+0x166>
 800f140:	e0d7      	b.n	800f2f2 <csp_can_rx+0x222>

	case CFP_BEGIN:

		/* Discard packet if DLC is less than CSP id + CSP length fields */
		if (dlc < (sizeof(csp_id_t) + sizeof(uint16_t))) {
 800f142:	78fb      	ldrb	r3, [r7, #3]
 800f144:	2b05      	cmp	r3, #5
 800f146:	d809      	bhi.n	800f15c <csp_can_rx+0x8c>
			//csp_log_warn("Short BEGIN frame received");
			iface->frame++;
 800f148:	68fb      	ldr	r3, [r7, #12]
 800f14a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f14c:	1c5a      	adds	r2, r3, #1
 800f14e:	68fb      	ldr	r3, [r7, #12]
 800f150:	62da      	str	r2, [r3, #44]	@ 0x2c
			csp_can_pbuf_free(buf, task_woken);
 800f152:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f154:	6978      	ldr	r0, [r7, #20]
 800f156:	f000 f9f1 	bl	800f53c <csp_can_pbuf_free>
			break;
 800f15a:	e0d0      	b.n	800f2fe <csp_can_rx+0x22e>
		}

		/* Check for incomplete frame */
		if (buf->packet != NULL) {
 800f15c:	697b      	ldr	r3, [r7, #20]
 800f15e:	68db      	ldr	r3, [r3, #12]
 800f160:	2b00      	cmp	r3, #0
 800f162:	d005      	beq.n	800f170 <csp_can_rx+0xa0>
			/* Reuse the buffer */
			//csp_log_warn("Incomplete frame");
			iface->frame++;
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f168:	1c5a      	adds	r2, r3, #1
 800f16a:	68fb      	ldr	r3, [r7, #12]
 800f16c:	62da      	str	r2, [r3, #44]	@ 0x2c
 800f16e:	e01b      	b.n	800f1a8 <csp_can_rx+0xd8>
		} else {
			/* Get free buffer for frame */
			buf->packet = task_woken ? csp_buffer_get_isr(0) : csp_buffer_get(0); // CSP only supports one size
 800f170:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f172:	2b00      	cmp	r3, #0
 800f174:	d004      	beq.n	800f180 <csp_can_rx+0xb0>
 800f176:	2000      	movs	r0, #0
 800f178:	f7fe fc44 	bl	800da04 <csp_buffer_get_isr>
 800f17c:	4603      	mov	r3, r0
 800f17e:	e003      	b.n	800f188 <csp_can_rx+0xb8>
 800f180:	2000      	movs	r0, #0
 800f182:	f7fe fc71 	bl	800da68 <csp_buffer_get>
 800f186:	4603      	mov	r3, r0
 800f188:	697a      	ldr	r2, [r7, #20]
 800f18a:	60d3      	str	r3, [r2, #12]
			if (buf->packet == NULL) {
 800f18c:	697b      	ldr	r3, [r7, #20]
 800f18e:	68db      	ldr	r3, [r3, #12]
 800f190:	2b00      	cmp	r3, #0
 800f192:	d109      	bne.n	800f1a8 <csp_can_rx+0xd8>
				//csp_log_error("Failed to get buffer for CSP_BEGIN packet");
				iface->frame++;
 800f194:	68fb      	ldr	r3, [r7, #12]
 800f196:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f198:	1c5a      	adds	r2, r3, #1
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	62da      	str	r2, [r3, #44]	@ 0x2c
				csp_can_pbuf_free(buf, task_woken);
 800f19e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f1a0:	6978      	ldr	r0, [r7, #20]
 800f1a2:	f000 f9cb 	bl	800f53c <csp_can_pbuf_free>
				break;
 800f1a6:	e0aa      	b.n	800f2fe <csp_can_rx+0x22e>
			}
		}

		/* Copy CSP identifier (header) */
		memcpy(&(buf->packet->id), data, sizeof(buf->packet->id));
 800f1a8:	697b      	ldr	r3, [r7, #20]
 800f1aa:	68db      	ldr	r3, [r3, #12]
 800f1ac:	330c      	adds	r3, #12
 800f1ae:	687a      	ldr	r2, [r7, #4]
 800f1b0:	6812      	ldr	r2, [r2, #0]
 800f1b2:	601a      	str	r2, [r3, #0]
		buf->packet->id.ext = csp_ntoh32(buf->packet->id.ext);
 800f1b4:	697b      	ldr	r3, [r7, #20]
 800f1b6:	68db      	ldr	r3, [r3, #12]
 800f1b8:	68da      	ldr	r2, [r3, #12]
 800f1ba:	697b      	ldr	r3, [r7, #20]
 800f1bc:	68dc      	ldr	r4, [r3, #12]
 800f1be:	4610      	mov	r0, r2
 800f1c0:	f7ff f99d 	bl	800e4fe <csp_ntoh32>
 800f1c4:	4603      	mov	r3, r0
 800f1c6:	60e3      	str	r3, [r4, #12]

		/* Copy CSP length (of data) */
		memcpy(&(buf->packet->length), data + sizeof(csp_id_t), sizeof(buf->packet->length));
 800f1c8:	697b      	ldr	r3, [r7, #20]
 800f1ca:	68db      	ldr	r3, [r3, #12]
 800f1cc:	330a      	adds	r3, #10
 800f1ce:	687a      	ldr	r2, [r7, #4]
 800f1d0:	3204      	adds	r2, #4
 800f1d2:	8812      	ldrh	r2, [r2, #0]
 800f1d4:	b292      	uxth	r2, r2
 800f1d6:	801a      	strh	r2, [r3, #0]
		buf->packet->length = csp_ntoh16(buf->packet->length);
 800f1d8:	697b      	ldr	r3, [r7, #20]
 800f1da:	68db      	ldr	r3, [r3, #12]
 800f1dc:	895a      	ldrh	r2, [r3, #10]
 800f1de:	697b      	ldr	r3, [r7, #20]
 800f1e0:	68dc      	ldr	r4, [r3, #12]
 800f1e2:	4610      	mov	r0, r2
 800f1e4:	f7ff f964 	bl	800e4b0 <csp_ntoh16>
 800f1e8:	4603      	mov	r3, r0
 800f1ea:	8163      	strh	r3, [r4, #10]

		/* Check length against max */
		if ((buf->packet->length > MAX_CAN_DATA_SIZE) || (buf->packet->length > csp_buffer_data_size())) {
 800f1ec:	697b      	ldr	r3, [r7, #20]
 800f1ee:	68db      	ldr	r3, [r3, #12]
 800f1f0:	895b      	ldrh	r3, [r3, #10]
 800f1f2:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 800f1f6:	4293      	cmp	r3, r2
 800f1f8:	d808      	bhi.n	800f20c <csp_can_rx+0x13c>
 800f1fa:	697b      	ldr	r3, [r7, #20]
 800f1fc:	68db      	ldr	r3, [r3, #12]
 800f1fe:	895b      	ldrh	r3, [r3, #10]
 800f200:	461c      	mov	r4, r3
 800f202:	f7fe fd51 	bl	800dca8 <csp_buffer_data_size>
 800f206:	4603      	mov	r3, r0
 800f208:	429c      	cmp	r4, r3
 800f20a:	d909      	bls.n	800f220 <csp_can_rx+0x150>
			iface->rx_error++;
 800f20c:	68fb      	ldr	r3, [r7, #12]
 800f20e:	6a1b      	ldr	r3, [r3, #32]
 800f210:	1c5a      	adds	r2, r3, #1
 800f212:	68fb      	ldr	r3, [r7, #12]
 800f214:	621a      	str	r2, [r3, #32]
			csp_can_pbuf_free(buf, task_woken);
 800f216:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f218:	6978      	ldr	r0, [r7, #20]
 800f21a:	f000 f98f 	bl	800f53c <csp_can_pbuf_free>
			break;
 800f21e:	e06e      	b.n	800f2fe <csp_can_rx+0x22e>
		}

		/* Reset RX count */
		buf->rx_count = 0;
 800f220:	697b      	ldr	r3, [r7, #20]
 800f222:	2200      	movs	r2, #0
 800f224:	801a      	strh	r2, [r3, #0]

		/* Set offset to prevent CSP header from being copied to CSP data */
		offset = sizeof(csp_id_t) + sizeof(uint16_t);
 800f226:	2306      	movs	r3, #6
 800f228:	74fb      	strb	r3, [r7, #19]

		/* Set remain field - increment to include begin packet */
		buf->remain = CFP_REMAIN(id) + 1;
 800f22a:	68bb      	ldr	r3, [r7, #8]
 800f22c:	0a9b      	lsrs	r3, r3, #10
 800f22e:	b2db      	uxtb	r3, r3
 800f230:	1c5a      	adds	r2, r3, #1
 800f232:	697b      	ldr	r3, [r7, #20]
 800f234:	605a      	str	r2, [r3, #4]
		/* FALLTHROUGH */

	case CFP_MORE:

		/* Check 'remain' field match */
		if (CFP_REMAIN(id) != buf->remain - 1) {
 800f236:	68bb      	ldr	r3, [r7, #8]
 800f238:	0a9b      	lsrs	r3, r3, #10
 800f23a:	b2da      	uxtb	r2, r3
 800f23c:	697b      	ldr	r3, [r7, #20]
 800f23e:	685b      	ldr	r3, [r3, #4]
 800f240:	3b01      	subs	r3, #1
 800f242:	429a      	cmp	r2, r3
 800f244:	d009      	beq.n	800f25a <csp_can_rx+0x18a>
			//csp_log_error("CAN frame lost in CSP packet");
			csp_can_pbuf_free(buf, task_woken);
 800f246:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f248:	6978      	ldr	r0, [r7, #20]
 800f24a:	f000 f977 	bl	800f53c <csp_can_pbuf_free>
			iface->frame++;
 800f24e:	68fb      	ldr	r3, [r7, #12]
 800f250:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f252:	1c5a      	adds	r2, r3, #1
 800f254:	68fb      	ldr	r3, [r7, #12]
 800f256:	62da      	str	r2, [r3, #44]	@ 0x2c
			break;
 800f258:	e051      	b.n	800f2fe <csp_can_rx+0x22e>
		}

		/* Decrement remaining frames */
		buf->remain--;
 800f25a:	697b      	ldr	r3, [r7, #20]
 800f25c:	685b      	ldr	r3, [r3, #4]
 800f25e:	1e5a      	subs	r2, r3, #1
 800f260:	697b      	ldr	r3, [r7, #20]
 800f262:	605a      	str	r2, [r3, #4]

		/* Check for overflow */
		if ((buf->rx_count + dlc - offset) > buf->packet->length) {
 800f264:	697b      	ldr	r3, [r7, #20]
 800f266:	881b      	ldrh	r3, [r3, #0]
 800f268:	461a      	mov	r2, r3
 800f26a:	78fb      	ldrb	r3, [r7, #3]
 800f26c:	441a      	add	r2, r3
 800f26e:	7cfb      	ldrb	r3, [r7, #19]
 800f270:	1ad3      	subs	r3, r2, r3
 800f272:	697a      	ldr	r2, [r7, #20]
 800f274:	68d2      	ldr	r2, [r2, #12]
 800f276:	8952      	ldrh	r2, [r2, #10]
 800f278:	4293      	cmp	r3, r2
 800f27a:	dd09      	ble.n	800f290 <csp_can_rx+0x1c0>
			//csp_log_error("RX buffer overflow");
			iface->frame++;
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f280:	1c5a      	adds	r2, r3, #1
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	62da      	str	r2, [r3, #44]	@ 0x2c
			csp_can_pbuf_free(buf, task_woken);
 800f286:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f288:	6978      	ldr	r0, [r7, #20]
 800f28a:	f000 f957 	bl	800f53c <csp_can_pbuf_free>
			break;
 800f28e:	e036      	b.n	800f2fe <csp_can_rx+0x22e>
		}

		/* Copy dlc bytes into buffer */
		memcpy(&buf->packet->data[buf->rx_count], data + offset, dlc - offset);
 800f290:	697b      	ldr	r3, [r7, #20]
 800f292:	68da      	ldr	r2, [r3, #12]
 800f294:	697b      	ldr	r3, [r7, #20]
 800f296:	881b      	ldrh	r3, [r3, #0]
 800f298:	3310      	adds	r3, #16
 800f29a:	18d0      	adds	r0, r2, r3
 800f29c:	7cfb      	ldrb	r3, [r7, #19]
 800f29e:	687a      	ldr	r2, [r7, #4]
 800f2a0:	18d1      	adds	r1, r2, r3
 800f2a2:	78fa      	ldrb	r2, [r7, #3]
 800f2a4:	7cfb      	ldrb	r3, [r7, #19]
 800f2a6:	1ad3      	subs	r3, r2, r3
 800f2a8:	461a      	mov	r2, r3
 800f2aa:	f00f fcd4 	bl	801ec56 <memcpy>
		buf->rx_count += dlc - offset;
 800f2ae:	697b      	ldr	r3, [r7, #20]
 800f2b0:	881a      	ldrh	r2, [r3, #0]
 800f2b2:	78fb      	ldrb	r3, [r7, #3]
 800f2b4:	b299      	uxth	r1, r3
 800f2b6:	7cfb      	ldrb	r3, [r7, #19]
 800f2b8:	b29b      	uxth	r3, r3
 800f2ba:	1acb      	subs	r3, r1, r3
 800f2bc:	b29b      	uxth	r3, r3
 800f2be:	4413      	add	r3, r2
 800f2c0:	b29a      	uxth	r2, r3
 800f2c2:	697b      	ldr	r3, [r7, #20]
 800f2c4:	801a      	strh	r2, [r3, #0]

		/* Check if more data is expected */
		if (buf->rx_count != buf->packet->length)
 800f2c6:	697b      	ldr	r3, [r7, #20]
 800f2c8:	881a      	ldrh	r2, [r3, #0]
 800f2ca:	697b      	ldr	r3, [r7, #20]
 800f2cc:	68db      	ldr	r3, [r3, #12]
 800f2ce:	895b      	ldrh	r3, [r3, #10]
 800f2d0:	429a      	cmp	r2, r3
 800f2d2:	d113      	bne.n	800f2fc <csp_can_rx+0x22c>
			break;

		/* Data is available */
		csp_qfifo_write(buf->packet, iface, task_woken);
 800f2d4:	697b      	ldr	r3, [r7, #20]
 800f2d6:	68db      	ldr	r3, [r3, #12]
 800f2d8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800f2da:	68f9      	ldr	r1, [r7, #12]
 800f2dc:	4618      	mov	r0, r3
 800f2de:	f7ff fb8d 	bl	800e9fc <csp_qfifo_write>

		/* Drop packet buffer reference */
		buf->packet = NULL;
 800f2e2:	697b      	ldr	r3, [r7, #20]
 800f2e4:	2200      	movs	r2, #0
 800f2e6:	60da      	str	r2, [r3, #12]

		/* Free packet buffer */
		csp_can_pbuf_free(buf, task_woken);
 800f2e8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f2ea:	6978      	ldr	r0, [r7, #20]
 800f2ec:	f000 f926 	bl	800f53c <csp_can_pbuf_free>

		break;
 800f2f0:	e005      	b.n	800f2fe <csp_can_rx+0x22e>

	default:
		//csp_log_warn("Received unknown CFP message type");
		csp_can_pbuf_free(buf, task_woken);
 800f2f2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800f2f4:	6978      	ldr	r0, [r7, #20]
 800f2f6:	f000 f921 	bl	800f53c <csp_can_pbuf_free>
		break;
 800f2fa:	e000      	b.n	800f2fe <csp_can_rx+0x22e>
			break;
 800f2fc:	bf00      	nop
	}

	return CSP_ERR_NONE;
 800f2fe:	2300      	movs	r3, #0
}
 800f300:	4618      	mov	r0, r3
 800f302:	371c      	adds	r7, #28
 800f304:	46bd      	mov	sp, r7
 800f306:	bd90      	pop	{r4, r7, pc}
 800f308:	1ff803ff 	.word	0x1ff803ff

0800f30c <csp_can_tx>:

int csp_can_tx(const csp_route_t * ifroute, csp_packet_t *packet)
{
 800f30c:	b590      	push	{r4, r7, lr}
 800f30e:	b08f      	sub	sp, #60	@ 0x3c
 800f310:	af00      	add	r7, sp, #0
 800f312:	6078      	str	r0, [r7, #4]
 800f314:	6039      	str	r1, [r7, #0]
        csp_iface_t * iface = ifroute->iface;
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	681b      	ldr	r3, [r3, #0]
 800f31a:	633b      	str	r3, [r7, #48]	@ 0x30
        csp_can_interface_data_t * ifdata = iface->interface_data;
 800f31c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f31e:	685b      	ldr	r3, [r3, #4]
 800f320:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Get an unique CFP id - this should be locked to prevent access from multiple tasks */
	const uint32_t ident = ifdata->cfp_frame_id++;
 800f322:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f324:	681b      	ldr	r3, [r3, #0]
 800f326:	1c59      	adds	r1, r3, #1
 800f328:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800f32a:	6011      	str	r1, [r2, #0]
 800f32c:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check protocol's max length - limit is 1 (first) frame + as many frames that can be specified in 'remain' */
        if (packet->length > MAX_CAN_DATA_SIZE) {
 800f32e:	683b      	ldr	r3, [r7, #0]
 800f330:	895b      	ldrh	r3, [r3, #10]
 800f332:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 800f336:	4293      	cmp	r3, r2
 800f338:	d902      	bls.n	800f340 <csp_can_tx+0x34>
		return CSP_ERR_TX;
 800f33a:	f06f 0309 	mvn.w	r3, #9
 800f33e:	e0bf      	b.n	800f4c0 <csp_can_tx+0x1b4>
        }

	/* Insert destination node/via address into the CFP destination field */
	const uint8_t dest = (ifroute->via != CSP_NO_VIA_ADDRESS) ? ifroute->via : packet->id.dst;
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	791b      	ldrb	r3, [r3, #4]
 800f344:	2bff      	cmp	r3, #255	@ 0xff
 800f346:	d002      	beq.n	800f34e <csp_can_tx+0x42>
 800f348:	687b      	ldr	r3, [r7, #4]
 800f34a:	791b      	ldrb	r3, [r3, #4]
 800f34c:	e004      	b.n	800f358 <csp_can_tx+0x4c>
 800f34e:	683b      	ldr	r3, [r7, #0]
 800f350:	89db      	ldrh	r3, [r3, #14]
 800f352:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800f356:	b2db      	uxtb	r3, r3
 800f358:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

	/* Create CAN identifier */
	uint32_t id = (CFP_MAKE_SRC(packet->id.src) |
 800f35c:	683b      	ldr	r3, [r7, #0]
 800f35e:	7bdb      	ldrb	r3, [r3, #15]
 800f360:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800f364:	b2db      	uxtb	r3, r3
 800f366:	061a      	lsls	r2, r3, #24
                       CFP_MAKE_DST(dest) |
 800f368:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f36c:	04db      	lsls	r3, r3, #19
 800f36e:	f403 0378 	and.w	r3, r3, #16252928	@ 0xf80000
	uint32_t id = (CFP_MAKE_SRC(packet->id.src) |
 800f372:	431a      	orrs	r2, r3
                       CFP_MAKE_ID(ident) |
 800f374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f376:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f37a:	431a      	orrs	r2, r3
                       CFP_MAKE_TYPE(CFP_BEGIN) |
                       CFP_MAKE_REMAIN((packet->length + CFP_OVERHEAD - 1) / MAX_BYTES_IN_CAN_FRAME));
 800f37c:	683b      	ldr	r3, [r7, #0]
 800f37e:	895b      	ldrh	r3, [r3, #10]
 800f380:	3305      	adds	r3, #5
 800f382:	08db      	lsrs	r3, r3, #3
 800f384:	029b      	lsls	r3, r3, #10
 800f386:	f403 337f 	and.w	r3, r3, #261120	@ 0x3fc00
	uint32_t id = (CFP_MAKE_SRC(packet->id.src) |
 800f38a:	4313      	orrs	r3, r2
 800f38c:	623b      	str	r3, [r7, #32]

	/* Calculate first frame data bytes */
	const uint8_t avail = MAX_BYTES_IN_CAN_FRAME - CFP_OVERHEAD;
 800f38e:	2302      	movs	r3, #2
 800f390:	77fb      	strb	r3, [r7, #31]
	uint8_t bytes = (packet->length <= avail) ? packet->length : avail;
 800f392:	683b      	ldr	r3, [r7, #0]
 800f394:	895a      	ldrh	r2, [r3, #10]
 800f396:	7ffb      	ldrb	r3, [r7, #31]
 800f398:	b29b      	uxth	r3, r3
 800f39a:	429a      	cmp	r2, r3
 800f39c:	d803      	bhi.n	800f3a6 <csp_can_tx+0x9a>
 800f39e:	683b      	ldr	r3, [r7, #0]
 800f3a0:	895b      	ldrh	r3, [r3, #10]
 800f3a2:	b2db      	uxtb	r3, r3
 800f3a4:	e000      	b.n	800f3a8 <csp_can_tx+0x9c>
 800f3a6:	7ffb      	ldrb	r3, [r7, #31]
 800f3a8:	77bb      	strb	r3, [r7, #30]

	/* Copy CSP headers and data */
	const uint32_t csp_id_be = csp_hton32(packet->id.ext);
 800f3aa:	683b      	ldr	r3, [r7, #0]
 800f3ac:	68db      	ldr	r3, [r3, #12]
 800f3ae:	4618      	mov	r0, r3
 800f3b0:	f7ff f88c 	bl	800e4cc <csp_hton32>
 800f3b4:	4603      	mov	r3, r0
 800f3b6:	617b      	str	r3, [r7, #20]
	const uint16_t csp_length_be = csp_hton16(packet->length);
 800f3b8:	683b      	ldr	r3, [r7, #0]
 800f3ba:	895b      	ldrh	r3, [r3, #10]
 800f3bc:	4618      	mov	r0, r3
 800f3be:	f7ff f861 	bl	800e484 <csp_hton16>
 800f3c2:	4603      	mov	r3, r0
 800f3c4:	827b      	strh	r3, [r7, #18]

	uint8_t frame_buf[MAX_BYTES_IN_CAN_FRAME];
	memcpy(frame_buf, &csp_id_be, sizeof(csp_id_be));
 800f3c6:	697b      	ldr	r3, [r7, #20]
 800f3c8:	60bb      	str	r3, [r7, #8]
	memcpy(frame_buf + sizeof(csp_id_be), &csp_length_be, sizeof(csp_length_be));
 800f3ca:	f107 0308 	add.w	r3, r7, #8
 800f3ce:	3304      	adds	r3, #4
 800f3d0:	8a7a      	ldrh	r2, [r7, #18]
 800f3d2:	801a      	strh	r2, [r3, #0]
	memcpy(frame_buf + CFP_OVERHEAD, packet->data, bytes);
 800f3d4:	f107 0308 	add.w	r3, r7, #8
 800f3d8:	3306      	adds	r3, #6
 800f3da:	683a      	ldr	r2, [r7, #0]
 800f3dc:	f102 0110 	add.w	r1, r2, #16
 800f3e0:	7fba      	ldrb	r2, [r7, #30]
 800f3e2:	4618      	mov	r0, r3
 800f3e4:	f00f fc37 	bl	801ec56 <memcpy>

	/* Increment tx counter */
	uint16_t tx_count = bytes;
 800f3e8:	7fbb      	ldrb	r3, [r7, #30]
 800f3ea:	86fb      	strh	r3, [r7, #54]	@ 0x36

        const csp_can_driver_tx_t tx_func = ifdata->tx_func;
 800f3ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f3ee:	685b      	ldr	r3, [r3, #4]
 800f3f0:	61bb      	str	r3, [r7, #24]

	/* Send first frame */
	if ((tx_func)(iface->driver_data, id, frame_buf, CFP_OVERHEAD + bytes) != CSP_ERR_NONE) {
 800f3f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f3f4:	6898      	ldr	r0, [r3, #8]
 800f3f6:	7fbb      	ldrb	r3, [r7, #30]
 800f3f8:	3306      	adds	r3, #6
 800f3fa:	b2db      	uxtb	r3, r3
 800f3fc:	f107 0208 	add.w	r2, r7, #8
 800f400:	69bc      	ldr	r4, [r7, #24]
 800f402:	6a39      	ldr	r1, [r7, #32]
 800f404:	47a0      	blx	r4
 800f406:	4603      	mov	r3, r0
 800f408:	2b00      	cmp	r3, #0
 800f40a:	d050      	beq.n	800f4ae <csp_can_tx+0x1a2>
		//csp_log_warn("Failed to send CAN frame in csp_tx_can");
		iface->tx_error++;
 800f40c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f40e:	69db      	ldr	r3, [r3, #28]
 800f410:	1c5a      	adds	r2, r3, #1
 800f412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f414:	61da      	str	r2, [r3, #28]
		return CSP_ERR_DRIVER;
 800f416:	f06f 030a 	mvn.w	r3, #10
 800f41a:	e051      	b.n	800f4c0 <csp_can_tx+0x1b4>
	}

	/* Send next frames if not complete */
	while (tx_count < packet->length) {
		/* Calculate frame data bytes */
		bytes = (packet->length - tx_count >= MAX_BYTES_IN_CAN_FRAME) ? MAX_BYTES_IN_CAN_FRAME : packet->length - tx_count;
 800f41c:	683b      	ldr	r3, [r7, #0]
 800f41e:	895b      	ldrh	r3, [r3, #10]
 800f420:	461a      	mov	r2, r3
 800f422:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f424:	1ad3      	subs	r3, r2, r3
 800f426:	2b08      	cmp	r3, #8
 800f428:	bfa8      	it	ge
 800f42a:	2308      	movge	r3, #8
 800f42c:	77bb      	strb	r3, [r7, #30]

		/* Prepare identifier */
		id = (CFP_MAKE_SRC(packet->id.src) |
 800f42e:	683b      	ldr	r3, [r7, #0]
 800f430:	7bdb      	ldrb	r3, [r3, #15]
 800f432:	f3c3 0344 	ubfx	r3, r3, #1, #5
 800f436:	b2db      	uxtb	r3, r3
 800f438:	061a      	lsls	r2, r3, #24
                      CFP_MAKE_DST(dest) |
 800f43a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800f43e:	04db      	lsls	r3, r3, #19
 800f440:	f403 0378 	and.w	r3, r3, #16252928	@ 0xf80000
		id = (CFP_MAKE_SRC(packet->id.src) |
 800f444:	431a      	orrs	r2, r3
                      CFP_MAKE_ID(ident) |
 800f446:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f448:	f3c3 0309 	ubfx	r3, r3, #0, #10
                      CFP_MAKE_DST(dest) |
 800f44c:	431a      	orrs	r2, r3
                      CFP_MAKE_TYPE(CFP_MORE) |
                      CFP_MAKE_REMAIN((packet->length - tx_count - bytes + MAX_BYTES_IN_CAN_FRAME - 1) / MAX_BYTES_IN_CAN_FRAME));
 800f44e:	683b      	ldr	r3, [r7, #0]
 800f450:	895b      	ldrh	r3, [r3, #10]
 800f452:	4619      	mov	r1, r3
 800f454:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f456:	1ac9      	subs	r1, r1, r3
 800f458:	7fbb      	ldrb	r3, [r7, #30]
 800f45a:	1acb      	subs	r3, r1, r3
 800f45c:	3307      	adds	r3, #7
 800f45e:	2b00      	cmp	r3, #0
 800f460:	da00      	bge.n	800f464 <csp_can_tx+0x158>
 800f462:	3307      	adds	r3, #7
 800f464:	10db      	asrs	r3, r3, #3
 800f466:	029b      	lsls	r3, r3, #10
 800f468:	f403 337f 	and.w	r3, r3, #261120	@ 0x3fc00
                      CFP_MAKE_TYPE(CFP_MORE) |
 800f46c:	4313      	orrs	r3, r2
		id = (CFP_MAKE_SRC(packet->id.src) |
 800f46e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800f472:	623b      	str	r3, [r7, #32]

		/* Increment tx counter */
		tx_count += bytes;
 800f474:	7fbb      	ldrb	r3, [r7, #30]
 800f476:	b29a      	uxth	r2, r3
 800f478:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f47a:	4413      	add	r3, r2
 800f47c:	86fb      	strh	r3, [r7, #54]	@ 0x36

		/* Send frame */
		if ((tx_func)(iface->driver_data, id, packet->data + tx_count - bytes, bytes) != CSP_ERR_NONE) {
 800f47e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f480:	6898      	ldr	r0, [r3, #8]
 800f482:	683b      	ldr	r3, [r7, #0]
 800f484:	f103 0210 	add.w	r2, r3, #16
 800f488:	8ef9      	ldrh	r1, [r7, #54]	@ 0x36
 800f48a:	7fbb      	ldrb	r3, [r7, #30]
 800f48c:	1acb      	subs	r3, r1, r3
 800f48e:	441a      	add	r2, r3
 800f490:	7fbb      	ldrb	r3, [r7, #30]
 800f492:	69bc      	ldr	r4, [r7, #24]
 800f494:	6a39      	ldr	r1, [r7, #32]
 800f496:	47a0      	blx	r4
 800f498:	4603      	mov	r3, r0
 800f49a:	2b00      	cmp	r3, #0
 800f49c:	d007      	beq.n	800f4ae <csp_can_tx+0x1a2>
			//csp_log_warn("Failed to send CAN frame in Tx callback");
			iface->tx_error++;
 800f49e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4a0:	69db      	ldr	r3, [r3, #28]
 800f4a2:	1c5a      	adds	r2, r3, #1
 800f4a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f4a6:	61da      	str	r2, [r3, #28]
			return CSP_ERR_DRIVER;
 800f4a8:	f06f 030a 	mvn.w	r3, #10
 800f4ac:	e008      	b.n	800f4c0 <csp_can_tx+0x1b4>
	while (tx_count < packet->length) {
 800f4ae:	683b      	ldr	r3, [r7, #0]
 800f4b0:	895b      	ldrh	r3, [r3, #10]
 800f4b2:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800f4b4:	429a      	cmp	r2, r3
 800f4b6:	d3b1      	bcc.n	800f41c <csp_can_tx+0x110>
		}
	}

	csp_buffer_free(packet);
 800f4b8:	6838      	ldr	r0, [r7, #0]
 800f4ba:	f7fe fb71 	bl	800dba0 <csp_buffer_free>

	return CSP_ERR_NONE;
 800f4be:	2300      	movs	r3, #0
}
 800f4c0:	4618      	mov	r0, r3
 800f4c2:	373c      	adds	r7, #60	@ 0x3c
 800f4c4:	46bd      	mov	sp, r7
 800f4c6:	bd90      	pop	{r4, r7, pc}

0800f4c8 <csp_can_add_interface>:

int csp_can_add_interface(csp_iface_t * iface) {
 800f4c8:	b580      	push	{r7, lr}
 800f4ca:	b084      	sub	sp, #16
 800f4cc:	af00      	add	r7, sp, #0
 800f4ce:	6078      	str	r0, [r7, #4]

	if ((iface == NULL) || (iface->name == NULL) || (iface->interface_data == NULL)) {
 800f4d0:	687b      	ldr	r3, [r7, #4]
 800f4d2:	2b00      	cmp	r3, #0
 800f4d4:	d007      	beq.n	800f4e6 <csp_can_add_interface+0x1e>
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	2b00      	cmp	r3, #0
 800f4dc:	d003      	beq.n	800f4e6 <csp_can_add_interface+0x1e>
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	685b      	ldr	r3, [r3, #4]
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d102      	bne.n	800f4ec <csp_can_add_interface+0x24>
		return CSP_ERR_INVAL;
 800f4e6:	f06f 0301 	mvn.w	r3, #1
 800f4ea:	e021      	b.n	800f530 <csp_can_add_interface+0x68>
	}

        csp_can_interface_data_t * ifdata = iface->interface_data;
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	685b      	ldr	r3, [r3, #4]
 800f4f0:	60fb      	str	r3, [r7, #12]
	if (ifdata->tx_func == NULL) {
 800f4f2:	68fb      	ldr	r3, [r7, #12]
 800f4f4:	685b      	ldr	r3, [r3, #4]
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d102      	bne.n	800f500 <csp_can_add_interface+0x38>
		return CSP_ERR_INVAL;
 800f4fa:	f06f 0301 	mvn.w	r3, #1
 800f4fe:	e017      	b.n	800f530 <csp_can_add_interface+0x68>
	}

        if ((iface->mtu == 0) || (iface->mtu > MAX_CAN_DATA_SIZE)) {
 800f500:	687b      	ldr	r3, [r7, #4]
 800f502:	8a1b      	ldrh	r3, [r3, #16]
 800f504:	2b00      	cmp	r3, #0
 800f506:	d005      	beq.n	800f514 <csp_can_add_interface+0x4c>
 800f508:	687b      	ldr	r3, [r7, #4]
 800f50a:	8a1b      	ldrh	r3, [r3, #16]
 800f50c:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 800f510:	4293      	cmp	r3, r2
 800f512:	d903      	bls.n	800f51c <csp_can_add_interface+0x54>
            iface->mtu = MAX_CAN_DATA_SIZE;
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	f240 72fa 	movw	r2, #2042	@ 0x7fa
 800f51a:	821a      	strh	r2, [r3, #16]
        }

        ifdata->cfp_frame_id = 0;
 800f51c:	68fb      	ldr	r3, [r7, #12]
 800f51e:	2200      	movs	r2, #0
 800f520:	601a      	str	r2, [r3, #0]

	iface->nexthop = csp_can_tx;
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	4a04      	ldr	r2, [pc, #16]	@ (800f538 <csp_can_add_interface+0x70>)
 800f526:	60da      	str	r2, [r3, #12]

	return csp_iflist_add(iface);
 800f528:	6878      	ldr	r0, [r7, #4]
 800f52a:	f7fe fff5 	bl	800e518 <csp_iflist_add>
 800f52e:	4603      	mov	r3, r0
}
 800f530:	4618      	mov	r0, r3
 800f532:	3710      	adds	r7, #16
 800f534:	46bd      	mov	sp, r7
 800f536:	bd80      	pop	{r7, pc}
 800f538:	0800f30d 	.word	0x0800f30d

0800f53c <csp_can_pbuf_free>:
#define PBUF_TIMEOUT_MS		1000

static csp_can_pbuf_element_t csp_can_pbuf[PBUF_ELEMENTS] = {};

int csp_can_pbuf_free(csp_can_pbuf_element_t *buf, CSP_BASE_TYPE *task_woken)
{
 800f53c:	b580      	push	{r7, lr}
 800f53e:	b082      	sub	sp, #8
 800f540:	af00      	add	r7, sp, #0
 800f542:	6078      	str	r0, [r7, #4]
 800f544:	6039      	str	r1, [r7, #0]
	/* Free CSP packet */
	if (buf->packet != NULL) {
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	68db      	ldr	r3, [r3, #12]
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d00d      	beq.n	800f56a <csp_can_pbuf_free+0x2e>
		if (task_woken == NULL) {
 800f54e:	683b      	ldr	r3, [r7, #0]
 800f550:	2b00      	cmp	r3, #0
 800f552:	d105      	bne.n	800f560 <csp_can_pbuf_free+0x24>
			csp_buffer_free(buf->packet);
 800f554:	687b      	ldr	r3, [r7, #4]
 800f556:	68db      	ldr	r3, [r3, #12]
 800f558:	4618      	mov	r0, r3
 800f55a:	f7fe fb21 	bl	800dba0 <csp_buffer_free>
 800f55e:	e004      	b.n	800f56a <csp_can_pbuf_free+0x2e>
		} else {
			csp_buffer_free_isr(buf->packet);
 800f560:	687b      	ldr	r3, [r7, #4]
 800f562:	68db      	ldr	r3, [r3, #12]
 800f564:	4618      	mov	r0, r3
 800f566:	f7fe fae1 	bl	800db2c <csp_buffer_free_isr>
		}
	}

	/* Mark buffer element free */
	buf->packet = NULL;
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	2200      	movs	r2, #0
 800f56e:	60da      	str	r2, [r3, #12]
	buf->rx_count = 0;
 800f570:	687b      	ldr	r3, [r7, #4]
 800f572:	2200      	movs	r2, #0
 800f574:	801a      	strh	r2, [r3, #0]
	buf->cfpid = 0;
 800f576:	687b      	ldr	r3, [r7, #4]
 800f578:	2200      	movs	r2, #0
 800f57a:	609a      	str	r2, [r3, #8]
	buf->last_used = 0;
 800f57c:	687b      	ldr	r3, [r7, #4]
 800f57e:	2200      	movs	r2, #0
 800f580:	615a      	str	r2, [r3, #20]
	buf->remain = 0;
 800f582:	687b      	ldr	r3, [r7, #4]
 800f584:	2200      	movs	r2, #0
 800f586:	605a      	str	r2, [r3, #4]
	buf->state = BUF_FREE;
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	2200      	movs	r2, #0
 800f58c:	741a      	strb	r2, [r3, #16]

	return CSP_ERR_NONE;
 800f58e:	2300      	movs	r3, #0
}
 800f590:	4618      	mov	r0, r3
 800f592:	3708      	adds	r7, #8
 800f594:	46bd      	mov	sp, r7
 800f596:	bd80      	pop	{r7, pc}

0800f598 <csp_can_pbuf_new>:

csp_can_pbuf_element_t *csp_can_pbuf_new(uint32_t id, CSP_BASE_TYPE *task_woken)
{
 800f598:	b580      	push	{r7, lr}
 800f59a:	b084      	sub	sp, #16
 800f59c:	af00      	add	r7, sp, #0
 800f59e:	6078      	str	r0, [r7, #4]
 800f5a0:	6039      	str	r1, [r7, #0]
	uint32_t now = (task_woken) ? csp_get_ms_isr() : csp_get_ms();
 800f5a2:	683b      	ldr	r3, [r7, #0]
 800f5a4:	2b00      	cmp	r3, #0
 800f5a6:	d003      	beq.n	800f5b0 <csp_can_pbuf_new+0x18>
 800f5a8:	f7fe f9a3 	bl	800d8f2 <csp_get_ms_isr>
 800f5ac:	4603      	mov	r3, r0
 800f5ae:	e002      	b.n	800f5b6 <csp_can_pbuf_new+0x1e>
 800f5b0:	f7fe f998 	bl	800d8e4 <csp_get_ms>
 800f5b4:	4603      	mov	r3, r0
 800f5b6:	60bb      	str	r3, [r7, #8]

	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 800f5b8:	2300      	movs	r3, #0
 800f5ba:	60fb      	str	r3, [r7, #12]
 800f5bc:	e061      	b.n	800f682 <csp_can_pbuf_new+0xea>

		/* Perform cleanup in used pbufs */
		if (csp_can_pbuf[i].state == BUF_USED) {
 800f5be:	4935      	ldr	r1, [pc, #212]	@ (800f694 <csp_can_pbuf_new+0xfc>)
 800f5c0:	68fa      	ldr	r2, [r7, #12]
 800f5c2:	4613      	mov	r3, r2
 800f5c4:	005b      	lsls	r3, r3, #1
 800f5c6:	4413      	add	r3, r2
 800f5c8:	00db      	lsls	r3, r3, #3
 800f5ca:	440b      	add	r3, r1
 800f5cc:	3310      	adds	r3, #16
 800f5ce:	781b      	ldrb	r3, [r3, #0]
 800f5d0:	2b01      	cmp	r3, #1
 800f5d2:	d118      	bne.n	800f606 <csp_can_pbuf_new+0x6e>
			if (now - csp_can_pbuf[i].last_used > PBUF_TIMEOUT_MS)
 800f5d4:	492f      	ldr	r1, [pc, #188]	@ (800f694 <csp_can_pbuf_new+0xfc>)
 800f5d6:	68fa      	ldr	r2, [r7, #12]
 800f5d8:	4613      	mov	r3, r2
 800f5da:	005b      	lsls	r3, r3, #1
 800f5dc:	4413      	add	r3, r2
 800f5de:	00db      	lsls	r3, r3, #3
 800f5e0:	440b      	add	r3, r1
 800f5e2:	3314      	adds	r3, #20
 800f5e4:	681b      	ldr	r3, [r3, #0]
 800f5e6:	68ba      	ldr	r2, [r7, #8]
 800f5e8:	1ad3      	subs	r3, r2, r3
 800f5ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800f5ee:	d90a      	bls.n	800f606 <csp_can_pbuf_new+0x6e>
				csp_can_pbuf_free(&csp_can_pbuf[i], task_woken);
 800f5f0:	68fa      	ldr	r2, [r7, #12]
 800f5f2:	4613      	mov	r3, r2
 800f5f4:	005b      	lsls	r3, r3, #1
 800f5f6:	4413      	add	r3, r2
 800f5f8:	00db      	lsls	r3, r3, #3
 800f5fa:	4a26      	ldr	r2, [pc, #152]	@ (800f694 <csp_can_pbuf_new+0xfc>)
 800f5fc:	4413      	add	r3, r2
 800f5fe:	6839      	ldr	r1, [r7, #0]
 800f600:	4618      	mov	r0, r3
 800f602:	f7ff ff9b 	bl	800f53c <csp_can_pbuf_free>
		}

		if (csp_can_pbuf[i].state == BUF_FREE) {
 800f606:	4923      	ldr	r1, [pc, #140]	@ (800f694 <csp_can_pbuf_new+0xfc>)
 800f608:	68fa      	ldr	r2, [r7, #12]
 800f60a:	4613      	mov	r3, r2
 800f60c:	005b      	lsls	r3, r3, #1
 800f60e:	4413      	add	r3, r2
 800f610:	00db      	lsls	r3, r3, #3
 800f612:	440b      	add	r3, r1
 800f614:	3310      	adds	r3, #16
 800f616:	781b      	ldrb	r3, [r3, #0]
 800f618:	2b00      	cmp	r3, #0
 800f61a:	d12f      	bne.n	800f67c <csp_can_pbuf_new+0xe4>
			csp_can_pbuf[i].state = BUF_USED;
 800f61c:	491d      	ldr	r1, [pc, #116]	@ (800f694 <csp_can_pbuf_new+0xfc>)
 800f61e:	68fa      	ldr	r2, [r7, #12]
 800f620:	4613      	mov	r3, r2
 800f622:	005b      	lsls	r3, r3, #1
 800f624:	4413      	add	r3, r2
 800f626:	00db      	lsls	r3, r3, #3
 800f628:	440b      	add	r3, r1
 800f62a:	3310      	adds	r3, #16
 800f62c:	2201      	movs	r2, #1
 800f62e:	701a      	strb	r2, [r3, #0]
			csp_can_pbuf[i].cfpid = id;
 800f630:	4918      	ldr	r1, [pc, #96]	@ (800f694 <csp_can_pbuf_new+0xfc>)
 800f632:	68fa      	ldr	r2, [r7, #12]
 800f634:	4613      	mov	r3, r2
 800f636:	005b      	lsls	r3, r3, #1
 800f638:	4413      	add	r3, r2
 800f63a:	00db      	lsls	r3, r3, #3
 800f63c:	440b      	add	r3, r1
 800f63e:	3308      	adds	r3, #8
 800f640:	687a      	ldr	r2, [r7, #4]
 800f642:	601a      	str	r2, [r3, #0]
			csp_can_pbuf[i].remain = 0;
 800f644:	4913      	ldr	r1, [pc, #76]	@ (800f694 <csp_can_pbuf_new+0xfc>)
 800f646:	68fa      	ldr	r2, [r7, #12]
 800f648:	4613      	mov	r3, r2
 800f64a:	005b      	lsls	r3, r3, #1
 800f64c:	4413      	add	r3, r2
 800f64e:	00db      	lsls	r3, r3, #3
 800f650:	440b      	add	r3, r1
 800f652:	3304      	adds	r3, #4
 800f654:	2200      	movs	r2, #0
 800f656:	601a      	str	r2, [r3, #0]
			csp_can_pbuf[i].last_used = now;
 800f658:	490e      	ldr	r1, [pc, #56]	@ (800f694 <csp_can_pbuf_new+0xfc>)
 800f65a:	68fa      	ldr	r2, [r7, #12]
 800f65c:	4613      	mov	r3, r2
 800f65e:	005b      	lsls	r3, r3, #1
 800f660:	4413      	add	r3, r2
 800f662:	00db      	lsls	r3, r3, #3
 800f664:	440b      	add	r3, r1
 800f666:	3314      	adds	r3, #20
 800f668:	68ba      	ldr	r2, [r7, #8]
 800f66a:	601a      	str	r2, [r3, #0]
			return &csp_can_pbuf[i];
 800f66c:	68fa      	ldr	r2, [r7, #12]
 800f66e:	4613      	mov	r3, r2
 800f670:	005b      	lsls	r3, r3, #1
 800f672:	4413      	add	r3, r2
 800f674:	00db      	lsls	r3, r3, #3
 800f676:	4a07      	ldr	r2, [pc, #28]	@ (800f694 <csp_can_pbuf_new+0xfc>)
 800f678:	4413      	add	r3, r2
 800f67a:	e006      	b.n	800f68a <csp_can_pbuf_new+0xf2>
	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 800f67c:	68fb      	ldr	r3, [r7, #12]
 800f67e:	3301      	adds	r3, #1
 800f680:	60fb      	str	r3, [r7, #12]
 800f682:	68fb      	ldr	r3, [r7, #12]
 800f684:	2b04      	cmp	r3, #4
 800f686:	dd9a      	ble.n	800f5be <csp_can_pbuf_new+0x26>
		}

	}

	return NULL;
 800f688:	2300      	movs	r3, #0

}
 800f68a:	4618      	mov	r0, r3
 800f68c:	3710      	adds	r7, #16
 800f68e:	46bd      	mov	sp, r7
 800f690:	bd80      	pop	{r7, pc}
 800f692:	bf00      	nop
 800f694:	24043fd4 	.word	0x24043fd4

0800f698 <csp_can_pbuf_find>:

csp_can_pbuf_element_t *csp_can_pbuf_find(uint32_t id, uint32_t mask, CSP_BASE_TYPE *task_woken)
{
 800f698:	b580      	push	{r7, lr}
 800f69a:	b086      	sub	sp, #24
 800f69c:	af00      	add	r7, sp, #0
 800f69e:	60f8      	str	r0, [r7, #12]
 800f6a0:	60b9      	str	r1, [r7, #8]
 800f6a2:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 800f6a4:	2300      	movs	r3, #0
 800f6a6:	617b      	str	r3, [r7, #20]
 800f6a8:	e037      	b.n	800f71a <csp_can_pbuf_find+0x82>
		if ((csp_can_pbuf[i].state == BUF_USED) && ((csp_can_pbuf[i].cfpid & mask) == (id & mask))) {
 800f6aa:	4920      	ldr	r1, [pc, #128]	@ (800f72c <csp_can_pbuf_find+0x94>)
 800f6ac:	697a      	ldr	r2, [r7, #20]
 800f6ae:	4613      	mov	r3, r2
 800f6b0:	005b      	lsls	r3, r3, #1
 800f6b2:	4413      	add	r3, r2
 800f6b4:	00db      	lsls	r3, r3, #3
 800f6b6:	440b      	add	r3, r1
 800f6b8:	3310      	adds	r3, #16
 800f6ba:	781b      	ldrb	r3, [r3, #0]
 800f6bc:	2b01      	cmp	r3, #1
 800f6be:	d129      	bne.n	800f714 <csp_can_pbuf_find+0x7c>
 800f6c0:	491a      	ldr	r1, [pc, #104]	@ (800f72c <csp_can_pbuf_find+0x94>)
 800f6c2:	697a      	ldr	r2, [r7, #20]
 800f6c4:	4613      	mov	r3, r2
 800f6c6:	005b      	lsls	r3, r3, #1
 800f6c8:	4413      	add	r3, r2
 800f6ca:	00db      	lsls	r3, r3, #3
 800f6cc:	440b      	add	r3, r1
 800f6ce:	3308      	adds	r3, #8
 800f6d0:	681a      	ldr	r2, [r3, #0]
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	405a      	eors	r2, r3
 800f6d6:	68bb      	ldr	r3, [r7, #8]
 800f6d8:	4013      	ands	r3, r2
 800f6da:	2b00      	cmp	r3, #0
 800f6dc:	d11a      	bne.n	800f714 <csp_can_pbuf_find+0x7c>
			csp_can_pbuf[i].last_used = (task_woken) ? csp_get_ms_isr() : csp_get_ms();
 800f6de:	687b      	ldr	r3, [r7, #4]
 800f6e0:	2b00      	cmp	r3, #0
 800f6e2:	d003      	beq.n	800f6ec <csp_can_pbuf_find+0x54>
 800f6e4:	f7fe f905 	bl	800d8f2 <csp_get_ms_isr>
 800f6e8:	4602      	mov	r2, r0
 800f6ea:	e002      	b.n	800f6f2 <csp_can_pbuf_find+0x5a>
 800f6ec:	f7fe f8fa 	bl	800d8e4 <csp_get_ms>
 800f6f0:	4602      	mov	r2, r0
 800f6f2:	480e      	ldr	r0, [pc, #56]	@ (800f72c <csp_can_pbuf_find+0x94>)
 800f6f4:	6979      	ldr	r1, [r7, #20]
 800f6f6:	460b      	mov	r3, r1
 800f6f8:	005b      	lsls	r3, r3, #1
 800f6fa:	440b      	add	r3, r1
 800f6fc:	00db      	lsls	r3, r3, #3
 800f6fe:	4403      	add	r3, r0
 800f700:	3314      	adds	r3, #20
 800f702:	601a      	str	r2, [r3, #0]
			return &csp_can_pbuf[i];
 800f704:	697a      	ldr	r2, [r7, #20]
 800f706:	4613      	mov	r3, r2
 800f708:	005b      	lsls	r3, r3, #1
 800f70a:	4413      	add	r3, r2
 800f70c:	00db      	lsls	r3, r3, #3
 800f70e:	4a07      	ldr	r2, [pc, #28]	@ (800f72c <csp_can_pbuf_find+0x94>)
 800f710:	4413      	add	r3, r2
 800f712:	e006      	b.n	800f722 <csp_can_pbuf_find+0x8a>
	for (int i = 0; i < PBUF_ELEMENTS; i++) {
 800f714:	697b      	ldr	r3, [r7, #20]
 800f716:	3301      	adds	r3, #1
 800f718:	617b      	str	r3, [r7, #20]
 800f71a:	697b      	ldr	r3, [r7, #20]
 800f71c:	2b04      	cmp	r3, #4
 800f71e:	ddc4      	ble.n	800f6aa <csp_can_pbuf_find+0x12>
		}
	}
	return NULL;
 800f720:	2300      	movs	r3, #0
}
 800f722:	4618      	mov	r0, r3
 800f724:	3718      	adds	r7, #24
 800f726:	46bd      	mov	sp, r7
 800f728:	bd80      	pop	{r7, pc}
 800f72a:	bf00      	nop
 800f72c:	24043fd4 	.word	0x24043fd4

0800f730 <csp_lo_tx>:
/**
 * Loopback interface transmit function
 * @param packet Packet to transmit
 * @return 1 if packet was successfully transmitted, 0 on error
 */
static int csp_lo_tx(const csp_route_t * ifroute, csp_packet_t * packet) {
 800f730:	b580      	push	{r7, lr}
 800f732:	b082      	sub	sp, #8
 800f734:	af00      	add	r7, sp, #0
 800f736:	6078      	str	r0, [r7, #4]
 800f738:	6039      	str	r1, [r7, #0]

	/* Drop packet silently if not destined for us. This allows
	 * blackhole routing addresses by setting their nexthop to
	 * the loopback interface.
	 */
	if (packet->id.dst != csp_conf.address) {
 800f73a:	683b      	ldr	r3, [r7, #0]
 800f73c:	89db      	ldrh	r3, [r3, #14]
 800f73e:	f3c3 1304 	ubfx	r3, r3, #4, #5
 800f742:	b2db      	uxtb	r3, r3
 800f744:	461a      	mov	r2, r3
 800f746:	4b09      	ldr	r3, [pc, #36]	@ (800f76c <csp_lo_tx+0x3c>)
 800f748:	781b      	ldrb	r3, [r3, #0]
 800f74a:	429a      	cmp	r2, r3
 800f74c:	d004      	beq.n	800f758 <csp_lo_tx+0x28>
		/* Consume and drop packet */
		csp_buffer_free(packet);
 800f74e:	6838      	ldr	r0, [r7, #0]
 800f750:	f7fe fa26 	bl	800dba0 <csp_buffer_free>
		return CSP_ERR_NONE;
 800f754:	2300      	movs	r3, #0
 800f756:	e005      	b.n	800f764 <csp_lo_tx+0x34>
	}

	/* Send back into CSP, notice calling from task so last argument must be NULL! */
	csp_qfifo_write(packet, &csp_if_lo, NULL);
 800f758:	2200      	movs	r2, #0
 800f75a:	4905      	ldr	r1, [pc, #20]	@ (800f770 <csp_lo_tx+0x40>)
 800f75c:	6838      	ldr	r0, [r7, #0]
 800f75e:	f7ff f94d 	bl	800e9fc <csp_qfifo_write>

	return CSP_ERR_NONE;
 800f762:	2300      	movs	r3, #0

}
 800f764:	4618      	mov	r0, r3
 800f766:	3708      	adds	r7, #8
 800f768:	46bd      	mov	sp, r7
 800f76a:	bd80      	pop	{r7, pc}
 800f76c:	24043f64 	.word	0x24043f64
 800f770:	24000098 	.word	0x24000098

0800f774 <csp_rtable_set>:

int csp_rtable_check(const char * rtable) {
	return csp_rtable_parse(rtable, 1);
}

int csp_rtable_set(uint8_t address, uint8_t netmask, csp_iface_t *ifc, uint8_t via) {
 800f774:	b580      	push	{r7, lr}
 800f776:	b086      	sub	sp, #24
 800f778:	af04      	add	r7, sp, #16
 800f77a:	603a      	str	r2, [r7, #0]
 800f77c:	461a      	mov	r2, r3
 800f77e:	4603      	mov	r3, r0
 800f780:	71fb      	strb	r3, [r7, #7]
 800f782:	460b      	mov	r3, r1
 800f784:	71bb      	strb	r3, [r7, #6]
 800f786:	4613      	mov	r3, r2
 800f788:	717b      	strb	r3, [r7, #5]

	/* Legacy reference to default route (the old way) */
	if (address == CSP_DEFAULT_ROUTE) {
 800f78a:	79fb      	ldrb	r3, [r7, #7]
 800f78c:	2b20      	cmp	r3, #32
 800f78e:	d103      	bne.n	800f798 <csp_rtable_set+0x24>
		netmask = 0;
 800f790:	2300      	movs	r3, #0
 800f792:	71bb      	strb	r3, [r7, #6]
		address = 0;
 800f794:	2300      	movs	r3, #0
 800f796:	71fb      	strb	r3, [r7, #7]
	}

	/* Validates options */
	if (((address > CSP_ID_HOST_MAX) && (address != 255)) || (ifc == NULL) || (netmask > CSP_ID_HOST_SIZE)) {
 800f798:	79fb      	ldrb	r3, [r7, #7]
 800f79a:	2b1f      	cmp	r3, #31
 800f79c:	d902      	bls.n	800f7a4 <csp_rtable_set+0x30>
 800f79e:	79fb      	ldrb	r3, [r7, #7]
 800f7a0:	2bff      	cmp	r3, #255	@ 0xff
 800f7a2:	d105      	bne.n	800f7b0 <csp_rtable_set+0x3c>
 800f7a4:	683b      	ldr	r3, [r7, #0]
 800f7a6:	2b00      	cmp	r3, #0
 800f7a8:	d002      	beq.n	800f7b0 <csp_rtable_set+0x3c>
 800f7aa:	79bb      	ldrb	r3, [r7, #6]
 800f7ac:	2b05      	cmp	r3, #5
 800f7ae:	d91b      	bls.n	800f7e8 <csp_rtable_set+0x74>
		csp_log_error("%s: invalid route: address %u, netmask %u, interface %p (%s), via %u",
 800f7b0:	4b13      	ldr	r3, [pc, #76]	@ (800f800 <csp_rtable_set+0x8c>)
 800f7b2:	781b      	ldrb	r3, [r3, #0]
 800f7b4:	2b00      	cmp	r3, #0
 800f7b6:	d014      	beq.n	800f7e2 <csp_rtable_set+0x6e>
 800f7b8:	79f8      	ldrb	r0, [r7, #7]
 800f7ba:	79ba      	ldrb	r2, [r7, #6]
 800f7bc:	683b      	ldr	r3, [r7, #0]
 800f7be:	2b00      	cmp	r3, #0
 800f7c0:	d002      	beq.n	800f7c8 <csp_rtable_set+0x54>
 800f7c2:	683b      	ldr	r3, [r7, #0]
 800f7c4:	681b      	ldr	r3, [r3, #0]
 800f7c6:	e000      	b.n	800f7ca <csp_rtable_set+0x56>
 800f7c8:	4b0e      	ldr	r3, [pc, #56]	@ (800f804 <csp_rtable_set+0x90>)
 800f7ca:	7979      	ldrb	r1, [r7, #5]
 800f7cc:	9103      	str	r1, [sp, #12]
 800f7ce:	9302      	str	r3, [sp, #8]
 800f7d0:	683b      	ldr	r3, [r7, #0]
 800f7d2:	9301      	str	r3, [sp, #4]
 800f7d4:	9200      	str	r2, [sp, #0]
 800f7d6:	4603      	mov	r3, r0
 800f7d8:	4a0b      	ldr	r2, [pc, #44]	@ (800f808 <csp_rtable_set+0x94>)
 800f7da:	490c      	ldr	r1, [pc, #48]	@ (800f80c <csp_rtable_set+0x98>)
 800f7dc:	2000      	movs	r0, #0
 800f7de:	f7fe fde7 	bl	800e3b0 <do_csp_debug>
                              __FUNCTION__, address, netmask, ifc, (ifc != NULL) ? ifc->name : "", via);
		return CSP_ERR_INVAL;
 800f7e2:	f06f 0301 	mvn.w	r3, #1
 800f7e6:	e006      	b.n	800f7f6 <csp_rtable_set+0x82>
	}

        return csp_rtable_set_internal(address, netmask, ifc, via);
 800f7e8:	797b      	ldrb	r3, [r7, #5]
 800f7ea:	79b9      	ldrb	r1, [r7, #6]
 800f7ec:	79f8      	ldrb	r0, [r7, #7]
 800f7ee:	683a      	ldr	r2, [r7, #0]
 800f7f0:	f000 f878 	bl	800f8e4 <csp_rtable_set_internal>
 800f7f4:	4603      	mov	r3, r0
}
 800f7f6:	4618      	mov	r0, r3
 800f7f8:	3708      	adds	r7, #8
 800f7fa:	46bd      	mov	sp, r7
 800f7fc:	bd80      	pop	{r7, pc}
 800f7fe:	bf00      	nop
 800f800:	24000090 	.word	0x24000090
 800f804:	080218b8 	.word	0x080218b8
 800f808:	080305c8 	.word	0x080305c8
 800f80c:	080218bc 	.word	0x080218bc

0800f810 <csp_rtable_find>:
} csp_rtable_t;

/* Routing table (linked list) */
static csp_rtable_t * rtable = NULL;

static csp_rtable_t * csp_rtable_find(uint8_t addr, uint8_t netmask, uint8_t exact) {
 800f810:	b480      	push	{r7}
 800f812:	b087      	sub	sp, #28
 800f814:	af00      	add	r7, sp, #0
 800f816:	4603      	mov	r3, r0
 800f818:	71fb      	strb	r3, [r7, #7]
 800f81a:	460b      	mov	r3, r1
 800f81c:	71bb      	strb	r3, [r7, #6]
 800f81e:	4613      	mov	r3, r2
 800f820:	717b      	strb	r3, [r7, #5]

	/* Remember best result */
	csp_rtable_t * best_result = NULL;
 800f822:	2300      	movs	r3, #0
 800f824:	617b      	str	r3, [r7, #20]
	uint8_t best_result_mask = 0;
 800f826:	2300      	movs	r3, #0
 800f828:	74fb      	strb	r3, [r7, #19]

	/* Start search */
	csp_rtable_t * i = rtable;
 800f82a:	4b22      	ldr	r3, [pc, #136]	@ (800f8b4 <csp_rtable_find+0xa4>)
 800f82c:	681b      	ldr	r3, [r3, #0]
 800f82e:	60fb      	str	r3, [r7, #12]
	while(i) {
 800f830:	e036      	b.n	800f8a0 <csp_rtable_find+0x90>

		/* Look for exact match */
		if (i->address == addr && i->netmask == netmask) {
 800f832:	68fb      	ldr	r3, [r7, #12]
 800f834:	7a1b      	ldrb	r3, [r3, #8]
 800f836:	79fa      	ldrb	r2, [r7, #7]
 800f838:	429a      	cmp	r2, r3
 800f83a:	d107      	bne.n	800f84c <csp_rtable_find+0x3c>
 800f83c:	68fb      	ldr	r3, [r7, #12]
 800f83e:	7a5b      	ldrb	r3, [r3, #9]
 800f840:	79ba      	ldrb	r2, [r7, #6]
 800f842:	429a      	cmp	r2, r3
 800f844:	d102      	bne.n	800f84c <csp_rtable_find+0x3c>
			best_result = i;
 800f846:	68fb      	ldr	r3, [r7, #12]
 800f848:	617b      	str	r3, [r7, #20]
			break;
 800f84a:	e02c      	b.n	800f8a6 <csp_rtable_find+0x96>
		}

		/* Try a CIDR netmask match */
		if (!exact) {
 800f84c:	797b      	ldrb	r3, [r7, #5]
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d123      	bne.n	800f89a <csp_rtable_find+0x8a>
			uint8_t hostbits = (1 << (CSP_ID_HOST_SIZE - i->netmask)) - 1;
 800f852:	68fb      	ldr	r3, [r7, #12]
 800f854:	7a5b      	ldrb	r3, [r3, #9]
 800f856:	f1c3 0305 	rsb	r3, r3, #5
 800f85a:	2201      	movs	r2, #1
 800f85c:	fa02 f303 	lsl.w	r3, r2, r3
 800f860:	b2db      	uxtb	r3, r3
 800f862:	3b01      	subs	r3, #1
 800f864:	72fb      	strb	r3, [r7, #11]
			uint8_t netbits = ~hostbits;
 800f866:	7afb      	ldrb	r3, [r7, #11]
 800f868:	43db      	mvns	r3, r3
 800f86a:	72bb      	strb	r3, [r7, #10]
			//printf("Netbits %x Hostbits %x\r\n", netbits, hostbits);

			/* Match network addresses */
			uint8_t net_a = i->address & netbits;
 800f86c:	68fb      	ldr	r3, [r7, #12]
 800f86e:	7a1a      	ldrb	r2, [r3, #8]
 800f870:	7abb      	ldrb	r3, [r7, #10]
 800f872:	4013      	ands	r3, r2
 800f874:	727b      	strb	r3, [r7, #9]
			uint8_t net_b = addr & netbits;
 800f876:	79fa      	ldrb	r2, [r7, #7]
 800f878:	7abb      	ldrb	r3, [r7, #10]
 800f87a:	4013      	ands	r3, r2
 800f87c:	723b      	strb	r3, [r7, #8]
			//printf("A: %hhx, B: %hhx\r\n", net_a, net_b);

			/* We have a match */
			if (net_a == net_b) {
 800f87e:	7a7a      	ldrb	r2, [r7, #9]
 800f880:	7a3b      	ldrb	r3, [r7, #8]
 800f882:	429a      	cmp	r2, r3
 800f884:	d109      	bne.n	800f89a <csp_rtable_find+0x8a>
				if (i->netmask >= best_result_mask) {
 800f886:	68fb      	ldr	r3, [r7, #12]
 800f888:	7a5b      	ldrb	r3, [r3, #9]
 800f88a:	7cfa      	ldrb	r2, [r7, #19]
 800f88c:	429a      	cmp	r2, r3
 800f88e:	d804      	bhi.n	800f89a <csp_rtable_find+0x8a>
					//printf("Match best result %u %u\r\n", best_result_mask, i->netmask);
					best_result = i;
 800f890:	68fb      	ldr	r3, [r7, #12]
 800f892:	617b      	str	r3, [r7, #20]
					best_result_mask = i->netmask;
 800f894:	68fb      	ldr	r3, [r7, #12]
 800f896:	7a5b      	ldrb	r3, [r3, #9]
 800f898:	74fb      	strb	r3, [r7, #19]
				}
			}

		}

		i = i->next;
 800f89a:	68fb      	ldr	r3, [r7, #12]
 800f89c:	68db      	ldr	r3, [r3, #12]
 800f89e:	60fb      	str	r3, [r7, #12]
	while(i) {
 800f8a0:	68fb      	ldr	r3, [r7, #12]
 800f8a2:	2b00      	cmp	r3, #0
 800f8a4:	d1c5      	bne.n	800f832 <csp_rtable_find+0x22>
	if (0 && best_result) {
		csp_log_packet("Using routing entry: %u/%u if %s mtu %u",
				best_result->address, best_result->netmask, best_result->route.iface->name, best_result->route.via);
        }

	return best_result;
 800f8a6:	697b      	ldr	r3, [r7, #20]

}
 800f8a8:	4618      	mov	r0, r3
 800f8aa:	371c      	adds	r7, #28
 800f8ac:	46bd      	mov	sp, r7
 800f8ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8b2:	4770      	bx	lr
 800f8b4:	2404404c 	.word	0x2404404c

0800f8b8 <csp_rtable_find_route>:

const csp_route_t * csp_rtable_find_route(uint8_t dest_address)
{
 800f8b8:	b580      	push	{r7, lr}
 800f8ba:	b084      	sub	sp, #16
 800f8bc:	af00      	add	r7, sp, #0
 800f8be:	4603      	mov	r3, r0
 800f8c0:	71fb      	strb	r3, [r7, #7]
    csp_rtable_t * entry = csp_rtable_find(dest_address, CSP_ID_HOST_SIZE, 0);
 800f8c2:	79fb      	ldrb	r3, [r7, #7]
 800f8c4:	2200      	movs	r2, #0
 800f8c6:	2105      	movs	r1, #5
 800f8c8:	4618      	mov	r0, r3
 800f8ca:	f7ff ffa1 	bl	800f810 <csp_rtable_find>
 800f8ce:	60f8      	str	r0, [r7, #12]
    if (entry) {
 800f8d0:	68fb      	ldr	r3, [r7, #12]
 800f8d2:	2b00      	cmp	r3, #0
 800f8d4:	d001      	beq.n	800f8da <csp_rtable_find_route+0x22>
	return &entry->route;
 800f8d6:	68fb      	ldr	r3, [r7, #12]
 800f8d8:	e000      	b.n	800f8dc <csp_rtable_find_route+0x24>
    }
    return NULL;
 800f8da:	2300      	movs	r3, #0
}
 800f8dc:	4618      	mov	r0, r3
 800f8de:	3710      	adds	r7, #16
 800f8e0:	46bd      	mov	sp, r7
 800f8e2:	bd80      	pop	{r7, pc}

0800f8e4 <csp_rtable_set_internal>:

int csp_rtable_set_internal(uint8_t address, uint8_t netmask, csp_iface_t *ifc, uint8_t via) {
 800f8e4:	b580      	push	{r7, lr}
 800f8e6:	b084      	sub	sp, #16
 800f8e8:	af00      	add	r7, sp, #0
 800f8ea:	603a      	str	r2, [r7, #0]
 800f8ec:	461a      	mov	r2, r3
 800f8ee:	4603      	mov	r3, r0
 800f8f0:	71fb      	strb	r3, [r7, #7]
 800f8f2:	460b      	mov	r3, r1
 800f8f4:	71bb      	strb	r3, [r7, #6]
 800f8f6:	4613      	mov	r3, r2
 800f8f8:	717b      	strb	r3, [r7, #5]

	/* First see if the entry exists */
	csp_rtable_t * entry = csp_rtable_find(address, netmask, 1);
 800f8fa:	79b9      	ldrb	r1, [r7, #6]
 800f8fc:	79fb      	ldrb	r3, [r7, #7]
 800f8fe:	2201      	movs	r2, #1
 800f900:	4618      	mov	r0, r3
 800f902:	f7ff ff85 	bl	800f810 <csp_rtable_find>
 800f906:	60f8      	str	r0, [r7, #12]

	/* If not, create a new one */
	if (!entry) {
 800f908:	68fb      	ldr	r3, [r7, #12]
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d122      	bne.n	800f954 <csp_rtable_set_internal+0x70>
		entry = csp_malloc(sizeof(*entry));
 800f90e:	2010      	movs	r0, #16
 800f910:	f7fd fe5a 	bl	800d5c8 <csp_malloc>
 800f914:	60f8      	str	r0, [r7, #12]
		if (entry == NULL) {
 800f916:	68fb      	ldr	r3, [r7, #12]
 800f918:	2b00      	cmp	r3, #0
 800f91a:	d102      	bne.n	800f922 <csp_rtable_set_internal+0x3e>
			return CSP_ERR_NOMEM;
 800f91c:	f04f 33ff 	mov.w	r3, #4294967295
 800f920:	e025      	b.n	800f96e <csp_rtable_set_internal+0x8a>
		}

		entry->next = NULL;
 800f922:	68fb      	ldr	r3, [r7, #12]
 800f924:	2200      	movs	r2, #0
 800f926:	60da      	str	r2, [r3, #12]
		/* Add entry to linked-list */
		if (rtable == NULL) {
 800f928:	4b13      	ldr	r3, [pc, #76]	@ (800f978 <csp_rtable_set_internal+0x94>)
 800f92a:	681b      	ldr	r3, [r3, #0]
 800f92c:	2b00      	cmp	r3, #0
 800f92e:	d103      	bne.n	800f938 <csp_rtable_set_internal+0x54>
			/* This is the first interface to be added */
			rtable = entry;
 800f930:	4a11      	ldr	r2, [pc, #68]	@ (800f978 <csp_rtable_set_internal+0x94>)
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	6013      	str	r3, [r2, #0]
 800f936:	e00d      	b.n	800f954 <csp_rtable_set_internal+0x70>
		} else {
			/* One or more interfaces were already added */
			csp_rtable_t * i = rtable;
 800f938:	4b0f      	ldr	r3, [pc, #60]	@ (800f978 <csp_rtable_set_internal+0x94>)
 800f93a:	681b      	ldr	r3, [r3, #0]
 800f93c:	60bb      	str	r3, [r7, #8]
			while (i->next) {
 800f93e:	e002      	b.n	800f946 <csp_rtable_set_internal+0x62>
				i = i->next;
 800f940:	68bb      	ldr	r3, [r7, #8]
 800f942:	68db      	ldr	r3, [r3, #12]
 800f944:	60bb      	str	r3, [r7, #8]
			while (i->next) {
 800f946:	68bb      	ldr	r3, [r7, #8]
 800f948:	68db      	ldr	r3, [r3, #12]
 800f94a:	2b00      	cmp	r3, #0
 800f94c:	d1f8      	bne.n	800f940 <csp_rtable_set_internal+0x5c>
			}
			i->next = entry;
 800f94e:	68bb      	ldr	r3, [r7, #8]
 800f950:	68fa      	ldr	r2, [r7, #12]
 800f952:	60da      	str	r2, [r3, #12]
		}
	}

	/* Fill in the data */
	entry->address = address;
 800f954:	68fb      	ldr	r3, [r7, #12]
 800f956:	79fa      	ldrb	r2, [r7, #7]
 800f958:	721a      	strb	r2, [r3, #8]
	entry->netmask = netmask;
 800f95a:	68fb      	ldr	r3, [r7, #12]
 800f95c:	79ba      	ldrb	r2, [r7, #6]
 800f95e:	725a      	strb	r2, [r3, #9]
	entry->route.iface = ifc;
 800f960:	68fb      	ldr	r3, [r7, #12]
 800f962:	683a      	ldr	r2, [r7, #0]
 800f964:	601a      	str	r2, [r3, #0]
	entry->route.via = via;
 800f966:	68fb      	ldr	r3, [r7, #12]
 800f968:	797a      	ldrb	r2, [r7, #5]
 800f96a:	711a      	strb	r2, [r3, #4]

	return CSP_ERR_NONE;
 800f96c:	2300      	movs	r3, #0
}
 800f96e:	4618      	mov	r0, r3
 800f970:	3710      	adds	r7, #16
 800f972:	46bd      	mov	sp, r7
 800f974:	bd80      	pop	{r7, pc}
 800f976:	bf00      	nop
 800f978:	2404404c 	.word	0x2404404c

0800f97c <csp_udp_new_packet>:
#include <csp/csp.h>
#include <csp/arch/csp_queue.h>

#include "../csp_conn.h"

void csp_udp_new_packet(csp_conn_t * conn, csp_packet_t * packet) {
 800f97c:	b580      	push	{r7, lr}
 800f97e:	b082      	sub	sp, #8
 800f980:	af00      	add	r7, sp, #0
 800f982:	6078      	str	r0, [r7, #4]
 800f984:	6039      	str	r1, [r7, #0]

	/* Enqueue */
	if (csp_conn_enqueue_packet(conn, packet) < 0) {
 800f986:	687b      	ldr	r3, [r7, #4]
 800f988:	6839      	ldr	r1, [r7, #0]
 800f98a:	4618      	mov	r0, r3
 800f98c:	f7fe f9a4 	bl	800dcd8 <csp_conn_enqueue_packet>
 800f990:	4603      	mov	r3, r0
 800f992:	2b00      	cmp	r3, #0
 800f994:	da0b      	bge.n	800f9ae <csp_udp_new_packet+0x32>
		csp_log_error("Connection buffer queue full!");
 800f996:	4b16      	ldr	r3, [pc, #88]	@ (800f9f0 <csp_udp_new_packet+0x74>)
 800f998:	781b      	ldrb	r3, [r3, #0]
 800f99a:	2b00      	cmp	r3, #0
 800f99c:	d003      	beq.n	800f9a6 <csp_udp_new_packet+0x2a>
 800f99e:	4915      	ldr	r1, [pc, #84]	@ (800f9f4 <csp_udp_new_packet+0x78>)
 800f9a0:	2000      	movs	r0, #0
 800f9a2:	f7fe fd05 	bl	800e3b0 <do_csp_debug>
		csp_buffer_free(packet);
 800f9a6:	6838      	ldr	r0, [r7, #0]
 800f9a8:	f7fe f8fa 	bl	800dba0 <csp_buffer_free>
		return;
 800f9ac:	e01d      	b.n	800f9ea <csp_udp_new_packet+0x6e>
	}

	/* Try to queue up the new connection pointer */
	if (conn->socket != NULL) {
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	691b      	ldr	r3, [r3, #16]
 800f9b2:	2b00      	cmp	r3, #0
 800f9b4:	d019      	beq.n	800f9ea <csp_udp_new_packet+0x6e>
		if (csp_queue_enqueue(conn->socket, &conn, 0) != CSP_QUEUE_OK) {
 800f9b6:	687b      	ldr	r3, [r7, #4]
 800f9b8:	691b      	ldr	r3, [r3, #16]
 800f9ba:	1d39      	adds	r1, r7, #4
 800f9bc:	2200      	movs	r2, #0
 800f9be:	4618      	mov	r0, r3
 800f9c0:	f7fd fe4f 	bl	800d662 <csp_queue_enqueue>
 800f9c4:	4603      	mov	r3, r0
 800f9c6:	2b01      	cmp	r3, #1
 800f9c8:	d00c      	beq.n	800f9e4 <csp_udp_new_packet+0x68>
			csp_log_warn("Warning socket connection queue full");
 800f9ca:	4b09      	ldr	r3, [pc, #36]	@ (800f9f0 <csp_udp_new_packet+0x74>)
 800f9cc:	785b      	ldrb	r3, [r3, #1]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d003      	beq.n	800f9da <csp_udp_new_packet+0x5e>
 800f9d2:	4909      	ldr	r1, [pc, #36]	@ (800f9f8 <csp_udp_new_packet+0x7c>)
 800f9d4:	2001      	movs	r0, #1
 800f9d6:	f7fe fceb 	bl	800e3b0 <do_csp_debug>
			csp_close(conn);
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	4618      	mov	r0, r3
 800f9de:	f7fe fb82 	bl	800e0e6 <csp_close>
			return;
 800f9e2:	e002      	b.n	800f9ea <csp_udp_new_packet+0x6e>
		}

		/* Ensure that this connection will not be posted to this socket again */
		conn->socket = NULL;
 800f9e4:	687b      	ldr	r3, [r7, #4]
 800f9e6:	2200      	movs	r2, #0
 800f9e8:	611a      	str	r2, [r3, #16]
	}

}
 800f9ea:	3708      	adds	r7, #8
 800f9ec:	46bd      	mov	sp, r7
 800f9ee:	bd80      	pop	{r7, pc}
 800f9f0:	24000090 	.word	0x24000090
 800f9f4:	0802193c 	.word	0x0802193c
 800f9f8:	0802195c 	.word	0x0802195c

0800f9fc <RingBuffer_Create>:

#include "ring_buffer.h"

void RingBuffer_Create(s_RingBufferType *rb, uint32_t id, const char *name,
                         RingBufElement *buffer, RingBufCtr max_size)
{
 800f9fc:	b580      	push	{r7, lr}
 800f9fe:	b088      	sub	sp, #32
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	60f8      	str	r0, [r7, #12]
 800fa04:	60b9      	str	r1, [r7, #8]
 800fa06:	607a      	str	r2, [r7, #4]
 800fa08:	603b      	str	r3, [r7, #0]
    rb->id = id;
 800fa0a:	68fb      	ldr	r3, [r7, #12]
 800fa0c:	68ba      	ldr	r2, [r7, #8]
 800fa0e:	601a      	str	r2, [r3, #0]

    strncpy(rb->name, name, RINGBUFFER_NAME_MAX_LEN - 1);
 800fa10:	68fb      	ldr	r3, [r7, #12]
 800fa12:	3304      	adds	r3, #4
 800fa14:	221f      	movs	r2, #31
 800fa16:	6879      	ldr	r1, [r7, #4]
 800fa18:	4618      	mov	r0, r3
 800fa1a:	f00f f895 	bl	801eb48 <strncpy>
    rb->name[RINGBUFFER_NAME_MAX_LEN - 1] = '\0';
 800fa1e:	68fb      	ldr	r3, [r7, #12]
 800fa20:	2200      	movs	r2, #0
 800fa22:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

    rb->buffer = buffer;
 800fa26:	68fb      	ldr	r3, [r7, #12]
 800fa28:	683a      	ldr	r2, [r7, #0]
 800fa2a:	625a      	str	r2, [r3, #36]	@ 0x24
    rb->max_size = max_size;
 800fa2c:	68fb      	ldr	r3, [r7, #12]
 800fa2e:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800fa30:	851a      	strh	r2, [r3, #40]	@ 0x28

    atomic_store_explicit(&rb->head, 0U, memory_order_release);
 800fa32:	68fb      	ldr	r3, [r7, #12]
 800fa34:	332a      	adds	r3, #42	@ 0x2a
 800fa36:	61fb      	str	r3, [r7, #28]
 800fa38:	2300      	movs	r3, #0
 800fa3a:	82fb      	strh	r3, [r7, #22]
 800fa3c:	8afa      	ldrh	r2, [r7, #22]
 800fa3e:	69fb      	ldr	r3, [r7, #28]
 800fa40:	f3bf 8f5b 	dmb	ish
 800fa44:	801a      	strh	r2, [r3, #0]
    atomic_store_explicit(&rb->tail, 0U, memory_order_release);
 800fa46:	68fb      	ldr	r3, [r7, #12]
 800fa48:	332c      	adds	r3, #44	@ 0x2c
 800fa4a:	61bb      	str	r3, [r7, #24]
 800fa4c:	2300      	movs	r3, #0
 800fa4e:	82bb      	strh	r3, [r7, #20]
 800fa50:	8aba      	ldrh	r2, [r7, #20]
 800fa52:	69bb      	ldr	r3, [r7, #24]
 800fa54:	f3bf 8f5b 	dmb	ish
 800fa58:	801a      	strh	r2, [r3, #0]
}
 800fa5a:	bf00      	nop
 800fa5c:	3720      	adds	r7, #32
 800fa5e:	46bd      	mov	sp, r7
 800fa60:	bd80      	pop	{r7, pc}

0800fa62 <RingBuffer_Put>:

_Bool RingBuffer_Put(s_RingBufferType * const rb, RingBufElement const el)
{
 800fa62:	b480      	push	{r7}
 800fa64:	b08b      	sub	sp, #44	@ 0x2c
 800fa66:	af00      	add	r7, sp, #0
 800fa68:	6078      	str	r0, [r7, #4]
 800fa6a:	460b      	mov	r3, r1
 800fa6c:	70fb      	strb	r3, [r7, #3]
//	__disable_irq();
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_relaxed) + 1U;
 800fa6e:	687b      	ldr	r3, [r7, #4]
 800fa70:	332a      	adds	r3, #42	@ 0x2a
 800fa72:	623b      	str	r3, [r7, #32]
 800fa74:	6a3b      	ldr	r3, [r7, #32]
 800fa76:	881b      	ldrh	r3, [r3, #0]
 800fa78:	b29b      	uxth	r3, r3
 800fa7a:	81fb      	strh	r3, [r7, #14]
 800fa7c:	89fb      	ldrh	r3, [r7, #14]
 800fa7e:	3301      	adds	r3, #1
 800fa80:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if (head == rb->max_size)
 800fa82:	687b      	ldr	r3, [r7, #4]
 800fa84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fa86:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800fa88:	429a      	cmp	r2, r3
 800fa8a:	d101      	bne.n	800fa90 <RingBuffer_Put+0x2e>
    {
        head = 0U;
 800fa8c:	2300      	movs	r3, #0
 800fa8e:	84fb      	strh	r3, [r7, #38]	@ 0x26
    }

    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_acquire);
 800fa90:	687b      	ldr	r3, [r7, #4]
 800fa92:	332c      	adds	r3, #44	@ 0x2c
 800fa94:	61fb      	str	r3, [r7, #28]
 800fa96:	69fb      	ldr	r3, [r7, #28]
 800fa98:	881b      	ldrh	r3, [r3, #0]
 800fa9a:	f3bf 8f5b 	dmb	ish
 800fa9e:	b29b      	uxth	r3, r3
 800faa0:	81bb      	strh	r3, [r7, #12]
 800faa2:	89bb      	ldrh	r3, [r7, #12]
 800faa4:	837b      	strh	r3, [r7, #26]
    if (head != tail) // buffer NOT full?
 800faa6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800faa8:	8b7b      	ldrh	r3, [r7, #26]
 800faaa:	429a      	cmp	r2, r3
 800faac:	d018      	beq.n	800fae0 <RingBuffer_Put+0x7e>
    {
        rb->buffer[atomic_load_explicit(&rb->head, memory_order_relaxed)] = el;
 800faae:	687b      	ldr	r3, [r7, #4]
 800fab0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fab2:	687a      	ldr	r2, [r7, #4]
 800fab4:	322a      	adds	r2, #42	@ 0x2a
 800fab6:	617a      	str	r2, [r7, #20]
 800fab8:	697a      	ldr	r2, [r7, #20]
 800faba:	8812      	ldrh	r2, [r2, #0]
 800fabc:	b292      	uxth	r2, r2
 800fabe:	817a      	strh	r2, [r7, #10]
 800fac0:	897a      	ldrh	r2, [r7, #10]
 800fac2:	4413      	add	r3, r2
 800fac4:	78fa      	ldrb	r2, [r7, #3]
 800fac6:	701a      	strb	r2, [r3, #0]
        atomic_store_explicit(&rb->head, head, memory_order_release);
 800fac8:	687b      	ldr	r3, [r7, #4]
 800faca:	332a      	adds	r3, #42	@ 0x2a
 800facc:	613b      	str	r3, [r7, #16]
 800face:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fad0:	813b      	strh	r3, [r7, #8]
 800fad2:	893a      	ldrh	r2, [r7, #8]
 800fad4:	693b      	ldr	r3, [r7, #16]
 800fad6:	f3bf 8f5b 	dmb	ish
 800fada:	801a      	strh	r2, [r3, #0]
//        __enable_irq();
        return true;
 800fadc:	2301      	movs	r3, #1
 800fade:	e000      	b.n	800fae2 <RingBuffer_Put+0x80>
    }
    else
    {
//    	__enable_irq();
        return false;
 800fae0:	2300      	movs	r3, #0
    }
}
 800fae2:	4618      	mov	r0, r3
 800fae4:	372c      	adds	r7, #44	@ 0x2c
 800fae6:	46bd      	mov	sp, r7
 800fae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800faec:	4770      	bx	lr

0800faee <RingBuffer_Get>:

_Bool RingBuffer_Get(s_RingBufferType * const rb, RingBufElement *pel)
{
 800faee:	b480      	push	{r7}
 800faf0:	b08b      	sub	sp, #44	@ 0x2c
 800faf2:	af00      	add	r7, sp, #0
 800faf4:	6078      	str	r0, [r7, #4]
 800faf6:	6039      	str	r1, [r7, #0]
//	__disable_irq();
    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_relaxed);
 800faf8:	687b      	ldr	r3, [r7, #4]
 800fafa:	332c      	adds	r3, #44	@ 0x2c
 800fafc:	623b      	str	r3, [r7, #32]
 800fafe:	6a3b      	ldr	r3, [r7, #32]
 800fb00:	881b      	ldrh	r3, [r3, #0]
 800fb02:	b29b      	uxth	r3, r3
 800fb04:	827b      	strh	r3, [r7, #18]
 800fb06:	8a7b      	ldrh	r3, [r7, #18]
 800fb08:	84fb      	strh	r3, [r7, #38]	@ 0x26
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_acquire);
 800fb0a:	687b      	ldr	r3, [r7, #4]
 800fb0c:	332a      	adds	r3, #42	@ 0x2a
 800fb0e:	61fb      	str	r3, [r7, #28]
 800fb10:	69fb      	ldr	r3, [r7, #28]
 800fb12:	881b      	ldrh	r3, [r3, #0]
 800fb14:	f3bf 8f5b 	dmb	ish
 800fb18:	b29b      	uxth	r3, r3
 800fb1a:	823b      	strh	r3, [r7, #16]
 800fb1c:	8a3b      	ldrh	r3, [r7, #16]
 800fb1e:	837b      	strh	r3, [r7, #26]
    if (head != tail)  // buffer NOT empty?
 800fb20:	8b7a      	ldrh	r2, [r7, #26]
 800fb22:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fb24:	429a      	cmp	r2, r3
 800fb26:	d01c      	beq.n	800fb62 <RingBuffer_Get+0x74>
    {
        *pel = rb->buffer[tail];
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fb2c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fb2e:	4413      	add	r3, r2
 800fb30:	781a      	ldrb	r2, [r3, #0]
 800fb32:	683b      	ldr	r3, [r7, #0]
 800fb34:	701a      	strb	r2, [r3, #0]
        ++tail;
 800fb36:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fb38:	3301      	adds	r3, #1
 800fb3a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        if (tail == rb->max_size)
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800fb40:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800fb42:	429a      	cmp	r2, r3
 800fb44:	d101      	bne.n	800fb4a <RingBuffer_Get+0x5c>
        {
            tail = 0U;
 800fb46:	2300      	movs	r3, #0
 800fb48:	84fb      	strh	r3, [r7, #38]	@ 0x26
        }
        atomic_store_explicit(&rb->tail, tail, memory_order_release);
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	332c      	adds	r3, #44	@ 0x2c
 800fb4e:	617b      	str	r3, [r7, #20]
 800fb50:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800fb52:	81fb      	strh	r3, [r7, #14]
 800fb54:	89fa      	ldrh	r2, [r7, #14]
 800fb56:	697b      	ldr	r3, [r7, #20]
 800fb58:	f3bf 8f5b 	dmb	ish
 800fb5c:	801a      	strh	r2, [r3, #0]
//    	__enable_irq();
        return true;
 800fb5e:	2301      	movs	r3, #1
 800fb60:	e000      	b.n	800fb64 <RingBuffer_Get+0x76>
    }
    else
    {
//    	__enable_irq();
        return false;
 800fb62:	2300      	movs	r3, #0
    }
}
 800fb64:	4618      	mov	r0, r3
 800fb66:	372c      	adds	r7, #44	@ 0x2c
 800fb68:	46bd      	mov	sp, r7
 800fb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb6e:	4770      	bx	lr

0800fb70 <RingBuffer_IsDataAvailable>:
    }
    return rb->buffer[tail];
}

_Bool RingBuffer_IsDataAvailable(s_RingBufferType * const rb)
{
 800fb70:	b480      	push	{r7}
 800fb72:	b089      	sub	sp, #36	@ 0x24
 800fb74:	af00      	add	r7, sp, #0
 800fb76:	6078      	str	r0, [r7, #4]
    RingBufCtr head = atomic_load_explicit(&rb->head, memory_order_acquire);
 800fb78:	687b      	ldr	r3, [r7, #4]
 800fb7a:	332a      	adds	r3, #42	@ 0x2a
 800fb7c:	61fb      	str	r3, [r7, #28]
 800fb7e:	69fb      	ldr	r3, [r7, #28]
 800fb80:	881b      	ldrh	r3, [r3, #0]
 800fb82:	f3bf 8f5b 	dmb	ish
 800fb86:	b29b      	uxth	r3, r3
 800fb88:	823b      	strh	r3, [r7, #16]
 800fb8a:	8a3b      	ldrh	r3, [r7, #16]
 800fb8c:	837b      	strh	r3, [r7, #26]
    RingBufCtr tail = atomic_load_explicit(&rb->tail, memory_order_relaxed);
 800fb8e:	687b      	ldr	r3, [r7, #4]
 800fb90:	332c      	adds	r3, #44	@ 0x2c
 800fb92:	617b      	str	r3, [r7, #20]
 800fb94:	697b      	ldr	r3, [r7, #20]
 800fb96:	881b      	ldrh	r3, [r3, #0]
 800fb98:	b29b      	uxth	r3, r3
 800fb9a:	81fb      	strh	r3, [r7, #14]
 800fb9c:	89fb      	ldrh	r3, [r7, #14]
 800fb9e:	827b      	strh	r3, [r7, #18]
    return (head != tail);
 800fba0:	8b7a      	ldrh	r2, [r7, #26]
 800fba2:	8a7b      	ldrh	r3, [r7, #18]
 800fba4:	429a      	cmp	r2, r3
 800fba6:	bf14      	ite	ne
 800fba8:	2301      	movne	r3, #1
 800fbaa:	2300      	moveq	r3, #0
 800fbac:	b2db      	uxtb	r3, r3
}
 800fbae:	4618      	mov	r0, r3
 800fbb0:	3724      	adds	r7, #36	@ 0x24
 800fbb2:	46bd      	mov	sp, r7
 800fbb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbb8:	4770      	bx	lr
	...

0800fbbc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800fbbc:	b580      	push	{r7, lr}
 800fbbe:	b082      	sub	sp, #8
 800fbc0:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800fbc2:	2003      	movs	r0, #3
 800fbc4:	f000 f933 	bl	800fe2e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 800fbc8:	f005 f8c2 	bl	8014d50 <HAL_RCC_GetSysClockFreq>
 800fbcc:	4602      	mov	r2, r0
 800fbce:	4b15      	ldr	r3, [pc, #84]	@ (800fc24 <HAL_Init+0x68>)
 800fbd0:	699b      	ldr	r3, [r3, #24]
 800fbd2:	0a1b      	lsrs	r3, r3, #8
 800fbd4:	f003 030f 	and.w	r3, r3, #15
 800fbd8:	4913      	ldr	r1, [pc, #76]	@ (800fc28 <HAL_Init+0x6c>)
 800fbda:	5ccb      	ldrb	r3, [r1, r3]
 800fbdc:	f003 031f 	and.w	r3, r3, #31
 800fbe0:	fa22 f303 	lsr.w	r3, r2, r3
 800fbe4:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800fbe6:	4b0f      	ldr	r3, [pc, #60]	@ (800fc24 <HAL_Init+0x68>)
 800fbe8:	699b      	ldr	r3, [r3, #24]
 800fbea:	f003 030f 	and.w	r3, r3, #15
 800fbee:	4a0e      	ldr	r2, [pc, #56]	@ (800fc28 <HAL_Init+0x6c>)
 800fbf0:	5cd3      	ldrb	r3, [r2, r3]
 800fbf2:	f003 031f 	and.w	r3, r3, #31
 800fbf6:	687a      	ldr	r2, [r7, #4]
 800fbf8:	fa22 f303 	lsr.w	r3, r2, r3
 800fbfc:	4a0b      	ldr	r2, [pc, #44]	@ (800fc2c <HAL_Init+0x70>)
 800fbfe:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800fc00:	4a0b      	ldr	r2, [pc, #44]	@ (800fc30 <HAL_Init+0x74>)
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800fc06:	200f      	movs	r0, #15
 800fc08:	f7f2 f8d2 	bl	8001db0 <HAL_InitTick>
 800fc0c:	4603      	mov	r3, r0
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d001      	beq.n	800fc16 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800fc12:	2301      	movs	r3, #1
 800fc14:	e002      	b.n	800fc1c <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800fc16:	f7f1 ff89 	bl	8001b2c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800fc1a:	2300      	movs	r3, #0
}
 800fc1c:	4618      	mov	r0, r3
 800fc1e:	3708      	adds	r7, #8
 800fc20:	46bd      	mov	sp, r7
 800fc22:	bd80      	pop	{r7, pc}
 800fc24:	58024400 	.word	0x58024400
 800fc28:	08021a3c 	.word	0x08021a3c
 800fc2c:	24000004 	.word	0x24000004
 800fc30:	24000000 	.word	0x24000000

0800fc34 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800fc34:	b480      	push	{r7}
 800fc36:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800fc38:	4b06      	ldr	r3, [pc, #24]	@ (800fc54 <HAL_IncTick+0x20>)
 800fc3a:	781b      	ldrb	r3, [r3, #0]
 800fc3c:	461a      	mov	r2, r3
 800fc3e:	4b06      	ldr	r3, [pc, #24]	@ (800fc58 <HAL_IncTick+0x24>)
 800fc40:	681b      	ldr	r3, [r3, #0]
 800fc42:	4413      	add	r3, r2
 800fc44:	4a04      	ldr	r2, [pc, #16]	@ (800fc58 <HAL_IncTick+0x24>)
 800fc46:	6013      	str	r3, [r2, #0]
}
 800fc48:	bf00      	nop
 800fc4a:	46bd      	mov	sp, r7
 800fc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc50:	4770      	bx	lr
 800fc52:	bf00      	nop
 800fc54:	240000dc 	.word	0x240000dc
 800fc58:	24044050 	.word	0x24044050

0800fc5c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800fc5c:	b480      	push	{r7}
 800fc5e:	af00      	add	r7, sp, #0
  return uwTick;
 800fc60:	4b03      	ldr	r3, [pc, #12]	@ (800fc70 <HAL_GetTick+0x14>)
 800fc62:	681b      	ldr	r3, [r3, #0]
}
 800fc64:	4618      	mov	r0, r3
 800fc66:	46bd      	mov	sp, r7
 800fc68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fc6c:	4770      	bx	lr
 800fc6e:	bf00      	nop
 800fc70:	24044050 	.word	0x24044050

0800fc74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800fc74:	b580      	push	{r7, lr}
 800fc76:	b084      	sub	sp, #16
 800fc78:	af00      	add	r7, sp, #0
 800fc7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800fc7c:	f7ff ffee 	bl	800fc5c <HAL_GetTick>
 800fc80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800fc86:	68fb      	ldr	r3, [r7, #12]
 800fc88:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fc8c:	d005      	beq.n	800fc9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800fc8e:	4b0a      	ldr	r3, [pc, #40]	@ (800fcb8 <HAL_Delay+0x44>)
 800fc90:	781b      	ldrb	r3, [r3, #0]
 800fc92:	461a      	mov	r2, r3
 800fc94:	68fb      	ldr	r3, [r7, #12]
 800fc96:	4413      	add	r3, r2
 800fc98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800fc9a:	bf00      	nop
 800fc9c:	f7ff ffde 	bl	800fc5c <HAL_GetTick>
 800fca0:	4602      	mov	r2, r0
 800fca2:	68bb      	ldr	r3, [r7, #8]
 800fca4:	1ad3      	subs	r3, r2, r3
 800fca6:	68fa      	ldr	r2, [r7, #12]
 800fca8:	429a      	cmp	r2, r3
 800fcaa:	d8f7      	bhi.n	800fc9c <HAL_Delay+0x28>
  {
  }
}
 800fcac:	bf00      	nop
 800fcae:	bf00      	nop
 800fcb0:	3710      	adds	r7, #16
 800fcb2:	46bd      	mov	sp, r7
 800fcb4:	bd80      	pop	{r7, pc}
 800fcb6:	bf00      	nop
 800fcb8:	240000dc 	.word	0x240000dc

0800fcbc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 800fcbc:	b480      	push	{r7}
 800fcbe:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800fcc0:	4b03      	ldr	r3, [pc, #12]	@ (800fcd0 <HAL_GetREVID+0x14>)
 800fcc2:	681b      	ldr	r3, [r3, #0]
 800fcc4:	0c1b      	lsrs	r3, r3, #16
}
 800fcc6:	4618      	mov	r0, r3
 800fcc8:	46bd      	mov	sp, r7
 800fcca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcce:	4770      	bx	lr
 800fcd0:	5c001000 	.word	0x5c001000

0800fcd4 <__NVIC_SetPriorityGrouping>:
{
 800fcd4:	b480      	push	{r7}
 800fcd6:	b085      	sub	sp, #20
 800fcd8:	af00      	add	r7, sp, #0
 800fcda:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800fcdc:	687b      	ldr	r3, [r7, #4]
 800fcde:	f003 0307 	and.w	r3, r3, #7
 800fce2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800fce4:	4b0b      	ldr	r3, [pc, #44]	@ (800fd14 <__NVIC_SetPriorityGrouping+0x40>)
 800fce6:	68db      	ldr	r3, [r3, #12]
 800fce8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800fcea:	68ba      	ldr	r2, [r7, #8]
 800fcec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800fcf0:	4013      	ands	r3, r2
 800fcf2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800fcf4:	68fb      	ldr	r3, [r7, #12]
 800fcf6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800fcf8:	68bb      	ldr	r3, [r7, #8]
 800fcfa:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800fcfc:	4b06      	ldr	r3, [pc, #24]	@ (800fd18 <__NVIC_SetPriorityGrouping+0x44>)
 800fcfe:	4313      	orrs	r3, r2
 800fd00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800fd02:	4a04      	ldr	r2, [pc, #16]	@ (800fd14 <__NVIC_SetPriorityGrouping+0x40>)
 800fd04:	68bb      	ldr	r3, [r7, #8]
 800fd06:	60d3      	str	r3, [r2, #12]
}
 800fd08:	bf00      	nop
 800fd0a:	3714      	adds	r7, #20
 800fd0c:	46bd      	mov	sp, r7
 800fd0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd12:	4770      	bx	lr
 800fd14:	e000ed00 	.word	0xe000ed00
 800fd18:	05fa0000 	.word	0x05fa0000

0800fd1c <__NVIC_GetPriorityGrouping>:
{
 800fd1c:	b480      	push	{r7}
 800fd1e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800fd20:	4b04      	ldr	r3, [pc, #16]	@ (800fd34 <__NVIC_GetPriorityGrouping+0x18>)
 800fd22:	68db      	ldr	r3, [r3, #12]
 800fd24:	0a1b      	lsrs	r3, r3, #8
 800fd26:	f003 0307 	and.w	r3, r3, #7
}
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	46bd      	mov	sp, r7
 800fd2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd32:	4770      	bx	lr
 800fd34:	e000ed00 	.word	0xe000ed00

0800fd38 <__NVIC_EnableIRQ>:
{
 800fd38:	b480      	push	{r7}
 800fd3a:	b083      	sub	sp, #12
 800fd3c:	af00      	add	r7, sp, #0
 800fd3e:	4603      	mov	r3, r0
 800fd40:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800fd42:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fd46:	2b00      	cmp	r3, #0
 800fd48:	db0b      	blt.n	800fd62 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800fd4a:	88fb      	ldrh	r3, [r7, #6]
 800fd4c:	f003 021f 	and.w	r2, r3, #31
 800fd50:	4907      	ldr	r1, [pc, #28]	@ (800fd70 <__NVIC_EnableIRQ+0x38>)
 800fd52:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fd56:	095b      	lsrs	r3, r3, #5
 800fd58:	2001      	movs	r0, #1
 800fd5a:	fa00 f202 	lsl.w	r2, r0, r2
 800fd5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800fd62:	bf00      	nop
 800fd64:	370c      	adds	r7, #12
 800fd66:	46bd      	mov	sp, r7
 800fd68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fd6c:	4770      	bx	lr
 800fd6e:	bf00      	nop
 800fd70:	e000e100 	.word	0xe000e100

0800fd74 <__NVIC_SetPriority>:
{
 800fd74:	b480      	push	{r7}
 800fd76:	b083      	sub	sp, #12
 800fd78:	af00      	add	r7, sp, #0
 800fd7a:	4603      	mov	r3, r0
 800fd7c:	6039      	str	r1, [r7, #0]
 800fd7e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800fd80:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fd84:	2b00      	cmp	r3, #0
 800fd86:	db0a      	blt.n	800fd9e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fd88:	683b      	ldr	r3, [r7, #0]
 800fd8a:	b2da      	uxtb	r2, r3
 800fd8c:	490c      	ldr	r1, [pc, #48]	@ (800fdc0 <__NVIC_SetPriority+0x4c>)
 800fd8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fd92:	0112      	lsls	r2, r2, #4
 800fd94:	b2d2      	uxtb	r2, r2
 800fd96:	440b      	add	r3, r1
 800fd98:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800fd9c:	e00a      	b.n	800fdb4 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800fd9e:	683b      	ldr	r3, [r7, #0]
 800fda0:	b2da      	uxtb	r2, r3
 800fda2:	4908      	ldr	r1, [pc, #32]	@ (800fdc4 <__NVIC_SetPriority+0x50>)
 800fda4:	88fb      	ldrh	r3, [r7, #6]
 800fda6:	f003 030f 	and.w	r3, r3, #15
 800fdaa:	3b04      	subs	r3, #4
 800fdac:	0112      	lsls	r2, r2, #4
 800fdae:	b2d2      	uxtb	r2, r2
 800fdb0:	440b      	add	r3, r1
 800fdb2:	761a      	strb	r2, [r3, #24]
}
 800fdb4:	bf00      	nop
 800fdb6:	370c      	adds	r7, #12
 800fdb8:	46bd      	mov	sp, r7
 800fdba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdbe:	4770      	bx	lr
 800fdc0:	e000e100 	.word	0xe000e100
 800fdc4:	e000ed00 	.word	0xe000ed00

0800fdc8 <NVIC_EncodePriority>:
{
 800fdc8:	b480      	push	{r7}
 800fdca:	b089      	sub	sp, #36	@ 0x24
 800fdcc:	af00      	add	r7, sp, #0
 800fdce:	60f8      	str	r0, [r7, #12]
 800fdd0:	60b9      	str	r1, [r7, #8]
 800fdd2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800fdd4:	68fb      	ldr	r3, [r7, #12]
 800fdd6:	f003 0307 	and.w	r3, r3, #7
 800fdda:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800fddc:	69fb      	ldr	r3, [r7, #28]
 800fdde:	f1c3 0307 	rsb	r3, r3, #7
 800fde2:	2b04      	cmp	r3, #4
 800fde4:	bf28      	it	cs
 800fde6:	2304      	movcs	r3, #4
 800fde8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800fdea:	69fb      	ldr	r3, [r7, #28]
 800fdec:	3304      	adds	r3, #4
 800fdee:	2b06      	cmp	r3, #6
 800fdf0:	d902      	bls.n	800fdf8 <NVIC_EncodePriority+0x30>
 800fdf2:	69fb      	ldr	r3, [r7, #28]
 800fdf4:	3b03      	subs	r3, #3
 800fdf6:	e000      	b.n	800fdfa <NVIC_EncodePriority+0x32>
 800fdf8:	2300      	movs	r3, #0
 800fdfa:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800fdfc:	f04f 32ff 	mov.w	r2, #4294967295
 800fe00:	69bb      	ldr	r3, [r7, #24]
 800fe02:	fa02 f303 	lsl.w	r3, r2, r3
 800fe06:	43da      	mvns	r2, r3
 800fe08:	68bb      	ldr	r3, [r7, #8]
 800fe0a:	401a      	ands	r2, r3
 800fe0c:	697b      	ldr	r3, [r7, #20]
 800fe0e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800fe10:	f04f 31ff 	mov.w	r1, #4294967295
 800fe14:	697b      	ldr	r3, [r7, #20]
 800fe16:	fa01 f303 	lsl.w	r3, r1, r3
 800fe1a:	43d9      	mvns	r1, r3
 800fe1c:	687b      	ldr	r3, [r7, #4]
 800fe1e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800fe20:	4313      	orrs	r3, r2
}
 800fe22:	4618      	mov	r0, r3
 800fe24:	3724      	adds	r7, #36	@ 0x24
 800fe26:	46bd      	mov	sp, r7
 800fe28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fe2c:	4770      	bx	lr

0800fe2e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800fe2e:	b580      	push	{r7, lr}
 800fe30:	b082      	sub	sp, #8
 800fe32:	af00      	add	r7, sp, #0
 800fe34:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800fe36:	6878      	ldr	r0, [r7, #4]
 800fe38:	f7ff ff4c 	bl	800fcd4 <__NVIC_SetPriorityGrouping>
}
 800fe3c:	bf00      	nop
 800fe3e:	3708      	adds	r7, #8
 800fe40:	46bd      	mov	sp, r7
 800fe42:	bd80      	pop	{r7, pc}

0800fe44 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800fe44:	b580      	push	{r7, lr}
 800fe46:	b086      	sub	sp, #24
 800fe48:	af00      	add	r7, sp, #0
 800fe4a:	4603      	mov	r3, r0
 800fe4c:	60b9      	str	r1, [r7, #8]
 800fe4e:	607a      	str	r2, [r7, #4]
 800fe50:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800fe52:	f7ff ff63 	bl	800fd1c <__NVIC_GetPriorityGrouping>
 800fe56:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800fe58:	687a      	ldr	r2, [r7, #4]
 800fe5a:	68b9      	ldr	r1, [r7, #8]
 800fe5c:	6978      	ldr	r0, [r7, #20]
 800fe5e:	f7ff ffb3 	bl	800fdc8 <NVIC_EncodePriority>
 800fe62:	4602      	mov	r2, r0
 800fe64:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800fe68:	4611      	mov	r1, r2
 800fe6a:	4618      	mov	r0, r3
 800fe6c:	f7ff ff82 	bl	800fd74 <__NVIC_SetPriority>
}
 800fe70:	bf00      	nop
 800fe72:	3718      	adds	r7, #24
 800fe74:	46bd      	mov	sp, r7
 800fe76:	bd80      	pop	{r7, pc}

0800fe78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800fe78:	b580      	push	{r7, lr}
 800fe7a:	b082      	sub	sp, #8
 800fe7c:	af00      	add	r7, sp, #0
 800fe7e:	4603      	mov	r3, r0
 800fe80:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800fe82:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800fe86:	4618      	mov	r0, r3
 800fe88:	f7ff ff56 	bl	800fd38 <__NVIC_EnableIRQ>
}
 800fe8c:	bf00      	nop
 800fe8e:	3708      	adds	r7, #8
 800fe90:	46bd      	mov	sp, r7
 800fe92:	bd80      	pop	{r7, pc}

0800fe94 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 800fe94:	b580      	push	{r7, lr}
 800fe96:	b098      	sub	sp, #96	@ 0x60
 800fe98:	af00      	add	r7, sp, #0
 800fe9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 800fe9c:	4a84      	ldr	r2, [pc, #528]	@ (80100b0 <HAL_FDCAN_Init+0x21c>)
 800fe9e:	f107 030c 	add.w	r3, r7, #12
 800fea2:	4611      	mov	r1, r2
 800fea4:	224c      	movs	r2, #76	@ 0x4c
 800fea6:	4618      	mov	r0, r3
 800fea8:	f00e fed5 	bl	801ec56 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 800feac:	687b      	ldr	r3, [r7, #4]
 800feae:	2b00      	cmp	r3, #0
 800feb0:	d101      	bne.n	800feb6 <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 800feb2:	2301      	movs	r3, #1
 800feb4:	e1c6      	b.n	8010244 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800feb6:	687b      	ldr	r3, [r7, #4]
 800feb8:	681b      	ldr	r3, [r3, #0]
 800feba:	4a7e      	ldr	r2, [pc, #504]	@ (80100b4 <HAL_FDCAN_Init+0x220>)
 800febc:	4293      	cmp	r3, r2
 800febe:	d106      	bne.n	800fece <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	681b      	ldr	r3, [r3, #0]
 800fec4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800fec8:	461a      	mov	r2, r3
 800feca:	687b      	ldr	r3, [r7, #4]
 800fecc:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 800fece:	687b      	ldr	r3, [r7, #4]
 800fed0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800fed4:	b2db      	uxtb	r3, r3
 800fed6:	2b00      	cmp	r3, #0
 800fed8:	d106      	bne.n	800fee8 <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800feda:	687b      	ldr	r3, [r7, #4]
 800fedc:	2200      	movs	r2, #0
 800fede:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 800fee2:	6878      	ldr	r0, [r7, #4]
 800fee4:	f7f1 fe3c 	bl	8001b60 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	681b      	ldr	r3, [r3, #0]
 800feec:	699a      	ldr	r2, [r3, #24]
 800feee:	687b      	ldr	r3, [r7, #4]
 800fef0:	681b      	ldr	r3, [r3, #0]
 800fef2:	f022 0210 	bic.w	r2, r2, #16
 800fef6:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800fef8:	f7ff feb0 	bl	800fc5c <HAL_GetTick>
 800fefc:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800fefe:	e014      	b.n	800ff2a <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800ff00:	f7ff feac 	bl	800fc5c <HAL_GetTick>
 800ff04:	4602      	mov	r2, r0
 800ff06:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ff08:	1ad3      	subs	r3, r2, r3
 800ff0a:	2b0a      	cmp	r3, #10
 800ff0c:	d90d      	bls.n	800ff2a <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800ff0e:	687b      	ldr	r3, [r7, #4]
 800ff10:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ff14:	f043 0201 	orr.w	r2, r3, #1
 800ff18:	687b      	ldr	r3, [r7, #4]
 800ff1a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	2203      	movs	r2, #3
 800ff22:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800ff26:	2301      	movs	r3, #1
 800ff28:	e18c      	b.n	8010244 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 800ff2a:	687b      	ldr	r3, [r7, #4]
 800ff2c:	681b      	ldr	r3, [r3, #0]
 800ff2e:	699b      	ldr	r3, [r3, #24]
 800ff30:	f003 0308 	and.w	r3, r3, #8
 800ff34:	2b08      	cmp	r3, #8
 800ff36:	d0e3      	beq.n	800ff00 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 800ff38:	687b      	ldr	r3, [r7, #4]
 800ff3a:	681b      	ldr	r3, [r3, #0]
 800ff3c:	699a      	ldr	r2, [r3, #24]
 800ff3e:	687b      	ldr	r3, [r7, #4]
 800ff40:	681b      	ldr	r3, [r3, #0]
 800ff42:	f042 0201 	orr.w	r2, r2, #1
 800ff46:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ff48:	f7ff fe88 	bl	800fc5c <HAL_GetTick>
 800ff4c:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800ff4e:	e014      	b.n	800ff7a <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 800ff50:	f7ff fe84 	bl	800fc5c <HAL_GetTick>
 800ff54:	4602      	mov	r2, r0
 800ff56:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ff58:	1ad3      	subs	r3, r2, r3
 800ff5a:	2b0a      	cmp	r3, #10
 800ff5c:	d90d      	bls.n	800ff7a <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800ff64:	f043 0201 	orr.w	r2, r3, #1
 800ff68:	687b      	ldr	r3, [r7, #4]
 800ff6a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 800ff6e:	687b      	ldr	r3, [r7, #4]
 800ff70:	2203      	movs	r2, #3
 800ff72:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 800ff76:	2301      	movs	r3, #1
 800ff78:	e164      	b.n	8010244 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 800ff7a:	687b      	ldr	r3, [r7, #4]
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	699b      	ldr	r3, [r3, #24]
 800ff80:	f003 0301 	and.w	r3, r3, #1
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d0e3      	beq.n	800ff50 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800ff88:	687b      	ldr	r3, [r7, #4]
 800ff8a:	681b      	ldr	r3, [r3, #0]
 800ff8c:	699a      	ldr	r2, [r3, #24]
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	681b      	ldr	r3, [r3, #0]
 800ff92:	f042 0202 	orr.w	r2, r2, #2
 800ff96:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800ff98:	687b      	ldr	r3, [r7, #4]
 800ff9a:	7c1b      	ldrb	r3, [r3, #16]
 800ff9c:	2b01      	cmp	r3, #1
 800ff9e:	d108      	bne.n	800ffb2 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800ffa0:	687b      	ldr	r3, [r7, #4]
 800ffa2:	681b      	ldr	r3, [r3, #0]
 800ffa4:	699a      	ldr	r2, [r3, #24]
 800ffa6:	687b      	ldr	r3, [r7, #4]
 800ffa8:	681b      	ldr	r3, [r3, #0]
 800ffaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800ffae:	619a      	str	r2, [r3, #24]
 800ffb0:	e007      	b.n	800ffc2 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 800ffb2:	687b      	ldr	r3, [r7, #4]
 800ffb4:	681b      	ldr	r3, [r3, #0]
 800ffb6:	699a      	ldr	r2, [r3, #24]
 800ffb8:	687b      	ldr	r3, [r7, #4]
 800ffba:	681b      	ldr	r3, [r3, #0]
 800ffbc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800ffc0:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 800ffc2:	687b      	ldr	r3, [r7, #4]
 800ffc4:	7c5b      	ldrb	r3, [r3, #17]
 800ffc6:	2b01      	cmp	r3, #1
 800ffc8:	d108      	bne.n	800ffdc <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800ffca:	687b      	ldr	r3, [r7, #4]
 800ffcc:	681b      	ldr	r3, [r3, #0]
 800ffce:	699a      	ldr	r2, [r3, #24]
 800ffd0:	687b      	ldr	r3, [r7, #4]
 800ffd2:	681b      	ldr	r3, [r3, #0]
 800ffd4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ffd8:	619a      	str	r2, [r3, #24]
 800ffda:	e007      	b.n	800ffec <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800ffdc:	687b      	ldr	r3, [r7, #4]
 800ffde:	681b      	ldr	r3, [r3, #0]
 800ffe0:	699a      	ldr	r2, [r3, #24]
 800ffe2:	687b      	ldr	r3, [r7, #4]
 800ffe4:	681b      	ldr	r3, [r3, #0]
 800ffe6:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800ffea:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 800ffec:	687b      	ldr	r3, [r7, #4]
 800ffee:	7c9b      	ldrb	r3, [r3, #18]
 800fff0:	2b01      	cmp	r3, #1
 800fff2:	d108      	bne.n	8010006 <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800fff4:	687b      	ldr	r3, [r7, #4]
 800fff6:	681b      	ldr	r3, [r3, #0]
 800fff8:	699a      	ldr	r2, [r3, #24]
 800fffa:	687b      	ldr	r3, [r7, #4]
 800fffc:	681b      	ldr	r3, [r3, #0]
 800fffe:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8010002:	619a      	str	r2, [r3, #24]
 8010004:	e007      	b.n	8010016 <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8010006:	687b      	ldr	r3, [r7, #4]
 8010008:	681b      	ldr	r3, [r3, #0]
 801000a:	699a      	ldr	r2, [r3, #24]
 801000c:	687b      	ldr	r3, [r7, #4]
 801000e:	681b      	ldr	r3, [r3, #0]
 8010010:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8010014:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8010016:	687b      	ldr	r3, [r7, #4]
 8010018:	681b      	ldr	r3, [r3, #0]
 801001a:	699b      	ldr	r3, [r3, #24]
 801001c:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8010020:	687b      	ldr	r3, [r7, #4]
 8010022:	689a      	ldr	r2, [r3, #8]
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	681b      	ldr	r3, [r3, #0]
 8010028:	430a      	orrs	r2, r1
 801002a:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 801002c:	687b      	ldr	r3, [r7, #4]
 801002e:	681b      	ldr	r3, [r3, #0]
 8010030:	699a      	ldr	r2, [r3, #24]
 8010032:	687b      	ldr	r3, [r7, #4]
 8010034:	681b      	ldr	r3, [r3, #0]
 8010036:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 801003a:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 801003c:	687b      	ldr	r3, [r7, #4]
 801003e:	681b      	ldr	r3, [r3, #0]
 8010040:	691a      	ldr	r2, [r3, #16]
 8010042:	687b      	ldr	r3, [r7, #4]
 8010044:	681b      	ldr	r3, [r3, #0]
 8010046:	f022 0210 	bic.w	r2, r2, #16
 801004a:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	68db      	ldr	r3, [r3, #12]
 8010050:	2b01      	cmp	r3, #1
 8010052:	d108      	bne.n	8010066 <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8010054:	687b      	ldr	r3, [r7, #4]
 8010056:	681b      	ldr	r3, [r3, #0]
 8010058:	699a      	ldr	r2, [r3, #24]
 801005a:	687b      	ldr	r3, [r7, #4]
 801005c:	681b      	ldr	r3, [r3, #0]
 801005e:	f042 0204 	orr.w	r2, r2, #4
 8010062:	619a      	str	r2, [r3, #24]
 8010064:	e030      	b.n	80100c8 <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8010066:	687b      	ldr	r3, [r7, #4]
 8010068:	68db      	ldr	r3, [r3, #12]
 801006a:	2b00      	cmp	r3, #0
 801006c:	d02c      	beq.n	80100c8 <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 801006e:	687b      	ldr	r3, [r7, #4]
 8010070:	68db      	ldr	r3, [r3, #12]
 8010072:	2b02      	cmp	r3, #2
 8010074:	d020      	beq.n	80100b8 <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	681b      	ldr	r3, [r3, #0]
 801007a:	699a      	ldr	r2, [r3, #24]
 801007c:	687b      	ldr	r3, [r7, #4]
 801007e:	681b      	ldr	r3, [r3, #0]
 8010080:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8010084:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8010086:	687b      	ldr	r3, [r7, #4]
 8010088:	681b      	ldr	r3, [r3, #0]
 801008a:	691a      	ldr	r2, [r3, #16]
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	681b      	ldr	r3, [r3, #0]
 8010090:	f042 0210 	orr.w	r2, r2, #16
 8010094:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8010096:	687b      	ldr	r3, [r7, #4]
 8010098:	68db      	ldr	r3, [r3, #12]
 801009a:	2b03      	cmp	r3, #3
 801009c:	d114      	bne.n	80100c8 <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 801009e:	687b      	ldr	r3, [r7, #4]
 80100a0:	681b      	ldr	r3, [r3, #0]
 80100a2:	699a      	ldr	r2, [r3, #24]
 80100a4:	687b      	ldr	r3, [r7, #4]
 80100a6:	681b      	ldr	r3, [r3, #0]
 80100a8:	f042 0220 	orr.w	r2, r2, #32
 80100ac:	619a      	str	r2, [r3, #24]
 80100ae:	e00b      	b.n	80100c8 <HAL_FDCAN_Init+0x234>
 80100b0:	08021984 	.word	0x08021984
 80100b4:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 80100b8:	687b      	ldr	r3, [r7, #4]
 80100ba:	681b      	ldr	r3, [r3, #0]
 80100bc:	699a      	ldr	r2, [r3, #24]
 80100be:	687b      	ldr	r3, [r7, #4]
 80100c0:	681b      	ldr	r3, [r3, #0]
 80100c2:	f042 0220 	orr.w	r2, r2, #32
 80100c6:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80100c8:	687b      	ldr	r3, [r7, #4]
 80100ca:	699b      	ldr	r3, [r3, #24]
 80100cc:	3b01      	subs	r3, #1
 80100ce:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80100d0:	687b      	ldr	r3, [r7, #4]
 80100d2:	69db      	ldr	r3, [r3, #28]
 80100d4:	3b01      	subs	r3, #1
 80100d6:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80100d8:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80100da:	687b      	ldr	r3, [r7, #4]
 80100dc:	6a1b      	ldr	r3, [r3, #32]
 80100de:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 80100e0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 80100e4:	687b      	ldr	r3, [r7, #4]
 80100e6:	695b      	ldr	r3, [r3, #20]
 80100e8:	3b01      	subs	r3, #1
 80100ea:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80100ec:	687b      	ldr	r3, [r7, #4]
 80100ee:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 80100f0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 80100f2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	689b      	ldr	r3, [r3, #8]
 80100f8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80100fc:	d115      	bne.n	801012a <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80100fe:	687b      	ldr	r3, [r7, #4]
 8010100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010102:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8010104:	687b      	ldr	r3, [r7, #4]
 8010106:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010108:	3b01      	subs	r3, #1
 801010a:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 801010c:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 801010e:	687b      	ldr	r3, [r7, #4]
 8010110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010112:	3b01      	subs	r3, #1
 8010114:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8010116:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 801011a:	687b      	ldr	r3, [r7, #4]
 801011c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801011e:	3b01      	subs	r3, #1
 8010120:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8010122:	687b      	ldr	r3, [r7, #4]
 8010124:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8010126:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8010128:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 801012a:	687b      	ldr	r3, [r7, #4]
 801012c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 801012e:	2b00      	cmp	r3, #0
 8010130:	d00a      	beq.n	8010148 <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8010132:	687b      	ldr	r3, [r7, #4]
 8010134:	681b      	ldr	r3, [r3, #0]
 8010136:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 801013a:	687b      	ldr	r3, [r7, #4]
 801013c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801013e:	687b      	ldr	r3, [r7, #4]
 8010140:	681b      	ldr	r3, [r3, #0]
 8010142:	430a      	orrs	r2, r1
 8010144:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 8010148:	687b      	ldr	r3, [r7, #4]
 801014a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801014c:	687b      	ldr	r3, [r7, #4]
 801014e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010150:	4413      	add	r3, r2
 8010152:	2b00      	cmp	r3, #0
 8010154:	d011      	beq.n	801017a <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 8010156:	687b      	ldr	r3, [r7, #4]
 8010158:	681b      	ldr	r3, [r3, #0]
 801015a:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 801015e:	f023 0107 	bic.w	r1, r3, #7
 8010162:	687b      	ldr	r3, [r7, #4]
 8010164:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8010166:	009b      	lsls	r3, r3, #2
 8010168:	3360      	adds	r3, #96	@ 0x60
 801016a:	443b      	add	r3, r7
 801016c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8010170:	687b      	ldr	r3, [r7, #4]
 8010172:	681b      	ldr	r3, [r3, #0]
 8010174:	430a      	orrs	r2, r1
 8010176:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 801017a:	687b      	ldr	r3, [r7, #4]
 801017c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801017e:	2b00      	cmp	r3, #0
 8010180:	d011      	beq.n	80101a6 <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	681b      	ldr	r3, [r3, #0]
 8010186:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801018a:	f023 0107 	bic.w	r1, r3, #7
 801018e:	687b      	ldr	r3, [r7, #4]
 8010190:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8010192:	009b      	lsls	r3, r3, #2
 8010194:	3360      	adds	r3, #96	@ 0x60
 8010196:	443b      	add	r3, r7
 8010198:	f853 2c54 	ldr.w	r2, [r3, #-84]
 801019c:	687b      	ldr	r3, [r7, #4]
 801019e:	681b      	ldr	r3, [r3, #0]
 80101a0:	430a      	orrs	r2, r1
 80101a2:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 80101a6:	687b      	ldr	r3, [r7, #4]
 80101a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80101aa:	2b00      	cmp	r3, #0
 80101ac:	d012      	beq.n	80101d4 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 80101ae:	687b      	ldr	r3, [r7, #4]
 80101b0:	681b      	ldr	r3, [r3, #0]
 80101b2:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80101b6:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 80101ba:	687b      	ldr	r3, [r7, #4]
 80101bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80101be:	009b      	lsls	r3, r3, #2
 80101c0:	3360      	adds	r3, #96	@ 0x60
 80101c2:	443b      	add	r3, r7
 80101c4:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80101c8:	011a      	lsls	r2, r3, #4
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	681b      	ldr	r3, [r3, #0]
 80101ce:	430a      	orrs	r2, r1
 80101d0:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 80101d4:	687b      	ldr	r3, [r7, #4]
 80101d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80101d8:	2b00      	cmp	r3, #0
 80101da:	d012      	beq.n	8010202 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 80101dc:	687b      	ldr	r3, [r7, #4]
 80101de:	681b      	ldr	r3, [r3, #0]
 80101e0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80101e4:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80101ec:	009b      	lsls	r3, r3, #2
 80101ee:	3360      	adds	r3, #96	@ 0x60
 80101f0:	443b      	add	r3, r7
 80101f2:	f853 3c54 	ldr.w	r3, [r3, #-84]
 80101f6:	021a      	lsls	r2, r3, #8
 80101f8:	687b      	ldr	r3, [r7, #4]
 80101fa:	681b      	ldr	r3, [r3, #0]
 80101fc:	430a      	orrs	r2, r1
 80101fe:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8010202:	687b      	ldr	r3, [r7, #4]
 8010204:	681b      	ldr	r3, [r3, #0]
 8010206:	4a11      	ldr	r2, [pc, #68]	@ (801024c <HAL_FDCAN_Init+0x3b8>)
 8010208:	4293      	cmp	r3, r2
 801020a:	d107      	bne.n	801021c <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 801020c:	687b      	ldr	r3, [r7, #4]
 801020e:	685b      	ldr	r3, [r3, #4]
 8010210:	689a      	ldr	r2, [r3, #8]
 8010212:	687b      	ldr	r3, [r7, #4]
 8010214:	685b      	ldr	r3, [r3, #4]
 8010216:	f022 0203 	bic.w	r2, r2, #3
 801021a:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 801021c:	687b      	ldr	r3, [r7, #4]
 801021e:	2200      	movs	r2, #0
 8010220:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8010224:	687b      	ldr	r3, [r7, #4]
 8010226:	2200      	movs	r2, #0
 8010228:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 801022c:	687b      	ldr	r3, [r7, #4]
 801022e:	2201      	movs	r2, #1
 8010230:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8010234:	6878      	ldr	r0, [r7, #4]
 8010236:	f000 fdf7 	bl	8010e28 <FDCAN_CalcultateRamBlockAddresses>
 801023a:	4603      	mov	r3, r0
 801023c:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 8010240:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 8010244:	4618      	mov	r0, r3
 8010246:	3760      	adds	r7, #96	@ 0x60
 8010248:	46bd      	mov	sp, r7
 801024a:	bd80      	pop	{r7, pc}
 801024c:	4000a000 	.word	0x4000a000

08010250 <HAL_FDCAN_ConfigFilter>:
  * @param  sFilterConfig pointer to an FDCAN_FilterTypeDef structure that
  *         contains the filter configuration information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ConfigFilter(FDCAN_HandleTypeDef *hfdcan, const FDCAN_FilterTypeDef *sFilterConfig)
{
 8010250:	b480      	push	{r7}
 8010252:	b087      	sub	sp, #28
 8010254:	af00      	add	r7, sp, #0
 8010256:	6078      	str	r0, [r7, #4]
 8010258:	6039      	str	r1, [r7, #0]
  uint32_t FilterElementW1;
  uint32_t FilterElementW2;
  uint32_t *FilterAddress;
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 801025a:	687b      	ldr	r3, [r7, #4]
 801025c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8010260:	73fb      	strb	r3, [r7, #15]

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8010262:	7bfb      	ldrb	r3, [r7, #15]
 8010264:	2b01      	cmp	r3, #1
 8010266:	d002      	beq.n	801026e <HAL_FDCAN_ConfigFilter+0x1e>
 8010268:	7bfb      	ldrb	r3, [r7, #15]
 801026a:	2b02      	cmp	r3, #2
 801026c:	d157      	bne.n	801031e <HAL_FDCAN_ConfigFilter+0xce>
    {
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->RxBufferIndex, 63U));
      assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->IsCalibrationMsg, 1U));
    }

    if (sFilterConfig->IdType == FDCAN_STANDARD_ID)
 801026e:	683b      	ldr	r3, [r7, #0]
 8010270:	681b      	ldr	r3, [r3, #0]
 8010272:	2b00      	cmp	r3, #0
 8010274:	d12b      	bne.n	80102ce <HAL_FDCAN_ConfigFilter+0x7e>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x7FFU));
        assert_param(IS_FDCAN_STD_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 8010276:	683b      	ldr	r3, [r7, #0]
 8010278:	68db      	ldr	r3, [r3, #12]
 801027a:	2b07      	cmp	r3, #7
 801027c:	d10d      	bne.n	801029a <HAL_FDCAN_ConfigFilter+0x4a>
      {
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
                           (sFilterConfig->FilterID1 << 16U)       |
 801027e:	683b      	ldr	r3, [r7, #0]
 8010280:	691b      	ldr	r3, [r3, #16]
 8010282:	041a      	lsls	r2, r3, #16
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8010284:	683b      	ldr	r3, [r7, #0]
 8010286:	69db      	ldr	r3, [r3, #28]
 8010288:	021b      	lsls	r3, r3, #8
                           (sFilterConfig->FilterID1 << 16U)       |
 801028a:	431a      	orrs	r2, r3
                           sFilterConfig->RxBufferIndex);
 801028c:	683b      	ldr	r3, [r7, #0]
 801028e:	699b      	ldr	r3, [r3, #24]
                           (sFilterConfig->IsCalibrationMsg << 8U) |
 8010290:	4313      	orrs	r3, r2
        FilterElementW1 = ((FDCAN_FILTER_TO_RXBUFFER << 27U)       |
 8010292:	f043 5360 	orr.w	r3, r3, #939524096	@ 0x38000000
 8010296:	617b      	str	r3, [r7, #20]
 8010298:	e00e      	b.n	80102b8 <HAL_FDCAN_ConfigFilter+0x68>
      }
      else
      {
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 801029a:	683b      	ldr	r3, [r7, #0]
 801029c:	689b      	ldr	r3, [r3, #8]
 801029e:	079a      	lsls	r2, r3, #30
                           (sFilterConfig->FilterConfig << 27U) |
 80102a0:	683b      	ldr	r3, [r7, #0]
 80102a2:	68db      	ldr	r3, [r3, #12]
 80102a4:	06db      	lsls	r3, r3, #27
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80102a6:	431a      	orrs	r2, r3
                           (sFilterConfig->FilterID1 << 16U)    |
 80102a8:	683b      	ldr	r3, [r7, #0]
 80102aa:	691b      	ldr	r3, [r3, #16]
 80102ac:	041b      	lsls	r3, r3, #16
                           (sFilterConfig->FilterConfig << 27U) |
 80102ae:	431a      	orrs	r2, r3
                           sFilterConfig->FilterID2);
 80102b0:	683b      	ldr	r3, [r7, #0]
 80102b2:	695b      	ldr	r3, [r3, #20]
        FilterElementW1 = ((sFilterConfig->FilterType << 30U)   |
 80102b4:	4313      	orrs	r3, r2
 80102b6:	617b      	str	r3, [r7, #20]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.StandardFilterSA + (sFilterConfig->FilterIndex * 4U));
 80102b8:	687b      	ldr	r3, [r7, #4]
 80102ba:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80102bc:	683b      	ldr	r3, [r7, #0]
 80102be:	685b      	ldr	r3, [r3, #4]
 80102c0:	009b      	lsls	r3, r3, #2
 80102c2:	4413      	add	r3, r2
 80102c4:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 80102c6:	68bb      	ldr	r3, [r7, #8]
 80102c8:	697a      	ldr	r2, [r7, #20]
 80102ca:	601a      	str	r2, [r3, #0]
 80102cc:	e025      	b.n	801031a <HAL_FDCAN_ConfigFilter+0xca>
        assert_param(IS_FDCAN_MAX_VALUE(sFilterConfig->FilterID2, 0x1FFFFFFFU));
        assert_param(IS_FDCAN_EXT_FILTER_TYPE(sFilterConfig->FilterType));
      }

      /* Build first word of filter element */
      FilterElementW1 = ((sFilterConfig->FilterConfig << 29U) | sFilterConfig->FilterID1);
 80102ce:	683b      	ldr	r3, [r7, #0]
 80102d0:	68db      	ldr	r3, [r3, #12]
 80102d2:	075a      	lsls	r2, r3, #29
 80102d4:	683b      	ldr	r3, [r7, #0]
 80102d6:	691b      	ldr	r3, [r3, #16]
 80102d8:	4313      	orrs	r3, r2
 80102da:	617b      	str	r3, [r7, #20]

      /* Build second word of filter element */
      if (sFilterConfig->FilterConfig == FDCAN_FILTER_TO_RXBUFFER)
 80102dc:	683b      	ldr	r3, [r7, #0]
 80102de:	68db      	ldr	r3, [r3, #12]
 80102e0:	2b07      	cmp	r3, #7
 80102e2:	d103      	bne.n	80102ec <HAL_FDCAN_ConfigFilter+0x9c>
      {
        FilterElementW2 = sFilterConfig->RxBufferIndex;
 80102e4:	683b      	ldr	r3, [r7, #0]
 80102e6:	699b      	ldr	r3, [r3, #24]
 80102e8:	613b      	str	r3, [r7, #16]
 80102ea:	e006      	b.n	80102fa <HAL_FDCAN_ConfigFilter+0xaa>
      }
      else
      {
        FilterElementW2 = ((sFilterConfig->FilterType << 30U) | sFilterConfig->FilterID2);
 80102ec:	683b      	ldr	r3, [r7, #0]
 80102ee:	689b      	ldr	r3, [r3, #8]
 80102f0:	079a      	lsls	r2, r3, #30
 80102f2:	683b      	ldr	r3, [r7, #0]
 80102f4:	695b      	ldr	r3, [r3, #20]
 80102f6:	4313      	orrs	r3, r2
 80102f8:	613b      	str	r3, [r7, #16]
      }

      /* Calculate filter address */
      FilterAddress = (uint32_t *)(hfdcan->msgRam.ExtendedFilterSA + (sFilterConfig->FilterIndex * 4U * 2U));
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80102fe:	683b      	ldr	r3, [r7, #0]
 8010300:	685b      	ldr	r3, [r3, #4]
 8010302:	00db      	lsls	r3, r3, #3
 8010304:	4413      	add	r3, r2
 8010306:	60bb      	str	r3, [r7, #8]

      /* Write filter element to the message RAM */
      *FilterAddress = FilterElementW1;
 8010308:	68bb      	ldr	r3, [r7, #8]
 801030a:	697a      	ldr	r2, [r7, #20]
 801030c:	601a      	str	r2, [r3, #0]
      FilterAddress++;
 801030e:	68bb      	ldr	r3, [r7, #8]
 8010310:	3304      	adds	r3, #4
 8010312:	60bb      	str	r3, [r7, #8]
      *FilterAddress = FilterElementW2;
 8010314:	68bb      	ldr	r3, [r7, #8]
 8010316:	693a      	ldr	r2, [r7, #16]
 8010318:	601a      	str	r2, [r3, #0]
    }

    /* Return function status */
    return HAL_OK;
 801031a:	2300      	movs	r3, #0
 801031c:	e008      	b.n	8010330 <HAL_FDCAN_ConfigFilter+0xe0>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 801031e:	687b      	ldr	r3, [r7, #4]
 8010320:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010324:	f043 0202 	orr.w	r2, r3, #2
 8010328:	687b      	ldr	r3, [r7, #4]
 801032a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 801032e:	2301      	movs	r3, #1
  }
}
 8010330:	4618      	mov	r0, r3
 8010332:	371c      	adds	r7, #28
 8010334:	46bd      	mov	sp, r7
 8010336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801033a:	4770      	bx	lr

0801033c <HAL_FDCAN_Start>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Start(FDCAN_HandleTypeDef *hfdcan)
{
 801033c:	b480      	push	{r7}
 801033e:	b083      	sub	sp, #12
 8010340:	af00      	add	r7, sp, #0
 8010342:	6078      	str	r0, [r7, #4]
  if (hfdcan->State == HAL_FDCAN_STATE_READY)
 8010344:	687b      	ldr	r3, [r7, #4]
 8010346:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 801034a:	b2db      	uxtb	r3, r3
 801034c:	2b01      	cmp	r3, #1
 801034e:	d111      	bne.n	8010374 <HAL_FDCAN_Start+0x38>
  {
    /* Change FDCAN peripheral state */
    hfdcan->State = HAL_FDCAN_STATE_BUSY;
 8010350:	687b      	ldr	r3, [r7, #4]
 8010352:	2202      	movs	r2, #2
 8010354:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    /* Request leave initialisation */
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8010358:	687b      	ldr	r3, [r7, #4]
 801035a:	681b      	ldr	r3, [r3, #0]
 801035c:	699a      	ldr	r2, [r3, #24]
 801035e:	687b      	ldr	r3, [r7, #4]
 8010360:	681b      	ldr	r3, [r3, #0]
 8010362:	f022 0201 	bic.w	r2, r2, #1
 8010366:	619a      	str	r2, [r3, #24]

    /* Reset the FDCAN ErrorCode */
    hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	2200      	movs	r2, #0
 801036c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Return function status */
    return HAL_OK;
 8010370:	2300      	movs	r3, #0
 8010372:	e008      	b.n	8010386 <HAL_FDCAN_Start+0x4a>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_READY;
 8010374:	687b      	ldr	r3, [r7, #4]
 8010376:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801037a:	f043 0204 	orr.w	r2, r3, #4
 801037e:	687b      	ldr	r3, [r7, #4]
 8010380:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 8010384:	2301      	movs	r3, #1
  }
}
 8010386:	4618      	mov	r0, r3
 8010388:	370c      	adds	r7, #12
 801038a:	46bd      	mov	sp, r7
 801038c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010390:	4770      	bx	lr

08010392 <HAL_FDCAN_AddMessageToTxFifoQ>:
  * @param  pTxData pointer to a buffer containing the payload of the Tx frame.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_AddMessageToTxFifoQ(FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                                const uint8_t *pTxData)
{
 8010392:	b580      	push	{r7, lr}
 8010394:	b086      	sub	sp, #24
 8010396:	af00      	add	r7, sp, #0
 8010398:	60f8      	str	r0, [r7, #12]
 801039a:	60b9      	str	r1, [r7, #8]
 801039c:	607a      	str	r2, [r7, #4]
  assert_param(IS_FDCAN_BRS(pTxHeader->BitRateSwitch));
  assert_param(IS_FDCAN_FDF(pTxHeader->FDFormat));
  assert_param(IS_FDCAN_EFC(pTxHeader->TxEventFifoControl));
  assert_param(IS_FDCAN_MAX_VALUE(pTxHeader->MessageMarker, 0xFFU));

  if (hfdcan->State == HAL_FDCAN_STATE_BUSY)
 801039e:	68fb      	ldr	r3, [r7, #12]
 80103a0:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 80103a4:	b2db      	uxtb	r3, r3
 80103a6:	2b02      	cmp	r3, #2
 80103a8:	d141      	bne.n	801042e <HAL_FDCAN_AddMessageToTxFifoQ+0x9c>
  {
    /* Check that the Tx FIFO/Queue has an allocated area into the RAM */
    if ((hfdcan->Instance->TXBC & FDCAN_TXBC_TFQS) == 0U)
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	681b      	ldr	r3, [r3, #0]
 80103ae:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80103b2:	f003 537c 	and.w	r3, r3, #1056964608	@ 0x3f000000
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d109      	bne.n	80103ce <HAL_FDCAN_AddMessageToTxFifoQ+0x3c>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80103ba:	68fb      	ldr	r3, [r7, #12]
 80103bc:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80103c0:	f043 0220 	orr.w	r2, r3, #32
 80103c4:	68fb      	ldr	r3, [r7, #12]
 80103c6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80103ca:	2301      	movs	r3, #1
 80103cc:	e038      	b.n	8010440 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }

    /* Check that the Tx FIFO/Queue is not full */
    if ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQF) != 0U)
 80103ce:	68fb      	ldr	r3, [r7, #12]
 80103d0:	681b      	ldr	r3, [r3, #0]
 80103d2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80103d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80103da:	2b00      	cmp	r3, #0
 80103dc:	d009      	beq.n	80103f2 <HAL_FDCAN_AddMessageToTxFifoQ+0x60>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_FULL;
 80103de:	68fb      	ldr	r3, [r7, #12]
 80103e0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80103e4:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80103e8:	68fb      	ldr	r3, [r7, #12]
 80103ea:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      return HAL_ERROR;
 80103ee:	2301      	movs	r3, #1
 80103f0:	e026      	b.n	8010440 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
    }
    else
    {
      /* Retrieve the Tx FIFO PutIndex */
      PutIndex = ((hfdcan->Instance->TXFQS & FDCAN_TXFQS_TFQPI) >> FDCAN_TXFQS_TFQPI_Pos);
 80103f2:	68fb      	ldr	r3, [r7, #12]
 80103f4:	681b      	ldr	r3, [r3, #0]
 80103f6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80103fa:	0c1b      	lsrs	r3, r3, #16
 80103fc:	f003 031f 	and.w	r3, r3, #31
 8010400:	617b      	str	r3, [r7, #20]

      /* Add the message to the Tx FIFO/Queue */
      FDCAN_CopyMessageToRAM(hfdcan, pTxHeader, pTxData, PutIndex);
 8010402:	697b      	ldr	r3, [r7, #20]
 8010404:	687a      	ldr	r2, [r7, #4]
 8010406:	68b9      	ldr	r1, [r7, #8]
 8010408:	68f8      	ldr	r0, [r7, #12]
 801040a:	f000 fe93 	bl	8011134 <FDCAN_CopyMessageToRAM>

      /* Activate the corresponding transmission request */
      hfdcan->Instance->TXBAR = ((uint32_t)1 << PutIndex);
 801040e:	68fb      	ldr	r3, [r7, #12]
 8010410:	681b      	ldr	r3, [r3, #0]
 8010412:	2101      	movs	r1, #1
 8010414:	697a      	ldr	r2, [r7, #20]
 8010416:	fa01 f202 	lsl.w	r2, r1, r2
 801041a:	f8c3 20d0 	str.w	r2, [r3, #208]	@ 0xd0

      /* Store the Latest Tx FIFO/Queue Request Buffer Index */
      hfdcan->LatestTxFifoQRequest = ((uint32_t)1 << PutIndex);
 801041e:	2201      	movs	r2, #1
 8010420:	697b      	ldr	r3, [r7, #20]
 8010422:	409a      	lsls	r2, r3
 8010424:	68fb      	ldr	r3, [r7, #12]
 8010426:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    }

    /* Return function status */
    return HAL_OK;
 801042a:	2300      	movs	r3, #0
 801042c:	e008      	b.n	8010440 <HAL_FDCAN_AddMessageToTxFifoQ+0xae>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 801042e:	68fb      	ldr	r3, [r7, #12]
 8010430:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010434:	f043 0208 	orr.w	r2, r3, #8
 8010438:	68fb      	ldr	r3, [r7, #12]
 801043a:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 801043e:	2301      	movs	r3, #1
  }
}
 8010440:	4618      	mov	r0, r3
 8010442:	3718      	adds	r7, #24
 8010444:	46bd      	mov	sp, r7
 8010446:	bd80      	pop	{r7, pc}

08010448 <HAL_FDCAN_GetRxMessage>:
  * @param  pRxData pointer to a buffer where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_GetRxMessage(FDCAN_HandleTypeDef *hfdcan, uint32_t RxLocation,
                                         FDCAN_RxHeaderTypeDef *pRxHeader, uint8_t *pRxData)
{
 8010448:	b480      	push	{r7}
 801044a:	b08b      	sub	sp, #44	@ 0x2c
 801044c:	af00      	add	r7, sp, #0
 801044e:	60f8      	str	r0, [r7, #12]
 8010450:	60b9      	str	r1, [r7, #8]
 8010452:	607a      	str	r2, [r7, #4]
 8010454:	603b      	str	r3, [r7, #0]
  uint32_t *RxAddress;
  uint8_t  *pData;
  uint32_t ByteCounter;
  uint32_t GetIndex = 0;
 8010456:	2300      	movs	r3, #0
 8010458:	61fb      	str	r3, [r7, #28]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 801045a:	68fb      	ldr	r3, [r7, #12]
 801045c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8010460:	76fb      	strb	r3, [r7, #27]

  if (state == HAL_FDCAN_STATE_BUSY)
 8010462:	7efb      	ldrb	r3, [r7, #27]
 8010464:	2b02      	cmp	r3, #2
 8010466:	f040 8149 	bne.w	80106fc <HAL_FDCAN_GetRxMessage+0x2b4>
  {
    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 801046a:	68bb      	ldr	r3, [r7, #8]
 801046c:	2b40      	cmp	r3, #64	@ 0x40
 801046e:	d14c      	bne.n	801050a <HAL_FDCAN_GetRxMessage+0xc2>
    {
      /* Check that the Rx FIFO 0 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0S) == 0U)
 8010470:	68fb      	ldr	r3, [r7, #12]
 8010472:	681b      	ldr	r3, [r3, #0]
 8010474:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010478:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801047c:	2b00      	cmp	r3, #0
 801047e:	d109      	bne.n	8010494 <HAL_FDCAN_GetRxMessage+0x4c>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8010480:	68fb      	ldr	r3, [r7, #12]
 8010482:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010486:	f043 0220 	orr.w	r2, r3, #32
 801048a:	68fb      	ldr	r3, [r7, #12]
 801048c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8010490:	2301      	movs	r3, #1
 8010492:	e13c      	b.n	801070e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 0 is not empty */
      if ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0FL) == 0U)
 8010494:	68fb      	ldr	r3, [r7, #12]
 8010496:	681b      	ldr	r3, [r3, #0]
 8010498:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 801049c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80104a0:	2b00      	cmp	r3, #0
 80104a2:	d109      	bne.n	80104b8 <HAL_FDCAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80104aa:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80104ae:	68fb      	ldr	r3, [r7, #12]
 80104b0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80104b4:	2301      	movs	r3, #1
 80104b6:	e12a      	b.n	801070e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 0 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0F) >> FDCAN_RXF0S_F0F_Pos) == 1U)
 80104b8:	68fb      	ldr	r3, [r7, #12]
 80104ba:	681b      	ldr	r3, [r3, #0]
 80104bc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80104c0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80104c4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80104c8:	d10a      	bne.n	80104e0 <HAL_FDCAN_GetRxMessage+0x98>
        {
          if (((hfdcan->Instance->RXF0C & FDCAN_RXF0C_F0OM) >> FDCAN_RXF0C_F0OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 80104ca:	68fb      	ldr	r3, [r7, #12]
 80104cc:	681b      	ldr	r3, [r3, #0]
 80104ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80104d2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80104d6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80104da:	d101      	bne.n	80104e0 <HAL_FDCAN_GetRxMessage+0x98>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 80104dc:	2301      	movs	r3, #1
 80104de:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 0 element index */
        GetIndex += ((hfdcan->Instance->RXF0S & FDCAN_RXF0S_F0GI) >> FDCAN_RXF0S_F0GI_Pos);
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	681b      	ldr	r3, [r3, #0]
 80104e4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80104e8:	0a1b      	lsrs	r3, r3, #8
 80104ea:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80104ee:	69fa      	ldr	r2, [r7, #28]
 80104f0:	4413      	add	r3, r2
 80104f2:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 0 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO0SA + (GetIndex * hfdcan->Init.RxFifo0ElmtSize * 4U));
 80104f4:	68fb      	ldr	r3, [r7, #12]
 80104f6:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
 80104f8:	68fb      	ldr	r3, [r7, #12]
 80104fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80104fc:	69f9      	ldr	r1, [r7, #28]
 80104fe:	fb01 f303 	mul.w	r3, r1, r3
 8010502:	009b      	lsls	r3, r3, #2
 8010504:	4413      	add	r3, r2
 8010506:	627b      	str	r3, [r7, #36]	@ 0x24
 8010508:	e068      	b.n	80105dc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 801050a:	68bb      	ldr	r3, [r7, #8]
 801050c:	2b41      	cmp	r3, #65	@ 0x41
 801050e:	d14c      	bne.n	80105aa <HAL_FDCAN_GetRxMessage+0x162>
    {
      /* Check that the Rx FIFO 1 has an allocated area into the RAM */
      if ((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1S) == 0U)
 8010510:	68fb      	ldr	r3, [r7, #12]
 8010512:	681b      	ldr	r3, [r3, #0]
 8010514:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8010518:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801051c:	2b00      	cmp	r3, #0
 801051e:	d109      	bne.n	8010534 <HAL_FDCAN_GetRxMessage+0xec>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8010520:	68fb      	ldr	r3, [r7, #12]
 8010522:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010526:	f043 0220 	orr.w	r2, r3, #32
 801052a:	68fb      	ldr	r3, [r7, #12]
 801052c:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8010530:	2301      	movs	r3, #1
 8010532:	e0ec      	b.n	801070e <HAL_FDCAN_GetRxMessage+0x2c6>
      }

      /* Check that the Rx FIFO 1 is not empty */
      if ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1FL) == 0U)
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	681b      	ldr	r3, [r3, #0]
 8010538:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 801053c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010540:	2b00      	cmp	r3, #0
 8010542:	d109      	bne.n	8010558 <HAL_FDCAN_GetRxMessage+0x110>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_FIFO_EMPTY;
 8010544:	68fb      	ldr	r3, [r7, #12]
 8010546:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 801054a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 801054e:	68fb      	ldr	r3, [r7, #12]
 8010550:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 8010554:	2301      	movs	r3, #1
 8010556:	e0da      	b.n	801070e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Check that the Rx FIFO 1 is full & overwrite mode is on */
        if (((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1F) >> FDCAN_RXF1S_F1F_Pos) == 1U)
 8010558:	68fb      	ldr	r3, [r7, #12]
 801055a:	681b      	ldr	r3, [r3, #0]
 801055c:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8010560:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8010564:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8010568:	d10a      	bne.n	8010580 <HAL_FDCAN_GetRxMessage+0x138>
        {
          if (((hfdcan->Instance->RXF1C & FDCAN_RXF1C_F1OM) >> FDCAN_RXF1C_F1OM_Pos) == FDCAN_RX_FIFO_OVERWRITE)
 801056a:	68fb      	ldr	r3, [r7, #12]
 801056c:	681b      	ldr	r3, [r3, #0]
 801056e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8010572:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8010576:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801057a:	d101      	bne.n	8010580 <HAL_FDCAN_GetRxMessage+0x138>
          {
            /* When overwrite status is on discard first message in FIFO */
            GetIndex = 1U;
 801057c:	2301      	movs	r3, #1
 801057e:	61fb      	str	r3, [r7, #28]
          }
        }

        /* Calculate Rx FIFO 1 element index */
        GetIndex += ((hfdcan->Instance->RXF1S & FDCAN_RXF1S_F1GI) >> FDCAN_RXF1S_F1GI_Pos);
 8010580:	68fb      	ldr	r3, [r7, #12]
 8010582:	681b      	ldr	r3, [r3, #0]
 8010584:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8010588:	0a1b      	lsrs	r3, r3, #8
 801058a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801058e:	69fa      	ldr	r2, [r7, #28]
 8010590:	4413      	add	r3, r2
 8010592:	61fb      	str	r3, [r7, #28]

        /* Calculate Rx FIFO 1 element address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxFIFO1SA + (GetIndex * hfdcan->Init.RxFifo1ElmtSize * 4U));
 8010594:	68fb      	ldr	r3, [r7, #12]
 8010596:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
 8010598:	68fb      	ldr	r3, [r7, #12]
 801059a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801059c:	69f9      	ldr	r1, [r7, #28]
 801059e:	fb01 f303 	mul.w	r3, r1, r3
 80105a2:	009b      	lsls	r3, r3, #2
 80105a4:	4413      	add	r3, r2
 80105a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80105a8:	e018      	b.n	80105dc <HAL_FDCAN_GetRxMessage+0x194>
      }
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Check that the selected buffer has an allocated area into the RAM */
      if (RxLocation >= hfdcan->Init.RxBuffersNbr)
 80105aa:	68fb      	ldr	r3, [r7, #12]
 80105ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80105ae:	68ba      	ldr	r2, [r7, #8]
 80105b0:	429a      	cmp	r2, r3
 80105b2:	d309      	bcc.n	80105c8 <HAL_FDCAN_GetRxMessage+0x180>
      {
        /* Update error code */
        hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80105b4:	68fb      	ldr	r3, [r7, #12]
 80105b6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80105ba:	f043 0220 	orr.w	r2, r3, #32
 80105be:	68fb      	ldr	r3, [r7, #12]
 80105c0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

        return HAL_ERROR;
 80105c4:	2301      	movs	r3, #1
 80105c6:	e0a2      	b.n	801070e <HAL_FDCAN_GetRxMessage+0x2c6>
      }
      else
      {
        /* Calculate Rx buffer address */
        RxAddress = (uint32_t *)(hfdcan->msgRam.RxBufferSA + (RxLocation * hfdcan->Init.RxBufferSize * 4U));
 80105c8:	68fb      	ldr	r3, [r7, #12]
 80105ca:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80105cc:	68fb      	ldr	r3, [r7, #12]
 80105ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80105d0:	68b9      	ldr	r1, [r7, #8]
 80105d2:	fb01 f303 	mul.w	r3, r1, r3
 80105d6:	009b      	lsls	r3, r3, #2
 80105d8:	4413      	add	r3, r2
 80105da:	627b      	str	r3, [r7, #36]	@ 0x24
      }
    }

    /* Retrieve IdType */
    pRxHeader->IdType = *RxAddress & FDCAN_ELEMENT_MASK_XTD;
 80105dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105de:	681b      	ldr	r3, [r3, #0]
 80105e0:	f003 4280 	and.w	r2, r3, #1073741824	@ 0x40000000
 80105e4:	687b      	ldr	r3, [r7, #4]
 80105e6:	605a      	str	r2, [r3, #4]

    /* Retrieve Identifier */
    if (pRxHeader->IdType == FDCAN_STANDARD_ID) /* Standard ID element */
 80105e8:	687b      	ldr	r3, [r7, #4]
 80105ea:	685b      	ldr	r3, [r3, #4]
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d107      	bne.n	8010600 <HAL_FDCAN_GetRxMessage+0x1b8>
    {
      pRxHeader->Identifier = ((*RxAddress & FDCAN_ELEMENT_MASK_STDID) >> 18U);
 80105f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	0c9b      	lsrs	r3, r3, #18
 80105f6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80105fa:	687b      	ldr	r3, [r7, #4]
 80105fc:	601a      	str	r2, [r3, #0]
 80105fe:	e005      	b.n	801060c <HAL_FDCAN_GetRxMessage+0x1c4>
    }
    else /* Extended ID element */
    {
      pRxHeader->Identifier = (*RxAddress & FDCAN_ELEMENT_MASK_EXTID);
 8010600:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010602:	681b      	ldr	r3, [r3, #0]
 8010604:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8010608:	687b      	ldr	r3, [r7, #4]
 801060a:	601a      	str	r2, [r3, #0]
    }

    /* Retrieve RxFrameType */
    pRxHeader->RxFrameType = (*RxAddress & FDCAN_ELEMENT_MASK_RTR);
 801060c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801060e:	681b      	ldr	r3, [r3, #0]
 8010610:	f003 5200 	and.w	r2, r3, #536870912	@ 0x20000000
 8010614:	687b      	ldr	r3, [r7, #4]
 8010616:	609a      	str	r2, [r3, #8]

    /* Retrieve ErrorStateIndicator */
    pRxHeader->ErrorStateIndicator = (*RxAddress & FDCAN_ELEMENT_MASK_ESI);
 8010618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801061a:	681b      	ldr	r3, [r3, #0]
 801061c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8010620:	687b      	ldr	r3, [r7, #4]
 8010622:	611a      	str	r2, [r3, #16]

    /* Increment RxAddress pointer to second word of Rx FIFO element */
    RxAddress++;
 8010624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010626:	3304      	adds	r3, #4
 8010628:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve RxTimestamp */
    pRxHeader->RxTimestamp = (*RxAddress & FDCAN_ELEMENT_MASK_TS);
 801062a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	b29a      	uxth	r2, r3
 8010630:	687b      	ldr	r3, [r7, #4]
 8010632:	61da      	str	r2, [r3, #28]

    /* Retrieve DataLength */
    pRxHeader->DataLength = ((*RxAddress & FDCAN_ELEMENT_MASK_DLC) >> 16U);
 8010634:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010636:	681b      	ldr	r3, [r3, #0]
 8010638:	0c1b      	lsrs	r3, r3, #16
 801063a:	f003 020f 	and.w	r2, r3, #15
 801063e:	687b      	ldr	r3, [r7, #4]
 8010640:	60da      	str	r2, [r3, #12]

    /* Retrieve BitRateSwitch */
    pRxHeader->BitRateSwitch = (*RxAddress & FDCAN_ELEMENT_MASK_BRS);
 8010642:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	f403 1280 	and.w	r2, r3, #1048576	@ 0x100000
 801064a:	687b      	ldr	r3, [r7, #4]
 801064c:	615a      	str	r2, [r3, #20]

    /* Retrieve FDFormat */
    pRxHeader->FDFormat = (*RxAddress & FDCAN_ELEMENT_MASK_FDF);
 801064e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010650:	681b      	ldr	r3, [r3, #0]
 8010652:	f403 1200 	and.w	r2, r3, #2097152	@ 0x200000
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	619a      	str	r2, [r3, #24]

    /* Retrieve FilterIndex */
    pRxHeader->FilterIndex = ((*RxAddress & FDCAN_ELEMENT_MASK_FIDX) >> 24U);
 801065a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801065c:	681b      	ldr	r3, [r3, #0]
 801065e:	0e1b      	lsrs	r3, r3, #24
 8010660:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010664:	687b      	ldr	r3, [r7, #4]
 8010666:	621a      	str	r2, [r3, #32]

    /* Retrieve NonMatchingFrame */
    pRxHeader->IsFilterMatchingFrame = ((*RxAddress & FDCAN_ELEMENT_MASK_ANMF) >> 31U);
 8010668:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801066a:	681b      	ldr	r3, [r3, #0]
 801066c:	0fda      	lsrs	r2, r3, #31
 801066e:	687b      	ldr	r3, [r7, #4]
 8010670:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Increment RxAddress pointer to payload of Rx FIFO element */
    RxAddress++;
 8010672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010674:	3304      	adds	r3, #4
 8010676:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Retrieve Rx payload */
    pData = (uint8_t *)RxAddress;
 8010678:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801067a:	617b      	str	r3, [r7, #20]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 801067c:	2300      	movs	r3, #0
 801067e:	623b      	str	r3, [r7, #32]
 8010680:	e00a      	b.n	8010698 <HAL_FDCAN_GetRxMessage+0x250>
    {
      pRxData[ByteCounter] = pData[ByteCounter];
 8010682:	697a      	ldr	r2, [r7, #20]
 8010684:	6a3b      	ldr	r3, [r7, #32]
 8010686:	441a      	add	r2, r3
 8010688:	6839      	ldr	r1, [r7, #0]
 801068a:	6a3b      	ldr	r3, [r7, #32]
 801068c:	440b      	add	r3, r1
 801068e:	7812      	ldrb	r2, [r2, #0]
 8010690:	701a      	strb	r2, [r3, #0]
    for (ByteCounter = 0; ByteCounter < DLCtoBytes[pRxHeader->DataLength]; ByteCounter++)
 8010692:	6a3b      	ldr	r3, [r7, #32]
 8010694:	3301      	adds	r3, #1
 8010696:	623b      	str	r3, [r7, #32]
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	68db      	ldr	r3, [r3, #12]
 801069c:	4a1f      	ldr	r2, [pc, #124]	@ (801071c <HAL_FDCAN_GetRxMessage+0x2d4>)
 801069e:	5cd3      	ldrb	r3, [r2, r3]
 80106a0:	461a      	mov	r2, r3
 80106a2:	6a3b      	ldr	r3, [r7, #32]
 80106a4:	4293      	cmp	r3, r2
 80106a6:	d3ec      	bcc.n	8010682 <HAL_FDCAN_GetRxMessage+0x23a>
    }

    if (RxLocation == FDCAN_RX_FIFO0) /* Rx element is assigned to the Rx FIFO 0 */
 80106a8:	68bb      	ldr	r3, [r7, #8]
 80106aa:	2b40      	cmp	r3, #64	@ 0x40
 80106ac:	d105      	bne.n	80106ba <HAL_FDCAN_GetRxMessage+0x272>
    {
      /* Acknowledge the Rx FIFO 0 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF0A = GetIndex;
 80106ae:	68fb      	ldr	r3, [r7, #12]
 80106b0:	681b      	ldr	r3, [r3, #0]
 80106b2:	69fa      	ldr	r2, [r7, #28]
 80106b4:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
 80106b8:	e01e      	b.n	80106f8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else if (RxLocation == FDCAN_RX_FIFO1) /* Rx element is assigned to the Rx FIFO 1 */
 80106ba:	68bb      	ldr	r3, [r7, #8]
 80106bc:	2b41      	cmp	r3, #65	@ 0x41
 80106be:	d105      	bne.n	80106cc <HAL_FDCAN_GetRxMessage+0x284>
    {
      /* Acknowledge the Rx FIFO 1 that the oldest element is read so that it increments the GetIndex */
      hfdcan->Instance->RXF1A = GetIndex;
 80106c0:	68fb      	ldr	r3, [r7, #12]
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	69fa      	ldr	r2, [r7, #28]
 80106c6:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
 80106ca:	e015      	b.n	80106f8 <HAL_FDCAN_GetRxMessage+0x2b0>
    }
    else /* Rx element is assigned to a dedicated Rx buffer */
    {
      /* Clear the New Data flag of the current Rx buffer */
      if (RxLocation < FDCAN_RX_BUFFER32)
 80106cc:	68bb      	ldr	r3, [r7, #8]
 80106ce:	2b1f      	cmp	r3, #31
 80106d0:	d808      	bhi.n	80106e4 <HAL_FDCAN_GetRxMessage+0x29c>
      {
        hfdcan->Instance->NDAT1 = ((uint32_t)1U << RxLocation);
 80106d2:	68fb      	ldr	r3, [r7, #12]
 80106d4:	681b      	ldr	r3, [r3, #0]
 80106d6:	2101      	movs	r1, #1
 80106d8:	68ba      	ldr	r2, [r7, #8]
 80106da:	fa01 f202 	lsl.w	r2, r1, r2
 80106de:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 80106e2:	e009      	b.n	80106f8 <HAL_FDCAN_GetRxMessage+0x2b0>
      }
      else /* FDCAN_RX_BUFFER32 <= RxLocation <= FDCAN_RX_BUFFER63 */
      {
        hfdcan->Instance->NDAT2 = ((uint32_t)1U << (RxLocation & 0x1FU));
 80106e4:	68bb      	ldr	r3, [r7, #8]
 80106e6:	f003 021f 	and.w	r2, r3, #31
 80106ea:	68fb      	ldr	r3, [r7, #12]
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	2101      	movs	r1, #1
 80106f0:	fa01 f202 	lsl.w	r2, r1, r2
 80106f4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }

    /* Return function status */
    return HAL_OK;
 80106f8:	2300      	movs	r3, #0
 80106fa:	e008      	b.n	801070e <HAL_FDCAN_GetRxMessage+0x2c6>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_STARTED;
 80106fc:	68fb      	ldr	r3, [r7, #12]
 80106fe:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010702:	f043 0208 	orr.w	r2, r3, #8
 8010706:	68fb      	ldr	r3, [r7, #12]
 8010708:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 801070c:	2301      	movs	r3, #1
  }
}
 801070e:	4618      	mov	r0, r3
 8010710:	372c      	adds	r7, #44	@ 0x2c
 8010712:	46bd      	mov	sp, r7
 8010714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010718:	4770      	bx	lr
 801071a:	bf00      	nop
 801071c:	080305d8 	.word	0x080305d8

08010720 <HAL_FDCAN_ActivateNotification>:
  *           - FDCAN_IT_TX_ABORT_COMPLETE
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_ActivateNotification(FDCAN_HandleTypeDef *hfdcan, uint32_t ActiveITs,
                                                 uint32_t BufferIndexes)
{
 8010720:	b480      	push	{r7}
 8010722:	b087      	sub	sp, #28
 8010724:	af00      	add	r7, sp, #0
 8010726:	60f8      	str	r0, [r7, #12]
 8010728:	60b9      	str	r1, [r7, #8]
 801072a:	607a      	str	r2, [r7, #4]
  HAL_FDCAN_StateTypeDef state = hfdcan->State;
 801072c:	68fb      	ldr	r3, [r7, #12]
 801072e:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8010732:	75fb      	strb	r3, [r7, #23]

  /* Check function parameters */
  assert_param(IS_FDCAN_IT(ActiveITs));

  if ((state == HAL_FDCAN_STATE_READY) || (state == HAL_FDCAN_STATE_BUSY))
 8010734:	7dfb      	ldrb	r3, [r7, #23]
 8010736:	2b01      	cmp	r3, #1
 8010738:	d002      	beq.n	8010740 <HAL_FDCAN_ActivateNotification+0x20>
 801073a:	7dfb      	ldrb	r3, [r7, #23]
 801073c:	2b02      	cmp	r3, #2
 801073e:	d155      	bne.n	80107ec <HAL_FDCAN_ActivateNotification+0xcc>
  {
    /* Enable Interrupt lines */
    if ((ActiveITs & hfdcan->Instance->ILS) == 0U)
 8010740:	68fb      	ldr	r3, [r7, #12]
 8010742:	681b      	ldr	r3, [r3, #0]
 8010744:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010746:	68bb      	ldr	r3, [r7, #8]
 8010748:	4013      	ands	r3, r2
 801074a:	2b00      	cmp	r3, #0
 801074c:	d108      	bne.n	8010760 <HAL_FDCAN_ActivateNotification+0x40>
    {
      /* Enable Interrupt line 0 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE0);
 801074e:	68fb      	ldr	r3, [r7, #12]
 8010750:	681b      	ldr	r3, [r3, #0]
 8010752:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010754:	68fb      	ldr	r3, [r7, #12]
 8010756:	681b      	ldr	r3, [r3, #0]
 8010758:	f042 0201 	orr.w	r2, r2, #1
 801075c:	65da      	str	r2, [r3, #92]	@ 0x5c
 801075e:	e014      	b.n	801078a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else if ((ActiveITs & hfdcan->Instance->ILS) == ActiveITs)
 8010760:	68fb      	ldr	r3, [r7, #12]
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8010766:	68bb      	ldr	r3, [r7, #8]
 8010768:	4013      	ands	r3, r2
 801076a:	68ba      	ldr	r2, [r7, #8]
 801076c:	429a      	cmp	r2, r3
 801076e:	d108      	bne.n	8010782 <HAL_FDCAN_ActivateNotification+0x62>
    {
      /* Enable Interrupt line 1 */
      SET_BIT(hfdcan->Instance->ILE, FDCAN_INTERRUPT_LINE1);
 8010770:	68fb      	ldr	r3, [r7, #12]
 8010772:	681b      	ldr	r3, [r3, #0]
 8010774:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8010776:	68fb      	ldr	r3, [r7, #12]
 8010778:	681b      	ldr	r3, [r3, #0]
 801077a:	f042 0202 	orr.w	r2, r2, #2
 801077e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8010780:	e003      	b.n	801078a <HAL_FDCAN_ActivateNotification+0x6a>
    }
    else
    {
      /* Enable Interrupt lines 0 and 1 */
      hfdcan->Instance->ILE = (FDCAN_INTERRUPT_LINE0 | FDCAN_INTERRUPT_LINE1);
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	681b      	ldr	r3, [r3, #0]
 8010786:	2203      	movs	r2, #3
 8010788:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    if ((ActiveITs & FDCAN_IT_TX_COMPLETE) != 0U)
 801078a:	68bb      	ldr	r3, [r7, #8]
 801078c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8010790:	2b00      	cmp	r3, #0
 8010792:	d009      	beq.n	80107a8 <HAL_FDCAN_ActivateNotification+0x88>
    {
      /* Enable Tx Buffer Transmission Interrupt to set TC flag in IR register,
         but interrupt will only occur if TC is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBTIE, BufferIndexes);
 8010794:	68fb      	ldr	r3, [r7, #12]
 8010796:	681b      	ldr	r3, [r3, #0]
 8010798:	f8d3 10e0 	ldr.w	r1, [r3, #224]	@ 0xe0
 801079c:	68fb      	ldr	r3, [r7, #12]
 801079e:	681b      	ldr	r3, [r3, #0]
 80107a0:	687a      	ldr	r2, [r7, #4]
 80107a2:	430a      	orrs	r2, r1
 80107a4:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
    }

    if ((ActiveITs & FDCAN_IT_TX_ABORT_COMPLETE) != 0U)
 80107a8:	68bb      	ldr	r3, [r7, #8]
 80107aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d009      	beq.n	80107c6 <HAL_FDCAN_ActivateNotification+0xa6>
    {
      /* Enable Tx Buffer Cancellation Finished Interrupt to set TCF flag in IR register,
         but interrupt will only occur if TCF is enabled in IE register */
      SET_BIT(hfdcan->Instance->TXBCIE, BufferIndexes);
 80107b2:	68fb      	ldr	r3, [r7, #12]
 80107b4:	681b      	ldr	r3, [r3, #0]
 80107b6:	f8d3 10e4 	ldr.w	r1, [r3, #228]	@ 0xe4
 80107ba:	68fb      	ldr	r3, [r7, #12]
 80107bc:	681b      	ldr	r3, [r3, #0]
 80107be:	687a      	ldr	r2, [r7, #4]
 80107c0:	430a      	orrs	r2, r1
 80107c2:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
    }

    /* Enable the selected interrupts */
    __HAL_FDCAN_ENABLE_IT(hfdcan, ActiveITs);
 80107c6:	68fb      	ldr	r3, [r7, #12]
 80107c8:	681b      	ldr	r3, [r3, #0]
 80107ca:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 80107cc:	68ba      	ldr	r2, [r7, #8]
 80107ce:	4b0f      	ldr	r3, [pc, #60]	@ (801080c <HAL_FDCAN_ActivateNotification+0xec>)
 80107d0:	4013      	ands	r3, r2
 80107d2:	68fa      	ldr	r2, [r7, #12]
 80107d4:	6812      	ldr	r2, [r2, #0]
 80107d6:	430b      	orrs	r3, r1
 80107d8:	6553      	str	r3, [r2, #84]	@ 0x54
 80107da:	4b0d      	ldr	r3, [pc, #52]	@ (8010810 <HAL_FDCAN_ActivateNotification+0xf0>)
 80107dc:	695a      	ldr	r2, [r3, #20]
 80107de:	68bb      	ldr	r3, [r7, #8]
 80107e0:	0f9b      	lsrs	r3, r3, #30
 80107e2:	490b      	ldr	r1, [pc, #44]	@ (8010810 <HAL_FDCAN_ActivateNotification+0xf0>)
 80107e4:	4313      	orrs	r3, r2
 80107e6:	614b      	str	r3, [r1, #20]

    /* Return function status */
    return HAL_OK;
 80107e8:	2300      	movs	r3, #0
 80107ea:	e008      	b.n	80107fe <HAL_FDCAN_ActivateNotification+0xde>
  }
  else
  {
    /* Update error code */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_NOT_INITIALIZED;
 80107ec:	68fb      	ldr	r3, [r7, #12]
 80107ee:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80107f2:	f043 0202 	orr.w	r2, r3, #2
 80107f6:	68fb      	ldr	r3, [r7, #12]
 80107f8:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    return HAL_ERROR;
 80107fc:	2301      	movs	r3, #1
  }
}
 80107fe:	4618      	mov	r0, r3
 8010800:	371c      	adds	r7, #28
 8010802:	46bd      	mov	sp, r7
 8010804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010808:	4770      	bx	lr
 801080a:	bf00      	nop
 801080c:	3fcfffff 	.word	0x3fcfffff
 8010810:	4000a800 	.word	0x4000a800

08010814 <HAL_FDCAN_IRQHandler>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
void HAL_FDCAN_IRQHandler(FDCAN_HandleTypeDef *hfdcan)
{
 8010814:	b580      	push	{r7, lr}
 8010816:	b096      	sub	sp, #88	@ 0x58
 8010818:	af00      	add	r7, sp, #0
 801081a:	6078      	str	r0, [r7, #4]
  uint32_t itsourceIE;
  uint32_t itsourceTTIE;
  uint32_t itflagIR;
  uint32_t itflagTTIR;

  ClkCalibrationITs = (FDCAN_CCU->IR << 30);
 801081c:	4b9a      	ldr	r3, [pc, #616]	@ (8010a88 <HAL_FDCAN_IRQHandler+0x274>)
 801081e:	691b      	ldr	r3, [r3, #16]
 8010820:	079b      	lsls	r3, r3, #30
 8010822:	657b      	str	r3, [r7, #84]	@ 0x54
  ClkCalibrationITs &= (FDCAN_CCU->IE << 30);
 8010824:	4b98      	ldr	r3, [pc, #608]	@ (8010a88 <HAL_FDCAN_IRQHandler+0x274>)
 8010826:	695b      	ldr	r3, [r3, #20]
 8010828:	079b      	lsls	r3, r3, #30
 801082a:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801082c:	4013      	ands	r3, r2
 801082e:	657b      	str	r3, [r7, #84]	@ 0x54
  TxEventFifoITs = hfdcan->Instance->IR & FDCAN_TX_EVENT_FIFO_MASK;
 8010830:	687b      	ldr	r3, [r7, #4]
 8010832:	681b      	ldr	r3, [r3, #0]
 8010834:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010836:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 801083a:	653b      	str	r3, [r7, #80]	@ 0x50
  TxEventFifoITs &= hfdcan->Instance->IE;
 801083c:	687b      	ldr	r3, [r7, #4]
 801083e:	681b      	ldr	r3, [r3, #0]
 8010840:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010842:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8010844:	4013      	ands	r3, r2
 8010846:	653b      	str	r3, [r7, #80]	@ 0x50
  RxFifo0ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO0_MASK;
 8010848:	687b      	ldr	r3, [r7, #4]
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801084e:	f003 030f 	and.w	r3, r3, #15
 8010852:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo0ITs &= hfdcan->Instance->IE;
 8010854:	687b      	ldr	r3, [r7, #4]
 8010856:	681b      	ldr	r3, [r3, #0]
 8010858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801085a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 801085c:	4013      	ands	r3, r2
 801085e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RxFifo1ITs = hfdcan->Instance->IR & FDCAN_RX_FIFO1_MASK;
 8010860:	687b      	ldr	r3, [r7, #4]
 8010862:	681b      	ldr	r3, [r3, #0]
 8010864:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010866:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801086a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RxFifo1ITs &= hfdcan->Instance->IE;
 801086c:	687b      	ldr	r3, [r7, #4]
 801086e:	681b      	ldr	r3, [r3, #0]
 8010870:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8010872:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8010874:	4013      	ands	r3, r2
 8010876:	64bb      	str	r3, [r7, #72]	@ 0x48
  Errors = hfdcan->Instance->IR & FDCAN_ERROR_MASK;
 8010878:	687b      	ldr	r3, [r7, #4]
 801087a:	681b      	ldr	r3, [r3, #0]
 801087c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801087e:	f003 5371 	and.w	r3, r3, #1010827264	@ 0x3c400000
 8010882:	647b      	str	r3, [r7, #68]	@ 0x44
  Errors &= hfdcan->Instance->IE;
 8010884:	687b      	ldr	r3, [r7, #4]
 8010886:	681b      	ldr	r3, [r3, #0]
 8010888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 801088a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 801088c:	4013      	ands	r3, r2
 801088e:	647b      	str	r3, [r7, #68]	@ 0x44
  ErrorStatusITs = hfdcan->Instance->IR & FDCAN_ERROR_STATUS_MASK;
 8010890:	687b      	ldr	r3, [r7, #4]
 8010892:	681b      	ldr	r3, [r3, #0]
 8010894:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010896:	f003 7360 	and.w	r3, r3, #58720256	@ 0x3800000
 801089a:	643b      	str	r3, [r7, #64]	@ 0x40
  ErrorStatusITs &= hfdcan->Instance->IE;
 801089c:	687b      	ldr	r3, [r7, #4]
 801089e:	681b      	ldr	r3, [r3, #0]
 80108a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80108a4:	4013      	ands	r3, r2
 80108a6:	643b      	str	r3, [r7, #64]	@ 0x40
  itsourceIE = hfdcan->Instance->IE;
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	681b      	ldr	r3, [r3, #0]
 80108ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80108ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  itflagIR = hfdcan->Instance->IR;
 80108b0:	687b      	ldr	r3, [r7, #4]
 80108b2:	681b      	ldr	r3, [r3, #0]
 80108b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80108b6:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* High Priority Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_HIGH_PRIORITY_MSG) != RESET)
 80108b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80108ba:	0a1b      	lsrs	r3, r3, #8
 80108bc:	f003 0301 	and.w	r3, r3, #1
 80108c0:	2b00      	cmp	r3, #0
 80108c2:	d010      	beq.n	80108e6 <HAL_FDCAN_IRQHandler+0xd2>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG) != RESET)
 80108c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108c6:	0a1b      	lsrs	r3, r3, #8
 80108c8:	f003 0301 	and.w	r3, r3, #1
 80108cc:	2b00      	cmp	r3, #0
 80108ce:	d00a      	beq.n	80108e6 <HAL_FDCAN_IRQHandler+0xd2>
    {
      /* Clear the High Priority Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_HIGH_PRIORITY_MSG);
 80108d0:	687b      	ldr	r3, [r7, #4]
 80108d2:	681b      	ldr	r3, [r3, #0]
 80108d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80108d8:	651a      	str	r2, [r3, #80]	@ 0x50
 80108da:	4b6b      	ldr	r3, [pc, #428]	@ (8010a88 <HAL_FDCAN_IRQHandler+0x274>)
 80108dc:	2200      	movs	r2, #0
 80108de:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->HighPriorityMessageCallback(hfdcan);
#else
      /* High Priority Message Callback */
      HAL_FDCAN_HighPriorityMessageCallback(hfdcan);
 80108e0:	6878      	ldr	r0, [r7, #4]
 80108e2:	f000 fa54 	bl	8010d8e <HAL_FDCAN_HighPriorityMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Abort interrupt management **********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_ABORT_COMPLETE) != RESET)
 80108e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80108e8:	0a9b      	lsrs	r3, r3, #10
 80108ea:	f003 0301 	and.w	r3, r3, #1
 80108ee:	2b00      	cmp	r3, #0
 80108f0:	d01d      	beq.n	801092e <HAL_FDCAN_IRQHandler+0x11a>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_ABORT_COMPLETE) != RESET)
 80108f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80108f4:	0a9b      	lsrs	r3, r3, #10
 80108f6:	f003 0301 	and.w	r3, r3, #1
 80108fa:	2b00      	cmp	r3, #0
 80108fc:	d017      	beq.n	801092e <HAL_FDCAN_IRQHandler+0x11a>
    {
      /* List of aborted monitored buffers */
      AbortedBuffers = hfdcan->Instance->TXBCF;
 80108fe:	687b      	ldr	r3, [r7, #4]
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8010906:	637b      	str	r3, [r7, #52]	@ 0x34
      AbortedBuffers &= hfdcan->Instance->TXBCIE;
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	681b      	ldr	r3, [r3, #0]
 801090c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8010910:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010912:	4013      	ands	r3, r2
 8010914:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Clear the Transmission Cancellation flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_ABORT_COMPLETE);
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	681b      	ldr	r3, [r3, #0]
 801091a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801091e:	651a      	str	r2, [r3, #80]	@ 0x50
 8010920:	4b59      	ldr	r3, [pc, #356]	@ (8010a88 <HAL_FDCAN_IRQHandler+0x274>)
 8010922:	2200      	movs	r2, #0
 8010924:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferAbortCallback(hfdcan, AbortedBuffers);
#else
      /* Transmission Cancellation Callback */
      HAL_FDCAN_TxBufferAbortCallback(hfdcan, AbortedBuffers);
 8010926:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8010928:	6878      	ldr	r0, [r7, #4]
 801092a:	f000 fa07 	bl	8010d3c <HAL_FDCAN_TxBufferAbortCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Clock calibration unit interrupts management *****************************/
  if (ClkCalibrationITs != 0U)
 801092e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010930:	2b00      	cmp	r3, #0
 8010932:	d00d      	beq.n	8010950 <HAL_FDCAN_IRQHandler+0x13c>
  {
    /* Clear the Clock Calibration flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ClkCalibrationITs);
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	681a      	ldr	r2, [r3, #0]
 8010938:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801093a:	4b54      	ldr	r3, [pc, #336]	@ (8010a8c <HAL_FDCAN_IRQHandler+0x278>)
 801093c:	400b      	ands	r3, r1
 801093e:	6513      	str	r3, [r2, #80]	@ 0x50
 8010940:	4a51      	ldr	r2, [pc, #324]	@ (8010a88 <HAL_FDCAN_IRQHandler+0x274>)
 8010942:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8010944:	0f9b      	lsrs	r3, r3, #30
 8010946:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
#else
    /* Clock Calibration Callback */
    HAL_FDCAN_ClockCalibrationCallback(hfdcan, ClkCalibrationITs);
 8010948:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 801094a:	6878      	ldr	r0, [r7, #4]
 801094c:	f000 f9c0 	bl	8010cd0 <HAL_FDCAN_ClockCalibrationCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx event FIFO interrupts management **************************************/
  if (TxEventFifoITs != 0U)
 8010950:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010952:	2b00      	cmp	r3, #0
 8010954:	d00d      	beq.n	8010972 <HAL_FDCAN_IRQHandler+0x15e>
  {
    /* Clear the Tx Event FIFO flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, TxEventFifoITs);
 8010956:	687b      	ldr	r3, [r7, #4]
 8010958:	681a      	ldr	r2, [r3, #0]
 801095a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801095c:	4b4b      	ldr	r3, [pc, #300]	@ (8010a8c <HAL_FDCAN_IRQHandler+0x278>)
 801095e:	400b      	ands	r3, r1
 8010960:	6513      	str	r3, [r2, #80]	@ 0x50
 8010962:	4a49      	ldr	r2, [pc, #292]	@ (8010a88 <HAL_FDCAN_IRQHandler+0x274>)
 8010964:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010966:	0f9b      	lsrs	r3, r3, #30
 8010968:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->TxEventFifoCallback(hfdcan, TxEventFifoITs);
#else
    /* Tx Event FIFO Callback */
    HAL_FDCAN_TxEventFifoCallback(hfdcan, TxEventFifoITs);
 801096a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 801096c:	6878      	ldr	r0, [r7, #4]
 801096e:	f000 f9ba 	bl	8010ce6 <HAL_FDCAN_TxEventFifoCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 0 interrupts management ******************************************/
  if (RxFifo0ITs != 0U)
 8010972:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010974:	2b00      	cmp	r3, #0
 8010976:	d00d      	beq.n	8010994 <HAL_FDCAN_IRQHandler+0x180>
  {
    /* Clear the Rx FIFO 0 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo0ITs);
 8010978:	687b      	ldr	r3, [r7, #4]
 801097a:	681a      	ldr	r2, [r3, #0]
 801097c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801097e:	4b43      	ldr	r3, [pc, #268]	@ (8010a8c <HAL_FDCAN_IRQHandler+0x278>)
 8010980:	400b      	ands	r3, r1
 8010982:	6513      	str	r3, [r2, #80]	@ 0x50
 8010984:	4a40      	ldr	r2, [pc, #256]	@ (8010a88 <HAL_FDCAN_IRQHandler+0x274>)
 8010986:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8010988:	0f9b      	lsrs	r3, r3, #30
 801098a:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo0Callback(hfdcan, RxFifo0ITs);
#else
    /* Rx FIFO 0 Callback */
    HAL_FDCAN_RxFifo0Callback(hfdcan, RxFifo0ITs);
 801098c:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 801098e:	6878      	ldr	r0, [r7, #4]
 8010990:	f7fe fb6a 	bl	800f068 <HAL_FDCAN_RxFifo0Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Rx FIFO 1 interrupts management ******************************************/
  if (RxFifo1ITs != 0U)
 8010994:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8010996:	2b00      	cmp	r3, #0
 8010998:	d00d      	beq.n	80109b6 <HAL_FDCAN_IRQHandler+0x1a2>
  {
    /* Clear the Rx FIFO 1 flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, RxFifo1ITs);
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	681a      	ldr	r2, [r3, #0]
 801099e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80109a0:	4b3a      	ldr	r3, [pc, #232]	@ (8010a8c <HAL_FDCAN_IRQHandler+0x278>)
 80109a2:	400b      	ands	r3, r1
 80109a4:	6513      	str	r3, [r2, #80]	@ 0x50
 80109a6:	4a38      	ldr	r2, [pc, #224]	@ (8010a88 <HAL_FDCAN_IRQHandler+0x274>)
 80109a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80109aa:	0f9b      	lsrs	r3, r3, #30
 80109ac:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->RxFifo1Callback(hfdcan, RxFifo1ITs);
#else
    /* Rx FIFO 1 Callback */
    HAL_FDCAN_RxFifo1Callback(hfdcan, RxFifo1ITs);
 80109ae:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 80109b0:	6878      	ldr	r0, [r7, #4]
 80109b2:	f000 f9a3 	bl	8010cfc <HAL_FDCAN_RxFifo1Callback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Tx FIFO empty interrupt management ***************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_FIFO_EMPTY) != RESET)
 80109b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109b8:	0adb      	lsrs	r3, r3, #11
 80109ba:	f003 0301 	and.w	r3, r3, #1
 80109be:	2b00      	cmp	r3, #0
 80109c0:	d010      	beq.n	80109e4 <HAL_FDCAN_IRQHandler+0x1d0>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_FIFO_EMPTY) != RESET)
 80109c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109c4:	0adb      	lsrs	r3, r3, #11
 80109c6:	f003 0301 	and.w	r3, r3, #1
 80109ca:	2b00      	cmp	r3, #0
 80109cc:	d00a      	beq.n	80109e4 <HAL_FDCAN_IRQHandler+0x1d0>
    {
      /* Clear the Tx FIFO empty flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_FIFO_EMPTY);
 80109ce:	687b      	ldr	r3, [r7, #4]
 80109d0:	681b      	ldr	r3, [r3, #0]
 80109d2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80109d6:	651a      	str	r2, [r3, #80]	@ 0x50
 80109d8:	4b2b      	ldr	r3, [pc, #172]	@ (8010a88 <HAL_FDCAN_IRQHandler+0x274>)
 80109da:	2200      	movs	r2, #0
 80109dc:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxFifoEmptyCallback(hfdcan);
#else
      /* Tx FIFO empty Callback */
      HAL_FDCAN_TxFifoEmptyCallback(hfdcan);
 80109de:	6878      	ldr	r0, [r7, #4]
 80109e0:	f000 f997 	bl	8010d12 <HAL_FDCAN_TxFifoEmptyCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Transmission Complete interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TX_COMPLETE) != RESET)
 80109e4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80109e6:	0a5b      	lsrs	r3, r3, #9
 80109e8:	f003 0301 	and.w	r3, r3, #1
 80109ec:	2b00      	cmp	r3, #0
 80109ee:	d01d      	beq.n	8010a2c <HAL_FDCAN_IRQHandler+0x218>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TX_COMPLETE) != RESET)
 80109f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80109f2:	0a5b      	lsrs	r3, r3, #9
 80109f4:	f003 0301 	and.w	r3, r3, #1
 80109f8:	2b00      	cmp	r3, #0
 80109fa:	d017      	beq.n	8010a2c <HAL_FDCAN_IRQHandler+0x218>
    {
      /* List of transmitted monitored buffers */
      TransmittedBuffers = hfdcan->Instance->TXBTO;
 80109fc:	687b      	ldr	r3, [r7, #4]
 80109fe:	681b      	ldr	r3, [r3, #0]
 8010a00:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8010a04:	633b      	str	r3, [r7, #48]	@ 0x30
      TransmittedBuffers &= hfdcan->Instance->TXBTIE;
 8010a06:	687b      	ldr	r3, [r7, #4]
 8010a08:	681b      	ldr	r3, [r3, #0]
 8010a0a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8010a0e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010a10:	4013      	ands	r3, r2
 8010a12:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Clear the Transmission Complete flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TX_COMPLETE);
 8010a14:	687b      	ldr	r3, [r7, #4]
 8010a16:	681b      	ldr	r3, [r3, #0]
 8010a18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8010a1c:	651a      	str	r2, [r3, #80]	@ 0x50
 8010a1e:	4b1a      	ldr	r3, [pc, #104]	@ (8010a88 <HAL_FDCAN_IRQHandler+0x274>)
 8010a20:	2200      	movs	r2, #0
 8010a22:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
#else
      /* Transmission Complete Callback */
      HAL_FDCAN_TxBufferCompleteCallback(hfdcan, TransmittedBuffers);
 8010a24:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8010a26:	6878      	ldr	r0, [r7, #4]
 8010a28:	f000 f97d 	bl	8010d26 <HAL_FDCAN_TxBufferCompleteCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Rx Buffer New Message interrupt management *******************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RX_BUFFER_NEW_MESSAGE) != RESET)
 8010a2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a2e:	0cdb      	lsrs	r3, r3, #19
 8010a30:	f003 0301 	and.w	r3, r3, #1
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d010      	beq.n	8010a5a <HAL_FDCAN_IRQHandler+0x246>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE) != RESET)
 8010a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a3a:	0cdb      	lsrs	r3, r3, #19
 8010a3c:	f003 0301 	and.w	r3, r3, #1
 8010a40:	2b00      	cmp	r3, #0
 8010a42:	d00a      	beq.n	8010a5a <HAL_FDCAN_IRQHandler+0x246>
    {
      /* Clear the Rx Buffer New Message flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RX_BUFFER_NEW_MESSAGE);
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	681b      	ldr	r3, [r3, #0]
 8010a48:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8010a4c:	651a      	str	r2, [r3, #80]	@ 0x50
 8010a4e:	4b0e      	ldr	r3, [pc, #56]	@ (8010a88 <HAL_FDCAN_IRQHandler+0x274>)
 8010a50:	2200      	movs	r2, #0
 8010a52:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->RxBufferNewMessageCallback(hfdcan);
#else
      /* Rx Buffer New Message Callback */
      HAL_FDCAN_RxBufferNewMessageCallback(hfdcan);
 8010a54:	6878      	ldr	r0, [r7, #4]
 8010a56:	f000 f97c 	bl	8010d52 <HAL_FDCAN_RxBufferNewMessageCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timestamp Wraparound interrupt management ********************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMESTAMP_WRAPAROUND) != RESET)
 8010a5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a5c:	0c1b      	lsrs	r3, r3, #16
 8010a5e:	f003 0301 	and.w	r3, r3, #1
 8010a62:	2b00      	cmp	r3, #0
 8010a64:	d016      	beq.n	8010a94 <HAL_FDCAN_IRQHandler+0x280>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMESTAMP_WRAPAROUND) != RESET)
 8010a66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010a68:	0c1b      	lsrs	r3, r3, #16
 8010a6a:	f003 0301 	and.w	r3, r3, #1
 8010a6e:	2b00      	cmp	r3, #0
 8010a70:	d010      	beq.n	8010a94 <HAL_FDCAN_IRQHandler+0x280>
    {
      /* Clear the Timestamp Wraparound flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMESTAMP_WRAPAROUND);
 8010a72:	687b      	ldr	r3, [r7, #4]
 8010a74:	681b      	ldr	r3, [r3, #0]
 8010a76:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8010a7a:	651a      	str	r2, [r3, #80]	@ 0x50
 8010a7c:	4b02      	ldr	r3, [pc, #8]	@ (8010a88 <HAL_FDCAN_IRQHandler+0x274>)
 8010a7e:	2200      	movs	r2, #0
 8010a80:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimestampWraparoundCallback(hfdcan);
#else
      /* Timestamp Wraparound Callback */
      HAL_FDCAN_TimestampWraparoundCallback(hfdcan);
 8010a82:	6878      	ldr	r0, [r7, #4]
 8010a84:	e004      	b.n	8010a90 <HAL_FDCAN_IRQHandler+0x27c>
 8010a86:	bf00      	nop
 8010a88:	4000a800 	.word	0x4000a800
 8010a8c:	3fcfffff 	.word	0x3fcfffff
 8010a90:	f000 f969 	bl	8010d66 <HAL_FDCAN_TimestampWraparoundCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Timeout Occurred interrupt management ************************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_TIMEOUT_OCCURRED) != RESET)
 8010a94:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010a96:	0c9b      	lsrs	r3, r3, #18
 8010a98:	f003 0301 	and.w	r3, r3, #1
 8010a9c:	2b00      	cmp	r3, #0
 8010a9e:	d010      	beq.n	8010ac2 <HAL_FDCAN_IRQHandler+0x2ae>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_TIMEOUT_OCCURRED) != RESET)
 8010aa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010aa2:	0c9b      	lsrs	r3, r3, #18
 8010aa4:	f003 0301 	and.w	r3, r3, #1
 8010aa8:	2b00      	cmp	r3, #0
 8010aaa:	d00a      	beq.n	8010ac2 <HAL_FDCAN_IRQHandler+0x2ae>
    {
      /* Clear the Timeout Occurred flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_TIMEOUT_OCCURRED);
 8010aac:	687b      	ldr	r3, [r7, #4]
 8010aae:	681b      	ldr	r3, [r3, #0]
 8010ab0:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8010ab4:	651a      	str	r2, [r3, #80]	@ 0x50
 8010ab6:	4b83      	ldr	r3, [pc, #524]	@ (8010cc4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8010ab8:	2200      	movs	r2, #0
 8010aba:	611a      	str	r2, [r3, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hfdcan->TimeoutOccurredCallback(hfdcan);
#else
      /* Timeout Occurred Callback */
      HAL_FDCAN_TimeoutOccurredCallback(hfdcan);
 8010abc:	6878      	ldr	r0, [r7, #4]
 8010abe:	f000 f95c 	bl	8010d7a <HAL_FDCAN_TimeoutOccurredCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
    }
  }

  /* Message RAM access failure interrupt management **************************/
  if (FDCAN_CHECK_IT_SOURCE(itsourceIE, FDCAN_IT_RAM_ACCESS_FAILURE) != RESET)
 8010ac2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010ac4:	0c5b      	lsrs	r3, r3, #17
 8010ac6:	f003 0301 	and.w	r3, r3, #1
 8010aca:	2b00      	cmp	r3, #0
 8010acc:	d015      	beq.n	8010afa <HAL_FDCAN_IRQHandler+0x2e6>
  {
    if (FDCAN_CHECK_FLAG(itflagIR, FDCAN_FLAG_RAM_ACCESS_FAILURE) != RESET)
 8010ace:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ad0:	0c5b      	lsrs	r3, r3, #17
 8010ad2:	f003 0301 	and.w	r3, r3, #1
 8010ad6:	2b00      	cmp	r3, #0
 8010ad8:	d00f      	beq.n	8010afa <HAL_FDCAN_IRQHandler+0x2e6>
    {
      /* Clear the Message RAM access failure flag */
      __HAL_FDCAN_CLEAR_FLAG(hfdcan, FDCAN_FLAG_RAM_ACCESS_FAILURE);
 8010ada:	687b      	ldr	r3, [r7, #4]
 8010adc:	681b      	ldr	r3, [r3, #0]
 8010ade:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8010ae2:	651a      	str	r2, [r3, #80]	@ 0x50
 8010ae4:	4b77      	ldr	r3, [pc, #476]	@ (8010cc4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8010ae6:	2200      	movs	r2, #0
 8010ae8:	611a      	str	r2, [r3, #16]

      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_RAM_ACCESS;
 8010aea:	687b      	ldr	r3, [r7, #4]
 8010aec:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010af0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8010af4:	687b      	ldr	r3, [r7, #4]
 8010af6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
    }
  }

  /* Error Status interrupts management ***************************************/
  if (ErrorStatusITs != 0U)
 8010afa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010afc:	2b00      	cmp	r3, #0
 8010afe:	d00d      	beq.n	8010b1c <HAL_FDCAN_IRQHandler+0x308>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, ErrorStatusITs);
 8010b00:	687b      	ldr	r3, [r7, #4]
 8010b02:	681a      	ldr	r2, [r3, #0]
 8010b04:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010b06:	4b70      	ldr	r3, [pc, #448]	@ (8010cc8 <HAL_FDCAN_IRQHandler+0x4b4>)
 8010b08:	400b      	ands	r3, r1
 8010b0a:	6513      	str	r3, [r2, #80]	@ 0x50
 8010b0c:	4a6d      	ldr	r2, [pc, #436]	@ (8010cc4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8010b0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8010b10:	0f9b      	lsrs	r3, r3, #30
 8010b12:	6113      	str	r3, [r2, #16]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorStatusCallback(hfdcan, ErrorStatusITs);
#else
    /* Error Status Callback */
    HAL_FDCAN_ErrorStatusCallback(hfdcan, ErrorStatusITs);
 8010b14:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8010b16:	6878      	ldr	r0, [r7, #4]
 8010b18:	f000 f94d 	bl	8010db6 <HAL_FDCAN_ErrorStatusCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }

  /* Error interrupts management **********************************************/
  if (Errors != 0U)
 8010b1c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b1e:	2b00      	cmp	r3, #0
 8010b20:	d011      	beq.n	8010b46 <HAL_FDCAN_IRQHandler+0x332>
  {
    /* Clear the Error flags */
    __HAL_FDCAN_CLEAR_FLAG(hfdcan, Errors);
 8010b22:	687b      	ldr	r3, [r7, #4]
 8010b24:	681a      	ldr	r2, [r3, #0]
 8010b26:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8010b28:	4b67      	ldr	r3, [pc, #412]	@ (8010cc8 <HAL_FDCAN_IRQHandler+0x4b4>)
 8010b2a:	400b      	ands	r3, r1
 8010b2c:	6513      	str	r3, [r2, #80]	@ 0x50
 8010b2e:	4a65      	ldr	r2, [pc, #404]	@ (8010cc4 <HAL_FDCAN_IRQHandler+0x4b0>)
 8010b30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b32:	0f9b      	lsrs	r3, r3, #30
 8010b34:	6113      	str	r3, [r2, #16]

    /* Update error code */
    hfdcan->ErrorCode |= Errors;
 8010b36:	687b      	ldr	r3, [r7, #4]
 8010b38:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8010b3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010b3e:	431a      	orrs	r2, r3
 8010b40:	687b      	ldr	r3, [r7, #4]
 8010b42:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  }

  if (hfdcan->Instance == FDCAN1)
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	681b      	ldr	r3, [r3, #0]
 8010b4a:	4a60      	ldr	r2, [pc, #384]	@ (8010ccc <HAL_FDCAN_IRQHandler+0x4b8>)
 8010b4c:	4293      	cmp	r3, r2
 8010b4e:	f040 80ac 	bne.w	8010caa <HAL_FDCAN_IRQHandler+0x496>
  {
    if ((hfdcan->ttcan->TTOCF & FDCAN_TTOCF_OM) != 0U)
 8010b52:	687b      	ldr	r3, [r7, #4]
 8010b54:	685b      	ldr	r3, [r3, #4]
 8010b56:	689b      	ldr	r3, [r3, #8]
 8010b58:	f003 0303 	and.w	r3, r3, #3
 8010b5c:	2b00      	cmp	r3, #0
 8010b5e:	f000 80a4 	beq.w	8010caa <HAL_FDCAN_IRQHandler+0x496>
    {
      TTSchedSyncITs = hfdcan->ttcan->TTIR & FDCAN_TT_SCHEDULE_SYNC_MASK;
 8010b62:	687b      	ldr	r3, [r7, #4]
 8010b64:	685b      	ldr	r3, [r3, #4]
 8010b66:	6a1b      	ldr	r3, [r3, #32]
 8010b68:	f003 030f 	and.w	r3, r3, #15
 8010b6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTSchedSyncITs &= hfdcan->ttcan->TTIE;
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	685b      	ldr	r3, [r3, #4]
 8010b72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b74:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010b76:	4013      	ands	r3, r2
 8010b78:	62fb      	str	r3, [r7, #44]	@ 0x2c
      TTTimeMarkITs = hfdcan->ttcan->TTIR & FDCAN_TT_TIME_MARK_MASK;
 8010b7a:	687b      	ldr	r3, [r7, #4]
 8010b7c:	685b      	ldr	r3, [r3, #4]
 8010b7e:	6a1b      	ldr	r3, [r3, #32]
 8010b80:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8010b84:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTTimeMarkITs &= hfdcan->ttcan->TTIE;
 8010b86:	687b      	ldr	r3, [r7, #4]
 8010b88:	685b      	ldr	r3, [r3, #4]
 8010b8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010b8c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010b8e:	4013      	ands	r3, r2
 8010b90:	62bb      	str	r3, [r7, #40]	@ 0x28
      TTGlobTimeITs = hfdcan->ttcan->TTIR & FDCAN_TT_GLOBAL_TIME_MASK;
 8010b92:	687b      	ldr	r3, [r7, #4]
 8010b94:	685b      	ldr	r3, [r3, #4]
 8010b96:	6a1b      	ldr	r3, [r3, #32]
 8010b98:	f403 73c0 	and.w	r3, r3, #384	@ 0x180
 8010b9c:	627b      	str	r3, [r7, #36]	@ 0x24
      TTGlobTimeITs &= hfdcan->ttcan->TTIE;
 8010b9e:	687b      	ldr	r3, [r7, #4]
 8010ba0:	685b      	ldr	r3, [r3, #4]
 8010ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010ba4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010ba6:	4013      	ands	r3, r2
 8010ba8:	627b      	str	r3, [r7, #36]	@ 0x24
      TTDistErrors = hfdcan->ttcan->TTIR & FDCAN_TT_DISTURBING_ERROR_MASK;
 8010baa:	687b      	ldr	r3, [r7, #4]
 8010bac:	685b      	ldr	r3, [r3, #4]
 8010bae:	6a1b      	ldr	r3, [r3, #32]
 8010bb0:	f403 43fc 	and.w	r3, r3, #32256	@ 0x7e00
 8010bb4:	623b      	str	r3, [r7, #32]
      TTDistErrors &= hfdcan->ttcan->TTIE;
 8010bb6:	687b      	ldr	r3, [r7, #4]
 8010bb8:	685b      	ldr	r3, [r3, #4]
 8010bba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bbc:	6a3a      	ldr	r2, [r7, #32]
 8010bbe:	4013      	ands	r3, r2
 8010bc0:	623b      	str	r3, [r7, #32]
      TTFatalErrors = hfdcan->ttcan->TTIR & FDCAN_TT_FATAL_ERROR_MASK;
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	685b      	ldr	r3, [r3, #4]
 8010bc6:	6a1b      	ldr	r3, [r3, #32]
 8010bc8:	f403 23f0 	and.w	r3, r3, #491520	@ 0x78000
 8010bcc:	61fb      	str	r3, [r7, #28]
      TTFatalErrors &= hfdcan->ttcan->TTIE;
 8010bce:	687b      	ldr	r3, [r7, #4]
 8010bd0:	685b      	ldr	r3, [r3, #4]
 8010bd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010bd4:	69fa      	ldr	r2, [r7, #28]
 8010bd6:	4013      	ands	r3, r2
 8010bd8:	61fb      	str	r3, [r7, #28]
      itsourceTTIE = hfdcan->ttcan->TTIE;
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	685b      	ldr	r3, [r3, #4]
 8010bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010be0:	61bb      	str	r3, [r7, #24]
      itflagTTIR = hfdcan->ttcan->TTIR;
 8010be2:	687b      	ldr	r3, [r7, #4]
 8010be4:	685b      	ldr	r3, [r3, #4]
 8010be6:	6a1b      	ldr	r3, [r3, #32]
 8010be8:	617b      	str	r3, [r7, #20]

      /* TT Schedule Synchronization interrupts management **********************/
      if (TTSchedSyncITs != 0U)
 8010bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bec:	2b00      	cmp	r3, #0
 8010bee:	d007      	beq.n	8010c00 <HAL_FDCAN_IRQHandler+0x3ec>
      {
        /* Clear the TT Schedule Synchronization flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTSchedSyncITs);
 8010bf0:	687b      	ldr	r3, [r7, #4]
 8010bf2:	685b      	ldr	r3, [r3, #4]
 8010bf4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010bf6:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
#else
        /* TT Schedule Synchronization Callback */
        HAL_FDCAN_TT_ScheduleSyncCallback(hfdcan, TTSchedSyncITs);
 8010bf8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8010bfa:	6878      	ldr	r0, [r7, #4]
 8010bfc:	f000 f8e6 	bl	8010dcc <HAL_FDCAN_TT_ScheduleSyncCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Time Mark interrupts management *************************************/
      if (TTTimeMarkITs != 0U)
 8010c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c02:	2b00      	cmp	r3, #0
 8010c04:	d007      	beq.n	8010c16 <HAL_FDCAN_IRQHandler+0x402>
      {
        /* Clear the TT Time Mark flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTTimeMarkITs);
 8010c06:	687b      	ldr	r3, [r7, #4]
 8010c08:	685b      	ldr	r3, [r3, #4]
 8010c0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010c0c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
#else
        /* TT Time Mark Callback */
        HAL_FDCAN_TT_TimeMarkCallback(hfdcan, TTTimeMarkITs);
 8010c0e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8010c10:	6878      	ldr	r0, [r7, #4]
 8010c12:	f000 f8e6 	bl	8010de2 <HAL_FDCAN_TT_TimeMarkCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Stop Watch interrupt management *************************************/
      if (FDCAN_CHECK_IT_SOURCE(itsourceTTIE, FDCAN_TT_IT_STOP_WATCH) != RESET)
 8010c16:	69bb      	ldr	r3, [r7, #24]
 8010c18:	099b      	lsrs	r3, r3, #6
 8010c1a:	f003 0301 	and.w	r3, r3, #1
 8010c1e:	2b00      	cmp	r3, #0
 8010c20:	d01a      	beq.n	8010c58 <HAL_FDCAN_IRQHandler+0x444>
      {
        if (FDCAN_CHECK_FLAG(itflagTTIR, FDCAN_TT_FLAG_STOP_WATCH) != RESET)
 8010c22:	697b      	ldr	r3, [r7, #20]
 8010c24:	099b      	lsrs	r3, r3, #6
 8010c26:	f003 0301 	and.w	r3, r3, #1
 8010c2a:	2b00      	cmp	r3, #0
 8010c2c:	d014      	beq.n	8010c58 <HAL_FDCAN_IRQHandler+0x444>
        {
          /* Retrieve Stop watch Time and Cycle count */
          SWTime = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_SWV) >> FDCAN_TTCPT_SWV_Pos);
 8010c2e:	687b      	ldr	r3, [r7, #4]
 8010c30:	685b      	ldr	r3, [r3, #4]
 8010c32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c34:	0c1b      	lsrs	r3, r3, #16
 8010c36:	b29b      	uxth	r3, r3
 8010c38:	613b      	str	r3, [r7, #16]
          SWCycleCount = ((hfdcan->ttcan->TTCPT & FDCAN_TTCPT_CCV) >> FDCAN_TTCPT_CCV_Pos);
 8010c3a:	687b      	ldr	r3, [r7, #4]
 8010c3c:	685b      	ldr	r3, [r3, #4]
 8010c3e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010c40:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010c44:	60fb      	str	r3, [r7, #12]

          /* Clear the TT Stop Watch flag */
          __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, FDCAN_TT_FLAG_STOP_WATCH);
 8010c46:	687b      	ldr	r3, [r7, #4]
 8010c48:	685b      	ldr	r3, [r3, #4]
 8010c4a:	2240      	movs	r2, #64	@ 0x40
 8010c4c:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hfdcan->TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
#else
          /* TT Stop Watch Callback */
          HAL_FDCAN_TT_StopWatchCallback(hfdcan, SWTime, SWCycleCount);
 8010c4e:	68fa      	ldr	r2, [r7, #12]
 8010c50:	6939      	ldr	r1, [r7, #16]
 8010c52:	6878      	ldr	r0, [r7, #4]
 8010c54:	f000 f8d0 	bl	8010df8 <HAL_FDCAN_TT_StopWatchCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
        }
      }

      /* TT Global Time interrupts management ***********************************/
      if (TTGlobTimeITs != 0U)
 8010c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d007      	beq.n	8010c6e <HAL_FDCAN_IRQHandler+0x45a>
      {
        /* Clear the TT Global Time flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTGlobTimeITs);
 8010c5e:	687b      	ldr	r3, [r7, #4]
 8010c60:	685b      	ldr	r3, [r3, #4]
 8010c62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010c64:	621a      	str	r2, [r3, #32]
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hfdcan->TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
#else
        /* TT Global Time Callback */
        HAL_FDCAN_TT_GlobalTimeCallback(hfdcan, TTGlobTimeITs);
 8010c66:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8010c68:	6878      	ldr	r0, [r7, #4]
 8010c6a:	f000 f8d1 	bl	8010e10 <HAL_FDCAN_TT_GlobalTimeCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
      }

      /* TT Disturbing Error interrupts management ******************************/
      if (TTDistErrors != 0U)
 8010c6e:	6a3b      	ldr	r3, [r7, #32]
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d00b      	beq.n	8010c8c <HAL_FDCAN_IRQHandler+0x478>
      {
        /* Clear the TT Disturbing Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTDistErrors);
 8010c74:	687b      	ldr	r3, [r7, #4]
 8010c76:	685b      	ldr	r3, [r3, #4]
 8010c78:	6a3a      	ldr	r2, [r7, #32]
 8010c7a:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTDistErrors;
 8010c7c:	687b      	ldr	r3, [r7, #4]
 8010c7e:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8010c82:	6a3b      	ldr	r3, [r7, #32]
 8010c84:	431a      	orrs	r2, r3
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }

      /* TT Fatal Error interrupts management ***********************************/
      if (TTFatalErrors != 0U)
 8010c8c:	69fb      	ldr	r3, [r7, #28]
 8010c8e:	2b00      	cmp	r3, #0
 8010c90:	d00b      	beq.n	8010caa <HAL_FDCAN_IRQHandler+0x496>
      {
        /* Clear the TT Fatal Error flags */
        __HAL_FDCAN_TT_CLEAR_FLAG(hfdcan, TTFatalErrors);
 8010c92:	687b      	ldr	r3, [r7, #4]
 8010c94:	685b      	ldr	r3, [r3, #4]
 8010c96:	69fa      	ldr	r2, [r7, #28]
 8010c98:	621a      	str	r2, [r3, #32]

        /* Update error code */
        hfdcan->ErrorCode |= TTFatalErrors;
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	f8d3 209c 	ldr.w	r2, [r3, #156]	@ 0x9c
 8010ca0:	69fb      	ldr	r3, [r7, #28]
 8010ca2:	431a      	orrs	r2, r3
 8010ca4:	687b      	ldr	r3, [r7, #4]
 8010ca6:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
      }
    }
  }

  if (hfdcan->ErrorCode != HAL_FDCAN_ERROR_NONE)
 8010caa:	687b      	ldr	r3, [r7, #4]
 8010cac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8010cb0:	2b00      	cmp	r3, #0
 8010cb2:	d002      	beq.n	8010cba <HAL_FDCAN_IRQHandler+0x4a6>
#if USE_HAL_FDCAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hfdcan->ErrorCallback(hfdcan);
#else
    /* Error Callback */
    HAL_FDCAN_ErrorCallback(hfdcan);
 8010cb4:	6878      	ldr	r0, [r7, #4]
 8010cb6:	f000 f874 	bl	8010da2 <HAL_FDCAN_ErrorCallback>
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */
  }
}
 8010cba:	bf00      	nop
 8010cbc:	3758      	adds	r7, #88	@ 0x58
 8010cbe:	46bd      	mov	sp, r7
 8010cc0:	bd80      	pop	{r7, pc}
 8010cc2:	bf00      	nop
 8010cc4:	4000a800 	.word	0x4000a800
 8010cc8:	3fcfffff 	.word	0x3fcfffff
 8010ccc:	4000a000 	.word	0x4000a000

08010cd0 <HAL_FDCAN_ClockCalibrationCallback>:
  * @param  ClkCalibrationITs indicates which Clock Calibration interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Clock_Calibration_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ClockCalibrationCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ClkCalibrationITs)
{
 8010cd0:	b480      	push	{r7}
 8010cd2:	b083      	sub	sp, #12
 8010cd4:	af00      	add	r7, sp, #0
 8010cd6:	6078      	str	r0, [r7, #4]
 8010cd8:	6039      	str	r1, [r7, #0]
  UNUSED(ClkCalibrationITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ClockCalibrationCallback could be implemented in the user file
   */
}
 8010cda:	bf00      	nop
 8010cdc:	370c      	adds	r7, #12
 8010cde:	46bd      	mov	sp, r7
 8010ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ce4:	4770      	bx	lr

08010ce6 <HAL_FDCAN_TxEventFifoCallback>:
  * @param  TxEventFifoITs indicates which Tx Event FIFO interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Tx_Event_Fifo_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TxEventFifoCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TxEventFifoITs)
{
 8010ce6:	b480      	push	{r7}
 8010ce8:	b083      	sub	sp, #12
 8010cea:	af00      	add	r7, sp, #0
 8010cec:	6078      	str	r0, [r7, #4]
 8010cee:	6039      	str	r1, [r7, #0]
  UNUSED(TxEventFifoITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxEventFifoCallback could be implemented in the user file
   */
}
 8010cf0:	bf00      	nop
 8010cf2:	370c      	adds	r7, #12
 8010cf4:	46bd      	mov	sp, r7
 8010cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010cfa:	4770      	bx	lr

08010cfc <HAL_FDCAN_RxFifo1Callback>:
  * @param  RxFifo1ITs indicates which Rx FIFO 1 interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Rx_Fifo1_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_RxFifo1Callback(FDCAN_HandleTypeDef *hfdcan, uint32_t RxFifo1ITs)
{
 8010cfc:	b480      	push	{r7}
 8010cfe:	b083      	sub	sp, #12
 8010d00:	af00      	add	r7, sp, #0
 8010d02:	6078      	str	r0, [r7, #4]
 8010d04:	6039      	str	r1, [r7, #0]
  UNUSED(RxFifo1ITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxFifo1Callback could be implemented in the user file
   */
}
 8010d06:	bf00      	nop
 8010d08:	370c      	adds	r7, #12
 8010d0a:	46bd      	mov	sp, r7
 8010d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d10:	4770      	bx	lr

08010d12 <HAL_FDCAN_TxFifoEmptyCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TxFifoEmptyCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8010d12:	b480      	push	{r7}
 8010d14:	b083      	sub	sp, #12
 8010d16:	af00      	add	r7, sp, #0
 8010d18:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxFifoEmptyCallback could be implemented in the user file
   */
}
 8010d1a:	bf00      	nop
 8010d1c:	370c      	adds	r7, #12
 8010d1e:	46bd      	mov	sp, r7
 8010d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d24:	4770      	bx	lr

08010d26 <HAL_FDCAN_TxBufferCompleteCallback>:
  * @param  BufferIndexes Indexes of the transmitted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferCompleteCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8010d26:	b480      	push	{r7}
 8010d28:	b083      	sub	sp, #12
 8010d2a:	af00      	add	r7, sp, #0
 8010d2c:	6078      	str	r0, [r7, #4]
 8010d2e:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferCompleteCallback could be implemented in the user file
   */
}
 8010d30:	bf00      	nop
 8010d32:	370c      	adds	r7, #12
 8010d34:	46bd      	mov	sp, r7
 8010d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d3a:	4770      	bx	lr

08010d3c <HAL_FDCAN_TxBufferAbortCallback>:
  * @param  BufferIndexes Indexes of the aborted buffers.
  *         This parameter can be any combination of @arg FDCAN_Tx_location.
  * @retval None
  */
__weak void HAL_FDCAN_TxBufferAbortCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t BufferIndexes)
{
 8010d3c:	b480      	push	{r7}
 8010d3e:	b083      	sub	sp, #12
 8010d40:	af00      	add	r7, sp, #0
 8010d42:	6078      	str	r0, [r7, #4]
 8010d44:	6039      	str	r1, [r7, #0]
  UNUSED(BufferIndexes);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TxBufferAbortCallback could be implemented in the user file
   */
}
 8010d46:	bf00      	nop
 8010d48:	370c      	adds	r7, #12
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d50:	4770      	bx	lr

08010d52 <HAL_FDCAN_RxBufferNewMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_RxBufferNewMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8010d52:	b480      	push	{r7}
 8010d54:	b083      	sub	sp, #12
 8010d56:	af00      	add	r7, sp, #0
 8010d58:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_RxBufferNewMessageCallback could be implemented in the user file
   */
}
 8010d5a:	bf00      	nop
 8010d5c:	370c      	adds	r7, #12
 8010d5e:	46bd      	mov	sp, r7
 8010d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d64:	4770      	bx	lr

08010d66 <HAL_FDCAN_TimestampWraparoundCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimestampWraparoundCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8010d66:	b480      	push	{r7}
 8010d68:	b083      	sub	sp, #12
 8010d6a:	af00      	add	r7, sp, #0
 8010d6c:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimestampWraparoundCallback could be implemented in the user file
   */
}
 8010d6e:	bf00      	nop
 8010d70:	370c      	adds	r7, #12
 8010d72:	46bd      	mov	sp, r7
 8010d74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d78:	4770      	bx	lr

08010d7a <HAL_FDCAN_TimeoutOccurredCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_TimeoutOccurredCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8010d7a:	b480      	push	{r7}
 8010d7c:	b083      	sub	sp, #12
 8010d7e:	af00      	add	r7, sp, #0
 8010d80:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TimeoutOccurredCallback could be implemented in the user file
   */
}
 8010d82:	bf00      	nop
 8010d84:	370c      	adds	r7, #12
 8010d86:	46bd      	mov	sp, r7
 8010d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d8c:	4770      	bx	lr

08010d8e <HAL_FDCAN_HighPriorityMessageCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_HighPriorityMessageCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8010d8e:	b480      	push	{r7}
 8010d90:	b083      	sub	sp, #12
 8010d92:	af00      	add	r7, sp, #0
 8010d94:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_HighPriorityMessageCallback could be implemented in the user file
   */
}
 8010d96:	bf00      	nop
 8010d98:	370c      	adds	r7, #12
 8010d9a:	46bd      	mov	sp, r7
 8010d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010da0:	4770      	bx	lr

08010da2 <HAL_FDCAN_ErrorCallback>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorCallback(FDCAN_HandleTypeDef *hfdcan)
{
 8010da2:	b480      	push	{r7}
 8010da4:	b083      	sub	sp, #12
 8010da6:	af00      	add	r7, sp, #0
 8010da8:	6078      	str	r0, [r7, #4]
  UNUSED(hfdcan);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorCallback could be implemented in the user file
   */
}
 8010daa:	bf00      	nop
 8010dac:	370c      	adds	r7, #12
 8010dae:	46bd      	mov	sp, r7
 8010db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010db4:	4770      	bx	lr

08010db6 <HAL_FDCAN_ErrorStatusCallback>:
  * @param  ErrorStatusITs indicates which Error Status interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_Error_Status_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_ErrorStatusCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t ErrorStatusITs)
{
 8010db6:	b480      	push	{r7}
 8010db8:	b083      	sub	sp, #12
 8010dba:	af00      	add	r7, sp, #0
 8010dbc:	6078      	str	r0, [r7, #4]
 8010dbe:	6039      	str	r1, [r7, #0]
  UNUSED(ErrorStatusITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_ErrorStatusCallback could be implemented in the user file
   */
}
 8010dc0:	bf00      	nop
 8010dc2:	370c      	adds	r7, #12
 8010dc4:	46bd      	mov	sp, r7
 8010dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dca:	4770      	bx	lr

08010dcc <HAL_FDCAN_TT_ScheduleSyncCallback>:
  * @param  TTSchedSyncITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTScheduleSynchronization_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_ScheduleSyncCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTSchedSyncITs)
{
 8010dcc:	b480      	push	{r7}
 8010dce:	b083      	sub	sp, #12
 8010dd0:	af00      	add	r7, sp, #0
 8010dd2:	6078      	str	r0, [r7, #4]
 8010dd4:	6039      	str	r1, [r7, #0]
  UNUSED(TTSchedSyncITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_ScheduleSyncCallback could be implemented in the user file
   */
}
 8010dd6:	bf00      	nop
 8010dd8:	370c      	adds	r7, #12
 8010dda:	46bd      	mov	sp, r7
 8010ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de0:	4770      	bx	lr

08010de2 <HAL_FDCAN_TT_TimeMarkCallback>:
  * @param  TTTimeMarkITs indicates which TT Schedule Synchronization interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTTimeMark_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_TimeMarkCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTTimeMarkITs)
{
 8010de2:	b480      	push	{r7}
 8010de4:	b083      	sub	sp, #12
 8010de6:	af00      	add	r7, sp, #0
 8010de8:	6078      	str	r0, [r7, #4]
 8010dea:	6039      	str	r1, [r7, #0]
  UNUSED(TTTimeMarkITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_TimeMarkCallback could be implemented in the user file
   */
}
 8010dec:	bf00      	nop
 8010dee:	370c      	adds	r7, #12
 8010df0:	46bd      	mov	sp, r7
 8010df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010df6:	4770      	bx	lr

08010df8 <HAL_FDCAN_TT_StopWatchCallback>:
  * @param  SWCycleCount Cycle count value captured together with SWTime.
  *         This parameter is a number between 0 and 0x3F.
  * @retval None
  */
__weak void HAL_FDCAN_TT_StopWatchCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t SWTime, uint32_t SWCycleCount)
{
 8010df8:	b480      	push	{r7}
 8010dfa:	b085      	sub	sp, #20
 8010dfc:	af00      	add	r7, sp, #0
 8010dfe:	60f8      	str	r0, [r7, #12]
 8010e00:	60b9      	str	r1, [r7, #8]
 8010e02:	607a      	str	r2, [r7, #4]
  UNUSED(SWCycleCount);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_StopWatchCallback could be implemented in the user file
   */
}
 8010e04:	bf00      	nop
 8010e06:	3714      	adds	r7, #20
 8010e08:	46bd      	mov	sp, r7
 8010e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e0e:	4770      	bx	lr

08010e10 <HAL_FDCAN_TT_GlobalTimeCallback>:
  * @param  TTGlobTimeITs indicates which TT Global Time interrupts are signaled.
  *         This parameter can be any combination of @arg FDCAN_TTGlobalTime_Interrupts.
  * @retval None
  */
__weak void HAL_FDCAN_TT_GlobalTimeCallback(FDCAN_HandleTypeDef *hfdcan, uint32_t TTGlobTimeITs)
{
 8010e10:	b480      	push	{r7}
 8010e12:	b083      	sub	sp, #12
 8010e14:	af00      	add	r7, sp, #0
 8010e16:	6078      	str	r0, [r7, #4]
 8010e18:	6039      	str	r1, [r7, #0]
  UNUSED(TTGlobTimeITs);

  /* NOTE: This function Should not be modified, when the callback is needed,
            the HAL_FDCAN_TT_GlobalTimeCallback could be implemented in the user file
   */
}
 8010e1a:	bf00      	nop
 8010e1c:	370c      	adds	r7, #12
 8010e1e:	46bd      	mov	sp, r7
 8010e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010e24:	4770      	bx	lr
	...

08010e28 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8010e28:	b480      	push	{r7}
 8010e2a:	b085      	sub	sp, #20
 8010e2c:	af00      	add	r7, sp, #0
 8010e2e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010e34:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	681b      	ldr	r3, [r3, #0]
 8010e3a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8010e3e:	4ba7      	ldr	r3, [pc, #668]	@ (80110dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8010e40:	4013      	ands	r3, r2
 8010e42:	68ba      	ldr	r2, [r7, #8]
 8010e44:	0091      	lsls	r1, r2, #2
 8010e46:	687a      	ldr	r2, [r7, #4]
 8010e48:	6812      	ldr	r2, [r2, #0]
 8010e4a:	430b      	orrs	r3, r1
 8010e4c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 8010e50:	687b      	ldr	r3, [r7, #4]
 8010e52:	681b      	ldr	r3, [r3, #0]
 8010e54:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8010e58:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8010e5c:	687b      	ldr	r3, [r7, #4]
 8010e5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e60:	041a      	lsls	r2, r3, #16
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	681b      	ldr	r3, [r3, #0]
 8010e66:	430a      	orrs	r2, r1
 8010e68:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010e70:	68ba      	ldr	r2, [r7, #8]
 8010e72:	4413      	add	r3, r2
 8010e74:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8010e76:	687b      	ldr	r3, [r7, #4]
 8010e78:	681b      	ldr	r3, [r3, #0]
 8010e7a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8010e7e:	4b97      	ldr	r3, [pc, #604]	@ (80110dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8010e80:	4013      	ands	r3, r2
 8010e82:	68ba      	ldr	r2, [r7, #8]
 8010e84:	0091      	lsls	r1, r2, #2
 8010e86:	687a      	ldr	r2, [r7, #4]
 8010e88:	6812      	ldr	r2, [r2, #0]
 8010e8a:	430b      	orrs	r3, r1
 8010e8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	681b      	ldr	r3, [r3, #0]
 8010e94:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8010e98:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010ea0:	041a      	lsls	r2, r3, #16
 8010ea2:	687b      	ldr	r3, [r7, #4]
 8010ea4:	681b      	ldr	r3, [r3, #0]
 8010ea6:	430a      	orrs	r2, r1
 8010ea8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010eb0:	005b      	lsls	r3, r3, #1
 8010eb2:	68ba      	ldr	r2, [r7, #8]
 8010eb4:	4413      	add	r3, r2
 8010eb6:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	681b      	ldr	r3, [r3, #0]
 8010ebc:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8010ec0:	4b86      	ldr	r3, [pc, #536]	@ (80110dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8010ec2:	4013      	ands	r3, r2
 8010ec4:	68ba      	ldr	r2, [r7, #8]
 8010ec6:	0091      	lsls	r1, r2, #2
 8010ec8:	687a      	ldr	r2, [r7, #4]
 8010eca:	6812      	ldr	r2, [r2, #0]
 8010ecc:	430b      	orrs	r3, r1
 8010ece:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	681b      	ldr	r3, [r3, #0]
 8010ed6:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8010eda:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8010ede:	687b      	ldr	r3, [r7, #4]
 8010ee0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ee2:	041a      	lsls	r2, r3, #16
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	681b      	ldr	r3, [r3, #0]
 8010ee8:	430a      	orrs	r2, r1
 8010eea:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8010eee:	687b      	ldr	r3, [r7, #4]
 8010ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010ef2:	687a      	ldr	r2, [r7, #4]
 8010ef4:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8010ef6:	fb02 f303 	mul.w	r3, r2, r3
 8010efa:	68ba      	ldr	r2, [r7, #8]
 8010efc:	4413      	add	r3, r2
 8010efe:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	681b      	ldr	r3, [r3, #0]
 8010f04:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8010f08:	4b74      	ldr	r3, [pc, #464]	@ (80110dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8010f0a:	4013      	ands	r3, r2
 8010f0c:	68ba      	ldr	r2, [r7, #8]
 8010f0e:	0091      	lsls	r1, r2, #2
 8010f10:	687a      	ldr	r2, [r7, #4]
 8010f12:	6812      	ldr	r2, [r2, #0]
 8010f14:	430b      	orrs	r3, r1
 8010f16:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8010f1a:	687b      	ldr	r3, [r7, #4]
 8010f1c:	681b      	ldr	r3, [r3, #0]
 8010f1e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8010f22:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8010f26:	687b      	ldr	r3, [r7, #4]
 8010f28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010f2a:	041a      	lsls	r2, r3, #16
 8010f2c:	687b      	ldr	r3, [r7, #4]
 8010f2e:	681b      	ldr	r3, [r3, #0]
 8010f30:	430a      	orrs	r2, r1
 8010f32:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8010f36:	687b      	ldr	r3, [r7, #4]
 8010f38:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8010f3a:	687a      	ldr	r2, [r7, #4]
 8010f3c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8010f3e:	fb02 f303 	mul.w	r3, r2, r3
 8010f42:	68ba      	ldr	r2, [r7, #8]
 8010f44:	4413      	add	r3, r2
 8010f46:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	681b      	ldr	r3, [r3, #0]
 8010f4c:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8010f50:	4b62      	ldr	r3, [pc, #392]	@ (80110dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8010f52:	4013      	ands	r3, r2
 8010f54:	68ba      	ldr	r2, [r7, #8]
 8010f56:	0091      	lsls	r1, r2, #2
 8010f58:	687a      	ldr	r2, [r7, #4]
 8010f5a:	6812      	ldr	r2, [r2, #0]
 8010f5c:	430b      	orrs	r3, r1
 8010f5e:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8010f62:	687b      	ldr	r3, [r7, #4]
 8010f64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8010f66:	687a      	ldr	r2, [r7, #4]
 8010f68:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8010f6a:	fb02 f303 	mul.w	r3, r2, r3
 8010f6e:	68ba      	ldr	r2, [r7, #8]
 8010f70:	4413      	add	r3, r2
 8010f72:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8010f74:	687b      	ldr	r3, [r7, #4]
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8010f7c:	4b57      	ldr	r3, [pc, #348]	@ (80110dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8010f7e:	4013      	ands	r3, r2
 8010f80:	68ba      	ldr	r2, [r7, #8]
 8010f82:	0091      	lsls	r1, r2, #2
 8010f84:	687a      	ldr	r2, [r7, #4]
 8010f86:	6812      	ldr	r2, [r2, #0]
 8010f88:	430b      	orrs	r3, r1
 8010f8a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8010f8e:	687b      	ldr	r3, [r7, #4]
 8010f90:	681b      	ldr	r3, [r3, #0]
 8010f92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8010f96:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010f9e:	041a      	lsls	r2, r3, #16
 8010fa0:	687b      	ldr	r3, [r7, #4]
 8010fa2:	681b      	ldr	r3, [r3, #0]
 8010fa4:	430a      	orrs	r2, r1
 8010fa6:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8010faa:	687b      	ldr	r3, [r7, #4]
 8010fac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010fae:	005b      	lsls	r3, r3, #1
 8010fb0:	68ba      	ldr	r2, [r7, #8]
 8010fb2:	4413      	add	r3, r2
 8010fb4:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	681b      	ldr	r3, [r3, #0]
 8010fba:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8010fbe:	4b47      	ldr	r3, [pc, #284]	@ (80110dc <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8010fc0:	4013      	ands	r3, r2
 8010fc2:	68ba      	ldr	r2, [r7, #8]
 8010fc4:	0091      	lsls	r1, r2, #2
 8010fc6:	687a      	ldr	r2, [r7, #4]
 8010fc8:	6812      	ldr	r2, [r2, #0]
 8010fca:	430b      	orrs	r3, r1
 8010fcc:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8010fd0:	687b      	ldr	r3, [r7, #4]
 8010fd2:	681b      	ldr	r3, [r3, #0]
 8010fd4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8010fd8:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010fe0:	041a      	lsls	r2, r3, #16
 8010fe2:	687b      	ldr	r3, [r7, #4]
 8010fe4:	681b      	ldr	r3, [r3, #0]
 8010fe6:	430a      	orrs	r2, r1
 8010fe8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	681b      	ldr	r3, [r3, #0]
 8010ff0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8010ff4:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8010ff8:	687b      	ldr	r3, [r7, #4]
 8010ffa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010ffc:	061a      	lsls	r2, r3, #24
 8010ffe:	687b      	ldr	r3, [r7, #4]
 8011000:	681b      	ldr	r3, [r3, #0]
 8011002:	430a      	orrs	r2, r1
 8011004:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8011008:	687b      	ldr	r3, [r7, #4]
 801100a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801100c:	4b34      	ldr	r3, [pc, #208]	@ (80110e0 <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 801100e:	4413      	add	r3, r2
 8011010:	009a      	lsls	r2, r3, #2
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801101e:	009b      	lsls	r3, r3, #2
 8011020:	441a      	add	r2, r3
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8011026:	687b      	ldr	r3, [r7, #4]
 8011028:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801102e:	00db      	lsls	r3, r3, #3
 8011030:	441a      	add	r2, r3
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801103e:	6879      	ldr	r1, [r7, #4]
 8011040:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8011042:	fb01 f303 	mul.w	r3, r1, r3
 8011046:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8011048:	441a      	add	r2, r3
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 801104e:	687b      	ldr	r3, [r7, #4]
 8011050:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011056:	6879      	ldr	r1, [r7, #4]
 8011058:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 801105a:	fb01 f303 	mul.w	r3, r1, r3
 801105e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8011060:	441a      	add	r2, r3
 8011062:	687b      	ldr	r3, [r7, #4]
 8011064:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8011066:	687b      	ldr	r3, [r7, #4]
 8011068:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801106e:	6879      	ldr	r1, [r7, #4]
 8011070:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8011072:	fb01 f303 	mul.w	r3, r1, r3
 8011076:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8011078:	441a      	add	r2, r3
 801107a:	687b      	ldr	r3, [r7, #4]
 801107c:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801108a:	00db      	lsls	r3, r3, #3
 801108c:	441a      	add	r2, r3
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8011094:	687b      	ldr	r3, [r7, #4]
 8011096:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 801109a:	687b      	ldr	r3, [r7, #4]
 801109c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801109e:	6879      	ldr	r1, [r7, #4]
 80110a0:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80110a2:	fb01 f303 	mul.w	r3, r1, r3
 80110a6:	009b      	lsls	r3, r3, #2
 80110a8:	441a      	add	r2, r3
 80110aa:	687b      	ldr	r3, [r7, #4]
 80110ac:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80110ba:	6879      	ldr	r1, [r7, #4]
 80110bc:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 80110be:	fb01 f303 	mul.w	r3, r1, r3
 80110c2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 80110c4:	441a      	add	r2, r3
 80110c6:	687b      	ldr	r3, [r7, #4]
 80110c8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80110d2:	4a04      	ldr	r2, [pc, #16]	@ (80110e4 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 80110d4:	4293      	cmp	r3, r2
 80110d6:	d915      	bls.n	8011104 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 80110d8:	e006      	b.n	80110e8 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 80110da:	bf00      	nop
 80110dc:	ffff0003 	.word	0xffff0003
 80110e0:	10002b00 	.word	0x10002b00
 80110e4:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 80110e8:	687b      	ldr	r3, [r7, #4]
 80110ea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80110ee:	f043 0220 	orr.w	r2, r3, #32
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80110f8:	687b      	ldr	r3, [r7, #4]
 80110fa:	2203      	movs	r2, #3
 80110fc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8011100:	2301      	movs	r3, #1
 8011102:	e010      	b.n	8011126 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8011104:	687b      	ldr	r3, [r7, #4]
 8011106:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011108:	60fb      	str	r3, [r7, #12]
 801110a:	e005      	b.n	8011118 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 801110c:	68fb      	ldr	r3, [r7, #12]
 801110e:	2200      	movs	r2, #0
 8011110:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8011112:	68fb      	ldr	r3, [r7, #12]
 8011114:	3304      	adds	r3, #4
 8011116:	60fb      	str	r3, [r7, #12]
 8011118:	687b      	ldr	r3, [r7, #4]
 801111a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 801111e:	68fa      	ldr	r2, [r7, #12]
 8011120:	429a      	cmp	r2, r3
 8011122:	d3f3      	bcc.n	801110c <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8011124:	2300      	movs	r3, #0
}
 8011126:	4618      	mov	r0, r3
 8011128:	3714      	adds	r7, #20
 801112a:	46bd      	mov	sp, r7
 801112c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011130:	4770      	bx	lr
 8011132:	bf00      	nop

08011134 <FDCAN_CopyMessageToRAM>:
  * @param  BufferIndex index of the buffer to be configured.
  * @retval none
 */
static void FDCAN_CopyMessageToRAM(const FDCAN_HandleTypeDef *hfdcan, const FDCAN_TxHeaderTypeDef *pTxHeader,
                                   const uint8_t *pTxData, uint32_t BufferIndex)
{
 8011134:	b480      	push	{r7}
 8011136:	b089      	sub	sp, #36	@ 0x24
 8011138:	af00      	add	r7, sp, #0
 801113a:	60f8      	str	r0, [r7, #12]
 801113c:	60b9      	str	r1, [r7, #8]
 801113e:	607a      	str	r2, [r7, #4]
 8011140:	603b      	str	r3, [r7, #0]
  uint32_t TxElementW2;
  uint32_t *TxAddress;
  uint32_t ByteCounter;

  /* Build first word of Tx header element */
  if (pTxHeader->IdType == FDCAN_STANDARD_ID)
 8011142:	68bb      	ldr	r3, [r7, #8]
 8011144:	685b      	ldr	r3, [r3, #4]
 8011146:	2b00      	cmp	r3, #0
 8011148:	d10a      	bne.n	8011160 <FDCAN_CopyMessageToRAM+0x2c>
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 801114a:	68bb      	ldr	r3, [r7, #8]
 801114c:	691a      	ldr	r2, [r3, #16]
                   FDCAN_STANDARD_ID |
                   pTxHeader->TxFrameType |
 801114e:	68bb      	ldr	r3, [r7, #8]
 8011150:	689b      	ldr	r3, [r3, #8]
                   FDCAN_STANDARD_ID |
 8011152:	431a      	orrs	r2, r3
                   (pTxHeader->Identifier << 18U));
 8011154:	68bb      	ldr	r3, [r7, #8]
 8011156:	681b      	ldr	r3, [r3, #0]
 8011158:	049b      	lsls	r3, r3, #18
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 801115a:	4313      	orrs	r3, r2
 801115c:	61fb      	str	r3, [r7, #28]
 801115e:	e00a      	b.n	8011176 <FDCAN_CopyMessageToRAM+0x42>
  }
  else /* pTxHeader->IdType == FDCAN_EXTENDED_ID */
  {
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8011160:	68bb      	ldr	r3, [r7, #8]
 8011162:	691a      	ldr	r2, [r3, #16]
                   FDCAN_EXTENDED_ID |
                   pTxHeader->TxFrameType |
 8011164:	68bb      	ldr	r3, [r7, #8]
 8011166:	689b      	ldr	r3, [r3, #8]
                   FDCAN_EXTENDED_ID |
 8011168:	431a      	orrs	r2, r3
                   pTxHeader->Identifier);
 801116a:	68bb      	ldr	r3, [r7, #8]
 801116c:	681b      	ldr	r3, [r3, #0]
                   pTxHeader->TxFrameType |
 801116e:	4313      	orrs	r3, r2
    TxElementW1 = (pTxHeader->ErrorStateIndicator |
 8011170:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8011174:	61fb      	str	r3, [r7, #28]
  }

  /* Build second word of Tx header element */
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8011176:	68bb      	ldr	r3, [r7, #8]
 8011178:	6a1b      	ldr	r3, [r3, #32]
 801117a:	061a      	lsls	r2, r3, #24
                 pTxHeader->TxEventFifoControl |
 801117c:	68bb      	ldr	r3, [r7, #8]
 801117e:	69db      	ldr	r3, [r3, #28]
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8011180:	431a      	orrs	r2, r3
                 pTxHeader->FDFormat |
 8011182:	68bb      	ldr	r3, [r7, #8]
 8011184:	699b      	ldr	r3, [r3, #24]
                 pTxHeader->TxEventFifoControl |
 8011186:	431a      	orrs	r2, r3
                 pTxHeader->BitRateSwitch |
 8011188:	68bb      	ldr	r3, [r7, #8]
 801118a:	695b      	ldr	r3, [r3, #20]
                 pTxHeader->FDFormat |
 801118c:	431a      	orrs	r2, r3
                 (pTxHeader->DataLength << 16U));
 801118e:	68bb      	ldr	r3, [r7, #8]
 8011190:	68db      	ldr	r3, [r3, #12]
 8011192:	041b      	lsls	r3, r3, #16
  TxElementW2 = ((pTxHeader->MessageMarker << 24U) |
 8011194:	4313      	orrs	r3, r2
 8011196:	613b      	str	r3, [r7, #16]

  /* Calculate Tx element address */
  TxAddress = (uint32_t *)(hfdcan->msgRam.TxBufferSA + (BufferIndex * hfdcan->Init.TxElmtSize * 4U));
 8011198:	68fb      	ldr	r3, [r7, #12]
 801119a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 801119e:	68fb      	ldr	r3, [r7, #12]
 80111a0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80111a2:	6839      	ldr	r1, [r7, #0]
 80111a4:	fb01 f303 	mul.w	r3, r1, r3
 80111a8:	009b      	lsls	r3, r3, #2
 80111aa:	4413      	add	r3, r2
 80111ac:	61bb      	str	r3, [r7, #24]

  /* Write Tx element header to the message RAM */
  *TxAddress = TxElementW1;
 80111ae:	69bb      	ldr	r3, [r7, #24]
 80111b0:	69fa      	ldr	r2, [r7, #28]
 80111b2:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80111b4:	69bb      	ldr	r3, [r7, #24]
 80111b6:	3304      	adds	r3, #4
 80111b8:	61bb      	str	r3, [r7, #24]
  *TxAddress = TxElementW2;
 80111ba:	69bb      	ldr	r3, [r7, #24]
 80111bc:	693a      	ldr	r2, [r7, #16]
 80111be:	601a      	str	r2, [r3, #0]
  TxAddress++;
 80111c0:	69bb      	ldr	r3, [r7, #24]
 80111c2:	3304      	adds	r3, #4
 80111c4:	61bb      	str	r3, [r7, #24]

  /* Write Tx payload to the message RAM */
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 80111c6:	2300      	movs	r3, #0
 80111c8:	617b      	str	r3, [r7, #20]
 80111ca:	e020      	b.n	801120e <FDCAN_CopyMessageToRAM+0xda>
  {
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80111cc:	697b      	ldr	r3, [r7, #20]
 80111ce:	3303      	adds	r3, #3
 80111d0:	687a      	ldr	r2, [r7, #4]
 80111d2:	4413      	add	r3, r2
 80111d4:	781b      	ldrb	r3, [r3, #0]
 80111d6:	061a      	lsls	r2, r3, #24
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80111d8:	697b      	ldr	r3, [r7, #20]
 80111da:	3302      	adds	r3, #2
 80111dc:	6879      	ldr	r1, [r7, #4]
 80111de:	440b      	add	r3, r1
 80111e0:	781b      	ldrb	r3, [r3, #0]
 80111e2:	041b      	lsls	r3, r3, #16
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80111e4:	431a      	orrs	r2, r3
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80111e6:	697b      	ldr	r3, [r7, #20]
 80111e8:	3301      	adds	r3, #1
 80111ea:	6879      	ldr	r1, [r7, #4]
 80111ec:	440b      	add	r3, r1
 80111ee:	781b      	ldrb	r3, [r3, #0]
 80111f0:	021b      	lsls	r3, r3, #8
                  ((uint32_t)pTxData[ByteCounter + 2U] << 16U) |
 80111f2:	4313      	orrs	r3, r2
                  (uint32_t)pTxData[ByteCounter]);
 80111f4:	6879      	ldr	r1, [r7, #4]
 80111f6:	697a      	ldr	r2, [r7, #20]
 80111f8:	440a      	add	r2, r1
 80111fa:	7812      	ldrb	r2, [r2, #0]
                  ((uint32_t)pTxData[ByteCounter + 1U] << 8U)  |
 80111fc:	431a      	orrs	r2, r3
    *TxAddress = (((uint32_t)pTxData[ByteCounter + 3U] << 24U) |
 80111fe:	69bb      	ldr	r3, [r7, #24]
 8011200:	601a      	str	r2, [r3, #0]
    TxAddress++;
 8011202:	69bb      	ldr	r3, [r7, #24]
 8011204:	3304      	adds	r3, #4
 8011206:	61bb      	str	r3, [r7, #24]
  for (ByteCounter = 0; ByteCounter < DLCtoBytes[pTxHeader->DataLength]; ByteCounter += 4U)
 8011208:	697b      	ldr	r3, [r7, #20]
 801120a:	3304      	adds	r3, #4
 801120c:	617b      	str	r3, [r7, #20]
 801120e:	68bb      	ldr	r3, [r7, #8]
 8011210:	68db      	ldr	r3, [r3, #12]
 8011212:	4a06      	ldr	r2, [pc, #24]	@ (801122c <FDCAN_CopyMessageToRAM+0xf8>)
 8011214:	5cd3      	ldrb	r3, [r2, r3]
 8011216:	461a      	mov	r2, r3
 8011218:	697b      	ldr	r3, [r7, #20]
 801121a:	4293      	cmp	r3, r2
 801121c:	d3d6      	bcc.n	80111cc <FDCAN_CopyMessageToRAM+0x98>
  }
}
 801121e:	bf00      	nop
 8011220:	bf00      	nop
 8011222:	3724      	adds	r7, #36	@ 0x24
 8011224:	46bd      	mov	sp, r7
 8011226:	f85d 7b04 	ldr.w	r7, [sp], #4
 801122a:	4770      	bx	lr
 801122c:	080305d8 	.word	0x080305d8

08011230 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8011230:	b480      	push	{r7}
 8011232:	b089      	sub	sp, #36	@ 0x24
 8011234:	af00      	add	r7, sp, #0
 8011236:	6078      	str	r0, [r7, #4]
 8011238:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 801123a:	2300      	movs	r3, #0
 801123c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 801123e:	4b89      	ldr	r3, [pc, #548]	@ (8011464 <HAL_GPIO_Init+0x234>)
 8011240:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8011242:	e194      	b.n	801156e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8011244:	683b      	ldr	r3, [r7, #0]
 8011246:	681a      	ldr	r2, [r3, #0]
 8011248:	2101      	movs	r1, #1
 801124a:	69fb      	ldr	r3, [r7, #28]
 801124c:	fa01 f303 	lsl.w	r3, r1, r3
 8011250:	4013      	ands	r3, r2
 8011252:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8011254:	693b      	ldr	r3, [r7, #16]
 8011256:	2b00      	cmp	r3, #0
 8011258:	f000 8186 	beq.w	8011568 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 801125c:	683b      	ldr	r3, [r7, #0]
 801125e:	685b      	ldr	r3, [r3, #4]
 8011260:	f003 0303 	and.w	r3, r3, #3
 8011264:	2b01      	cmp	r3, #1
 8011266:	d005      	beq.n	8011274 <HAL_GPIO_Init+0x44>
 8011268:	683b      	ldr	r3, [r7, #0]
 801126a:	685b      	ldr	r3, [r3, #4]
 801126c:	f003 0303 	and.w	r3, r3, #3
 8011270:	2b02      	cmp	r3, #2
 8011272:	d130      	bne.n	80112d6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	689b      	ldr	r3, [r3, #8]
 8011278:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 801127a:	69fb      	ldr	r3, [r7, #28]
 801127c:	005b      	lsls	r3, r3, #1
 801127e:	2203      	movs	r2, #3
 8011280:	fa02 f303 	lsl.w	r3, r2, r3
 8011284:	43db      	mvns	r3, r3
 8011286:	69ba      	ldr	r2, [r7, #24]
 8011288:	4013      	ands	r3, r2
 801128a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 801128c:	683b      	ldr	r3, [r7, #0]
 801128e:	68da      	ldr	r2, [r3, #12]
 8011290:	69fb      	ldr	r3, [r7, #28]
 8011292:	005b      	lsls	r3, r3, #1
 8011294:	fa02 f303 	lsl.w	r3, r2, r3
 8011298:	69ba      	ldr	r2, [r7, #24]
 801129a:	4313      	orrs	r3, r2
 801129c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 801129e:	687b      	ldr	r3, [r7, #4]
 80112a0:	69ba      	ldr	r2, [r7, #24]
 80112a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80112a4:	687b      	ldr	r3, [r7, #4]
 80112a6:	685b      	ldr	r3, [r3, #4]
 80112a8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80112aa:	2201      	movs	r2, #1
 80112ac:	69fb      	ldr	r3, [r7, #28]
 80112ae:	fa02 f303 	lsl.w	r3, r2, r3
 80112b2:	43db      	mvns	r3, r3
 80112b4:	69ba      	ldr	r2, [r7, #24]
 80112b6:	4013      	ands	r3, r2
 80112b8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80112ba:	683b      	ldr	r3, [r7, #0]
 80112bc:	685b      	ldr	r3, [r3, #4]
 80112be:	091b      	lsrs	r3, r3, #4
 80112c0:	f003 0201 	and.w	r2, r3, #1
 80112c4:	69fb      	ldr	r3, [r7, #28]
 80112c6:	fa02 f303 	lsl.w	r3, r2, r3
 80112ca:	69ba      	ldr	r2, [r7, #24]
 80112cc:	4313      	orrs	r3, r2
 80112ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80112d0:	687b      	ldr	r3, [r7, #4]
 80112d2:	69ba      	ldr	r2, [r7, #24]
 80112d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80112d6:	683b      	ldr	r3, [r7, #0]
 80112d8:	685b      	ldr	r3, [r3, #4]
 80112da:	f003 0303 	and.w	r3, r3, #3
 80112de:	2b03      	cmp	r3, #3
 80112e0:	d017      	beq.n	8011312 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80112e2:	687b      	ldr	r3, [r7, #4]
 80112e4:	68db      	ldr	r3, [r3, #12]
 80112e6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80112e8:	69fb      	ldr	r3, [r7, #28]
 80112ea:	005b      	lsls	r3, r3, #1
 80112ec:	2203      	movs	r2, #3
 80112ee:	fa02 f303 	lsl.w	r3, r2, r3
 80112f2:	43db      	mvns	r3, r3
 80112f4:	69ba      	ldr	r2, [r7, #24]
 80112f6:	4013      	ands	r3, r2
 80112f8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80112fa:	683b      	ldr	r3, [r7, #0]
 80112fc:	689a      	ldr	r2, [r3, #8]
 80112fe:	69fb      	ldr	r3, [r7, #28]
 8011300:	005b      	lsls	r3, r3, #1
 8011302:	fa02 f303 	lsl.w	r3, r2, r3
 8011306:	69ba      	ldr	r2, [r7, #24]
 8011308:	4313      	orrs	r3, r2
 801130a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 801130c:	687b      	ldr	r3, [r7, #4]
 801130e:	69ba      	ldr	r2, [r7, #24]
 8011310:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8011312:	683b      	ldr	r3, [r7, #0]
 8011314:	685b      	ldr	r3, [r3, #4]
 8011316:	f003 0303 	and.w	r3, r3, #3
 801131a:	2b02      	cmp	r3, #2
 801131c:	d123      	bne.n	8011366 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 801131e:	69fb      	ldr	r3, [r7, #28]
 8011320:	08da      	lsrs	r2, r3, #3
 8011322:	687b      	ldr	r3, [r7, #4]
 8011324:	3208      	adds	r2, #8
 8011326:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801132a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 801132c:	69fb      	ldr	r3, [r7, #28]
 801132e:	f003 0307 	and.w	r3, r3, #7
 8011332:	009b      	lsls	r3, r3, #2
 8011334:	220f      	movs	r2, #15
 8011336:	fa02 f303 	lsl.w	r3, r2, r3
 801133a:	43db      	mvns	r3, r3
 801133c:	69ba      	ldr	r2, [r7, #24]
 801133e:	4013      	ands	r3, r2
 8011340:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8011342:	683b      	ldr	r3, [r7, #0]
 8011344:	691a      	ldr	r2, [r3, #16]
 8011346:	69fb      	ldr	r3, [r7, #28]
 8011348:	f003 0307 	and.w	r3, r3, #7
 801134c:	009b      	lsls	r3, r3, #2
 801134e:	fa02 f303 	lsl.w	r3, r2, r3
 8011352:	69ba      	ldr	r2, [r7, #24]
 8011354:	4313      	orrs	r3, r2
 8011356:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8011358:	69fb      	ldr	r3, [r7, #28]
 801135a:	08da      	lsrs	r2, r3, #3
 801135c:	687b      	ldr	r3, [r7, #4]
 801135e:	3208      	adds	r2, #8
 8011360:	69b9      	ldr	r1, [r7, #24]
 8011362:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8011366:	687b      	ldr	r3, [r7, #4]
 8011368:	681b      	ldr	r3, [r3, #0]
 801136a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 801136c:	69fb      	ldr	r3, [r7, #28]
 801136e:	005b      	lsls	r3, r3, #1
 8011370:	2203      	movs	r2, #3
 8011372:	fa02 f303 	lsl.w	r3, r2, r3
 8011376:	43db      	mvns	r3, r3
 8011378:	69ba      	ldr	r2, [r7, #24]
 801137a:	4013      	ands	r3, r2
 801137c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 801137e:	683b      	ldr	r3, [r7, #0]
 8011380:	685b      	ldr	r3, [r3, #4]
 8011382:	f003 0203 	and.w	r2, r3, #3
 8011386:	69fb      	ldr	r3, [r7, #28]
 8011388:	005b      	lsls	r3, r3, #1
 801138a:	fa02 f303 	lsl.w	r3, r2, r3
 801138e:	69ba      	ldr	r2, [r7, #24]
 8011390:	4313      	orrs	r3, r2
 8011392:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	69ba      	ldr	r2, [r7, #24]
 8011398:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 801139a:	683b      	ldr	r3, [r7, #0]
 801139c:	685b      	ldr	r3, [r3, #4]
 801139e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80113a2:	2b00      	cmp	r3, #0
 80113a4:	f000 80e0 	beq.w	8011568 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80113a8:	4b2f      	ldr	r3, [pc, #188]	@ (8011468 <HAL_GPIO_Init+0x238>)
 80113aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80113ae:	4a2e      	ldr	r2, [pc, #184]	@ (8011468 <HAL_GPIO_Init+0x238>)
 80113b0:	f043 0302 	orr.w	r3, r3, #2
 80113b4:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 80113b8:	4b2b      	ldr	r3, [pc, #172]	@ (8011468 <HAL_GPIO_Init+0x238>)
 80113ba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80113be:	f003 0302 	and.w	r3, r3, #2
 80113c2:	60fb      	str	r3, [r7, #12]
 80113c4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80113c6:	4a29      	ldr	r2, [pc, #164]	@ (801146c <HAL_GPIO_Init+0x23c>)
 80113c8:	69fb      	ldr	r3, [r7, #28]
 80113ca:	089b      	lsrs	r3, r3, #2
 80113cc:	3302      	adds	r3, #2
 80113ce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80113d2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80113d4:	69fb      	ldr	r3, [r7, #28]
 80113d6:	f003 0303 	and.w	r3, r3, #3
 80113da:	009b      	lsls	r3, r3, #2
 80113dc:	220f      	movs	r2, #15
 80113de:	fa02 f303 	lsl.w	r3, r2, r3
 80113e2:	43db      	mvns	r3, r3
 80113e4:	69ba      	ldr	r2, [r7, #24]
 80113e6:	4013      	ands	r3, r2
 80113e8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80113ea:	687b      	ldr	r3, [r7, #4]
 80113ec:	4a20      	ldr	r2, [pc, #128]	@ (8011470 <HAL_GPIO_Init+0x240>)
 80113ee:	4293      	cmp	r3, r2
 80113f0:	d052      	beq.n	8011498 <HAL_GPIO_Init+0x268>
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	4a1f      	ldr	r2, [pc, #124]	@ (8011474 <HAL_GPIO_Init+0x244>)
 80113f6:	4293      	cmp	r3, r2
 80113f8:	d031      	beq.n	801145e <HAL_GPIO_Init+0x22e>
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	4a1e      	ldr	r2, [pc, #120]	@ (8011478 <HAL_GPIO_Init+0x248>)
 80113fe:	4293      	cmp	r3, r2
 8011400:	d02b      	beq.n	801145a <HAL_GPIO_Init+0x22a>
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	4a1d      	ldr	r2, [pc, #116]	@ (801147c <HAL_GPIO_Init+0x24c>)
 8011406:	4293      	cmp	r3, r2
 8011408:	d025      	beq.n	8011456 <HAL_GPIO_Init+0x226>
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	4a1c      	ldr	r2, [pc, #112]	@ (8011480 <HAL_GPIO_Init+0x250>)
 801140e:	4293      	cmp	r3, r2
 8011410:	d01f      	beq.n	8011452 <HAL_GPIO_Init+0x222>
 8011412:	687b      	ldr	r3, [r7, #4]
 8011414:	4a1b      	ldr	r2, [pc, #108]	@ (8011484 <HAL_GPIO_Init+0x254>)
 8011416:	4293      	cmp	r3, r2
 8011418:	d019      	beq.n	801144e <HAL_GPIO_Init+0x21e>
 801141a:	687b      	ldr	r3, [r7, #4]
 801141c:	4a1a      	ldr	r2, [pc, #104]	@ (8011488 <HAL_GPIO_Init+0x258>)
 801141e:	4293      	cmp	r3, r2
 8011420:	d013      	beq.n	801144a <HAL_GPIO_Init+0x21a>
 8011422:	687b      	ldr	r3, [r7, #4]
 8011424:	4a19      	ldr	r2, [pc, #100]	@ (801148c <HAL_GPIO_Init+0x25c>)
 8011426:	4293      	cmp	r3, r2
 8011428:	d00d      	beq.n	8011446 <HAL_GPIO_Init+0x216>
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	4a18      	ldr	r2, [pc, #96]	@ (8011490 <HAL_GPIO_Init+0x260>)
 801142e:	4293      	cmp	r3, r2
 8011430:	d007      	beq.n	8011442 <HAL_GPIO_Init+0x212>
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	4a17      	ldr	r2, [pc, #92]	@ (8011494 <HAL_GPIO_Init+0x264>)
 8011436:	4293      	cmp	r3, r2
 8011438:	d101      	bne.n	801143e <HAL_GPIO_Init+0x20e>
 801143a:	2309      	movs	r3, #9
 801143c:	e02d      	b.n	801149a <HAL_GPIO_Init+0x26a>
 801143e:	230a      	movs	r3, #10
 8011440:	e02b      	b.n	801149a <HAL_GPIO_Init+0x26a>
 8011442:	2308      	movs	r3, #8
 8011444:	e029      	b.n	801149a <HAL_GPIO_Init+0x26a>
 8011446:	2307      	movs	r3, #7
 8011448:	e027      	b.n	801149a <HAL_GPIO_Init+0x26a>
 801144a:	2306      	movs	r3, #6
 801144c:	e025      	b.n	801149a <HAL_GPIO_Init+0x26a>
 801144e:	2305      	movs	r3, #5
 8011450:	e023      	b.n	801149a <HAL_GPIO_Init+0x26a>
 8011452:	2304      	movs	r3, #4
 8011454:	e021      	b.n	801149a <HAL_GPIO_Init+0x26a>
 8011456:	2303      	movs	r3, #3
 8011458:	e01f      	b.n	801149a <HAL_GPIO_Init+0x26a>
 801145a:	2302      	movs	r3, #2
 801145c:	e01d      	b.n	801149a <HAL_GPIO_Init+0x26a>
 801145e:	2301      	movs	r3, #1
 8011460:	e01b      	b.n	801149a <HAL_GPIO_Init+0x26a>
 8011462:	bf00      	nop
 8011464:	58000080 	.word	0x58000080
 8011468:	58024400 	.word	0x58024400
 801146c:	58000400 	.word	0x58000400
 8011470:	58020000 	.word	0x58020000
 8011474:	58020400 	.word	0x58020400
 8011478:	58020800 	.word	0x58020800
 801147c:	58020c00 	.word	0x58020c00
 8011480:	58021000 	.word	0x58021000
 8011484:	58021400 	.word	0x58021400
 8011488:	58021800 	.word	0x58021800
 801148c:	58021c00 	.word	0x58021c00
 8011490:	58022000 	.word	0x58022000
 8011494:	58022400 	.word	0x58022400
 8011498:	2300      	movs	r3, #0
 801149a:	69fa      	ldr	r2, [r7, #28]
 801149c:	f002 0203 	and.w	r2, r2, #3
 80114a0:	0092      	lsls	r2, r2, #2
 80114a2:	4093      	lsls	r3, r2
 80114a4:	69ba      	ldr	r2, [r7, #24]
 80114a6:	4313      	orrs	r3, r2
 80114a8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80114aa:	4938      	ldr	r1, [pc, #224]	@ (801158c <HAL_GPIO_Init+0x35c>)
 80114ac:	69fb      	ldr	r3, [r7, #28]
 80114ae:	089b      	lsrs	r3, r3, #2
 80114b0:	3302      	adds	r3, #2
 80114b2:	69ba      	ldr	r2, [r7, #24]
 80114b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80114b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80114bc:	681b      	ldr	r3, [r3, #0]
 80114be:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80114c0:	693b      	ldr	r3, [r7, #16]
 80114c2:	43db      	mvns	r3, r3
 80114c4:	69ba      	ldr	r2, [r7, #24]
 80114c6:	4013      	ands	r3, r2
 80114c8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80114ca:	683b      	ldr	r3, [r7, #0]
 80114cc:	685b      	ldr	r3, [r3, #4]
 80114ce:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80114d2:	2b00      	cmp	r3, #0
 80114d4:	d003      	beq.n	80114de <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80114d6:	69ba      	ldr	r2, [r7, #24]
 80114d8:	693b      	ldr	r3, [r7, #16]
 80114da:	4313      	orrs	r3, r2
 80114dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 80114de:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80114e2:	69bb      	ldr	r3, [r7, #24]
 80114e4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80114e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80114ea:	685b      	ldr	r3, [r3, #4]
 80114ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80114ee:	693b      	ldr	r3, [r7, #16]
 80114f0:	43db      	mvns	r3, r3
 80114f2:	69ba      	ldr	r2, [r7, #24]
 80114f4:	4013      	ands	r3, r2
 80114f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80114f8:	683b      	ldr	r3, [r7, #0]
 80114fa:	685b      	ldr	r3, [r3, #4]
 80114fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8011500:	2b00      	cmp	r3, #0
 8011502:	d003      	beq.n	801150c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8011504:	69ba      	ldr	r2, [r7, #24]
 8011506:	693b      	ldr	r3, [r7, #16]
 8011508:	4313      	orrs	r3, r2
 801150a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 801150c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8011510:	69bb      	ldr	r3, [r7, #24]
 8011512:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8011514:	697b      	ldr	r3, [r7, #20]
 8011516:	685b      	ldr	r3, [r3, #4]
 8011518:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 801151a:	693b      	ldr	r3, [r7, #16]
 801151c:	43db      	mvns	r3, r3
 801151e:	69ba      	ldr	r2, [r7, #24]
 8011520:	4013      	ands	r3, r2
 8011522:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8011524:	683b      	ldr	r3, [r7, #0]
 8011526:	685b      	ldr	r3, [r3, #4]
 8011528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801152c:	2b00      	cmp	r3, #0
 801152e:	d003      	beq.n	8011538 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8011530:	69ba      	ldr	r2, [r7, #24]
 8011532:	693b      	ldr	r3, [r7, #16]
 8011534:	4313      	orrs	r3, r2
 8011536:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8011538:	697b      	ldr	r3, [r7, #20]
 801153a:	69ba      	ldr	r2, [r7, #24]
 801153c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 801153e:	697b      	ldr	r3, [r7, #20]
 8011540:	681b      	ldr	r3, [r3, #0]
 8011542:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8011544:	693b      	ldr	r3, [r7, #16]
 8011546:	43db      	mvns	r3, r3
 8011548:	69ba      	ldr	r2, [r7, #24]
 801154a:	4013      	ands	r3, r2
 801154c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 801154e:	683b      	ldr	r3, [r7, #0]
 8011550:	685b      	ldr	r3, [r3, #4]
 8011552:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8011556:	2b00      	cmp	r3, #0
 8011558:	d003      	beq.n	8011562 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 801155a:	69ba      	ldr	r2, [r7, #24]
 801155c:	693b      	ldr	r3, [r7, #16]
 801155e:	4313      	orrs	r3, r2
 8011560:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8011562:	697b      	ldr	r3, [r7, #20]
 8011564:	69ba      	ldr	r2, [r7, #24]
 8011566:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8011568:	69fb      	ldr	r3, [r7, #28]
 801156a:	3301      	adds	r3, #1
 801156c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 801156e:	683b      	ldr	r3, [r7, #0]
 8011570:	681a      	ldr	r2, [r3, #0]
 8011572:	69fb      	ldr	r3, [r7, #28]
 8011574:	fa22 f303 	lsr.w	r3, r2, r3
 8011578:	2b00      	cmp	r3, #0
 801157a:	f47f ae63 	bne.w	8011244 <HAL_GPIO_Init+0x14>
  }
}
 801157e:	bf00      	nop
 8011580:	bf00      	nop
 8011582:	3724      	adds	r7, #36	@ 0x24
 8011584:	46bd      	mov	sp, r7
 8011586:	f85d 7b04 	ldr.w	r7, [sp], #4
 801158a:	4770      	bx	lr
 801158c:	58000400 	.word	0x58000400

08011590 <HAL_MMC_Init>:
            MMC_HandleTypeDef and create the associated handle.
  * @param  hmmc: Pointer to the MMC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_Init(MMC_HandleTypeDef *hmmc)
{
 8011590:	b580      	push	{r7, lr}
 8011592:	b082      	sub	sp, #8
 8011594:	af00      	add	r7, sp, #0
 8011596:	6078      	str	r0, [r7, #4]
  /* Check the MMC handle allocation */
  if (hmmc == NULL)
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	2b00      	cmp	r3, #0
 801159c:	d101      	bne.n	80115a2 <HAL_MMC_Init+0x12>
  {
    return HAL_ERROR;
 801159e:	2301      	movs	r3, #1
 80115a0:	e031      	b.n	8011606 <HAL_MMC_Init+0x76>
  assert_param(IS_SDMMC_CLOCK_POWER_SAVE(hmmc->Init.ClockPowerSave));
  assert_param(IS_SDMMC_BUS_WIDE(hmmc->Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(hmmc->Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(hmmc->Init.ClockDiv));

  if (hmmc->State == HAL_MMC_STATE_RESET)
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80115a8:	b2db      	uxtb	r3, r3
 80115aa:	2b00      	cmp	r3, #0
 80115ac:	d105      	bne.n	80115ba <HAL_MMC_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hmmc->Lock = HAL_UNLOCKED;
 80115ae:	687b      	ldr	r3, [r7, #4]
 80115b0:	2200      	movs	r2, #0
 80115b2:	761a      	strb	r2, [r3, #24]

    /* Init the low level hardware */
    hmmc->MspInitCallback(hmmc);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_MMC_MspInit(hmmc);
 80115b4:	6878      	ldr	r0, [r7, #4]
 80115b6:	f7f0 fb45 	bl	8001c44 <HAL_MMC_MspInit>
#endif /* USE_HAL_MMC_REGISTER_CALLBACKS */
  }

  hmmc->State = HAL_MMC_STATE_BUSY;
 80115ba:	687b      	ldr	r3, [r7, #4]
 80115bc:	2203      	movs	r2, #3
 80115be:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Initialize the Card parameters */
  if (HAL_MMC_InitCard(hmmc) == HAL_ERROR)
 80115c2:	6878      	ldr	r0, [r7, #4]
 80115c4:	f000 f824 	bl	8011610 <HAL_MMC_InitCard>
 80115c8:	4603      	mov	r3, r0
 80115ca:	2b01      	cmp	r3, #1
 80115cc:	d101      	bne.n	80115d2 <HAL_MMC_Init+0x42>
  {
    return HAL_ERROR;
 80115ce:	2301      	movs	r3, #1
 80115d0:	e019      	b.n	8011606 <HAL_MMC_Init+0x76>
  }

  /* Initialize the error code */
  hmmc->ErrorCode = HAL_DMA_ERROR_NONE;
 80115d2:	687b      	ldr	r3, [r7, #4]
 80115d4:	2200      	movs	r2, #0
 80115d6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize the MMC operation */
  hmmc->Context = MMC_CONTEXT_NONE;
 80115d8:	687b      	ldr	r3, [r7, #4]
 80115da:	2200      	movs	r2, #0
 80115dc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Initialize the MMC state */
  hmmc->State = HAL_MMC_STATE_READY;
 80115de:	687b      	ldr	r3, [r7, #4]
 80115e0:	2201      	movs	r2, #1
 80115e2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Configure bus width */
  if (hmmc->Init.BusWide != SDMMC_BUS_WIDE_1B)
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	68db      	ldr	r3, [r3, #12]
 80115ea:	2b00      	cmp	r3, #0
 80115ec:	d00a      	beq.n	8011604 <HAL_MMC_Init+0x74>
  {
    if (HAL_MMC_ConfigWideBusOperation(hmmc, hmmc->Init.BusWide) != HAL_OK)
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	68db      	ldr	r3, [r3, #12]
 80115f2:	4619      	mov	r1, r3
 80115f4:	6878      	ldr	r0, [r7, #4]
 80115f6:	f000 fe9b 	bl	8012330 <HAL_MMC_ConfigWideBusOperation>
 80115fa:	4603      	mov	r3, r0
 80115fc:	2b00      	cmp	r3, #0
 80115fe:	d001      	beq.n	8011604 <HAL_MMC_Init+0x74>
    {
      return HAL_ERROR;
 8011600:	2301      	movs	r3, #1
 8011602:	e000      	b.n	8011606 <HAL_MMC_Init+0x76>
    }
  }

  return HAL_OK;
 8011604:	2300      	movs	r3, #0
}
 8011606:	4618      	mov	r0, r3
 8011608:	3708      	adds	r7, #8
 801160a:	46bd      	mov	sp, r7
 801160c:	bd80      	pop	{r7, pc}
	...

08011610 <HAL_MMC_InitCard>:
  * @note   This function initializes the MMC card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 8011610:	b590      	push	{r4, r7, lr}
 8011612:	b08d      	sub	sp, #52	@ 0x34
 8011614:	af02      	add	r7, sp, #8
 8011616:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  MMC_InitTypeDef Init;
  uint32_t sdmmc_clk;

  /* Default SDMMC peripheral configuration for MMC card initialization */
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8011618:	2300      	movs	r3, #0
 801161a:	60fb      	str	r3, [r7, #12]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 801161c:	2300      	movs	r3, #0
 801161e:	613b      	str	r3, [r7, #16]
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8011620:	2300      	movs	r3, #0
 8011622:	617b      	str	r3, [r7, #20]
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8011624:	2300      	movs	r3, #0
 8011626:	61bb      	str	r3, [r7, #24]

  /* Init Clock should be less or equal to 400Khz*/
  sdmmc_clk     = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_SDMMC);
 8011628:	f44f 3080 	mov.w	r0, #65536	@ 0x10000
 801162c:	f04f 0100 	mov.w	r1, #0
 8011630:	f004 ffb0 	bl	8016594 <HAL_RCCEx_GetPeriphCLKFreq>
 8011634:	6278      	str	r0, [r7, #36]	@ 0x24
  if (sdmmc_clk == 0U)
 8011636:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011638:	2b00      	cmp	r3, #0
 801163a:	d109      	bne.n	8011650 <HAL_MMC_InitCard+0x40>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 801163c:	687b      	ldr	r3, [r7, #4]
 801163e:	2201      	movs	r2, #1
 8011640:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hmmc->ErrorCode = SDMMC_ERROR_INVALID_PARAMETER;
 8011644:	687b      	ldr	r3, [r7, #4]
 8011646:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 801164a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 801164c:	2301      	movs	r3, #1
 801164e:	e070      	b.n	8011732 <HAL_MMC_InitCard+0x122>
  }
  Init.ClockDiv = sdmmc_clk / (2U * MMC_INIT_FREQ);
 8011650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011652:	0a1b      	lsrs	r3, r3, #8
 8011654:	4a39      	ldr	r2, [pc, #228]	@ (801173c <HAL_MMC_InitCard+0x12c>)
 8011656:	fba2 2303 	umull	r2, r3, r2, r3
 801165a:	091b      	lsrs	r3, r3, #4
 801165c:	61fb      	str	r3, [r7, #28]
#if (USE_SD_TRANSCEIVER != 0U)
  Init.TranceiverPresent = SDMMC_TRANSCEIVER_NOT_PRESENT;
#endif /* USE_SD_TRANSCEIVER */

  /* Initialize SDMMC peripheral interface with default configuration */
  (void)SDMMC_Init(hmmc->Instance, Init);
 801165e:	687b      	ldr	r3, [r7, #4]
 8011660:	681c      	ldr	r4, [r3, #0]
 8011662:	466a      	mov	r2, sp
 8011664:	f107 0318 	add.w	r3, r7, #24
 8011668:	e893 0003 	ldmia.w	r3, {r0, r1}
 801166c:	e882 0003 	stmia.w	r2, {r0, r1}
 8011670:	f107 030c 	add.w	r3, r7, #12
 8011674:	cb0e      	ldmia	r3, {r1, r2, r3}
 8011676:	4620      	mov	r0, r4
 8011678:	f007 ff06 	bl	8019488 <SDMMC_Init>

  /* Set Power State to ON */
  (void)SDMMC_PowerState_ON(hmmc->Instance);
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	681b      	ldr	r3, [r3, #0]
 8011680:	4618      	mov	r0, r3
 8011682:	f007 ff49 	bl	8019518 <SDMMC_PowerState_ON>

  /* wait 74 Cycles: required power up waiting time before starting
     the MMC initialization sequence */
  if (Init.ClockDiv != 0U)
 8011686:	69fb      	ldr	r3, [r7, #28]
 8011688:	2b00      	cmp	r3, #0
 801168a:	d005      	beq.n	8011698 <HAL_MMC_InitCard+0x88>
  {
    sdmmc_clk = sdmmc_clk / (2U * Init.ClockDiv);
 801168c:	69fb      	ldr	r3, [r7, #28]
 801168e:	005b      	lsls	r3, r3, #1
 8011690:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011692:	fbb2 f3f3 	udiv	r3, r2, r3
 8011696:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  if (sdmmc_clk != 0U)
 8011698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801169a:	2b00      	cmp	r3, #0
 801169c:	d007      	beq.n	80116ae <HAL_MMC_InitCard+0x9e>
  {
    HAL_Delay(1U + (74U * 1000U / (sdmmc_clk)));
 801169e:	4a28      	ldr	r2, [pc, #160]	@ (8011740 <HAL_MMC_InitCard+0x130>)
 80116a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80116a6:	3301      	adds	r3, #1
 80116a8:	4618      	mov	r0, r3
 80116aa:	f7fe fae3 	bl	800fc74 <HAL_Delay>
  }

  /* Identify card operating voltage */
  errorstate = MMC_PowerON(hmmc);
 80116ae:	6878      	ldr	r0, [r7, #4]
 80116b0:	f001 f828 	bl	8012704 <MMC_PowerON>
 80116b4:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 80116b6:	6a3b      	ldr	r3, [r7, #32]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d00b      	beq.n	80116d4 <HAL_MMC_InitCard+0xc4>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 80116bc:	687b      	ldr	r3, [r7, #4]
 80116be:	2201      	movs	r2, #1
 80116c0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hmmc->ErrorCode |= errorstate;
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80116c8:	6a3b      	ldr	r3, [r7, #32]
 80116ca:	431a      	orrs	r2, r3
 80116cc:	687b      	ldr	r3, [r7, #4]
 80116ce:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80116d0:	2301      	movs	r3, #1
 80116d2:	e02e      	b.n	8011732 <HAL_MMC_InitCard+0x122>
  }

  /* Card initialization */
  errorstate = MMC_InitCard(hmmc);
 80116d4:	6878      	ldr	r0, [r7, #4]
 80116d6:	f000 ff17 	bl	8012508 <MMC_InitCard>
 80116da:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 80116dc:	6a3b      	ldr	r3, [r7, #32]
 80116de:	2b00      	cmp	r3, #0
 80116e0:	d00b      	beq.n	80116fa <HAL_MMC_InitCard+0xea>
  {
    hmmc->State = HAL_MMC_STATE_READY;
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	2201      	movs	r2, #1
 80116e6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    hmmc->ErrorCode |= errorstate;
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80116ee:	6a3b      	ldr	r3, [r7, #32]
 80116f0:	431a      	orrs	r2, r3
 80116f2:	687b      	ldr	r3, [r7, #4]
 80116f4:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80116f6:	2301      	movs	r3, #1
 80116f8:	e01b      	b.n	8011732 <HAL_MMC_InitCard+0x122>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hmmc->Instance, MMC_BLOCKSIZE);
 80116fa:	687b      	ldr	r3, [r7, #4]
 80116fc:	681b      	ldr	r3, [r3, #0]
 80116fe:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8011702:	4618      	mov	r0, r3
 8011704:	f007 ff9e 	bl	8019644 <SDMMC_CmdBlockLength>
 8011708:	6238      	str	r0, [r7, #32]
  if (errorstate != HAL_MMC_ERROR_NONE)
 801170a:	6a3b      	ldr	r3, [r7, #32]
 801170c:	2b00      	cmp	r3, #0
 801170e:	d00f      	beq.n	8011730 <HAL_MMC_InitCard+0x120>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011710:	687b      	ldr	r3, [r7, #4]
 8011712:	681b      	ldr	r3, [r3, #0]
 8011714:	4a0b      	ldr	r2, [pc, #44]	@ (8011744 <HAL_MMC_InitCard+0x134>)
 8011716:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 8011718:	687b      	ldr	r3, [r7, #4]
 801171a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801171c:	6a3b      	ldr	r3, [r7, #32]
 801171e:	431a      	orrs	r2, r3
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8011724:	687b      	ldr	r3, [r7, #4]
 8011726:	2201      	movs	r2, #1
 8011728:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 801172c:	2301      	movs	r3, #1
 801172e:	e000      	b.n	8011732 <HAL_MMC_InitCard+0x122>
  }

  return HAL_OK;
 8011730:	2300      	movs	r3, #0
}
 8011732:	4618      	mov	r0, r3
 8011734:	372c      	adds	r7, #44	@ 0x2c
 8011736:	46bd      	mov	sp, r7
 8011738:	bd90      	pop	{r4, r7, pc}
 801173a:	bf00      	nop
 801173c:	014f8b59 	.word	0x014f8b59
 8011740:	00012110 	.word	0x00012110
 8011744:	1fe00fff 	.word	0x1fe00fff

08011748 <HAL_MMC_ReadBlocks>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_ReadBlocks(MMC_HandleTypeDef *hmmc, uint8_t *pData, uint32_t BlockAdd,
                                     uint32_t NumberOfBlocks,
                                     uint32_t Timeout)
{
 8011748:	b580      	push	{r7, lr}
 801174a:	b092      	sub	sp, #72	@ 0x48
 801174c:	af00      	add	r7, sp, #0
 801174e:	60f8      	str	r0, [r7, #12]
 8011750:	60b9      	str	r1, [r7, #8]
 8011752:	607a      	str	r2, [r7, #4]
 8011754:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8011756:	f7fe fa81 	bl	800fc5c <HAL_GetTick>
 801175a:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 801175c:	687b      	ldr	r3, [r7, #4]
 801175e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint8_t *tempbuff = pData;
 8011760:	68bb      	ldr	r3, [r7, #8]
 8011762:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 8011764:	68bb      	ldr	r3, [r7, #8]
 8011766:	2b00      	cmp	r3, #0
 8011768:	d107      	bne.n	801177a <HAL_MMC_ReadBlocks+0x32>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 801176a:	68fb      	ldr	r3, [r7, #12]
 801176c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801176e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8011772:	68fb      	ldr	r3, [r7, #12]
 8011774:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8011776:	2301      	movs	r3, #1
 8011778:	e172      	b.n	8011a60 <HAL_MMC_ReadBlocks+0x318>
  }

  if (hmmc->State == HAL_MMC_STATE_READY)
 801177a:	68fb      	ldr	r3, [r7, #12]
 801177c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011780:	b2db      	uxtb	r3, r3
 8011782:	2b01      	cmp	r3, #1
 8011784:	f040 8165 	bne.w	8011a52 <HAL_MMC_ReadBlocks+0x30a>
  {
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 8011788:	68fb      	ldr	r3, [r7, #12]
 801178a:	2200      	movs	r2, #0
 801178c:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((BlockAdd + NumberOfBlocks) > (hmmc->MmcCard.LogBlockNbr))
 801178e:	687a      	ldr	r2, [r7, #4]
 8011790:	683b      	ldr	r3, [r7, #0]
 8011792:	441a      	add	r2, r3
 8011794:	68fb      	ldr	r3, [r7, #12]
 8011796:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011798:	429a      	cmp	r2, r3
 801179a:	d907      	bls.n	80117ac <HAL_MMC_ReadBlocks+0x64>
    {
      hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_OUT_OF_RANGE;
 801179c:	68fb      	ldr	r3, [r7, #12]
 801179e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80117a0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80117a4:	68fb      	ldr	r3, [r7, #12]
 80117a6:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 80117a8:	2301      	movs	r3, #1
 80117aa:	e159      	b.n	8011a60 <HAL_MMC_ReadBlocks+0x318>
    }

    /* Check the case of 4kB blocks (field DATA SECTOR SIZE of extended CSD register) */
    if (((hmmc->Ext_CSD[(MMC_EXT_CSD_DATA_SEC_SIZE_INDEX / 4)] >> MMC_EXT_CSD_DATA_SEC_SIZE_POS)
 80117ac:	68fb      	ldr	r3, [r7, #12]
 80117ae:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80117b2:	0a1b      	lsrs	r3, r3, #8
         & 0x000000FFU) != 0x0U)
 80117b4:	b2db      	uxtb	r3, r3
    if (((hmmc->Ext_CSD[(MMC_EXT_CSD_DATA_SEC_SIZE_INDEX / 4)] >> MMC_EXT_CSD_DATA_SEC_SIZE_POS)
 80117b6:	2b00      	cmp	r3, #0
 80117b8:	d019      	beq.n	80117ee <HAL_MMC_ReadBlocks+0xa6>
    {
      if ((NumberOfBlocks % 8U) != 0U)
 80117ba:	683b      	ldr	r3, [r7, #0]
 80117bc:	f003 0307 	and.w	r3, r3, #7
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d007      	beq.n	80117d4 <HAL_MMC_ReadBlocks+0x8c>
      {
        /* The number of blocks should be a multiple of 8 sectors of 512 bytes = 4 KBytes */
        hmmc->ErrorCode |= HAL_MMC_ERROR_BLOCK_LEN_ERR;
 80117c4:	68fb      	ldr	r3, [r7, #12]
 80117c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80117c8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80117cc:	68fb      	ldr	r3, [r7, #12]
 80117ce:	635a      	str	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 80117d0:	2301      	movs	r3, #1
 80117d2:	e145      	b.n	8011a60 <HAL_MMC_ReadBlocks+0x318>
      }

      if ((BlockAdd % 8U) != 0U)
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	f003 0307 	and.w	r3, r3, #7
 80117da:	2b00      	cmp	r3, #0
 80117dc:	d007      	beq.n	80117ee <HAL_MMC_ReadBlocks+0xa6>
      {
        /* The address should be aligned to 8 (corresponding to 4 KBytes blocks) */
        hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_MISALIGNED;
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80117e2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80117e6:	68fb      	ldr	r3, [r7, #12]
 80117e8:	635a      	str	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 80117ea:	2301      	movs	r3, #1
 80117ec:	e138      	b.n	8011a60 <HAL_MMC_ReadBlocks+0x318>
      }
    }

    hmmc->State = HAL_MMC_STATE_BUSY;
 80117ee:	68fb      	ldr	r3, [r7, #12]
 80117f0:	2203      	movs	r2, #3
 80117f2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0U;
 80117f6:	68fb      	ldr	r3, [r7, #12]
 80117f8:	681b      	ldr	r3, [r3, #0]
 80117fa:	2200      	movs	r2, #0
 80117fc:	62da      	str	r2, [r3, #44]	@ 0x2c

    if ((hmmc->MmcCard.CardType) != MMC_HIGH_CAPACITY_CARD)
 80117fe:	68fb      	ldr	r3, [r7, #12]
 8011800:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011802:	2b01      	cmp	r3, #1
 8011804:	d002      	beq.n	801180c <HAL_MMC_ReadBlocks+0xc4>
    {
      add *= MMC_BLOCKSIZE;
 8011806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011808:	025b      	lsls	r3, r3, #9
 801180a:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the MMC DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 801180c:	f04f 33ff 	mov.w	r3, #4294967295
 8011810:	617b      	str	r3, [r7, #20]
    config.DataLength    = NumberOfBlocks * MMC_BLOCKSIZE;
 8011812:	683b      	ldr	r3, [r7, #0]
 8011814:	025b      	lsls	r3, r3, #9
 8011816:	61bb      	str	r3, [r7, #24]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8011818:	2390      	movs	r3, #144	@ 0x90
 801181a:	61fb      	str	r3, [r7, #28]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 801181c:	2302      	movs	r3, #2
 801181e:	623b      	str	r3, [r7, #32]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8011820:	2300      	movs	r3, #0
 8011822:	627b      	str	r3, [r7, #36]	@ 0x24
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8011824:	2300      	movs	r3, #0
 8011826:	62bb      	str	r3, [r7, #40]	@ 0x28
    (void)SDMMC_ConfigData(hmmc->Instance, &config);
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	681b      	ldr	r3, [r3, #0]
 801182c:	f107 0214 	add.w	r2, r7, #20
 8011830:	4611      	mov	r1, r2
 8011832:	4618      	mov	r0, r3
 8011834:	f007 feda 	bl	80195ec <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hmmc->Instance);
 8011838:	68fb      	ldr	r3, [r7, #12]
 801183a:	681b      	ldr	r3, [r3, #0]
 801183c:	68da      	ldr	r2, [r3, #12]
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	681b      	ldr	r3, [r3, #0]
 8011842:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011846:	60da      	str	r2, [r3, #12]

    /* Read block(s) in polling mode */
    if (NumberOfBlocks > 1U)
 8011848:	683b      	ldr	r3, [r7, #0]
 801184a:	2b01      	cmp	r3, #1
 801184c:	d90a      	bls.n	8011864 <HAL_MMC_ReadBlocks+0x11c>
    {
      hmmc->Context = MMC_CONTEXT_READ_MULTIPLE_BLOCK;
 801184e:	68fb      	ldr	r3, [r7, #12]
 8011850:	2202      	movs	r2, #2
 8011852:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Multi Block command */
      errorstate = SDMMC_CmdReadMultiBlock(hmmc->Instance, add);
 8011854:	68fb      	ldr	r3, [r7, #12]
 8011856:	681b      	ldr	r3, [r3, #0]
 8011858:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801185a:	4618      	mov	r0, r3
 801185c:	f007 ff38 	bl	80196d0 <SDMMC_CmdReadMultiBlock>
 8011860:	6478      	str	r0, [r7, #68]	@ 0x44
 8011862:	e009      	b.n	8011878 <HAL_MMC_ReadBlocks+0x130>
    }
    else
    {
      hmmc->Context = MMC_CONTEXT_READ_SINGLE_BLOCK;
 8011864:	68fb      	ldr	r3, [r7, #12]
 8011866:	2201      	movs	r2, #1
 8011868:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Read Single Block command */
      errorstate = SDMMC_CmdReadSingleBlock(hmmc->Instance, add);
 801186a:	68fb      	ldr	r3, [r7, #12]
 801186c:	681b      	ldr	r3, [r3, #0]
 801186e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011870:	4618      	mov	r0, r3
 8011872:	f007 ff0a 	bl	801968a <SDMMC_CmdReadSingleBlock>
 8011876:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_MMC_ERROR_NONE)
 8011878:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801187a:	2b00      	cmp	r3, #0
 801187c:	d00f      	beq.n	801189e <HAL_MMC_ReadBlocks+0x156>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801187e:	68fb      	ldr	r3, [r7, #12]
 8011880:	681b      	ldr	r3, [r3, #0]
 8011882:	4a79      	ldr	r2, [pc, #484]	@ (8011a68 <HAL_MMC_ReadBlocks+0x320>)
 8011884:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= errorstate;
 8011886:	68fb      	ldr	r3, [r7, #12]
 8011888:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801188a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801188c:	431a      	orrs	r2, r3
 801188e:	68fb      	ldr	r3, [r7, #12]
 8011890:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8011892:	68fb      	ldr	r3, [r7, #12]
 8011894:	2201      	movs	r2, #1
 8011896:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 801189a:	2301      	movs	r3, #1
 801189c:	e0e0      	b.n	8011a60 <HAL_MMC_ReadBlocks+0x318>
    }

    /* Poll on SDMMC flags */
    dataremaining = config.DataLength;
 801189e:	69bb      	ldr	r3, [r7, #24]
 80118a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_MMC_GET_FLAG(hmmc,
 80118a2:	e055      	b.n	8011950 <HAL_MMC_ReadBlocks+0x208>
                               SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
    {
      if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXFIFOHF) && (dataremaining >= SDMMC_FIFO_SIZE))
 80118a4:	68fb      	ldr	r3, [r7, #12]
 80118a6:	681b      	ldr	r3, [r3, #0]
 80118a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80118aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80118ae:	2b00      	cmp	r3, #0
 80118b0:	d033      	beq.n	801191a <HAL_MMC_ReadBlocks+0x1d2>
 80118b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80118b4:	2b1f      	cmp	r3, #31
 80118b6:	d930      	bls.n	801191a <HAL_MMC_ReadBlocks+0x1d2>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80118b8:	2300      	movs	r3, #0
 80118ba:	643b      	str	r3, [r7, #64]	@ 0x40
 80118bc:	e027      	b.n	801190e <HAL_MMC_ReadBlocks+0x1c6>
        {
          data = SDMMC_ReadFIFO(hmmc->Instance);
 80118be:	68fb      	ldr	r3, [r7, #12]
 80118c0:	681b      	ldr	r3, [r3, #0]
 80118c2:	4618      	mov	r0, r3
 80118c4:	f007 fe0a 	bl	80194dc <SDMMC_ReadFIFO>
 80118c8:	62f8      	str	r0, [r7, #44]	@ 0x2c
          *tempbuff = (uint8_t)(data & 0xFFU);
 80118ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118cc:	b2da      	uxtb	r2, r3
 80118ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118d0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80118d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118d4:	3301      	adds	r3, #1
 80118d6:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 80118d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118da:	0a1b      	lsrs	r3, r3, #8
 80118dc:	b2da      	uxtb	r2, r3
 80118de:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118e0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80118e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118e4:	3301      	adds	r3, #1
 80118e6:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 80118e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118ea:	0c1b      	lsrs	r3, r3, #16
 80118ec:	b2da      	uxtb	r2, r3
 80118ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118f0:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 80118f2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80118f4:	3301      	adds	r3, #1
 80118f6:	637b      	str	r3, [r7, #52]	@ 0x34
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 80118f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80118fa:	0e1b      	lsrs	r3, r3, #24
 80118fc:	b2da      	uxtb	r2, r3
 80118fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011900:	701a      	strb	r2, [r3, #0]
          tempbuff++;
 8011902:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011904:	3301      	adds	r3, #1
 8011906:	637b      	str	r3, [r7, #52]	@ 0x34
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8011908:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801190a:	3301      	adds	r3, #1
 801190c:	643b      	str	r3, [r7, #64]	@ 0x40
 801190e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011910:	2b07      	cmp	r3, #7
 8011912:	d9d4      	bls.n	80118be <HAL_MMC_ReadBlocks+0x176>
        }
        dataremaining -= SDMMC_FIFO_SIZE;
 8011914:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011916:	3b20      	subs	r3, #32
 8011918:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 801191a:	f7fe f99f 	bl	800fc5c <HAL_GetTick>
 801191e:	4602      	mov	r2, r0
 8011920:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011922:	1ad3      	subs	r3, r2, r3
 8011924:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011926:	429a      	cmp	r2, r3
 8011928:	d902      	bls.n	8011930 <HAL_MMC_ReadBlocks+0x1e8>
 801192a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801192c:	2b00      	cmp	r3, #0
 801192e:	d10f      	bne.n	8011950 <HAL_MMC_ReadBlocks+0x208>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011930:	68fb      	ldr	r3, [r7, #12]
 8011932:	681b      	ldr	r3, [r3, #0]
 8011934:	4a4c      	ldr	r2, [pc, #304]	@ (8011a68 <HAL_MMC_ReadBlocks+0x320>)
 8011936:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 8011938:	68fb      	ldr	r3, [r7, #12]
 801193a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801193c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8011940:	68fb      	ldr	r3, [r7, #12]
 8011942:	635a      	str	r2, [r3, #52]	@ 0x34
        hmmc->State = HAL_MMC_STATE_READY;
 8011944:	68fb      	ldr	r3, [r7, #12]
 8011946:	2201      	movs	r2, #1
 8011948:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 801194c:	2303      	movs	r3, #3
 801194e:	e087      	b.n	8011a60 <HAL_MMC_ReadBlocks+0x318>
    while (!__HAL_MMC_GET_FLAG(hmmc,
 8011950:	68fb      	ldr	r3, [r7, #12]
 8011952:	681b      	ldr	r3, [r3, #0]
 8011954:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011956:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 801195a:	2b00      	cmp	r3, #0
 801195c:	d0a2      	beq.n	80118a4 <HAL_MMC_ReadBlocks+0x15c>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hmmc->Instance);
 801195e:	68fb      	ldr	r3, [r7, #12]
 8011960:	681b      	ldr	r3, [r3, #0]
 8011962:	68da      	ldr	r2, [r3, #12]
 8011964:	68fb      	ldr	r3, [r7, #12]
 8011966:	681b      	ldr	r3, [r3, #0]
 8011968:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 801196c:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock read */
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 801196e:	68fb      	ldr	r3, [r7, #12]
 8011970:	681b      	ldr	r3, [r3, #0]
 8011972:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011974:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011978:	2b00      	cmp	r3, #0
 801197a:	d01b      	beq.n	80119b4 <HAL_MMC_ReadBlocks+0x26c>
 801197c:	683b      	ldr	r3, [r7, #0]
 801197e:	2b01      	cmp	r3, #1
 8011980:	d918      	bls.n	80119b4 <HAL_MMC_ReadBlocks+0x26c>
    {
      /* Send stop transmission command */
      errorstate = SDMMC_CmdStopTransfer(hmmc->Instance);
 8011982:	68fb      	ldr	r3, [r7, #12]
 8011984:	681b      	ldr	r3, [r3, #0]
 8011986:	4618      	mov	r0, r3
 8011988:	f007 ff0c 	bl	80197a4 <SDMMC_CmdStopTransfer>
 801198c:	6478      	str	r0, [r7, #68]	@ 0x44
      if (errorstate != HAL_MMC_ERROR_NONE)
 801198e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011990:	2b00      	cmp	r3, #0
 8011992:	d00f      	beq.n	80119b4 <HAL_MMC_ReadBlocks+0x26c>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011994:	68fb      	ldr	r3, [r7, #12]
 8011996:	681b      	ldr	r3, [r3, #0]
 8011998:	4a33      	ldr	r2, [pc, #204]	@ (8011a68 <HAL_MMC_ReadBlocks+0x320>)
 801199a:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->ErrorCode |= errorstate;
 801199c:	68fb      	ldr	r3, [r7, #12]
 801199e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80119a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80119a2:	431a      	orrs	r2, r3
 80119a4:	68fb      	ldr	r3, [r7, #12]
 80119a6:	635a      	str	r2, [r3, #52]	@ 0x34
        hmmc->State = HAL_MMC_STATE_READY;
 80119a8:	68fb      	ldr	r3, [r7, #12]
 80119aa:	2201      	movs	r2, #1
 80119ac:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 80119b0:	2301      	movs	r3, #1
 80119b2:	e055      	b.n	8011a60 <HAL_MMC_ReadBlocks+0x318>
      }
    }

    /* Get error state */
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 80119b4:	68fb      	ldr	r3, [r7, #12]
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80119ba:	f003 0308 	and.w	r3, r3, #8
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d00f      	beq.n	80119e2 <HAL_MMC_ReadBlocks+0x29a>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 80119c2:	68fb      	ldr	r3, [r7, #12]
 80119c4:	681b      	ldr	r3, [r3, #0]
 80119c6:	4a28      	ldr	r2, [pc, #160]	@ (8011a68 <HAL_MMC_ReadBlocks+0x320>)
 80119c8:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 80119ca:	68fb      	ldr	r3, [r7, #12]
 80119cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80119ce:	f043 0208 	orr.w	r2, r3, #8
 80119d2:	68fb      	ldr	r3, [r7, #12]
 80119d4:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 80119d6:	68fb      	ldr	r3, [r7, #12]
 80119d8:	2201      	movs	r2, #1
 80119da:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80119de:	2301      	movs	r3, #1
 80119e0:	e03e      	b.n	8011a60 <HAL_MMC_ReadBlocks+0x318>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 80119e2:	68fb      	ldr	r3, [r7, #12]
 80119e4:	681b      	ldr	r3, [r3, #0]
 80119e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80119e8:	f003 0302 	and.w	r3, r3, #2
 80119ec:	2b00      	cmp	r3, #0
 80119ee:	d00f      	beq.n	8011a10 <HAL_MMC_ReadBlocks+0x2c8>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 80119f0:	68fb      	ldr	r3, [r7, #12]
 80119f2:	681b      	ldr	r3, [r3, #0]
 80119f4:	4a1c      	ldr	r2, [pc, #112]	@ (8011a68 <HAL_MMC_ReadBlocks+0x320>)
 80119f6:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 80119f8:	68fb      	ldr	r3, [r7, #12]
 80119fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80119fc:	f043 0202 	orr.w	r2, r3, #2
 8011a00:	68fb      	ldr	r3, [r7, #12]
 8011a02:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8011a04:	68fb      	ldr	r3, [r7, #12]
 8011a06:	2201      	movs	r2, #1
 8011a08:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011a0c:	2301      	movs	r3, #1
 8011a0e:	e027      	b.n	8011a60 <HAL_MMC_ReadBlocks+0x318>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR))
 8011a10:	68fb      	ldr	r3, [r7, #12]
 8011a12:	681b      	ldr	r3, [r3, #0]
 8011a14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a16:	f003 0320 	and.w	r3, r3, #32
 8011a1a:	2b00      	cmp	r3, #0
 8011a1c:	d00f      	beq.n	8011a3e <HAL_MMC_ReadBlocks+0x2f6>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011a1e:	68fb      	ldr	r3, [r7, #12]
 8011a20:	681b      	ldr	r3, [r3, #0]
 8011a22:	4a11      	ldr	r2, [pc, #68]	@ (8011a68 <HAL_MMC_ReadBlocks+0x320>)
 8011a24:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 8011a26:	68fb      	ldr	r3, [r7, #12]
 8011a28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a2a:	f043 0220 	orr.w	r2, r3, #32
 8011a2e:	68fb      	ldr	r3, [r7, #12]
 8011a30:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8011a32:	68fb      	ldr	r3, [r7, #12]
 8011a34:	2201      	movs	r2, #1
 8011a36:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011a3a:	2301      	movs	r3, #1
 8011a3c:	e010      	b.n	8011a60 <HAL_MMC_ReadBlocks+0x318>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 8011a3e:	68fb      	ldr	r3, [r7, #12]
 8011a40:	681b      	ldr	r3, [r3, #0]
 8011a42:	4a0a      	ldr	r2, [pc, #40]	@ (8011a6c <HAL_MMC_ReadBlocks+0x324>)
 8011a44:	639a      	str	r2, [r3, #56]	@ 0x38

    hmmc->State = HAL_MMC_STATE_READY;
 8011a46:	68fb      	ldr	r3, [r7, #12]
 8011a48:	2201      	movs	r2, #1
 8011a4a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 8011a4e:	2300      	movs	r3, #0
 8011a50:	e006      	b.n	8011a60 <HAL_MMC_ReadBlocks+0x318>
  }
  else
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_BUSY;
 8011a52:	68fb      	ldr	r3, [r7, #12]
 8011a54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a56:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8011a5a:	68fb      	ldr	r3, [r7, #12]
 8011a5c:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8011a5e:	2301      	movs	r3, #1
  }
}
 8011a60:	4618      	mov	r0, r3
 8011a62:	3748      	adds	r7, #72	@ 0x48
 8011a64:	46bd      	mov	sp, r7
 8011a66:	bd80      	pop	{r7, pc}
 8011a68:	1fe00fff 	.word	0x1fe00fff
 8011a6c:	18000f3a 	.word	0x18000f3a

08011a70 <HAL_MMC_WriteBlocks>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_WriteBlocks(MMC_HandleTypeDef *hmmc, const uint8_t *pData, uint32_t BlockAdd,
                                      uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8011a70:	b580      	push	{r7, lr}
 8011a72:	b092      	sub	sp, #72	@ 0x48
 8011a74:	af00      	add	r7, sp, #0
 8011a76:	60f8      	str	r0, [r7, #12]
 8011a78:	60b9      	str	r1, [r7, #8]
 8011a7a:	607a      	str	r2, [r7, #4]
 8011a7c:	603b      	str	r3, [r7, #0]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8011a7e:	f7fe f8ed 	bl	800fc5c <HAL_GetTick>
 8011a82:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t count;
  uint32_t data;
  uint32_t dataremaining;
  uint32_t add = BlockAdd;
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	63bb      	str	r3, [r7, #56]	@ 0x38
  const uint8_t *tempbuff = pData;
 8011a88:	68bb      	ldr	r3, [r7, #8]
 8011a8a:	637b      	str	r3, [r7, #52]	@ 0x34

  if (NULL == pData)
 8011a8c:	68bb      	ldr	r3, [r7, #8]
 8011a8e:	2b00      	cmp	r3, #0
 8011a90:	d107      	bne.n	8011aa2 <HAL_MMC_WriteBlocks+0x32>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 8011a92:	68fb      	ldr	r3, [r7, #12]
 8011a94:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011a96:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8011a9a:	68fb      	ldr	r3, [r7, #12]
 8011a9c:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8011a9e:	2301      	movs	r3, #1
 8011aa0:	e176      	b.n	8011d90 <HAL_MMC_WriteBlocks+0x320>
  }

  if (hmmc->State == HAL_MMC_STATE_READY)
 8011aa2:	68fb      	ldr	r3, [r7, #12]
 8011aa4:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8011aa8:	b2db      	uxtb	r3, r3
 8011aaa:	2b01      	cmp	r3, #1
 8011aac:	f040 8169 	bne.w	8011d82 <HAL_MMC_WriteBlocks+0x312>
  {
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 8011ab0:	68fb      	ldr	r3, [r7, #12]
 8011ab2:	2200      	movs	r2, #0
 8011ab4:	635a      	str	r2, [r3, #52]	@ 0x34

    if ((BlockAdd + NumberOfBlocks) > (hmmc->MmcCard.LogBlockNbr))
 8011ab6:	687a      	ldr	r2, [r7, #4]
 8011ab8:	683b      	ldr	r3, [r7, #0]
 8011aba:	441a      	add	r2, r3
 8011abc:	68fb      	ldr	r3, [r7, #12]
 8011abe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011ac0:	429a      	cmp	r2, r3
 8011ac2:	d907      	bls.n	8011ad4 <HAL_MMC_WriteBlocks+0x64>
    {
      hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_OUT_OF_RANGE;
 8011ac4:	68fb      	ldr	r3, [r7, #12]
 8011ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011ac8:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8011acc:	68fb      	ldr	r3, [r7, #12]
 8011ace:	635a      	str	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8011ad0:	2301      	movs	r3, #1
 8011ad2:	e15d      	b.n	8011d90 <HAL_MMC_WriteBlocks+0x320>
    }

    /* Check the case of 4kB blocks (field DATA SECTOR SIZE of extended CSD register) */
    if (((hmmc->Ext_CSD[(MMC_EXT_CSD_DATA_SEC_SIZE_INDEX / 4)] >> MMC_EXT_CSD_DATA_SEC_SIZE_POS) & 0x000000FFU) != 0x0U)
 8011ad4:	68fb      	ldr	r3, [r7, #12]
 8011ad6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8011ada:	0a1b      	lsrs	r3, r3, #8
 8011adc:	b2db      	uxtb	r3, r3
 8011ade:	2b00      	cmp	r3, #0
 8011ae0:	d019      	beq.n	8011b16 <HAL_MMC_WriteBlocks+0xa6>
    {
      if ((NumberOfBlocks % 8U) != 0U)
 8011ae2:	683b      	ldr	r3, [r7, #0]
 8011ae4:	f003 0307 	and.w	r3, r3, #7
 8011ae8:	2b00      	cmp	r3, #0
 8011aea:	d007      	beq.n	8011afc <HAL_MMC_WriteBlocks+0x8c>
      {
        /* The number of blocks should be a multiple of 8 sectors of 512 bytes = 4 KBytes */
        hmmc->ErrorCode |= HAL_MMC_ERROR_BLOCK_LEN_ERR;
 8011aec:	68fb      	ldr	r3, [r7, #12]
 8011aee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011af0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8011af4:	68fb      	ldr	r3, [r7, #12]
 8011af6:	635a      	str	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 8011af8:	2301      	movs	r3, #1
 8011afa:	e149      	b.n	8011d90 <HAL_MMC_WriteBlocks+0x320>
      }

      if ((BlockAdd % 8U) != 0U)
 8011afc:	687b      	ldr	r3, [r7, #4]
 8011afe:	f003 0307 	and.w	r3, r3, #7
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d007      	beq.n	8011b16 <HAL_MMC_WriteBlocks+0xa6>
      {
        /* The address should be aligned to 8 (corresponding to 4 KBytes blocks) */
        hmmc->ErrorCode |= HAL_MMC_ERROR_ADDR_MISALIGNED;
 8011b06:	68fb      	ldr	r3, [r7, #12]
 8011b08:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011b0a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	635a      	str	r2, [r3, #52]	@ 0x34
        return HAL_ERROR;
 8011b12:	2301      	movs	r3, #1
 8011b14:	e13c      	b.n	8011d90 <HAL_MMC_WriteBlocks+0x320>
      }
    }

    hmmc->State = HAL_MMC_STATE_BUSY;
 8011b16:	68fb      	ldr	r3, [r7, #12]
 8011b18:	2203      	movs	r2, #3
 8011b1a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0U;
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	681b      	ldr	r3, [r3, #0]
 8011b22:	2200      	movs	r2, #0
 8011b24:	62da      	str	r2, [r3, #44]	@ 0x2c

    if ((hmmc->MmcCard.CardType) != MMC_HIGH_CAPACITY_CARD)
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011b2a:	2b01      	cmp	r3, #1
 8011b2c:	d002      	beq.n	8011b34 <HAL_MMC_WriteBlocks+0xc4>
    {
      add *= MMC_BLOCKSIZE;
 8011b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8011b30:	025b      	lsls	r3, r3, #9
 8011b32:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    /* Configure the MMC DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8011b34:	f04f 33ff 	mov.w	r3, #4294967295
 8011b38:	61bb      	str	r3, [r7, #24]
    config.DataLength    = NumberOfBlocks * MMC_BLOCKSIZE;
 8011b3a:	683b      	ldr	r3, [r7, #0]
 8011b3c:	025b      	lsls	r3, r3, #9
 8011b3e:	61fb      	str	r3, [r7, #28]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8011b40:	2390      	movs	r3, #144	@ 0x90
 8011b42:	623b      	str	r3, [r7, #32]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8011b44:	2300      	movs	r3, #0
 8011b46:	627b      	str	r3, [r7, #36]	@ 0x24
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8011b48:	2300      	movs	r3, #0
 8011b4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    config.DPSM          = SDMMC_DPSM_DISABLE;
 8011b4c:	2300      	movs	r3, #0
 8011b4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    (void)SDMMC_ConfigData(hmmc->Instance, &config);
 8011b50:	68fb      	ldr	r3, [r7, #12]
 8011b52:	681b      	ldr	r3, [r3, #0]
 8011b54:	f107 0218 	add.w	r2, r7, #24
 8011b58:	4611      	mov	r1, r2
 8011b5a:	4618      	mov	r0, r3
 8011b5c:	f007 fd46 	bl	80195ec <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hmmc->Instance);
 8011b60:	68fb      	ldr	r3, [r7, #12]
 8011b62:	681b      	ldr	r3, [r3, #0]
 8011b64:	68da      	ldr	r2, [r3, #12]
 8011b66:	68fb      	ldr	r3, [r7, #12]
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8011b6e:	60da      	str	r2, [r3, #12]

    /* Write Blocks in Polling mode */
    if (NumberOfBlocks > 1U)
 8011b70:	683b      	ldr	r3, [r7, #0]
 8011b72:	2b01      	cmp	r3, #1
 8011b74:	d90a      	bls.n	8011b8c <HAL_MMC_WriteBlocks+0x11c>
    {
      hmmc->Context = MMC_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8011b76:	68fb      	ldr	r3, [r7, #12]
 8011b78:	2220      	movs	r2, #32
 8011b7a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hmmc->Instance, add);
 8011b7c:	68fb      	ldr	r3, [r7, #12]
 8011b7e:	681b      	ldr	r3, [r3, #0]
 8011b80:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011b82:	4618      	mov	r0, r3
 8011b84:	f007 fdea 	bl	801975c <SDMMC_CmdWriteMultiBlock>
 8011b88:	6478      	str	r0, [r7, #68]	@ 0x44
 8011b8a:	e009      	b.n	8011ba0 <HAL_MMC_WriteBlocks+0x130>
    }
    else
    {
      hmmc->Context = MMC_CONTEXT_WRITE_SINGLE_BLOCK;
 8011b8c:	68fb      	ldr	r3, [r7, #12]
 8011b8e:	2210      	movs	r2, #16
 8011b90:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hmmc->Instance, add);
 8011b92:	68fb      	ldr	r3, [r7, #12]
 8011b94:	681b      	ldr	r3, [r3, #0]
 8011b96:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011b98:	4618      	mov	r0, r3
 8011b9a:	f007 fdbc 	bl	8019716 <SDMMC_CmdWriteSingleBlock>
 8011b9e:	6478      	str	r0, [r7, #68]	@ 0x44
    }
    if (errorstate != HAL_MMC_ERROR_NONE)
 8011ba0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011ba2:	2b00      	cmp	r3, #0
 8011ba4:	d00f      	beq.n	8011bc6 <HAL_MMC_WriteBlocks+0x156>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011ba6:	68fb      	ldr	r3, [r7, #12]
 8011ba8:	681b      	ldr	r3, [r3, #0]
 8011baa:	4a7b      	ldr	r2, [pc, #492]	@ (8011d98 <HAL_MMC_WriteBlocks+0x328>)
 8011bac:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= errorstate;
 8011bae:	68fb      	ldr	r3, [r7, #12]
 8011bb0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011bb2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011bb4:	431a      	orrs	r2, r3
 8011bb6:	68fb      	ldr	r3, [r7, #12]
 8011bb8:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8011bba:	68fb      	ldr	r3, [r7, #12]
 8011bbc:	2201      	movs	r2, #1
 8011bbe:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011bc2:	2301      	movs	r3, #1
 8011bc4:	e0e4      	b.n	8011d90 <HAL_MMC_WriteBlocks+0x320>
    }

    /* Write block(s) in polling mode */
    dataremaining = config.DataLength;
 8011bc6:	69fb      	ldr	r3, [r7, #28]
 8011bc8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while (!__HAL_MMC_GET_FLAG(hmmc,
 8011bca:	e059      	b.n	8011c80 <HAL_MMC_WriteBlocks+0x210>
                               SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
    {
      if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_TXFIFOHE) && (dataremaining >= SDMMC_FIFO_SIZE))
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	681b      	ldr	r3, [r3, #0]
 8011bd0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011bd2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8011bd6:	2b00      	cmp	r3, #0
 8011bd8:	d037      	beq.n	8011c4a <HAL_MMC_WriteBlocks+0x1da>
 8011bda:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011bdc:	2b1f      	cmp	r3, #31
 8011bde:	d934      	bls.n	8011c4a <HAL_MMC_WriteBlocks+0x1da>
      {
        /* Write data to SDMMC Tx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8011be0:	2300      	movs	r3, #0
 8011be2:	643b      	str	r3, [r7, #64]	@ 0x40
 8011be4:	e02b      	b.n	8011c3e <HAL_MMC_WriteBlocks+0x1ce>
        {
          data = (uint32_t)(*tempbuff);
 8011be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011be8:	781b      	ldrb	r3, [r3, #0]
 8011bea:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8011bec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bee:	3301      	adds	r3, #1
 8011bf0:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 8U);
 8011bf2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011bf4:	781b      	ldrb	r3, [r3, #0]
 8011bf6:	021a      	lsls	r2, r3, #8
 8011bf8:	697b      	ldr	r3, [r7, #20]
 8011bfa:	4313      	orrs	r3, r2
 8011bfc:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8011bfe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c00:	3301      	adds	r3, #1
 8011c02:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 16U);
 8011c04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c06:	781b      	ldrb	r3, [r3, #0]
 8011c08:	041a      	lsls	r2, r3, #16
 8011c0a:	697b      	ldr	r3, [r7, #20]
 8011c0c:	4313      	orrs	r3, r2
 8011c0e:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8011c10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c12:	3301      	adds	r3, #1
 8011c14:	637b      	str	r3, [r7, #52]	@ 0x34
          data |= ((uint32_t)(*tempbuff) << 24U);
 8011c16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c18:	781b      	ldrb	r3, [r3, #0]
 8011c1a:	061a      	lsls	r2, r3, #24
 8011c1c:	697b      	ldr	r3, [r7, #20]
 8011c1e:	4313      	orrs	r3, r2
 8011c20:	617b      	str	r3, [r7, #20]
          tempbuff++;
 8011c22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011c24:	3301      	adds	r3, #1
 8011c26:	637b      	str	r3, [r7, #52]	@ 0x34
          (void)SDMMC_WriteFIFO(hmmc->Instance, &data);
 8011c28:	68fb      	ldr	r3, [r7, #12]
 8011c2a:	681b      	ldr	r3, [r3, #0]
 8011c2c:	f107 0214 	add.w	r2, r7, #20
 8011c30:	4611      	mov	r1, r2
 8011c32:	4618      	mov	r0, r3
 8011c34:	f007 fc5f 	bl	80194f6 <SDMMC_WriteFIFO>
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8011c38:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011c3a:	3301      	adds	r3, #1
 8011c3c:	643b      	str	r3, [r7, #64]	@ 0x40
 8011c3e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011c40:	2b07      	cmp	r3, #7
 8011c42:	d9d0      	bls.n	8011be6 <HAL_MMC_WriteBlocks+0x176>
        }
        dataremaining -= SDMMC_FIFO_SIZE;
 8011c44:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011c46:	3b20      	subs	r3, #32
 8011c48:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 8011c4a:	f7fe f807 	bl	800fc5c <HAL_GetTick>
 8011c4e:	4602      	mov	r2, r0
 8011c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8011c52:	1ad3      	subs	r3, r2, r3
 8011c54:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011c56:	429a      	cmp	r2, r3
 8011c58:	d902      	bls.n	8011c60 <HAL_MMC_WriteBlocks+0x1f0>
 8011c5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011c5c:	2b00      	cmp	r3, #0
 8011c5e:	d10f      	bne.n	8011c80 <HAL_MMC_WriteBlocks+0x210>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011c60:	68fb      	ldr	r3, [r7, #12]
 8011c62:	681b      	ldr	r3, [r3, #0]
 8011c64:	4a4c      	ldr	r2, [pc, #304]	@ (8011d98 <HAL_MMC_WriteBlocks+0x328>)
 8011c66:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->ErrorCode |= errorstate;
 8011c68:	68fb      	ldr	r3, [r7, #12]
 8011c6a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011c6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011c6e:	431a      	orrs	r2, r3
 8011c70:	68fb      	ldr	r3, [r7, #12]
 8011c72:	635a      	str	r2, [r3, #52]	@ 0x34
        hmmc->State = HAL_MMC_STATE_READY;
 8011c74:	68fb      	ldr	r3, [r7, #12]
 8011c76:	2201      	movs	r2, #1
 8011c78:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8011c7c:	2303      	movs	r3, #3
 8011c7e:	e087      	b.n	8011d90 <HAL_MMC_WriteBlocks+0x320>
    while (!__HAL_MMC_GET_FLAG(hmmc,
 8011c80:	68fb      	ldr	r3, [r7, #12]
 8011c82:	681b      	ldr	r3, [r3, #0]
 8011c84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011c86:	f403 738d 	and.w	r3, r3, #282	@ 0x11a
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d09e      	beq.n	8011bcc <HAL_MMC_WriteBlocks+0x15c>
      }
    }
    __SDMMC_CMDTRANS_DISABLE(hmmc->Instance);
 8011c8e:	68fb      	ldr	r3, [r7, #12]
 8011c90:	681b      	ldr	r3, [r3, #0]
 8011c92:	68da      	ldr	r2, [r3, #12]
 8011c94:	68fb      	ldr	r3, [r7, #12]
 8011c96:	681b      	ldr	r3, [r3, #0]
 8011c98:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8011c9c:	60da      	str	r2, [r3, #12]

    /* Send stop transmission command in case of multiblock write */
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8011c9e:	68fb      	ldr	r3, [r7, #12]
 8011ca0:	681b      	ldr	r3, [r3, #0]
 8011ca2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011ca4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8011ca8:	2b00      	cmp	r3, #0
 8011caa:	d01b      	beq.n	8011ce4 <HAL_MMC_WriteBlocks+0x274>
 8011cac:	683b      	ldr	r3, [r7, #0]
 8011cae:	2b01      	cmp	r3, #1
 8011cb0:	d918      	bls.n	8011ce4 <HAL_MMC_WriteBlocks+0x274>
    {
      /* Send stop transmission command */
      errorstate = SDMMC_CmdStopTransfer(hmmc->Instance);
 8011cb2:	68fb      	ldr	r3, [r7, #12]
 8011cb4:	681b      	ldr	r3, [r3, #0]
 8011cb6:	4618      	mov	r0, r3
 8011cb8:	f007 fd74 	bl	80197a4 <SDMMC_CmdStopTransfer>
 8011cbc:	6478      	str	r0, [r7, #68]	@ 0x44
      if (errorstate != HAL_MMC_ERROR_NONE)
 8011cbe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011cc0:	2b00      	cmp	r3, #0
 8011cc2:	d00f      	beq.n	8011ce4 <HAL_MMC_WriteBlocks+0x274>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011cc4:	68fb      	ldr	r3, [r7, #12]
 8011cc6:	681b      	ldr	r3, [r3, #0]
 8011cc8:	4a33      	ldr	r2, [pc, #204]	@ (8011d98 <HAL_MMC_WriteBlocks+0x328>)
 8011cca:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->ErrorCode |= errorstate;
 8011ccc:	68fb      	ldr	r3, [r7, #12]
 8011cce:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8011cd0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011cd2:	431a      	orrs	r2, r3
 8011cd4:	68fb      	ldr	r3, [r7, #12]
 8011cd6:	635a      	str	r2, [r3, #52]	@ 0x34
        hmmc->State = HAL_MMC_STATE_READY;
 8011cd8:	68fb      	ldr	r3, [r7, #12]
 8011cda:	2201      	movs	r2, #1
 8011cdc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8011ce0:	2301      	movs	r3, #1
 8011ce2:	e055      	b.n	8011d90 <HAL_MMC_WriteBlocks+0x320>
      }
    }

    /* Get error state */
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 8011ce4:	68fb      	ldr	r3, [r7, #12]
 8011ce6:	681b      	ldr	r3, [r3, #0]
 8011ce8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011cea:	f003 0308 	and.w	r3, r3, #8
 8011cee:	2b00      	cmp	r3, #0
 8011cf0:	d00f      	beq.n	8011d12 <HAL_MMC_WriteBlocks+0x2a2>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011cf2:	68fb      	ldr	r3, [r7, #12]
 8011cf4:	681b      	ldr	r3, [r3, #0]
 8011cf6:	4a28      	ldr	r2, [pc, #160]	@ (8011d98 <HAL_MMC_WriteBlocks+0x328>)
 8011cf8:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 8011cfa:	68fb      	ldr	r3, [r7, #12]
 8011cfc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011cfe:	f043 0208 	orr.w	r2, r3, #8
 8011d02:	68fb      	ldr	r3, [r7, #12]
 8011d04:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8011d06:	68fb      	ldr	r3, [r7, #12]
 8011d08:	2201      	movs	r2, #1
 8011d0a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011d0e:	2301      	movs	r3, #1
 8011d10:	e03e      	b.n	8011d90 <HAL_MMC_WriteBlocks+0x320>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 8011d12:	68fb      	ldr	r3, [r7, #12]
 8011d14:	681b      	ldr	r3, [r3, #0]
 8011d16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d18:	f003 0302 	and.w	r3, r3, #2
 8011d1c:	2b00      	cmp	r3, #0
 8011d1e:	d00f      	beq.n	8011d40 <HAL_MMC_WriteBlocks+0x2d0>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011d20:	68fb      	ldr	r3, [r7, #12]
 8011d22:	681b      	ldr	r3, [r3, #0]
 8011d24:	4a1c      	ldr	r2, [pc, #112]	@ (8011d98 <HAL_MMC_WriteBlocks+0x328>)
 8011d26:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 8011d28:	68fb      	ldr	r3, [r7, #12]
 8011d2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d2c:	f043 0202 	orr.w	r2, r3, #2
 8011d30:	68fb      	ldr	r3, [r7, #12]
 8011d32:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8011d34:	68fb      	ldr	r3, [r7, #12]
 8011d36:	2201      	movs	r2, #1
 8011d38:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011d3c:	2301      	movs	r3, #1
 8011d3e:	e027      	b.n	8011d90 <HAL_MMC_WriteBlocks+0x320>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_TXUNDERR))
 8011d40:	68fb      	ldr	r3, [r7, #12]
 8011d42:	681b      	ldr	r3, [r3, #0]
 8011d44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d46:	f003 0310 	and.w	r3, r3, #16
 8011d4a:	2b00      	cmp	r3, #0
 8011d4c:	d00f      	beq.n	8011d6e <HAL_MMC_WriteBlocks+0x2fe>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011d4e:	68fb      	ldr	r3, [r7, #12]
 8011d50:	681b      	ldr	r3, [r3, #0]
 8011d52:	4a11      	ldr	r2, [pc, #68]	@ (8011d98 <HAL_MMC_WriteBlocks+0x328>)
 8011d54:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_TX_UNDERRUN;
 8011d56:	68fb      	ldr	r3, [r7, #12]
 8011d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d5a:	f043 0210 	orr.w	r2, r3, #16
 8011d5e:	68fb      	ldr	r3, [r7, #12]
 8011d60:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8011d62:	68fb      	ldr	r3, [r7, #12]
 8011d64:	2201      	movs	r2, #1
 8011d66:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8011d6a:	2301      	movs	r3, #1
 8011d6c:	e010      	b.n	8011d90 <HAL_MMC_WriteBlocks+0x320>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 8011d6e:	68fb      	ldr	r3, [r7, #12]
 8011d70:	681b      	ldr	r3, [r3, #0]
 8011d72:	4a0a      	ldr	r2, [pc, #40]	@ (8011d9c <HAL_MMC_WriteBlocks+0x32c>)
 8011d74:	639a      	str	r2, [r3, #56]	@ 0x38

    hmmc->State = HAL_MMC_STATE_READY;
 8011d76:	68fb      	ldr	r3, [r7, #12]
 8011d78:	2201      	movs	r2, #1
 8011d7a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    return HAL_OK;
 8011d7e:	2300      	movs	r3, #0
 8011d80:	e006      	b.n	8011d90 <HAL_MMC_WriteBlocks+0x320>
  }
  else
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_BUSY;
 8011d82:	68fb      	ldr	r3, [r7, #12]
 8011d84:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011d86:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8011d8a:	68fb      	ldr	r3, [r7, #12]
 8011d8c:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8011d8e:	2301      	movs	r3, #1
  }
}
 8011d90:	4618      	mov	r0, r3
 8011d92:	3748      	adds	r7, #72	@ 0x48
 8011d94:	46bd      	mov	sp, r7
 8011d96:	bd80      	pop	{r7, pc}
 8011d98:	1fe00fff 	.word	0x1fe00fff
 8011d9c:	18000f3a 	.word	0x18000f3a

08011da0 <HAL_MMC_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_MMC_CardCSDTypeDef structure that
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardCSD(MMC_HandleTypeDef *hmmc, HAL_MMC_CardCSDTypeDef *pCSD)
{
 8011da0:	b580      	push	{r7, lr}
 8011da2:	b084      	sub	sp, #16
 8011da4:	af00      	add	r7, sp, #0
 8011da6:	6078      	str	r0, [r7, #4]
 8011da8:	6039      	str	r1, [r7, #0]
  uint32_t block_nbr = 0;
 8011daa:	2300      	movs	r3, #0
 8011dac:	60fb      	str	r3, [r7, #12]

  pCSD->CSDStruct = (uint8_t)((hmmc->CSD[0] & 0xC0000000U) >> 30U);
 8011dae:	687b      	ldr	r3, [r7, #4]
 8011db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011db2:	0f9b      	lsrs	r3, r3, #30
 8011db4:	b2da      	uxtb	r2, r3
 8011db6:	683b      	ldr	r3, [r7, #0]
 8011db8:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hmmc->CSD[0] & 0x3C000000U) >> 26U);
 8011dba:	687b      	ldr	r3, [r7, #4]
 8011dbc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011dbe:	0e9b      	lsrs	r3, r3, #26
 8011dc0:	b2db      	uxtb	r3, r3
 8011dc2:	f003 030f 	and.w	r3, r3, #15
 8011dc6:	b2da      	uxtb	r2, r3
 8011dc8:	683b      	ldr	r3, [r7, #0]
 8011dca:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hmmc->CSD[0] & 0x03000000U) >> 24U);
 8011dcc:	687b      	ldr	r3, [r7, #4]
 8011dce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011dd0:	0e1b      	lsrs	r3, r3, #24
 8011dd2:	b2db      	uxtb	r3, r3
 8011dd4:	f003 0303 	and.w	r3, r3, #3
 8011dd8:	b2da      	uxtb	r2, r3
 8011dda:	683b      	ldr	r3, [r7, #0]
 8011ddc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hmmc->CSD[0] & 0x00FF0000U) >> 16U);
 8011dde:	687b      	ldr	r3, [r7, #4]
 8011de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011de2:	0c1b      	lsrs	r3, r3, #16
 8011de4:	b2da      	uxtb	r2, r3
 8011de6:	683b      	ldr	r3, [r7, #0]
 8011de8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hmmc->CSD[0] & 0x0000FF00U) >> 8U);
 8011dea:	687b      	ldr	r3, [r7, #4]
 8011dec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011dee:	0a1b      	lsrs	r3, r3, #8
 8011df0:	b2da      	uxtb	r2, r3
 8011df2:	683b      	ldr	r3, [r7, #0]
 8011df4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hmmc->CSD[0] & 0x000000FFU);
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011dfa:	b2da      	uxtb	r2, r3
 8011dfc:	683b      	ldr	r3, [r7, #0]
 8011dfe:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hmmc->CSD[1] & 0xFFF00000U) >> 20U);
 8011e00:	687b      	ldr	r3, [r7, #4]
 8011e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011e04:	0d1b      	lsrs	r3, r3, #20
 8011e06:	b29a      	uxth	r2, r3
 8011e08:	683b      	ldr	r3, [r7, #0]
 8011e0a:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hmmc->CSD[1] & 0x000F0000U) >> 16U);
 8011e0c:	687b      	ldr	r3, [r7, #4]
 8011e0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011e10:	0c1b      	lsrs	r3, r3, #16
 8011e12:	b2db      	uxtb	r3, r3
 8011e14:	f003 030f 	and.w	r3, r3, #15
 8011e18:	b2da      	uxtb	r2, r3
 8011e1a:	683b      	ldr	r3, [r7, #0]
 8011e1c:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hmmc->CSD[1] & 0x00008000U) >> 15U);
 8011e1e:	687b      	ldr	r3, [r7, #4]
 8011e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011e22:	0bdb      	lsrs	r3, r3, #15
 8011e24:	b2db      	uxtb	r3, r3
 8011e26:	f003 0301 	and.w	r3, r3, #1
 8011e2a:	b2da      	uxtb	r2, r3
 8011e2c:	683b      	ldr	r3, [r7, #0]
 8011e2e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00004000U) >> 14U);
 8011e30:	687b      	ldr	r3, [r7, #4]
 8011e32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011e34:	0b9b      	lsrs	r3, r3, #14
 8011e36:	b2db      	uxtb	r3, r3
 8011e38:	f003 0301 	and.w	r3, r3, #1
 8011e3c:	b2da      	uxtb	r2, r3
 8011e3e:	683b      	ldr	r3, [r7, #0]
 8011e40:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hmmc->CSD[1] & 0x00002000U) >> 13U);
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011e46:	0b5b      	lsrs	r3, r3, #13
 8011e48:	b2db      	uxtb	r3, r3
 8011e4a:	f003 0301 	and.w	r3, r3, #1
 8011e4e:	b2da      	uxtb	r2, r3
 8011e50:	683b      	ldr	r3, [r7, #0]
 8011e52:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hmmc->CSD[1] & 0x00001000U) >> 12U);
 8011e54:	687b      	ldr	r3, [r7, #4]
 8011e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011e58:	0b1b      	lsrs	r3, r3, #12
 8011e5a:	b2db      	uxtb	r3, r3
 8011e5c:	f003 0301 	and.w	r3, r3, #1
 8011e60:	b2da      	uxtb	r2, r3
 8011e62:	683b      	ldr	r3, [r7, #0]
 8011e64:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8011e66:	683b      	ldr	r3, [r7, #0]
 8011e68:	2200      	movs	r2, #0
 8011e6a:	735a      	strb	r2, [r3, #13]

  if (MMC_ReadExtCSD(hmmc, &block_nbr, 212, 0x0FFFFFFFU) != HAL_OK) /* Field SEC_COUNT [215:212] */
 8011e6c:	f107 010c 	add.w	r1, r7, #12
 8011e70:	f06f 4370 	mvn.w	r3, #4026531840	@ 0xf0000000
 8011e74:	22d4      	movs	r2, #212	@ 0xd4
 8011e76:	6878      	ldr	r0, [r7, #4]
 8011e78:	f000 fcbc 	bl	80127f4 <MMC_ReadExtCSD>
 8011e7c:	4603      	mov	r3, r0
 8011e7e:	2b00      	cmp	r3, #0
 8011e80:	d001      	beq.n	8011e86 <HAL_MMC_GetCardCSD+0xe6>
  {
    return HAL_ERROR;
 8011e82:	2301      	movs	r3, #1
 8011e84:	e129      	b.n	80120da <HAL_MMC_GetCardCSD+0x33a>
  }

  if (hmmc->MmcCard.CardType == MMC_LOW_CAPACITY_CARD)
 8011e86:	687b      	ldr	r3, [r7, #4]
 8011e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d163      	bne.n	8011f56 <HAL_MMC_GetCardCSD+0x1b6>
  {
    pCSD->DeviceSize = (((hmmc->CSD[1] & 0x000003FFU) << 2U) | ((hmmc->CSD[2] & 0xC0000000U) >> 30U));
 8011e8e:	687b      	ldr	r3, [r7, #4]
 8011e90:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8011e92:	009a      	lsls	r2, r3, #2
 8011e94:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8011e98:	4013      	ands	r3, r2
 8011e9a:	687a      	ldr	r2, [r7, #4]
 8011e9c:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8011e9e:	0f92      	lsrs	r2, r2, #30
 8011ea0:	431a      	orrs	r2, r3
 8011ea2:	683b      	ldr	r3, [r7, #0]
 8011ea4:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x38000000U) >> 27U);
 8011ea6:	687b      	ldr	r3, [r7, #4]
 8011ea8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011eaa:	0edb      	lsrs	r3, r3, #27
 8011eac:	b2db      	uxtb	r3, r3
 8011eae:	f003 0307 	and.w	r3, r3, #7
 8011eb2:	b2da      	uxtb	r2, r3
 8011eb4:	683b      	ldr	r3, [r7, #0]
 8011eb6:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x07000000U) >> 24U);
 8011eb8:	687b      	ldr	r3, [r7, #4]
 8011eba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011ebc:	0e1b      	lsrs	r3, r3, #24
 8011ebe:	b2db      	uxtb	r3, r3
 8011ec0:	f003 0307 	and.w	r3, r3, #7
 8011ec4:	b2da      	uxtb	r2, r3
 8011ec6:	683b      	ldr	r3, [r7, #0]
 8011ec8:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hmmc->CSD[2] & 0x00E00000U) >> 21U);
 8011eca:	687b      	ldr	r3, [r7, #4]
 8011ecc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011ece:	0d5b      	lsrs	r3, r3, #21
 8011ed0:	b2db      	uxtb	r3, r3
 8011ed2:	f003 0307 	and.w	r3, r3, #7
 8011ed6:	b2da      	uxtb	r2, r3
 8011ed8:	683b      	ldr	r3, [r7, #0]
 8011eda:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hmmc->CSD[2] & 0x001C0000U) >> 18U);
 8011edc:	687b      	ldr	r3, [r7, #4]
 8011ede:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011ee0:	0c9b      	lsrs	r3, r3, #18
 8011ee2:	b2db      	uxtb	r3, r3
 8011ee4:	f003 0307 	and.w	r3, r3, #7
 8011ee8:	b2da      	uxtb	r2, r3
 8011eea:	683b      	ldr	r3, [r7, #0]
 8011eec:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hmmc->CSD[2] & 0x00038000U) >> 15U);
 8011eee:	687b      	ldr	r3, [r7, #4]
 8011ef0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011ef2:	0bdb      	lsrs	r3, r3, #15
 8011ef4:	b2db      	uxtb	r3, r3
 8011ef6:	f003 0307 	and.w	r3, r3, #7
 8011efa:	b2da      	uxtb	r2, r3
 8011efc:	683b      	ldr	r3, [r7, #0]
 8011efe:	761a      	strb	r2, [r3, #24]

    hmmc->MmcCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8011f00:	683b      	ldr	r3, [r7, #0]
 8011f02:	691b      	ldr	r3, [r3, #16]
 8011f04:	1c5a      	adds	r2, r3, #1
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	649a      	str	r2, [r3, #72]	@ 0x48
    hmmc->MmcCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8011f0a:	683b      	ldr	r3, [r7, #0]
 8011f0c:	7e1b      	ldrb	r3, [r3, #24]
 8011f0e:	b2db      	uxtb	r3, r3
 8011f10:	f003 0307 	and.w	r3, r3, #7
 8011f14:	3302      	adds	r3, #2
 8011f16:	2201      	movs	r2, #1
 8011f18:	fa02 f303 	lsl.w	r3, r2, r3
 8011f1c:	687a      	ldr	r2, [r7, #4]
 8011f1e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8011f20:	fb03 f202 	mul.w	r2, r3, r2
 8011f24:	687b      	ldr	r3, [r7, #4]
 8011f26:	649a      	str	r2, [r3, #72]	@ 0x48
    hmmc->MmcCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8011f28:	683b      	ldr	r3, [r7, #0]
 8011f2a:	7a1b      	ldrb	r3, [r3, #8]
 8011f2c:	b2db      	uxtb	r3, r3
 8011f2e:	f003 030f 	and.w	r3, r3, #15
 8011f32:	2201      	movs	r2, #1
 8011f34:	409a      	lsls	r2, r3
 8011f36:	687b      	ldr	r3, [r7, #4]
 8011f38:	64da      	str	r2, [r3, #76]	@ 0x4c

    hmmc->MmcCard.LogBlockNbr = (hmmc->MmcCard.BlockNbr) * ((hmmc->MmcCard.BlockSize) / MMC_BLOCKSIZE);
 8011f3a:	687b      	ldr	r3, [r7, #4]
 8011f3c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011f3e:	687a      	ldr	r2, [r7, #4]
 8011f40:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8011f42:	0a52      	lsrs	r2, r2, #9
 8011f44:	fb03 f202 	mul.w	r2, r3, r2
 8011f48:	687b      	ldr	r3, [r7, #4]
 8011f4a:	651a      	str	r2, [r3, #80]	@ 0x50
    hmmc->MmcCard.LogBlockSize = MMC_BLOCKSIZE;
 8011f4c:	687b      	ldr	r3, [r7, #4]
 8011f4e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011f52:	655a      	str	r2, [r3, #84]	@ 0x54
 8011f54:	e023      	b.n	8011f9e <HAL_MMC_GetCardCSD+0x1fe>
  }
  else if (hmmc->MmcCard.CardType == MMC_HIGH_CAPACITY_CARD)
 8011f56:	687b      	ldr	r3, [r7, #4]
 8011f58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011f5a:	2b01      	cmp	r3, #1
 8011f5c:	d10f      	bne.n	8011f7e <HAL_MMC_GetCardCSD+0x1de>
  {
    hmmc->MmcCard.BlockNbr = block_nbr;
 8011f5e:	68fa      	ldr	r2, [r7, #12]
 8011f60:	687b      	ldr	r3, [r7, #4]
 8011f62:	649a      	str	r2, [r3, #72]	@ 0x48
    hmmc->MmcCard.LogBlockNbr = hmmc->MmcCard.BlockNbr;
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011f68:	687b      	ldr	r3, [r7, #4]
 8011f6a:	651a      	str	r2, [r3, #80]	@ 0x50
    hmmc->MmcCard.BlockSize = MMC_BLOCKSIZE;
 8011f6c:	687b      	ldr	r3, [r7, #4]
 8011f6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011f72:	64da      	str	r2, [r3, #76]	@ 0x4c
    hmmc->MmcCard.LogBlockSize = hmmc->MmcCard.BlockSize;
 8011f74:	687b      	ldr	r3, [r7, #4]
 8011f76:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8011f78:	687b      	ldr	r3, [r7, #4]
 8011f7a:	655a      	str	r2, [r3, #84]	@ 0x54
 8011f7c:	e00f      	b.n	8011f9e <HAL_MMC_GetCardCSD+0x1fe>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8011f7e:	687b      	ldr	r3, [r7, #4]
 8011f80:	681b      	ldr	r3, [r3, #0]
 8011f82:	4a58      	ldr	r2, [pc, #352]	@ (80120e4 <HAL_MMC_GetCardCSD+0x344>)
 8011f84:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_UNSUPPORTED_FEATURE;
 8011f86:	687b      	ldr	r3, [r7, #4]
 8011f88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011f8a:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8011f8e:	687b      	ldr	r3, [r7, #4]
 8011f90:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8011f92:	687b      	ldr	r3, [r7, #4]
 8011f94:	2201      	movs	r2, #1
 8011f96:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8011f9a:	2301      	movs	r3, #1
 8011f9c:	e09d      	b.n	80120da <HAL_MMC_GetCardCSD+0x33a>
  }

  pCSD->EraseGrSize = (uint8_t)((hmmc->CSD[2] & 0x00004000U) >> 14U);
 8011f9e:	687b      	ldr	r3, [r7, #4]
 8011fa0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011fa2:	0b9b      	lsrs	r3, r3, #14
 8011fa4:	b2db      	uxtb	r3, r3
 8011fa6:	f003 0301 	and.w	r3, r3, #1
 8011faa:	b2da      	uxtb	r2, r3
 8011fac:	683b      	ldr	r3, [r7, #0]
 8011fae:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hmmc->CSD[2] & 0x00003F80U) >> 7U);
 8011fb0:	687b      	ldr	r3, [r7, #4]
 8011fb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011fb4:	09db      	lsrs	r3, r3, #7
 8011fb6:	b2db      	uxtb	r3, r3
 8011fb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011fbc:	b2da      	uxtb	r2, r3
 8011fbe:	683b      	ldr	r3, [r7, #0]
 8011fc0:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hmmc->CSD[2] & 0x0000007FU);
 8011fc2:	687b      	ldr	r3, [r7, #4]
 8011fc4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8011fc6:	b2db      	uxtb	r3, r3
 8011fc8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011fcc:	b2da      	uxtb	r2, r3
 8011fce:	683b      	ldr	r3, [r7, #0]
 8011fd0:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hmmc->CSD[3] & 0x80000000U) >> 31U);
 8011fd2:	687b      	ldr	r3, [r7, #4]
 8011fd4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011fd6:	0fdb      	lsrs	r3, r3, #31
 8011fd8:	b2da      	uxtb	r2, r3
 8011fda:	683b      	ldr	r3, [r7, #0]
 8011fdc:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hmmc->CSD[3] & 0x60000000U) >> 29U);
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011fe2:	0f5b      	lsrs	r3, r3, #29
 8011fe4:	b2db      	uxtb	r3, r3
 8011fe6:	f003 0303 	and.w	r3, r3, #3
 8011fea:	b2da      	uxtb	r2, r3
 8011fec:	683b      	ldr	r3, [r7, #0]
 8011fee:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hmmc->CSD[3] & 0x1C000000U) >> 26U);
 8011ff0:	687b      	ldr	r3, [r7, #4]
 8011ff2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8011ff4:	0e9b      	lsrs	r3, r3, #26
 8011ff6:	b2db      	uxtb	r3, r3
 8011ff8:	f003 0307 	and.w	r3, r3, #7
 8011ffc:	b2da      	uxtb	r2, r3
 8011ffe:	683b      	ldr	r3, [r7, #0]
 8012000:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen = (uint8_t)((hmmc->CSD[3] & 0x03C00000U) >> 22U);
 8012002:	687b      	ldr	r3, [r7, #4]
 8012004:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012006:	0d9b      	lsrs	r3, r3, #22
 8012008:	b2db      	uxtb	r3, r3
 801200a:	f003 030f 	and.w	r3, r3, #15
 801200e:	b2da      	uxtb	r2, r3
 8012010:	683b      	ldr	r3, [r7, #0]
 8012012:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hmmc->CSD[3] & 0x00200000U) >> 21U);
 8012014:	687b      	ldr	r3, [r7, #4]
 8012016:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012018:	0d5b      	lsrs	r3, r3, #21
 801201a:	b2db      	uxtb	r3, r3
 801201c:	f003 0301 	and.w	r3, r3, #1
 8012020:	b2da      	uxtb	r2, r3
 8012022:	683b      	ldr	r3, [r7, #0]
 8012024:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 8012028:	683b      	ldr	r3, [r7, #0]
 801202a:	2200      	movs	r2, #0
 801202c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hmmc->CSD[3] & 0x00010000U) >> 16U);
 8012030:	687b      	ldr	r3, [r7, #4]
 8012032:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012034:	0c1b      	lsrs	r3, r3, #16
 8012036:	b2db      	uxtb	r3, r3
 8012038:	f003 0301 	and.w	r3, r3, #1
 801203c:	b2da      	uxtb	r2, r3
 801203e:	683b      	ldr	r3, [r7, #0]
 8012040:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hmmc->CSD[3] & 0x00008000U) >> 15U);
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012048:	0bdb      	lsrs	r3, r3, #15
 801204a:	b2db      	uxtb	r3, r3
 801204c:	f003 0301 	and.w	r3, r3, #1
 8012050:	b2da      	uxtb	r2, r3
 8012052:	683b      	ldr	r3, [r7, #0]
 8012054:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hmmc->CSD[3] & 0x00004000U) >> 14U);
 8012058:	687b      	ldr	r3, [r7, #4]
 801205a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801205c:	0b9b      	lsrs	r3, r3, #14
 801205e:	b2db      	uxtb	r3, r3
 8012060:	f003 0301 	and.w	r3, r3, #1
 8012064:	b2da      	uxtb	r2, r3
 8012066:	683b      	ldr	r3, [r7, #0]
 8012068:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00002000U) >> 13U);
 801206c:	687b      	ldr	r3, [r7, #4]
 801206e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012070:	0b5b      	lsrs	r3, r3, #13
 8012072:	b2db      	uxtb	r3, r3
 8012074:	f003 0301 	and.w	r3, r3, #1
 8012078:	b2da      	uxtb	r2, r3
 801207a:	683b      	ldr	r3, [r7, #0]
 801207c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hmmc->CSD[3] & 0x00001000U) >> 12U);
 8012080:	687b      	ldr	r3, [r7, #4]
 8012082:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012084:	0b1b      	lsrs	r3, r3, #12
 8012086:	b2db      	uxtb	r3, r3
 8012088:	f003 0301 	and.w	r3, r3, #1
 801208c:	b2da      	uxtb	r2, r3
 801208e:	683b      	ldr	r3, [r7, #0]
 8012090:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hmmc->CSD[3] & 0x00000C00U) >> 10U);
 8012094:	687b      	ldr	r3, [r7, #4]
 8012096:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8012098:	0a9b      	lsrs	r3, r3, #10
 801209a:	b2db      	uxtb	r3, r3
 801209c:	f003 0303 	and.w	r3, r3, #3
 80120a0:	b2da      	uxtb	r2, r3
 80120a2:	683b      	ldr	r3, [r7, #0]
 80120a4:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC = (uint8_t)((hmmc->CSD[3] & 0x00000300U) >> 8U);
 80120a8:	687b      	ldr	r3, [r7, #4]
 80120aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80120ac:	0a1b      	lsrs	r3, r3, #8
 80120ae:	b2db      	uxtb	r3, r3
 80120b0:	f003 0303 	and.w	r3, r3, #3
 80120b4:	b2da      	uxtb	r2, r3
 80120b6:	683b      	ldr	r3, [r7, #0]
 80120b8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hmmc->CSD[3] & 0x000000FEU) >> 1U);
 80120bc:	687b      	ldr	r3, [r7, #4]
 80120be:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80120c0:	085b      	lsrs	r3, r3, #1
 80120c2:	b2db      	uxtb	r3, r3
 80120c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80120c8:	b2da      	uxtb	r2, r3
 80120ca:	683b      	ldr	r3, [r7, #0]
 80120cc:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80120d0:	683b      	ldr	r3, [r7, #0]
 80120d2:	2201      	movs	r2, #1
 80120d4:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80120d8:	2300      	movs	r3, #0
}
 80120da:	4618      	mov	r0, r3
 80120dc:	3710      	adds	r7, #16
 80120de:	46bd      	mov	sp, r7
 80120e0:	bd80      	pop	{r7, pc}
 80120e2:	bf00      	nop
 80120e4:	1fe00fff 	.word	0x1fe00fff

080120e8 <HAL_MMC_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_MMC_CardInfoTypeDef structure that
  *         will contain the MMC card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardInfo(const MMC_HandleTypeDef *hmmc, HAL_MMC_CardInfoTypeDef *pCardInfo)
{
 80120e8:	b480      	push	{r7}
 80120ea:	b083      	sub	sp, #12
 80120ec:	af00      	add	r7, sp, #0
 80120ee:	6078      	str	r0, [r7, #4]
 80120f0:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hmmc->MmcCard.CardType);
 80120f2:	687b      	ldr	r3, [r7, #4]
 80120f4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80120f6:	683b      	ldr	r3, [r7, #0]
 80120f8:	601a      	str	r2, [r3, #0]
  pCardInfo->Class        = (uint32_t)(hmmc->MmcCard.Class);
 80120fa:	687b      	ldr	r3, [r7, #4]
 80120fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80120fe:	683b      	ldr	r3, [r7, #0]
 8012100:	605a      	str	r2, [r3, #4]
  pCardInfo->RelCardAdd   = (uint32_t)(hmmc->MmcCard.RelCardAdd);
 8012102:	687b      	ldr	r3, [r7, #4]
 8012104:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8012106:	683b      	ldr	r3, [r7, #0]
 8012108:	609a      	str	r2, [r3, #8]
  pCardInfo->BlockNbr     = (uint32_t)(hmmc->MmcCard.BlockNbr);
 801210a:	687b      	ldr	r3, [r7, #4]
 801210c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 801210e:	683b      	ldr	r3, [r7, #0]
 8012110:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockSize    = (uint32_t)(hmmc->MmcCard.BlockSize);
 8012112:	687b      	ldr	r3, [r7, #4]
 8012114:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8012116:	683b      	ldr	r3, [r7, #0]
 8012118:	611a      	str	r2, [r3, #16]
  pCardInfo->LogBlockNbr  = (uint32_t)(hmmc->MmcCard.LogBlockNbr);
 801211a:	687b      	ldr	r3, [r7, #4]
 801211c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 801211e:	683b      	ldr	r3, [r7, #0]
 8012120:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockSize = (uint32_t)(hmmc->MmcCard.LogBlockSize);
 8012122:	687b      	ldr	r3, [r7, #4]
 8012124:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012126:	683b      	ldr	r3, [r7, #0]
 8012128:	619a      	str	r2, [r3, #24]

  return HAL_OK;
 801212a:	2300      	movs	r3, #0
}
 801212c:	4618      	mov	r0, r3
 801212e:	370c      	adds	r7, #12
 8012130:	46bd      	mov	sp, r7
 8012132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012136:	4770      	bx	lr

08012138 <HAL_MMC_GetCardExtCSD>:
  *         Extended CSD register parameters
  * @param  Timeout Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_GetCardExtCSD(MMC_HandleTypeDef *hmmc, uint32_t *pExtCSD, uint32_t Timeout)
{
 8012138:	b580      	push	{r7, lr}
 801213a:	b08e      	sub	sp, #56	@ 0x38
 801213c:	af00      	add	r7, sp, #0
 801213e:	60f8      	str	r0, [r7, #12]
 8012140:	60b9      	str	r1, [r7, #8]
 8012142:	607a      	str	r2, [r7, #4]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8012144:	f7fd fd8a 	bl	800fc5c <HAL_GetTick>
 8012148:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t count;
  uint32_t *tmp_buf;

  if (NULL == pExtCSD)
 801214a:	68bb      	ldr	r3, [r7, #8]
 801214c:	2b00      	cmp	r3, #0
 801214e:	d107      	bne.n	8012160 <HAL_MMC_GetCardExtCSD+0x28>
  {
    hmmc->ErrorCode |= HAL_MMC_ERROR_PARAM;
 8012150:	68fb      	ldr	r3, [r7, #12]
 8012152:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012154:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 801215c:	2301      	movs	r3, #1
 801215e:	e0de      	b.n	801231e <HAL_MMC_GetCardExtCSD+0x1e6>
  }

  if (hmmc->State == HAL_MMC_STATE_READY)
 8012160:	68fb      	ldr	r3, [r7, #12]
 8012162:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8012166:	b2db      	uxtb	r3, r3
 8012168:	2b01      	cmp	r3, #1
 801216a:	f040 80d7 	bne.w	801231c <HAL_MMC_GetCardExtCSD+0x1e4>
  {
    hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 801216e:	68fb      	ldr	r3, [r7, #12]
 8012170:	2200      	movs	r2, #0
 8012172:	635a      	str	r2, [r3, #52]	@ 0x34

    hmmc->State = HAL_MMC_STATE_BUSY;
 8012174:	68fb      	ldr	r3, [r7, #12]
 8012176:	2203      	movs	r2, #3
 8012178:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

    /* Initialize data control register */
    hmmc->Instance->DCTRL = 0;
 801217c:	68fb      	ldr	r3, [r7, #12]
 801217e:	681b      	ldr	r3, [r3, #0]
 8012180:	2200      	movs	r2, #0
 8012182:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Initiaize the destination pointer */
    tmp_buf = pExtCSD;
 8012184:	68bb      	ldr	r3, [r7, #8]
 8012186:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Configure the MMC DPSM (Data Path State Machine) */
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8012188:	f04f 33ff 	mov.w	r3, #4294967295
 801218c:	613b      	str	r3, [r7, #16]
    config.DataLength    = MMC_BLOCKSIZE;
 801218e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012192:	617b      	str	r3, [r7, #20]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8012194:	2390      	movs	r3, #144	@ 0x90
 8012196:	61bb      	str	r3, [r7, #24]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8012198:	2302      	movs	r3, #2
 801219a:	61fb      	str	r3, [r7, #28]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 801219c:	2300      	movs	r3, #0
 801219e:	623b      	str	r3, [r7, #32]
    config.DPSM          = SDMMC_DPSM_DISABLE;
 80121a0:	2300      	movs	r3, #0
 80121a2:	627b      	str	r3, [r7, #36]	@ 0x24
    (void)SDMMC_ConfigData(hmmc->Instance, &config);
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	f107 0210 	add.w	r2, r7, #16
 80121ac:	4611      	mov	r1, r2
 80121ae:	4618      	mov	r0, r3
 80121b0:	f007 fa1c 	bl	80195ec <SDMMC_ConfigData>
    __SDMMC_CMDTRANS_ENABLE(hmmc->Instance);
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	681b      	ldr	r3, [r3, #0]
 80121b8:	68da      	ldr	r2, [r3, #12]
 80121ba:	68fb      	ldr	r3, [r7, #12]
 80121bc:	681b      	ldr	r3, [r3, #0]
 80121be:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80121c2:	60da      	str	r2, [r3, #12]

    /* Send ExtCSD Read command to Card */
    errorstate = SDMMC_CmdSendEXTCSD(hmmc->Instance, 0);
 80121c4:	68fb      	ldr	r3, [r7, #12]
 80121c6:	681b      	ldr	r3, [r3, #0]
 80121c8:	2100      	movs	r1, #0
 80121ca:	4618      	mov	r0, r3
 80121cc:	f007 fc31 	bl	8019a32 <SDMMC_CmdSendEXTCSD>
 80121d0:	62b8      	str	r0, [r7, #40]	@ 0x28
    if (errorstate != HAL_MMC_ERROR_NONE)
 80121d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d045      	beq.n	8012264 <HAL_MMC_GetCardExtCSD+0x12c>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 80121d8:	68fb      	ldr	r3, [r7, #12]
 80121da:	681b      	ldr	r3, [r3, #0]
 80121dc:	4a52      	ldr	r2, [pc, #328]	@ (8012328 <HAL_MMC_GetCardExtCSD+0x1f0>)
 80121de:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= errorstate;
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80121e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80121e6:	431a      	orrs	r2, r3
 80121e8:	68fb      	ldr	r3, [r7, #12]
 80121ea:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 80121ec:	68fb      	ldr	r3, [r7, #12]
 80121ee:	2201      	movs	r2, #1
 80121f0:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80121f4:	2301      	movs	r3, #1
 80121f6:	e092      	b.n	801231e <HAL_MMC_GetCardExtCSD+0x1e6>

    /* Poll on SDMMC flags */
    while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR |
                               SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
    {
      if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXFIFOHF))
 80121f8:	68fb      	ldr	r3, [r7, #12]
 80121fa:	681b      	ldr	r3, [r3, #0]
 80121fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80121fe:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012202:	2b00      	cmp	r3, #0
 8012204:	d013      	beq.n	801222e <HAL_MMC_GetCardExtCSD+0xf6>
      {
        /* Read data from SDMMC Rx FIFO */
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8012206:	2300      	movs	r3, #0
 8012208:	637b      	str	r3, [r7, #52]	@ 0x34
 801220a:	e00d      	b.n	8012228 <HAL_MMC_GetCardExtCSD+0xf0>
        {
          *tmp_buf = SDMMC_ReadFIFO(hmmc->Instance);
 801220c:	68fb      	ldr	r3, [r7, #12]
 801220e:	681b      	ldr	r3, [r3, #0]
 8012210:	4618      	mov	r0, r3
 8012212:	f007 f963 	bl	80194dc <SDMMC_ReadFIFO>
 8012216:	4602      	mov	r2, r0
 8012218:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801221a:	601a      	str	r2, [r3, #0]
          tmp_buf++;
 801221c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801221e:	3304      	adds	r3, #4
 8012220:	633b      	str	r3, [r7, #48]	@ 0x30
        for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 8012222:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8012224:	3301      	adds	r3, #1
 8012226:	637b      	str	r3, [r7, #52]	@ 0x34
 8012228:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801222a:	2b07      	cmp	r3, #7
 801222c:	d9ee      	bls.n	801220c <HAL_MMC_GetCardExtCSD+0xd4>
        }
      }

      if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 801222e:	f7fd fd15 	bl	800fc5c <HAL_GetTick>
 8012232:	4602      	mov	r2, r0
 8012234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8012236:	1ad3      	subs	r3, r2, r3
 8012238:	687a      	ldr	r2, [r7, #4]
 801223a:	429a      	cmp	r2, r3
 801223c:	d902      	bls.n	8012244 <HAL_MMC_GetCardExtCSD+0x10c>
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	2b00      	cmp	r3, #0
 8012242:	d10f      	bne.n	8012264 <HAL_MMC_GetCardExtCSD+0x12c>
      {
        /* Clear all the static flags */
        __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8012244:	68fb      	ldr	r3, [r7, #12]
 8012246:	681b      	ldr	r3, [r3, #0]
 8012248:	4a37      	ldr	r2, [pc, #220]	@ (8012328 <HAL_MMC_GetCardExtCSD+0x1f0>)
 801224a:	639a      	str	r2, [r3, #56]	@ 0x38
        hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 801224c:	68fb      	ldr	r3, [r7, #12]
 801224e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012250:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	635a      	str	r2, [r3, #52]	@ 0x34
        hmmc->State = HAL_MMC_STATE_READY;
 8012258:	68fb      	ldr	r3, [r7, #12]
 801225a:	2201      	movs	r2, #1
 801225c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
        return HAL_TIMEOUT;
 8012260:	2303      	movs	r3, #3
 8012262:	e05c      	b.n	801231e <HAL_MMC_GetCardExtCSD+0x1e6>
    while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR |
 8012264:	68fb      	ldr	r3, [r7, #12]
 8012266:	681b      	ldr	r3, [r3, #0]
 8012268:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801226a:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 801226e:	2b00      	cmp	r3, #0
 8012270:	d0c2      	beq.n	80121f8 <HAL_MMC_GetCardExtCSD+0xc0>
      }
    }

    __SDMMC_CMDTRANS_DISABLE(hmmc->Instance);
 8012272:	68fb      	ldr	r3, [r7, #12]
 8012274:	681b      	ldr	r3, [r3, #0]
 8012276:	68da      	ldr	r2, [r3, #12]
 8012278:	68fb      	ldr	r3, [r7, #12]
 801227a:	681b      	ldr	r3, [r3, #0]
 801227c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8012280:	60da      	str	r2, [r3, #12]

    /* Get error state */
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 8012282:	68fb      	ldr	r3, [r7, #12]
 8012284:	681b      	ldr	r3, [r3, #0]
 8012286:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012288:	f003 0308 	and.w	r3, r3, #8
 801228c:	2b00      	cmp	r3, #0
 801228e:	d00f      	beq.n	80122b0 <HAL_MMC_GetCardExtCSD+0x178>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	681b      	ldr	r3, [r3, #0]
 8012294:	4a24      	ldr	r2, [pc, #144]	@ (8012328 <HAL_MMC_GetCardExtCSD+0x1f0>)
 8012296:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 8012298:	68fb      	ldr	r3, [r7, #12]
 801229a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801229c:	f043 0208 	orr.w	r2, r3, #8
 80122a0:	68fb      	ldr	r3, [r7, #12]
 80122a2:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 80122a4:	68fb      	ldr	r3, [r7, #12]
 80122a6:	2201      	movs	r2, #1
 80122a8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80122ac:	2301      	movs	r3, #1
 80122ae:	e036      	b.n	801231e <HAL_MMC_GetCardExtCSD+0x1e6>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 80122b0:	68fb      	ldr	r3, [r7, #12]
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80122b6:	f003 0302 	and.w	r3, r3, #2
 80122ba:	2b00      	cmp	r3, #0
 80122bc:	d00f      	beq.n	80122de <HAL_MMC_GetCardExtCSD+0x1a6>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 80122be:	68fb      	ldr	r3, [r7, #12]
 80122c0:	681b      	ldr	r3, [r3, #0]
 80122c2:	4a19      	ldr	r2, [pc, #100]	@ (8012328 <HAL_MMC_GetCardExtCSD+0x1f0>)
 80122c4:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 80122c6:	68fb      	ldr	r3, [r7, #12]
 80122c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80122ca:	f043 0202 	orr.w	r2, r3, #2
 80122ce:	68fb      	ldr	r3, [r7, #12]
 80122d0:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 80122d2:	68fb      	ldr	r3, [r7, #12]
 80122d4:	2201      	movs	r2, #1
 80122d6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 80122da:	2301      	movs	r3, #1
 80122dc:	e01f      	b.n	801231e <HAL_MMC_GetCardExtCSD+0x1e6>
    }
    else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR))
 80122de:	68fb      	ldr	r3, [r7, #12]
 80122e0:	681b      	ldr	r3, [r3, #0]
 80122e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80122e4:	f003 0320 	and.w	r3, r3, #32
 80122e8:	2b00      	cmp	r3, #0
 80122ea:	d00f      	beq.n	801230c <HAL_MMC_GetCardExtCSD+0x1d4>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 80122ec:	68fb      	ldr	r3, [r7, #12]
 80122ee:	681b      	ldr	r3, [r3, #0]
 80122f0:	4a0d      	ldr	r2, [pc, #52]	@ (8012328 <HAL_MMC_GetCardExtCSD+0x1f0>)
 80122f2:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 80122f4:	68fb      	ldr	r3, [r7, #12]
 80122f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80122f8:	f043 0220 	orr.w	r2, r3, #32
 80122fc:	68fb      	ldr	r3, [r7, #12]
 80122fe:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 8012300:	68fb      	ldr	r3, [r7, #12]
 8012302:	2201      	movs	r2, #1
 8012304:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8012308:	2301      	movs	r3, #1
 801230a:	e008      	b.n	801231e <HAL_MMC_GetCardExtCSD+0x1e6>
    {
      /* Nothing to do */
    }

    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 801230c:	68fb      	ldr	r3, [r7, #12]
 801230e:	681b      	ldr	r3, [r3, #0]
 8012310:	4a06      	ldr	r2, [pc, #24]	@ (801232c <HAL_MMC_GetCardExtCSD+0x1f4>)
 8012312:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->State = HAL_MMC_STATE_READY;
 8012314:	68fb      	ldr	r3, [r7, #12]
 8012316:	2201      	movs	r2, #1
 8012318:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  }

  return HAL_OK;
 801231c:	2300      	movs	r3, #0
}
 801231e:	4618      	mov	r0, r3
 8012320:	3738      	adds	r7, #56	@ 0x38
 8012322:	46bd      	mov	sp, r7
 8012324:	bd80      	pop	{r7, pc}
 8012326:	bf00      	nop
 8012328:	1fe00fff 	.word	0x1fe00fff
 801232c:	18000f3a 	.word	0x18000f3a

08012330 <HAL_MMC_ConfigWideBusOperation>:
  *            @arg SDMMC_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDMMC_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_MMC_ConfigWideBusOperation(MMC_HandleTypeDef *hmmc, uint32_t WideMode)
{
 8012330:	b5b0      	push	{r4, r5, r7, lr}
 8012332:	b08c      	sub	sp, #48	@ 0x30
 8012334:	af02      	add	r7, sp, #8
 8012336:	6078      	str	r0, [r7, #4]
 8012338:	6039      	str	r1, [r7, #0]
  uint32_t count;
  SDMMC_InitTypeDef Init;
  uint32_t errorstate;
  uint32_t response = 0U;
 801233a:	2300      	movs	r3, #0
 801233c:	61fb      	str	r3, [r7, #28]

  /* Check the parameters */
  assert_param(IS_SDMMC_BUS_WIDE(WideMode));

  /* Change State */
  hmmc->State = HAL_MMC_STATE_BUSY;
 801233e:	687b      	ldr	r3, [r7, #4]
 8012340:	2203      	movs	r2, #3
 8012342:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  /* Check and update the power class if needed */
  if ((hmmc->Instance->CLKCR & SDMMC_CLKCR_BUSSPEED) != 0U)
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	681b      	ldr	r3, [r3, #0]
 801234a:	685b      	ldr	r3, [r3, #4]
 801234c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8012350:	2b00      	cmp	r3, #0
 8012352:	d014      	beq.n	801237e <HAL_MMC_ConfigWideBusOperation+0x4e>
  {
    if ((hmmc->Instance->CLKCR & SDMMC_CLKCR_DDR) != 0U)
 8012354:	687b      	ldr	r3, [r7, #4]
 8012356:	681b      	ldr	r3, [r3, #0]
 8012358:	685b      	ldr	r3, [r3, #4]
 801235a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801235e:	2b00      	cmp	r3, #0
 8012360:	d006      	beq.n	8012370 <HAL_MMC_ConfigWideBusOperation+0x40>
    {
      errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_DDR);
 8012362:	2204      	movs	r2, #4
 8012364:	6839      	ldr	r1, [r7, #0]
 8012366:	6878      	ldr	r0, [r7, #4]
 8012368:	f000 fb38 	bl	80129dc <MMC_PwrClassUpdate>
 801236c:	6238      	str	r0, [r7, #32]
 801236e:	e00c      	b.n	801238a <HAL_MMC_ConfigWideBusOperation+0x5a>
    }
    else
    {
      errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_HIGH);
 8012370:	2202      	movs	r2, #2
 8012372:	6839      	ldr	r1, [r7, #0]
 8012374:	6878      	ldr	r0, [r7, #4]
 8012376:	f000 fb31 	bl	80129dc <MMC_PwrClassUpdate>
 801237a:	6238      	str	r0, [r7, #32]
 801237c:	e005      	b.n	801238a <HAL_MMC_ConfigWideBusOperation+0x5a>
    }
  }
  else
  {
    errorstate = MMC_PwrClassUpdate(hmmc, WideMode, SDMMC_SPEED_MODE_DEFAULT);
 801237e:	2201      	movs	r2, #1
 8012380:	6839      	ldr	r1, [r7, #0]
 8012382:	6878      	ldr	r0, [r7, #4]
 8012384:	f000 fb2a 	bl	80129dc <MMC_PwrClassUpdate>
 8012388:	6238      	str	r0, [r7, #32]
  }

  if (errorstate == HAL_MMC_ERROR_NONE)
 801238a:	6a3b      	ldr	r3, [r7, #32]
 801238c:	2b00      	cmp	r3, #0
 801238e:	d17b      	bne.n	8012488 <HAL_MMC_ConfigWideBusOperation+0x158>
  {
    if (WideMode == SDMMC_BUS_WIDE_8B)
 8012390:	683b      	ldr	r3, [r7, #0]
 8012392:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012396:	d107      	bne.n	80123a8 <HAL_MMC_ConfigWideBusOperation+0x78>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70200U);
 8012398:	687b      	ldr	r3, [r7, #4]
 801239a:	681b      	ldr	r3, [r3, #0]
 801239c:	4946      	ldr	r1, [pc, #280]	@ (80124b8 <HAL_MMC_ConfigWideBusOperation+0x188>)
 801239e:	4618      	mov	r0, r3
 80123a0:	f007 fb24 	bl	80199ec <SDMMC_CmdSwitch>
 80123a4:	6238      	str	r0, [r7, #32]
 80123a6:	e019      	b.n	80123dc <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else if (WideMode == SDMMC_BUS_WIDE_4B)
 80123a8:	683b      	ldr	r3, [r7, #0]
 80123aa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80123ae:	d107      	bne.n	80123c0 <HAL_MMC_ConfigWideBusOperation+0x90>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70100U);
 80123b0:	687b      	ldr	r3, [r7, #4]
 80123b2:	681b      	ldr	r3, [r3, #0]
 80123b4:	4941      	ldr	r1, [pc, #260]	@ (80124bc <HAL_MMC_ConfigWideBusOperation+0x18c>)
 80123b6:	4618      	mov	r0, r3
 80123b8:	f007 fb18 	bl	80199ec <SDMMC_CmdSwitch>
 80123bc:	6238      	str	r0, [r7, #32]
 80123be:	e00d      	b.n	80123dc <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else if (WideMode == SDMMC_BUS_WIDE_1B)
 80123c0:	683b      	ldr	r3, [r7, #0]
 80123c2:	2b00      	cmp	r3, #0
 80123c4:	d107      	bne.n	80123d6 <HAL_MMC_ConfigWideBusOperation+0xa6>
    {
      errorstate = SDMMC_CmdSwitch(hmmc->Instance, 0x03B70000U);
 80123c6:	687b      	ldr	r3, [r7, #4]
 80123c8:	681b      	ldr	r3, [r3, #0]
 80123ca:	493d      	ldr	r1, [pc, #244]	@ (80124c0 <HAL_MMC_ConfigWideBusOperation+0x190>)
 80123cc:	4618      	mov	r0, r3
 80123ce:	f007 fb0d 	bl	80199ec <SDMMC_CmdSwitch>
 80123d2:	6238      	str	r0, [r7, #32]
 80123d4:	e002      	b.n	80123dc <HAL_MMC_ConfigWideBusOperation+0xac>
    }
    else
    {
      /* WideMode is not a valid argument*/
      errorstate = HAL_MMC_ERROR_PARAM;
 80123d6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80123da:	623b      	str	r3, [r7, #32]
    }

    /* Check for switch error and violation of the trial number of sending CMD 13 */
    if (errorstate == HAL_MMC_ERROR_NONE)
 80123dc:	6a3b      	ldr	r3, [r7, #32]
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d152      	bne.n	8012488 <HAL_MMC_ConfigWideBusOperation+0x158>
    {
      /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
      count = SDMMC_MAX_TRIAL;
 80123e2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80123e6:	627b      	str	r3, [r7, #36]	@ 0x24
      do
      {
        errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 80123e8:	687b      	ldr	r3, [r7, #4]
 80123ea:	681a      	ldr	r2, [r3, #0]
 80123ec:	687b      	ldr	r3, [r7, #4]
 80123ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80123f0:	041b      	lsls	r3, r3, #16
 80123f2:	4619      	mov	r1, r3
 80123f4:	4610      	mov	r0, r2
 80123f6:	f007 fab6 	bl	8019966 <SDMMC_CmdSendStatus>
 80123fa:	6238      	str	r0, [r7, #32]
        if (errorstate != HAL_MMC_ERROR_NONE)
 80123fc:	6a3b      	ldr	r3, [r7, #32]
 80123fe:	2b00      	cmp	r3, #0
 8012400:	d112      	bne.n	8012428 <HAL_MMC_ConfigWideBusOperation+0xf8>
        {
          break;
        }

        /* Get command response */
        response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	681b      	ldr	r3, [r3, #0]
 8012406:	2100      	movs	r1, #0
 8012408:	4618      	mov	r0, r3
 801240a:	f007 f8dc 	bl	80195c6 <SDMMC_GetResponse>
 801240e:	61f8      	str	r0, [r7, #28]
        count--;
 8012410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012412:	3b01      	subs	r3, #1
 8012414:	627b      	str	r3, [r7, #36]	@ 0x24
      } while (((response & 0x100U) == 0U) && (count != 0U));
 8012416:	69fb      	ldr	r3, [r7, #28]
 8012418:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801241c:	2b00      	cmp	r3, #0
 801241e:	d104      	bne.n	801242a <HAL_MMC_ConfigWideBusOperation+0xfa>
 8012420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012422:	2b00      	cmp	r3, #0
 8012424:	d1e0      	bne.n	80123e8 <HAL_MMC_ConfigWideBusOperation+0xb8>
 8012426:	e000      	b.n	801242a <HAL_MMC_ConfigWideBusOperation+0xfa>
          break;
 8012428:	bf00      	nop

      /* Check the status after the switch command execution */
      if ((count != 0U) && (errorstate == HAL_MMC_ERROR_NONE))
 801242a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801242c:	2b00      	cmp	r3, #0
 801242e:	d025      	beq.n	801247c <HAL_MMC_ConfigWideBusOperation+0x14c>
 8012430:	6a3b      	ldr	r3, [r7, #32]
 8012432:	2b00      	cmp	r3, #0
 8012434:	d122      	bne.n	801247c <HAL_MMC_ConfigWideBusOperation+0x14c>
      {
        /* Check the bit SWITCH_ERROR of the device status */
        if ((response & 0x80U) != 0U)
 8012436:	69fb      	ldr	r3, [r7, #28]
 8012438:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801243c:	2b00      	cmp	r3, #0
 801243e:	d003      	beq.n	8012448 <HAL_MMC_ConfigWideBusOperation+0x118>
        {
          errorstate = SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8012440:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8012444:	623b      	str	r3, [r7, #32]
        if ((response & 0x80U) != 0U)
 8012446:	e01f      	b.n	8012488 <HAL_MMC_ConfigWideBusOperation+0x158>
        }
        else
        {
          /* Configure the SDMMC peripheral */
          Init = hmmc->Init;
 8012448:	687b      	ldr	r3, [r7, #4]
 801244a:	f107 0408 	add.w	r4, r7, #8
 801244e:	1d1d      	adds	r5, r3, #4
 8012450:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8012452:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8012454:	682b      	ldr	r3, [r5, #0]
 8012456:	6023      	str	r3, [r4, #0]
          Init.BusWide = WideMode;
 8012458:	683b      	ldr	r3, [r7, #0]
 801245a:	613b      	str	r3, [r7, #16]
          (void)SDMMC_Init(hmmc->Instance, Init);
 801245c:	687b      	ldr	r3, [r7, #4]
 801245e:	681c      	ldr	r4, [r3, #0]
 8012460:	466a      	mov	r2, sp
 8012462:	f107 0314 	add.w	r3, r7, #20
 8012466:	e893 0003 	ldmia.w	r3, {r0, r1}
 801246a:	e882 0003 	stmia.w	r2, {r0, r1}
 801246e:	f107 0308 	add.w	r3, r7, #8
 8012472:	cb0e      	ldmia	r3, {r1, r2, r3}
 8012474:	4620      	mov	r0, r4
 8012476:	f007 f807 	bl	8019488 <SDMMC_Init>
        if ((response & 0x80U) != 0U)
 801247a:	e005      	b.n	8012488 <HAL_MMC_ConfigWideBusOperation+0x158>
        }
      }
      else if (count == 0U)
 801247c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801247e:	2b00      	cmp	r3, #0
 8012480:	d102      	bne.n	8012488 <HAL_MMC_ConfigWideBusOperation+0x158>
      {
        errorstate = SDMMC_ERROR_TIMEOUT;
 8012482:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012486:	623b      	str	r3, [r7, #32]
      }
    }
  }

  /* Change State */
  hmmc->State = HAL_MMC_STATE_READY;
 8012488:	687b      	ldr	r3, [r7, #4]
 801248a:	2201      	movs	r2, #1
 801248c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  if (errorstate != HAL_MMC_ERROR_NONE)
 8012490:	6a3b      	ldr	r3, [r7, #32]
 8012492:	2b00      	cmp	r3, #0
 8012494:	d00b      	beq.n	80124ae <HAL_MMC_ConfigWideBusOperation+0x17e>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8012496:	687b      	ldr	r3, [r7, #4]
 8012498:	681b      	ldr	r3, [r3, #0]
 801249a:	4a0a      	ldr	r2, [pc, #40]	@ (80124c4 <HAL_MMC_ConfigWideBusOperation+0x194>)
 801249c:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 801249e:	687b      	ldr	r3, [r7, #4]
 80124a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80124a2:	6a3b      	ldr	r3, [r7, #32]
 80124a4:	431a      	orrs	r2, r3
 80124a6:	687b      	ldr	r3, [r7, #4]
 80124a8:	635a      	str	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80124aa:	2301      	movs	r3, #1
 80124ac:	e000      	b.n	80124b0 <HAL_MMC_ConfigWideBusOperation+0x180>
  }

  return HAL_OK;
 80124ae:	2300      	movs	r3, #0
}
 80124b0:	4618      	mov	r0, r3
 80124b2:	3728      	adds	r7, #40	@ 0x28
 80124b4:	46bd      	mov	sp, r7
 80124b6:	bdb0      	pop	{r4, r5, r7, pc}
 80124b8:	03b70200 	.word	0x03b70200
 80124bc:	03b70100 	.word	0x03b70100
 80124c0:	03b70000 	.word	0x03b70000
 80124c4:	1fe00fff 	.word	0x1fe00fff

080124c8 <HAL_MMC_GetCardState>:
  * @brief  Gets the current mmc card data state.
  * @param  hmmc: pointer to MMC handle
  * @retval Card state
  */
HAL_MMC_CardStateTypeDef HAL_MMC_GetCardState(MMC_HandleTypeDef *hmmc)
{
 80124c8:	b580      	push	{r7, lr}
 80124ca:	b086      	sub	sp, #24
 80124cc:	af00      	add	r7, sp, #0
 80124ce:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0U;
 80124d0:	2300      	movs	r3, #0
 80124d2:	60fb      	str	r3, [r7, #12]

  errorstate = MMC_SendStatus(hmmc, &resp1);
 80124d4:	f107 030c 	add.w	r3, r7, #12
 80124d8:	4619      	mov	r1, r3
 80124da:	6878      	ldr	r0, [r7, #4]
 80124dc:	f000 f962 	bl	80127a4 <MMC_SendStatus>
 80124e0:	6178      	str	r0, [r7, #20]
  if (errorstate != HAL_MMC_ERROR_NONE)
 80124e2:	697b      	ldr	r3, [r7, #20]
 80124e4:	2b00      	cmp	r3, #0
 80124e6:	d005      	beq.n	80124f4 <HAL_MMC_GetCardState+0x2c>
  {
    hmmc->ErrorCode |= errorstate;
 80124e8:	687b      	ldr	r3, [r7, #4]
 80124ea:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80124ec:	697b      	ldr	r3, [r7, #20]
 80124ee:	431a      	orrs	r2, r3
 80124f0:	687b      	ldr	r3, [r7, #4]
 80124f2:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 80124f4:	68fb      	ldr	r3, [r7, #12]
 80124f6:	0a5b      	lsrs	r3, r3, #9
 80124f8:	f003 030f 	and.w	r3, r3, #15
 80124fc:	613b      	str	r3, [r7, #16]

  return (HAL_MMC_CardStateTypeDef)cardstate;
 80124fe:	693b      	ldr	r3, [r7, #16]
}
 8012500:	4618      	mov	r0, r3
 8012502:	3718      	adds	r7, #24
 8012504:	46bd      	mov	sp, r7
 8012506:	bd80      	pop	{r7, pc}

08012508 <MMC_InitCard>:
  * @brief  Initializes the mmc card.
  * @param  hmmc: Pointer to MMC handle
  * @retval MMC Card error state
  */
static uint32_t MMC_InitCard(MMC_HandleTypeDef *hmmc)
{
 8012508:	b5b0      	push	{r4, r5, r7, lr}
 801250a:	b096      	sub	sp, #88	@ 0x58
 801250c:	af02      	add	r7, sp, #8
 801250e:	6078      	str	r0, [r7, #4]
  HAL_MMC_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t mmc_rca = 2U;
 8012510:	2302      	movs	r3, #2
 8012512:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
  MMC_InitTypeDef Init;

  /* Check the power State */
  if (SDMMC_GetPowerState(hmmc->Instance) == 0U)
 8012516:	687b      	ldr	r3, [r7, #4]
 8012518:	681b      	ldr	r3, [r3, #0]
 801251a:	4618      	mov	r0, r3
 801251c:	f007 f80d 	bl	801953a <SDMMC_GetPowerState>
 8012520:	4603      	mov	r3, r0
 8012522:	2b00      	cmp	r3, #0
 8012524:	d102      	bne.n	801252c <MMC_InitCard+0x24>
  {
    /* Power off */
    return HAL_MMC_ERROR_REQUEST_NOT_APPLICABLE;
 8012526:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 801252a:	e0e6      	b.n	80126fa <MMC_InitCard+0x1f2>
  }

  /* Send CMD2 ALL_SEND_CID */
  errorstate = SDMMC_CmdSendCID(hmmc->Instance);
 801252c:	687b      	ldr	r3, [r7, #4]
 801252e:	681b      	ldr	r3, [r3, #0]
 8012530:	4618      	mov	r0, r3
 8012532:	f007 f9b4 	bl	801989e <SDMMC_CmdSendCID>
 8012536:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8012538:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801253a:	2b00      	cmp	r3, #0
 801253c:	d001      	beq.n	8012542 <MMC_InitCard+0x3a>
  {
    return errorstate;
 801253e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012540:	e0db      	b.n	80126fa <MMC_InitCard+0x1f2>
  }
  else
  {
    /* Get Card identification number data */
    hmmc->CID[0U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8012542:	687b      	ldr	r3, [r7, #4]
 8012544:	681b      	ldr	r3, [r3, #0]
 8012546:	2100      	movs	r1, #0
 8012548:	4618      	mov	r0, r3
 801254a:	f007 f83c 	bl	80195c6 <SDMMC_GetResponse>
 801254e:	4602      	mov	r2, r0
 8012550:	687b      	ldr	r3, [r7, #4]
 8012552:	669a      	str	r2, [r3, #104]	@ 0x68
    hmmc->CID[1U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2);
 8012554:	687b      	ldr	r3, [r7, #4]
 8012556:	681b      	ldr	r3, [r3, #0]
 8012558:	2104      	movs	r1, #4
 801255a:	4618      	mov	r0, r3
 801255c:	f007 f833 	bl	80195c6 <SDMMC_GetResponse>
 8012560:	4602      	mov	r2, r0
 8012562:	687b      	ldr	r3, [r7, #4]
 8012564:	66da      	str	r2, [r3, #108]	@ 0x6c
    hmmc->CID[2U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP3);
 8012566:	687b      	ldr	r3, [r7, #4]
 8012568:	681b      	ldr	r3, [r3, #0]
 801256a:	2108      	movs	r1, #8
 801256c:	4618      	mov	r0, r3
 801256e:	f007 f82a 	bl	80195c6 <SDMMC_GetResponse>
 8012572:	4602      	mov	r2, r0
 8012574:	687b      	ldr	r3, [r7, #4]
 8012576:	671a      	str	r2, [r3, #112]	@ 0x70
    hmmc->CID[3U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP4);
 8012578:	687b      	ldr	r3, [r7, #4]
 801257a:	681b      	ldr	r3, [r3, #0]
 801257c:	210c      	movs	r1, #12
 801257e:	4618      	mov	r0, r3
 8012580:	f007 f821 	bl	80195c6 <SDMMC_GetResponse>
 8012584:	4602      	mov	r2, r0
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	675a      	str	r2, [r3, #116]	@ 0x74
  }

  /* Send CMD3 SET_REL_ADDR with RCA = 2 (should be greater than 1) */
  /* MMC Card publishes its RCA. */
  errorstate = SDMMC_CmdSetRelAddMmc(hmmc->Instance, mmc_rca);
 801258a:	687b      	ldr	r3, [r7, #4]
 801258c:	681b      	ldr	r3, [r3, #0]
 801258e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8012592:	4611      	mov	r1, r2
 8012594:	4618      	mov	r0, r3
 8012596:	f007 f9c1 	bl	801991c <SDMMC_CmdSetRelAddMmc>
 801259a:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 801259c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801259e:	2b00      	cmp	r3, #0
 80125a0:	d001      	beq.n	80125a6 <MMC_InitCard+0x9e>
  {
    return errorstate;
 80125a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80125a4:	e0a9      	b.n	80126fa <MMC_InitCard+0x1f2>
  }

  /* Get the MMC card RCA */
  hmmc->MmcCard.RelCardAdd = mmc_rca;
 80125a6:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Send CMD9 SEND_CSD with argument as card's RCA */
  errorstate = SDMMC_CmdSendCSD(hmmc->Instance, (uint32_t)(hmmc->MmcCard.RelCardAdd << 16U));
 80125ae:	687b      	ldr	r3, [r7, #4]
 80125b0:	681a      	ldr	r2, [r3, #0]
 80125b2:	687b      	ldr	r3, [r7, #4]
 80125b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80125b6:	041b      	lsls	r3, r3, #16
 80125b8:	4619      	mov	r1, r3
 80125ba:	4610      	mov	r0, r2
 80125bc:	f007 f98e 	bl	80198dc <SDMMC_CmdSendCSD>
 80125c0:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 80125c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80125c4:	2b00      	cmp	r3, #0
 80125c6:	d001      	beq.n	80125cc <MMC_InitCard+0xc4>
  {
    return errorstate;
 80125c8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80125ca:	e096      	b.n	80126fa <MMC_InitCard+0x1f2>
  }
  else
  {
    /* Get Card Specific Data */
    hmmc->CSD[0U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	681b      	ldr	r3, [r3, #0]
 80125d0:	2100      	movs	r1, #0
 80125d2:	4618      	mov	r0, r3
 80125d4:	f006 fff7 	bl	80195c6 <SDMMC_GetResponse>
 80125d8:	4602      	mov	r2, r0
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	659a      	str	r2, [r3, #88]	@ 0x58
    hmmc->CSD[1U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2);
 80125de:	687b      	ldr	r3, [r7, #4]
 80125e0:	681b      	ldr	r3, [r3, #0]
 80125e2:	2104      	movs	r1, #4
 80125e4:	4618      	mov	r0, r3
 80125e6:	f006 ffee 	bl	80195c6 <SDMMC_GetResponse>
 80125ea:	4602      	mov	r2, r0
 80125ec:	687b      	ldr	r3, [r7, #4]
 80125ee:	65da      	str	r2, [r3, #92]	@ 0x5c
    hmmc->CSD[2U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP3);
 80125f0:	687b      	ldr	r3, [r7, #4]
 80125f2:	681b      	ldr	r3, [r3, #0]
 80125f4:	2108      	movs	r1, #8
 80125f6:	4618      	mov	r0, r3
 80125f8:	f006 ffe5 	bl	80195c6 <SDMMC_GetResponse>
 80125fc:	4602      	mov	r2, r0
 80125fe:	687b      	ldr	r3, [r7, #4]
 8012600:	661a      	str	r2, [r3, #96]	@ 0x60
    hmmc->CSD[3U] = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP4);
 8012602:	687b      	ldr	r3, [r7, #4]
 8012604:	681b      	ldr	r3, [r3, #0]
 8012606:	210c      	movs	r1, #12
 8012608:	4618      	mov	r0, r3
 801260a:	f006 ffdc 	bl	80195c6 <SDMMC_GetResponse>
 801260e:	4602      	mov	r2, r0
 8012610:	687b      	ldr	r3, [r7, #4]
 8012612:	665a      	str	r2, [r3, #100]	@ 0x64
  }

  /* Get the Card Class */
  hmmc->MmcCard.Class = (SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP2) >> 20U);
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	681b      	ldr	r3, [r3, #0]
 8012618:	2104      	movs	r1, #4
 801261a:	4618      	mov	r0, r3
 801261c:	f006 ffd3 	bl	80195c6 <SDMMC_GetResponse>
 8012620:	4603      	mov	r3, r0
 8012622:	0d1a      	lsrs	r2, r3, #20
 8012624:	687b      	ldr	r3, [r7, #4]
 8012626:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8012628:	687b      	ldr	r3, [r7, #4]
 801262a:	681a      	ldr	r2, [r3, #0]
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012630:	041b      	lsls	r3, r3, #16
 8012632:	4619      	mov	r1, r3
 8012634:	4610      	mov	r0, r2
 8012636:	f007 f8f1 	bl	801981c <SDMMC_CmdSelDesel>
 801263a:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 801263c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801263e:	2b00      	cmp	r3, #0
 8012640:	d001      	beq.n	8012646 <MMC_InitCard+0x13e>
  {
    return errorstate;
 8012642:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012644:	e059      	b.n	80126fa <MMC_InitCard+0x1f2>
  }

  /* Get CSD parameters */
  if (HAL_MMC_GetCardCSD(hmmc, &CSD) != HAL_OK)
 8012646:	f107 031c 	add.w	r3, r7, #28
 801264a:	4619      	mov	r1, r3
 801264c:	6878      	ldr	r0, [r7, #4]
 801264e:	f7ff fba7 	bl	8011da0 <HAL_MMC_GetCardCSD>
 8012652:	4603      	mov	r3, r0
 8012654:	2b00      	cmp	r3, #0
 8012656:	d002      	beq.n	801265e <MMC_InitCard+0x156>
  {
    return hmmc->ErrorCode;
 8012658:	687b      	ldr	r3, [r7, #4]
 801265a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801265c:	e04d      	b.n	80126fa <MMC_InitCard+0x1f2>
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 801265e:	687b      	ldr	r3, [r7, #4]
 8012660:	681a      	ldr	r2, [r3, #0]
 8012662:	687b      	ldr	r3, [r7, #4]
 8012664:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012666:	041b      	lsls	r3, r3, #16
 8012668:	4619      	mov	r1, r3
 801266a:	4610      	mov	r0, r2
 801266c:	f007 f97b 	bl	8019966 <SDMMC_CmdSendStatus>
 8012670:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 8012672:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012674:	2b00      	cmp	r3, #0
 8012676:	d005      	beq.n	8012684 <MMC_InitCard+0x17c>
  {
    hmmc->ErrorCode |= errorstate;
 8012678:	687b      	ldr	r3, [r7, #4]
 801267a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801267c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801267e:	431a      	orrs	r2, r3
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Get Extended CSD parameters */
  if (HAL_MMC_GetCardExtCSD(hmmc, hmmc->Ext_CSD, SDMMC_DATATIMEOUT) != HAL_OK)
 8012684:	687b      	ldr	r3, [r7, #4]
 8012686:	3378      	adds	r3, #120	@ 0x78
 8012688:	f04f 32ff 	mov.w	r2, #4294967295
 801268c:	4619      	mov	r1, r3
 801268e:	6878      	ldr	r0, [r7, #4]
 8012690:	f7ff fd52 	bl	8012138 <HAL_MMC_GetCardExtCSD>
 8012694:	4603      	mov	r3, r0
 8012696:	2b00      	cmp	r3, #0
 8012698:	d002      	beq.n	80126a0 <MMC_InitCard+0x198>
  {
    return hmmc->ErrorCode;
 801269a:	687b      	ldr	r3, [r7, #4]
 801269c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801269e:	e02c      	b.n	80126fa <MMC_InitCard+0x1f2>
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 80126a0:	687b      	ldr	r3, [r7, #4]
 80126a2:	681a      	ldr	r2, [r3, #0]
 80126a4:	687b      	ldr	r3, [r7, #4]
 80126a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80126a8:	041b      	lsls	r3, r3, #16
 80126aa:	4619      	mov	r1, r3
 80126ac:	4610      	mov	r0, r2
 80126ae:	f007 f95a 	bl	8019966 <SDMMC_CmdSendStatus>
 80126b2:	64b8      	str	r0, [r7, #72]	@ 0x48
  if (errorstate != HAL_MMC_ERROR_NONE)
 80126b4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80126b6:	2b00      	cmp	r3, #0
 80126b8:	d005      	beq.n	80126c6 <MMC_InitCard+0x1be>
  {
    hmmc->ErrorCode |= errorstate;
 80126ba:	687b      	ldr	r3, [r7, #4]
 80126bc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80126be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80126c0:	431a      	orrs	r2, r3
 80126c2:	687b      	ldr	r3, [r7, #4]
 80126c4:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Configure the SDMMC peripheral */
  Init = hmmc->Init;
 80126c6:	687b      	ldr	r3, [r7, #4]
 80126c8:	f107 0408 	add.w	r4, r7, #8
 80126cc:	1d1d      	adds	r5, r3, #4
 80126ce:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80126d0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80126d2:	682b      	ldr	r3, [r5, #0]
 80126d4:	6023      	str	r3, [r4, #0]
  Init.BusWide = SDMMC_BUS_WIDE_1B;
 80126d6:	2300      	movs	r3, #0
 80126d8:	613b      	str	r3, [r7, #16]
  (void)SDMMC_Init(hmmc->Instance, Init);
 80126da:	687b      	ldr	r3, [r7, #4]
 80126dc:	681c      	ldr	r4, [r3, #0]
 80126de:	466a      	mov	r2, sp
 80126e0:	f107 0314 	add.w	r3, r7, #20
 80126e4:	e893 0003 	ldmia.w	r3, {r0, r1}
 80126e8:	e882 0003 	stmia.w	r2, {r0, r1}
 80126ec:	f107 0308 	add.w	r3, r7, #8
 80126f0:	cb0e      	ldmia	r3, {r1, r2, r3}
 80126f2:	4620      	mov	r0, r4
 80126f4:	f006 fec8 	bl	8019488 <SDMMC_Init>

  /* All cards are initialized */
  return HAL_MMC_ERROR_NONE;
 80126f8:	2300      	movs	r3, #0
}
 80126fa:	4618      	mov	r0, r3
 80126fc:	3750      	adds	r7, #80	@ 0x50
 80126fe:	46bd      	mov	sp, r7
 8012700:	bdb0      	pop	{r4, r5, r7, pc}
	...

08012704 <MMC_PowerON>:
  *         in the MMC handle.
  * @param  hmmc: Pointer to MMC handle
  * @retval error state
  */
static uint32_t MMC_PowerON(MMC_HandleTypeDef *hmmc)
{
 8012704:	b580      	push	{r7, lr}
 8012706:	b086      	sub	sp, #24
 8012708:	af00      	add	r7, sp, #0
 801270a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801270c:	2300      	movs	r3, #0
 801270e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U;
 8012710:	2300      	movs	r3, #0
 8012712:	617b      	str	r3, [r7, #20]
  uint32_t validvoltage = 0U;
 8012714:	2300      	movs	r3, #0
 8012716:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hmmc->Instance);
 8012718:	687b      	ldr	r3, [r7, #4]
 801271a:	681b      	ldr	r3, [r3, #0]
 801271c:	4618      	mov	r0, r3
 801271e:	f007 f8a0 	bl	8019862 <SDMMC_CmdGoIdleState>
 8012722:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_MMC_ERROR_NONE)
 8012724:	68fb      	ldr	r3, [r7, #12]
 8012726:	2b00      	cmp	r3, #0
 8012728:	d027      	beq.n	801277a <MMC_PowerON+0x76>
  {
    return errorstate;
 801272a:	68fb      	ldr	r3, [r7, #12]
 801272c:	e034      	b.n	8012798 <MMC_PowerON+0x94>
  }

  while (validvoltage == 0U)
  {
    if (count++ == SDMMC_MAX_VOLT_TRIAL)
 801272e:	68bb      	ldr	r3, [r7, #8]
 8012730:	1c5a      	adds	r2, r3, #1
 8012732:	60ba      	str	r2, [r7, #8]
 8012734:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8012738:	4293      	cmp	r3, r2
 801273a:	d102      	bne.n	8012742 <MMC_PowerON+0x3e>
    {
      return HAL_MMC_ERROR_INVALID_VOLTRANGE;
 801273c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8012740:	e02a      	b.n	8012798 <MMC_PowerON+0x94>
    }

    /* SEND CMD1 APP_CMD with voltage range as argument */
    errorstate = SDMMC_CmdOpCondition(hmmc->Instance, MMC_VOLTAGE_RANGE);
 8012742:	687b      	ldr	r3, [r7, #4]
 8012744:	681b      	ldr	r3, [r3, #0]
 8012746:	4916      	ldr	r1, [pc, #88]	@ (80127a0 <MMC_PowerON+0x9c>)
 8012748:	4618      	mov	r0, r3
 801274a:	f007 f92f 	bl	80199ac <SDMMC_CmdOpCondition>
 801274e:	60f8      	str	r0, [r7, #12]
    if (errorstate != HAL_MMC_ERROR_NONE)
 8012750:	68fb      	ldr	r3, [r7, #12]
 8012752:	2b00      	cmp	r3, #0
 8012754:	d002      	beq.n	801275c <MMC_PowerON+0x58>
    {
      return HAL_MMC_ERROR_UNSUPPORTED_FEATURE;
 8012756:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 801275a:	e01d      	b.n	8012798 <MMC_PowerON+0x94>
    }

    /* Get command response */
    response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 801275c:	687b      	ldr	r3, [r7, #4]
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	2100      	movs	r1, #0
 8012762:	4618      	mov	r0, r3
 8012764:	f006 ff2f 	bl	80195c6 <SDMMC_GetResponse>
 8012768:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 801276a:	697b      	ldr	r3, [r7, #20]
 801276c:	0fdb      	lsrs	r3, r3, #31
 801276e:	2b01      	cmp	r3, #1
 8012770:	d101      	bne.n	8012776 <MMC_PowerON+0x72>
 8012772:	2301      	movs	r3, #1
 8012774:	e000      	b.n	8012778 <MMC_PowerON+0x74>
 8012776:	2300      	movs	r3, #0
 8012778:	613b      	str	r3, [r7, #16]
  while (validvoltage == 0U)
 801277a:	693b      	ldr	r3, [r7, #16]
 801277c:	2b00      	cmp	r3, #0
 801277e:	d0d6      	beq.n	801272e <MMC_PowerON+0x2a>
  }

  /* When power routine is finished and command returns valid voltage */
  if (((response & (0xFF000000U)) >> 24) == 0xC0U)
 8012780:	697b      	ldr	r3, [r7, #20]
 8012782:	0e1b      	lsrs	r3, r3, #24
 8012784:	2bc0      	cmp	r3, #192	@ 0xc0
 8012786:	d103      	bne.n	8012790 <MMC_PowerON+0x8c>
  {
    hmmc->MmcCard.CardType = MMC_HIGH_CAPACITY_CARD;
 8012788:	687b      	ldr	r3, [r7, #4]
 801278a:	2201      	movs	r2, #1
 801278c:	63da      	str	r2, [r3, #60]	@ 0x3c
 801278e:	e002      	b.n	8012796 <MMC_PowerON+0x92>
  }
  else
  {
    hmmc->MmcCard.CardType = MMC_LOW_CAPACITY_CARD;
 8012790:	687b      	ldr	r3, [r7, #4]
 8012792:	2200      	movs	r2, #0
 8012794:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  return HAL_MMC_ERROR_NONE;
 8012796:	2300      	movs	r3, #0
}
 8012798:	4618      	mov	r0, r3
 801279a:	3718      	adds	r7, #24
 801279c:	46bd      	mov	sp, r7
 801279e:	bd80      	pop	{r7, pc}
 80127a0:	c0ff8000 	.word	0xc0ff8000

080127a4 <MMC_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the MMC card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t MMC_SendStatus(MMC_HandleTypeDef *hmmc, uint32_t *pCardStatus)
{
 80127a4:	b580      	push	{r7, lr}
 80127a6:	b084      	sub	sp, #16
 80127a8:	af00      	add	r7, sp, #0
 80127aa:	6078      	str	r0, [r7, #4]
 80127ac:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if (pCardStatus == NULL)
 80127ae:	683b      	ldr	r3, [r7, #0]
 80127b0:	2b00      	cmp	r3, #0
 80127b2:	d102      	bne.n	80127ba <MMC_SendStatus+0x16>
  {
    return HAL_MMC_ERROR_PARAM;
 80127b4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80127b8:	e018      	b.n	80127ec <MMC_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(hmmc->MmcCard.RelCardAdd << 16U));
 80127ba:	687b      	ldr	r3, [r7, #4]
 80127bc:	681a      	ldr	r2, [r3, #0]
 80127be:	687b      	ldr	r3, [r7, #4]
 80127c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80127c2:	041b      	lsls	r3, r3, #16
 80127c4:	4619      	mov	r1, r3
 80127c6:	4610      	mov	r0, r2
 80127c8:	f007 f8cd 	bl	8019966 <SDMMC_CmdSendStatus>
 80127cc:	60f8      	str	r0, [r7, #12]
  if (errorstate != HAL_MMC_ERROR_NONE)
 80127ce:	68fb      	ldr	r3, [r7, #12]
 80127d0:	2b00      	cmp	r3, #0
 80127d2:	d001      	beq.n	80127d8 <MMC_SendStatus+0x34>
  {
    return errorstate;
 80127d4:	68fb      	ldr	r3, [r7, #12]
 80127d6:	e009      	b.n	80127ec <MMC_SendStatus+0x48>
  }

  /* Get MMC card status */
  *pCardStatus = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 80127d8:	687b      	ldr	r3, [r7, #4]
 80127da:	681b      	ldr	r3, [r3, #0]
 80127dc:	2100      	movs	r1, #0
 80127de:	4618      	mov	r0, r3
 80127e0:	f006 fef1 	bl	80195c6 <SDMMC_GetResponse>
 80127e4:	4602      	mov	r2, r0
 80127e6:	683b      	ldr	r3, [r7, #0]
 80127e8:	601a      	str	r2, [r3, #0]

  return HAL_MMC_ERROR_NONE;
 80127ea:	2300      	movs	r3, #0
}
 80127ec:	4618      	mov	r0, r3
 80127ee:	3710      	adds	r7, #16
 80127f0:	46bd      	mov	sp, r7
 80127f2:	bd80      	pop	{r7, pc}

080127f4 <MMC_ReadExtCSD>:
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
static HAL_StatusTypeDef MMC_ReadExtCSD(MMC_HandleTypeDef *hmmc, uint32_t *pFieldData,
                                        uint16_t FieldIndex, uint32_t Timeout)
{
 80127f4:	b580      	push	{r7, lr}
 80127f6:	b090      	sub	sp, #64	@ 0x40
 80127f8:	af00      	add	r7, sp, #0
 80127fa:	60f8      	str	r0, [r7, #12]
 80127fc:	60b9      	str	r1, [r7, #8]
 80127fe:	603b      	str	r3, [r7, #0]
 8012800:	4613      	mov	r3, r2
 8012802:	80fb      	strh	r3, [r7, #6]
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8012804:	f7fd fa2a 	bl	800fc5c <HAL_GetTick>
 8012808:	6378      	str	r0, [r7, #52]	@ 0x34
  uint32_t count;
  uint32_t i = 0;
 801280a:	2300      	movs	r3, #0
 801280c:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t tmp_data;

  hmmc->ErrorCode = HAL_MMC_ERROR_NONE;
 801280e:	68fb      	ldr	r3, [r7, #12]
 8012810:	2200      	movs	r2, #0
 8012812:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Initialize data control register */
  hmmc->Instance->DCTRL = 0;
 8012814:	68fb      	ldr	r3, [r7, #12]
 8012816:	681b      	ldr	r3, [r3, #0]
 8012818:	2200      	movs	r2, #0
 801281a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Configure the MMC DPSM (Data Path State Machine) */
  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 801281c:	f04f 33ff 	mov.w	r3, #4294967295
 8012820:	617b      	str	r3, [r7, #20]
  config.DataLength    = MMC_BLOCKSIZE;
 8012822:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8012826:	61bb      	str	r3, [r7, #24]
  config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8012828:	2390      	movs	r3, #144	@ 0x90
 801282a:	61fb      	str	r3, [r7, #28]
  config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 801282c:	2302      	movs	r3, #2
 801282e:	623b      	str	r3, [r7, #32]
  config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8012830:	2300      	movs	r3, #0
 8012832:	627b      	str	r3, [r7, #36]	@ 0x24
  config.DPSM          = SDMMC_DPSM_ENABLE;
 8012834:	2301      	movs	r3, #1
 8012836:	62bb      	str	r3, [r7, #40]	@ 0x28
  (void)SDMMC_ConfigData(hmmc->Instance, &config);
 8012838:	68fb      	ldr	r3, [r7, #12]
 801283a:	681b      	ldr	r3, [r3, #0]
 801283c:	f107 0214 	add.w	r2, r7, #20
 8012840:	4611      	mov	r1, r2
 8012842:	4618      	mov	r0, r3
 8012844:	f006 fed2 	bl	80195ec <SDMMC_ConfigData>

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdSendEXTCSD(hmmc->Instance, 0);
 8012848:	68fb      	ldr	r3, [r7, #12]
 801284a:	681b      	ldr	r3, [r3, #0]
 801284c:	2100      	movs	r1, #0
 801284e:	4618      	mov	r0, r3
 8012850:	f007 f8ef 	bl	8019a32 <SDMMC_CmdSendEXTCSD>
 8012854:	6338      	str	r0, [r7, #48]	@ 0x30
  if (errorstate != HAL_MMC_ERROR_NONE)
 8012856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012858:	2b00      	cmp	r3, #0
 801285a:	d04e      	beq.n	80128fa <MMC_ReadExtCSD+0x106>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 801285c:	68fb      	ldr	r3, [r7, #12]
 801285e:	681b      	ldr	r3, [r3, #0]
 8012860:	4a5c      	ldr	r2, [pc, #368]	@ (80129d4 <MMC_ReadExtCSD+0x1e0>)
 8012862:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= errorstate;
 8012864:	68fb      	ldr	r3, [r7, #12]
 8012866:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8012868:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801286a:	431a      	orrs	r2, r3
 801286c:	68fb      	ldr	r3, [r7, #12]
 801286e:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8012870:	68fb      	ldr	r3, [r7, #12]
 8012872:	2201      	movs	r2, #1
 8012874:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8012878:	2301      	movs	r3, #1
 801287a:	e0a6      	b.n	80129ca <MMC_ReadExtCSD+0x1d6>

  /* Poll on SDMMC flags */
  while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
                             SDMMC_FLAG_DATAEND))
  {
    if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXFIFOHF))
 801287c:	68fb      	ldr	r3, [r7, #12]
 801287e:	681b      	ldr	r3, [r3, #0]
 8012880:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012882:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8012886:	2b00      	cmp	r3, #0
 8012888:	d01c      	beq.n	80128c4 <MMC_ReadExtCSD+0xd0>
    {
      /* Read data from SDMMC Rx FIFO */
      for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 801288a:	2300      	movs	r3, #0
 801288c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801288e:	e013      	b.n	80128b8 <MMC_ReadExtCSD+0xc4>
      {
        tmp_data = SDMMC_ReadFIFO(hmmc->Instance);
 8012890:	68fb      	ldr	r3, [r7, #12]
 8012892:	681b      	ldr	r3, [r3, #0]
 8012894:	4618      	mov	r0, r3
 8012896:	f006 fe21 	bl	80194dc <SDMMC_ReadFIFO>
 801289a:	62f8      	str	r0, [r7, #44]	@ 0x2c
        /* eg : SEC_COUNT   : FieldIndex = 212 => i+count = 53 */
        /*      DEVICE_TYPE : FieldIndex = 196 => i+count = 49 */
        if ((i + count) == ((uint32_t)FieldIndex / 4U))
 801289c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801289e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80128a0:	4413      	add	r3, r2
 80128a2:	88fa      	ldrh	r2, [r7, #6]
 80128a4:	0892      	lsrs	r2, r2, #2
 80128a6:	b292      	uxth	r2, r2
 80128a8:	4293      	cmp	r3, r2
 80128aa:	d102      	bne.n	80128b2 <MMC_ReadExtCSD+0xbe>
        {
          *pFieldData = tmp_data;
 80128ac:	68bb      	ldr	r3, [r7, #8]
 80128ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80128b0:	601a      	str	r2, [r3, #0]
      for (count = 0U; count < (SDMMC_FIFO_SIZE / 4U); count++)
 80128b2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80128b4:	3301      	adds	r3, #1
 80128b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80128b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80128ba:	2b07      	cmp	r3, #7
 80128bc:	d9e8      	bls.n	8012890 <MMC_ReadExtCSD+0x9c>
        }
      }
      i += 8U;
 80128be:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80128c0:	3308      	adds	r3, #8
 80128c2:	63bb      	str	r3, [r7, #56]	@ 0x38
    }

    if (((HAL_GetTick() - tickstart) >=  Timeout) || (Timeout == 0U))
 80128c4:	f7fd f9ca 	bl	800fc5c <HAL_GetTick>
 80128c8:	4602      	mov	r2, r0
 80128ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80128cc:	1ad3      	subs	r3, r2, r3
 80128ce:	683a      	ldr	r2, [r7, #0]
 80128d0:	429a      	cmp	r2, r3
 80128d2:	d902      	bls.n	80128da <MMC_ReadExtCSD+0xe6>
 80128d4:	683b      	ldr	r3, [r7, #0]
 80128d6:	2b00      	cmp	r3, #0
 80128d8:	d10f      	bne.n	80128fa <MMC_ReadExtCSD+0x106>
    {
      /* Clear all the static flags */
      __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 80128da:	68fb      	ldr	r3, [r7, #12]
 80128dc:	681b      	ldr	r3, [r3, #0]
 80128de:	4a3d      	ldr	r2, [pc, #244]	@ (80129d4 <MMC_ReadExtCSD+0x1e0>)
 80128e0:	639a      	str	r2, [r3, #56]	@ 0x38
      hmmc->ErrorCode |= HAL_MMC_ERROR_TIMEOUT;
 80128e2:	68fb      	ldr	r3, [r7, #12]
 80128e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80128e6:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80128ea:	68fb      	ldr	r3, [r7, #12]
 80128ec:	635a      	str	r2, [r3, #52]	@ 0x34
      hmmc->State = HAL_MMC_STATE_READY;
 80128ee:	68fb      	ldr	r3, [r7, #12]
 80128f0:	2201      	movs	r2, #1
 80128f2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      return HAL_TIMEOUT;
 80128f6:	2303      	movs	r3, #3
 80128f8:	e067      	b.n	80129ca <MMC_ReadExtCSD+0x1d6>
  while (!__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT |
 80128fa:	68fb      	ldr	r3, [r7, #12]
 80128fc:	681b      	ldr	r3, [r3, #0]
 80128fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012900:	f403 7395 	and.w	r3, r3, #298	@ 0x12a
 8012904:	2b00      	cmp	r3, #0
 8012906:	d0b9      	beq.n	801287c <MMC_ReadExtCSD+0x88>
    }
  }

  /* Get error state */
  if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DTIMEOUT))
 8012908:	68fb      	ldr	r3, [r7, #12]
 801290a:	681b      	ldr	r3, [r3, #0]
 801290c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801290e:	f003 0308 	and.w	r3, r3, #8
 8012912:	2b00      	cmp	r3, #0
 8012914:	d00f      	beq.n	8012936 <MMC_ReadExtCSD+0x142>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8012916:	68fb      	ldr	r3, [r7, #12]
 8012918:	681b      	ldr	r3, [r3, #0]
 801291a:	4a2e      	ldr	r2, [pc, #184]	@ (80129d4 <MMC_ReadExtCSD+0x1e0>)
 801291c:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_TIMEOUT;
 801291e:	68fb      	ldr	r3, [r7, #12]
 8012920:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012922:	f043 0208 	orr.w	r2, r3, #8
 8012926:	68fb      	ldr	r3, [r7, #12]
 8012928:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 801292a:	68fb      	ldr	r3, [r7, #12]
 801292c:	2201      	movs	r2, #1
 801292e:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8012932:	2301      	movs	r3, #1
 8012934:	e049      	b.n	80129ca <MMC_ReadExtCSD+0x1d6>
  }
  else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_DCRCFAIL))
 8012936:	68fb      	ldr	r3, [r7, #12]
 8012938:	681b      	ldr	r3, [r3, #0]
 801293a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801293c:	f003 0302 	and.w	r3, r3, #2
 8012940:	2b00      	cmp	r3, #0
 8012942:	d00f      	beq.n	8012964 <MMC_ReadExtCSD+0x170>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8012944:	68fb      	ldr	r3, [r7, #12]
 8012946:	681b      	ldr	r3, [r3, #0]
 8012948:	4a22      	ldr	r2, [pc, #136]	@ (80129d4 <MMC_ReadExtCSD+0x1e0>)
 801294a:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_DATA_CRC_FAIL;
 801294c:	68fb      	ldr	r3, [r7, #12]
 801294e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8012950:	f043 0202 	orr.w	r2, r3, #2
 8012954:	68fb      	ldr	r3, [r7, #12]
 8012956:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8012958:	68fb      	ldr	r3, [r7, #12]
 801295a:	2201      	movs	r2, #1
 801295c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 8012960:	2301      	movs	r3, #1
 8012962:	e032      	b.n	80129ca <MMC_ReadExtCSD+0x1d6>
  }
  else if (__HAL_MMC_GET_FLAG(hmmc, SDMMC_FLAG_RXOVERR))
 8012964:	68fb      	ldr	r3, [r7, #12]
 8012966:	681b      	ldr	r3, [r3, #0]
 8012968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801296a:	f003 0320 	and.w	r3, r3, #32
 801296e:	2b00      	cmp	r3, #0
 8012970:	d00f      	beq.n	8012992 <MMC_ReadExtCSD+0x19e>
  {
    /* Clear all the static flags */
    __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_FLAGS);
 8012972:	68fb      	ldr	r3, [r7, #12]
 8012974:	681b      	ldr	r3, [r3, #0]
 8012976:	4a17      	ldr	r2, [pc, #92]	@ (80129d4 <MMC_ReadExtCSD+0x1e0>)
 8012978:	639a      	str	r2, [r3, #56]	@ 0x38
    hmmc->ErrorCode |= HAL_MMC_ERROR_RX_OVERRUN;
 801297a:	68fb      	ldr	r3, [r7, #12]
 801297c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801297e:	f043 0220 	orr.w	r2, r3, #32
 8012982:	68fb      	ldr	r3, [r7, #12]
 8012984:	635a      	str	r2, [r3, #52]	@ 0x34
    hmmc->State = HAL_MMC_STATE_READY;
 8012986:	68fb      	ldr	r3, [r7, #12]
 8012988:	2201      	movs	r2, #1
 801298a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
    return HAL_ERROR;
 801298e:	2301      	movs	r3, #1
 8012990:	e01b      	b.n	80129ca <MMC_ReadExtCSD+0x1d6>
  {
    /* Nothing to do */
  }

  /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
  errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16));
 8012992:	68fb      	ldr	r3, [r7, #12]
 8012994:	681a      	ldr	r2, [r3, #0]
 8012996:	68fb      	ldr	r3, [r7, #12]
 8012998:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801299a:	041b      	lsls	r3, r3, #16
 801299c:	4619      	mov	r1, r3
 801299e:	4610      	mov	r0, r2
 80129a0:	f006 ffe1 	bl	8019966 <SDMMC_CmdSendStatus>
 80129a4:	6338      	str	r0, [r7, #48]	@ 0x30
  if (errorstate != HAL_MMC_ERROR_NONE)
 80129a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129a8:	2b00      	cmp	r3, #0
 80129aa:	d005      	beq.n	80129b8 <MMC_ReadExtCSD+0x1c4>
  {
    hmmc->ErrorCode |= errorstate;
 80129ac:	68fb      	ldr	r3, [r7, #12]
 80129ae:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80129b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129b2:	431a      	orrs	r2, r3
 80129b4:	68fb      	ldr	r3, [r7, #12]
 80129b6:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Clear all the static flags */
  __HAL_MMC_CLEAR_FLAG(hmmc, SDMMC_STATIC_DATA_FLAGS);
 80129b8:	68fb      	ldr	r3, [r7, #12]
 80129ba:	681b      	ldr	r3, [r3, #0]
 80129bc:	4a06      	ldr	r2, [pc, #24]	@ (80129d8 <MMC_ReadExtCSD+0x1e4>)
 80129be:	639a      	str	r2, [r3, #56]	@ 0x38

  hmmc->State = HAL_MMC_STATE_READY;
 80129c0:	68fb      	ldr	r3, [r7, #12]
 80129c2:	2201      	movs	r2, #1
 80129c4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return HAL_OK;
 80129c8:	2300      	movs	r3, #0
}
 80129ca:	4618      	mov	r0, r3
 80129cc:	3740      	adds	r7, #64	@ 0x40
 80129ce:	46bd      	mov	sp, r7
 80129d0:	bd80      	pop	{r7, pc}
 80129d2:	bf00      	nop
 80129d4:	1fe00fff 	.word	0x1fe00fff
 80129d8:	18000f3a 	.word	0x18000f3a

080129dc <MMC_PwrClassUpdate>:
  * @param  Wide Wide of MMC bus
  * @param  Speed Speed of the MMC bus
  * @retval MMC Card error state
  */
static uint32_t MMC_PwrClassUpdate(MMC_HandleTypeDef *hmmc, uint32_t Wide, uint32_t Speed)
{
 80129dc:	b580      	push	{r7, lr}
 80129de:	b08a      	sub	sp, #40	@ 0x28
 80129e0:	af00      	add	r7, sp, #0
 80129e2:	60f8      	str	r0, [r7, #12]
 80129e4:	60b9      	str	r1, [r7, #8]
 80129e6:	607a      	str	r2, [r7, #4]
  uint32_t count;
  uint32_t response = 0U;
 80129e8:	2300      	movs	r3, #0
 80129ea:	623b      	str	r3, [r7, #32]
  uint32_t errorstate = HAL_MMC_ERROR_NONE;
 80129ec:	2300      	movs	r3, #0
 80129ee:	61fb      	str	r3, [r7, #28]
  uint32_t power_class;
  uint32_t supported_pwr_class;

  if ((Wide == SDMMC_BUS_WIDE_8B) || (Wide == SDMMC_BUS_WIDE_4B))
 80129f0:	68bb      	ldr	r3, [r7, #8]
 80129f2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80129f6:	d004      	beq.n	8012a02 <MMC_PwrClassUpdate+0x26>
 80129f8:	68bb      	ldr	r3, [r7, #8]
 80129fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80129fe:	f040 8085 	bne.w	8012b0c <MMC_PwrClassUpdate+0x130>
  {
    power_class = 0U; /* Default value after power-on or software reset */
 8012a02:	2300      	movs	r3, #0
 8012a04:	617b      	str	r3, [r7, #20]

    /* Read the PowerClass field of the Extended CSD register */
    if (MMC_ReadExtCSD(hmmc, &power_class, 187, SDMMC_DATATIMEOUT) != HAL_OK) /* Field POWER_CLASS [187] */
 8012a06:	f107 0114 	add.w	r1, r7, #20
 8012a0a:	f04f 33ff 	mov.w	r3, #4294967295
 8012a0e:	22bb      	movs	r2, #187	@ 0xbb
 8012a10:	68f8      	ldr	r0, [r7, #12]
 8012a12:	f7ff feef 	bl	80127f4 <MMC_ReadExtCSD>
 8012a16:	4603      	mov	r3, r0
 8012a18:	2b00      	cmp	r3, #0
 8012a1a:	d003      	beq.n	8012a24 <MMC_PwrClassUpdate+0x48>
    {
      errorstate = SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8012a1c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8012a20:	61fb      	str	r3, [r7, #28]
 8012a22:	e002      	b.n	8012a2a <MMC_PwrClassUpdate+0x4e>
    }
    else
    {
      power_class = ((power_class >> 24U) & 0x000000FFU);
 8012a24:	697b      	ldr	r3, [r7, #20]
 8012a26:	0e1b      	lsrs	r3, r3, #24
 8012a28:	617b      	str	r3, [r7, #20]
    }

    /* Get the supported PowerClass field of the Extended CSD register */
    if (Speed == SDMMC_SPEED_MODE_DDR)
 8012a2a:	687b      	ldr	r3, [r7, #4]
 8012a2c:	2b04      	cmp	r3, #4
 8012a2e:	d105      	bne.n	8012a3c <MMC_PwrClassUpdate+0x60>
    {
      /* Field PWR_CL_DDR_52_xxx [238 or 239] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_DDR_52_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_DDR_52_POS) &
 8012a30:	68fb      	ldr	r3, [r7, #12]
 8012a32:	f8d3 3164 	ldr.w	r3, [r3, #356]	@ 0x164
 8012a36:	0e1b      	lsrs	r3, r3, #24
 8012a38:	61bb      	str	r3, [r7, #24]
 8012a3a:	e00e      	b.n	8012a5a <MMC_PwrClassUpdate+0x7e>
                             0x000000FFU);
    }
    else if (Speed == SDMMC_SPEED_MODE_HIGH)
 8012a3c:	687b      	ldr	r3, [r7, #4]
 8012a3e:	2b02      	cmp	r3, #2
 8012a40:	d106      	bne.n	8012a50 <MMC_PwrClassUpdate+0x74>
    {
      /* Field PWR_CL_52_xxx [200 or 202] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_52_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_52_POS) &
 8012a42:	68fb      	ldr	r3, [r7, #12]
 8012a44:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8012a48:	0c1b      	lsrs	r3, r3, #16
 8012a4a:	b2db      	uxtb	r3, r3
 8012a4c:	61bb      	str	r3, [r7, #24]
 8012a4e:	e004      	b.n	8012a5a <MMC_PwrClassUpdate+0x7e>
                             0x000000FFU);
    }
    else
    {
      /* Field PWR_CL_26_xxx [201 or 203] */
      supported_pwr_class = ((hmmc->Ext_CSD[(MMC_EXT_CSD_PWR_CL_26_INDEX / 4)] >> MMC_EXT_CSD_PWR_CL_26_POS) &
 8012a50:	68fb      	ldr	r3, [r7, #12]
 8012a52:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8012a56:	0e1b      	lsrs	r3, r3, #24
 8012a58:	61bb      	str	r3, [r7, #24]
                             0x000000FFU);
    }

    if (errorstate == HAL_MMC_ERROR_NONE)
 8012a5a:	69fb      	ldr	r3, [r7, #28]
 8012a5c:	2b00      	cmp	r3, #0
 8012a5e:	d155      	bne.n	8012b0c <MMC_PwrClassUpdate+0x130>
    {
      if (Wide == SDMMC_BUS_WIDE_8B)
 8012a60:	68bb      	ldr	r3, [r7, #8]
 8012a62:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8012a66:	d102      	bne.n	8012a6e <MMC_PwrClassUpdate+0x92>
      {
        /* Bit [7:4]: power class for 8-bits bus configuration - Bit [3:0]: power class for 4-bits bus configuration */
        supported_pwr_class = (supported_pwr_class >> 4U);
 8012a68:	69bb      	ldr	r3, [r7, #24]
 8012a6a:	091b      	lsrs	r3, r3, #4
 8012a6c:	61bb      	str	r3, [r7, #24]
      }

      if ((power_class & 0x0FU) != (supported_pwr_class & 0x0FU))
 8012a6e:	697a      	ldr	r2, [r7, #20]
 8012a70:	69bb      	ldr	r3, [r7, #24]
 8012a72:	4053      	eors	r3, r2
 8012a74:	f003 030f 	and.w	r3, r3, #15
 8012a78:	2b00      	cmp	r3, #0
 8012a7a:	d047      	beq.n	8012b0c <MMC_PwrClassUpdate+0x130>
      {
        /* Need to change current power class */
        errorstate = SDMMC_CmdSwitch(hmmc->Instance, (0x03BB0000U | ((supported_pwr_class & 0x0FU) << 8U)));
 8012a7c:	68fb      	ldr	r3, [r7, #12]
 8012a7e:	6818      	ldr	r0, [r3, #0]
 8012a80:	69bb      	ldr	r3, [r7, #24]
 8012a82:	021b      	lsls	r3, r3, #8
 8012a84:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8012a88:	4b23      	ldr	r3, [pc, #140]	@ (8012b18 <MMC_PwrClassUpdate+0x13c>)
 8012a8a:	4313      	orrs	r3, r2
 8012a8c:	4619      	mov	r1, r3
 8012a8e:	f006 ffad 	bl	80199ec <SDMMC_CmdSwitch>
 8012a92:	61f8      	str	r0, [r7, #28]

        if (errorstate == HAL_MMC_ERROR_NONE)
 8012a94:	69fb      	ldr	r3, [r7, #28]
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d138      	bne.n	8012b0c <MMC_PwrClassUpdate+0x130>
        {
          /* While card is not ready for data and trial number for sending CMD13 is not exceeded */
          count = SDMMC_MAX_TRIAL;
 8012a9a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8012a9e:	627b      	str	r3, [r7, #36]	@ 0x24
          do
          {
            errorstate = SDMMC_CmdSendStatus(hmmc->Instance, (uint32_t)(((uint32_t)hmmc->MmcCard.RelCardAdd) << 16U));
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	681a      	ldr	r2, [r3, #0]
 8012aa4:	68fb      	ldr	r3, [r7, #12]
 8012aa6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8012aa8:	041b      	lsls	r3, r3, #16
 8012aaa:	4619      	mov	r1, r3
 8012aac:	4610      	mov	r0, r2
 8012aae:	f006 ff5a 	bl	8019966 <SDMMC_CmdSendStatus>
 8012ab2:	61f8      	str	r0, [r7, #28]
            if (errorstate != HAL_MMC_ERROR_NONE)
 8012ab4:	69fb      	ldr	r3, [r7, #28]
 8012ab6:	2b00      	cmp	r3, #0
 8012ab8:	d112      	bne.n	8012ae0 <MMC_PwrClassUpdate+0x104>
            {
              break;
            }

            /* Get command response */
            response = SDMMC_GetResponse(hmmc->Instance, SDMMC_RESP1);
 8012aba:	68fb      	ldr	r3, [r7, #12]
 8012abc:	681b      	ldr	r3, [r3, #0]
 8012abe:	2100      	movs	r1, #0
 8012ac0:	4618      	mov	r0, r3
 8012ac2:	f006 fd80 	bl	80195c6 <SDMMC_GetResponse>
 8012ac6:	6238      	str	r0, [r7, #32]
            count--;
 8012ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012aca:	3b01      	subs	r3, #1
 8012acc:	627b      	str	r3, [r7, #36]	@ 0x24
          } while (((response & 0x100U) == 0U) && (count != 0U));
 8012ace:	6a3b      	ldr	r3, [r7, #32]
 8012ad0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8012ad4:	2b00      	cmp	r3, #0
 8012ad6:	d104      	bne.n	8012ae2 <MMC_PwrClassUpdate+0x106>
 8012ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ada:	2b00      	cmp	r3, #0
 8012adc:	d1e0      	bne.n	8012aa0 <MMC_PwrClassUpdate+0xc4>
 8012ade:	e000      	b.n	8012ae2 <MMC_PwrClassUpdate+0x106>
              break;
 8012ae0:	bf00      	nop

          /* Check the status after the switch command execution */
          if ((count != 0U) && (errorstate == HAL_MMC_ERROR_NONE))
 8012ae2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012ae4:	2b00      	cmp	r3, #0
 8012ae6:	d00b      	beq.n	8012b00 <MMC_PwrClassUpdate+0x124>
 8012ae8:	69fb      	ldr	r3, [r7, #28]
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d108      	bne.n	8012b00 <MMC_PwrClassUpdate+0x124>
          {
            /* Check the bit SWITCH_ERROR of the device status */
            if ((response & 0x80U) != 0U)
 8012aee:	6a3b      	ldr	r3, [r7, #32]
 8012af0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012af4:	2b00      	cmp	r3, #0
 8012af6:	d009      	beq.n	8012b0c <MMC_PwrClassUpdate+0x130>
            {
              errorstate = SDMMC_ERROR_UNSUPPORTED_FEATURE;
 8012af8:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8012afc:	61fb      	str	r3, [r7, #28]
            if ((response & 0x80U) != 0U)
 8012afe:	e005      	b.n	8012b0c <MMC_PwrClassUpdate+0x130>
            }
          }
          else if (count == 0U)
 8012b00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012b02:	2b00      	cmp	r3, #0
 8012b04:	d102      	bne.n	8012b0c <MMC_PwrClassUpdate+0x130>
          {
            errorstate = SDMMC_ERROR_TIMEOUT;
 8012b06:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8012b0a:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return errorstate;
 8012b0c:	69fb      	ldr	r3, [r7, #28]
}
 8012b0e:	4618      	mov	r0, r3
 8012b10:	3728      	adds	r7, #40	@ 0x28
 8012b12:	46bd      	mov	sp, r7
 8012b14:	bd80      	pop	{r7, pc}
 8012b16:	bf00      	nop
 8012b18:	03bb0000 	.word	0x03bb0000

08012b1c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8012b1c:	b580      	push	{r7, lr}
 8012b1e:	b086      	sub	sp, #24
 8012b20:	af02      	add	r7, sp, #8
 8012b22:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8012b24:	687b      	ldr	r3, [r7, #4]
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d101      	bne.n	8012b2e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8012b2a:	2301      	movs	r3, #1
 8012b2c:	e0fe      	b.n	8012d2c <HAL_PCD_Init+0x210>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8012b34:	b2db      	uxtb	r3, r3
 8012b36:	2b00      	cmp	r3, #0
 8012b38:	d106      	bne.n	8012b48 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8012b3a:	687b      	ldr	r3, [r7, #4]
 8012b3c:	2200      	movs	r2, #0
 8012b3e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8012b42:	6878      	ldr	r0, [r7, #4]
 8012b44:	f00b f8da 	bl	801dcfc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8012b48:	687b      	ldr	r3, [r7, #4]
 8012b4a:	2203      	movs	r2, #3
 8012b4c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8012b50:	687b      	ldr	r3, [r7, #4]
 8012b52:	681b      	ldr	r3, [r3, #0]
 8012b54:	4618      	mov	r0, r3
 8012b56:	f007 fc66 	bl	801a426 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8012b5a:	687b      	ldr	r3, [r7, #4]
 8012b5c:	6818      	ldr	r0, [r3, #0]
 8012b5e:	687b      	ldr	r3, [r7, #4]
 8012b60:	7c1a      	ldrb	r2, [r3, #16]
 8012b62:	f88d 2000 	strb.w	r2, [sp]
 8012b66:	3304      	adds	r3, #4
 8012b68:	cb0e      	ldmia	r3, {r1, r2, r3}
 8012b6a:	f007 fb37 	bl	801a1dc <USB_CoreInit>
 8012b6e:	4603      	mov	r3, r0
 8012b70:	2b00      	cmp	r3, #0
 8012b72:	d005      	beq.n	8012b80 <HAL_PCD_Init+0x64>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8012b74:	687b      	ldr	r3, [r7, #4]
 8012b76:	2202      	movs	r2, #2
 8012b78:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8012b7c:	2301      	movs	r3, #1
 8012b7e:	e0d5      	b.n	8012d2c <HAL_PCD_Init+0x210>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	681b      	ldr	r3, [r3, #0]
 8012b84:	2100      	movs	r1, #0
 8012b86:	4618      	mov	r0, r3
 8012b88:	f007 fc5e 	bl	801a448 <USB_SetCurrentMode>
 8012b8c:	4603      	mov	r3, r0
 8012b8e:	2b00      	cmp	r3, #0
 8012b90:	d005      	beq.n	8012b9e <HAL_PCD_Init+0x82>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	2202      	movs	r2, #2
 8012b96:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8012b9a:	2301      	movs	r3, #1
 8012b9c:	e0c6      	b.n	8012d2c <HAL_PCD_Init+0x210>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8012b9e:	2300      	movs	r3, #0
 8012ba0:	73fb      	strb	r3, [r7, #15]
 8012ba2:	e04a      	b.n	8012c3a <HAL_PCD_Init+0x11e>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8012ba4:	7bfa      	ldrb	r2, [r7, #15]
 8012ba6:	6879      	ldr	r1, [r7, #4]
 8012ba8:	4613      	mov	r3, r2
 8012baa:	00db      	lsls	r3, r3, #3
 8012bac:	4413      	add	r3, r2
 8012bae:	009b      	lsls	r3, r3, #2
 8012bb0:	440b      	add	r3, r1
 8012bb2:	3315      	adds	r3, #21
 8012bb4:	2201      	movs	r2, #1
 8012bb6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8012bb8:	7bfa      	ldrb	r2, [r7, #15]
 8012bba:	6879      	ldr	r1, [r7, #4]
 8012bbc:	4613      	mov	r3, r2
 8012bbe:	00db      	lsls	r3, r3, #3
 8012bc0:	4413      	add	r3, r2
 8012bc2:	009b      	lsls	r3, r3, #2
 8012bc4:	440b      	add	r3, r1
 8012bc6:	3314      	adds	r3, #20
 8012bc8:	7bfa      	ldrb	r2, [r7, #15]
 8012bca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8012bcc:	7bfa      	ldrb	r2, [r7, #15]
 8012bce:	7bfb      	ldrb	r3, [r7, #15]
 8012bd0:	b298      	uxth	r0, r3
 8012bd2:	6879      	ldr	r1, [r7, #4]
 8012bd4:	4613      	mov	r3, r2
 8012bd6:	00db      	lsls	r3, r3, #3
 8012bd8:	4413      	add	r3, r2
 8012bda:	009b      	lsls	r3, r3, #2
 8012bdc:	440b      	add	r3, r1
 8012bde:	332e      	adds	r3, #46	@ 0x2e
 8012be0:	4602      	mov	r2, r0
 8012be2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8012be4:	7bfa      	ldrb	r2, [r7, #15]
 8012be6:	6879      	ldr	r1, [r7, #4]
 8012be8:	4613      	mov	r3, r2
 8012bea:	00db      	lsls	r3, r3, #3
 8012bec:	4413      	add	r3, r2
 8012bee:	009b      	lsls	r3, r3, #2
 8012bf0:	440b      	add	r3, r1
 8012bf2:	3318      	adds	r3, #24
 8012bf4:	2200      	movs	r2, #0
 8012bf6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8012bf8:	7bfa      	ldrb	r2, [r7, #15]
 8012bfa:	6879      	ldr	r1, [r7, #4]
 8012bfc:	4613      	mov	r3, r2
 8012bfe:	00db      	lsls	r3, r3, #3
 8012c00:	4413      	add	r3, r2
 8012c02:	009b      	lsls	r3, r3, #2
 8012c04:	440b      	add	r3, r1
 8012c06:	331c      	adds	r3, #28
 8012c08:	2200      	movs	r2, #0
 8012c0a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8012c0c:	7bfa      	ldrb	r2, [r7, #15]
 8012c0e:	6879      	ldr	r1, [r7, #4]
 8012c10:	4613      	mov	r3, r2
 8012c12:	00db      	lsls	r3, r3, #3
 8012c14:	4413      	add	r3, r2
 8012c16:	009b      	lsls	r3, r3, #2
 8012c18:	440b      	add	r3, r1
 8012c1a:	3320      	adds	r3, #32
 8012c1c:	2200      	movs	r2, #0
 8012c1e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8012c20:	7bfa      	ldrb	r2, [r7, #15]
 8012c22:	6879      	ldr	r1, [r7, #4]
 8012c24:	4613      	mov	r3, r2
 8012c26:	00db      	lsls	r3, r3, #3
 8012c28:	4413      	add	r3, r2
 8012c2a:	009b      	lsls	r3, r3, #2
 8012c2c:	440b      	add	r3, r1
 8012c2e:	3324      	adds	r3, #36	@ 0x24
 8012c30:	2200      	movs	r2, #0
 8012c32:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8012c34:	7bfb      	ldrb	r3, [r7, #15]
 8012c36:	3301      	adds	r3, #1
 8012c38:	73fb      	strb	r3, [r7, #15]
 8012c3a:	687b      	ldr	r3, [r7, #4]
 8012c3c:	791b      	ldrb	r3, [r3, #4]
 8012c3e:	7bfa      	ldrb	r2, [r7, #15]
 8012c40:	429a      	cmp	r2, r3
 8012c42:	d3af      	bcc.n	8012ba4 <HAL_PCD_Init+0x88>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8012c44:	2300      	movs	r3, #0
 8012c46:	73fb      	strb	r3, [r7, #15]
 8012c48:	e044      	b.n	8012cd4 <HAL_PCD_Init+0x1b8>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8012c4a:	7bfa      	ldrb	r2, [r7, #15]
 8012c4c:	6879      	ldr	r1, [r7, #4]
 8012c4e:	4613      	mov	r3, r2
 8012c50:	00db      	lsls	r3, r3, #3
 8012c52:	4413      	add	r3, r2
 8012c54:	009b      	lsls	r3, r3, #2
 8012c56:	440b      	add	r3, r1
 8012c58:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8012c5c:	2200      	movs	r2, #0
 8012c5e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8012c60:	7bfa      	ldrb	r2, [r7, #15]
 8012c62:	6879      	ldr	r1, [r7, #4]
 8012c64:	4613      	mov	r3, r2
 8012c66:	00db      	lsls	r3, r3, #3
 8012c68:	4413      	add	r3, r2
 8012c6a:	009b      	lsls	r3, r3, #2
 8012c6c:	440b      	add	r3, r1
 8012c6e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8012c72:	7bfa      	ldrb	r2, [r7, #15]
 8012c74:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8012c76:	7bfa      	ldrb	r2, [r7, #15]
 8012c78:	6879      	ldr	r1, [r7, #4]
 8012c7a:	4613      	mov	r3, r2
 8012c7c:	00db      	lsls	r3, r3, #3
 8012c7e:	4413      	add	r3, r2
 8012c80:	009b      	lsls	r3, r3, #2
 8012c82:	440b      	add	r3, r1
 8012c84:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8012c88:	2200      	movs	r2, #0
 8012c8a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8012c8c:	7bfa      	ldrb	r2, [r7, #15]
 8012c8e:	6879      	ldr	r1, [r7, #4]
 8012c90:	4613      	mov	r3, r2
 8012c92:	00db      	lsls	r3, r3, #3
 8012c94:	4413      	add	r3, r2
 8012c96:	009b      	lsls	r3, r3, #2
 8012c98:	440b      	add	r3, r1
 8012c9a:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8012c9e:	2200      	movs	r2, #0
 8012ca0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8012ca2:	7bfa      	ldrb	r2, [r7, #15]
 8012ca4:	6879      	ldr	r1, [r7, #4]
 8012ca6:	4613      	mov	r3, r2
 8012ca8:	00db      	lsls	r3, r3, #3
 8012caa:	4413      	add	r3, r2
 8012cac:	009b      	lsls	r3, r3, #2
 8012cae:	440b      	add	r3, r1
 8012cb0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8012cb4:	2200      	movs	r2, #0
 8012cb6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8012cb8:	7bfa      	ldrb	r2, [r7, #15]
 8012cba:	6879      	ldr	r1, [r7, #4]
 8012cbc:	4613      	mov	r3, r2
 8012cbe:	00db      	lsls	r3, r3, #3
 8012cc0:	4413      	add	r3, r2
 8012cc2:	009b      	lsls	r3, r3, #2
 8012cc4:	440b      	add	r3, r1
 8012cc6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8012cca:	2200      	movs	r2, #0
 8012ccc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8012cce:	7bfb      	ldrb	r3, [r7, #15]
 8012cd0:	3301      	adds	r3, #1
 8012cd2:	73fb      	strb	r3, [r7, #15]
 8012cd4:	687b      	ldr	r3, [r7, #4]
 8012cd6:	791b      	ldrb	r3, [r3, #4]
 8012cd8:	7bfa      	ldrb	r2, [r7, #15]
 8012cda:	429a      	cmp	r2, r3
 8012cdc:	d3b5      	bcc.n	8012c4a <HAL_PCD_Init+0x12e>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8012cde:	687b      	ldr	r3, [r7, #4]
 8012ce0:	6818      	ldr	r0, [r3, #0]
 8012ce2:	687b      	ldr	r3, [r7, #4]
 8012ce4:	7c1a      	ldrb	r2, [r3, #16]
 8012ce6:	f88d 2000 	strb.w	r2, [sp]
 8012cea:	3304      	adds	r3, #4
 8012cec:	cb0e      	ldmia	r3, {r1, r2, r3}
 8012cee:	f007 fbf7 	bl	801a4e0 <USB_DevInit>
 8012cf2:	4603      	mov	r3, r0
 8012cf4:	2b00      	cmp	r3, #0
 8012cf6:	d005      	beq.n	8012d04 <HAL_PCD_Init+0x1e8>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8012cf8:	687b      	ldr	r3, [r7, #4]
 8012cfa:	2202      	movs	r2, #2
 8012cfc:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8012d00:	2301      	movs	r3, #1
 8012d02:	e013      	b.n	8012d2c <HAL_PCD_Init+0x210>
  }

  hpcd->USB_Address = 0U;
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	2200      	movs	r2, #0
 8012d08:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8012d0a:	687b      	ldr	r3, [r7, #4]
 8012d0c:	2201      	movs	r2, #1
 8012d0e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	7b1b      	ldrb	r3, [r3, #12]
 8012d16:	2b01      	cmp	r3, #1
 8012d18:	d102      	bne.n	8012d20 <HAL_PCD_Init+0x204>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8012d1a:	6878      	ldr	r0, [r7, #4]
 8012d1c:	f001 f96e 	bl	8013ffc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8012d20:	687b      	ldr	r3, [r7, #4]
 8012d22:	681b      	ldr	r3, [r3, #0]
 8012d24:	4618      	mov	r0, r3
 8012d26:	f008 fc3a 	bl	801b59e <USB_DevDisconnect>

  return HAL_OK;
 8012d2a:	2300      	movs	r3, #0
}
 8012d2c:	4618      	mov	r0, r3
 8012d2e:	3710      	adds	r7, #16
 8012d30:	46bd      	mov	sp, r7
 8012d32:	bd80      	pop	{r7, pc}

08012d34 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8012d34:	b580      	push	{r7, lr}
 8012d36:	b084      	sub	sp, #16
 8012d38:	af00      	add	r7, sp, #0
 8012d3a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8012d3c:	687b      	ldr	r3, [r7, #4]
 8012d3e:	681b      	ldr	r3, [r3, #0]
 8012d40:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8012d42:	687b      	ldr	r3, [r7, #4]
 8012d44:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8012d48:	2b01      	cmp	r3, #1
 8012d4a:	d101      	bne.n	8012d50 <HAL_PCD_Start+0x1c>
 8012d4c:	2302      	movs	r3, #2
 8012d4e:	e022      	b.n	8012d96 <HAL_PCD_Start+0x62>
 8012d50:	687b      	ldr	r3, [r7, #4]
 8012d52:	2201      	movs	r2, #1
 8012d54:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8012d58:	68fb      	ldr	r3, [r7, #12]
 8012d5a:	68db      	ldr	r3, [r3, #12]
 8012d5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8012d60:	2b00      	cmp	r3, #0
 8012d62:	d009      	beq.n	8012d78 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8012d68:	2b01      	cmp	r3, #1
 8012d6a:	d105      	bne.n	8012d78 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8012d6c:	68fb      	ldr	r3, [r7, #12]
 8012d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8012d70:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8012d74:	68fb      	ldr	r3, [r7, #12]
 8012d76:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	4618      	mov	r0, r3
 8012d7e:	f007 fb41 	bl	801a404 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8012d82:	687b      	ldr	r3, [r7, #4]
 8012d84:	681b      	ldr	r3, [r3, #0]
 8012d86:	4618      	mov	r0, r3
 8012d88:	f008 fbe8 	bl	801b55c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8012d8c:	687b      	ldr	r3, [r7, #4]
 8012d8e:	2200      	movs	r2, #0
 8012d90:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8012d94:	2300      	movs	r3, #0
}
 8012d96:	4618      	mov	r0, r3
 8012d98:	3710      	adds	r7, #16
 8012d9a:	46bd      	mov	sp, r7
 8012d9c:	bd80      	pop	{r7, pc}

08012d9e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8012d9e:	b590      	push	{r4, r7, lr}
 8012da0:	b08d      	sub	sp, #52	@ 0x34
 8012da2:	af00      	add	r7, sp, #0
 8012da4:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8012da6:	687b      	ldr	r3, [r7, #4]
 8012da8:	681b      	ldr	r3, [r3, #0]
 8012daa:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8012dac:	6a3b      	ldr	r3, [r7, #32]
 8012dae:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8012db0:	687b      	ldr	r3, [r7, #4]
 8012db2:	681b      	ldr	r3, [r3, #0]
 8012db4:	4618      	mov	r0, r3
 8012db6:	f008 fca6 	bl	801b706 <USB_GetMode>
 8012dba:	4603      	mov	r3, r0
 8012dbc:	2b00      	cmp	r3, #0
 8012dbe:	f040 84b9 	bne.w	8013734 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8012dc2:	687b      	ldr	r3, [r7, #4]
 8012dc4:	681b      	ldr	r3, [r3, #0]
 8012dc6:	4618      	mov	r0, r3
 8012dc8:	f008 fc0a 	bl	801b5e0 <USB_ReadInterrupts>
 8012dcc:	4603      	mov	r3, r0
 8012dce:	2b00      	cmp	r3, #0
 8012dd0:	f000 84af 	beq.w	8013732 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8012dd4:	69fb      	ldr	r3, [r7, #28]
 8012dd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012dda:	689b      	ldr	r3, [r3, #8]
 8012ddc:	0a1b      	lsrs	r3, r3, #8
 8012dde:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8012de2:	687b      	ldr	r3, [r7, #4]
 8012de4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8012de8:	687b      	ldr	r3, [r7, #4]
 8012dea:	681b      	ldr	r3, [r3, #0]
 8012dec:	4618      	mov	r0, r3
 8012dee:	f008 fbf7 	bl	801b5e0 <USB_ReadInterrupts>
 8012df2:	4603      	mov	r3, r0
 8012df4:	f003 0302 	and.w	r3, r3, #2
 8012df8:	2b02      	cmp	r3, #2
 8012dfa:	d107      	bne.n	8012e0c <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8012dfc:	687b      	ldr	r3, [r7, #4]
 8012dfe:	681b      	ldr	r3, [r3, #0]
 8012e00:	695a      	ldr	r2, [r3, #20]
 8012e02:	687b      	ldr	r3, [r7, #4]
 8012e04:	681b      	ldr	r3, [r3, #0]
 8012e06:	f002 0202 	and.w	r2, r2, #2
 8012e0a:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8012e0c:	687b      	ldr	r3, [r7, #4]
 8012e0e:	681b      	ldr	r3, [r3, #0]
 8012e10:	4618      	mov	r0, r3
 8012e12:	f008 fbe5 	bl	801b5e0 <USB_ReadInterrupts>
 8012e16:	4603      	mov	r3, r0
 8012e18:	f003 0310 	and.w	r3, r3, #16
 8012e1c:	2b10      	cmp	r3, #16
 8012e1e:	d161      	bne.n	8012ee4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8012e20:	687b      	ldr	r3, [r7, #4]
 8012e22:	681b      	ldr	r3, [r3, #0]
 8012e24:	699a      	ldr	r2, [r3, #24]
 8012e26:	687b      	ldr	r3, [r7, #4]
 8012e28:	681b      	ldr	r3, [r3, #0]
 8012e2a:	f022 0210 	bic.w	r2, r2, #16
 8012e2e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8012e30:	6a3b      	ldr	r3, [r7, #32]
 8012e32:	6a1b      	ldr	r3, [r3, #32]
 8012e34:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8012e36:	69bb      	ldr	r3, [r7, #24]
 8012e38:	f003 020f 	and.w	r2, r3, #15
 8012e3c:	4613      	mov	r3, r2
 8012e3e:	00db      	lsls	r3, r3, #3
 8012e40:	4413      	add	r3, r2
 8012e42:	009b      	lsls	r3, r3, #2
 8012e44:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8012e48:	687a      	ldr	r2, [r7, #4]
 8012e4a:	4413      	add	r3, r2
 8012e4c:	3304      	adds	r3, #4
 8012e4e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8012e50:	69bb      	ldr	r3, [r7, #24]
 8012e52:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8012e56:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8012e5a:	d124      	bne.n	8012ea6 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8012e5c:	69ba      	ldr	r2, [r7, #24]
 8012e5e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8012e62:	4013      	ands	r3, r2
 8012e64:	2b00      	cmp	r3, #0
 8012e66:	d035      	beq.n	8012ed4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8012e68:	697b      	ldr	r3, [r7, #20]
 8012e6a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8012e6c:	69bb      	ldr	r3, [r7, #24]
 8012e6e:	091b      	lsrs	r3, r3, #4
 8012e70:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8012e72:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8012e76:	b29b      	uxth	r3, r3
 8012e78:	461a      	mov	r2, r3
 8012e7a:	6a38      	ldr	r0, [r7, #32]
 8012e7c:	f008 fa1c 	bl	801b2b8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8012e80:	697b      	ldr	r3, [r7, #20]
 8012e82:	68da      	ldr	r2, [r3, #12]
 8012e84:	69bb      	ldr	r3, [r7, #24]
 8012e86:	091b      	lsrs	r3, r3, #4
 8012e88:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8012e8c:	441a      	add	r2, r3
 8012e8e:	697b      	ldr	r3, [r7, #20]
 8012e90:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8012e92:	697b      	ldr	r3, [r7, #20]
 8012e94:	695a      	ldr	r2, [r3, #20]
 8012e96:	69bb      	ldr	r3, [r7, #24]
 8012e98:	091b      	lsrs	r3, r3, #4
 8012e9a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8012e9e:	441a      	add	r2, r3
 8012ea0:	697b      	ldr	r3, [r7, #20]
 8012ea2:	615a      	str	r2, [r3, #20]
 8012ea4:	e016      	b.n	8012ed4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8012ea6:	69bb      	ldr	r3, [r7, #24]
 8012ea8:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8012eac:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8012eb0:	d110      	bne.n	8012ed4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8012eb2:	687b      	ldr	r3, [r7, #4]
 8012eb4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8012eb8:	2208      	movs	r2, #8
 8012eba:	4619      	mov	r1, r3
 8012ebc:	6a38      	ldr	r0, [r7, #32]
 8012ebe:	f008 f9fb 	bl	801b2b8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8012ec2:	697b      	ldr	r3, [r7, #20]
 8012ec4:	695a      	ldr	r2, [r3, #20]
 8012ec6:	69bb      	ldr	r3, [r7, #24]
 8012ec8:	091b      	lsrs	r3, r3, #4
 8012eca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8012ece:	441a      	add	r2, r3
 8012ed0:	697b      	ldr	r3, [r7, #20]
 8012ed2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	681b      	ldr	r3, [r3, #0]
 8012ed8:	699a      	ldr	r2, [r3, #24]
 8012eda:	687b      	ldr	r3, [r7, #4]
 8012edc:	681b      	ldr	r3, [r3, #0]
 8012ede:	f042 0210 	orr.w	r2, r2, #16
 8012ee2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8012ee4:	687b      	ldr	r3, [r7, #4]
 8012ee6:	681b      	ldr	r3, [r3, #0]
 8012ee8:	4618      	mov	r0, r3
 8012eea:	f008 fb79 	bl	801b5e0 <USB_ReadInterrupts>
 8012eee:	4603      	mov	r3, r0
 8012ef0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8012ef4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8012ef8:	f040 80a7 	bne.w	801304a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8012efc:	2300      	movs	r3, #0
 8012efe:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	681b      	ldr	r3, [r3, #0]
 8012f04:	4618      	mov	r0, r3
 8012f06:	f008 fb7e 	bl	801b606 <USB_ReadDevAllOutEpInterrupt>
 8012f0a:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8012f0c:	e099      	b.n	8013042 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8012f0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8012f10:	f003 0301 	and.w	r3, r3, #1
 8012f14:	2b00      	cmp	r3, #0
 8012f16:	f000 808e 	beq.w	8013036 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8012f1a:	687b      	ldr	r3, [r7, #4]
 8012f1c:	681b      	ldr	r3, [r3, #0]
 8012f1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012f20:	b2d2      	uxtb	r2, r2
 8012f22:	4611      	mov	r1, r2
 8012f24:	4618      	mov	r0, r3
 8012f26:	f008 fba2 	bl	801b66e <USB_ReadDevOutEPInterrupt>
 8012f2a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8012f2c:	693b      	ldr	r3, [r7, #16]
 8012f2e:	f003 0301 	and.w	r3, r3, #1
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	d00c      	beq.n	8012f50 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8012f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f38:	015a      	lsls	r2, r3, #5
 8012f3a:	69fb      	ldr	r3, [r7, #28]
 8012f3c:	4413      	add	r3, r2
 8012f3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012f42:	461a      	mov	r2, r3
 8012f44:	2301      	movs	r3, #1
 8012f46:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8012f48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012f4a:	6878      	ldr	r0, [r7, #4]
 8012f4c:	f000 fed0 	bl	8013cf0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8012f50:	693b      	ldr	r3, [r7, #16]
 8012f52:	f003 0308 	and.w	r3, r3, #8
 8012f56:	2b00      	cmp	r3, #0
 8012f58:	d00c      	beq.n	8012f74 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8012f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f5c:	015a      	lsls	r2, r3, #5
 8012f5e:	69fb      	ldr	r3, [r7, #28]
 8012f60:	4413      	add	r3, r2
 8012f62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012f66:	461a      	mov	r2, r3
 8012f68:	2308      	movs	r3, #8
 8012f6a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8012f6c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8012f6e:	6878      	ldr	r0, [r7, #4]
 8012f70:	f000 ffa6 	bl	8013ec0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8012f74:	693b      	ldr	r3, [r7, #16]
 8012f76:	f003 0310 	and.w	r3, r3, #16
 8012f7a:	2b00      	cmp	r3, #0
 8012f7c:	d008      	beq.n	8012f90 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8012f7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012f80:	015a      	lsls	r2, r3, #5
 8012f82:	69fb      	ldr	r3, [r7, #28]
 8012f84:	4413      	add	r3, r2
 8012f86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012f8a:	461a      	mov	r2, r3
 8012f8c:	2310      	movs	r3, #16
 8012f8e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8012f90:	693b      	ldr	r3, [r7, #16]
 8012f92:	f003 0302 	and.w	r3, r3, #2
 8012f96:	2b00      	cmp	r3, #0
 8012f98:	d030      	beq.n	8012ffc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8012f9a:	6a3b      	ldr	r3, [r7, #32]
 8012f9c:	695b      	ldr	r3, [r3, #20]
 8012f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8012fa2:	2b80      	cmp	r3, #128	@ 0x80
 8012fa4:	d109      	bne.n	8012fba <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8012fa6:	69fb      	ldr	r3, [r7, #28]
 8012fa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8012fac:	685b      	ldr	r3, [r3, #4]
 8012fae:	69fa      	ldr	r2, [r7, #28]
 8012fb0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8012fb4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8012fb8:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8012fba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012fbc:	4613      	mov	r3, r2
 8012fbe:	00db      	lsls	r3, r3, #3
 8012fc0:	4413      	add	r3, r2
 8012fc2:	009b      	lsls	r3, r3, #2
 8012fc4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8012fc8:	687a      	ldr	r2, [r7, #4]
 8012fca:	4413      	add	r3, r2
 8012fcc:	3304      	adds	r3, #4
 8012fce:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8012fd0:	697b      	ldr	r3, [r7, #20]
 8012fd2:	78db      	ldrb	r3, [r3, #3]
 8012fd4:	2b01      	cmp	r3, #1
 8012fd6:	d108      	bne.n	8012fea <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8012fd8:	697b      	ldr	r3, [r7, #20]
 8012fda:	2200      	movs	r2, #0
 8012fdc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8012fde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fe0:	b2db      	uxtb	r3, r3
 8012fe2:	4619      	mov	r1, r3
 8012fe4:	6878      	ldr	r0, [r7, #4]
 8012fe6:	f00a ffaf 	bl	801df48 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8012fea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012fec:	015a      	lsls	r2, r3, #5
 8012fee:	69fb      	ldr	r3, [r7, #28]
 8012ff0:	4413      	add	r3, r2
 8012ff2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8012ff6:	461a      	mov	r2, r3
 8012ff8:	2302      	movs	r3, #2
 8012ffa:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8012ffc:	693b      	ldr	r3, [r7, #16]
 8012ffe:	f003 0320 	and.w	r3, r3, #32
 8013002:	2b00      	cmp	r3, #0
 8013004:	d008      	beq.n	8013018 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8013006:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013008:	015a      	lsls	r2, r3, #5
 801300a:	69fb      	ldr	r3, [r7, #28]
 801300c:	4413      	add	r3, r2
 801300e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013012:	461a      	mov	r2, r3
 8013014:	2320      	movs	r3, #32
 8013016:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8013018:	693b      	ldr	r3, [r7, #16]
 801301a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801301e:	2b00      	cmp	r3, #0
 8013020:	d009      	beq.n	8013036 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8013022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013024:	015a      	lsls	r2, r3, #5
 8013026:	69fb      	ldr	r3, [r7, #28]
 8013028:	4413      	add	r3, r2
 801302a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801302e:	461a      	mov	r2, r3
 8013030:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8013034:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8013036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013038:	3301      	adds	r3, #1
 801303a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 801303c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801303e:	085b      	lsrs	r3, r3, #1
 8013040:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8013042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013044:	2b00      	cmp	r3, #0
 8013046:	f47f af62 	bne.w	8012f0e <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	681b      	ldr	r3, [r3, #0]
 801304e:	4618      	mov	r0, r3
 8013050:	f008 fac6 	bl	801b5e0 <USB_ReadInterrupts>
 8013054:	4603      	mov	r3, r0
 8013056:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 801305a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 801305e:	f040 80db 	bne.w	8013218 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8013062:	687b      	ldr	r3, [r7, #4]
 8013064:	681b      	ldr	r3, [r3, #0]
 8013066:	4618      	mov	r0, r3
 8013068:	f008 fae7 	bl	801b63a <USB_ReadDevAllInEpInterrupt>
 801306c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 801306e:	2300      	movs	r3, #0
 8013070:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8013072:	e0cd      	b.n	8013210 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8013074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013076:	f003 0301 	and.w	r3, r3, #1
 801307a:	2b00      	cmp	r3, #0
 801307c:	f000 80c2 	beq.w	8013204 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	681b      	ldr	r3, [r3, #0]
 8013084:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013086:	b2d2      	uxtb	r2, r2
 8013088:	4611      	mov	r1, r2
 801308a:	4618      	mov	r0, r3
 801308c:	f008 fb0d 	bl	801b6aa <USB_ReadDevInEPInterrupt>
 8013090:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8013092:	693b      	ldr	r3, [r7, #16]
 8013094:	f003 0301 	and.w	r3, r3, #1
 8013098:	2b00      	cmp	r3, #0
 801309a:	d057      	beq.n	801314c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 801309c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801309e:	f003 030f 	and.w	r3, r3, #15
 80130a2:	2201      	movs	r2, #1
 80130a4:	fa02 f303 	lsl.w	r3, r2, r3
 80130a8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80130aa:	69fb      	ldr	r3, [r7, #28]
 80130ac:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80130b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80130b2:	68fb      	ldr	r3, [r7, #12]
 80130b4:	43db      	mvns	r3, r3
 80130b6:	69f9      	ldr	r1, [r7, #28]
 80130b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80130bc:	4013      	ands	r3, r2
 80130be:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80130c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80130c2:	015a      	lsls	r2, r3, #5
 80130c4:	69fb      	ldr	r3, [r7, #28]
 80130c6:	4413      	add	r3, r2
 80130c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80130cc:	461a      	mov	r2, r3
 80130ce:	2301      	movs	r3, #1
 80130d0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80130d2:	687b      	ldr	r3, [r7, #4]
 80130d4:	799b      	ldrb	r3, [r3, #6]
 80130d6:	2b01      	cmp	r3, #1
 80130d8:	d132      	bne.n	8013140 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 80130da:	6879      	ldr	r1, [r7, #4]
 80130dc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80130de:	4613      	mov	r3, r2
 80130e0:	00db      	lsls	r3, r3, #3
 80130e2:	4413      	add	r3, r2
 80130e4:	009b      	lsls	r3, r3, #2
 80130e6:	440b      	add	r3, r1
 80130e8:	3320      	adds	r3, #32
 80130ea:	6819      	ldr	r1, [r3, #0]
 80130ec:	6878      	ldr	r0, [r7, #4]
 80130ee:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80130f0:	4613      	mov	r3, r2
 80130f2:	00db      	lsls	r3, r3, #3
 80130f4:	4413      	add	r3, r2
 80130f6:	009b      	lsls	r3, r3, #2
 80130f8:	4403      	add	r3, r0
 80130fa:	331c      	adds	r3, #28
 80130fc:	681b      	ldr	r3, [r3, #0]
 80130fe:	4419      	add	r1, r3
 8013100:	6878      	ldr	r0, [r7, #4]
 8013102:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013104:	4613      	mov	r3, r2
 8013106:	00db      	lsls	r3, r3, #3
 8013108:	4413      	add	r3, r2
 801310a:	009b      	lsls	r3, r3, #2
 801310c:	4403      	add	r3, r0
 801310e:	3320      	adds	r3, #32
 8013110:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8013112:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013114:	2b00      	cmp	r3, #0
 8013116:	d113      	bne.n	8013140 <HAL_PCD_IRQHandler+0x3a2>
 8013118:	6879      	ldr	r1, [r7, #4]
 801311a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801311c:	4613      	mov	r3, r2
 801311e:	00db      	lsls	r3, r3, #3
 8013120:	4413      	add	r3, r2
 8013122:	009b      	lsls	r3, r3, #2
 8013124:	440b      	add	r3, r1
 8013126:	3324      	adds	r3, #36	@ 0x24
 8013128:	681b      	ldr	r3, [r3, #0]
 801312a:	2b00      	cmp	r3, #0
 801312c:	d108      	bne.n	8013140 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 801312e:	687b      	ldr	r3, [r7, #4]
 8013130:	6818      	ldr	r0, [r3, #0]
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8013138:	461a      	mov	r2, r3
 801313a:	2101      	movs	r1, #1
 801313c:	f008 fb16 	bl	801b76c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8013140:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013142:	b2db      	uxtb	r3, r3
 8013144:	4619      	mov	r1, r3
 8013146:	6878      	ldr	r0, [r7, #4]
 8013148:	f00a fe79 	bl	801de3e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 801314c:	693b      	ldr	r3, [r7, #16]
 801314e:	f003 0308 	and.w	r3, r3, #8
 8013152:	2b00      	cmp	r3, #0
 8013154:	d008      	beq.n	8013168 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8013156:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013158:	015a      	lsls	r2, r3, #5
 801315a:	69fb      	ldr	r3, [r7, #28]
 801315c:	4413      	add	r3, r2
 801315e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013162:	461a      	mov	r2, r3
 8013164:	2308      	movs	r3, #8
 8013166:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8013168:	693b      	ldr	r3, [r7, #16]
 801316a:	f003 0310 	and.w	r3, r3, #16
 801316e:	2b00      	cmp	r3, #0
 8013170:	d008      	beq.n	8013184 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8013172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013174:	015a      	lsls	r2, r3, #5
 8013176:	69fb      	ldr	r3, [r7, #28]
 8013178:	4413      	add	r3, r2
 801317a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801317e:	461a      	mov	r2, r3
 8013180:	2310      	movs	r3, #16
 8013182:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8013184:	693b      	ldr	r3, [r7, #16]
 8013186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801318a:	2b00      	cmp	r3, #0
 801318c:	d008      	beq.n	80131a0 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 801318e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013190:	015a      	lsls	r2, r3, #5
 8013192:	69fb      	ldr	r3, [r7, #28]
 8013194:	4413      	add	r3, r2
 8013196:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801319a:	461a      	mov	r2, r3
 801319c:	2340      	movs	r3, #64	@ 0x40
 801319e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80131a0:	693b      	ldr	r3, [r7, #16]
 80131a2:	f003 0302 	and.w	r3, r3, #2
 80131a6:	2b00      	cmp	r3, #0
 80131a8:	d023      	beq.n	80131f2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80131aa:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80131ac:	6a38      	ldr	r0, [r7, #32]
 80131ae:	f007 faf5 	bl	801a79c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80131b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80131b4:	4613      	mov	r3, r2
 80131b6:	00db      	lsls	r3, r3, #3
 80131b8:	4413      	add	r3, r2
 80131ba:	009b      	lsls	r3, r3, #2
 80131bc:	3310      	adds	r3, #16
 80131be:	687a      	ldr	r2, [r7, #4]
 80131c0:	4413      	add	r3, r2
 80131c2:	3304      	adds	r3, #4
 80131c4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80131c6:	697b      	ldr	r3, [r7, #20]
 80131c8:	78db      	ldrb	r3, [r3, #3]
 80131ca:	2b01      	cmp	r3, #1
 80131cc:	d108      	bne.n	80131e0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80131ce:	697b      	ldr	r3, [r7, #20]
 80131d0:	2200      	movs	r2, #0
 80131d2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80131d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80131d6:	b2db      	uxtb	r3, r3
 80131d8:	4619      	mov	r1, r3
 80131da:	6878      	ldr	r0, [r7, #4]
 80131dc:	f00a fec6 	bl	801df6c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80131e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80131e2:	015a      	lsls	r2, r3, #5
 80131e4:	69fb      	ldr	r3, [r7, #28]
 80131e6:	4413      	add	r3, r2
 80131e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80131ec:	461a      	mov	r2, r3
 80131ee:	2302      	movs	r3, #2
 80131f0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80131f2:	693b      	ldr	r3, [r7, #16]
 80131f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80131f8:	2b00      	cmp	r3, #0
 80131fa:	d003      	beq.n	8013204 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80131fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80131fe:	6878      	ldr	r0, [r7, #4]
 8013200:	f000 fcea 	bl	8013bd8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8013204:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013206:	3301      	adds	r3, #1
 8013208:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 801320a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801320c:	085b      	lsrs	r3, r3, #1
 801320e:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8013210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013212:	2b00      	cmp	r3, #0
 8013214:	f47f af2e 	bne.w	8013074 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8013218:	687b      	ldr	r3, [r7, #4]
 801321a:	681b      	ldr	r3, [r3, #0]
 801321c:	4618      	mov	r0, r3
 801321e:	f008 f9df 	bl	801b5e0 <USB_ReadInterrupts>
 8013222:	4603      	mov	r3, r0
 8013224:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8013228:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801322c:	d122      	bne.n	8013274 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 801322e:	69fb      	ldr	r3, [r7, #28]
 8013230:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013234:	685b      	ldr	r3, [r3, #4]
 8013236:	69fa      	ldr	r2, [r7, #28]
 8013238:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801323c:	f023 0301 	bic.w	r3, r3, #1
 8013240:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8013242:	687b      	ldr	r3, [r7, #4]
 8013244:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8013248:	2b01      	cmp	r3, #1
 801324a:	d108      	bne.n	801325e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 801324c:	687b      	ldr	r3, [r7, #4]
 801324e:	2200      	movs	r2, #0
 8013250:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8013254:	2100      	movs	r1, #0
 8013256:	6878      	ldr	r0, [r7, #4]
 8013258:	f000 fef4 	bl	8014044 <HAL_PCDEx_LPM_Callback>
 801325c:	e002      	b.n	8013264 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 801325e:	6878      	ldr	r0, [r7, #4]
 8013260:	f00a fe64 	bl	801df2c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8013264:	687b      	ldr	r3, [r7, #4]
 8013266:	681b      	ldr	r3, [r3, #0]
 8013268:	695a      	ldr	r2, [r3, #20]
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	681b      	ldr	r3, [r3, #0]
 801326e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8013272:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8013274:	687b      	ldr	r3, [r7, #4]
 8013276:	681b      	ldr	r3, [r3, #0]
 8013278:	4618      	mov	r0, r3
 801327a:	f008 f9b1 	bl	801b5e0 <USB_ReadInterrupts>
 801327e:	4603      	mov	r3, r0
 8013280:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8013284:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8013288:	d112      	bne.n	80132b0 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 801328a:	69fb      	ldr	r3, [r7, #28]
 801328c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013290:	689b      	ldr	r3, [r3, #8]
 8013292:	f003 0301 	and.w	r3, r3, #1
 8013296:	2b01      	cmp	r3, #1
 8013298:	d102      	bne.n	80132a0 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 801329a:	6878      	ldr	r0, [r7, #4]
 801329c:	f00a fe20 	bl	801dee0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	681b      	ldr	r3, [r3, #0]
 80132a4:	695a      	ldr	r2, [r3, #20]
 80132a6:	687b      	ldr	r3, [r7, #4]
 80132a8:	681b      	ldr	r3, [r3, #0]
 80132aa:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 80132ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 80132b0:	687b      	ldr	r3, [r7, #4]
 80132b2:	681b      	ldr	r3, [r3, #0]
 80132b4:	4618      	mov	r0, r3
 80132b6:	f008 f993 	bl	801b5e0 <USB_ReadInterrupts>
 80132ba:	4603      	mov	r3, r0
 80132bc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80132c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80132c4:	d121      	bne.n	801330a <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	681b      	ldr	r3, [r3, #0]
 80132ca:	695a      	ldr	r2, [r3, #20]
 80132cc:	687b      	ldr	r3, [r7, #4]
 80132ce:	681b      	ldr	r3, [r3, #0]
 80132d0:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80132d4:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80132d6:	687b      	ldr	r3, [r7, #4]
 80132d8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d111      	bne.n	8013304 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80132e0:	687b      	ldr	r3, [r7, #4]
 80132e2:	2201      	movs	r2, #1
 80132e4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80132e8:	687b      	ldr	r3, [r7, #4]
 80132ea:	681b      	ldr	r3, [r3, #0]
 80132ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80132ee:	089b      	lsrs	r3, r3, #2
 80132f0:	f003 020f 	and.w	r2, r3, #15
 80132f4:	687b      	ldr	r3, [r7, #4]
 80132f6:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80132fa:	2101      	movs	r1, #1
 80132fc:	6878      	ldr	r0, [r7, #4]
 80132fe:	f000 fea1 	bl	8014044 <HAL_PCDEx_LPM_Callback>
 8013302:	e002      	b.n	801330a <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8013304:	6878      	ldr	r0, [r7, #4]
 8013306:	f00a fdeb 	bl	801dee0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 801330a:	687b      	ldr	r3, [r7, #4]
 801330c:	681b      	ldr	r3, [r3, #0]
 801330e:	4618      	mov	r0, r3
 8013310:	f008 f966 	bl	801b5e0 <USB_ReadInterrupts>
 8013314:	4603      	mov	r3, r0
 8013316:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 801331a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 801331e:	f040 80b7 	bne.w	8013490 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8013322:	69fb      	ldr	r3, [r7, #28]
 8013324:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013328:	685b      	ldr	r3, [r3, #4]
 801332a:	69fa      	ldr	r2, [r7, #28]
 801332c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013330:	f023 0301 	bic.w	r3, r3, #1
 8013334:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	681b      	ldr	r3, [r3, #0]
 801333a:	2110      	movs	r1, #16
 801333c:	4618      	mov	r0, r3
 801333e:	f007 fa2d 	bl	801a79c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8013342:	2300      	movs	r3, #0
 8013344:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8013346:	e046      	b.n	80133d6 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8013348:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801334a:	015a      	lsls	r2, r3, #5
 801334c:	69fb      	ldr	r3, [r7, #28]
 801334e:	4413      	add	r3, r2
 8013350:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013354:	461a      	mov	r2, r3
 8013356:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801335a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801335c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801335e:	015a      	lsls	r2, r3, #5
 8013360:	69fb      	ldr	r3, [r7, #28]
 8013362:	4413      	add	r3, r2
 8013364:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013368:	681b      	ldr	r3, [r3, #0]
 801336a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801336c:	0151      	lsls	r1, r2, #5
 801336e:	69fa      	ldr	r2, [r7, #28]
 8013370:	440a      	add	r2, r1
 8013372:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8013376:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801337a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 801337c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801337e:	015a      	lsls	r2, r3, #5
 8013380:	69fb      	ldr	r3, [r7, #28]
 8013382:	4413      	add	r3, r2
 8013384:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013388:	461a      	mov	r2, r3
 801338a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801338e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8013390:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013392:	015a      	lsls	r2, r3, #5
 8013394:	69fb      	ldr	r3, [r7, #28]
 8013396:	4413      	add	r3, r2
 8013398:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801339c:	681b      	ldr	r3, [r3, #0]
 801339e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80133a0:	0151      	lsls	r1, r2, #5
 80133a2:	69fa      	ldr	r2, [r7, #28]
 80133a4:	440a      	add	r2, r1
 80133a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80133aa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80133ae:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80133b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133b2:	015a      	lsls	r2, r3, #5
 80133b4:	69fb      	ldr	r3, [r7, #28]
 80133b6:	4413      	add	r3, r2
 80133b8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80133bc:	681b      	ldr	r3, [r3, #0]
 80133be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80133c0:	0151      	lsls	r1, r2, #5
 80133c2:	69fa      	ldr	r2, [r7, #28]
 80133c4:	440a      	add	r2, r1
 80133c6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80133ca:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80133ce:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80133d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133d2:	3301      	adds	r3, #1
 80133d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80133d6:	687b      	ldr	r3, [r7, #4]
 80133d8:	791b      	ldrb	r3, [r3, #4]
 80133da:	461a      	mov	r2, r3
 80133dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133de:	4293      	cmp	r3, r2
 80133e0:	d3b2      	bcc.n	8013348 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80133e2:	69fb      	ldr	r3, [r7, #28]
 80133e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80133e8:	69db      	ldr	r3, [r3, #28]
 80133ea:	69fa      	ldr	r2, [r7, #28]
 80133ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80133f0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80133f4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80133f6:	687b      	ldr	r3, [r7, #4]
 80133f8:	7bdb      	ldrb	r3, [r3, #15]
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	d016      	beq.n	801342c <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80133fe:	69fb      	ldr	r3, [r7, #28]
 8013400:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013404:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8013408:	69fa      	ldr	r2, [r7, #28]
 801340a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801340e:	f043 030b 	orr.w	r3, r3, #11
 8013412:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8013416:	69fb      	ldr	r3, [r7, #28]
 8013418:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801341c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801341e:	69fa      	ldr	r2, [r7, #28]
 8013420:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013424:	f043 030b 	orr.w	r3, r3, #11
 8013428:	6453      	str	r3, [r2, #68]	@ 0x44
 801342a:	e015      	b.n	8013458 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 801342c:	69fb      	ldr	r3, [r7, #28]
 801342e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013432:	695a      	ldr	r2, [r3, #20]
 8013434:	69fb      	ldr	r3, [r7, #28]
 8013436:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801343a:	4619      	mov	r1, r3
 801343c:	f242 032b 	movw	r3, #8235	@ 0x202b
 8013440:	4313      	orrs	r3, r2
 8013442:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8013444:	69fb      	ldr	r3, [r7, #28]
 8013446:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801344a:	691b      	ldr	r3, [r3, #16]
 801344c:	69fa      	ldr	r2, [r7, #28]
 801344e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013452:	f043 030b 	orr.w	r3, r3, #11
 8013456:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8013458:	69fb      	ldr	r3, [r7, #28]
 801345a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801345e:	681b      	ldr	r3, [r3, #0]
 8013460:	69fa      	ldr	r2, [r7, #28]
 8013462:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8013466:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801346a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 801346c:	687b      	ldr	r3, [r7, #4]
 801346e:	6818      	ldr	r0, [r3, #0]
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8013474:	687b      	ldr	r3, [r7, #4]
 8013476:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 801347a:	461a      	mov	r2, r3
 801347c:	f008 f976 	bl	801b76c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8013480:	687b      	ldr	r3, [r7, #4]
 8013482:	681b      	ldr	r3, [r3, #0]
 8013484:	695a      	ldr	r2, [r3, #20]
 8013486:	687b      	ldr	r3, [r7, #4]
 8013488:	681b      	ldr	r3, [r3, #0]
 801348a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 801348e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8013490:	687b      	ldr	r3, [r7, #4]
 8013492:	681b      	ldr	r3, [r3, #0]
 8013494:	4618      	mov	r0, r3
 8013496:	f008 f8a3 	bl	801b5e0 <USB_ReadInterrupts>
 801349a:	4603      	mov	r3, r0
 801349c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80134a0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80134a4:	d123      	bne.n	80134ee <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80134a6:	687b      	ldr	r3, [r7, #4]
 80134a8:	681b      	ldr	r3, [r3, #0]
 80134aa:	4618      	mov	r0, r3
 80134ac:	f008 f93a 	bl	801b724 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	681b      	ldr	r3, [r3, #0]
 80134b4:	4618      	mov	r0, r3
 80134b6:	f007 f9ea 	bl	801a88e <USB_GetDevSpeed>
 80134ba:	4603      	mov	r3, r0
 80134bc:	461a      	mov	r2, r3
 80134be:	687b      	ldr	r3, [r7, #4]
 80134c0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80134c2:	687b      	ldr	r3, [r7, #4]
 80134c4:	681c      	ldr	r4, [r3, #0]
 80134c6:	f001 fdbd 	bl	8015044 <HAL_RCC_GetHCLKFreq>
 80134ca:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80134cc:	687b      	ldr	r3, [r7, #4]
 80134ce:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80134d0:	461a      	mov	r2, r3
 80134d2:	4620      	mov	r0, r4
 80134d4:	f006 fef4 	bl	801a2c0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80134d8:	6878      	ldr	r0, [r7, #4]
 80134da:	f00a fcd8 	bl	801de8e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80134de:	687b      	ldr	r3, [r7, #4]
 80134e0:	681b      	ldr	r3, [r3, #0]
 80134e2:	695a      	ldr	r2, [r3, #20]
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	681b      	ldr	r3, [r3, #0]
 80134e8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80134ec:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80134ee:	687b      	ldr	r3, [r7, #4]
 80134f0:	681b      	ldr	r3, [r3, #0]
 80134f2:	4618      	mov	r0, r3
 80134f4:	f008 f874 	bl	801b5e0 <USB_ReadInterrupts>
 80134f8:	4603      	mov	r3, r0
 80134fa:	f003 0308 	and.w	r3, r3, #8
 80134fe:	2b08      	cmp	r3, #8
 8013500:	d10a      	bne.n	8013518 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8013502:	6878      	ldr	r0, [r7, #4]
 8013504:	f00a fcb5 	bl	801de72 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	681b      	ldr	r3, [r3, #0]
 801350c:	695a      	ldr	r2, [r3, #20]
 801350e:	687b      	ldr	r3, [r7, #4]
 8013510:	681b      	ldr	r3, [r3, #0]
 8013512:	f002 0208 	and.w	r2, r2, #8
 8013516:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	681b      	ldr	r3, [r3, #0]
 801351c:	4618      	mov	r0, r3
 801351e:	f008 f85f 	bl	801b5e0 <USB_ReadInterrupts>
 8013522:	4603      	mov	r3, r0
 8013524:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8013528:	2b80      	cmp	r3, #128	@ 0x80
 801352a:	d123      	bne.n	8013574 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 801352c:	6a3b      	ldr	r3, [r7, #32]
 801352e:	699b      	ldr	r3, [r3, #24]
 8013530:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8013534:	6a3b      	ldr	r3, [r7, #32]
 8013536:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8013538:	2301      	movs	r3, #1
 801353a:	627b      	str	r3, [r7, #36]	@ 0x24
 801353c:	e014      	b.n	8013568 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 801353e:	6879      	ldr	r1, [r7, #4]
 8013540:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013542:	4613      	mov	r3, r2
 8013544:	00db      	lsls	r3, r3, #3
 8013546:	4413      	add	r3, r2
 8013548:	009b      	lsls	r3, r3, #2
 801354a:	440b      	add	r3, r1
 801354c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8013550:	781b      	ldrb	r3, [r3, #0]
 8013552:	2b01      	cmp	r3, #1
 8013554:	d105      	bne.n	8013562 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8013556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013558:	b2db      	uxtb	r3, r3
 801355a:	4619      	mov	r1, r3
 801355c:	6878      	ldr	r0, [r7, #4]
 801355e:	f000 fb0a 	bl	8013b76 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8013562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013564:	3301      	adds	r3, #1
 8013566:	627b      	str	r3, [r7, #36]	@ 0x24
 8013568:	687b      	ldr	r3, [r7, #4]
 801356a:	791b      	ldrb	r3, [r3, #4]
 801356c:	461a      	mov	r2, r3
 801356e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013570:	4293      	cmp	r3, r2
 8013572:	d3e4      	bcc.n	801353e <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8013574:	687b      	ldr	r3, [r7, #4]
 8013576:	681b      	ldr	r3, [r3, #0]
 8013578:	4618      	mov	r0, r3
 801357a:	f008 f831 	bl	801b5e0 <USB_ReadInterrupts>
 801357e:	4603      	mov	r3, r0
 8013580:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8013584:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8013588:	d13c      	bne.n	8013604 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 801358a:	2301      	movs	r3, #1
 801358c:	627b      	str	r3, [r7, #36]	@ 0x24
 801358e:	e02b      	b.n	80135e8 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8013590:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013592:	015a      	lsls	r2, r3, #5
 8013594:	69fb      	ldr	r3, [r7, #28]
 8013596:	4413      	add	r3, r2
 8013598:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801359c:	681b      	ldr	r3, [r3, #0]
 801359e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80135a0:	6879      	ldr	r1, [r7, #4]
 80135a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80135a4:	4613      	mov	r3, r2
 80135a6:	00db      	lsls	r3, r3, #3
 80135a8:	4413      	add	r3, r2
 80135aa:	009b      	lsls	r3, r3, #2
 80135ac:	440b      	add	r3, r1
 80135ae:	3318      	adds	r3, #24
 80135b0:	781b      	ldrb	r3, [r3, #0]
 80135b2:	2b01      	cmp	r3, #1
 80135b4:	d115      	bne.n	80135e2 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80135b6:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80135b8:	2b00      	cmp	r3, #0
 80135ba:	da12      	bge.n	80135e2 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80135bc:	6879      	ldr	r1, [r7, #4]
 80135be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80135c0:	4613      	mov	r3, r2
 80135c2:	00db      	lsls	r3, r3, #3
 80135c4:	4413      	add	r3, r2
 80135c6:	009b      	lsls	r3, r3, #2
 80135c8:	440b      	add	r3, r1
 80135ca:	3317      	adds	r3, #23
 80135cc:	2201      	movs	r2, #1
 80135ce:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80135d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135d2:	b2db      	uxtb	r3, r3
 80135d4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80135d8:	b2db      	uxtb	r3, r3
 80135da:	4619      	mov	r1, r3
 80135dc:	6878      	ldr	r0, [r7, #4]
 80135de:	f000 faca 	bl	8013b76 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80135e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135e4:	3301      	adds	r3, #1
 80135e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80135e8:	687b      	ldr	r3, [r7, #4]
 80135ea:	791b      	ldrb	r3, [r3, #4]
 80135ec:	461a      	mov	r2, r3
 80135ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80135f0:	4293      	cmp	r3, r2
 80135f2:	d3cd      	bcc.n	8013590 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80135f4:	687b      	ldr	r3, [r7, #4]
 80135f6:	681b      	ldr	r3, [r3, #0]
 80135f8:	695a      	ldr	r2, [r3, #20]
 80135fa:	687b      	ldr	r3, [r7, #4]
 80135fc:	681b      	ldr	r3, [r3, #0]
 80135fe:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8013602:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8013604:	687b      	ldr	r3, [r7, #4]
 8013606:	681b      	ldr	r3, [r3, #0]
 8013608:	4618      	mov	r0, r3
 801360a:	f007 ffe9 	bl	801b5e0 <USB_ReadInterrupts>
 801360e:	4603      	mov	r3, r0
 8013610:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8013614:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8013618:	d156      	bne.n	80136c8 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 801361a:	2301      	movs	r3, #1
 801361c:	627b      	str	r3, [r7, #36]	@ 0x24
 801361e:	e045      	b.n	80136ac <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8013620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013622:	015a      	lsls	r2, r3, #5
 8013624:	69fb      	ldr	r3, [r7, #28]
 8013626:	4413      	add	r3, r2
 8013628:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801362c:	681b      	ldr	r3, [r3, #0]
 801362e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8013630:	6879      	ldr	r1, [r7, #4]
 8013632:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013634:	4613      	mov	r3, r2
 8013636:	00db      	lsls	r3, r3, #3
 8013638:	4413      	add	r3, r2
 801363a:	009b      	lsls	r3, r3, #2
 801363c:	440b      	add	r3, r1
 801363e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8013642:	781b      	ldrb	r3, [r3, #0]
 8013644:	2b01      	cmp	r3, #1
 8013646:	d12e      	bne.n	80136a6 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8013648:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 801364a:	2b00      	cmp	r3, #0
 801364c:	da2b      	bge.n	80136a6 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 801364e:	69bb      	ldr	r3, [r7, #24]
 8013650:	0c1a      	lsrs	r2, r3, #16
 8013652:	687b      	ldr	r3, [r7, #4]
 8013654:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8013658:	4053      	eors	r3, r2
 801365a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 801365e:	2b00      	cmp	r3, #0
 8013660:	d121      	bne.n	80136a6 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8013662:	6879      	ldr	r1, [r7, #4]
 8013664:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013666:	4613      	mov	r3, r2
 8013668:	00db      	lsls	r3, r3, #3
 801366a:	4413      	add	r3, r2
 801366c:	009b      	lsls	r3, r3, #2
 801366e:	440b      	add	r3, r1
 8013670:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8013674:	2201      	movs	r2, #1
 8013676:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8013678:	6a3b      	ldr	r3, [r7, #32]
 801367a:	699b      	ldr	r3, [r3, #24]
 801367c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8013680:	6a3b      	ldr	r3, [r7, #32]
 8013682:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8013684:	6a3b      	ldr	r3, [r7, #32]
 8013686:	695b      	ldr	r3, [r3, #20]
 8013688:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 801368c:	2b00      	cmp	r3, #0
 801368e:	d10a      	bne.n	80136a6 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8013690:	69fb      	ldr	r3, [r7, #28]
 8013692:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013696:	685b      	ldr	r3, [r3, #4]
 8013698:	69fa      	ldr	r2, [r7, #28]
 801369a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801369e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80136a2:	6053      	str	r3, [r2, #4]
            break;
 80136a4:	e008      	b.n	80136b8 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80136a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136a8:	3301      	adds	r3, #1
 80136aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80136ac:	687b      	ldr	r3, [r7, #4]
 80136ae:	791b      	ldrb	r3, [r3, #4]
 80136b0:	461a      	mov	r2, r3
 80136b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80136b4:	4293      	cmp	r3, r2
 80136b6:	d3b3      	bcc.n	8013620 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80136b8:	687b      	ldr	r3, [r7, #4]
 80136ba:	681b      	ldr	r3, [r3, #0]
 80136bc:	695a      	ldr	r2, [r3, #20]
 80136be:	687b      	ldr	r3, [r7, #4]
 80136c0:	681b      	ldr	r3, [r3, #0]
 80136c2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80136c6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80136c8:	687b      	ldr	r3, [r7, #4]
 80136ca:	681b      	ldr	r3, [r3, #0]
 80136cc:	4618      	mov	r0, r3
 80136ce:	f007 ff87 	bl	801b5e0 <USB_ReadInterrupts>
 80136d2:	4603      	mov	r3, r0
 80136d4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80136d8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80136dc:	d10a      	bne.n	80136f4 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80136de:	6878      	ldr	r0, [r7, #4]
 80136e0:	f00a fc56 	bl	801df90 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80136e4:	687b      	ldr	r3, [r7, #4]
 80136e6:	681b      	ldr	r3, [r3, #0]
 80136e8:	695a      	ldr	r2, [r3, #20]
 80136ea:	687b      	ldr	r3, [r7, #4]
 80136ec:	681b      	ldr	r3, [r3, #0]
 80136ee:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80136f2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80136f4:	687b      	ldr	r3, [r7, #4]
 80136f6:	681b      	ldr	r3, [r3, #0]
 80136f8:	4618      	mov	r0, r3
 80136fa:	f007 ff71 	bl	801b5e0 <USB_ReadInterrupts>
 80136fe:	4603      	mov	r3, r0
 8013700:	f003 0304 	and.w	r3, r3, #4
 8013704:	2b04      	cmp	r3, #4
 8013706:	d115      	bne.n	8013734 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8013708:	687b      	ldr	r3, [r7, #4]
 801370a:	681b      	ldr	r3, [r3, #0]
 801370c:	685b      	ldr	r3, [r3, #4]
 801370e:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8013710:	69bb      	ldr	r3, [r7, #24]
 8013712:	f003 0304 	and.w	r3, r3, #4
 8013716:	2b00      	cmp	r3, #0
 8013718:	d002      	beq.n	8013720 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 801371a:	6878      	ldr	r0, [r7, #4]
 801371c:	f00a fc46 	bl	801dfac <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8013720:	687b      	ldr	r3, [r7, #4]
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	6859      	ldr	r1, [r3, #4]
 8013726:	687b      	ldr	r3, [r7, #4]
 8013728:	681b      	ldr	r3, [r3, #0]
 801372a:	69ba      	ldr	r2, [r7, #24]
 801372c:	430a      	orrs	r2, r1
 801372e:	605a      	str	r2, [r3, #4]
 8013730:	e000      	b.n	8013734 <HAL_PCD_IRQHandler+0x996>
      return;
 8013732:	bf00      	nop
    }
  }
}
 8013734:	3734      	adds	r7, #52	@ 0x34
 8013736:	46bd      	mov	sp, r7
 8013738:	bd90      	pop	{r4, r7, pc}

0801373a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 801373a:	b580      	push	{r7, lr}
 801373c:	b082      	sub	sp, #8
 801373e:	af00      	add	r7, sp, #0
 8013740:	6078      	str	r0, [r7, #4]
 8013742:	460b      	mov	r3, r1
 8013744:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8013746:	687b      	ldr	r3, [r7, #4]
 8013748:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 801374c:	2b01      	cmp	r3, #1
 801374e:	d101      	bne.n	8013754 <HAL_PCD_SetAddress+0x1a>
 8013750:	2302      	movs	r3, #2
 8013752:	e012      	b.n	801377a <HAL_PCD_SetAddress+0x40>
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	2201      	movs	r2, #1
 8013758:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	78fa      	ldrb	r2, [r7, #3]
 8013760:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8013762:	687b      	ldr	r3, [r7, #4]
 8013764:	681b      	ldr	r3, [r3, #0]
 8013766:	78fa      	ldrb	r2, [r7, #3]
 8013768:	4611      	mov	r1, r2
 801376a:	4618      	mov	r0, r3
 801376c:	f007 fed0 	bl	801b510 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8013770:	687b      	ldr	r3, [r7, #4]
 8013772:	2200      	movs	r2, #0
 8013774:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8013778:	2300      	movs	r3, #0
}
 801377a:	4618      	mov	r0, r3
 801377c:	3708      	adds	r7, #8
 801377e:	46bd      	mov	sp, r7
 8013780:	bd80      	pop	{r7, pc}

08013782 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8013782:	b580      	push	{r7, lr}
 8013784:	b084      	sub	sp, #16
 8013786:	af00      	add	r7, sp, #0
 8013788:	6078      	str	r0, [r7, #4]
 801378a:	4608      	mov	r0, r1
 801378c:	4611      	mov	r1, r2
 801378e:	461a      	mov	r2, r3
 8013790:	4603      	mov	r3, r0
 8013792:	70fb      	strb	r3, [r7, #3]
 8013794:	460b      	mov	r3, r1
 8013796:	803b      	strh	r3, [r7, #0]
 8013798:	4613      	mov	r3, r2
 801379a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 801379c:	2300      	movs	r3, #0
 801379e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80137a0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80137a4:	2b00      	cmp	r3, #0
 80137a6:	da0f      	bge.n	80137c8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80137a8:	78fb      	ldrb	r3, [r7, #3]
 80137aa:	f003 020f 	and.w	r2, r3, #15
 80137ae:	4613      	mov	r3, r2
 80137b0:	00db      	lsls	r3, r3, #3
 80137b2:	4413      	add	r3, r2
 80137b4:	009b      	lsls	r3, r3, #2
 80137b6:	3310      	adds	r3, #16
 80137b8:	687a      	ldr	r2, [r7, #4]
 80137ba:	4413      	add	r3, r2
 80137bc:	3304      	adds	r3, #4
 80137be:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80137c0:	68fb      	ldr	r3, [r7, #12]
 80137c2:	2201      	movs	r2, #1
 80137c4:	705a      	strb	r2, [r3, #1]
 80137c6:	e00f      	b.n	80137e8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80137c8:	78fb      	ldrb	r3, [r7, #3]
 80137ca:	f003 020f 	and.w	r2, r3, #15
 80137ce:	4613      	mov	r3, r2
 80137d0:	00db      	lsls	r3, r3, #3
 80137d2:	4413      	add	r3, r2
 80137d4:	009b      	lsls	r3, r3, #2
 80137d6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80137da:	687a      	ldr	r2, [r7, #4]
 80137dc:	4413      	add	r3, r2
 80137de:	3304      	adds	r3, #4
 80137e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80137e2:	68fb      	ldr	r3, [r7, #12]
 80137e4:	2200      	movs	r2, #0
 80137e6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80137e8:	78fb      	ldrb	r3, [r7, #3]
 80137ea:	f003 030f 	and.w	r3, r3, #15
 80137ee:	b2da      	uxtb	r2, r3
 80137f0:	68fb      	ldr	r3, [r7, #12]
 80137f2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80137f4:	883b      	ldrh	r3, [r7, #0]
 80137f6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80137fa:	68fb      	ldr	r3, [r7, #12]
 80137fc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80137fe:	68fb      	ldr	r3, [r7, #12]
 8013800:	78ba      	ldrb	r2, [r7, #2]
 8013802:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8013804:	68fb      	ldr	r3, [r7, #12]
 8013806:	785b      	ldrb	r3, [r3, #1]
 8013808:	2b00      	cmp	r3, #0
 801380a:	d004      	beq.n	8013816 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 801380c:	68fb      	ldr	r3, [r7, #12]
 801380e:	781b      	ldrb	r3, [r3, #0]
 8013810:	461a      	mov	r2, r3
 8013812:	68fb      	ldr	r3, [r7, #12]
 8013814:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8013816:	78bb      	ldrb	r3, [r7, #2]
 8013818:	2b02      	cmp	r3, #2
 801381a:	d102      	bne.n	8013822 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 801381c:	68fb      	ldr	r3, [r7, #12]
 801381e:	2200      	movs	r2, #0
 8013820:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8013822:	687b      	ldr	r3, [r7, #4]
 8013824:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8013828:	2b01      	cmp	r3, #1
 801382a:	d101      	bne.n	8013830 <HAL_PCD_EP_Open+0xae>
 801382c:	2302      	movs	r3, #2
 801382e:	e00e      	b.n	801384e <HAL_PCD_EP_Open+0xcc>
 8013830:	687b      	ldr	r3, [r7, #4]
 8013832:	2201      	movs	r2, #1
 8013834:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8013838:	687b      	ldr	r3, [r7, #4]
 801383a:	681b      	ldr	r3, [r3, #0]
 801383c:	68f9      	ldr	r1, [r7, #12]
 801383e:	4618      	mov	r0, r3
 8013840:	f007 f84a 	bl	801a8d8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8013844:	687b      	ldr	r3, [r7, #4]
 8013846:	2200      	movs	r2, #0
 8013848:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 801384c:	7afb      	ldrb	r3, [r7, #11]
}
 801384e:	4618      	mov	r0, r3
 8013850:	3710      	adds	r7, #16
 8013852:	46bd      	mov	sp, r7
 8013854:	bd80      	pop	{r7, pc}

08013856 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8013856:	b580      	push	{r7, lr}
 8013858:	b084      	sub	sp, #16
 801385a:	af00      	add	r7, sp, #0
 801385c:	6078      	str	r0, [r7, #4]
 801385e:	460b      	mov	r3, r1
 8013860:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8013862:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013866:	2b00      	cmp	r3, #0
 8013868:	da0f      	bge.n	801388a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 801386a:	78fb      	ldrb	r3, [r7, #3]
 801386c:	f003 020f 	and.w	r2, r3, #15
 8013870:	4613      	mov	r3, r2
 8013872:	00db      	lsls	r3, r3, #3
 8013874:	4413      	add	r3, r2
 8013876:	009b      	lsls	r3, r3, #2
 8013878:	3310      	adds	r3, #16
 801387a:	687a      	ldr	r2, [r7, #4]
 801387c:	4413      	add	r3, r2
 801387e:	3304      	adds	r3, #4
 8013880:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8013882:	68fb      	ldr	r3, [r7, #12]
 8013884:	2201      	movs	r2, #1
 8013886:	705a      	strb	r2, [r3, #1]
 8013888:	e00f      	b.n	80138aa <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 801388a:	78fb      	ldrb	r3, [r7, #3]
 801388c:	f003 020f 	and.w	r2, r3, #15
 8013890:	4613      	mov	r3, r2
 8013892:	00db      	lsls	r3, r3, #3
 8013894:	4413      	add	r3, r2
 8013896:	009b      	lsls	r3, r3, #2
 8013898:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 801389c:	687a      	ldr	r2, [r7, #4]
 801389e:	4413      	add	r3, r2
 80138a0:	3304      	adds	r3, #4
 80138a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80138a4:	68fb      	ldr	r3, [r7, #12]
 80138a6:	2200      	movs	r2, #0
 80138a8:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80138aa:	78fb      	ldrb	r3, [r7, #3]
 80138ac:	f003 030f 	and.w	r3, r3, #15
 80138b0:	b2da      	uxtb	r2, r3
 80138b2:	68fb      	ldr	r3, [r7, #12]
 80138b4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80138b6:	687b      	ldr	r3, [r7, #4]
 80138b8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80138bc:	2b01      	cmp	r3, #1
 80138be:	d101      	bne.n	80138c4 <HAL_PCD_EP_Close+0x6e>
 80138c0:	2302      	movs	r3, #2
 80138c2:	e00e      	b.n	80138e2 <HAL_PCD_EP_Close+0x8c>
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	2201      	movs	r2, #1
 80138c8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	681b      	ldr	r3, [r3, #0]
 80138d0:	68f9      	ldr	r1, [r7, #12]
 80138d2:	4618      	mov	r0, r3
 80138d4:	f007 f888 	bl	801a9e8 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80138d8:	687b      	ldr	r3, [r7, #4]
 80138da:	2200      	movs	r2, #0
 80138dc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80138e0:	2300      	movs	r3, #0
}
 80138e2:	4618      	mov	r0, r3
 80138e4:	3710      	adds	r7, #16
 80138e6:	46bd      	mov	sp, r7
 80138e8:	bd80      	pop	{r7, pc}

080138ea <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80138ea:	b580      	push	{r7, lr}
 80138ec:	b086      	sub	sp, #24
 80138ee:	af00      	add	r7, sp, #0
 80138f0:	60f8      	str	r0, [r7, #12]
 80138f2:	607a      	str	r2, [r7, #4]
 80138f4:	603b      	str	r3, [r7, #0]
 80138f6:	460b      	mov	r3, r1
 80138f8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80138fa:	7afb      	ldrb	r3, [r7, #11]
 80138fc:	f003 020f 	and.w	r2, r3, #15
 8013900:	4613      	mov	r3, r2
 8013902:	00db      	lsls	r3, r3, #3
 8013904:	4413      	add	r3, r2
 8013906:	009b      	lsls	r3, r3, #2
 8013908:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 801390c:	68fa      	ldr	r2, [r7, #12]
 801390e:	4413      	add	r3, r2
 8013910:	3304      	adds	r3, #4
 8013912:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8013914:	697b      	ldr	r3, [r7, #20]
 8013916:	687a      	ldr	r2, [r7, #4]
 8013918:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 801391a:	697b      	ldr	r3, [r7, #20]
 801391c:	683a      	ldr	r2, [r7, #0]
 801391e:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8013920:	697b      	ldr	r3, [r7, #20]
 8013922:	2200      	movs	r2, #0
 8013924:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8013926:	697b      	ldr	r3, [r7, #20]
 8013928:	2200      	movs	r2, #0
 801392a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 801392c:	7afb      	ldrb	r3, [r7, #11]
 801392e:	f003 030f 	and.w	r3, r3, #15
 8013932:	b2da      	uxtb	r2, r3
 8013934:	697b      	ldr	r3, [r7, #20]
 8013936:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8013938:	68fb      	ldr	r3, [r7, #12]
 801393a:	799b      	ldrb	r3, [r3, #6]
 801393c:	2b01      	cmp	r3, #1
 801393e:	d102      	bne.n	8013946 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8013940:	687a      	ldr	r2, [r7, #4]
 8013942:	697b      	ldr	r3, [r7, #20]
 8013944:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8013946:	68fb      	ldr	r3, [r7, #12]
 8013948:	6818      	ldr	r0, [r3, #0]
 801394a:	68fb      	ldr	r3, [r7, #12]
 801394c:	799b      	ldrb	r3, [r3, #6]
 801394e:	461a      	mov	r2, r3
 8013950:	6979      	ldr	r1, [r7, #20]
 8013952:	f007 f925 	bl	801aba0 <USB_EPStartXfer>

  return HAL_OK;
 8013956:	2300      	movs	r3, #0
}
 8013958:	4618      	mov	r0, r3
 801395a:	3718      	adds	r7, #24
 801395c:	46bd      	mov	sp, r7
 801395e:	bd80      	pop	{r7, pc}

08013960 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8013960:	b480      	push	{r7}
 8013962:	b083      	sub	sp, #12
 8013964:	af00      	add	r7, sp, #0
 8013966:	6078      	str	r0, [r7, #4]
 8013968:	460b      	mov	r3, r1
 801396a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 801396c:	78fb      	ldrb	r3, [r7, #3]
 801396e:	f003 020f 	and.w	r2, r3, #15
 8013972:	6879      	ldr	r1, [r7, #4]
 8013974:	4613      	mov	r3, r2
 8013976:	00db      	lsls	r3, r3, #3
 8013978:	4413      	add	r3, r2
 801397a:	009b      	lsls	r3, r3, #2
 801397c:	440b      	add	r3, r1
 801397e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8013982:	681b      	ldr	r3, [r3, #0]
}
 8013984:	4618      	mov	r0, r3
 8013986:	370c      	adds	r7, #12
 8013988:	46bd      	mov	sp, r7
 801398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801398e:	4770      	bx	lr

08013990 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8013990:	b580      	push	{r7, lr}
 8013992:	b086      	sub	sp, #24
 8013994:	af00      	add	r7, sp, #0
 8013996:	60f8      	str	r0, [r7, #12]
 8013998:	607a      	str	r2, [r7, #4]
 801399a:	603b      	str	r3, [r7, #0]
 801399c:	460b      	mov	r3, r1
 801399e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80139a0:	7afb      	ldrb	r3, [r7, #11]
 80139a2:	f003 020f 	and.w	r2, r3, #15
 80139a6:	4613      	mov	r3, r2
 80139a8:	00db      	lsls	r3, r3, #3
 80139aa:	4413      	add	r3, r2
 80139ac:	009b      	lsls	r3, r3, #2
 80139ae:	3310      	adds	r3, #16
 80139b0:	68fa      	ldr	r2, [r7, #12]
 80139b2:	4413      	add	r3, r2
 80139b4:	3304      	adds	r3, #4
 80139b6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80139b8:	697b      	ldr	r3, [r7, #20]
 80139ba:	687a      	ldr	r2, [r7, #4]
 80139bc:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80139be:	697b      	ldr	r3, [r7, #20]
 80139c0:	683a      	ldr	r2, [r7, #0]
 80139c2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80139c4:	697b      	ldr	r3, [r7, #20]
 80139c6:	2200      	movs	r2, #0
 80139c8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80139ca:	697b      	ldr	r3, [r7, #20]
 80139cc:	2201      	movs	r2, #1
 80139ce:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80139d0:	7afb      	ldrb	r3, [r7, #11]
 80139d2:	f003 030f 	and.w	r3, r3, #15
 80139d6:	b2da      	uxtb	r2, r3
 80139d8:	697b      	ldr	r3, [r7, #20]
 80139da:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80139dc:	68fb      	ldr	r3, [r7, #12]
 80139de:	799b      	ldrb	r3, [r3, #6]
 80139e0:	2b01      	cmp	r3, #1
 80139e2:	d102      	bne.n	80139ea <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80139e4:	687a      	ldr	r2, [r7, #4]
 80139e6:	697b      	ldr	r3, [r7, #20]
 80139e8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80139ea:	68fb      	ldr	r3, [r7, #12]
 80139ec:	6818      	ldr	r0, [r3, #0]
 80139ee:	68fb      	ldr	r3, [r7, #12]
 80139f0:	799b      	ldrb	r3, [r3, #6]
 80139f2:	461a      	mov	r2, r3
 80139f4:	6979      	ldr	r1, [r7, #20]
 80139f6:	f007 f8d3 	bl	801aba0 <USB_EPStartXfer>

  return HAL_OK;
 80139fa:	2300      	movs	r3, #0
}
 80139fc:	4618      	mov	r0, r3
 80139fe:	3718      	adds	r7, #24
 8013a00:	46bd      	mov	sp, r7
 8013a02:	bd80      	pop	{r7, pc}

08013a04 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8013a04:	b580      	push	{r7, lr}
 8013a06:	b084      	sub	sp, #16
 8013a08:	af00      	add	r7, sp, #0
 8013a0a:	6078      	str	r0, [r7, #4]
 8013a0c:	460b      	mov	r3, r1
 8013a0e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8013a10:	78fb      	ldrb	r3, [r7, #3]
 8013a12:	f003 030f 	and.w	r3, r3, #15
 8013a16:	687a      	ldr	r2, [r7, #4]
 8013a18:	7912      	ldrb	r2, [r2, #4]
 8013a1a:	4293      	cmp	r3, r2
 8013a1c:	d901      	bls.n	8013a22 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8013a1e:	2301      	movs	r3, #1
 8013a20:	e04f      	b.n	8013ac2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8013a22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013a26:	2b00      	cmp	r3, #0
 8013a28:	da0f      	bge.n	8013a4a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013a2a:	78fb      	ldrb	r3, [r7, #3]
 8013a2c:	f003 020f 	and.w	r2, r3, #15
 8013a30:	4613      	mov	r3, r2
 8013a32:	00db      	lsls	r3, r3, #3
 8013a34:	4413      	add	r3, r2
 8013a36:	009b      	lsls	r3, r3, #2
 8013a38:	3310      	adds	r3, #16
 8013a3a:	687a      	ldr	r2, [r7, #4]
 8013a3c:	4413      	add	r3, r2
 8013a3e:	3304      	adds	r3, #4
 8013a40:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8013a42:	68fb      	ldr	r3, [r7, #12]
 8013a44:	2201      	movs	r2, #1
 8013a46:	705a      	strb	r2, [r3, #1]
 8013a48:	e00d      	b.n	8013a66 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8013a4a:	78fa      	ldrb	r2, [r7, #3]
 8013a4c:	4613      	mov	r3, r2
 8013a4e:	00db      	lsls	r3, r3, #3
 8013a50:	4413      	add	r3, r2
 8013a52:	009b      	lsls	r3, r3, #2
 8013a54:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8013a58:	687a      	ldr	r2, [r7, #4]
 8013a5a:	4413      	add	r3, r2
 8013a5c:	3304      	adds	r3, #4
 8013a5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8013a60:	68fb      	ldr	r3, [r7, #12]
 8013a62:	2200      	movs	r2, #0
 8013a64:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8013a66:	68fb      	ldr	r3, [r7, #12]
 8013a68:	2201      	movs	r2, #1
 8013a6a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013a6c:	78fb      	ldrb	r3, [r7, #3]
 8013a6e:	f003 030f 	and.w	r3, r3, #15
 8013a72:	b2da      	uxtb	r2, r3
 8013a74:	68fb      	ldr	r3, [r7, #12]
 8013a76:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8013a78:	687b      	ldr	r3, [r7, #4]
 8013a7a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8013a7e:	2b01      	cmp	r3, #1
 8013a80:	d101      	bne.n	8013a86 <HAL_PCD_EP_SetStall+0x82>
 8013a82:	2302      	movs	r3, #2
 8013a84:	e01d      	b.n	8013ac2 <HAL_PCD_EP_SetStall+0xbe>
 8013a86:	687b      	ldr	r3, [r7, #4]
 8013a88:	2201      	movs	r2, #1
 8013a8a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8013a8e:	687b      	ldr	r3, [r7, #4]
 8013a90:	681b      	ldr	r3, [r3, #0]
 8013a92:	68f9      	ldr	r1, [r7, #12]
 8013a94:	4618      	mov	r0, r3
 8013a96:	f007 fc67 	bl	801b368 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8013a9a:	78fb      	ldrb	r3, [r7, #3]
 8013a9c:	f003 030f 	and.w	r3, r3, #15
 8013aa0:	2b00      	cmp	r3, #0
 8013aa2:	d109      	bne.n	8013ab8 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	6818      	ldr	r0, [r3, #0]
 8013aa8:	687b      	ldr	r3, [r7, #4]
 8013aaa:	7999      	ldrb	r1, [r3, #6]
 8013aac:	687b      	ldr	r3, [r7, #4]
 8013aae:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8013ab2:	461a      	mov	r2, r3
 8013ab4:	f007 fe5a 	bl	801b76c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8013ab8:	687b      	ldr	r3, [r7, #4]
 8013aba:	2200      	movs	r2, #0
 8013abc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8013ac0:	2300      	movs	r3, #0
}
 8013ac2:	4618      	mov	r0, r3
 8013ac4:	3710      	adds	r7, #16
 8013ac6:	46bd      	mov	sp, r7
 8013ac8:	bd80      	pop	{r7, pc}

08013aca <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8013aca:	b580      	push	{r7, lr}
 8013acc:	b084      	sub	sp, #16
 8013ace:	af00      	add	r7, sp, #0
 8013ad0:	6078      	str	r0, [r7, #4]
 8013ad2:	460b      	mov	r3, r1
 8013ad4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8013ad6:	78fb      	ldrb	r3, [r7, #3]
 8013ad8:	f003 030f 	and.w	r3, r3, #15
 8013adc:	687a      	ldr	r2, [r7, #4]
 8013ade:	7912      	ldrb	r2, [r2, #4]
 8013ae0:	4293      	cmp	r3, r2
 8013ae2:	d901      	bls.n	8013ae8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8013ae4:	2301      	movs	r3, #1
 8013ae6:	e042      	b.n	8013b6e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8013ae8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013aec:	2b00      	cmp	r3, #0
 8013aee:	da0f      	bge.n	8013b10 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013af0:	78fb      	ldrb	r3, [r7, #3]
 8013af2:	f003 020f 	and.w	r2, r3, #15
 8013af6:	4613      	mov	r3, r2
 8013af8:	00db      	lsls	r3, r3, #3
 8013afa:	4413      	add	r3, r2
 8013afc:	009b      	lsls	r3, r3, #2
 8013afe:	3310      	adds	r3, #16
 8013b00:	687a      	ldr	r2, [r7, #4]
 8013b02:	4413      	add	r3, r2
 8013b04:	3304      	adds	r3, #4
 8013b06:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8013b08:	68fb      	ldr	r3, [r7, #12]
 8013b0a:	2201      	movs	r2, #1
 8013b0c:	705a      	strb	r2, [r3, #1]
 8013b0e:	e00f      	b.n	8013b30 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8013b10:	78fb      	ldrb	r3, [r7, #3]
 8013b12:	f003 020f 	and.w	r2, r3, #15
 8013b16:	4613      	mov	r3, r2
 8013b18:	00db      	lsls	r3, r3, #3
 8013b1a:	4413      	add	r3, r2
 8013b1c:	009b      	lsls	r3, r3, #2
 8013b1e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8013b22:	687a      	ldr	r2, [r7, #4]
 8013b24:	4413      	add	r3, r2
 8013b26:	3304      	adds	r3, #4
 8013b28:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8013b2a:	68fb      	ldr	r3, [r7, #12]
 8013b2c:	2200      	movs	r2, #0
 8013b2e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8013b30:	68fb      	ldr	r3, [r7, #12]
 8013b32:	2200      	movs	r2, #0
 8013b34:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8013b36:	78fb      	ldrb	r3, [r7, #3]
 8013b38:	f003 030f 	and.w	r3, r3, #15
 8013b3c:	b2da      	uxtb	r2, r3
 8013b3e:	68fb      	ldr	r3, [r7, #12]
 8013b40:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8013b42:	687b      	ldr	r3, [r7, #4]
 8013b44:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8013b48:	2b01      	cmp	r3, #1
 8013b4a:	d101      	bne.n	8013b50 <HAL_PCD_EP_ClrStall+0x86>
 8013b4c:	2302      	movs	r3, #2
 8013b4e:	e00e      	b.n	8013b6e <HAL_PCD_EP_ClrStall+0xa4>
 8013b50:	687b      	ldr	r3, [r7, #4]
 8013b52:	2201      	movs	r2, #1
 8013b54:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	681b      	ldr	r3, [r3, #0]
 8013b5c:	68f9      	ldr	r1, [r7, #12]
 8013b5e:	4618      	mov	r0, r3
 8013b60:	f007 fc70 	bl	801b444 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8013b64:	687b      	ldr	r3, [r7, #4]
 8013b66:	2200      	movs	r2, #0
 8013b68:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8013b6c:	2300      	movs	r3, #0
}
 8013b6e:	4618      	mov	r0, r3
 8013b70:	3710      	adds	r7, #16
 8013b72:	46bd      	mov	sp, r7
 8013b74:	bd80      	pop	{r7, pc}

08013b76 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8013b76:	b580      	push	{r7, lr}
 8013b78:	b084      	sub	sp, #16
 8013b7a:	af00      	add	r7, sp, #0
 8013b7c:	6078      	str	r0, [r7, #4]
 8013b7e:	460b      	mov	r3, r1
 8013b80:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8013b82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8013b86:	2b00      	cmp	r3, #0
 8013b88:	da0c      	bge.n	8013ba4 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8013b8a:	78fb      	ldrb	r3, [r7, #3]
 8013b8c:	f003 020f 	and.w	r2, r3, #15
 8013b90:	4613      	mov	r3, r2
 8013b92:	00db      	lsls	r3, r3, #3
 8013b94:	4413      	add	r3, r2
 8013b96:	009b      	lsls	r3, r3, #2
 8013b98:	3310      	adds	r3, #16
 8013b9a:	687a      	ldr	r2, [r7, #4]
 8013b9c:	4413      	add	r3, r2
 8013b9e:	3304      	adds	r3, #4
 8013ba0:	60fb      	str	r3, [r7, #12]
 8013ba2:	e00c      	b.n	8013bbe <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8013ba4:	78fb      	ldrb	r3, [r7, #3]
 8013ba6:	f003 020f 	and.w	r2, r3, #15
 8013baa:	4613      	mov	r3, r2
 8013bac:	00db      	lsls	r3, r3, #3
 8013bae:	4413      	add	r3, r2
 8013bb0:	009b      	lsls	r3, r3, #2
 8013bb2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8013bb6:	687a      	ldr	r2, [r7, #4]
 8013bb8:	4413      	add	r3, r2
 8013bba:	3304      	adds	r3, #4
 8013bbc:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8013bbe:	687b      	ldr	r3, [r7, #4]
 8013bc0:	681b      	ldr	r3, [r3, #0]
 8013bc2:	68f9      	ldr	r1, [r7, #12]
 8013bc4:	4618      	mov	r0, r3
 8013bc6:	f007 fa8f 	bl	801b0e8 <USB_EPStopXfer>
 8013bca:	4603      	mov	r3, r0
 8013bcc:	72fb      	strb	r3, [r7, #11]

  return ret;
 8013bce:	7afb      	ldrb	r3, [r7, #11]
}
 8013bd0:	4618      	mov	r0, r3
 8013bd2:	3710      	adds	r7, #16
 8013bd4:	46bd      	mov	sp, r7
 8013bd6:	bd80      	pop	{r7, pc}

08013bd8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8013bd8:	b580      	push	{r7, lr}
 8013bda:	b08a      	sub	sp, #40	@ 0x28
 8013bdc:	af02      	add	r7, sp, #8
 8013bde:	6078      	str	r0, [r7, #4]
 8013be0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8013be2:	687b      	ldr	r3, [r7, #4]
 8013be4:	681b      	ldr	r3, [r3, #0]
 8013be6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013be8:	697b      	ldr	r3, [r7, #20]
 8013bea:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8013bec:	683a      	ldr	r2, [r7, #0]
 8013bee:	4613      	mov	r3, r2
 8013bf0:	00db      	lsls	r3, r3, #3
 8013bf2:	4413      	add	r3, r2
 8013bf4:	009b      	lsls	r3, r3, #2
 8013bf6:	3310      	adds	r3, #16
 8013bf8:	687a      	ldr	r2, [r7, #4]
 8013bfa:	4413      	add	r3, r2
 8013bfc:	3304      	adds	r3, #4
 8013bfe:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8013c00:	68fb      	ldr	r3, [r7, #12]
 8013c02:	695a      	ldr	r2, [r3, #20]
 8013c04:	68fb      	ldr	r3, [r7, #12]
 8013c06:	691b      	ldr	r3, [r3, #16]
 8013c08:	429a      	cmp	r2, r3
 8013c0a:	d901      	bls.n	8013c10 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8013c0c:	2301      	movs	r3, #1
 8013c0e:	e06b      	b.n	8013ce8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8013c10:	68fb      	ldr	r3, [r7, #12]
 8013c12:	691a      	ldr	r2, [r3, #16]
 8013c14:	68fb      	ldr	r3, [r7, #12]
 8013c16:	695b      	ldr	r3, [r3, #20]
 8013c18:	1ad3      	subs	r3, r2, r3
 8013c1a:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8013c1c:	68fb      	ldr	r3, [r7, #12]
 8013c1e:	689b      	ldr	r3, [r3, #8]
 8013c20:	69fa      	ldr	r2, [r7, #28]
 8013c22:	429a      	cmp	r2, r3
 8013c24:	d902      	bls.n	8013c2c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8013c26:	68fb      	ldr	r3, [r7, #12]
 8013c28:	689b      	ldr	r3, [r3, #8]
 8013c2a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8013c2c:	69fb      	ldr	r3, [r7, #28]
 8013c2e:	3303      	adds	r3, #3
 8013c30:	089b      	lsrs	r3, r3, #2
 8013c32:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8013c34:	e02a      	b.n	8013c8c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8013c36:	68fb      	ldr	r3, [r7, #12]
 8013c38:	691a      	ldr	r2, [r3, #16]
 8013c3a:	68fb      	ldr	r3, [r7, #12]
 8013c3c:	695b      	ldr	r3, [r3, #20]
 8013c3e:	1ad3      	subs	r3, r2, r3
 8013c40:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8013c42:	68fb      	ldr	r3, [r7, #12]
 8013c44:	689b      	ldr	r3, [r3, #8]
 8013c46:	69fa      	ldr	r2, [r7, #28]
 8013c48:	429a      	cmp	r2, r3
 8013c4a:	d902      	bls.n	8013c52 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8013c4c:	68fb      	ldr	r3, [r7, #12]
 8013c4e:	689b      	ldr	r3, [r3, #8]
 8013c50:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8013c52:	69fb      	ldr	r3, [r7, #28]
 8013c54:	3303      	adds	r3, #3
 8013c56:	089b      	lsrs	r3, r3, #2
 8013c58:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8013c5a:	68fb      	ldr	r3, [r7, #12]
 8013c5c:	68d9      	ldr	r1, [r3, #12]
 8013c5e:	683b      	ldr	r3, [r7, #0]
 8013c60:	b2da      	uxtb	r2, r3
 8013c62:	69fb      	ldr	r3, [r7, #28]
 8013c64:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8013c6a:	9300      	str	r3, [sp, #0]
 8013c6c:	4603      	mov	r3, r0
 8013c6e:	6978      	ldr	r0, [r7, #20]
 8013c70:	f007 fae4 	bl	801b23c <USB_WritePacket>

    ep->xfer_buff  += len;
 8013c74:	68fb      	ldr	r3, [r7, #12]
 8013c76:	68da      	ldr	r2, [r3, #12]
 8013c78:	69fb      	ldr	r3, [r7, #28]
 8013c7a:	441a      	add	r2, r3
 8013c7c:	68fb      	ldr	r3, [r7, #12]
 8013c7e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8013c80:	68fb      	ldr	r3, [r7, #12]
 8013c82:	695a      	ldr	r2, [r3, #20]
 8013c84:	69fb      	ldr	r3, [r7, #28]
 8013c86:	441a      	add	r2, r3
 8013c88:	68fb      	ldr	r3, [r7, #12]
 8013c8a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8013c8c:	683b      	ldr	r3, [r7, #0]
 8013c8e:	015a      	lsls	r2, r3, #5
 8013c90:	693b      	ldr	r3, [r7, #16]
 8013c92:	4413      	add	r3, r2
 8013c94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8013c98:	699b      	ldr	r3, [r3, #24]
 8013c9a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8013c9c:	69ba      	ldr	r2, [r7, #24]
 8013c9e:	429a      	cmp	r2, r3
 8013ca0:	d809      	bhi.n	8013cb6 <PCD_WriteEmptyTxFifo+0xde>
 8013ca2:	68fb      	ldr	r3, [r7, #12]
 8013ca4:	695a      	ldr	r2, [r3, #20]
 8013ca6:	68fb      	ldr	r3, [r7, #12]
 8013ca8:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8013caa:	429a      	cmp	r2, r3
 8013cac:	d203      	bcs.n	8013cb6 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8013cae:	68fb      	ldr	r3, [r7, #12]
 8013cb0:	691b      	ldr	r3, [r3, #16]
 8013cb2:	2b00      	cmp	r3, #0
 8013cb4:	d1bf      	bne.n	8013c36 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8013cb6:	68fb      	ldr	r3, [r7, #12]
 8013cb8:	691a      	ldr	r2, [r3, #16]
 8013cba:	68fb      	ldr	r3, [r7, #12]
 8013cbc:	695b      	ldr	r3, [r3, #20]
 8013cbe:	429a      	cmp	r2, r3
 8013cc0:	d811      	bhi.n	8013ce6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8013cc2:	683b      	ldr	r3, [r7, #0]
 8013cc4:	f003 030f 	and.w	r3, r3, #15
 8013cc8:	2201      	movs	r2, #1
 8013cca:	fa02 f303 	lsl.w	r3, r2, r3
 8013cce:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8013cd0:	693b      	ldr	r3, [r7, #16]
 8013cd2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8013cd6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8013cd8:	68bb      	ldr	r3, [r7, #8]
 8013cda:	43db      	mvns	r3, r3
 8013cdc:	6939      	ldr	r1, [r7, #16]
 8013cde:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8013ce2:	4013      	ands	r3, r2
 8013ce4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8013ce6:	2300      	movs	r3, #0
}
 8013ce8:	4618      	mov	r0, r3
 8013cea:	3720      	adds	r7, #32
 8013cec:	46bd      	mov	sp, r7
 8013cee:	bd80      	pop	{r7, pc}

08013cf0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8013cf0:	b580      	push	{r7, lr}
 8013cf2:	b088      	sub	sp, #32
 8013cf4:	af00      	add	r7, sp, #0
 8013cf6:	6078      	str	r0, [r7, #4]
 8013cf8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8013cfa:	687b      	ldr	r3, [r7, #4]
 8013cfc:	681b      	ldr	r3, [r3, #0]
 8013cfe:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013d00:	69fb      	ldr	r3, [r7, #28]
 8013d02:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8013d04:	69fb      	ldr	r3, [r7, #28]
 8013d06:	333c      	adds	r3, #60	@ 0x3c
 8013d08:	3304      	adds	r3, #4
 8013d0a:	681b      	ldr	r3, [r3, #0]
 8013d0c:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8013d0e:	683b      	ldr	r3, [r7, #0]
 8013d10:	015a      	lsls	r2, r3, #5
 8013d12:	69bb      	ldr	r3, [r7, #24]
 8013d14:	4413      	add	r3, r2
 8013d16:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013d1a:	689b      	ldr	r3, [r3, #8]
 8013d1c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	799b      	ldrb	r3, [r3, #6]
 8013d22:	2b01      	cmp	r3, #1
 8013d24:	d17b      	bne.n	8013e1e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8013d26:	693b      	ldr	r3, [r7, #16]
 8013d28:	f003 0308 	and.w	r3, r3, #8
 8013d2c:	2b00      	cmp	r3, #0
 8013d2e:	d015      	beq.n	8013d5c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8013d30:	697b      	ldr	r3, [r7, #20]
 8013d32:	4a61      	ldr	r2, [pc, #388]	@ (8013eb8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8013d34:	4293      	cmp	r3, r2
 8013d36:	f240 80b9 	bls.w	8013eac <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8013d3a:	693b      	ldr	r3, [r7, #16]
 8013d3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8013d40:	2b00      	cmp	r3, #0
 8013d42:	f000 80b3 	beq.w	8013eac <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8013d46:	683b      	ldr	r3, [r7, #0]
 8013d48:	015a      	lsls	r2, r3, #5
 8013d4a:	69bb      	ldr	r3, [r7, #24]
 8013d4c:	4413      	add	r3, r2
 8013d4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013d52:	461a      	mov	r2, r3
 8013d54:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013d58:	6093      	str	r3, [r2, #8]
 8013d5a:	e0a7      	b.n	8013eac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8013d5c:	693b      	ldr	r3, [r7, #16]
 8013d5e:	f003 0320 	and.w	r3, r3, #32
 8013d62:	2b00      	cmp	r3, #0
 8013d64:	d009      	beq.n	8013d7a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8013d66:	683b      	ldr	r3, [r7, #0]
 8013d68:	015a      	lsls	r2, r3, #5
 8013d6a:	69bb      	ldr	r3, [r7, #24]
 8013d6c:	4413      	add	r3, r2
 8013d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013d72:	461a      	mov	r2, r3
 8013d74:	2320      	movs	r3, #32
 8013d76:	6093      	str	r3, [r2, #8]
 8013d78:	e098      	b.n	8013eac <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8013d7a:	693b      	ldr	r3, [r7, #16]
 8013d7c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8013d80:	2b00      	cmp	r3, #0
 8013d82:	f040 8093 	bne.w	8013eac <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8013d86:	697b      	ldr	r3, [r7, #20]
 8013d88:	4a4b      	ldr	r2, [pc, #300]	@ (8013eb8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8013d8a:	4293      	cmp	r3, r2
 8013d8c:	d90f      	bls.n	8013dae <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8013d8e:	693b      	ldr	r3, [r7, #16]
 8013d90:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8013d94:	2b00      	cmp	r3, #0
 8013d96:	d00a      	beq.n	8013dae <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8013d98:	683b      	ldr	r3, [r7, #0]
 8013d9a:	015a      	lsls	r2, r3, #5
 8013d9c:	69bb      	ldr	r3, [r7, #24]
 8013d9e:	4413      	add	r3, r2
 8013da0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013da4:	461a      	mov	r2, r3
 8013da6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013daa:	6093      	str	r3, [r2, #8]
 8013dac:	e07e      	b.n	8013eac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8013dae:	683a      	ldr	r2, [r7, #0]
 8013db0:	4613      	mov	r3, r2
 8013db2:	00db      	lsls	r3, r3, #3
 8013db4:	4413      	add	r3, r2
 8013db6:	009b      	lsls	r3, r3, #2
 8013db8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8013dbc:	687a      	ldr	r2, [r7, #4]
 8013dbe:	4413      	add	r3, r2
 8013dc0:	3304      	adds	r3, #4
 8013dc2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8013dc4:	68fb      	ldr	r3, [r7, #12]
 8013dc6:	6a1a      	ldr	r2, [r3, #32]
 8013dc8:	683b      	ldr	r3, [r7, #0]
 8013dca:	0159      	lsls	r1, r3, #5
 8013dcc:	69bb      	ldr	r3, [r7, #24]
 8013dce:	440b      	add	r3, r1
 8013dd0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013dd4:	691b      	ldr	r3, [r3, #16]
 8013dd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8013dda:	1ad2      	subs	r2, r2, r3
 8013ddc:	68fb      	ldr	r3, [r7, #12]
 8013dde:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8013de0:	683b      	ldr	r3, [r7, #0]
 8013de2:	2b00      	cmp	r3, #0
 8013de4:	d114      	bne.n	8013e10 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8013de6:	68fb      	ldr	r3, [r7, #12]
 8013de8:	691b      	ldr	r3, [r3, #16]
 8013dea:	2b00      	cmp	r3, #0
 8013dec:	d109      	bne.n	8013e02 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8013dee:	687b      	ldr	r3, [r7, #4]
 8013df0:	6818      	ldr	r0, [r3, #0]
 8013df2:	687b      	ldr	r3, [r7, #4]
 8013df4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8013df8:	461a      	mov	r2, r3
 8013dfa:	2101      	movs	r1, #1
 8013dfc:	f007 fcb6 	bl	801b76c <USB_EP0_OutStart>
 8013e00:	e006      	b.n	8013e10 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8013e02:	68fb      	ldr	r3, [r7, #12]
 8013e04:	68da      	ldr	r2, [r3, #12]
 8013e06:	68fb      	ldr	r3, [r7, #12]
 8013e08:	695b      	ldr	r3, [r3, #20]
 8013e0a:	441a      	add	r2, r3
 8013e0c:	68fb      	ldr	r3, [r7, #12]
 8013e0e:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8013e10:	683b      	ldr	r3, [r7, #0]
 8013e12:	b2db      	uxtb	r3, r3
 8013e14:	4619      	mov	r1, r3
 8013e16:	6878      	ldr	r0, [r7, #4]
 8013e18:	f009 fff6 	bl	801de08 <HAL_PCD_DataOutStageCallback>
 8013e1c:	e046      	b.n	8013eac <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8013e1e:	697b      	ldr	r3, [r7, #20]
 8013e20:	4a26      	ldr	r2, [pc, #152]	@ (8013ebc <PCD_EP_OutXfrComplete_int+0x1cc>)
 8013e22:	4293      	cmp	r3, r2
 8013e24:	d124      	bne.n	8013e70 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8013e26:	693b      	ldr	r3, [r7, #16]
 8013e28:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8013e2c:	2b00      	cmp	r3, #0
 8013e2e:	d00a      	beq.n	8013e46 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8013e30:	683b      	ldr	r3, [r7, #0]
 8013e32:	015a      	lsls	r2, r3, #5
 8013e34:	69bb      	ldr	r3, [r7, #24]
 8013e36:	4413      	add	r3, r2
 8013e38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013e3c:	461a      	mov	r2, r3
 8013e3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013e42:	6093      	str	r3, [r2, #8]
 8013e44:	e032      	b.n	8013eac <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8013e46:	693b      	ldr	r3, [r7, #16]
 8013e48:	f003 0320 	and.w	r3, r3, #32
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	d008      	beq.n	8013e62 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8013e50:	683b      	ldr	r3, [r7, #0]
 8013e52:	015a      	lsls	r2, r3, #5
 8013e54:	69bb      	ldr	r3, [r7, #24]
 8013e56:	4413      	add	r3, r2
 8013e58:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013e5c:	461a      	mov	r2, r3
 8013e5e:	2320      	movs	r3, #32
 8013e60:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8013e62:	683b      	ldr	r3, [r7, #0]
 8013e64:	b2db      	uxtb	r3, r3
 8013e66:	4619      	mov	r1, r3
 8013e68:	6878      	ldr	r0, [r7, #4]
 8013e6a:	f009 ffcd 	bl	801de08 <HAL_PCD_DataOutStageCallback>
 8013e6e:	e01d      	b.n	8013eac <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8013e70:	683b      	ldr	r3, [r7, #0]
 8013e72:	2b00      	cmp	r3, #0
 8013e74:	d114      	bne.n	8013ea0 <PCD_EP_OutXfrComplete_int+0x1b0>
 8013e76:	6879      	ldr	r1, [r7, #4]
 8013e78:	683a      	ldr	r2, [r7, #0]
 8013e7a:	4613      	mov	r3, r2
 8013e7c:	00db      	lsls	r3, r3, #3
 8013e7e:	4413      	add	r3, r2
 8013e80:	009b      	lsls	r3, r3, #2
 8013e82:	440b      	add	r3, r1
 8013e84:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8013e88:	681b      	ldr	r3, [r3, #0]
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	d108      	bne.n	8013ea0 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8013e8e:	687b      	ldr	r3, [r7, #4]
 8013e90:	6818      	ldr	r0, [r3, #0]
 8013e92:	687b      	ldr	r3, [r7, #4]
 8013e94:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8013e98:	461a      	mov	r2, r3
 8013e9a:	2100      	movs	r1, #0
 8013e9c:	f007 fc66 	bl	801b76c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8013ea0:	683b      	ldr	r3, [r7, #0]
 8013ea2:	b2db      	uxtb	r3, r3
 8013ea4:	4619      	mov	r1, r3
 8013ea6:	6878      	ldr	r0, [r7, #4]
 8013ea8:	f009 ffae 	bl	801de08 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8013eac:	2300      	movs	r3, #0
}
 8013eae:	4618      	mov	r0, r3
 8013eb0:	3720      	adds	r7, #32
 8013eb2:	46bd      	mov	sp, r7
 8013eb4:	bd80      	pop	{r7, pc}
 8013eb6:	bf00      	nop
 8013eb8:	4f54300a 	.word	0x4f54300a
 8013ebc:	4f54310a 	.word	0x4f54310a

08013ec0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8013ec0:	b580      	push	{r7, lr}
 8013ec2:	b086      	sub	sp, #24
 8013ec4:	af00      	add	r7, sp, #0
 8013ec6:	6078      	str	r0, [r7, #4]
 8013ec8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8013eca:	687b      	ldr	r3, [r7, #4]
 8013ecc:	681b      	ldr	r3, [r3, #0]
 8013ece:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8013ed0:	697b      	ldr	r3, [r7, #20]
 8013ed2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8013ed4:	697b      	ldr	r3, [r7, #20]
 8013ed6:	333c      	adds	r3, #60	@ 0x3c
 8013ed8:	3304      	adds	r3, #4
 8013eda:	681b      	ldr	r3, [r3, #0]
 8013edc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8013ede:	683b      	ldr	r3, [r7, #0]
 8013ee0:	015a      	lsls	r2, r3, #5
 8013ee2:	693b      	ldr	r3, [r7, #16]
 8013ee4:	4413      	add	r3, r2
 8013ee6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013eea:	689b      	ldr	r3, [r3, #8]
 8013eec:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8013eee:	68fb      	ldr	r3, [r7, #12]
 8013ef0:	4a15      	ldr	r2, [pc, #84]	@ (8013f48 <PCD_EP_OutSetupPacket_int+0x88>)
 8013ef2:	4293      	cmp	r3, r2
 8013ef4:	d90e      	bls.n	8013f14 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8013ef6:	68bb      	ldr	r3, [r7, #8]
 8013ef8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8013efc:	2b00      	cmp	r3, #0
 8013efe:	d009      	beq.n	8013f14 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8013f00:	683b      	ldr	r3, [r7, #0]
 8013f02:	015a      	lsls	r2, r3, #5
 8013f04:	693b      	ldr	r3, [r7, #16]
 8013f06:	4413      	add	r3, r2
 8013f08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8013f0c:	461a      	mov	r2, r3
 8013f0e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013f12:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8013f14:	6878      	ldr	r0, [r7, #4]
 8013f16:	f009 ff65 	bl	801dde4 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8013f1a:	68fb      	ldr	r3, [r7, #12]
 8013f1c:	4a0a      	ldr	r2, [pc, #40]	@ (8013f48 <PCD_EP_OutSetupPacket_int+0x88>)
 8013f1e:	4293      	cmp	r3, r2
 8013f20:	d90c      	bls.n	8013f3c <PCD_EP_OutSetupPacket_int+0x7c>
 8013f22:	687b      	ldr	r3, [r7, #4]
 8013f24:	799b      	ldrb	r3, [r3, #6]
 8013f26:	2b01      	cmp	r3, #1
 8013f28:	d108      	bne.n	8013f3c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8013f2a:	687b      	ldr	r3, [r7, #4]
 8013f2c:	6818      	ldr	r0, [r3, #0]
 8013f2e:	687b      	ldr	r3, [r7, #4]
 8013f30:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8013f34:	461a      	mov	r2, r3
 8013f36:	2101      	movs	r1, #1
 8013f38:	f007 fc18 	bl	801b76c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8013f3c:	2300      	movs	r3, #0
}
 8013f3e:	4618      	mov	r0, r3
 8013f40:	3718      	adds	r7, #24
 8013f42:	46bd      	mov	sp, r7
 8013f44:	bd80      	pop	{r7, pc}
 8013f46:	bf00      	nop
 8013f48:	4f54300a 	.word	0x4f54300a

08013f4c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8013f4c:	b480      	push	{r7}
 8013f4e:	b085      	sub	sp, #20
 8013f50:	af00      	add	r7, sp, #0
 8013f52:	6078      	str	r0, [r7, #4]
 8013f54:	460b      	mov	r3, r1
 8013f56:	70fb      	strb	r3, [r7, #3]
 8013f58:	4613      	mov	r3, r2
 8013f5a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8013f5c:	687b      	ldr	r3, [r7, #4]
 8013f5e:	681b      	ldr	r3, [r3, #0]
 8013f60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8013f62:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8013f64:	78fb      	ldrb	r3, [r7, #3]
 8013f66:	2b00      	cmp	r3, #0
 8013f68:	d107      	bne.n	8013f7a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8013f6a:	883b      	ldrh	r3, [r7, #0]
 8013f6c:	0419      	lsls	r1, r3, #16
 8013f6e:	687b      	ldr	r3, [r7, #4]
 8013f70:	681b      	ldr	r3, [r3, #0]
 8013f72:	68ba      	ldr	r2, [r7, #8]
 8013f74:	430a      	orrs	r2, r1
 8013f76:	629a      	str	r2, [r3, #40]	@ 0x28
 8013f78:	e028      	b.n	8013fcc <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8013f7a:	687b      	ldr	r3, [r7, #4]
 8013f7c:	681b      	ldr	r3, [r3, #0]
 8013f7e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8013f80:	0c1b      	lsrs	r3, r3, #16
 8013f82:	68ba      	ldr	r2, [r7, #8]
 8013f84:	4413      	add	r3, r2
 8013f86:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8013f88:	2300      	movs	r3, #0
 8013f8a:	73fb      	strb	r3, [r7, #15]
 8013f8c:	e00d      	b.n	8013faa <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8013f8e:	687b      	ldr	r3, [r7, #4]
 8013f90:	681a      	ldr	r2, [r3, #0]
 8013f92:	7bfb      	ldrb	r3, [r7, #15]
 8013f94:	3340      	adds	r3, #64	@ 0x40
 8013f96:	009b      	lsls	r3, r3, #2
 8013f98:	4413      	add	r3, r2
 8013f9a:	685b      	ldr	r3, [r3, #4]
 8013f9c:	0c1b      	lsrs	r3, r3, #16
 8013f9e:	68ba      	ldr	r2, [r7, #8]
 8013fa0:	4413      	add	r3, r2
 8013fa2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8013fa4:	7bfb      	ldrb	r3, [r7, #15]
 8013fa6:	3301      	adds	r3, #1
 8013fa8:	73fb      	strb	r3, [r7, #15]
 8013faa:	7bfa      	ldrb	r2, [r7, #15]
 8013fac:	78fb      	ldrb	r3, [r7, #3]
 8013fae:	3b01      	subs	r3, #1
 8013fb0:	429a      	cmp	r2, r3
 8013fb2:	d3ec      	bcc.n	8013f8e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8013fb4:	883b      	ldrh	r3, [r7, #0]
 8013fb6:	0418      	lsls	r0, r3, #16
 8013fb8:	687b      	ldr	r3, [r7, #4]
 8013fba:	6819      	ldr	r1, [r3, #0]
 8013fbc:	78fb      	ldrb	r3, [r7, #3]
 8013fbe:	3b01      	subs	r3, #1
 8013fc0:	68ba      	ldr	r2, [r7, #8]
 8013fc2:	4302      	orrs	r2, r0
 8013fc4:	3340      	adds	r3, #64	@ 0x40
 8013fc6:	009b      	lsls	r3, r3, #2
 8013fc8:	440b      	add	r3, r1
 8013fca:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8013fcc:	2300      	movs	r3, #0
}
 8013fce:	4618      	mov	r0, r3
 8013fd0:	3714      	adds	r7, #20
 8013fd2:	46bd      	mov	sp, r7
 8013fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fd8:	4770      	bx	lr

08013fda <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8013fda:	b480      	push	{r7}
 8013fdc:	b083      	sub	sp, #12
 8013fde:	af00      	add	r7, sp, #0
 8013fe0:	6078      	str	r0, [r7, #4]
 8013fe2:	460b      	mov	r3, r1
 8013fe4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8013fe6:	687b      	ldr	r3, [r7, #4]
 8013fe8:	681b      	ldr	r3, [r3, #0]
 8013fea:	887a      	ldrh	r2, [r7, #2]
 8013fec:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8013fee:	2300      	movs	r3, #0
}
 8013ff0:	4618      	mov	r0, r3
 8013ff2:	370c      	adds	r7, #12
 8013ff4:	46bd      	mov	sp, r7
 8013ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ffa:	4770      	bx	lr

08013ffc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8013ffc:	b480      	push	{r7}
 8013ffe:	b085      	sub	sp, #20
 8014000:	af00      	add	r7, sp, #0
 8014002:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8014004:	687b      	ldr	r3, [r7, #4]
 8014006:	681b      	ldr	r3, [r3, #0]
 8014008:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 801400a:	687b      	ldr	r3, [r7, #4]
 801400c:	2201      	movs	r2, #1
 801400e:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8014012:	687b      	ldr	r3, [r7, #4]
 8014014:	2200      	movs	r2, #0
 8014016:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 801401a:	68fb      	ldr	r3, [r7, #12]
 801401c:	699b      	ldr	r3, [r3, #24]
 801401e:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8014022:	68fb      	ldr	r3, [r7, #12]
 8014024:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8014026:	68fb      	ldr	r3, [r7, #12]
 8014028:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 801402a:	4b05      	ldr	r3, [pc, #20]	@ (8014040 <HAL_PCDEx_ActivateLPM+0x44>)
 801402c:	4313      	orrs	r3, r2
 801402e:	68fa      	ldr	r2, [r7, #12]
 8014030:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8014032:	2300      	movs	r3, #0
}
 8014034:	4618      	mov	r0, r3
 8014036:	3714      	adds	r7, #20
 8014038:	46bd      	mov	sp, r7
 801403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801403e:	4770      	bx	lr
 8014040:	10000003 	.word	0x10000003

08014044 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8014044:	b480      	push	{r7}
 8014046:	b083      	sub	sp, #12
 8014048:	af00      	add	r7, sp, #0
 801404a:	6078      	str	r0, [r7, #4]
 801404c:	460b      	mov	r3, r1
 801404e:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8014050:	bf00      	nop
 8014052:	370c      	adds	r7, #12
 8014054:	46bd      	mov	sp, r7
 8014056:	f85d 7b04 	ldr.w	r7, [sp], #4
 801405a:	4770      	bx	lr

0801405c <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 801405c:	b580      	push	{r7, lr}
 801405e:	b084      	sub	sp, #16
 8014060:	af00      	add	r7, sp, #0
 8014062:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8014064:	4b29      	ldr	r3, [pc, #164]	@ (801410c <HAL_PWREx_ConfigSupply+0xb0>)
 8014066:	68db      	ldr	r3, [r3, #12]
 8014068:	f003 0307 	and.w	r3, r3, #7
 801406c:	2b06      	cmp	r3, #6
 801406e:	d00a      	beq.n	8014086 <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8014070:	4b26      	ldr	r3, [pc, #152]	@ (801410c <HAL_PWREx_ConfigSupply+0xb0>)
 8014072:	68db      	ldr	r3, [r3, #12]
 8014074:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014078:	687a      	ldr	r2, [r7, #4]
 801407a:	429a      	cmp	r2, r3
 801407c:	d001      	beq.n	8014082 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 801407e:	2301      	movs	r3, #1
 8014080:	e040      	b.n	8014104 <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8014082:	2300      	movs	r3, #0
 8014084:	e03e      	b.n	8014104 <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8014086:	4b21      	ldr	r3, [pc, #132]	@ (801410c <HAL_PWREx_ConfigSupply+0xb0>)
 8014088:	68db      	ldr	r3, [r3, #12]
 801408a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 801408e:	491f      	ldr	r1, [pc, #124]	@ (801410c <HAL_PWREx_ConfigSupply+0xb0>)
 8014090:	687b      	ldr	r3, [r7, #4]
 8014092:	4313      	orrs	r3, r2
 8014094:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8014096:	f7fb fde1 	bl	800fc5c <HAL_GetTick>
 801409a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 801409c:	e009      	b.n	80140b2 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 801409e:	f7fb fddd 	bl	800fc5c <HAL_GetTick>
 80140a2:	4602      	mov	r2, r0
 80140a4:	68fb      	ldr	r3, [r7, #12]
 80140a6:	1ad3      	subs	r3, r2, r3
 80140a8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80140ac:	d901      	bls.n	80140b2 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80140ae:	2301      	movs	r3, #1
 80140b0:	e028      	b.n	8014104 <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80140b2:	4b16      	ldr	r3, [pc, #88]	@ (801410c <HAL_PWREx_ConfigSupply+0xb0>)
 80140b4:	685b      	ldr	r3, [r3, #4]
 80140b6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80140ba:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80140be:	d1ee      	bne.n	801409e <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80140c0:	687b      	ldr	r3, [r7, #4]
 80140c2:	2b1e      	cmp	r3, #30
 80140c4:	d008      	beq.n	80140d8 <HAL_PWREx_ConfigSupply+0x7c>
 80140c6:	687b      	ldr	r3, [r7, #4]
 80140c8:	2b2e      	cmp	r3, #46	@ 0x2e
 80140ca:	d005      	beq.n	80140d8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	2b1d      	cmp	r3, #29
 80140d0:	d002      	beq.n	80140d8 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 80140d2:	687b      	ldr	r3, [r7, #4]
 80140d4:	2b2d      	cmp	r3, #45	@ 0x2d
 80140d6:	d114      	bne.n	8014102 <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 80140d8:	f7fb fdc0 	bl	800fc5c <HAL_GetTick>
 80140dc:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80140de:	e009      	b.n	80140f4 <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80140e0:	f7fb fdbc 	bl	800fc5c <HAL_GetTick>
 80140e4:	4602      	mov	r2, r0
 80140e6:	68fb      	ldr	r3, [r7, #12]
 80140e8:	1ad3      	subs	r3, r2, r3
 80140ea:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80140ee:	d901      	bls.n	80140f4 <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 80140f0:	2301      	movs	r3, #1
 80140f2:	e007      	b.n	8014104 <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 80140f4:	4b05      	ldr	r3, [pc, #20]	@ (801410c <HAL_PWREx_ConfigSupply+0xb0>)
 80140f6:	68db      	ldr	r3, [r3, #12]
 80140f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80140fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8014100:	d1ee      	bne.n	80140e0 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8014102:	2300      	movs	r3, #0
}
 8014104:	4618      	mov	r0, r3
 8014106:	3710      	adds	r7, #16
 8014108:	46bd      	mov	sp, r7
 801410a:	bd80      	pop	{r7, pc}
 801410c:	58024800 	.word	0x58024800

08014110 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval None.
  */
void HAL_PWREx_EnableUSBVoltageDetector (void)
{
 8014110:	b480      	push	{r7}
 8014112:	af00      	add	r7, sp, #0
  /* Enable the USB voltage detector */
  SET_BIT (PWR->CR3, PWR_CR3_USB33DEN);
 8014114:	4b05      	ldr	r3, [pc, #20]	@ (801412c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 8014116:	68db      	ldr	r3, [r3, #12]
 8014118:	4a04      	ldr	r2, [pc, #16]	@ (801412c <HAL_PWREx_EnableUSBVoltageDetector+0x1c>)
 801411a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 801411e:	60d3      	str	r3, [r2, #12]
}
 8014120:	bf00      	nop
 8014122:	46bd      	mov	sp, r7
 8014124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014128:	4770      	bx	lr
 801412a:	bf00      	nop
 801412c:	58024800 	.word	0x58024800

08014130 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8014130:	b580      	push	{r7, lr}
 8014132:	b08c      	sub	sp, #48	@ 0x30
 8014134:	af00      	add	r7, sp, #0
 8014136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8014138:	687b      	ldr	r3, [r7, #4]
 801413a:	2b00      	cmp	r3, #0
 801413c:	d102      	bne.n	8014144 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 801413e:	2301      	movs	r3, #1
 8014140:	f000 bc48 	b.w	80149d4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8014144:	687b      	ldr	r3, [r7, #4]
 8014146:	681b      	ldr	r3, [r3, #0]
 8014148:	f003 0301 	and.w	r3, r3, #1
 801414c:	2b00      	cmp	r3, #0
 801414e:	f000 8088 	beq.w	8014262 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8014152:	4b99      	ldr	r3, [pc, #612]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 8014154:	691b      	ldr	r3, [r3, #16]
 8014156:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801415a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 801415c:	4b96      	ldr	r3, [pc, #600]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 801415e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014160:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8014162:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014164:	2b10      	cmp	r3, #16
 8014166:	d007      	beq.n	8014178 <HAL_RCC_OscConfig+0x48>
 8014168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801416a:	2b18      	cmp	r3, #24
 801416c:	d111      	bne.n	8014192 <HAL_RCC_OscConfig+0x62>
 801416e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014170:	f003 0303 	and.w	r3, r3, #3
 8014174:	2b02      	cmp	r3, #2
 8014176:	d10c      	bne.n	8014192 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8014178:	4b8f      	ldr	r3, [pc, #572]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 801417a:	681b      	ldr	r3, [r3, #0]
 801417c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8014180:	2b00      	cmp	r3, #0
 8014182:	d06d      	beq.n	8014260 <HAL_RCC_OscConfig+0x130>
 8014184:	687b      	ldr	r3, [r7, #4]
 8014186:	685b      	ldr	r3, [r3, #4]
 8014188:	2b00      	cmp	r3, #0
 801418a:	d169      	bne.n	8014260 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 801418c:	2301      	movs	r3, #1
 801418e:	f000 bc21 	b.w	80149d4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8014192:	687b      	ldr	r3, [r7, #4]
 8014194:	685b      	ldr	r3, [r3, #4]
 8014196:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801419a:	d106      	bne.n	80141aa <HAL_RCC_OscConfig+0x7a>
 801419c:	4b86      	ldr	r3, [pc, #536]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 801419e:	681b      	ldr	r3, [r3, #0]
 80141a0:	4a85      	ldr	r2, [pc, #532]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80141a2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80141a6:	6013      	str	r3, [r2, #0]
 80141a8:	e02e      	b.n	8014208 <HAL_RCC_OscConfig+0xd8>
 80141aa:	687b      	ldr	r3, [r7, #4]
 80141ac:	685b      	ldr	r3, [r3, #4]
 80141ae:	2b00      	cmp	r3, #0
 80141b0:	d10c      	bne.n	80141cc <HAL_RCC_OscConfig+0x9c>
 80141b2:	4b81      	ldr	r3, [pc, #516]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80141b4:	681b      	ldr	r3, [r3, #0]
 80141b6:	4a80      	ldr	r2, [pc, #512]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80141b8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80141bc:	6013      	str	r3, [r2, #0]
 80141be:	4b7e      	ldr	r3, [pc, #504]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80141c0:	681b      	ldr	r3, [r3, #0]
 80141c2:	4a7d      	ldr	r2, [pc, #500]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80141c4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80141c8:	6013      	str	r3, [r2, #0]
 80141ca:	e01d      	b.n	8014208 <HAL_RCC_OscConfig+0xd8>
 80141cc:	687b      	ldr	r3, [r7, #4]
 80141ce:	685b      	ldr	r3, [r3, #4]
 80141d0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80141d4:	d10c      	bne.n	80141f0 <HAL_RCC_OscConfig+0xc0>
 80141d6:	4b78      	ldr	r3, [pc, #480]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80141d8:	681b      	ldr	r3, [r3, #0]
 80141da:	4a77      	ldr	r2, [pc, #476]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80141dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80141e0:	6013      	str	r3, [r2, #0]
 80141e2:	4b75      	ldr	r3, [pc, #468]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80141e4:	681b      	ldr	r3, [r3, #0]
 80141e6:	4a74      	ldr	r2, [pc, #464]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80141e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80141ec:	6013      	str	r3, [r2, #0]
 80141ee:	e00b      	b.n	8014208 <HAL_RCC_OscConfig+0xd8>
 80141f0:	4b71      	ldr	r3, [pc, #452]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80141f2:	681b      	ldr	r3, [r3, #0]
 80141f4:	4a70      	ldr	r2, [pc, #448]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80141f6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80141fa:	6013      	str	r3, [r2, #0]
 80141fc:	4b6e      	ldr	r3, [pc, #440]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80141fe:	681b      	ldr	r3, [r3, #0]
 8014200:	4a6d      	ldr	r2, [pc, #436]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 8014202:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8014206:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8014208:	687b      	ldr	r3, [r7, #4]
 801420a:	685b      	ldr	r3, [r3, #4]
 801420c:	2b00      	cmp	r3, #0
 801420e:	d013      	beq.n	8014238 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014210:	f7fb fd24 	bl	800fc5c <HAL_GetTick>
 8014214:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8014216:	e008      	b.n	801422a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8014218:	f7fb fd20 	bl	800fc5c <HAL_GetTick>
 801421c:	4602      	mov	r2, r0
 801421e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014220:	1ad3      	subs	r3, r2, r3
 8014222:	2b64      	cmp	r3, #100	@ 0x64
 8014224:	d901      	bls.n	801422a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8014226:	2303      	movs	r3, #3
 8014228:	e3d4      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 801422a:	4b63      	ldr	r3, [pc, #396]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 801422c:	681b      	ldr	r3, [r3, #0]
 801422e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8014232:	2b00      	cmp	r3, #0
 8014234:	d0f0      	beq.n	8014218 <HAL_RCC_OscConfig+0xe8>
 8014236:	e014      	b.n	8014262 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014238:	f7fb fd10 	bl	800fc5c <HAL_GetTick>
 801423c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 801423e:	e008      	b.n	8014252 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8014240:	f7fb fd0c 	bl	800fc5c <HAL_GetTick>
 8014244:	4602      	mov	r2, r0
 8014246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014248:	1ad3      	subs	r3, r2, r3
 801424a:	2b64      	cmp	r3, #100	@ 0x64
 801424c:	d901      	bls.n	8014252 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 801424e:	2303      	movs	r3, #3
 8014250:	e3c0      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8014252:	4b59      	ldr	r3, [pc, #356]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 8014254:	681b      	ldr	r3, [r3, #0]
 8014256:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801425a:	2b00      	cmp	r3, #0
 801425c:	d1f0      	bne.n	8014240 <HAL_RCC_OscConfig+0x110>
 801425e:	e000      	b.n	8014262 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8014260:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	681b      	ldr	r3, [r3, #0]
 8014266:	f003 0302 	and.w	r3, r3, #2
 801426a:	2b00      	cmp	r3, #0
 801426c:	f000 80ca 	beq.w	8014404 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8014270:	4b51      	ldr	r3, [pc, #324]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 8014272:	691b      	ldr	r3, [r3, #16]
 8014274:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8014278:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 801427a:	4b4f      	ldr	r3, [pc, #316]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 801427c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801427e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8014280:	6a3b      	ldr	r3, [r7, #32]
 8014282:	2b00      	cmp	r3, #0
 8014284:	d007      	beq.n	8014296 <HAL_RCC_OscConfig+0x166>
 8014286:	6a3b      	ldr	r3, [r7, #32]
 8014288:	2b18      	cmp	r3, #24
 801428a:	d156      	bne.n	801433a <HAL_RCC_OscConfig+0x20a>
 801428c:	69fb      	ldr	r3, [r7, #28]
 801428e:	f003 0303 	and.w	r3, r3, #3
 8014292:	2b00      	cmp	r3, #0
 8014294:	d151      	bne.n	801433a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8014296:	4b48      	ldr	r3, [pc, #288]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 8014298:	681b      	ldr	r3, [r3, #0]
 801429a:	f003 0304 	and.w	r3, r3, #4
 801429e:	2b00      	cmp	r3, #0
 80142a0:	d005      	beq.n	80142ae <HAL_RCC_OscConfig+0x17e>
 80142a2:	687b      	ldr	r3, [r7, #4]
 80142a4:	68db      	ldr	r3, [r3, #12]
 80142a6:	2b00      	cmp	r3, #0
 80142a8:	d101      	bne.n	80142ae <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80142aa:	2301      	movs	r3, #1
 80142ac:	e392      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80142ae:	4b42      	ldr	r3, [pc, #264]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80142b0:	681b      	ldr	r3, [r3, #0]
 80142b2:	f023 0219 	bic.w	r2, r3, #25
 80142b6:	687b      	ldr	r3, [r7, #4]
 80142b8:	68db      	ldr	r3, [r3, #12]
 80142ba:	493f      	ldr	r1, [pc, #252]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80142bc:	4313      	orrs	r3, r2
 80142be:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80142c0:	f7fb fccc 	bl	800fc5c <HAL_GetTick>
 80142c4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80142c6:	e008      	b.n	80142da <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80142c8:	f7fb fcc8 	bl	800fc5c <HAL_GetTick>
 80142cc:	4602      	mov	r2, r0
 80142ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80142d0:	1ad3      	subs	r3, r2, r3
 80142d2:	2b02      	cmp	r3, #2
 80142d4:	d901      	bls.n	80142da <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80142d6:	2303      	movs	r3, #3
 80142d8:	e37c      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80142da:	4b37      	ldr	r3, [pc, #220]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80142dc:	681b      	ldr	r3, [r3, #0]
 80142de:	f003 0304 	and.w	r3, r3, #4
 80142e2:	2b00      	cmp	r3, #0
 80142e4:	d0f0      	beq.n	80142c8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80142e6:	f7fb fce9 	bl	800fcbc <HAL_GetREVID>
 80142ea:	4603      	mov	r3, r0
 80142ec:	f241 0203 	movw	r2, #4099	@ 0x1003
 80142f0:	4293      	cmp	r3, r2
 80142f2:	d817      	bhi.n	8014324 <HAL_RCC_OscConfig+0x1f4>
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	691b      	ldr	r3, [r3, #16]
 80142f8:	2b40      	cmp	r3, #64	@ 0x40
 80142fa:	d108      	bne.n	801430e <HAL_RCC_OscConfig+0x1de>
 80142fc:	4b2e      	ldr	r3, [pc, #184]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80142fe:	685b      	ldr	r3, [r3, #4]
 8014300:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8014304:	4a2c      	ldr	r2, [pc, #176]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 8014306:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801430a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 801430c:	e07a      	b.n	8014404 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801430e:	4b2a      	ldr	r3, [pc, #168]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 8014310:	685b      	ldr	r3, [r3, #4]
 8014312:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8014316:	687b      	ldr	r3, [r7, #4]
 8014318:	691b      	ldr	r3, [r3, #16]
 801431a:	031b      	lsls	r3, r3, #12
 801431c:	4926      	ldr	r1, [pc, #152]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 801431e:	4313      	orrs	r3, r2
 8014320:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8014322:	e06f      	b.n	8014404 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8014324:	4b24      	ldr	r3, [pc, #144]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 8014326:	685b      	ldr	r3, [r3, #4]
 8014328:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 801432c:	687b      	ldr	r3, [r7, #4]
 801432e:	691b      	ldr	r3, [r3, #16]
 8014330:	061b      	lsls	r3, r3, #24
 8014332:	4921      	ldr	r1, [pc, #132]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 8014334:	4313      	orrs	r3, r2
 8014336:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8014338:	e064      	b.n	8014404 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 801433a:	687b      	ldr	r3, [r7, #4]
 801433c:	68db      	ldr	r3, [r3, #12]
 801433e:	2b00      	cmp	r3, #0
 8014340:	d047      	beq.n	80143d2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8014342:	4b1d      	ldr	r3, [pc, #116]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 8014344:	681b      	ldr	r3, [r3, #0]
 8014346:	f023 0219 	bic.w	r2, r3, #25
 801434a:	687b      	ldr	r3, [r7, #4]
 801434c:	68db      	ldr	r3, [r3, #12]
 801434e:	491a      	ldr	r1, [pc, #104]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 8014350:	4313      	orrs	r3, r2
 8014352:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014354:	f7fb fc82 	bl	800fc5c <HAL_GetTick>
 8014358:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 801435a:	e008      	b.n	801436e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 801435c:	f7fb fc7e 	bl	800fc5c <HAL_GetTick>
 8014360:	4602      	mov	r2, r0
 8014362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014364:	1ad3      	subs	r3, r2, r3
 8014366:	2b02      	cmp	r3, #2
 8014368:	d901      	bls.n	801436e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 801436a:	2303      	movs	r3, #3
 801436c:	e332      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 801436e:	4b12      	ldr	r3, [pc, #72]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 8014370:	681b      	ldr	r3, [r3, #0]
 8014372:	f003 0304 	and.w	r3, r3, #4
 8014376:	2b00      	cmp	r3, #0
 8014378:	d0f0      	beq.n	801435c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 801437a:	f7fb fc9f 	bl	800fcbc <HAL_GetREVID>
 801437e:	4603      	mov	r3, r0
 8014380:	f241 0203 	movw	r2, #4099	@ 0x1003
 8014384:	4293      	cmp	r3, r2
 8014386:	d819      	bhi.n	80143bc <HAL_RCC_OscConfig+0x28c>
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	691b      	ldr	r3, [r3, #16]
 801438c:	2b40      	cmp	r3, #64	@ 0x40
 801438e:	d108      	bne.n	80143a2 <HAL_RCC_OscConfig+0x272>
 8014390:	4b09      	ldr	r3, [pc, #36]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 8014392:	685b      	ldr	r3, [r3, #4]
 8014394:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8014398:	4a07      	ldr	r2, [pc, #28]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 801439a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801439e:	6053      	str	r3, [r2, #4]
 80143a0:	e030      	b.n	8014404 <HAL_RCC_OscConfig+0x2d4>
 80143a2:	4b05      	ldr	r3, [pc, #20]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80143a4:	685b      	ldr	r3, [r3, #4]
 80143a6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	691b      	ldr	r3, [r3, #16]
 80143ae:	031b      	lsls	r3, r3, #12
 80143b0:	4901      	ldr	r1, [pc, #4]	@ (80143b8 <HAL_RCC_OscConfig+0x288>)
 80143b2:	4313      	orrs	r3, r2
 80143b4:	604b      	str	r3, [r1, #4]
 80143b6:	e025      	b.n	8014404 <HAL_RCC_OscConfig+0x2d4>
 80143b8:	58024400 	.word	0x58024400
 80143bc:	4b9a      	ldr	r3, [pc, #616]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80143be:	685b      	ldr	r3, [r3, #4]
 80143c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80143c4:	687b      	ldr	r3, [r7, #4]
 80143c6:	691b      	ldr	r3, [r3, #16]
 80143c8:	061b      	lsls	r3, r3, #24
 80143ca:	4997      	ldr	r1, [pc, #604]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80143cc:	4313      	orrs	r3, r2
 80143ce:	604b      	str	r3, [r1, #4]
 80143d0:	e018      	b.n	8014404 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80143d2:	4b95      	ldr	r3, [pc, #596]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80143d4:	681b      	ldr	r3, [r3, #0]
 80143d6:	4a94      	ldr	r2, [pc, #592]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80143d8:	f023 0301 	bic.w	r3, r3, #1
 80143dc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80143de:	f7fb fc3d 	bl	800fc5c <HAL_GetTick>
 80143e2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80143e4:	e008      	b.n	80143f8 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80143e6:	f7fb fc39 	bl	800fc5c <HAL_GetTick>
 80143ea:	4602      	mov	r2, r0
 80143ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80143ee:	1ad3      	subs	r3, r2, r3
 80143f0:	2b02      	cmp	r3, #2
 80143f2:	d901      	bls.n	80143f8 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80143f4:	2303      	movs	r3, #3
 80143f6:	e2ed      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80143f8:	4b8b      	ldr	r3, [pc, #556]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80143fa:	681b      	ldr	r3, [r3, #0]
 80143fc:	f003 0304 	and.w	r3, r3, #4
 8014400:	2b00      	cmp	r3, #0
 8014402:	d1f0      	bne.n	80143e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8014404:	687b      	ldr	r3, [r7, #4]
 8014406:	681b      	ldr	r3, [r3, #0]
 8014408:	f003 0310 	and.w	r3, r3, #16
 801440c:	2b00      	cmp	r3, #0
 801440e:	f000 80a9 	beq.w	8014564 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8014412:	4b85      	ldr	r3, [pc, #532]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 8014414:	691b      	ldr	r3, [r3, #16]
 8014416:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 801441a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 801441c:	4b82      	ldr	r3, [pc, #520]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 801441e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014420:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8014422:	69bb      	ldr	r3, [r7, #24]
 8014424:	2b08      	cmp	r3, #8
 8014426:	d007      	beq.n	8014438 <HAL_RCC_OscConfig+0x308>
 8014428:	69bb      	ldr	r3, [r7, #24]
 801442a:	2b18      	cmp	r3, #24
 801442c:	d13a      	bne.n	80144a4 <HAL_RCC_OscConfig+0x374>
 801442e:	697b      	ldr	r3, [r7, #20]
 8014430:	f003 0303 	and.w	r3, r3, #3
 8014434:	2b01      	cmp	r3, #1
 8014436:	d135      	bne.n	80144a4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8014438:	4b7b      	ldr	r3, [pc, #492]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 801443a:	681b      	ldr	r3, [r3, #0]
 801443c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014440:	2b00      	cmp	r3, #0
 8014442:	d005      	beq.n	8014450 <HAL_RCC_OscConfig+0x320>
 8014444:	687b      	ldr	r3, [r7, #4]
 8014446:	69db      	ldr	r3, [r3, #28]
 8014448:	2b80      	cmp	r3, #128	@ 0x80
 801444a:	d001      	beq.n	8014450 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 801444c:	2301      	movs	r3, #1
 801444e:	e2c1      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8014450:	f7fb fc34 	bl	800fcbc <HAL_GetREVID>
 8014454:	4603      	mov	r3, r0
 8014456:	f241 0203 	movw	r2, #4099	@ 0x1003
 801445a:	4293      	cmp	r3, r2
 801445c:	d817      	bhi.n	801448e <HAL_RCC_OscConfig+0x35e>
 801445e:	687b      	ldr	r3, [r7, #4]
 8014460:	6a1b      	ldr	r3, [r3, #32]
 8014462:	2b20      	cmp	r3, #32
 8014464:	d108      	bne.n	8014478 <HAL_RCC_OscConfig+0x348>
 8014466:	4b70      	ldr	r3, [pc, #448]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 8014468:	685b      	ldr	r3, [r3, #4]
 801446a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 801446e:	4a6e      	ldr	r2, [pc, #440]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 8014470:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014474:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8014476:	e075      	b.n	8014564 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8014478:	4b6b      	ldr	r3, [pc, #428]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 801447a:	685b      	ldr	r3, [r3, #4]
 801447c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8014480:	687b      	ldr	r3, [r7, #4]
 8014482:	6a1b      	ldr	r3, [r3, #32]
 8014484:	069b      	lsls	r3, r3, #26
 8014486:	4968      	ldr	r1, [pc, #416]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 8014488:	4313      	orrs	r3, r2
 801448a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 801448c:	e06a      	b.n	8014564 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 801448e:	4b66      	ldr	r3, [pc, #408]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 8014490:	68db      	ldr	r3, [r3, #12]
 8014492:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8014496:	687b      	ldr	r3, [r7, #4]
 8014498:	6a1b      	ldr	r3, [r3, #32]
 801449a:	061b      	lsls	r3, r3, #24
 801449c:	4962      	ldr	r1, [pc, #392]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 801449e:	4313      	orrs	r3, r2
 80144a0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80144a2:	e05f      	b.n	8014564 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80144a4:	687b      	ldr	r3, [r7, #4]
 80144a6:	69db      	ldr	r3, [r3, #28]
 80144a8:	2b00      	cmp	r3, #0
 80144aa:	d042      	beq.n	8014532 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80144ac:	4b5e      	ldr	r3, [pc, #376]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80144ae:	681b      	ldr	r3, [r3, #0]
 80144b0:	4a5d      	ldr	r2, [pc, #372]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80144b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80144b6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80144b8:	f7fb fbd0 	bl	800fc5c <HAL_GetTick>
 80144bc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80144be:	e008      	b.n	80144d2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80144c0:	f7fb fbcc 	bl	800fc5c <HAL_GetTick>
 80144c4:	4602      	mov	r2, r0
 80144c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80144c8:	1ad3      	subs	r3, r2, r3
 80144ca:	2b02      	cmp	r3, #2
 80144cc:	d901      	bls.n	80144d2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80144ce:	2303      	movs	r3, #3
 80144d0:	e280      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80144d2:	4b55      	ldr	r3, [pc, #340]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80144d4:	681b      	ldr	r3, [r3, #0]
 80144d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80144da:	2b00      	cmp	r3, #0
 80144dc:	d0f0      	beq.n	80144c0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80144de:	f7fb fbed 	bl	800fcbc <HAL_GetREVID>
 80144e2:	4603      	mov	r3, r0
 80144e4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80144e8:	4293      	cmp	r3, r2
 80144ea:	d817      	bhi.n	801451c <HAL_RCC_OscConfig+0x3ec>
 80144ec:	687b      	ldr	r3, [r7, #4]
 80144ee:	6a1b      	ldr	r3, [r3, #32]
 80144f0:	2b20      	cmp	r3, #32
 80144f2:	d108      	bne.n	8014506 <HAL_RCC_OscConfig+0x3d6>
 80144f4:	4b4c      	ldr	r3, [pc, #304]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80144f6:	685b      	ldr	r3, [r3, #4]
 80144f8:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80144fc:	4a4a      	ldr	r2, [pc, #296]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80144fe:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8014502:	6053      	str	r3, [r2, #4]
 8014504:	e02e      	b.n	8014564 <HAL_RCC_OscConfig+0x434>
 8014506:	4b48      	ldr	r3, [pc, #288]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 8014508:	685b      	ldr	r3, [r3, #4]
 801450a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 801450e:	687b      	ldr	r3, [r7, #4]
 8014510:	6a1b      	ldr	r3, [r3, #32]
 8014512:	069b      	lsls	r3, r3, #26
 8014514:	4944      	ldr	r1, [pc, #272]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 8014516:	4313      	orrs	r3, r2
 8014518:	604b      	str	r3, [r1, #4]
 801451a:	e023      	b.n	8014564 <HAL_RCC_OscConfig+0x434>
 801451c:	4b42      	ldr	r3, [pc, #264]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 801451e:	68db      	ldr	r3, [r3, #12]
 8014520:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8014524:	687b      	ldr	r3, [r7, #4]
 8014526:	6a1b      	ldr	r3, [r3, #32]
 8014528:	061b      	lsls	r3, r3, #24
 801452a:	493f      	ldr	r1, [pc, #252]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 801452c:	4313      	orrs	r3, r2
 801452e:	60cb      	str	r3, [r1, #12]
 8014530:	e018      	b.n	8014564 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8014532:	4b3d      	ldr	r3, [pc, #244]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 8014534:	681b      	ldr	r3, [r3, #0]
 8014536:	4a3c      	ldr	r2, [pc, #240]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 8014538:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 801453c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801453e:	f7fb fb8d 	bl	800fc5c <HAL_GetTick>
 8014542:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8014544:	e008      	b.n	8014558 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8014546:	f7fb fb89 	bl	800fc5c <HAL_GetTick>
 801454a:	4602      	mov	r2, r0
 801454c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801454e:	1ad3      	subs	r3, r2, r3
 8014550:	2b02      	cmp	r3, #2
 8014552:	d901      	bls.n	8014558 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8014554:	2303      	movs	r3, #3
 8014556:	e23d      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8014558:	4b33      	ldr	r3, [pc, #204]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 801455a:	681b      	ldr	r3, [r3, #0]
 801455c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014560:	2b00      	cmp	r3, #0
 8014562:	d1f0      	bne.n	8014546 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8014564:	687b      	ldr	r3, [r7, #4]
 8014566:	681b      	ldr	r3, [r3, #0]
 8014568:	f003 0308 	and.w	r3, r3, #8
 801456c:	2b00      	cmp	r3, #0
 801456e:	d036      	beq.n	80145de <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8014570:	687b      	ldr	r3, [r7, #4]
 8014572:	695b      	ldr	r3, [r3, #20]
 8014574:	2b00      	cmp	r3, #0
 8014576:	d019      	beq.n	80145ac <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8014578:	4b2b      	ldr	r3, [pc, #172]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 801457a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801457c:	4a2a      	ldr	r2, [pc, #168]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 801457e:	f043 0301 	orr.w	r3, r3, #1
 8014582:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8014584:	f7fb fb6a 	bl	800fc5c <HAL_GetTick>
 8014588:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 801458a:	e008      	b.n	801459e <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 801458c:	f7fb fb66 	bl	800fc5c <HAL_GetTick>
 8014590:	4602      	mov	r2, r0
 8014592:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014594:	1ad3      	subs	r3, r2, r3
 8014596:	2b02      	cmp	r3, #2
 8014598:	d901      	bls.n	801459e <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 801459a:	2303      	movs	r3, #3
 801459c:	e21a      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 801459e:	4b22      	ldr	r3, [pc, #136]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80145a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80145a2:	f003 0302 	and.w	r3, r3, #2
 80145a6:	2b00      	cmp	r3, #0
 80145a8:	d0f0      	beq.n	801458c <HAL_RCC_OscConfig+0x45c>
 80145aa:	e018      	b.n	80145de <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80145ac:	4b1e      	ldr	r3, [pc, #120]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80145ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80145b0:	4a1d      	ldr	r2, [pc, #116]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80145b2:	f023 0301 	bic.w	r3, r3, #1
 80145b6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80145b8:	f7fb fb50 	bl	800fc5c <HAL_GetTick>
 80145bc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80145be:	e008      	b.n	80145d2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80145c0:	f7fb fb4c 	bl	800fc5c <HAL_GetTick>
 80145c4:	4602      	mov	r2, r0
 80145c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80145c8:	1ad3      	subs	r3, r2, r3
 80145ca:	2b02      	cmp	r3, #2
 80145cc:	d901      	bls.n	80145d2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80145ce:	2303      	movs	r3, #3
 80145d0:	e200      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80145d2:	4b15      	ldr	r3, [pc, #84]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80145d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80145d6:	f003 0302 	and.w	r3, r3, #2
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d1f0      	bne.n	80145c0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80145de:	687b      	ldr	r3, [r7, #4]
 80145e0:	681b      	ldr	r3, [r3, #0]
 80145e2:	f003 0320 	and.w	r3, r3, #32
 80145e6:	2b00      	cmp	r3, #0
 80145e8:	d039      	beq.n	801465e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80145ea:	687b      	ldr	r3, [r7, #4]
 80145ec:	699b      	ldr	r3, [r3, #24]
 80145ee:	2b00      	cmp	r3, #0
 80145f0:	d01c      	beq.n	801462c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80145f2:	4b0d      	ldr	r3, [pc, #52]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80145f4:	681b      	ldr	r3, [r3, #0]
 80145f6:	4a0c      	ldr	r2, [pc, #48]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 80145f8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80145fc:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80145fe:	f7fb fb2d 	bl	800fc5c <HAL_GetTick>
 8014602:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8014604:	e008      	b.n	8014618 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8014606:	f7fb fb29 	bl	800fc5c <HAL_GetTick>
 801460a:	4602      	mov	r2, r0
 801460c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801460e:	1ad3      	subs	r3, r2, r3
 8014610:	2b02      	cmp	r3, #2
 8014612:	d901      	bls.n	8014618 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8014614:	2303      	movs	r3, #3
 8014616:	e1dd      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8014618:	4b03      	ldr	r3, [pc, #12]	@ (8014628 <HAL_RCC_OscConfig+0x4f8>)
 801461a:	681b      	ldr	r3, [r3, #0]
 801461c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8014620:	2b00      	cmp	r3, #0
 8014622:	d0f0      	beq.n	8014606 <HAL_RCC_OscConfig+0x4d6>
 8014624:	e01b      	b.n	801465e <HAL_RCC_OscConfig+0x52e>
 8014626:	bf00      	nop
 8014628:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 801462c:	4b9b      	ldr	r3, [pc, #620]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 801462e:	681b      	ldr	r3, [r3, #0]
 8014630:	4a9a      	ldr	r2, [pc, #616]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014632:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014636:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8014638:	f7fb fb10 	bl	800fc5c <HAL_GetTick>
 801463c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 801463e:	e008      	b.n	8014652 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8014640:	f7fb fb0c 	bl	800fc5c <HAL_GetTick>
 8014644:	4602      	mov	r2, r0
 8014646:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014648:	1ad3      	subs	r3, r2, r3
 801464a:	2b02      	cmp	r3, #2
 801464c:	d901      	bls.n	8014652 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 801464e:	2303      	movs	r3, #3
 8014650:	e1c0      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8014652:	4b92      	ldr	r3, [pc, #584]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014654:	681b      	ldr	r3, [r3, #0]
 8014656:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 801465a:	2b00      	cmp	r3, #0
 801465c:	d1f0      	bne.n	8014640 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 801465e:	687b      	ldr	r3, [r7, #4]
 8014660:	681b      	ldr	r3, [r3, #0]
 8014662:	f003 0304 	and.w	r3, r3, #4
 8014666:	2b00      	cmp	r3, #0
 8014668:	f000 8081 	beq.w	801476e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 801466c:	4b8c      	ldr	r3, [pc, #560]	@ (80148a0 <HAL_RCC_OscConfig+0x770>)
 801466e:	681b      	ldr	r3, [r3, #0]
 8014670:	4a8b      	ldr	r2, [pc, #556]	@ (80148a0 <HAL_RCC_OscConfig+0x770>)
 8014672:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8014676:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8014678:	f7fb faf0 	bl	800fc5c <HAL_GetTick>
 801467c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 801467e:	e008      	b.n	8014692 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8014680:	f7fb faec 	bl	800fc5c <HAL_GetTick>
 8014684:	4602      	mov	r2, r0
 8014686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014688:	1ad3      	subs	r3, r2, r3
 801468a:	2b64      	cmp	r3, #100	@ 0x64
 801468c:	d901      	bls.n	8014692 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 801468e:	2303      	movs	r3, #3
 8014690:	e1a0      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8014692:	4b83      	ldr	r3, [pc, #524]	@ (80148a0 <HAL_RCC_OscConfig+0x770>)
 8014694:	681b      	ldr	r3, [r3, #0]
 8014696:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801469a:	2b00      	cmp	r3, #0
 801469c:	d0f0      	beq.n	8014680 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 801469e:	687b      	ldr	r3, [r7, #4]
 80146a0:	689b      	ldr	r3, [r3, #8]
 80146a2:	2b01      	cmp	r3, #1
 80146a4:	d106      	bne.n	80146b4 <HAL_RCC_OscConfig+0x584>
 80146a6:	4b7d      	ldr	r3, [pc, #500]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80146a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80146aa:	4a7c      	ldr	r2, [pc, #496]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80146ac:	f043 0301 	orr.w	r3, r3, #1
 80146b0:	6713      	str	r3, [r2, #112]	@ 0x70
 80146b2:	e02d      	b.n	8014710 <HAL_RCC_OscConfig+0x5e0>
 80146b4:	687b      	ldr	r3, [r7, #4]
 80146b6:	689b      	ldr	r3, [r3, #8]
 80146b8:	2b00      	cmp	r3, #0
 80146ba:	d10c      	bne.n	80146d6 <HAL_RCC_OscConfig+0x5a6>
 80146bc:	4b77      	ldr	r3, [pc, #476]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80146be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80146c0:	4a76      	ldr	r2, [pc, #472]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80146c2:	f023 0301 	bic.w	r3, r3, #1
 80146c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80146c8:	4b74      	ldr	r3, [pc, #464]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80146ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80146cc:	4a73      	ldr	r2, [pc, #460]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80146ce:	f023 0304 	bic.w	r3, r3, #4
 80146d2:	6713      	str	r3, [r2, #112]	@ 0x70
 80146d4:	e01c      	b.n	8014710 <HAL_RCC_OscConfig+0x5e0>
 80146d6:	687b      	ldr	r3, [r7, #4]
 80146d8:	689b      	ldr	r3, [r3, #8]
 80146da:	2b05      	cmp	r3, #5
 80146dc:	d10c      	bne.n	80146f8 <HAL_RCC_OscConfig+0x5c8>
 80146de:	4b6f      	ldr	r3, [pc, #444]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80146e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80146e2:	4a6e      	ldr	r2, [pc, #440]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80146e4:	f043 0304 	orr.w	r3, r3, #4
 80146e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80146ea:	4b6c      	ldr	r3, [pc, #432]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80146ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80146ee:	4a6b      	ldr	r2, [pc, #428]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80146f0:	f043 0301 	orr.w	r3, r3, #1
 80146f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80146f6:	e00b      	b.n	8014710 <HAL_RCC_OscConfig+0x5e0>
 80146f8:	4b68      	ldr	r3, [pc, #416]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80146fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80146fc:	4a67      	ldr	r2, [pc, #412]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80146fe:	f023 0301 	bic.w	r3, r3, #1
 8014702:	6713      	str	r3, [r2, #112]	@ 0x70
 8014704:	4b65      	ldr	r3, [pc, #404]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014706:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014708:	4a64      	ldr	r2, [pc, #400]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 801470a:	f023 0304 	bic.w	r3, r3, #4
 801470e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8014710:	687b      	ldr	r3, [r7, #4]
 8014712:	689b      	ldr	r3, [r3, #8]
 8014714:	2b00      	cmp	r3, #0
 8014716:	d015      	beq.n	8014744 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8014718:	f7fb faa0 	bl	800fc5c <HAL_GetTick>
 801471c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 801471e:	e00a      	b.n	8014736 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8014720:	f7fb fa9c 	bl	800fc5c <HAL_GetTick>
 8014724:	4602      	mov	r2, r0
 8014726:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014728:	1ad3      	subs	r3, r2, r3
 801472a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801472e:	4293      	cmp	r3, r2
 8014730:	d901      	bls.n	8014736 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8014732:	2303      	movs	r3, #3
 8014734:	e14e      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8014736:	4b59      	ldr	r3, [pc, #356]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014738:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801473a:	f003 0302 	and.w	r3, r3, #2
 801473e:	2b00      	cmp	r3, #0
 8014740:	d0ee      	beq.n	8014720 <HAL_RCC_OscConfig+0x5f0>
 8014742:	e014      	b.n	801476e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8014744:	f7fb fa8a 	bl	800fc5c <HAL_GetTick>
 8014748:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 801474a:	e00a      	b.n	8014762 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 801474c:	f7fb fa86 	bl	800fc5c <HAL_GetTick>
 8014750:	4602      	mov	r2, r0
 8014752:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014754:	1ad3      	subs	r3, r2, r3
 8014756:	f241 3288 	movw	r2, #5000	@ 0x1388
 801475a:	4293      	cmp	r3, r2
 801475c:	d901      	bls.n	8014762 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 801475e:	2303      	movs	r3, #3
 8014760:	e138      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8014762:	4b4e      	ldr	r3, [pc, #312]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014764:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8014766:	f003 0302 	and.w	r3, r3, #2
 801476a:	2b00      	cmp	r3, #0
 801476c:	d1ee      	bne.n	801474c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 801476e:	687b      	ldr	r3, [r7, #4]
 8014770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014772:	2b00      	cmp	r3, #0
 8014774:	f000 812d 	beq.w	80149d2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8014778:	4b48      	ldr	r3, [pc, #288]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 801477a:	691b      	ldr	r3, [r3, #16]
 801477c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8014780:	2b18      	cmp	r3, #24
 8014782:	f000 80bd 	beq.w	8014900 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8014786:	687b      	ldr	r3, [r7, #4]
 8014788:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801478a:	2b02      	cmp	r3, #2
 801478c:	f040 809e 	bne.w	80148cc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8014790:	4b42      	ldr	r3, [pc, #264]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014792:	681b      	ldr	r3, [r3, #0]
 8014794:	4a41      	ldr	r2, [pc, #260]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014796:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 801479a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 801479c:	f7fb fa5e 	bl	800fc5c <HAL_GetTick>
 80147a0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80147a2:	e008      	b.n	80147b6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80147a4:	f7fb fa5a 	bl	800fc5c <HAL_GetTick>
 80147a8:	4602      	mov	r2, r0
 80147aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80147ac:	1ad3      	subs	r3, r2, r3
 80147ae:	2b02      	cmp	r3, #2
 80147b0:	d901      	bls.n	80147b6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 80147b2:	2303      	movs	r3, #3
 80147b4:	e10e      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80147b6:	4b39      	ldr	r3, [pc, #228]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80147b8:	681b      	ldr	r3, [r3, #0]
 80147ba:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80147be:	2b00      	cmp	r3, #0
 80147c0:	d1f0      	bne.n	80147a4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80147c2:	4b36      	ldr	r3, [pc, #216]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80147c4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80147c6:	4b37      	ldr	r3, [pc, #220]	@ (80148a4 <HAL_RCC_OscConfig+0x774>)
 80147c8:	4013      	ands	r3, r2
 80147ca:	687a      	ldr	r2, [r7, #4]
 80147cc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 80147ce:	687a      	ldr	r2, [r7, #4]
 80147d0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80147d2:	0112      	lsls	r2, r2, #4
 80147d4:	430a      	orrs	r2, r1
 80147d6:	4931      	ldr	r1, [pc, #196]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 80147d8:	4313      	orrs	r3, r2
 80147da:	628b      	str	r3, [r1, #40]	@ 0x28
 80147dc:	687b      	ldr	r3, [r7, #4]
 80147de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80147e0:	3b01      	subs	r3, #1
 80147e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80147ea:	3b01      	subs	r3, #1
 80147ec:	025b      	lsls	r3, r3, #9
 80147ee:	b29b      	uxth	r3, r3
 80147f0:	431a      	orrs	r2, r3
 80147f2:	687b      	ldr	r3, [r7, #4]
 80147f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80147f6:	3b01      	subs	r3, #1
 80147f8:	041b      	lsls	r3, r3, #16
 80147fa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80147fe:	431a      	orrs	r2, r3
 8014800:	687b      	ldr	r3, [r7, #4]
 8014802:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014804:	3b01      	subs	r3, #1
 8014806:	061b      	lsls	r3, r3, #24
 8014808:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 801480c:	4923      	ldr	r1, [pc, #140]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 801480e:	4313      	orrs	r3, r2
 8014810:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8014812:	4b22      	ldr	r3, [pc, #136]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014814:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014816:	4a21      	ldr	r2, [pc, #132]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014818:	f023 0301 	bic.w	r3, r3, #1
 801481c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 801481e:	4b1f      	ldr	r3, [pc, #124]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014820:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8014822:	4b21      	ldr	r3, [pc, #132]	@ (80148a8 <HAL_RCC_OscConfig+0x778>)
 8014824:	4013      	ands	r3, r2
 8014826:	687a      	ldr	r2, [r7, #4]
 8014828:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 801482a:	00d2      	lsls	r2, r2, #3
 801482c:	491b      	ldr	r1, [pc, #108]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 801482e:	4313      	orrs	r3, r2
 8014830:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8014832:	4b1a      	ldr	r3, [pc, #104]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014836:	f023 020c 	bic.w	r2, r3, #12
 801483a:	687b      	ldr	r3, [r7, #4]
 801483c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801483e:	4917      	ldr	r1, [pc, #92]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014840:	4313      	orrs	r3, r2
 8014842:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8014844:	4b15      	ldr	r3, [pc, #84]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014846:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014848:	f023 0202 	bic.w	r2, r3, #2
 801484c:	687b      	ldr	r3, [r7, #4]
 801484e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8014850:	4912      	ldr	r1, [pc, #72]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014852:	4313      	orrs	r3, r2
 8014854:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8014856:	4b11      	ldr	r3, [pc, #68]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801485a:	4a10      	ldr	r2, [pc, #64]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 801485c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8014860:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8014862:	4b0e      	ldr	r3, [pc, #56]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014866:	4a0d      	ldr	r2, [pc, #52]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014868:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801486c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 801486e:	4b0b      	ldr	r3, [pc, #44]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014872:	4a0a      	ldr	r2, [pc, #40]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014874:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8014878:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 801487a:	4b08      	ldr	r3, [pc, #32]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 801487c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801487e:	4a07      	ldr	r2, [pc, #28]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014880:	f043 0301 	orr.w	r3, r3, #1
 8014884:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8014886:	4b05      	ldr	r3, [pc, #20]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	4a04      	ldr	r2, [pc, #16]	@ (801489c <HAL_RCC_OscConfig+0x76c>)
 801488c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8014890:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8014892:	f7fb f9e3 	bl	800fc5c <HAL_GetTick>
 8014896:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8014898:	e011      	b.n	80148be <HAL_RCC_OscConfig+0x78e>
 801489a:	bf00      	nop
 801489c:	58024400 	.word	0x58024400
 80148a0:	58024800 	.word	0x58024800
 80148a4:	fffffc0c 	.word	0xfffffc0c
 80148a8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80148ac:	f7fb f9d6 	bl	800fc5c <HAL_GetTick>
 80148b0:	4602      	mov	r2, r0
 80148b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148b4:	1ad3      	subs	r3, r2, r3
 80148b6:	2b02      	cmp	r3, #2
 80148b8:	d901      	bls.n	80148be <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 80148ba:	2303      	movs	r3, #3
 80148bc:	e08a      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80148be:	4b47      	ldr	r3, [pc, #284]	@ (80149dc <HAL_RCC_OscConfig+0x8ac>)
 80148c0:	681b      	ldr	r3, [r3, #0]
 80148c2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80148c6:	2b00      	cmp	r3, #0
 80148c8:	d0f0      	beq.n	80148ac <HAL_RCC_OscConfig+0x77c>
 80148ca:	e082      	b.n	80149d2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80148cc:	4b43      	ldr	r3, [pc, #268]	@ (80149dc <HAL_RCC_OscConfig+0x8ac>)
 80148ce:	681b      	ldr	r3, [r3, #0]
 80148d0:	4a42      	ldr	r2, [pc, #264]	@ (80149dc <HAL_RCC_OscConfig+0x8ac>)
 80148d2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80148d6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80148d8:	f7fb f9c0 	bl	800fc5c <HAL_GetTick>
 80148dc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80148de:	e008      	b.n	80148f2 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80148e0:	f7fb f9bc 	bl	800fc5c <HAL_GetTick>
 80148e4:	4602      	mov	r2, r0
 80148e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80148e8:	1ad3      	subs	r3, r2, r3
 80148ea:	2b02      	cmp	r3, #2
 80148ec:	d901      	bls.n	80148f2 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80148ee:	2303      	movs	r3, #3
 80148f0:	e070      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80148f2:	4b3a      	ldr	r3, [pc, #232]	@ (80149dc <HAL_RCC_OscConfig+0x8ac>)
 80148f4:	681b      	ldr	r3, [r3, #0]
 80148f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80148fa:	2b00      	cmp	r3, #0
 80148fc:	d1f0      	bne.n	80148e0 <HAL_RCC_OscConfig+0x7b0>
 80148fe:	e068      	b.n	80149d2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8014900:	4b36      	ldr	r3, [pc, #216]	@ (80149dc <HAL_RCC_OscConfig+0x8ac>)
 8014902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014904:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8014906:	4b35      	ldr	r3, [pc, #212]	@ (80149dc <HAL_RCC_OscConfig+0x8ac>)
 8014908:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801490a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 801490c:	687b      	ldr	r3, [r7, #4]
 801490e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014910:	2b01      	cmp	r3, #1
 8014912:	d031      	beq.n	8014978 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8014914:	693b      	ldr	r3, [r7, #16]
 8014916:	f003 0203 	and.w	r2, r3, #3
 801491a:	687b      	ldr	r3, [r7, #4]
 801491c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 801491e:	429a      	cmp	r2, r3
 8014920:	d12a      	bne.n	8014978 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8014922:	693b      	ldr	r3, [r7, #16]
 8014924:	091b      	lsrs	r3, r3, #4
 8014926:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 801492a:	687b      	ldr	r3, [r7, #4]
 801492c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 801492e:	429a      	cmp	r2, r3
 8014930:	d122      	bne.n	8014978 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8014932:	68fb      	ldr	r3, [r7, #12]
 8014934:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8014938:	687b      	ldr	r3, [r7, #4]
 801493a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801493c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 801493e:	429a      	cmp	r2, r3
 8014940:	d11a      	bne.n	8014978 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8014942:	68fb      	ldr	r3, [r7, #12]
 8014944:	0a5b      	lsrs	r3, r3, #9
 8014946:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801494a:	687b      	ldr	r3, [r7, #4]
 801494c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801494e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8014950:	429a      	cmp	r2, r3
 8014952:	d111      	bne.n	8014978 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8014954:	68fb      	ldr	r3, [r7, #12]
 8014956:	0c1b      	lsrs	r3, r3, #16
 8014958:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801495c:	687b      	ldr	r3, [r7, #4]
 801495e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014960:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8014962:	429a      	cmp	r2, r3
 8014964:	d108      	bne.n	8014978 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8014966:	68fb      	ldr	r3, [r7, #12]
 8014968:	0e1b      	lsrs	r3, r3, #24
 801496a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801496e:	687b      	ldr	r3, [r7, #4]
 8014970:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014972:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8014974:	429a      	cmp	r2, r3
 8014976:	d001      	beq.n	801497c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8014978:	2301      	movs	r3, #1
 801497a:	e02b      	b.n	80149d4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 801497c:	4b17      	ldr	r3, [pc, #92]	@ (80149dc <HAL_RCC_OscConfig+0x8ac>)
 801497e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014980:	08db      	lsrs	r3, r3, #3
 8014982:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014986:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8014988:	687b      	ldr	r3, [r7, #4]
 801498a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801498c:	693a      	ldr	r2, [r7, #16]
 801498e:	429a      	cmp	r2, r3
 8014990:	d01f      	beq.n	80149d2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8014992:	4b12      	ldr	r3, [pc, #72]	@ (80149dc <HAL_RCC_OscConfig+0x8ac>)
 8014994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014996:	4a11      	ldr	r2, [pc, #68]	@ (80149dc <HAL_RCC_OscConfig+0x8ac>)
 8014998:	f023 0301 	bic.w	r3, r3, #1
 801499c:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 801499e:	f7fb f95d 	bl	800fc5c <HAL_GetTick>
 80149a2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80149a4:	bf00      	nop
 80149a6:	f7fb f959 	bl	800fc5c <HAL_GetTick>
 80149aa:	4602      	mov	r2, r0
 80149ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80149ae:	4293      	cmp	r3, r2
 80149b0:	d0f9      	beq.n	80149a6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80149b2:	4b0a      	ldr	r3, [pc, #40]	@ (80149dc <HAL_RCC_OscConfig+0x8ac>)
 80149b4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80149b6:	4b0a      	ldr	r3, [pc, #40]	@ (80149e0 <HAL_RCC_OscConfig+0x8b0>)
 80149b8:	4013      	ands	r3, r2
 80149ba:	687a      	ldr	r2, [r7, #4]
 80149bc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80149be:	00d2      	lsls	r2, r2, #3
 80149c0:	4906      	ldr	r1, [pc, #24]	@ (80149dc <HAL_RCC_OscConfig+0x8ac>)
 80149c2:	4313      	orrs	r3, r2
 80149c4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 80149c6:	4b05      	ldr	r3, [pc, #20]	@ (80149dc <HAL_RCC_OscConfig+0x8ac>)
 80149c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80149ca:	4a04      	ldr	r2, [pc, #16]	@ (80149dc <HAL_RCC_OscConfig+0x8ac>)
 80149cc:	f043 0301 	orr.w	r3, r3, #1
 80149d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 80149d2:	2300      	movs	r3, #0
}
 80149d4:	4618      	mov	r0, r3
 80149d6:	3730      	adds	r7, #48	@ 0x30
 80149d8:	46bd      	mov	sp, r7
 80149da:	bd80      	pop	{r7, pc}
 80149dc:	58024400 	.word	0x58024400
 80149e0:	ffff0007 	.word	0xffff0007

080149e4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80149e4:	b580      	push	{r7, lr}
 80149e6:	b086      	sub	sp, #24
 80149e8:	af00      	add	r7, sp, #0
 80149ea:	6078      	str	r0, [r7, #4]
 80149ec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80149ee:	687b      	ldr	r3, [r7, #4]
 80149f0:	2b00      	cmp	r3, #0
 80149f2:	d101      	bne.n	80149f8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80149f4:	2301      	movs	r3, #1
 80149f6:	e19c      	b.n	8014d32 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80149f8:	4b8a      	ldr	r3, [pc, #552]	@ (8014c24 <HAL_RCC_ClockConfig+0x240>)
 80149fa:	681b      	ldr	r3, [r3, #0]
 80149fc:	f003 030f 	and.w	r3, r3, #15
 8014a00:	683a      	ldr	r2, [r7, #0]
 8014a02:	429a      	cmp	r2, r3
 8014a04:	d910      	bls.n	8014a28 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8014a06:	4b87      	ldr	r3, [pc, #540]	@ (8014c24 <HAL_RCC_ClockConfig+0x240>)
 8014a08:	681b      	ldr	r3, [r3, #0]
 8014a0a:	f023 020f 	bic.w	r2, r3, #15
 8014a0e:	4985      	ldr	r1, [pc, #532]	@ (8014c24 <HAL_RCC_ClockConfig+0x240>)
 8014a10:	683b      	ldr	r3, [r7, #0]
 8014a12:	4313      	orrs	r3, r2
 8014a14:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8014a16:	4b83      	ldr	r3, [pc, #524]	@ (8014c24 <HAL_RCC_ClockConfig+0x240>)
 8014a18:	681b      	ldr	r3, [r3, #0]
 8014a1a:	f003 030f 	and.w	r3, r3, #15
 8014a1e:	683a      	ldr	r2, [r7, #0]
 8014a20:	429a      	cmp	r2, r3
 8014a22:	d001      	beq.n	8014a28 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8014a24:	2301      	movs	r3, #1
 8014a26:	e184      	b.n	8014d32 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8014a28:	687b      	ldr	r3, [r7, #4]
 8014a2a:	681b      	ldr	r3, [r3, #0]
 8014a2c:	f003 0304 	and.w	r3, r3, #4
 8014a30:	2b00      	cmp	r3, #0
 8014a32:	d010      	beq.n	8014a56 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8014a34:	687b      	ldr	r3, [r7, #4]
 8014a36:	691a      	ldr	r2, [r3, #16]
 8014a38:	4b7b      	ldr	r3, [pc, #492]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014a3a:	699b      	ldr	r3, [r3, #24]
 8014a3c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014a40:	429a      	cmp	r2, r3
 8014a42:	d908      	bls.n	8014a56 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8014a44:	4b78      	ldr	r3, [pc, #480]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014a46:	699b      	ldr	r3, [r3, #24]
 8014a48:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	691b      	ldr	r3, [r3, #16]
 8014a50:	4975      	ldr	r1, [pc, #468]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014a52:	4313      	orrs	r3, r2
 8014a54:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8014a56:	687b      	ldr	r3, [r7, #4]
 8014a58:	681b      	ldr	r3, [r3, #0]
 8014a5a:	f003 0308 	and.w	r3, r3, #8
 8014a5e:	2b00      	cmp	r3, #0
 8014a60:	d010      	beq.n	8014a84 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8014a62:	687b      	ldr	r3, [r7, #4]
 8014a64:	695a      	ldr	r2, [r3, #20]
 8014a66:	4b70      	ldr	r3, [pc, #448]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014a68:	69db      	ldr	r3, [r3, #28]
 8014a6a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014a6e:	429a      	cmp	r2, r3
 8014a70:	d908      	bls.n	8014a84 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8014a72:	4b6d      	ldr	r3, [pc, #436]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014a74:	69db      	ldr	r3, [r3, #28]
 8014a76:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014a7a:	687b      	ldr	r3, [r7, #4]
 8014a7c:	695b      	ldr	r3, [r3, #20]
 8014a7e:	496a      	ldr	r1, [pc, #424]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014a80:	4313      	orrs	r3, r2
 8014a82:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	681b      	ldr	r3, [r3, #0]
 8014a88:	f003 0310 	and.w	r3, r3, #16
 8014a8c:	2b00      	cmp	r3, #0
 8014a8e:	d010      	beq.n	8014ab2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8014a90:	687b      	ldr	r3, [r7, #4]
 8014a92:	699a      	ldr	r2, [r3, #24]
 8014a94:	4b64      	ldr	r3, [pc, #400]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014a96:	69db      	ldr	r3, [r3, #28]
 8014a98:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8014a9c:	429a      	cmp	r2, r3
 8014a9e:	d908      	bls.n	8014ab2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8014aa0:	4b61      	ldr	r3, [pc, #388]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014aa2:	69db      	ldr	r3, [r3, #28]
 8014aa4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8014aa8:	687b      	ldr	r3, [r7, #4]
 8014aaa:	699b      	ldr	r3, [r3, #24]
 8014aac:	495e      	ldr	r1, [pc, #376]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014aae:	4313      	orrs	r3, r2
 8014ab0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8014ab2:	687b      	ldr	r3, [r7, #4]
 8014ab4:	681b      	ldr	r3, [r3, #0]
 8014ab6:	f003 0320 	and.w	r3, r3, #32
 8014aba:	2b00      	cmp	r3, #0
 8014abc:	d010      	beq.n	8014ae0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8014abe:	687b      	ldr	r3, [r7, #4]
 8014ac0:	69da      	ldr	r2, [r3, #28]
 8014ac2:	4b59      	ldr	r3, [pc, #356]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014ac4:	6a1b      	ldr	r3, [r3, #32]
 8014ac6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014aca:	429a      	cmp	r2, r3
 8014acc:	d908      	bls.n	8014ae0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8014ace:	4b56      	ldr	r3, [pc, #344]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014ad0:	6a1b      	ldr	r3, [r3, #32]
 8014ad2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014ad6:	687b      	ldr	r3, [r7, #4]
 8014ad8:	69db      	ldr	r3, [r3, #28]
 8014ada:	4953      	ldr	r1, [pc, #332]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014adc:	4313      	orrs	r3, r2
 8014ade:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8014ae0:	687b      	ldr	r3, [r7, #4]
 8014ae2:	681b      	ldr	r3, [r3, #0]
 8014ae4:	f003 0302 	and.w	r3, r3, #2
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d010      	beq.n	8014b0e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8014aec:	687b      	ldr	r3, [r7, #4]
 8014aee:	68da      	ldr	r2, [r3, #12]
 8014af0:	4b4d      	ldr	r3, [pc, #308]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014af2:	699b      	ldr	r3, [r3, #24]
 8014af4:	f003 030f 	and.w	r3, r3, #15
 8014af8:	429a      	cmp	r2, r3
 8014afa:	d908      	bls.n	8014b0e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8014afc:	4b4a      	ldr	r3, [pc, #296]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014afe:	699b      	ldr	r3, [r3, #24]
 8014b00:	f023 020f 	bic.w	r2, r3, #15
 8014b04:	687b      	ldr	r3, [r7, #4]
 8014b06:	68db      	ldr	r3, [r3, #12]
 8014b08:	4947      	ldr	r1, [pc, #284]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014b0a:	4313      	orrs	r3, r2
 8014b0c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8014b0e:	687b      	ldr	r3, [r7, #4]
 8014b10:	681b      	ldr	r3, [r3, #0]
 8014b12:	f003 0301 	and.w	r3, r3, #1
 8014b16:	2b00      	cmp	r3, #0
 8014b18:	d055      	beq.n	8014bc6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8014b1a:	4b43      	ldr	r3, [pc, #268]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014b1c:	699b      	ldr	r3, [r3, #24]
 8014b1e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8014b22:	687b      	ldr	r3, [r7, #4]
 8014b24:	689b      	ldr	r3, [r3, #8]
 8014b26:	4940      	ldr	r1, [pc, #256]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014b28:	4313      	orrs	r3, r2
 8014b2a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8014b2c:	687b      	ldr	r3, [r7, #4]
 8014b2e:	685b      	ldr	r3, [r3, #4]
 8014b30:	2b02      	cmp	r3, #2
 8014b32:	d107      	bne.n	8014b44 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8014b34:	4b3c      	ldr	r3, [pc, #240]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014b36:	681b      	ldr	r3, [r3, #0]
 8014b38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8014b3c:	2b00      	cmp	r3, #0
 8014b3e:	d121      	bne.n	8014b84 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8014b40:	2301      	movs	r3, #1
 8014b42:	e0f6      	b.n	8014d32 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8014b44:	687b      	ldr	r3, [r7, #4]
 8014b46:	685b      	ldr	r3, [r3, #4]
 8014b48:	2b03      	cmp	r3, #3
 8014b4a:	d107      	bne.n	8014b5c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8014b4c:	4b36      	ldr	r3, [pc, #216]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014b4e:	681b      	ldr	r3, [r3, #0]
 8014b50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8014b54:	2b00      	cmp	r3, #0
 8014b56:	d115      	bne.n	8014b84 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8014b58:	2301      	movs	r3, #1
 8014b5a:	e0ea      	b.n	8014d32 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8014b5c:	687b      	ldr	r3, [r7, #4]
 8014b5e:	685b      	ldr	r3, [r3, #4]
 8014b60:	2b01      	cmp	r3, #1
 8014b62:	d107      	bne.n	8014b74 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8014b64:	4b30      	ldr	r3, [pc, #192]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014b66:	681b      	ldr	r3, [r3, #0]
 8014b68:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	d109      	bne.n	8014b84 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8014b70:	2301      	movs	r3, #1
 8014b72:	e0de      	b.n	8014d32 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8014b74:	4b2c      	ldr	r3, [pc, #176]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014b76:	681b      	ldr	r3, [r3, #0]
 8014b78:	f003 0304 	and.w	r3, r3, #4
 8014b7c:	2b00      	cmp	r3, #0
 8014b7e:	d101      	bne.n	8014b84 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8014b80:	2301      	movs	r3, #1
 8014b82:	e0d6      	b.n	8014d32 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8014b84:	4b28      	ldr	r3, [pc, #160]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014b86:	691b      	ldr	r3, [r3, #16]
 8014b88:	f023 0207 	bic.w	r2, r3, #7
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	685b      	ldr	r3, [r3, #4]
 8014b90:	4925      	ldr	r1, [pc, #148]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014b92:	4313      	orrs	r3, r2
 8014b94:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8014b96:	f7fb f861 	bl	800fc5c <HAL_GetTick>
 8014b9a:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8014b9c:	e00a      	b.n	8014bb4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8014b9e:	f7fb f85d 	bl	800fc5c <HAL_GetTick>
 8014ba2:	4602      	mov	r2, r0
 8014ba4:	697b      	ldr	r3, [r7, #20]
 8014ba6:	1ad3      	subs	r3, r2, r3
 8014ba8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8014bac:	4293      	cmp	r3, r2
 8014bae:	d901      	bls.n	8014bb4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8014bb0:	2303      	movs	r3, #3
 8014bb2:	e0be      	b.n	8014d32 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8014bb4:	4b1c      	ldr	r3, [pc, #112]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014bb6:	691b      	ldr	r3, [r3, #16]
 8014bb8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8014bbc:	687b      	ldr	r3, [r7, #4]
 8014bbe:	685b      	ldr	r3, [r3, #4]
 8014bc0:	00db      	lsls	r3, r3, #3
 8014bc2:	429a      	cmp	r2, r3
 8014bc4:	d1eb      	bne.n	8014b9e <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8014bc6:	687b      	ldr	r3, [r7, #4]
 8014bc8:	681b      	ldr	r3, [r3, #0]
 8014bca:	f003 0302 	and.w	r3, r3, #2
 8014bce:	2b00      	cmp	r3, #0
 8014bd0:	d010      	beq.n	8014bf4 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8014bd2:	687b      	ldr	r3, [r7, #4]
 8014bd4:	68da      	ldr	r2, [r3, #12]
 8014bd6:	4b14      	ldr	r3, [pc, #80]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014bd8:	699b      	ldr	r3, [r3, #24]
 8014bda:	f003 030f 	and.w	r3, r3, #15
 8014bde:	429a      	cmp	r2, r3
 8014be0:	d208      	bcs.n	8014bf4 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8014be2:	4b11      	ldr	r3, [pc, #68]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014be4:	699b      	ldr	r3, [r3, #24]
 8014be6:	f023 020f 	bic.w	r2, r3, #15
 8014bea:	687b      	ldr	r3, [r7, #4]
 8014bec:	68db      	ldr	r3, [r3, #12]
 8014bee:	490e      	ldr	r1, [pc, #56]	@ (8014c28 <HAL_RCC_ClockConfig+0x244>)
 8014bf0:	4313      	orrs	r3, r2
 8014bf2:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8014bf4:	4b0b      	ldr	r3, [pc, #44]	@ (8014c24 <HAL_RCC_ClockConfig+0x240>)
 8014bf6:	681b      	ldr	r3, [r3, #0]
 8014bf8:	f003 030f 	and.w	r3, r3, #15
 8014bfc:	683a      	ldr	r2, [r7, #0]
 8014bfe:	429a      	cmp	r2, r3
 8014c00:	d214      	bcs.n	8014c2c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8014c02:	4b08      	ldr	r3, [pc, #32]	@ (8014c24 <HAL_RCC_ClockConfig+0x240>)
 8014c04:	681b      	ldr	r3, [r3, #0]
 8014c06:	f023 020f 	bic.w	r2, r3, #15
 8014c0a:	4906      	ldr	r1, [pc, #24]	@ (8014c24 <HAL_RCC_ClockConfig+0x240>)
 8014c0c:	683b      	ldr	r3, [r7, #0]
 8014c0e:	4313      	orrs	r3, r2
 8014c10:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8014c12:	4b04      	ldr	r3, [pc, #16]	@ (8014c24 <HAL_RCC_ClockConfig+0x240>)
 8014c14:	681b      	ldr	r3, [r3, #0]
 8014c16:	f003 030f 	and.w	r3, r3, #15
 8014c1a:	683a      	ldr	r2, [r7, #0]
 8014c1c:	429a      	cmp	r2, r3
 8014c1e:	d005      	beq.n	8014c2c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8014c20:	2301      	movs	r3, #1
 8014c22:	e086      	b.n	8014d32 <HAL_RCC_ClockConfig+0x34e>
 8014c24:	52002000 	.word	0x52002000
 8014c28:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8014c2c:	687b      	ldr	r3, [r7, #4]
 8014c2e:	681b      	ldr	r3, [r3, #0]
 8014c30:	f003 0304 	and.w	r3, r3, #4
 8014c34:	2b00      	cmp	r3, #0
 8014c36:	d010      	beq.n	8014c5a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8014c38:	687b      	ldr	r3, [r7, #4]
 8014c3a:	691a      	ldr	r2, [r3, #16]
 8014c3c:	4b3f      	ldr	r3, [pc, #252]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014c3e:	699b      	ldr	r3, [r3, #24]
 8014c40:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014c44:	429a      	cmp	r2, r3
 8014c46:	d208      	bcs.n	8014c5a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8014c48:	4b3c      	ldr	r3, [pc, #240]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014c4a:	699b      	ldr	r3, [r3, #24]
 8014c4c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014c50:	687b      	ldr	r3, [r7, #4]
 8014c52:	691b      	ldr	r3, [r3, #16]
 8014c54:	4939      	ldr	r1, [pc, #228]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014c56:	4313      	orrs	r3, r2
 8014c58:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8014c5a:	687b      	ldr	r3, [r7, #4]
 8014c5c:	681b      	ldr	r3, [r3, #0]
 8014c5e:	f003 0308 	and.w	r3, r3, #8
 8014c62:	2b00      	cmp	r3, #0
 8014c64:	d010      	beq.n	8014c88 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8014c66:	687b      	ldr	r3, [r7, #4]
 8014c68:	695a      	ldr	r2, [r3, #20]
 8014c6a:	4b34      	ldr	r3, [pc, #208]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014c6c:	69db      	ldr	r3, [r3, #28]
 8014c6e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014c72:	429a      	cmp	r2, r3
 8014c74:	d208      	bcs.n	8014c88 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8014c76:	4b31      	ldr	r3, [pc, #196]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014c78:	69db      	ldr	r3, [r3, #28]
 8014c7a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014c7e:	687b      	ldr	r3, [r7, #4]
 8014c80:	695b      	ldr	r3, [r3, #20]
 8014c82:	492e      	ldr	r1, [pc, #184]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014c84:	4313      	orrs	r3, r2
 8014c86:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8014c88:	687b      	ldr	r3, [r7, #4]
 8014c8a:	681b      	ldr	r3, [r3, #0]
 8014c8c:	f003 0310 	and.w	r3, r3, #16
 8014c90:	2b00      	cmp	r3, #0
 8014c92:	d010      	beq.n	8014cb6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8014c94:	687b      	ldr	r3, [r7, #4]
 8014c96:	699a      	ldr	r2, [r3, #24]
 8014c98:	4b28      	ldr	r3, [pc, #160]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014c9a:	69db      	ldr	r3, [r3, #28]
 8014c9c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8014ca0:	429a      	cmp	r2, r3
 8014ca2:	d208      	bcs.n	8014cb6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8014ca4:	4b25      	ldr	r3, [pc, #148]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014ca6:	69db      	ldr	r3, [r3, #28]
 8014ca8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8014cac:	687b      	ldr	r3, [r7, #4]
 8014cae:	699b      	ldr	r3, [r3, #24]
 8014cb0:	4922      	ldr	r1, [pc, #136]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014cb2:	4313      	orrs	r3, r2
 8014cb4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8014cb6:	687b      	ldr	r3, [r7, #4]
 8014cb8:	681b      	ldr	r3, [r3, #0]
 8014cba:	f003 0320 	and.w	r3, r3, #32
 8014cbe:	2b00      	cmp	r3, #0
 8014cc0:	d010      	beq.n	8014ce4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8014cc2:	687b      	ldr	r3, [r7, #4]
 8014cc4:	69da      	ldr	r2, [r3, #28]
 8014cc6:	4b1d      	ldr	r3, [pc, #116]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014cc8:	6a1b      	ldr	r3, [r3, #32]
 8014cca:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8014cce:	429a      	cmp	r2, r3
 8014cd0:	d208      	bcs.n	8014ce4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8014cd2:	4b1a      	ldr	r3, [pc, #104]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014cd4:	6a1b      	ldr	r3, [r3, #32]
 8014cd6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8014cda:	687b      	ldr	r3, [r7, #4]
 8014cdc:	69db      	ldr	r3, [r3, #28]
 8014cde:	4917      	ldr	r1, [pc, #92]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014ce0:	4313      	orrs	r3, r2
 8014ce2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8014ce4:	f000 f834 	bl	8014d50 <HAL_RCC_GetSysClockFreq>
 8014ce8:	4602      	mov	r2, r0
 8014cea:	4b14      	ldr	r3, [pc, #80]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014cec:	699b      	ldr	r3, [r3, #24]
 8014cee:	0a1b      	lsrs	r3, r3, #8
 8014cf0:	f003 030f 	and.w	r3, r3, #15
 8014cf4:	4912      	ldr	r1, [pc, #72]	@ (8014d40 <HAL_RCC_ClockConfig+0x35c>)
 8014cf6:	5ccb      	ldrb	r3, [r1, r3]
 8014cf8:	f003 031f 	and.w	r3, r3, #31
 8014cfc:	fa22 f303 	lsr.w	r3, r2, r3
 8014d00:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8014d02:	4b0e      	ldr	r3, [pc, #56]	@ (8014d3c <HAL_RCC_ClockConfig+0x358>)
 8014d04:	699b      	ldr	r3, [r3, #24]
 8014d06:	f003 030f 	and.w	r3, r3, #15
 8014d0a:	4a0d      	ldr	r2, [pc, #52]	@ (8014d40 <HAL_RCC_ClockConfig+0x35c>)
 8014d0c:	5cd3      	ldrb	r3, [r2, r3]
 8014d0e:	f003 031f 	and.w	r3, r3, #31
 8014d12:	693a      	ldr	r2, [r7, #16]
 8014d14:	fa22 f303 	lsr.w	r3, r2, r3
 8014d18:	4a0a      	ldr	r2, [pc, #40]	@ (8014d44 <HAL_RCC_ClockConfig+0x360>)
 8014d1a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8014d1c:	4a0a      	ldr	r2, [pc, #40]	@ (8014d48 <HAL_RCC_ClockConfig+0x364>)
 8014d1e:	693b      	ldr	r3, [r7, #16]
 8014d20:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8014d22:	4b0a      	ldr	r3, [pc, #40]	@ (8014d4c <HAL_RCC_ClockConfig+0x368>)
 8014d24:	681b      	ldr	r3, [r3, #0]
 8014d26:	4618      	mov	r0, r3
 8014d28:	f7ed f842 	bl	8001db0 <HAL_InitTick>
 8014d2c:	4603      	mov	r3, r0
 8014d2e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8014d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8014d32:	4618      	mov	r0, r3
 8014d34:	3718      	adds	r7, #24
 8014d36:	46bd      	mov	sp, r7
 8014d38:	bd80      	pop	{r7, pc}
 8014d3a:	bf00      	nop
 8014d3c:	58024400 	.word	0x58024400
 8014d40:	08021a3c 	.word	0x08021a3c
 8014d44:	24000004 	.word	0x24000004
 8014d48:	24000000 	.word	0x24000000
 8014d4c:	240000d8 	.word	0x240000d8

08014d50 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8014d50:	b480      	push	{r7}
 8014d52:	b089      	sub	sp, #36	@ 0x24
 8014d54:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8014d56:	4bb3      	ldr	r3, [pc, #716]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014d58:	691b      	ldr	r3, [r3, #16]
 8014d5a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8014d5e:	2b18      	cmp	r3, #24
 8014d60:	f200 8155 	bhi.w	801500e <HAL_RCC_GetSysClockFreq+0x2be>
 8014d64:	a201      	add	r2, pc, #4	@ (adr r2, 8014d6c <HAL_RCC_GetSysClockFreq+0x1c>)
 8014d66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8014d6a:	bf00      	nop
 8014d6c:	08014dd1 	.word	0x08014dd1
 8014d70:	0801500f 	.word	0x0801500f
 8014d74:	0801500f 	.word	0x0801500f
 8014d78:	0801500f 	.word	0x0801500f
 8014d7c:	0801500f 	.word	0x0801500f
 8014d80:	0801500f 	.word	0x0801500f
 8014d84:	0801500f 	.word	0x0801500f
 8014d88:	0801500f 	.word	0x0801500f
 8014d8c:	08014df7 	.word	0x08014df7
 8014d90:	0801500f 	.word	0x0801500f
 8014d94:	0801500f 	.word	0x0801500f
 8014d98:	0801500f 	.word	0x0801500f
 8014d9c:	0801500f 	.word	0x0801500f
 8014da0:	0801500f 	.word	0x0801500f
 8014da4:	0801500f 	.word	0x0801500f
 8014da8:	0801500f 	.word	0x0801500f
 8014dac:	08014dfd 	.word	0x08014dfd
 8014db0:	0801500f 	.word	0x0801500f
 8014db4:	0801500f 	.word	0x0801500f
 8014db8:	0801500f 	.word	0x0801500f
 8014dbc:	0801500f 	.word	0x0801500f
 8014dc0:	0801500f 	.word	0x0801500f
 8014dc4:	0801500f 	.word	0x0801500f
 8014dc8:	0801500f 	.word	0x0801500f
 8014dcc:	08014e03 	.word	0x08014e03
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014dd0:	4b94      	ldr	r3, [pc, #592]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014dd2:	681b      	ldr	r3, [r3, #0]
 8014dd4:	f003 0320 	and.w	r3, r3, #32
 8014dd8:	2b00      	cmp	r3, #0
 8014dda:	d009      	beq.n	8014df0 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8014ddc:	4b91      	ldr	r3, [pc, #580]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014dde:	681b      	ldr	r3, [r3, #0]
 8014de0:	08db      	lsrs	r3, r3, #3
 8014de2:	f003 0303 	and.w	r3, r3, #3
 8014de6:	4a90      	ldr	r2, [pc, #576]	@ (8015028 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8014de8:	fa22 f303 	lsr.w	r3, r2, r3
 8014dec:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8014dee:	e111      	b.n	8015014 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8014df0:	4b8d      	ldr	r3, [pc, #564]	@ (8015028 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8014df2:	61bb      	str	r3, [r7, #24]
      break;
 8014df4:	e10e      	b.n	8015014 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8014df6:	4b8d      	ldr	r3, [pc, #564]	@ (801502c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8014df8:	61bb      	str	r3, [r7, #24]
      break;
 8014dfa:	e10b      	b.n	8015014 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8014dfc:	4b8c      	ldr	r3, [pc, #560]	@ (8015030 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8014dfe:	61bb      	str	r3, [r7, #24]
      break;
 8014e00:	e108      	b.n	8015014 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8014e02:	4b88      	ldr	r3, [pc, #544]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014e04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014e06:	f003 0303 	and.w	r3, r3, #3
 8014e0a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8014e0c:	4b85      	ldr	r3, [pc, #532]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014e0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014e10:	091b      	lsrs	r3, r3, #4
 8014e12:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8014e16:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8014e18:	4b82      	ldr	r3, [pc, #520]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014e1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e1c:	f003 0301 	and.w	r3, r3, #1
 8014e20:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8014e22:	4b80      	ldr	r3, [pc, #512]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014e24:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8014e26:	08db      	lsrs	r3, r3, #3
 8014e28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014e2c:	68fa      	ldr	r2, [r7, #12]
 8014e2e:	fb02 f303 	mul.w	r3, r2, r3
 8014e32:	ee07 3a90 	vmov	s15, r3
 8014e36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014e3a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8014e3e:	693b      	ldr	r3, [r7, #16]
 8014e40:	2b00      	cmp	r3, #0
 8014e42:	f000 80e1 	beq.w	8015008 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8014e46:	697b      	ldr	r3, [r7, #20]
 8014e48:	2b02      	cmp	r3, #2
 8014e4a:	f000 8083 	beq.w	8014f54 <HAL_RCC_GetSysClockFreq+0x204>
 8014e4e:	697b      	ldr	r3, [r7, #20]
 8014e50:	2b02      	cmp	r3, #2
 8014e52:	f200 80a1 	bhi.w	8014f98 <HAL_RCC_GetSysClockFreq+0x248>
 8014e56:	697b      	ldr	r3, [r7, #20]
 8014e58:	2b00      	cmp	r3, #0
 8014e5a:	d003      	beq.n	8014e64 <HAL_RCC_GetSysClockFreq+0x114>
 8014e5c:	697b      	ldr	r3, [r7, #20]
 8014e5e:	2b01      	cmp	r3, #1
 8014e60:	d056      	beq.n	8014f10 <HAL_RCC_GetSysClockFreq+0x1c0>
 8014e62:	e099      	b.n	8014f98 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8014e64:	4b6f      	ldr	r3, [pc, #444]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014e66:	681b      	ldr	r3, [r3, #0]
 8014e68:	f003 0320 	and.w	r3, r3, #32
 8014e6c:	2b00      	cmp	r3, #0
 8014e6e:	d02d      	beq.n	8014ecc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8014e70:	4b6c      	ldr	r3, [pc, #432]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014e72:	681b      	ldr	r3, [r3, #0]
 8014e74:	08db      	lsrs	r3, r3, #3
 8014e76:	f003 0303 	and.w	r3, r3, #3
 8014e7a:	4a6b      	ldr	r2, [pc, #428]	@ (8015028 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8014e7c:	fa22 f303 	lsr.w	r3, r2, r3
 8014e80:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8014e82:	687b      	ldr	r3, [r7, #4]
 8014e84:	ee07 3a90 	vmov	s15, r3
 8014e88:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8014e8c:	693b      	ldr	r3, [r7, #16]
 8014e8e:	ee07 3a90 	vmov	s15, r3
 8014e92:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014e96:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8014e9a:	4b62      	ldr	r3, [pc, #392]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014e9e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014ea2:	ee07 3a90 	vmov	s15, r3
 8014ea6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8014eaa:	ed97 6a02 	vldr	s12, [r7, #8]
 8014eae:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8015034 <HAL_RCC_GetSysClockFreq+0x2e4>
 8014eb2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8014eb6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8014eba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8014ebe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014ec2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014ec6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8014eca:	e087      	b.n	8014fdc <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8014ecc:	693b      	ldr	r3, [r7, #16]
 8014ece:	ee07 3a90 	vmov	s15, r3
 8014ed2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014ed6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8015038 <HAL_RCC_GetSysClockFreq+0x2e8>
 8014eda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8014ede:	4b51      	ldr	r3, [pc, #324]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014ee6:	ee07 3a90 	vmov	s15, r3
 8014eea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8014eee:	ed97 6a02 	vldr	s12, [r7, #8]
 8014ef2:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8015034 <HAL_RCC_GetSysClockFreq+0x2e4>
 8014ef6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8014efa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8014efe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8014f02:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014f0a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8014f0e:	e065      	b.n	8014fdc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8014f10:	693b      	ldr	r3, [r7, #16]
 8014f12:	ee07 3a90 	vmov	s15, r3
 8014f16:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014f1a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 801503c <HAL_RCC_GetSysClockFreq+0x2ec>
 8014f1e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8014f22:	4b40      	ldr	r3, [pc, #256]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014f24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014f26:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014f2a:	ee07 3a90 	vmov	s15, r3
 8014f2e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8014f32:	ed97 6a02 	vldr	s12, [r7, #8]
 8014f36:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8015034 <HAL_RCC_GetSysClockFreq+0x2e4>
 8014f3a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8014f3e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8014f42:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8014f46:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014f4a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014f4e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8014f52:	e043      	b.n	8014fdc <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8014f54:	693b      	ldr	r3, [r7, #16]
 8014f56:	ee07 3a90 	vmov	s15, r3
 8014f5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014f5e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8015040 <HAL_RCC_GetSysClockFreq+0x2f0>
 8014f62:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8014f66:	4b2f      	ldr	r3, [pc, #188]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014f68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014f6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014f6e:	ee07 3a90 	vmov	s15, r3
 8014f72:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8014f76:	ed97 6a02 	vldr	s12, [r7, #8]
 8014f7a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8015034 <HAL_RCC_GetSysClockFreq+0x2e4>
 8014f7e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8014f82:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8014f86:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8014f8a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014f8e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014f92:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8014f96:	e021      	b.n	8014fdc <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8014f98:	693b      	ldr	r3, [r7, #16]
 8014f9a:	ee07 3a90 	vmov	s15, r3
 8014f9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8014fa2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 801503c <HAL_RCC_GetSysClockFreq+0x2ec>
 8014fa6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8014faa:	4b1e      	ldr	r3, [pc, #120]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014fae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8014fb2:	ee07 3a90 	vmov	s15, r3
 8014fb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8014fba:	ed97 6a02 	vldr	s12, [r7, #8]
 8014fbe:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8015034 <HAL_RCC_GetSysClockFreq+0x2e4>
 8014fc2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8014fc6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8014fca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8014fce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8014fd2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014fd6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8014fda:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8014fdc:	4b11      	ldr	r3, [pc, #68]	@ (8015024 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8014fde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8014fe0:	0a5b      	lsrs	r3, r3, #9
 8014fe2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8014fe6:	3301      	adds	r3, #1
 8014fe8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8014fea:	683b      	ldr	r3, [r7, #0]
 8014fec:	ee07 3a90 	vmov	s15, r3
 8014ff0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8014ff4:	edd7 6a07 	vldr	s13, [r7, #28]
 8014ff8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8014ffc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8015000:	ee17 3a90 	vmov	r3, s15
 8015004:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8015006:	e005      	b.n	8015014 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8015008:	2300      	movs	r3, #0
 801500a:	61bb      	str	r3, [r7, #24]
      break;
 801500c:	e002      	b.n	8015014 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 801500e:	4b07      	ldr	r3, [pc, #28]	@ (801502c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8015010:	61bb      	str	r3, [r7, #24]
      break;
 8015012:	bf00      	nop
  }

  return sysclockfreq;
 8015014:	69bb      	ldr	r3, [r7, #24]
}
 8015016:	4618      	mov	r0, r3
 8015018:	3724      	adds	r7, #36	@ 0x24
 801501a:	46bd      	mov	sp, r7
 801501c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015020:	4770      	bx	lr
 8015022:	bf00      	nop
 8015024:	58024400 	.word	0x58024400
 8015028:	03d09000 	.word	0x03d09000
 801502c:	003d0900 	.word	0x003d0900
 8015030:	017d7840 	.word	0x017d7840
 8015034:	46000000 	.word	0x46000000
 8015038:	4c742400 	.word	0x4c742400
 801503c:	4a742400 	.word	0x4a742400
 8015040:	4bbebc20 	.word	0x4bbebc20

08015044 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8015044:	b580      	push	{r7, lr}
 8015046:	b082      	sub	sp, #8
 8015048:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 801504a:	f7ff fe81 	bl	8014d50 <HAL_RCC_GetSysClockFreq>
 801504e:	4602      	mov	r2, r0
 8015050:	4b10      	ldr	r3, [pc, #64]	@ (8015094 <HAL_RCC_GetHCLKFreq+0x50>)
 8015052:	699b      	ldr	r3, [r3, #24]
 8015054:	0a1b      	lsrs	r3, r3, #8
 8015056:	f003 030f 	and.w	r3, r3, #15
 801505a:	490f      	ldr	r1, [pc, #60]	@ (8015098 <HAL_RCC_GetHCLKFreq+0x54>)
 801505c:	5ccb      	ldrb	r3, [r1, r3]
 801505e:	f003 031f 	and.w	r3, r3, #31
 8015062:	fa22 f303 	lsr.w	r3, r2, r3
 8015066:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8015068:	4b0a      	ldr	r3, [pc, #40]	@ (8015094 <HAL_RCC_GetHCLKFreq+0x50>)
 801506a:	699b      	ldr	r3, [r3, #24]
 801506c:	f003 030f 	and.w	r3, r3, #15
 8015070:	4a09      	ldr	r2, [pc, #36]	@ (8015098 <HAL_RCC_GetHCLKFreq+0x54>)
 8015072:	5cd3      	ldrb	r3, [r2, r3]
 8015074:	f003 031f 	and.w	r3, r3, #31
 8015078:	687a      	ldr	r2, [r7, #4]
 801507a:	fa22 f303 	lsr.w	r3, r2, r3
 801507e:	4a07      	ldr	r2, [pc, #28]	@ (801509c <HAL_RCC_GetHCLKFreq+0x58>)
 8015080:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8015082:	4a07      	ldr	r2, [pc, #28]	@ (80150a0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8015084:	687b      	ldr	r3, [r7, #4]
 8015086:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8015088:	4b04      	ldr	r3, [pc, #16]	@ (801509c <HAL_RCC_GetHCLKFreq+0x58>)
 801508a:	681b      	ldr	r3, [r3, #0]
}
 801508c:	4618      	mov	r0, r3
 801508e:	3708      	adds	r7, #8
 8015090:	46bd      	mov	sp, r7
 8015092:	bd80      	pop	{r7, pc}
 8015094:	58024400 	.word	0x58024400
 8015098:	08021a3c 	.word	0x08021a3c
 801509c:	24000004 	.word	0x24000004
 80150a0:	24000000 	.word	0x24000000

080150a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80150a4:	b580      	push	{r7, lr}
 80150a6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80150a8:	f7ff ffcc 	bl	8015044 <HAL_RCC_GetHCLKFreq>
 80150ac:	4602      	mov	r2, r0
 80150ae:	4b06      	ldr	r3, [pc, #24]	@ (80150c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80150b0:	69db      	ldr	r3, [r3, #28]
 80150b2:	091b      	lsrs	r3, r3, #4
 80150b4:	f003 0307 	and.w	r3, r3, #7
 80150b8:	4904      	ldr	r1, [pc, #16]	@ (80150cc <HAL_RCC_GetPCLK1Freq+0x28>)
 80150ba:	5ccb      	ldrb	r3, [r1, r3]
 80150bc:	f003 031f 	and.w	r3, r3, #31
 80150c0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80150c4:	4618      	mov	r0, r3
 80150c6:	bd80      	pop	{r7, pc}
 80150c8:	58024400 	.word	0x58024400
 80150cc:	08021a3c 	.word	0x08021a3c

080150d0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80150d0:	b580      	push	{r7, lr}
 80150d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 80150d4:	f7ff ffb6 	bl	8015044 <HAL_RCC_GetHCLKFreq>
 80150d8:	4602      	mov	r2, r0
 80150da:	4b06      	ldr	r3, [pc, #24]	@ (80150f4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80150dc:	69db      	ldr	r3, [r3, #28]
 80150de:	0a1b      	lsrs	r3, r3, #8
 80150e0:	f003 0307 	and.w	r3, r3, #7
 80150e4:	4904      	ldr	r1, [pc, #16]	@ (80150f8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80150e6:	5ccb      	ldrb	r3, [r1, r3]
 80150e8:	f003 031f 	and.w	r3, r3, #31
 80150ec:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80150f0:	4618      	mov	r0, r3
 80150f2:	bd80      	pop	{r7, pc}
 80150f4:	58024400 	.word	0x58024400
 80150f8:	08021a3c 	.word	0x08021a3c

080150fc <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80150fc:	b480      	push	{r7}
 80150fe:	b083      	sub	sp, #12
 8015100:	af00      	add	r7, sp, #0
 8015102:	6078      	str	r0, [r7, #4]
 8015104:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8015106:	687b      	ldr	r3, [r7, #4]
 8015108:	223f      	movs	r2, #63	@ 0x3f
 801510a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 801510c:	4b1a      	ldr	r3, [pc, #104]	@ (8015178 <HAL_RCC_GetClockConfig+0x7c>)
 801510e:	691b      	ldr	r3, [r3, #16]
 8015110:	f003 0207 	and.w	r2, r3, #7
 8015114:	687b      	ldr	r3, [r7, #4]
 8015116:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8015118:	4b17      	ldr	r3, [pc, #92]	@ (8015178 <HAL_RCC_GetClockConfig+0x7c>)
 801511a:	699b      	ldr	r3, [r3, #24]
 801511c:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8015120:	687b      	ldr	r3, [r7, #4]
 8015122:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8015124:	4b14      	ldr	r3, [pc, #80]	@ (8015178 <HAL_RCC_GetClockConfig+0x7c>)
 8015126:	699b      	ldr	r3, [r3, #24]
 8015128:	f003 020f 	and.w	r2, r3, #15
 801512c:	687b      	ldr	r3, [r7, #4]
 801512e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8015130:	4b11      	ldr	r3, [pc, #68]	@ (8015178 <HAL_RCC_GetClockConfig+0x7c>)
 8015132:	699b      	ldr	r3, [r3, #24]
 8015134:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8015138:	687b      	ldr	r3, [r7, #4]
 801513a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 801513c:	4b0e      	ldr	r3, [pc, #56]	@ (8015178 <HAL_RCC_GetClockConfig+0x7c>)
 801513e:	69db      	ldr	r3, [r3, #28]
 8015140:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8015144:	687b      	ldr	r3, [r7, #4]
 8015146:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8015148:	4b0b      	ldr	r3, [pc, #44]	@ (8015178 <HAL_RCC_GetClockConfig+0x7c>)
 801514a:	69db      	ldr	r3, [r3, #28]
 801514c:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8015150:	687b      	ldr	r3, [r7, #4]
 8015152:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8015154:	4b08      	ldr	r3, [pc, #32]	@ (8015178 <HAL_RCC_GetClockConfig+0x7c>)
 8015156:	6a1b      	ldr	r3, [r3, #32]
 8015158:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 801515c:	687b      	ldr	r3, [r7, #4]
 801515e:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8015160:	4b06      	ldr	r3, [pc, #24]	@ (801517c <HAL_RCC_GetClockConfig+0x80>)
 8015162:	681b      	ldr	r3, [r3, #0]
 8015164:	f003 020f 	and.w	r2, r3, #15
 8015168:	683b      	ldr	r3, [r7, #0]
 801516a:	601a      	str	r2, [r3, #0]
}
 801516c:	bf00      	nop
 801516e:	370c      	adds	r7, #12
 8015170:	46bd      	mov	sp, r7
 8015172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015176:	4770      	bx	lr
 8015178:	58024400 	.word	0x58024400
 801517c:	52002000 	.word	0x52002000

08015180 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8015180:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8015184:	b0ca      	sub	sp, #296	@ 0x128
 8015186:	af00      	add	r7, sp, #0
 8015188:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 801518c:	2300      	movs	r3, #0
 801518e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8015192:	2300      	movs	r3, #0
 8015194:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8015198:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801519c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80151a0:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80151a4:	2500      	movs	r5, #0
 80151a6:	ea54 0305 	orrs.w	r3, r4, r5
 80151aa:	d049      	beq.n	8015240 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80151ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80151b0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80151b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80151b6:	d02f      	beq.n	8015218 <HAL_RCCEx_PeriphCLKConfig+0x98>
 80151b8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80151bc:	d828      	bhi.n	8015210 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80151be:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80151c2:	d01a      	beq.n	80151fa <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80151c4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80151c8:	d822      	bhi.n	8015210 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80151ca:	2b00      	cmp	r3, #0
 80151cc:	d003      	beq.n	80151d6 <HAL_RCCEx_PeriphCLKConfig+0x56>
 80151ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80151d2:	d007      	beq.n	80151e4 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80151d4:	e01c      	b.n	8015210 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80151d6:	4bb8      	ldr	r3, [pc, #736]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80151d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80151da:	4ab7      	ldr	r2, [pc, #732]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80151dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80151e0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80151e2:	e01a      	b.n	801521a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80151e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80151e8:	3308      	adds	r3, #8
 80151ea:	2102      	movs	r1, #2
 80151ec:	4618      	mov	r0, r3
 80151ee:	f002 fb61 	bl	80178b4 <RCCEx_PLL2_Config>
 80151f2:	4603      	mov	r3, r0
 80151f4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80151f8:	e00f      	b.n	801521a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80151fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80151fe:	3328      	adds	r3, #40	@ 0x28
 8015200:	2102      	movs	r1, #2
 8015202:	4618      	mov	r0, r3
 8015204:	f002 fc08 	bl	8017a18 <RCCEx_PLL3_Config>
 8015208:	4603      	mov	r3, r0
 801520a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 801520e:	e004      	b.n	801521a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015210:	2301      	movs	r3, #1
 8015212:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015216:	e000      	b.n	801521a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8015218:	bf00      	nop
    }

    if (ret == HAL_OK)
 801521a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801521e:	2b00      	cmp	r3, #0
 8015220:	d10a      	bne.n	8015238 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8015222:	4ba5      	ldr	r3, [pc, #660]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8015224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015226:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 801522a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801522e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8015230:	4aa1      	ldr	r2, [pc, #644]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8015232:	430b      	orrs	r3, r1
 8015234:	6513      	str	r3, [r2, #80]	@ 0x50
 8015236:	e003      	b.n	8015240 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015238:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801523c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8015240:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015244:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015248:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 801524c:	f04f 0900 	mov.w	r9, #0
 8015250:	ea58 0309 	orrs.w	r3, r8, r9
 8015254:	d047      	beq.n	80152e6 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8015256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801525a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801525c:	2b04      	cmp	r3, #4
 801525e:	d82a      	bhi.n	80152b6 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8015260:	a201      	add	r2, pc, #4	@ (adr r2, 8015268 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8015262:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015266:	bf00      	nop
 8015268:	0801527d 	.word	0x0801527d
 801526c:	0801528b 	.word	0x0801528b
 8015270:	080152a1 	.word	0x080152a1
 8015274:	080152bf 	.word	0x080152bf
 8015278:	080152bf 	.word	0x080152bf
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801527c:	4b8e      	ldr	r3, [pc, #568]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801527e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015280:	4a8d      	ldr	r2, [pc, #564]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8015282:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015286:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8015288:	e01a      	b.n	80152c0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801528a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801528e:	3308      	adds	r3, #8
 8015290:	2100      	movs	r1, #0
 8015292:	4618      	mov	r0, r3
 8015294:	f002 fb0e 	bl	80178b4 <RCCEx_PLL2_Config>
 8015298:	4603      	mov	r3, r0
 801529a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 801529e:	e00f      	b.n	80152c0 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80152a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80152a4:	3328      	adds	r3, #40	@ 0x28
 80152a6:	2100      	movs	r1, #0
 80152a8:	4618      	mov	r0, r3
 80152aa:	f002 fbb5 	bl	8017a18 <RCCEx_PLL3_Config>
 80152ae:	4603      	mov	r3, r0
 80152b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80152b4:	e004      	b.n	80152c0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80152b6:	2301      	movs	r3, #1
 80152b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80152bc:	e000      	b.n	80152c0 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80152be:	bf00      	nop
    }

    if (ret == HAL_OK)
 80152c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80152c4:	2b00      	cmp	r3, #0
 80152c6:	d10a      	bne.n	80152de <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80152c8:	4b7b      	ldr	r3, [pc, #492]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80152ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80152cc:	f023 0107 	bic.w	r1, r3, #7
 80152d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80152d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80152d6:	4a78      	ldr	r2, [pc, #480]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80152d8:	430b      	orrs	r3, r1
 80152da:	6513      	str	r3, [r2, #80]	@ 0x50
 80152dc:	e003      	b.n	80152e6 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80152de:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80152e2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80152e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80152ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80152ee:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80152f2:	f04f 0b00 	mov.w	fp, #0
 80152f6:	ea5a 030b 	orrs.w	r3, sl, fp
 80152fa:	d04c      	beq.n	8015396 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80152fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015300:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8015302:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8015306:	d030      	beq.n	801536a <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8015308:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801530c:	d829      	bhi.n	8015362 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 801530e:	2bc0      	cmp	r3, #192	@ 0xc0
 8015310:	d02d      	beq.n	801536e <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8015312:	2bc0      	cmp	r3, #192	@ 0xc0
 8015314:	d825      	bhi.n	8015362 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8015316:	2b80      	cmp	r3, #128	@ 0x80
 8015318:	d018      	beq.n	801534c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 801531a:	2b80      	cmp	r3, #128	@ 0x80
 801531c:	d821      	bhi.n	8015362 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 801531e:	2b00      	cmp	r3, #0
 8015320:	d002      	beq.n	8015328 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8015322:	2b40      	cmp	r3, #64	@ 0x40
 8015324:	d007      	beq.n	8015336 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8015326:	e01c      	b.n	8015362 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8015328:	4b63      	ldr	r3, [pc, #396]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801532a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801532c:	4a62      	ldr	r2, [pc, #392]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801532e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015332:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8015334:	e01c      	b.n	8015370 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8015336:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801533a:	3308      	adds	r3, #8
 801533c:	2100      	movs	r1, #0
 801533e:	4618      	mov	r0, r3
 8015340:	f002 fab8 	bl	80178b4 <RCCEx_PLL2_Config>
 8015344:	4603      	mov	r3, r0
 8015346:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 801534a:	e011      	b.n	8015370 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 801534c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015350:	3328      	adds	r3, #40	@ 0x28
 8015352:	2100      	movs	r1, #0
 8015354:	4618      	mov	r0, r3
 8015356:	f002 fb5f 	bl	8017a18 <RCCEx_PLL3_Config>
 801535a:	4603      	mov	r3, r0
 801535c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8015360:	e006      	b.n	8015370 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015362:	2301      	movs	r3, #1
 8015364:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015368:	e002      	b.n	8015370 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 801536a:	bf00      	nop
 801536c:	e000      	b.n	8015370 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 801536e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015370:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015374:	2b00      	cmp	r3, #0
 8015376:	d10a      	bne.n	801538e <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8015378:	4b4f      	ldr	r3, [pc, #316]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 801537a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801537c:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8015380:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015384:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8015386:	4a4c      	ldr	r2, [pc, #304]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8015388:	430b      	orrs	r3, r1
 801538a:	6513      	str	r3, [r2, #80]	@ 0x50
 801538c:	e003      	b.n	8015396 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801538e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015392:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8015396:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801539a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801539e:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80153a2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80153a6:	2300      	movs	r3, #0
 80153a8:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80153ac:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80153b0:	460b      	mov	r3, r1
 80153b2:	4313      	orrs	r3, r2
 80153b4:	d053      	beq.n	801545e <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80153b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80153ba:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80153be:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80153c2:	d035      	beq.n	8015430 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80153c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80153c8:	d82e      	bhi.n	8015428 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80153ca:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80153ce:	d031      	beq.n	8015434 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80153d0:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80153d4:	d828      	bhi.n	8015428 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80153d6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80153da:	d01a      	beq.n	8015412 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80153dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80153e0:	d822      	bhi.n	8015428 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80153e2:	2b00      	cmp	r3, #0
 80153e4:	d003      	beq.n	80153ee <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80153e6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80153ea:	d007      	beq.n	80153fc <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80153ec:	e01c      	b.n	8015428 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80153ee:	4b32      	ldr	r3, [pc, #200]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80153f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80153f2:	4a31      	ldr	r2, [pc, #196]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80153f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80153f8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80153fa:	e01c      	b.n	8015436 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80153fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015400:	3308      	adds	r3, #8
 8015402:	2100      	movs	r1, #0
 8015404:	4618      	mov	r0, r3
 8015406:	f002 fa55 	bl	80178b4 <RCCEx_PLL2_Config>
 801540a:	4603      	mov	r3, r0
 801540c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8015410:	e011      	b.n	8015436 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8015412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015416:	3328      	adds	r3, #40	@ 0x28
 8015418:	2100      	movs	r1, #0
 801541a:	4618      	mov	r0, r3
 801541c:	f002 fafc 	bl	8017a18 <RCCEx_PLL3_Config>
 8015420:	4603      	mov	r3, r0
 8015422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8015426:	e006      	b.n	8015436 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8015428:	2301      	movs	r3, #1
 801542a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801542e:	e002      	b.n	8015436 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8015430:	bf00      	nop
 8015432:	e000      	b.n	8015436 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8015434:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015436:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801543a:	2b00      	cmp	r3, #0
 801543c:	d10b      	bne.n	8015456 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 801543e:	4b1e      	ldr	r3, [pc, #120]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8015440:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015442:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 8015446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801544a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 801544e:	4a1a      	ldr	r2, [pc, #104]	@ (80154b8 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8015450:	430b      	orrs	r3, r1
 8015452:	6593      	str	r3, [r2, #88]	@ 0x58
 8015454:	e003      	b.n	801545e <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015456:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801545a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 801545e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015462:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015466:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 801546a:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 801546e:	2300      	movs	r3, #0
 8015470:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8015474:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 8015478:	460b      	mov	r3, r1
 801547a:	4313      	orrs	r3, r2
 801547c:	d056      	beq.n	801552c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 801547e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015482:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8015486:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 801548a:	d038      	beq.n	80154fe <HAL_RCCEx_PeriphCLKConfig+0x37e>
 801548c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8015490:	d831      	bhi.n	80154f6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8015492:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8015496:	d034      	beq.n	8015502 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8015498:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 801549c:	d82b      	bhi.n	80154f6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 801549e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80154a2:	d01d      	beq.n	80154e0 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80154a4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80154a8:	d825      	bhi.n	80154f6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80154aa:	2b00      	cmp	r3, #0
 80154ac:	d006      	beq.n	80154bc <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80154ae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80154b2:	d00a      	beq.n	80154ca <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80154b4:	e01f      	b.n	80154f6 <HAL_RCCEx_PeriphCLKConfig+0x376>
 80154b6:	bf00      	nop
 80154b8:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80154bc:	4ba2      	ldr	r3, [pc, #648]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80154be:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80154c0:	4aa1      	ldr	r2, [pc, #644]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80154c2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80154c6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80154c8:	e01c      	b.n	8015504 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80154ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80154ce:	3308      	adds	r3, #8
 80154d0:	2100      	movs	r1, #0
 80154d2:	4618      	mov	r0, r3
 80154d4:	f002 f9ee 	bl	80178b4 <RCCEx_PLL2_Config>
 80154d8:	4603      	mov	r3, r0
 80154da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80154de:	e011      	b.n	8015504 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80154e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80154e4:	3328      	adds	r3, #40	@ 0x28
 80154e6:	2100      	movs	r1, #0
 80154e8:	4618      	mov	r0, r3
 80154ea:	f002 fa95 	bl	8017a18 <RCCEx_PLL3_Config>
 80154ee:	4603      	mov	r3, r0
 80154f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80154f4:	e006      	b.n	8015504 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80154f6:	2301      	movs	r3, #1
 80154f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80154fc:	e002      	b.n	8015504 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80154fe:	bf00      	nop
 8015500:	e000      	b.n	8015504 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8015502:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015504:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015508:	2b00      	cmp	r3, #0
 801550a:	d10b      	bne.n	8015524 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 801550c:	4b8e      	ldr	r3, [pc, #568]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801550e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015510:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8015514:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015518:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 801551c:	4a8a      	ldr	r2, [pc, #552]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801551e:	430b      	orrs	r3, r1
 8015520:	6593      	str	r3, [r2, #88]	@ 0x58
 8015522:	e003      	b.n	801552c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015524:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015528:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 801552c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015530:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015534:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8015538:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 801553c:	2300      	movs	r3, #0
 801553e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8015542:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 8015546:	460b      	mov	r3, r1
 8015548:	4313      	orrs	r3, r2
 801554a:	d03a      	beq.n	80155c2 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 801554c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015550:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8015552:	2b30      	cmp	r3, #48	@ 0x30
 8015554:	d01f      	beq.n	8015596 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8015556:	2b30      	cmp	r3, #48	@ 0x30
 8015558:	d819      	bhi.n	801558e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 801555a:	2b20      	cmp	r3, #32
 801555c:	d00c      	beq.n	8015578 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 801555e:	2b20      	cmp	r3, #32
 8015560:	d815      	bhi.n	801558e <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8015562:	2b00      	cmp	r3, #0
 8015564:	d019      	beq.n	801559a <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8015566:	2b10      	cmp	r3, #16
 8015568:	d111      	bne.n	801558e <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801556a:	4b77      	ldr	r3, [pc, #476]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801556c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801556e:	4a76      	ldr	r2, [pc, #472]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8015570:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015574:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8015576:	e011      	b.n	801559c <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8015578:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801557c:	3308      	adds	r3, #8
 801557e:	2102      	movs	r1, #2
 8015580:	4618      	mov	r0, r3
 8015582:	f002 f997 	bl	80178b4 <RCCEx_PLL2_Config>
 8015586:	4603      	mov	r3, r0
 8015588:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 801558c:	e006      	b.n	801559c <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 801558e:	2301      	movs	r3, #1
 8015590:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015594:	e002      	b.n	801559c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8015596:	bf00      	nop
 8015598:	e000      	b.n	801559c <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 801559a:	bf00      	nop
    }

    if (ret == HAL_OK)
 801559c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80155a0:	2b00      	cmp	r3, #0
 80155a2:	d10a      	bne.n	80155ba <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80155a4:	4b68      	ldr	r3, [pc, #416]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80155a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80155a8:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80155ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80155b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80155b2:	4a65      	ldr	r2, [pc, #404]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80155b4:	430b      	orrs	r3, r1
 80155b6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80155b8:	e003      	b.n	80155c2 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80155ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80155be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80155c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80155c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155ca:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80155ce:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80155d2:	2300      	movs	r3, #0
 80155d4:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80155d8:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80155dc:	460b      	mov	r3, r1
 80155de:	4313      	orrs	r3, r2
 80155e0:	d051      	beq.n	8015686 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80155e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80155e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80155e8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80155ec:	d035      	beq.n	801565a <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80155ee:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80155f2:	d82e      	bhi.n	8015652 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80155f4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80155f8:	d031      	beq.n	801565e <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80155fa:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80155fe:	d828      	bhi.n	8015652 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8015600:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015604:	d01a      	beq.n	801563c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8015606:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 801560a:	d822      	bhi.n	8015652 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 801560c:	2b00      	cmp	r3, #0
 801560e:	d003      	beq.n	8015618 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8015610:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015614:	d007      	beq.n	8015626 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8015616:	e01c      	b.n	8015652 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8015618:	4b4b      	ldr	r3, [pc, #300]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801561a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801561c:	4a4a      	ldr	r2, [pc, #296]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801561e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015622:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8015624:	e01c      	b.n	8015660 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8015626:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801562a:	3308      	adds	r3, #8
 801562c:	2100      	movs	r1, #0
 801562e:	4618      	mov	r0, r3
 8015630:	f002 f940 	bl	80178b4 <RCCEx_PLL2_Config>
 8015634:	4603      	mov	r3, r0
 8015636:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 801563a:	e011      	b.n	8015660 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 801563c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015640:	3328      	adds	r3, #40	@ 0x28
 8015642:	2100      	movs	r1, #0
 8015644:	4618      	mov	r0, r3
 8015646:	f002 f9e7 	bl	8017a18 <RCCEx_PLL3_Config>
 801564a:	4603      	mov	r3, r0
 801564c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8015650:	e006      	b.n	8015660 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015652:	2301      	movs	r3, #1
 8015654:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015658:	e002      	b.n	8015660 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 801565a:	bf00      	nop
 801565c:	e000      	b.n	8015660 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 801565e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015660:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015664:	2b00      	cmp	r3, #0
 8015666:	d10a      	bne.n	801567e <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 8015668:	4b37      	ldr	r3, [pc, #220]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 801566a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801566c:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8015670:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8015676:	4a34      	ldr	r2, [pc, #208]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8015678:	430b      	orrs	r3, r1
 801567a:	6513      	str	r3, [r2, #80]	@ 0x50
 801567c:	e003      	b.n	8015686 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801567e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015682:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 8015686:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801568a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801568e:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8015692:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8015696:	2300      	movs	r3, #0
 8015698:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 801569c:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80156a0:	460b      	mov	r3, r1
 80156a2:	4313      	orrs	r3, r2
 80156a4:	d056      	beq.n	8015754 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80156a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80156aa:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80156ac:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80156b0:	d033      	beq.n	801571a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80156b2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80156b6:	d82c      	bhi.n	8015712 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80156b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80156bc:	d02f      	beq.n	801571e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80156be:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80156c2:	d826      	bhi.n	8015712 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80156c4:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80156c8:	d02b      	beq.n	8015722 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80156ca:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80156ce:	d820      	bhi.n	8015712 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80156d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80156d4:	d012      	beq.n	80156fc <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80156d6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80156da:	d81a      	bhi.n	8015712 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80156dc:	2b00      	cmp	r3, #0
 80156de:	d022      	beq.n	8015726 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80156e0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80156e4:	d115      	bne.n	8015712 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80156e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80156ea:	3308      	adds	r3, #8
 80156ec:	2101      	movs	r1, #1
 80156ee:	4618      	mov	r0, r3
 80156f0:	f002 f8e0 	bl	80178b4 <RCCEx_PLL2_Config>
 80156f4:	4603      	mov	r3, r0
 80156f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80156fa:	e015      	b.n	8015728 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80156fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015700:	3328      	adds	r3, #40	@ 0x28
 8015702:	2101      	movs	r1, #1
 8015704:	4618      	mov	r0, r3
 8015706:	f002 f987 	bl	8017a18 <RCCEx_PLL3_Config>
 801570a:	4603      	mov	r3, r0
 801570c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8015710:	e00a      	b.n	8015728 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015712:	2301      	movs	r3, #1
 8015714:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015718:	e006      	b.n	8015728 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 801571a:	bf00      	nop
 801571c:	e004      	b.n	8015728 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 801571e:	bf00      	nop
 8015720:	e002      	b.n	8015728 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8015722:	bf00      	nop
 8015724:	e000      	b.n	8015728 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8015726:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015728:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801572c:	2b00      	cmp	r3, #0
 801572e:	d10d      	bne.n	801574c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8015730:	4b05      	ldr	r3, [pc, #20]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8015732:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015734:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8015738:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801573c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 801573e:	4a02      	ldr	r2, [pc, #8]	@ (8015748 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8015740:	430b      	orrs	r3, r1
 8015742:	6513      	str	r3, [r2, #80]	@ 0x50
 8015744:	e006      	b.n	8015754 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8015746:	bf00      	nop
 8015748:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 801574c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015750:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8015754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015758:	e9d3 2300 	ldrd	r2, r3, [r3]
 801575c:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8015760:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8015764:	2300      	movs	r3, #0
 8015766:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 801576a:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 801576e:	460b      	mov	r3, r1
 8015770:	4313      	orrs	r3, r2
 8015772:	d055      	beq.n	8015820 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8015774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015778:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 801577c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8015780:	d033      	beq.n	80157ea <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8015782:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8015786:	d82c      	bhi.n	80157e2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8015788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801578c:	d02f      	beq.n	80157ee <HAL_RCCEx_PeriphCLKConfig+0x66e>
 801578e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015792:	d826      	bhi.n	80157e2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8015794:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8015798:	d02b      	beq.n	80157f2 <HAL_RCCEx_PeriphCLKConfig+0x672>
 801579a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 801579e:	d820      	bhi.n	80157e2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80157a0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80157a4:	d012      	beq.n	80157cc <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80157a6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80157aa:	d81a      	bhi.n	80157e2 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80157ac:	2b00      	cmp	r3, #0
 80157ae:	d022      	beq.n	80157f6 <HAL_RCCEx_PeriphCLKConfig+0x676>
 80157b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80157b4:	d115      	bne.n	80157e2 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80157b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80157ba:	3308      	adds	r3, #8
 80157bc:	2101      	movs	r1, #1
 80157be:	4618      	mov	r0, r3
 80157c0:	f002 f878 	bl	80178b4 <RCCEx_PLL2_Config>
 80157c4:	4603      	mov	r3, r0
 80157c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80157ca:	e015      	b.n	80157f8 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80157cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80157d0:	3328      	adds	r3, #40	@ 0x28
 80157d2:	2101      	movs	r1, #1
 80157d4:	4618      	mov	r0, r3
 80157d6:	f002 f91f 	bl	8017a18 <RCCEx_PLL3_Config>
 80157da:	4603      	mov	r3, r0
 80157dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80157e0:	e00a      	b.n	80157f8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80157e2:	2301      	movs	r3, #1
 80157e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80157e8:	e006      	b.n	80157f8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80157ea:	bf00      	nop
 80157ec:	e004      	b.n	80157f8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80157ee:	bf00      	nop
 80157f0:	e002      	b.n	80157f8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80157f2:	bf00      	nop
 80157f4:	e000      	b.n	80157f8 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80157f6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80157f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80157fc:	2b00      	cmp	r3, #0
 80157fe:	d10b      	bne.n	8015818 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8015800:	4ba3      	ldr	r3, [pc, #652]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015802:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015804:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8015808:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801580c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8015810:	4a9f      	ldr	r2, [pc, #636]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015812:	430b      	orrs	r3, r1
 8015814:	6593      	str	r3, [r2, #88]	@ 0x58
 8015816:	e003      	b.n	8015820 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015818:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801581c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8015820:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015824:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015828:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 801582c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8015830:	2300      	movs	r3, #0
 8015832:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8015836:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 801583a:	460b      	mov	r3, r1
 801583c:	4313      	orrs	r3, r2
 801583e:	d037      	beq.n	80158b0 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8015840:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015844:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015846:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 801584a:	d00e      	beq.n	801586a <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 801584c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015850:	d816      	bhi.n	8015880 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8015852:	2b00      	cmp	r3, #0
 8015854:	d018      	beq.n	8015888 <HAL_RCCEx_PeriphCLKConfig+0x708>
 8015856:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801585a:	d111      	bne.n	8015880 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 801585c:	4b8c      	ldr	r3, [pc, #560]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 801585e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015860:	4a8b      	ldr	r2, [pc, #556]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015862:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8015866:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8015868:	e00f      	b.n	801588a <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 801586a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801586e:	3308      	adds	r3, #8
 8015870:	2101      	movs	r1, #1
 8015872:	4618      	mov	r0, r3
 8015874:	f002 f81e 	bl	80178b4 <RCCEx_PLL2_Config>
 8015878:	4603      	mov	r3, r0
 801587a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 801587e:	e004      	b.n	801588a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015880:	2301      	movs	r3, #1
 8015882:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015886:	e000      	b.n	801588a <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8015888:	bf00      	nop
    }

    if (ret == HAL_OK)
 801588a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801588e:	2b00      	cmp	r3, #0
 8015890:	d10a      	bne.n	80158a8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8015892:	4b7f      	ldr	r3, [pc, #508]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015894:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015896:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 801589a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801589e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80158a0:	4a7b      	ldr	r2, [pc, #492]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80158a2:	430b      	orrs	r3, r1
 80158a4:	6513      	str	r3, [r2, #80]	@ 0x50
 80158a6:	e003      	b.n	80158b0 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80158a8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80158ac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80158b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80158b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80158b8:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80158bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80158c0:	2300      	movs	r3, #0
 80158c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80158c6:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80158ca:	460b      	mov	r3, r1
 80158cc:	4313      	orrs	r3, r2
 80158ce:	d039      	beq.n	8015944 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80158d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80158d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80158d6:	2b03      	cmp	r3, #3
 80158d8:	d81c      	bhi.n	8015914 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80158da:	a201      	add	r2, pc, #4	@ (adr r2, 80158e0 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80158dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80158e0:	0801591d 	.word	0x0801591d
 80158e4:	080158f1 	.word	0x080158f1
 80158e8:	080158ff 	.word	0x080158ff
 80158ec:	0801591d 	.word	0x0801591d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80158f0:	4b67      	ldr	r3, [pc, #412]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80158f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80158f4:	4a66      	ldr	r2, [pc, #408]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80158f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80158fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80158fc:	e00f      	b.n	801591e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80158fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015902:	3308      	adds	r3, #8
 8015904:	2102      	movs	r1, #2
 8015906:	4618      	mov	r0, r3
 8015908:	f001 ffd4 	bl	80178b4 <RCCEx_PLL2_Config>
 801590c:	4603      	mov	r3, r0
 801590e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8015912:	e004      	b.n	801591e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8015914:	2301      	movs	r3, #1
 8015916:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 801591a:	e000      	b.n	801591e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 801591c:	bf00      	nop
    }

    if (ret == HAL_OK)
 801591e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015922:	2b00      	cmp	r3, #0
 8015924:	d10a      	bne.n	801593c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8015926:	4b5a      	ldr	r3, [pc, #360]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801592a:	f023 0103 	bic.w	r1, r3, #3
 801592e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015932:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8015934:	4a56      	ldr	r2, [pc, #344]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015936:	430b      	orrs	r3, r1
 8015938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 801593a:	e003      	b.n	8015944 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 801593c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015940:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8015944:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015948:	e9d3 2300 	ldrd	r2, r3, [r3]
 801594c:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8015950:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8015954:	2300      	movs	r3, #0
 8015956:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 801595a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 801595e:	460b      	mov	r3, r1
 8015960:	4313      	orrs	r3, r2
 8015962:	f000 809f 	beq.w	8015aa4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8015966:	4b4b      	ldr	r3, [pc, #300]	@ (8015a94 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8015968:	681b      	ldr	r3, [r3, #0]
 801596a:	4a4a      	ldr	r2, [pc, #296]	@ (8015a94 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 801596c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8015970:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8015972:	f7fa f973 	bl	800fc5c <HAL_GetTick>
 8015976:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 801597a:	e00b      	b.n	8015994 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 801597c:	f7fa f96e 	bl	800fc5c <HAL_GetTick>
 8015980:	4602      	mov	r2, r0
 8015982:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8015986:	1ad3      	subs	r3, r2, r3
 8015988:	2b64      	cmp	r3, #100	@ 0x64
 801598a:	d903      	bls.n	8015994 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 801598c:	2303      	movs	r3, #3
 801598e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015992:	e005      	b.n	80159a0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8015994:	4b3f      	ldr	r3, [pc, #252]	@ (8015a94 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8015996:	681b      	ldr	r3, [r3, #0]
 8015998:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801599c:	2b00      	cmp	r3, #0
 801599e:	d0ed      	beq.n	801597c <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80159a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80159a4:	2b00      	cmp	r3, #0
 80159a6:	d179      	bne.n	8015a9c <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80159a8:	4b39      	ldr	r3, [pc, #228]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80159aa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80159ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80159b0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80159b4:	4053      	eors	r3, r2
 80159b6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80159ba:	2b00      	cmp	r3, #0
 80159bc:	d015      	beq.n	80159ea <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80159be:	4b34      	ldr	r3, [pc, #208]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80159c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80159c2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80159c6:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80159ca:	4b31      	ldr	r3, [pc, #196]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80159cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80159ce:	4a30      	ldr	r2, [pc, #192]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80159d0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80159d4:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80159d6:	4b2e      	ldr	r3, [pc, #184]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80159d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80159da:	4a2d      	ldr	r2, [pc, #180]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80159dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80159e0:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80159e2:	4a2b      	ldr	r2, [pc, #172]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80159e4:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80159e8:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80159ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80159ee:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80159f2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80159f6:	d118      	bne.n	8015a2a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80159f8:	f7fa f930 	bl	800fc5c <HAL_GetTick>
 80159fc:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8015a00:	e00d      	b.n	8015a1e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8015a02:	f7fa f92b 	bl	800fc5c <HAL_GetTick>
 8015a06:	4602      	mov	r2, r0
 8015a08:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8015a0c:	1ad2      	subs	r2, r2, r3
 8015a0e:	f241 3388 	movw	r3, #5000	@ 0x1388
 8015a12:	429a      	cmp	r2, r3
 8015a14:	d903      	bls.n	8015a1e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8015a16:	2303      	movs	r3, #3
 8015a18:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8015a1c:	e005      	b.n	8015a2a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8015a1e:	4b1c      	ldr	r3, [pc, #112]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015a20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8015a22:	f003 0302 	and.w	r3, r3, #2
 8015a26:	2b00      	cmp	r3, #0
 8015a28:	d0eb      	beq.n	8015a02 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8015a2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015a2e:	2b00      	cmp	r3, #0
 8015a30:	d129      	bne.n	8015a86 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8015a32:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a36:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8015a3a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8015a3e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8015a42:	d10e      	bne.n	8015a62 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8015a44:	4b12      	ldr	r3, [pc, #72]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015a46:	691b      	ldr	r3, [r3, #16]
 8015a48:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8015a4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a50:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8015a54:	091a      	lsrs	r2, r3, #4
 8015a56:	4b10      	ldr	r3, [pc, #64]	@ (8015a98 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8015a58:	4013      	ands	r3, r2
 8015a5a:	4a0d      	ldr	r2, [pc, #52]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015a5c:	430b      	orrs	r3, r1
 8015a5e:	6113      	str	r3, [r2, #16]
 8015a60:	e005      	b.n	8015a6e <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8015a62:	4b0b      	ldr	r3, [pc, #44]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015a64:	691b      	ldr	r3, [r3, #16]
 8015a66:	4a0a      	ldr	r2, [pc, #40]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015a68:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8015a6c:	6113      	str	r3, [r2, #16]
 8015a6e:	4b08      	ldr	r3, [pc, #32]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015a70:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8015a72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015a76:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8015a7a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8015a7e:	4a04      	ldr	r2, [pc, #16]	@ (8015a90 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8015a80:	430b      	orrs	r3, r1
 8015a82:	6713      	str	r3, [r2, #112]	@ 0x70
 8015a84:	e00e      	b.n	8015aa4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8015a86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015a8a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8015a8e:	e009      	b.n	8015aa4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8015a90:	58024400 	.word	0x58024400
 8015a94:	58024800 	.word	0x58024800
 8015a98:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015a9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015aa0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8015aa4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015aa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015aac:	f002 0301 	and.w	r3, r2, #1
 8015ab0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8015ab4:	2300      	movs	r3, #0
 8015ab6:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8015aba:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8015abe:	460b      	mov	r3, r1
 8015ac0:	4313      	orrs	r3, r2
 8015ac2:	f000 8089 	beq.w	8015bd8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8015ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015aca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015acc:	2b28      	cmp	r3, #40	@ 0x28
 8015ace:	d86b      	bhi.n	8015ba8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8015ad0:	a201      	add	r2, pc, #4	@ (adr r2, 8015ad8 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8015ad2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015ad6:	bf00      	nop
 8015ad8:	08015bb1 	.word	0x08015bb1
 8015adc:	08015ba9 	.word	0x08015ba9
 8015ae0:	08015ba9 	.word	0x08015ba9
 8015ae4:	08015ba9 	.word	0x08015ba9
 8015ae8:	08015ba9 	.word	0x08015ba9
 8015aec:	08015ba9 	.word	0x08015ba9
 8015af0:	08015ba9 	.word	0x08015ba9
 8015af4:	08015ba9 	.word	0x08015ba9
 8015af8:	08015b7d 	.word	0x08015b7d
 8015afc:	08015ba9 	.word	0x08015ba9
 8015b00:	08015ba9 	.word	0x08015ba9
 8015b04:	08015ba9 	.word	0x08015ba9
 8015b08:	08015ba9 	.word	0x08015ba9
 8015b0c:	08015ba9 	.word	0x08015ba9
 8015b10:	08015ba9 	.word	0x08015ba9
 8015b14:	08015ba9 	.word	0x08015ba9
 8015b18:	08015b93 	.word	0x08015b93
 8015b1c:	08015ba9 	.word	0x08015ba9
 8015b20:	08015ba9 	.word	0x08015ba9
 8015b24:	08015ba9 	.word	0x08015ba9
 8015b28:	08015ba9 	.word	0x08015ba9
 8015b2c:	08015ba9 	.word	0x08015ba9
 8015b30:	08015ba9 	.word	0x08015ba9
 8015b34:	08015ba9 	.word	0x08015ba9
 8015b38:	08015bb1 	.word	0x08015bb1
 8015b3c:	08015ba9 	.word	0x08015ba9
 8015b40:	08015ba9 	.word	0x08015ba9
 8015b44:	08015ba9 	.word	0x08015ba9
 8015b48:	08015ba9 	.word	0x08015ba9
 8015b4c:	08015ba9 	.word	0x08015ba9
 8015b50:	08015ba9 	.word	0x08015ba9
 8015b54:	08015ba9 	.word	0x08015ba9
 8015b58:	08015bb1 	.word	0x08015bb1
 8015b5c:	08015ba9 	.word	0x08015ba9
 8015b60:	08015ba9 	.word	0x08015ba9
 8015b64:	08015ba9 	.word	0x08015ba9
 8015b68:	08015ba9 	.word	0x08015ba9
 8015b6c:	08015ba9 	.word	0x08015ba9
 8015b70:	08015ba9 	.word	0x08015ba9
 8015b74:	08015ba9 	.word	0x08015ba9
 8015b78:	08015bb1 	.word	0x08015bb1
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8015b7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015b80:	3308      	adds	r3, #8
 8015b82:	2101      	movs	r1, #1
 8015b84:	4618      	mov	r0, r3
 8015b86:	f001 fe95 	bl	80178b4 <RCCEx_PLL2_Config>
 8015b8a:	4603      	mov	r3, r0
 8015b8c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8015b90:	e00f      	b.n	8015bb2 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8015b92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015b96:	3328      	adds	r3, #40	@ 0x28
 8015b98:	2101      	movs	r1, #1
 8015b9a:	4618      	mov	r0, r3
 8015b9c:	f001 ff3c 	bl	8017a18 <RCCEx_PLL3_Config>
 8015ba0:	4603      	mov	r3, r0
 8015ba2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8015ba6:	e004      	b.n	8015bb2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015ba8:	2301      	movs	r3, #1
 8015baa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015bae:	e000      	b.n	8015bb2 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8015bb0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015bb2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015bb6:	2b00      	cmp	r3, #0
 8015bb8:	d10a      	bne.n	8015bd0 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8015bba:	4bbf      	ldr	r3, [pc, #764]	@ (8015eb8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015bbc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015bbe:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8015bc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015bc6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8015bc8:	4abb      	ldr	r2, [pc, #748]	@ (8015eb8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015bca:	430b      	orrs	r3, r1
 8015bcc:	6553      	str	r3, [r2, #84]	@ 0x54
 8015bce:	e003      	b.n	8015bd8 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015bd0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015bd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8015bd8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015bdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015be0:	f002 0302 	and.w	r3, r2, #2
 8015be4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8015be8:	2300      	movs	r3, #0
 8015bea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8015bee:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8015bf2:	460b      	mov	r3, r1
 8015bf4:	4313      	orrs	r3, r2
 8015bf6:	d041      	beq.n	8015c7c <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8015bf8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015bfc:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015bfe:	2b05      	cmp	r3, #5
 8015c00:	d824      	bhi.n	8015c4c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8015c02:	a201      	add	r2, pc, #4	@ (adr r2, 8015c08 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8015c04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015c08:	08015c55 	.word	0x08015c55
 8015c0c:	08015c21 	.word	0x08015c21
 8015c10:	08015c37 	.word	0x08015c37
 8015c14:	08015c55 	.word	0x08015c55
 8015c18:	08015c55 	.word	0x08015c55
 8015c1c:	08015c55 	.word	0x08015c55
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8015c20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c24:	3308      	adds	r3, #8
 8015c26:	2101      	movs	r1, #1
 8015c28:	4618      	mov	r0, r3
 8015c2a:	f001 fe43 	bl	80178b4 <RCCEx_PLL2_Config>
 8015c2e:	4603      	mov	r3, r0
 8015c30:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8015c34:	e00f      	b.n	8015c56 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8015c36:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c3a:	3328      	adds	r3, #40	@ 0x28
 8015c3c:	2101      	movs	r1, #1
 8015c3e:	4618      	mov	r0, r3
 8015c40:	f001 feea 	bl	8017a18 <RCCEx_PLL3_Config>
 8015c44:	4603      	mov	r3, r0
 8015c46:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8015c4a:	e004      	b.n	8015c56 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015c4c:	2301      	movs	r3, #1
 8015c4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015c52:	e000      	b.n	8015c56 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8015c54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015c56:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015c5a:	2b00      	cmp	r3, #0
 8015c5c:	d10a      	bne.n	8015c74 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8015c5e:	4b96      	ldr	r3, [pc, #600]	@ (8015eb8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015c60:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015c62:	f023 0107 	bic.w	r1, r3, #7
 8015c66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c6a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8015c6c:	4a92      	ldr	r2, [pc, #584]	@ (8015eb8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015c6e:	430b      	orrs	r3, r1
 8015c70:	6553      	str	r3, [r2, #84]	@ 0x54
 8015c72:	e003      	b.n	8015c7c <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015c74:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015c78:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8015c7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015c80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c84:	f002 0304 	and.w	r3, r2, #4
 8015c88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8015c8c:	2300      	movs	r3, #0
 8015c8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8015c92:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8015c96:	460b      	mov	r3, r1
 8015c98:	4313      	orrs	r3, r2
 8015c9a:	d044      	beq.n	8015d26 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8015c9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015ca0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8015ca4:	2b05      	cmp	r3, #5
 8015ca6:	d825      	bhi.n	8015cf4 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8015ca8:	a201      	add	r2, pc, #4	@ (adr r2, 8015cb0 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8015caa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015cae:	bf00      	nop
 8015cb0:	08015cfd 	.word	0x08015cfd
 8015cb4:	08015cc9 	.word	0x08015cc9
 8015cb8:	08015cdf 	.word	0x08015cdf
 8015cbc:	08015cfd 	.word	0x08015cfd
 8015cc0:	08015cfd 	.word	0x08015cfd
 8015cc4:	08015cfd 	.word	0x08015cfd
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8015cc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015ccc:	3308      	adds	r3, #8
 8015cce:	2101      	movs	r1, #1
 8015cd0:	4618      	mov	r0, r3
 8015cd2:	f001 fdef 	bl	80178b4 <RCCEx_PLL2_Config>
 8015cd6:	4603      	mov	r3, r0
 8015cd8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8015cdc:	e00f      	b.n	8015cfe <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8015cde:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015ce2:	3328      	adds	r3, #40	@ 0x28
 8015ce4:	2101      	movs	r1, #1
 8015ce6:	4618      	mov	r0, r3
 8015ce8:	f001 fe96 	bl	8017a18 <RCCEx_PLL3_Config>
 8015cec:	4603      	mov	r3, r0
 8015cee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8015cf2:	e004      	b.n	8015cfe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015cf4:	2301      	movs	r3, #1
 8015cf6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015cfa:	e000      	b.n	8015cfe <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8015cfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015cfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015d02:	2b00      	cmp	r3, #0
 8015d04:	d10b      	bne.n	8015d1e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8015d06:	4b6c      	ldr	r3, [pc, #432]	@ (8015eb8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015d0a:	f023 0107 	bic.w	r1, r3, #7
 8015d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015d12:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8015d16:	4a68      	ldr	r2, [pc, #416]	@ (8015eb8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015d18:	430b      	orrs	r3, r1
 8015d1a:	6593      	str	r3, [r2, #88]	@ 0x58
 8015d1c:	e003      	b.n	8015d26 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015d1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015d22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8015d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015d2e:	f002 0320 	and.w	r3, r2, #32
 8015d32:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8015d36:	2300      	movs	r3, #0
 8015d38:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8015d3c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8015d40:	460b      	mov	r3, r1
 8015d42:	4313      	orrs	r3, r2
 8015d44:	d055      	beq.n	8015df2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8015d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015d4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015d4e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8015d52:	d033      	beq.n	8015dbc <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8015d54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8015d58:	d82c      	bhi.n	8015db4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8015d5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015d5e:	d02f      	beq.n	8015dc0 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8015d60:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8015d64:	d826      	bhi.n	8015db4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8015d66:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8015d6a:	d02b      	beq.n	8015dc4 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8015d6c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8015d70:	d820      	bhi.n	8015db4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8015d72:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015d76:	d012      	beq.n	8015d9e <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8015d78:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8015d7c:	d81a      	bhi.n	8015db4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8015d7e:	2b00      	cmp	r3, #0
 8015d80:	d022      	beq.n	8015dc8 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8015d82:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8015d86:	d115      	bne.n	8015db4 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8015d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015d8c:	3308      	adds	r3, #8
 8015d8e:	2100      	movs	r1, #0
 8015d90:	4618      	mov	r0, r3
 8015d92:	f001 fd8f 	bl	80178b4 <RCCEx_PLL2_Config>
 8015d96:	4603      	mov	r3, r0
 8015d98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8015d9c:	e015      	b.n	8015dca <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8015d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015da2:	3328      	adds	r3, #40	@ 0x28
 8015da4:	2102      	movs	r1, #2
 8015da6:	4618      	mov	r0, r3
 8015da8:	f001 fe36 	bl	8017a18 <RCCEx_PLL3_Config>
 8015dac:	4603      	mov	r3, r0
 8015dae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8015db2:	e00a      	b.n	8015dca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015db4:	2301      	movs	r3, #1
 8015db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015dba:	e006      	b.n	8015dca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8015dbc:	bf00      	nop
 8015dbe:	e004      	b.n	8015dca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8015dc0:	bf00      	nop
 8015dc2:	e002      	b.n	8015dca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8015dc4:	bf00      	nop
 8015dc6:	e000      	b.n	8015dca <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8015dc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015dce:	2b00      	cmp	r3, #0
 8015dd0:	d10b      	bne.n	8015dea <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8015dd2:	4b39      	ldr	r3, [pc, #228]	@ (8015eb8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015dd4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015dd6:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8015dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015dde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8015de2:	4a35      	ldr	r2, [pc, #212]	@ (8015eb8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015de4:	430b      	orrs	r3, r1
 8015de6:	6553      	str	r3, [r2, #84]	@ 0x54
 8015de8:	e003      	b.n	8015df2 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015dea:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015dee:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8015df2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015dfa:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8015dfe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8015e02:	2300      	movs	r3, #0
 8015e04:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8015e08:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8015e0c:	460b      	mov	r3, r1
 8015e0e:	4313      	orrs	r3, r2
 8015e10:	d058      	beq.n	8015ec4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8015e12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015e16:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8015e1a:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8015e1e:	d033      	beq.n	8015e88 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8015e20:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8015e24:	d82c      	bhi.n	8015e80 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8015e26:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015e2a:	d02f      	beq.n	8015e8c <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8015e2c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015e30:	d826      	bhi.n	8015e80 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8015e32:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8015e36:	d02b      	beq.n	8015e90 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8015e38:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8015e3c:	d820      	bhi.n	8015e80 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8015e3e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8015e42:	d012      	beq.n	8015e6a <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8015e44:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8015e48:	d81a      	bhi.n	8015e80 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8015e4a:	2b00      	cmp	r3, #0
 8015e4c:	d022      	beq.n	8015e94 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8015e4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8015e52:	d115      	bne.n	8015e80 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8015e54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015e58:	3308      	adds	r3, #8
 8015e5a:	2100      	movs	r1, #0
 8015e5c:	4618      	mov	r0, r3
 8015e5e:	f001 fd29 	bl	80178b4 <RCCEx_PLL2_Config>
 8015e62:	4603      	mov	r3, r0
 8015e64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8015e68:	e015      	b.n	8015e96 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8015e6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015e6e:	3328      	adds	r3, #40	@ 0x28
 8015e70:	2102      	movs	r1, #2
 8015e72:	4618      	mov	r0, r3
 8015e74:	f001 fdd0 	bl	8017a18 <RCCEx_PLL3_Config>
 8015e78:	4603      	mov	r3, r0
 8015e7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8015e7e:	e00a      	b.n	8015e96 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015e80:	2301      	movs	r3, #1
 8015e82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015e86:	e006      	b.n	8015e96 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8015e88:	bf00      	nop
 8015e8a:	e004      	b.n	8015e96 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8015e8c:	bf00      	nop
 8015e8e:	e002      	b.n	8015e96 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8015e90:	bf00      	nop
 8015e92:	e000      	b.n	8015e96 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8015e94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015e96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015e9a:	2b00      	cmp	r3, #0
 8015e9c:	d10e      	bne.n	8015ebc <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8015e9e:	4b06      	ldr	r3, [pc, #24]	@ (8015eb8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015ea0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015ea2:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8015ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015eaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8015eae:	4a02      	ldr	r2, [pc, #8]	@ (8015eb8 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8015eb0:	430b      	orrs	r3, r1
 8015eb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8015eb4:	e006      	b.n	8015ec4 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8015eb6:	bf00      	nop
 8015eb8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015ebc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015ec0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8015ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ecc:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8015ed0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8015ed4:	2300      	movs	r3, #0
 8015ed6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8015eda:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8015ede:	460b      	mov	r3, r1
 8015ee0:	4313      	orrs	r3, r2
 8015ee2:	d055      	beq.n	8015f90 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8015ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015ee8:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8015eec:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8015ef0:	d033      	beq.n	8015f5a <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8015ef2:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8015ef6:	d82c      	bhi.n	8015f52 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8015ef8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015efc:	d02f      	beq.n	8015f5e <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8015efe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8015f02:	d826      	bhi.n	8015f52 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8015f04:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8015f08:	d02b      	beq.n	8015f62 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8015f0a:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8015f0e:	d820      	bhi.n	8015f52 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8015f10:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015f14:	d012      	beq.n	8015f3c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8015f16:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8015f1a:	d81a      	bhi.n	8015f52 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8015f1c:	2b00      	cmp	r3, #0
 8015f1e:	d022      	beq.n	8015f66 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8015f20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8015f24:	d115      	bne.n	8015f52 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8015f26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015f2a:	3308      	adds	r3, #8
 8015f2c:	2100      	movs	r1, #0
 8015f2e:	4618      	mov	r0, r3
 8015f30:	f001 fcc0 	bl	80178b4 <RCCEx_PLL2_Config>
 8015f34:	4603      	mov	r3, r0
 8015f36:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8015f3a:	e015      	b.n	8015f68 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8015f3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015f40:	3328      	adds	r3, #40	@ 0x28
 8015f42:	2102      	movs	r1, #2
 8015f44:	4618      	mov	r0, r3
 8015f46:	f001 fd67 	bl	8017a18 <RCCEx_PLL3_Config>
 8015f4a:	4603      	mov	r3, r0
 8015f4c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8015f50:	e00a      	b.n	8015f68 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8015f52:	2301      	movs	r3, #1
 8015f54:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8015f58:	e006      	b.n	8015f68 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8015f5a:	bf00      	nop
 8015f5c:	e004      	b.n	8015f68 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8015f5e:	bf00      	nop
 8015f60:	e002      	b.n	8015f68 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8015f62:	bf00      	nop
 8015f64:	e000      	b.n	8015f68 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8015f66:	bf00      	nop
    }

    if (ret == HAL_OK)
 8015f68:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015f6c:	2b00      	cmp	r3, #0
 8015f6e:	d10b      	bne.n	8015f88 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8015f70:	4ba1      	ldr	r3, [pc, #644]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8015f72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8015f74:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8015f78:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015f7c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8015f80:	4a9d      	ldr	r2, [pc, #628]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8015f82:	430b      	orrs	r3, r1
 8015f84:	6593      	str	r3, [r2, #88]	@ 0x58
 8015f86:	e003      	b.n	8015f90 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8015f88:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8015f8c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8015f90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015f98:	f002 0308 	and.w	r3, r2, #8
 8015f9c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8015fa0:	2300      	movs	r3, #0
 8015fa2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8015fa6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8015faa:	460b      	mov	r3, r1
 8015fac:	4313      	orrs	r3, r2
 8015fae:	d01e      	beq.n	8015fee <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8015fb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015fb4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015fb8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8015fbc:	d10c      	bne.n	8015fd8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8015fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015fc2:	3328      	adds	r3, #40	@ 0x28
 8015fc4:	2102      	movs	r1, #2
 8015fc6:	4618      	mov	r0, r3
 8015fc8:	f001 fd26 	bl	8017a18 <RCCEx_PLL3_Config>
 8015fcc:	4603      	mov	r3, r0
 8015fce:	2b00      	cmp	r3, #0
 8015fd0:	d002      	beq.n	8015fd8 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8015fd2:	2301      	movs	r3, #1
 8015fd4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8015fd8:	4b87      	ldr	r3, [pc, #540]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8015fda:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8015fdc:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8015fe0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015fe4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8015fe8:	4a83      	ldr	r2, [pc, #524]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8015fea:	430b      	orrs	r3, r1
 8015fec:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8015fee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8015ff2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015ff6:	f002 0310 	and.w	r3, r2, #16
 8015ffa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8015ffe:	2300      	movs	r3, #0
 8016000:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8016004:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8016008:	460b      	mov	r3, r1
 801600a:	4313      	orrs	r3, r2
 801600c:	d01e      	beq.n	801604c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 801600e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016012:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8016016:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801601a:	d10c      	bne.n	8016036 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 801601c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016020:	3328      	adds	r3, #40	@ 0x28
 8016022:	2102      	movs	r1, #2
 8016024:	4618      	mov	r0, r3
 8016026:	f001 fcf7 	bl	8017a18 <RCCEx_PLL3_Config>
 801602a:	4603      	mov	r3, r0
 801602c:	2b00      	cmp	r3, #0
 801602e:	d002      	beq.n	8016036 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8016030:	2301      	movs	r3, #1
 8016032:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8016036:	4b70      	ldr	r3, [pc, #448]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8016038:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801603a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 801603e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016042:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8016046:	4a6c      	ldr	r2, [pc, #432]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8016048:	430b      	orrs	r3, r1
 801604a:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 801604c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016050:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016054:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8016058:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 801605c:	2300      	movs	r3, #0
 801605e:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8016062:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8016066:	460b      	mov	r3, r1
 8016068:	4313      	orrs	r3, r2
 801606a:	d03e      	beq.n	80160ea <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 801606c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016070:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8016074:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016078:	d022      	beq.n	80160c0 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 801607a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801607e:	d81b      	bhi.n	80160b8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8016080:	2b00      	cmp	r3, #0
 8016082:	d003      	beq.n	801608c <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8016084:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016088:	d00b      	beq.n	80160a2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 801608a:	e015      	b.n	80160b8 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 801608c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016090:	3308      	adds	r3, #8
 8016092:	2100      	movs	r1, #0
 8016094:	4618      	mov	r0, r3
 8016096:	f001 fc0d 	bl	80178b4 <RCCEx_PLL2_Config>
 801609a:	4603      	mov	r3, r0
 801609c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80160a0:	e00f      	b.n	80160c2 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80160a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80160a6:	3328      	adds	r3, #40	@ 0x28
 80160a8:	2102      	movs	r1, #2
 80160aa:	4618      	mov	r0, r3
 80160ac:	f001 fcb4 	bl	8017a18 <RCCEx_PLL3_Config>
 80160b0:	4603      	mov	r3, r0
 80160b2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 80160b6:	e004      	b.n	80160c2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80160b8:	2301      	movs	r3, #1
 80160ba:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80160be:	e000      	b.n	80160c2 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80160c0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80160c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80160c6:	2b00      	cmp	r3, #0
 80160c8:	d10b      	bne.n	80160e2 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80160ca:	4b4b      	ldr	r3, [pc, #300]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80160cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80160ce:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80160d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80160d6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80160da:	4a47      	ldr	r2, [pc, #284]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80160dc:	430b      	orrs	r3, r1
 80160de:	6593      	str	r3, [r2, #88]	@ 0x58
 80160e0:	e003      	b.n	80160ea <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80160e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80160e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80160ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80160ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80160f2:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80160f6:	67bb      	str	r3, [r7, #120]	@ 0x78
 80160f8:	2300      	movs	r3, #0
 80160fa:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80160fc:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8016100:	460b      	mov	r3, r1
 8016102:	4313      	orrs	r3, r2
 8016104:	d03b      	beq.n	801617e <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8016106:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801610a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801610e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8016112:	d01f      	beq.n	8016154 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8016114:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8016118:	d818      	bhi.n	801614c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 801611a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 801611e:	d003      	beq.n	8016128 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8016120:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8016124:	d007      	beq.n	8016136 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8016126:	e011      	b.n	801614c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8016128:	4b33      	ldr	r3, [pc, #204]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801612a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801612c:	4a32      	ldr	r2, [pc, #200]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 801612e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8016132:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8016134:	e00f      	b.n	8016156 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8016136:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801613a:	3328      	adds	r3, #40	@ 0x28
 801613c:	2101      	movs	r1, #1
 801613e:	4618      	mov	r0, r3
 8016140:	f001 fc6a 	bl	8017a18 <RCCEx_PLL3_Config>
 8016144:	4603      	mov	r3, r0
 8016146:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 801614a:	e004      	b.n	8016156 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801614c:	2301      	movs	r3, #1
 801614e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016152:	e000      	b.n	8016156 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8016154:	bf00      	nop
    }

    if (ret == HAL_OK)
 8016156:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801615a:	2b00      	cmp	r3, #0
 801615c:	d10b      	bne.n	8016176 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 801615e:	4b26      	ldr	r3, [pc, #152]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8016160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8016162:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8016166:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801616a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 801616e:	4a22      	ldr	r2, [pc, #136]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8016170:	430b      	orrs	r3, r1
 8016172:	6553      	str	r3, [r2, #84]	@ 0x54
 8016174:	e003      	b.n	801617e <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8016176:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801617a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 801617e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016182:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016186:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 801618a:	673b      	str	r3, [r7, #112]	@ 0x70
 801618c:	2300      	movs	r3, #0
 801618e:	677b      	str	r3, [r7, #116]	@ 0x74
 8016190:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8016194:	460b      	mov	r3, r1
 8016196:	4313      	orrs	r3, r2
 8016198:	d034      	beq.n	8016204 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 801619a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801619e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80161a0:	2b00      	cmp	r3, #0
 80161a2:	d003      	beq.n	80161ac <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80161a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80161a8:	d007      	beq.n	80161ba <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80161aa:	e011      	b.n	80161d0 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80161ac:	4b12      	ldr	r3, [pc, #72]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80161ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80161b0:	4a11      	ldr	r2, [pc, #68]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80161b2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80161b6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80161b8:	e00e      	b.n	80161d8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80161ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80161be:	3308      	adds	r3, #8
 80161c0:	2102      	movs	r1, #2
 80161c2:	4618      	mov	r0, r3
 80161c4:	f001 fb76 	bl	80178b4 <RCCEx_PLL2_Config>
 80161c8:	4603      	mov	r3, r0
 80161ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80161ce:	e003      	b.n	80161d8 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80161d0:	2301      	movs	r3, #1
 80161d2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80161d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80161d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80161dc:	2b00      	cmp	r3, #0
 80161de:	d10d      	bne.n	80161fc <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80161e0:	4b05      	ldr	r3, [pc, #20]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80161e2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80161e4:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80161e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80161ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80161ee:	4a02      	ldr	r2, [pc, #8]	@ (80161f8 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80161f0:	430b      	orrs	r3, r1
 80161f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80161f4:	e006      	b.n	8016204 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80161f6:	bf00      	nop
 80161f8:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80161fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016200:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8016204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016208:	e9d3 2300 	ldrd	r2, r3, [r3]
 801620c:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8016210:	66bb      	str	r3, [r7, #104]	@ 0x68
 8016212:	2300      	movs	r3, #0
 8016214:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8016216:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 801621a:	460b      	mov	r3, r1
 801621c:	4313      	orrs	r3, r2
 801621e:	d00c      	beq.n	801623a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8016220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016224:	3328      	adds	r3, #40	@ 0x28
 8016226:	2102      	movs	r1, #2
 8016228:	4618      	mov	r0, r3
 801622a:	f001 fbf5 	bl	8017a18 <RCCEx_PLL3_Config>
 801622e:	4603      	mov	r3, r0
 8016230:	2b00      	cmp	r3, #0
 8016232:	d002      	beq.n	801623a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8016234:	2301      	movs	r3, #1
 8016236:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 801623a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801623e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016242:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 8016246:	663b      	str	r3, [r7, #96]	@ 0x60
 8016248:	2300      	movs	r3, #0
 801624a:	667b      	str	r3, [r7, #100]	@ 0x64
 801624c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8016250:	460b      	mov	r3, r1
 8016252:	4313      	orrs	r3, r2
 8016254:	d038      	beq.n	80162c8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8016256:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801625a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 801625e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8016262:	d018      	beq.n	8016296 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8016264:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8016268:	d811      	bhi.n	801628e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 801626a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801626e:	d014      	beq.n	801629a <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8016270:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016274:	d80b      	bhi.n	801628e <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8016276:	2b00      	cmp	r3, #0
 8016278:	d011      	beq.n	801629e <HAL_RCCEx_PeriphCLKConfig+0x111e>
 801627a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801627e:	d106      	bne.n	801628e <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8016280:	4bc3      	ldr	r3, [pc, #780]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016282:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8016284:	4ac2      	ldr	r2, [pc, #776]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016286:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 801628a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 801628c:	e008      	b.n	80162a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 801628e:	2301      	movs	r3, #1
 8016290:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8016294:	e004      	b.n	80162a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8016296:	bf00      	nop
 8016298:	e002      	b.n	80162a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 801629a:	bf00      	nop
 801629c:	e000      	b.n	80162a0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 801629e:	bf00      	nop
    }

    if (ret == HAL_OK)
 80162a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80162a4:	2b00      	cmp	r3, #0
 80162a6:	d10b      	bne.n	80162c0 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80162a8:	4bb9      	ldr	r3, [pc, #740]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80162aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80162ac:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80162b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80162b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80162b8:	4ab5      	ldr	r2, [pc, #724]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80162ba:	430b      	orrs	r3, r1
 80162bc:	6553      	str	r3, [r2, #84]	@ 0x54
 80162be:	e003      	b.n	80162c8 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80162c0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80162c4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80162c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80162cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162d0:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80162d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80162d6:	2300      	movs	r3, #0
 80162d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80162da:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80162de:	460b      	mov	r3, r1
 80162e0:	4313      	orrs	r3, r2
 80162e2:	d009      	beq.n	80162f8 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80162e4:	4baa      	ldr	r3, [pc, #680]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80162e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80162e8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80162ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80162f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80162f2:	4aa7      	ldr	r2, [pc, #668]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80162f4:	430b      	orrs	r3, r1
 80162f6:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80162f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80162fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016300:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8016304:	653b      	str	r3, [r7, #80]	@ 0x50
 8016306:	2300      	movs	r3, #0
 8016308:	657b      	str	r3, [r7, #84]	@ 0x54
 801630a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 801630e:	460b      	mov	r3, r1
 8016310:	4313      	orrs	r3, r2
 8016312:	d00a      	beq.n	801632a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8016314:	4b9e      	ldr	r3, [pc, #632]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016316:	691b      	ldr	r3, [r3, #16]
 8016318:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 801631c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016320:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8016324:	4a9a      	ldr	r2, [pc, #616]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016326:	430b      	orrs	r3, r1
 8016328:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 801632a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801632e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016332:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8016336:	64bb      	str	r3, [r7, #72]	@ 0x48
 8016338:	2300      	movs	r3, #0
 801633a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 801633c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8016340:	460b      	mov	r3, r1
 8016342:	4313      	orrs	r3, r2
 8016344:	d009      	beq.n	801635a <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8016346:	4b92      	ldr	r3, [pc, #584]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 801634a:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 801634e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016352:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8016354:	4a8e      	ldr	r2, [pc, #568]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016356:	430b      	orrs	r3, r1
 8016358:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 801635a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801635e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016362:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 8016366:	643b      	str	r3, [r7, #64]	@ 0x40
 8016368:	2300      	movs	r3, #0
 801636a:	647b      	str	r3, [r7, #68]	@ 0x44
 801636c:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8016370:	460b      	mov	r3, r1
 8016372:	4313      	orrs	r3, r2
 8016374:	d00e      	beq.n	8016394 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8016376:	4b86      	ldr	r3, [pc, #536]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016378:	691b      	ldr	r3, [r3, #16]
 801637a:	4a85      	ldr	r2, [pc, #532]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 801637c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8016380:	6113      	str	r3, [r2, #16]
 8016382:	4b83      	ldr	r3, [pc, #524]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016384:	6919      	ldr	r1, [r3, #16]
 8016386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801638a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 801638e:	4a80      	ldr	r2, [pc, #512]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8016390:	430b      	orrs	r3, r1
 8016392:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8016394:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016398:	e9d3 2300 	ldrd	r2, r3, [r3]
 801639c:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80163a0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80163a2:	2300      	movs	r3, #0
 80163a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80163a6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80163aa:	460b      	mov	r3, r1
 80163ac:	4313      	orrs	r3, r2
 80163ae:	d009      	beq.n	80163c4 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80163b0:	4b77      	ldr	r3, [pc, #476]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80163b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80163b4:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80163b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80163bc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80163be:	4a74      	ldr	r2, [pc, #464]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80163c0:	430b      	orrs	r3, r1
 80163c2:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80163c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80163c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163cc:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80163d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80163d2:	2300      	movs	r3, #0
 80163d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80163d6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80163da:	460b      	mov	r3, r1
 80163dc:	4313      	orrs	r3, r2
 80163de:	d00a      	beq.n	80163f6 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80163e0:	4b6b      	ldr	r3, [pc, #428]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80163e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80163e4:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80163e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80163ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80163f0:	4a67      	ldr	r2, [pc, #412]	@ (8016590 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80163f2:	430b      	orrs	r3, r1
 80163f4:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80163f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80163fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80163fe:	2100      	movs	r1, #0
 8016400:	62b9      	str	r1, [r7, #40]	@ 0x28
 8016402:	f003 0301 	and.w	r3, r3, #1
 8016406:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8016408:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 801640c:	460b      	mov	r3, r1
 801640e:	4313      	orrs	r3, r2
 8016410:	d011      	beq.n	8016436 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8016412:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016416:	3308      	adds	r3, #8
 8016418:	2100      	movs	r1, #0
 801641a:	4618      	mov	r0, r3
 801641c:	f001 fa4a 	bl	80178b4 <RCCEx_PLL2_Config>
 8016420:	4603      	mov	r3, r0
 8016422:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8016426:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801642a:	2b00      	cmp	r3, #0
 801642c:	d003      	beq.n	8016436 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801642e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016432:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8016436:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801643a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801643e:	2100      	movs	r1, #0
 8016440:	6239      	str	r1, [r7, #32]
 8016442:	f003 0302 	and.w	r3, r3, #2
 8016446:	627b      	str	r3, [r7, #36]	@ 0x24
 8016448:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 801644c:	460b      	mov	r3, r1
 801644e:	4313      	orrs	r3, r2
 8016450:	d011      	beq.n	8016476 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8016452:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016456:	3308      	adds	r3, #8
 8016458:	2101      	movs	r1, #1
 801645a:	4618      	mov	r0, r3
 801645c:	f001 fa2a 	bl	80178b4 <RCCEx_PLL2_Config>
 8016460:	4603      	mov	r3, r0
 8016462:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8016466:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801646a:	2b00      	cmp	r3, #0
 801646c:	d003      	beq.n	8016476 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801646e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016472:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8016476:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801647a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801647e:	2100      	movs	r1, #0
 8016480:	61b9      	str	r1, [r7, #24]
 8016482:	f003 0304 	and.w	r3, r3, #4
 8016486:	61fb      	str	r3, [r7, #28]
 8016488:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 801648c:	460b      	mov	r3, r1
 801648e:	4313      	orrs	r3, r2
 8016490:	d011      	beq.n	80164b6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8016492:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016496:	3308      	adds	r3, #8
 8016498:	2102      	movs	r1, #2
 801649a:	4618      	mov	r0, r3
 801649c:	f001 fa0a 	bl	80178b4 <RCCEx_PLL2_Config>
 80164a0:	4603      	mov	r3, r0
 80164a2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80164a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80164aa:	2b00      	cmp	r3, #0
 80164ac:	d003      	beq.n	80164b6 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80164ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80164b2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80164b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80164ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164be:	2100      	movs	r1, #0
 80164c0:	6139      	str	r1, [r7, #16]
 80164c2:	f003 0308 	and.w	r3, r3, #8
 80164c6:	617b      	str	r3, [r7, #20]
 80164c8:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80164cc:	460b      	mov	r3, r1
 80164ce:	4313      	orrs	r3, r2
 80164d0:	d011      	beq.n	80164f6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80164d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80164d6:	3328      	adds	r3, #40	@ 0x28
 80164d8:	2100      	movs	r1, #0
 80164da:	4618      	mov	r0, r3
 80164dc:	f001 fa9c 	bl	8017a18 <RCCEx_PLL3_Config>
 80164e0:	4603      	mov	r3, r0
 80164e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80164e6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80164ea:	2b00      	cmp	r3, #0
 80164ec:	d003      	beq.n	80164f6 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80164ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80164f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80164f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80164fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80164fe:	2100      	movs	r1, #0
 8016500:	60b9      	str	r1, [r7, #8]
 8016502:	f003 0310 	and.w	r3, r3, #16
 8016506:	60fb      	str	r3, [r7, #12]
 8016508:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 801650c:	460b      	mov	r3, r1
 801650e:	4313      	orrs	r3, r2
 8016510:	d011      	beq.n	8016536 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8016512:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016516:	3328      	adds	r3, #40	@ 0x28
 8016518:	2101      	movs	r1, #1
 801651a:	4618      	mov	r0, r3
 801651c:	f001 fa7c 	bl	8017a18 <RCCEx_PLL3_Config>
 8016520:	4603      	mov	r3, r0
 8016522:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8016526:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801652a:	2b00      	cmp	r3, #0
 801652c:	d003      	beq.n	8016536 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801652e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016532:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8016536:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 801653a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801653e:	2100      	movs	r1, #0
 8016540:	6039      	str	r1, [r7, #0]
 8016542:	f003 0320 	and.w	r3, r3, #32
 8016546:	607b      	str	r3, [r7, #4]
 8016548:	e9d7 1200 	ldrd	r1, r2, [r7]
 801654c:	460b      	mov	r3, r1
 801654e:	4313      	orrs	r3, r2
 8016550:	d011      	beq.n	8016576 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8016552:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8016556:	3328      	adds	r3, #40	@ 0x28
 8016558:	2102      	movs	r1, #2
 801655a:	4618      	mov	r0, r3
 801655c:	f001 fa5c 	bl	8017a18 <RCCEx_PLL3_Config>
 8016560:	4603      	mov	r3, r0
 8016562:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 8016566:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 801656a:	2b00      	cmp	r3, #0
 801656c:	d003      	beq.n	8016576 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 801656e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8016572:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 8016576:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 801657a:	2b00      	cmp	r3, #0
 801657c:	d101      	bne.n	8016582 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 801657e:	2300      	movs	r3, #0
 8016580:	e000      	b.n	8016584 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8016582:	2301      	movs	r3, #1
}
 8016584:	4618      	mov	r0, r3
 8016586:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 801658a:	46bd      	mov	sp, r7
 801658c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8016590:	58024400 	.word	0x58024400

08016594 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in KHz
  *
  *  (*) : Available on some STM32H7 lines only.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8016594:	b580      	push	{r7, lr}
 8016596:	b090      	sub	sp, #64	@ 0x40
 8016598:	af00      	add	r7, sp, #0
 801659a:	e9c7 0100 	strd	r0, r1, [r7]
  /* This variable is used to store the SAI and CKP clock source */
  uint32_t saiclocksource;
  uint32_t ckpclocksource;
  uint32_t srcclk;

  if (PeriphClk == RCC_PERIPHCLK_SAI1)
 801659e:	e9d7 2300 	ldrd	r2, r3, [r7]
 80165a2:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 80165a6:	430b      	orrs	r3, r1
 80165a8:	f040 8094 	bne.w	80166d4 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
  {

    saiclocksource = __HAL_RCC_GET_SAI1_SOURCE();
 80165ac:	4b9e      	ldr	r3, [pc, #632]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80165ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80165b0:	f003 0307 	and.w	r3, r3, #7
 80165b4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80165b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80165b8:	2b04      	cmp	r3, #4
 80165ba:	f200 8087 	bhi.w	80166cc <HAL_RCCEx_GetPeriphCLKFreq+0x138>
 80165be:	a201      	add	r2, pc, #4	@ (adr r2, 80165c4 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 80165c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80165c4:	080165d9 	.word	0x080165d9
 80165c8:	08016601 	.word	0x08016601
 80165cc:	08016629 	.word	0x08016629
 80165d0:	080166c5 	.word	0x080166c5
 80165d4:	08016651 	.word	0x08016651
    {
      case RCC_SAI1CLKSOURCE_PLL: /* PLL1 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80165d8:	4b93      	ldr	r3, [pc, #588]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80165da:	681b      	ldr	r3, [r3, #0]
 80165dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80165e0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80165e4:	d108      	bne.n	80165f8 <HAL_RCCEx_GetPeriphCLKFreq+0x64>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80165e6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80165ea:	4618      	mov	r0, r3
 80165ec:	f001 f810 	bl	8017610 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80165f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80165f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80165f4:	f000 bd45 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80165f8:	2300      	movs	r3, #0
 80165fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80165fc:	f000 bd41 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016600:	4b89      	ldr	r3, [pc, #548]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8016602:	681b      	ldr	r3, [r3, #0]
 8016604:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016608:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801660c:	d108      	bne.n	8016620 <HAL_RCCEx_GetPeriphCLKFreq+0x8c>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 801660e:	f107 0318 	add.w	r3, r7, #24
 8016612:	4618      	mov	r0, r3
 8016614:	f000 fd54 	bl	80170c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8016618:	69bb      	ldr	r3, [r7, #24]
 801661a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801661c:	f000 bd31 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016620:	2300      	movs	r3, #0
 8016622:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016624:	f000 bd2d 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI1 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016628:	4b7f      	ldr	r3, [pc, #508]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801662a:	681b      	ldr	r3, [r3, #0]
 801662c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016630:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016634:	d108      	bne.n	8016648 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016636:	f107 030c 	add.w	r3, r7, #12
 801663a:	4618      	mov	r0, r3
 801663c:	f000 fe94 	bl	8017368 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8016640:	68fb      	ldr	r3, [r7, #12]
 8016642:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016644:	f000 bd1d 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016648:	2300      	movs	r3, #0
 801664a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801664c:	f000 bd19 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI1CLKSOURCE_CLKP: /* CKPER is the clock source for SAI1*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8016650:	4b75      	ldr	r3, [pc, #468]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8016652:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016654:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8016658:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 801665a:	4b73      	ldr	r3, [pc, #460]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801665c:	681b      	ldr	r3, [r3, #0]
 801665e:	f003 0304 	and.w	r3, r3, #4
 8016662:	2b04      	cmp	r3, #4
 8016664:	d10c      	bne.n	8016680 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8016666:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016668:	2b00      	cmp	r3, #0
 801666a:	d109      	bne.n	8016680 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 801666c:	4b6e      	ldr	r3, [pc, #440]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801666e:	681b      	ldr	r3, [r3, #0]
 8016670:	08db      	lsrs	r3, r3, #3
 8016672:	f003 0303 	and.w	r3, r3, #3
 8016676:	4a6d      	ldr	r2, [pc, #436]	@ (801682c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 8016678:	fa22 f303 	lsr.w	r3, r2, r3
 801667c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801667e:	e01f      	b.n	80166c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8016680:	4b69      	ldr	r3, [pc, #420]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8016682:	681b      	ldr	r3, [r3, #0]
 8016684:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016688:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801668c:	d106      	bne.n	801669c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
 801668e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016690:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016694:	d102      	bne.n	801669c <HAL_RCCEx_GetPeriphCLKFreq+0x108>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8016696:	4b66      	ldr	r3, [pc, #408]	@ (8016830 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 8016698:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801669a:	e011      	b.n	80166c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 801669c:	4b62      	ldr	r3, [pc, #392]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801669e:	681b      	ldr	r3, [r3, #0]
 80166a0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80166a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80166a8:	d106      	bne.n	80166b8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
 80166aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80166ac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80166b0:	d102      	bne.n	80166b8 <HAL_RCCEx_GetPeriphCLKFreq+0x124>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 80166b2:	4b60      	ldr	r3, [pc, #384]	@ (8016834 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 80166b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80166b6:	e003      	b.n	80166c0 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 80166b8:	2300      	movs	r3, #0
 80166ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 80166bc:	f000 bce1 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 80166c0:	f000 bcdf 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI1CLKSOURCE_PIN): /* External clock is the clock source for SAI1 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 80166c4:	4b5c      	ldr	r3, [pc, #368]	@ (8016838 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 80166c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80166c8:	f000 bcdb 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 80166cc:	2300      	movs	r3, #0
 80166ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80166d0:	f000 bcd7 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

#if defined(SAI3)
  else if (PeriphClk == RCC_PERIPHCLK_SAI23)
 80166d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80166d8:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 80166dc:	430b      	orrs	r3, r1
 80166de:	f040 80ad 	bne.w	801683c <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
  {

    saiclocksource = __HAL_RCC_GET_SAI23_SOURCE();
 80166e2:	4b51      	ldr	r3, [pc, #324]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80166e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80166e6:	f403 73e0 	and.w	r3, r3, #448	@ 0x1c0
 80166ea:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 80166ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80166ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80166f2:	d056      	beq.n	80167a2 <HAL_RCCEx_GetPeriphCLKFreq+0x20e>
 80166f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80166f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80166fa:	f200 8090 	bhi.w	801681e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 80166fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016700:	2bc0      	cmp	r3, #192	@ 0xc0
 8016702:	f000 8088 	beq.w	8016816 <HAL_RCCEx_GetPeriphCLKFreq+0x282>
 8016706:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016708:	2bc0      	cmp	r3, #192	@ 0xc0
 801670a:	f200 8088 	bhi.w	801681e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 801670e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016710:	2b80      	cmp	r3, #128	@ 0x80
 8016712:	d032      	beq.n	801677a <HAL_RCCEx_GetPeriphCLKFreq+0x1e6>
 8016714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016716:	2b80      	cmp	r3, #128	@ 0x80
 8016718:	f200 8081 	bhi.w	801681e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
 801671c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801671e:	2b00      	cmp	r3, #0
 8016720:	d003      	beq.n	801672a <HAL_RCCEx_GetPeriphCLKFreq+0x196>
 8016722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016724:	2b40      	cmp	r3, #64	@ 0x40
 8016726:	d014      	beq.n	8016752 <HAL_RCCEx_GetPeriphCLKFreq+0x1be>
 8016728:	e079      	b.n	801681e <HAL_RCCEx_GetPeriphCLKFreq+0x28a>
    {
      case RCC_SAI23CLKSOURCE_PLL: /* PLL1 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801672a:	4b3f      	ldr	r3, [pc, #252]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801672c:	681b      	ldr	r3, [r3, #0]
 801672e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8016732:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8016736:	d108      	bne.n	801674a <HAL_RCCEx_GetPeriphCLKFreq+0x1b6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8016738:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 801673c:	4618      	mov	r0, r3
 801673e:	f000 ff67 	bl	8017610 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8016742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016744:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016746:	f000 bc9c 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801674a:	2300      	movs	r3, #0
 801674c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801674e:	f000 bc98 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016752:	4b35      	ldr	r3, [pc, #212]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8016754:	681b      	ldr	r3, [r3, #0]
 8016756:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801675a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 801675e:	d108      	bne.n	8016772 <HAL_RCCEx_GetPeriphCLKFreq+0x1de>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016760:	f107 0318 	add.w	r3, r7, #24
 8016764:	4618      	mov	r0, r3
 8016766:	f000 fcab 	bl	80170c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 801676a:	69bb      	ldr	r3, [r7, #24]
 801676c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801676e:	f000 bc88 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016772:	2300      	movs	r3, #0
 8016774:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016776:	f000 bc84 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_PLL3: /* PLL3 is the clock source for SAI2/3 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 801677a:	4b2b      	ldr	r3, [pc, #172]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 801677c:	681b      	ldr	r3, [r3, #0]
 801677e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016782:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016786:	d108      	bne.n	801679a <HAL_RCCEx_GetPeriphCLKFreq+0x206>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016788:	f107 030c 	add.w	r3, r7, #12
 801678c:	4618      	mov	r0, r3
 801678e:	f000 fdeb 	bl	8017368 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8016792:	68fb      	ldr	r3, [r7, #12]
 8016794:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016796:	f000 bc74 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801679a:	2300      	movs	r3, #0
 801679c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801679e:	f000 bc70 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI23CLKSOURCE_CLKP: /* CKPER is the clock source for SAI2/3 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 80167a2:	4b21      	ldr	r3, [pc, #132]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80167a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80167a6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80167aa:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 80167ac:	4b1e      	ldr	r3, [pc, #120]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80167ae:	681b      	ldr	r3, [r3, #0]
 80167b0:	f003 0304 	and.w	r3, r3, #4
 80167b4:	2b04      	cmp	r3, #4
 80167b6:	d10c      	bne.n	80167d2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
 80167b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80167ba:	2b00      	cmp	r3, #0
 80167bc:	d109      	bne.n	80167d2 <HAL_RCCEx_GetPeriphCLKFreq+0x23e>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80167be:	4b1a      	ldr	r3, [pc, #104]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80167c0:	681b      	ldr	r3, [r3, #0]
 80167c2:	08db      	lsrs	r3, r3, #3
 80167c4:	f003 0303 	and.w	r3, r3, #3
 80167c8:	4a18      	ldr	r2, [pc, #96]	@ (801682c <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80167ca:	fa22 f303 	lsr.w	r3, r2, r3
 80167ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80167d0:	e01f      	b.n	8016812 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 80167d2:	4b15      	ldr	r3, [pc, #84]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80167d4:	681b      	ldr	r3, [r3, #0]
 80167d6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80167da:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80167de:	d106      	bne.n	80167ee <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 80167e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80167e2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80167e6:	d102      	bne.n	80167ee <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 80167e8:	4b11      	ldr	r3, [pc, #68]	@ (8016830 <HAL_RCCEx_GetPeriphCLKFreq+0x29c>)
 80167ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80167ec:	e011      	b.n	8016812 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 80167ee:	4b0e      	ldr	r3, [pc, #56]	@ (8016828 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 80167f0:	681b      	ldr	r3, [r3, #0]
 80167f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80167f6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80167fa:	d106      	bne.n	801680a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
 80167fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80167fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016802:	d102      	bne.n	801680a <HAL_RCCEx_GetPeriphCLKFreq+0x276>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016804:	4b0b      	ldr	r3, [pc, #44]	@ (8016834 <HAL_RCCEx_GetPeriphCLKFreq+0x2a0>)
 8016806:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016808:	e003      	b.n	8016812 <HAL_RCCEx_GetPeriphCLKFreq+0x27e>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801680a:	2300      	movs	r3, #0
 801680c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 801680e:	f000 bc38 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016812:	f000 bc36 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SAI23CLKSOURCE_PIN): /* External clock is the clock source for SAI2/3 */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8016816:	4b08      	ldr	r3, [pc, #32]	@ (8016838 <HAL_RCCEx_GetPeriphCLKFreq+0x2a4>)
 8016818:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801681a:	f000 bc32 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 801681e:	2300      	movs	r3, #0
 8016820:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016822:	f000 bc2e 	b.w	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016826:	bf00      	nop
 8016828:	58024400 	.word	0x58024400
 801682c:	03d09000 	.word	0x03d09000
 8016830:	003d0900 	.word	0x003d0900
 8016834:	017d7840 	.word	0x017d7840
 8016838:	00bb8000 	.word	0x00bb8000
    }
  }
#endif

#if defined(SAI4)
  else if (PeriphClk == RCC_PERIPHCLK_SAI4A)
 801683c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016840:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8016844:	430b      	orrs	r3, r1
 8016846:	f040 809c 	bne.w	8016982 <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
  {

    saiclocksource = __HAL_RCC_GET_SAI4A_SOURCE();
 801684a:	4b9e      	ldr	r3, [pc, #632]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801684c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 801684e:	f403 0360 	and.w	r3, r3, #14680064	@ 0xe00000
 8016852:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 8016854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016856:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 801685a:	d054      	beq.n	8016906 <HAL_RCCEx_GetPeriphCLKFreq+0x372>
 801685c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801685e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8016862:	f200 808b 	bhi.w	801697c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 8016866:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016868:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 801686c:	f000 8083 	beq.w	8016976 <HAL_RCCEx_GetPeriphCLKFreq+0x3e2>
 8016870:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016872:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8016876:	f200 8081 	bhi.w	801697c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 801687a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801687c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8016880:	d02f      	beq.n	80168e2 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
 8016882:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016884:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8016888:	d878      	bhi.n	801697c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
 801688a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801688c:	2b00      	cmp	r3, #0
 801688e:	d004      	beq.n	801689a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 8016890:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016892:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8016896:	d012      	beq.n	80168be <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8016898:	e070      	b.n	801697c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
    {
      case RCC_SAI4ACLKSOURCE_PLL: /* PLL1 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 801689a:	4b8a      	ldr	r3, [pc, #552]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 801689c:	681b      	ldr	r3, [r3, #0]
 801689e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80168a2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80168a6:	d107      	bne.n	80168b8 <HAL_RCCEx_GetPeriphCLKFreq+0x324>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80168a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80168ac:	4618      	mov	r0, r3
 80168ae:	f000 feaf 	bl	8017610 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80168b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80168b4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80168b6:	e3e4      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80168b8:	2300      	movs	r3, #0
 80168ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80168bc:	e3e1      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4ACLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 80168be:	4b81      	ldr	r3, [pc, #516]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80168c0:	681b      	ldr	r3, [r3, #0]
 80168c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80168c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80168ca:	d107      	bne.n	80168dc <HAL_RCCEx_GetPeriphCLKFreq+0x348>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80168cc:	f107 0318 	add.w	r3, r7, #24
 80168d0:	4618      	mov	r0, r3
 80168d2:	f000 fbf5 	bl	80170c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 80168d6:	69bb      	ldr	r3, [r7, #24]
 80168d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80168da:	e3d2      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 80168dc:	2300      	movs	r3, #0
 80168de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80168e0:	e3cf      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4A */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 80168e2:	4b78      	ldr	r3, [pc, #480]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80168e4:	681b      	ldr	r3, [r3, #0]
 80168e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80168ea:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80168ee:	d107      	bne.n	8016900 <HAL_RCCEx_GetPeriphCLKFreq+0x36c>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80168f0:	f107 030c 	add.w	r3, r7, #12
 80168f4:	4618      	mov	r0, r3
 80168f6:	f000 fd37 	bl	8017368 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 80168fa:	68fb      	ldr	r3, [r7, #12]
 80168fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80168fe:	e3c0      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016900:	2300      	movs	r3, #0
 8016902:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016904:	e3bd      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_CLKP: /* CKPER is the clock source for SAI4A*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8016906:	4b6f      	ldr	r3, [pc, #444]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801690a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 801690e:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8016910:	4b6c      	ldr	r3, [pc, #432]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016912:	681b      	ldr	r3, [r3, #0]
 8016914:	f003 0304 	and.w	r3, r3, #4
 8016918:	2b04      	cmp	r3, #4
 801691a:	d10c      	bne.n	8016936 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
 801691c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801691e:	2b00      	cmp	r3, #0
 8016920:	d109      	bne.n	8016936 <HAL_RCCEx_GetPeriphCLKFreq+0x3a2>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016922:	4b68      	ldr	r3, [pc, #416]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016924:	681b      	ldr	r3, [r3, #0]
 8016926:	08db      	lsrs	r3, r3, #3
 8016928:	f003 0303 	and.w	r3, r3, #3
 801692c:	4a66      	ldr	r2, [pc, #408]	@ (8016ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 801692e:	fa22 f303 	lsr.w	r3, r2, r3
 8016932:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016934:	e01e      	b.n	8016974 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8016936:	4b63      	ldr	r3, [pc, #396]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016938:	681b      	ldr	r3, [r3, #0]
 801693a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801693e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016942:	d106      	bne.n	8016952 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
 8016944:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016946:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801694a:	d102      	bne.n	8016952 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 801694c:	4b5f      	ldr	r3, [pc, #380]	@ (8016acc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 801694e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016950:	e010      	b.n	8016974 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8016952:	4b5c      	ldr	r3, [pc, #368]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016954:	681b      	ldr	r3, [r3, #0]
 8016956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801695a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801695e:	d106      	bne.n	801696e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
 8016960:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016962:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016966:	d102      	bne.n	801696e <HAL_RCCEx_GetPeriphCLKFreq+0x3da>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016968:	4b59      	ldr	r3, [pc, #356]	@ (8016ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 801696a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801696c:	e002      	b.n	8016974 <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 801696e:	2300      	movs	r3, #0
 8016970:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8016972:	e386      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016974:	e385      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4ACLKSOURCE_PIN: /* External clock is the clock source for SAI4A */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8016976:	4b57      	ldr	r3, [pc, #348]	@ (8016ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8016978:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801697a:	e382      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 801697c:	2300      	movs	r3, #0
 801697e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016980:	e37f      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }

  else if (PeriphClk == RCC_PERIPHCLK_SAI4B)
 8016982:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016986:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 801698a:	430b      	orrs	r3, r1
 801698c:	f040 80a7 	bne.w	8016ade <HAL_RCCEx_GetPeriphCLKFreq+0x54a>
  {

    saiclocksource = __HAL_RCC_GET_SAI4B_SOURCE();
 8016990:	4b4c      	ldr	r3, [pc, #304]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016992:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016994:	f003 63e0 	and.w	r3, r3, #117440512	@ 0x7000000
 8016998:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (saiclocksource)
 801699a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801699c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80169a0:	d055      	beq.n	8016a4e <HAL_RCCEx_GetPeriphCLKFreq+0x4ba>
 80169a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169a4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80169a8:	f200 8096 	bhi.w	8016ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80169ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169ae:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80169b2:	f000 8084 	beq.w	8016abe <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 80169b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169b8:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80169bc:	f200 808c 	bhi.w	8016ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80169c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169c2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80169c6:	d030      	beq.n	8016a2a <HAL_RCCEx_GetPeriphCLKFreq+0x496>
 80169c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169ca:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80169ce:	f200 8083 	bhi.w	8016ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
 80169d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169d4:	2b00      	cmp	r3, #0
 80169d6:	d004      	beq.n	80169e2 <HAL_RCCEx_GetPeriphCLKFreq+0x44e>
 80169d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80169da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80169de:	d012      	beq.n	8016a06 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80169e0:	e07a      	b.n	8016ad8 <HAL_RCCEx_GetPeriphCLKFreq+0x544>
    {
      case RCC_SAI4BCLKSOURCE_PLL: /* PLL1 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 80169e2:	4b38      	ldr	r3, [pc, #224]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 80169e4:	681b      	ldr	r3, [r3, #0]
 80169e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80169ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80169ee:	d107      	bne.n	8016a00 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80169f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80169f4:	4618      	mov	r0, r3
 80169f6:	f000 fe0b 	bl	8017610 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 80169fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80169fc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 80169fe:	e340      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016a00:	2300      	movs	r3, #0
 8016a02:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016a04:	e33d      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SAI4BCLKSOURCE_PLL2: /* PLLI2 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016a06:	4b2f      	ldr	r3, [pc, #188]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016a08:	681b      	ldr	r3, [r3, #0]
 8016a0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016a0e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8016a12:	d107      	bne.n	8016a24 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016a14:	f107 0318 	add.w	r3, r7, #24
 8016a18:	4618      	mov	r0, r3
 8016a1a:	f000 fb51 	bl	80170c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8016a1e:	69bb      	ldr	r3, [r7, #24]
 8016a20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016a22:	e32e      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016a24:	2300      	movs	r3, #0
 8016a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016a28:	e32b      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PLL3: /* PLLI3 is the clock source for SAI4B */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016a2a:	4b26      	ldr	r3, [pc, #152]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016a2c:	681b      	ldr	r3, [r3, #0]
 8016a2e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016a32:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016a36:	d107      	bne.n	8016a48 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016a38:	f107 030c 	add.w	r3, r7, #12
 8016a3c:	4618      	mov	r0, r3
 8016a3e:	f000 fc93 	bl	8017368 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8016a42:	68fb      	ldr	r3, [r7, #12]
 8016a44:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016a46:	e31c      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016a48:	2300      	movs	r3, #0
 8016a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016a4c:	e319      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_CLKP: /* CKPER is the clock source for SAI4B*/
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8016a4e:	4b1d      	ldr	r3, [pc, #116]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016a52:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8016a56:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8016a58:	4b1a      	ldr	r3, [pc, #104]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016a5a:	681b      	ldr	r3, [r3, #0]
 8016a5c:	f003 0304 	and.w	r3, r3, #4
 8016a60:	2b04      	cmp	r3, #4
 8016a62:	d10c      	bne.n	8016a7e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
 8016a64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016a66:	2b00      	cmp	r3, #0
 8016a68:	d109      	bne.n	8016a7e <HAL_RCCEx_GetPeriphCLKFreq+0x4ea>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016a6a:	4b16      	ldr	r3, [pc, #88]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016a6c:	681b      	ldr	r3, [r3, #0]
 8016a6e:	08db      	lsrs	r3, r3, #3
 8016a70:	f003 0303 	and.w	r3, r3, #3
 8016a74:	4a14      	ldr	r2, [pc, #80]	@ (8016ac8 <HAL_RCCEx_GetPeriphCLKFreq+0x534>)
 8016a76:	fa22 f303 	lsr.w	r3, r2, r3
 8016a7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016a7c:	e01e      	b.n	8016abc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8016a7e:	4b11      	ldr	r3, [pc, #68]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016a80:	681b      	ldr	r3, [r3, #0]
 8016a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016a86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016a8a:	d106      	bne.n	8016a9a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
 8016a8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016a8e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016a92:	d102      	bne.n	8016a9a <HAL_RCCEx_GetPeriphCLKFreq+0x506>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8016a94:	4b0d      	ldr	r3, [pc, #52]	@ (8016acc <HAL_RCCEx_GetPeriphCLKFreq+0x538>)
 8016a96:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016a98:	e010      	b.n	8016abc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8016a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8016ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x530>)
 8016a9c:	681b      	ldr	r3, [r3, #0]
 8016a9e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016aa2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016aa6:	d106      	bne.n	8016ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
 8016aa8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016aaa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016aae:	d102      	bne.n	8016ab6 <HAL_RCCEx_GetPeriphCLKFreq+0x522>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016ab0:	4b07      	ldr	r3, [pc, #28]	@ (8016ad0 <HAL_RCCEx_GetPeriphCLKFreq+0x53c>)
 8016ab2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016ab4:	e002      	b.n	8016abc <HAL_RCCEx_GetPeriphCLKFreq+0x528>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8016ab6:	2300      	movs	r3, #0
 8016ab8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8016aba:	e2e2      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016abc:	e2e1      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SAI4BCLKSOURCE_PIN: /* External clock is the clock source for SAI4B */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8016abe:	4b05      	ldr	r3, [pc, #20]	@ (8016ad4 <HAL_RCCEx_GetPeriphCLKFreq+0x540>)
 8016ac0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016ac2:	e2de      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016ac4:	58024400 	.word	0x58024400
 8016ac8:	03d09000 	.word	0x03d09000
 8016acc:	003d0900 	.word	0x003d0900
 8016ad0:	017d7840 	.word	0x017d7840
 8016ad4:	00bb8000 	.word	0x00bb8000
      }

      default :
      {
        frequency = 0;
 8016ad8:	2300      	movs	r3, #0
 8016ada:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016adc:	e2d1      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
#endif /*SAI4*/
  else if (PeriphClk == RCC_PERIPHCLK_SPI123)
 8016ade:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016ae2:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 8016ae6:	430b      	orrs	r3, r1
 8016ae8:	f040 809c 	bne.w	8016c24 <HAL_RCCEx_GetPeriphCLKFreq+0x690>
  {
    /* Get SPI1/2/3 clock source */
    srcclk = __HAL_RCC_GET_SPI123_SOURCE();
 8016aec:	4b93      	ldr	r3, [pc, #588]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016aee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016af0:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8016af4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8016af6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016af8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8016afc:	d054      	beq.n	8016ba8 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8016afe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b00:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8016b04:	f200 808b 	bhi.w	8016c1e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8016b08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b0a:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8016b0e:	f000 8083 	beq.w	8016c18 <HAL_RCCEx_GetPeriphCLKFreq+0x684>
 8016b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b14:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8016b18:	f200 8081 	bhi.w	8016c1e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8016b1c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8016b22:	d02f      	beq.n	8016b84 <HAL_RCCEx_GetPeriphCLKFreq+0x5f0>
 8016b24:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8016b2a:	d878      	bhi.n	8016c1e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
 8016b2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b2e:	2b00      	cmp	r3, #0
 8016b30:	d004      	beq.n	8016b3c <HAL_RCCEx_GetPeriphCLKFreq+0x5a8>
 8016b32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016b34:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8016b38:	d012      	beq.n	8016b60 <HAL_RCCEx_GetPeriphCLKFreq+0x5cc>
 8016b3a:	e070      	b.n	8016c1e <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      case RCC_SPI123CLKSOURCE_PLL: /* PLL1 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8016b3c:	4b7f      	ldr	r3, [pc, #508]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016b3e:	681b      	ldr	r3, [r3, #0]
 8016b40:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8016b44:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8016b48:	d107      	bne.n	8016b5a <HAL_RCCEx_GetPeriphCLKFreq+0x5c6>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8016b4a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016b4e:	4618      	mov	r0, r3
 8016b50:	f000 fd5e 	bl	8017610 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8016b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016b56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016b58:	e293      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016b5a:	2300      	movs	r3, #0
 8016b5c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016b5e:	e290      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016b60:	4b76      	ldr	r3, [pc, #472]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016b62:	681b      	ldr	r3, [r3, #0]
 8016b64:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016b68:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8016b6c:	d107      	bne.n	8016b7e <HAL_RCCEx_GetPeriphCLKFreq+0x5ea>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016b6e:	f107 0318 	add.w	r3, r7, #24
 8016b72:	4618      	mov	r0, r3
 8016b74:	f000 faa4 	bl	80170c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8016b78:	69bb      	ldr	r3, [r7, #24]
 8016b7a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016b7c:	e281      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016b7e:	2300      	movs	r3, #0
 8016b80:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016b82:	e27e      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI123 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016b84:	4b6d      	ldr	r3, [pc, #436]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016b86:	681b      	ldr	r3, [r3, #0]
 8016b88:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016b8c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016b90:	d107      	bne.n	8016ba2 <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016b92:	f107 030c 	add.w	r3, r7, #12
 8016b96:	4618      	mov	r0, r3
 8016b98:	f000 fbe6 	bl	8017368 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_P_Frequency;
 8016b9c:	68fb      	ldr	r3, [r7, #12]
 8016b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016ba0:	e26f      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016ba2:	2300      	movs	r3, #0
 8016ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016ba6:	e26c      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_SPI123CLKSOURCE_CLKP: /* CKPER is the clock source for SPI123 */
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8016ba8:	4b64      	ldr	r3, [pc, #400]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016baa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016bac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8016bb0:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8016bb2:	4b62      	ldr	r3, [pc, #392]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016bb4:	681b      	ldr	r3, [r3, #0]
 8016bb6:	f003 0304 	and.w	r3, r3, #4
 8016bba:	2b04      	cmp	r3, #4
 8016bbc:	d10c      	bne.n	8016bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
 8016bbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016bc0:	2b00      	cmp	r3, #0
 8016bc2:	d109      	bne.n	8016bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x644>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016bc4:	4b5d      	ldr	r3, [pc, #372]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016bc6:	681b      	ldr	r3, [r3, #0]
 8016bc8:	08db      	lsrs	r3, r3, #3
 8016bca:	f003 0303 	and.w	r3, r3, #3
 8016bce:	4a5c      	ldr	r2, [pc, #368]	@ (8016d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8016bd0:	fa22 f303 	lsr.w	r3, r2, r3
 8016bd4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016bd6:	e01e      	b.n	8016c16 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8016bd8:	4b58      	ldr	r3, [pc, #352]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016bda:	681b      	ldr	r3, [r3, #0]
 8016bdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016be0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016be4:	d106      	bne.n	8016bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
 8016be6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016be8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016bec:	d102      	bne.n	8016bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8016bee:	4b55      	ldr	r3, [pc, #340]	@ (8016d44 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8016bf0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016bf2:	e010      	b.n	8016c16 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8016bf4:	4b51      	ldr	r3, [pc, #324]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016bf6:	681b      	ldr	r3, [r3, #0]
 8016bf8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016bfc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016c00:	d106      	bne.n	8016c10 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
 8016c02:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016c04:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016c08:	d102      	bne.n	8016c10 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016c0a:	4b4f      	ldr	r3, [pc, #316]	@ (8016d48 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8016c0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016c0e:	e002      	b.n	8016c16 <HAL_RCCEx_GetPeriphCLKFreq+0x682>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8016c10:	2300      	movs	r3, #0
 8016c12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8016c14:	e235      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016c16:	e234      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case (RCC_SPI123CLKSOURCE_PIN): /* External clock is the clock source for I2S */
      {
        frequency = EXTERNAL_CLOCK_VALUE;
 8016c18:	4b4c      	ldr	r3, [pc, #304]	@ (8016d4c <HAL_RCCEx_GetPeriphCLKFreq+0x7b8>)
 8016c1a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016c1c:	e231      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8016c1e:	2300      	movs	r3, #0
 8016c20:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016c22:	e22e      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI45)
 8016c24:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016c28:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 8016c2c:	430b      	orrs	r3, r1
 8016c2e:	f040 808f 	bne.w	8016d50 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
  {
    /* Get SPI45 clock source */
    srcclk = __HAL_RCC_GET_SPI45_SOURCE();
 8016c32:	4b42      	ldr	r3, [pc, #264]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016c34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016c36:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8016c3a:	63bb      	str	r3, [r7, #56]	@ 0x38
    switch (srcclk)
 8016c3c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c3e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8016c42:	d06b      	beq.n	8016d1c <HAL_RCCEx_GetPeriphCLKFreq+0x788>
 8016c44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c46:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8016c4a:	d874      	bhi.n	8016d36 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8016c4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c4e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8016c52:	d056      	beq.n	8016d02 <HAL_RCCEx_GetPeriphCLKFreq+0x76e>
 8016c54:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c56:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8016c5a:	d86c      	bhi.n	8016d36 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8016c5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c5e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8016c62:	d03b      	beq.n	8016cdc <HAL_RCCEx_GetPeriphCLKFreq+0x748>
 8016c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c66:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8016c6a:	d864      	bhi.n	8016d36 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8016c6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c6e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016c72:	d021      	beq.n	8016cb8 <HAL_RCCEx_GetPeriphCLKFreq+0x724>
 8016c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c76:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016c7a:	d85c      	bhi.n	8016d36 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
 8016c7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c7e:	2b00      	cmp	r3, #0
 8016c80:	d004      	beq.n	8016c8c <HAL_RCCEx_GetPeriphCLKFreq+0x6f8>
 8016c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016c84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016c88:	d004      	beq.n	8016c94 <HAL_RCCEx_GetPeriphCLKFreq+0x700>
 8016c8a:	e054      	b.n	8016d36 <HAL_RCCEx_GetPeriphCLKFreq+0x7a2>
    {
      case RCC_SPI45CLKSOURCE_PCLK2: /* CD/D2 PCLK2 is the clock source for SPI4/5 */
      {
        frequency = HAL_RCC_GetPCLK1Freq();
 8016c8c:	f7fe fa0a 	bl	80150a4 <HAL_RCC_GetPCLK1Freq>
 8016c90:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8016c92:	e1f6      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016c94:	4b29      	ldr	r3, [pc, #164]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016c96:	681b      	ldr	r3, [r3, #0]
 8016c98:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016c9c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8016ca0:	d107      	bne.n	8016cb2 <HAL_RCCEx_GetPeriphCLKFreq+0x71e>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016ca2:	f107 0318 	add.w	r3, r7, #24
 8016ca6:	4618      	mov	r0, r3
 8016ca8:	f000 fa0a 	bl	80170c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8016cac:	69fb      	ldr	r3, [r7, #28]
 8016cae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016cb0:	e1e7      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016cb2:	2300      	movs	r3, #0
 8016cb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016cb6:	e1e4      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016cb8:	4b20      	ldr	r3, [pc, #128]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016cba:	681b      	ldr	r3, [r3, #0]
 8016cbc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016cc0:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016cc4:	d107      	bne.n	8016cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x742>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016cc6:	f107 030c 	add.w	r3, r7, #12
 8016cca:	4618      	mov	r0, r3
 8016ccc:	f000 fb4c 	bl	8017368 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8016cd0:	693b      	ldr	r3, [r7, #16]
 8016cd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016cd4:	e1d5      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016cd6:	2300      	movs	r3, #0
 8016cd8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016cda:	e1d2      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSI: /* HSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8016cdc:	4b17      	ldr	r3, [pc, #92]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016cde:	681b      	ldr	r3, [r3, #0]
 8016ce0:	f003 0304 	and.w	r3, r3, #4
 8016ce4:	2b04      	cmp	r3, #4
 8016ce6:	d109      	bne.n	8016cfc <HAL_RCCEx_GetPeriphCLKFreq+0x768>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016ce8:	4b14      	ldr	r3, [pc, #80]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016cea:	681b      	ldr	r3, [r3, #0]
 8016cec:	08db      	lsrs	r3, r3, #3
 8016cee:	f003 0303 	and.w	r3, r3, #3
 8016cf2:	4a13      	ldr	r2, [pc, #76]	@ (8016d40 <HAL_RCCEx_GetPeriphCLKFreq+0x7ac>)
 8016cf4:	fa22 f303 	lsr.w	r3, r2, r3
 8016cf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016cfa:	e1c2      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016cfc:	2300      	movs	r3, #0
 8016cfe:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016d00:	e1bf      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_CSI: /* CSI is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8016d02:	4b0e      	ldr	r3, [pc, #56]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016d04:	681b      	ldr	r3, [r3, #0]
 8016d06:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016d0a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016d0e:	d102      	bne.n	8016d16 <HAL_RCCEx_GetPeriphCLKFreq+0x782>
        {
          frequency = CSI_VALUE;
 8016d10:	4b0c      	ldr	r3, [pc, #48]	@ (8016d44 <HAL_RCCEx_GetPeriphCLKFreq+0x7b0>)
 8016d12:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016d14:	e1b5      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016d16:	2300      	movs	r3, #0
 8016d18:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016d1a:	e1b2      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI45CLKSOURCE_HSE: /* HSE is the clock source for SPI45 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8016d1c:	4b07      	ldr	r3, [pc, #28]	@ (8016d3c <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>)
 8016d1e:	681b      	ldr	r3, [r3, #0]
 8016d20:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016d24:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016d28:	d102      	bne.n	8016d30 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>
        {
          frequency = HSE_VALUE;
 8016d2a:	4b07      	ldr	r3, [pc, #28]	@ (8016d48 <HAL_RCCEx_GetPeriphCLKFreq+0x7b4>)
 8016d2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016d2e:	e1a8      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016d30:	2300      	movs	r3, #0
 8016d32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016d34:	e1a5      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8016d36:	2300      	movs	r3, #0
 8016d38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016d3a:	e1a2      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016d3c:	58024400 	.word	0x58024400
 8016d40:	03d09000 	.word	0x03d09000
 8016d44:	003d0900 	.word	0x003d0900
 8016d48:	017d7840 	.word	0x017d7840
 8016d4c:	00bb8000 	.word	0x00bb8000
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADC)
 8016d50:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016d54:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8016d58:	430b      	orrs	r3, r1
 8016d5a:	d173      	bne.n	8016e44 <HAL_RCCEx_GetPeriphCLKFreq+0x8b0>
  {
    /* Get ADC clock source */
    srcclk = __HAL_RCC_GET_ADC_SOURCE();
 8016d5c:	4b9c      	ldr	r3, [pc, #624]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016d60:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8016d64:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8016d66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016d68:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016d6c:	d02f      	beq.n	8016dce <HAL_RCCEx_GetPeriphCLKFreq+0x83a>
 8016d6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016d70:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016d74:	d863      	bhi.n	8016e3e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 8016d76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016d78:	2b00      	cmp	r3, #0
 8016d7a:	d004      	beq.n	8016d86 <HAL_RCCEx_GetPeriphCLKFreq+0x7f2>
 8016d7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016d7e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016d82:	d012      	beq.n	8016daa <HAL_RCCEx_GetPeriphCLKFreq+0x816>
 8016d84:	e05b      	b.n	8016e3e <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
    {
      case RCC_ADCCLKSOURCE_PLL2:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016d86:	4b92      	ldr	r3, [pc, #584]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016d88:	681b      	ldr	r3, [r3, #0]
 8016d8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016d8e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8016d92:	d107      	bne.n	8016da4 <HAL_RCCEx_GetPeriphCLKFreq+0x810>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016d94:	f107 0318 	add.w	r3, r7, #24
 8016d98:	4618      	mov	r0, r3
 8016d9a:	f000 f991 	bl	80170c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_P_Frequency;
 8016d9e:	69bb      	ldr	r3, [r7, #24]
 8016da0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016da2:	e16e      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016da4:	2300      	movs	r3, #0
 8016da6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016da8:	e16b      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_ADCCLKSOURCE_PLL3:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016daa:	4b89      	ldr	r3, [pc, #548]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016dac:	681b      	ldr	r3, [r3, #0]
 8016dae:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016db2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016db6:	d107      	bne.n	8016dc8 <HAL_RCCEx_GetPeriphCLKFreq+0x834>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016db8:	f107 030c 	add.w	r3, r7, #12
 8016dbc:	4618      	mov	r0, r3
 8016dbe:	f000 fad3 	bl	8017368 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_R_Frequency;
 8016dc2:	697b      	ldr	r3, [r7, #20]
 8016dc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016dc6:	e15c      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016dc8:	2300      	movs	r3, #0
 8016dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016dcc:	e159      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      case RCC_ADCCLKSOURCE_CLKP:
      {

        ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8016dce:	4b80      	ldr	r3, [pc, #512]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016dd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016dd2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8016dd6:	637b      	str	r3, [r7, #52]	@ 0x34

        if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSI))
 8016dd8:	4b7d      	ldr	r3, [pc, #500]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016dda:	681b      	ldr	r3, [r3, #0]
 8016ddc:	f003 0304 	and.w	r3, r3, #4
 8016de0:	2b04      	cmp	r3, #4
 8016de2:	d10c      	bne.n	8016dfe <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
 8016de4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016de6:	2b00      	cmp	r3, #0
 8016de8:	d109      	bne.n	8016dfe <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
        {
          /* In Case the CKPER Source is HSI */
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016dea:	4b79      	ldr	r3, [pc, #484]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016dec:	681b      	ldr	r3, [r3, #0]
 8016dee:	08db      	lsrs	r3, r3, #3
 8016df0:	f003 0303 	and.w	r3, r3, #3
 8016df4:	4a77      	ldr	r2, [pc, #476]	@ (8016fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8016df6:	fa22 f303 	lsr.w	r3, r2, r3
 8016dfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016dfc:	e01e      	b.n	8016e3c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY)) && (ckpclocksource == RCC_CLKPSOURCE_CSI))
 8016dfe:	4b74      	ldr	r3, [pc, #464]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016e00:	681b      	ldr	r3, [r3, #0]
 8016e02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016e06:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016e0a:	d106      	bne.n	8016e1a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
 8016e0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e0e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016e12:	d102      	bne.n	8016e1a <HAL_RCCEx_GetPeriphCLKFreq+0x886>
        {
          /* In Case the CKPER Source is CSI */
          frequency = CSI_VALUE;
 8016e14:	4b70      	ldr	r3, [pc, #448]	@ (8016fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8016e16:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016e18:	e010      	b.n	8016e3c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (ckpclocksource == RCC_CLKPSOURCE_HSE))
 8016e1a:	4b6d      	ldr	r3, [pc, #436]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016e1c:	681b      	ldr	r3, [r3, #0]
 8016e1e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016e22:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016e26:	d106      	bne.n	8016e36 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8016e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8016e2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016e2e:	d102      	bne.n	8016e36 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
        {
          /* In Case the CKPER Source is HSE */
          frequency = HSE_VALUE;
 8016e30:	4b6a      	ldr	r3, [pc, #424]	@ (8016fdc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8016e32:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8016e34:	e002      	b.n	8016e3c <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>
        }

        else
        {
          /* In Case the CKPER is disabled*/
          frequency = 0;
 8016e36:	2300      	movs	r3, #0
 8016e38:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }

        break;
 8016e3a:	e122      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016e3c:	e121      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8016e3e:	2300      	movs	r3, #0
 8016e40:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016e42:	e11e      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 8016e44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016e48:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8016e4c:	430b      	orrs	r3, r1
 8016e4e:	d133      	bne.n	8016eb8 <HAL_RCCEx_GetPeriphCLKFreq+0x924>
  {
    /* Get SDMMC clock source */
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 8016e50:	4b5f      	ldr	r3, [pc, #380]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016e52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8016e54:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8016e58:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8016e5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e5c:	2b00      	cmp	r3, #0
 8016e5e:	d004      	beq.n	8016e6a <HAL_RCCEx_GetPeriphCLKFreq+0x8d6>
 8016e60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016e62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8016e66:	d012      	beq.n	8016e8e <HAL_RCCEx_GetPeriphCLKFreq+0x8fa>
 8016e68:	e023      	b.n	8016eb2 <HAL_RCCEx_GetPeriphCLKFreq+0x91e>
    {
      case RCC_SDMMCCLKSOURCE_PLL: /* PLL1 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8016e6a:	4b59      	ldr	r3, [pc, #356]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016e6c:	681b      	ldr	r3, [r3, #0]
 8016e6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8016e72:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8016e76:	d107      	bne.n	8016e88 <HAL_RCCEx_GetPeriphCLKFreq+0x8f4>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8016e78:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8016e7c:	4618      	mov	r0, r3
 8016e7e:	f000 fbc7 	bl	8017610 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8016e82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8016e84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016e86:	e0fc      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016e88:	2300      	movs	r3, #0
 8016e8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016e8c:	e0f9      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is the clock source for SDMMC */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016e8e:	4b50      	ldr	r3, [pc, #320]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016e90:	681b      	ldr	r3, [r3, #0]
 8016e92:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016e96:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8016e9a:	d107      	bne.n	8016eac <HAL_RCCEx_GetPeriphCLKFreq+0x918>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016e9c:	f107 0318 	add.w	r3, r7, #24
 8016ea0:	4618      	mov	r0, r3
 8016ea2:	f000 f90d 	bl	80170c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_R_Frequency;
 8016ea6:	6a3b      	ldr	r3, [r7, #32]
 8016ea8:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016eaa:	e0ea      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016eac:	2300      	movs	r3, #0
 8016eae:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016eb0:	e0e7      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }

      default :
      {
        frequency = 0;
 8016eb2:	2300      	movs	r3, #0
 8016eb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016eb6:	e0e4      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI6)
 8016eb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016ebc:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 8016ec0:	430b      	orrs	r3, r1
 8016ec2:	f040 808d 	bne.w	8016fe0 <HAL_RCCEx_GetPeriphCLKFreq+0xa4c>
  {
    /* Get SPI6 clock source */
    srcclk = __HAL_RCC_GET_SPI6_SOURCE();
 8016ec6:	4b42      	ldr	r3, [pc, #264]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016ec8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8016eca:	f003 43e0 	and.w	r3, r3, #1879048192	@ 0x70000000
 8016ece:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8016ed0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ed2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8016ed6:	d06b      	beq.n	8016fb0 <HAL_RCCEx_GetPeriphCLKFreq+0xa1c>
 8016ed8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016eda:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8016ede:	d874      	bhi.n	8016fca <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8016ee0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ee2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016ee6:	d056      	beq.n	8016f96 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8016ee8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016eea:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8016eee:	d86c      	bhi.n	8016fca <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8016ef0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ef2:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8016ef6:	d03b      	beq.n	8016f70 <HAL_RCCEx_GetPeriphCLKFreq+0x9dc>
 8016ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016efa:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8016efe:	d864      	bhi.n	8016fca <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8016f00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f02:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016f06:	d021      	beq.n	8016f4c <HAL_RCCEx_GetPeriphCLKFreq+0x9b8>
 8016f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f0a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016f0e:	d85c      	bhi.n	8016fca <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
 8016f10:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f12:	2b00      	cmp	r3, #0
 8016f14:	d004      	beq.n	8016f20 <HAL_RCCEx_GetPeriphCLKFreq+0x98c>
 8016f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016f18:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8016f1c:	d004      	beq.n	8016f28 <HAL_RCCEx_GetPeriphCLKFreq+0x994>
 8016f1e:	e054      	b.n	8016fca <HAL_RCCEx_GetPeriphCLKFreq+0xa36>
    {
      case RCC_SPI6CLKSOURCE_D3PCLK1: /* D3PCLK1 (PCLK4) is the clock source for SPI6 */
      {
        frequency = HAL_RCCEx_GetD3PCLK1Freq();
 8016f20:	f000 f8b8 	bl	8017094 <HAL_RCCEx_GetD3PCLK1Freq>
 8016f24:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8016f26:	e0ac      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8016f28:	4b29      	ldr	r3, [pc, #164]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016f2a:	681b      	ldr	r3, [r3, #0]
 8016f2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8016f30:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8016f34:	d107      	bne.n	8016f46 <HAL_RCCEx_GetPeriphCLKFreq+0x9b2>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8016f36:	f107 0318 	add.w	r3, r7, #24
 8016f3a:	4618      	mov	r0, r3
 8016f3c:	f000 f8c0 	bl	80170c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8016f40:	69fb      	ldr	r3, [r7, #28]
 8016f42:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016f44:	e09d      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016f46:	2300      	movs	r3, #0
 8016f48:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016f4a:	e09a      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_PLL3: /* PLL3 is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3RDY))
 8016f4c:	4b20      	ldr	r3, [pc, #128]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016f4e:	681b      	ldr	r3, [r3, #0]
 8016f50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8016f54:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016f58:	d107      	bne.n	8016f6a <HAL_RCCEx_GetPeriphCLKFreq+0x9d6>
        {
          HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8016f5a:	f107 030c 	add.w	r3, r7, #12
 8016f5e:	4618      	mov	r0, r3
 8016f60:	f000 fa02 	bl	8017368 <HAL_RCCEx_GetPLL3ClockFreq>
          frequency = pll3_clocks.PLL3_Q_Frequency;
 8016f64:	693b      	ldr	r3, [r7, #16]
 8016f66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016f68:	e08b      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016f6a:	2300      	movs	r3, #0
 8016f6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016f6e:	e088      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSI: /* HSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8016f70:	4b17      	ldr	r3, [pc, #92]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016f72:	681b      	ldr	r3, [r3, #0]
 8016f74:	f003 0304 	and.w	r3, r3, #4
 8016f78:	2b04      	cmp	r3, #4
 8016f7a:	d109      	bne.n	8016f90 <HAL_RCCEx_GetPeriphCLKFreq+0x9fc>
        {
          frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8016f7c:	4b14      	ldr	r3, [pc, #80]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016f7e:	681b      	ldr	r3, [r3, #0]
 8016f80:	08db      	lsrs	r3, r3, #3
 8016f82:	f003 0303 	and.w	r3, r3, #3
 8016f86:	4a13      	ldr	r2, [pc, #76]	@ (8016fd4 <HAL_RCCEx_GetPeriphCLKFreq+0xa40>)
 8016f88:	fa22 f303 	lsr.w	r3, r2, r3
 8016f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016f8e:	e078      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016f90:	2300      	movs	r3, #0
 8016f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016f94:	e075      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_CSI: /* CSI is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_CSIRDY))
 8016f96:	4b0e      	ldr	r3, [pc, #56]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016f98:	681b      	ldr	r3, [r3, #0]
 8016f9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8016f9e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8016fa2:	d102      	bne.n	8016faa <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
        {
          frequency = CSI_VALUE;
 8016fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8016fd8 <HAL_RCCEx_GetPeriphCLKFreq+0xa44>)
 8016fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016fa8:	e06b      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016faa:	2300      	movs	r3, #0
 8016fac:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016fae:	e068      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_SPI6CLKSOURCE_HSE: /* HSE is the clock source for SPI6 */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8016fb0:	4b07      	ldr	r3, [pc, #28]	@ (8016fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>)
 8016fb2:	681b      	ldr	r3, [r3, #0]
 8016fb4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8016fb8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8016fbc:	d102      	bne.n	8016fc4 <HAL_RCCEx_GetPeriphCLKFreq+0xa30>
        {
          frequency = HSE_VALUE;
 8016fbe:	4b07      	ldr	r3, [pc, #28]	@ (8016fdc <HAL_RCCEx_GetPeriphCLKFreq+0xa48>)
 8016fc0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8016fc2:	e05e      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8016fc4:	2300      	movs	r3, #0
 8016fc6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016fc8:	e05b      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
        break;
      }
#endif /* RCC_SPI6CLKSOURCE_PIN */
      default :
      {
        frequency = 0;
 8016fca:	2300      	movs	r3, #0
 8016fcc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8016fce:	e058      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
 8016fd0:	58024400 	.word	0x58024400
 8016fd4:	03d09000 	.word	0x03d09000
 8016fd8:	003d0900 	.word	0x003d0900
 8016fdc:	017d7840 	.word	0x017d7840
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN)
 8016fe0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8016fe4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 8016fe8:	430b      	orrs	r3, r1
 8016fea:	d148      	bne.n	801707e <HAL_RCCEx_GetPeriphCLKFreq+0xaea>
  {
    /* Get FDCAN clock source */
    srcclk = __HAL_RCC_GET_FDCAN_SOURCE();
 8016fec:	4b27      	ldr	r3, [pc, #156]	@ (801708c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8016fee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8016ff0:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8016ff4:	63bb      	str	r3, [r7, #56]	@ 0x38

    switch (srcclk)
 8016ff6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8016ff8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8016ffc:	d02a      	beq.n	8017054 <HAL_RCCEx_GetPeriphCLKFreq+0xac0>
 8016ffe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017000:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8017004:	d838      	bhi.n	8017078 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
 8017006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8017008:	2b00      	cmp	r3, #0
 801700a:	d004      	beq.n	8017016 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 801700c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801700e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8017012:	d00d      	beq.n	8017030 <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8017014:	e030      	b.n	8017078 <HAL_RCCEx_GetPeriphCLKFreq+0xae4>
    {
      case RCC_FDCANCLKSOURCE_HSE: /* HSE is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 8017016:	4b1d      	ldr	r3, [pc, #116]	@ (801708c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8017018:	681b      	ldr	r3, [r3, #0]
 801701a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 801701e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8017022:	d102      	bne.n	801702a <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSE_VALUE;
 8017024:	4b1a      	ldr	r3, [pc, #104]	@ (8017090 <HAL_RCCEx_GetPeriphCLKFreq+0xafc>)
 8017026:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017028:	e02b      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801702a:	2300      	movs	r3, #0
 801702c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801702e:	e028      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL: /* PLL is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL1RDY))
 8017030:	4b16      	ldr	r3, [pc, #88]	@ (801708c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8017032:	681b      	ldr	r3, [r3, #0]
 8017034:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8017038:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 801703c:	d107      	bne.n	801704e <HAL_RCCEx_GetPeriphCLKFreq+0xaba>
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 801703e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8017042:	4618      	mov	r0, r3
 8017044:	f000 fae4 	bl	8017610 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8017048:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801704a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 801704c:	e019      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 801704e:	2300      	movs	r3, #0
 8017050:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017052:	e016      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is the clock source for FDCAN */
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2RDY))
 8017054:	4b0d      	ldr	r3, [pc, #52]	@ (801708c <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>)
 8017056:	681b      	ldr	r3, [r3, #0]
 8017058:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 801705c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8017060:	d107      	bne.n	8017072 <HAL_RCCEx_GetPeriphCLKFreq+0xade>
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8017062:	f107 0318 	add.w	r3, r7, #24
 8017066:	4618      	mov	r0, r3
 8017068:	f000 f82a 	bl	80170c0 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 801706c:	69fb      	ldr	r3, [r7, #28]
 801706e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          frequency = 0;
        }
        break;
 8017070:	e007      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
          frequency = 0;
 8017072:	2300      	movs	r3, #0
 8017074:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8017076:	e004      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
      default :
      {
        frequency = 0;
 8017078:	2300      	movs	r3, #0
 801707a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 801707c:	e001      	b.n	8017082 <HAL_RCCEx_GetPeriphCLKFreq+0xaee>
      }
    }
  }
  else
  {
    frequency = 0;
 801707e:	2300      	movs	r3, #0
 8017080:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  return frequency;
 8017082:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8017084:	4618      	mov	r0, r3
 8017086:	3740      	adds	r7, #64	@ 0x40
 8017088:	46bd      	mov	sp, r7
 801708a:	bd80      	pop	{r7, pc}
 801708c:	58024400 	.word	0x58024400
 8017090:	017d7840 	.word	0x017d7840

08017094 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8017094:	b580      	push	{r7, lr}
 8017096:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8017098:	f7fd ffd4 	bl	8015044 <HAL_RCC_GetHCLKFreq>
 801709c:	4602      	mov	r2, r0
 801709e:	4b06      	ldr	r3, [pc, #24]	@ (80170b8 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80170a0:	6a1b      	ldr	r3, [r3, #32]
 80170a2:	091b      	lsrs	r3, r3, #4
 80170a4:	f003 0307 	and.w	r3, r3, #7
 80170a8:	4904      	ldr	r1, [pc, #16]	@ (80170bc <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80170aa:	5ccb      	ldrb	r3, [r1, r3]
 80170ac:	f003 031f 	and.w	r3, r3, #31
 80170b0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80170b4:	4618      	mov	r0, r3
 80170b6:	bd80      	pop	{r7, pc}
 80170b8:	58024400 	.word	0x58024400
 80170bc:	08021a3c 	.word	0x08021a3c

080170c0 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80170c0:	b480      	push	{r7}
 80170c2:	b089      	sub	sp, #36	@ 0x24
 80170c4:	af00      	add	r7, sp, #0
 80170c6:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80170c8:	4ba1      	ldr	r3, [pc, #644]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80170ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80170cc:	f003 0303 	and.w	r3, r3, #3
 80170d0:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80170d2:	4b9f      	ldr	r3, [pc, #636]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80170d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80170d6:	0b1b      	lsrs	r3, r3, #12
 80170d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80170dc:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80170de:	4b9c      	ldr	r3, [pc, #624]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80170e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80170e2:	091b      	lsrs	r3, r3, #4
 80170e4:	f003 0301 	and.w	r3, r3, #1
 80170e8:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80170ea:	4b99      	ldr	r3, [pc, #612]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80170ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80170ee:	08db      	lsrs	r3, r3, #3
 80170f0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80170f4:	693a      	ldr	r2, [r7, #16]
 80170f6:	fb02 f303 	mul.w	r3, r2, r3
 80170fa:	ee07 3a90 	vmov	s15, r3
 80170fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017102:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8017106:	697b      	ldr	r3, [r7, #20]
 8017108:	2b00      	cmp	r3, #0
 801710a:	f000 8111 	beq.w	8017330 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 801710e:	69bb      	ldr	r3, [r7, #24]
 8017110:	2b02      	cmp	r3, #2
 8017112:	f000 8083 	beq.w	801721c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8017116:	69bb      	ldr	r3, [r7, #24]
 8017118:	2b02      	cmp	r3, #2
 801711a:	f200 80a1 	bhi.w	8017260 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 801711e:	69bb      	ldr	r3, [r7, #24]
 8017120:	2b00      	cmp	r3, #0
 8017122:	d003      	beq.n	801712c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8017124:	69bb      	ldr	r3, [r7, #24]
 8017126:	2b01      	cmp	r3, #1
 8017128:	d056      	beq.n	80171d8 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 801712a:	e099      	b.n	8017260 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801712c:	4b88      	ldr	r3, [pc, #544]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801712e:	681b      	ldr	r3, [r3, #0]
 8017130:	f003 0320 	and.w	r3, r3, #32
 8017134:	2b00      	cmp	r3, #0
 8017136:	d02d      	beq.n	8017194 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8017138:	4b85      	ldr	r3, [pc, #532]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 801713a:	681b      	ldr	r3, [r3, #0]
 801713c:	08db      	lsrs	r3, r3, #3
 801713e:	f003 0303 	and.w	r3, r3, #3
 8017142:	4a84      	ldr	r2, [pc, #528]	@ (8017354 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8017144:	fa22 f303 	lsr.w	r3, r2, r3
 8017148:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801714a:	68bb      	ldr	r3, [r7, #8]
 801714c:	ee07 3a90 	vmov	s15, r3
 8017150:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8017154:	697b      	ldr	r3, [r7, #20]
 8017156:	ee07 3a90 	vmov	s15, r3
 801715a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801715e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017162:	4b7b      	ldr	r3, [pc, #492]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8017164:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017166:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801716a:	ee07 3a90 	vmov	s15, r3
 801716e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8017172:	ed97 6a03 	vldr	s12, [r7, #12]
 8017176:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8017358 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801717a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801717e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8017182:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8017186:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801718a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801718e:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8017192:	e087      	b.n	80172a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8017194:	697b      	ldr	r3, [r7, #20]
 8017196:	ee07 3a90 	vmov	s15, r3
 801719a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801719e:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 801735c <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80171a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80171a6:	4b6a      	ldr	r3, [pc, #424]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80171a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80171aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80171ae:	ee07 3a90 	vmov	s15, r3
 80171b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80171b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80171ba:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8017358 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80171be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80171c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80171c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80171ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80171ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80171d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80171d6:	e065      	b.n	80172a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80171d8:	697b      	ldr	r3, [r7, #20]
 80171da:	ee07 3a90 	vmov	s15, r3
 80171de:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80171e2:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8017360 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80171e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80171ea:	4b59      	ldr	r3, [pc, #356]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80171ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80171ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80171f2:	ee07 3a90 	vmov	s15, r3
 80171f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80171fa:	ed97 6a03 	vldr	s12, [r7, #12]
 80171fe:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8017358 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8017202:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8017206:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801720a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801720e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017212:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017216:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801721a:	e043      	b.n	80172a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 801721c:	697b      	ldr	r3, [r7, #20]
 801721e:	ee07 3a90 	vmov	s15, r3
 8017222:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017226:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8017364 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 801722a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801722e:	4b48      	ldr	r3, [pc, #288]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8017230:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017232:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017236:	ee07 3a90 	vmov	s15, r3
 801723a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801723e:	ed97 6a03 	vldr	s12, [r7, #12]
 8017242:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8017358 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8017246:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801724a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801724e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8017252:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017256:	ee67 7a27 	vmul.f32	s15, s14, s15
 801725a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801725e:	e021      	b.n	80172a4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8017260:	697b      	ldr	r3, [r7, #20]
 8017262:	ee07 3a90 	vmov	s15, r3
 8017266:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801726a:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8017360 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 801726e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017272:	4b37      	ldr	r3, [pc, #220]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8017274:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017276:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801727a:	ee07 3a90 	vmov	s15, r3
 801727e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8017282:	ed97 6a03 	vldr	s12, [r7, #12]
 8017286:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8017358 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 801728a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801728e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8017292:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8017296:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801729a:	ee67 7a27 	vmul.f32	s15, s14, s15
 801729e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80172a2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80172a4:	4b2a      	ldr	r3, [pc, #168]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80172a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80172a8:	0a5b      	lsrs	r3, r3, #9
 80172aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80172ae:	ee07 3a90 	vmov	s15, r3
 80172b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80172b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80172ba:	ee37 7a87 	vadd.f32	s14, s15, s14
 80172be:	edd7 6a07 	vldr	s13, [r7, #28]
 80172c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80172c6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80172ca:	ee17 2a90 	vmov	r2, s15
 80172ce:	687b      	ldr	r3, [r7, #4]
 80172d0:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80172d2:	4b1f      	ldr	r3, [pc, #124]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80172d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80172d6:	0c1b      	lsrs	r3, r3, #16
 80172d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80172dc:	ee07 3a90 	vmov	s15, r3
 80172e0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80172e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80172e8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80172ec:	edd7 6a07 	vldr	s13, [r7, #28]
 80172f0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80172f4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80172f8:	ee17 2a90 	vmov	r2, s15
 80172fc:	687b      	ldr	r3, [r7, #4]
 80172fe:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8017300:	4b13      	ldr	r3, [pc, #76]	@ (8017350 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8017302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8017304:	0e1b      	lsrs	r3, r3, #24
 8017306:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801730a:	ee07 3a90 	vmov	s15, r3
 801730e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017312:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8017316:	ee37 7a87 	vadd.f32	s14, s15, s14
 801731a:	edd7 6a07 	vldr	s13, [r7, #28]
 801731e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8017322:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017326:	ee17 2a90 	vmov	r2, s15
 801732a:	687b      	ldr	r3, [r7, #4]
 801732c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 801732e:	e008      	b.n	8017342 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8017330:	687b      	ldr	r3, [r7, #4]
 8017332:	2200      	movs	r2, #0
 8017334:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8017336:	687b      	ldr	r3, [r7, #4]
 8017338:	2200      	movs	r2, #0
 801733a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 801733c:	687b      	ldr	r3, [r7, #4]
 801733e:	2200      	movs	r2, #0
 8017340:	609a      	str	r2, [r3, #8]
}
 8017342:	bf00      	nop
 8017344:	3724      	adds	r7, #36	@ 0x24
 8017346:	46bd      	mov	sp, r7
 8017348:	f85d 7b04 	ldr.w	r7, [sp], #4
 801734c:	4770      	bx	lr
 801734e:	bf00      	nop
 8017350:	58024400 	.word	0x58024400
 8017354:	03d09000 	.word	0x03d09000
 8017358:	46000000 	.word	0x46000000
 801735c:	4c742400 	.word	0x4c742400
 8017360:	4a742400 	.word	0x4a742400
 8017364:	4bbebc20 	.word	0x4bbebc20

08017368 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8017368:	b480      	push	{r7}
 801736a:	b089      	sub	sp, #36	@ 0x24
 801736c:	af00      	add	r7, sp, #0
 801736e:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8017370:	4ba1      	ldr	r3, [pc, #644]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8017372:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017374:	f003 0303 	and.w	r3, r3, #3
 8017378:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 801737a:	4b9f      	ldr	r3, [pc, #636]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801737c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801737e:	0d1b      	lsrs	r3, r3, #20
 8017380:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8017384:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 8017386:	4b9c      	ldr	r3, [pc, #624]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8017388:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801738a:	0a1b      	lsrs	r3, r3, #8
 801738c:	f003 0301 	and.w	r3, r3, #1
 8017390:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8017392:	4b99      	ldr	r3, [pc, #612]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8017394:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8017396:	08db      	lsrs	r3, r3, #3
 8017398:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801739c:	693a      	ldr	r2, [r7, #16]
 801739e:	fb02 f303 	mul.w	r3, r2, r3
 80173a2:	ee07 3a90 	vmov	s15, r3
 80173a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80173aa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80173ae:	697b      	ldr	r3, [r7, #20]
 80173b0:	2b00      	cmp	r3, #0
 80173b2:	f000 8111 	beq.w	80175d8 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80173b6:	69bb      	ldr	r3, [r7, #24]
 80173b8:	2b02      	cmp	r3, #2
 80173ba:	f000 8083 	beq.w	80174c4 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80173be:	69bb      	ldr	r3, [r7, #24]
 80173c0:	2b02      	cmp	r3, #2
 80173c2:	f200 80a1 	bhi.w	8017508 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80173c6:	69bb      	ldr	r3, [r7, #24]
 80173c8:	2b00      	cmp	r3, #0
 80173ca:	d003      	beq.n	80173d4 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80173cc:	69bb      	ldr	r3, [r7, #24]
 80173ce:	2b01      	cmp	r3, #1
 80173d0:	d056      	beq.n	8017480 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80173d2:	e099      	b.n	8017508 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80173d4:	4b88      	ldr	r3, [pc, #544]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80173d6:	681b      	ldr	r3, [r3, #0]
 80173d8:	f003 0320 	and.w	r3, r3, #32
 80173dc:	2b00      	cmp	r3, #0
 80173de:	d02d      	beq.n	801743c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80173e0:	4b85      	ldr	r3, [pc, #532]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80173e2:	681b      	ldr	r3, [r3, #0]
 80173e4:	08db      	lsrs	r3, r3, #3
 80173e6:	f003 0303 	and.w	r3, r3, #3
 80173ea:	4a84      	ldr	r2, [pc, #528]	@ (80175fc <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80173ec:	fa22 f303 	lsr.w	r3, r2, r3
 80173f0:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80173f2:	68bb      	ldr	r3, [r7, #8]
 80173f4:	ee07 3a90 	vmov	s15, r3
 80173f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80173fc:	697b      	ldr	r3, [r7, #20]
 80173fe:	ee07 3a90 	vmov	s15, r3
 8017402:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017406:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801740a:	4b7b      	ldr	r3, [pc, #492]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801740c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801740e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017412:	ee07 3a90 	vmov	s15, r3
 8017416:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801741a:	ed97 6a03 	vldr	s12, [r7, #12]
 801741e:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8017600 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8017422:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8017426:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801742a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801742e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017432:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017436:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 801743a:	e087      	b.n	801754c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 801743c:	697b      	ldr	r3, [r7, #20]
 801743e:	ee07 3a90 	vmov	s15, r3
 8017442:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017446:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8017604 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 801744a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801744e:	4b6a      	ldr	r3, [pc, #424]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8017450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017452:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017456:	ee07 3a90 	vmov	s15, r3
 801745a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801745e:	ed97 6a03 	vldr	s12, [r7, #12]
 8017462:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8017600 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8017466:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801746a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801746e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8017472:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017476:	ee67 7a27 	vmul.f32	s15, s14, s15
 801747a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801747e:	e065      	b.n	801754c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8017480:	697b      	ldr	r3, [r7, #20]
 8017482:	ee07 3a90 	vmov	s15, r3
 8017486:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801748a:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8017608 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 801748e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017492:	4b59      	ldr	r3, [pc, #356]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8017494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017496:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801749a:	ee07 3a90 	vmov	s15, r3
 801749e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80174a2:	ed97 6a03 	vldr	s12, [r7, #12]
 80174a6:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8017600 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80174aa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80174ae:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80174b2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80174b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80174ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80174be:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80174c2:	e043      	b.n	801754c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80174c4:	697b      	ldr	r3, [r7, #20]
 80174c6:	ee07 3a90 	vmov	s15, r3
 80174ca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80174ce:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 801760c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80174d2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80174d6:	4b48      	ldr	r3, [pc, #288]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80174d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80174da:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80174de:	ee07 3a90 	vmov	s15, r3
 80174e2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80174e6:	ed97 6a03 	vldr	s12, [r7, #12]
 80174ea:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8017600 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80174ee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80174f2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80174f6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80174fa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80174fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017502:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8017506:	e021      	b.n	801754c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8017508:	697b      	ldr	r3, [r7, #20]
 801750a:	ee07 3a90 	vmov	s15, r3
 801750e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017512:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8017608 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8017516:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801751a:	4b37      	ldr	r3, [pc, #220]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801751c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801751e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017522:	ee07 3a90 	vmov	s15, r3
 8017526:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801752a:	ed97 6a03 	vldr	s12, [r7, #12]
 801752e:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8017600 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8017532:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8017536:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801753a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801753e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017542:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017546:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 801754a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 801754c:	4b2a      	ldr	r3, [pc, #168]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801754e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8017550:	0a5b      	lsrs	r3, r3, #9
 8017552:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017556:	ee07 3a90 	vmov	s15, r3
 801755a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801755e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8017562:	ee37 7a87 	vadd.f32	s14, s15, s14
 8017566:	edd7 6a07 	vldr	s13, [r7, #28]
 801756a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801756e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017572:	ee17 2a90 	vmov	r2, s15
 8017576:	687b      	ldr	r3, [r7, #4]
 8017578:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 801757a:	4b1f      	ldr	r3, [pc, #124]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 801757c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801757e:	0c1b      	lsrs	r3, r3, #16
 8017580:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017584:	ee07 3a90 	vmov	s15, r3
 8017588:	eef8 7a67 	vcvt.f32.u32	s15, s15
 801758c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8017590:	ee37 7a87 	vadd.f32	s14, s15, s14
 8017594:	edd7 6a07 	vldr	s13, [r7, #28]
 8017598:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801759c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80175a0:	ee17 2a90 	vmov	r2, s15
 80175a4:	687b      	ldr	r3, [r7, #4]
 80175a6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80175a8:	4b13      	ldr	r3, [pc, #76]	@ (80175f8 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80175aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80175ac:	0e1b      	lsrs	r3, r3, #24
 80175ae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80175b2:	ee07 3a90 	vmov	s15, r3
 80175b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80175ba:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80175be:	ee37 7a87 	vadd.f32	s14, s15, s14
 80175c2:	edd7 6a07 	vldr	s13, [r7, #28]
 80175c6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80175ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80175ce:	ee17 2a90 	vmov	r2, s15
 80175d2:	687b      	ldr	r3, [r7, #4]
 80175d4:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80175d6:	e008      	b.n	80175ea <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80175d8:	687b      	ldr	r3, [r7, #4]
 80175da:	2200      	movs	r2, #0
 80175dc:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80175de:	687b      	ldr	r3, [r7, #4]
 80175e0:	2200      	movs	r2, #0
 80175e2:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80175e4:	687b      	ldr	r3, [r7, #4]
 80175e6:	2200      	movs	r2, #0
 80175e8:	609a      	str	r2, [r3, #8]
}
 80175ea:	bf00      	nop
 80175ec:	3724      	adds	r7, #36	@ 0x24
 80175ee:	46bd      	mov	sp, r7
 80175f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80175f4:	4770      	bx	lr
 80175f6:	bf00      	nop
 80175f8:	58024400 	.word	0x58024400
 80175fc:	03d09000 	.word	0x03d09000
 8017600:	46000000 	.word	0x46000000
 8017604:	4c742400 	.word	0x4c742400
 8017608:	4a742400 	.word	0x4a742400
 801760c:	4bbebc20 	.word	0x4bbebc20

08017610 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8017610:	b480      	push	{r7}
 8017612:	b089      	sub	sp, #36	@ 0x24
 8017614:	af00      	add	r7, sp, #0
 8017616:	6078      	str	r0, [r7, #4]
  uint32_t pllsource, pll1m, pll1fracen, hsivalue;
  float_t fracn1, pll1vco;

  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8017618:	4ba0      	ldr	r3, [pc, #640]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801761a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801761c:	f003 0303 	and.w	r3, r3, #3
 8017620:	61bb      	str	r3, [r7, #24]
  pll1m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4);
 8017622:	4b9e      	ldr	r3, [pc, #632]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8017624:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017626:	091b      	lsrs	r3, r3, #4
 8017628:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 801762c:	617b      	str	r3, [r7, #20]
  pll1fracen = RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN;
 801762e:	4b9b      	ldr	r3, [pc, #620]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8017630:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017632:	f003 0301 	and.w	r3, r3, #1
 8017636:	613b      	str	r3, [r7, #16]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8017638:	4b98      	ldr	r3, [pc, #608]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801763a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801763c:	08db      	lsrs	r3, r3, #3
 801763e:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8017642:	693a      	ldr	r2, [r7, #16]
 8017644:	fb02 f303 	mul.w	r3, r2, r3
 8017648:	ee07 3a90 	vmov	s15, r3
 801764c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017650:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll1m != 0U)
 8017654:	697b      	ldr	r3, [r7, #20]
 8017656:	2b00      	cmp	r3, #0
 8017658:	f000 8111 	beq.w	801787e <HAL_RCCEx_GetPLL1ClockFreq+0x26e>
  {
    switch (pllsource)
 801765c:	69bb      	ldr	r3, [r7, #24]
 801765e:	2b02      	cmp	r3, #2
 8017660:	f000 8083 	beq.w	801776a <HAL_RCCEx_GetPLL1ClockFreq+0x15a>
 8017664:	69bb      	ldr	r3, [r7, #24]
 8017666:	2b02      	cmp	r3, #2
 8017668:	f200 80a1 	bhi.w	80177ae <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
 801766c:	69bb      	ldr	r3, [r7, #24]
 801766e:	2b00      	cmp	r3, #0
 8017670:	d003      	beq.n	801767a <HAL_RCCEx_GetPLL1ClockFreq+0x6a>
 8017672:	69bb      	ldr	r3, [r7, #24]
 8017674:	2b01      	cmp	r3, #1
 8017676:	d056      	beq.n	8017726 <HAL_RCCEx_GetPLL1ClockFreq+0x116>
 8017678:	e099      	b.n	80177ae <HAL_RCCEx_GetPLL1ClockFreq+0x19e>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 801767a:	4b88      	ldr	r3, [pc, #544]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801767c:	681b      	ldr	r3, [r3, #0]
 801767e:	f003 0320 	and.w	r3, r3, #32
 8017682:	2b00      	cmp	r3, #0
 8017684:	d02d      	beq.n	80176e2 <HAL_RCCEx_GetPLL1ClockFreq+0xd2>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8017686:	4b85      	ldr	r3, [pc, #532]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8017688:	681b      	ldr	r3, [r3, #0]
 801768a:	08db      	lsrs	r3, r3, #3
 801768c:	f003 0303 	and.w	r3, r3, #3
 8017690:	4a83      	ldr	r2, [pc, #524]	@ (80178a0 <HAL_RCCEx_GetPLL1ClockFreq+0x290>)
 8017692:	fa22 f303 	lsr.w	r3, r2, r3
 8017696:	60bb      	str	r3, [r7, #8]
          pll1vco = ((float_t)hsivalue / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8017698:	68bb      	ldr	r3, [r7, #8]
 801769a:	ee07 3a90 	vmov	s15, r3
 801769e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80176a2:	697b      	ldr	r3, [r7, #20]
 80176a4:	ee07 3a90 	vmov	s15, r3
 80176a8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80176ac:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80176b0:	4b7a      	ldr	r3, [pc, #488]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80176b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80176b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80176b8:	ee07 3a90 	vmov	s15, r3
 80176bc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80176c0:	ed97 6a03 	vldr	s12, [r7, #12]
 80176c4:	eddf 5a77 	vldr	s11, [pc, #476]	@ 80178a4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80176c8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80176cc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80176d0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80176d4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80176d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80176dc:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80176e0:	e087      	b.n	80177f2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
          pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80176e2:	697b      	ldr	r3, [r7, #20]
 80176e4:	ee07 3a90 	vmov	s15, r3
 80176e8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80176ec:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80178a8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80176f0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80176f4:	4b69      	ldr	r3, [pc, #420]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80176f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80176f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80176fc:	ee07 3a90 	vmov	s15, r3
 8017700:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8017704:	ed97 6a03 	vldr	s12, [r7, #12]
 8017708:	eddf 5a66 	vldr	s11, [pc, #408]	@ 80178a4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 801770c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8017710:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8017714:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8017718:	ee77 7aa6 	vadd.f32	s15, s15, s13
 801771c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017720:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8017724:	e065      	b.n	80177f2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll1vco = ((float_t)CSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8017726:	697b      	ldr	r3, [r7, #20]
 8017728:	ee07 3a90 	vmov	s15, r3
 801772c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017730:	eddf 6a5e 	vldr	s13, [pc, #376]	@ 80178ac <HAL_RCCEx_GetPLL1ClockFreq+0x29c>
 8017734:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8017738:	4b58      	ldr	r3, [pc, #352]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801773a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801773c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017740:	ee07 3a90 	vmov	s15, r3
 8017744:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8017748:	ed97 6a03 	vldr	s12, [r7, #12]
 801774c:	eddf 5a55 	vldr	s11, [pc, #340]	@ 80178a4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8017750:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8017754:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8017758:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 801775c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8017760:	ee67 7a27 	vmul.f32	s15, s14, s15
 8017764:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8017768:	e043      	b.n	80177f2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 801776a:	697b      	ldr	r3, [r7, #20]
 801776c:	ee07 3a90 	vmov	s15, r3
 8017770:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017774:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 80178b0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a0>
 8017778:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 801777c:	4b47      	ldr	r3, [pc, #284]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 801777e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017780:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8017784:	ee07 3a90 	vmov	s15, r3
 8017788:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801778c:	ed97 6a03 	vldr	s12, [r7, #12]
 8017790:	eddf 5a44 	vldr	s11, [pc, #272]	@ 80178a4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 8017794:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8017798:	ee76 7aa7 	vadd.f32	s15, s13, s15
 801779c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80177a0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80177a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80177a8:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80177ac:	e021      	b.n	80177f2 <HAL_RCCEx_GetPLL1ClockFreq+0x1e2>

      default:
        pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80177ae:	697b      	ldr	r3, [r7, #20]
 80177b0:	ee07 3a90 	vmov	s15, r3
 80177b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80177b8:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 80178a8 <HAL_RCCEx_GetPLL1ClockFreq+0x298>
 80177bc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80177c0:	4b36      	ldr	r3, [pc, #216]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80177c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80177c4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80177c8:	ee07 3a90 	vmov	s15, r3
 80177cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80177d0:	ed97 6a03 	vldr	s12, [r7, #12]
 80177d4:	eddf 5a33 	vldr	s11, [pc, #204]	@ 80178a4 <HAL_RCCEx_GetPLL1ClockFreq+0x294>
 80177d8:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80177dc:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80177e0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80177e4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80177e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80177ec:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80177f0:	bf00      	nop
    }

    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9)  + (float_t)1)) ;
 80177f2:	4b2a      	ldr	r3, [pc, #168]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 80177f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80177f6:	0a5b      	lsrs	r3, r3, #9
 80177f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80177fc:	ee07 3a90 	vmov	s15, r3
 8017800:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017804:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8017808:	ee37 7a87 	vadd.f32	s14, s15, s14
 801780c:	edd7 6a07 	vldr	s13, [r7, #28]
 8017810:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8017814:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017818:	ee17 2a90 	vmov	r2, s15
 801781c:	687b      	ldr	r3, [r7, #4]
 801781e:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_Q1) >> 16) + (float_t)1)) ;
 8017820:	4b1e      	ldr	r3, [pc, #120]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8017822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017824:	0c1b      	lsrs	r3, r3, #16
 8017826:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801782a:	ee07 3a90 	vmov	s15, r3
 801782e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017832:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8017836:	ee37 7a87 	vadd.f32	s14, s15, s14
 801783a:	edd7 6a07 	vldr	s13, [r7, #28]
 801783e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8017842:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017846:	ee17 2a90 	vmov	r2, s15
 801784a:	687b      	ldr	r3, [r7, #4]
 801784c:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & RCC_PLL1DIVR_R1) >> 24) + (float_t)1)) ;
 801784e:	4b13      	ldr	r3, [pc, #76]	@ (801789c <HAL_RCCEx_GetPLL1ClockFreq+0x28c>)
 8017850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8017852:	0e1b      	lsrs	r3, r3, #24
 8017854:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8017858:	ee07 3a90 	vmov	s15, r3
 801785c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8017860:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8017864:	ee37 7a87 	vadd.f32	s14, s15, s14
 8017868:	edd7 6a07 	vldr	s13, [r7, #28]
 801786c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8017870:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8017874:	ee17 2a90 	vmov	r2, s15
 8017878:	687b      	ldr	r3, [r7, #4]
 801787a:	609a      	str	r2, [r3, #8]
    PLL1_Clocks->PLL1_P_Frequency = 0U;
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 801787c:	e008      	b.n	8017890 <HAL_RCCEx_GetPLL1ClockFreq+0x280>
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 801787e:	687b      	ldr	r3, [r7, #4]
 8017880:	2200      	movs	r2, #0
 8017882:	601a      	str	r2, [r3, #0]
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8017884:	687b      	ldr	r3, [r7, #4]
 8017886:	2200      	movs	r2, #0
 8017888:	605a      	str	r2, [r3, #4]
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 801788a:	687b      	ldr	r3, [r7, #4]
 801788c:	2200      	movs	r2, #0
 801788e:	609a      	str	r2, [r3, #8]
}
 8017890:	bf00      	nop
 8017892:	3724      	adds	r7, #36	@ 0x24
 8017894:	46bd      	mov	sp, r7
 8017896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801789a:	4770      	bx	lr
 801789c:	58024400 	.word	0x58024400
 80178a0:	03d09000 	.word	0x03d09000
 80178a4:	46000000 	.word	0x46000000
 80178a8:	4c742400 	.word	0x4c742400
 80178ac:	4a742400 	.word	0x4a742400
 80178b0:	4bbebc20 	.word	0x4bbebc20

080178b4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80178b4:	b580      	push	{r7, lr}
 80178b6:	b084      	sub	sp, #16
 80178b8:	af00      	add	r7, sp, #0
 80178ba:	6078      	str	r0, [r7, #4]
 80178bc:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80178be:	2300      	movs	r3, #0
 80178c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80178c2:	4b53      	ldr	r3, [pc, #332]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 80178c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80178c6:	f003 0303 	and.w	r3, r3, #3
 80178ca:	2b03      	cmp	r3, #3
 80178cc:	d101      	bne.n	80178d2 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80178ce:	2301      	movs	r3, #1
 80178d0:	e099      	b.n	8017a06 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 80178d2:	4b4f      	ldr	r3, [pc, #316]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 80178d4:	681b      	ldr	r3, [r3, #0]
 80178d6:	4a4e      	ldr	r2, [pc, #312]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 80178d8:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80178dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80178de:	f7f8 f9bd 	bl	800fc5c <HAL_GetTick>
 80178e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80178e4:	e008      	b.n	80178f8 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80178e6:	f7f8 f9b9 	bl	800fc5c <HAL_GetTick>
 80178ea:	4602      	mov	r2, r0
 80178ec:	68bb      	ldr	r3, [r7, #8]
 80178ee:	1ad3      	subs	r3, r2, r3
 80178f0:	2b02      	cmp	r3, #2
 80178f2:	d901      	bls.n	80178f8 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80178f4:	2303      	movs	r3, #3
 80178f6:	e086      	b.n	8017a06 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80178f8:	4b45      	ldr	r3, [pc, #276]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 80178fa:	681b      	ldr	r3, [r3, #0]
 80178fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017900:	2b00      	cmp	r3, #0
 8017902:	d1f0      	bne.n	80178e6 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8017904:	4b42      	ldr	r3, [pc, #264]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 8017906:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017908:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 801790c:	687b      	ldr	r3, [r7, #4]
 801790e:	681b      	ldr	r3, [r3, #0]
 8017910:	031b      	lsls	r3, r3, #12
 8017912:	493f      	ldr	r1, [pc, #252]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 8017914:	4313      	orrs	r3, r2
 8017916:	628b      	str	r3, [r1, #40]	@ 0x28
 8017918:	687b      	ldr	r3, [r7, #4]
 801791a:	685b      	ldr	r3, [r3, #4]
 801791c:	3b01      	subs	r3, #1
 801791e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8017922:	687b      	ldr	r3, [r7, #4]
 8017924:	689b      	ldr	r3, [r3, #8]
 8017926:	3b01      	subs	r3, #1
 8017928:	025b      	lsls	r3, r3, #9
 801792a:	b29b      	uxth	r3, r3
 801792c:	431a      	orrs	r2, r3
 801792e:	687b      	ldr	r3, [r7, #4]
 8017930:	68db      	ldr	r3, [r3, #12]
 8017932:	3b01      	subs	r3, #1
 8017934:	041b      	lsls	r3, r3, #16
 8017936:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 801793a:	431a      	orrs	r2, r3
 801793c:	687b      	ldr	r3, [r7, #4]
 801793e:	691b      	ldr	r3, [r3, #16]
 8017940:	3b01      	subs	r3, #1
 8017942:	061b      	lsls	r3, r3, #24
 8017944:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8017948:	4931      	ldr	r1, [pc, #196]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 801794a:	4313      	orrs	r3, r2
 801794c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 801794e:	4b30      	ldr	r3, [pc, #192]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 8017950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017952:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8017956:	687b      	ldr	r3, [r7, #4]
 8017958:	695b      	ldr	r3, [r3, #20]
 801795a:	492d      	ldr	r1, [pc, #180]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 801795c:	4313      	orrs	r3, r2
 801795e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8017960:	4b2b      	ldr	r3, [pc, #172]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 8017962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017964:	f023 0220 	bic.w	r2, r3, #32
 8017968:	687b      	ldr	r3, [r7, #4]
 801796a:	699b      	ldr	r3, [r3, #24]
 801796c:	4928      	ldr	r1, [pc, #160]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 801796e:	4313      	orrs	r3, r2
 8017970:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8017972:	4b27      	ldr	r3, [pc, #156]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 8017974:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017976:	4a26      	ldr	r2, [pc, #152]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 8017978:	f023 0310 	bic.w	r3, r3, #16
 801797c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 801797e:	4b24      	ldr	r3, [pc, #144]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 8017980:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8017982:	4b24      	ldr	r3, [pc, #144]	@ (8017a14 <RCCEx_PLL2_Config+0x160>)
 8017984:	4013      	ands	r3, r2
 8017986:	687a      	ldr	r2, [r7, #4]
 8017988:	69d2      	ldr	r2, [r2, #28]
 801798a:	00d2      	lsls	r2, r2, #3
 801798c:	4920      	ldr	r1, [pc, #128]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 801798e:	4313      	orrs	r3, r2
 8017990:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8017992:	4b1f      	ldr	r3, [pc, #124]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 8017994:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017996:	4a1e      	ldr	r2, [pc, #120]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 8017998:	f043 0310 	orr.w	r3, r3, #16
 801799c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 801799e:	683b      	ldr	r3, [r7, #0]
 80179a0:	2b00      	cmp	r3, #0
 80179a2:	d106      	bne.n	80179b2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 80179a4:	4b1a      	ldr	r3, [pc, #104]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 80179a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80179a8:	4a19      	ldr	r2, [pc, #100]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 80179aa:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80179ae:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80179b0:	e00f      	b.n	80179d2 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80179b2:	683b      	ldr	r3, [r7, #0]
 80179b4:	2b01      	cmp	r3, #1
 80179b6:	d106      	bne.n	80179c6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 80179b8:	4b15      	ldr	r3, [pc, #84]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 80179ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80179bc:	4a14      	ldr	r2, [pc, #80]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 80179be:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80179c2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80179c4:	e005      	b.n	80179d2 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 80179c6:	4b12      	ldr	r3, [pc, #72]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 80179c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80179ca:	4a11      	ldr	r2, [pc, #68]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 80179cc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80179d0:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 80179d2:	4b0f      	ldr	r3, [pc, #60]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 80179d4:	681b      	ldr	r3, [r3, #0]
 80179d6:	4a0e      	ldr	r2, [pc, #56]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 80179d8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80179dc:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80179de:	f7f8 f93d 	bl	800fc5c <HAL_GetTick>
 80179e2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80179e4:	e008      	b.n	80179f8 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80179e6:	f7f8 f939 	bl	800fc5c <HAL_GetTick>
 80179ea:	4602      	mov	r2, r0
 80179ec:	68bb      	ldr	r3, [r7, #8]
 80179ee:	1ad3      	subs	r3, r2, r3
 80179f0:	2b02      	cmp	r3, #2
 80179f2:	d901      	bls.n	80179f8 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80179f4:	2303      	movs	r3, #3
 80179f6:	e006      	b.n	8017a06 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80179f8:	4b05      	ldr	r3, [pc, #20]	@ (8017a10 <RCCEx_PLL2_Config+0x15c>)
 80179fa:	681b      	ldr	r3, [r3, #0]
 80179fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8017a00:	2b00      	cmp	r3, #0
 8017a02:	d0f0      	beq.n	80179e6 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8017a04:	7bfb      	ldrb	r3, [r7, #15]
}
 8017a06:	4618      	mov	r0, r3
 8017a08:	3710      	adds	r7, #16
 8017a0a:	46bd      	mov	sp, r7
 8017a0c:	bd80      	pop	{r7, pc}
 8017a0e:	bf00      	nop
 8017a10:	58024400 	.word	0x58024400
 8017a14:	ffff0007 	.word	0xffff0007

08017a18 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8017a18:	b580      	push	{r7, lr}
 8017a1a:	b084      	sub	sp, #16
 8017a1c:	af00      	add	r7, sp, #0
 8017a1e:	6078      	str	r0, [r7, #4]
 8017a20:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8017a22:	2300      	movs	r3, #0
 8017a24:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8017a26:	4b53      	ldr	r3, [pc, #332]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017a28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017a2a:	f003 0303 	and.w	r3, r3, #3
 8017a2e:	2b03      	cmp	r3, #3
 8017a30:	d101      	bne.n	8017a36 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8017a32:	2301      	movs	r3, #1
 8017a34:	e099      	b.n	8017b6a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8017a36:	4b4f      	ldr	r3, [pc, #316]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017a38:	681b      	ldr	r3, [r3, #0]
 8017a3a:	4a4e      	ldr	r2, [pc, #312]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017a3c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8017a40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8017a42:	f7f8 f90b 	bl	800fc5c <HAL_GetTick>
 8017a46:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8017a48:	e008      	b.n	8017a5c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8017a4a:	f7f8 f907 	bl	800fc5c <HAL_GetTick>
 8017a4e:	4602      	mov	r2, r0
 8017a50:	68bb      	ldr	r3, [r7, #8]
 8017a52:	1ad3      	subs	r3, r2, r3
 8017a54:	2b02      	cmp	r3, #2
 8017a56:	d901      	bls.n	8017a5c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8017a58:	2303      	movs	r3, #3
 8017a5a:	e086      	b.n	8017b6a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8017a5c:	4b45      	ldr	r3, [pc, #276]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017a5e:	681b      	ldr	r3, [r3, #0]
 8017a60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8017a64:	2b00      	cmp	r3, #0
 8017a66:	d1f0      	bne.n	8017a4a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8017a68:	4b42      	ldr	r3, [pc, #264]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8017a6c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8017a70:	687b      	ldr	r3, [r7, #4]
 8017a72:	681b      	ldr	r3, [r3, #0]
 8017a74:	051b      	lsls	r3, r3, #20
 8017a76:	493f      	ldr	r1, [pc, #252]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017a78:	4313      	orrs	r3, r2
 8017a7a:	628b      	str	r3, [r1, #40]	@ 0x28
 8017a7c:	687b      	ldr	r3, [r7, #4]
 8017a7e:	685b      	ldr	r3, [r3, #4]
 8017a80:	3b01      	subs	r3, #1
 8017a82:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8017a86:	687b      	ldr	r3, [r7, #4]
 8017a88:	689b      	ldr	r3, [r3, #8]
 8017a8a:	3b01      	subs	r3, #1
 8017a8c:	025b      	lsls	r3, r3, #9
 8017a8e:	b29b      	uxth	r3, r3
 8017a90:	431a      	orrs	r2, r3
 8017a92:	687b      	ldr	r3, [r7, #4]
 8017a94:	68db      	ldr	r3, [r3, #12]
 8017a96:	3b01      	subs	r3, #1
 8017a98:	041b      	lsls	r3, r3, #16
 8017a9a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8017a9e:	431a      	orrs	r2, r3
 8017aa0:	687b      	ldr	r3, [r7, #4]
 8017aa2:	691b      	ldr	r3, [r3, #16]
 8017aa4:	3b01      	subs	r3, #1
 8017aa6:	061b      	lsls	r3, r3, #24
 8017aa8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8017aac:	4931      	ldr	r1, [pc, #196]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017aae:	4313      	orrs	r3, r2
 8017ab0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8017ab2:	4b30      	ldr	r3, [pc, #192]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017ab4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017ab6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8017aba:	687b      	ldr	r3, [r7, #4]
 8017abc:	695b      	ldr	r3, [r3, #20]
 8017abe:	492d      	ldr	r1, [pc, #180]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017ac0:	4313      	orrs	r3, r2
 8017ac2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8017ac4:	4b2b      	ldr	r3, [pc, #172]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017ac6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017ac8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8017acc:	687b      	ldr	r3, [r7, #4]
 8017ace:	699b      	ldr	r3, [r3, #24]
 8017ad0:	4928      	ldr	r1, [pc, #160]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017ad2:	4313      	orrs	r3, r2
 8017ad4:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8017ad6:	4b27      	ldr	r3, [pc, #156]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017ad8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017ada:	4a26      	ldr	r2, [pc, #152]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017adc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8017ae0:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8017ae2:	4b24      	ldr	r3, [pc, #144]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017ae4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8017ae6:	4b24      	ldr	r3, [pc, #144]	@ (8017b78 <RCCEx_PLL3_Config+0x160>)
 8017ae8:	4013      	ands	r3, r2
 8017aea:	687a      	ldr	r2, [r7, #4]
 8017aec:	69d2      	ldr	r2, [r2, #28]
 8017aee:	00d2      	lsls	r2, r2, #3
 8017af0:	4920      	ldr	r1, [pc, #128]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017af2:	4313      	orrs	r3, r2
 8017af4:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8017af6:	4b1f      	ldr	r3, [pc, #124]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017afa:	4a1e      	ldr	r2, [pc, #120]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017afc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8017b00:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8017b02:	683b      	ldr	r3, [r7, #0]
 8017b04:	2b00      	cmp	r3, #0
 8017b06:	d106      	bne.n	8017b16 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8017b08:	4b1a      	ldr	r3, [pc, #104]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017b0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017b0c:	4a19      	ldr	r2, [pc, #100]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017b0e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8017b12:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8017b14:	e00f      	b.n	8017b36 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8017b16:	683b      	ldr	r3, [r7, #0]
 8017b18:	2b01      	cmp	r3, #1
 8017b1a:	d106      	bne.n	8017b2a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8017b1c:	4b15      	ldr	r3, [pc, #84]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017b1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017b20:	4a14      	ldr	r2, [pc, #80]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017b22:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8017b26:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8017b28:	e005      	b.n	8017b36 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8017b2a:	4b12      	ldr	r3, [pc, #72]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017b2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8017b2e:	4a11      	ldr	r2, [pc, #68]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017b30:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8017b34:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8017b36:	4b0f      	ldr	r3, [pc, #60]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017b38:	681b      	ldr	r3, [r3, #0]
 8017b3a:	4a0e      	ldr	r2, [pc, #56]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017b3c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8017b40:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8017b42:	f7f8 f88b 	bl	800fc5c <HAL_GetTick>
 8017b46:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8017b48:	e008      	b.n	8017b5c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8017b4a:	f7f8 f887 	bl	800fc5c <HAL_GetTick>
 8017b4e:	4602      	mov	r2, r0
 8017b50:	68bb      	ldr	r3, [r7, #8]
 8017b52:	1ad3      	subs	r3, r2, r3
 8017b54:	2b02      	cmp	r3, #2
 8017b56:	d901      	bls.n	8017b5c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8017b58:	2303      	movs	r3, #3
 8017b5a:	e006      	b.n	8017b6a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8017b5c:	4b05      	ldr	r3, [pc, #20]	@ (8017b74 <RCCEx_PLL3_Config+0x15c>)
 8017b5e:	681b      	ldr	r3, [r3, #0]
 8017b60:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8017b64:	2b00      	cmp	r3, #0
 8017b66:	d0f0      	beq.n	8017b4a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8017b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8017b6a:	4618      	mov	r0, r3
 8017b6c:	3710      	adds	r7, #16
 8017b6e:	46bd      	mov	sp, r7
 8017b70:	bd80      	pop	{r7, pc}
 8017b72:	bf00      	nop
 8017b74:	58024400 	.word	0x58024400
 8017b78:	ffff0007 	.word	0xffff0007

08017b7c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8017b7c:	b580      	push	{r7, lr}
 8017b7e:	b082      	sub	sp, #8
 8017b80:	af00      	add	r7, sp, #0
 8017b82:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8017b84:	687b      	ldr	r3, [r7, #4]
 8017b86:	2b00      	cmp	r3, #0
 8017b88:	d101      	bne.n	8017b8e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8017b8a:	2301      	movs	r3, #1
 8017b8c:	e049      	b.n	8017c22 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8017b8e:	687b      	ldr	r3, [r7, #4]
 8017b90:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8017b94:	b2db      	uxtb	r3, r3
 8017b96:	2b00      	cmp	r3, #0
 8017b98:	d106      	bne.n	8017ba8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8017b9a:	687b      	ldr	r3, [r7, #4]
 8017b9c:	2200      	movs	r2, #0
 8017b9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8017ba2:	6878      	ldr	r0, [r7, #4]
 8017ba4:	f000 f841 	bl	8017c2a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8017ba8:	687b      	ldr	r3, [r7, #4]
 8017baa:	2202      	movs	r2, #2
 8017bac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8017bb0:	687b      	ldr	r3, [r7, #4]
 8017bb2:	681a      	ldr	r2, [r3, #0]
 8017bb4:	687b      	ldr	r3, [r7, #4]
 8017bb6:	3304      	adds	r3, #4
 8017bb8:	4619      	mov	r1, r3
 8017bba:	4610      	mov	r0, r2
 8017bbc:	f000 f9e8 	bl	8017f90 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8017bc0:	687b      	ldr	r3, [r7, #4]
 8017bc2:	2201      	movs	r2, #1
 8017bc4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017bc8:	687b      	ldr	r3, [r7, #4]
 8017bca:	2201      	movs	r2, #1
 8017bcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8017bd0:	687b      	ldr	r3, [r7, #4]
 8017bd2:	2201      	movs	r2, #1
 8017bd4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8017bd8:	687b      	ldr	r3, [r7, #4]
 8017bda:	2201      	movs	r2, #1
 8017bdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8017be0:	687b      	ldr	r3, [r7, #4]
 8017be2:	2201      	movs	r2, #1
 8017be4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8017be8:	687b      	ldr	r3, [r7, #4]
 8017bea:	2201      	movs	r2, #1
 8017bec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8017bf0:	687b      	ldr	r3, [r7, #4]
 8017bf2:	2201      	movs	r2, #1
 8017bf4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8017bf8:	687b      	ldr	r3, [r7, #4]
 8017bfa:	2201      	movs	r2, #1
 8017bfc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8017c00:	687b      	ldr	r3, [r7, #4]
 8017c02:	2201      	movs	r2, #1
 8017c04:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8017c08:	687b      	ldr	r3, [r7, #4]
 8017c0a:	2201      	movs	r2, #1
 8017c0c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8017c10:	687b      	ldr	r3, [r7, #4]
 8017c12:	2201      	movs	r2, #1
 8017c14:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8017c18:	687b      	ldr	r3, [r7, #4]
 8017c1a:	2201      	movs	r2, #1
 8017c1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8017c20:	2300      	movs	r3, #0
}
 8017c22:	4618      	mov	r0, r3
 8017c24:	3708      	adds	r7, #8
 8017c26:	46bd      	mov	sp, r7
 8017c28:	bd80      	pop	{r7, pc}

08017c2a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8017c2a:	b480      	push	{r7}
 8017c2c:	b083      	sub	sp, #12
 8017c2e:	af00      	add	r7, sp, #0
 8017c30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8017c32:	bf00      	nop
 8017c34:	370c      	adds	r7, #12
 8017c36:	46bd      	mov	sp, r7
 8017c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017c3c:	4770      	bx	lr
	...

08017c40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8017c40:	b480      	push	{r7}
 8017c42:	b085      	sub	sp, #20
 8017c44:	af00      	add	r7, sp, #0
 8017c46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8017c48:	687b      	ldr	r3, [r7, #4]
 8017c4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8017c4e:	b2db      	uxtb	r3, r3
 8017c50:	2b01      	cmp	r3, #1
 8017c52:	d001      	beq.n	8017c58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8017c54:	2301      	movs	r3, #1
 8017c56:	e054      	b.n	8017d02 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8017c58:	687b      	ldr	r3, [r7, #4]
 8017c5a:	2202      	movs	r2, #2
 8017c5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8017c60:	687b      	ldr	r3, [r7, #4]
 8017c62:	681b      	ldr	r3, [r3, #0]
 8017c64:	68da      	ldr	r2, [r3, #12]
 8017c66:	687b      	ldr	r3, [r7, #4]
 8017c68:	681b      	ldr	r3, [r3, #0]
 8017c6a:	f042 0201 	orr.w	r2, r2, #1
 8017c6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8017c70:	687b      	ldr	r3, [r7, #4]
 8017c72:	681b      	ldr	r3, [r3, #0]
 8017c74:	4a26      	ldr	r2, [pc, #152]	@ (8017d10 <HAL_TIM_Base_Start_IT+0xd0>)
 8017c76:	4293      	cmp	r3, r2
 8017c78:	d022      	beq.n	8017cc0 <HAL_TIM_Base_Start_IT+0x80>
 8017c7a:	687b      	ldr	r3, [r7, #4]
 8017c7c:	681b      	ldr	r3, [r3, #0]
 8017c7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017c82:	d01d      	beq.n	8017cc0 <HAL_TIM_Base_Start_IT+0x80>
 8017c84:	687b      	ldr	r3, [r7, #4]
 8017c86:	681b      	ldr	r3, [r3, #0]
 8017c88:	4a22      	ldr	r2, [pc, #136]	@ (8017d14 <HAL_TIM_Base_Start_IT+0xd4>)
 8017c8a:	4293      	cmp	r3, r2
 8017c8c:	d018      	beq.n	8017cc0 <HAL_TIM_Base_Start_IT+0x80>
 8017c8e:	687b      	ldr	r3, [r7, #4]
 8017c90:	681b      	ldr	r3, [r3, #0]
 8017c92:	4a21      	ldr	r2, [pc, #132]	@ (8017d18 <HAL_TIM_Base_Start_IT+0xd8>)
 8017c94:	4293      	cmp	r3, r2
 8017c96:	d013      	beq.n	8017cc0 <HAL_TIM_Base_Start_IT+0x80>
 8017c98:	687b      	ldr	r3, [r7, #4]
 8017c9a:	681b      	ldr	r3, [r3, #0]
 8017c9c:	4a1f      	ldr	r2, [pc, #124]	@ (8017d1c <HAL_TIM_Base_Start_IT+0xdc>)
 8017c9e:	4293      	cmp	r3, r2
 8017ca0:	d00e      	beq.n	8017cc0 <HAL_TIM_Base_Start_IT+0x80>
 8017ca2:	687b      	ldr	r3, [r7, #4]
 8017ca4:	681b      	ldr	r3, [r3, #0]
 8017ca6:	4a1e      	ldr	r2, [pc, #120]	@ (8017d20 <HAL_TIM_Base_Start_IT+0xe0>)
 8017ca8:	4293      	cmp	r3, r2
 8017caa:	d009      	beq.n	8017cc0 <HAL_TIM_Base_Start_IT+0x80>
 8017cac:	687b      	ldr	r3, [r7, #4]
 8017cae:	681b      	ldr	r3, [r3, #0]
 8017cb0:	4a1c      	ldr	r2, [pc, #112]	@ (8017d24 <HAL_TIM_Base_Start_IT+0xe4>)
 8017cb2:	4293      	cmp	r3, r2
 8017cb4:	d004      	beq.n	8017cc0 <HAL_TIM_Base_Start_IT+0x80>
 8017cb6:	687b      	ldr	r3, [r7, #4]
 8017cb8:	681b      	ldr	r3, [r3, #0]
 8017cba:	4a1b      	ldr	r2, [pc, #108]	@ (8017d28 <HAL_TIM_Base_Start_IT+0xe8>)
 8017cbc:	4293      	cmp	r3, r2
 8017cbe:	d115      	bne.n	8017cec <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8017cc0:	687b      	ldr	r3, [r7, #4]
 8017cc2:	681b      	ldr	r3, [r3, #0]
 8017cc4:	689a      	ldr	r2, [r3, #8]
 8017cc6:	4b19      	ldr	r3, [pc, #100]	@ (8017d2c <HAL_TIM_Base_Start_IT+0xec>)
 8017cc8:	4013      	ands	r3, r2
 8017cca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8017ccc:	68fb      	ldr	r3, [r7, #12]
 8017cce:	2b06      	cmp	r3, #6
 8017cd0:	d015      	beq.n	8017cfe <HAL_TIM_Base_Start_IT+0xbe>
 8017cd2:	68fb      	ldr	r3, [r7, #12]
 8017cd4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8017cd8:	d011      	beq.n	8017cfe <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8017cda:	687b      	ldr	r3, [r7, #4]
 8017cdc:	681b      	ldr	r3, [r3, #0]
 8017cde:	681a      	ldr	r2, [r3, #0]
 8017ce0:	687b      	ldr	r3, [r7, #4]
 8017ce2:	681b      	ldr	r3, [r3, #0]
 8017ce4:	f042 0201 	orr.w	r2, r2, #1
 8017ce8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8017cea:	e008      	b.n	8017cfe <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8017cec:	687b      	ldr	r3, [r7, #4]
 8017cee:	681b      	ldr	r3, [r3, #0]
 8017cf0:	681a      	ldr	r2, [r3, #0]
 8017cf2:	687b      	ldr	r3, [r7, #4]
 8017cf4:	681b      	ldr	r3, [r3, #0]
 8017cf6:	f042 0201 	orr.w	r2, r2, #1
 8017cfa:	601a      	str	r2, [r3, #0]
 8017cfc:	e000      	b.n	8017d00 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8017cfe:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8017d00:	2300      	movs	r3, #0
}
 8017d02:	4618      	mov	r0, r3
 8017d04:	3714      	adds	r7, #20
 8017d06:	46bd      	mov	sp, r7
 8017d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d0c:	4770      	bx	lr
 8017d0e:	bf00      	nop
 8017d10:	40010000 	.word	0x40010000
 8017d14:	40000400 	.word	0x40000400
 8017d18:	40000800 	.word	0x40000800
 8017d1c:	40000c00 	.word	0x40000c00
 8017d20:	40010400 	.word	0x40010400
 8017d24:	40001800 	.word	0x40001800
 8017d28:	40014000 	.word	0x40014000
 8017d2c:	00010007 	.word	0x00010007

08017d30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8017d30:	b580      	push	{r7, lr}
 8017d32:	b084      	sub	sp, #16
 8017d34:	af00      	add	r7, sp, #0
 8017d36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8017d38:	687b      	ldr	r3, [r7, #4]
 8017d3a:	681b      	ldr	r3, [r3, #0]
 8017d3c:	68db      	ldr	r3, [r3, #12]
 8017d3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8017d40:	687b      	ldr	r3, [r7, #4]
 8017d42:	681b      	ldr	r3, [r3, #0]
 8017d44:	691b      	ldr	r3, [r3, #16]
 8017d46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8017d48:	68bb      	ldr	r3, [r7, #8]
 8017d4a:	f003 0302 	and.w	r3, r3, #2
 8017d4e:	2b00      	cmp	r3, #0
 8017d50:	d020      	beq.n	8017d94 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8017d52:	68fb      	ldr	r3, [r7, #12]
 8017d54:	f003 0302 	and.w	r3, r3, #2
 8017d58:	2b00      	cmp	r3, #0
 8017d5a:	d01b      	beq.n	8017d94 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8017d5c:	687b      	ldr	r3, [r7, #4]
 8017d5e:	681b      	ldr	r3, [r3, #0]
 8017d60:	f06f 0202 	mvn.w	r2, #2
 8017d64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8017d66:	687b      	ldr	r3, [r7, #4]
 8017d68:	2201      	movs	r2, #1
 8017d6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8017d6c:	687b      	ldr	r3, [r7, #4]
 8017d6e:	681b      	ldr	r3, [r3, #0]
 8017d70:	699b      	ldr	r3, [r3, #24]
 8017d72:	f003 0303 	and.w	r3, r3, #3
 8017d76:	2b00      	cmp	r3, #0
 8017d78:	d003      	beq.n	8017d82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8017d7a:	6878      	ldr	r0, [r7, #4]
 8017d7c:	f000 f8e9 	bl	8017f52 <HAL_TIM_IC_CaptureCallback>
 8017d80:	e005      	b.n	8017d8e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8017d82:	6878      	ldr	r0, [r7, #4]
 8017d84:	f000 f8db 	bl	8017f3e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8017d88:	6878      	ldr	r0, [r7, #4]
 8017d8a:	f000 f8ec 	bl	8017f66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8017d8e:	687b      	ldr	r3, [r7, #4]
 8017d90:	2200      	movs	r2, #0
 8017d92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8017d94:	68bb      	ldr	r3, [r7, #8]
 8017d96:	f003 0304 	and.w	r3, r3, #4
 8017d9a:	2b00      	cmp	r3, #0
 8017d9c:	d020      	beq.n	8017de0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8017d9e:	68fb      	ldr	r3, [r7, #12]
 8017da0:	f003 0304 	and.w	r3, r3, #4
 8017da4:	2b00      	cmp	r3, #0
 8017da6:	d01b      	beq.n	8017de0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8017da8:	687b      	ldr	r3, [r7, #4]
 8017daa:	681b      	ldr	r3, [r3, #0]
 8017dac:	f06f 0204 	mvn.w	r2, #4
 8017db0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8017db2:	687b      	ldr	r3, [r7, #4]
 8017db4:	2202      	movs	r2, #2
 8017db6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8017db8:	687b      	ldr	r3, [r7, #4]
 8017dba:	681b      	ldr	r3, [r3, #0]
 8017dbc:	699b      	ldr	r3, [r3, #24]
 8017dbe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8017dc2:	2b00      	cmp	r3, #0
 8017dc4:	d003      	beq.n	8017dce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8017dc6:	6878      	ldr	r0, [r7, #4]
 8017dc8:	f000 f8c3 	bl	8017f52 <HAL_TIM_IC_CaptureCallback>
 8017dcc:	e005      	b.n	8017dda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8017dce:	6878      	ldr	r0, [r7, #4]
 8017dd0:	f000 f8b5 	bl	8017f3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8017dd4:	6878      	ldr	r0, [r7, #4]
 8017dd6:	f000 f8c6 	bl	8017f66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8017dda:	687b      	ldr	r3, [r7, #4]
 8017ddc:	2200      	movs	r2, #0
 8017dde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8017de0:	68bb      	ldr	r3, [r7, #8]
 8017de2:	f003 0308 	and.w	r3, r3, #8
 8017de6:	2b00      	cmp	r3, #0
 8017de8:	d020      	beq.n	8017e2c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8017dea:	68fb      	ldr	r3, [r7, #12]
 8017dec:	f003 0308 	and.w	r3, r3, #8
 8017df0:	2b00      	cmp	r3, #0
 8017df2:	d01b      	beq.n	8017e2c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8017df4:	687b      	ldr	r3, [r7, #4]
 8017df6:	681b      	ldr	r3, [r3, #0]
 8017df8:	f06f 0208 	mvn.w	r2, #8
 8017dfc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8017dfe:	687b      	ldr	r3, [r7, #4]
 8017e00:	2204      	movs	r2, #4
 8017e02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8017e04:	687b      	ldr	r3, [r7, #4]
 8017e06:	681b      	ldr	r3, [r3, #0]
 8017e08:	69db      	ldr	r3, [r3, #28]
 8017e0a:	f003 0303 	and.w	r3, r3, #3
 8017e0e:	2b00      	cmp	r3, #0
 8017e10:	d003      	beq.n	8017e1a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8017e12:	6878      	ldr	r0, [r7, #4]
 8017e14:	f000 f89d 	bl	8017f52 <HAL_TIM_IC_CaptureCallback>
 8017e18:	e005      	b.n	8017e26 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8017e1a:	6878      	ldr	r0, [r7, #4]
 8017e1c:	f000 f88f 	bl	8017f3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8017e20:	6878      	ldr	r0, [r7, #4]
 8017e22:	f000 f8a0 	bl	8017f66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8017e26:	687b      	ldr	r3, [r7, #4]
 8017e28:	2200      	movs	r2, #0
 8017e2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8017e2c:	68bb      	ldr	r3, [r7, #8]
 8017e2e:	f003 0310 	and.w	r3, r3, #16
 8017e32:	2b00      	cmp	r3, #0
 8017e34:	d020      	beq.n	8017e78 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8017e36:	68fb      	ldr	r3, [r7, #12]
 8017e38:	f003 0310 	and.w	r3, r3, #16
 8017e3c:	2b00      	cmp	r3, #0
 8017e3e:	d01b      	beq.n	8017e78 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8017e40:	687b      	ldr	r3, [r7, #4]
 8017e42:	681b      	ldr	r3, [r3, #0]
 8017e44:	f06f 0210 	mvn.w	r2, #16
 8017e48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8017e4a:	687b      	ldr	r3, [r7, #4]
 8017e4c:	2208      	movs	r2, #8
 8017e4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8017e50:	687b      	ldr	r3, [r7, #4]
 8017e52:	681b      	ldr	r3, [r3, #0]
 8017e54:	69db      	ldr	r3, [r3, #28]
 8017e56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8017e5a:	2b00      	cmp	r3, #0
 8017e5c:	d003      	beq.n	8017e66 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8017e5e:	6878      	ldr	r0, [r7, #4]
 8017e60:	f000 f877 	bl	8017f52 <HAL_TIM_IC_CaptureCallback>
 8017e64:	e005      	b.n	8017e72 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8017e66:	6878      	ldr	r0, [r7, #4]
 8017e68:	f000 f869 	bl	8017f3e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8017e6c:	6878      	ldr	r0, [r7, #4]
 8017e6e:	f000 f87a 	bl	8017f66 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8017e72:	687b      	ldr	r3, [r7, #4]
 8017e74:	2200      	movs	r2, #0
 8017e76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8017e78:	68bb      	ldr	r3, [r7, #8]
 8017e7a:	f003 0301 	and.w	r3, r3, #1
 8017e7e:	2b00      	cmp	r3, #0
 8017e80:	d00c      	beq.n	8017e9c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8017e82:	68fb      	ldr	r3, [r7, #12]
 8017e84:	f003 0301 	and.w	r3, r3, #1
 8017e88:	2b00      	cmp	r3, #0
 8017e8a:	d007      	beq.n	8017e9c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8017e8c:	687b      	ldr	r3, [r7, #4]
 8017e8e:	681b      	ldr	r3, [r3, #0]
 8017e90:	f06f 0201 	mvn.w	r2, #1
 8017e94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8017e96:	6878      	ldr	r0, [r7, #4]
 8017e98:	f7e9 fe30 	bl	8001afc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8017e9c:	68bb      	ldr	r3, [r7, #8]
 8017e9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017ea2:	2b00      	cmp	r3, #0
 8017ea4:	d104      	bne.n	8017eb0 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8017ea6:	68bb      	ldr	r3, [r7, #8]
 8017ea8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8017eac:	2b00      	cmp	r3, #0
 8017eae:	d00c      	beq.n	8017eca <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8017eb0:	68fb      	ldr	r3, [r7, #12]
 8017eb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017eb6:	2b00      	cmp	r3, #0
 8017eb8:	d007      	beq.n	8017eca <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8017eba:	687b      	ldr	r3, [r7, #4]
 8017ebc:	681b      	ldr	r3, [r3, #0]
 8017ebe:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8017ec2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8017ec4:	6878      	ldr	r0, [r7, #4]
 8017ec6:	f000 f90d 	bl	80180e4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8017eca:	68bb      	ldr	r3, [r7, #8]
 8017ecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8017ed0:	2b00      	cmp	r3, #0
 8017ed2:	d00c      	beq.n	8017eee <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8017ed4:	68fb      	ldr	r3, [r7, #12]
 8017ed6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8017eda:	2b00      	cmp	r3, #0
 8017edc:	d007      	beq.n	8017eee <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8017ede:	687b      	ldr	r3, [r7, #4]
 8017ee0:	681b      	ldr	r3, [r3, #0]
 8017ee2:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8017ee6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8017ee8:	6878      	ldr	r0, [r7, #4]
 8017eea:	f000 f905 	bl	80180f8 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8017eee:	68bb      	ldr	r3, [r7, #8]
 8017ef0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017ef4:	2b00      	cmp	r3, #0
 8017ef6:	d00c      	beq.n	8017f12 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8017ef8:	68fb      	ldr	r3, [r7, #12]
 8017efa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8017efe:	2b00      	cmp	r3, #0
 8017f00:	d007      	beq.n	8017f12 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8017f02:	687b      	ldr	r3, [r7, #4]
 8017f04:	681b      	ldr	r3, [r3, #0]
 8017f06:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8017f0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8017f0c:	6878      	ldr	r0, [r7, #4]
 8017f0e:	f000 f834 	bl	8017f7a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8017f12:	68bb      	ldr	r3, [r7, #8]
 8017f14:	f003 0320 	and.w	r3, r3, #32
 8017f18:	2b00      	cmp	r3, #0
 8017f1a:	d00c      	beq.n	8017f36 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8017f1c:	68fb      	ldr	r3, [r7, #12]
 8017f1e:	f003 0320 	and.w	r3, r3, #32
 8017f22:	2b00      	cmp	r3, #0
 8017f24:	d007      	beq.n	8017f36 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8017f26:	687b      	ldr	r3, [r7, #4]
 8017f28:	681b      	ldr	r3, [r3, #0]
 8017f2a:	f06f 0220 	mvn.w	r2, #32
 8017f2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8017f30:	6878      	ldr	r0, [r7, #4]
 8017f32:	f000 f8cd 	bl	80180d0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8017f36:	bf00      	nop
 8017f38:	3710      	adds	r7, #16
 8017f3a:	46bd      	mov	sp, r7
 8017f3c:	bd80      	pop	{r7, pc}

08017f3e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8017f3e:	b480      	push	{r7}
 8017f40:	b083      	sub	sp, #12
 8017f42:	af00      	add	r7, sp, #0
 8017f44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8017f46:	bf00      	nop
 8017f48:	370c      	adds	r7, #12
 8017f4a:	46bd      	mov	sp, r7
 8017f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f50:	4770      	bx	lr

08017f52 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8017f52:	b480      	push	{r7}
 8017f54:	b083      	sub	sp, #12
 8017f56:	af00      	add	r7, sp, #0
 8017f58:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8017f5a:	bf00      	nop
 8017f5c:	370c      	adds	r7, #12
 8017f5e:	46bd      	mov	sp, r7
 8017f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f64:	4770      	bx	lr

08017f66 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8017f66:	b480      	push	{r7}
 8017f68:	b083      	sub	sp, #12
 8017f6a:	af00      	add	r7, sp, #0
 8017f6c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8017f6e:	bf00      	nop
 8017f70:	370c      	adds	r7, #12
 8017f72:	46bd      	mov	sp, r7
 8017f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f78:	4770      	bx	lr

08017f7a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8017f7a:	b480      	push	{r7}
 8017f7c:	b083      	sub	sp, #12
 8017f7e:	af00      	add	r7, sp, #0
 8017f80:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8017f82:	bf00      	nop
 8017f84:	370c      	adds	r7, #12
 8017f86:	46bd      	mov	sp, r7
 8017f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017f8c:	4770      	bx	lr
	...

08017f90 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8017f90:	b480      	push	{r7}
 8017f92:	b085      	sub	sp, #20
 8017f94:	af00      	add	r7, sp, #0
 8017f96:	6078      	str	r0, [r7, #4]
 8017f98:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8017f9a:	687b      	ldr	r3, [r7, #4]
 8017f9c:	681b      	ldr	r3, [r3, #0]
 8017f9e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8017fa0:	687b      	ldr	r3, [r7, #4]
 8017fa2:	4a43      	ldr	r2, [pc, #268]	@ (80180b0 <TIM_Base_SetConfig+0x120>)
 8017fa4:	4293      	cmp	r3, r2
 8017fa6:	d013      	beq.n	8017fd0 <TIM_Base_SetConfig+0x40>
 8017fa8:	687b      	ldr	r3, [r7, #4]
 8017faa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017fae:	d00f      	beq.n	8017fd0 <TIM_Base_SetConfig+0x40>
 8017fb0:	687b      	ldr	r3, [r7, #4]
 8017fb2:	4a40      	ldr	r2, [pc, #256]	@ (80180b4 <TIM_Base_SetConfig+0x124>)
 8017fb4:	4293      	cmp	r3, r2
 8017fb6:	d00b      	beq.n	8017fd0 <TIM_Base_SetConfig+0x40>
 8017fb8:	687b      	ldr	r3, [r7, #4]
 8017fba:	4a3f      	ldr	r2, [pc, #252]	@ (80180b8 <TIM_Base_SetConfig+0x128>)
 8017fbc:	4293      	cmp	r3, r2
 8017fbe:	d007      	beq.n	8017fd0 <TIM_Base_SetConfig+0x40>
 8017fc0:	687b      	ldr	r3, [r7, #4]
 8017fc2:	4a3e      	ldr	r2, [pc, #248]	@ (80180bc <TIM_Base_SetConfig+0x12c>)
 8017fc4:	4293      	cmp	r3, r2
 8017fc6:	d003      	beq.n	8017fd0 <TIM_Base_SetConfig+0x40>
 8017fc8:	687b      	ldr	r3, [r7, #4]
 8017fca:	4a3d      	ldr	r2, [pc, #244]	@ (80180c0 <TIM_Base_SetConfig+0x130>)
 8017fcc:	4293      	cmp	r3, r2
 8017fce:	d108      	bne.n	8017fe2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8017fd0:	68fb      	ldr	r3, [r7, #12]
 8017fd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8017fd6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8017fd8:	683b      	ldr	r3, [r7, #0]
 8017fda:	685b      	ldr	r3, [r3, #4]
 8017fdc:	68fa      	ldr	r2, [r7, #12]
 8017fde:	4313      	orrs	r3, r2
 8017fe0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8017fe2:	687b      	ldr	r3, [r7, #4]
 8017fe4:	4a32      	ldr	r2, [pc, #200]	@ (80180b0 <TIM_Base_SetConfig+0x120>)
 8017fe6:	4293      	cmp	r3, r2
 8017fe8:	d01f      	beq.n	801802a <TIM_Base_SetConfig+0x9a>
 8017fea:	687b      	ldr	r3, [r7, #4]
 8017fec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8017ff0:	d01b      	beq.n	801802a <TIM_Base_SetConfig+0x9a>
 8017ff2:	687b      	ldr	r3, [r7, #4]
 8017ff4:	4a2f      	ldr	r2, [pc, #188]	@ (80180b4 <TIM_Base_SetConfig+0x124>)
 8017ff6:	4293      	cmp	r3, r2
 8017ff8:	d017      	beq.n	801802a <TIM_Base_SetConfig+0x9a>
 8017ffa:	687b      	ldr	r3, [r7, #4]
 8017ffc:	4a2e      	ldr	r2, [pc, #184]	@ (80180b8 <TIM_Base_SetConfig+0x128>)
 8017ffe:	4293      	cmp	r3, r2
 8018000:	d013      	beq.n	801802a <TIM_Base_SetConfig+0x9a>
 8018002:	687b      	ldr	r3, [r7, #4]
 8018004:	4a2d      	ldr	r2, [pc, #180]	@ (80180bc <TIM_Base_SetConfig+0x12c>)
 8018006:	4293      	cmp	r3, r2
 8018008:	d00f      	beq.n	801802a <TIM_Base_SetConfig+0x9a>
 801800a:	687b      	ldr	r3, [r7, #4]
 801800c:	4a2c      	ldr	r2, [pc, #176]	@ (80180c0 <TIM_Base_SetConfig+0x130>)
 801800e:	4293      	cmp	r3, r2
 8018010:	d00b      	beq.n	801802a <TIM_Base_SetConfig+0x9a>
 8018012:	687b      	ldr	r3, [r7, #4]
 8018014:	4a2b      	ldr	r2, [pc, #172]	@ (80180c4 <TIM_Base_SetConfig+0x134>)
 8018016:	4293      	cmp	r3, r2
 8018018:	d007      	beq.n	801802a <TIM_Base_SetConfig+0x9a>
 801801a:	687b      	ldr	r3, [r7, #4]
 801801c:	4a2a      	ldr	r2, [pc, #168]	@ (80180c8 <TIM_Base_SetConfig+0x138>)
 801801e:	4293      	cmp	r3, r2
 8018020:	d003      	beq.n	801802a <TIM_Base_SetConfig+0x9a>
 8018022:	687b      	ldr	r3, [r7, #4]
 8018024:	4a29      	ldr	r2, [pc, #164]	@ (80180cc <TIM_Base_SetConfig+0x13c>)
 8018026:	4293      	cmp	r3, r2
 8018028:	d108      	bne.n	801803c <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 801802a:	68fb      	ldr	r3, [r7, #12]
 801802c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8018030:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8018032:	683b      	ldr	r3, [r7, #0]
 8018034:	68db      	ldr	r3, [r3, #12]
 8018036:	68fa      	ldr	r2, [r7, #12]
 8018038:	4313      	orrs	r3, r2
 801803a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 801803c:	68fb      	ldr	r3, [r7, #12]
 801803e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8018042:	683b      	ldr	r3, [r7, #0]
 8018044:	695b      	ldr	r3, [r3, #20]
 8018046:	4313      	orrs	r3, r2
 8018048:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 801804a:	683b      	ldr	r3, [r7, #0]
 801804c:	689a      	ldr	r2, [r3, #8]
 801804e:	687b      	ldr	r3, [r7, #4]
 8018050:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8018052:	683b      	ldr	r3, [r7, #0]
 8018054:	681a      	ldr	r2, [r3, #0]
 8018056:	687b      	ldr	r3, [r7, #4]
 8018058:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 801805a:	687b      	ldr	r3, [r7, #4]
 801805c:	4a14      	ldr	r2, [pc, #80]	@ (80180b0 <TIM_Base_SetConfig+0x120>)
 801805e:	4293      	cmp	r3, r2
 8018060:	d00f      	beq.n	8018082 <TIM_Base_SetConfig+0xf2>
 8018062:	687b      	ldr	r3, [r7, #4]
 8018064:	4a16      	ldr	r2, [pc, #88]	@ (80180c0 <TIM_Base_SetConfig+0x130>)
 8018066:	4293      	cmp	r3, r2
 8018068:	d00b      	beq.n	8018082 <TIM_Base_SetConfig+0xf2>
 801806a:	687b      	ldr	r3, [r7, #4]
 801806c:	4a15      	ldr	r2, [pc, #84]	@ (80180c4 <TIM_Base_SetConfig+0x134>)
 801806e:	4293      	cmp	r3, r2
 8018070:	d007      	beq.n	8018082 <TIM_Base_SetConfig+0xf2>
 8018072:	687b      	ldr	r3, [r7, #4]
 8018074:	4a14      	ldr	r2, [pc, #80]	@ (80180c8 <TIM_Base_SetConfig+0x138>)
 8018076:	4293      	cmp	r3, r2
 8018078:	d003      	beq.n	8018082 <TIM_Base_SetConfig+0xf2>
 801807a:	687b      	ldr	r3, [r7, #4]
 801807c:	4a13      	ldr	r2, [pc, #76]	@ (80180cc <TIM_Base_SetConfig+0x13c>)
 801807e:	4293      	cmp	r3, r2
 8018080:	d103      	bne.n	801808a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8018082:	683b      	ldr	r3, [r7, #0]
 8018084:	691a      	ldr	r2, [r3, #16]
 8018086:	687b      	ldr	r3, [r7, #4]
 8018088:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 801808a:	687b      	ldr	r3, [r7, #4]
 801808c:	681b      	ldr	r3, [r3, #0]
 801808e:	f043 0204 	orr.w	r2, r3, #4
 8018092:	687b      	ldr	r3, [r7, #4]
 8018094:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8018096:	687b      	ldr	r3, [r7, #4]
 8018098:	2201      	movs	r2, #1
 801809a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 801809c:	687b      	ldr	r3, [r7, #4]
 801809e:	68fa      	ldr	r2, [r7, #12]
 80180a0:	601a      	str	r2, [r3, #0]
}
 80180a2:	bf00      	nop
 80180a4:	3714      	adds	r7, #20
 80180a6:	46bd      	mov	sp, r7
 80180a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180ac:	4770      	bx	lr
 80180ae:	bf00      	nop
 80180b0:	40010000 	.word	0x40010000
 80180b4:	40000400 	.word	0x40000400
 80180b8:	40000800 	.word	0x40000800
 80180bc:	40000c00 	.word	0x40000c00
 80180c0:	40010400 	.word	0x40010400
 80180c4:	40014000 	.word	0x40014000
 80180c8:	40014400 	.word	0x40014400
 80180cc:	40014800 	.word	0x40014800

080180d0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80180d0:	b480      	push	{r7}
 80180d2:	b083      	sub	sp, #12
 80180d4:	af00      	add	r7, sp, #0
 80180d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80180d8:	bf00      	nop
 80180da:	370c      	adds	r7, #12
 80180dc:	46bd      	mov	sp, r7
 80180de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180e2:	4770      	bx	lr

080180e4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80180e4:	b480      	push	{r7}
 80180e6:	b083      	sub	sp, #12
 80180e8:	af00      	add	r7, sp, #0
 80180ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80180ec:	bf00      	nop
 80180ee:	370c      	adds	r7, #12
 80180f0:	46bd      	mov	sp, r7
 80180f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80180f6:	4770      	bx	lr

080180f8 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80180f8:	b480      	push	{r7}
 80180fa:	b083      	sub	sp, #12
 80180fc:	af00      	add	r7, sp, #0
 80180fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8018100:	bf00      	nop
 8018102:	370c      	adds	r7, #12
 8018104:	46bd      	mov	sp, r7
 8018106:	f85d 7b04 	ldr.w	r7, [sp], #4
 801810a:	4770      	bx	lr

0801810c <LL_ADC_REG_SetSequencerLength>:
{
 801810c:	b480      	push	{r7}
 801810e:	b083      	sub	sp, #12
 8018110:	af00      	add	r7, sp, #0
 8018112:	6078      	str	r0, [r7, #4]
 8018114:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8018116:	687b      	ldr	r3, [r7, #4]
 8018118:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801811a:	f023 020f 	bic.w	r2, r3, #15
 801811e:	683b      	ldr	r3, [r7, #0]
 8018120:	431a      	orrs	r2, r3
 8018122:	687b      	ldr	r3, [r7, #4]
 8018124:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8018126:	bf00      	nop
 8018128:	370c      	adds	r7, #12
 801812a:	46bd      	mov	sp, r7
 801812c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018130:	4770      	bx	lr

08018132 <LL_ADC_IsEnabled>:
{
 8018132:	b480      	push	{r7}
 8018134:	b083      	sub	sp, #12
 8018136:	af00      	add	r7, sp, #0
 8018138:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 801813a:	687b      	ldr	r3, [r7, #4]
 801813c:	689b      	ldr	r3, [r3, #8]
 801813e:	f003 0301 	and.w	r3, r3, #1
 8018142:	2b01      	cmp	r3, #1
 8018144:	d101      	bne.n	801814a <LL_ADC_IsEnabled+0x18>
 8018146:	2301      	movs	r3, #1
 8018148:	e000      	b.n	801814c <LL_ADC_IsEnabled+0x1a>
 801814a:	2300      	movs	r3, #0
}
 801814c:	4618      	mov	r0, r3
 801814e:	370c      	adds	r7, #12
 8018150:	46bd      	mov	sp, r7
 8018152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018156:	4770      	bx	lr

08018158 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8018158:	b590      	push	{r4, r7, lr}
 801815a:	b085      	sub	sp, #20
 801815c:	af00      	add	r7, sp, #0
 801815e:	6078      	str	r0, [r7, #4]
 8018160:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8018162:	2300      	movs	r3, #0
 8018164:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to   */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8018166:	687b      	ldr	r3, [r7, #4]
 8018168:	4a22      	ldr	r2, [pc, #136]	@ (80181f4 <LL_ADC_CommonInit+0x9c>)
 801816a:	4293      	cmp	r3, r2
 801816c:	d10e      	bne.n	801818c <LL_ADC_CommonInit+0x34>
 801816e:	4822      	ldr	r0, [pc, #136]	@ (80181f8 <LL_ADC_CommonInit+0xa0>)
 8018170:	f7ff ffdf 	bl	8018132 <LL_ADC_IsEnabled>
 8018174:	4604      	mov	r4, r0
 8018176:	4821      	ldr	r0, [pc, #132]	@ (80181fc <LL_ADC_CommonInit+0xa4>)
 8018178:	f7ff ffdb 	bl	8018132 <LL_ADC_IsEnabled>
 801817c:	4603      	mov	r3, r0
 801817e:	4323      	orrs	r3, r4
 8018180:	2b00      	cmp	r3, #0
 8018182:	bf0c      	ite	eq
 8018184:	2301      	moveq	r3, #1
 8018186:	2300      	movne	r3, #0
 8018188:	b2db      	uxtb	r3, r3
 801818a:	e008      	b.n	801819e <LL_ADC_CommonInit+0x46>
 801818c:	481c      	ldr	r0, [pc, #112]	@ (8018200 <LL_ADC_CommonInit+0xa8>)
 801818e:	f7ff ffd0 	bl	8018132 <LL_ADC_IsEnabled>
 8018192:	4603      	mov	r3, r0
 8018194:	2b00      	cmp	r3, #0
 8018196:	bf0c      	ite	eq
 8018198:	2301      	moveq	r3, #1
 801819a:	2300      	movne	r3, #0
 801819c:	b2db      	uxtb	r3, r3
 801819e:	2b00      	cmp	r3, #0
 80181a0:	d020      	beq.n	80181e4 <LL_ADC_CommonInit+0x8c>
    /*  - multimode (if several ADC instances available on the                */
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 80181a2:	683b      	ldr	r3, [r7, #0]
 80181a4:	685b      	ldr	r3, [r3, #4]
 80181a6:	2b00      	cmp	r3, #0
 80181a8:	d012      	beq.n	80181d0 <LL_ADC_CommonInit+0x78>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80181aa:	687b      	ldr	r3, [r7, #4]
 80181ac:	689a      	ldr	r2, [r3, #8]
 80181ae:	4b15      	ldr	r3, [pc, #84]	@ (8018204 <LL_ADC_CommonInit+0xac>)
 80181b0:	4013      	ands	r3, r2
 80181b2:	683a      	ldr	r2, [r7, #0]
 80181b4:	6811      	ldr	r1, [r2, #0]
 80181b6:	683a      	ldr	r2, [r7, #0]
 80181b8:	6852      	ldr	r2, [r2, #4]
 80181ba:	4311      	orrs	r1, r2
 80181bc:	683a      	ldr	r2, [r7, #0]
 80181be:	6892      	ldr	r2, [r2, #8]
 80181c0:	4311      	orrs	r1, r2
 80181c2:	683a      	ldr	r2, [r7, #0]
 80181c4:	68d2      	ldr	r2, [r2, #12]
 80181c6:	430a      	orrs	r2, r1
 80181c8:	431a      	orrs	r2, r3
 80181ca:	687b      	ldr	r3, [r7, #4]
 80181cc:	609a      	str	r2, [r3, #8]
 80181ce:	e00b      	b.n	80181e8 <LL_ADC_CommonInit+0x90>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80181d0:	687b      	ldr	r3, [r7, #4]
 80181d2:	689a      	ldr	r2, [r3, #8]
 80181d4:	4b0b      	ldr	r3, [pc, #44]	@ (8018204 <LL_ADC_CommonInit+0xac>)
 80181d6:	4013      	ands	r3, r2
 80181d8:	683a      	ldr	r2, [r7, #0]
 80181da:	6812      	ldr	r2, [r2, #0]
 80181dc:	431a      	orrs	r2, r3
 80181de:	687b      	ldr	r3, [r7, #4]
 80181e0:	609a      	str	r2, [r3, #8]
 80181e2:	e001      	b.n	80181e8 <LL_ADC_CommonInit+0x90>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 80181e4:	2301      	movs	r3, #1
 80181e6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80181e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80181ea:	4618      	mov	r0, r3
 80181ec:	3714      	adds	r7, #20
 80181ee:	46bd      	mov	sp, r7
 80181f0:	bd90      	pop	{r4, r7, pc}
 80181f2:	bf00      	nop
 80181f4:	40022300 	.word	0x40022300
 80181f8:	40022000 	.word	0x40022000
 80181fc:	40022100 	.word	0x40022100
 8018200:	58026000 	.word	0x58026000
 8018204:	ffc030e0 	.word	0xffc030e0

08018208 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 8018208:	b580      	push	{r7, lr}
 801820a:	b084      	sub	sp, #16
 801820c:	af00      	add	r7, sp, #0
 801820e:	6078      	str	r0, [r7, #4]
 8018210:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8018212:	2300      	movs	r3, #0
 8018214:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_LEFT_BIT_SHIFT(ADC_InitStruct->LeftBitShift));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8018216:	6878      	ldr	r0, [r7, #4]
 8018218:	f7ff ff8b 	bl	8018132 <LL_ADC_IsEnabled>
 801821c:	4603      	mov	r3, r0
 801821e:	2b00      	cmp	r3, #0
 8018220:	d115      	bne.n	801824e <LL_ADC_Init+0x46>
               ADC_InitStruct->Resolution
               | ADC_InitStruct->LowPowerMode
              );
    }
#else
    MODIFY_REG(ADCx->CFGR,
 8018222:	687b      	ldr	r3, [r7, #4]
 8018224:	68da      	ldr	r2, [r3, #12]
 8018226:	4b0d      	ldr	r3, [pc, #52]	@ (801825c <LL_ADC_Init+0x54>)
 8018228:	4013      	ands	r3, r2
 801822a:	683a      	ldr	r2, [r7, #0]
 801822c:	6811      	ldr	r1, [r2, #0]
 801822e:	683a      	ldr	r2, [r7, #0]
 8018230:	6892      	ldr	r2, [r2, #8]
 8018232:	430a      	orrs	r2, r1
 8018234:	431a      	orrs	r2, r3
 8018236:	687b      	ldr	r3, [r7, #4]
 8018238:	60da      	str	r2, [r3, #12]
               ADC_InitStruct->Resolution
               | ADC_InitStruct->LowPowerMode
              );
#endif

    MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_LSHIFT, ADC_InitStruct->LeftBitShift);
 801823a:	687b      	ldr	r3, [r7, #4]
 801823c:	691b      	ldr	r3, [r3, #16]
 801823e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8018242:	683b      	ldr	r3, [r7, #0]
 8018244:	685b      	ldr	r3, [r3, #4]
 8018246:	431a      	orrs	r2, r3
 8018248:	687b      	ldr	r3, [r7, #4]
 801824a:	611a      	str	r2, [r3, #16]
 801824c:	e001      	b.n	8018252 <LL_ADC_Init+0x4a>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 801824e:	2301      	movs	r3, #1
 8018250:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8018252:	7bfb      	ldrb	r3, [r7, #15]
}
 8018254:	4618      	mov	r0, r3
 8018256:	3710      	adds	r7, #16
 8018258:	46bd      	mov	sp, r7
 801825a:	bd80      	pop	{r7, pc}
 801825c:	ffffbfe3 	.word	0xffffbfe3

08018260 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8018260:	b580      	push	{r7, lr}
 8018262:	b084      	sub	sp, #16
 8018264:	af00      	add	r7, sp, #0
 8018266:	6078      	str	r0, [r7, #4]
 8018268:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 801826a:	2300      	movs	r3, #0
 801826c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DATA_TRANSFER_MODE(ADC_REG_InitStruct->DataTransferMode));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 801826e:	6878      	ldr	r0, [r7, #4]
 8018270:	f7ff ff5f 	bl	8018132 <LL_ADC_IsEnabled>
 8018274:	4603      	mov	r3, r0
 8018276:	2b00      	cmp	r3, #0
 8018278:	d132      	bne.n	80182e0 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by     */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 801827a:	683b      	ldr	r3, [r7, #0]
 801827c:	685b      	ldr	r3, [r3, #4]
 801827e:	2b00      	cmp	r3, #0
 8018280:	d015      	beq.n	80182ae <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8018282:	687b      	ldr	r3, [r7, #4]
 8018284:	68da      	ldr	r2, [r3, #12]
 8018286:	4b1a      	ldr	r3, [pc, #104]	@ (80182f0 <LL_ADC_REG_Init+0x90>)
 8018288:	4013      	ands	r3, r2
 801828a:	683a      	ldr	r2, [r7, #0]
 801828c:	6811      	ldr	r1, [r2, #0]
 801828e:	683a      	ldr	r2, [r7, #0]
 8018290:	6892      	ldr	r2, [r2, #8]
 8018292:	4311      	orrs	r1, r2
 8018294:	683a      	ldr	r2, [r7, #0]
 8018296:	68d2      	ldr	r2, [r2, #12]
 8018298:	4311      	orrs	r1, r2
 801829a:	683a      	ldr	r2, [r7, #0]
 801829c:	6912      	ldr	r2, [r2, #16]
 801829e:	4311      	orrs	r1, r2
 80182a0:	683a      	ldr	r2, [r7, #0]
 80182a2:	6952      	ldr	r2, [r2, #20]
 80182a4:	430a      	orrs	r2, r1
 80182a6:	431a      	orrs	r2, r3
 80182a8:	687b      	ldr	r3, [r7, #4]
 80182aa:	60da      	str	r2, [r3, #12]
 80182ac:	e011      	b.n	80182d2 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 80182ae:	687b      	ldr	r3, [r7, #4]
 80182b0:	68da      	ldr	r2, [r3, #12]
 80182b2:	4b0f      	ldr	r3, [pc, #60]	@ (80182f0 <LL_ADC_REG_Init+0x90>)
 80182b4:	4013      	ands	r3, r2
 80182b6:	683a      	ldr	r2, [r7, #0]
 80182b8:	6811      	ldr	r1, [r2, #0]
 80182ba:	683a      	ldr	r2, [r7, #0]
 80182bc:	68d2      	ldr	r2, [r2, #12]
 80182be:	4311      	orrs	r1, r2
 80182c0:	683a      	ldr	r2, [r7, #0]
 80182c2:	6912      	ldr	r2, [r2, #16]
 80182c4:	4311      	orrs	r1, r2
 80182c6:	683a      	ldr	r2, [r7, #0]
 80182c8:	6952      	ldr	r2, [r2, #20]
 80182ca:	430a      	orrs	r2, r1
 80182cc:	431a      	orrs	r2, r3
 80182ce:	687b      	ldr	r3, [r7, #4]
 80182d0:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 80182d2:	683b      	ldr	r3, [r7, #0]
 80182d4:	685b      	ldr	r3, [r3, #4]
 80182d6:	4619      	mov	r1, r3
 80182d8:	6878      	ldr	r0, [r7, #4]
 80182da:	f7ff ff17 	bl	801810c <LL_ADC_REG_SetSequencerLength>
 80182de:	e001      	b.n	80182e4 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80182e0:	2301      	movs	r3, #1
 80182e2:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80182e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80182e6:	4618      	mov	r0, r3
 80182e8:	3710      	adds	r7, #16
 80182ea:	46bd      	mov	sp, r7
 80182ec:	bd80      	pop	{r7, pc}
 80182ee:	bf00      	nop
 80182f0:	fff0c01c 	.word	0xfff0c01c

080182f4 <LL_GPIO_SetPinMode>:
{
 80182f4:	b480      	push	{r7}
 80182f6:	b085      	sub	sp, #20
 80182f8:	af00      	add	r7, sp, #0
 80182fa:	60f8      	str	r0, [r7, #12]
 80182fc:	60b9      	str	r1, [r7, #8]
 80182fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, ((Pin * Pin) * GPIO_MODER_MODE0), ((Pin * Pin) * Mode));
 8018300:	68fb      	ldr	r3, [r7, #12]
 8018302:	6819      	ldr	r1, [r3, #0]
 8018304:	68bb      	ldr	r3, [r7, #8]
 8018306:	fb03 f203 	mul.w	r2, r3, r3
 801830a:	4613      	mov	r3, r2
 801830c:	005b      	lsls	r3, r3, #1
 801830e:	4413      	add	r3, r2
 8018310:	43db      	mvns	r3, r3
 8018312:	ea01 0203 	and.w	r2, r1, r3
 8018316:	68bb      	ldr	r3, [r7, #8]
 8018318:	fb03 f303 	mul.w	r3, r3, r3
 801831c:	6879      	ldr	r1, [r7, #4]
 801831e:	fb01 f303 	mul.w	r3, r1, r3
 8018322:	431a      	orrs	r2, r3
 8018324:	68fb      	ldr	r3, [r7, #12]
 8018326:	601a      	str	r2, [r3, #0]
}
 8018328:	bf00      	nop
 801832a:	3714      	adds	r7, #20
 801832c:	46bd      	mov	sp, r7
 801832e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018332:	4770      	bx	lr

08018334 <LL_GPIO_SetPinOutputType>:
{
 8018334:	b480      	push	{r7}
 8018336:	b085      	sub	sp, #20
 8018338:	af00      	add	r7, sp, #0
 801833a:	60f8      	str	r0, [r7, #12]
 801833c:	60b9      	str	r1, [r7, #8]
 801833e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8018340:	68fb      	ldr	r3, [r7, #12]
 8018342:	685a      	ldr	r2, [r3, #4]
 8018344:	68bb      	ldr	r3, [r7, #8]
 8018346:	43db      	mvns	r3, r3
 8018348:	401a      	ands	r2, r3
 801834a:	68bb      	ldr	r3, [r7, #8]
 801834c:	6879      	ldr	r1, [r7, #4]
 801834e:	fb01 f303 	mul.w	r3, r1, r3
 8018352:	431a      	orrs	r2, r3
 8018354:	68fb      	ldr	r3, [r7, #12]
 8018356:	605a      	str	r2, [r3, #4]
}
 8018358:	bf00      	nop
 801835a:	3714      	adds	r7, #20
 801835c:	46bd      	mov	sp, r7
 801835e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018362:	4770      	bx	lr

08018364 <LL_GPIO_SetPinSpeed>:
{
 8018364:	b480      	push	{r7}
 8018366:	b085      	sub	sp, #20
 8018368:	af00      	add	r7, sp, #0
 801836a:	60f8      	str	r0, [r7, #12]
 801836c:	60b9      	str	r1, [r7, #8]
 801836e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, ((Pin * Pin) * GPIO_OSPEEDR_OSPEED0), ((Pin * Pin) * Speed));
 8018370:	68fb      	ldr	r3, [r7, #12]
 8018372:	6899      	ldr	r1, [r3, #8]
 8018374:	68bb      	ldr	r3, [r7, #8]
 8018376:	fb03 f203 	mul.w	r2, r3, r3
 801837a:	4613      	mov	r3, r2
 801837c:	005b      	lsls	r3, r3, #1
 801837e:	4413      	add	r3, r2
 8018380:	43db      	mvns	r3, r3
 8018382:	ea01 0203 	and.w	r2, r1, r3
 8018386:	68bb      	ldr	r3, [r7, #8]
 8018388:	fb03 f303 	mul.w	r3, r3, r3
 801838c:	6879      	ldr	r1, [r7, #4]
 801838e:	fb01 f303 	mul.w	r3, r1, r3
 8018392:	431a      	orrs	r2, r3
 8018394:	68fb      	ldr	r3, [r7, #12]
 8018396:	609a      	str	r2, [r3, #8]
}
 8018398:	bf00      	nop
 801839a:	3714      	adds	r7, #20
 801839c:	46bd      	mov	sp, r7
 801839e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183a2:	4770      	bx	lr

080183a4 <LL_GPIO_SetPinPull>:
{
 80183a4:	b480      	push	{r7}
 80183a6:	b085      	sub	sp, #20
 80183a8:	af00      	add	r7, sp, #0
 80183aa:	60f8      	str	r0, [r7, #12]
 80183ac:	60b9      	str	r1, [r7, #8]
 80183ae:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, ((Pin * Pin) * GPIO_PUPDR_PUPD0), ((Pin * Pin) * Pull));
 80183b0:	68fb      	ldr	r3, [r7, #12]
 80183b2:	68d9      	ldr	r1, [r3, #12]
 80183b4:	68bb      	ldr	r3, [r7, #8]
 80183b6:	fb03 f203 	mul.w	r2, r3, r3
 80183ba:	4613      	mov	r3, r2
 80183bc:	005b      	lsls	r3, r3, #1
 80183be:	4413      	add	r3, r2
 80183c0:	43db      	mvns	r3, r3
 80183c2:	ea01 0203 	and.w	r2, r1, r3
 80183c6:	68bb      	ldr	r3, [r7, #8]
 80183c8:	fb03 f303 	mul.w	r3, r3, r3
 80183cc:	6879      	ldr	r1, [r7, #4]
 80183ce:	fb01 f303 	mul.w	r3, r1, r3
 80183d2:	431a      	orrs	r2, r3
 80183d4:	68fb      	ldr	r3, [r7, #12]
 80183d6:	60da      	str	r2, [r3, #12]
}
 80183d8:	bf00      	nop
 80183da:	3714      	adds	r7, #20
 80183dc:	46bd      	mov	sp, r7
 80183de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80183e2:	4770      	bx	lr

080183e4 <LL_GPIO_SetAFPin_0_7>:
{
 80183e4:	b480      	push	{r7}
 80183e6:	b085      	sub	sp, #20
 80183e8:	af00      	add	r7, sp, #0
 80183ea:	60f8      	str	r0, [r7, #12]
 80183ec:	60b9      	str	r1, [r7, #8]
 80183ee:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], ((((Pin * Pin) * Pin) * Pin) * GPIO_AFRL_AFSEL0),
 80183f0:	68fb      	ldr	r3, [r7, #12]
 80183f2:	6a19      	ldr	r1, [r3, #32]
 80183f4:	68bb      	ldr	r3, [r7, #8]
 80183f6:	fb03 f303 	mul.w	r3, r3, r3
 80183fa:	68ba      	ldr	r2, [r7, #8]
 80183fc:	fb02 f303 	mul.w	r3, r2, r3
 8018400:	68ba      	ldr	r2, [r7, #8]
 8018402:	fb03 f202 	mul.w	r2, r3, r2
 8018406:	4613      	mov	r3, r2
 8018408:	011b      	lsls	r3, r3, #4
 801840a:	1a9b      	subs	r3, r3, r2
 801840c:	43db      	mvns	r3, r3
 801840e:	ea01 0203 	and.w	r2, r1, r3
 8018412:	68bb      	ldr	r3, [r7, #8]
 8018414:	fb03 f303 	mul.w	r3, r3, r3
 8018418:	68b9      	ldr	r1, [r7, #8]
 801841a:	fb01 f303 	mul.w	r3, r1, r3
 801841e:	68b9      	ldr	r1, [r7, #8]
 8018420:	fb01 f303 	mul.w	r3, r1, r3
 8018424:	6879      	ldr	r1, [r7, #4]
 8018426:	fb01 f303 	mul.w	r3, r1, r3
 801842a:	431a      	orrs	r2, r3
 801842c:	68fb      	ldr	r3, [r7, #12]
 801842e:	621a      	str	r2, [r3, #32]
}
 8018430:	bf00      	nop
 8018432:	3714      	adds	r7, #20
 8018434:	46bd      	mov	sp, r7
 8018436:	f85d 7b04 	ldr.w	r7, [sp], #4
 801843a:	4770      	bx	lr

0801843c <LL_GPIO_SetAFPin_8_15>:
{
 801843c:	b480      	push	{r7}
 801843e:	b085      	sub	sp, #20
 8018440:	af00      	add	r7, sp, #0
 8018442:	60f8      	str	r0, [r7, #12]
 8018444:	60b9      	str	r1, [r7, #8]
 8018446:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (((((Pin >> 8U) * (Pin >> 8U)) * (Pin >> 8U)) * (Pin >> 8U)) * GPIO_AFRH_AFSEL8),
 8018448:	68fb      	ldr	r3, [r7, #12]
 801844a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801844c:	68bb      	ldr	r3, [r7, #8]
 801844e:	0a1b      	lsrs	r3, r3, #8
 8018450:	68ba      	ldr	r2, [r7, #8]
 8018452:	0a12      	lsrs	r2, r2, #8
 8018454:	fb02 f303 	mul.w	r3, r2, r3
 8018458:	68ba      	ldr	r2, [r7, #8]
 801845a:	0a12      	lsrs	r2, r2, #8
 801845c:	fb02 f303 	mul.w	r3, r2, r3
 8018460:	68ba      	ldr	r2, [r7, #8]
 8018462:	0a12      	lsrs	r2, r2, #8
 8018464:	fb03 f202 	mul.w	r2, r3, r2
 8018468:	4613      	mov	r3, r2
 801846a:	011b      	lsls	r3, r3, #4
 801846c:	1a9b      	subs	r3, r3, r2
 801846e:	43db      	mvns	r3, r3
 8018470:	ea01 0203 	and.w	r2, r1, r3
 8018474:	68bb      	ldr	r3, [r7, #8]
 8018476:	0a1b      	lsrs	r3, r3, #8
 8018478:	68b9      	ldr	r1, [r7, #8]
 801847a:	0a09      	lsrs	r1, r1, #8
 801847c:	fb01 f303 	mul.w	r3, r1, r3
 8018480:	68b9      	ldr	r1, [r7, #8]
 8018482:	0a09      	lsrs	r1, r1, #8
 8018484:	fb01 f303 	mul.w	r3, r1, r3
 8018488:	68b9      	ldr	r1, [r7, #8]
 801848a:	0a09      	lsrs	r1, r1, #8
 801848c:	fb01 f303 	mul.w	r3, r1, r3
 8018490:	6879      	ldr	r1, [r7, #4]
 8018492:	fb01 f303 	mul.w	r3, r1, r3
 8018496:	431a      	orrs	r2, r3
 8018498:	68fb      	ldr	r3, [r7, #12]
 801849a:	625a      	str	r2, [r3, #36]	@ 0x24
}
 801849c:	bf00      	nop
 801849e:	3714      	adds	r7, #20
 80184a0:	46bd      	mov	sp, r7
 80184a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80184a6:	4770      	bx	lr

080184a8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80184a8:	b580      	push	{r7, lr}
 80184aa:	b088      	sub	sp, #32
 80184ac:	af00      	add	r7, sp, #0
 80184ae:	6078      	str	r0, [r7, #4]
 80184b0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80184b2:	683b      	ldr	r3, [r7, #0]
 80184b4:	681b      	ldr	r3, [r3, #0]
 80184b6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80184b8:	693b      	ldr	r3, [r7, #16]
 80184ba:	fa93 f3a3 	rbit	r3, r3
 80184be:	60fb      	str	r3, [r7, #12]
  return result;
 80184c0:	68fb      	ldr	r3, [r7, #12]
 80184c2:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 80184c4:	697b      	ldr	r3, [r7, #20]
 80184c6:	2b00      	cmp	r3, #0
 80184c8:	d101      	bne.n	80184ce <LL_GPIO_Init+0x26>
    return 32U;
 80184ca:	2320      	movs	r3, #32
 80184cc:	e003      	b.n	80184d6 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 80184ce:	697b      	ldr	r3, [r7, #20]
 80184d0:	fab3 f383 	clz	r3, r3
 80184d4:	b2db      	uxtb	r3, r3
 80184d6:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80184d8:	e048      	b.n	801856c <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 80184da:	683b      	ldr	r3, [r7, #0]
 80184dc:	681a      	ldr	r2, [r3, #0]
 80184de:	2101      	movs	r1, #1
 80184e0:	69fb      	ldr	r3, [r7, #28]
 80184e2:	fa01 f303 	lsl.w	r3, r1, r3
 80184e6:	4013      	ands	r3, r2
 80184e8:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00000000U)
 80184ea:	69bb      	ldr	r3, [r7, #24]
 80184ec:	2b00      	cmp	r3, #0
 80184ee:	d03a      	beq.n	8018566 <LL_GPIO_Init+0xbe>
    {

      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80184f0:	683b      	ldr	r3, [r7, #0]
 80184f2:	685b      	ldr	r3, [r3, #4]
 80184f4:	2b01      	cmp	r3, #1
 80184f6:	d003      	beq.n	8018500 <LL_GPIO_Init+0x58>
 80184f8:	683b      	ldr	r3, [r7, #0]
 80184fa:	685b      	ldr	r3, [r3, #4]
 80184fc:	2b02      	cmp	r3, #2
 80184fe:	d10e      	bne.n	801851e <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8018500:	683b      	ldr	r3, [r7, #0]
 8018502:	689b      	ldr	r3, [r3, #8]
 8018504:	461a      	mov	r2, r3
 8018506:	69b9      	ldr	r1, [r7, #24]
 8018508:	6878      	ldr	r0, [r7, #4]
 801850a:	f7ff ff2b 	bl	8018364 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 801850e:	683b      	ldr	r3, [r7, #0]
 8018510:	6819      	ldr	r1, [r3, #0]
 8018512:	683b      	ldr	r3, [r7, #0]
 8018514:	68db      	ldr	r3, [r3, #12]
 8018516:	461a      	mov	r2, r3
 8018518:	6878      	ldr	r0, [r7, #4]
 801851a:	f7ff ff0b 	bl	8018334 <LL_GPIO_SetPinOutputType>

      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 801851e:	683b      	ldr	r3, [r7, #0]
 8018520:	691b      	ldr	r3, [r3, #16]
 8018522:	461a      	mov	r2, r3
 8018524:	69b9      	ldr	r1, [r7, #24]
 8018526:	6878      	ldr	r0, [r7, #4]
 8018528:	f7ff ff3c 	bl	80183a4 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 801852c:	683b      	ldr	r3, [r7, #0]
 801852e:	685b      	ldr	r3, [r3, #4]
 8018530:	2b02      	cmp	r3, #2
 8018532:	d111      	bne.n	8018558 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Alternate function configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8018534:	69bb      	ldr	r3, [r7, #24]
 8018536:	2bff      	cmp	r3, #255	@ 0xff
 8018538:	d807      	bhi.n	801854a <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 801853a:	683b      	ldr	r3, [r7, #0]
 801853c:	695b      	ldr	r3, [r3, #20]
 801853e:	461a      	mov	r2, r3
 8018540:	69b9      	ldr	r1, [r7, #24]
 8018542:	6878      	ldr	r0, [r7, #4]
 8018544:	f7ff ff4e 	bl	80183e4 <LL_GPIO_SetAFPin_0_7>
 8018548:	e006      	b.n	8018558 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 801854a:	683b      	ldr	r3, [r7, #0]
 801854c:	695b      	ldr	r3, [r3, #20]
 801854e:	461a      	mov	r2, r3
 8018550:	69b9      	ldr	r1, [r7, #24]
 8018552:	6878      	ldr	r0, [r7, #4]
 8018554:	f7ff ff72 	bl	801843c <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8018558:	683b      	ldr	r3, [r7, #0]
 801855a:	685b      	ldr	r3, [r3, #4]
 801855c:	461a      	mov	r2, r3
 801855e:	69b9      	ldr	r1, [r7, #24]
 8018560:	6878      	ldr	r0, [r7, #4]
 8018562:	f7ff fec7 	bl	80182f4 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8018566:	69fb      	ldr	r3, [r7, #28]
 8018568:	3301      	adds	r3, #1
 801856a:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 801856c:	683b      	ldr	r3, [r7, #0]
 801856e:	681a      	ldr	r2, [r3, #0]
 8018570:	69fb      	ldr	r3, [r7, #28]
 8018572:	fa22 f303 	lsr.w	r3, r2, r3
 8018576:	2b00      	cmp	r3, #0
 8018578:	d1af      	bne.n	80184da <LL_GPIO_Init+0x32>
  }

  return (SUCCESS);
 801857a:	2300      	movs	r3, #0
}
 801857c:	4618      	mov	r0, r3
 801857e:	3720      	adds	r7, #32
 8018580:	46bd      	mov	sp, r7
 8018582:	bd80      	pop	{r7, pc}

08018584 <LL_I2C_Enable>:
{
 8018584:	b480      	push	{r7}
 8018586:	b083      	sub	sp, #12
 8018588:	af00      	add	r7, sp, #0
 801858a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 801858c:	687b      	ldr	r3, [r7, #4]
 801858e:	681b      	ldr	r3, [r3, #0]
 8018590:	f043 0201 	orr.w	r2, r3, #1
 8018594:	687b      	ldr	r3, [r7, #4]
 8018596:	601a      	str	r2, [r3, #0]
}
 8018598:	bf00      	nop
 801859a:	370c      	adds	r7, #12
 801859c:	46bd      	mov	sp, r7
 801859e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185a2:	4770      	bx	lr

080185a4 <LL_I2C_Disable>:
{
 80185a4:	b480      	push	{r7}
 80185a6:	b083      	sub	sp, #12
 80185a8:	af00      	add	r7, sp, #0
 80185aa:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80185ac:	687b      	ldr	r3, [r7, #4]
 80185ae:	681b      	ldr	r3, [r3, #0]
 80185b0:	f023 0201 	bic.w	r2, r3, #1
 80185b4:	687b      	ldr	r3, [r7, #4]
 80185b6:	601a      	str	r2, [r3, #0]
}
 80185b8:	bf00      	nop
 80185ba:	370c      	adds	r7, #12
 80185bc:	46bd      	mov	sp, r7
 80185be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185c2:	4770      	bx	lr

080185c4 <LL_I2C_ConfigFilters>:
{
 80185c4:	b480      	push	{r7}
 80185c6:	b085      	sub	sp, #20
 80185c8:	af00      	add	r7, sp, #0
 80185ca:	60f8      	str	r0, [r7, #12]
 80185cc:	60b9      	str	r1, [r7, #8]
 80185ce:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ANFOFF | I2C_CR1_DNF, AnalogFilter | (DigitalFilter << I2C_CR1_DNF_Pos));
 80185d0:	68fb      	ldr	r3, [r7, #12]
 80185d2:	681b      	ldr	r3, [r3, #0]
 80185d4:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80185d8:	687b      	ldr	r3, [r7, #4]
 80185da:	0219      	lsls	r1, r3, #8
 80185dc:	68bb      	ldr	r3, [r7, #8]
 80185de:	430b      	orrs	r3, r1
 80185e0:	431a      	orrs	r2, r3
 80185e2:	68fb      	ldr	r3, [r7, #12]
 80185e4:	601a      	str	r2, [r3, #0]
}
 80185e6:	bf00      	nop
 80185e8:	3714      	adds	r7, #20
 80185ea:	46bd      	mov	sp, r7
 80185ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80185f0:	4770      	bx	lr
	...

080185f4 <LL_I2C_SetOwnAddress1>:
{
 80185f4:	b480      	push	{r7}
 80185f6:	b085      	sub	sp, #20
 80185f8:	af00      	add	r7, sp, #0
 80185fa:	60f8      	str	r0, [r7, #12]
 80185fc:	60b9      	str	r1, [r7, #8]
 80185fe:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_OA1 | I2C_OAR1_OA1MODE, OwnAddress1 | OwnAddrSize);
 8018600:	68fb      	ldr	r3, [r7, #12]
 8018602:	689a      	ldr	r2, [r3, #8]
 8018604:	4b06      	ldr	r3, [pc, #24]	@ (8018620 <LL_I2C_SetOwnAddress1+0x2c>)
 8018606:	4013      	ands	r3, r2
 8018608:	68b9      	ldr	r1, [r7, #8]
 801860a:	687a      	ldr	r2, [r7, #4]
 801860c:	430a      	orrs	r2, r1
 801860e:	431a      	orrs	r2, r3
 8018610:	68fb      	ldr	r3, [r7, #12]
 8018612:	609a      	str	r2, [r3, #8]
}
 8018614:	bf00      	nop
 8018616:	3714      	adds	r7, #20
 8018618:	46bd      	mov	sp, r7
 801861a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801861e:	4770      	bx	lr
 8018620:	fffff800 	.word	0xfffff800

08018624 <LL_I2C_EnableOwnAddress1>:
{
 8018624:	b480      	push	{r7}
 8018626:	b083      	sub	sp, #12
 8018628:	af00      	add	r7, sp, #0
 801862a:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 801862c:	687b      	ldr	r3, [r7, #4]
 801862e:	689b      	ldr	r3, [r3, #8]
 8018630:	f443 4200 	orr.w	r2, r3, #32768	@ 0x8000
 8018634:	687b      	ldr	r3, [r7, #4]
 8018636:	609a      	str	r2, [r3, #8]
}
 8018638:	bf00      	nop
 801863a:	370c      	adds	r7, #12
 801863c:	46bd      	mov	sp, r7
 801863e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018642:	4770      	bx	lr

08018644 <LL_I2C_DisableOwnAddress1>:
{
 8018644:	b480      	push	{r7}
 8018646:	b083      	sub	sp, #12
 8018648:	af00      	add	r7, sp, #0
 801864a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR1, I2C_OAR1_OA1EN);
 801864c:	687b      	ldr	r3, [r7, #4]
 801864e:	689b      	ldr	r3, [r3, #8]
 8018650:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8018654:	687b      	ldr	r3, [r7, #4]
 8018656:	609a      	str	r2, [r3, #8]
}
 8018658:	bf00      	nop
 801865a:	370c      	adds	r7, #12
 801865c:	46bd      	mov	sp, r7
 801865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018662:	4770      	bx	lr

08018664 <LL_I2C_SetTiming>:
{
 8018664:	b480      	push	{r7}
 8018666:	b083      	sub	sp, #12
 8018668:	af00      	add	r7, sp, #0
 801866a:	6078      	str	r0, [r7, #4]
 801866c:	6039      	str	r1, [r7, #0]
  WRITE_REG(I2Cx->TIMINGR, Timing);
 801866e:	687b      	ldr	r3, [r7, #4]
 8018670:	683a      	ldr	r2, [r7, #0]
 8018672:	611a      	str	r2, [r3, #16]
}
 8018674:	bf00      	nop
 8018676:	370c      	adds	r7, #12
 8018678:	46bd      	mov	sp, r7
 801867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801867e:	4770      	bx	lr

08018680 <LL_I2C_SetMode>:
{
 8018680:	b480      	push	{r7}
 8018682:	b083      	sub	sp, #12
 8018684:	af00      	add	r7, sp, #0
 8018686:	6078      	str	r0, [r7, #4]
 8018688:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBHEN | I2C_CR1_SMBDEN, PeripheralMode);
 801868a:	687b      	ldr	r3, [r7, #4]
 801868c:	681b      	ldr	r3, [r3, #0]
 801868e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8018692:	683b      	ldr	r3, [r7, #0]
 8018694:	431a      	orrs	r2, r3
 8018696:	687b      	ldr	r3, [r7, #4]
 8018698:	601a      	str	r2, [r3, #0]
}
 801869a:	bf00      	nop
 801869c:	370c      	adds	r7, #12
 801869e:	46bd      	mov	sp, r7
 80186a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186a4:	4770      	bx	lr

080186a6 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 80186a6:	b480      	push	{r7}
 80186a8:	b083      	sub	sp, #12
 80186aa:	af00      	add	r7, sp, #0
 80186ac:	6078      	str	r0, [r7, #4]
 80186ae:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR2, I2C_CR2_NACK, TypeAcknowledge);
 80186b0:	687b      	ldr	r3, [r7, #4]
 80186b2:	685b      	ldr	r3, [r3, #4]
 80186b4:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 80186b8:	683b      	ldr	r3, [r7, #0]
 80186ba:	431a      	orrs	r2, r3
 80186bc:	687b      	ldr	r3, [r7, #4]
 80186be:	605a      	str	r2, [r3, #4]
}
 80186c0:	bf00      	nop
 80186c2:	370c      	adds	r7, #12
 80186c4:	46bd      	mov	sp, r7
 80186c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80186ca:	4770      	bx	lr

080186cc <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: I2C registers are initialized
  *          - ERROR: Not applicable
  */
ErrorStatus LL_I2C_Init(I2C_TypeDef *I2Cx, const LL_I2C_InitTypeDef *I2C_InitStruct)
{
 80186cc:	b580      	push	{r7, lr}
 80186ce:	b082      	sub	sp, #8
 80186d0:	af00      	add	r7, sp, #0
 80186d2:	6078      	str	r0, [r7, #4]
 80186d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 80186d6:	6878      	ldr	r0, [r7, #4]
 80186d8:	f7ff ff64 	bl	80185a4 <LL_I2C_Disable>
  /*---------------------------- I2Cx CR1 Configuration ------------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_CR1_ANFOFF bit
   * - DigitalFilter: I2C_CR1_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 80186dc:	683b      	ldr	r3, [r7, #0]
 80186de:	6899      	ldr	r1, [r3, #8]
 80186e0:	683b      	ldr	r3, [r7, #0]
 80186e2:	68db      	ldr	r3, [r3, #12]
 80186e4:	461a      	mov	r2, r3
 80186e6:	6878      	ldr	r0, [r7, #4]
 80186e8:	f7ff ff6c 	bl	80185c4 <LL_I2C_ConfigFilters>
  /*---------------------------- I2Cx TIMINGR Configuration --------------------
   * Configure the SDA setup, hold time and the SCL high, low period with parameter :
   * - Timing: I2C_TIMINGR_PRESC[3:0], I2C_TIMINGR_SCLDEL[3:0], I2C_TIMINGR_SDADEL[3:0],
   *           I2C_TIMINGR_SCLH[7:0] and I2C_TIMINGR_SCLL[7:0] bits
   */
  LL_I2C_SetTiming(I2Cx, I2C_InitStruct->Timing);
 80186ec:	683b      	ldr	r3, [r7, #0]
 80186ee:	685b      	ldr	r3, [r3, #4]
 80186f0:	4619      	mov	r1, r3
 80186f2:	6878      	ldr	r0, [r7, #4]
 80186f4:	f7ff ffb6 	bl	8018664 <LL_I2C_SetTiming>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 80186f8:	6878      	ldr	r0, [r7, #4]
 80186fa:	f7ff ff43 	bl	8018584 <LL_I2C_Enable>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_OA1[9:0] bits
   * - OwnAddrSize:  I2C_OAR1_OA1MODE bit
   */
  LL_I2C_DisableOwnAddress1(I2Cx);
 80186fe:	6878      	ldr	r0, [r7, #4]
 8018700:	f7ff ffa0 	bl	8018644 <LL_I2C_DisableOwnAddress1>
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8018704:	683b      	ldr	r3, [r7, #0]
 8018706:	6919      	ldr	r1, [r3, #16]
 8018708:	683b      	ldr	r3, [r7, #0]
 801870a:	699b      	ldr	r3, [r3, #24]
 801870c:	461a      	mov	r2, r3
 801870e:	6878      	ldr	r0, [r7, #4]
 8018710:	f7ff ff70 	bl	80185f4 <LL_I2C_SetOwnAddress1>

  /* OwnAdress1 == 0 is reserved for General Call address */
  if (I2C_InitStruct->OwnAddress1 != 0U)
 8018714:	683b      	ldr	r3, [r7, #0]
 8018716:	691b      	ldr	r3, [r3, #16]
 8018718:	2b00      	cmp	r3, #0
 801871a:	d002      	beq.n	8018722 <LL_I2C_Init+0x56>
  {
    LL_I2C_EnableOwnAddress1(I2Cx);
 801871c:	6878      	ldr	r0, [r7, #4]
 801871e:	f7ff ff81 	bl	8018624 <LL_I2C_EnableOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBDEN and I2C_CR1_SMBHEN bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8018722:	683b      	ldr	r3, [r7, #0]
 8018724:	681b      	ldr	r3, [r3, #0]
 8018726:	4619      	mov	r1, r3
 8018728:	6878      	ldr	r0, [r7, #4]
 801872a:	f7ff ffa9 	bl	8018680 <LL_I2C_SetMode>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 801872e:	683b      	ldr	r3, [r7, #0]
 8018730:	695b      	ldr	r3, [r3, #20]
 8018732:	4619      	mov	r1, r3
 8018734:	6878      	ldr	r0, [r7, #4]
 8018736:	f7ff ffb6 	bl	80186a6 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 801873a:	2300      	movs	r3, #0
}
 801873c:	4618      	mov	r0, r3
 801873e:	3708      	adds	r7, #8
 8018740:	46bd      	mov	sp, r7
 8018742:	bd80      	pop	{r7, pc}

08018744 <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 8018744:	b480      	push	{r7}
 8018746:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8018748:	4b07      	ldr	r3, [pc, #28]	@ (8018768 <LL_RCC_HSE_IsReady+0x24>)
 801874a:	681b      	ldr	r3, [r3, #0]
 801874c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018750:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8018754:	d101      	bne.n	801875a <LL_RCC_HSE_IsReady+0x16>
 8018756:	2301      	movs	r3, #1
 8018758:	e000      	b.n	801875c <LL_RCC_HSE_IsReady+0x18>
 801875a:	2300      	movs	r3, #0
}
 801875c:	4618      	mov	r0, r3
 801875e:	46bd      	mov	sp, r7
 8018760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018764:	4770      	bx	lr
 8018766:	bf00      	nop
 8018768:	58024400 	.word	0x58024400

0801876c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 801876c:	b480      	push	{r7}
 801876e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8018770:	4b06      	ldr	r3, [pc, #24]	@ (801878c <LL_RCC_HSI_IsReady+0x20>)
 8018772:	681b      	ldr	r3, [r3, #0]
 8018774:	f003 0304 	and.w	r3, r3, #4
 8018778:	2b04      	cmp	r3, #4
 801877a:	d101      	bne.n	8018780 <LL_RCC_HSI_IsReady+0x14>
 801877c:	2301      	movs	r3, #1
 801877e:	e000      	b.n	8018782 <LL_RCC_HSI_IsReady+0x16>
 8018780:	2300      	movs	r3, #0
}
 8018782:	4618      	mov	r0, r3
 8018784:	46bd      	mov	sp, r7
 8018786:	f85d 7b04 	ldr.w	r7, [sp], #4
 801878a:	4770      	bx	lr
 801878c:	58024400 	.word	0x58024400

08018790 <LL_RCC_HSI_GetDivider>:
  *         @arg @ref LL_RCC_HSI_DIV2
  *         @arg @ref LL_RCC_HSI_DIV4
  *         @arg @ref LL_RCC_HSI_DIV8
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_GetDivider(void)
{
 8018790:	b480      	push	{r7}
 8018792:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIDIV));
 8018794:	4b04      	ldr	r3, [pc, #16]	@ (80187a8 <LL_RCC_HSI_GetDivider+0x18>)
 8018796:	681b      	ldr	r3, [r3, #0]
 8018798:	f003 0318 	and.w	r3, r3, #24
}
 801879c:	4618      	mov	r0, r3
 801879e:	46bd      	mov	sp, r7
 80187a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187a4:	4770      	bx	lr
 80187a6:	bf00      	nop
 80187a8:	58024400 	.word	0x58024400

080187ac <LL_RCC_CSI_IsReady>:
  * @brief  Check if CSI clock is ready
  * @rmtoll CR           CSIRDY        LL_RCC_CSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_CSI_IsReady(void)
{
 80187ac:	b480      	push	{r7}
 80187ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_CSIRDY) == (RCC_CR_CSIRDY)) ? 1UL : 0UL);
 80187b0:	4b07      	ldr	r3, [pc, #28]	@ (80187d0 <LL_RCC_CSI_IsReady+0x24>)
 80187b2:	681b      	ldr	r3, [r3, #0]
 80187b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80187b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80187bc:	d101      	bne.n	80187c2 <LL_RCC_CSI_IsReady+0x16>
 80187be:	2301      	movs	r3, #1
 80187c0:	e000      	b.n	80187c4 <LL_RCC_CSI_IsReady+0x18>
 80187c2:	2300      	movs	r3, #0
}
 80187c4:	4618      	mov	r0, r3
 80187c6:	46bd      	mov	sp, r7
 80187c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187cc:	4770      	bx	lr
 80187ce:	bf00      	nop
 80187d0:	58024400 	.word	0x58024400

080187d4 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80187d4:	b480      	push	{r7}
 80187d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80187d8:	4b06      	ldr	r3, [pc, #24]	@ (80187f4 <LL_RCC_LSE_IsReady+0x20>)
 80187da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80187dc:	f003 0302 	and.w	r3, r3, #2
 80187e0:	2b02      	cmp	r3, #2
 80187e2:	d101      	bne.n	80187e8 <LL_RCC_LSE_IsReady+0x14>
 80187e4:	2301      	movs	r3, #1
 80187e6:	e000      	b.n	80187ea <LL_RCC_LSE_IsReady+0x16>
 80187e8:	2300      	movs	r3, #0
}
 80187ea:	4618      	mov	r0, r3
 80187ec:	46bd      	mov	sp, r7
 80187ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80187f2:	4770      	bx	lr
 80187f4:	58024400 	.word	0x58024400

080187f8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_CSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL1
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80187f8:	b480      	push	{r7}
 80187fa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80187fc:	4b04      	ldr	r3, [pc, #16]	@ (8018810 <LL_RCC_GetSysClkSource+0x18>)
 80187fe:	691b      	ldr	r3, [r3, #16]
 8018800:	f003 0338 	and.w	r3, r3, #56	@ 0x38
}
 8018804:	4618      	mov	r0, r3
 8018806:	46bd      	mov	sp, r7
 8018808:	f85d 7b04 	ldr.w	r7, [sp], #4
 801880c:	4770      	bx	lr
 801880e:	bf00      	nop
 8018810:	58024400 	.word	0x58024400

08018814 <LL_RCC_GetSysPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysPrescaler(void)
{
 8018814:	b480      	push	{r7}
 8018816:	af00      	add	r7, sp, #0
#if defined(RCC_D1CFGR_D1CPRE)
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_D1CPRE));
 8018818:	4b04      	ldr	r3, [pc, #16]	@ (801882c <LL_RCC_GetSysPrescaler+0x18>)
 801881a:	699b      	ldr	r3, [r3, #24]
 801881c:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE));
#endif /* RCC_D1CFGR_D1CPRE */
}
 8018820:	4618      	mov	r0, r3
 8018822:	46bd      	mov	sp, r7
 8018824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018828:	4770      	bx	lr
 801882a:	bf00      	nop
 801882c:	58024400 	.word	0x58024400

08018830 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_AHB_DIV_128
  *         @arg @ref LL_RCC_AHB_DIV_256
  *         @arg @ref LL_RCC_AHB_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8018830:	b480      	push	{r7}
 8018832:	af00      	add	r7, sp, #0
#if defined(RCC_D1CFGR_HPRE)
  return (uint32_t)(READ_BIT(RCC->D1CFGR, RCC_D1CFGR_HPRE));
 8018834:	4b04      	ldr	r3, [pc, #16]	@ (8018848 <LL_RCC_GetAHBPrescaler+0x18>)
 8018836:	699b      	ldr	r3, [r3, #24]
 8018838:	f003 030f 	and.w	r3, r3, #15
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR1, RCC_CDCFGR1_HPRE));
#endif /* RCC_D1CFGR_HPRE */
}
 801883c:	4618      	mov	r0, r3
 801883e:	46bd      	mov	sp, r7
 8018840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018844:	4770      	bx	lr
 8018846:	bf00      	nop
 8018848:	58024400 	.word	0x58024400

0801884c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 801884c:	b480      	push	{r7}
 801884e:	af00      	add	r7, sp, #0
#if defined(RCC_D2CFGR_D2PPRE1)
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1));
 8018850:	4b04      	ldr	r3, [pc, #16]	@ (8018864 <LL_RCC_GetAPB1Prescaler+0x18>)
 8018852:	69db      	ldr	r3, [r3, #28]
 8018854:	f003 0370 	and.w	r3, r3, #112	@ 0x70
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1));
#endif /* RCC_D2CFGR_D2PPRE1 */
}
 8018858:	4618      	mov	r0, r3
 801885a:	46bd      	mov	sp, r7
 801885c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018860:	4770      	bx	lr
 8018862:	bf00      	nop
 8018864:	58024400 	.word	0x58024400

08018868 <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 8018868:	b480      	push	{r7}
 801886a:	af00      	add	r7, sp, #0
#if defined(RCC_D2CFGR_D2PPRE2)
  return (uint32_t)(READ_BIT(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2));
 801886c:	4b04      	ldr	r3, [pc, #16]	@ (8018880 <LL_RCC_GetAPB2Prescaler+0x18>)
 801886e:	69db      	ldr	r3, [r3, #28]
 8018870:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
#else
  return (uint32_t)(READ_BIT(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE2));
#endif /* RCC_D2CFGR_D2PPRE2 */
}
 8018874:	4618      	mov	r0, r3
 8018876:	46bd      	mov	sp, r7
 8018878:	f85d 7b04 	ldr.w	r7, [sp], #4
 801887c:	4770      	bx	lr
 801887e:	bf00      	nop
 8018880:	58024400 	.word	0x58024400

08018884 <LL_RCC_GetClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_GetClockSource(uint32_t Periph)
{
 8018884:	b480      	push	{r7}
 8018886:	b085      	sub	sp, #20
 8018888:	af00      	add	r7, sp, #0
 801888a:	6078      	str	r0, [r7, #4]
#if defined(RCC_D1CCIPR_FMCSEL)
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->D1CCIPR) + LL_CLKSOURCE_REG(Periph)));
 801888c:	687b      	ldr	r3, [r7, #4]
 801888e:	b2da      	uxtb	r2, r3
 8018890:	4b0e      	ldr	r3, [pc, #56]	@ (80188cc <LL_RCC_GetClockSource+0x48>)
 8018892:	4413      	add	r3, r2
 8018894:	60fb      	str	r3, [r7, #12]
#else
  const uint32_t *pReg = (uint32_t *)((uint32_t)((uint32_t)(&RCC->CDCCIPR) + LL_CLKSOURCE_REG(Periph)));
#endif /* RCC_D1CCIPR_FMCSEL */
  return (uint32_t)(Periph | (((READ_BIT(*pReg, LL_CLKSOURCE_MASK(Periph))) >> LL_CLKSOURCE_SHIFT(Periph)) << LL_RCC_CONFIG_SHIFT));
 8018896:	68fb      	ldr	r3, [r7, #12]
 8018898:	681a      	ldr	r2, [r3, #0]
 801889a:	687b      	ldr	r3, [r7, #4]
 801889c:	0e19      	lsrs	r1, r3, #24
 801889e:	687b      	ldr	r3, [r7, #4]
 80188a0:	0a1b      	lsrs	r3, r3, #8
 80188a2:	f003 031f 	and.w	r3, r3, #31
 80188a6:	fa01 f303 	lsl.w	r3, r1, r3
 80188aa:	401a      	ands	r2, r3
 80188ac:	687b      	ldr	r3, [r7, #4]
 80188ae:	0a1b      	lsrs	r3, r3, #8
 80188b0:	f003 031f 	and.w	r3, r3, #31
 80188b4:	fa22 f303 	lsr.w	r3, r2, r3
 80188b8:	041a      	lsls	r2, r3, #16
 80188ba:	687b      	ldr	r3, [r7, #4]
 80188bc:	4313      	orrs	r3, r2
}
 80188be:	4618      	mov	r0, r3
 80188c0:	3714      	adds	r7, #20
 80188c2:	46bd      	mov	sp, r7
 80188c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188c8:	4770      	bx	lr
 80188ca:	bf00      	nop
 80188cc:	5802444c 	.word	0x5802444c

080188d0 <LL_RCC_GetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_CSI
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE_LSE
  */
__STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t Periph)
{
 80188d0:	b580      	push	{r7, lr}
 80188d2:	b082      	sub	sp, #8
 80188d4:	af00      	add	r7, sp, #0
 80188d6:	6078      	str	r0, [r7, #4]
  return LL_RCC_GetClockSource(Periph);
 80188d8:	6878      	ldr	r0, [r7, #4]
 80188da:	f7ff ffd3 	bl	8018884 <LL_RCC_GetClockSource>
 80188de:	4603      	mov	r3, r0
}
 80188e0:	4618      	mov	r0, r3
 80188e2:	3708      	adds	r7, #8
 80188e4:	46bd      	mov	sp, r7
 80188e6:	bd80      	pop	{r7, pc}

080188e8 <LL_RCC_PLL_GetSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_CSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  *         @arg @ref LL_RCC_PLLSOURCE_NONE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetSource(void)
{
 80188e8:	b480      	push	{r7}
 80188ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_PLLSRC));
 80188ec:	4b04      	ldr	r3, [pc, #16]	@ (8018900 <LL_RCC_PLL_GetSource+0x18>)
 80188ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80188f0:	f003 0303 	and.w	r3, r3, #3
}
 80188f4:	4618      	mov	r0, r3
 80188f6:	46bd      	mov	sp, r7
 80188f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80188fc:	4770      	bx	lr
 80188fe:	bf00      	nop
 8018900:	58024400 	.word	0x58024400

08018904 <LL_RCC_PLL1P_IsEnabled>:
  * @brief  Check if PLL1 P is enabled
  * @rmtoll PLLCFGR           DIVP1EN         LL_RCC_PLL1P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1P_IsEnabled(void)
{
 8018904:	b480      	push	{r7}
 8018906:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP1EN) == RCC_PLLCFGR_DIVP1EN) ? 1UL : 0UL);
 8018908:	4b07      	ldr	r3, [pc, #28]	@ (8018928 <LL_RCC_PLL1P_IsEnabled+0x24>)
 801890a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801890c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8018910:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8018914:	d101      	bne.n	801891a <LL_RCC_PLL1P_IsEnabled+0x16>
 8018916:	2301      	movs	r3, #1
 8018918:	e000      	b.n	801891c <LL_RCC_PLL1P_IsEnabled+0x18>
 801891a:	2300      	movs	r3, #0
}
 801891c:	4618      	mov	r0, r3
 801891e:	46bd      	mov	sp, r7
 8018920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018924:	4770      	bx	lr
 8018926:	bf00      	nop
 8018928:	58024400 	.word	0x58024400

0801892c <LL_RCC_PLL1Q_IsEnabled>:
  * @brief  Check if PLL1 Q is enabled
  * @rmtoll PLLCFGR           DIVQ1EN         LL_RCC_PLL1Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1Q_IsEnabled(void)
{
 801892c:	b480      	push	{r7}
 801892e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ1EN) == RCC_PLLCFGR_DIVQ1EN) ? 1UL : 0UL);
 8018930:	4b07      	ldr	r3, [pc, #28]	@ (8018950 <LL_RCC_PLL1Q_IsEnabled+0x24>)
 8018932:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018934:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8018938:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 801893c:	d101      	bne.n	8018942 <LL_RCC_PLL1Q_IsEnabled+0x16>
 801893e:	2301      	movs	r3, #1
 8018940:	e000      	b.n	8018944 <LL_RCC_PLL1Q_IsEnabled+0x18>
 8018942:	2300      	movs	r3, #0
}
 8018944:	4618      	mov	r0, r3
 8018946:	46bd      	mov	sp, r7
 8018948:	f85d 7b04 	ldr.w	r7, [sp], #4
 801894c:	4770      	bx	lr
 801894e:	bf00      	nop
 8018950:	58024400 	.word	0x58024400

08018954 <LL_RCC_PLL1R_IsEnabled>:
  * @brief  Check if PLL1 R is enabled
  * @rmtoll PLLCFGR           DIVR1EN         LL_RCC_PLL1R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1R_IsEnabled(void)
{
 8018954:	b480      	push	{r7}
 8018956:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR1EN) == RCC_PLLCFGR_DIVR1EN) ? 1UL : 0UL);
 8018958:	4b07      	ldr	r3, [pc, #28]	@ (8018978 <LL_RCC_PLL1R_IsEnabled+0x24>)
 801895a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801895c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8018960:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8018964:	d101      	bne.n	801896a <LL_RCC_PLL1R_IsEnabled+0x16>
 8018966:	2301      	movs	r3, #1
 8018968:	e000      	b.n	801896c <LL_RCC_PLL1R_IsEnabled+0x18>
 801896a:	2300      	movs	r3, #0
}
 801896c:	4618      	mov	r0, r3
 801896e:	46bd      	mov	sp, r7
 8018970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018974:	4770      	bx	lr
 8018976:	bf00      	nop
 8018978:	58024400 	.word	0x58024400

0801897c <LL_RCC_PLL1FRACN_IsEnabled>:
  * @brief  Check if PLL1 FRACN is enabled
  * @rmtoll PLLCFGR           PLL1FRACEN         LL_RCC_PLL1FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1FRACN_IsEnabled(void)
{
 801897c:	b480      	push	{r7}
 801897e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN) == RCC_PLLCFGR_PLL1FRACEN) ? 1UL : 0UL);
 8018980:	4b06      	ldr	r3, [pc, #24]	@ (801899c <LL_RCC_PLL1FRACN_IsEnabled+0x20>)
 8018982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018984:	f003 0301 	and.w	r3, r3, #1
 8018988:	2b01      	cmp	r3, #1
 801898a:	d101      	bne.n	8018990 <LL_RCC_PLL1FRACN_IsEnabled+0x14>
 801898c:	2301      	movs	r3, #1
 801898e:	e000      	b.n	8018992 <LL_RCC_PLL1FRACN_IsEnabled+0x16>
 8018990:	2300      	movs	r3, #0
}
 8018992:	4618      	mov	r0, r3
 8018994:	46bd      	mov	sp, r7
 8018996:	f85d 7b04 	ldr.w	r7, [sp], #4
 801899a:	4770      	bx	lr
 801899c:	58024400 	.word	0x58024400

080189a0 <LL_RCC_PLL1_GetN>:
  * @brief  Get PLL1 N Coefficient
  * @rmtoll PLL1DIVR        N1          LL_RCC_PLL1_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetN(void)
{
 80189a0:	b480      	push	{r7}
 80189a2:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_N1) >>  RCC_PLL1DIVR_N1_Pos) + 1UL);
 80189a4:	4b04      	ldr	r3, [pc, #16]	@ (80189b8 <LL_RCC_PLL1_GetN+0x18>)
 80189a6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80189a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80189ac:	3301      	adds	r3, #1
}
 80189ae:	4618      	mov	r0, r3
 80189b0:	46bd      	mov	sp, r7
 80189b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189b6:	4770      	bx	lr
 80189b8:	58024400 	.word	0x58024400

080189bc <LL_RCC_PLL1_GetM>:
  * @brief  Get PLL1 M Coefficient
  * @rmtoll PLLCKSELR       DIVM1          LL_RCC_PLL1_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetM(void)
{
 80189bc:	b480      	push	{r7}
 80189be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM1) >>  RCC_PLLCKSELR_DIVM1_Pos);
 80189c0:	4b04      	ldr	r3, [pc, #16]	@ (80189d4 <LL_RCC_PLL1_GetM+0x18>)
 80189c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80189c4:	091b      	lsrs	r3, r3, #4
 80189c6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 80189ca:	4618      	mov	r0, r3
 80189cc:	46bd      	mov	sp, r7
 80189ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189d2:	4770      	bx	lr
 80189d4:	58024400 	.word	0x58024400

080189d8 <LL_RCC_PLL1_GetP>:
  * @brief  Get PLL1 P Coefficient
  * @rmtoll PLL1DIVR        P1          LL_RCC_PLL1_GetP
  * @retval A value between 2 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetP(void)
{
 80189d8:	b480      	push	{r7}
 80189da:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_P1) >>  RCC_PLL1DIVR_P1_Pos) + 1UL);
 80189dc:	4b05      	ldr	r3, [pc, #20]	@ (80189f4 <LL_RCC_PLL1_GetP+0x1c>)
 80189de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80189e0:	0a5b      	lsrs	r3, r3, #9
 80189e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80189e6:	3301      	adds	r3, #1
}
 80189e8:	4618      	mov	r0, r3
 80189ea:	46bd      	mov	sp, r7
 80189ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80189f0:	4770      	bx	lr
 80189f2:	bf00      	nop
 80189f4:	58024400 	.word	0x58024400

080189f8 <LL_RCC_PLL1_GetQ>:
  * @brief  Get PLL1 Q Coefficient
  * @rmtoll PLL1DIVR        Q1          LL_RCC_PLL1_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetQ(void)
{
 80189f8:	b480      	push	{r7}
 80189fa:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_Q1) >>  RCC_PLL1DIVR_Q1_Pos) + 1UL);
 80189fc:	4b05      	ldr	r3, [pc, #20]	@ (8018a14 <LL_RCC_PLL1_GetQ+0x1c>)
 80189fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018a00:	0c1b      	lsrs	r3, r3, #16
 8018a02:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018a06:	3301      	adds	r3, #1
}
 8018a08:	4618      	mov	r0, r3
 8018a0a:	46bd      	mov	sp, r7
 8018a0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a10:	4770      	bx	lr
 8018a12:	bf00      	nop
 8018a14:	58024400 	.word	0x58024400

08018a18 <LL_RCC_PLL1_GetR>:
  * @brief  Get PLL1 R Coefficient
  * @rmtoll PLL1DIVR        R1          LL_RCC_PLL1_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetR(void)
{
 8018a18:	b480      	push	{r7}
 8018a1a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL1DIVR, RCC_PLL1DIVR_R1) >>  RCC_PLL1DIVR_R1_Pos) + 1UL);
 8018a1c:	4b05      	ldr	r3, [pc, #20]	@ (8018a34 <LL_RCC_PLL1_GetR+0x1c>)
 8018a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8018a20:	0e1b      	lsrs	r3, r3, #24
 8018a22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018a26:	3301      	adds	r3, #1
}
 8018a28:	4618      	mov	r0, r3
 8018a2a:	46bd      	mov	sp, r7
 8018a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a30:	4770      	bx	lr
 8018a32:	bf00      	nop
 8018a34:	58024400 	.word	0x58024400

08018a38 <LL_RCC_PLL1_GetFRACN>:
  * @brief  Get PLL1 FRACN Coefficient
  * @rmtoll PLL1FRACR      FRACN1          LL_RCC_PLL1_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL1_GetFRACN(void)
{
 8018a38:	b480      	push	{r7}
 8018a3a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_FRACN1) >>  RCC_PLL1FRACR_FRACN1_Pos);
 8018a3c:	4b04      	ldr	r3, [pc, #16]	@ (8018a50 <LL_RCC_PLL1_GetFRACN+0x18>)
 8018a3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8018a40:	08db      	lsrs	r3, r3, #3
 8018a42:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 8018a46:	4618      	mov	r0, r3
 8018a48:	46bd      	mov	sp, r7
 8018a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a4e:	4770      	bx	lr
 8018a50:	58024400 	.word	0x58024400

08018a54 <LL_RCC_PLL2_IsReady>:
  * @brief  Check if PLL2 Ready
  * @rmtoll CR           PLL2RDY        LL_RCC_PLL2_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_IsReady(void)
{
 8018a54:	b480      	push	{r7}
 8018a56:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL2RDY) == (RCC_CR_PLL2RDY)) ? 1UL : 0UL);
 8018a58:	4b07      	ldr	r3, [pc, #28]	@ (8018a78 <LL_RCC_PLL2_IsReady+0x24>)
 8018a5a:	681b      	ldr	r3, [r3, #0]
 8018a5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8018a60:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8018a64:	d101      	bne.n	8018a6a <LL_RCC_PLL2_IsReady+0x16>
 8018a66:	2301      	movs	r3, #1
 8018a68:	e000      	b.n	8018a6c <LL_RCC_PLL2_IsReady+0x18>
 8018a6a:	2300      	movs	r3, #0
}
 8018a6c:	4618      	mov	r0, r3
 8018a6e:	46bd      	mov	sp, r7
 8018a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a74:	4770      	bx	lr
 8018a76:	bf00      	nop
 8018a78:	58024400 	.word	0x58024400

08018a7c <LL_RCC_PLL2P_IsEnabled>:
  * @brief  Check if PLL2 P is enabled
  * @rmtoll PLLCFGR           DIVP2EN         LL_RCC_PLL2P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2P_IsEnabled(void)
{
 8018a7c:	b480      	push	{r7}
 8018a7e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP2EN) == RCC_PLLCFGR_DIVP2EN) ? 1UL : 0UL);
 8018a80:	4b07      	ldr	r3, [pc, #28]	@ (8018aa0 <LL_RCC_PLL2P_IsEnabled+0x24>)
 8018a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018a84:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8018a88:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8018a8c:	d101      	bne.n	8018a92 <LL_RCC_PLL2P_IsEnabled+0x16>
 8018a8e:	2301      	movs	r3, #1
 8018a90:	e000      	b.n	8018a94 <LL_RCC_PLL2P_IsEnabled+0x18>
 8018a92:	2300      	movs	r3, #0
}
 8018a94:	4618      	mov	r0, r3
 8018a96:	46bd      	mov	sp, r7
 8018a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018a9c:	4770      	bx	lr
 8018a9e:	bf00      	nop
 8018aa0:	58024400 	.word	0x58024400

08018aa4 <LL_RCC_PLL2Q_IsEnabled>:
  * @brief  Check if PLL2 Q is enabled
  * @rmtoll PLLCFGR           DIVQ2EN         LL_RCC_PLL2Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2Q_IsEnabled(void)
{
 8018aa4:	b480      	push	{r7}
 8018aa6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ2EN) == RCC_PLLCFGR_DIVQ2EN) ? 1UL : 0UL);
 8018aa8:	4b07      	ldr	r3, [pc, #28]	@ (8018ac8 <LL_RCC_PLL2Q_IsEnabled+0x24>)
 8018aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018aac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8018ab0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8018ab4:	d101      	bne.n	8018aba <LL_RCC_PLL2Q_IsEnabled+0x16>
 8018ab6:	2301      	movs	r3, #1
 8018ab8:	e000      	b.n	8018abc <LL_RCC_PLL2Q_IsEnabled+0x18>
 8018aba:	2300      	movs	r3, #0
}
 8018abc:	4618      	mov	r0, r3
 8018abe:	46bd      	mov	sp, r7
 8018ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ac4:	4770      	bx	lr
 8018ac6:	bf00      	nop
 8018ac8:	58024400 	.word	0x58024400

08018acc <LL_RCC_PLL2R_IsEnabled>:
  * @brief  Check if PLL2 R is enabled
  * @rmtoll PLLCFGR           DIVR2EN         LL_RCC_PLL2R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2R_IsEnabled(void)
{
 8018acc:	b480      	push	{r7}
 8018ace:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR2EN) == RCC_PLLCFGR_DIVR2EN) ? 1UL : 0UL);
 8018ad0:	4b07      	ldr	r3, [pc, #28]	@ (8018af0 <LL_RCC_PLL2R_IsEnabled+0x24>)
 8018ad2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018ad4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8018ad8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8018adc:	d101      	bne.n	8018ae2 <LL_RCC_PLL2R_IsEnabled+0x16>
 8018ade:	2301      	movs	r3, #1
 8018ae0:	e000      	b.n	8018ae4 <LL_RCC_PLL2R_IsEnabled+0x18>
 8018ae2:	2300      	movs	r3, #0
}
 8018ae4:	4618      	mov	r0, r3
 8018ae6:	46bd      	mov	sp, r7
 8018ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018aec:	4770      	bx	lr
 8018aee:	bf00      	nop
 8018af0:	58024400 	.word	0x58024400

08018af4 <LL_RCC_PLL2FRACN_IsEnabled>:
  * @brief  Check if PLL2 FRACN is enabled
  * @rmtoll PLLCFGR           PLL2FRACEN         LL_RCC_PLL2FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2FRACN_IsEnabled(void)
{
 8018af4:	b480      	push	{r7}
 8018af6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL2FRACEN) == RCC_PLLCFGR_PLL2FRACEN) ? 1UL : 0UL);
 8018af8:	4b06      	ldr	r3, [pc, #24]	@ (8018b14 <LL_RCC_PLL2FRACN_IsEnabled+0x20>)
 8018afa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018afc:	f003 0310 	and.w	r3, r3, #16
 8018b00:	2b10      	cmp	r3, #16
 8018b02:	d101      	bne.n	8018b08 <LL_RCC_PLL2FRACN_IsEnabled+0x14>
 8018b04:	2301      	movs	r3, #1
 8018b06:	e000      	b.n	8018b0a <LL_RCC_PLL2FRACN_IsEnabled+0x16>
 8018b08:	2300      	movs	r3, #0
}
 8018b0a:	4618      	mov	r0, r3
 8018b0c:	46bd      	mov	sp, r7
 8018b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b12:	4770      	bx	lr
 8018b14:	58024400 	.word	0x58024400

08018b18 <LL_RCC_PLL2_GetN>:
  * @brief  Get PLL2 N Coefficient
  * @rmtoll PLL2DIVR        N2          LL_RCC_PLL2_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetN(void)
{
 8018b18:	b480      	push	{r7}
 8018b1a:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_N2) >>  RCC_PLL2DIVR_N2_Pos) + 1UL);
 8018b1c:	4b04      	ldr	r3, [pc, #16]	@ (8018b30 <LL_RCC_PLL2_GetN+0x18>)
 8018b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018b20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018b24:	3301      	adds	r3, #1
}
 8018b26:	4618      	mov	r0, r3
 8018b28:	46bd      	mov	sp, r7
 8018b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b2e:	4770      	bx	lr
 8018b30:	58024400 	.word	0x58024400

08018b34 <LL_RCC_PLL2_GetM>:
  * @brief  Get PLL2 M Coefficient
  * @rmtoll PLLCKSELR       DIVM2          LL_RCC_PLL2_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetM(void)
{
 8018b34:	b480      	push	{r7}
 8018b36:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM2) >>  RCC_PLLCKSELR_DIVM2_Pos);
 8018b38:	4b04      	ldr	r3, [pc, #16]	@ (8018b4c <LL_RCC_PLL2_GetM+0x18>)
 8018b3a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018b3c:	0b1b      	lsrs	r3, r3, #12
 8018b3e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8018b42:	4618      	mov	r0, r3
 8018b44:	46bd      	mov	sp, r7
 8018b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b4a:	4770      	bx	lr
 8018b4c:	58024400 	.word	0x58024400

08018b50 <LL_RCC_PLL2_GetP>:
  * @brief  Get PLL2 P Coefficient
  * @rmtoll PLL2DIVR        P2          LL_RCC_PLL2_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetP(void)
{
 8018b50:	b480      	push	{r7}
 8018b52:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_P2) >>  RCC_PLL2DIVR_P2_Pos) + 1UL);
 8018b54:	4b05      	ldr	r3, [pc, #20]	@ (8018b6c <LL_RCC_PLL2_GetP+0x1c>)
 8018b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018b58:	0a5b      	lsrs	r3, r3, #9
 8018b5a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018b5e:	3301      	adds	r3, #1
}
 8018b60:	4618      	mov	r0, r3
 8018b62:	46bd      	mov	sp, r7
 8018b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b68:	4770      	bx	lr
 8018b6a:	bf00      	nop
 8018b6c:	58024400 	.word	0x58024400

08018b70 <LL_RCC_PLL2_GetQ>:
  * @brief  Get PLL2 Q Coefficient
  * @rmtoll PLL2DIVR        Q2          LL_RCC_PLL2_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetQ(void)
{
 8018b70:	b480      	push	{r7}
 8018b72:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_Q2) >>  RCC_PLL2DIVR_Q2_Pos) + 1UL);
 8018b74:	4b05      	ldr	r3, [pc, #20]	@ (8018b8c <LL_RCC_PLL2_GetQ+0x1c>)
 8018b76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018b78:	0c1b      	lsrs	r3, r3, #16
 8018b7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018b7e:	3301      	adds	r3, #1
}
 8018b80:	4618      	mov	r0, r3
 8018b82:	46bd      	mov	sp, r7
 8018b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018b88:	4770      	bx	lr
 8018b8a:	bf00      	nop
 8018b8c:	58024400 	.word	0x58024400

08018b90 <LL_RCC_PLL2_GetR>:
  * @brief  Get PLL2 R Coefficient
  * @rmtoll PLL2DIVR        R2          LL_RCC_PLL2_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetR(void)
{
 8018b90:	b480      	push	{r7}
 8018b92:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL2DIVR, RCC_PLL2DIVR_R2) >>  RCC_PLL2DIVR_R2_Pos) + 1UL);
 8018b94:	4b05      	ldr	r3, [pc, #20]	@ (8018bac <LL_RCC_PLL2_GetR+0x1c>)
 8018b96:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8018b98:	0e1b      	lsrs	r3, r3, #24
 8018b9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018b9e:	3301      	adds	r3, #1
}
 8018ba0:	4618      	mov	r0, r3
 8018ba2:	46bd      	mov	sp, r7
 8018ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ba8:	4770      	bx	lr
 8018baa:	bf00      	nop
 8018bac:	58024400 	.word	0x58024400

08018bb0 <LL_RCC_PLL2_GetFRACN>:
  * @brief  Get PLL2 FRACN Coefficient
  * @rmtoll PLL2FRACR      FRACN2          LL_RCC_PLL2_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL2_GetFRACN(void)
{
 8018bb0:	b480      	push	{r7}
 8018bb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL2FRACR, RCC_PLL2FRACR_FRACN2) >>  RCC_PLL2FRACR_FRACN2_Pos);
 8018bb4:	4b04      	ldr	r3, [pc, #16]	@ (8018bc8 <LL_RCC_PLL2_GetFRACN+0x18>)
 8018bb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018bb8:	08db      	lsrs	r3, r3, #3
 8018bba:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 8018bbe:	4618      	mov	r0, r3
 8018bc0:	46bd      	mov	sp, r7
 8018bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bc6:	4770      	bx	lr
 8018bc8:	58024400 	.word	0x58024400

08018bcc <LL_RCC_PLL3_IsReady>:
  * @brief  Check if PLL3 Ready
  * @rmtoll CR           PLL3RDY        LL_RCC_PLL3_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_IsReady(void)
{
 8018bcc:	b480      	push	{r7}
 8018bce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLL3RDY) == (RCC_CR_PLL3RDY)) ? 1UL : 0UL);
 8018bd0:	4b07      	ldr	r3, [pc, #28]	@ (8018bf0 <LL_RCC_PLL3_IsReady+0x24>)
 8018bd2:	681b      	ldr	r3, [r3, #0]
 8018bd4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8018bd8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8018bdc:	d101      	bne.n	8018be2 <LL_RCC_PLL3_IsReady+0x16>
 8018bde:	2301      	movs	r3, #1
 8018be0:	e000      	b.n	8018be4 <LL_RCC_PLL3_IsReady+0x18>
 8018be2:	2300      	movs	r3, #0
}
 8018be4:	4618      	mov	r0, r3
 8018be6:	46bd      	mov	sp, r7
 8018be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018bec:	4770      	bx	lr
 8018bee:	bf00      	nop
 8018bf0:	58024400 	.word	0x58024400

08018bf4 <LL_RCC_PLL3P_IsEnabled>:
  * @brief  Check if PLL3 P is enabled
  * @rmtoll PLLCFGR           DIVP3EN         LL_RCC_PLL3P_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3P_IsEnabled(void)
{
 8018bf4:	b480      	push	{r7}
 8018bf6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVP3EN) == RCC_PLLCFGR_DIVP3EN) ? 1UL : 0UL);
 8018bf8:	4b07      	ldr	r3, [pc, #28]	@ (8018c18 <LL_RCC_PLL3P_IsEnabled+0x24>)
 8018bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018bfc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8018c00:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8018c04:	d101      	bne.n	8018c0a <LL_RCC_PLL3P_IsEnabled+0x16>
 8018c06:	2301      	movs	r3, #1
 8018c08:	e000      	b.n	8018c0c <LL_RCC_PLL3P_IsEnabled+0x18>
 8018c0a:	2300      	movs	r3, #0
}
 8018c0c:	4618      	mov	r0, r3
 8018c0e:	46bd      	mov	sp, r7
 8018c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c14:	4770      	bx	lr
 8018c16:	bf00      	nop
 8018c18:	58024400 	.word	0x58024400

08018c1c <LL_RCC_PLL3Q_IsEnabled>:
  * @brief  Check if PLL3 Q is enabled
  * @rmtoll PLLCFGR           DIVQ3EN         LL_RCC_PLL3Q_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3Q_IsEnabled(void)
{
 8018c1c:	b480      	push	{r7}
 8018c1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVQ3EN) == RCC_PLLCFGR_DIVQ3EN) ? 1UL : 0UL);
 8018c20:	4b07      	ldr	r3, [pc, #28]	@ (8018c40 <LL_RCC_PLL3Q_IsEnabled+0x24>)
 8018c22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018c24:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8018c28:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8018c2c:	d101      	bne.n	8018c32 <LL_RCC_PLL3Q_IsEnabled+0x16>
 8018c2e:	2301      	movs	r3, #1
 8018c30:	e000      	b.n	8018c34 <LL_RCC_PLL3Q_IsEnabled+0x18>
 8018c32:	2300      	movs	r3, #0
}
 8018c34:	4618      	mov	r0, r3
 8018c36:	46bd      	mov	sp, r7
 8018c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c3c:	4770      	bx	lr
 8018c3e:	bf00      	nop
 8018c40:	58024400 	.word	0x58024400

08018c44 <LL_RCC_PLL3R_IsEnabled>:
  * @brief  Check if PLL3 R is enabled
  * @rmtoll PLLCFGR           DIVR3EN         LL_RCC_PLL3R_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3R_IsEnabled(void)
{
 8018c44:	b480      	push	{r7}
 8018c46:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_DIVR3EN) == RCC_PLLCFGR_DIVR3EN) ? 1UL : 0UL);
 8018c48:	4b07      	ldr	r3, [pc, #28]	@ (8018c68 <LL_RCC_PLL3R_IsEnabled+0x24>)
 8018c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018c4c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8018c50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8018c54:	d101      	bne.n	8018c5a <LL_RCC_PLL3R_IsEnabled+0x16>
 8018c56:	2301      	movs	r3, #1
 8018c58:	e000      	b.n	8018c5c <LL_RCC_PLL3R_IsEnabled+0x18>
 8018c5a:	2300      	movs	r3, #0
}
 8018c5c:	4618      	mov	r0, r3
 8018c5e:	46bd      	mov	sp, r7
 8018c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c64:	4770      	bx	lr
 8018c66:	bf00      	nop
 8018c68:	58024400 	.word	0x58024400

08018c6c <LL_RCC_PLL3FRACN_IsEnabled>:
  * @brief  Check if PLL3 FRACN is enabled
  * @rmtoll PLLCFGR           PLL3FRACEN         LL_RCC_PLL3FRACN_IsEnabled
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3FRACN_IsEnabled(void)
{
 8018c6c:	b480      	push	{r7}
 8018c6e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL3FRACEN) == RCC_PLLCFGR_PLL3FRACEN) ? 1UL : 0UL);
 8018c70:	4b07      	ldr	r3, [pc, #28]	@ (8018c90 <LL_RCC_PLL3FRACN_IsEnabled+0x24>)
 8018c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8018c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8018c78:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018c7c:	d101      	bne.n	8018c82 <LL_RCC_PLL3FRACN_IsEnabled+0x16>
 8018c7e:	2301      	movs	r3, #1
 8018c80:	e000      	b.n	8018c84 <LL_RCC_PLL3FRACN_IsEnabled+0x18>
 8018c82:	2300      	movs	r3, #0
}
 8018c84:	4618      	mov	r0, r3
 8018c86:	46bd      	mov	sp, r7
 8018c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018c8c:	4770      	bx	lr
 8018c8e:	bf00      	nop
 8018c90:	58024400 	.word	0x58024400

08018c94 <LL_RCC_PLL3_GetN>:
  * @brief  Get PLL3 N Coefficient
  * @rmtoll PLL3DIVR        N3          LL_RCC_PLL3_GetN
  * @retval A value between 4 and 512
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetN(void)
{
 8018c94:	b480      	push	{r7}
 8018c96:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_N3) >>  RCC_PLL3DIVR_N3_Pos) + 1UL);
 8018c98:	4b04      	ldr	r3, [pc, #16]	@ (8018cac <LL_RCC_PLL3_GetN+0x18>)
 8018c9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018c9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018ca0:	3301      	adds	r3, #1
}
 8018ca2:	4618      	mov	r0, r3
 8018ca4:	46bd      	mov	sp, r7
 8018ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018caa:	4770      	bx	lr
 8018cac:	58024400 	.word	0x58024400

08018cb0 <LL_RCC_PLL3_GetM>:
  * @brief  Get PLL3 M Coefficient
  * @rmtoll PLLCKSELR       DIVM3          LL_RCC_PLL3_GetM
  * @retval A value between 0 and 63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetM(void)
{
 8018cb0:	b480      	push	{r7}
 8018cb2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCKSELR, RCC_PLLCKSELR_DIVM3) >>  RCC_PLLCKSELR_DIVM3_Pos);
 8018cb4:	4b04      	ldr	r3, [pc, #16]	@ (8018cc8 <LL_RCC_PLL3_GetM+0x18>)
 8018cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8018cb8:	0d1b      	lsrs	r3, r3, #20
 8018cba:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
}
 8018cbe:	4618      	mov	r0, r3
 8018cc0:	46bd      	mov	sp, r7
 8018cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018cc6:	4770      	bx	lr
 8018cc8:	58024400 	.word	0x58024400

08018ccc <LL_RCC_PLL3_GetP>:
  * @brief  Get PLL3 P Coefficient
  * @rmtoll PLL3DIVR        P3          LL_RCC_PLL3_GetP
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetP(void)
{
 8018ccc:	b480      	push	{r7}
 8018cce:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_P3) >>  RCC_PLL3DIVR_P3_Pos) + 1UL);
 8018cd0:	4b05      	ldr	r3, [pc, #20]	@ (8018ce8 <LL_RCC_PLL3_GetP+0x1c>)
 8018cd2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018cd4:	0a5b      	lsrs	r3, r3, #9
 8018cd6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018cda:	3301      	adds	r3, #1
}
 8018cdc:	4618      	mov	r0, r3
 8018cde:	46bd      	mov	sp, r7
 8018ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018ce4:	4770      	bx	lr
 8018ce6:	bf00      	nop
 8018ce8:	58024400 	.word	0x58024400

08018cec <LL_RCC_PLL3_GetQ>:
  * @brief  Get PLL3 Q Coefficient
  * @rmtoll PLL3DIVR        Q3          LL_RCC_PLL3_GetQ
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetQ(void)
{
 8018cec:	b480      	push	{r7}
 8018cee:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_Q3) >>  RCC_PLL3DIVR_Q3_Pos) + 1UL);
 8018cf0:	4b05      	ldr	r3, [pc, #20]	@ (8018d08 <LL_RCC_PLL3_GetQ+0x1c>)
 8018cf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018cf4:	0c1b      	lsrs	r3, r3, #16
 8018cf6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018cfa:	3301      	adds	r3, #1
}
 8018cfc:	4618      	mov	r0, r3
 8018cfe:	46bd      	mov	sp, r7
 8018d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d04:	4770      	bx	lr
 8018d06:	bf00      	nop
 8018d08:	58024400 	.word	0x58024400

08018d0c <LL_RCC_PLL3_GetR>:
  * @brief  Get PLL3 R Coefficient
  * @rmtoll PLL3DIVR        R3          LL_RCC_PLL3_GetR
  * @retval A value between 1 and 128
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetR(void)
{
 8018d0c:	b480      	push	{r7}
 8018d0e:	af00      	add	r7, sp, #0
  return (uint32_t)((READ_BIT(RCC->PLL3DIVR, RCC_PLL3DIVR_R3) >>  RCC_PLL3DIVR_R3_Pos) + 1UL);
 8018d10:	4b05      	ldr	r3, [pc, #20]	@ (8018d28 <LL_RCC_PLL3_GetR+0x1c>)
 8018d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8018d14:	0e1b      	lsrs	r3, r3, #24
 8018d16:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8018d1a:	3301      	adds	r3, #1
}
 8018d1c:	4618      	mov	r0, r3
 8018d1e:	46bd      	mov	sp, r7
 8018d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d24:	4770      	bx	lr
 8018d26:	bf00      	nop
 8018d28:	58024400 	.word	0x58024400

08018d2c <LL_RCC_PLL3_GetFRACN>:
  * @brief  Get PLL3 FRACN Coefficient
  * @rmtoll PLL3FRACR      FRACN3          LL_RCC_PLL3_GetFRACN
  * @retval A value between 0 and 8191 (0x1FFF)
  */
__STATIC_INLINE uint32_t LL_RCC_PLL3_GetFRACN(void)
{
 8018d2c:	b480      	push	{r7}
 8018d2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLL3FRACR, RCC_PLL3FRACR_FRACN3) >>  RCC_PLL3FRACR_FRACN3_Pos);
 8018d30:	4b04      	ldr	r3, [pc, #16]	@ (8018d44 <LL_RCC_PLL3_GetFRACN+0x18>)
 8018d32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8018d34:	08db      	lsrs	r3, r3, #3
 8018d36:	f3c3 030c 	ubfx	r3, r3, #0, #13
}
 8018d3a:	4618      	mov	r0, r3
 8018d3c:	46bd      	mov	sp, r7
 8018d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8018d42:	4770      	bx	lr
 8018d44:	58024400 	.word	0x58024400

08018d48 <LL_RCC_GetPLL1ClockFreq>:
  * @brief  Return PLL1 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL1ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8018d48:	b580      	push	{r7, lr}
 8018d4a:	b08a      	sub	sp, #40	@ 0x28
 8018d4c:	af02      	add	r7, sp, #8
 8018d4e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 8018d50:	2300      	movs	r3, #0
 8018d52:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 8018d54:	2300      	movs	r3, #0
 8018d56:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8018d58:	f7ff fdc6 	bl	80188e8 <LL_RCC_PLL_GetSource>
 8018d5c:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 8018d5e:	697b      	ldr	r3, [r7, #20]
 8018d60:	2b02      	cmp	r3, #2
 8018d62:	d01f      	beq.n	8018da4 <LL_RCC_GetPLL1ClockFreq+0x5c>
 8018d64:	697b      	ldr	r3, [r7, #20]
 8018d66:	2b02      	cmp	r3, #2
 8018d68:	d824      	bhi.n	8018db4 <LL_RCC_GetPLL1ClockFreq+0x6c>
 8018d6a:	697b      	ldr	r3, [r7, #20]
 8018d6c:	2b00      	cmp	r3, #0
 8018d6e:	d003      	beq.n	8018d78 <LL_RCC_GetPLL1ClockFreq+0x30>
 8018d70:	697b      	ldr	r3, [r7, #20]
 8018d72:	2b01      	cmp	r3, #1
 8018d74:	d00e      	beq.n	8018d94 <LL_RCC_GetPLL1ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 8018d76:	e01d      	b.n	8018db4 <LL_RCC_GetPLL1ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8018d78:	f7ff fcf8 	bl	801876c <LL_RCC_HSI_IsReady>
 8018d7c:	4603      	mov	r3, r0
 8018d7e:	2b00      	cmp	r3, #0
 8018d80:	d01a      	beq.n	8018db8 <LL_RCC_GetPLL1ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8018d82:	f7ff fd05 	bl	8018790 <LL_RCC_HSI_GetDivider>
 8018d86:	4603      	mov	r3, r0
 8018d88:	08db      	lsrs	r3, r3, #3
 8018d8a:	4a38      	ldr	r2, [pc, #224]	@ (8018e6c <LL_RCC_GetPLL1ClockFreq+0x124>)
 8018d8c:	fa22 f303 	lsr.w	r3, r2, r3
 8018d90:	61fb      	str	r3, [r7, #28]
      break;
 8018d92:	e011      	b.n	8018db8 <LL_RCC_GetPLL1ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 8018d94:	f7ff fd0a 	bl	80187ac <LL_RCC_CSI_IsReady>
 8018d98:	4603      	mov	r3, r0
 8018d9a:	2b00      	cmp	r3, #0
 8018d9c:	d00e      	beq.n	8018dbc <LL_RCC_GetPLL1ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 8018d9e:	4b34      	ldr	r3, [pc, #208]	@ (8018e70 <LL_RCC_GetPLL1ClockFreq+0x128>)
 8018da0:	61fb      	str	r3, [r7, #28]
      break;
 8018da2:	e00b      	b.n	8018dbc <LL_RCC_GetPLL1ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 8018da4:	f7ff fcce 	bl	8018744 <LL_RCC_HSE_IsReady>
 8018da8:	4603      	mov	r3, r0
 8018daa:	2b00      	cmp	r3, #0
 8018dac:	d008      	beq.n	8018dc0 <LL_RCC_GetPLL1ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 8018dae:	4b31      	ldr	r3, [pc, #196]	@ (8018e74 <LL_RCC_GetPLL1ClockFreq+0x12c>)
 8018db0:	61fb      	str	r3, [r7, #28]
      break;
 8018db2:	e005      	b.n	8018dc0 <LL_RCC_GetPLL1ClockFreq+0x78>
      break;
 8018db4:	bf00      	nop
 8018db6:	e004      	b.n	8018dc2 <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 8018db8:	bf00      	nop
 8018dba:	e002      	b.n	8018dc2 <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 8018dbc:	bf00      	nop
 8018dbe:	e000      	b.n	8018dc2 <LL_RCC_GetPLL1ClockFreq+0x7a>
      break;
 8018dc0:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 8018dc2:	687b      	ldr	r3, [r7, #4]
 8018dc4:	2200      	movs	r2, #0
 8018dc6:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8018dc8:	687b      	ldr	r3, [r7, #4]
 8018dca:	2200      	movs	r2, #0
 8018dcc:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8018dce:	687b      	ldr	r3, [r7, #4]
 8018dd0:	2200      	movs	r2, #0
 8018dd2:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL1_GetM();
 8018dd4:	f7ff fdf2 	bl	80189bc <LL_RCC_PLL1_GetM>
 8018dd8:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL1_GetN();
 8018dda:	f7ff fde1 	bl	80189a0 <LL_RCC_PLL1_GetN>
 8018dde:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL1FRACN_IsEnabled() != 0U)
 8018de0:	f7ff fdcc 	bl	801897c <LL_RCC_PLL1FRACN_IsEnabled>
 8018de4:	4603      	mov	r3, r0
 8018de6:	2b00      	cmp	r3, #0
 8018de8:	d002      	beq.n	8018df0 <LL_RCC_GetPLL1ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL1_GetFRACN();
 8018dea:	f7ff fe25 	bl	8018a38 <LL_RCC_PLL1_GetFRACN>
 8018dee:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 8018df0:	693b      	ldr	r3, [r7, #16]
 8018df2:	2b00      	cmp	r3, #0
 8018df4:	d035      	beq.n	8018e62 <LL_RCC_GetPLL1ClockFreq+0x11a>
  {
    if (LL_RCC_PLL1P_IsEnabled() != 0U)
 8018df6:	f7ff fd85 	bl	8018904 <LL_RCC_PLL1P_IsEnabled>
 8018dfa:	4603      	mov	r3, r0
 8018dfc:	2b00      	cmp	r3, #0
 8018dfe:	d00c      	beq.n	8018e1a <LL_RCC_GetPLL1ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetP());
 8018e00:	f7ff fdea 	bl	80189d8 <LL_RCC_PLL1_GetP>
 8018e04:	4603      	mov	r3, r0
 8018e06:	9300      	str	r3, [sp, #0]
 8018e08:	69bb      	ldr	r3, [r7, #24]
 8018e0a:	68fa      	ldr	r2, [r7, #12]
 8018e0c:	6939      	ldr	r1, [r7, #16]
 8018e0e:	69f8      	ldr	r0, [r7, #28]
 8018e10:	f000 f964 	bl	80190dc <LL_RCC_CalcPLLClockFreq>
 8018e14:	4602      	mov	r2, r0
 8018e16:	687b      	ldr	r3, [r7, #4]
 8018e18:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL1Q_IsEnabled() != 0U)
 8018e1a:	f7ff fd87 	bl	801892c <LL_RCC_PLL1Q_IsEnabled>
 8018e1e:	4603      	mov	r3, r0
 8018e20:	2b00      	cmp	r3, #0
 8018e22:	d00c      	beq.n	8018e3e <LL_RCC_GetPLL1ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetQ());
 8018e24:	f7ff fde8 	bl	80189f8 <LL_RCC_PLL1_GetQ>
 8018e28:	4603      	mov	r3, r0
 8018e2a:	9300      	str	r3, [sp, #0]
 8018e2c:	69bb      	ldr	r3, [r7, #24]
 8018e2e:	68fa      	ldr	r2, [r7, #12]
 8018e30:	6939      	ldr	r1, [r7, #16]
 8018e32:	69f8      	ldr	r0, [r7, #28]
 8018e34:	f000 f952 	bl	80190dc <LL_RCC_CalcPLLClockFreq>
 8018e38:	4602      	mov	r2, r0
 8018e3a:	687b      	ldr	r3, [r7, #4]
 8018e3c:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL1R_IsEnabled() != 0U)
 8018e3e:	f7ff fd89 	bl	8018954 <LL_RCC_PLL1R_IsEnabled>
 8018e42:	4603      	mov	r3, r0
 8018e44:	2b00      	cmp	r3, #0
 8018e46:	d00c      	beq.n	8018e62 <LL_RCC_GetPLL1ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL1_GetR());
 8018e48:	f7ff fde6 	bl	8018a18 <LL_RCC_PLL1_GetR>
 8018e4c:	4603      	mov	r3, r0
 8018e4e:	9300      	str	r3, [sp, #0]
 8018e50:	69bb      	ldr	r3, [r7, #24]
 8018e52:	68fa      	ldr	r2, [r7, #12]
 8018e54:	6939      	ldr	r1, [r7, #16]
 8018e56:	69f8      	ldr	r0, [r7, #28]
 8018e58:	f000 f940 	bl	80190dc <LL_RCC_CalcPLLClockFreq>
 8018e5c:	4602      	mov	r2, r0
 8018e5e:	687b      	ldr	r3, [r7, #4]
 8018e60:	609a      	str	r2, [r3, #8]
    }
  }
}
 8018e62:	bf00      	nop
 8018e64:	3720      	adds	r7, #32
 8018e66:	46bd      	mov	sp, r7
 8018e68:	bd80      	pop	{r7, pc}
 8018e6a:	bf00      	nop
 8018e6c:	03d09000 	.word	0x03d09000
 8018e70:	003d0900 	.word	0x003d0900
 8018e74:	017d7840 	.word	0x017d7840

08018e78 <LL_RCC_GetPLL2ClockFreq>:
  * @brief  Return PLL2 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL2ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8018e78:	b580      	push	{r7, lr}
 8018e7a:	b08a      	sub	sp, #40	@ 0x28
 8018e7c:	af02      	add	r7, sp, #8
 8018e7e:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 8018e80:	2300      	movs	r3, #0
 8018e82:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 8018e84:	2300      	movs	r3, #0
 8018e86:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8018e88:	f7ff fd2e 	bl	80188e8 <LL_RCC_PLL_GetSource>
 8018e8c:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 8018e8e:	697b      	ldr	r3, [r7, #20]
 8018e90:	2b02      	cmp	r3, #2
 8018e92:	d01f      	beq.n	8018ed4 <LL_RCC_GetPLL2ClockFreq+0x5c>
 8018e94:	697b      	ldr	r3, [r7, #20]
 8018e96:	2b02      	cmp	r3, #2
 8018e98:	d824      	bhi.n	8018ee4 <LL_RCC_GetPLL2ClockFreq+0x6c>
 8018e9a:	697b      	ldr	r3, [r7, #20]
 8018e9c:	2b00      	cmp	r3, #0
 8018e9e:	d003      	beq.n	8018ea8 <LL_RCC_GetPLL2ClockFreq+0x30>
 8018ea0:	697b      	ldr	r3, [r7, #20]
 8018ea2:	2b01      	cmp	r3, #1
 8018ea4:	d00e      	beq.n	8018ec4 <LL_RCC_GetPLL2ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 8018ea6:	e01d      	b.n	8018ee4 <LL_RCC_GetPLL2ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8018ea8:	f7ff fc60 	bl	801876c <LL_RCC_HSI_IsReady>
 8018eac:	4603      	mov	r3, r0
 8018eae:	2b00      	cmp	r3, #0
 8018eb0:	d01a      	beq.n	8018ee8 <LL_RCC_GetPLL2ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8018eb2:	f7ff fc6d 	bl	8018790 <LL_RCC_HSI_GetDivider>
 8018eb6:	4603      	mov	r3, r0
 8018eb8:	08db      	lsrs	r3, r3, #3
 8018eba:	4a38      	ldr	r2, [pc, #224]	@ (8018f9c <LL_RCC_GetPLL2ClockFreq+0x124>)
 8018ebc:	fa22 f303 	lsr.w	r3, r2, r3
 8018ec0:	61fb      	str	r3, [r7, #28]
      break;
 8018ec2:	e011      	b.n	8018ee8 <LL_RCC_GetPLL2ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 8018ec4:	f7ff fc72 	bl	80187ac <LL_RCC_CSI_IsReady>
 8018ec8:	4603      	mov	r3, r0
 8018eca:	2b00      	cmp	r3, #0
 8018ecc:	d00e      	beq.n	8018eec <LL_RCC_GetPLL2ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 8018ece:	4b34      	ldr	r3, [pc, #208]	@ (8018fa0 <LL_RCC_GetPLL2ClockFreq+0x128>)
 8018ed0:	61fb      	str	r3, [r7, #28]
      break;
 8018ed2:	e00b      	b.n	8018eec <LL_RCC_GetPLL2ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 8018ed4:	f7ff fc36 	bl	8018744 <LL_RCC_HSE_IsReady>
 8018ed8:	4603      	mov	r3, r0
 8018eda:	2b00      	cmp	r3, #0
 8018edc:	d008      	beq.n	8018ef0 <LL_RCC_GetPLL2ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 8018ede:	4b31      	ldr	r3, [pc, #196]	@ (8018fa4 <LL_RCC_GetPLL2ClockFreq+0x12c>)
 8018ee0:	61fb      	str	r3, [r7, #28]
      break;
 8018ee2:	e005      	b.n	8018ef0 <LL_RCC_GetPLL2ClockFreq+0x78>
      break;
 8018ee4:	bf00      	nop
 8018ee6:	e004      	b.n	8018ef2 <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8018ee8:	bf00      	nop
 8018eea:	e002      	b.n	8018ef2 <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8018eec:	bf00      	nop
 8018eee:	e000      	b.n	8018ef2 <LL_RCC_GetPLL2ClockFreq+0x7a>
      break;
 8018ef0:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 8018ef2:	687b      	ldr	r3, [r7, #4]
 8018ef4:	2200      	movs	r2, #0
 8018ef6:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8018ef8:	687b      	ldr	r3, [r7, #4]
 8018efa:	2200      	movs	r2, #0
 8018efc:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 8018efe:	687b      	ldr	r3, [r7, #4]
 8018f00:	2200      	movs	r2, #0
 8018f02:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL2_GetM();
 8018f04:	f7ff fe16 	bl	8018b34 <LL_RCC_PLL2_GetM>
 8018f08:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL2_GetN();
 8018f0a:	f7ff fe05 	bl	8018b18 <LL_RCC_PLL2_GetN>
 8018f0e:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL2FRACN_IsEnabled() != 0U)
 8018f10:	f7ff fdf0 	bl	8018af4 <LL_RCC_PLL2FRACN_IsEnabled>
 8018f14:	4603      	mov	r3, r0
 8018f16:	2b00      	cmp	r3, #0
 8018f18:	d002      	beq.n	8018f20 <LL_RCC_GetPLL2ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL2_GetFRACN();
 8018f1a:	f7ff fe49 	bl	8018bb0 <LL_RCC_PLL2_GetFRACN>
 8018f1e:	61b8      	str	r0, [r7, #24]
  }

  if (m != 0U)
 8018f20:	693b      	ldr	r3, [r7, #16]
 8018f22:	2b00      	cmp	r3, #0
 8018f24:	d035      	beq.n	8018f92 <LL_RCC_GetPLL2ClockFreq+0x11a>
  {
    if (LL_RCC_PLL2P_IsEnabled() != 0U)
 8018f26:	f7ff fda9 	bl	8018a7c <LL_RCC_PLL2P_IsEnabled>
 8018f2a:	4603      	mov	r3, r0
 8018f2c:	2b00      	cmp	r3, #0
 8018f2e:	d00c      	beq.n	8018f4a <LL_RCC_GetPLL2ClockFreq+0xd2>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetP());
 8018f30:	f7ff fe0e 	bl	8018b50 <LL_RCC_PLL2_GetP>
 8018f34:	4603      	mov	r3, r0
 8018f36:	9300      	str	r3, [sp, #0]
 8018f38:	69bb      	ldr	r3, [r7, #24]
 8018f3a:	68fa      	ldr	r2, [r7, #12]
 8018f3c:	6939      	ldr	r1, [r7, #16]
 8018f3e:	69f8      	ldr	r0, [r7, #28]
 8018f40:	f000 f8cc 	bl	80190dc <LL_RCC_CalcPLLClockFreq>
 8018f44:	4602      	mov	r2, r0
 8018f46:	687b      	ldr	r3, [r7, #4]
 8018f48:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL2Q_IsEnabled() != 0U)
 8018f4a:	f7ff fdab 	bl	8018aa4 <LL_RCC_PLL2Q_IsEnabled>
 8018f4e:	4603      	mov	r3, r0
 8018f50:	2b00      	cmp	r3, #0
 8018f52:	d00c      	beq.n	8018f6e <LL_RCC_GetPLL2ClockFreq+0xf6>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetQ());
 8018f54:	f7ff fe0c 	bl	8018b70 <LL_RCC_PLL2_GetQ>
 8018f58:	4603      	mov	r3, r0
 8018f5a:	9300      	str	r3, [sp, #0]
 8018f5c:	69bb      	ldr	r3, [r7, #24]
 8018f5e:	68fa      	ldr	r2, [r7, #12]
 8018f60:	6939      	ldr	r1, [r7, #16]
 8018f62:	69f8      	ldr	r0, [r7, #28]
 8018f64:	f000 f8ba 	bl	80190dc <LL_RCC_CalcPLLClockFreq>
 8018f68:	4602      	mov	r2, r0
 8018f6a:	687b      	ldr	r3, [r7, #4]
 8018f6c:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL2R_IsEnabled() != 0U)
 8018f6e:	f7ff fdad 	bl	8018acc <LL_RCC_PLL2R_IsEnabled>
 8018f72:	4603      	mov	r3, r0
 8018f74:	2b00      	cmp	r3, #0
 8018f76:	d00c      	beq.n	8018f92 <LL_RCC_GetPLL2ClockFreq+0x11a>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL2_GetR());
 8018f78:	f7ff fe0a 	bl	8018b90 <LL_RCC_PLL2_GetR>
 8018f7c:	4603      	mov	r3, r0
 8018f7e:	9300      	str	r3, [sp, #0]
 8018f80:	69bb      	ldr	r3, [r7, #24]
 8018f82:	68fa      	ldr	r2, [r7, #12]
 8018f84:	6939      	ldr	r1, [r7, #16]
 8018f86:	69f8      	ldr	r0, [r7, #28]
 8018f88:	f000 f8a8 	bl	80190dc <LL_RCC_CalcPLLClockFreq>
 8018f8c:	4602      	mov	r2, r0
 8018f8e:	687b      	ldr	r3, [r7, #4]
 8018f90:	609a      	str	r2, [r3, #8]
    }
  }
}
 8018f92:	bf00      	nop
 8018f94:	3720      	adds	r7, #32
 8018f96:	46bd      	mov	sp, r7
 8018f98:	bd80      	pop	{r7, pc}
 8018f9a:	bf00      	nop
 8018f9c:	03d09000 	.word	0x03d09000
 8018fa0:	003d0900 	.word	0x003d0900
 8018fa4:	017d7840 	.word	0x017d7840

08018fa8 <LL_RCC_GetPLL3ClockFreq>:
  * @brief  Return PLL3 clocks frequencies
  * @note   LL_RCC_PERIPH_FREQUENCY_NO returned for non activated output or oscillator not ready
  * @retval None
  */
void LL_RCC_GetPLL3ClockFreq(LL_PLL_ClocksTypeDef *PLL_Clocks)
{
 8018fa8:	b580      	push	{r7, lr}
 8018faa:	b08a      	sub	sp, #40	@ 0x28
 8018fac:	af02      	add	r7, sp, #8
 8018fae:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = LL_RCC_PERIPH_FREQUENCY_NO, pllsource;
 8018fb0:	2300      	movs	r3, #0
 8018fb2:	61fb      	str	r3, [r7, #28]
  uint32_t m, n, fracn = 0U;
 8018fb4:	2300      	movs	r3, #0
 8018fb6:	61bb      	str	r3, [r7, #24]

  /* PLL_VCO = (HSE_VALUE, CSI_VALUE or HSI_VALUE/HSIDIV) / PLLM * (PLLN + FRACN)
     SYSCLK = PLL_VCO / PLLP
  */
  pllsource = LL_RCC_PLL_GetSource();
 8018fb8:	f7ff fc96 	bl	80188e8 <LL_RCC_PLL_GetSource>
 8018fbc:	6178      	str	r0, [r7, #20]

  switch (pllsource)
 8018fbe:	697b      	ldr	r3, [r7, #20]
 8018fc0:	2b02      	cmp	r3, #2
 8018fc2:	d01f      	beq.n	8019004 <LL_RCC_GetPLL3ClockFreq+0x5c>
 8018fc4:	697b      	ldr	r3, [r7, #20]
 8018fc6:	2b02      	cmp	r3, #2
 8018fc8:	d824      	bhi.n	8019014 <LL_RCC_GetPLL3ClockFreq+0x6c>
 8018fca:	697b      	ldr	r3, [r7, #20]
 8018fcc:	2b00      	cmp	r3, #0
 8018fce:	d003      	beq.n	8018fd8 <LL_RCC_GetPLL3ClockFreq+0x30>
 8018fd0:	697b      	ldr	r3, [r7, #20]
 8018fd2:	2b01      	cmp	r3, #1
 8018fd4:	d00e      	beq.n	8018ff4 <LL_RCC_GetPLL3ClockFreq+0x4c>
      break;

    case LL_RCC_PLLSOURCE_NONE:
    default:
      /* PLL clock disabled */
      break;
 8018fd6:	e01d      	b.n	8019014 <LL_RCC_GetPLL3ClockFreq+0x6c>
      if (LL_RCC_HSI_IsReady() != 0U)
 8018fd8:	f7ff fbc8 	bl	801876c <LL_RCC_HSI_IsReady>
 8018fdc:	4603      	mov	r3, r0
 8018fde:	2b00      	cmp	r3, #0
 8018fe0:	d01a      	beq.n	8019018 <LL_RCC_GetPLL3ClockFreq+0x70>
        pllinputfreq = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 8018fe2:	f7ff fbd5 	bl	8018790 <LL_RCC_HSI_GetDivider>
 8018fe6:	4603      	mov	r3, r0
 8018fe8:	08db      	lsrs	r3, r3, #3
 8018fea:	4a39      	ldr	r2, [pc, #228]	@ (80190d0 <LL_RCC_GetPLL3ClockFreq+0x128>)
 8018fec:	fa22 f303 	lsr.w	r3, r2, r3
 8018ff0:	61fb      	str	r3, [r7, #28]
      break;
 8018ff2:	e011      	b.n	8019018 <LL_RCC_GetPLL3ClockFreq+0x70>
      if (LL_RCC_CSI_IsReady() != 0U)
 8018ff4:	f7ff fbda 	bl	80187ac <LL_RCC_CSI_IsReady>
 8018ff8:	4603      	mov	r3, r0
 8018ffa:	2b00      	cmp	r3, #0
 8018ffc:	d00e      	beq.n	801901c <LL_RCC_GetPLL3ClockFreq+0x74>
        pllinputfreq = CSI_VALUE;
 8018ffe:	4b35      	ldr	r3, [pc, #212]	@ (80190d4 <LL_RCC_GetPLL3ClockFreq+0x12c>)
 8019000:	61fb      	str	r3, [r7, #28]
      break;
 8019002:	e00b      	b.n	801901c <LL_RCC_GetPLL3ClockFreq+0x74>
      if (LL_RCC_HSE_IsReady() != 0U)
 8019004:	f7ff fb9e 	bl	8018744 <LL_RCC_HSE_IsReady>
 8019008:	4603      	mov	r3, r0
 801900a:	2b00      	cmp	r3, #0
 801900c:	d008      	beq.n	8019020 <LL_RCC_GetPLL3ClockFreq+0x78>
        pllinputfreq = HSE_VALUE;
 801900e:	4b32      	ldr	r3, [pc, #200]	@ (80190d8 <LL_RCC_GetPLL3ClockFreq+0x130>)
 8019010:	61fb      	str	r3, [r7, #28]
      break;
 8019012:	e005      	b.n	8019020 <LL_RCC_GetPLL3ClockFreq+0x78>
      break;
 8019014:	bf00      	nop
 8019016:	e004      	b.n	8019022 <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8019018:	bf00      	nop
 801901a:	e002      	b.n	8019022 <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 801901c:	bf00      	nop
 801901e:	e000      	b.n	8019022 <LL_RCC_GetPLL3ClockFreq+0x7a>
      break;
 8019020:	bf00      	nop
  }

  PLL_Clocks->PLL_P_Frequency = 0U;
 8019022:	687b      	ldr	r3, [r7, #4]
 8019024:	2200      	movs	r2, #0
 8019026:	601a      	str	r2, [r3, #0]
  PLL_Clocks->PLL_Q_Frequency = 0U;
 8019028:	687b      	ldr	r3, [r7, #4]
 801902a:	2200      	movs	r2, #0
 801902c:	605a      	str	r2, [r3, #4]
  PLL_Clocks->PLL_R_Frequency = 0U;
 801902e:	687b      	ldr	r3, [r7, #4]
 8019030:	2200      	movs	r2, #0
 8019032:	609a      	str	r2, [r3, #8]

  m = LL_RCC_PLL3_GetM();
 8019034:	f7ff fe3c 	bl	8018cb0 <LL_RCC_PLL3_GetM>
 8019038:	6138      	str	r0, [r7, #16]
  n = LL_RCC_PLL3_GetN();
 801903a:	f7ff fe2b 	bl	8018c94 <LL_RCC_PLL3_GetN>
 801903e:	60f8      	str	r0, [r7, #12]
  if (LL_RCC_PLL3FRACN_IsEnabled() != 0U)
 8019040:	f7ff fe14 	bl	8018c6c <LL_RCC_PLL3FRACN_IsEnabled>
 8019044:	4603      	mov	r3, r0
 8019046:	2b00      	cmp	r3, #0
 8019048:	d002      	beq.n	8019050 <LL_RCC_GetPLL3ClockFreq+0xa8>
  {
    fracn = LL_RCC_PLL3_GetFRACN();
 801904a:	f7ff fe6f 	bl	8018d2c <LL_RCC_PLL3_GetFRACN>
 801904e:	61b8      	str	r0, [r7, #24]
  }

  if ((m != 0U) && (pllinputfreq != 0U))
 8019050:	693b      	ldr	r3, [r7, #16]
 8019052:	2b00      	cmp	r3, #0
 8019054:	d038      	beq.n	80190c8 <LL_RCC_GetPLL3ClockFreq+0x120>
 8019056:	69fb      	ldr	r3, [r7, #28]
 8019058:	2b00      	cmp	r3, #0
 801905a:	d035      	beq.n	80190c8 <LL_RCC_GetPLL3ClockFreq+0x120>
  {
    if (LL_RCC_PLL3P_IsEnabled() != 0U)
 801905c:	f7ff fdca 	bl	8018bf4 <LL_RCC_PLL3P_IsEnabled>
 8019060:	4603      	mov	r3, r0
 8019062:	2b00      	cmp	r3, #0
 8019064:	d00c      	beq.n	8019080 <LL_RCC_GetPLL3ClockFreq+0xd8>
    {
      PLL_Clocks->PLL_P_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetP());
 8019066:	f7ff fe31 	bl	8018ccc <LL_RCC_PLL3_GetP>
 801906a:	4603      	mov	r3, r0
 801906c:	9300      	str	r3, [sp, #0]
 801906e:	69bb      	ldr	r3, [r7, #24]
 8019070:	68fa      	ldr	r2, [r7, #12]
 8019072:	6939      	ldr	r1, [r7, #16]
 8019074:	69f8      	ldr	r0, [r7, #28]
 8019076:	f000 f831 	bl	80190dc <LL_RCC_CalcPLLClockFreq>
 801907a:	4602      	mov	r2, r0
 801907c:	687b      	ldr	r3, [r7, #4]
 801907e:	601a      	str	r2, [r3, #0]
    }

    if (LL_RCC_PLL3Q_IsEnabled() != 0U)
 8019080:	f7ff fdcc 	bl	8018c1c <LL_RCC_PLL3Q_IsEnabled>
 8019084:	4603      	mov	r3, r0
 8019086:	2b00      	cmp	r3, #0
 8019088:	d00c      	beq.n	80190a4 <LL_RCC_GetPLL3ClockFreq+0xfc>
    {
      PLL_Clocks->PLL_Q_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetQ());
 801908a:	f7ff fe2f 	bl	8018cec <LL_RCC_PLL3_GetQ>
 801908e:	4603      	mov	r3, r0
 8019090:	9300      	str	r3, [sp, #0]
 8019092:	69bb      	ldr	r3, [r7, #24]
 8019094:	68fa      	ldr	r2, [r7, #12]
 8019096:	6939      	ldr	r1, [r7, #16]
 8019098:	69f8      	ldr	r0, [r7, #28]
 801909a:	f000 f81f 	bl	80190dc <LL_RCC_CalcPLLClockFreq>
 801909e:	4602      	mov	r2, r0
 80190a0:	687b      	ldr	r3, [r7, #4]
 80190a2:	605a      	str	r2, [r3, #4]
    }

    if (LL_RCC_PLL3R_IsEnabled() != 0U)
 80190a4:	f7ff fdce 	bl	8018c44 <LL_RCC_PLL3R_IsEnabled>
 80190a8:	4603      	mov	r3, r0
 80190aa:	2b00      	cmp	r3, #0
 80190ac:	d00c      	beq.n	80190c8 <LL_RCC_GetPLL3ClockFreq+0x120>
    {
      PLL_Clocks->PLL_R_Frequency = LL_RCC_CalcPLLClockFreq(pllinputfreq, m, n, fracn, LL_RCC_PLL3_GetR());
 80190ae:	f7ff fe2d 	bl	8018d0c <LL_RCC_PLL3_GetR>
 80190b2:	4603      	mov	r3, r0
 80190b4:	9300      	str	r3, [sp, #0]
 80190b6:	69bb      	ldr	r3, [r7, #24]
 80190b8:	68fa      	ldr	r2, [r7, #12]
 80190ba:	6939      	ldr	r1, [r7, #16]
 80190bc:	69f8      	ldr	r0, [r7, #28]
 80190be:	f000 f80d 	bl	80190dc <LL_RCC_CalcPLLClockFreq>
 80190c2:	4602      	mov	r2, r0
 80190c4:	687b      	ldr	r3, [r7, #4]
 80190c6:	609a      	str	r2, [r3, #8]
    }
  }
}
 80190c8:	bf00      	nop
 80190ca:	3720      	adds	r7, #32
 80190cc:	46bd      	mov	sp, r7
 80190ce:	bd80      	pop	{r7, pc}
 80190d0:	03d09000 	.word	0x03d09000
 80190d4:	003d0900 	.word	0x003d0900
 80190d8:	017d7840 	.word	0x017d7840

080190dc <LL_RCC_CalcPLLClockFreq>:
  * @param  PQR    VCO output divider (P, Q or R)
  *                Between 1 and 128, except for PLL1P Odd value not allowed
  * @retval PLL1 clock frequency (in Hz)
  */
uint32_t LL_RCC_CalcPLLClockFreq(uint32_t PLLInputFreq, uint32_t M, uint32_t N, uint32_t FRACN, uint32_t PQR)
{
 80190dc:	b480      	push	{r7}
 80190de:	b087      	sub	sp, #28
 80190e0:	af00      	add	r7, sp, #0
 80190e2:	60f8      	str	r0, [r7, #12]
 80190e4:	60b9      	str	r1, [r7, #8]
 80190e6:	607a      	str	r2, [r7, #4]
 80190e8:	603b      	str	r3, [r7, #0]
  float_t freq;

  freq = ((float_t)PLLInputFreq / (float_t)M) * ((float_t)N + ((float_t)FRACN / (float_t)0x2000));
 80190ea:	68fb      	ldr	r3, [r7, #12]
 80190ec:	ee07 3a90 	vmov	s15, r3
 80190f0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80190f4:	68bb      	ldr	r3, [r7, #8]
 80190f6:	ee07 3a90 	vmov	s15, r3
 80190fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80190fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8019102:	687b      	ldr	r3, [r7, #4]
 8019104:	ee07 3a90 	vmov	s15, r3
 8019108:	eef8 6a67 	vcvt.f32.u32	s13, s15
 801910c:	683b      	ldr	r3, [r7, #0]
 801910e:	ee07 3a90 	vmov	s15, r3
 8019112:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8019116:	eddf 5a10 	vldr	s11, [pc, #64]	@ 8019158 <LL_RCC_CalcPLLClockFreq+0x7c>
 801911a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 801911e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8019122:	ee67 7a27 	vmul.f32	s15, s14, s15
 8019126:	edc7 7a05 	vstr	s15, [r7, #20]

  freq = freq / (float_t)PQR;
 801912a:	6a3b      	ldr	r3, [r7, #32]
 801912c:	ee07 3a90 	vmov	s15, r3
 8019130:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8019134:	edd7 6a05 	vldr	s13, [r7, #20]
 8019138:	eec6 7a87 	vdiv.f32	s15, s13, s14
 801913c:	edc7 7a05 	vstr	s15, [r7, #20]

  return (uint32_t)freq;
 8019140:	edd7 7a05 	vldr	s15, [r7, #20]
 8019144:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8019148:	ee17 3a90 	vmov	r3, s15
}
 801914c:	4618      	mov	r0, r3
 801914e:	371c      	adds	r7, #28
 8019150:	46bd      	mov	sp, r7
 8019152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019156:	4770      	bx	lr
 8019158:	46000000 	.word	0x46000000

0801915c <LL_RCC_GetUSARTClockFreq>:
  *         @arg @ref LL_RCC_USART234578_CLKSOURCE
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 801915c:	b590      	push	{r4, r7, lr}
 801915e:	b087      	sub	sp, #28
 8019160:	af00      	add	r7, sp, #0
 8019162:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8019164:	2300      	movs	r3, #0
 8019166:	617b      	str	r3, [r7, #20]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8019168:	6878      	ldr	r0, [r7, #4]
 801916a:	f7ff fbb1 	bl	80188d0 <LL_RCC_GetUSARTClockSource>
 801916e:	4603      	mov	r3, r0
 8019170:	4a62      	ldr	r2, [pc, #392]	@ (80192fc <LL_RCC_GetUSARTClockFreq+0x1a0>)
 8019172:	4293      	cmp	r3, r2
 8019174:	f000 80a9 	beq.w	80192ca <LL_RCC_GetUSARTClockFreq+0x16e>
 8019178:	4a60      	ldr	r2, [pc, #384]	@ (80192fc <LL_RCC_GetUSARTClockFreq+0x1a0>)
 801917a:	4293      	cmp	r3, r2
 801917c:	f200 80ae 	bhi.w	80192dc <LL_RCC_GetUSARTClockFreq+0x180>
 8019180:	4a5f      	ldr	r2, [pc, #380]	@ (8019300 <LL_RCC_GetUSARTClockFreq+0x1a4>)
 8019182:	4293      	cmp	r3, r2
 8019184:	f000 80a1 	beq.w	80192ca <LL_RCC_GetUSARTClockFreq+0x16e>
 8019188:	4a5d      	ldr	r2, [pc, #372]	@ (8019300 <LL_RCC_GetUSARTClockFreq+0x1a4>)
 801918a:	4293      	cmp	r3, r2
 801918c:	f200 80a6 	bhi.w	80192dc <LL_RCC_GetUSARTClockFreq+0x180>
 8019190:	4a5c      	ldr	r2, [pc, #368]	@ (8019304 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 8019192:	4293      	cmp	r3, r2
 8019194:	f000 8091 	beq.w	80192ba <LL_RCC_GetUSARTClockFreq+0x15e>
 8019198:	4a5a      	ldr	r2, [pc, #360]	@ (8019304 <LL_RCC_GetUSARTClockFreq+0x1a8>)
 801919a:	4293      	cmp	r3, r2
 801919c:	f200 809e 	bhi.w	80192dc <LL_RCC_GetUSARTClockFreq+0x180>
 80191a0:	4a59      	ldr	r2, [pc, #356]	@ (8019308 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 80191a2:	4293      	cmp	r3, r2
 80191a4:	f000 8089 	beq.w	80192ba <LL_RCC_GetUSARTClockFreq+0x15e>
 80191a8:	4a57      	ldr	r2, [pc, #348]	@ (8019308 <LL_RCC_GetUSARTClockFreq+0x1ac>)
 80191aa:	4293      	cmp	r3, r2
 80191ac:	f200 8096 	bhi.w	80192dc <LL_RCC_GetUSARTClockFreq+0x180>
 80191b0:	4a56      	ldr	r2, [pc, #344]	@ (801930c <LL_RCC_GetUSARTClockFreq+0x1b0>)
 80191b2:	4293      	cmp	r3, r2
 80191b4:	d073      	beq.n	801929e <LL_RCC_GetUSARTClockFreq+0x142>
 80191b6:	4a55      	ldr	r2, [pc, #340]	@ (801930c <LL_RCC_GetUSARTClockFreq+0x1b0>)
 80191b8:	4293      	cmp	r3, r2
 80191ba:	f200 808f 	bhi.w	80192dc <LL_RCC_GetUSARTClockFreq+0x180>
 80191be:	4a54      	ldr	r2, [pc, #336]	@ (8019310 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 80191c0:	4293      	cmp	r3, r2
 80191c2:	d06c      	beq.n	801929e <LL_RCC_GetUSARTClockFreq+0x142>
 80191c4:	4a52      	ldr	r2, [pc, #328]	@ (8019310 <LL_RCC_GetUSARTClockFreq+0x1b4>)
 80191c6:	4293      	cmp	r3, r2
 80191c8:	f200 8088 	bhi.w	80192dc <LL_RCC_GetUSARTClockFreq+0x180>
 80191cc:	4a51      	ldr	r2, [pc, #324]	@ (8019314 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80191ce:	4293      	cmp	r3, r2
 80191d0:	d058      	beq.n	8019284 <LL_RCC_GetUSARTClockFreq+0x128>
 80191d2:	4a50      	ldr	r2, [pc, #320]	@ (8019314 <LL_RCC_GetUSARTClockFreq+0x1b8>)
 80191d4:	4293      	cmp	r3, r2
 80191d6:	f200 8081 	bhi.w	80192dc <LL_RCC_GetUSARTClockFreq+0x180>
 80191da:	4a4f      	ldr	r2, [pc, #316]	@ (8019318 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80191dc:	4293      	cmp	r3, r2
 80191de:	d051      	beq.n	8019284 <LL_RCC_GetUSARTClockFreq+0x128>
 80191e0:	4a4d      	ldr	r2, [pc, #308]	@ (8019318 <LL_RCC_GetUSARTClockFreq+0x1bc>)
 80191e2:	4293      	cmp	r3, r2
 80191e4:	d87a      	bhi.n	80192dc <LL_RCC_GetUSARTClockFreq+0x180>
 80191e6:	4a4d      	ldr	r2, [pc, #308]	@ (801931c <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80191e8:	4293      	cmp	r3, r2
 80191ea:	d03e      	beq.n	801926a <LL_RCC_GetUSARTClockFreq+0x10e>
 80191ec:	4a4b      	ldr	r2, [pc, #300]	@ (801931c <LL_RCC_GetUSARTClockFreq+0x1c0>)
 80191ee:	4293      	cmp	r3, r2
 80191f0:	d874      	bhi.n	80192dc <LL_RCC_GetUSARTClockFreq+0x180>
 80191f2:	4a4b      	ldr	r2, [pc, #300]	@ (8019320 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 80191f4:	4293      	cmp	r3, r2
 80191f6:	d038      	beq.n	801926a <LL_RCC_GetUSARTClockFreq+0x10e>
 80191f8:	4a49      	ldr	r2, [pc, #292]	@ (8019320 <LL_RCC_GetUSARTClockFreq+0x1c4>)
 80191fa:	4293      	cmp	r3, r2
 80191fc:	d86e      	bhi.n	80192dc <LL_RCC_GetUSARTClockFreq+0x180>
 80191fe:	4a49      	ldr	r2, [pc, #292]	@ (8019324 <LL_RCC_GetUSARTClockFreq+0x1c8>)
 8019200:	4293      	cmp	r3, r2
 8019202:	d01a      	beq.n	801923a <LL_RCC_GetUSARTClockFreq+0xde>
 8019204:	4a48      	ldr	r2, [pc, #288]	@ (8019328 <LL_RCC_GetUSARTClockFreq+0x1cc>)
 8019206:	4293      	cmp	r3, r2
 8019208:	d168      	bne.n	80192dc <LL_RCC_GetUSARTClockFreq+0x180>
  {
    case LL_RCC_USART16_CLKSOURCE_PCLK2:
      usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 801920a:	f000 f895 	bl	8019338 <RCC_GetSystemClockFreq>
 801920e:	4604      	mov	r4, r0
 8019210:	f7ff fb00 	bl	8018814 <LL_RCC_GetSysPrescaler>
 8019214:	4603      	mov	r3, r0
 8019216:	0a1b      	lsrs	r3, r3, #8
 8019218:	f003 030f 	and.w	r3, r3, #15
 801921c:	4a43      	ldr	r2, [pc, #268]	@ (801932c <LL_RCC_GetUSARTClockFreq+0x1d0>)
 801921e:	5cd3      	ldrb	r3, [r2, r3]
 8019220:	f003 031f 	and.w	r3, r3, #31
 8019224:	fa24 f303 	lsr.w	r3, r4, r3
 8019228:	4618      	mov	r0, r3
 801922a:	f000 f8e7 	bl	80193fc <RCC_GetHCLKClockFreq>
 801922e:	4603      	mov	r3, r0
 8019230:	4618      	mov	r0, r3
 8019232:	f000 f911 	bl	8019458 <RCC_GetPCLK2ClockFreq>
 8019236:	6178      	str	r0, [r7, #20]
      break;
 8019238:	e05b      	b.n	80192f2 <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART234578_CLKSOURCE_PCLK1:
      usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(LL_RCC_CALC_SYSCLK_FREQ(RCC_GetSystemClockFreq(), LL_RCC_GetSysPrescaler())));
 801923a:	f000 f87d 	bl	8019338 <RCC_GetSystemClockFreq>
 801923e:	4604      	mov	r4, r0
 8019240:	f7ff fae8 	bl	8018814 <LL_RCC_GetSysPrescaler>
 8019244:	4603      	mov	r3, r0
 8019246:	0a1b      	lsrs	r3, r3, #8
 8019248:	f003 030f 	and.w	r3, r3, #15
 801924c:	4a37      	ldr	r2, [pc, #220]	@ (801932c <LL_RCC_GetUSARTClockFreq+0x1d0>)
 801924e:	5cd3      	ldrb	r3, [r2, r3]
 8019250:	f003 031f 	and.w	r3, r3, #31
 8019254:	fa24 f303 	lsr.w	r3, r4, r3
 8019258:	4618      	mov	r0, r3
 801925a:	f000 f8cf 	bl	80193fc <RCC_GetHCLKClockFreq>
 801925e:	4603      	mov	r3, r0
 8019260:	4618      	mov	r0, r3
 8019262:	f000 f8e1 	bl	8019428 <RCC_GetPCLK1ClockFreq>
 8019266:	6178      	str	r0, [r7, #20]
      break;
 8019268:	e043      	b.n	80192f2 <LL_RCC_GetUSARTClockFreq+0x196>

    case LL_RCC_USART16_CLKSOURCE_PLL2Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL2Q:
      if (LL_RCC_PLL2_IsReady() != 0U)
 801926a:	f7ff fbf3 	bl	8018a54 <LL_RCC_PLL2_IsReady>
 801926e:	4603      	mov	r3, r0
 8019270:	2b00      	cmp	r3, #0
 8019272:	d035      	beq.n	80192e0 <LL_RCC_GetUSARTClockFreq+0x184>
      {
        LL_RCC_GetPLL2ClockFreq(&PLL_Clocks);
 8019274:	f107 0308 	add.w	r3, r7, #8
 8019278:	4618      	mov	r0, r3
 801927a:	f7ff fdfd 	bl	8018e78 <LL_RCC_GetPLL2ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 801927e:	68fb      	ldr	r3, [r7, #12]
 8019280:	617b      	str	r3, [r7, #20]
      }
      break;
 8019282:	e02d      	b.n	80192e0 <LL_RCC_GetUSARTClockFreq+0x184>

    case LL_RCC_USART16_CLKSOURCE_PLL3Q:
    case LL_RCC_USART234578_CLKSOURCE_PLL3Q:
      if (LL_RCC_PLL3_IsReady() != 0U)
 8019284:	f7ff fca2 	bl	8018bcc <LL_RCC_PLL3_IsReady>
 8019288:	4603      	mov	r3, r0
 801928a:	2b00      	cmp	r3, #0
 801928c:	d02a      	beq.n	80192e4 <LL_RCC_GetUSARTClockFreq+0x188>
      {
        LL_RCC_GetPLL3ClockFreq(&PLL_Clocks);
 801928e:	f107 0308 	add.w	r3, r7, #8
 8019292:	4618      	mov	r0, r3
 8019294:	f7ff fe88 	bl	8018fa8 <LL_RCC_GetPLL3ClockFreq>
        usart_frequency = PLL_Clocks.PLL_Q_Frequency;
 8019298:	68fb      	ldr	r3, [r7, #12]
 801929a:	617b      	str	r3, [r7, #20]
      }
      break;
 801929c:	e022      	b.n	80192e4 <LL_RCC_GetUSARTClockFreq+0x188>

    case LL_RCC_USART16_CLKSOURCE_HSI:
    case LL_RCC_USART234578_CLKSOURCE_HSI:
      if (LL_RCC_HSI_IsReady() != 0U)
 801929e:	f7ff fa65 	bl	801876c <LL_RCC_HSI_IsReady>
 80192a2:	4603      	mov	r3, r0
 80192a4:	2b00      	cmp	r3, #0
 80192a6:	d01f      	beq.n	80192e8 <LL_RCC_GetUSARTClockFreq+0x18c>
      {
        usart_frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 80192a8:	f7ff fa72 	bl	8018790 <LL_RCC_HSI_GetDivider>
 80192ac:	4603      	mov	r3, r0
 80192ae:	08db      	lsrs	r3, r3, #3
 80192b0:	4a1f      	ldr	r2, [pc, #124]	@ (8019330 <LL_RCC_GetUSARTClockFreq+0x1d4>)
 80192b2:	fa22 f303 	lsr.w	r3, r2, r3
 80192b6:	617b      	str	r3, [r7, #20]
      }
      break;
 80192b8:	e016      	b.n	80192e8 <LL_RCC_GetUSARTClockFreq+0x18c>

    case LL_RCC_USART16_CLKSOURCE_CSI:
    case LL_RCC_USART234578_CLKSOURCE_CSI:
      if (LL_RCC_CSI_IsReady() != 0U)
 80192ba:	f7ff fa77 	bl	80187ac <LL_RCC_CSI_IsReady>
 80192be:	4603      	mov	r3, r0
 80192c0:	2b00      	cmp	r3, #0
 80192c2:	d013      	beq.n	80192ec <LL_RCC_GetUSARTClockFreq+0x190>
      {
        usart_frequency = CSI_VALUE;
 80192c4:	4b1b      	ldr	r3, [pc, #108]	@ (8019334 <LL_RCC_GetUSARTClockFreq+0x1d8>)
 80192c6:	617b      	str	r3, [r7, #20]
      }
      break;
 80192c8:	e010      	b.n	80192ec <LL_RCC_GetUSARTClockFreq+0x190>

    case LL_RCC_USART16_CLKSOURCE_LSE:
    case LL_RCC_USART234578_CLKSOURCE_LSE:
      if (LL_RCC_LSE_IsReady() != 0U)
 80192ca:	f7ff fa83 	bl	80187d4 <LL_RCC_LSE_IsReady>
 80192ce:	4603      	mov	r3, r0
 80192d0:	2b00      	cmp	r3, #0
 80192d2:	d00d      	beq.n	80192f0 <LL_RCC_GetUSARTClockFreq+0x194>
      {
        usart_frequency = LSE_VALUE;
 80192d4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80192d8:	617b      	str	r3, [r7, #20]
      }
      break;
 80192da:	e009      	b.n	80192f0 <LL_RCC_GetUSARTClockFreq+0x194>

    default:
      /* Kernel clock disabled */
      break;
 80192dc:	bf00      	nop
 80192de:	e008      	b.n	80192f2 <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 80192e0:	bf00      	nop
 80192e2:	e006      	b.n	80192f2 <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 80192e4:	bf00      	nop
 80192e6:	e004      	b.n	80192f2 <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 80192e8:	bf00      	nop
 80192ea:	e002      	b.n	80192f2 <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 80192ec:	bf00      	nop
 80192ee:	e000      	b.n	80192f2 <LL_RCC_GetUSARTClockFreq+0x196>
      break;
 80192f0:	bf00      	nop
  }

  return usart_frequency;
 80192f2:	697b      	ldr	r3, [r7, #20]
}
 80192f4:	4618      	mov	r0, r3
 80192f6:	371c      	adds	r7, #28
 80192f8:	46bd      	mov	sp, r7
 80192fa:	bd90      	pop	{r4, r7, pc}
 80192fc:	07050308 	.word	0x07050308
 8019300:	07050008 	.word	0x07050008
 8019304:	07040308 	.word	0x07040308
 8019308:	07040008 	.word	0x07040008
 801930c:	07030308 	.word	0x07030308
 8019310:	07030008 	.word	0x07030008
 8019314:	07020308 	.word	0x07020308
 8019318:	07020008 	.word	0x07020008
 801931c:	07010308 	.word	0x07010308
 8019320:	07010008 	.word	0x07010008
 8019324:	07000008 	.word	0x07000008
 8019328:	07000308 	.word	0x07000308
 801932c:	080305e8 	.word	0x080305e8
 8019330:	03d09000 	.word	0x03d09000
 8019334:	003d0900 	.word	0x003d0900

08019338 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
static uint32_t RCC_GetSystemClockFreq(void)
{
 8019338:	b580      	push	{r7, lr}
 801933a:	b084      	sub	sp, #16
 801933c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 801933e:	2300      	movs	r3, #0
 8019340:	60fb      	str	r3, [r7, #12]
  LL_PLL_ClocksTypeDef PLL_Clocks;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8019342:	f7ff fa59 	bl	80187f8 <LL_RCC_GetSysClkSource>
 8019346:	4603      	mov	r3, r0
 8019348:	2b18      	cmp	r3, #24
 801934a:	d84b      	bhi.n	80193e4 <RCC_GetSystemClockFreq+0xac>
 801934c:	a201      	add	r2, pc, #4	@ (adr r2, 8019354 <RCC_GetSystemClockFreq+0x1c>)
 801934e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019352:	bf00      	nop
 8019354:	080193b9 	.word	0x080193b9
 8019358:	080193e5 	.word	0x080193e5
 801935c:	080193e5 	.word	0x080193e5
 8019360:	080193e5 	.word	0x080193e5
 8019364:	080193e5 	.word	0x080193e5
 8019368:	080193e5 	.word	0x080193e5
 801936c:	080193e5 	.word	0x080193e5
 8019370:	080193e5 	.word	0x080193e5
 8019374:	080193cb 	.word	0x080193cb
 8019378:	080193e5 	.word	0x080193e5
 801937c:	080193e5 	.word	0x080193e5
 8019380:	080193e5 	.word	0x080193e5
 8019384:	080193e5 	.word	0x080193e5
 8019388:	080193e5 	.word	0x080193e5
 801938c:	080193e5 	.word	0x080193e5
 8019390:	080193e5 	.word	0x080193e5
 8019394:	080193d1 	.word	0x080193d1
 8019398:	080193e5 	.word	0x080193e5
 801939c:	080193e5 	.word	0x080193e5
 80193a0:	080193e5 	.word	0x080193e5
 80193a4:	080193e5 	.word	0x080193e5
 80193a8:	080193e5 	.word	0x080193e5
 80193ac:	080193e5 	.word	0x080193e5
 80193b0:	080193e5 	.word	0x080193e5
 80193b4:	080193d7 	.word	0x080193d7
  {
    /* No check on Ready: Won't be selected by hardware if not */
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:
      frequency = HSI_VALUE >> (LL_RCC_HSI_GetDivider() >> RCC_CR_HSIDIV_Pos);
 80193b8:	f7ff f9ea 	bl	8018790 <LL_RCC_HSI_GetDivider>
 80193bc:	4603      	mov	r3, r0
 80193be:	08db      	lsrs	r3, r3, #3
 80193c0:	4a0b      	ldr	r2, [pc, #44]	@ (80193f0 <RCC_GetSystemClockFreq+0xb8>)
 80193c2:	fa22 f303 	lsr.w	r3, r2, r3
 80193c6:	60fb      	str	r3, [r7, #12]
      break;
 80193c8:	e00d      	b.n	80193e6 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_CSI:
      frequency = CSI_VALUE;
 80193ca:	4b0a      	ldr	r3, [pc, #40]	@ (80193f4 <RCC_GetSystemClockFreq+0xbc>)
 80193cc:	60fb      	str	r3, [r7, #12]
      break;
 80193ce:	e00a      	b.n	80193e6 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:
      frequency = HSE_VALUE;
 80193d0:	4b09      	ldr	r3, [pc, #36]	@ (80193f8 <RCC_GetSystemClockFreq+0xc0>)
 80193d2:	60fb      	str	r3, [r7, #12]
      break;
 80193d4:	e007      	b.n	80193e6 <RCC_GetSystemClockFreq+0xae>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL1:
      LL_RCC_GetPLL1ClockFreq(&PLL_Clocks);
 80193d6:	463b      	mov	r3, r7
 80193d8:	4618      	mov	r0, r3
 80193da:	f7ff fcb5 	bl	8018d48 <LL_RCC_GetPLL1ClockFreq>
      frequency = PLL_Clocks.PLL_P_Frequency;
 80193de:	683b      	ldr	r3, [r7, #0]
 80193e0:	60fb      	str	r3, [r7, #12]
      break;
 80193e2:	e000      	b.n	80193e6 <RCC_GetSystemClockFreq+0xae>

    default:
      /* Nothing to do */
      break;
 80193e4:	bf00      	nop
  }

  return frequency;
 80193e6:	68fb      	ldr	r3, [r7, #12]
}
 80193e8:	4618      	mov	r0, r3
 80193ea:	3710      	adds	r7, #16
 80193ec:	46bd      	mov	sp, r7
 80193ee:	bd80      	pop	{r7, pc}
 80193f0:	03d09000 	.word	0x03d09000
 80193f4:	003d0900 	.word	0x003d0900
 80193f8:	017d7840 	.word	0x017d7840

080193fc <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
static uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 80193fc:	b580      	push	{r7, lr}
 80193fe:	b082      	sub	sp, #8
 8019400:	af00      	add	r7, sp, #0
 8019402:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8019404:	f7ff fa14 	bl	8018830 <LL_RCC_GetAHBPrescaler>
 8019408:	4603      	mov	r3, r0
 801940a:	f003 030f 	and.w	r3, r3, #15
 801940e:	4a05      	ldr	r2, [pc, #20]	@ (8019424 <RCC_GetHCLKClockFreq+0x28>)
 8019410:	5cd3      	ldrb	r3, [r2, r3]
 8019412:	f003 031f 	and.w	r3, r3, #31
 8019416:	687a      	ldr	r2, [r7, #4]
 8019418:	fa22 f303 	lsr.w	r3, r2, r3
}
 801941c:	4618      	mov	r0, r3
 801941e:	3708      	adds	r7, #8
 8019420:	46bd      	mov	sp, r7
 8019422:	bd80      	pop	{r7, pc}
 8019424:	080305e8 	.word	0x080305e8

08019428 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8019428:	b580      	push	{r7, lr}
 801942a:	b082      	sub	sp, #8
 801942c:	af00      	add	r7, sp, #0
 801942e:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8019430:	f7ff fa0c 	bl	801884c <LL_RCC_GetAPB1Prescaler>
 8019434:	4603      	mov	r3, r0
 8019436:	091b      	lsrs	r3, r3, #4
 8019438:	f003 0307 	and.w	r3, r3, #7
 801943c:	4a05      	ldr	r2, [pc, #20]	@ (8019454 <RCC_GetPCLK1ClockFreq+0x2c>)
 801943e:	5cd3      	ldrb	r3, [r2, r3]
 8019440:	f003 031f 	and.w	r3, r3, #31
 8019444:	687a      	ldr	r2, [r7, #4]
 8019446:	fa22 f303 	lsr.w	r3, r2, r3
}
 801944a:	4618      	mov	r0, r3
 801944c:	3708      	adds	r7, #8
 801944e:	46bd      	mov	sp, r7
 8019450:	bd80      	pop	{r7, pc}
 8019452:	bf00      	nop
 8019454:	080305e8 	.word	0x080305e8

08019458 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
static uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8019458:	b580      	push	{r7, lr}
 801945a:	b082      	sub	sp, #8
 801945c:	af00      	add	r7, sp, #0
 801945e:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8019460:	f7ff fa02 	bl	8018868 <LL_RCC_GetAPB2Prescaler>
 8019464:	4603      	mov	r3, r0
 8019466:	0a1b      	lsrs	r3, r3, #8
 8019468:	f003 0307 	and.w	r3, r3, #7
 801946c:	4a05      	ldr	r2, [pc, #20]	@ (8019484 <RCC_GetPCLK2ClockFreq+0x2c>)
 801946e:	5cd3      	ldrb	r3, [r2, r3]
 8019470:	f003 031f 	and.w	r3, r3, #31
 8019474:	687a      	ldr	r2, [r7, #4]
 8019476:	fa22 f303 	lsr.w	r3, r2, r3
}
 801947a:	4618      	mov	r0, r3
 801947c:	3708      	adds	r7, #8
 801947e:	46bd      	mov	sp, r7
 8019480:	bd80      	pop	{r7, pc}
 8019482:	bf00      	nop
 8019484:	080305e8 	.word	0x080305e8

08019488 <SDMMC_Init>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_Init(SDMMC_TypeDef *SDMMCx, SDMMC_InitTypeDef Init)
{
 8019488:	b084      	sub	sp, #16
 801948a:	b480      	push	{r7}
 801948c:	b085      	sub	sp, #20
 801948e:	af00      	add	r7, sp, #0
 8019490:	6078      	str	r0, [r7, #4]
 8019492:	f107 001c 	add.w	r0, r7, #28
 8019496:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 801949a:	2300      	movs	r3, #0
 801949c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDMMC_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDMMC_CLKDIV(Init.ClockDiv));

  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           | \
 801949e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockPowerSave      | \
 80194a0:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           | \
 80194a2:	431a      	orrs	r2, r3
             Init.BusWide             | \
 80194a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockPowerSave      | \
 80194a6:	431a      	orrs	r2, r3
             Init.HardwareFlowControl | \
 80194a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.BusWide             | \
 80194aa:	431a      	orrs	r2, r3
             Init.ClockDiv
 80194ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.HardwareFlowControl | \
 80194ae:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           | \
 80194b0:	68fa      	ldr	r2, [r7, #12]
 80194b2:	4313      	orrs	r3, r2
 80194b4:	60fb      	str	r3, [r7, #12]
            );

  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);
 80194b6:	687b      	ldr	r3, [r7, #4]
 80194b8:	685a      	ldr	r2, [r3, #4]
 80194ba:	4b07      	ldr	r3, [pc, #28]	@ (80194d8 <SDMMC_Init+0x50>)
 80194bc:	4013      	ands	r3, r2
 80194be:	68fa      	ldr	r2, [r7, #12]
 80194c0:	431a      	orrs	r2, r3
 80194c2:	687b      	ldr	r3, [r7, #4]
 80194c4:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 80194c6:	2300      	movs	r3, #0
}
 80194c8:	4618      	mov	r0, r3
 80194ca:	3714      	adds	r7, #20
 80194cc:	46bd      	mov	sp, r7
 80194ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194d2:	b004      	add	sp, #16
 80194d4:	4770      	bx	lr
 80194d6:	bf00      	nop
 80194d8:	ffc02c00 	.word	0xffc02c00

080194dc <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(const SDMMC_TypeDef *SDMMCx)
{
 80194dc:	b480      	push	{r7}
 80194de:	b083      	sub	sp, #12
 80194e0:	af00      	add	r7, sp, #0
 80194e2:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80194e4:	687b      	ldr	r3, [r7, #4]
 80194e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 80194ea:	4618      	mov	r0, r3
 80194ec:	370c      	adds	r7, #12
 80194ee:	46bd      	mov	sp, r7
 80194f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80194f4:	4770      	bx	lr

080194f6 <SDMMC_WriteFIFO>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80194f6:	b480      	push	{r7}
 80194f8:	b083      	sub	sp, #12
 80194fa:	af00      	add	r7, sp, #0
 80194fc:	6078      	str	r0, [r7, #4]
 80194fe:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 8019500:	683b      	ldr	r3, [r7, #0]
 8019502:	681a      	ldr	r2, [r3, #0]
 8019504:	687b      	ldr	r3, [r7, #4]
 8019506:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 801950a:	2300      	movs	r3, #0
}
 801950c:	4618      	mov	r0, r3
 801950e:	370c      	adds	r7, #12
 8019510:	46bd      	mov	sp, r7
 8019512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019516:	4770      	bx	lr

08019518 <SDMMC_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_PowerState_ON(SDMMC_TypeDef *SDMMCx)
{
 8019518:	b480      	push	{r7}
 801951a:	b083      	sub	sp, #12
 801951c:	af00      	add	r7, sp, #0
 801951e:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */
  SDMMCx->POWER |= SDMMC_POWER_PWRCTRL;
 8019520:	687b      	ldr	r3, [r7, #4]
 8019522:	681b      	ldr	r3, [r3, #0]
 8019524:	f043 0203 	orr.w	r2, r3, #3
 8019528:	687b      	ldr	r3, [r7, #4]
 801952a:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 801952c:	2300      	movs	r3, #0
}
 801952e:	4618      	mov	r0, r3
 8019530:	370c      	adds	r7, #12
 8019532:	46bd      	mov	sp, r7
 8019534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019538:	4770      	bx	lr

0801953a <SDMMC_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON
  */
uint32_t SDMMC_GetPowerState(const SDMMC_TypeDef *SDMMCx)
{
 801953a:	b480      	push	{r7}
 801953c:	b083      	sub	sp, #12
 801953e:	af00      	add	r7, sp, #0
 8019540:	6078      	str	r0, [r7, #4]
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8019542:	687b      	ldr	r3, [r7, #4]
 8019544:	681b      	ldr	r3, [r3, #0]
 8019546:	f003 0303 	and.w	r3, r3, #3
}
 801954a:	4618      	mov	r0, r3
 801954c:	370c      	adds	r7, #12
 801954e:	46bd      	mov	sp, r7
 8019550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019554:	4770      	bx	lr
	...

08019558 <SDMMC_SendCommand>:
  * @param  Command: pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, const SDMMC_CmdInitTypeDef *Command)
{
 8019558:	b480      	push	{r7}
 801955a:	b085      	sub	sp, #20
 801955c:	af00      	add	r7, sp, #0
 801955e:	6078      	str	r0, [r7, #4]
 8019560:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8019562:	2300      	movs	r3, #0
 8019564:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 8019566:	683b      	ldr	r3, [r7, #0]
 8019568:	681a      	ldr	r2, [r3, #0]
 801956a:	687b      	ldr	r3, [r7, #4]
 801956c:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 801956e:	683b      	ldr	r3, [r7, #0]
 8019570:	685a      	ldr	r2, [r3, #4]
                       Command->Response         | \
 8019572:	683b      	ldr	r3, [r7, #0]
 8019574:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8019576:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt | \
 8019578:	683b      	ldr	r3, [r7, #0]
 801957a:	68db      	ldr	r3, [r3, #12]
                       Command->Response         | \
 801957c:	431a      	orrs	r2, r3
                       Command->CPSM);
 801957e:	683b      	ldr	r3, [r7, #0]
 8019580:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt | \
 8019582:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         | \
 8019584:	68fa      	ldr	r2, [r7, #12]
 8019586:	4313      	orrs	r3, r2
 8019588:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 801958a:	687b      	ldr	r3, [r7, #4]
 801958c:	68da      	ldr	r2, [r3, #12]
 801958e:	4b06      	ldr	r3, [pc, #24]	@ (80195a8 <SDMMC_SendCommand+0x50>)
 8019590:	4013      	ands	r3, r2
 8019592:	68fa      	ldr	r2, [r7, #12]
 8019594:	431a      	orrs	r2, r3
 8019596:	687b      	ldr	r3, [r7, #4]
 8019598:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801959a:	2300      	movs	r3, #0
}
 801959c:	4618      	mov	r0, r3
 801959e:	3714      	adds	r7, #20
 80195a0:	46bd      	mov	sp, r7
 80195a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195a6:	4770      	bx	lr
 80195a8:	fffee0c0 	.word	0xfffee0c0

080195ac <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(const SDMMC_TypeDef *SDMMCx)
{
 80195ac:	b480      	push	{r7}
 80195ae:	b083      	sub	sp, #12
 80195b0:	af00      	add	r7, sp, #0
 80195b2:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 80195b4:	687b      	ldr	r3, [r7, #4]
 80195b6:	691b      	ldr	r3, [r3, #16]
 80195b8:	b2db      	uxtb	r3, r3
}
 80195ba:	4618      	mov	r0, r3
 80195bc:	370c      	adds	r7, #12
 80195be:	46bd      	mov	sp, r7
 80195c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195c4:	4770      	bx	lr

080195c6 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(const SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 80195c6:	b480      	push	{r7}
 80195c8:	b085      	sub	sp, #20
 80195ca:	af00      	add	r7, sp, #0
 80195cc:	6078      	str	r0, [r7, #4]
 80195ce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 80195d0:	687b      	ldr	r3, [r7, #4]
 80195d2:	3314      	adds	r3, #20
 80195d4:	461a      	mov	r2, r3
 80195d6:	683b      	ldr	r3, [r7, #0]
 80195d8:	4413      	add	r3, r2
 80195da:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 80195dc:	68fb      	ldr	r3, [r7, #12]
 80195de:	681b      	ldr	r3, [r3, #0]
}
 80195e0:	4618      	mov	r0, r3
 80195e2:	3714      	adds	r7, #20
 80195e4:	46bd      	mov	sp, r7
 80195e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80195ea:	4770      	bx	lr

080195ec <SDMMC_ConfigData>:
  * @param  Data : pointer to a SDMMC_DataInitTypeDef structure
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_ConfigData(SDMMC_TypeDef *SDMMCx, const SDMMC_DataInitTypeDef *Data)
{
 80195ec:	b480      	push	{r7}
 80195ee:	b085      	sub	sp, #20
 80195f0:	af00      	add	r7, sp, #0
 80195f2:	6078      	str	r0, [r7, #4]
 80195f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80195f6:	2300      	movs	r3, #0
 80195f8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDMMC_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDMMC_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDMMCx->DTIMER = Data->DataTimeOut;
 80195fa:	683b      	ldr	r3, [r7, #0]
 80195fc:	681a      	ldr	r2, [r3, #0]
 80195fe:	687b      	ldr	r3, [r7, #4]
 8019600:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDMMCx->DLEN = Data->DataLength;
 8019602:	683b      	ldr	r3, [r7, #0]
 8019604:	685a      	ldr	r2, [r3, #4]
 8019606:	687b      	ldr	r3, [r7, #4]
 8019608:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 801960a:	683b      	ldr	r3, [r7, #0]
 801960c:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   | \
 801960e:	683b      	ldr	r3, [r7, #0]
 8019610:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8019612:	431a      	orrs	r2, r3
                       Data->TransferMode  | \
 8019614:	683b      	ldr	r3, [r7, #0]
 8019616:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   | \
 8019618:	431a      	orrs	r2, r3
                       Data->DPSM);
 801961a:	683b      	ldr	r3, [r7, #0]
 801961c:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  | \
 801961e:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize | \
 8019620:	68fa      	ldr	r2, [r7, #12]
 8019622:	4313      	orrs	r3, r2
 8019624:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8019626:	687b      	ldr	r3, [r7, #4]
 8019628:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801962a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 801962e:	68fb      	ldr	r3, [r7, #12]
 8019630:	431a      	orrs	r2, r3
 8019632:	687b      	ldr	r3, [r7, #4]
 8019634:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8019636:	2300      	movs	r3, #0

}
 8019638:	4618      	mov	r0, r3
 801963a:	3714      	adds	r7, #20
 801963c:	46bd      	mov	sp, r7
 801963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019642:	4770      	bx	lr

08019644 <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDMMC_TypeDef *SDMMCx, uint32_t BlockSize)
{
 8019644:	b580      	push	{r7, lr}
 8019646:	b088      	sub	sp, #32
 8019648:	af00      	add	r7, sp, #0
 801964a:	6078      	str	r0, [r7, #4]
 801964c:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 801964e:	683b      	ldr	r3, [r7, #0]
 8019650:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8019652:	2310      	movs	r3, #16
 8019654:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8019656:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801965a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801965c:	2300      	movs	r3, #0
 801965e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8019660:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019664:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8019666:	f107 0308 	add.w	r3, r7, #8
 801966a:	4619      	mov	r1, r3
 801966c:	6878      	ldr	r0, [r7, #4]
 801966e:	f7ff ff73 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8019672:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019676:	2110      	movs	r1, #16
 8019678:	6878      	ldr	r0, [r7, #4]
 801967a:	f000 f9fd 	bl	8019a78 <SDMMC_GetCmdResp1>
 801967e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8019680:	69fb      	ldr	r3, [r7, #28]
}
 8019682:	4618      	mov	r0, r3
 8019684:	3720      	adds	r7, #32
 8019686:	46bd      	mov	sp, r7
 8019688:	bd80      	pop	{r7, pc}

0801968a <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 801968a:	b580      	push	{r7, lr}
 801968c:	b088      	sub	sp, #32
 801968e:	af00      	add	r7, sp, #0
 8019690:	6078      	str	r0, [r7, #4]
 8019692:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8019694:	683b      	ldr	r3, [r7, #0]
 8019696:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8019698:	2311      	movs	r3, #17
 801969a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801969c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80196a0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80196a2:	2300      	movs	r3, #0
 80196a4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80196a6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80196aa:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80196ac:	f107 0308 	add.w	r3, r7, #8
 80196b0:	4619      	mov	r1, r3
 80196b2:	6878      	ldr	r0, [r7, #4]
 80196b4:	f7ff ff50 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 80196b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80196bc:	2111      	movs	r1, #17
 80196be:	6878      	ldr	r0, [r7, #4]
 80196c0:	f000 f9da 	bl	8019a78 <SDMMC_GetCmdResp1>
 80196c4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80196c6:	69fb      	ldr	r3, [r7, #28]
}
 80196c8:	4618      	mov	r0, r3
 80196ca:	3720      	adds	r7, #32
 80196cc:	46bd      	mov	sp, r7
 80196ce:	bd80      	pop	{r7, pc}

080196d0 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t ReadAdd)
{
 80196d0:	b580      	push	{r7, lr}
 80196d2:	b088      	sub	sp, #32
 80196d4:	af00      	add	r7, sp, #0
 80196d6:	6078      	str	r0, [r7, #4]
 80196d8:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 80196da:	683b      	ldr	r3, [r7, #0]
 80196dc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 80196de:	2312      	movs	r3, #18
 80196e0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80196e2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80196e6:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80196e8:	2300      	movs	r3, #0
 80196ea:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80196ec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80196f0:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80196f2:	f107 0308 	add.w	r3, r7, #8
 80196f6:	4619      	mov	r1, r3
 80196f8:	6878      	ldr	r0, [r7, #4]
 80196fa:	f7ff ff2d 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 80196fe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019702:	2112      	movs	r1, #18
 8019704:	6878      	ldr	r0, [r7, #4]
 8019706:	f000 f9b7 	bl	8019a78 <SDMMC_GetCmdResp1>
 801970a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801970c:	69fb      	ldr	r3, [r7, #28]
}
 801970e:	4618      	mov	r0, r3
 8019710:	3720      	adds	r7, #32
 8019712:	46bd      	mov	sp, r7
 8019714:	bd80      	pop	{r7, pc}

08019716 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 8019716:	b580      	push	{r7, lr}
 8019718:	b088      	sub	sp, #32
 801971a:	af00      	add	r7, sp, #0
 801971c:	6078      	str	r0, [r7, #4]
 801971e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8019720:	683b      	ldr	r3, [r7, #0]
 8019722:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8019724:	2318      	movs	r3, #24
 8019726:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8019728:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801972c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801972e:	2300      	movs	r3, #0
 8019730:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8019732:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019736:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8019738:	f107 0308 	add.w	r3, r7, #8
 801973c:	4619      	mov	r1, r3
 801973e:	6878      	ldr	r0, [r7, #4]
 8019740:	f7ff ff0a 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8019744:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019748:	2118      	movs	r1, #24
 801974a:	6878      	ldr	r0, [r7, #4]
 801974c:	f000 f994 	bl	8019a78 <SDMMC_GetCmdResp1>
 8019750:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8019752:	69fb      	ldr	r3, [r7, #28]
}
 8019754:	4618      	mov	r0, r3
 8019756:	3720      	adds	r7, #32
 8019758:	46bd      	mov	sp, r7
 801975a:	bd80      	pop	{r7, pc}

0801975c <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDMMC_TypeDef *SDMMCx, uint32_t WriteAdd)
{
 801975c:	b580      	push	{r7, lr}
 801975e:	b088      	sub	sp, #32
 8019760:	af00      	add	r7, sp, #0
 8019762:	6078      	str	r0, [r7, #4]
 8019764:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Set Block Size for Card */
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8019766:	683b      	ldr	r3, [r7, #0]
 8019768:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 801976a:	2319      	movs	r3, #25
 801976c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801976e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8019772:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8019774:	2300      	movs	r3, #0
 8019776:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8019778:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801977c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801977e:	f107 0308 	add.w	r3, r7, #8
 8019782:	4619      	mov	r1, r3
 8019784:	6878      	ldr	r0, [r7, #4]
 8019786:	f7ff fee7 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 801978a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801978e:	2119      	movs	r1, #25
 8019790:	6878      	ldr	r0, [r7, #4]
 8019792:	f000 f971 	bl	8019a78 <SDMMC_GetCmdResp1>
 8019796:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8019798:	69fb      	ldr	r3, [r7, #28]
}
 801979a:	4618      	mov	r0, r3
 801979c:	3720      	adds	r7, #32
 801979e:	46bd      	mov	sp, r7
 80197a0:	bd80      	pop	{r7, pc}
	...

080197a4 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 80197a4:	b580      	push	{r7, lr}
 80197a6:	b088      	sub	sp, #32
 80197a8:	af00      	add	r7, sp, #0
 80197aa:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80197ac:	2300      	movs	r3, #0
 80197ae:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80197b0:	230c      	movs	r3, #12
 80197b2:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80197b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80197b8:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80197ba:	2300      	movs	r3, #0
 80197bc:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80197be:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80197c2:	61bb      	str	r3, [r7, #24]

  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 80197c4:	687b      	ldr	r3, [r7, #4]
 80197c6:	68db      	ldr	r3, [r3, #12]
 80197c8:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80197cc:	687b      	ldr	r3, [r7, #4]
 80197ce:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 80197d0:	687b      	ldr	r3, [r7, #4]
 80197d2:	68db      	ldr	r3, [r3, #12]
 80197d4:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80197d8:	687b      	ldr	r3, [r7, #4]
 80197da:	60da      	str	r2, [r3, #12]

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80197dc:	f107 0308 	add.w	r3, r7, #8
 80197e0:	4619      	mov	r1, r3
 80197e2:	6878      	ldr	r0, [r7, #4]
 80197e4:	f7ff feb8 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80197e8:	4a0b      	ldr	r2, [pc, #44]	@ (8019818 <SDMMC_CmdStopTransfer+0x74>)
 80197ea:	210c      	movs	r1, #12
 80197ec:	6878      	ldr	r0, [r7, #4]
 80197ee:	f000 f943 	bl	8019a78 <SDMMC_GetCmdResp1>
 80197f2:	61f8      	str	r0, [r7, #28]

  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 80197f4:	687b      	ldr	r3, [r7, #4]
 80197f6:	68db      	ldr	r3, [r3, #12]
 80197f8:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80197fc:	687b      	ldr	r3, [r7, #4]
 80197fe:	60da      	str	r2, [r3, #12]

  /* Ignore Address Out Of Range Error, Not relevant at end of memory */
  if (errorstate == SDMMC_ERROR_ADDR_OUT_OF_RANGE)
 8019800:	69fb      	ldr	r3, [r7, #28]
 8019802:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8019806:	d101      	bne.n	801980c <SDMMC_CmdStopTransfer+0x68>
  {
    errorstate = SDMMC_ERROR_NONE;
 8019808:	2300      	movs	r3, #0
 801980a:	61fb      	str	r3, [r7, #28]
  }

  return errorstate;
 801980c:	69fb      	ldr	r3, [r7, #28]
}
 801980e:	4618      	mov	r0, r3
 8019810:	3720      	adds	r7, #32
 8019812:	46bd      	mov	sp, r7
 8019814:	bd80      	pop	{r7, pc}
 8019816:	bf00      	nop
 8019818:	05f5e100 	.word	0x05f5e100

0801981c <SDMMC_CmdSelDesel>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  addr: Address of the card to be selected
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDMMC_TypeDef *SDMMCx, uint32_t Addr)
{
 801981c:	b580      	push	{r7, lr}
 801981e:	b088      	sub	sp, #32
 8019820:	af00      	add	r7, sp, #0
 8019822:	6078      	str	r0, [r7, #4]
 8019824:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8019826:	683b      	ldr	r3, [r7, #0]
 8019828:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 801982a:	2307      	movs	r3, #7
 801982c:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 801982e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8019832:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8019834:	2300      	movs	r3, #0
 8019836:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8019838:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801983c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 801983e:	f107 0308 	add.w	r3, r7, #8
 8019842:	4619      	mov	r1, r3
 8019844:	6878      	ldr	r0, [r7, #4]
 8019846:	f7ff fe87 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 801984a:	f241 3288 	movw	r2, #5000	@ 0x1388
 801984e:	2107      	movs	r1, #7
 8019850:	6878      	ldr	r0, [r7, #4]
 8019852:	f000 f911 	bl	8019a78 <SDMMC_GetCmdResp1>
 8019856:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8019858:	69fb      	ldr	r3, [r7, #28]
}
 801985a:	4618      	mov	r0, r3
 801985c:	3720      	adds	r7, #32
 801985e:	46bd      	mov	sp, r7
 8019860:	bd80      	pop	{r7, pc}

08019862 <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDMMC_TypeDef *SDMMCx)
{
 8019862:	b580      	push	{r7, lr}
 8019864:	b088      	sub	sp, #32
 8019866:	af00      	add	r7, sp, #0
 8019868:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = 0U;
 801986a:	2300      	movs	r3, #0
 801986c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 801986e:	2300      	movs	r3, #0
 8019870:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8019872:	2300      	movs	r3, #0
 8019874:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8019876:	2300      	movs	r3, #0
 8019878:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801987a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 801987e:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8019880:	f107 0308 	add.w	r3, r7, #8
 8019884:	4619      	mov	r1, r3
 8019886:	6878      	ldr	r0, [r7, #4]
 8019888:	f7ff fe66 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDMMCx);
 801988c:	6878      	ldr	r0, [r7, #4]
 801988e:	f000 fa6f 	bl	8019d70 <SDMMC_GetCmdError>
 8019892:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8019894:	69fb      	ldr	r3, [r7, #28]
}
 8019896:	4618      	mov	r0, r3
 8019898:	3720      	adds	r7, #32
 801989a:	46bd      	mov	sp, r7
 801989c:	bd80      	pop	{r7, pc}

0801989e <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDMMCx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDMMC_TypeDef *SDMMCx)
{
 801989e:	b580      	push	{r7, lr}
 80198a0:	b088      	sub	sp, #32
 80198a2:	af00      	add	r7, sp, #0
 80198a4:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 80198a6:	2300      	movs	r3, #0
 80198a8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 80198aa:	2302      	movs	r3, #2
 80198ac:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80198ae:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80198b2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80198b4:	2300      	movs	r3, #0
 80198b6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80198b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80198bc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80198be:	f107 0308 	add.w	r3, r7, #8
 80198c2:	4619      	mov	r1, r3
 80198c4:	6878      	ldr	r0, [r7, #4]
 80198c6:	f7ff fe47 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 80198ca:	6878      	ldr	r0, [r7, #4]
 80198cc:	f000 f9c6 	bl	8019c5c <SDMMC_GetCmdResp2>
 80198d0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80198d2:	69fb      	ldr	r3, [r7, #28]
}
 80198d4:	4618      	mov	r0, r3
 80198d6:	3720      	adds	r7, #32
 80198d8:	46bd      	mov	sp, r7
 80198da:	bd80      	pop	{r7, pc}

080198dc <SDMMC_CmdSendCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80198dc:	b580      	push	{r7, lr}
 80198de:	b088      	sub	sp, #32
 80198e0:	af00      	add	r7, sp, #0
 80198e2:	6078      	str	r0, [r7, #4]
 80198e4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 80198e6:	683b      	ldr	r3, [r7, #0]
 80198e8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 80198ea:	2309      	movs	r3, #9
 80198ec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 80198ee:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80198f2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80198f4:	2300      	movs	r3, #0
 80198f6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80198f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80198fc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80198fe:	f107 0308 	add.w	r3, r7, #8
 8019902:	4619      	mov	r1, r3
 8019904:	6878      	ldr	r0, [r7, #4]
 8019906:	f7ff fe27 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 801990a:	6878      	ldr	r0, [r7, #4]
 801990c:	f000 f9a6 	bl	8019c5c <SDMMC_GetCmdResp2>
 8019910:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8019912:	69fb      	ldr	r3, [r7, #28]
}
 8019914:	4618      	mov	r0, r3
 8019916:	3720      	adds	r7, #32
 8019918:	46bd      	mov	sp, r7
 801991a:	bd80      	pop	{r7, pc}

0801991c <SDMMC_CmdSetRelAddMmc>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  RCA Card RCA
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAddMmc(SDMMC_TypeDef *SDMMCx, uint16_t RCA)
{
 801991c:	b580      	push	{r7, lr}
 801991e:	b088      	sub	sp, #32
 8019920:	af00      	add	r7, sp, #0
 8019922:	6078      	str	r0, [r7, #4]
 8019924:	460b      	mov	r3, r1
 8019926:	807b      	strh	r3, [r7, #2]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = ((uint32_t)RCA << 16U);
 8019928:	887b      	ldrh	r3, [r7, #2]
 801992a:	041b      	lsls	r3, r3, #16
 801992c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 801992e:	2303      	movs	r3, #3
 8019930:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8019932:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8019936:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8019938:	2300      	movs	r3, #0
 801993a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 801993c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019940:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8019942:	f107 0308 	add.w	r3, r7, #8
 8019946:	4619      	mov	r1, r3
 8019948:	6878      	ldr	r0, [r7, #4]
 801994a:	f7ff fe05 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_REL_ADDR, SDMMC_CMDTIMEOUT);
 801994e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019952:	2103      	movs	r1, #3
 8019954:	6878      	ldr	r0, [r7, #4]
 8019956:	f000 f88f 	bl	8019a78 <SDMMC_GetCmdResp1>
 801995a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 801995c:	69fb      	ldr	r3, [r7, #28]
}
 801995e:	4618      	mov	r0, r3
 8019960:	3720      	adds	r7, #32
 8019962:	46bd      	mov	sp, r7
 8019964:	bd80      	pop	{r7, pc}

08019966 <SDMMC_CmdSendStatus>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8019966:	b580      	push	{r7, lr}
 8019968:	b088      	sub	sp, #32
 801996a:	af00      	add	r7, sp, #0
 801996c:	6078      	str	r0, [r7, #4]
 801996e:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 8019970:	683b      	ldr	r3, [r7, #0]
 8019972:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8019974:	230d      	movs	r3, #13
 8019976:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8019978:	f44f 7380 	mov.w	r3, #256	@ 0x100
 801997c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 801997e:	2300      	movs	r3, #0
 8019980:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8019982:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019986:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8019988:	f107 0308 	add.w	r3, r7, #8
 801998c:	4619      	mov	r1, r3
 801998e:	6878      	ldr	r0, [r7, #4]
 8019990:	f7ff fde2 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8019994:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019998:	210d      	movs	r1, #13
 801999a:	6878      	ldr	r0, [r7, #4]
 801999c:	f000 f86c 	bl	8019a78 <SDMMC_GetCmdResp1>
 80199a0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80199a2:	69fb      	ldr	r3, [r7, #28]
}
 80199a4:	4618      	mov	r0, r3
 80199a6:	3720      	adds	r7, #32
 80199a8:	46bd      	mov	sp, r7
 80199aa:	bd80      	pop	{r7, pc}

080199ac <SDMMC_CmdOpCondition>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdOpCondition(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80199ac:	b580      	push	{r7, lr}
 80199ae:	b088      	sub	sp, #32
 80199b0:	af00      	add	r7, sp, #0
 80199b2:	6078      	str	r0, [r7, #4]
 80199b4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  sdmmc_cmdinit.Argument         = Argument;
 80199b6:	683b      	ldr	r3, [r7, #0]
 80199b8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_OP_COND;
 80199ba:	2301      	movs	r3, #1
 80199bc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80199be:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80199c2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 80199c4:	2300      	movs	r3, #0
 80199c6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 80199c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80199cc:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80199ce:	f107 0308 	add.w	r3, r7, #8
 80199d2:	4619      	mov	r1, r3
 80199d4:	6878      	ldr	r0, [r7, #4]
 80199d6:	f7ff fdbf 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 80199da:	6878      	ldr	r0, [r7, #4]
 80199dc:	f000 f988 	bl	8019cf0 <SDMMC_GetCmdResp3>
 80199e0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80199e2:	69fb      	ldr	r3, [r7, #28]
}
 80199e4:	4618      	mov	r0, r3
 80199e6:	3720      	adds	r7, #32
 80199e8:	46bd      	mov	sp, r7
 80199ea:	bd80      	pop	{r7, pc}

080199ec <SDMMC_CmdSwitch>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @parame Argument: Argument used for the command
  * @retval HAL status
  */
uint32_t SDMMC_CmdSwitch(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 80199ec:	b580      	push	{r7, lr}
 80199ee:	b088      	sub	sp, #32
 80199f0:	af00      	add	r7, sp, #0
 80199f2:	6078      	str	r0, [r7, #4]
 80199f4:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD6 to activate SDR50 Mode and Power Limit 1.44W */
  /* CMD Response: R1 */
  sdmmc_cmdinit.Argument         = Argument; /* SDMMC_SDR25_SWITCH_PATTERN*/
 80199f6:	683b      	ldr	r3, [r7, #0]
 80199f8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SWITCH;
 80199fa:	2306      	movs	r3, #6
 80199fc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 80199fe:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8019a02:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8019a04:	2300      	movs	r3, #0
 8019a06:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8019a08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019a0c:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8019a0e:	f107 0308 	add.w	r3, r7, #8
 8019a12:	4619      	mov	r1, r3
 8019a14:	6878      	ldr	r0, [r7, #4]
 8019a16:	f7ff fd9f 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SWITCH, SDMMC_CMDTIMEOUT);
 8019a1a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019a1e:	2106      	movs	r1, #6
 8019a20:	6878      	ldr	r0, [r7, #4]
 8019a22:	f000 f829 	bl	8019a78 <SDMMC_GetCmdResp1>
 8019a26:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8019a28:	69fb      	ldr	r3, [r7, #28]
}
 8019a2a:	4618      	mov	r0, r3
 8019a2c:	3720      	adds	r7, #32
 8019a2e:	46bd      	mov	sp, r7
 8019a30:	bd80      	pop	{r7, pc}

08019a32 <SDMMC_CmdSendEXTCSD>:
  * @param  SDMMCx: Pointer to SDMMC register base
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendEXTCSD(SDMMC_TypeDef *SDMMCx, uint32_t Argument)
{
 8019a32:	b580      	push	{r7, lr}
 8019a34:	b088      	sub	sp, #32
 8019a36:	af00      	add	r7, sp, #0
 8019a38:	6078      	str	r0, [r7, #4]
 8019a3a:	6039      	str	r1, [r7, #0]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 8019a3c:	683b      	ldr	r3, [r7, #0]
 8019a3e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8019a40:	2308      	movs	r3, #8
 8019a42:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8019a44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8019a48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8019a4a:	2300      	movs	r3, #0
 8019a4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8019a4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019a52:	61bb      	str	r3, [r7, #24]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8019a54:	f107 0308 	add.w	r3, r7, #8
 8019a58:	4619      	mov	r1, r3
 8019a5a:	6878      	ldr	r0, [r7, #4]
 8019a5c:	f7ff fd7c 	bl	8019558 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_HS_SEND_EXT_CSD, SDMMC_CMDTIMEOUT);
 8019a60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019a64:	2108      	movs	r1, #8
 8019a66:	6878      	ldr	r0, [r7, #4]
 8019a68:	f000 f806 	bl	8019a78 <SDMMC_GetCmdResp1>
 8019a6c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8019a6e:	69fb      	ldr	r3, [r7, #28]
}
 8019a70:	4618      	mov	r0, r3
 8019a72:	3720      	adds	r7, #32
 8019a74:	46bd      	mov	sp, r7
 8019a76:	bd80      	pop	{r7, pc}

08019a78 <SDMMC_GetCmdResp1>:
  * @param  hsd: SD handle
  * @param  SD_CMD: The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 8019a78:	b580      	push	{r7, lr}
 8019a7a:	b088      	sub	sp, #32
 8019a7c:	af00      	add	r7, sp, #0
 8019a7e:	60f8      	str	r0, [r7, #12]
 8019a80:	460b      	mov	r3, r1
 8019a82:	607a      	str	r2, [r7, #4]
 8019a84:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U / 1000U);
 8019a86:	4b70      	ldr	r3, [pc, #448]	@ (8019c48 <SDMMC_GetCmdResp1+0x1d0>)
 8019a88:	681b      	ldr	r3, [r3, #0]
 8019a8a:	4a70      	ldr	r2, [pc, #448]	@ (8019c4c <SDMMC_GetCmdResp1+0x1d4>)
 8019a8c:	fba2 2303 	umull	r2, r3, r2, r3
 8019a90:	0a5a      	lsrs	r2, r3, #9
 8019a92:	687b      	ldr	r3, [r7, #4]
 8019a94:	fb02 f303 	mul.w	r3, r2, r3
 8019a98:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 8019a9a:	69fb      	ldr	r3, [r7, #28]
 8019a9c:	1e5a      	subs	r2, r3, #1
 8019a9e:	61fa      	str	r2, [r7, #28]
 8019aa0:	2b00      	cmp	r3, #0
 8019aa2:	d102      	bne.n	8019aaa <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8019aa4:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8019aa8:	e0c9      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 8019aaa:	68fb      	ldr	r3, [r7, #12]
 8019aac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019aae:	61bb      	str	r3, [r7, #24]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT |
 8019ab0:	69ba      	ldr	r2, [r7, #24]
 8019ab2:	4b67      	ldr	r3, [pc, #412]	@ (8019c50 <SDMMC_GetCmdResp1+0x1d8>)
 8019ab4:	4013      	ands	r3, r2
                        SDMMC_FLAG_BUSYD0END)) == 0U) || ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8019ab6:	2b00      	cmp	r3, #0
 8019ab8:	d0ef      	beq.n	8019a9a <SDMMC_GetCmdResp1+0x22>
 8019aba:	69bb      	ldr	r3, [r7, #24]
 8019abc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8019ac0:	2b00      	cmp	r3, #0
 8019ac2:	d1ea      	bne.n	8019a9a <SDMMC_GetCmdResp1+0x22>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8019ac4:	68fb      	ldr	r3, [r7, #12]
 8019ac6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019ac8:	f003 0304 	and.w	r3, r3, #4
 8019acc:	2b00      	cmp	r3, #0
 8019ace:	d004      	beq.n	8019ada <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8019ad0:	68fb      	ldr	r3, [r7, #12]
 8019ad2:	2204      	movs	r2, #4
 8019ad4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8019ad6:	2304      	movs	r3, #4
 8019ad8:	e0b1      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8019ada:	68fb      	ldr	r3, [r7, #12]
 8019adc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019ade:	f003 0301 	and.w	r3, r3, #1
 8019ae2:	2b00      	cmp	r3, #0
 8019ae4:	d004      	beq.n	8019af0 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8019ae6:	68fb      	ldr	r3, [r7, #12]
 8019ae8:	2201      	movs	r2, #1
 8019aea:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8019aec:	2301      	movs	r3, #1
 8019aee:	e0a6      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8019af0:	68fb      	ldr	r3, [r7, #12]
 8019af2:	4a58      	ldr	r2, [pc, #352]	@ (8019c54 <SDMMC_GetCmdResp1+0x1dc>)
 8019af4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Check response received is of desired command */
  if (SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8019af6:	68f8      	ldr	r0, [r7, #12]
 8019af8:	f7ff fd58 	bl	80195ac <SDMMC_GetCommandResponse>
 8019afc:	4603      	mov	r3, r0
 8019afe:	461a      	mov	r2, r3
 8019b00:	7afb      	ldrb	r3, [r7, #11]
 8019b02:	4293      	cmp	r3, r2
 8019b04:	d001      	beq.n	8019b0a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8019b06:	2301      	movs	r3, #1
 8019b08:	e099      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 8019b0a:	2100      	movs	r1, #0
 8019b0c:	68f8      	ldr	r0, [r7, #12]
 8019b0e:	f7ff fd5a 	bl	80195c6 <SDMMC_GetResponse>
 8019b12:	6178      	str	r0, [r7, #20]

  if ((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8019b14:	697a      	ldr	r2, [r7, #20]
 8019b16:	4b50      	ldr	r3, [pc, #320]	@ (8019c58 <SDMMC_GetCmdResp1+0x1e0>)
 8019b18:	4013      	ands	r3, r2
 8019b1a:	2b00      	cmp	r3, #0
 8019b1c:	d101      	bne.n	8019b22 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 8019b1e:	2300      	movs	r3, #0
 8019b20:	e08d      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8019b22:	697b      	ldr	r3, [r7, #20]
 8019b24:	2b00      	cmp	r3, #0
 8019b26:	da02      	bge.n	8019b2e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8019b28:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8019b2c:	e087      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8019b2e:	697b      	ldr	r3, [r7, #20]
 8019b30:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8019b34:	2b00      	cmp	r3, #0
 8019b36:	d001      	beq.n	8019b3c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8019b38:	2340      	movs	r3, #64	@ 0x40
 8019b3a:	e080      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8019b3c:	697b      	ldr	r3, [r7, #20]
 8019b3e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8019b42:	2b00      	cmp	r3, #0
 8019b44:	d001      	beq.n	8019b4a <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 8019b46:	2380      	movs	r3, #128	@ 0x80
 8019b48:	e079      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 8019b4a:	697b      	ldr	r3, [r7, #20]
 8019b4c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8019b50:	2b00      	cmp	r3, #0
 8019b52:	d002      	beq.n	8019b5a <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 8019b54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8019b58:	e071      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 8019b5a:	697b      	ldr	r3, [r7, #20]
 8019b5c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8019b60:	2b00      	cmp	r3, #0
 8019b62:	d002      	beq.n	8019b6a <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 8019b64:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8019b68:	e069      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8019b6a:	697b      	ldr	r3, [r7, #20]
 8019b6c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8019b70:	2b00      	cmp	r3, #0
 8019b72:	d002      	beq.n	8019b7a <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8019b74:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8019b78:	e061      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8019b7a:	697b      	ldr	r3, [r7, #20]
 8019b7c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8019b80:	2b00      	cmp	r3, #0
 8019b82:	d002      	beq.n	8019b8a <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8019b84:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8019b88:	e059      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8019b8a:	697b      	ldr	r3, [r7, #20]
 8019b8c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8019b90:	2b00      	cmp	r3, #0
 8019b92:	d002      	beq.n	8019b9a <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8019b94:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8019b98:	e051      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8019b9a:	697b      	ldr	r3, [r7, #20]
 8019b9c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8019ba0:	2b00      	cmp	r3, #0
 8019ba2:	d002      	beq.n	8019baa <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8019ba4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8019ba8:	e049      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8019baa:	697b      	ldr	r3, [r7, #20]
 8019bac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8019bb0:	2b00      	cmp	r3, #0
 8019bb2:	d002      	beq.n	8019bba <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8019bb4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8019bb8:	e041      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8019bba:	697b      	ldr	r3, [r7, #20]
 8019bbc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8019bc0:	2b00      	cmp	r3, #0
 8019bc2:	d002      	beq.n	8019bca <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8019bc4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8019bc8:	e039      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8019bca:	697b      	ldr	r3, [r7, #20]
 8019bcc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8019bd0:	2b00      	cmp	r3, #0
 8019bd2:	d002      	beq.n	8019bda <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8019bd4:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8019bd8:	e031      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8019bda:	697b      	ldr	r3, [r7, #20]
 8019bdc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8019be0:	2b00      	cmp	r3, #0
 8019be2:	d002      	beq.n	8019bea <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8019be4:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8019be8:	e029      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8019bea:	697b      	ldr	r3, [r7, #20]
 8019bec:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8019bf0:	2b00      	cmp	r3, #0
 8019bf2:	d002      	beq.n	8019bfa <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8019bf4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8019bf8:	e021      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8019bfa:	697b      	ldr	r3, [r7, #20]
 8019bfc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8019c00:	2b00      	cmp	r3, #0
 8019c02:	d002      	beq.n	8019c0a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8019c04:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8019c08:	e019      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8019c0a:	697b      	ldr	r3, [r7, #20]
 8019c0c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8019c10:	2b00      	cmp	r3, #0
 8019c12:	d002      	beq.n	8019c1a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8019c14:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8019c18:	e011      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 8019c1a:	697b      	ldr	r3, [r7, #20]
 8019c1c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8019c20:	2b00      	cmp	r3, #0
 8019c22:	d002      	beq.n	8019c2a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8019c24:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8019c28:	e009      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if ((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 8019c2a:	697b      	ldr	r3, [r7, #20]
 8019c2c:	f003 0308 	and.w	r3, r3, #8
 8019c30:	2b00      	cmp	r3, #0
 8019c32:	d002      	beq.n	8019c3a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8019c34:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 8019c38:	e001      	b.n	8019c3e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8019c3a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 8019c3e:	4618      	mov	r0, r3
 8019c40:	3720      	adds	r7, #32
 8019c42:	46bd      	mov	sp, r7
 8019c44:	bd80      	pop	{r7, pc}
 8019c46:	bf00      	nop
 8019c48:	24000000 	.word	0x24000000
 8019c4c:	10624dd3 	.word	0x10624dd3
 8019c50:	00200045 	.word	0x00200045
 8019c54:	002000c5 	.word	0x002000c5
 8019c58:	fdffe008 	.word	0xfdffe008

08019c5c <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
 8019c5c:	b480      	push	{r7}
 8019c5e:	b085      	sub	sp, #20
 8019c60:	af00      	add	r7, sp, #0
 8019c62:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8019c64:	4b1f      	ldr	r3, [pc, #124]	@ (8019ce4 <SDMMC_GetCmdResp2+0x88>)
 8019c66:	681b      	ldr	r3, [r3, #0]
 8019c68:	4a1f      	ldr	r2, [pc, #124]	@ (8019ce8 <SDMMC_GetCmdResp2+0x8c>)
 8019c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8019c6e:	0a5b      	lsrs	r3, r3, #9
 8019c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019c74:	fb02 f303 	mul.w	r3, r2, r3
 8019c78:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8019c7a:	68fb      	ldr	r3, [r7, #12]
 8019c7c:	1e5a      	subs	r2, r3, #1
 8019c7e:	60fa      	str	r2, [r7, #12]
 8019c80:	2b00      	cmp	r3, #0
 8019c82:	d102      	bne.n	8019c8a <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8019c84:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8019c88:	e026      	b.n	8019cd8 <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDMMCx->STA;
 8019c8a:	687b      	ldr	r3, [r7, #4]
 8019c8c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019c8e:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8019c90:	68bb      	ldr	r3, [r7, #8]
 8019c92:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8019c96:	2b00      	cmp	r3, #0
 8019c98:	d0ef      	beq.n	8019c7a <SDMMC_GetCmdResp2+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8019c9a:	68bb      	ldr	r3, [r7, #8]
 8019c9c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8019ca0:	2b00      	cmp	r3, #0
 8019ca2:	d1ea      	bne.n	8019c7a <SDMMC_GetCmdResp2+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8019ca4:	687b      	ldr	r3, [r7, #4]
 8019ca6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019ca8:	f003 0304 	and.w	r3, r3, #4
 8019cac:	2b00      	cmp	r3, #0
 8019cae:	d004      	beq.n	8019cba <SDMMC_GetCmdResp2+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8019cb0:	687b      	ldr	r3, [r7, #4]
 8019cb2:	2204      	movs	r2, #4
 8019cb4:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8019cb6:	2304      	movs	r3, #4
 8019cb8:	e00e      	b.n	8019cd8 <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8019cba:	687b      	ldr	r3, [r7, #4]
 8019cbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019cbe:	f003 0301 	and.w	r3, r3, #1
 8019cc2:	2b00      	cmp	r3, #0
 8019cc4:	d004      	beq.n	8019cd0 <SDMMC_GetCmdResp2+0x74>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8019cc6:	687b      	ldr	r3, [r7, #4]
 8019cc8:	2201      	movs	r2, #1
 8019cca:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 8019ccc:	2301      	movs	r3, #1
 8019cce:	e003      	b.n	8019cd8 <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8019cd0:	687b      	ldr	r3, [r7, #4]
 8019cd2:	4a06      	ldr	r2, [pc, #24]	@ (8019cec <SDMMC_GetCmdResp2+0x90>)
 8019cd4:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8019cd6:	2300      	movs	r3, #0
}
 8019cd8:	4618      	mov	r0, r3
 8019cda:	3714      	adds	r7, #20
 8019cdc:	46bd      	mov	sp, r7
 8019cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019ce2:	4770      	bx	lr
 8019ce4:	24000000 	.word	0x24000000
 8019ce8:	10624dd3 	.word	0x10624dd3
 8019cec:	002000c5 	.word	0x002000c5

08019cf0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
 8019cf0:	b480      	push	{r7}
 8019cf2:	b085      	sub	sp, #20
 8019cf4:	af00      	add	r7, sp, #0
 8019cf6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8019cf8:	4b1a      	ldr	r3, [pc, #104]	@ (8019d64 <SDMMC_GetCmdResp3+0x74>)
 8019cfa:	681b      	ldr	r3, [r3, #0]
 8019cfc:	4a1a      	ldr	r2, [pc, #104]	@ (8019d68 <SDMMC_GetCmdResp3+0x78>)
 8019cfe:	fba2 2303 	umull	r2, r3, r2, r3
 8019d02:	0a5b      	lsrs	r3, r3, #9
 8019d04:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019d08:	fb02 f303 	mul.w	r3, r2, r3
 8019d0c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8019d0e:	68fb      	ldr	r3, [r7, #12]
 8019d10:	1e5a      	subs	r2, r3, #1
 8019d12:	60fa      	str	r2, [r7, #12]
 8019d14:	2b00      	cmp	r3, #0
 8019d16:	d102      	bne.n	8019d1e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8019d18:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8019d1c:	e01b      	b.n	8019d56 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDMMCx->STA;
 8019d1e:	687b      	ldr	r3, [r7, #4]
 8019d20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019d22:	60bb      	str	r3, [r7, #8]
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8019d24:	68bb      	ldr	r3, [r7, #8]
 8019d26:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8019d2a:	2b00      	cmp	r3, #0
 8019d2c:	d0ef      	beq.n	8019d0e <SDMMC_GetCmdResp3+0x1e>
           ((sta_reg & SDMMC_FLAG_CMDACT) != 0U));
 8019d2e:	68bb      	ldr	r3, [r7, #8]
 8019d30:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  } while (((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
 8019d34:	2b00      	cmp	r3, #0
 8019d36:	d1ea      	bne.n	8019d0e <SDMMC_GetCmdResp3+0x1e>

  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8019d38:	687b      	ldr	r3, [r7, #4]
 8019d3a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019d3c:	f003 0304 	and.w	r3, r3, #4
 8019d40:	2b00      	cmp	r3, #0
 8019d42:	d004      	beq.n	8019d4e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8019d44:	687b      	ldr	r3, [r7, #4]
 8019d46:	2204      	movs	r2, #4
 8019d48:	639a      	str	r2, [r3, #56]	@ 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8019d4a:	2304      	movs	r3, #4
 8019d4c:	e003      	b.n	8019d56 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8019d4e:	687b      	ldr	r3, [r7, #4]
 8019d50:	4a06      	ldr	r2, [pc, #24]	@ (8019d6c <SDMMC_GetCmdResp3+0x7c>)
 8019d52:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 8019d54:	2300      	movs	r3, #0
}
 8019d56:	4618      	mov	r0, r3
 8019d58:	3714      	adds	r7, #20
 8019d5a:	46bd      	mov	sp, r7
 8019d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019d60:	4770      	bx	lr
 8019d62:	bf00      	nop
 8019d64:	24000000 	.word	0x24000000
 8019d68:	10624dd3 	.word	0x10624dd3
 8019d6c:	002000c5 	.word	0x002000c5

08019d70 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  hsd: SD handle
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDMMC_TypeDef *SDMMCx)
{
 8019d70:	b480      	push	{r7}
 8019d72:	b085      	sub	sp, #20
 8019d74:	af00      	add	r7, sp, #0
 8019d76:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U / 1000U);
 8019d78:	4b11      	ldr	r3, [pc, #68]	@ (8019dc0 <SDMMC_GetCmdError+0x50>)
 8019d7a:	681b      	ldr	r3, [r3, #0]
 8019d7c:	4a11      	ldr	r2, [pc, #68]	@ (8019dc4 <SDMMC_GetCmdError+0x54>)
 8019d7e:	fba2 2303 	umull	r2, r3, r2, r3
 8019d82:	0a5b      	lsrs	r3, r3, #9
 8019d84:	f241 3288 	movw	r2, #5000	@ 0x1388
 8019d88:	fb02 f303 	mul.w	r3, r2, r3
 8019d8c:	60fb      	str	r3, [r7, #12]

  do
  {
    if (count-- == 0U)
 8019d8e:	68fb      	ldr	r3, [r7, #12]
 8019d90:	1e5a      	subs	r2, r3, #1
 8019d92:	60fa      	str	r2, [r7, #12]
 8019d94:	2b00      	cmp	r3, #0
 8019d96:	d102      	bne.n	8019d9e <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8019d98:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8019d9c:	e009      	b.n	8019db2 <SDMMC_GetCmdError+0x42>
    }

  } while (!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8019d9e:	687b      	ldr	r3, [r7, #4]
 8019da0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8019da2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8019da6:	2b00      	cmp	r3, #0
 8019da8:	d0f1      	beq.n	8019d8e <SDMMC_GetCmdError+0x1e>

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8019daa:	687b      	ldr	r3, [r7, #4]
 8019dac:	4a06      	ldr	r2, [pc, #24]	@ (8019dc8 <SDMMC_GetCmdError+0x58>)
 8019dae:	639a      	str	r2, [r3, #56]	@ 0x38

  return SDMMC_ERROR_NONE;
 8019db0:	2300      	movs	r3, #0
}
 8019db2:	4618      	mov	r0, r3
 8019db4:	3714      	adds	r7, #20
 8019db6:	46bd      	mov	sp, r7
 8019db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019dbc:	4770      	bx	lr
 8019dbe:	bf00      	nop
 8019dc0:	24000000 	.word	0x24000000
 8019dc4:	10624dd3 	.word	0x10624dd3
 8019dc8:	002000c5 	.word	0x002000c5

08019dcc <LL_SPI_IsEnabled>:
{
 8019dcc:	b480      	push	{r7}
 8019dce:	b083      	sub	sp, #12
 8019dd0:	af00      	add	r7, sp, #0
 8019dd2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8019dd4:	687b      	ldr	r3, [r7, #4]
 8019dd6:	681b      	ldr	r3, [r3, #0]
 8019dd8:	f003 0301 	and.w	r3, r3, #1
 8019ddc:	2b01      	cmp	r3, #1
 8019dde:	d101      	bne.n	8019de4 <LL_SPI_IsEnabled+0x18>
 8019de0:	2301      	movs	r3, #1
 8019de2:	e000      	b.n	8019de6 <LL_SPI_IsEnabled+0x1a>
 8019de4:	2300      	movs	r3, #0
}
 8019de6:	4618      	mov	r0, r3
 8019de8:	370c      	adds	r7, #12
 8019dea:	46bd      	mov	sp, r7
 8019dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019df0:	4770      	bx	lr

08019df2 <LL_SPI_SetInternalSSLevel>:
{
 8019df2:	b480      	push	{r7}
 8019df4:	b083      	sub	sp, #12
 8019df6:	af00      	add	r7, sp, #0
 8019df8:	6078      	str	r0, [r7, #4]
 8019dfa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_SSI, SSLevel);
 8019dfc:	687b      	ldr	r3, [r7, #4]
 8019dfe:	681b      	ldr	r3, [r3, #0]
 8019e00:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8019e04:	683b      	ldr	r3, [r7, #0]
 8019e06:	431a      	orrs	r2, r3
 8019e08:	687b      	ldr	r3, [r7, #4]
 8019e0a:	601a      	str	r2, [r3, #0]
}
 8019e0c:	bf00      	nop
 8019e0e:	370c      	adds	r7, #12
 8019e10:	46bd      	mov	sp, r7
 8019e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e16:	4770      	bx	lr

08019e18 <LL_SPI_GetNSSPolarity>:
{
 8019e18:	b480      	push	{r7}
 8019e1a:	b083      	sub	sp, #12
 8019e1c:	af00      	add	r7, sp, #0
 8019e1e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(SPIx->CFG2, SPI_CFG2_SSIOP));
 8019e20:	687b      	ldr	r3, [r7, #4]
 8019e22:	68db      	ldr	r3, [r3, #12]
 8019e24:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
}
 8019e28:	4618      	mov	r0, r3
 8019e2a:	370c      	adds	r7, #12
 8019e2c:	46bd      	mov	sp, r7
 8019e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e32:	4770      	bx	lr

08019e34 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly 0..0xFFFFFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8019e34:	b480      	push	{r7}
 8019e36:	b083      	sub	sp, #12
 8019e38:	af00      	add	r7, sp, #0
 8019e3a:	6078      	str	r0, [r7, #4]
 8019e3c:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPOLY, CRCPoly);
 8019e3e:	687b      	ldr	r3, [r7, #4]
 8019e40:	683a      	ldr	r2, [r7, #0]
 8019e42:	641a      	str	r2, [r3, #64]	@ 0x40
}
 8019e44:	bf00      	nop
 8019e46:	370c      	adds	r7, #12
 8019e48:	46bd      	mov	sp, r7
 8019e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019e4e:	4770      	bx	lr

08019e50 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8019e50:	b580      	push	{r7, lr}
 8019e52:	b086      	sub	sp, #24
 8019e54:	af00      	add	r7, sp, #0
 8019e56:	6078      	str	r0, [r7, #4]
 8019e58:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8019e5a:	2301      	movs	r3, #1
 8019e5c:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_LL_SPI_BAUDRATEPRESCALER(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  /* Check the SPI instance is not enabled */
  if (LL_SPI_IsEnabled(SPIx) == 0x00000000UL)
 8019e5e:	6878      	ldr	r0, [r7, #4]
 8019e60:	f7ff ffb4 	bl	8019dcc <LL_SPI_IsEnabled>
 8019e64:	4603      	mov	r3, r0
 8019e66:	2b00      	cmp	r3, #0
 8019e68:	d167      	bne.n	8019f3a <LL_SPI_Init+0xea>
       * Configure SPIx CFG1 with parameters:
       * - Master Baud Rate       : SPI_CFG1_MBR[2:0] bits
       * - CRC Computation Enable : SPI_CFG1_CRCEN bit
       * - Length of data frame   : SPI_CFG1_DSIZE[4:0] bits
       */
    MODIFY_REG(SPIx->CFG1, SPI_CFG1_MBR | SPI_CFG1_CRCEN | SPI_CFG1_DSIZE,
 8019e6a:	687b      	ldr	r3, [r7, #4]
 8019e6c:	689a      	ldr	r2, [r3, #8]
 8019e6e:	4b35      	ldr	r3, [pc, #212]	@ (8019f44 <LL_SPI_Init+0xf4>)
 8019e70:	4013      	ands	r3, r2
 8019e72:	683a      	ldr	r2, [r7, #0]
 8019e74:	6991      	ldr	r1, [r2, #24]
 8019e76:	683a      	ldr	r2, [r7, #0]
 8019e78:	6a12      	ldr	r2, [r2, #32]
 8019e7a:	4311      	orrs	r1, r2
 8019e7c:	683a      	ldr	r2, [r7, #0]
 8019e7e:	6892      	ldr	r2, [r2, #8]
 8019e80:	430a      	orrs	r2, r1
 8019e82:	431a      	orrs	r2, r3
 8019e84:	687b      	ldr	r3, [r7, #4]
 8019e86:	609a      	str	r2, [r3, #8]
               SPI_InitStruct->BaudRate  | SPI_InitStruct->CRCCalculation | SPI_InitStruct->DataWidth);

    tmp_nss  = SPI_InitStruct->NSS;
 8019e88:	683b      	ldr	r3, [r7, #0]
 8019e8a:	695b      	ldr	r3, [r3, #20]
 8019e8c:	613b      	str	r3, [r7, #16]
    tmp_mode = SPI_InitStruct->Mode;
 8019e8e:	683b      	ldr	r3, [r7, #0]
 8019e90:	685b      	ldr	r3, [r3, #4]
 8019e92:	60fb      	str	r3, [r7, #12]
    tmp_nss_polarity = LL_SPI_GetNSSPolarity(SPIx);
 8019e94:	6878      	ldr	r0, [r7, #4]
 8019e96:	f7ff ffbf 	bl	8019e18 <LL_SPI_GetNSSPolarity>
 8019e9a:	60b8      	str	r0, [r7, #8]

    /* Checks to setup Internal SS signal level and avoid a MODF Error */
    if ((tmp_nss == LL_SPI_NSS_SOFT) && (((tmp_nss_polarity == LL_SPI_NSS_POLARITY_LOW)  && \
 8019e9c:	693b      	ldr	r3, [r7, #16]
 8019e9e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8019ea2:	d112      	bne.n	8019eca <LL_SPI_Init+0x7a>
 8019ea4:	68bb      	ldr	r3, [r7, #8]
 8019ea6:	2b00      	cmp	r3, #0
 8019ea8:	d103      	bne.n	8019eb2 <LL_SPI_Init+0x62>
 8019eaa:	68fb      	ldr	r3, [r7, #12]
 8019eac:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8019eb0:	d006      	beq.n	8019ec0 <LL_SPI_Init+0x70>
                                          (tmp_mode == LL_SPI_MODE_MASTER))              || \
 8019eb2:	68bb      	ldr	r3, [r7, #8]
 8019eb4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8019eb8:	d107      	bne.n	8019eca <LL_SPI_Init+0x7a>
                                         ((tmp_nss_polarity == LL_SPI_NSS_POLARITY_HIGH) && \
 8019eba:	68fb      	ldr	r3, [r7, #12]
 8019ebc:	2b00      	cmp	r3, #0
 8019ebe:	d104      	bne.n	8019eca <LL_SPI_Init+0x7a>
                                          (tmp_mode == LL_SPI_MODE_SLAVE))))
    {
      LL_SPI_SetInternalSSLevel(SPIx, LL_SPI_SS_LEVEL_HIGH);
 8019ec0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8019ec4:	6878      	ldr	r0, [r7, #4]
 8019ec6:	f7ff ff94 	bl	8019df2 <LL_SPI_SetInternalSSLevel>
       * - ClockPhase             : SPI_CFG2_CPHA bit
       * - BitOrder               : SPI_CFG2_LSBFRST bit
       * - Master/Slave Mode      : SPI_CFG2_MASTER bit
       * - SPI Mode               : SPI_CFG2_COMM[1:0] bits
       */
    MODIFY_REG(SPIx->CFG2, SPI_CFG2_SSM   | SPI_CFG2_SSOE    |
 8019eca:	687b      	ldr	r3, [r7, #4]
 8019ecc:	68da      	ldr	r2, [r3, #12]
 8019ece:	4b1e      	ldr	r3, [pc, #120]	@ (8019f48 <LL_SPI_Init+0xf8>)
 8019ed0:	4013      	ands	r3, r2
 8019ed2:	683a      	ldr	r2, [r7, #0]
 8019ed4:	6951      	ldr	r1, [r2, #20]
 8019ed6:	683a      	ldr	r2, [r7, #0]
 8019ed8:	68d2      	ldr	r2, [r2, #12]
 8019eda:	4311      	orrs	r1, r2
 8019edc:	683a      	ldr	r2, [r7, #0]
 8019ede:	6912      	ldr	r2, [r2, #16]
 8019ee0:	4311      	orrs	r1, r2
 8019ee2:	683a      	ldr	r2, [r7, #0]
 8019ee4:	69d2      	ldr	r2, [r2, #28]
 8019ee6:	4311      	orrs	r1, r2
 8019ee8:	683a      	ldr	r2, [r7, #0]
 8019eea:	6852      	ldr	r2, [r2, #4]
 8019eec:	4311      	orrs	r1, r2
 8019eee:	683a      	ldr	r2, [r7, #0]
 8019ef0:	6812      	ldr	r2, [r2, #0]
 8019ef2:	f402 22c0 	and.w	r2, r2, #393216	@ 0x60000
 8019ef6:	430a      	orrs	r2, r1
 8019ef8:	431a      	orrs	r2, r3
 8019efa:	687b      	ldr	r3, [r7, #4]
 8019efc:	60da      	str	r2, [r3, #12]

    /*---------------------------- SPIx CR1 Configuration ------------------------
       * Configure SPIx CR1 with parameter:
       * - Half Duplex Direction  : SPI_CR1_HDDIR bit
       */
    MODIFY_REG(SPIx->CR1, SPI_CR1_HDDIR, SPI_InitStruct->TransferDirection & SPI_CR1_HDDIR);
 8019efe:	687b      	ldr	r3, [r7, #4]
 8019f00:	681b      	ldr	r3, [r3, #0]
 8019f02:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8019f06:	683b      	ldr	r3, [r7, #0]
 8019f08:	681b      	ldr	r3, [r3, #0]
 8019f0a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8019f0e:	431a      	orrs	r2, r3
 8019f10:	687b      	ldr	r3, [r7, #4]
 8019f12:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CRCPOLY Configuration ----------------------
       * Configure SPIx CRCPOLY with parameter:
       * - CRCPoly                : CRCPOLY[31:0] bits
       */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8019f14:	683b      	ldr	r3, [r7, #0]
 8019f16:	6a1b      	ldr	r3, [r3, #32]
 8019f18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8019f1c:	d105      	bne.n	8019f2a <LL_SPI_Init+0xda>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8019f1e:	683b      	ldr	r3, [r7, #0]
 8019f20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8019f22:	4619      	mov	r1, r3
 8019f24:	6878      	ldr	r0, [r7, #4]
 8019f26:	f7ff ff85 	bl	8019e34 <LL_SPI_SetCRCPolynomial>
    }

    /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
    CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8019f2a:	687b      	ldr	r3, [r7, #4]
 8019f2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8019f2e:	f023 0201 	bic.w	r2, r3, #1
 8019f32:	687b      	ldr	r3, [r7, #4]
 8019f34:	651a      	str	r2, [r3, #80]	@ 0x50

    status = SUCCESS;
 8019f36:	2300      	movs	r3, #0
 8019f38:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8019f3a:	7dfb      	ldrb	r3, [r7, #23]
}
 8019f3c:	4618      	mov	r0, r3
 8019f3e:	3718      	adds	r7, #24
 8019f40:	46bd      	mov	sp, r7
 8019f42:	bd80      	pop	{r7, pc}
 8019f44:	8fbfffe0 	.word	0x8fbfffe0
 8019f48:	d839ffff 	.word	0xd839ffff

08019f4c <LL_USART_IsEnabled>:
{
 8019f4c:	b480      	push	{r7}
 8019f4e:	b083      	sub	sp, #12
 8019f50:	af00      	add	r7, sp, #0
 8019f52:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 8019f54:	687b      	ldr	r3, [r7, #4]
 8019f56:	681b      	ldr	r3, [r3, #0]
 8019f58:	f003 0301 	and.w	r3, r3, #1
 8019f5c:	2b01      	cmp	r3, #1
 8019f5e:	d101      	bne.n	8019f64 <LL_USART_IsEnabled+0x18>
 8019f60:	2301      	movs	r3, #1
 8019f62:	e000      	b.n	8019f66 <LL_USART_IsEnabled+0x1a>
 8019f64:	2300      	movs	r3, #0
}
 8019f66:	4618      	mov	r0, r3
 8019f68:	370c      	adds	r7, #12
 8019f6a:	46bd      	mov	sp, r7
 8019f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f70:	4770      	bx	lr

08019f72 <LL_USART_SetPrescaler>:
{
 8019f72:	b480      	push	{r7}
 8019f74:	b083      	sub	sp, #12
 8019f76:	af00      	add	r7, sp, #0
 8019f78:	6078      	str	r0, [r7, #4]
 8019f7a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 8019f7c:	687b      	ldr	r3, [r7, #4]
 8019f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8019f80:	f023 030f 	bic.w	r3, r3, #15
 8019f84:	683a      	ldr	r2, [r7, #0]
 8019f86:	b292      	uxth	r2, r2
 8019f88:	431a      	orrs	r2, r3
 8019f8a:	687b      	ldr	r3, [r7, #4]
 8019f8c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 8019f8e:	bf00      	nop
 8019f90:	370c      	adds	r7, #12
 8019f92:	46bd      	mov	sp, r7
 8019f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019f98:	4770      	bx	lr

08019f9a <LL_USART_SetStopBitsLength>:
{
 8019f9a:	b480      	push	{r7}
 8019f9c:	b083      	sub	sp, #12
 8019f9e:	af00      	add	r7, sp, #0
 8019fa0:	6078      	str	r0, [r7, #4]
 8019fa2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8019fa4:	687b      	ldr	r3, [r7, #4]
 8019fa6:	685b      	ldr	r3, [r3, #4]
 8019fa8:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8019fac:	683b      	ldr	r3, [r7, #0]
 8019fae:	431a      	orrs	r2, r3
 8019fb0:	687b      	ldr	r3, [r7, #4]
 8019fb2:	605a      	str	r2, [r3, #4]
}
 8019fb4:	bf00      	nop
 8019fb6:	370c      	adds	r7, #12
 8019fb8:	46bd      	mov	sp, r7
 8019fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019fbe:	4770      	bx	lr

08019fc0 <LL_USART_SetHWFlowCtrl>:
{
 8019fc0:	b480      	push	{r7}
 8019fc2:	b083      	sub	sp, #12
 8019fc4:	af00      	add	r7, sp, #0
 8019fc6:	6078      	str	r0, [r7, #4]
 8019fc8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 8019fca:	687b      	ldr	r3, [r7, #4]
 8019fcc:	689b      	ldr	r3, [r3, #8]
 8019fce:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8019fd2:	683b      	ldr	r3, [r7, #0]
 8019fd4:	431a      	orrs	r2, r3
 8019fd6:	687b      	ldr	r3, [r7, #4]
 8019fd8:	609a      	str	r2, [r3, #8]
}
 8019fda:	bf00      	nop
 8019fdc:	370c      	adds	r7, #12
 8019fde:	46bd      	mov	sp, r7
 8019fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8019fe4:	4770      	bx	lr
	...

08019fe8 <LL_USART_SetBaudRate>:
{
 8019fe8:	b480      	push	{r7}
 8019fea:	b087      	sub	sp, #28
 8019fec:	af00      	add	r7, sp, #0
 8019fee:	60f8      	str	r0, [r7, #12]
 8019ff0:	60b9      	str	r1, [r7, #8]
 8019ff2:	607a      	str	r2, [r7, #4]
 8019ff4:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8019ff6:	687b      	ldr	r3, [r7, #4]
 8019ff8:	2b0b      	cmp	r3, #11
 8019ffa:	d83c      	bhi.n	801a076 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 8019ffc:	6a3b      	ldr	r3, [r7, #32]
 8019ffe:	2b00      	cmp	r3, #0
 801a000:	d039      	beq.n	801a076 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 801a002:	683b      	ldr	r3, [r7, #0]
 801a004:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 801a008:	d122      	bne.n	801a050 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 801a00a:	687b      	ldr	r3, [r7, #4]
 801a00c:	b2db      	uxtb	r3, r3
 801a00e:	461a      	mov	r2, r3
 801a010:	4b1c      	ldr	r3, [pc, #112]	@ (801a084 <LL_USART_SetBaudRate+0x9c>)
 801a012:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a016:	68ba      	ldr	r2, [r7, #8]
 801a018:	fbb2 f3f3 	udiv	r3, r2, r3
 801a01c:	005a      	lsls	r2, r3, #1
 801a01e:	6a3b      	ldr	r3, [r7, #32]
 801a020:	085b      	lsrs	r3, r3, #1
 801a022:	441a      	add	r2, r3
 801a024:	6a3b      	ldr	r3, [r7, #32]
 801a026:	fbb2 f3f3 	udiv	r3, r2, r3
 801a02a:	b29b      	uxth	r3, r3
 801a02c:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 801a02e:	697a      	ldr	r2, [r7, #20]
 801a030:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 801a034:	4013      	ands	r3, r2
 801a036:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 801a038:	697b      	ldr	r3, [r7, #20]
 801a03a:	085b      	lsrs	r3, r3, #1
 801a03c:	b29b      	uxth	r3, r3
 801a03e:	f003 0307 	and.w	r3, r3, #7
 801a042:	693a      	ldr	r2, [r7, #16]
 801a044:	4313      	orrs	r3, r2
 801a046:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 801a048:	68fb      	ldr	r3, [r7, #12]
 801a04a:	693a      	ldr	r2, [r7, #16]
 801a04c:	60da      	str	r2, [r3, #12]
}
 801a04e:	e012      	b.n	801a076 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 801a050:	687b      	ldr	r3, [r7, #4]
 801a052:	b2db      	uxtb	r3, r3
 801a054:	461a      	mov	r2, r3
 801a056:	4b0b      	ldr	r3, [pc, #44]	@ (801a084 <LL_USART_SetBaudRate+0x9c>)
 801a058:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801a05c:	68ba      	ldr	r2, [r7, #8]
 801a05e:	fbb2 f2f3 	udiv	r2, r2, r3
 801a062:	6a3b      	ldr	r3, [r7, #32]
 801a064:	085b      	lsrs	r3, r3, #1
 801a066:	441a      	add	r2, r3
 801a068:	6a3b      	ldr	r3, [r7, #32]
 801a06a:	fbb2 f3f3 	udiv	r3, r2, r3
 801a06e:	b29b      	uxth	r3, r3
 801a070:	461a      	mov	r2, r3
 801a072:	68fb      	ldr	r3, [r7, #12]
 801a074:	60da      	str	r2, [r3, #12]
}
 801a076:	bf00      	nop
 801a078:	371c      	adds	r7, #28
 801a07a:	46bd      	mov	sp, r7
 801a07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a080:	4770      	bx	lr
 801a082:	bf00      	nop
 801a084:	080305f8 	.word	0x080305f8

0801a088 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, const LL_USART_InitTypeDef *USART_InitStruct)
{
 801a088:	b580      	push	{r7, lr}
 801a08a:	b086      	sub	sp, #24
 801a08c:	af02      	add	r7, sp, #8
 801a08e:	6078      	str	r0, [r7, #4]
 801a090:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 801a092:	2301      	movs	r3, #1
 801a094:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 801a096:	2300      	movs	r3, #0
 801a098:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 801a09a:	6878      	ldr	r0, [r7, #4]
 801a09c:	f7ff ff56 	bl	8019f4c <LL_USART_IsEnabled>
 801a0a0:	4603      	mov	r3, r0
 801a0a2:	2b00      	cmp	r3, #0
 801a0a4:	d17f      	bne.n	801a1a6 <LL_USART_Init+0x11e>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 801a0a6:	687b      	ldr	r3, [r7, #4]
 801a0a8:	681a      	ldr	r2, [r3, #0]
 801a0aa:	4b41      	ldr	r3, [pc, #260]	@ (801a1b0 <LL_USART_Init+0x128>)
 801a0ac:	4013      	ands	r3, r2
 801a0ae:	683a      	ldr	r2, [r7, #0]
 801a0b0:	6891      	ldr	r1, [r2, #8]
 801a0b2:	683a      	ldr	r2, [r7, #0]
 801a0b4:	6912      	ldr	r2, [r2, #16]
 801a0b6:	4311      	orrs	r1, r2
 801a0b8:	683a      	ldr	r2, [r7, #0]
 801a0ba:	6952      	ldr	r2, [r2, #20]
 801a0bc:	4311      	orrs	r1, r2
 801a0be:	683a      	ldr	r2, [r7, #0]
 801a0c0:	69d2      	ldr	r2, [r2, #28]
 801a0c2:	430a      	orrs	r2, r1
 801a0c4:	431a      	orrs	r2, r3
 801a0c6:	687b      	ldr	r3, [r7, #4]
 801a0c8:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 801a0ca:	683b      	ldr	r3, [r7, #0]
 801a0cc:	68db      	ldr	r3, [r3, #12]
 801a0ce:	4619      	mov	r1, r3
 801a0d0:	6878      	ldr	r0, [r7, #4]
 801a0d2:	f7ff ff62 	bl	8019f9a <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 801a0d6:	683b      	ldr	r3, [r7, #0]
 801a0d8:	699b      	ldr	r3, [r3, #24]
 801a0da:	4619      	mov	r1, r3
 801a0dc:	6878      	ldr	r0, [r7, #4]
 801a0de:	f7ff ff6f 	bl	8019fc0 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 801a0e2:	687b      	ldr	r3, [r7, #4]
 801a0e4:	4a33      	ldr	r2, [pc, #204]	@ (801a1b4 <LL_USART_Init+0x12c>)
 801a0e6:	4293      	cmp	r3, r2
 801a0e8:	d104      	bne.n	801a0f4 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 801a0ea:	4833      	ldr	r0, [pc, #204]	@ (801a1b8 <LL_USART_Init+0x130>)
 801a0ec:	f7ff f836 	bl	801915c <LL_RCC_GetUSARTClockFreq>
 801a0f0:	60b8      	str	r0, [r7, #8]
 801a0f2:	e03d      	b.n	801a170 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART2)
 801a0f4:	687b      	ldr	r3, [r7, #4]
 801a0f6:	4a31      	ldr	r2, [pc, #196]	@ (801a1bc <LL_USART_Init+0x134>)
 801a0f8:	4293      	cmp	r3, r2
 801a0fa:	d104      	bne.n	801a106 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 801a0fc:	4830      	ldr	r0, [pc, #192]	@ (801a1c0 <LL_USART_Init+0x138>)
 801a0fe:	f7ff f82d 	bl	801915c <LL_RCC_GetUSARTClockFreq>
 801a102:	60b8      	str	r0, [r7, #8]
 801a104:	e034      	b.n	801a170 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART3)
 801a106:	687b      	ldr	r3, [r7, #4]
 801a108:	4a2e      	ldr	r2, [pc, #184]	@ (801a1c4 <LL_USART_Init+0x13c>)
 801a10a:	4293      	cmp	r3, r2
 801a10c:	d104      	bne.n	801a118 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 801a10e:	482c      	ldr	r0, [pc, #176]	@ (801a1c0 <LL_USART_Init+0x138>)
 801a110:	f7ff f824 	bl	801915c <LL_RCC_GetUSARTClockFreq>
 801a114:	60b8      	str	r0, [r7, #8]
 801a116:	e02b      	b.n	801a170 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART4)
 801a118:	687b      	ldr	r3, [r7, #4]
 801a11a:	4a2b      	ldr	r2, [pc, #172]	@ (801a1c8 <LL_USART_Init+0x140>)
 801a11c:	4293      	cmp	r3, r2
 801a11e:	d104      	bne.n	801a12a <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 801a120:	4827      	ldr	r0, [pc, #156]	@ (801a1c0 <LL_USART_Init+0x138>)
 801a122:	f7ff f81b 	bl	801915c <LL_RCC_GetUSARTClockFreq>
 801a126:	60b8      	str	r0, [r7, #8]
 801a128:	e022      	b.n	801a170 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART5)
 801a12a:	687b      	ldr	r3, [r7, #4]
 801a12c:	4a27      	ldr	r2, [pc, #156]	@ (801a1cc <LL_USART_Init+0x144>)
 801a12e:	4293      	cmp	r3, r2
 801a130:	d104      	bne.n	801a13c <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 801a132:	4823      	ldr	r0, [pc, #140]	@ (801a1c0 <LL_USART_Init+0x138>)
 801a134:	f7ff f812 	bl	801915c <LL_RCC_GetUSARTClockFreq>
 801a138:	60b8      	str	r0, [r7, #8]
 801a13a:	e019      	b.n	801a170 <LL_USART_Init+0xe8>
    }
    else if (USARTx == USART6)
 801a13c:	687b      	ldr	r3, [r7, #4]
 801a13e:	4a24      	ldr	r2, [pc, #144]	@ (801a1d0 <LL_USART_Init+0x148>)
 801a140:	4293      	cmp	r3, r2
 801a142:	d104      	bne.n	801a14e <LL_USART_Init+0xc6>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART16_CLKSOURCE);
 801a144:	481c      	ldr	r0, [pc, #112]	@ (801a1b8 <LL_USART_Init+0x130>)
 801a146:	f7ff f809 	bl	801915c <LL_RCC_GetUSARTClockFreq>
 801a14a:	60b8      	str	r0, [r7, #8]
 801a14c:	e010      	b.n	801a170 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART7)
 801a14e:	687b      	ldr	r3, [r7, #4]
 801a150:	4a20      	ldr	r2, [pc, #128]	@ (801a1d4 <LL_USART_Init+0x14c>)
 801a152:	4293      	cmp	r3, r2
 801a154:	d104      	bne.n	801a160 <LL_USART_Init+0xd8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 801a156:	481a      	ldr	r0, [pc, #104]	@ (801a1c0 <LL_USART_Init+0x138>)
 801a158:	f7ff f800 	bl	801915c <LL_RCC_GetUSARTClockFreq>
 801a15c:	60b8      	str	r0, [r7, #8]
 801a15e:	e007      	b.n	801a170 <LL_USART_Init+0xe8>
    }
    else if (USARTx == UART8)
 801a160:	687b      	ldr	r3, [r7, #4]
 801a162:	4a1d      	ldr	r2, [pc, #116]	@ (801a1d8 <LL_USART_Init+0x150>)
 801a164:	4293      	cmp	r3, r2
 801a166:	d103      	bne.n	801a170 <LL_USART_Init+0xe8>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART234578_CLKSOURCE);
 801a168:	4815      	ldr	r0, [pc, #84]	@ (801a1c0 <LL_USART_Init+0x138>)
 801a16a:	f7fe fff7 	bl	801915c <LL_RCC_GetUSARTClockFreq>
 801a16e:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 801a170:	68bb      	ldr	r3, [r7, #8]
 801a172:	2b00      	cmp	r3, #0
 801a174:	d011      	beq.n	801a19a <LL_USART_Init+0x112>
        && (USART_InitStruct->BaudRate != 0U))
 801a176:	683b      	ldr	r3, [r7, #0]
 801a178:	685b      	ldr	r3, [r3, #4]
 801a17a:	2b00      	cmp	r3, #0
 801a17c:	d00d      	beq.n	801a19a <LL_USART_Init+0x112>
    {
      status = SUCCESS;
 801a17e:	2300      	movs	r3, #0
 801a180:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
                           periphclk,
                           USART_InitStruct->PrescalerValue,
 801a182:	683b      	ldr	r3, [r7, #0]
 801a184:	681a      	ldr	r2, [r3, #0]
                           USART_InitStruct->OverSampling,
 801a186:	683b      	ldr	r3, [r7, #0]
 801a188:	69d9      	ldr	r1, [r3, #28]
                           USART_InitStruct->BaudRate);
 801a18a:	683b      	ldr	r3, [r7, #0]
 801a18c:	685b      	ldr	r3, [r3, #4]
      LL_USART_SetBaudRate(USARTx,
 801a18e:	9300      	str	r3, [sp, #0]
 801a190:	460b      	mov	r3, r1
 801a192:	68b9      	ldr	r1, [r7, #8]
 801a194:	6878      	ldr	r0, [r7, #4]
 801a196:	f7ff ff27 	bl	8019fe8 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 801a19a:	683b      	ldr	r3, [r7, #0]
 801a19c:	681b      	ldr	r3, [r3, #0]
 801a19e:	4619      	mov	r1, r3
 801a1a0:	6878      	ldr	r0, [r7, #4]
 801a1a2:	f7ff fee6 	bl	8019f72 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 801a1a6:	7bfb      	ldrb	r3, [r7, #15]
}
 801a1a8:	4618      	mov	r0, r3
 801a1aa:	3710      	adds	r7, #16
 801a1ac:	46bd      	mov	sp, r7
 801a1ae:	bd80      	pop	{r7, pc}
 801a1b0:	efff69f3 	.word	0xefff69f3
 801a1b4:	40011000 	.word	0x40011000
 801a1b8:	07000308 	.word	0x07000308
 801a1bc:	40004400 	.word	0x40004400
 801a1c0:	07000008 	.word	0x07000008
 801a1c4:	40004800 	.word	0x40004800
 801a1c8:	40004c00 	.word	0x40004c00
 801a1cc:	40005000 	.word	0x40005000
 801a1d0:	40011400 	.word	0x40011400
 801a1d4:	40007800 	.word	0x40007800
 801a1d8:	40007c00 	.word	0x40007c00

0801a1dc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801a1dc:	b084      	sub	sp, #16
 801a1de:	b580      	push	{r7, lr}
 801a1e0:	b084      	sub	sp, #16
 801a1e2:	af00      	add	r7, sp, #0
 801a1e4:	6078      	str	r0, [r7, #4]
 801a1e6:	f107 001c 	add.w	r0, r7, #28
 801a1ea:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801a1ee:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801a1f2:	2b01      	cmp	r3, #1
 801a1f4:	d121      	bne.n	801a23a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801a1f6:	687b      	ldr	r3, [r7, #4]
 801a1f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a1fa:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801a1fe:	687b      	ldr	r3, [r7, #4]
 801a200:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 801a202:	687b      	ldr	r3, [r7, #4]
 801a204:	68da      	ldr	r2, [r3, #12]
 801a206:	4b2c      	ldr	r3, [pc, #176]	@ (801a2b8 <USB_CoreInit+0xdc>)
 801a208:	4013      	ands	r3, r2
 801a20a:	687a      	ldr	r2, [r7, #4]
 801a20c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 801a20e:	687b      	ldr	r3, [r7, #4]
 801a210:	68db      	ldr	r3, [r3, #12]
 801a212:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 801a216:	687b      	ldr	r3, [r7, #4]
 801a218:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 801a21a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801a21e:	2b01      	cmp	r3, #1
 801a220:	d105      	bne.n	801a22e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 801a222:	687b      	ldr	r3, [r7, #4]
 801a224:	68db      	ldr	r3, [r3, #12]
 801a226:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 801a22a:	687b      	ldr	r3, [r7, #4]
 801a22c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801a22e:	6878      	ldr	r0, [r7, #4]
 801a230:	f001 fafa 	bl	801b828 <USB_CoreReset>
 801a234:	4603      	mov	r3, r0
 801a236:	73fb      	strb	r3, [r7, #15]
 801a238:	e01b      	b.n	801a272 <USB_CoreInit+0x96>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 801a23a:	687b      	ldr	r3, [r7, #4]
 801a23c:	68db      	ldr	r3, [r3, #12]
 801a23e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801a242:	687b      	ldr	r3, [r7, #4]
 801a244:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 801a246:	6878      	ldr	r0, [r7, #4]
 801a248:	f001 faee 	bl	801b828 <USB_CoreReset>
 801a24c:	4603      	mov	r3, r0
 801a24e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 801a250:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 801a254:	2b00      	cmp	r3, #0
 801a256:	d106      	bne.n	801a266 <USB_CoreInit+0x8a>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 801a258:	687b      	ldr	r3, [r7, #4]
 801a25a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a25c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 801a260:	687b      	ldr	r3, [r7, #4]
 801a262:	639a      	str	r2, [r3, #56]	@ 0x38
 801a264:	e005      	b.n	801a272 <USB_CoreInit+0x96>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 801a266:	687b      	ldr	r3, [r7, #4]
 801a268:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a26a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 801a26e:	687b      	ldr	r3, [r7, #4]
 801a270:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 801a272:	7fbb      	ldrb	r3, [r7, #30]
 801a274:	2b01      	cmp	r3, #1
 801a276:	d116      	bne.n	801a2a6 <USB_CoreInit+0xca>
  {
    /* make sure to reserve 18 fifo Locations for DMA buffers */
    USBx->GDFIFOCFG &= ~(0xFFFFU << 16);
 801a278:	687b      	ldr	r3, [r7, #4]
 801a27a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 801a27c:	b29a      	uxth	r2, r3
 801a27e:	687b      	ldr	r3, [r7, #4]
 801a280:	65da      	str	r2, [r3, #92]	@ 0x5c
    USBx->GDFIFOCFG |= 0x3EEU << 16;
 801a282:	687b      	ldr	r3, [r7, #4]
 801a284:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801a286:	4b0d      	ldr	r3, [pc, #52]	@ (801a2bc <USB_CoreInit+0xe0>)
 801a288:	4313      	orrs	r3, r2
 801a28a:	687a      	ldr	r2, [r7, #4]
 801a28c:	65d3      	str	r3, [r2, #92]	@ 0x5c

    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 801a28e:	687b      	ldr	r3, [r7, #4]
 801a290:	689b      	ldr	r3, [r3, #8]
 801a292:	f043 0206 	orr.w	r2, r3, #6
 801a296:	687b      	ldr	r3, [r7, #4]
 801a298:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 801a29a:	687b      	ldr	r3, [r7, #4]
 801a29c:	689b      	ldr	r3, [r3, #8]
 801a29e:	f043 0220 	orr.w	r2, r3, #32
 801a2a2:	687b      	ldr	r3, [r7, #4]
 801a2a4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 801a2a6:	7bfb      	ldrb	r3, [r7, #15]
}
 801a2a8:	4618      	mov	r0, r3
 801a2aa:	3710      	adds	r7, #16
 801a2ac:	46bd      	mov	sp, r7
 801a2ae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801a2b2:	b004      	add	sp, #16
 801a2b4:	4770      	bx	lr
 801a2b6:	bf00      	nop
 801a2b8:	ffbdffbf 	.word	0xffbdffbf
 801a2bc:	03ee0000 	.word	0x03ee0000

0801a2c0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 801a2c0:	b480      	push	{r7}
 801a2c2:	b087      	sub	sp, #28
 801a2c4:	af00      	add	r7, sp, #0
 801a2c6:	60f8      	str	r0, [r7, #12]
 801a2c8:	60b9      	str	r1, [r7, #8]
 801a2ca:	4613      	mov	r3, r2
 801a2cc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 801a2ce:	79fb      	ldrb	r3, [r7, #7]
 801a2d0:	2b02      	cmp	r3, #2
 801a2d2:	d165      	bne.n	801a3a0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 801a2d4:	68bb      	ldr	r3, [r7, #8]
 801a2d6:	4a41      	ldr	r2, [pc, #260]	@ (801a3dc <USB_SetTurnaroundTime+0x11c>)
 801a2d8:	4293      	cmp	r3, r2
 801a2da:	d906      	bls.n	801a2ea <USB_SetTurnaroundTime+0x2a>
 801a2dc:	68bb      	ldr	r3, [r7, #8]
 801a2de:	4a40      	ldr	r2, [pc, #256]	@ (801a3e0 <USB_SetTurnaroundTime+0x120>)
 801a2e0:	4293      	cmp	r3, r2
 801a2e2:	d202      	bcs.n	801a2ea <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 801a2e4:	230f      	movs	r3, #15
 801a2e6:	617b      	str	r3, [r7, #20]
 801a2e8:	e062      	b.n	801a3b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 801a2ea:	68bb      	ldr	r3, [r7, #8]
 801a2ec:	4a3c      	ldr	r2, [pc, #240]	@ (801a3e0 <USB_SetTurnaroundTime+0x120>)
 801a2ee:	4293      	cmp	r3, r2
 801a2f0:	d306      	bcc.n	801a300 <USB_SetTurnaroundTime+0x40>
 801a2f2:	68bb      	ldr	r3, [r7, #8]
 801a2f4:	4a3b      	ldr	r2, [pc, #236]	@ (801a3e4 <USB_SetTurnaroundTime+0x124>)
 801a2f6:	4293      	cmp	r3, r2
 801a2f8:	d202      	bcs.n	801a300 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 801a2fa:	230e      	movs	r3, #14
 801a2fc:	617b      	str	r3, [r7, #20]
 801a2fe:	e057      	b.n	801a3b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 801a300:	68bb      	ldr	r3, [r7, #8]
 801a302:	4a38      	ldr	r2, [pc, #224]	@ (801a3e4 <USB_SetTurnaroundTime+0x124>)
 801a304:	4293      	cmp	r3, r2
 801a306:	d306      	bcc.n	801a316 <USB_SetTurnaroundTime+0x56>
 801a308:	68bb      	ldr	r3, [r7, #8]
 801a30a:	4a37      	ldr	r2, [pc, #220]	@ (801a3e8 <USB_SetTurnaroundTime+0x128>)
 801a30c:	4293      	cmp	r3, r2
 801a30e:	d202      	bcs.n	801a316 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 801a310:	230d      	movs	r3, #13
 801a312:	617b      	str	r3, [r7, #20]
 801a314:	e04c      	b.n	801a3b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 801a316:	68bb      	ldr	r3, [r7, #8]
 801a318:	4a33      	ldr	r2, [pc, #204]	@ (801a3e8 <USB_SetTurnaroundTime+0x128>)
 801a31a:	4293      	cmp	r3, r2
 801a31c:	d306      	bcc.n	801a32c <USB_SetTurnaroundTime+0x6c>
 801a31e:	68bb      	ldr	r3, [r7, #8]
 801a320:	4a32      	ldr	r2, [pc, #200]	@ (801a3ec <USB_SetTurnaroundTime+0x12c>)
 801a322:	4293      	cmp	r3, r2
 801a324:	d802      	bhi.n	801a32c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 801a326:	230c      	movs	r3, #12
 801a328:	617b      	str	r3, [r7, #20]
 801a32a:	e041      	b.n	801a3b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 801a32c:	68bb      	ldr	r3, [r7, #8]
 801a32e:	4a2f      	ldr	r2, [pc, #188]	@ (801a3ec <USB_SetTurnaroundTime+0x12c>)
 801a330:	4293      	cmp	r3, r2
 801a332:	d906      	bls.n	801a342 <USB_SetTurnaroundTime+0x82>
 801a334:	68bb      	ldr	r3, [r7, #8]
 801a336:	4a2e      	ldr	r2, [pc, #184]	@ (801a3f0 <USB_SetTurnaroundTime+0x130>)
 801a338:	4293      	cmp	r3, r2
 801a33a:	d802      	bhi.n	801a342 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 801a33c:	230b      	movs	r3, #11
 801a33e:	617b      	str	r3, [r7, #20]
 801a340:	e036      	b.n	801a3b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 801a342:	68bb      	ldr	r3, [r7, #8]
 801a344:	4a2a      	ldr	r2, [pc, #168]	@ (801a3f0 <USB_SetTurnaroundTime+0x130>)
 801a346:	4293      	cmp	r3, r2
 801a348:	d906      	bls.n	801a358 <USB_SetTurnaroundTime+0x98>
 801a34a:	68bb      	ldr	r3, [r7, #8]
 801a34c:	4a29      	ldr	r2, [pc, #164]	@ (801a3f4 <USB_SetTurnaroundTime+0x134>)
 801a34e:	4293      	cmp	r3, r2
 801a350:	d802      	bhi.n	801a358 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 801a352:	230a      	movs	r3, #10
 801a354:	617b      	str	r3, [r7, #20]
 801a356:	e02b      	b.n	801a3b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 801a358:	68bb      	ldr	r3, [r7, #8]
 801a35a:	4a26      	ldr	r2, [pc, #152]	@ (801a3f4 <USB_SetTurnaroundTime+0x134>)
 801a35c:	4293      	cmp	r3, r2
 801a35e:	d906      	bls.n	801a36e <USB_SetTurnaroundTime+0xae>
 801a360:	68bb      	ldr	r3, [r7, #8]
 801a362:	4a25      	ldr	r2, [pc, #148]	@ (801a3f8 <USB_SetTurnaroundTime+0x138>)
 801a364:	4293      	cmp	r3, r2
 801a366:	d202      	bcs.n	801a36e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 801a368:	2309      	movs	r3, #9
 801a36a:	617b      	str	r3, [r7, #20]
 801a36c:	e020      	b.n	801a3b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 801a36e:	68bb      	ldr	r3, [r7, #8]
 801a370:	4a21      	ldr	r2, [pc, #132]	@ (801a3f8 <USB_SetTurnaroundTime+0x138>)
 801a372:	4293      	cmp	r3, r2
 801a374:	d306      	bcc.n	801a384 <USB_SetTurnaroundTime+0xc4>
 801a376:	68bb      	ldr	r3, [r7, #8]
 801a378:	4a20      	ldr	r2, [pc, #128]	@ (801a3fc <USB_SetTurnaroundTime+0x13c>)
 801a37a:	4293      	cmp	r3, r2
 801a37c:	d802      	bhi.n	801a384 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 801a37e:	2308      	movs	r3, #8
 801a380:	617b      	str	r3, [r7, #20]
 801a382:	e015      	b.n	801a3b0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 801a384:	68bb      	ldr	r3, [r7, #8]
 801a386:	4a1d      	ldr	r2, [pc, #116]	@ (801a3fc <USB_SetTurnaroundTime+0x13c>)
 801a388:	4293      	cmp	r3, r2
 801a38a:	d906      	bls.n	801a39a <USB_SetTurnaroundTime+0xda>
 801a38c:	68bb      	ldr	r3, [r7, #8]
 801a38e:	4a1c      	ldr	r2, [pc, #112]	@ (801a400 <USB_SetTurnaroundTime+0x140>)
 801a390:	4293      	cmp	r3, r2
 801a392:	d202      	bcs.n	801a39a <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 801a394:	2307      	movs	r3, #7
 801a396:	617b      	str	r3, [r7, #20]
 801a398:	e00a      	b.n	801a3b0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 801a39a:	2306      	movs	r3, #6
 801a39c:	617b      	str	r3, [r7, #20]
 801a39e:	e007      	b.n	801a3b0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 801a3a0:	79fb      	ldrb	r3, [r7, #7]
 801a3a2:	2b00      	cmp	r3, #0
 801a3a4:	d102      	bne.n	801a3ac <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 801a3a6:	2309      	movs	r3, #9
 801a3a8:	617b      	str	r3, [r7, #20]
 801a3aa:	e001      	b.n	801a3b0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 801a3ac:	2309      	movs	r3, #9
 801a3ae:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 801a3b0:	68fb      	ldr	r3, [r7, #12]
 801a3b2:	68db      	ldr	r3, [r3, #12]
 801a3b4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 801a3b8:	68fb      	ldr	r3, [r7, #12]
 801a3ba:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 801a3bc:	68fb      	ldr	r3, [r7, #12]
 801a3be:	68da      	ldr	r2, [r3, #12]
 801a3c0:	697b      	ldr	r3, [r7, #20]
 801a3c2:	029b      	lsls	r3, r3, #10
 801a3c4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 801a3c8:	431a      	orrs	r2, r3
 801a3ca:	68fb      	ldr	r3, [r7, #12]
 801a3cc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 801a3ce:	2300      	movs	r3, #0
}
 801a3d0:	4618      	mov	r0, r3
 801a3d2:	371c      	adds	r7, #28
 801a3d4:	46bd      	mov	sp, r7
 801a3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a3da:	4770      	bx	lr
 801a3dc:	00d8acbf 	.word	0x00d8acbf
 801a3e0:	00e4e1c0 	.word	0x00e4e1c0
 801a3e4:	00f42400 	.word	0x00f42400
 801a3e8:	01067380 	.word	0x01067380
 801a3ec:	011a499f 	.word	0x011a499f
 801a3f0:	01312cff 	.word	0x01312cff
 801a3f4:	014ca43f 	.word	0x014ca43f
 801a3f8:	016e3600 	.word	0x016e3600
 801a3fc:	01a6ab1f 	.word	0x01a6ab1f
 801a400:	01e84800 	.word	0x01e84800

0801a404 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801a404:	b480      	push	{r7}
 801a406:	b083      	sub	sp, #12
 801a408:	af00      	add	r7, sp, #0
 801a40a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 801a40c:	687b      	ldr	r3, [r7, #4]
 801a40e:	689b      	ldr	r3, [r3, #8]
 801a410:	f043 0201 	orr.w	r2, r3, #1
 801a414:	687b      	ldr	r3, [r7, #4]
 801a416:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801a418:	2300      	movs	r3, #0
}
 801a41a:	4618      	mov	r0, r3
 801a41c:	370c      	adds	r7, #12
 801a41e:	46bd      	mov	sp, r7
 801a420:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a424:	4770      	bx	lr

0801a426 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 801a426:	b480      	push	{r7}
 801a428:	b083      	sub	sp, #12
 801a42a:	af00      	add	r7, sp, #0
 801a42c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 801a42e:	687b      	ldr	r3, [r7, #4]
 801a430:	689b      	ldr	r3, [r3, #8]
 801a432:	f023 0201 	bic.w	r2, r3, #1
 801a436:	687b      	ldr	r3, [r7, #4]
 801a438:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 801a43a:	2300      	movs	r3, #0
}
 801a43c:	4618      	mov	r0, r3
 801a43e:	370c      	adds	r7, #12
 801a440:	46bd      	mov	sp, r7
 801a442:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a446:	4770      	bx	lr

0801a448 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 801a448:	b580      	push	{r7, lr}
 801a44a:	b084      	sub	sp, #16
 801a44c:	af00      	add	r7, sp, #0
 801a44e:	6078      	str	r0, [r7, #4]
 801a450:	460b      	mov	r3, r1
 801a452:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 801a454:	2300      	movs	r3, #0
 801a456:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 801a458:	687b      	ldr	r3, [r7, #4]
 801a45a:	68db      	ldr	r3, [r3, #12]
 801a45c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 801a460:	687b      	ldr	r3, [r7, #4]
 801a462:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 801a464:	78fb      	ldrb	r3, [r7, #3]
 801a466:	2b01      	cmp	r3, #1
 801a468:	d115      	bne.n	801a496 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 801a46a:	687b      	ldr	r3, [r7, #4]
 801a46c:	68db      	ldr	r3, [r3, #12]
 801a46e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 801a472:	687b      	ldr	r3, [r7, #4]
 801a474:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801a476:	200a      	movs	r0, #10
 801a478:	f7f5 fbfc 	bl	800fc74 <HAL_Delay>
      ms += 10U;
 801a47c:	68fb      	ldr	r3, [r7, #12]
 801a47e:	330a      	adds	r3, #10
 801a480:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 801a482:	6878      	ldr	r0, [r7, #4]
 801a484:	f001 f93f 	bl	801b706 <USB_GetMode>
 801a488:	4603      	mov	r3, r0
 801a48a:	2b01      	cmp	r3, #1
 801a48c:	d01e      	beq.n	801a4cc <USB_SetCurrentMode+0x84>
 801a48e:	68fb      	ldr	r3, [r7, #12]
 801a490:	2bc7      	cmp	r3, #199	@ 0xc7
 801a492:	d9f0      	bls.n	801a476 <USB_SetCurrentMode+0x2e>
 801a494:	e01a      	b.n	801a4cc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 801a496:	78fb      	ldrb	r3, [r7, #3]
 801a498:	2b00      	cmp	r3, #0
 801a49a:	d115      	bne.n	801a4c8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 801a49c:	687b      	ldr	r3, [r7, #4]
 801a49e:	68db      	ldr	r3, [r3, #12]
 801a4a0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 801a4a4:	687b      	ldr	r3, [r7, #4]
 801a4a6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 801a4a8:	200a      	movs	r0, #10
 801a4aa:	f7f5 fbe3 	bl	800fc74 <HAL_Delay>
      ms += 10U;
 801a4ae:	68fb      	ldr	r3, [r7, #12]
 801a4b0:	330a      	adds	r3, #10
 801a4b2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 801a4b4:	6878      	ldr	r0, [r7, #4]
 801a4b6:	f001 f926 	bl	801b706 <USB_GetMode>
 801a4ba:	4603      	mov	r3, r0
 801a4bc:	2b00      	cmp	r3, #0
 801a4be:	d005      	beq.n	801a4cc <USB_SetCurrentMode+0x84>
 801a4c0:	68fb      	ldr	r3, [r7, #12]
 801a4c2:	2bc7      	cmp	r3, #199	@ 0xc7
 801a4c4:	d9f0      	bls.n	801a4a8 <USB_SetCurrentMode+0x60>
 801a4c6:	e001      	b.n	801a4cc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 801a4c8:	2301      	movs	r3, #1
 801a4ca:	e005      	b.n	801a4d8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 801a4cc:	68fb      	ldr	r3, [r7, #12]
 801a4ce:	2bc8      	cmp	r3, #200	@ 0xc8
 801a4d0:	d101      	bne.n	801a4d6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 801a4d2:	2301      	movs	r3, #1
 801a4d4:	e000      	b.n	801a4d8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 801a4d6:	2300      	movs	r3, #0
}
 801a4d8:	4618      	mov	r0, r3
 801a4da:	3710      	adds	r7, #16
 801a4dc:	46bd      	mov	sp, r7
 801a4de:	bd80      	pop	{r7, pc}

0801a4e0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 801a4e0:	b084      	sub	sp, #16
 801a4e2:	b580      	push	{r7, lr}
 801a4e4:	b086      	sub	sp, #24
 801a4e6:	af00      	add	r7, sp, #0
 801a4e8:	6078      	str	r0, [r7, #4]
 801a4ea:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 801a4ee:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 801a4f2:	2300      	movs	r3, #0
 801a4f4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801a4f6:	687b      	ldr	r3, [r7, #4]
 801a4f8:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 801a4fa:	2300      	movs	r3, #0
 801a4fc:	613b      	str	r3, [r7, #16]
 801a4fe:	e009      	b.n	801a514 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 801a500:	687a      	ldr	r2, [r7, #4]
 801a502:	693b      	ldr	r3, [r7, #16]
 801a504:	3340      	adds	r3, #64	@ 0x40
 801a506:	009b      	lsls	r3, r3, #2
 801a508:	4413      	add	r3, r2
 801a50a:	2200      	movs	r2, #0
 801a50c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 801a50e:	693b      	ldr	r3, [r7, #16]
 801a510:	3301      	adds	r3, #1
 801a512:	613b      	str	r3, [r7, #16]
 801a514:	693b      	ldr	r3, [r7, #16]
 801a516:	2b0e      	cmp	r3, #14
 801a518:	d9f2      	bls.n	801a500 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 801a51a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801a51e:	2b00      	cmp	r3, #0
 801a520:	d11c      	bne.n	801a55c <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801a522:	68fb      	ldr	r3, [r7, #12]
 801a524:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a528:	685b      	ldr	r3, [r3, #4]
 801a52a:	68fa      	ldr	r2, [r7, #12]
 801a52c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801a530:	f043 0302 	orr.w	r3, r3, #2
 801a534:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 801a536:	687b      	ldr	r3, [r7, #4]
 801a538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a53a:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 801a53e:	687b      	ldr	r3, [r7, #4]
 801a540:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 801a542:	687b      	ldr	r3, [r7, #4]
 801a544:	681b      	ldr	r3, [r3, #0]
 801a546:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 801a54a:	687b      	ldr	r3, [r7, #4]
 801a54c:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 801a54e:	687b      	ldr	r3, [r7, #4]
 801a550:	681b      	ldr	r3, [r3, #0]
 801a552:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 801a556:	687b      	ldr	r3, [r7, #4]
 801a558:	601a      	str	r2, [r3, #0]
 801a55a:	e005      	b.n	801a568 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 801a55c:	687b      	ldr	r3, [r7, #4]
 801a55e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801a560:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 801a564:	687b      	ldr	r3, [r7, #4]
 801a566:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 801a568:	68fb      	ldr	r3, [r7, #12]
 801a56a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801a56e:	461a      	mov	r2, r3
 801a570:	2300      	movs	r3, #0
 801a572:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 801a574:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 801a578:	2b01      	cmp	r3, #1
 801a57a:	d10d      	bne.n	801a598 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 801a57c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801a580:	2b00      	cmp	r3, #0
 801a582:	d104      	bne.n	801a58e <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 801a584:	2100      	movs	r1, #0
 801a586:	6878      	ldr	r0, [r7, #4]
 801a588:	f000 f968 	bl	801a85c <USB_SetDevSpeed>
 801a58c:	e008      	b.n	801a5a0 <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 801a58e:	2101      	movs	r1, #1
 801a590:	6878      	ldr	r0, [r7, #4]
 801a592:	f000 f963 	bl	801a85c <USB_SetDevSpeed>
 801a596:	e003      	b.n	801a5a0 <USB_DevInit+0xc0>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 801a598:	2103      	movs	r1, #3
 801a59a:	6878      	ldr	r0, [r7, #4]
 801a59c:	f000 f95e 	bl	801a85c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 801a5a0:	2110      	movs	r1, #16
 801a5a2:	6878      	ldr	r0, [r7, #4]
 801a5a4:	f000 f8fa 	bl	801a79c <USB_FlushTxFifo>
 801a5a8:	4603      	mov	r3, r0
 801a5aa:	2b00      	cmp	r3, #0
 801a5ac:	d001      	beq.n	801a5b2 <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 801a5ae:	2301      	movs	r3, #1
 801a5b0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 801a5b2:	6878      	ldr	r0, [r7, #4]
 801a5b4:	f000 f924 	bl	801a800 <USB_FlushRxFifo>
 801a5b8:	4603      	mov	r3, r0
 801a5ba:	2b00      	cmp	r3, #0
 801a5bc:	d001      	beq.n	801a5c2 <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 801a5be:	2301      	movs	r3, #1
 801a5c0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 801a5c2:	68fb      	ldr	r3, [r7, #12]
 801a5c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a5c8:	461a      	mov	r2, r3
 801a5ca:	2300      	movs	r3, #0
 801a5cc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 801a5ce:	68fb      	ldr	r3, [r7, #12]
 801a5d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a5d4:	461a      	mov	r2, r3
 801a5d6:	2300      	movs	r3, #0
 801a5d8:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 801a5da:	68fb      	ldr	r3, [r7, #12]
 801a5dc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a5e0:	461a      	mov	r2, r3
 801a5e2:	2300      	movs	r3, #0
 801a5e4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801a5e6:	2300      	movs	r3, #0
 801a5e8:	613b      	str	r3, [r7, #16]
 801a5ea:	e043      	b.n	801a674 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801a5ec:	693b      	ldr	r3, [r7, #16]
 801a5ee:	015a      	lsls	r2, r3, #5
 801a5f0:	68fb      	ldr	r3, [r7, #12]
 801a5f2:	4413      	add	r3, r2
 801a5f4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a5f8:	681b      	ldr	r3, [r3, #0]
 801a5fa:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801a5fe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801a602:	d118      	bne.n	801a636 <USB_DevInit+0x156>
    {
      if (i == 0U)
 801a604:	693b      	ldr	r3, [r7, #16]
 801a606:	2b00      	cmp	r3, #0
 801a608:	d10a      	bne.n	801a620 <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 801a60a:	693b      	ldr	r3, [r7, #16]
 801a60c:	015a      	lsls	r2, r3, #5
 801a60e:	68fb      	ldr	r3, [r7, #12]
 801a610:	4413      	add	r3, r2
 801a612:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a616:	461a      	mov	r2, r3
 801a618:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801a61c:	6013      	str	r3, [r2, #0]
 801a61e:	e013      	b.n	801a648 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 801a620:	693b      	ldr	r3, [r7, #16]
 801a622:	015a      	lsls	r2, r3, #5
 801a624:	68fb      	ldr	r3, [r7, #12]
 801a626:	4413      	add	r3, r2
 801a628:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a62c:	461a      	mov	r2, r3
 801a62e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801a632:	6013      	str	r3, [r2, #0]
 801a634:	e008      	b.n	801a648 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 801a636:	693b      	ldr	r3, [r7, #16]
 801a638:	015a      	lsls	r2, r3, #5
 801a63a:	68fb      	ldr	r3, [r7, #12]
 801a63c:	4413      	add	r3, r2
 801a63e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a642:	461a      	mov	r2, r3
 801a644:	2300      	movs	r3, #0
 801a646:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 801a648:	693b      	ldr	r3, [r7, #16]
 801a64a:	015a      	lsls	r2, r3, #5
 801a64c:	68fb      	ldr	r3, [r7, #12]
 801a64e:	4413      	add	r3, r2
 801a650:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a654:	461a      	mov	r2, r3
 801a656:	2300      	movs	r3, #0
 801a658:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 801a65a:	693b      	ldr	r3, [r7, #16]
 801a65c:	015a      	lsls	r2, r3, #5
 801a65e:	68fb      	ldr	r3, [r7, #12]
 801a660:	4413      	add	r3, r2
 801a662:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a666:	461a      	mov	r2, r3
 801a668:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801a66c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801a66e:	693b      	ldr	r3, [r7, #16]
 801a670:	3301      	adds	r3, #1
 801a672:	613b      	str	r3, [r7, #16]
 801a674:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801a678:	461a      	mov	r2, r3
 801a67a:	693b      	ldr	r3, [r7, #16]
 801a67c:	4293      	cmp	r3, r2
 801a67e:	d3b5      	bcc.n	801a5ec <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 801a680:	2300      	movs	r3, #0
 801a682:	613b      	str	r3, [r7, #16]
 801a684:	e043      	b.n	801a70e <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801a686:	693b      	ldr	r3, [r7, #16]
 801a688:	015a      	lsls	r2, r3, #5
 801a68a:	68fb      	ldr	r3, [r7, #12]
 801a68c:	4413      	add	r3, r2
 801a68e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a692:	681b      	ldr	r3, [r3, #0]
 801a694:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801a698:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801a69c:	d118      	bne.n	801a6d0 <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 801a69e:	693b      	ldr	r3, [r7, #16]
 801a6a0:	2b00      	cmp	r3, #0
 801a6a2:	d10a      	bne.n	801a6ba <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 801a6a4:	693b      	ldr	r3, [r7, #16]
 801a6a6:	015a      	lsls	r2, r3, #5
 801a6a8:	68fb      	ldr	r3, [r7, #12]
 801a6aa:	4413      	add	r3, r2
 801a6ac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a6b0:	461a      	mov	r2, r3
 801a6b2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 801a6b6:	6013      	str	r3, [r2, #0]
 801a6b8:	e013      	b.n	801a6e2 <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 801a6ba:	693b      	ldr	r3, [r7, #16]
 801a6bc:	015a      	lsls	r2, r3, #5
 801a6be:	68fb      	ldr	r3, [r7, #12]
 801a6c0:	4413      	add	r3, r2
 801a6c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a6c6:	461a      	mov	r2, r3
 801a6c8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 801a6cc:	6013      	str	r3, [r2, #0]
 801a6ce:	e008      	b.n	801a6e2 <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 801a6d0:	693b      	ldr	r3, [r7, #16]
 801a6d2:	015a      	lsls	r2, r3, #5
 801a6d4:	68fb      	ldr	r3, [r7, #12]
 801a6d6:	4413      	add	r3, r2
 801a6d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a6dc:	461a      	mov	r2, r3
 801a6de:	2300      	movs	r3, #0
 801a6e0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 801a6e2:	693b      	ldr	r3, [r7, #16]
 801a6e4:	015a      	lsls	r2, r3, #5
 801a6e6:	68fb      	ldr	r3, [r7, #12]
 801a6e8:	4413      	add	r3, r2
 801a6ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a6ee:	461a      	mov	r2, r3
 801a6f0:	2300      	movs	r3, #0
 801a6f2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 801a6f4:	693b      	ldr	r3, [r7, #16]
 801a6f6:	015a      	lsls	r2, r3, #5
 801a6f8:	68fb      	ldr	r3, [r7, #12]
 801a6fa:	4413      	add	r3, r2
 801a6fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a700:	461a      	mov	r2, r3
 801a702:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 801a706:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 801a708:	693b      	ldr	r3, [r7, #16]
 801a70a:	3301      	adds	r3, #1
 801a70c:	613b      	str	r3, [r7, #16]
 801a70e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801a712:	461a      	mov	r2, r3
 801a714:	693b      	ldr	r3, [r7, #16]
 801a716:	4293      	cmp	r3, r2
 801a718:	d3b5      	bcc.n	801a686 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 801a71a:	68fb      	ldr	r3, [r7, #12]
 801a71c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a720:	691b      	ldr	r3, [r3, #16]
 801a722:	68fa      	ldr	r2, [r7, #12]
 801a724:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801a728:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 801a72c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 801a72e:	687b      	ldr	r3, [r7, #4]
 801a730:	2200      	movs	r2, #0
 801a732:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 801a734:	687b      	ldr	r3, [r7, #4]
 801a736:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 801a73a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 801a73c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801a740:	2b00      	cmp	r3, #0
 801a742:	d105      	bne.n	801a750 <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 801a744:	687b      	ldr	r3, [r7, #4]
 801a746:	699b      	ldr	r3, [r3, #24]
 801a748:	f043 0210 	orr.w	r2, r3, #16
 801a74c:	687b      	ldr	r3, [r7, #4]
 801a74e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 801a750:	687b      	ldr	r3, [r7, #4]
 801a752:	699a      	ldr	r2, [r3, #24]
 801a754:	4b0f      	ldr	r3, [pc, #60]	@ (801a794 <USB_DevInit+0x2b4>)
 801a756:	4313      	orrs	r3, r2
 801a758:	687a      	ldr	r2, [r7, #4]
 801a75a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 801a75c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 801a760:	2b00      	cmp	r3, #0
 801a762:	d005      	beq.n	801a770 <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 801a764:	687b      	ldr	r3, [r7, #4]
 801a766:	699b      	ldr	r3, [r3, #24]
 801a768:	f043 0208 	orr.w	r2, r3, #8
 801a76c:	687b      	ldr	r3, [r7, #4]
 801a76e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 801a770:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 801a774:	2b01      	cmp	r3, #1
 801a776:	d105      	bne.n	801a784 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 801a778:	687b      	ldr	r3, [r7, #4]
 801a77a:	699a      	ldr	r2, [r3, #24]
 801a77c:	4b06      	ldr	r3, [pc, #24]	@ (801a798 <USB_DevInit+0x2b8>)
 801a77e:	4313      	orrs	r3, r2
 801a780:	687a      	ldr	r2, [r7, #4]
 801a782:	6193      	str	r3, [r2, #24]
  }

  return ret;
 801a784:	7dfb      	ldrb	r3, [r7, #23]
}
 801a786:	4618      	mov	r0, r3
 801a788:	3718      	adds	r7, #24
 801a78a:	46bd      	mov	sp, r7
 801a78c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801a790:	b004      	add	sp, #16
 801a792:	4770      	bx	lr
 801a794:	803c3800 	.word	0x803c3800
 801a798:	40000004 	.word	0x40000004

0801a79c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 801a79c:	b480      	push	{r7}
 801a79e:	b085      	sub	sp, #20
 801a7a0:	af00      	add	r7, sp, #0
 801a7a2:	6078      	str	r0, [r7, #4]
 801a7a4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801a7a6:	2300      	movs	r3, #0
 801a7a8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801a7aa:	68fb      	ldr	r3, [r7, #12]
 801a7ac:	3301      	adds	r3, #1
 801a7ae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801a7b0:	68fb      	ldr	r3, [r7, #12]
 801a7b2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801a7b6:	d901      	bls.n	801a7bc <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 801a7b8:	2303      	movs	r3, #3
 801a7ba:	e01b      	b.n	801a7f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801a7bc:	687b      	ldr	r3, [r7, #4]
 801a7be:	691b      	ldr	r3, [r3, #16]
 801a7c0:	2b00      	cmp	r3, #0
 801a7c2:	daf2      	bge.n	801a7aa <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 801a7c4:	2300      	movs	r3, #0
 801a7c6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 801a7c8:	683b      	ldr	r3, [r7, #0]
 801a7ca:	019b      	lsls	r3, r3, #6
 801a7cc:	f043 0220 	orr.w	r2, r3, #32
 801a7d0:	687b      	ldr	r3, [r7, #4]
 801a7d2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801a7d4:	68fb      	ldr	r3, [r7, #12]
 801a7d6:	3301      	adds	r3, #1
 801a7d8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801a7da:	68fb      	ldr	r3, [r7, #12]
 801a7dc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801a7e0:	d901      	bls.n	801a7e6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 801a7e2:	2303      	movs	r3, #3
 801a7e4:	e006      	b.n	801a7f4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 801a7e6:	687b      	ldr	r3, [r7, #4]
 801a7e8:	691b      	ldr	r3, [r3, #16]
 801a7ea:	f003 0320 	and.w	r3, r3, #32
 801a7ee:	2b20      	cmp	r3, #32
 801a7f0:	d0f0      	beq.n	801a7d4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 801a7f2:	2300      	movs	r3, #0
}
 801a7f4:	4618      	mov	r0, r3
 801a7f6:	3714      	adds	r7, #20
 801a7f8:	46bd      	mov	sp, r7
 801a7fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a7fe:	4770      	bx	lr

0801a800 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 801a800:	b480      	push	{r7}
 801a802:	b085      	sub	sp, #20
 801a804:	af00      	add	r7, sp, #0
 801a806:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801a808:	2300      	movs	r3, #0
 801a80a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801a80c:	68fb      	ldr	r3, [r7, #12]
 801a80e:	3301      	adds	r3, #1
 801a810:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801a812:	68fb      	ldr	r3, [r7, #12]
 801a814:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801a818:	d901      	bls.n	801a81e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 801a81a:	2303      	movs	r3, #3
 801a81c:	e018      	b.n	801a850 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801a81e:	687b      	ldr	r3, [r7, #4]
 801a820:	691b      	ldr	r3, [r3, #16]
 801a822:	2b00      	cmp	r3, #0
 801a824:	daf2      	bge.n	801a80c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 801a826:	2300      	movs	r3, #0
 801a828:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 801a82a:	687b      	ldr	r3, [r7, #4]
 801a82c:	2210      	movs	r2, #16
 801a82e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801a830:	68fb      	ldr	r3, [r7, #12]
 801a832:	3301      	adds	r3, #1
 801a834:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801a836:	68fb      	ldr	r3, [r7, #12]
 801a838:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801a83c:	d901      	bls.n	801a842 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 801a83e:	2303      	movs	r3, #3
 801a840:	e006      	b.n	801a850 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 801a842:	687b      	ldr	r3, [r7, #4]
 801a844:	691b      	ldr	r3, [r3, #16]
 801a846:	f003 0310 	and.w	r3, r3, #16
 801a84a:	2b10      	cmp	r3, #16
 801a84c:	d0f0      	beq.n	801a830 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 801a84e:	2300      	movs	r3, #0
}
 801a850:	4618      	mov	r0, r3
 801a852:	3714      	adds	r7, #20
 801a854:	46bd      	mov	sp, r7
 801a856:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a85a:	4770      	bx	lr

0801a85c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 801a85c:	b480      	push	{r7}
 801a85e:	b085      	sub	sp, #20
 801a860:	af00      	add	r7, sp, #0
 801a862:	6078      	str	r0, [r7, #4]
 801a864:	460b      	mov	r3, r1
 801a866:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801a868:	687b      	ldr	r3, [r7, #4]
 801a86a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 801a86c:	68fb      	ldr	r3, [r7, #12]
 801a86e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a872:	681a      	ldr	r2, [r3, #0]
 801a874:	78fb      	ldrb	r3, [r7, #3]
 801a876:	68f9      	ldr	r1, [r7, #12]
 801a878:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801a87c:	4313      	orrs	r3, r2
 801a87e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 801a880:	2300      	movs	r3, #0
}
 801a882:	4618      	mov	r0, r3
 801a884:	3714      	adds	r7, #20
 801a886:	46bd      	mov	sp, r7
 801a888:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a88c:	4770      	bx	lr

0801a88e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 801a88e:	b480      	push	{r7}
 801a890:	b087      	sub	sp, #28
 801a892:	af00      	add	r7, sp, #0
 801a894:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801a896:	687b      	ldr	r3, [r7, #4]
 801a898:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 801a89a:	693b      	ldr	r3, [r7, #16]
 801a89c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a8a0:	689b      	ldr	r3, [r3, #8]
 801a8a2:	f003 0306 	and.w	r3, r3, #6
 801a8a6:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 801a8a8:	68fb      	ldr	r3, [r7, #12]
 801a8aa:	2b00      	cmp	r3, #0
 801a8ac:	d102      	bne.n	801a8b4 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 801a8ae:	2300      	movs	r3, #0
 801a8b0:	75fb      	strb	r3, [r7, #23]
 801a8b2:	e00a      	b.n	801a8ca <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 801a8b4:	68fb      	ldr	r3, [r7, #12]
 801a8b6:	2b02      	cmp	r3, #2
 801a8b8:	d002      	beq.n	801a8c0 <USB_GetDevSpeed+0x32>
 801a8ba:	68fb      	ldr	r3, [r7, #12]
 801a8bc:	2b06      	cmp	r3, #6
 801a8be:	d102      	bne.n	801a8c6 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 801a8c0:	2302      	movs	r3, #2
 801a8c2:	75fb      	strb	r3, [r7, #23]
 801a8c4:	e001      	b.n	801a8ca <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 801a8c6:	230f      	movs	r3, #15
 801a8c8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 801a8ca:	7dfb      	ldrb	r3, [r7, #23]
}
 801a8cc:	4618      	mov	r0, r3
 801a8ce:	371c      	adds	r7, #28
 801a8d0:	46bd      	mov	sp, r7
 801a8d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a8d6:	4770      	bx	lr

0801a8d8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801a8d8:	b480      	push	{r7}
 801a8da:	b085      	sub	sp, #20
 801a8dc:	af00      	add	r7, sp, #0
 801a8de:	6078      	str	r0, [r7, #4]
 801a8e0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801a8e2:	687b      	ldr	r3, [r7, #4]
 801a8e4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801a8e6:	683b      	ldr	r3, [r7, #0]
 801a8e8:	781b      	ldrb	r3, [r3, #0]
 801a8ea:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801a8ec:	683b      	ldr	r3, [r7, #0]
 801a8ee:	785b      	ldrb	r3, [r3, #1]
 801a8f0:	2b01      	cmp	r3, #1
 801a8f2:	d139      	bne.n	801a968 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 801a8f4:	68fb      	ldr	r3, [r7, #12]
 801a8f6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a8fa:	69da      	ldr	r2, [r3, #28]
 801a8fc:	683b      	ldr	r3, [r7, #0]
 801a8fe:	781b      	ldrb	r3, [r3, #0]
 801a900:	f003 030f 	and.w	r3, r3, #15
 801a904:	2101      	movs	r1, #1
 801a906:	fa01 f303 	lsl.w	r3, r1, r3
 801a90a:	b29b      	uxth	r3, r3
 801a90c:	68f9      	ldr	r1, [r7, #12]
 801a90e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801a912:	4313      	orrs	r3, r2
 801a914:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 801a916:	68bb      	ldr	r3, [r7, #8]
 801a918:	015a      	lsls	r2, r3, #5
 801a91a:	68fb      	ldr	r3, [r7, #12]
 801a91c:	4413      	add	r3, r2
 801a91e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a922:	681b      	ldr	r3, [r3, #0]
 801a924:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801a928:	2b00      	cmp	r3, #0
 801a92a:	d153      	bne.n	801a9d4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801a92c:	68bb      	ldr	r3, [r7, #8]
 801a92e:	015a      	lsls	r2, r3, #5
 801a930:	68fb      	ldr	r3, [r7, #12]
 801a932:	4413      	add	r3, r2
 801a934:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a938:	681a      	ldr	r2, [r3, #0]
 801a93a:	683b      	ldr	r3, [r7, #0]
 801a93c:	689b      	ldr	r3, [r3, #8]
 801a93e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801a942:	683b      	ldr	r3, [r7, #0]
 801a944:	791b      	ldrb	r3, [r3, #4]
 801a946:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801a948:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 801a94a:	68bb      	ldr	r3, [r7, #8]
 801a94c:	059b      	lsls	r3, r3, #22
 801a94e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 801a950:	431a      	orrs	r2, r3
 801a952:	68bb      	ldr	r3, [r7, #8]
 801a954:	0159      	lsls	r1, r3, #5
 801a956:	68fb      	ldr	r3, [r7, #12]
 801a958:	440b      	add	r3, r1
 801a95a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801a95e:	4619      	mov	r1, r3
 801a960:	4b20      	ldr	r3, [pc, #128]	@ (801a9e4 <USB_ActivateEndpoint+0x10c>)
 801a962:	4313      	orrs	r3, r2
 801a964:	600b      	str	r3, [r1, #0]
 801a966:	e035      	b.n	801a9d4 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 801a968:	68fb      	ldr	r3, [r7, #12]
 801a96a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801a96e:	69da      	ldr	r2, [r3, #28]
 801a970:	683b      	ldr	r3, [r7, #0]
 801a972:	781b      	ldrb	r3, [r3, #0]
 801a974:	f003 030f 	and.w	r3, r3, #15
 801a978:	2101      	movs	r1, #1
 801a97a:	fa01 f303 	lsl.w	r3, r1, r3
 801a97e:	041b      	lsls	r3, r3, #16
 801a980:	68f9      	ldr	r1, [r7, #12]
 801a982:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801a986:	4313      	orrs	r3, r2
 801a988:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 801a98a:	68bb      	ldr	r3, [r7, #8]
 801a98c:	015a      	lsls	r2, r3, #5
 801a98e:	68fb      	ldr	r3, [r7, #12]
 801a990:	4413      	add	r3, r2
 801a992:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a996:	681b      	ldr	r3, [r3, #0]
 801a998:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 801a99c:	2b00      	cmp	r3, #0
 801a99e:	d119      	bne.n	801a9d4 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801a9a0:	68bb      	ldr	r3, [r7, #8]
 801a9a2:	015a      	lsls	r2, r3, #5
 801a9a4:	68fb      	ldr	r3, [r7, #12]
 801a9a6:	4413      	add	r3, r2
 801a9a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a9ac:	681a      	ldr	r2, [r3, #0]
 801a9ae:	683b      	ldr	r3, [r7, #0]
 801a9b0:	689b      	ldr	r3, [r3, #8]
 801a9b2:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 801a9b6:	683b      	ldr	r3, [r7, #0]
 801a9b8:	791b      	ldrb	r3, [r3, #4]
 801a9ba:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 801a9bc:	430b      	orrs	r3, r1
 801a9be:	431a      	orrs	r2, r3
 801a9c0:	68bb      	ldr	r3, [r7, #8]
 801a9c2:	0159      	lsls	r1, r3, #5
 801a9c4:	68fb      	ldr	r3, [r7, #12]
 801a9c6:	440b      	add	r3, r1
 801a9c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801a9cc:	4619      	mov	r1, r3
 801a9ce:	4b05      	ldr	r3, [pc, #20]	@ (801a9e4 <USB_ActivateEndpoint+0x10c>)
 801a9d0:	4313      	orrs	r3, r2
 801a9d2:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 801a9d4:	2300      	movs	r3, #0
}
 801a9d6:	4618      	mov	r0, r3
 801a9d8:	3714      	adds	r7, #20
 801a9da:	46bd      	mov	sp, r7
 801a9dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801a9e0:	4770      	bx	lr
 801a9e2:	bf00      	nop
 801a9e4:	10008000 	.word	0x10008000

0801a9e8 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801a9e8:	b480      	push	{r7}
 801a9ea:	b085      	sub	sp, #20
 801a9ec:	af00      	add	r7, sp, #0
 801a9ee:	6078      	str	r0, [r7, #4]
 801a9f0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801a9f2:	687b      	ldr	r3, [r7, #4]
 801a9f4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801a9f6:	683b      	ldr	r3, [r7, #0]
 801a9f8:	781b      	ldrb	r3, [r3, #0]
 801a9fa:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 801a9fc:	683b      	ldr	r3, [r7, #0]
 801a9fe:	785b      	ldrb	r3, [r3, #1]
 801aa00:	2b01      	cmp	r3, #1
 801aa02:	d161      	bne.n	801aac8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801aa04:	68bb      	ldr	r3, [r7, #8]
 801aa06:	015a      	lsls	r2, r3, #5
 801aa08:	68fb      	ldr	r3, [r7, #12]
 801aa0a:	4413      	add	r3, r2
 801aa0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801aa10:	681b      	ldr	r3, [r3, #0]
 801aa12:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801aa16:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801aa1a:	d11f      	bne.n	801aa5c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 801aa1c:	68bb      	ldr	r3, [r7, #8]
 801aa1e:	015a      	lsls	r2, r3, #5
 801aa20:	68fb      	ldr	r3, [r7, #12]
 801aa22:	4413      	add	r3, r2
 801aa24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801aa28:	681b      	ldr	r3, [r3, #0]
 801aa2a:	68ba      	ldr	r2, [r7, #8]
 801aa2c:	0151      	lsls	r1, r2, #5
 801aa2e:	68fa      	ldr	r2, [r7, #12]
 801aa30:	440a      	add	r2, r1
 801aa32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801aa36:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801aa3a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 801aa3c:	68bb      	ldr	r3, [r7, #8]
 801aa3e:	015a      	lsls	r2, r3, #5
 801aa40:	68fb      	ldr	r3, [r7, #12]
 801aa42:	4413      	add	r3, r2
 801aa44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801aa48:	681b      	ldr	r3, [r3, #0]
 801aa4a:	68ba      	ldr	r2, [r7, #8]
 801aa4c:	0151      	lsls	r1, r2, #5
 801aa4e:	68fa      	ldr	r2, [r7, #12]
 801aa50:	440a      	add	r2, r1
 801aa52:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801aa56:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801aa5a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801aa5c:	68fb      	ldr	r3, [r7, #12]
 801aa5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801aa62:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801aa64:	683b      	ldr	r3, [r7, #0]
 801aa66:	781b      	ldrb	r3, [r3, #0]
 801aa68:	f003 030f 	and.w	r3, r3, #15
 801aa6c:	2101      	movs	r1, #1
 801aa6e:	fa01 f303 	lsl.w	r3, r1, r3
 801aa72:	b29b      	uxth	r3, r3
 801aa74:	43db      	mvns	r3, r3
 801aa76:	68f9      	ldr	r1, [r7, #12]
 801aa78:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801aa7c:	4013      	ands	r3, r2
 801aa7e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 801aa80:	68fb      	ldr	r3, [r7, #12]
 801aa82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801aa86:	69da      	ldr	r2, [r3, #28]
 801aa88:	683b      	ldr	r3, [r7, #0]
 801aa8a:	781b      	ldrb	r3, [r3, #0]
 801aa8c:	f003 030f 	and.w	r3, r3, #15
 801aa90:	2101      	movs	r1, #1
 801aa92:	fa01 f303 	lsl.w	r3, r1, r3
 801aa96:	b29b      	uxth	r3, r3
 801aa98:	43db      	mvns	r3, r3
 801aa9a:	68f9      	ldr	r1, [r7, #12]
 801aa9c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801aaa0:	4013      	ands	r3, r2
 801aaa2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 801aaa4:	68bb      	ldr	r3, [r7, #8]
 801aaa6:	015a      	lsls	r2, r3, #5
 801aaa8:	68fb      	ldr	r3, [r7, #12]
 801aaaa:	4413      	add	r3, r2
 801aaac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801aab0:	681a      	ldr	r2, [r3, #0]
 801aab2:	68bb      	ldr	r3, [r7, #8]
 801aab4:	0159      	lsls	r1, r3, #5
 801aab6:	68fb      	ldr	r3, [r7, #12]
 801aab8:	440b      	add	r3, r1
 801aaba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801aabe:	4619      	mov	r1, r3
 801aac0:	4b35      	ldr	r3, [pc, #212]	@ (801ab98 <USB_DeactivateEndpoint+0x1b0>)
 801aac2:	4013      	ands	r3, r2
 801aac4:	600b      	str	r3, [r1, #0]
 801aac6:	e060      	b.n	801ab8a <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801aac8:	68bb      	ldr	r3, [r7, #8]
 801aaca:	015a      	lsls	r2, r3, #5
 801aacc:	68fb      	ldr	r3, [r7, #12]
 801aace:	4413      	add	r3, r2
 801aad0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801aad4:	681b      	ldr	r3, [r3, #0]
 801aad6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801aada:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801aade:	d11f      	bne.n	801ab20 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 801aae0:	68bb      	ldr	r3, [r7, #8]
 801aae2:	015a      	lsls	r2, r3, #5
 801aae4:	68fb      	ldr	r3, [r7, #12]
 801aae6:	4413      	add	r3, r2
 801aae8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801aaec:	681b      	ldr	r3, [r3, #0]
 801aaee:	68ba      	ldr	r2, [r7, #8]
 801aaf0:	0151      	lsls	r1, r2, #5
 801aaf2:	68fa      	ldr	r2, [r7, #12]
 801aaf4:	440a      	add	r2, r1
 801aaf6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801aafa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801aafe:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 801ab00:	68bb      	ldr	r3, [r7, #8]
 801ab02:	015a      	lsls	r2, r3, #5
 801ab04:	68fb      	ldr	r3, [r7, #12]
 801ab06:	4413      	add	r3, r2
 801ab08:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ab0c:	681b      	ldr	r3, [r3, #0]
 801ab0e:	68ba      	ldr	r2, [r7, #8]
 801ab10:	0151      	lsls	r1, r2, #5
 801ab12:	68fa      	ldr	r2, [r7, #12]
 801ab14:	440a      	add	r2, r1
 801ab16:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801ab1a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801ab1e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801ab20:	68fb      	ldr	r3, [r7, #12]
 801ab22:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ab26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 801ab28:	683b      	ldr	r3, [r7, #0]
 801ab2a:	781b      	ldrb	r3, [r3, #0]
 801ab2c:	f003 030f 	and.w	r3, r3, #15
 801ab30:	2101      	movs	r1, #1
 801ab32:	fa01 f303 	lsl.w	r3, r1, r3
 801ab36:	041b      	lsls	r3, r3, #16
 801ab38:	43db      	mvns	r3, r3
 801ab3a:	68f9      	ldr	r1, [r7, #12]
 801ab3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801ab40:	4013      	ands	r3, r2
 801ab42:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 801ab44:	68fb      	ldr	r3, [r7, #12]
 801ab46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ab4a:	69da      	ldr	r2, [r3, #28]
 801ab4c:	683b      	ldr	r3, [r7, #0]
 801ab4e:	781b      	ldrb	r3, [r3, #0]
 801ab50:	f003 030f 	and.w	r3, r3, #15
 801ab54:	2101      	movs	r1, #1
 801ab56:	fa01 f303 	lsl.w	r3, r1, r3
 801ab5a:	041b      	lsls	r3, r3, #16
 801ab5c:	43db      	mvns	r3, r3
 801ab5e:	68f9      	ldr	r1, [r7, #12]
 801ab60:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801ab64:	4013      	ands	r3, r2
 801ab66:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 801ab68:	68bb      	ldr	r3, [r7, #8]
 801ab6a:	015a      	lsls	r2, r3, #5
 801ab6c:	68fb      	ldr	r3, [r7, #12]
 801ab6e:	4413      	add	r3, r2
 801ab70:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ab74:	681a      	ldr	r2, [r3, #0]
 801ab76:	68bb      	ldr	r3, [r7, #8]
 801ab78:	0159      	lsls	r1, r3, #5
 801ab7a:	68fb      	ldr	r3, [r7, #12]
 801ab7c:	440b      	add	r3, r1
 801ab7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801ab82:	4619      	mov	r1, r3
 801ab84:	4b05      	ldr	r3, [pc, #20]	@ (801ab9c <USB_DeactivateEndpoint+0x1b4>)
 801ab86:	4013      	ands	r3, r2
 801ab88:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 801ab8a:	2300      	movs	r3, #0
}
 801ab8c:	4618      	mov	r0, r3
 801ab8e:	3714      	adds	r7, #20
 801ab90:	46bd      	mov	sp, r7
 801ab92:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ab96:	4770      	bx	lr
 801ab98:	ec337800 	.word	0xec337800
 801ab9c:	eff37800 	.word	0xeff37800

0801aba0 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 801aba0:	b580      	push	{r7, lr}
 801aba2:	b08a      	sub	sp, #40	@ 0x28
 801aba4:	af02      	add	r7, sp, #8
 801aba6:	60f8      	str	r0, [r7, #12]
 801aba8:	60b9      	str	r1, [r7, #8]
 801abaa:	4613      	mov	r3, r2
 801abac:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801abae:	68fb      	ldr	r3, [r7, #12]
 801abb0:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 801abb2:	68bb      	ldr	r3, [r7, #8]
 801abb4:	781b      	ldrb	r3, [r3, #0]
 801abb6:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 801abb8:	68bb      	ldr	r3, [r7, #8]
 801abba:	785b      	ldrb	r3, [r3, #1]
 801abbc:	2b01      	cmp	r3, #1
 801abbe:	f040 8185 	bne.w	801aecc <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 801abc2:	68bb      	ldr	r3, [r7, #8]
 801abc4:	691b      	ldr	r3, [r3, #16]
 801abc6:	2b00      	cmp	r3, #0
 801abc8:	d132      	bne.n	801ac30 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801abca:	69bb      	ldr	r3, [r7, #24]
 801abcc:	015a      	lsls	r2, r3, #5
 801abce:	69fb      	ldr	r3, [r7, #28]
 801abd0:	4413      	add	r3, r2
 801abd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801abd6:	691a      	ldr	r2, [r3, #16]
 801abd8:	69bb      	ldr	r3, [r7, #24]
 801abda:	0159      	lsls	r1, r3, #5
 801abdc:	69fb      	ldr	r3, [r7, #28]
 801abde:	440b      	add	r3, r1
 801abe0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801abe4:	4619      	mov	r1, r3
 801abe6:	4ba7      	ldr	r3, [pc, #668]	@ (801ae84 <USB_EPStartXfer+0x2e4>)
 801abe8:	4013      	ands	r3, r2
 801abea:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801abec:	69bb      	ldr	r3, [r7, #24]
 801abee:	015a      	lsls	r2, r3, #5
 801abf0:	69fb      	ldr	r3, [r7, #28]
 801abf2:	4413      	add	r3, r2
 801abf4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801abf8:	691b      	ldr	r3, [r3, #16]
 801abfa:	69ba      	ldr	r2, [r7, #24]
 801abfc:	0151      	lsls	r1, r2, #5
 801abfe:	69fa      	ldr	r2, [r7, #28]
 801ac00:	440a      	add	r2, r1
 801ac02:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801ac06:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801ac0a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801ac0c:	69bb      	ldr	r3, [r7, #24]
 801ac0e:	015a      	lsls	r2, r3, #5
 801ac10:	69fb      	ldr	r3, [r7, #28]
 801ac12:	4413      	add	r3, r2
 801ac14:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ac18:	691a      	ldr	r2, [r3, #16]
 801ac1a:	69bb      	ldr	r3, [r7, #24]
 801ac1c:	0159      	lsls	r1, r3, #5
 801ac1e:	69fb      	ldr	r3, [r7, #28]
 801ac20:	440b      	add	r3, r1
 801ac22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ac26:	4619      	mov	r1, r3
 801ac28:	4b97      	ldr	r3, [pc, #604]	@ (801ae88 <USB_EPStartXfer+0x2e8>)
 801ac2a:	4013      	ands	r3, r2
 801ac2c:	610b      	str	r3, [r1, #16]
 801ac2e:	e097      	b.n	801ad60 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 801ac30:	69bb      	ldr	r3, [r7, #24]
 801ac32:	015a      	lsls	r2, r3, #5
 801ac34:	69fb      	ldr	r3, [r7, #28]
 801ac36:	4413      	add	r3, r2
 801ac38:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ac3c:	691a      	ldr	r2, [r3, #16]
 801ac3e:	69bb      	ldr	r3, [r7, #24]
 801ac40:	0159      	lsls	r1, r3, #5
 801ac42:	69fb      	ldr	r3, [r7, #28]
 801ac44:	440b      	add	r3, r1
 801ac46:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ac4a:	4619      	mov	r1, r3
 801ac4c:	4b8e      	ldr	r3, [pc, #568]	@ (801ae88 <USB_EPStartXfer+0x2e8>)
 801ac4e:	4013      	ands	r3, r2
 801ac50:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 801ac52:	69bb      	ldr	r3, [r7, #24]
 801ac54:	015a      	lsls	r2, r3, #5
 801ac56:	69fb      	ldr	r3, [r7, #28]
 801ac58:	4413      	add	r3, r2
 801ac5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ac5e:	691a      	ldr	r2, [r3, #16]
 801ac60:	69bb      	ldr	r3, [r7, #24]
 801ac62:	0159      	lsls	r1, r3, #5
 801ac64:	69fb      	ldr	r3, [r7, #28]
 801ac66:	440b      	add	r3, r1
 801ac68:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ac6c:	4619      	mov	r1, r3
 801ac6e:	4b85      	ldr	r3, [pc, #532]	@ (801ae84 <USB_EPStartXfer+0x2e4>)
 801ac70:	4013      	ands	r3, r2
 801ac72:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 801ac74:	69bb      	ldr	r3, [r7, #24]
 801ac76:	2b00      	cmp	r3, #0
 801ac78:	d11a      	bne.n	801acb0 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 801ac7a:	68bb      	ldr	r3, [r7, #8]
 801ac7c:	691a      	ldr	r2, [r3, #16]
 801ac7e:	68bb      	ldr	r3, [r7, #8]
 801ac80:	689b      	ldr	r3, [r3, #8]
 801ac82:	429a      	cmp	r2, r3
 801ac84:	d903      	bls.n	801ac8e <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 801ac86:	68bb      	ldr	r3, [r7, #8]
 801ac88:	689a      	ldr	r2, [r3, #8]
 801ac8a:	68bb      	ldr	r3, [r7, #8]
 801ac8c:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 801ac8e:	69bb      	ldr	r3, [r7, #24]
 801ac90:	015a      	lsls	r2, r3, #5
 801ac92:	69fb      	ldr	r3, [r7, #28]
 801ac94:	4413      	add	r3, r2
 801ac96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ac9a:	691b      	ldr	r3, [r3, #16]
 801ac9c:	69ba      	ldr	r2, [r7, #24]
 801ac9e:	0151      	lsls	r1, r2, #5
 801aca0:	69fa      	ldr	r2, [r7, #28]
 801aca2:	440a      	add	r2, r1
 801aca4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801aca8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801acac:	6113      	str	r3, [r2, #16]
 801acae:	e044      	b.n	801ad3a <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801acb0:	68bb      	ldr	r3, [r7, #8]
 801acb2:	691a      	ldr	r2, [r3, #16]
 801acb4:	68bb      	ldr	r3, [r7, #8]
 801acb6:	689b      	ldr	r3, [r3, #8]
 801acb8:	4413      	add	r3, r2
 801acba:	1e5a      	subs	r2, r3, #1
 801acbc:	68bb      	ldr	r3, [r7, #8]
 801acbe:	689b      	ldr	r3, [r3, #8]
 801acc0:	fbb2 f3f3 	udiv	r3, r2, r3
 801acc4:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 801acc6:	69bb      	ldr	r3, [r7, #24]
 801acc8:	015a      	lsls	r2, r3, #5
 801acca:	69fb      	ldr	r3, [r7, #28]
 801accc:	4413      	add	r3, r2
 801acce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801acd2:	691a      	ldr	r2, [r3, #16]
 801acd4:	8afb      	ldrh	r3, [r7, #22]
 801acd6:	04d9      	lsls	r1, r3, #19
 801acd8:	4b6c      	ldr	r3, [pc, #432]	@ (801ae8c <USB_EPStartXfer+0x2ec>)
 801acda:	400b      	ands	r3, r1
 801acdc:	69b9      	ldr	r1, [r7, #24]
 801acde:	0148      	lsls	r0, r1, #5
 801ace0:	69f9      	ldr	r1, [r7, #28]
 801ace2:	4401      	add	r1, r0
 801ace4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801ace8:	4313      	orrs	r3, r2
 801acea:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 801acec:	68bb      	ldr	r3, [r7, #8]
 801acee:	791b      	ldrb	r3, [r3, #4]
 801acf0:	2b01      	cmp	r3, #1
 801acf2:	d122      	bne.n	801ad3a <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 801acf4:	69bb      	ldr	r3, [r7, #24]
 801acf6:	015a      	lsls	r2, r3, #5
 801acf8:	69fb      	ldr	r3, [r7, #28]
 801acfa:	4413      	add	r3, r2
 801acfc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ad00:	691b      	ldr	r3, [r3, #16]
 801ad02:	69ba      	ldr	r2, [r7, #24]
 801ad04:	0151      	lsls	r1, r2, #5
 801ad06:	69fa      	ldr	r2, [r7, #28]
 801ad08:	440a      	add	r2, r1
 801ad0a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801ad0e:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 801ad12:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 801ad14:	69bb      	ldr	r3, [r7, #24]
 801ad16:	015a      	lsls	r2, r3, #5
 801ad18:	69fb      	ldr	r3, [r7, #28]
 801ad1a:	4413      	add	r3, r2
 801ad1c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ad20:	691a      	ldr	r2, [r3, #16]
 801ad22:	8afb      	ldrh	r3, [r7, #22]
 801ad24:	075b      	lsls	r3, r3, #29
 801ad26:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 801ad2a:	69b9      	ldr	r1, [r7, #24]
 801ad2c:	0148      	lsls	r0, r1, #5
 801ad2e:	69f9      	ldr	r1, [r7, #28]
 801ad30:	4401      	add	r1, r0
 801ad32:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801ad36:	4313      	orrs	r3, r2
 801ad38:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 801ad3a:	69bb      	ldr	r3, [r7, #24]
 801ad3c:	015a      	lsls	r2, r3, #5
 801ad3e:	69fb      	ldr	r3, [r7, #28]
 801ad40:	4413      	add	r3, r2
 801ad42:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ad46:	691a      	ldr	r2, [r3, #16]
 801ad48:	68bb      	ldr	r3, [r7, #8]
 801ad4a:	691b      	ldr	r3, [r3, #16]
 801ad4c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801ad50:	69b9      	ldr	r1, [r7, #24]
 801ad52:	0148      	lsls	r0, r1, #5
 801ad54:	69f9      	ldr	r1, [r7, #28]
 801ad56:	4401      	add	r1, r0
 801ad58:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 801ad5c:	4313      	orrs	r3, r2
 801ad5e:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 801ad60:	79fb      	ldrb	r3, [r7, #7]
 801ad62:	2b01      	cmp	r3, #1
 801ad64:	d14b      	bne.n	801adfe <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 801ad66:	68bb      	ldr	r3, [r7, #8]
 801ad68:	69db      	ldr	r3, [r3, #28]
 801ad6a:	2b00      	cmp	r3, #0
 801ad6c:	d009      	beq.n	801ad82 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 801ad6e:	69bb      	ldr	r3, [r7, #24]
 801ad70:	015a      	lsls	r2, r3, #5
 801ad72:	69fb      	ldr	r3, [r7, #28]
 801ad74:	4413      	add	r3, r2
 801ad76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ad7a:	461a      	mov	r2, r3
 801ad7c:	68bb      	ldr	r3, [r7, #8]
 801ad7e:	69db      	ldr	r3, [r3, #28]
 801ad80:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 801ad82:	68bb      	ldr	r3, [r7, #8]
 801ad84:	791b      	ldrb	r3, [r3, #4]
 801ad86:	2b01      	cmp	r3, #1
 801ad88:	d128      	bne.n	801addc <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801ad8a:	69fb      	ldr	r3, [r7, #28]
 801ad8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ad90:	689b      	ldr	r3, [r3, #8]
 801ad92:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801ad96:	2b00      	cmp	r3, #0
 801ad98:	d110      	bne.n	801adbc <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801ad9a:	69bb      	ldr	r3, [r7, #24]
 801ad9c:	015a      	lsls	r2, r3, #5
 801ad9e:	69fb      	ldr	r3, [r7, #28]
 801ada0:	4413      	add	r3, r2
 801ada2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ada6:	681b      	ldr	r3, [r3, #0]
 801ada8:	69ba      	ldr	r2, [r7, #24]
 801adaa:	0151      	lsls	r1, r2, #5
 801adac:	69fa      	ldr	r2, [r7, #28]
 801adae:	440a      	add	r2, r1
 801adb0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801adb4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801adb8:	6013      	str	r3, [r2, #0]
 801adba:	e00f      	b.n	801addc <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801adbc:	69bb      	ldr	r3, [r7, #24]
 801adbe:	015a      	lsls	r2, r3, #5
 801adc0:	69fb      	ldr	r3, [r7, #28]
 801adc2:	4413      	add	r3, r2
 801adc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801adc8:	681b      	ldr	r3, [r3, #0]
 801adca:	69ba      	ldr	r2, [r7, #24]
 801adcc:	0151      	lsls	r1, r2, #5
 801adce:	69fa      	ldr	r2, [r7, #28]
 801add0:	440a      	add	r2, r1
 801add2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801add6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801adda:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801addc:	69bb      	ldr	r3, [r7, #24]
 801adde:	015a      	lsls	r2, r3, #5
 801ade0:	69fb      	ldr	r3, [r7, #28]
 801ade2:	4413      	add	r3, r2
 801ade4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ade8:	681b      	ldr	r3, [r3, #0]
 801adea:	69ba      	ldr	r2, [r7, #24]
 801adec:	0151      	lsls	r1, r2, #5
 801adee:	69fa      	ldr	r2, [r7, #28]
 801adf0:	440a      	add	r2, r1
 801adf2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801adf6:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801adfa:	6013      	str	r3, [r2, #0]
 801adfc:	e169      	b.n	801b0d2 <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 801adfe:	69bb      	ldr	r3, [r7, #24]
 801ae00:	015a      	lsls	r2, r3, #5
 801ae02:	69fb      	ldr	r3, [r7, #28]
 801ae04:	4413      	add	r3, r2
 801ae06:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ae0a:	681b      	ldr	r3, [r3, #0]
 801ae0c:	69ba      	ldr	r2, [r7, #24]
 801ae0e:	0151      	lsls	r1, r2, #5
 801ae10:	69fa      	ldr	r2, [r7, #28]
 801ae12:	440a      	add	r2, r1
 801ae14:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801ae18:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801ae1c:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 801ae1e:	68bb      	ldr	r3, [r7, #8]
 801ae20:	791b      	ldrb	r3, [r3, #4]
 801ae22:	2b01      	cmp	r3, #1
 801ae24:	d015      	beq.n	801ae52 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 801ae26:	68bb      	ldr	r3, [r7, #8]
 801ae28:	691b      	ldr	r3, [r3, #16]
 801ae2a:	2b00      	cmp	r3, #0
 801ae2c:	f000 8151 	beq.w	801b0d2 <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 801ae30:	69fb      	ldr	r3, [r7, #28]
 801ae32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ae36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 801ae38:	68bb      	ldr	r3, [r7, #8]
 801ae3a:	781b      	ldrb	r3, [r3, #0]
 801ae3c:	f003 030f 	and.w	r3, r3, #15
 801ae40:	2101      	movs	r1, #1
 801ae42:	fa01 f303 	lsl.w	r3, r1, r3
 801ae46:	69f9      	ldr	r1, [r7, #28]
 801ae48:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801ae4c:	4313      	orrs	r3, r2
 801ae4e:	634b      	str	r3, [r1, #52]	@ 0x34
 801ae50:	e13f      	b.n	801b0d2 <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801ae52:	69fb      	ldr	r3, [r7, #28]
 801ae54:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801ae58:	689b      	ldr	r3, [r3, #8]
 801ae5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801ae5e:	2b00      	cmp	r3, #0
 801ae60:	d116      	bne.n	801ae90 <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 801ae62:	69bb      	ldr	r3, [r7, #24]
 801ae64:	015a      	lsls	r2, r3, #5
 801ae66:	69fb      	ldr	r3, [r7, #28]
 801ae68:	4413      	add	r3, r2
 801ae6a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ae6e:	681b      	ldr	r3, [r3, #0]
 801ae70:	69ba      	ldr	r2, [r7, #24]
 801ae72:	0151      	lsls	r1, r2, #5
 801ae74:	69fa      	ldr	r2, [r7, #28]
 801ae76:	440a      	add	r2, r1
 801ae78:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801ae7c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801ae80:	6013      	str	r3, [r2, #0]
 801ae82:	e015      	b.n	801aeb0 <USB_EPStartXfer+0x310>
 801ae84:	e007ffff 	.word	0xe007ffff
 801ae88:	fff80000 	.word	0xfff80000
 801ae8c:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 801ae90:	69bb      	ldr	r3, [r7, #24]
 801ae92:	015a      	lsls	r2, r3, #5
 801ae94:	69fb      	ldr	r3, [r7, #28]
 801ae96:	4413      	add	r3, r2
 801ae98:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801ae9c:	681b      	ldr	r3, [r3, #0]
 801ae9e:	69ba      	ldr	r2, [r7, #24]
 801aea0:	0151      	lsls	r1, r2, #5
 801aea2:	69fa      	ldr	r2, [r7, #28]
 801aea4:	440a      	add	r2, r1
 801aea6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801aeaa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801aeae:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 801aeb0:	68bb      	ldr	r3, [r7, #8]
 801aeb2:	68d9      	ldr	r1, [r3, #12]
 801aeb4:	68bb      	ldr	r3, [r7, #8]
 801aeb6:	781a      	ldrb	r2, [r3, #0]
 801aeb8:	68bb      	ldr	r3, [r7, #8]
 801aeba:	691b      	ldr	r3, [r3, #16]
 801aebc:	b298      	uxth	r0, r3
 801aebe:	79fb      	ldrb	r3, [r7, #7]
 801aec0:	9300      	str	r3, [sp, #0]
 801aec2:	4603      	mov	r3, r0
 801aec4:	68f8      	ldr	r0, [r7, #12]
 801aec6:	f000 f9b9 	bl	801b23c <USB_WritePacket>
 801aeca:	e102      	b.n	801b0d2 <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 801aecc:	69bb      	ldr	r3, [r7, #24]
 801aece:	015a      	lsls	r2, r3, #5
 801aed0:	69fb      	ldr	r3, [r7, #28]
 801aed2:	4413      	add	r3, r2
 801aed4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801aed8:	691a      	ldr	r2, [r3, #16]
 801aeda:	69bb      	ldr	r3, [r7, #24]
 801aedc:	0159      	lsls	r1, r3, #5
 801aede:	69fb      	ldr	r3, [r7, #28]
 801aee0:	440b      	add	r3, r1
 801aee2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801aee6:	4619      	mov	r1, r3
 801aee8:	4b7c      	ldr	r3, [pc, #496]	@ (801b0dc <USB_EPStartXfer+0x53c>)
 801aeea:	4013      	ands	r3, r2
 801aeec:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 801aeee:	69bb      	ldr	r3, [r7, #24]
 801aef0:	015a      	lsls	r2, r3, #5
 801aef2:	69fb      	ldr	r3, [r7, #28]
 801aef4:	4413      	add	r3, r2
 801aef6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801aefa:	691a      	ldr	r2, [r3, #16]
 801aefc:	69bb      	ldr	r3, [r7, #24]
 801aefe:	0159      	lsls	r1, r3, #5
 801af00:	69fb      	ldr	r3, [r7, #28]
 801af02:	440b      	add	r3, r1
 801af04:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801af08:	4619      	mov	r1, r3
 801af0a:	4b75      	ldr	r3, [pc, #468]	@ (801b0e0 <USB_EPStartXfer+0x540>)
 801af0c:	4013      	ands	r3, r2
 801af0e:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 801af10:	69bb      	ldr	r3, [r7, #24]
 801af12:	2b00      	cmp	r3, #0
 801af14:	d12f      	bne.n	801af76 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 801af16:	68bb      	ldr	r3, [r7, #8]
 801af18:	691b      	ldr	r3, [r3, #16]
 801af1a:	2b00      	cmp	r3, #0
 801af1c:	d003      	beq.n	801af26 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 801af1e:	68bb      	ldr	r3, [r7, #8]
 801af20:	689a      	ldr	r2, [r3, #8]
 801af22:	68bb      	ldr	r3, [r7, #8]
 801af24:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 801af26:	68bb      	ldr	r3, [r7, #8]
 801af28:	689a      	ldr	r2, [r3, #8]
 801af2a:	68bb      	ldr	r3, [r7, #8]
 801af2c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 801af2e:	69bb      	ldr	r3, [r7, #24]
 801af30:	015a      	lsls	r2, r3, #5
 801af32:	69fb      	ldr	r3, [r7, #28]
 801af34:	4413      	add	r3, r2
 801af36:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801af3a:	691a      	ldr	r2, [r3, #16]
 801af3c:	68bb      	ldr	r3, [r7, #8]
 801af3e:	6a1b      	ldr	r3, [r3, #32]
 801af40:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801af44:	69b9      	ldr	r1, [r7, #24]
 801af46:	0148      	lsls	r0, r1, #5
 801af48:	69f9      	ldr	r1, [r7, #28]
 801af4a:	4401      	add	r1, r0
 801af4c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801af50:	4313      	orrs	r3, r2
 801af52:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801af54:	69bb      	ldr	r3, [r7, #24]
 801af56:	015a      	lsls	r2, r3, #5
 801af58:	69fb      	ldr	r3, [r7, #28]
 801af5a:	4413      	add	r3, r2
 801af5c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801af60:	691b      	ldr	r3, [r3, #16]
 801af62:	69ba      	ldr	r2, [r7, #24]
 801af64:	0151      	lsls	r1, r2, #5
 801af66:	69fa      	ldr	r2, [r7, #28]
 801af68:	440a      	add	r2, r1
 801af6a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801af6e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801af72:	6113      	str	r3, [r2, #16]
 801af74:	e05f      	b.n	801b036 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 801af76:	68bb      	ldr	r3, [r7, #8]
 801af78:	691b      	ldr	r3, [r3, #16]
 801af7a:	2b00      	cmp	r3, #0
 801af7c:	d123      	bne.n	801afc6 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 801af7e:	69bb      	ldr	r3, [r7, #24]
 801af80:	015a      	lsls	r2, r3, #5
 801af82:	69fb      	ldr	r3, [r7, #28]
 801af84:	4413      	add	r3, r2
 801af86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801af8a:	691a      	ldr	r2, [r3, #16]
 801af8c:	68bb      	ldr	r3, [r7, #8]
 801af8e:	689b      	ldr	r3, [r3, #8]
 801af90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801af94:	69b9      	ldr	r1, [r7, #24]
 801af96:	0148      	lsls	r0, r1, #5
 801af98:	69f9      	ldr	r1, [r7, #28]
 801af9a:	4401      	add	r1, r0
 801af9c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801afa0:	4313      	orrs	r3, r2
 801afa2:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801afa4:	69bb      	ldr	r3, [r7, #24]
 801afa6:	015a      	lsls	r2, r3, #5
 801afa8:	69fb      	ldr	r3, [r7, #28]
 801afaa:	4413      	add	r3, r2
 801afac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801afb0:	691b      	ldr	r3, [r3, #16]
 801afb2:	69ba      	ldr	r2, [r7, #24]
 801afb4:	0151      	lsls	r1, r2, #5
 801afb6:	69fa      	ldr	r2, [r7, #28]
 801afb8:	440a      	add	r2, r1
 801afba:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801afbe:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801afc2:	6113      	str	r3, [r2, #16]
 801afc4:	e037      	b.n	801b036 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 801afc6:	68bb      	ldr	r3, [r7, #8]
 801afc8:	691a      	ldr	r2, [r3, #16]
 801afca:	68bb      	ldr	r3, [r7, #8]
 801afcc:	689b      	ldr	r3, [r3, #8]
 801afce:	4413      	add	r3, r2
 801afd0:	1e5a      	subs	r2, r3, #1
 801afd2:	68bb      	ldr	r3, [r7, #8]
 801afd4:	689b      	ldr	r3, [r3, #8]
 801afd6:	fbb2 f3f3 	udiv	r3, r2, r3
 801afda:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 801afdc:	68bb      	ldr	r3, [r7, #8]
 801afde:	689b      	ldr	r3, [r3, #8]
 801afe0:	8afa      	ldrh	r2, [r7, #22]
 801afe2:	fb03 f202 	mul.w	r2, r3, r2
 801afe6:	68bb      	ldr	r3, [r7, #8]
 801afe8:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 801afea:	69bb      	ldr	r3, [r7, #24]
 801afec:	015a      	lsls	r2, r3, #5
 801afee:	69fb      	ldr	r3, [r7, #28]
 801aff0:	4413      	add	r3, r2
 801aff2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801aff6:	691a      	ldr	r2, [r3, #16]
 801aff8:	8afb      	ldrh	r3, [r7, #22]
 801affa:	04d9      	lsls	r1, r3, #19
 801affc:	4b39      	ldr	r3, [pc, #228]	@ (801b0e4 <USB_EPStartXfer+0x544>)
 801affe:	400b      	ands	r3, r1
 801b000:	69b9      	ldr	r1, [r7, #24]
 801b002:	0148      	lsls	r0, r1, #5
 801b004:	69f9      	ldr	r1, [r7, #28]
 801b006:	4401      	add	r1, r0
 801b008:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801b00c:	4313      	orrs	r3, r2
 801b00e:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 801b010:	69bb      	ldr	r3, [r7, #24]
 801b012:	015a      	lsls	r2, r3, #5
 801b014:	69fb      	ldr	r3, [r7, #28]
 801b016:	4413      	add	r3, r2
 801b018:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b01c:	691a      	ldr	r2, [r3, #16]
 801b01e:	68bb      	ldr	r3, [r7, #8]
 801b020:	6a1b      	ldr	r3, [r3, #32]
 801b022:	f3c3 0312 	ubfx	r3, r3, #0, #19
 801b026:	69b9      	ldr	r1, [r7, #24]
 801b028:	0148      	lsls	r0, r1, #5
 801b02a:	69f9      	ldr	r1, [r7, #28]
 801b02c:	4401      	add	r1, r0
 801b02e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 801b032:	4313      	orrs	r3, r2
 801b034:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 801b036:	79fb      	ldrb	r3, [r7, #7]
 801b038:	2b01      	cmp	r3, #1
 801b03a:	d10d      	bne.n	801b058 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 801b03c:	68bb      	ldr	r3, [r7, #8]
 801b03e:	68db      	ldr	r3, [r3, #12]
 801b040:	2b00      	cmp	r3, #0
 801b042:	d009      	beq.n	801b058 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 801b044:	68bb      	ldr	r3, [r7, #8]
 801b046:	68d9      	ldr	r1, [r3, #12]
 801b048:	69bb      	ldr	r3, [r7, #24]
 801b04a:	015a      	lsls	r2, r3, #5
 801b04c:	69fb      	ldr	r3, [r7, #28]
 801b04e:	4413      	add	r3, r2
 801b050:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b054:	460a      	mov	r2, r1
 801b056:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 801b058:	68bb      	ldr	r3, [r7, #8]
 801b05a:	791b      	ldrb	r3, [r3, #4]
 801b05c:	2b01      	cmp	r3, #1
 801b05e:	d128      	bne.n	801b0b2 <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 801b060:	69fb      	ldr	r3, [r7, #28]
 801b062:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b066:	689b      	ldr	r3, [r3, #8]
 801b068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 801b06c:	2b00      	cmp	r3, #0
 801b06e:	d110      	bne.n	801b092 <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 801b070:	69bb      	ldr	r3, [r7, #24]
 801b072:	015a      	lsls	r2, r3, #5
 801b074:	69fb      	ldr	r3, [r7, #28]
 801b076:	4413      	add	r3, r2
 801b078:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b07c:	681b      	ldr	r3, [r3, #0]
 801b07e:	69ba      	ldr	r2, [r7, #24]
 801b080:	0151      	lsls	r1, r2, #5
 801b082:	69fa      	ldr	r2, [r7, #28]
 801b084:	440a      	add	r2, r1
 801b086:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b08a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 801b08e:	6013      	str	r3, [r2, #0]
 801b090:	e00f      	b.n	801b0b2 <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 801b092:	69bb      	ldr	r3, [r7, #24]
 801b094:	015a      	lsls	r2, r3, #5
 801b096:	69fb      	ldr	r3, [r7, #28]
 801b098:	4413      	add	r3, r2
 801b09a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b09e:	681b      	ldr	r3, [r3, #0]
 801b0a0:	69ba      	ldr	r2, [r7, #24]
 801b0a2:	0151      	lsls	r1, r2, #5
 801b0a4:	69fa      	ldr	r2, [r7, #28]
 801b0a6:	440a      	add	r2, r1
 801b0a8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b0ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801b0b0:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 801b0b2:	69bb      	ldr	r3, [r7, #24]
 801b0b4:	015a      	lsls	r2, r3, #5
 801b0b6:	69fb      	ldr	r3, [r7, #28]
 801b0b8:	4413      	add	r3, r2
 801b0ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b0be:	681b      	ldr	r3, [r3, #0]
 801b0c0:	69ba      	ldr	r2, [r7, #24]
 801b0c2:	0151      	lsls	r1, r2, #5
 801b0c4:	69fa      	ldr	r2, [r7, #28]
 801b0c6:	440a      	add	r2, r1
 801b0c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b0cc:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 801b0d0:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801b0d2:	2300      	movs	r3, #0
}
 801b0d4:	4618      	mov	r0, r3
 801b0d6:	3720      	adds	r7, #32
 801b0d8:	46bd      	mov	sp, r7
 801b0da:	bd80      	pop	{r7, pc}
 801b0dc:	fff80000 	.word	0xfff80000
 801b0e0:	e007ffff 	.word	0xe007ffff
 801b0e4:	1ff80000 	.word	0x1ff80000

0801b0e8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 801b0e8:	b480      	push	{r7}
 801b0ea:	b087      	sub	sp, #28
 801b0ec:	af00      	add	r7, sp, #0
 801b0ee:	6078      	str	r0, [r7, #4]
 801b0f0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 801b0f2:	2300      	movs	r3, #0
 801b0f4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 801b0f6:	2300      	movs	r3, #0
 801b0f8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b0fa:	687b      	ldr	r3, [r7, #4]
 801b0fc:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 801b0fe:	683b      	ldr	r3, [r7, #0]
 801b100:	785b      	ldrb	r3, [r3, #1]
 801b102:	2b01      	cmp	r3, #1
 801b104:	d14a      	bne.n	801b19c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 801b106:	683b      	ldr	r3, [r7, #0]
 801b108:	781b      	ldrb	r3, [r3, #0]
 801b10a:	015a      	lsls	r2, r3, #5
 801b10c:	693b      	ldr	r3, [r7, #16]
 801b10e:	4413      	add	r3, r2
 801b110:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b114:	681b      	ldr	r3, [r3, #0]
 801b116:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b11a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b11e:	f040 8086 	bne.w	801b22e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 801b122:	683b      	ldr	r3, [r7, #0]
 801b124:	781b      	ldrb	r3, [r3, #0]
 801b126:	015a      	lsls	r2, r3, #5
 801b128:	693b      	ldr	r3, [r7, #16]
 801b12a:	4413      	add	r3, r2
 801b12c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b130:	681b      	ldr	r3, [r3, #0]
 801b132:	683a      	ldr	r2, [r7, #0]
 801b134:	7812      	ldrb	r2, [r2, #0]
 801b136:	0151      	lsls	r1, r2, #5
 801b138:	693a      	ldr	r2, [r7, #16]
 801b13a:	440a      	add	r2, r1
 801b13c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b140:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801b144:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 801b146:	683b      	ldr	r3, [r7, #0]
 801b148:	781b      	ldrb	r3, [r3, #0]
 801b14a:	015a      	lsls	r2, r3, #5
 801b14c:	693b      	ldr	r3, [r7, #16]
 801b14e:	4413      	add	r3, r2
 801b150:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b154:	681b      	ldr	r3, [r3, #0]
 801b156:	683a      	ldr	r2, [r7, #0]
 801b158:	7812      	ldrb	r2, [r2, #0]
 801b15a:	0151      	lsls	r1, r2, #5
 801b15c:	693a      	ldr	r2, [r7, #16]
 801b15e:	440a      	add	r2, r1
 801b160:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b164:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801b168:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801b16a:	68fb      	ldr	r3, [r7, #12]
 801b16c:	3301      	adds	r3, #1
 801b16e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801b170:	68fb      	ldr	r3, [r7, #12]
 801b172:	f242 7210 	movw	r2, #10000	@ 0x2710
 801b176:	4293      	cmp	r3, r2
 801b178:	d902      	bls.n	801b180 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 801b17a:	2301      	movs	r3, #1
 801b17c:	75fb      	strb	r3, [r7, #23]
          break;
 801b17e:	e056      	b.n	801b22e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 801b180:	683b      	ldr	r3, [r7, #0]
 801b182:	781b      	ldrb	r3, [r3, #0]
 801b184:	015a      	lsls	r2, r3, #5
 801b186:	693b      	ldr	r3, [r7, #16]
 801b188:	4413      	add	r3, r2
 801b18a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b18e:	681b      	ldr	r3, [r3, #0]
 801b190:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b194:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b198:	d0e7      	beq.n	801b16a <USB_EPStopXfer+0x82>
 801b19a:	e048      	b.n	801b22e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801b19c:	683b      	ldr	r3, [r7, #0]
 801b19e:	781b      	ldrb	r3, [r3, #0]
 801b1a0:	015a      	lsls	r2, r3, #5
 801b1a2:	693b      	ldr	r3, [r7, #16]
 801b1a4:	4413      	add	r3, r2
 801b1a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b1aa:	681b      	ldr	r3, [r3, #0]
 801b1ac:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b1b0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b1b4:	d13b      	bne.n	801b22e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 801b1b6:	683b      	ldr	r3, [r7, #0]
 801b1b8:	781b      	ldrb	r3, [r3, #0]
 801b1ba:	015a      	lsls	r2, r3, #5
 801b1bc:	693b      	ldr	r3, [r7, #16]
 801b1be:	4413      	add	r3, r2
 801b1c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b1c4:	681b      	ldr	r3, [r3, #0]
 801b1c6:	683a      	ldr	r2, [r7, #0]
 801b1c8:	7812      	ldrb	r2, [r2, #0]
 801b1ca:	0151      	lsls	r1, r2, #5
 801b1cc:	693a      	ldr	r2, [r7, #16]
 801b1ce:	440a      	add	r2, r1
 801b1d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b1d4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 801b1d8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 801b1da:	683b      	ldr	r3, [r7, #0]
 801b1dc:	781b      	ldrb	r3, [r3, #0]
 801b1de:	015a      	lsls	r2, r3, #5
 801b1e0:	693b      	ldr	r3, [r7, #16]
 801b1e2:	4413      	add	r3, r2
 801b1e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b1e8:	681b      	ldr	r3, [r3, #0]
 801b1ea:	683a      	ldr	r2, [r7, #0]
 801b1ec:	7812      	ldrb	r2, [r2, #0]
 801b1ee:	0151      	lsls	r1, r2, #5
 801b1f0:	693a      	ldr	r2, [r7, #16]
 801b1f2:	440a      	add	r2, r1
 801b1f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b1f8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 801b1fc:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 801b1fe:	68fb      	ldr	r3, [r7, #12]
 801b200:	3301      	adds	r3, #1
 801b202:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 801b204:	68fb      	ldr	r3, [r7, #12]
 801b206:	f242 7210 	movw	r2, #10000	@ 0x2710
 801b20a:	4293      	cmp	r3, r2
 801b20c:	d902      	bls.n	801b214 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 801b20e:	2301      	movs	r3, #1
 801b210:	75fb      	strb	r3, [r7, #23]
          break;
 801b212:	e00c      	b.n	801b22e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 801b214:	683b      	ldr	r3, [r7, #0]
 801b216:	781b      	ldrb	r3, [r3, #0]
 801b218:	015a      	lsls	r2, r3, #5
 801b21a:	693b      	ldr	r3, [r7, #16]
 801b21c:	4413      	add	r3, r2
 801b21e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b222:	681b      	ldr	r3, [r3, #0]
 801b224:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b228:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b22c:	d0e7      	beq.n	801b1fe <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 801b22e:	7dfb      	ldrb	r3, [r7, #23]
}
 801b230:	4618      	mov	r0, r3
 801b232:	371c      	adds	r7, #28
 801b234:	46bd      	mov	sp, r7
 801b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b23a:	4770      	bx	lr

0801b23c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 801b23c:	b480      	push	{r7}
 801b23e:	b089      	sub	sp, #36	@ 0x24
 801b240:	af00      	add	r7, sp, #0
 801b242:	60f8      	str	r0, [r7, #12]
 801b244:	60b9      	str	r1, [r7, #8]
 801b246:	4611      	mov	r1, r2
 801b248:	461a      	mov	r2, r3
 801b24a:	460b      	mov	r3, r1
 801b24c:	71fb      	strb	r3, [r7, #7]
 801b24e:	4613      	mov	r3, r2
 801b250:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b252:	68fb      	ldr	r3, [r7, #12]
 801b254:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 801b256:	68bb      	ldr	r3, [r7, #8]
 801b258:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 801b25a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801b25e:	2b00      	cmp	r3, #0
 801b260:	d123      	bne.n	801b2aa <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 801b262:	88bb      	ldrh	r3, [r7, #4]
 801b264:	3303      	adds	r3, #3
 801b266:	089b      	lsrs	r3, r3, #2
 801b268:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 801b26a:	2300      	movs	r3, #0
 801b26c:	61bb      	str	r3, [r7, #24]
 801b26e:	e018      	b.n	801b2a2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 801b270:	79fb      	ldrb	r3, [r7, #7]
 801b272:	031a      	lsls	r2, r3, #12
 801b274:	697b      	ldr	r3, [r7, #20]
 801b276:	4413      	add	r3, r2
 801b278:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801b27c:	461a      	mov	r2, r3
 801b27e:	69fb      	ldr	r3, [r7, #28]
 801b280:	681b      	ldr	r3, [r3, #0]
 801b282:	6013      	str	r3, [r2, #0]
      pSrc++;
 801b284:	69fb      	ldr	r3, [r7, #28]
 801b286:	3301      	adds	r3, #1
 801b288:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801b28a:	69fb      	ldr	r3, [r7, #28]
 801b28c:	3301      	adds	r3, #1
 801b28e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801b290:	69fb      	ldr	r3, [r7, #28]
 801b292:	3301      	adds	r3, #1
 801b294:	61fb      	str	r3, [r7, #28]
      pSrc++;
 801b296:	69fb      	ldr	r3, [r7, #28]
 801b298:	3301      	adds	r3, #1
 801b29a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 801b29c:	69bb      	ldr	r3, [r7, #24]
 801b29e:	3301      	adds	r3, #1
 801b2a0:	61bb      	str	r3, [r7, #24]
 801b2a2:	69ba      	ldr	r2, [r7, #24]
 801b2a4:	693b      	ldr	r3, [r7, #16]
 801b2a6:	429a      	cmp	r2, r3
 801b2a8:	d3e2      	bcc.n	801b270 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 801b2aa:	2300      	movs	r3, #0
}
 801b2ac:	4618      	mov	r0, r3
 801b2ae:	3724      	adds	r7, #36	@ 0x24
 801b2b0:	46bd      	mov	sp, r7
 801b2b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b2b6:	4770      	bx	lr

0801b2b8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 801b2b8:	b480      	push	{r7}
 801b2ba:	b08b      	sub	sp, #44	@ 0x2c
 801b2bc:	af00      	add	r7, sp, #0
 801b2be:	60f8      	str	r0, [r7, #12]
 801b2c0:	60b9      	str	r1, [r7, #8]
 801b2c2:	4613      	mov	r3, r2
 801b2c4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b2c6:	68fb      	ldr	r3, [r7, #12]
 801b2c8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 801b2ca:	68bb      	ldr	r3, [r7, #8]
 801b2cc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 801b2ce:	88fb      	ldrh	r3, [r7, #6]
 801b2d0:	089b      	lsrs	r3, r3, #2
 801b2d2:	b29b      	uxth	r3, r3
 801b2d4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 801b2d6:	88fb      	ldrh	r3, [r7, #6]
 801b2d8:	f003 0303 	and.w	r3, r3, #3
 801b2dc:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 801b2de:	2300      	movs	r3, #0
 801b2e0:	623b      	str	r3, [r7, #32]
 801b2e2:	e014      	b.n	801b30e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 801b2e4:	69bb      	ldr	r3, [r7, #24]
 801b2e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801b2ea:	681a      	ldr	r2, [r3, #0]
 801b2ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2ee:	601a      	str	r2, [r3, #0]
    pDest++;
 801b2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2f2:	3301      	adds	r3, #1
 801b2f4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801b2f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2f8:	3301      	adds	r3, #1
 801b2fa:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801b2fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b2fe:	3301      	adds	r3, #1
 801b300:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 801b302:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b304:	3301      	adds	r3, #1
 801b306:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 801b308:	6a3b      	ldr	r3, [r7, #32]
 801b30a:	3301      	adds	r3, #1
 801b30c:	623b      	str	r3, [r7, #32]
 801b30e:	6a3a      	ldr	r2, [r7, #32]
 801b310:	697b      	ldr	r3, [r7, #20]
 801b312:	429a      	cmp	r2, r3
 801b314:	d3e6      	bcc.n	801b2e4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 801b316:	8bfb      	ldrh	r3, [r7, #30]
 801b318:	2b00      	cmp	r3, #0
 801b31a:	d01e      	beq.n	801b35a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 801b31c:	2300      	movs	r3, #0
 801b31e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 801b320:	69bb      	ldr	r3, [r7, #24]
 801b322:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 801b326:	461a      	mov	r2, r3
 801b328:	f107 0310 	add.w	r3, r7, #16
 801b32c:	6812      	ldr	r2, [r2, #0]
 801b32e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 801b330:	693a      	ldr	r2, [r7, #16]
 801b332:	6a3b      	ldr	r3, [r7, #32]
 801b334:	b2db      	uxtb	r3, r3
 801b336:	00db      	lsls	r3, r3, #3
 801b338:	fa22 f303 	lsr.w	r3, r2, r3
 801b33c:	b2da      	uxtb	r2, r3
 801b33e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b340:	701a      	strb	r2, [r3, #0]
      i++;
 801b342:	6a3b      	ldr	r3, [r7, #32]
 801b344:	3301      	adds	r3, #1
 801b346:	623b      	str	r3, [r7, #32]
      pDest++;
 801b348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b34a:	3301      	adds	r3, #1
 801b34c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 801b34e:	8bfb      	ldrh	r3, [r7, #30]
 801b350:	3b01      	subs	r3, #1
 801b352:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 801b354:	8bfb      	ldrh	r3, [r7, #30]
 801b356:	2b00      	cmp	r3, #0
 801b358:	d1ea      	bne.n	801b330 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 801b35a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 801b35c:	4618      	mov	r0, r3
 801b35e:	372c      	adds	r7, #44	@ 0x2c
 801b360:	46bd      	mov	sp, r7
 801b362:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b366:	4770      	bx	lr

0801b368 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801b368:	b480      	push	{r7}
 801b36a:	b085      	sub	sp, #20
 801b36c:	af00      	add	r7, sp, #0
 801b36e:	6078      	str	r0, [r7, #4]
 801b370:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b372:	687b      	ldr	r3, [r7, #4]
 801b374:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801b376:	683b      	ldr	r3, [r7, #0]
 801b378:	781b      	ldrb	r3, [r3, #0]
 801b37a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801b37c:	683b      	ldr	r3, [r7, #0]
 801b37e:	785b      	ldrb	r3, [r3, #1]
 801b380:	2b01      	cmp	r3, #1
 801b382:	d12c      	bne.n	801b3de <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 801b384:	68bb      	ldr	r3, [r7, #8]
 801b386:	015a      	lsls	r2, r3, #5
 801b388:	68fb      	ldr	r3, [r7, #12]
 801b38a:	4413      	add	r3, r2
 801b38c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b390:	681b      	ldr	r3, [r3, #0]
 801b392:	2b00      	cmp	r3, #0
 801b394:	db12      	blt.n	801b3bc <USB_EPSetStall+0x54>
 801b396:	68bb      	ldr	r3, [r7, #8]
 801b398:	2b00      	cmp	r3, #0
 801b39a:	d00f      	beq.n	801b3bc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 801b39c:	68bb      	ldr	r3, [r7, #8]
 801b39e:	015a      	lsls	r2, r3, #5
 801b3a0:	68fb      	ldr	r3, [r7, #12]
 801b3a2:	4413      	add	r3, r2
 801b3a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b3a8:	681b      	ldr	r3, [r3, #0]
 801b3aa:	68ba      	ldr	r2, [r7, #8]
 801b3ac:	0151      	lsls	r1, r2, #5
 801b3ae:	68fa      	ldr	r2, [r7, #12]
 801b3b0:	440a      	add	r2, r1
 801b3b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b3b6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801b3ba:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 801b3bc:	68bb      	ldr	r3, [r7, #8]
 801b3be:	015a      	lsls	r2, r3, #5
 801b3c0:	68fb      	ldr	r3, [r7, #12]
 801b3c2:	4413      	add	r3, r2
 801b3c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b3c8:	681b      	ldr	r3, [r3, #0]
 801b3ca:	68ba      	ldr	r2, [r7, #8]
 801b3cc:	0151      	lsls	r1, r2, #5
 801b3ce:	68fa      	ldr	r2, [r7, #12]
 801b3d0:	440a      	add	r2, r1
 801b3d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b3d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801b3da:	6013      	str	r3, [r2, #0]
 801b3dc:	e02b      	b.n	801b436 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 801b3de:	68bb      	ldr	r3, [r7, #8]
 801b3e0:	015a      	lsls	r2, r3, #5
 801b3e2:	68fb      	ldr	r3, [r7, #12]
 801b3e4:	4413      	add	r3, r2
 801b3e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b3ea:	681b      	ldr	r3, [r3, #0]
 801b3ec:	2b00      	cmp	r3, #0
 801b3ee:	db12      	blt.n	801b416 <USB_EPSetStall+0xae>
 801b3f0:	68bb      	ldr	r3, [r7, #8]
 801b3f2:	2b00      	cmp	r3, #0
 801b3f4:	d00f      	beq.n	801b416 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 801b3f6:	68bb      	ldr	r3, [r7, #8]
 801b3f8:	015a      	lsls	r2, r3, #5
 801b3fa:	68fb      	ldr	r3, [r7, #12]
 801b3fc:	4413      	add	r3, r2
 801b3fe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b402:	681b      	ldr	r3, [r3, #0]
 801b404:	68ba      	ldr	r2, [r7, #8]
 801b406:	0151      	lsls	r1, r2, #5
 801b408:	68fa      	ldr	r2, [r7, #12]
 801b40a:	440a      	add	r2, r1
 801b40c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b410:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 801b414:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 801b416:	68bb      	ldr	r3, [r7, #8]
 801b418:	015a      	lsls	r2, r3, #5
 801b41a:	68fb      	ldr	r3, [r7, #12]
 801b41c:	4413      	add	r3, r2
 801b41e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b422:	681b      	ldr	r3, [r3, #0]
 801b424:	68ba      	ldr	r2, [r7, #8]
 801b426:	0151      	lsls	r1, r2, #5
 801b428:	68fa      	ldr	r2, [r7, #12]
 801b42a:	440a      	add	r2, r1
 801b42c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b430:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 801b434:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801b436:	2300      	movs	r3, #0
}
 801b438:	4618      	mov	r0, r3
 801b43a:	3714      	adds	r7, #20
 801b43c:	46bd      	mov	sp, r7
 801b43e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b442:	4770      	bx	lr

0801b444 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 801b444:	b480      	push	{r7}
 801b446:	b085      	sub	sp, #20
 801b448:	af00      	add	r7, sp, #0
 801b44a:	6078      	str	r0, [r7, #4]
 801b44c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b44e:	687b      	ldr	r3, [r7, #4]
 801b450:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 801b452:	683b      	ldr	r3, [r7, #0]
 801b454:	781b      	ldrb	r3, [r3, #0]
 801b456:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 801b458:	683b      	ldr	r3, [r7, #0]
 801b45a:	785b      	ldrb	r3, [r3, #1]
 801b45c:	2b01      	cmp	r3, #1
 801b45e:	d128      	bne.n	801b4b2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 801b460:	68bb      	ldr	r3, [r7, #8]
 801b462:	015a      	lsls	r2, r3, #5
 801b464:	68fb      	ldr	r3, [r7, #12]
 801b466:	4413      	add	r3, r2
 801b468:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b46c:	681b      	ldr	r3, [r3, #0]
 801b46e:	68ba      	ldr	r2, [r7, #8]
 801b470:	0151      	lsls	r1, r2, #5
 801b472:	68fa      	ldr	r2, [r7, #12]
 801b474:	440a      	add	r2, r1
 801b476:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b47a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801b47e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801b480:	683b      	ldr	r3, [r7, #0]
 801b482:	791b      	ldrb	r3, [r3, #4]
 801b484:	2b03      	cmp	r3, #3
 801b486:	d003      	beq.n	801b490 <USB_EPClearStall+0x4c>
 801b488:	683b      	ldr	r3, [r7, #0]
 801b48a:	791b      	ldrb	r3, [r3, #4]
 801b48c:	2b02      	cmp	r3, #2
 801b48e:	d138      	bne.n	801b502 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801b490:	68bb      	ldr	r3, [r7, #8]
 801b492:	015a      	lsls	r2, r3, #5
 801b494:	68fb      	ldr	r3, [r7, #12]
 801b496:	4413      	add	r3, r2
 801b498:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b49c:	681b      	ldr	r3, [r3, #0]
 801b49e:	68ba      	ldr	r2, [r7, #8]
 801b4a0:	0151      	lsls	r1, r2, #5
 801b4a2:	68fa      	ldr	r2, [r7, #12]
 801b4a4:	440a      	add	r2, r1
 801b4a6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 801b4aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801b4ae:	6013      	str	r3, [r2, #0]
 801b4b0:	e027      	b.n	801b502 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 801b4b2:	68bb      	ldr	r3, [r7, #8]
 801b4b4:	015a      	lsls	r2, r3, #5
 801b4b6:	68fb      	ldr	r3, [r7, #12]
 801b4b8:	4413      	add	r3, r2
 801b4ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b4be:	681b      	ldr	r3, [r3, #0]
 801b4c0:	68ba      	ldr	r2, [r7, #8]
 801b4c2:	0151      	lsls	r1, r2, #5
 801b4c4:	68fa      	ldr	r2, [r7, #12]
 801b4c6:	440a      	add	r2, r1
 801b4c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b4cc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 801b4d0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 801b4d2:	683b      	ldr	r3, [r7, #0]
 801b4d4:	791b      	ldrb	r3, [r3, #4]
 801b4d6:	2b03      	cmp	r3, #3
 801b4d8:	d003      	beq.n	801b4e2 <USB_EPClearStall+0x9e>
 801b4da:	683b      	ldr	r3, [r7, #0]
 801b4dc:	791b      	ldrb	r3, [r3, #4]
 801b4de:	2b02      	cmp	r3, #2
 801b4e0:	d10f      	bne.n	801b502 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 801b4e2:	68bb      	ldr	r3, [r7, #8]
 801b4e4:	015a      	lsls	r2, r3, #5
 801b4e6:	68fb      	ldr	r3, [r7, #12]
 801b4e8:	4413      	add	r3, r2
 801b4ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b4ee:	681b      	ldr	r3, [r3, #0]
 801b4f0:	68ba      	ldr	r2, [r7, #8]
 801b4f2:	0151      	lsls	r1, r2, #5
 801b4f4:	68fa      	ldr	r2, [r7, #12]
 801b4f6:	440a      	add	r2, r1
 801b4f8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b4fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 801b500:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 801b502:	2300      	movs	r3, #0
}
 801b504:	4618      	mov	r0, r3
 801b506:	3714      	adds	r7, #20
 801b508:	46bd      	mov	sp, r7
 801b50a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b50e:	4770      	bx	lr

0801b510 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 801b510:	b480      	push	{r7}
 801b512:	b085      	sub	sp, #20
 801b514:	af00      	add	r7, sp, #0
 801b516:	6078      	str	r0, [r7, #4]
 801b518:	460b      	mov	r3, r1
 801b51a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b51c:	687b      	ldr	r3, [r7, #4]
 801b51e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 801b520:	68fb      	ldr	r3, [r7, #12]
 801b522:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b526:	681b      	ldr	r3, [r3, #0]
 801b528:	68fa      	ldr	r2, [r7, #12]
 801b52a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801b52e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 801b532:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 801b534:	68fb      	ldr	r3, [r7, #12]
 801b536:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b53a:	681a      	ldr	r2, [r3, #0]
 801b53c:	78fb      	ldrb	r3, [r7, #3]
 801b53e:	011b      	lsls	r3, r3, #4
 801b540:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 801b544:	68f9      	ldr	r1, [r7, #12]
 801b546:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 801b54a:	4313      	orrs	r3, r2
 801b54c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 801b54e:	2300      	movs	r3, #0
}
 801b550:	4618      	mov	r0, r3
 801b552:	3714      	adds	r7, #20
 801b554:	46bd      	mov	sp, r7
 801b556:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b55a:	4770      	bx	lr

0801b55c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801b55c:	b480      	push	{r7}
 801b55e:	b085      	sub	sp, #20
 801b560:	af00      	add	r7, sp, #0
 801b562:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b564:	687b      	ldr	r3, [r7, #4]
 801b566:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801b568:	68fb      	ldr	r3, [r7, #12]
 801b56a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801b56e:	681b      	ldr	r3, [r3, #0]
 801b570:	68fa      	ldr	r2, [r7, #12]
 801b572:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801b576:	f023 0303 	bic.w	r3, r3, #3
 801b57a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 801b57c:	68fb      	ldr	r3, [r7, #12]
 801b57e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b582:	685b      	ldr	r3, [r3, #4]
 801b584:	68fa      	ldr	r2, [r7, #12]
 801b586:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801b58a:	f023 0302 	bic.w	r3, r3, #2
 801b58e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801b590:	2300      	movs	r3, #0
}
 801b592:	4618      	mov	r0, r3
 801b594:	3714      	adds	r7, #20
 801b596:	46bd      	mov	sp, r7
 801b598:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b59c:	4770      	bx	lr

0801b59e <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 801b59e:	b480      	push	{r7}
 801b5a0:	b085      	sub	sp, #20
 801b5a2:	af00      	add	r7, sp, #0
 801b5a4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b5a6:	687b      	ldr	r3, [r7, #4]
 801b5a8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 801b5aa:	68fb      	ldr	r3, [r7, #12]
 801b5ac:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801b5b0:	681b      	ldr	r3, [r3, #0]
 801b5b2:	68fa      	ldr	r2, [r7, #12]
 801b5b4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801b5b8:	f023 0303 	bic.w	r3, r3, #3
 801b5bc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 801b5be:	68fb      	ldr	r3, [r7, #12]
 801b5c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b5c4:	685b      	ldr	r3, [r3, #4]
 801b5c6:	68fa      	ldr	r2, [r7, #12]
 801b5c8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801b5cc:	f043 0302 	orr.w	r3, r3, #2
 801b5d0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801b5d2:	2300      	movs	r3, #0
}
 801b5d4:	4618      	mov	r0, r3
 801b5d6:	3714      	adds	r7, #20
 801b5d8:	46bd      	mov	sp, r7
 801b5da:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b5de:	4770      	bx	lr

0801b5e0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 801b5e0:	b480      	push	{r7}
 801b5e2:	b085      	sub	sp, #20
 801b5e4:	af00      	add	r7, sp, #0
 801b5e6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 801b5e8:	687b      	ldr	r3, [r7, #4]
 801b5ea:	695b      	ldr	r3, [r3, #20]
 801b5ec:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 801b5ee:	687b      	ldr	r3, [r7, #4]
 801b5f0:	699b      	ldr	r3, [r3, #24]
 801b5f2:	68fa      	ldr	r2, [r7, #12]
 801b5f4:	4013      	ands	r3, r2
 801b5f6:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 801b5f8:	68fb      	ldr	r3, [r7, #12]
}
 801b5fa:	4618      	mov	r0, r3
 801b5fc:	3714      	adds	r7, #20
 801b5fe:	46bd      	mov	sp, r7
 801b600:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b604:	4770      	bx	lr

0801b606 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801b606:	b480      	push	{r7}
 801b608:	b085      	sub	sp, #20
 801b60a:	af00      	add	r7, sp, #0
 801b60c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b60e:	687b      	ldr	r3, [r7, #4]
 801b610:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801b612:	68fb      	ldr	r3, [r7, #12]
 801b614:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b618:	699b      	ldr	r3, [r3, #24]
 801b61a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801b61c:	68fb      	ldr	r3, [r7, #12]
 801b61e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b622:	69db      	ldr	r3, [r3, #28]
 801b624:	68ba      	ldr	r2, [r7, #8]
 801b626:	4013      	ands	r3, r2
 801b628:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 801b62a:	68bb      	ldr	r3, [r7, #8]
 801b62c:	0c1b      	lsrs	r3, r3, #16
}
 801b62e:	4618      	mov	r0, r3
 801b630:	3714      	adds	r7, #20
 801b632:	46bd      	mov	sp, r7
 801b634:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b638:	4770      	bx	lr

0801b63a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 801b63a:	b480      	push	{r7}
 801b63c:	b085      	sub	sp, #20
 801b63e:	af00      	add	r7, sp, #0
 801b640:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b642:	687b      	ldr	r3, [r7, #4]
 801b644:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 801b646:	68fb      	ldr	r3, [r7, #12]
 801b648:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b64c:	699b      	ldr	r3, [r3, #24]
 801b64e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 801b650:	68fb      	ldr	r3, [r7, #12]
 801b652:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b656:	69db      	ldr	r3, [r3, #28]
 801b658:	68ba      	ldr	r2, [r7, #8]
 801b65a:	4013      	ands	r3, r2
 801b65c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 801b65e:	68bb      	ldr	r3, [r7, #8]
 801b660:	b29b      	uxth	r3, r3
}
 801b662:	4618      	mov	r0, r3
 801b664:	3714      	adds	r7, #20
 801b666:	46bd      	mov	sp, r7
 801b668:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b66c:	4770      	bx	lr

0801b66e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801b66e:	b480      	push	{r7}
 801b670:	b085      	sub	sp, #20
 801b672:	af00      	add	r7, sp, #0
 801b674:	6078      	str	r0, [r7, #4]
 801b676:	460b      	mov	r3, r1
 801b678:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b67a:	687b      	ldr	r3, [r7, #4]
 801b67c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 801b67e:	78fb      	ldrb	r3, [r7, #3]
 801b680:	015a      	lsls	r2, r3, #5
 801b682:	68fb      	ldr	r3, [r7, #12]
 801b684:	4413      	add	r3, r2
 801b686:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b68a:	689b      	ldr	r3, [r3, #8]
 801b68c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 801b68e:	68fb      	ldr	r3, [r7, #12]
 801b690:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b694:	695b      	ldr	r3, [r3, #20]
 801b696:	68ba      	ldr	r2, [r7, #8]
 801b698:	4013      	ands	r3, r2
 801b69a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801b69c:	68bb      	ldr	r3, [r7, #8]
}
 801b69e:	4618      	mov	r0, r3
 801b6a0:	3714      	adds	r7, #20
 801b6a2:	46bd      	mov	sp, r7
 801b6a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b6a8:	4770      	bx	lr

0801b6aa <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 801b6aa:	b480      	push	{r7}
 801b6ac:	b087      	sub	sp, #28
 801b6ae:	af00      	add	r7, sp, #0
 801b6b0:	6078      	str	r0, [r7, #4]
 801b6b2:	460b      	mov	r3, r1
 801b6b4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b6b6:	687b      	ldr	r3, [r7, #4]
 801b6b8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 801b6ba:	697b      	ldr	r3, [r7, #20]
 801b6bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b6c0:	691b      	ldr	r3, [r3, #16]
 801b6c2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 801b6c4:	697b      	ldr	r3, [r7, #20]
 801b6c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b6ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801b6cc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 801b6ce:	78fb      	ldrb	r3, [r7, #3]
 801b6d0:	f003 030f 	and.w	r3, r3, #15
 801b6d4:	68fa      	ldr	r2, [r7, #12]
 801b6d6:	fa22 f303 	lsr.w	r3, r2, r3
 801b6da:	01db      	lsls	r3, r3, #7
 801b6dc:	b2db      	uxtb	r3, r3
 801b6de:	693a      	ldr	r2, [r7, #16]
 801b6e0:	4313      	orrs	r3, r2
 801b6e2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 801b6e4:	78fb      	ldrb	r3, [r7, #3]
 801b6e6:	015a      	lsls	r2, r3, #5
 801b6e8:	697b      	ldr	r3, [r7, #20]
 801b6ea:	4413      	add	r3, r2
 801b6ec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b6f0:	689b      	ldr	r3, [r3, #8]
 801b6f2:	693a      	ldr	r2, [r7, #16]
 801b6f4:	4013      	ands	r3, r2
 801b6f6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 801b6f8:	68bb      	ldr	r3, [r7, #8]
}
 801b6fa:	4618      	mov	r0, r3
 801b6fc:	371c      	adds	r7, #28
 801b6fe:	46bd      	mov	sp, r7
 801b700:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b704:	4770      	bx	lr

0801b706 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 801b706:	b480      	push	{r7}
 801b708:	b083      	sub	sp, #12
 801b70a:	af00      	add	r7, sp, #0
 801b70c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 801b70e:	687b      	ldr	r3, [r7, #4]
 801b710:	695b      	ldr	r3, [r3, #20]
 801b712:	f003 0301 	and.w	r3, r3, #1
}
 801b716:	4618      	mov	r0, r3
 801b718:	370c      	adds	r7, #12
 801b71a:	46bd      	mov	sp, r7
 801b71c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b720:	4770      	bx	lr
	...

0801b724 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 801b724:	b480      	push	{r7}
 801b726:	b085      	sub	sp, #20
 801b728:	af00      	add	r7, sp, #0
 801b72a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b72c:	687b      	ldr	r3, [r7, #4]
 801b72e:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 801b730:	68fb      	ldr	r3, [r7, #12]
 801b732:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b736:	681a      	ldr	r2, [r3, #0]
 801b738:	68fb      	ldr	r3, [r7, #12]
 801b73a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 801b73e:	4619      	mov	r1, r3
 801b740:	4b09      	ldr	r3, [pc, #36]	@ (801b768 <USB_ActivateSetup+0x44>)
 801b742:	4013      	ands	r3, r2
 801b744:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 801b746:	68fb      	ldr	r3, [r7, #12]
 801b748:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 801b74c:	685b      	ldr	r3, [r3, #4]
 801b74e:	68fa      	ldr	r2, [r7, #12]
 801b750:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 801b754:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 801b758:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 801b75a:	2300      	movs	r3, #0
}
 801b75c:	4618      	mov	r0, r3
 801b75e:	3714      	adds	r7, #20
 801b760:	46bd      	mov	sp, r7
 801b762:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b766:	4770      	bx	lr
 801b768:	fffff800 	.word	0xfffff800

0801b76c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 801b76c:	b480      	push	{r7}
 801b76e:	b087      	sub	sp, #28
 801b770:	af00      	add	r7, sp, #0
 801b772:	60f8      	str	r0, [r7, #12]
 801b774:	460b      	mov	r3, r1
 801b776:	607a      	str	r2, [r7, #4]
 801b778:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 801b77a:	68fb      	ldr	r3, [r7, #12]
 801b77c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 801b77e:	68fb      	ldr	r3, [r7, #12]
 801b780:	333c      	adds	r3, #60	@ 0x3c
 801b782:	3304      	adds	r3, #4
 801b784:	681b      	ldr	r3, [r3, #0]
 801b786:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 801b788:	693b      	ldr	r3, [r7, #16]
 801b78a:	4a26      	ldr	r2, [pc, #152]	@ (801b824 <USB_EP0_OutStart+0xb8>)
 801b78c:	4293      	cmp	r3, r2
 801b78e:	d90a      	bls.n	801b7a6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 801b790:	697b      	ldr	r3, [r7, #20]
 801b792:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b796:	681b      	ldr	r3, [r3, #0]
 801b798:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 801b79c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 801b7a0:	d101      	bne.n	801b7a6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 801b7a2:	2300      	movs	r3, #0
 801b7a4:	e037      	b.n	801b816 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 801b7a6:	697b      	ldr	r3, [r7, #20]
 801b7a8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b7ac:	461a      	mov	r2, r3
 801b7ae:	2300      	movs	r3, #0
 801b7b0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 801b7b2:	697b      	ldr	r3, [r7, #20]
 801b7b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b7b8:	691b      	ldr	r3, [r3, #16]
 801b7ba:	697a      	ldr	r2, [r7, #20]
 801b7bc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b7c0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 801b7c4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 801b7c6:	697b      	ldr	r3, [r7, #20]
 801b7c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b7cc:	691b      	ldr	r3, [r3, #16]
 801b7ce:	697a      	ldr	r2, [r7, #20]
 801b7d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b7d4:	f043 0318 	orr.w	r3, r3, #24
 801b7d8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 801b7da:	697b      	ldr	r3, [r7, #20]
 801b7dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b7e0:	691b      	ldr	r3, [r3, #16]
 801b7e2:	697a      	ldr	r2, [r7, #20]
 801b7e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b7e8:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 801b7ec:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 801b7ee:	7afb      	ldrb	r3, [r7, #11]
 801b7f0:	2b01      	cmp	r3, #1
 801b7f2:	d10f      	bne.n	801b814 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 801b7f4:	697b      	ldr	r3, [r7, #20]
 801b7f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b7fa:	461a      	mov	r2, r3
 801b7fc:	687b      	ldr	r3, [r7, #4]
 801b7fe:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 801b800:	697b      	ldr	r3, [r7, #20]
 801b802:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 801b806:	681b      	ldr	r3, [r3, #0]
 801b808:	697a      	ldr	r2, [r7, #20]
 801b80a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 801b80e:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 801b812:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 801b814:	2300      	movs	r3, #0
}
 801b816:	4618      	mov	r0, r3
 801b818:	371c      	adds	r7, #28
 801b81a:	46bd      	mov	sp, r7
 801b81c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b820:	4770      	bx	lr
 801b822:	bf00      	nop
 801b824:	4f54300a 	.word	0x4f54300a

0801b828 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 801b828:	b480      	push	{r7}
 801b82a:	b085      	sub	sp, #20
 801b82c:	af00      	add	r7, sp, #0
 801b82e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 801b830:	2300      	movs	r3, #0
 801b832:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 801b834:	68fb      	ldr	r3, [r7, #12]
 801b836:	3301      	adds	r3, #1
 801b838:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b83a:	68fb      	ldr	r3, [r7, #12]
 801b83c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b840:	d901      	bls.n	801b846 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 801b842:	2303      	movs	r3, #3
 801b844:	e01b      	b.n	801b87e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 801b846:	687b      	ldr	r3, [r7, #4]
 801b848:	691b      	ldr	r3, [r3, #16]
 801b84a:	2b00      	cmp	r3, #0
 801b84c:	daf2      	bge.n	801b834 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 801b84e:	2300      	movs	r3, #0
 801b850:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 801b852:	687b      	ldr	r3, [r7, #4]
 801b854:	691b      	ldr	r3, [r3, #16]
 801b856:	f043 0201 	orr.w	r2, r3, #1
 801b85a:	687b      	ldr	r3, [r7, #4]
 801b85c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 801b85e:	68fb      	ldr	r3, [r7, #12]
 801b860:	3301      	adds	r3, #1
 801b862:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 801b864:	68fb      	ldr	r3, [r7, #12]
 801b866:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 801b86a:	d901      	bls.n	801b870 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 801b86c:	2303      	movs	r3, #3
 801b86e:	e006      	b.n	801b87e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 801b870:	687b      	ldr	r3, [r7, #4]
 801b872:	691b      	ldr	r3, [r3, #16]
 801b874:	f003 0301 	and.w	r3, r3, #1
 801b878:	2b01      	cmp	r3, #1
 801b87a:	d0f0      	beq.n	801b85e <USB_CoreReset+0x36>

  return HAL_OK;
 801b87c:	2300      	movs	r3, #0
}
 801b87e:	4618      	mov	r0, r3
 801b880:	3714      	adds	r7, #20
 801b882:	46bd      	mov	sp, r7
 801b884:	f85d 7b04 	ldr.w	r7, [sp], #4
 801b888:	4770      	bx	lr
	...

0801b88c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801b88c:	b580      	push	{r7, lr}
 801b88e:	b084      	sub	sp, #16
 801b890:	af00      	add	r7, sp, #0
 801b892:	6078      	str	r0, [r7, #4]
 801b894:	460b      	mov	r3, r1
 801b896:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 801b898:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 801b89c:	f002 fd24 	bl	801e2e8 <USBD_static_malloc>
 801b8a0:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 801b8a2:	68fb      	ldr	r3, [r7, #12]
 801b8a4:	2b00      	cmp	r3, #0
 801b8a6:	d109      	bne.n	801b8bc <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801b8a8:	687b      	ldr	r3, [r7, #4]
 801b8aa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b8ae:	687b      	ldr	r3, [r7, #4]
 801b8b0:	32b0      	adds	r2, #176	@ 0xb0
 801b8b2:	2100      	movs	r1, #0
 801b8b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 801b8b8:	2302      	movs	r3, #2
 801b8ba:	e0d4      	b.n	801ba66 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 801b8bc:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 801b8c0:	2100      	movs	r1, #0
 801b8c2:	68f8      	ldr	r0, [r7, #12]
 801b8c4:	f003 f90a 	bl	801eadc <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 801b8c8:	687b      	ldr	r3, [r7, #4]
 801b8ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b8ce:	687b      	ldr	r3, [r7, #4]
 801b8d0:	32b0      	adds	r2, #176	@ 0xb0
 801b8d2:	68f9      	ldr	r1, [r7, #12]
 801b8d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 801b8d8:	687b      	ldr	r3, [r7, #4]
 801b8da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801b8de:	687b      	ldr	r3, [r7, #4]
 801b8e0:	32b0      	adds	r2, #176	@ 0xb0
 801b8e2:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 801b8e6:	687b      	ldr	r3, [r7, #4]
 801b8e8:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801b8ec:	687b      	ldr	r3, [r7, #4]
 801b8ee:	7c1b      	ldrb	r3, [r3, #16]
 801b8f0:	2b00      	cmp	r3, #0
 801b8f2:	d138      	bne.n	801b966 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801b8f4:	4b5e      	ldr	r3, [pc, #376]	@ (801ba70 <USBD_CDC_Init+0x1e4>)
 801b8f6:	7819      	ldrb	r1, [r3, #0]
 801b8f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801b8fc:	2202      	movs	r2, #2
 801b8fe:	6878      	ldr	r0, [r7, #4]
 801b900:	f002 fbcf 	bl	801e0a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 801b904:	4b5a      	ldr	r3, [pc, #360]	@ (801ba70 <USBD_CDC_Init+0x1e4>)
 801b906:	781b      	ldrb	r3, [r3, #0]
 801b908:	f003 020f 	and.w	r2, r3, #15
 801b90c:	6879      	ldr	r1, [r7, #4]
 801b90e:	4613      	mov	r3, r2
 801b910:	009b      	lsls	r3, r3, #2
 801b912:	4413      	add	r3, r2
 801b914:	009b      	lsls	r3, r3, #2
 801b916:	440b      	add	r3, r1
 801b918:	3324      	adds	r3, #36	@ 0x24
 801b91a:	2201      	movs	r2, #1
 801b91c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801b91e:	4b55      	ldr	r3, [pc, #340]	@ (801ba74 <USBD_CDC_Init+0x1e8>)
 801b920:	7819      	ldrb	r1, [r3, #0]
 801b922:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801b926:	2202      	movs	r2, #2
 801b928:	6878      	ldr	r0, [r7, #4]
 801b92a:	f002 fbba 	bl	801e0a2 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801b92e:	4b51      	ldr	r3, [pc, #324]	@ (801ba74 <USBD_CDC_Init+0x1e8>)
 801b930:	781b      	ldrb	r3, [r3, #0]
 801b932:	f003 020f 	and.w	r2, r3, #15
 801b936:	6879      	ldr	r1, [r7, #4]
 801b938:	4613      	mov	r3, r2
 801b93a:	009b      	lsls	r3, r3, #2
 801b93c:	4413      	add	r3, r2
 801b93e:	009b      	lsls	r3, r3, #2
 801b940:	440b      	add	r3, r1
 801b942:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801b946:	2201      	movs	r2, #1
 801b948:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 801b94a:	4b4b      	ldr	r3, [pc, #300]	@ (801ba78 <USBD_CDC_Init+0x1ec>)
 801b94c:	781b      	ldrb	r3, [r3, #0]
 801b94e:	f003 020f 	and.w	r2, r3, #15
 801b952:	6879      	ldr	r1, [r7, #4]
 801b954:	4613      	mov	r3, r2
 801b956:	009b      	lsls	r3, r3, #2
 801b958:	4413      	add	r3, r2
 801b95a:	009b      	lsls	r3, r3, #2
 801b95c:	440b      	add	r3, r1
 801b95e:	3326      	adds	r3, #38	@ 0x26
 801b960:	2210      	movs	r2, #16
 801b962:	801a      	strh	r2, [r3, #0]
 801b964:	e035      	b.n	801b9d2 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 801b966:	4b42      	ldr	r3, [pc, #264]	@ (801ba70 <USBD_CDC_Init+0x1e4>)
 801b968:	7819      	ldrb	r1, [r3, #0]
 801b96a:	2340      	movs	r3, #64	@ 0x40
 801b96c:	2202      	movs	r2, #2
 801b96e:	6878      	ldr	r0, [r7, #4]
 801b970:	f002 fb97 	bl	801e0a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 801b974:	4b3e      	ldr	r3, [pc, #248]	@ (801ba70 <USBD_CDC_Init+0x1e4>)
 801b976:	781b      	ldrb	r3, [r3, #0]
 801b978:	f003 020f 	and.w	r2, r3, #15
 801b97c:	6879      	ldr	r1, [r7, #4]
 801b97e:	4613      	mov	r3, r2
 801b980:	009b      	lsls	r3, r3, #2
 801b982:	4413      	add	r3, r2
 801b984:	009b      	lsls	r3, r3, #2
 801b986:	440b      	add	r3, r1
 801b988:	3324      	adds	r3, #36	@ 0x24
 801b98a:	2201      	movs	r2, #1
 801b98c:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 801b98e:	4b39      	ldr	r3, [pc, #228]	@ (801ba74 <USBD_CDC_Init+0x1e8>)
 801b990:	7819      	ldrb	r1, [r3, #0]
 801b992:	2340      	movs	r3, #64	@ 0x40
 801b994:	2202      	movs	r2, #2
 801b996:	6878      	ldr	r0, [r7, #4]
 801b998:	f002 fb83 	bl	801e0a2 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 801b99c:	4b35      	ldr	r3, [pc, #212]	@ (801ba74 <USBD_CDC_Init+0x1e8>)
 801b99e:	781b      	ldrb	r3, [r3, #0]
 801b9a0:	f003 020f 	and.w	r2, r3, #15
 801b9a4:	6879      	ldr	r1, [r7, #4]
 801b9a6:	4613      	mov	r3, r2
 801b9a8:	009b      	lsls	r3, r3, #2
 801b9aa:	4413      	add	r3, r2
 801b9ac:	009b      	lsls	r3, r3, #2
 801b9ae:	440b      	add	r3, r1
 801b9b0:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801b9b4:	2201      	movs	r2, #1
 801b9b6:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 801b9b8:	4b2f      	ldr	r3, [pc, #188]	@ (801ba78 <USBD_CDC_Init+0x1ec>)
 801b9ba:	781b      	ldrb	r3, [r3, #0]
 801b9bc:	f003 020f 	and.w	r2, r3, #15
 801b9c0:	6879      	ldr	r1, [r7, #4]
 801b9c2:	4613      	mov	r3, r2
 801b9c4:	009b      	lsls	r3, r3, #2
 801b9c6:	4413      	add	r3, r2
 801b9c8:	009b      	lsls	r3, r3, #2
 801b9ca:	440b      	add	r3, r1
 801b9cc:	3326      	adds	r3, #38	@ 0x26
 801b9ce:	2210      	movs	r2, #16
 801b9d0:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 801b9d2:	4b29      	ldr	r3, [pc, #164]	@ (801ba78 <USBD_CDC_Init+0x1ec>)
 801b9d4:	7819      	ldrb	r1, [r3, #0]
 801b9d6:	2308      	movs	r3, #8
 801b9d8:	2203      	movs	r2, #3
 801b9da:	6878      	ldr	r0, [r7, #4]
 801b9dc:	f002 fb61 	bl	801e0a2 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 801b9e0:	4b25      	ldr	r3, [pc, #148]	@ (801ba78 <USBD_CDC_Init+0x1ec>)
 801b9e2:	781b      	ldrb	r3, [r3, #0]
 801b9e4:	f003 020f 	and.w	r2, r3, #15
 801b9e8:	6879      	ldr	r1, [r7, #4]
 801b9ea:	4613      	mov	r3, r2
 801b9ec:	009b      	lsls	r3, r3, #2
 801b9ee:	4413      	add	r3, r2
 801b9f0:	009b      	lsls	r3, r3, #2
 801b9f2:	440b      	add	r3, r1
 801b9f4:	3324      	adds	r3, #36	@ 0x24
 801b9f6:	2201      	movs	r2, #1
 801b9f8:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 801b9fa:	68fb      	ldr	r3, [r7, #12]
 801b9fc:	2200      	movs	r2, #0
 801b9fe:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 801ba02:	687b      	ldr	r3, [r7, #4]
 801ba04:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801ba08:	687a      	ldr	r2, [r7, #4]
 801ba0a:	33b0      	adds	r3, #176	@ 0xb0
 801ba0c:	009b      	lsls	r3, r3, #2
 801ba0e:	4413      	add	r3, r2
 801ba10:	685b      	ldr	r3, [r3, #4]
 801ba12:	681b      	ldr	r3, [r3, #0]
 801ba14:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 801ba16:	68fb      	ldr	r3, [r7, #12]
 801ba18:	2200      	movs	r2, #0
 801ba1a:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 801ba1e:	68fb      	ldr	r3, [r7, #12]
 801ba20:	2200      	movs	r2, #0
 801ba22:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 801ba26:	68fb      	ldr	r3, [r7, #12]
 801ba28:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 801ba2c:	2b00      	cmp	r3, #0
 801ba2e:	d101      	bne.n	801ba34 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 801ba30:	2302      	movs	r3, #2
 801ba32:	e018      	b.n	801ba66 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801ba34:	687b      	ldr	r3, [r7, #4]
 801ba36:	7c1b      	ldrb	r3, [r3, #16]
 801ba38:	2b00      	cmp	r3, #0
 801ba3a:	d10a      	bne.n	801ba52 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801ba3c:	4b0d      	ldr	r3, [pc, #52]	@ (801ba74 <USBD_CDC_Init+0x1e8>)
 801ba3e:	7819      	ldrb	r1, [r3, #0]
 801ba40:	68fb      	ldr	r3, [r7, #12]
 801ba42:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801ba46:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801ba4a:	6878      	ldr	r0, [r7, #4]
 801ba4c:	f002 fc18 	bl	801e280 <USBD_LL_PrepareReceive>
 801ba50:	e008      	b.n	801ba64 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801ba52:	4b08      	ldr	r3, [pc, #32]	@ (801ba74 <USBD_CDC_Init+0x1e8>)
 801ba54:	7819      	ldrb	r1, [r3, #0]
 801ba56:	68fb      	ldr	r3, [r7, #12]
 801ba58:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801ba5c:	2340      	movs	r3, #64	@ 0x40
 801ba5e:	6878      	ldr	r0, [r7, #4]
 801ba60:	f002 fc0e 	bl	801e280 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801ba64:	2300      	movs	r3, #0
}
 801ba66:	4618      	mov	r0, r3
 801ba68:	3710      	adds	r7, #16
 801ba6a:	46bd      	mov	sp, r7
 801ba6c:	bd80      	pop	{r7, pc}
 801ba6e:	bf00      	nop
 801ba70:	24000167 	.word	0x24000167
 801ba74:	24000168 	.word	0x24000168
 801ba78:	24000169 	.word	0x24000169

0801ba7c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801ba7c:	b580      	push	{r7, lr}
 801ba7e:	b082      	sub	sp, #8
 801ba80:	af00      	add	r7, sp, #0
 801ba82:	6078      	str	r0, [r7, #4]
 801ba84:	460b      	mov	r3, r1
 801ba86:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 801ba88:	4b3a      	ldr	r3, [pc, #232]	@ (801bb74 <USBD_CDC_DeInit+0xf8>)
 801ba8a:	781b      	ldrb	r3, [r3, #0]
 801ba8c:	4619      	mov	r1, r3
 801ba8e:	6878      	ldr	r0, [r7, #4]
 801ba90:	f002 fb2d 	bl	801e0ee <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 801ba94:	4b37      	ldr	r3, [pc, #220]	@ (801bb74 <USBD_CDC_DeInit+0xf8>)
 801ba96:	781b      	ldrb	r3, [r3, #0]
 801ba98:	f003 020f 	and.w	r2, r3, #15
 801ba9c:	6879      	ldr	r1, [r7, #4]
 801ba9e:	4613      	mov	r3, r2
 801baa0:	009b      	lsls	r3, r3, #2
 801baa2:	4413      	add	r3, r2
 801baa4:	009b      	lsls	r3, r3, #2
 801baa6:	440b      	add	r3, r1
 801baa8:	3324      	adds	r3, #36	@ 0x24
 801baaa:	2200      	movs	r2, #0
 801baac:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 801baae:	4b32      	ldr	r3, [pc, #200]	@ (801bb78 <USBD_CDC_DeInit+0xfc>)
 801bab0:	781b      	ldrb	r3, [r3, #0]
 801bab2:	4619      	mov	r1, r3
 801bab4:	6878      	ldr	r0, [r7, #4]
 801bab6:	f002 fb1a 	bl	801e0ee <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 801baba:	4b2f      	ldr	r3, [pc, #188]	@ (801bb78 <USBD_CDC_DeInit+0xfc>)
 801babc:	781b      	ldrb	r3, [r3, #0]
 801babe:	f003 020f 	and.w	r2, r3, #15
 801bac2:	6879      	ldr	r1, [r7, #4]
 801bac4:	4613      	mov	r3, r2
 801bac6:	009b      	lsls	r3, r3, #2
 801bac8:	4413      	add	r3, r2
 801baca:	009b      	lsls	r3, r3, #2
 801bacc:	440b      	add	r3, r1
 801bace:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801bad2:	2200      	movs	r2, #0
 801bad4:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 801bad6:	4b29      	ldr	r3, [pc, #164]	@ (801bb7c <USBD_CDC_DeInit+0x100>)
 801bad8:	781b      	ldrb	r3, [r3, #0]
 801bada:	4619      	mov	r1, r3
 801badc:	6878      	ldr	r0, [r7, #4]
 801bade:	f002 fb06 	bl	801e0ee <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 801bae2:	4b26      	ldr	r3, [pc, #152]	@ (801bb7c <USBD_CDC_DeInit+0x100>)
 801bae4:	781b      	ldrb	r3, [r3, #0]
 801bae6:	f003 020f 	and.w	r2, r3, #15
 801baea:	6879      	ldr	r1, [r7, #4]
 801baec:	4613      	mov	r3, r2
 801baee:	009b      	lsls	r3, r3, #2
 801baf0:	4413      	add	r3, r2
 801baf2:	009b      	lsls	r3, r3, #2
 801baf4:	440b      	add	r3, r1
 801baf6:	3324      	adds	r3, #36	@ 0x24
 801baf8:	2200      	movs	r2, #0
 801bafa:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 801bafc:	4b1f      	ldr	r3, [pc, #124]	@ (801bb7c <USBD_CDC_DeInit+0x100>)
 801bafe:	781b      	ldrb	r3, [r3, #0]
 801bb00:	f003 020f 	and.w	r2, r3, #15
 801bb04:	6879      	ldr	r1, [r7, #4]
 801bb06:	4613      	mov	r3, r2
 801bb08:	009b      	lsls	r3, r3, #2
 801bb0a:	4413      	add	r3, r2
 801bb0c:	009b      	lsls	r3, r3, #2
 801bb0e:	440b      	add	r3, r1
 801bb10:	3326      	adds	r3, #38	@ 0x26
 801bb12:	2200      	movs	r2, #0
 801bb14:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 801bb16:	687b      	ldr	r3, [r7, #4]
 801bb18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801bb1c:	687b      	ldr	r3, [r7, #4]
 801bb1e:	32b0      	adds	r2, #176	@ 0xb0
 801bb20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bb24:	2b00      	cmp	r3, #0
 801bb26:	d01f      	beq.n	801bb68 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 801bb28:	687b      	ldr	r3, [r7, #4]
 801bb2a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801bb2e:	687a      	ldr	r2, [r7, #4]
 801bb30:	33b0      	adds	r3, #176	@ 0xb0
 801bb32:	009b      	lsls	r3, r3, #2
 801bb34:	4413      	add	r3, r2
 801bb36:	685b      	ldr	r3, [r3, #4]
 801bb38:	685b      	ldr	r3, [r3, #4]
 801bb3a:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 801bb3c:	687b      	ldr	r3, [r7, #4]
 801bb3e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801bb42:	687b      	ldr	r3, [r7, #4]
 801bb44:	32b0      	adds	r2, #176	@ 0xb0
 801bb46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bb4a:	4618      	mov	r0, r3
 801bb4c:	f002 fbda 	bl	801e304 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 801bb50:	687b      	ldr	r3, [r7, #4]
 801bb52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801bb56:	687b      	ldr	r3, [r7, #4]
 801bb58:	32b0      	adds	r2, #176	@ 0xb0
 801bb5a:	2100      	movs	r1, #0
 801bb5c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 801bb60:	687b      	ldr	r3, [r7, #4]
 801bb62:	2200      	movs	r2, #0
 801bb64:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 801bb68:	2300      	movs	r3, #0
}
 801bb6a:	4618      	mov	r0, r3
 801bb6c:	3708      	adds	r7, #8
 801bb6e:	46bd      	mov	sp, r7
 801bb70:	bd80      	pop	{r7, pc}
 801bb72:	bf00      	nop
 801bb74:	24000167 	.word	0x24000167
 801bb78:	24000168 	.word	0x24000168
 801bb7c:	24000169 	.word	0x24000169

0801bb80 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 801bb80:	b580      	push	{r7, lr}
 801bb82:	b086      	sub	sp, #24
 801bb84:	af00      	add	r7, sp, #0
 801bb86:	6078      	str	r0, [r7, #4]
 801bb88:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801bb8a:	687b      	ldr	r3, [r7, #4]
 801bb8c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801bb90:	687b      	ldr	r3, [r7, #4]
 801bb92:	32b0      	adds	r2, #176	@ 0xb0
 801bb94:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bb98:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 801bb9a:	2300      	movs	r3, #0
 801bb9c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 801bb9e:	2300      	movs	r3, #0
 801bba0:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 801bba2:	2300      	movs	r3, #0
 801bba4:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 801bba6:	693b      	ldr	r3, [r7, #16]
 801bba8:	2b00      	cmp	r3, #0
 801bbaa:	d101      	bne.n	801bbb0 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 801bbac:	2303      	movs	r3, #3
 801bbae:	e0bf      	b.n	801bd30 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801bbb0:	683b      	ldr	r3, [r7, #0]
 801bbb2:	781b      	ldrb	r3, [r3, #0]
 801bbb4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801bbb8:	2b00      	cmp	r3, #0
 801bbba:	d050      	beq.n	801bc5e <USBD_CDC_Setup+0xde>
 801bbbc:	2b20      	cmp	r3, #32
 801bbbe:	f040 80af 	bne.w	801bd20 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 801bbc2:	683b      	ldr	r3, [r7, #0]
 801bbc4:	88db      	ldrh	r3, [r3, #6]
 801bbc6:	2b00      	cmp	r3, #0
 801bbc8:	d03a      	beq.n	801bc40 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 801bbca:	683b      	ldr	r3, [r7, #0]
 801bbcc:	781b      	ldrb	r3, [r3, #0]
 801bbce:	b25b      	sxtb	r3, r3
 801bbd0:	2b00      	cmp	r3, #0
 801bbd2:	da1b      	bge.n	801bc0c <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801bbd4:	687b      	ldr	r3, [r7, #4]
 801bbd6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801bbda:	687a      	ldr	r2, [r7, #4]
 801bbdc:	33b0      	adds	r3, #176	@ 0xb0
 801bbde:	009b      	lsls	r3, r3, #2
 801bbe0:	4413      	add	r3, r2
 801bbe2:	685b      	ldr	r3, [r3, #4]
 801bbe4:	689b      	ldr	r3, [r3, #8]
 801bbe6:	683a      	ldr	r2, [r7, #0]
 801bbe8:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 801bbea:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801bbec:	683a      	ldr	r2, [r7, #0]
 801bbee:	88d2      	ldrh	r2, [r2, #6]
 801bbf0:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 801bbf2:	683b      	ldr	r3, [r7, #0]
 801bbf4:	88db      	ldrh	r3, [r3, #6]
 801bbf6:	2b07      	cmp	r3, #7
 801bbf8:	bf28      	it	cs
 801bbfa:	2307      	movcs	r3, #7
 801bbfc:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 801bbfe:	693b      	ldr	r3, [r7, #16]
 801bc00:	89fa      	ldrh	r2, [r7, #14]
 801bc02:	4619      	mov	r1, r3
 801bc04:	6878      	ldr	r0, [r7, #4]
 801bc06:	f001 fdbd 	bl	801d784 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 801bc0a:	e090      	b.n	801bd2e <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 801bc0c:	683b      	ldr	r3, [r7, #0]
 801bc0e:	785a      	ldrb	r2, [r3, #1]
 801bc10:	693b      	ldr	r3, [r7, #16]
 801bc12:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 801bc16:	683b      	ldr	r3, [r7, #0]
 801bc18:	88db      	ldrh	r3, [r3, #6]
 801bc1a:	2b3f      	cmp	r3, #63	@ 0x3f
 801bc1c:	d803      	bhi.n	801bc26 <USBD_CDC_Setup+0xa6>
 801bc1e:	683b      	ldr	r3, [r7, #0]
 801bc20:	88db      	ldrh	r3, [r3, #6]
 801bc22:	b2da      	uxtb	r2, r3
 801bc24:	e000      	b.n	801bc28 <USBD_CDC_Setup+0xa8>
 801bc26:	2240      	movs	r2, #64	@ 0x40
 801bc28:	693b      	ldr	r3, [r7, #16]
 801bc2a:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 801bc2e:	6939      	ldr	r1, [r7, #16]
 801bc30:	693b      	ldr	r3, [r7, #16]
 801bc32:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 801bc36:	461a      	mov	r2, r3
 801bc38:	6878      	ldr	r0, [r7, #4]
 801bc3a:	f001 fdcf 	bl	801d7dc <USBD_CtlPrepareRx>
      break;
 801bc3e:	e076      	b.n	801bd2e <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 801bc40:	687b      	ldr	r3, [r7, #4]
 801bc42:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801bc46:	687a      	ldr	r2, [r7, #4]
 801bc48:	33b0      	adds	r3, #176	@ 0xb0
 801bc4a:	009b      	lsls	r3, r3, #2
 801bc4c:	4413      	add	r3, r2
 801bc4e:	685b      	ldr	r3, [r3, #4]
 801bc50:	689b      	ldr	r3, [r3, #8]
 801bc52:	683a      	ldr	r2, [r7, #0]
 801bc54:	7850      	ldrb	r0, [r2, #1]
 801bc56:	2200      	movs	r2, #0
 801bc58:	6839      	ldr	r1, [r7, #0]
 801bc5a:	4798      	blx	r3
      break;
 801bc5c:	e067      	b.n	801bd2e <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801bc5e:	683b      	ldr	r3, [r7, #0]
 801bc60:	785b      	ldrb	r3, [r3, #1]
 801bc62:	2b0b      	cmp	r3, #11
 801bc64:	d851      	bhi.n	801bd0a <USBD_CDC_Setup+0x18a>
 801bc66:	a201      	add	r2, pc, #4	@ (adr r2, 801bc6c <USBD_CDC_Setup+0xec>)
 801bc68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bc6c:	0801bc9d 	.word	0x0801bc9d
 801bc70:	0801bd19 	.word	0x0801bd19
 801bc74:	0801bd0b 	.word	0x0801bd0b
 801bc78:	0801bd0b 	.word	0x0801bd0b
 801bc7c:	0801bd0b 	.word	0x0801bd0b
 801bc80:	0801bd0b 	.word	0x0801bd0b
 801bc84:	0801bd0b 	.word	0x0801bd0b
 801bc88:	0801bd0b 	.word	0x0801bd0b
 801bc8c:	0801bd0b 	.word	0x0801bd0b
 801bc90:	0801bd0b 	.word	0x0801bd0b
 801bc94:	0801bcc7 	.word	0x0801bcc7
 801bc98:	0801bcf1 	.word	0x0801bcf1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801bc9c:	687b      	ldr	r3, [r7, #4]
 801bc9e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801bca2:	b2db      	uxtb	r3, r3
 801bca4:	2b03      	cmp	r3, #3
 801bca6:	d107      	bne.n	801bcb8 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801bca8:	f107 030a 	add.w	r3, r7, #10
 801bcac:	2202      	movs	r2, #2
 801bcae:	4619      	mov	r1, r3
 801bcb0:	6878      	ldr	r0, [r7, #4]
 801bcb2:	f001 fd67 	bl	801d784 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801bcb6:	e032      	b.n	801bd1e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801bcb8:	6839      	ldr	r1, [r7, #0]
 801bcba:	6878      	ldr	r0, [r7, #4]
 801bcbc:	f001 fce5 	bl	801d68a <USBD_CtlError>
            ret = USBD_FAIL;
 801bcc0:	2303      	movs	r3, #3
 801bcc2:	75fb      	strb	r3, [r7, #23]
          break;
 801bcc4:	e02b      	b.n	801bd1e <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801bcc6:	687b      	ldr	r3, [r7, #4]
 801bcc8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801bccc:	b2db      	uxtb	r3, r3
 801bcce:	2b03      	cmp	r3, #3
 801bcd0:	d107      	bne.n	801bce2 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 801bcd2:	f107 030d 	add.w	r3, r7, #13
 801bcd6:	2201      	movs	r2, #1
 801bcd8:	4619      	mov	r1, r3
 801bcda:	6878      	ldr	r0, [r7, #4]
 801bcdc:	f001 fd52 	bl	801d784 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801bce0:	e01d      	b.n	801bd1e <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 801bce2:	6839      	ldr	r1, [r7, #0]
 801bce4:	6878      	ldr	r0, [r7, #4]
 801bce6:	f001 fcd0 	bl	801d68a <USBD_CtlError>
            ret = USBD_FAIL;
 801bcea:	2303      	movs	r3, #3
 801bcec:	75fb      	strb	r3, [r7, #23]
          break;
 801bcee:	e016      	b.n	801bd1e <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 801bcf0:	687b      	ldr	r3, [r7, #4]
 801bcf2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801bcf6:	b2db      	uxtb	r3, r3
 801bcf8:	2b03      	cmp	r3, #3
 801bcfa:	d00f      	beq.n	801bd1c <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 801bcfc:	6839      	ldr	r1, [r7, #0]
 801bcfe:	6878      	ldr	r0, [r7, #4]
 801bd00:	f001 fcc3 	bl	801d68a <USBD_CtlError>
            ret = USBD_FAIL;
 801bd04:	2303      	movs	r3, #3
 801bd06:	75fb      	strb	r3, [r7, #23]
          }
          break;
 801bd08:	e008      	b.n	801bd1c <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 801bd0a:	6839      	ldr	r1, [r7, #0]
 801bd0c:	6878      	ldr	r0, [r7, #4]
 801bd0e:	f001 fcbc 	bl	801d68a <USBD_CtlError>
          ret = USBD_FAIL;
 801bd12:	2303      	movs	r3, #3
 801bd14:	75fb      	strb	r3, [r7, #23]
          break;
 801bd16:	e002      	b.n	801bd1e <USBD_CDC_Setup+0x19e>
          break;
 801bd18:	bf00      	nop
 801bd1a:	e008      	b.n	801bd2e <USBD_CDC_Setup+0x1ae>
          break;
 801bd1c:	bf00      	nop
      }
      break;
 801bd1e:	e006      	b.n	801bd2e <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 801bd20:	6839      	ldr	r1, [r7, #0]
 801bd22:	6878      	ldr	r0, [r7, #4]
 801bd24:	f001 fcb1 	bl	801d68a <USBD_CtlError>
      ret = USBD_FAIL;
 801bd28:	2303      	movs	r3, #3
 801bd2a:	75fb      	strb	r3, [r7, #23]
      break;
 801bd2c:	bf00      	nop
  }

  return (uint8_t)ret;
 801bd2e:	7dfb      	ldrb	r3, [r7, #23]
}
 801bd30:	4618      	mov	r0, r3
 801bd32:	3718      	adds	r7, #24
 801bd34:	46bd      	mov	sp, r7
 801bd36:	bd80      	pop	{r7, pc}

0801bd38 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801bd38:	b580      	push	{r7, lr}
 801bd3a:	b084      	sub	sp, #16
 801bd3c:	af00      	add	r7, sp, #0
 801bd3e:	6078      	str	r0, [r7, #4]
 801bd40:	460b      	mov	r3, r1
 801bd42:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 801bd44:	687b      	ldr	r3, [r7, #4]
 801bd46:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801bd4a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801bd4c:	687b      	ldr	r3, [r7, #4]
 801bd4e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801bd52:	687b      	ldr	r3, [r7, #4]
 801bd54:	32b0      	adds	r2, #176	@ 0xb0
 801bd56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bd5a:	2b00      	cmp	r3, #0
 801bd5c:	d101      	bne.n	801bd62 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 801bd5e:	2303      	movs	r3, #3
 801bd60:	e065      	b.n	801be2e <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801bd62:	687b      	ldr	r3, [r7, #4]
 801bd64:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801bd68:	687b      	ldr	r3, [r7, #4]
 801bd6a:	32b0      	adds	r2, #176	@ 0xb0
 801bd6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bd70:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801bd72:	78fb      	ldrb	r3, [r7, #3]
 801bd74:	f003 020f 	and.w	r2, r3, #15
 801bd78:	6879      	ldr	r1, [r7, #4]
 801bd7a:	4613      	mov	r3, r2
 801bd7c:	009b      	lsls	r3, r3, #2
 801bd7e:	4413      	add	r3, r2
 801bd80:	009b      	lsls	r3, r3, #2
 801bd82:	440b      	add	r3, r1
 801bd84:	3318      	adds	r3, #24
 801bd86:	681b      	ldr	r3, [r3, #0]
 801bd88:	2b00      	cmp	r3, #0
 801bd8a:	d02f      	beq.n	801bdec <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 801bd8c:	78fb      	ldrb	r3, [r7, #3]
 801bd8e:	f003 020f 	and.w	r2, r3, #15
 801bd92:	6879      	ldr	r1, [r7, #4]
 801bd94:	4613      	mov	r3, r2
 801bd96:	009b      	lsls	r3, r3, #2
 801bd98:	4413      	add	r3, r2
 801bd9a:	009b      	lsls	r3, r3, #2
 801bd9c:	440b      	add	r3, r1
 801bd9e:	3318      	adds	r3, #24
 801bda0:	681a      	ldr	r2, [r3, #0]
 801bda2:	78fb      	ldrb	r3, [r7, #3]
 801bda4:	f003 010f 	and.w	r1, r3, #15
 801bda8:	68f8      	ldr	r0, [r7, #12]
 801bdaa:	460b      	mov	r3, r1
 801bdac:	00db      	lsls	r3, r3, #3
 801bdae:	440b      	add	r3, r1
 801bdb0:	009b      	lsls	r3, r3, #2
 801bdb2:	4403      	add	r3, r0
 801bdb4:	331c      	adds	r3, #28
 801bdb6:	681b      	ldr	r3, [r3, #0]
 801bdb8:	fbb2 f1f3 	udiv	r1, r2, r3
 801bdbc:	fb01 f303 	mul.w	r3, r1, r3
 801bdc0:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 801bdc2:	2b00      	cmp	r3, #0
 801bdc4:	d112      	bne.n	801bdec <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 801bdc6:	78fb      	ldrb	r3, [r7, #3]
 801bdc8:	f003 020f 	and.w	r2, r3, #15
 801bdcc:	6879      	ldr	r1, [r7, #4]
 801bdce:	4613      	mov	r3, r2
 801bdd0:	009b      	lsls	r3, r3, #2
 801bdd2:	4413      	add	r3, r2
 801bdd4:	009b      	lsls	r3, r3, #2
 801bdd6:	440b      	add	r3, r1
 801bdd8:	3318      	adds	r3, #24
 801bdda:	2200      	movs	r2, #0
 801bddc:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 801bdde:	78f9      	ldrb	r1, [r7, #3]
 801bde0:	2300      	movs	r3, #0
 801bde2:	2200      	movs	r2, #0
 801bde4:	6878      	ldr	r0, [r7, #4]
 801bde6:	f002 fa2a 	bl	801e23e <USBD_LL_Transmit>
 801bdea:	e01f      	b.n	801be2c <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 801bdec:	68bb      	ldr	r3, [r7, #8]
 801bdee:	2200      	movs	r2, #0
 801bdf0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 801bdf4:	687b      	ldr	r3, [r7, #4]
 801bdf6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801bdfa:	687a      	ldr	r2, [r7, #4]
 801bdfc:	33b0      	adds	r3, #176	@ 0xb0
 801bdfe:	009b      	lsls	r3, r3, #2
 801be00:	4413      	add	r3, r2
 801be02:	685b      	ldr	r3, [r3, #4]
 801be04:	691b      	ldr	r3, [r3, #16]
 801be06:	2b00      	cmp	r3, #0
 801be08:	d010      	beq.n	801be2c <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 801be0a:	687b      	ldr	r3, [r7, #4]
 801be0c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801be10:	687a      	ldr	r2, [r7, #4]
 801be12:	33b0      	adds	r3, #176	@ 0xb0
 801be14:	009b      	lsls	r3, r3, #2
 801be16:	4413      	add	r3, r2
 801be18:	685b      	ldr	r3, [r3, #4]
 801be1a:	691b      	ldr	r3, [r3, #16]
 801be1c:	68ba      	ldr	r2, [r7, #8]
 801be1e:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 801be22:	68ba      	ldr	r2, [r7, #8]
 801be24:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 801be28:	78fa      	ldrb	r2, [r7, #3]
 801be2a:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 801be2c:	2300      	movs	r3, #0
}
 801be2e:	4618      	mov	r0, r3
 801be30:	3710      	adds	r7, #16
 801be32:	46bd      	mov	sp, r7
 801be34:	bd80      	pop	{r7, pc}

0801be36 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 801be36:	b580      	push	{r7, lr}
 801be38:	b084      	sub	sp, #16
 801be3a:	af00      	add	r7, sp, #0
 801be3c:	6078      	str	r0, [r7, #4]
 801be3e:	460b      	mov	r3, r1
 801be40:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801be42:	687b      	ldr	r3, [r7, #4]
 801be44:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801be48:	687b      	ldr	r3, [r7, #4]
 801be4a:	32b0      	adds	r2, #176	@ 0xb0
 801be4c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801be50:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801be52:	687b      	ldr	r3, [r7, #4]
 801be54:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801be58:	687b      	ldr	r3, [r7, #4]
 801be5a:	32b0      	adds	r2, #176	@ 0xb0
 801be5c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801be60:	2b00      	cmp	r3, #0
 801be62:	d101      	bne.n	801be68 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 801be64:	2303      	movs	r3, #3
 801be66:	e01a      	b.n	801be9e <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 801be68:	78fb      	ldrb	r3, [r7, #3]
 801be6a:	4619      	mov	r1, r3
 801be6c:	6878      	ldr	r0, [r7, #4]
 801be6e:	f002 fa28 	bl	801e2c2 <USBD_LL_GetRxDataSize>
 801be72:	4602      	mov	r2, r0
 801be74:	68fb      	ldr	r3, [r7, #12]
 801be76:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 801be7a:	687b      	ldr	r3, [r7, #4]
 801be7c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801be80:	687a      	ldr	r2, [r7, #4]
 801be82:	33b0      	adds	r3, #176	@ 0xb0
 801be84:	009b      	lsls	r3, r3, #2
 801be86:	4413      	add	r3, r2
 801be88:	685b      	ldr	r3, [r3, #4]
 801be8a:	68db      	ldr	r3, [r3, #12]
 801be8c:	68fa      	ldr	r2, [r7, #12]
 801be8e:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 801be92:	68fa      	ldr	r2, [r7, #12]
 801be94:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 801be98:	4611      	mov	r1, r2
 801be9a:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 801be9c:	2300      	movs	r3, #0
}
 801be9e:	4618      	mov	r0, r3
 801bea0:	3710      	adds	r7, #16
 801bea2:	46bd      	mov	sp, r7
 801bea4:	bd80      	pop	{r7, pc}

0801bea6 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 801bea6:	b580      	push	{r7, lr}
 801bea8:	b084      	sub	sp, #16
 801beaa:	af00      	add	r7, sp, #0
 801beac:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801beae:	687b      	ldr	r3, [r7, #4]
 801beb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801beb4:	687b      	ldr	r3, [r7, #4]
 801beb6:	32b0      	adds	r2, #176	@ 0xb0
 801beb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801bebc:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801bebe:	68fb      	ldr	r3, [r7, #12]
 801bec0:	2b00      	cmp	r3, #0
 801bec2:	d101      	bne.n	801bec8 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 801bec4:	2303      	movs	r3, #3
 801bec6:	e024      	b.n	801bf12 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 801bec8:	687b      	ldr	r3, [r7, #4]
 801beca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801bece:	687a      	ldr	r2, [r7, #4]
 801bed0:	33b0      	adds	r3, #176	@ 0xb0
 801bed2:	009b      	lsls	r3, r3, #2
 801bed4:	4413      	add	r3, r2
 801bed6:	685b      	ldr	r3, [r3, #4]
 801bed8:	2b00      	cmp	r3, #0
 801beda:	d019      	beq.n	801bf10 <USBD_CDC_EP0_RxReady+0x6a>
 801bedc:	68fb      	ldr	r3, [r7, #12]
 801bede:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 801bee2:	2bff      	cmp	r3, #255	@ 0xff
 801bee4:	d014      	beq.n	801bf10 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801bee6:	687b      	ldr	r3, [r7, #4]
 801bee8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801beec:	687a      	ldr	r2, [r7, #4]
 801beee:	33b0      	adds	r3, #176	@ 0xb0
 801bef0:	009b      	lsls	r3, r3, #2
 801bef2:	4413      	add	r3, r2
 801bef4:	685b      	ldr	r3, [r3, #4]
 801bef6:	689b      	ldr	r3, [r3, #8]
 801bef8:	68fa      	ldr	r2, [r7, #12]
 801befa:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 801befe:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 801bf00:	68fa      	ldr	r2, [r7, #12]
 801bf02:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 801bf06:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 801bf08:	68fb      	ldr	r3, [r7, #12]
 801bf0a:	22ff      	movs	r2, #255	@ 0xff
 801bf0c:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 801bf10:	2300      	movs	r3, #0
}
 801bf12:	4618      	mov	r0, r3
 801bf14:	3710      	adds	r7, #16
 801bf16:	46bd      	mov	sp, r7
 801bf18:	bd80      	pop	{r7, pc}
	...

0801bf1c <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 801bf1c:	b580      	push	{r7, lr}
 801bf1e:	b086      	sub	sp, #24
 801bf20:	af00      	add	r7, sp, #0
 801bf22:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801bf24:	2182      	movs	r1, #130	@ 0x82
 801bf26:	4818      	ldr	r0, [pc, #96]	@ (801bf88 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801bf28:	f000 fd4f 	bl	801c9ca <USBD_GetEpDesc>
 801bf2c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801bf2e:	2101      	movs	r1, #1
 801bf30:	4815      	ldr	r0, [pc, #84]	@ (801bf88 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801bf32:	f000 fd4a 	bl	801c9ca <USBD_GetEpDesc>
 801bf36:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801bf38:	2181      	movs	r1, #129	@ 0x81
 801bf3a:	4813      	ldr	r0, [pc, #76]	@ (801bf88 <USBD_CDC_GetFSCfgDesc+0x6c>)
 801bf3c:	f000 fd45 	bl	801c9ca <USBD_GetEpDesc>
 801bf40:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801bf42:	697b      	ldr	r3, [r7, #20]
 801bf44:	2b00      	cmp	r3, #0
 801bf46:	d002      	beq.n	801bf4e <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801bf48:	697b      	ldr	r3, [r7, #20]
 801bf4a:	2210      	movs	r2, #16
 801bf4c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801bf4e:	693b      	ldr	r3, [r7, #16]
 801bf50:	2b00      	cmp	r3, #0
 801bf52:	d006      	beq.n	801bf62 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801bf54:	693b      	ldr	r3, [r7, #16]
 801bf56:	2200      	movs	r2, #0
 801bf58:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801bf5c:	711a      	strb	r2, [r3, #4]
 801bf5e:	2200      	movs	r2, #0
 801bf60:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801bf62:	68fb      	ldr	r3, [r7, #12]
 801bf64:	2b00      	cmp	r3, #0
 801bf66:	d006      	beq.n	801bf76 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801bf68:	68fb      	ldr	r3, [r7, #12]
 801bf6a:	2200      	movs	r2, #0
 801bf6c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801bf70:	711a      	strb	r2, [r3, #4]
 801bf72:	2200      	movs	r2, #0
 801bf74:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801bf76:	687b      	ldr	r3, [r7, #4]
 801bf78:	2243      	movs	r2, #67	@ 0x43
 801bf7a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801bf7c:	4b02      	ldr	r3, [pc, #8]	@ (801bf88 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 801bf7e:	4618      	mov	r0, r3
 801bf80:	3718      	adds	r7, #24
 801bf82:	46bd      	mov	sp, r7
 801bf84:	bd80      	pop	{r7, pc}
 801bf86:	bf00      	nop
 801bf88:	24000124 	.word	0x24000124

0801bf8c <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 801bf8c:	b580      	push	{r7, lr}
 801bf8e:	b086      	sub	sp, #24
 801bf90:	af00      	add	r7, sp, #0
 801bf92:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801bf94:	2182      	movs	r1, #130	@ 0x82
 801bf96:	4818      	ldr	r0, [pc, #96]	@ (801bff8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801bf98:	f000 fd17 	bl	801c9ca <USBD_GetEpDesc>
 801bf9c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801bf9e:	2101      	movs	r1, #1
 801bfa0:	4815      	ldr	r0, [pc, #84]	@ (801bff8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801bfa2:	f000 fd12 	bl	801c9ca <USBD_GetEpDesc>
 801bfa6:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801bfa8:	2181      	movs	r1, #129	@ 0x81
 801bfaa:	4813      	ldr	r0, [pc, #76]	@ (801bff8 <USBD_CDC_GetHSCfgDesc+0x6c>)
 801bfac:	f000 fd0d 	bl	801c9ca <USBD_GetEpDesc>
 801bfb0:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801bfb2:	697b      	ldr	r3, [r7, #20]
 801bfb4:	2b00      	cmp	r3, #0
 801bfb6:	d002      	beq.n	801bfbe <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 801bfb8:	697b      	ldr	r3, [r7, #20]
 801bfba:	2210      	movs	r2, #16
 801bfbc:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801bfbe:	693b      	ldr	r3, [r7, #16]
 801bfc0:	2b00      	cmp	r3, #0
 801bfc2:	d006      	beq.n	801bfd2 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801bfc4:	693b      	ldr	r3, [r7, #16]
 801bfc6:	2200      	movs	r2, #0
 801bfc8:	711a      	strb	r2, [r3, #4]
 801bfca:	2200      	movs	r2, #0
 801bfcc:	f042 0202 	orr.w	r2, r2, #2
 801bfd0:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801bfd2:	68fb      	ldr	r3, [r7, #12]
 801bfd4:	2b00      	cmp	r3, #0
 801bfd6:	d006      	beq.n	801bfe6 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 801bfd8:	68fb      	ldr	r3, [r7, #12]
 801bfda:	2200      	movs	r2, #0
 801bfdc:	711a      	strb	r2, [r3, #4]
 801bfde:	2200      	movs	r2, #0
 801bfe0:	f042 0202 	orr.w	r2, r2, #2
 801bfe4:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801bfe6:	687b      	ldr	r3, [r7, #4]
 801bfe8:	2243      	movs	r2, #67	@ 0x43
 801bfea:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801bfec:	4b02      	ldr	r3, [pc, #8]	@ (801bff8 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 801bfee:	4618      	mov	r0, r3
 801bff0:	3718      	adds	r7, #24
 801bff2:	46bd      	mov	sp, r7
 801bff4:	bd80      	pop	{r7, pc}
 801bff6:	bf00      	nop
 801bff8:	24000124 	.word	0x24000124

0801bffc <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 801bffc:	b580      	push	{r7, lr}
 801bffe:	b086      	sub	sp, #24
 801c000:	af00      	add	r7, sp, #0
 801c002:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 801c004:	2182      	movs	r1, #130	@ 0x82
 801c006:	4818      	ldr	r0, [pc, #96]	@ (801c068 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801c008:	f000 fcdf 	bl	801c9ca <USBD_GetEpDesc>
 801c00c:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 801c00e:	2101      	movs	r1, #1
 801c010:	4815      	ldr	r0, [pc, #84]	@ (801c068 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801c012:	f000 fcda 	bl	801c9ca <USBD_GetEpDesc>
 801c016:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 801c018:	2181      	movs	r1, #129	@ 0x81
 801c01a:	4813      	ldr	r0, [pc, #76]	@ (801c068 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 801c01c:	f000 fcd5 	bl	801c9ca <USBD_GetEpDesc>
 801c020:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 801c022:	697b      	ldr	r3, [r7, #20]
 801c024:	2b00      	cmp	r3, #0
 801c026:	d002      	beq.n	801c02e <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 801c028:	697b      	ldr	r3, [r7, #20]
 801c02a:	2210      	movs	r2, #16
 801c02c:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 801c02e:	693b      	ldr	r3, [r7, #16]
 801c030:	2b00      	cmp	r3, #0
 801c032:	d006      	beq.n	801c042 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801c034:	693b      	ldr	r3, [r7, #16]
 801c036:	2200      	movs	r2, #0
 801c038:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801c03c:	711a      	strb	r2, [r3, #4]
 801c03e:	2200      	movs	r2, #0
 801c040:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 801c042:	68fb      	ldr	r3, [r7, #12]
 801c044:	2b00      	cmp	r3, #0
 801c046:	d006      	beq.n	801c056 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 801c048:	68fb      	ldr	r3, [r7, #12]
 801c04a:	2200      	movs	r2, #0
 801c04c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 801c050:	711a      	strb	r2, [r3, #4]
 801c052:	2200      	movs	r2, #0
 801c054:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 801c056:	687b      	ldr	r3, [r7, #4]
 801c058:	2243      	movs	r2, #67	@ 0x43
 801c05a:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 801c05c:	4b02      	ldr	r3, [pc, #8]	@ (801c068 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 801c05e:	4618      	mov	r0, r3
 801c060:	3718      	adds	r7, #24
 801c062:	46bd      	mov	sp, r7
 801c064:	bd80      	pop	{r7, pc}
 801c066:	bf00      	nop
 801c068:	24000124 	.word	0x24000124

0801c06c <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 801c06c:	b480      	push	{r7}
 801c06e:	b083      	sub	sp, #12
 801c070:	af00      	add	r7, sp, #0
 801c072:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 801c074:	687b      	ldr	r3, [r7, #4]
 801c076:	220a      	movs	r2, #10
 801c078:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 801c07a:	4b03      	ldr	r3, [pc, #12]	@ (801c088 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 801c07c:	4618      	mov	r0, r3
 801c07e:	370c      	adds	r7, #12
 801c080:	46bd      	mov	sp, r7
 801c082:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c086:	4770      	bx	lr
 801c088:	240000e0 	.word	0x240000e0

0801c08c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 801c08c:	b480      	push	{r7}
 801c08e:	b083      	sub	sp, #12
 801c090:	af00      	add	r7, sp, #0
 801c092:	6078      	str	r0, [r7, #4]
 801c094:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 801c096:	683b      	ldr	r3, [r7, #0]
 801c098:	2b00      	cmp	r3, #0
 801c09a:	d101      	bne.n	801c0a0 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 801c09c:	2303      	movs	r3, #3
 801c09e:	e009      	b.n	801c0b4 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 801c0a0:	687b      	ldr	r3, [r7, #4]
 801c0a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801c0a6:	687a      	ldr	r2, [r7, #4]
 801c0a8:	33b0      	adds	r3, #176	@ 0xb0
 801c0aa:	009b      	lsls	r3, r3, #2
 801c0ac:	4413      	add	r3, r2
 801c0ae:	683a      	ldr	r2, [r7, #0]
 801c0b0:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 801c0b2:	2300      	movs	r3, #0
}
 801c0b4:	4618      	mov	r0, r3
 801c0b6:	370c      	adds	r7, #12
 801c0b8:	46bd      	mov	sp, r7
 801c0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c0be:	4770      	bx	lr

0801c0c0 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 801c0c0:	b480      	push	{r7}
 801c0c2:	b087      	sub	sp, #28
 801c0c4:	af00      	add	r7, sp, #0
 801c0c6:	60f8      	str	r0, [r7, #12]
 801c0c8:	60b9      	str	r1, [r7, #8]
 801c0ca:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c0cc:	68fb      	ldr	r3, [r7, #12]
 801c0ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c0d2:	68fb      	ldr	r3, [r7, #12]
 801c0d4:	32b0      	adds	r2, #176	@ 0xb0
 801c0d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c0da:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801c0dc:	697b      	ldr	r3, [r7, #20]
 801c0de:	2b00      	cmp	r3, #0
 801c0e0:	d101      	bne.n	801c0e6 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801c0e2:	2303      	movs	r3, #3
 801c0e4:	e008      	b.n	801c0f8 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 801c0e6:	697b      	ldr	r3, [r7, #20]
 801c0e8:	68ba      	ldr	r2, [r7, #8]
 801c0ea:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 801c0ee:	697b      	ldr	r3, [r7, #20]
 801c0f0:	687a      	ldr	r2, [r7, #4]
 801c0f2:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 801c0f6:	2300      	movs	r3, #0
}
 801c0f8:	4618      	mov	r0, r3
 801c0fa:	371c      	adds	r7, #28
 801c0fc:	46bd      	mov	sp, r7
 801c0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c102:	4770      	bx	lr

0801c104 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 801c104:	b480      	push	{r7}
 801c106:	b085      	sub	sp, #20
 801c108:	af00      	add	r7, sp, #0
 801c10a:	6078      	str	r0, [r7, #4]
 801c10c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c10e:	687b      	ldr	r3, [r7, #4]
 801c110:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c114:	687b      	ldr	r3, [r7, #4]
 801c116:	32b0      	adds	r2, #176	@ 0xb0
 801c118:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c11c:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 801c11e:	68fb      	ldr	r3, [r7, #12]
 801c120:	2b00      	cmp	r3, #0
 801c122:	d101      	bne.n	801c128 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 801c124:	2303      	movs	r3, #3
 801c126:	e004      	b.n	801c132 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 801c128:	68fb      	ldr	r3, [r7, #12]
 801c12a:	683a      	ldr	r2, [r7, #0]
 801c12c:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 801c130:	2300      	movs	r3, #0
}
 801c132:	4618      	mov	r0, r3
 801c134:	3714      	adds	r7, #20
 801c136:	46bd      	mov	sp, r7
 801c138:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c13c:	4770      	bx	lr
	...

0801c140 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 801c140:	b580      	push	{r7, lr}
 801c142:	b084      	sub	sp, #16
 801c144:	af00      	add	r7, sp, #0
 801c146:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c148:	687b      	ldr	r3, [r7, #4]
 801c14a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c14e:	687b      	ldr	r3, [r7, #4]
 801c150:	32b0      	adds	r2, #176	@ 0xb0
 801c152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c156:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 801c158:	2301      	movs	r3, #1
 801c15a:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 801c15c:	68bb      	ldr	r3, [r7, #8]
 801c15e:	2b00      	cmp	r3, #0
 801c160:	d101      	bne.n	801c166 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 801c162:	2303      	movs	r3, #3
 801c164:	e025      	b.n	801c1b2 <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 801c166:	68bb      	ldr	r3, [r7, #8]
 801c168:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801c16c:	2b00      	cmp	r3, #0
 801c16e:	d11f      	bne.n	801c1b0 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 801c170:	68bb      	ldr	r3, [r7, #8]
 801c172:	2201      	movs	r2, #1
 801c174:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 801c178:	4b10      	ldr	r3, [pc, #64]	@ (801c1bc <USBD_CDC_TransmitPacket+0x7c>)
 801c17a:	781b      	ldrb	r3, [r3, #0]
 801c17c:	f003 020f 	and.w	r2, r3, #15
 801c180:	68bb      	ldr	r3, [r7, #8]
 801c182:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 801c186:	6878      	ldr	r0, [r7, #4]
 801c188:	4613      	mov	r3, r2
 801c18a:	009b      	lsls	r3, r3, #2
 801c18c:	4413      	add	r3, r2
 801c18e:	009b      	lsls	r3, r3, #2
 801c190:	4403      	add	r3, r0
 801c192:	3318      	adds	r3, #24
 801c194:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 801c196:	4b09      	ldr	r3, [pc, #36]	@ (801c1bc <USBD_CDC_TransmitPacket+0x7c>)
 801c198:	7819      	ldrb	r1, [r3, #0]
 801c19a:	68bb      	ldr	r3, [r7, #8]
 801c19c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 801c1a0:	68bb      	ldr	r3, [r7, #8]
 801c1a2:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 801c1a6:	6878      	ldr	r0, [r7, #4]
 801c1a8:	f002 f849 	bl	801e23e <USBD_LL_Transmit>

    ret = USBD_OK;
 801c1ac:	2300      	movs	r3, #0
 801c1ae:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 801c1b0:	7bfb      	ldrb	r3, [r7, #15]
}
 801c1b2:	4618      	mov	r0, r3
 801c1b4:	3710      	adds	r7, #16
 801c1b6:	46bd      	mov	sp, r7
 801c1b8:	bd80      	pop	{r7, pc}
 801c1ba:	bf00      	nop
 801c1bc:	24000167 	.word	0x24000167

0801c1c0 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 801c1c0:	b580      	push	{r7, lr}
 801c1c2:	b084      	sub	sp, #16
 801c1c4:	af00      	add	r7, sp, #0
 801c1c6:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801c1c8:	687b      	ldr	r3, [r7, #4]
 801c1ca:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c1ce:	687b      	ldr	r3, [r7, #4]
 801c1d0:	32b0      	adds	r2, #176	@ 0xb0
 801c1d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c1d6:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 801c1d8:	687b      	ldr	r3, [r7, #4]
 801c1da:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c1de:	687b      	ldr	r3, [r7, #4]
 801c1e0:	32b0      	adds	r2, #176	@ 0xb0
 801c1e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c1e6:	2b00      	cmp	r3, #0
 801c1e8:	d101      	bne.n	801c1ee <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 801c1ea:	2303      	movs	r3, #3
 801c1ec:	e018      	b.n	801c220 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801c1ee:	687b      	ldr	r3, [r7, #4]
 801c1f0:	7c1b      	ldrb	r3, [r3, #16]
 801c1f2:	2b00      	cmp	r3, #0
 801c1f4:	d10a      	bne.n	801c20c <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801c1f6:	4b0c      	ldr	r3, [pc, #48]	@ (801c228 <USBD_CDC_ReceivePacket+0x68>)
 801c1f8:	7819      	ldrb	r1, [r3, #0]
 801c1fa:	68fb      	ldr	r3, [r7, #12]
 801c1fc:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801c200:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801c204:	6878      	ldr	r0, [r7, #4]
 801c206:	f002 f83b 	bl	801e280 <USBD_LL_PrepareReceive>
 801c20a:	e008      	b.n	801c21e <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 801c20c:	4b06      	ldr	r3, [pc, #24]	@ (801c228 <USBD_CDC_ReceivePacket+0x68>)
 801c20e:	7819      	ldrb	r1, [r3, #0]
 801c210:	68fb      	ldr	r3, [r7, #12]
 801c212:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 801c216:	2340      	movs	r3, #64	@ 0x40
 801c218:	6878      	ldr	r0, [r7, #4]
 801c21a:	f002 f831 	bl	801e280 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 801c21e:	2300      	movs	r3, #0
}
 801c220:	4618      	mov	r0, r3
 801c222:	3710      	adds	r7, #16
 801c224:	46bd      	mov	sp, r7
 801c226:	bd80      	pop	{r7, pc}
 801c228:	24000168 	.word	0x24000168

0801c22c <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 801c22c:	b580      	push	{r7, lr}
 801c22e:	b086      	sub	sp, #24
 801c230:	af00      	add	r7, sp, #0
 801c232:	60f8      	str	r0, [r7, #12]
 801c234:	60b9      	str	r1, [r7, #8]
 801c236:	4613      	mov	r3, r2
 801c238:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 801c23a:	68fb      	ldr	r3, [r7, #12]
 801c23c:	2b00      	cmp	r3, #0
 801c23e:	d101      	bne.n	801c244 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801c240:	2303      	movs	r3, #3
 801c242:	e01f      	b.n	801c284 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801c244:	68fb      	ldr	r3, [r7, #12]
 801c246:	2200      	movs	r2, #0
 801c248:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 801c24c:	68fb      	ldr	r3, [r7, #12]
 801c24e:	2200      	movs	r2, #0
 801c250:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801c254:	68fb      	ldr	r3, [r7, #12]
 801c256:	2200      	movs	r2, #0
 801c258:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 801c25c:	68bb      	ldr	r3, [r7, #8]
 801c25e:	2b00      	cmp	r3, #0
 801c260:	d003      	beq.n	801c26a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801c262:	68fb      	ldr	r3, [r7, #12]
 801c264:	68ba      	ldr	r2, [r7, #8]
 801c266:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801c26a:	68fb      	ldr	r3, [r7, #12]
 801c26c:	2201      	movs	r2, #1
 801c26e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 801c272:	68fb      	ldr	r3, [r7, #12]
 801c274:	79fa      	ldrb	r2, [r7, #7]
 801c276:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 801c278:	68f8      	ldr	r0, [r7, #12]
 801c27a:	f001 fea5 	bl	801dfc8 <USBD_LL_Init>
 801c27e:	4603      	mov	r3, r0
 801c280:	75fb      	strb	r3, [r7, #23]

  return ret;
 801c282:	7dfb      	ldrb	r3, [r7, #23]
}
 801c284:	4618      	mov	r0, r3
 801c286:	3718      	adds	r7, #24
 801c288:	46bd      	mov	sp, r7
 801c28a:	bd80      	pop	{r7, pc}

0801c28c <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 801c28c:	b580      	push	{r7, lr}
 801c28e:	b084      	sub	sp, #16
 801c290:	af00      	add	r7, sp, #0
 801c292:	6078      	str	r0, [r7, #4]
 801c294:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801c296:	2300      	movs	r3, #0
 801c298:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 801c29a:	683b      	ldr	r3, [r7, #0]
 801c29c:	2b00      	cmp	r3, #0
 801c29e:	d101      	bne.n	801c2a4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801c2a0:	2303      	movs	r3, #3
 801c2a2:	e025      	b.n	801c2f0 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 801c2a4:	687b      	ldr	r3, [r7, #4]
 801c2a6:	683a      	ldr	r2, [r7, #0]
 801c2a8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 801c2ac:	687b      	ldr	r3, [r7, #4]
 801c2ae:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c2b2:	687b      	ldr	r3, [r7, #4]
 801c2b4:	32ae      	adds	r2, #174	@ 0xae
 801c2b6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c2ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c2bc:	2b00      	cmp	r3, #0
 801c2be:	d00f      	beq.n	801c2e0 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 801c2c0:	687b      	ldr	r3, [r7, #4]
 801c2c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c2c6:	687b      	ldr	r3, [r7, #4]
 801c2c8:	32ae      	adds	r2, #174	@ 0xae
 801c2ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c2ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801c2d0:	f107 020e 	add.w	r2, r7, #14
 801c2d4:	4610      	mov	r0, r2
 801c2d6:	4798      	blx	r3
 801c2d8:	4602      	mov	r2, r0
 801c2da:	687b      	ldr	r3, [r7, #4]
 801c2dc:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 801c2e0:	687b      	ldr	r3, [r7, #4]
 801c2e2:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 801c2e6:	1c5a      	adds	r2, r3, #1
 801c2e8:	687b      	ldr	r3, [r7, #4]
 801c2ea:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 801c2ee:	2300      	movs	r3, #0
}
 801c2f0:	4618      	mov	r0, r3
 801c2f2:	3710      	adds	r7, #16
 801c2f4:	46bd      	mov	sp, r7
 801c2f6:	bd80      	pop	{r7, pc}

0801c2f8 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 801c2f8:	b580      	push	{r7, lr}
 801c2fa:	b082      	sub	sp, #8
 801c2fc:	af00      	add	r7, sp, #0
 801c2fe:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801c300:	6878      	ldr	r0, [r7, #4]
 801c302:	f001 feb3 	bl	801e06c <USBD_LL_Start>
 801c306:	4603      	mov	r3, r0
}
 801c308:	4618      	mov	r0, r3
 801c30a:	3708      	adds	r7, #8
 801c30c:	46bd      	mov	sp, r7
 801c30e:	bd80      	pop	{r7, pc}

0801c310 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 801c310:	b480      	push	{r7}
 801c312:	b083      	sub	sp, #12
 801c314:	af00      	add	r7, sp, #0
 801c316:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801c318:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 801c31a:	4618      	mov	r0, r3
 801c31c:	370c      	adds	r7, #12
 801c31e:	46bd      	mov	sp, r7
 801c320:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c324:	4770      	bx	lr

0801c326 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801c326:	b580      	push	{r7, lr}
 801c328:	b084      	sub	sp, #16
 801c32a:	af00      	add	r7, sp, #0
 801c32c:	6078      	str	r0, [r7, #4]
 801c32e:	460b      	mov	r3, r1
 801c330:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801c332:	2300      	movs	r3, #0
 801c334:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801c336:	687b      	ldr	r3, [r7, #4]
 801c338:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c33c:	2b00      	cmp	r3, #0
 801c33e:	d009      	beq.n	801c354 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 801c340:	687b      	ldr	r3, [r7, #4]
 801c342:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c346:	681b      	ldr	r3, [r3, #0]
 801c348:	78fa      	ldrb	r2, [r7, #3]
 801c34a:	4611      	mov	r1, r2
 801c34c:	6878      	ldr	r0, [r7, #4]
 801c34e:	4798      	blx	r3
 801c350:	4603      	mov	r3, r0
 801c352:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801c354:	7bfb      	ldrb	r3, [r7, #15]
}
 801c356:	4618      	mov	r0, r3
 801c358:	3710      	adds	r7, #16
 801c35a:	46bd      	mov	sp, r7
 801c35c:	bd80      	pop	{r7, pc}

0801c35e <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 801c35e:	b580      	push	{r7, lr}
 801c360:	b084      	sub	sp, #16
 801c362:	af00      	add	r7, sp, #0
 801c364:	6078      	str	r0, [r7, #4]
 801c366:	460b      	mov	r3, r1
 801c368:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801c36a:	2300      	movs	r3, #0
 801c36c:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 801c36e:	687b      	ldr	r3, [r7, #4]
 801c370:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c374:	685b      	ldr	r3, [r3, #4]
 801c376:	78fa      	ldrb	r2, [r7, #3]
 801c378:	4611      	mov	r1, r2
 801c37a:	6878      	ldr	r0, [r7, #4]
 801c37c:	4798      	blx	r3
 801c37e:	4603      	mov	r3, r0
 801c380:	2b00      	cmp	r3, #0
 801c382:	d001      	beq.n	801c388 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 801c384:	2303      	movs	r3, #3
 801c386:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801c388:	7bfb      	ldrb	r3, [r7, #15]
}
 801c38a:	4618      	mov	r0, r3
 801c38c:	3710      	adds	r7, #16
 801c38e:	46bd      	mov	sp, r7
 801c390:	bd80      	pop	{r7, pc}

0801c392 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 801c392:	b580      	push	{r7, lr}
 801c394:	b084      	sub	sp, #16
 801c396:	af00      	add	r7, sp, #0
 801c398:	6078      	str	r0, [r7, #4]
 801c39a:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 801c39c:	687b      	ldr	r3, [r7, #4]
 801c39e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801c3a2:	6839      	ldr	r1, [r7, #0]
 801c3a4:	4618      	mov	r0, r3
 801c3a6:	f001 f936 	bl	801d616 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 801c3aa:	687b      	ldr	r3, [r7, #4]
 801c3ac:	2201      	movs	r2, #1
 801c3ae:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 801c3b2:	687b      	ldr	r3, [r7, #4]
 801c3b4:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 801c3b8:	461a      	mov	r2, r3
 801c3ba:	687b      	ldr	r3, [r7, #4]
 801c3bc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 801c3c0:	687b      	ldr	r3, [r7, #4]
 801c3c2:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801c3c6:	f003 031f 	and.w	r3, r3, #31
 801c3ca:	2b02      	cmp	r3, #2
 801c3cc:	d01a      	beq.n	801c404 <USBD_LL_SetupStage+0x72>
 801c3ce:	2b02      	cmp	r3, #2
 801c3d0:	d822      	bhi.n	801c418 <USBD_LL_SetupStage+0x86>
 801c3d2:	2b00      	cmp	r3, #0
 801c3d4:	d002      	beq.n	801c3dc <USBD_LL_SetupStage+0x4a>
 801c3d6:	2b01      	cmp	r3, #1
 801c3d8:	d00a      	beq.n	801c3f0 <USBD_LL_SetupStage+0x5e>
 801c3da:	e01d      	b.n	801c418 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 801c3dc:	687b      	ldr	r3, [r7, #4]
 801c3de:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801c3e2:	4619      	mov	r1, r3
 801c3e4:	6878      	ldr	r0, [r7, #4]
 801c3e6:	f000 fb63 	bl	801cab0 <USBD_StdDevReq>
 801c3ea:	4603      	mov	r3, r0
 801c3ec:	73fb      	strb	r3, [r7, #15]
      break;
 801c3ee:	e020      	b.n	801c432 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801c3f0:	687b      	ldr	r3, [r7, #4]
 801c3f2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801c3f6:	4619      	mov	r1, r3
 801c3f8:	6878      	ldr	r0, [r7, #4]
 801c3fa:	f000 fbcb 	bl	801cb94 <USBD_StdItfReq>
 801c3fe:	4603      	mov	r3, r0
 801c400:	73fb      	strb	r3, [r7, #15]
      break;
 801c402:	e016      	b.n	801c432 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801c404:	687b      	ldr	r3, [r7, #4]
 801c406:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801c40a:	4619      	mov	r1, r3
 801c40c:	6878      	ldr	r0, [r7, #4]
 801c40e:	f000 fc2d 	bl	801cc6c <USBD_StdEPReq>
 801c412:	4603      	mov	r3, r0
 801c414:	73fb      	strb	r3, [r7, #15]
      break;
 801c416:	e00c      	b.n	801c432 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 801c418:	687b      	ldr	r3, [r7, #4]
 801c41a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801c41e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801c422:	b2db      	uxtb	r3, r3
 801c424:	4619      	mov	r1, r3
 801c426:	6878      	ldr	r0, [r7, #4]
 801c428:	f001 fe80 	bl	801e12c <USBD_LL_StallEP>
 801c42c:	4603      	mov	r3, r0
 801c42e:	73fb      	strb	r3, [r7, #15]
      break;
 801c430:	bf00      	nop
  }

  return ret;
 801c432:	7bfb      	ldrb	r3, [r7, #15]
}
 801c434:	4618      	mov	r0, r3
 801c436:	3710      	adds	r7, #16
 801c438:	46bd      	mov	sp, r7
 801c43a:	bd80      	pop	{r7, pc}

0801c43c <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 801c43c:	b580      	push	{r7, lr}
 801c43e:	b086      	sub	sp, #24
 801c440:	af00      	add	r7, sp, #0
 801c442:	60f8      	str	r0, [r7, #12]
 801c444:	460b      	mov	r3, r1
 801c446:	607a      	str	r2, [r7, #4]
 801c448:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 801c44a:	2300      	movs	r3, #0
 801c44c:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 801c44e:	7afb      	ldrb	r3, [r7, #11]
 801c450:	2b00      	cmp	r3, #0
 801c452:	d16e      	bne.n	801c532 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 801c454:	68fb      	ldr	r3, [r7, #12]
 801c456:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 801c45a:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 801c45c:	68fb      	ldr	r3, [r7, #12]
 801c45e:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801c462:	2b03      	cmp	r3, #3
 801c464:	f040 8098 	bne.w	801c598 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 801c468:	693b      	ldr	r3, [r7, #16]
 801c46a:	689a      	ldr	r2, [r3, #8]
 801c46c:	693b      	ldr	r3, [r7, #16]
 801c46e:	68db      	ldr	r3, [r3, #12]
 801c470:	429a      	cmp	r2, r3
 801c472:	d913      	bls.n	801c49c <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 801c474:	693b      	ldr	r3, [r7, #16]
 801c476:	689a      	ldr	r2, [r3, #8]
 801c478:	693b      	ldr	r3, [r7, #16]
 801c47a:	68db      	ldr	r3, [r3, #12]
 801c47c:	1ad2      	subs	r2, r2, r3
 801c47e:	693b      	ldr	r3, [r7, #16]
 801c480:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 801c482:	693b      	ldr	r3, [r7, #16]
 801c484:	68da      	ldr	r2, [r3, #12]
 801c486:	693b      	ldr	r3, [r7, #16]
 801c488:	689b      	ldr	r3, [r3, #8]
 801c48a:	4293      	cmp	r3, r2
 801c48c:	bf28      	it	cs
 801c48e:	4613      	movcs	r3, r2
 801c490:	461a      	mov	r2, r3
 801c492:	6879      	ldr	r1, [r7, #4]
 801c494:	68f8      	ldr	r0, [r7, #12]
 801c496:	f001 f9be 	bl	801d816 <USBD_CtlContinueRx>
 801c49a:	e07d      	b.n	801c598 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 801c49c:	68fb      	ldr	r3, [r7, #12]
 801c49e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 801c4a2:	f003 031f 	and.w	r3, r3, #31
 801c4a6:	2b02      	cmp	r3, #2
 801c4a8:	d014      	beq.n	801c4d4 <USBD_LL_DataOutStage+0x98>
 801c4aa:	2b02      	cmp	r3, #2
 801c4ac:	d81d      	bhi.n	801c4ea <USBD_LL_DataOutStage+0xae>
 801c4ae:	2b00      	cmp	r3, #0
 801c4b0:	d002      	beq.n	801c4b8 <USBD_LL_DataOutStage+0x7c>
 801c4b2:	2b01      	cmp	r3, #1
 801c4b4:	d003      	beq.n	801c4be <USBD_LL_DataOutStage+0x82>
 801c4b6:	e018      	b.n	801c4ea <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 801c4b8:	2300      	movs	r3, #0
 801c4ba:	75bb      	strb	r3, [r7, #22]
            break;
 801c4bc:	e018      	b.n	801c4f0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 801c4be:	68fb      	ldr	r3, [r7, #12]
 801c4c0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801c4c4:	b2db      	uxtb	r3, r3
 801c4c6:	4619      	mov	r1, r3
 801c4c8:	68f8      	ldr	r0, [r7, #12]
 801c4ca:	f000 fa64 	bl	801c996 <USBD_CoreFindIF>
 801c4ce:	4603      	mov	r3, r0
 801c4d0:	75bb      	strb	r3, [r7, #22]
            break;
 801c4d2:	e00d      	b.n	801c4f0 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 801c4d4:	68fb      	ldr	r3, [r7, #12]
 801c4d6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 801c4da:	b2db      	uxtb	r3, r3
 801c4dc:	4619      	mov	r1, r3
 801c4de:	68f8      	ldr	r0, [r7, #12]
 801c4e0:	f000 fa66 	bl	801c9b0 <USBD_CoreFindEP>
 801c4e4:	4603      	mov	r3, r0
 801c4e6:	75bb      	strb	r3, [r7, #22]
            break;
 801c4e8:	e002      	b.n	801c4f0 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 801c4ea:	2300      	movs	r3, #0
 801c4ec:	75bb      	strb	r3, [r7, #22]
            break;
 801c4ee:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 801c4f0:	7dbb      	ldrb	r3, [r7, #22]
 801c4f2:	2b00      	cmp	r3, #0
 801c4f4:	d119      	bne.n	801c52a <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c4f6:	68fb      	ldr	r3, [r7, #12]
 801c4f8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c4fc:	b2db      	uxtb	r3, r3
 801c4fe:	2b03      	cmp	r3, #3
 801c500:	d113      	bne.n	801c52a <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801c502:	7dba      	ldrb	r2, [r7, #22]
 801c504:	68fb      	ldr	r3, [r7, #12]
 801c506:	32ae      	adds	r2, #174	@ 0xae
 801c508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c50c:	691b      	ldr	r3, [r3, #16]
 801c50e:	2b00      	cmp	r3, #0
 801c510:	d00b      	beq.n	801c52a <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 801c512:	7dba      	ldrb	r2, [r7, #22]
 801c514:	68fb      	ldr	r3, [r7, #12]
 801c516:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 801c51a:	7dba      	ldrb	r2, [r7, #22]
 801c51c:	68fb      	ldr	r3, [r7, #12]
 801c51e:	32ae      	adds	r2, #174	@ 0xae
 801c520:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c524:	691b      	ldr	r3, [r3, #16]
 801c526:	68f8      	ldr	r0, [r7, #12]
 801c528:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 801c52a:	68f8      	ldr	r0, [r7, #12]
 801c52c:	f001 f984 	bl	801d838 <USBD_CtlSendStatus>
 801c530:	e032      	b.n	801c598 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801c532:	7afb      	ldrb	r3, [r7, #11]
 801c534:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801c538:	b2db      	uxtb	r3, r3
 801c53a:	4619      	mov	r1, r3
 801c53c:	68f8      	ldr	r0, [r7, #12]
 801c53e:	f000 fa37 	bl	801c9b0 <USBD_CoreFindEP>
 801c542:	4603      	mov	r3, r0
 801c544:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801c546:	7dbb      	ldrb	r3, [r7, #22]
 801c548:	2bff      	cmp	r3, #255	@ 0xff
 801c54a:	d025      	beq.n	801c598 <USBD_LL_DataOutStage+0x15c>
 801c54c:	7dbb      	ldrb	r3, [r7, #22]
 801c54e:	2b00      	cmp	r3, #0
 801c550:	d122      	bne.n	801c598 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c552:	68fb      	ldr	r3, [r7, #12]
 801c554:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c558:	b2db      	uxtb	r3, r3
 801c55a:	2b03      	cmp	r3, #3
 801c55c:	d117      	bne.n	801c58e <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 801c55e:	7dba      	ldrb	r2, [r7, #22]
 801c560:	68fb      	ldr	r3, [r7, #12]
 801c562:	32ae      	adds	r2, #174	@ 0xae
 801c564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c568:	699b      	ldr	r3, [r3, #24]
 801c56a:	2b00      	cmp	r3, #0
 801c56c:	d00f      	beq.n	801c58e <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 801c56e:	7dba      	ldrb	r2, [r7, #22]
 801c570:	68fb      	ldr	r3, [r7, #12]
 801c572:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 801c576:	7dba      	ldrb	r2, [r7, #22]
 801c578:	68fb      	ldr	r3, [r7, #12]
 801c57a:	32ae      	adds	r2, #174	@ 0xae
 801c57c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c580:	699b      	ldr	r3, [r3, #24]
 801c582:	7afa      	ldrb	r2, [r7, #11]
 801c584:	4611      	mov	r1, r2
 801c586:	68f8      	ldr	r0, [r7, #12]
 801c588:	4798      	blx	r3
 801c58a:	4603      	mov	r3, r0
 801c58c:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 801c58e:	7dfb      	ldrb	r3, [r7, #23]
 801c590:	2b00      	cmp	r3, #0
 801c592:	d001      	beq.n	801c598 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 801c594:	7dfb      	ldrb	r3, [r7, #23]
 801c596:	e000      	b.n	801c59a <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 801c598:	2300      	movs	r3, #0
}
 801c59a:	4618      	mov	r0, r3
 801c59c:	3718      	adds	r7, #24
 801c59e:	46bd      	mov	sp, r7
 801c5a0:	bd80      	pop	{r7, pc}

0801c5a2 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 801c5a2:	b580      	push	{r7, lr}
 801c5a4:	b086      	sub	sp, #24
 801c5a6:	af00      	add	r7, sp, #0
 801c5a8:	60f8      	str	r0, [r7, #12]
 801c5aa:	460b      	mov	r3, r1
 801c5ac:	607a      	str	r2, [r7, #4]
 801c5ae:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 801c5b0:	7afb      	ldrb	r3, [r7, #11]
 801c5b2:	2b00      	cmp	r3, #0
 801c5b4:	d16f      	bne.n	801c696 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 801c5b6:	68fb      	ldr	r3, [r7, #12]
 801c5b8:	3314      	adds	r3, #20
 801c5ba:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 801c5bc:	68fb      	ldr	r3, [r7, #12]
 801c5be:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801c5c2:	2b02      	cmp	r3, #2
 801c5c4:	d15a      	bne.n	801c67c <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 801c5c6:	693b      	ldr	r3, [r7, #16]
 801c5c8:	689a      	ldr	r2, [r3, #8]
 801c5ca:	693b      	ldr	r3, [r7, #16]
 801c5cc:	68db      	ldr	r3, [r3, #12]
 801c5ce:	429a      	cmp	r2, r3
 801c5d0:	d914      	bls.n	801c5fc <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 801c5d2:	693b      	ldr	r3, [r7, #16]
 801c5d4:	689a      	ldr	r2, [r3, #8]
 801c5d6:	693b      	ldr	r3, [r7, #16]
 801c5d8:	68db      	ldr	r3, [r3, #12]
 801c5da:	1ad2      	subs	r2, r2, r3
 801c5dc:	693b      	ldr	r3, [r7, #16]
 801c5de:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 801c5e0:	693b      	ldr	r3, [r7, #16]
 801c5e2:	689b      	ldr	r3, [r3, #8]
 801c5e4:	461a      	mov	r2, r3
 801c5e6:	6879      	ldr	r1, [r7, #4]
 801c5e8:	68f8      	ldr	r0, [r7, #12]
 801c5ea:	f001 f8e6 	bl	801d7ba <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801c5ee:	2300      	movs	r3, #0
 801c5f0:	2200      	movs	r2, #0
 801c5f2:	2100      	movs	r1, #0
 801c5f4:	68f8      	ldr	r0, [r7, #12]
 801c5f6:	f001 fe43 	bl	801e280 <USBD_LL_PrepareReceive>
 801c5fa:	e03f      	b.n	801c67c <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 801c5fc:	693b      	ldr	r3, [r7, #16]
 801c5fe:	68da      	ldr	r2, [r3, #12]
 801c600:	693b      	ldr	r3, [r7, #16]
 801c602:	689b      	ldr	r3, [r3, #8]
 801c604:	429a      	cmp	r2, r3
 801c606:	d11c      	bne.n	801c642 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 801c608:	693b      	ldr	r3, [r7, #16]
 801c60a:	685a      	ldr	r2, [r3, #4]
 801c60c:	693b      	ldr	r3, [r7, #16]
 801c60e:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 801c610:	429a      	cmp	r2, r3
 801c612:	d316      	bcc.n	801c642 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 801c614:	693b      	ldr	r3, [r7, #16]
 801c616:	685a      	ldr	r2, [r3, #4]
 801c618:	68fb      	ldr	r3, [r7, #12]
 801c61a:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 801c61e:	429a      	cmp	r2, r3
 801c620:	d20f      	bcs.n	801c642 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 801c622:	2200      	movs	r2, #0
 801c624:	2100      	movs	r1, #0
 801c626:	68f8      	ldr	r0, [r7, #12]
 801c628:	f001 f8c7 	bl	801d7ba <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 801c62c:	68fb      	ldr	r3, [r7, #12]
 801c62e:	2200      	movs	r2, #0
 801c630:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801c634:	2300      	movs	r3, #0
 801c636:	2200      	movs	r2, #0
 801c638:	2100      	movs	r1, #0
 801c63a:	68f8      	ldr	r0, [r7, #12]
 801c63c:	f001 fe20 	bl	801e280 <USBD_LL_PrepareReceive>
 801c640:	e01c      	b.n	801c67c <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c642:	68fb      	ldr	r3, [r7, #12]
 801c644:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c648:	b2db      	uxtb	r3, r3
 801c64a:	2b03      	cmp	r3, #3
 801c64c:	d10f      	bne.n	801c66e <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 801c64e:	68fb      	ldr	r3, [r7, #12]
 801c650:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c654:	68db      	ldr	r3, [r3, #12]
 801c656:	2b00      	cmp	r3, #0
 801c658:	d009      	beq.n	801c66e <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 801c65a:	68fb      	ldr	r3, [r7, #12]
 801c65c:	2200      	movs	r2, #0
 801c65e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 801c662:	68fb      	ldr	r3, [r7, #12]
 801c664:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c668:	68db      	ldr	r3, [r3, #12]
 801c66a:	68f8      	ldr	r0, [r7, #12]
 801c66c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 801c66e:	2180      	movs	r1, #128	@ 0x80
 801c670:	68f8      	ldr	r0, [r7, #12]
 801c672:	f001 fd5b 	bl	801e12c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 801c676:	68f8      	ldr	r0, [r7, #12]
 801c678:	f001 f8f1 	bl	801d85e <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 801c67c:	68fb      	ldr	r3, [r7, #12]
 801c67e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 801c682:	2b00      	cmp	r3, #0
 801c684:	d03a      	beq.n	801c6fc <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 801c686:	68f8      	ldr	r0, [r7, #12]
 801c688:	f7ff fe42 	bl	801c310 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 801c68c:	68fb      	ldr	r3, [r7, #12]
 801c68e:	2200      	movs	r2, #0
 801c690:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 801c694:	e032      	b.n	801c6fc <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 801c696:	7afb      	ldrb	r3, [r7, #11]
 801c698:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801c69c:	b2db      	uxtb	r3, r3
 801c69e:	4619      	mov	r1, r3
 801c6a0:	68f8      	ldr	r0, [r7, #12]
 801c6a2:	f000 f985 	bl	801c9b0 <USBD_CoreFindEP>
 801c6a6:	4603      	mov	r3, r0
 801c6a8:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801c6aa:	7dfb      	ldrb	r3, [r7, #23]
 801c6ac:	2bff      	cmp	r3, #255	@ 0xff
 801c6ae:	d025      	beq.n	801c6fc <USBD_LL_DataInStage+0x15a>
 801c6b0:	7dfb      	ldrb	r3, [r7, #23]
 801c6b2:	2b00      	cmp	r3, #0
 801c6b4:	d122      	bne.n	801c6fc <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c6b6:	68fb      	ldr	r3, [r7, #12]
 801c6b8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c6bc:	b2db      	uxtb	r3, r3
 801c6be:	2b03      	cmp	r3, #3
 801c6c0:	d11c      	bne.n	801c6fc <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 801c6c2:	7dfa      	ldrb	r2, [r7, #23]
 801c6c4:	68fb      	ldr	r3, [r7, #12]
 801c6c6:	32ae      	adds	r2, #174	@ 0xae
 801c6c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c6cc:	695b      	ldr	r3, [r3, #20]
 801c6ce:	2b00      	cmp	r3, #0
 801c6d0:	d014      	beq.n	801c6fc <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 801c6d2:	7dfa      	ldrb	r2, [r7, #23]
 801c6d4:	68fb      	ldr	r3, [r7, #12]
 801c6d6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 801c6da:	7dfa      	ldrb	r2, [r7, #23]
 801c6dc:	68fb      	ldr	r3, [r7, #12]
 801c6de:	32ae      	adds	r2, #174	@ 0xae
 801c6e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c6e4:	695b      	ldr	r3, [r3, #20]
 801c6e6:	7afa      	ldrb	r2, [r7, #11]
 801c6e8:	4611      	mov	r1, r2
 801c6ea:	68f8      	ldr	r0, [r7, #12]
 801c6ec:	4798      	blx	r3
 801c6ee:	4603      	mov	r3, r0
 801c6f0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 801c6f2:	7dbb      	ldrb	r3, [r7, #22]
 801c6f4:	2b00      	cmp	r3, #0
 801c6f6:	d001      	beq.n	801c6fc <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 801c6f8:	7dbb      	ldrb	r3, [r7, #22]
 801c6fa:	e000      	b.n	801c6fe <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 801c6fc:	2300      	movs	r3, #0
}
 801c6fe:	4618      	mov	r0, r3
 801c700:	3718      	adds	r7, #24
 801c702:	46bd      	mov	sp, r7
 801c704:	bd80      	pop	{r7, pc}

0801c706 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 801c706:	b580      	push	{r7, lr}
 801c708:	b084      	sub	sp, #16
 801c70a:	af00      	add	r7, sp, #0
 801c70c:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 801c70e:	2300      	movs	r3, #0
 801c710:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801c712:	687b      	ldr	r3, [r7, #4]
 801c714:	2201      	movs	r2, #1
 801c716:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 801c71a:	687b      	ldr	r3, [r7, #4]
 801c71c:	2200      	movs	r2, #0
 801c71e:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 801c722:	687b      	ldr	r3, [r7, #4]
 801c724:	2200      	movs	r2, #0
 801c726:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 801c728:	687b      	ldr	r3, [r7, #4]
 801c72a:	2200      	movs	r2, #0
 801c72c:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 801c730:	687b      	ldr	r3, [r7, #4]
 801c732:	2200      	movs	r2, #0
 801c734:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 801c738:	687b      	ldr	r3, [r7, #4]
 801c73a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c73e:	2b00      	cmp	r3, #0
 801c740:	d014      	beq.n	801c76c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 801c742:	687b      	ldr	r3, [r7, #4]
 801c744:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c748:	685b      	ldr	r3, [r3, #4]
 801c74a:	2b00      	cmp	r3, #0
 801c74c:	d00e      	beq.n	801c76c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 801c74e:	687b      	ldr	r3, [r7, #4]
 801c750:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c754:	685b      	ldr	r3, [r3, #4]
 801c756:	687a      	ldr	r2, [r7, #4]
 801c758:	6852      	ldr	r2, [r2, #4]
 801c75a:	b2d2      	uxtb	r2, r2
 801c75c:	4611      	mov	r1, r2
 801c75e:	6878      	ldr	r0, [r7, #4]
 801c760:	4798      	blx	r3
 801c762:	4603      	mov	r3, r0
 801c764:	2b00      	cmp	r3, #0
 801c766:	d001      	beq.n	801c76c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 801c768:	2303      	movs	r3, #3
 801c76a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801c76c:	2340      	movs	r3, #64	@ 0x40
 801c76e:	2200      	movs	r2, #0
 801c770:	2100      	movs	r1, #0
 801c772:	6878      	ldr	r0, [r7, #4]
 801c774:	f001 fc95 	bl	801e0a2 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 801c778:	687b      	ldr	r3, [r7, #4]
 801c77a:	2201      	movs	r2, #1
 801c77c:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 801c780:	687b      	ldr	r3, [r7, #4]
 801c782:	2240      	movs	r2, #64	@ 0x40
 801c784:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 801c788:	2340      	movs	r3, #64	@ 0x40
 801c78a:	2200      	movs	r2, #0
 801c78c:	2180      	movs	r1, #128	@ 0x80
 801c78e:	6878      	ldr	r0, [r7, #4]
 801c790:	f001 fc87 	bl	801e0a2 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 801c794:	687b      	ldr	r3, [r7, #4]
 801c796:	2201      	movs	r2, #1
 801c798:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 801c79a:	687b      	ldr	r3, [r7, #4]
 801c79c:	2240      	movs	r2, #64	@ 0x40
 801c79e:	621a      	str	r2, [r3, #32]

  return ret;
 801c7a0:	7bfb      	ldrb	r3, [r7, #15]
}
 801c7a2:	4618      	mov	r0, r3
 801c7a4:	3710      	adds	r7, #16
 801c7a6:	46bd      	mov	sp, r7
 801c7a8:	bd80      	pop	{r7, pc}

0801c7aa <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 801c7aa:	b480      	push	{r7}
 801c7ac:	b083      	sub	sp, #12
 801c7ae:	af00      	add	r7, sp, #0
 801c7b0:	6078      	str	r0, [r7, #4]
 801c7b2:	460b      	mov	r3, r1
 801c7b4:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 801c7b6:	687b      	ldr	r3, [r7, #4]
 801c7b8:	78fa      	ldrb	r2, [r7, #3]
 801c7ba:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 801c7bc:	2300      	movs	r3, #0
}
 801c7be:	4618      	mov	r0, r3
 801c7c0:	370c      	adds	r7, #12
 801c7c2:	46bd      	mov	sp, r7
 801c7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c7c8:	4770      	bx	lr

0801c7ca <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 801c7ca:	b480      	push	{r7}
 801c7cc:	b083      	sub	sp, #12
 801c7ce:	af00      	add	r7, sp, #0
 801c7d0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 801c7d2:	687b      	ldr	r3, [r7, #4]
 801c7d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c7d8:	b2db      	uxtb	r3, r3
 801c7da:	2b04      	cmp	r3, #4
 801c7dc:	d006      	beq.n	801c7ec <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 801c7de:	687b      	ldr	r3, [r7, #4]
 801c7e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c7e4:	b2da      	uxtb	r2, r3
 801c7e6:	687b      	ldr	r3, [r7, #4]
 801c7e8:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 801c7ec:	687b      	ldr	r3, [r7, #4]
 801c7ee:	2204      	movs	r2, #4
 801c7f0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 801c7f4:	2300      	movs	r3, #0
}
 801c7f6:	4618      	mov	r0, r3
 801c7f8:	370c      	adds	r7, #12
 801c7fa:	46bd      	mov	sp, r7
 801c7fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c800:	4770      	bx	lr

0801c802 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 801c802:	b480      	push	{r7}
 801c804:	b083      	sub	sp, #12
 801c806:	af00      	add	r7, sp, #0
 801c808:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 801c80a:	687b      	ldr	r3, [r7, #4]
 801c80c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c810:	b2db      	uxtb	r3, r3
 801c812:	2b04      	cmp	r3, #4
 801c814:	d106      	bne.n	801c824 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 801c816:	687b      	ldr	r3, [r7, #4]
 801c818:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 801c81c:	b2da      	uxtb	r2, r3
 801c81e:	687b      	ldr	r3, [r7, #4]
 801c820:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 801c824:	2300      	movs	r3, #0
}
 801c826:	4618      	mov	r0, r3
 801c828:	370c      	adds	r7, #12
 801c82a:	46bd      	mov	sp, r7
 801c82c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c830:	4770      	bx	lr

0801c832 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 801c832:	b580      	push	{r7, lr}
 801c834:	b082      	sub	sp, #8
 801c836:	af00      	add	r7, sp, #0
 801c838:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c83a:	687b      	ldr	r3, [r7, #4]
 801c83c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c840:	b2db      	uxtb	r3, r3
 801c842:	2b03      	cmp	r3, #3
 801c844:	d110      	bne.n	801c868 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 801c846:	687b      	ldr	r3, [r7, #4]
 801c848:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c84c:	2b00      	cmp	r3, #0
 801c84e:	d00b      	beq.n	801c868 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 801c850:	687b      	ldr	r3, [r7, #4]
 801c852:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c856:	69db      	ldr	r3, [r3, #28]
 801c858:	2b00      	cmp	r3, #0
 801c85a:	d005      	beq.n	801c868 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 801c85c:	687b      	ldr	r3, [r7, #4]
 801c85e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c862:	69db      	ldr	r3, [r3, #28]
 801c864:	6878      	ldr	r0, [r7, #4]
 801c866:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 801c868:	2300      	movs	r3, #0
}
 801c86a:	4618      	mov	r0, r3
 801c86c:	3708      	adds	r7, #8
 801c86e:	46bd      	mov	sp, r7
 801c870:	bd80      	pop	{r7, pc}

0801c872 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 801c872:	b580      	push	{r7, lr}
 801c874:	b082      	sub	sp, #8
 801c876:	af00      	add	r7, sp, #0
 801c878:	6078      	str	r0, [r7, #4]
 801c87a:	460b      	mov	r3, r1
 801c87c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801c87e:	687b      	ldr	r3, [r7, #4]
 801c880:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c884:	687b      	ldr	r3, [r7, #4]
 801c886:	32ae      	adds	r2, #174	@ 0xae
 801c888:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c88c:	2b00      	cmp	r3, #0
 801c88e:	d101      	bne.n	801c894 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 801c890:	2303      	movs	r3, #3
 801c892:	e01c      	b.n	801c8ce <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c894:	687b      	ldr	r3, [r7, #4]
 801c896:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c89a:	b2db      	uxtb	r3, r3
 801c89c:	2b03      	cmp	r3, #3
 801c89e:	d115      	bne.n	801c8cc <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 801c8a0:	687b      	ldr	r3, [r7, #4]
 801c8a2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c8a6:	687b      	ldr	r3, [r7, #4]
 801c8a8:	32ae      	adds	r2, #174	@ 0xae
 801c8aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c8ae:	6a1b      	ldr	r3, [r3, #32]
 801c8b0:	2b00      	cmp	r3, #0
 801c8b2:	d00b      	beq.n	801c8cc <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 801c8b4:	687b      	ldr	r3, [r7, #4]
 801c8b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c8ba:	687b      	ldr	r3, [r7, #4]
 801c8bc:	32ae      	adds	r2, #174	@ 0xae
 801c8be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c8c2:	6a1b      	ldr	r3, [r3, #32]
 801c8c4:	78fa      	ldrb	r2, [r7, #3]
 801c8c6:	4611      	mov	r1, r2
 801c8c8:	6878      	ldr	r0, [r7, #4]
 801c8ca:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801c8cc:	2300      	movs	r3, #0
}
 801c8ce:	4618      	mov	r0, r3
 801c8d0:	3708      	adds	r7, #8
 801c8d2:	46bd      	mov	sp, r7
 801c8d4:	bd80      	pop	{r7, pc}

0801c8d6 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 801c8d6:	b580      	push	{r7, lr}
 801c8d8:	b082      	sub	sp, #8
 801c8da:	af00      	add	r7, sp, #0
 801c8dc:	6078      	str	r0, [r7, #4]
 801c8de:	460b      	mov	r3, r1
 801c8e0:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 801c8e2:	687b      	ldr	r3, [r7, #4]
 801c8e4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c8e8:	687b      	ldr	r3, [r7, #4]
 801c8ea:	32ae      	adds	r2, #174	@ 0xae
 801c8ec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c8f0:	2b00      	cmp	r3, #0
 801c8f2:	d101      	bne.n	801c8f8 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 801c8f4:	2303      	movs	r3, #3
 801c8f6:	e01c      	b.n	801c932 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801c8f8:	687b      	ldr	r3, [r7, #4]
 801c8fa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801c8fe:	b2db      	uxtb	r3, r3
 801c900:	2b03      	cmp	r3, #3
 801c902:	d115      	bne.n	801c930 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 801c904:	687b      	ldr	r3, [r7, #4]
 801c906:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c90a:	687b      	ldr	r3, [r7, #4]
 801c90c:	32ae      	adds	r2, #174	@ 0xae
 801c90e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c912:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c914:	2b00      	cmp	r3, #0
 801c916:	d00b      	beq.n	801c930 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 801c918:	687b      	ldr	r3, [r7, #4]
 801c91a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801c91e:	687b      	ldr	r3, [r7, #4]
 801c920:	32ae      	adds	r2, #174	@ 0xae
 801c922:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801c926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801c928:	78fa      	ldrb	r2, [r7, #3]
 801c92a:	4611      	mov	r1, r2
 801c92c:	6878      	ldr	r0, [r7, #4]
 801c92e:	4798      	blx	r3
    }
  }

  return USBD_OK;
 801c930:	2300      	movs	r3, #0
}
 801c932:	4618      	mov	r0, r3
 801c934:	3708      	adds	r7, #8
 801c936:	46bd      	mov	sp, r7
 801c938:	bd80      	pop	{r7, pc}

0801c93a <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 801c93a:	b480      	push	{r7}
 801c93c:	b083      	sub	sp, #12
 801c93e:	af00      	add	r7, sp, #0
 801c940:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 801c942:	2300      	movs	r3, #0
}
 801c944:	4618      	mov	r0, r3
 801c946:	370c      	adds	r7, #12
 801c948:	46bd      	mov	sp, r7
 801c94a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c94e:	4770      	bx	lr

0801c950 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 801c950:	b580      	push	{r7, lr}
 801c952:	b084      	sub	sp, #16
 801c954:	af00      	add	r7, sp, #0
 801c956:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 801c958:	2300      	movs	r3, #0
 801c95a:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 801c95c:	687b      	ldr	r3, [r7, #4]
 801c95e:	2201      	movs	r2, #1
 801c960:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 801c964:	687b      	ldr	r3, [r7, #4]
 801c966:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c96a:	2b00      	cmp	r3, #0
 801c96c:	d00e      	beq.n	801c98c <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 801c96e:	687b      	ldr	r3, [r7, #4]
 801c970:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801c974:	685b      	ldr	r3, [r3, #4]
 801c976:	687a      	ldr	r2, [r7, #4]
 801c978:	6852      	ldr	r2, [r2, #4]
 801c97a:	b2d2      	uxtb	r2, r2
 801c97c:	4611      	mov	r1, r2
 801c97e:	6878      	ldr	r0, [r7, #4]
 801c980:	4798      	blx	r3
 801c982:	4603      	mov	r3, r0
 801c984:	2b00      	cmp	r3, #0
 801c986:	d001      	beq.n	801c98c <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 801c988:	2303      	movs	r3, #3
 801c98a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801c98c:	7bfb      	ldrb	r3, [r7, #15]
}
 801c98e:	4618      	mov	r0, r3
 801c990:	3710      	adds	r7, #16
 801c992:	46bd      	mov	sp, r7
 801c994:	bd80      	pop	{r7, pc}

0801c996 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801c996:	b480      	push	{r7}
 801c998:	b083      	sub	sp, #12
 801c99a:	af00      	add	r7, sp, #0
 801c99c:	6078      	str	r0, [r7, #4]
 801c99e:	460b      	mov	r3, r1
 801c9a0:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801c9a2:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801c9a4:	4618      	mov	r0, r3
 801c9a6:	370c      	adds	r7, #12
 801c9a8:	46bd      	mov	sp, r7
 801c9aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c9ae:	4770      	bx	lr

0801c9b0 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 801c9b0:	b480      	push	{r7}
 801c9b2:	b083      	sub	sp, #12
 801c9b4:	af00      	add	r7, sp, #0
 801c9b6:	6078      	str	r0, [r7, #4]
 801c9b8:	460b      	mov	r3, r1
 801c9ba:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 801c9bc:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 801c9be:	4618      	mov	r0, r3
 801c9c0:	370c      	adds	r7, #12
 801c9c2:	46bd      	mov	sp, r7
 801c9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801c9c8:	4770      	bx	lr

0801c9ca <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 801c9ca:	b580      	push	{r7, lr}
 801c9cc:	b086      	sub	sp, #24
 801c9ce:	af00      	add	r7, sp, #0
 801c9d0:	6078      	str	r0, [r7, #4]
 801c9d2:	460b      	mov	r3, r1
 801c9d4:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 801c9d6:	687b      	ldr	r3, [r7, #4]
 801c9d8:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 801c9da:	687b      	ldr	r3, [r7, #4]
 801c9dc:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 801c9de:	2300      	movs	r3, #0
 801c9e0:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 801c9e2:	68fb      	ldr	r3, [r7, #12]
 801c9e4:	885b      	ldrh	r3, [r3, #2]
 801c9e6:	b29b      	uxth	r3, r3
 801c9e8:	68fa      	ldr	r2, [r7, #12]
 801c9ea:	7812      	ldrb	r2, [r2, #0]
 801c9ec:	4293      	cmp	r3, r2
 801c9ee:	d91f      	bls.n	801ca30 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 801c9f0:	68fb      	ldr	r3, [r7, #12]
 801c9f2:	781b      	ldrb	r3, [r3, #0]
 801c9f4:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 801c9f6:	e013      	b.n	801ca20 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 801c9f8:	f107 030a 	add.w	r3, r7, #10
 801c9fc:	4619      	mov	r1, r3
 801c9fe:	6978      	ldr	r0, [r7, #20]
 801ca00:	f000 f81b 	bl	801ca3a <USBD_GetNextDesc>
 801ca04:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 801ca06:	697b      	ldr	r3, [r7, #20]
 801ca08:	785b      	ldrb	r3, [r3, #1]
 801ca0a:	2b05      	cmp	r3, #5
 801ca0c:	d108      	bne.n	801ca20 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 801ca0e:	697b      	ldr	r3, [r7, #20]
 801ca10:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 801ca12:	693b      	ldr	r3, [r7, #16]
 801ca14:	789b      	ldrb	r3, [r3, #2]
 801ca16:	78fa      	ldrb	r2, [r7, #3]
 801ca18:	429a      	cmp	r2, r3
 801ca1a:	d008      	beq.n	801ca2e <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 801ca1c:	2300      	movs	r3, #0
 801ca1e:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 801ca20:	68fb      	ldr	r3, [r7, #12]
 801ca22:	885b      	ldrh	r3, [r3, #2]
 801ca24:	b29a      	uxth	r2, r3
 801ca26:	897b      	ldrh	r3, [r7, #10]
 801ca28:	429a      	cmp	r2, r3
 801ca2a:	d8e5      	bhi.n	801c9f8 <USBD_GetEpDesc+0x2e>
 801ca2c:	e000      	b.n	801ca30 <USBD_GetEpDesc+0x66>
          break;
 801ca2e:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 801ca30:	693b      	ldr	r3, [r7, #16]
}
 801ca32:	4618      	mov	r0, r3
 801ca34:	3718      	adds	r7, #24
 801ca36:	46bd      	mov	sp, r7
 801ca38:	bd80      	pop	{r7, pc}

0801ca3a <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 801ca3a:	b480      	push	{r7}
 801ca3c:	b085      	sub	sp, #20
 801ca3e:	af00      	add	r7, sp, #0
 801ca40:	6078      	str	r0, [r7, #4]
 801ca42:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 801ca44:	687b      	ldr	r3, [r7, #4]
 801ca46:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 801ca48:	683b      	ldr	r3, [r7, #0]
 801ca4a:	881b      	ldrh	r3, [r3, #0]
 801ca4c:	68fa      	ldr	r2, [r7, #12]
 801ca4e:	7812      	ldrb	r2, [r2, #0]
 801ca50:	4413      	add	r3, r2
 801ca52:	b29a      	uxth	r2, r3
 801ca54:	683b      	ldr	r3, [r7, #0]
 801ca56:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 801ca58:	68fb      	ldr	r3, [r7, #12]
 801ca5a:	781b      	ldrb	r3, [r3, #0]
 801ca5c:	461a      	mov	r2, r3
 801ca5e:	687b      	ldr	r3, [r7, #4]
 801ca60:	4413      	add	r3, r2
 801ca62:	60fb      	str	r3, [r7, #12]

  return (pnext);
 801ca64:	68fb      	ldr	r3, [r7, #12]
}
 801ca66:	4618      	mov	r0, r3
 801ca68:	3714      	adds	r7, #20
 801ca6a:	46bd      	mov	sp, r7
 801ca6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 801ca70:	4770      	bx	lr

0801ca72 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 801ca72:	b480      	push	{r7}
 801ca74:	b087      	sub	sp, #28
 801ca76:	af00      	add	r7, sp, #0
 801ca78:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 801ca7a:	687b      	ldr	r3, [r7, #4]
 801ca7c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 801ca7e:	697b      	ldr	r3, [r7, #20]
 801ca80:	781b      	ldrb	r3, [r3, #0]
 801ca82:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 801ca84:	697b      	ldr	r3, [r7, #20]
 801ca86:	3301      	adds	r3, #1
 801ca88:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 801ca8a:	697b      	ldr	r3, [r7, #20]
 801ca8c:	781b      	ldrb	r3, [r3, #0]
 801ca8e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 801ca90:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 801ca94:	021b      	lsls	r3, r3, #8
 801ca96:	b21a      	sxth	r2, r3
 801ca98:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 801ca9c:	4313      	orrs	r3, r2
 801ca9e:	b21b      	sxth	r3, r3
 801caa0:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 801caa2:	89fb      	ldrh	r3, [r7, #14]
}
 801caa4:	4618      	mov	r0, r3
 801caa6:	371c      	adds	r7, #28
 801caa8:	46bd      	mov	sp, r7
 801caaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801caae:	4770      	bx	lr

0801cab0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801cab0:	b580      	push	{r7, lr}
 801cab2:	b084      	sub	sp, #16
 801cab4:	af00      	add	r7, sp, #0
 801cab6:	6078      	str	r0, [r7, #4]
 801cab8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801caba:	2300      	movs	r3, #0
 801cabc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801cabe:	683b      	ldr	r3, [r7, #0]
 801cac0:	781b      	ldrb	r3, [r3, #0]
 801cac2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801cac6:	2b40      	cmp	r3, #64	@ 0x40
 801cac8:	d005      	beq.n	801cad6 <USBD_StdDevReq+0x26>
 801caca:	2b40      	cmp	r3, #64	@ 0x40
 801cacc:	d857      	bhi.n	801cb7e <USBD_StdDevReq+0xce>
 801cace:	2b00      	cmp	r3, #0
 801cad0:	d00f      	beq.n	801caf2 <USBD_StdDevReq+0x42>
 801cad2:	2b20      	cmp	r3, #32
 801cad4:	d153      	bne.n	801cb7e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 801cad6:	687b      	ldr	r3, [r7, #4]
 801cad8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801cadc:	687b      	ldr	r3, [r7, #4]
 801cade:	32ae      	adds	r2, #174	@ 0xae
 801cae0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cae4:	689b      	ldr	r3, [r3, #8]
 801cae6:	6839      	ldr	r1, [r7, #0]
 801cae8:	6878      	ldr	r0, [r7, #4]
 801caea:	4798      	blx	r3
 801caec:	4603      	mov	r3, r0
 801caee:	73fb      	strb	r3, [r7, #15]
      break;
 801caf0:	e04a      	b.n	801cb88 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801caf2:	683b      	ldr	r3, [r7, #0]
 801caf4:	785b      	ldrb	r3, [r3, #1]
 801caf6:	2b09      	cmp	r3, #9
 801caf8:	d83b      	bhi.n	801cb72 <USBD_StdDevReq+0xc2>
 801cafa:	a201      	add	r2, pc, #4	@ (adr r2, 801cb00 <USBD_StdDevReq+0x50>)
 801cafc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cb00:	0801cb55 	.word	0x0801cb55
 801cb04:	0801cb69 	.word	0x0801cb69
 801cb08:	0801cb73 	.word	0x0801cb73
 801cb0c:	0801cb5f 	.word	0x0801cb5f
 801cb10:	0801cb73 	.word	0x0801cb73
 801cb14:	0801cb33 	.word	0x0801cb33
 801cb18:	0801cb29 	.word	0x0801cb29
 801cb1c:	0801cb73 	.word	0x0801cb73
 801cb20:	0801cb4b 	.word	0x0801cb4b
 801cb24:	0801cb3d 	.word	0x0801cb3d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 801cb28:	6839      	ldr	r1, [r7, #0]
 801cb2a:	6878      	ldr	r0, [r7, #4]
 801cb2c:	f000 fa3c 	bl	801cfa8 <USBD_GetDescriptor>
          break;
 801cb30:	e024      	b.n	801cb7c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 801cb32:	6839      	ldr	r1, [r7, #0]
 801cb34:	6878      	ldr	r0, [r7, #4]
 801cb36:	f000 fbcb 	bl	801d2d0 <USBD_SetAddress>
          break;
 801cb3a:	e01f      	b.n	801cb7c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 801cb3c:	6839      	ldr	r1, [r7, #0]
 801cb3e:	6878      	ldr	r0, [r7, #4]
 801cb40:	f000 fc0a 	bl	801d358 <USBD_SetConfig>
 801cb44:	4603      	mov	r3, r0
 801cb46:	73fb      	strb	r3, [r7, #15]
          break;
 801cb48:	e018      	b.n	801cb7c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 801cb4a:	6839      	ldr	r1, [r7, #0]
 801cb4c:	6878      	ldr	r0, [r7, #4]
 801cb4e:	f000 fcad 	bl	801d4ac <USBD_GetConfig>
          break;
 801cb52:	e013      	b.n	801cb7c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 801cb54:	6839      	ldr	r1, [r7, #0]
 801cb56:	6878      	ldr	r0, [r7, #4]
 801cb58:	f000 fcde 	bl	801d518 <USBD_GetStatus>
          break;
 801cb5c:	e00e      	b.n	801cb7c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 801cb5e:	6839      	ldr	r1, [r7, #0]
 801cb60:	6878      	ldr	r0, [r7, #4]
 801cb62:	f000 fd0d 	bl	801d580 <USBD_SetFeature>
          break;
 801cb66:	e009      	b.n	801cb7c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 801cb68:	6839      	ldr	r1, [r7, #0]
 801cb6a:	6878      	ldr	r0, [r7, #4]
 801cb6c:	f000 fd31 	bl	801d5d2 <USBD_ClrFeature>
          break;
 801cb70:	e004      	b.n	801cb7c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 801cb72:	6839      	ldr	r1, [r7, #0]
 801cb74:	6878      	ldr	r0, [r7, #4]
 801cb76:	f000 fd88 	bl	801d68a <USBD_CtlError>
          break;
 801cb7a:	bf00      	nop
      }
      break;
 801cb7c:	e004      	b.n	801cb88 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 801cb7e:	6839      	ldr	r1, [r7, #0]
 801cb80:	6878      	ldr	r0, [r7, #4]
 801cb82:	f000 fd82 	bl	801d68a <USBD_CtlError>
      break;
 801cb86:	bf00      	nop
  }

  return ret;
 801cb88:	7bfb      	ldrb	r3, [r7, #15]
}
 801cb8a:	4618      	mov	r0, r3
 801cb8c:	3710      	adds	r7, #16
 801cb8e:	46bd      	mov	sp, r7
 801cb90:	bd80      	pop	{r7, pc}
 801cb92:	bf00      	nop

0801cb94 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801cb94:	b580      	push	{r7, lr}
 801cb96:	b084      	sub	sp, #16
 801cb98:	af00      	add	r7, sp, #0
 801cb9a:	6078      	str	r0, [r7, #4]
 801cb9c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801cb9e:	2300      	movs	r3, #0
 801cba0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801cba2:	683b      	ldr	r3, [r7, #0]
 801cba4:	781b      	ldrb	r3, [r3, #0]
 801cba6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801cbaa:	2b40      	cmp	r3, #64	@ 0x40
 801cbac:	d005      	beq.n	801cbba <USBD_StdItfReq+0x26>
 801cbae:	2b40      	cmp	r3, #64	@ 0x40
 801cbb0:	d852      	bhi.n	801cc58 <USBD_StdItfReq+0xc4>
 801cbb2:	2b00      	cmp	r3, #0
 801cbb4:	d001      	beq.n	801cbba <USBD_StdItfReq+0x26>
 801cbb6:	2b20      	cmp	r3, #32
 801cbb8:	d14e      	bne.n	801cc58 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 801cbba:	687b      	ldr	r3, [r7, #4]
 801cbbc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cbc0:	b2db      	uxtb	r3, r3
 801cbc2:	3b01      	subs	r3, #1
 801cbc4:	2b02      	cmp	r3, #2
 801cbc6:	d840      	bhi.n	801cc4a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 801cbc8:	683b      	ldr	r3, [r7, #0]
 801cbca:	889b      	ldrh	r3, [r3, #4]
 801cbcc:	b2db      	uxtb	r3, r3
 801cbce:	2b01      	cmp	r3, #1
 801cbd0:	d836      	bhi.n	801cc40 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 801cbd2:	683b      	ldr	r3, [r7, #0]
 801cbd4:	889b      	ldrh	r3, [r3, #4]
 801cbd6:	b2db      	uxtb	r3, r3
 801cbd8:	4619      	mov	r1, r3
 801cbda:	6878      	ldr	r0, [r7, #4]
 801cbdc:	f7ff fedb 	bl	801c996 <USBD_CoreFindIF>
 801cbe0:	4603      	mov	r3, r0
 801cbe2:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801cbe4:	7bbb      	ldrb	r3, [r7, #14]
 801cbe6:	2bff      	cmp	r3, #255	@ 0xff
 801cbe8:	d01d      	beq.n	801cc26 <USBD_StdItfReq+0x92>
 801cbea:	7bbb      	ldrb	r3, [r7, #14]
 801cbec:	2b00      	cmp	r3, #0
 801cbee:	d11a      	bne.n	801cc26 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 801cbf0:	7bba      	ldrb	r2, [r7, #14]
 801cbf2:	687b      	ldr	r3, [r7, #4]
 801cbf4:	32ae      	adds	r2, #174	@ 0xae
 801cbf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cbfa:	689b      	ldr	r3, [r3, #8]
 801cbfc:	2b00      	cmp	r3, #0
 801cbfe:	d00f      	beq.n	801cc20 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 801cc00:	7bba      	ldrb	r2, [r7, #14]
 801cc02:	687b      	ldr	r3, [r7, #4]
 801cc04:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801cc08:	7bba      	ldrb	r2, [r7, #14]
 801cc0a:	687b      	ldr	r3, [r7, #4]
 801cc0c:	32ae      	adds	r2, #174	@ 0xae
 801cc0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cc12:	689b      	ldr	r3, [r3, #8]
 801cc14:	6839      	ldr	r1, [r7, #0]
 801cc16:	6878      	ldr	r0, [r7, #4]
 801cc18:	4798      	blx	r3
 801cc1a:	4603      	mov	r3, r0
 801cc1c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801cc1e:	e004      	b.n	801cc2a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 801cc20:	2303      	movs	r3, #3
 801cc22:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 801cc24:	e001      	b.n	801cc2a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 801cc26:	2303      	movs	r3, #3
 801cc28:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 801cc2a:	683b      	ldr	r3, [r7, #0]
 801cc2c:	88db      	ldrh	r3, [r3, #6]
 801cc2e:	2b00      	cmp	r3, #0
 801cc30:	d110      	bne.n	801cc54 <USBD_StdItfReq+0xc0>
 801cc32:	7bfb      	ldrb	r3, [r7, #15]
 801cc34:	2b00      	cmp	r3, #0
 801cc36:	d10d      	bne.n	801cc54 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 801cc38:	6878      	ldr	r0, [r7, #4]
 801cc3a:	f000 fdfd 	bl	801d838 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 801cc3e:	e009      	b.n	801cc54 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 801cc40:	6839      	ldr	r1, [r7, #0]
 801cc42:	6878      	ldr	r0, [r7, #4]
 801cc44:	f000 fd21 	bl	801d68a <USBD_CtlError>
          break;
 801cc48:	e004      	b.n	801cc54 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 801cc4a:	6839      	ldr	r1, [r7, #0]
 801cc4c:	6878      	ldr	r0, [r7, #4]
 801cc4e:	f000 fd1c 	bl	801d68a <USBD_CtlError>
          break;
 801cc52:	e000      	b.n	801cc56 <USBD_StdItfReq+0xc2>
          break;
 801cc54:	bf00      	nop
      }
      break;
 801cc56:	e004      	b.n	801cc62 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 801cc58:	6839      	ldr	r1, [r7, #0]
 801cc5a:	6878      	ldr	r0, [r7, #4]
 801cc5c:	f000 fd15 	bl	801d68a <USBD_CtlError>
      break;
 801cc60:	bf00      	nop
  }

  return ret;
 801cc62:	7bfb      	ldrb	r3, [r7, #15]
}
 801cc64:	4618      	mov	r0, r3
 801cc66:	3710      	adds	r7, #16
 801cc68:	46bd      	mov	sp, r7
 801cc6a:	bd80      	pop	{r7, pc}

0801cc6c <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801cc6c:	b580      	push	{r7, lr}
 801cc6e:	b084      	sub	sp, #16
 801cc70:	af00      	add	r7, sp, #0
 801cc72:	6078      	str	r0, [r7, #4]
 801cc74:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 801cc76:	2300      	movs	r3, #0
 801cc78:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 801cc7a:	683b      	ldr	r3, [r7, #0]
 801cc7c:	889b      	ldrh	r3, [r3, #4]
 801cc7e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 801cc80:	683b      	ldr	r3, [r7, #0]
 801cc82:	781b      	ldrb	r3, [r3, #0]
 801cc84:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801cc88:	2b40      	cmp	r3, #64	@ 0x40
 801cc8a:	d007      	beq.n	801cc9c <USBD_StdEPReq+0x30>
 801cc8c:	2b40      	cmp	r3, #64	@ 0x40
 801cc8e:	f200 817f 	bhi.w	801cf90 <USBD_StdEPReq+0x324>
 801cc92:	2b00      	cmp	r3, #0
 801cc94:	d02a      	beq.n	801ccec <USBD_StdEPReq+0x80>
 801cc96:	2b20      	cmp	r3, #32
 801cc98:	f040 817a 	bne.w	801cf90 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 801cc9c:	7bbb      	ldrb	r3, [r7, #14]
 801cc9e:	4619      	mov	r1, r3
 801cca0:	6878      	ldr	r0, [r7, #4]
 801cca2:	f7ff fe85 	bl	801c9b0 <USBD_CoreFindEP>
 801cca6:	4603      	mov	r3, r0
 801cca8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801ccaa:	7b7b      	ldrb	r3, [r7, #13]
 801ccac:	2bff      	cmp	r3, #255	@ 0xff
 801ccae:	f000 8174 	beq.w	801cf9a <USBD_StdEPReq+0x32e>
 801ccb2:	7b7b      	ldrb	r3, [r7, #13]
 801ccb4:	2b00      	cmp	r3, #0
 801ccb6:	f040 8170 	bne.w	801cf9a <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 801ccba:	7b7a      	ldrb	r2, [r7, #13]
 801ccbc:	687b      	ldr	r3, [r7, #4]
 801ccbe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 801ccc2:	7b7a      	ldrb	r2, [r7, #13]
 801ccc4:	687b      	ldr	r3, [r7, #4]
 801ccc6:	32ae      	adds	r2, #174	@ 0xae
 801ccc8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801cccc:	689b      	ldr	r3, [r3, #8]
 801ccce:	2b00      	cmp	r3, #0
 801ccd0:	f000 8163 	beq.w	801cf9a <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 801ccd4:	7b7a      	ldrb	r2, [r7, #13]
 801ccd6:	687b      	ldr	r3, [r7, #4]
 801ccd8:	32ae      	adds	r2, #174	@ 0xae
 801ccda:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ccde:	689b      	ldr	r3, [r3, #8]
 801cce0:	6839      	ldr	r1, [r7, #0]
 801cce2:	6878      	ldr	r0, [r7, #4]
 801cce4:	4798      	blx	r3
 801cce6:	4603      	mov	r3, r0
 801cce8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 801ccea:	e156      	b.n	801cf9a <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 801ccec:	683b      	ldr	r3, [r7, #0]
 801ccee:	785b      	ldrb	r3, [r3, #1]
 801ccf0:	2b03      	cmp	r3, #3
 801ccf2:	d008      	beq.n	801cd06 <USBD_StdEPReq+0x9a>
 801ccf4:	2b03      	cmp	r3, #3
 801ccf6:	f300 8145 	bgt.w	801cf84 <USBD_StdEPReq+0x318>
 801ccfa:	2b00      	cmp	r3, #0
 801ccfc:	f000 809b 	beq.w	801ce36 <USBD_StdEPReq+0x1ca>
 801cd00:	2b01      	cmp	r3, #1
 801cd02:	d03c      	beq.n	801cd7e <USBD_StdEPReq+0x112>
 801cd04:	e13e      	b.n	801cf84 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 801cd06:	687b      	ldr	r3, [r7, #4]
 801cd08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cd0c:	b2db      	uxtb	r3, r3
 801cd0e:	2b02      	cmp	r3, #2
 801cd10:	d002      	beq.n	801cd18 <USBD_StdEPReq+0xac>
 801cd12:	2b03      	cmp	r3, #3
 801cd14:	d016      	beq.n	801cd44 <USBD_StdEPReq+0xd8>
 801cd16:	e02c      	b.n	801cd72 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801cd18:	7bbb      	ldrb	r3, [r7, #14]
 801cd1a:	2b00      	cmp	r3, #0
 801cd1c:	d00d      	beq.n	801cd3a <USBD_StdEPReq+0xce>
 801cd1e:	7bbb      	ldrb	r3, [r7, #14]
 801cd20:	2b80      	cmp	r3, #128	@ 0x80
 801cd22:	d00a      	beq.n	801cd3a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801cd24:	7bbb      	ldrb	r3, [r7, #14]
 801cd26:	4619      	mov	r1, r3
 801cd28:	6878      	ldr	r0, [r7, #4]
 801cd2a:	f001 f9ff 	bl	801e12c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801cd2e:	2180      	movs	r1, #128	@ 0x80
 801cd30:	6878      	ldr	r0, [r7, #4]
 801cd32:	f001 f9fb 	bl	801e12c <USBD_LL_StallEP>
 801cd36:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801cd38:	e020      	b.n	801cd7c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 801cd3a:	6839      	ldr	r1, [r7, #0]
 801cd3c:	6878      	ldr	r0, [r7, #4]
 801cd3e:	f000 fca4 	bl	801d68a <USBD_CtlError>
              break;
 801cd42:	e01b      	b.n	801cd7c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801cd44:	683b      	ldr	r3, [r7, #0]
 801cd46:	885b      	ldrh	r3, [r3, #2]
 801cd48:	2b00      	cmp	r3, #0
 801cd4a:	d10e      	bne.n	801cd6a <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 801cd4c:	7bbb      	ldrb	r3, [r7, #14]
 801cd4e:	2b00      	cmp	r3, #0
 801cd50:	d00b      	beq.n	801cd6a <USBD_StdEPReq+0xfe>
 801cd52:	7bbb      	ldrb	r3, [r7, #14]
 801cd54:	2b80      	cmp	r3, #128	@ 0x80
 801cd56:	d008      	beq.n	801cd6a <USBD_StdEPReq+0xfe>
 801cd58:	683b      	ldr	r3, [r7, #0]
 801cd5a:	88db      	ldrh	r3, [r3, #6]
 801cd5c:	2b00      	cmp	r3, #0
 801cd5e:	d104      	bne.n	801cd6a <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801cd60:	7bbb      	ldrb	r3, [r7, #14]
 801cd62:	4619      	mov	r1, r3
 801cd64:	6878      	ldr	r0, [r7, #4]
 801cd66:	f001 f9e1 	bl	801e12c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 801cd6a:	6878      	ldr	r0, [r7, #4]
 801cd6c:	f000 fd64 	bl	801d838 <USBD_CtlSendStatus>

              break;
 801cd70:	e004      	b.n	801cd7c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 801cd72:	6839      	ldr	r1, [r7, #0]
 801cd74:	6878      	ldr	r0, [r7, #4]
 801cd76:	f000 fc88 	bl	801d68a <USBD_CtlError>
              break;
 801cd7a:	bf00      	nop
          }
          break;
 801cd7c:	e107      	b.n	801cf8e <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 801cd7e:	687b      	ldr	r3, [r7, #4]
 801cd80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801cd84:	b2db      	uxtb	r3, r3
 801cd86:	2b02      	cmp	r3, #2
 801cd88:	d002      	beq.n	801cd90 <USBD_StdEPReq+0x124>
 801cd8a:	2b03      	cmp	r3, #3
 801cd8c:	d016      	beq.n	801cdbc <USBD_StdEPReq+0x150>
 801cd8e:	e04b      	b.n	801ce28 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801cd90:	7bbb      	ldrb	r3, [r7, #14]
 801cd92:	2b00      	cmp	r3, #0
 801cd94:	d00d      	beq.n	801cdb2 <USBD_StdEPReq+0x146>
 801cd96:	7bbb      	ldrb	r3, [r7, #14]
 801cd98:	2b80      	cmp	r3, #128	@ 0x80
 801cd9a:	d00a      	beq.n	801cdb2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 801cd9c:	7bbb      	ldrb	r3, [r7, #14]
 801cd9e:	4619      	mov	r1, r3
 801cda0:	6878      	ldr	r0, [r7, #4]
 801cda2:	f001 f9c3 	bl	801e12c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801cda6:	2180      	movs	r1, #128	@ 0x80
 801cda8:	6878      	ldr	r0, [r7, #4]
 801cdaa:	f001 f9bf 	bl	801e12c <USBD_LL_StallEP>
 801cdae:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 801cdb0:	e040      	b.n	801ce34 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 801cdb2:	6839      	ldr	r1, [r7, #0]
 801cdb4:	6878      	ldr	r0, [r7, #4]
 801cdb6:	f000 fc68 	bl	801d68a <USBD_CtlError>
              break;
 801cdba:	e03b      	b.n	801ce34 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 801cdbc:	683b      	ldr	r3, [r7, #0]
 801cdbe:	885b      	ldrh	r3, [r3, #2]
 801cdc0:	2b00      	cmp	r3, #0
 801cdc2:	d136      	bne.n	801ce32 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 801cdc4:	7bbb      	ldrb	r3, [r7, #14]
 801cdc6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801cdca:	2b00      	cmp	r3, #0
 801cdcc:	d004      	beq.n	801cdd8 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801cdce:	7bbb      	ldrb	r3, [r7, #14]
 801cdd0:	4619      	mov	r1, r3
 801cdd2:	6878      	ldr	r0, [r7, #4]
 801cdd4:	f001 f9c9 	bl	801e16a <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 801cdd8:	6878      	ldr	r0, [r7, #4]
 801cdda:	f000 fd2d 	bl	801d838 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801cdde:	7bbb      	ldrb	r3, [r7, #14]
 801cde0:	4619      	mov	r1, r3
 801cde2:	6878      	ldr	r0, [r7, #4]
 801cde4:	f7ff fde4 	bl	801c9b0 <USBD_CoreFindEP>
 801cde8:	4603      	mov	r3, r0
 801cdea:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 801cdec:	7b7b      	ldrb	r3, [r7, #13]
 801cdee:	2bff      	cmp	r3, #255	@ 0xff
 801cdf0:	d01f      	beq.n	801ce32 <USBD_StdEPReq+0x1c6>
 801cdf2:	7b7b      	ldrb	r3, [r7, #13]
 801cdf4:	2b00      	cmp	r3, #0
 801cdf6:	d11c      	bne.n	801ce32 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 801cdf8:	7b7a      	ldrb	r2, [r7, #13]
 801cdfa:	687b      	ldr	r3, [r7, #4]
 801cdfc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801ce00:	7b7a      	ldrb	r2, [r7, #13]
 801ce02:	687b      	ldr	r3, [r7, #4]
 801ce04:	32ae      	adds	r2, #174	@ 0xae
 801ce06:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ce0a:	689b      	ldr	r3, [r3, #8]
 801ce0c:	2b00      	cmp	r3, #0
 801ce0e:	d010      	beq.n	801ce32 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801ce10:	7b7a      	ldrb	r2, [r7, #13]
 801ce12:	687b      	ldr	r3, [r7, #4]
 801ce14:	32ae      	adds	r2, #174	@ 0xae
 801ce16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801ce1a:	689b      	ldr	r3, [r3, #8]
 801ce1c:	6839      	ldr	r1, [r7, #0]
 801ce1e:	6878      	ldr	r0, [r7, #4]
 801ce20:	4798      	blx	r3
 801ce22:	4603      	mov	r3, r0
 801ce24:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 801ce26:	e004      	b.n	801ce32 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 801ce28:	6839      	ldr	r1, [r7, #0]
 801ce2a:	6878      	ldr	r0, [r7, #4]
 801ce2c:	f000 fc2d 	bl	801d68a <USBD_CtlError>
              break;
 801ce30:	e000      	b.n	801ce34 <USBD_StdEPReq+0x1c8>
              break;
 801ce32:	bf00      	nop
          }
          break;
 801ce34:	e0ab      	b.n	801cf8e <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 801ce36:	687b      	ldr	r3, [r7, #4]
 801ce38:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801ce3c:	b2db      	uxtb	r3, r3
 801ce3e:	2b02      	cmp	r3, #2
 801ce40:	d002      	beq.n	801ce48 <USBD_StdEPReq+0x1dc>
 801ce42:	2b03      	cmp	r3, #3
 801ce44:	d032      	beq.n	801ceac <USBD_StdEPReq+0x240>
 801ce46:	e097      	b.n	801cf78 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 801ce48:	7bbb      	ldrb	r3, [r7, #14]
 801ce4a:	2b00      	cmp	r3, #0
 801ce4c:	d007      	beq.n	801ce5e <USBD_StdEPReq+0x1f2>
 801ce4e:	7bbb      	ldrb	r3, [r7, #14]
 801ce50:	2b80      	cmp	r3, #128	@ 0x80
 801ce52:	d004      	beq.n	801ce5e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 801ce54:	6839      	ldr	r1, [r7, #0]
 801ce56:	6878      	ldr	r0, [r7, #4]
 801ce58:	f000 fc17 	bl	801d68a <USBD_CtlError>
                break;
 801ce5c:	e091      	b.n	801cf82 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801ce5e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801ce62:	2b00      	cmp	r3, #0
 801ce64:	da0b      	bge.n	801ce7e <USBD_StdEPReq+0x212>
 801ce66:	7bbb      	ldrb	r3, [r7, #14]
 801ce68:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801ce6c:	4613      	mov	r3, r2
 801ce6e:	009b      	lsls	r3, r3, #2
 801ce70:	4413      	add	r3, r2
 801ce72:	009b      	lsls	r3, r3, #2
 801ce74:	3310      	adds	r3, #16
 801ce76:	687a      	ldr	r2, [r7, #4]
 801ce78:	4413      	add	r3, r2
 801ce7a:	3304      	adds	r3, #4
 801ce7c:	e00b      	b.n	801ce96 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801ce7e:	7bbb      	ldrb	r3, [r7, #14]
 801ce80:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801ce84:	4613      	mov	r3, r2
 801ce86:	009b      	lsls	r3, r3, #2
 801ce88:	4413      	add	r3, r2
 801ce8a:	009b      	lsls	r3, r3, #2
 801ce8c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801ce90:	687a      	ldr	r2, [r7, #4]
 801ce92:	4413      	add	r3, r2
 801ce94:	3304      	adds	r3, #4
 801ce96:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 801ce98:	68bb      	ldr	r3, [r7, #8]
 801ce9a:	2200      	movs	r2, #0
 801ce9c:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801ce9e:	68bb      	ldr	r3, [r7, #8]
 801cea0:	2202      	movs	r2, #2
 801cea2:	4619      	mov	r1, r3
 801cea4:	6878      	ldr	r0, [r7, #4]
 801cea6:	f000 fc6d 	bl	801d784 <USBD_CtlSendData>
              break;
 801ceaa:	e06a      	b.n	801cf82 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 801ceac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801ceb0:	2b00      	cmp	r3, #0
 801ceb2:	da11      	bge.n	801ced8 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 801ceb4:	7bbb      	ldrb	r3, [r7, #14]
 801ceb6:	f003 020f 	and.w	r2, r3, #15
 801ceba:	6879      	ldr	r1, [r7, #4]
 801cebc:	4613      	mov	r3, r2
 801cebe:	009b      	lsls	r3, r3, #2
 801cec0:	4413      	add	r3, r2
 801cec2:	009b      	lsls	r3, r3, #2
 801cec4:	440b      	add	r3, r1
 801cec6:	3324      	adds	r3, #36	@ 0x24
 801cec8:	881b      	ldrh	r3, [r3, #0]
 801ceca:	2b00      	cmp	r3, #0
 801cecc:	d117      	bne.n	801cefe <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801cece:	6839      	ldr	r1, [r7, #0]
 801ced0:	6878      	ldr	r0, [r7, #4]
 801ced2:	f000 fbda 	bl	801d68a <USBD_CtlError>
                  break;
 801ced6:	e054      	b.n	801cf82 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 801ced8:	7bbb      	ldrb	r3, [r7, #14]
 801ceda:	f003 020f 	and.w	r2, r3, #15
 801cede:	6879      	ldr	r1, [r7, #4]
 801cee0:	4613      	mov	r3, r2
 801cee2:	009b      	lsls	r3, r3, #2
 801cee4:	4413      	add	r3, r2
 801cee6:	009b      	lsls	r3, r3, #2
 801cee8:	440b      	add	r3, r1
 801ceea:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 801ceee:	881b      	ldrh	r3, [r3, #0]
 801cef0:	2b00      	cmp	r3, #0
 801cef2:	d104      	bne.n	801cefe <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 801cef4:	6839      	ldr	r1, [r7, #0]
 801cef6:	6878      	ldr	r0, [r7, #4]
 801cef8:	f000 fbc7 	bl	801d68a <USBD_CtlError>
                  break;
 801cefc:	e041      	b.n	801cf82 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801cefe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801cf02:	2b00      	cmp	r3, #0
 801cf04:	da0b      	bge.n	801cf1e <USBD_StdEPReq+0x2b2>
 801cf06:	7bbb      	ldrb	r3, [r7, #14]
 801cf08:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801cf0c:	4613      	mov	r3, r2
 801cf0e:	009b      	lsls	r3, r3, #2
 801cf10:	4413      	add	r3, r2
 801cf12:	009b      	lsls	r3, r3, #2
 801cf14:	3310      	adds	r3, #16
 801cf16:	687a      	ldr	r2, [r7, #4]
 801cf18:	4413      	add	r3, r2
 801cf1a:	3304      	adds	r3, #4
 801cf1c:	e00b      	b.n	801cf36 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801cf1e:	7bbb      	ldrb	r3, [r7, #14]
 801cf20:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801cf24:	4613      	mov	r3, r2
 801cf26:	009b      	lsls	r3, r3, #2
 801cf28:	4413      	add	r3, r2
 801cf2a:	009b      	lsls	r3, r3, #2
 801cf2c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801cf30:	687a      	ldr	r2, [r7, #4]
 801cf32:	4413      	add	r3, r2
 801cf34:	3304      	adds	r3, #4
 801cf36:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 801cf38:	7bbb      	ldrb	r3, [r7, #14]
 801cf3a:	2b00      	cmp	r3, #0
 801cf3c:	d002      	beq.n	801cf44 <USBD_StdEPReq+0x2d8>
 801cf3e:	7bbb      	ldrb	r3, [r7, #14]
 801cf40:	2b80      	cmp	r3, #128	@ 0x80
 801cf42:	d103      	bne.n	801cf4c <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 801cf44:	68bb      	ldr	r3, [r7, #8]
 801cf46:	2200      	movs	r2, #0
 801cf48:	601a      	str	r2, [r3, #0]
 801cf4a:	e00e      	b.n	801cf6a <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801cf4c:	7bbb      	ldrb	r3, [r7, #14]
 801cf4e:	4619      	mov	r1, r3
 801cf50:	6878      	ldr	r0, [r7, #4]
 801cf52:	f001 f929 	bl	801e1a8 <USBD_LL_IsStallEP>
 801cf56:	4603      	mov	r3, r0
 801cf58:	2b00      	cmp	r3, #0
 801cf5a:	d003      	beq.n	801cf64 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 801cf5c:	68bb      	ldr	r3, [r7, #8]
 801cf5e:	2201      	movs	r2, #1
 801cf60:	601a      	str	r2, [r3, #0]
 801cf62:	e002      	b.n	801cf6a <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 801cf64:	68bb      	ldr	r3, [r7, #8]
 801cf66:	2200      	movs	r2, #0
 801cf68:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 801cf6a:	68bb      	ldr	r3, [r7, #8]
 801cf6c:	2202      	movs	r2, #2
 801cf6e:	4619      	mov	r1, r3
 801cf70:	6878      	ldr	r0, [r7, #4]
 801cf72:	f000 fc07 	bl	801d784 <USBD_CtlSendData>
              break;
 801cf76:	e004      	b.n	801cf82 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 801cf78:	6839      	ldr	r1, [r7, #0]
 801cf7a:	6878      	ldr	r0, [r7, #4]
 801cf7c:	f000 fb85 	bl	801d68a <USBD_CtlError>
              break;
 801cf80:	bf00      	nop
          }
          break;
 801cf82:	e004      	b.n	801cf8e <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 801cf84:	6839      	ldr	r1, [r7, #0]
 801cf86:	6878      	ldr	r0, [r7, #4]
 801cf88:	f000 fb7f 	bl	801d68a <USBD_CtlError>
          break;
 801cf8c:	bf00      	nop
      }
      break;
 801cf8e:	e005      	b.n	801cf9c <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 801cf90:	6839      	ldr	r1, [r7, #0]
 801cf92:	6878      	ldr	r0, [r7, #4]
 801cf94:	f000 fb79 	bl	801d68a <USBD_CtlError>
      break;
 801cf98:	e000      	b.n	801cf9c <USBD_StdEPReq+0x330>
      break;
 801cf9a:	bf00      	nop
  }

  return ret;
 801cf9c:	7bfb      	ldrb	r3, [r7, #15]
}
 801cf9e:	4618      	mov	r0, r3
 801cfa0:	3710      	adds	r7, #16
 801cfa2:	46bd      	mov	sp, r7
 801cfa4:	bd80      	pop	{r7, pc}
	...

0801cfa8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801cfa8:	b580      	push	{r7, lr}
 801cfaa:	b084      	sub	sp, #16
 801cfac:	af00      	add	r7, sp, #0
 801cfae:	6078      	str	r0, [r7, #4]
 801cfb0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 801cfb2:	2300      	movs	r3, #0
 801cfb4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 801cfb6:	2300      	movs	r3, #0
 801cfb8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 801cfba:	2300      	movs	r3, #0
 801cfbc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 801cfbe:	683b      	ldr	r3, [r7, #0]
 801cfc0:	885b      	ldrh	r3, [r3, #2]
 801cfc2:	0a1b      	lsrs	r3, r3, #8
 801cfc4:	b29b      	uxth	r3, r3
 801cfc6:	3b01      	subs	r3, #1
 801cfc8:	2b0e      	cmp	r3, #14
 801cfca:	f200 8152 	bhi.w	801d272 <USBD_GetDescriptor+0x2ca>
 801cfce:	a201      	add	r2, pc, #4	@ (adr r2, 801cfd4 <USBD_GetDescriptor+0x2c>)
 801cfd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cfd4:	0801d045 	.word	0x0801d045
 801cfd8:	0801d05d 	.word	0x0801d05d
 801cfdc:	0801d09d 	.word	0x0801d09d
 801cfe0:	0801d273 	.word	0x0801d273
 801cfe4:	0801d273 	.word	0x0801d273
 801cfe8:	0801d213 	.word	0x0801d213
 801cfec:	0801d23f 	.word	0x0801d23f
 801cff0:	0801d273 	.word	0x0801d273
 801cff4:	0801d273 	.word	0x0801d273
 801cff8:	0801d273 	.word	0x0801d273
 801cffc:	0801d273 	.word	0x0801d273
 801d000:	0801d273 	.word	0x0801d273
 801d004:	0801d273 	.word	0x0801d273
 801d008:	0801d273 	.word	0x0801d273
 801d00c:	0801d011 	.word	0x0801d011
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 801d010:	687b      	ldr	r3, [r7, #4]
 801d012:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d016:	69db      	ldr	r3, [r3, #28]
 801d018:	2b00      	cmp	r3, #0
 801d01a:	d00b      	beq.n	801d034 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 801d01c:	687b      	ldr	r3, [r7, #4]
 801d01e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d022:	69db      	ldr	r3, [r3, #28]
 801d024:	687a      	ldr	r2, [r7, #4]
 801d026:	7c12      	ldrb	r2, [r2, #16]
 801d028:	f107 0108 	add.w	r1, r7, #8
 801d02c:	4610      	mov	r0, r2
 801d02e:	4798      	blx	r3
 801d030:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801d032:	e126      	b.n	801d282 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801d034:	6839      	ldr	r1, [r7, #0]
 801d036:	6878      	ldr	r0, [r7, #4]
 801d038:	f000 fb27 	bl	801d68a <USBD_CtlError>
        err++;
 801d03c:	7afb      	ldrb	r3, [r7, #11]
 801d03e:	3301      	adds	r3, #1
 801d040:	72fb      	strb	r3, [r7, #11]
      break;
 801d042:	e11e      	b.n	801d282 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 801d044:	687b      	ldr	r3, [r7, #4]
 801d046:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d04a:	681b      	ldr	r3, [r3, #0]
 801d04c:	687a      	ldr	r2, [r7, #4]
 801d04e:	7c12      	ldrb	r2, [r2, #16]
 801d050:	f107 0108 	add.w	r1, r7, #8
 801d054:	4610      	mov	r0, r2
 801d056:	4798      	blx	r3
 801d058:	60f8      	str	r0, [r7, #12]
      break;
 801d05a:	e112      	b.n	801d282 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801d05c:	687b      	ldr	r3, [r7, #4]
 801d05e:	7c1b      	ldrb	r3, [r3, #16]
 801d060:	2b00      	cmp	r3, #0
 801d062:	d10d      	bne.n	801d080 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 801d064:	687b      	ldr	r3, [r7, #4]
 801d066:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d06a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801d06c:	f107 0208 	add.w	r2, r7, #8
 801d070:	4610      	mov	r0, r2
 801d072:	4798      	blx	r3
 801d074:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801d076:	68fb      	ldr	r3, [r7, #12]
 801d078:	3301      	adds	r3, #1
 801d07a:	2202      	movs	r2, #2
 801d07c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 801d07e:	e100      	b.n	801d282 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 801d080:	687b      	ldr	r3, [r7, #4]
 801d082:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d086:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801d088:	f107 0208 	add.w	r2, r7, #8
 801d08c:	4610      	mov	r0, r2
 801d08e:	4798      	blx	r3
 801d090:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 801d092:	68fb      	ldr	r3, [r7, #12]
 801d094:	3301      	adds	r3, #1
 801d096:	2202      	movs	r2, #2
 801d098:	701a      	strb	r2, [r3, #0]
      break;
 801d09a:	e0f2      	b.n	801d282 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 801d09c:	683b      	ldr	r3, [r7, #0]
 801d09e:	885b      	ldrh	r3, [r3, #2]
 801d0a0:	b2db      	uxtb	r3, r3
 801d0a2:	2b05      	cmp	r3, #5
 801d0a4:	f200 80ac 	bhi.w	801d200 <USBD_GetDescriptor+0x258>
 801d0a8:	a201      	add	r2, pc, #4	@ (adr r2, 801d0b0 <USBD_GetDescriptor+0x108>)
 801d0aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d0ae:	bf00      	nop
 801d0b0:	0801d0c9 	.word	0x0801d0c9
 801d0b4:	0801d0fd 	.word	0x0801d0fd
 801d0b8:	0801d131 	.word	0x0801d131
 801d0bc:	0801d165 	.word	0x0801d165
 801d0c0:	0801d199 	.word	0x0801d199
 801d0c4:	0801d1cd 	.word	0x0801d1cd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 801d0c8:	687b      	ldr	r3, [r7, #4]
 801d0ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d0ce:	685b      	ldr	r3, [r3, #4]
 801d0d0:	2b00      	cmp	r3, #0
 801d0d2:	d00b      	beq.n	801d0ec <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 801d0d4:	687b      	ldr	r3, [r7, #4]
 801d0d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d0da:	685b      	ldr	r3, [r3, #4]
 801d0dc:	687a      	ldr	r2, [r7, #4]
 801d0de:	7c12      	ldrb	r2, [r2, #16]
 801d0e0:	f107 0108 	add.w	r1, r7, #8
 801d0e4:	4610      	mov	r0, r2
 801d0e6:	4798      	blx	r3
 801d0e8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801d0ea:	e091      	b.n	801d210 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801d0ec:	6839      	ldr	r1, [r7, #0]
 801d0ee:	6878      	ldr	r0, [r7, #4]
 801d0f0:	f000 facb 	bl	801d68a <USBD_CtlError>
            err++;
 801d0f4:	7afb      	ldrb	r3, [r7, #11]
 801d0f6:	3301      	adds	r3, #1
 801d0f8:	72fb      	strb	r3, [r7, #11]
          break;
 801d0fa:	e089      	b.n	801d210 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801d0fc:	687b      	ldr	r3, [r7, #4]
 801d0fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d102:	689b      	ldr	r3, [r3, #8]
 801d104:	2b00      	cmp	r3, #0
 801d106:	d00b      	beq.n	801d120 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 801d108:	687b      	ldr	r3, [r7, #4]
 801d10a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d10e:	689b      	ldr	r3, [r3, #8]
 801d110:	687a      	ldr	r2, [r7, #4]
 801d112:	7c12      	ldrb	r2, [r2, #16]
 801d114:	f107 0108 	add.w	r1, r7, #8
 801d118:	4610      	mov	r0, r2
 801d11a:	4798      	blx	r3
 801d11c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801d11e:	e077      	b.n	801d210 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801d120:	6839      	ldr	r1, [r7, #0]
 801d122:	6878      	ldr	r0, [r7, #4]
 801d124:	f000 fab1 	bl	801d68a <USBD_CtlError>
            err++;
 801d128:	7afb      	ldrb	r3, [r7, #11]
 801d12a:	3301      	adds	r3, #1
 801d12c:	72fb      	strb	r3, [r7, #11]
          break;
 801d12e:	e06f      	b.n	801d210 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 801d130:	687b      	ldr	r3, [r7, #4]
 801d132:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d136:	68db      	ldr	r3, [r3, #12]
 801d138:	2b00      	cmp	r3, #0
 801d13a:	d00b      	beq.n	801d154 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801d13c:	687b      	ldr	r3, [r7, #4]
 801d13e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d142:	68db      	ldr	r3, [r3, #12]
 801d144:	687a      	ldr	r2, [r7, #4]
 801d146:	7c12      	ldrb	r2, [r2, #16]
 801d148:	f107 0108 	add.w	r1, r7, #8
 801d14c:	4610      	mov	r0, r2
 801d14e:	4798      	blx	r3
 801d150:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801d152:	e05d      	b.n	801d210 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801d154:	6839      	ldr	r1, [r7, #0]
 801d156:	6878      	ldr	r0, [r7, #4]
 801d158:	f000 fa97 	bl	801d68a <USBD_CtlError>
            err++;
 801d15c:	7afb      	ldrb	r3, [r7, #11]
 801d15e:	3301      	adds	r3, #1
 801d160:	72fb      	strb	r3, [r7, #11]
          break;
 801d162:	e055      	b.n	801d210 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 801d164:	687b      	ldr	r3, [r7, #4]
 801d166:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d16a:	691b      	ldr	r3, [r3, #16]
 801d16c:	2b00      	cmp	r3, #0
 801d16e:	d00b      	beq.n	801d188 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 801d170:	687b      	ldr	r3, [r7, #4]
 801d172:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d176:	691b      	ldr	r3, [r3, #16]
 801d178:	687a      	ldr	r2, [r7, #4]
 801d17a:	7c12      	ldrb	r2, [r2, #16]
 801d17c:	f107 0108 	add.w	r1, r7, #8
 801d180:	4610      	mov	r0, r2
 801d182:	4798      	blx	r3
 801d184:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801d186:	e043      	b.n	801d210 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801d188:	6839      	ldr	r1, [r7, #0]
 801d18a:	6878      	ldr	r0, [r7, #4]
 801d18c:	f000 fa7d 	bl	801d68a <USBD_CtlError>
            err++;
 801d190:	7afb      	ldrb	r3, [r7, #11]
 801d192:	3301      	adds	r3, #1
 801d194:	72fb      	strb	r3, [r7, #11]
          break;
 801d196:	e03b      	b.n	801d210 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 801d198:	687b      	ldr	r3, [r7, #4]
 801d19a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d19e:	695b      	ldr	r3, [r3, #20]
 801d1a0:	2b00      	cmp	r3, #0
 801d1a2:	d00b      	beq.n	801d1bc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 801d1a4:	687b      	ldr	r3, [r7, #4]
 801d1a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d1aa:	695b      	ldr	r3, [r3, #20]
 801d1ac:	687a      	ldr	r2, [r7, #4]
 801d1ae:	7c12      	ldrb	r2, [r2, #16]
 801d1b0:	f107 0108 	add.w	r1, r7, #8
 801d1b4:	4610      	mov	r0, r2
 801d1b6:	4798      	blx	r3
 801d1b8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801d1ba:	e029      	b.n	801d210 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801d1bc:	6839      	ldr	r1, [r7, #0]
 801d1be:	6878      	ldr	r0, [r7, #4]
 801d1c0:	f000 fa63 	bl	801d68a <USBD_CtlError>
            err++;
 801d1c4:	7afb      	ldrb	r3, [r7, #11]
 801d1c6:	3301      	adds	r3, #1
 801d1c8:	72fb      	strb	r3, [r7, #11]
          break;
 801d1ca:	e021      	b.n	801d210 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801d1cc:	687b      	ldr	r3, [r7, #4]
 801d1ce:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d1d2:	699b      	ldr	r3, [r3, #24]
 801d1d4:	2b00      	cmp	r3, #0
 801d1d6:	d00b      	beq.n	801d1f0 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 801d1d8:	687b      	ldr	r3, [r7, #4]
 801d1da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801d1de:	699b      	ldr	r3, [r3, #24]
 801d1e0:	687a      	ldr	r2, [r7, #4]
 801d1e2:	7c12      	ldrb	r2, [r2, #16]
 801d1e4:	f107 0108 	add.w	r1, r7, #8
 801d1e8:	4610      	mov	r0, r2
 801d1ea:	4798      	blx	r3
 801d1ec:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801d1ee:	e00f      	b.n	801d210 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801d1f0:	6839      	ldr	r1, [r7, #0]
 801d1f2:	6878      	ldr	r0, [r7, #4]
 801d1f4:	f000 fa49 	bl	801d68a <USBD_CtlError>
            err++;
 801d1f8:	7afb      	ldrb	r3, [r7, #11]
 801d1fa:	3301      	adds	r3, #1
 801d1fc:	72fb      	strb	r3, [r7, #11]
          break;
 801d1fe:	e007      	b.n	801d210 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 801d200:	6839      	ldr	r1, [r7, #0]
 801d202:	6878      	ldr	r0, [r7, #4]
 801d204:	f000 fa41 	bl	801d68a <USBD_CtlError>
          err++;
 801d208:	7afb      	ldrb	r3, [r7, #11]
 801d20a:	3301      	adds	r3, #1
 801d20c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801d20e:	bf00      	nop
      }
      break;
 801d210:	e037      	b.n	801d282 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801d212:	687b      	ldr	r3, [r7, #4]
 801d214:	7c1b      	ldrb	r3, [r3, #16]
 801d216:	2b00      	cmp	r3, #0
 801d218:	d109      	bne.n	801d22e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801d21a:	687b      	ldr	r3, [r7, #4]
 801d21c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d220:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 801d222:	f107 0208 	add.w	r2, r7, #8
 801d226:	4610      	mov	r0, r2
 801d228:	4798      	blx	r3
 801d22a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801d22c:	e029      	b.n	801d282 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801d22e:	6839      	ldr	r1, [r7, #0]
 801d230:	6878      	ldr	r0, [r7, #4]
 801d232:	f000 fa2a 	bl	801d68a <USBD_CtlError>
        err++;
 801d236:	7afb      	ldrb	r3, [r7, #11]
 801d238:	3301      	adds	r3, #1
 801d23a:	72fb      	strb	r3, [r7, #11]
      break;
 801d23c:	e021      	b.n	801d282 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801d23e:	687b      	ldr	r3, [r7, #4]
 801d240:	7c1b      	ldrb	r3, [r3, #16]
 801d242:	2b00      	cmp	r3, #0
 801d244:	d10d      	bne.n	801d262 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 801d246:	687b      	ldr	r3, [r7, #4]
 801d248:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801d24c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801d24e:	f107 0208 	add.w	r2, r7, #8
 801d252:	4610      	mov	r0, r2
 801d254:	4798      	blx	r3
 801d256:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 801d258:	68fb      	ldr	r3, [r7, #12]
 801d25a:	3301      	adds	r3, #1
 801d25c:	2207      	movs	r2, #7
 801d25e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801d260:	e00f      	b.n	801d282 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801d262:	6839      	ldr	r1, [r7, #0]
 801d264:	6878      	ldr	r0, [r7, #4]
 801d266:	f000 fa10 	bl	801d68a <USBD_CtlError>
        err++;
 801d26a:	7afb      	ldrb	r3, [r7, #11]
 801d26c:	3301      	adds	r3, #1
 801d26e:	72fb      	strb	r3, [r7, #11]
      break;
 801d270:	e007      	b.n	801d282 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 801d272:	6839      	ldr	r1, [r7, #0]
 801d274:	6878      	ldr	r0, [r7, #4]
 801d276:	f000 fa08 	bl	801d68a <USBD_CtlError>
      err++;
 801d27a:	7afb      	ldrb	r3, [r7, #11]
 801d27c:	3301      	adds	r3, #1
 801d27e:	72fb      	strb	r3, [r7, #11]
      break;
 801d280:	bf00      	nop
  }

  if (err != 0U)
 801d282:	7afb      	ldrb	r3, [r7, #11]
 801d284:	2b00      	cmp	r3, #0
 801d286:	d11e      	bne.n	801d2c6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 801d288:	683b      	ldr	r3, [r7, #0]
 801d28a:	88db      	ldrh	r3, [r3, #6]
 801d28c:	2b00      	cmp	r3, #0
 801d28e:	d016      	beq.n	801d2be <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 801d290:	893b      	ldrh	r3, [r7, #8]
 801d292:	2b00      	cmp	r3, #0
 801d294:	d00e      	beq.n	801d2b4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 801d296:	683b      	ldr	r3, [r7, #0]
 801d298:	88da      	ldrh	r2, [r3, #6]
 801d29a:	893b      	ldrh	r3, [r7, #8]
 801d29c:	4293      	cmp	r3, r2
 801d29e:	bf28      	it	cs
 801d2a0:	4613      	movcs	r3, r2
 801d2a2:	b29b      	uxth	r3, r3
 801d2a4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 801d2a6:	893b      	ldrh	r3, [r7, #8]
 801d2a8:	461a      	mov	r2, r3
 801d2aa:	68f9      	ldr	r1, [r7, #12]
 801d2ac:	6878      	ldr	r0, [r7, #4]
 801d2ae:	f000 fa69 	bl	801d784 <USBD_CtlSendData>
 801d2b2:	e009      	b.n	801d2c8 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 801d2b4:	6839      	ldr	r1, [r7, #0]
 801d2b6:	6878      	ldr	r0, [r7, #4]
 801d2b8:	f000 f9e7 	bl	801d68a <USBD_CtlError>
 801d2bc:	e004      	b.n	801d2c8 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801d2be:	6878      	ldr	r0, [r7, #4]
 801d2c0:	f000 faba 	bl	801d838 <USBD_CtlSendStatus>
 801d2c4:	e000      	b.n	801d2c8 <USBD_GetDescriptor+0x320>
    return;
 801d2c6:	bf00      	nop
  }
}
 801d2c8:	3710      	adds	r7, #16
 801d2ca:	46bd      	mov	sp, r7
 801d2cc:	bd80      	pop	{r7, pc}
 801d2ce:	bf00      	nop

0801d2d0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d2d0:	b580      	push	{r7, lr}
 801d2d2:	b084      	sub	sp, #16
 801d2d4:	af00      	add	r7, sp, #0
 801d2d6:	6078      	str	r0, [r7, #4]
 801d2d8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801d2da:	683b      	ldr	r3, [r7, #0]
 801d2dc:	889b      	ldrh	r3, [r3, #4]
 801d2de:	2b00      	cmp	r3, #0
 801d2e0:	d131      	bne.n	801d346 <USBD_SetAddress+0x76>
 801d2e2:	683b      	ldr	r3, [r7, #0]
 801d2e4:	88db      	ldrh	r3, [r3, #6]
 801d2e6:	2b00      	cmp	r3, #0
 801d2e8:	d12d      	bne.n	801d346 <USBD_SetAddress+0x76>
 801d2ea:	683b      	ldr	r3, [r7, #0]
 801d2ec:	885b      	ldrh	r3, [r3, #2]
 801d2ee:	2b7f      	cmp	r3, #127	@ 0x7f
 801d2f0:	d829      	bhi.n	801d346 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 801d2f2:	683b      	ldr	r3, [r7, #0]
 801d2f4:	885b      	ldrh	r3, [r3, #2]
 801d2f6:	b2db      	uxtb	r3, r3
 801d2f8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801d2fc:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801d2fe:	687b      	ldr	r3, [r7, #4]
 801d300:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d304:	b2db      	uxtb	r3, r3
 801d306:	2b03      	cmp	r3, #3
 801d308:	d104      	bne.n	801d314 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801d30a:	6839      	ldr	r1, [r7, #0]
 801d30c:	6878      	ldr	r0, [r7, #4]
 801d30e:	f000 f9bc 	bl	801d68a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801d312:	e01d      	b.n	801d350 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 801d314:	687b      	ldr	r3, [r7, #4]
 801d316:	7bfa      	ldrb	r2, [r7, #15]
 801d318:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801d31c:	7bfb      	ldrb	r3, [r7, #15]
 801d31e:	4619      	mov	r1, r3
 801d320:	6878      	ldr	r0, [r7, #4]
 801d322:	f000 ff6d 	bl	801e200 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 801d326:	6878      	ldr	r0, [r7, #4]
 801d328:	f000 fa86 	bl	801d838 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801d32c:	7bfb      	ldrb	r3, [r7, #15]
 801d32e:	2b00      	cmp	r3, #0
 801d330:	d004      	beq.n	801d33c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801d332:	687b      	ldr	r3, [r7, #4]
 801d334:	2202      	movs	r2, #2
 801d336:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801d33a:	e009      	b.n	801d350 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801d33c:	687b      	ldr	r3, [r7, #4]
 801d33e:	2201      	movs	r2, #1
 801d340:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801d344:	e004      	b.n	801d350 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 801d346:	6839      	ldr	r1, [r7, #0]
 801d348:	6878      	ldr	r0, [r7, #4]
 801d34a:	f000 f99e 	bl	801d68a <USBD_CtlError>
  }
}
 801d34e:	bf00      	nop
 801d350:	bf00      	nop
 801d352:	3710      	adds	r7, #16
 801d354:	46bd      	mov	sp, r7
 801d356:	bd80      	pop	{r7, pc}

0801d358 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d358:	b580      	push	{r7, lr}
 801d35a:	b084      	sub	sp, #16
 801d35c:	af00      	add	r7, sp, #0
 801d35e:	6078      	str	r0, [r7, #4]
 801d360:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 801d362:	2300      	movs	r3, #0
 801d364:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 801d366:	683b      	ldr	r3, [r7, #0]
 801d368:	885b      	ldrh	r3, [r3, #2]
 801d36a:	b2da      	uxtb	r2, r3
 801d36c:	4b4e      	ldr	r3, [pc, #312]	@ (801d4a8 <USBD_SetConfig+0x150>)
 801d36e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 801d370:	4b4d      	ldr	r3, [pc, #308]	@ (801d4a8 <USBD_SetConfig+0x150>)
 801d372:	781b      	ldrb	r3, [r3, #0]
 801d374:	2b01      	cmp	r3, #1
 801d376:	d905      	bls.n	801d384 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 801d378:	6839      	ldr	r1, [r7, #0]
 801d37a:	6878      	ldr	r0, [r7, #4]
 801d37c:	f000 f985 	bl	801d68a <USBD_CtlError>
    return USBD_FAIL;
 801d380:	2303      	movs	r3, #3
 801d382:	e08c      	b.n	801d49e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 801d384:	687b      	ldr	r3, [r7, #4]
 801d386:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d38a:	b2db      	uxtb	r3, r3
 801d38c:	2b02      	cmp	r3, #2
 801d38e:	d002      	beq.n	801d396 <USBD_SetConfig+0x3e>
 801d390:	2b03      	cmp	r3, #3
 801d392:	d029      	beq.n	801d3e8 <USBD_SetConfig+0x90>
 801d394:	e075      	b.n	801d482 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 801d396:	4b44      	ldr	r3, [pc, #272]	@ (801d4a8 <USBD_SetConfig+0x150>)
 801d398:	781b      	ldrb	r3, [r3, #0]
 801d39a:	2b00      	cmp	r3, #0
 801d39c:	d020      	beq.n	801d3e0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 801d39e:	4b42      	ldr	r3, [pc, #264]	@ (801d4a8 <USBD_SetConfig+0x150>)
 801d3a0:	781b      	ldrb	r3, [r3, #0]
 801d3a2:	461a      	mov	r2, r3
 801d3a4:	687b      	ldr	r3, [r7, #4]
 801d3a6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 801d3a8:	4b3f      	ldr	r3, [pc, #252]	@ (801d4a8 <USBD_SetConfig+0x150>)
 801d3aa:	781b      	ldrb	r3, [r3, #0]
 801d3ac:	4619      	mov	r1, r3
 801d3ae:	6878      	ldr	r0, [r7, #4]
 801d3b0:	f7fe ffb9 	bl	801c326 <USBD_SetClassConfig>
 801d3b4:	4603      	mov	r3, r0
 801d3b6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 801d3b8:	7bfb      	ldrb	r3, [r7, #15]
 801d3ba:	2b00      	cmp	r3, #0
 801d3bc:	d008      	beq.n	801d3d0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 801d3be:	6839      	ldr	r1, [r7, #0]
 801d3c0:	6878      	ldr	r0, [r7, #4]
 801d3c2:	f000 f962 	bl	801d68a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801d3c6:	687b      	ldr	r3, [r7, #4]
 801d3c8:	2202      	movs	r2, #2
 801d3ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801d3ce:	e065      	b.n	801d49c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801d3d0:	6878      	ldr	r0, [r7, #4]
 801d3d2:	f000 fa31 	bl	801d838 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801d3d6:	687b      	ldr	r3, [r7, #4]
 801d3d8:	2203      	movs	r2, #3
 801d3da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801d3de:	e05d      	b.n	801d49c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801d3e0:	6878      	ldr	r0, [r7, #4]
 801d3e2:	f000 fa29 	bl	801d838 <USBD_CtlSendStatus>
      break;
 801d3e6:	e059      	b.n	801d49c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 801d3e8:	4b2f      	ldr	r3, [pc, #188]	@ (801d4a8 <USBD_SetConfig+0x150>)
 801d3ea:	781b      	ldrb	r3, [r3, #0]
 801d3ec:	2b00      	cmp	r3, #0
 801d3ee:	d112      	bne.n	801d416 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 801d3f0:	687b      	ldr	r3, [r7, #4]
 801d3f2:	2202      	movs	r2, #2
 801d3f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 801d3f8:	4b2b      	ldr	r3, [pc, #172]	@ (801d4a8 <USBD_SetConfig+0x150>)
 801d3fa:	781b      	ldrb	r3, [r3, #0]
 801d3fc:	461a      	mov	r2, r3
 801d3fe:	687b      	ldr	r3, [r7, #4]
 801d400:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801d402:	4b29      	ldr	r3, [pc, #164]	@ (801d4a8 <USBD_SetConfig+0x150>)
 801d404:	781b      	ldrb	r3, [r3, #0]
 801d406:	4619      	mov	r1, r3
 801d408:	6878      	ldr	r0, [r7, #4]
 801d40a:	f7fe ffa8 	bl	801c35e <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801d40e:	6878      	ldr	r0, [r7, #4]
 801d410:	f000 fa12 	bl	801d838 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801d414:	e042      	b.n	801d49c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 801d416:	4b24      	ldr	r3, [pc, #144]	@ (801d4a8 <USBD_SetConfig+0x150>)
 801d418:	781b      	ldrb	r3, [r3, #0]
 801d41a:	461a      	mov	r2, r3
 801d41c:	687b      	ldr	r3, [r7, #4]
 801d41e:	685b      	ldr	r3, [r3, #4]
 801d420:	429a      	cmp	r2, r3
 801d422:	d02a      	beq.n	801d47a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801d424:	687b      	ldr	r3, [r7, #4]
 801d426:	685b      	ldr	r3, [r3, #4]
 801d428:	b2db      	uxtb	r3, r3
 801d42a:	4619      	mov	r1, r3
 801d42c:	6878      	ldr	r0, [r7, #4]
 801d42e:	f7fe ff96 	bl	801c35e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801d432:	4b1d      	ldr	r3, [pc, #116]	@ (801d4a8 <USBD_SetConfig+0x150>)
 801d434:	781b      	ldrb	r3, [r3, #0]
 801d436:	461a      	mov	r2, r3
 801d438:	687b      	ldr	r3, [r7, #4]
 801d43a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801d43c:	4b1a      	ldr	r3, [pc, #104]	@ (801d4a8 <USBD_SetConfig+0x150>)
 801d43e:	781b      	ldrb	r3, [r3, #0]
 801d440:	4619      	mov	r1, r3
 801d442:	6878      	ldr	r0, [r7, #4]
 801d444:	f7fe ff6f 	bl	801c326 <USBD_SetClassConfig>
 801d448:	4603      	mov	r3, r0
 801d44a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801d44c:	7bfb      	ldrb	r3, [r7, #15]
 801d44e:	2b00      	cmp	r3, #0
 801d450:	d00f      	beq.n	801d472 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 801d452:	6839      	ldr	r1, [r7, #0]
 801d454:	6878      	ldr	r0, [r7, #4]
 801d456:	f000 f918 	bl	801d68a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801d45a:	687b      	ldr	r3, [r7, #4]
 801d45c:	685b      	ldr	r3, [r3, #4]
 801d45e:	b2db      	uxtb	r3, r3
 801d460:	4619      	mov	r1, r3
 801d462:	6878      	ldr	r0, [r7, #4]
 801d464:	f7fe ff7b 	bl	801c35e <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 801d468:	687b      	ldr	r3, [r7, #4]
 801d46a:	2202      	movs	r2, #2
 801d46c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801d470:	e014      	b.n	801d49c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 801d472:	6878      	ldr	r0, [r7, #4]
 801d474:	f000 f9e0 	bl	801d838 <USBD_CtlSendStatus>
      break;
 801d478:	e010      	b.n	801d49c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 801d47a:	6878      	ldr	r0, [r7, #4]
 801d47c:	f000 f9dc 	bl	801d838 <USBD_CtlSendStatus>
      break;
 801d480:	e00c      	b.n	801d49c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 801d482:	6839      	ldr	r1, [r7, #0]
 801d484:	6878      	ldr	r0, [r7, #4]
 801d486:	f000 f900 	bl	801d68a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 801d48a:	4b07      	ldr	r3, [pc, #28]	@ (801d4a8 <USBD_SetConfig+0x150>)
 801d48c:	781b      	ldrb	r3, [r3, #0]
 801d48e:	4619      	mov	r1, r3
 801d490:	6878      	ldr	r0, [r7, #4]
 801d492:	f7fe ff64 	bl	801c35e <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 801d496:	2303      	movs	r3, #3
 801d498:	73fb      	strb	r3, [r7, #15]
      break;
 801d49a:	bf00      	nop
  }

  return ret;
 801d49c:	7bfb      	ldrb	r3, [r7, #15]
}
 801d49e:	4618      	mov	r0, r3
 801d4a0:	3710      	adds	r7, #16
 801d4a2:	46bd      	mov	sp, r7
 801d4a4:	bd80      	pop	{r7, pc}
 801d4a6:	bf00      	nop
 801d4a8:	24044054 	.word	0x24044054

0801d4ac <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d4ac:	b580      	push	{r7, lr}
 801d4ae:	b082      	sub	sp, #8
 801d4b0:	af00      	add	r7, sp, #0
 801d4b2:	6078      	str	r0, [r7, #4]
 801d4b4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 801d4b6:	683b      	ldr	r3, [r7, #0]
 801d4b8:	88db      	ldrh	r3, [r3, #6]
 801d4ba:	2b01      	cmp	r3, #1
 801d4bc:	d004      	beq.n	801d4c8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 801d4be:	6839      	ldr	r1, [r7, #0]
 801d4c0:	6878      	ldr	r0, [r7, #4]
 801d4c2:	f000 f8e2 	bl	801d68a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801d4c6:	e023      	b.n	801d510 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 801d4c8:	687b      	ldr	r3, [r7, #4]
 801d4ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d4ce:	b2db      	uxtb	r3, r3
 801d4d0:	2b02      	cmp	r3, #2
 801d4d2:	dc02      	bgt.n	801d4da <USBD_GetConfig+0x2e>
 801d4d4:	2b00      	cmp	r3, #0
 801d4d6:	dc03      	bgt.n	801d4e0 <USBD_GetConfig+0x34>
 801d4d8:	e015      	b.n	801d506 <USBD_GetConfig+0x5a>
 801d4da:	2b03      	cmp	r3, #3
 801d4dc:	d00b      	beq.n	801d4f6 <USBD_GetConfig+0x4a>
 801d4de:	e012      	b.n	801d506 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 801d4e0:	687b      	ldr	r3, [r7, #4]
 801d4e2:	2200      	movs	r2, #0
 801d4e4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801d4e6:	687b      	ldr	r3, [r7, #4]
 801d4e8:	3308      	adds	r3, #8
 801d4ea:	2201      	movs	r2, #1
 801d4ec:	4619      	mov	r1, r3
 801d4ee:	6878      	ldr	r0, [r7, #4]
 801d4f0:	f000 f948 	bl	801d784 <USBD_CtlSendData>
        break;
 801d4f4:	e00c      	b.n	801d510 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801d4f6:	687b      	ldr	r3, [r7, #4]
 801d4f8:	3304      	adds	r3, #4
 801d4fa:	2201      	movs	r2, #1
 801d4fc:	4619      	mov	r1, r3
 801d4fe:	6878      	ldr	r0, [r7, #4]
 801d500:	f000 f940 	bl	801d784 <USBD_CtlSendData>
        break;
 801d504:	e004      	b.n	801d510 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801d506:	6839      	ldr	r1, [r7, #0]
 801d508:	6878      	ldr	r0, [r7, #4]
 801d50a:	f000 f8be 	bl	801d68a <USBD_CtlError>
        break;
 801d50e:	bf00      	nop
}
 801d510:	bf00      	nop
 801d512:	3708      	adds	r7, #8
 801d514:	46bd      	mov	sp, r7
 801d516:	bd80      	pop	{r7, pc}

0801d518 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d518:	b580      	push	{r7, lr}
 801d51a:	b082      	sub	sp, #8
 801d51c:	af00      	add	r7, sp, #0
 801d51e:	6078      	str	r0, [r7, #4]
 801d520:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801d522:	687b      	ldr	r3, [r7, #4]
 801d524:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d528:	b2db      	uxtb	r3, r3
 801d52a:	3b01      	subs	r3, #1
 801d52c:	2b02      	cmp	r3, #2
 801d52e:	d81e      	bhi.n	801d56e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 801d530:	683b      	ldr	r3, [r7, #0]
 801d532:	88db      	ldrh	r3, [r3, #6]
 801d534:	2b02      	cmp	r3, #2
 801d536:	d004      	beq.n	801d542 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 801d538:	6839      	ldr	r1, [r7, #0]
 801d53a:	6878      	ldr	r0, [r7, #4]
 801d53c:	f000 f8a5 	bl	801d68a <USBD_CtlError>
        break;
 801d540:	e01a      	b.n	801d578 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801d542:	687b      	ldr	r3, [r7, #4]
 801d544:	2201      	movs	r2, #1
 801d546:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 801d548:	687b      	ldr	r3, [r7, #4]
 801d54a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801d54e:	2b00      	cmp	r3, #0
 801d550:	d005      	beq.n	801d55e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801d552:	687b      	ldr	r3, [r7, #4]
 801d554:	68db      	ldr	r3, [r3, #12]
 801d556:	f043 0202 	orr.w	r2, r3, #2
 801d55a:	687b      	ldr	r3, [r7, #4]
 801d55c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801d55e:	687b      	ldr	r3, [r7, #4]
 801d560:	330c      	adds	r3, #12
 801d562:	2202      	movs	r2, #2
 801d564:	4619      	mov	r1, r3
 801d566:	6878      	ldr	r0, [r7, #4]
 801d568:	f000 f90c 	bl	801d784 <USBD_CtlSendData>
      break;
 801d56c:	e004      	b.n	801d578 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 801d56e:	6839      	ldr	r1, [r7, #0]
 801d570:	6878      	ldr	r0, [r7, #4]
 801d572:	f000 f88a 	bl	801d68a <USBD_CtlError>
      break;
 801d576:	bf00      	nop
  }
}
 801d578:	bf00      	nop
 801d57a:	3708      	adds	r7, #8
 801d57c:	46bd      	mov	sp, r7
 801d57e:	bd80      	pop	{r7, pc}

0801d580 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d580:	b580      	push	{r7, lr}
 801d582:	b082      	sub	sp, #8
 801d584:	af00      	add	r7, sp, #0
 801d586:	6078      	str	r0, [r7, #4]
 801d588:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801d58a:	683b      	ldr	r3, [r7, #0]
 801d58c:	885b      	ldrh	r3, [r3, #2]
 801d58e:	2b01      	cmp	r3, #1
 801d590:	d107      	bne.n	801d5a2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 801d592:	687b      	ldr	r3, [r7, #4]
 801d594:	2201      	movs	r2, #1
 801d596:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 801d59a:	6878      	ldr	r0, [r7, #4]
 801d59c:	f000 f94c 	bl	801d838 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 801d5a0:	e013      	b.n	801d5ca <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 801d5a2:	683b      	ldr	r3, [r7, #0]
 801d5a4:	885b      	ldrh	r3, [r3, #2]
 801d5a6:	2b02      	cmp	r3, #2
 801d5a8:	d10b      	bne.n	801d5c2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 801d5aa:	683b      	ldr	r3, [r7, #0]
 801d5ac:	889b      	ldrh	r3, [r3, #4]
 801d5ae:	0a1b      	lsrs	r3, r3, #8
 801d5b0:	b29b      	uxth	r3, r3
 801d5b2:	b2da      	uxtb	r2, r3
 801d5b4:	687b      	ldr	r3, [r7, #4]
 801d5b6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 801d5ba:	6878      	ldr	r0, [r7, #4]
 801d5bc:	f000 f93c 	bl	801d838 <USBD_CtlSendStatus>
}
 801d5c0:	e003      	b.n	801d5ca <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 801d5c2:	6839      	ldr	r1, [r7, #0]
 801d5c4:	6878      	ldr	r0, [r7, #4]
 801d5c6:	f000 f860 	bl	801d68a <USBD_CtlError>
}
 801d5ca:	bf00      	nop
 801d5cc:	3708      	adds	r7, #8
 801d5ce:	46bd      	mov	sp, r7
 801d5d0:	bd80      	pop	{r7, pc}

0801d5d2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d5d2:	b580      	push	{r7, lr}
 801d5d4:	b082      	sub	sp, #8
 801d5d6:	af00      	add	r7, sp, #0
 801d5d8:	6078      	str	r0, [r7, #4]
 801d5da:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801d5dc:	687b      	ldr	r3, [r7, #4]
 801d5de:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801d5e2:	b2db      	uxtb	r3, r3
 801d5e4:	3b01      	subs	r3, #1
 801d5e6:	2b02      	cmp	r3, #2
 801d5e8:	d80b      	bhi.n	801d602 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801d5ea:	683b      	ldr	r3, [r7, #0]
 801d5ec:	885b      	ldrh	r3, [r3, #2]
 801d5ee:	2b01      	cmp	r3, #1
 801d5f0:	d10c      	bne.n	801d60c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 801d5f2:	687b      	ldr	r3, [r7, #4]
 801d5f4:	2200      	movs	r2, #0
 801d5f6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801d5fa:	6878      	ldr	r0, [r7, #4]
 801d5fc:	f000 f91c 	bl	801d838 <USBD_CtlSendStatus>
      }
      break;
 801d600:	e004      	b.n	801d60c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 801d602:	6839      	ldr	r1, [r7, #0]
 801d604:	6878      	ldr	r0, [r7, #4]
 801d606:	f000 f840 	bl	801d68a <USBD_CtlError>
      break;
 801d60a:	e000      	b.n	801d60e <USBD_ClrFeature+0x3c>
      break;
 801d60c:	bf00      	nop
  }
}
 801d60e:	bf00      	nop
 801d610:	3708      	adds	r7, #8
 801d612:	46bd      	mov	sp, r7
 801d614:	bd80      	pop	{r7, pc}

0801d616 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 801d616:	b580      	push	{r7, lr}
 801d618:	b084      	sub	sp, #16
 801d61a:	af00      	add	r7, sp, #0
 801d61c:	6078      	str	r0, [r7, #4]
 801d61e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801d620:	683b      	ldr	r3, [r7, #0]
 801d622:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 801d624:	68fb      	ldr	r3, [r7, #12]
 801d626:	781a      	ldrb	r2, [r3, #0]
 801d628:	687b      	ldr	r3, [r7, #4]
 801d62a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801d62c:	68fb      	ldr	r3, [r7, #12]
 801d62e:	3301      	adds	r3, #1
 801d630:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 801d632:	68fb      	ldr	r3, [r7, #12]
 801d634:	781a      	ldrb	r2, [r3, #0]
 801d636:	687b      	ldr	r3, [r7, #4]
 801d638:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801d63a:	68fb      	ldr	r3, [r7, #12]
 801d63c:	3301      	adds	r3, #1
 801d63e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801d640:	68f8      	ldr	r0, [r7, #12]
 801d642:	f7ff fa16 	bl	801ca72 <SWAPBYTE>
 801d646:	4603      	mov	r3, r0
 801d648:	461a      	mov	r2, r3
 801d64a:	687b      	ldr	r3, [r7, #4]
 801d64c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801d64e:	68fb      	ldr	r3, [r7, #12]
 801d650:	3301      	adds	r3, #1
 801d652:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801d654:	68fb      	ldr	r3, [r7, #12]
 801d656:	3301      	adds	r3, #1
 801d658:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801d65a:	68f8      	ldr	r0, [r7, #12]
 801d65c:	f7ff fa09 	bl	801ca72 <SWAPBYTE>
 801d660:	4603      	mov	r3, r0
 801d662:	461a      	mov	r2, r3
 801d664:	687b      	ldr	r3, [r7, #4]
 801d666:	809a      	strh	r2, [r3, #4]

  pbuff++;
 801d668:	68fb      	ldr	r3, [r7, #12]
 801d66a:	3301      	adds	r3, #1
 801d66c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801d66e:	68fb      	ldr	r3, [r7, #12]
 801d670:	3301      	adds	r3, #1
 801d672:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 801d674:	68f8      	ldr	r0, [r7, #12]
 801d676:	f7ff f9fc 	bl	801ca72 <SWAPBYTE>
 801d67a:	4603      	mov	r3, r0
 801d67c:	461a      	mov	r2, r3
 801d67e:	687b      	ldr	r3, [r7, #4]
 801d680:	80da      	strh	r2, [r3, #6]
}
 801d682:	bf00      	nop
 801d684:	3710      	adds	r7, #16
 801d686:	46bd      	mov	sp, r7
 801d688:	bd80      	pop	{r7, pc}

0801d68a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 801d68a:	b580      	push	{r7, lr}
 801d68c:	b082      	sub	sp, #8
 801d68e:	af00      	add	r7, sp, #0
 801d690:	6078      	str	r0, [r7, #4]
 801d692:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 801d694:	2180      	movs	r1, #128	@ 0x80
 801d696:	6878      	ldr	r0, [r7, #4]
 801d698:	f000 fd48 	bl	801e12c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 801d69c:	2100      	movs	r1, #0
 801d69e:	6878      	ldr	r0, [r7, #4]
 801d6a0:	f000 fd44 	bl	801e12c <USBD_LL_StallEP>
}
 801d6a4:	bf00      	nop
 801d6a6:	3708      	adds	r7, #8
 801d6a8:	46bd      	mov	sp, r7
 801d6aa:	bd80      	pop	{r7, pc}

0801d6ac <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 801d6ac:	b580      	push	{r7, lr}
 801d6ae:	b086      	sub	sp, #24
 801d6b0:	af00      	add	r7, sp, #0
 801d6b2:	60f8      	str	r0, [r7, #12]
 801d6b4:	60b9      	str	r1, [r7, #8]
 801d6b6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 801d6b8:	2300      	movs	r3, #0
 801d6ba:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 801d6bc:	68fb      	ldr	r3, [r7, #12]
 801d6be:	2b00      	cmp	r3, #0
 801d6c0:	d042      	beq.n	801d748 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 801d6c2:	68fb      	ldr	r3, [r7, #12]
 801d6c4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 801d6c6:	6938      	ldr	r0, [r7, #16]
 801d6c8:	f000 f842 	bl	801d750 <USBD_GetLen>
 801d6cc:	4603      	mov	r3, r0
 801d6ce:	3301      	adds	r3, #1
 801d6d0:	005b      	lsls	r3, r3, #1
 801d6d2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801d6d6:	d808      	bhi.n	801d6ea <USBD_GetString+0x3e>
 801d6d8:	6938      	ldr	r0, [r7, #16]
 801d6da:	f000 f839 	bl	801d750 <USBD_GetLen>
 801d6de:	4603      	mov	r3, r0
 801d6e0:	3301      	adds	r3, #1
 801d6e2:	b29b      	uxth	r3, r3
 801d6e4:	005b      	lsls	r3, r3, #1
 801d6e6:	b29a      	uxth	r2, r3
 801d6e8:	e001      	b.n	801d6ee <USBD_GetString+0x42>
 801d6ea:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801d6ee:	687b      	ldr	r3, [r7, #4]
 801d6f0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 801d6f2:	7dfb      	ldrb	r3, [r7, #23]
 801d6f4:	68ba      	ldr	r2, [r7, #8]
 801d6f6:	4413      	add	r3, r2
 801d6f8:	687a      	ldr	r2, [r7, #4]
 801d6fa:	7812      	ldrb	r2, [r2, #0]
 801d6fc:	701a      	strb	r2, [r3, #0]
  idx++;
 801d6fe:	7dfb      	ldrb	r3, [r7, #23]
 801d700:	3301      	adds	r3, #1
 801d702:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801d704:	7dfb      	ldrb	r3, [r7, #23]
 801d706:	68ba      	ldr	r2, [r7, #8]
 801d708:	4413      	add	r3, r2
 801d70a:	2203      	movs	r2, #3
 801d70c:	701a      	strb	r2, [r3, #0]
  idx++;
 801d70e:	7dfb      	ldrb	r3, [r7, #23]
 801d710:	3301      	adds	r3, #1
 801d712:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801d714:	e013      	b.n	801d73e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 801d716:	7dfb      	ldrb	r3, [r7, #23]
 801d718:	68ba      	ldr	r2, [r7, #8]
 801d71a:	4413      	add	r3, r2
 801d71c:	693a      	ldr	r2, [r7, #16]
 801d71e:	7812      	ldrb	r2, [r2, #0]
 801d720:	701a      	strb	r2, [r3, #0]
    pdesc++;
 801d722:	693b      	ldr	r3, [r7, #16]
 801d724:	3301      	adds	r3, #1
 801d726:	613b      	str	r3, [r7, #16]
    idx++;
 801d728:	7dfb      	ldrb	r3, [r7, #23]
 801d72a:	3301      	adds	r3, #1
 801d72c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 801d72e:	7dfb      	ldrb	r3, [r7, #23]
 801d730:	68ba      	ldr	r2, [r7, #8]
 801d732:	4413      	add	r3, r2
 801d734:	2200      	movs	r2, #0
 801d736:	701a      	strb	r2, [r3, #0]
    idx++;
 801d738:	7dfb      	ldrb	r3, [r7, #23]
 801d73a:	3301      	adds	r3, #1
 801d73c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 801d73e:	693b      	ldr	r3, [r7, #16]
 801d740:	781b      	ldrb	r3, [r3, #0]
 801d742:	2b00      	cmp	r3, #0
 801d744:	d1e7      	bne.n	801d716 <USBD_GetString+0x6a>
 801d746:	e000      	b.n	801d74a <USBD_GetString+0x9e>
    return;
 801d748:	bf00      	nop
  }
}
 801d74a:	3718      	adds	r7, #24
 801d74c:	46bd      	mov	sp, r7
 801d74e:	bd80      	pop	{r7, pc}

0801d750 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 801d750:	b480      	push	{r7}
 801d752:	b085      	sub	sp, #20
 801d754:	af00      	add	r7, sp, #0
 801d756:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801d758:	2300      	movs	r3, #0
 801d75a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 801d75c:	687b      	ldr	r3, [r7, #4]
 801d75e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 801d760:	e005      	b.n	801d76e <USBD_GetLen+0x1e>
  {
    len++;
 801d762:	7bfb      	ldrb	r3, [r7, #15]
 801d764:	3301      	adds	r3, #1
 801d766:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801d768:	68bb      	ldr	r3, [r7, #8]
 801d76a:	3301      	adds	r3, #1
 801d76c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 801d76e:	68bb      	ldr	r3, [r7, #8]
 801d770:	781b      	ldrb	r3, [r3, #0]
 801d772:	2b00      	cmp	r3, #0
 801d774:	d1f5      	bne.n	801d762 <USBD_GetLen+0x12>
  }

  return len;
 801d776:	7bfb      	ldrb	r3, [r7, #15]
}
 801d778:	4618      	mov	r0, r3
 801d77a:	3714      	adds	r7, #20
 801d77c:	46bd      	mov	sp, r7
 801d77e:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d782:	4770      	bx	lr

0801d784 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801d784:	b580      	push	{r7, lr}
 801d786:	b084      	sub	sp, #16
 801d788:	af00      	add	r7, sp, #0
 801d78a:	60f8      	str	r0, [r7, #12]
 801d78c:	60b9      	str	r1, [r7, #8]
 801d78e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 801d790:	68fb      	ldr	r3, [r7, #12]
 801d792:	2202      	movs	r2, #2
 801d794:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801d798:	68fb      	ldr	r3, [r7, #12]
 801d79a:	687a      	ldr	r2, [r7, #4]
 801d79c:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 801d79e:	68fb      	ldr	r3, [r7, #12]
 801d7a0:	687a      	ldr	r2, [r7, #4]
 801d7a2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801d7a4:	687b      	ldr	r3, [r7, #4]
 801d7a6:	68ba      	ldr	r2, [r7, #8]
 801d7a8:	2100      	movs	r1, #0
 801d7aa:	68f8      	ldr	r0, [r7, #12]
 801d7ac:	f000 fd47 	bl	801e23e <USBD_LL_Transmit>

  return USBD_OK;
 801d7b0:	2300      	movs	r3, #0
}
 801d7b2:	4618      	mov	r0, r3
 801d7b4:	3710      	adds	r7, #16
 801d7b6:	46bd      	mov	sp, r7
 801d7b8:	bd80      	pop	{r7, pc}

0801d7ba <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 801d7ba:	b580      	push	{r7, lr}
 801d7bc:	b084      	sub	sp, #16
 801d7be:	af00      	add	r7, sp, #0
 801d7c0:	60f8      	str	r0, [r7, #12]
 801d7c2:	60b9      	str	r1, [r7, #8]
 801d7c4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 801d7c6:	687b      	ldr	r3, [r7, #4]
 801d7c8:	68ba      	ldr	r2, [r7, #8]
 801d7ca:	2100      	movs	r1, #0
 801d7cc:	68f8      	ldr	r0, [r7, #12]
 801d7ce:	f000 fd36 	bl	801e23e <USBD_LL_Transmit>

  return USBD_OK;
 801d7d2:	2300      	movs	r3, #0
}
 801d7d4:	4618      	mov	r0, r3
 801d7d6:	3710      	adds	r7, #16
 801d7d8:	46bd      	mov	sp, r7
 801d7da:	bd80      	pop	{r7, pc}

0801d7dc <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 801d7dc:	b580      	push	{r7, lr}
 801d7de:	b084      	sub	sp, #16
 801d7e0:	af00      	add	r7, sp, #0
 801d7e2:	60f8      	str	r0, [r7, #12]
 801d7e4:	60b9      	str	r1, [r7, #8]
 801d7e6:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 801d7e8:	68fb      	ldr	r3, [r7, #12]
 801d7ea:	2203      	movs	r2, #3
 801d7ec:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 801d7f0:	68fb      	ldr	r3, [r7, #12]
 801d7f2:	687a      	ldr	r2, [r7, #4]
 801d7f4:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 801d7f8:	68fb      	ldr	r3, [r7, #12]
 801d7fa:	687a      	ldr	r2, [r7, #4]
 801d7fc:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801d800:	687b      	ldr	r3, [r7, #4]
 801d802:	68ba      	ldr	r2, [r7, #8]
 801d804:	2100      	movs	r1, #0
 801d806:	68f8      	ldr	r0, [r7, #12]
 801d808:	f000 fd3a 	bl	801e280 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801d80c:	2300      	movs	r3, #0
}
 801d80e:	4618      	mov	r0, r3
 801d810:	3710      	adds	r7, #16
 801d812:	46bd      	mov	sp, r7
 801d814:	bd80      	pop	{r7, pc}

0801d816 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801d816:	b580      	push	{r7, lr}
 801d818:	b084      	sub	sp, #16
 801d81a:	af00      	add	r7, sp, #0
 801d81c:	60f8      	str	r0, [r7, #12]
 801d81e:	60b9      	str	r1, [r7, #8]
 801d820:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 801d822:	687b      	ldr	r3, [r7, #4]
 801d824:	68ba      	ldr	r2, [r7, #8]
 801d826:	2100      	movs	r1, #0
 801d828:	68f8      	ldr	r0, [r7, #12]
 801d82a:	f000 fd29 	bl	801e280 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801d82e:	2300      	movs	r3, #0
}
 801d830:	4618      	mov	r0, r3
 801d832:	3710      	adds	r7, #16
 801d834:	46bd      	mov	sp, r7
 801d836:	bd80      	pop	{r7, pc}

0801d838 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801d838:	b580      	push	{r7, lr}
 801d83a:	b082      	sub	sp, #8
 801d83c:	af00      	add	r7, sp, #0
 801d83e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 801d840:	687b      	ldr	r3, [r7, #4]
 801d842:	2204      	movs	r2, #4
 801d844:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801d848:	2300      	movs	r3, #0
 801d84a:	2200      	movs	r2, #0
 801d84c:	2100      	movs	r1, #0
 801d84e:	6878      	ldr	r0, [r7, #4]
 801d850:	f000 fcf5 	bl	801e23e <USBD_LL_Transmit>

  return USBD_OK;
 801d854:	2300      	movs	r3, #0
}
 801d856:	4618      	mov	r0, r3
 801d858:	3708      	adds	r7, #8
 801d85a:	46bd      	mov	sp, r7
 801d85c:	bd80      	pop	{r7, pc}

0801d85e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 801d85e:	b580      	push	{r7, lr}
 801d860:	b082      	sub	sp, #8
 801d862:	af00      	add	r7, sp, #0
 801d864:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801d866:	687b      	ldr	r3, [r7, #4]
 801d868:	2205      	movs	r2, #5
 801d86a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 801d86e:	2300      	movs	r3, #0
 801d870:	2200      	movs	r2, #0
 801d872:	2100      	movs	r1, #0
 801d874:	6878      	ldr	r0, [r7, #4]
 801d876:	f000 fd03 	bl	801e280 <USBD_LL_PrepareReceive>

  return USBD_OK;
 801d87a:	2300      	movs	r3, #0
}
 801d87c:	4618      	mov	r0, r3
 801d87e:	3708      	adds	r7, #8
 801d880:	46bd      	mov	sp, r7
 801d882:	bd80      	pop	{r7, pc}

0801d884 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 801d884:	b580      	push	{r7, lr}
 801d886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceHS, &HS_Desc, DEVICE_HS) != USBD_OK)
 801d888:	2201      	movs	r2, #1
 801d88a:	4913      	ldr	r1, [pc, #76]	@ (801d8d8 <MX_USB_DEVICE_Init+0x54>)
 801d88c:	4813      	ldr	r0, [pc, #76]	@ (801d8dc <MX_USB_DEVICE_Init+0x58>)
 801d88e:	f7fe fccd 	bl	801c22c <USBD_Init>
 801d892:	4603      	mov	r3, r0
 801d894:	2b00      	cmp	r3, #0
 801d896:	d001      	beq.n	801d89c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 801d898:	f7e4 f942 	bl	8001b20 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceHS, &USBD_CDC) != USBD_OK)
 801d89c:	4910      	ldr	r1, [pc, #64]	@ (801d8e0 <MX_USB_DEVICE_Init+0x5c>)
 801d89e:	480f      	ldr	r0, [pc, #60]	@ (801d8dc <MX_USB_DEVICE_Init+0x58>)
 801d8a0:	f7fe fcf4 	bl	801c28c <USBD_RegisterClass>
 801d8a4:	4603      	mov	r3, r0
 801d8a6:	2b00      	cmp	r3, #0
 801d8a8:	d001      	beq.n	801d8ae <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 801d8aa:	f7e4 f939 	bl	8001b20 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceHS, &USBD_Interface_fops_HS) != USBD_OK)
 801d8ae:	490d      	ldr	r1, [pc, #52]	@ (801d8e4 <MX_USB_DEVICE_Init+0x60>)
 801d8b0:	480a      	ldr	r0, [pc, #40]	@ (801d8dc <MX_USB_DEVICE_Init+0x58>)
 801d8b2:	f7fe fbeb 	bl	801c08c <USBD_CDC_RegisterInterface>
 801d8b6:	4603      	mov	r3, r0
 801d8b8:	2b00      	cmp	r3, #0
 801d8ba:	d001      	beq.n	801d8c0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 801d8bc:	f7e4 f930 	bl	8001b20 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceHS) != USBD_OK)
 801d8c0:	4806      	ldr	r0, [pc, #24]	@ (801d8dc <MX_USB_DEVICE_Init+0x58>)
 801d8c2:	f7fe fd19 	bl	801c2f8 <USBD_Start>
 801d8c6:	4603      	mov	r3, r0
 801d8c8:	2b00      	cmp	r3, #0
 801d8ca:	d001      	beq.n	801d8d0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 801d8cc:	f7e4 f928 	bl	8001b20 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */
  HAL_PWREx_EnableUSBVoltageDetector();
 801d8d0:	f7f6 fc1e 	bl	8014110 <HAL_PWREx_EnableUSBVoltageDetector>

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 801d8d4:	bf00      	nop
 801d8d6:	bd80      	pop	{r7, pc}
 801d8d8:	24000180 	.word	0x24000180
 801d8dc:	24044058 	.word	0x24044058
 801d8e0:	240000ec 	.word	0x240000ec
 801d8e4:	2400016c 	.word	0x2400016c

0801d8e8 <CDC_Init_HS>:
/**
  * @brief  Initializes the CDC media low layer over the USB HS IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_HS(void)
{
 801d8e8:	b580      	push	{r7, lr}
 801d8ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, UserTxBufferHS, 0);
 801d8ec:	2200      	movs	r2, #0
 801d8ee:	4905      	ldr	r1, [pc, #20]	@ (801d904 <CDC_Init_HS+0x1c>)
 801d8f0:	4805      	ldr	r0, [pc, #20]	@ (801d908 <CDC_Init_HS+0x20>)
 801d8f2:	f7fe fbe5 	bl	801c0c0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, UserRxBufferHS);
 801d8f6:	4905      	ldr	r1, [pc, #20]	@ (801d90c <CDC_Init_HS+0x24>)
 801d8f8:	4803      	ldr	r0, [pc, #12]	@ (801d908 <CDC_Init_HS+0x20>)
 801d8fa:	f7fe fc03 	bl	801c104 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 801d8fe:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 801d900:	4618      	mov	r0, r3
 801d902:	bd80      	pop	{r7, pc}
 801d904:	24044b38 	.word	0x24044b38
 801d908:	24044058 	.word	0x24044058
 801d90c:	24044338 	.word	0x24044338

0801d910 <CDC_DeInit_HS>:
  * @brief  DeInitializes the CDC media low layer
  * @param  None
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_HS(void)
{
 801d910:	b480      	push	{r7}
 801d912:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 9 */
  return (USBD_OK);
 801d914:	2300      	movs	r3, #0
  /* USER CODE END 9 */
}
 801d916:	4618      	mov	r0, r3
 801d918:	46bd      	mov	sp, r7
 801d91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801d91e:	4770      	bx	lr

0801d920 <CDC_Control_HS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_HS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 801d920:	b580      	push	{r7, lr}
 801d922:	b084      	sub	sp, #16
 801d924:	af00      	add	r7, sp, #0
 801d926:	4603      	mov	r3, r0
 801d928:	6039      	str	r1, [r7, #0]
 801d92a:	71fb      	strb	r3, [r7, #7]
 801d92c:	4613      	mov	r3, r2
 801d92e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 10 */
  USBD_SetupReqTypedef * req;
  switch(cmd)
 801d930:	79fb      	ldrb	r3, [r7, #7]
 801d932:	2b23      	cmp	r3, #35	@ 0x23
 801d934:	d85c      	bhi.n	801d9f0 <CDC_Control_HS+0xd0>
 801d936:	a201      	add	r2, pc, #4	@ (adr r2, 801d93c <CDC_Control_HS+0x1c>)
 801d938:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d93c:	0801d9f1 	.word	0x0801d9f1
 801d940:	0801d9f1 	.word	0x0801d9f1
 801d944:	0801d9f1 	.word	0x0801d9f1
 801d948:	0801d9f1 	.word	0x0801d9f1
 801d94c:	0801d9f1 	.word	0x0801d9f1
 801d950:	0801d9f1 	.word	0x0801d9f1
 801d954:	0801d9f1 	.word	0x0801d9f1
 801d958:	0801d9f1 	.word	0x0801d9f1
 801d95c:	0801d9f1 	.word	0x0801d9f1
 801d960:	0801d9f1 	.word	0x0801d9f1
 801d964:	0801d9f1 	.word	0x0801d9f1
 801d968:	0801d9f1 	.word	0x0801d9f1
 801d96c:	0801d9f1 	.word	0x0801d9f1
 801d970:	0801d9f1 	.word	0x0801d9f1
 801d974:	0801d9f1 	.word	0x0801d9f1
 801d978:	0801d9f1 	.word	0x0801d9f1
 801d97c:	0801d9f1 	.word	0x0801d9f1
 801d980:	0801d9f1 	.word	0x0801d9f1
 801d984:	0801d9f1 	.word	0x0801d9f1
 801d988:	0801d9f1 	.word	0x0801d9f1
 801d98c:	0801d9f1 	.word	0x0801d9f1
 801d990:	0801d9f1 	.word	0x0801d9f1
 801d994:	0801d9f1 	.word	0x0801d9f1
 801d998:	0801d9f1 	.word	0x0801d9f1
 801d99c:	0801d9f1 	.word	0x0801d9f1
 801d9a0:	0801d9f1 	.word	0x0801d9f1
 801d9a4:	0801d9f1 	.word	0x0801d9f1
 801d9a8:	0801d9f1 	.word	0x0801d9f1
 801d9ac:	0801d9f1 	.word	0x0801d9f1
 801d9b0:	0801d9f1 	.word	0x0801d9f1
 801d9b4:	0801d9f1 	.word	0x0801d9f1
 801d9b8:	0801d9f1 	.word	0x0801d9f1
 801d9bc:	0801d9f1 	.word	0x0801d9f1
 801d9c0:	0801d9f1 	.word	0x0801d9f1
 801d9c4:	0801d9cd 	.word	0x0801d9cd
 801d9c8:	0801d9f1 	.word	0x0801d9f1
  case CDC_GET_LINE_CODING:

    break;

  case CDC_SET_CONTROL_LINE_STATE:
    req = (USBD_SetupReqTypedef *)pbuf;
 801d9cc:	683b      	ldr	r3, [r7, #0]
 801d9ce:	60fb      	str	r3, [r7, #12]
  	if((req->wValue & 0x0001) != 0)
 801d9d0:	68fb      	ldr	r3, [r7, #12]
 801d9d2:	885b      	ldrh	r3, [r3, #2]
 801d9d4:	f003 0301 	and.w	r3, r3, #1
 801d9d8:	2b00      	cmp	r3, #0
 801d9da:	d003      	beq.n	801d9e4 <CDC_Control_HS+0xc4>
  	{
  		hostComPort_isOpen = true;
 801d9dc:	4b07      	ldr	r3, [pc, #28]	@ (801d9fc <CDC_Control_HS+0xdc>)
 801d9de:	2201      	movs	r2, #1
 801d9e0:	701a      	strb	r2, [r3, #0]
 801d9e2:	e002      	b.n	801d9ea <CDC_Control_HS+0xca>
  	}
  	else
  	{
  		hostComPort_isOpen = false;
 801d9e4:	4b05      	ldr	r3, [pc, #20]	@ (801d9fc <CDC_Control_HS+0xdc>)
 801d9e6:	2200      	movs	r2, #0
 801d9e8:	701a      	strb	r2, [r3, #0]
  	}
  	USB_Check_Notify();
 801d9ea:	f7e4 ff57 	bl	800289c <USB_Check_Notify>
    break;
 801d9ee:	e000      	b.n	801d9f2 <CDC_Control_HS+0xd2>
  case CDC_SEND_BREAK:

    break;

  default:
    break;
 801d9f0:	bf00      	nop
  }

  return (USBD_OK);
 801d9f2:	2300      	movs	r3, #0
  /* USER CODE END 10 */
}
 801d9f4:	4618      	mov	r0, r3
 801d9f6:	3710      	adds	r7, #16
 801d9f8:	46bd      	mov	sp, r7
 801d9fa:	bd80      	pop	{r7, pc}
 801d9fc:	24044334 	.word	0x24044334

0801da00 <CDC_Receive_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAILL
  */
static int8_t CDC_Receive_HS(uint8_t* Buf, uint32_t *Len)
{
 801da00:	b580      	push	{r7, lr}
 801da02:	b084      	sub	sp, #16
 801da04:	af00      	add	r7, sp, #0
 801da06:	6078      	str	r0, [r7, #4]
 801da08:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 11 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceHS, &Buf[0]);
 801da0a:	6879      	ldr	r1, [r7, #4]
 801da0c:	480f      	ldr	r0, [pc, #60]	@ (801da4c <CDC_Receive_HS+0x4c>)
 801da0e:	f7fe fb79 	bl	801c104 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceHS);
 801da12:	480e      	ldr	r0, [pc, #56]	@ (801da4c <CDC_Receive_HS+0x4c>)
 801da14:	f7fe fbd4 	bl	801c1c0 <USBD_CDC_ReceivePacket>

  uint32_t written = CDC_RX_RingBuffer_PutBuffer(Buf, *Len);
 801da18:	683b      	ldr	r3, [r7, #0]
 801da1a:	681b      	ldr	r3, [r3, #0]
 801da1c:	4619      	mov	r1, r3
 801da1e:	6878      	ldr	r0, [r7, #4]
 801da20:	f7e4 fefd 	bl	800281e <CDC_RX_RingBuffer_PutBuffer>
 801da24:	60f8      	str	r0, [r7, #12]
  if (written != *Len) {
 801da26:	683b      	ldr	r3, [r7, #0]
 801da28:	681b      	ldr	r3, [r3, #0]
 801da2a:	68fa      	ldr	r2, [r7, #12]
 801da2c:	429a      	cmp	r2, r3
 801da2e:	d003      	beq.n	801da38 <CDC_Receive_HS+0x38>
      (void)CDC_SendString("CDC RX Buffer Full!!!\r\n", 24);
 801da30:	2118      	movs	r1, #24
 801da32:	4807      	ldr	r0, [pc, #28]	@ (801da50 <CDC_Receive_HS+0x50>)
 801da34:	f7e4 ff76 	bl	8002924 <CDC_SendString>
  }
  if (written) {
 801da38:	68fb      	ldr	r3, [r7, #12]
 801da3a:	2b00      	cmp	r3, #0
 801da3c:	d001      	beq.n	801da42 <CDC_Receive_HS+0x42>
      CDC_ISR_RxNotify();
 801da3e:	f7e4 ff21 	bl	8002884 <CDC_ISR_RxNotify>
  }

  return (USBD_OK);
 801da42:	2300      	movs	r3, #0
  /* USER CODE END 11 */
}
 801da44:	4618      	mov	r0, r3
 801da46:	3710      	adds	r7, #16
 801da48:	46bd      	mov	sp, r7
 801da4a:	bd80      	pop	{r7, pc}
 801da4c:	24044058 	.word	0x24044058
 801da50:	080219d0 	.word	0x080219d0

0801da54 <CDC_Transmit_HS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_HS(uint8_t* Buf, uint16_t Len)
{
 801da54:	b580      	push	{r7, lr}
 801da56:	b084      	sub	sp, #16
 801da58:	af00      	add	r7, sp, #0
 801da5a:	6078      	str	r0, [r7, #4]
 801da5c:	460b      	mov	r3, r1
 801da5e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 801da60:	2300      	movs	r3, #0
 801da62:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 12 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceHS.pClassData;
 801da64:	4b0d      	ldr	r3, [pc, #52]	@ (801da9c <CDC_Transmit_HS+0x48>)
 801da66:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801da6a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801da6c:	68bb      	ldr	r3, [r7, #8]
 801da6e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 801da72:	2b00      	cmp	r3, #0
 801da74:	d001      	beq.n	801da7a <CDC_Transmit_HS+0x26>
    return USBD_BUSY;
 801da76:	2301      	movs	r3, #1
 801da78:	e00b      	b.n	801da92 <CDC_Transmit_HS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceHS, Buf, Len);
 801da7a:	887b      	ldrh	r3, [r7, #2]
 801da7c:	461a      	mov	r2, r3
 801da7e:	6879      	ldr	r1, [r7, #4]
 801da80:	4806      	ldr	r0, [pc, #24]	@ (801da9c <CDC_Transmit_HS+0x48>)
 801da82:	f7fe fb1d 	bl	801c0c0 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceHS);
 801da86:	4805      	ldr	r0, [pc, #20]	@ (801da9c <CDC_Transmit_HS+0x48>)
 801da88:	f7fe fb5a 	bl	801c140 <USBD_CDC_TransmitPacket>
 801da8c:	4603      	mov	r3, r0
 801da8e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 12 */
  return result;
 801da90:	7bfb      	ldrb	r3, [r7, #15]
}
 801da92:	4618      	mov	r0, r3
 801da94:	3710      	adds	r7, #16
 801da96:	46bd      	mov	sp, r7
 801da98:	bd80      	pop	{r7, pc}
 801da9a:	bf00      	nop
 801da9c:	24044058 	.word	0x24044058

0801daa0 <CDC_TransmitCplt_HS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_HS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 801daa0:	b480      	push	{r7}
 801daa2:	b087      	sub	sp, #28
 801daa4:	af00      	add	r7, sp, #0
 801daa6:	60f8      	str	r0, [r7, #12]
 801daa8:	60b9      	str	r1, [r7, #8]
 801daaa:	4613      	mov	r3, r2
 801daac:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801daae:	2300      	movs	r3, #0
 801dab0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 14 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 14 */
  return result;
 801dab2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801dab6:	4618      	mov	r0, r3
 801dab8:	371c      	adds	r7, #28
 801daba:	46bd      	mov	sp, r7
 801dabc:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dac0:	4770      	bx	lr
	...

0801dac4 <CDC_ComPort_IsOpen>:

/* USER CODE BEGIN PRIVATE_FUNCTIONS_IMPLEMENTATION */
_Bool CDC_ComPort_IsOpen()
{
 801dac4:	b480      	push	{r7}
 801dac6:	af00      	add	r7, sp, #0
	return(hostComPort_isOpen);
 801dac8:	4b03      	ldr	r3, [pc, #12]	@ (801dad8 <CDC_ComPort_IsOpen+0x14>)
 801daca:	781b      	ldrb	r3, [r3, #0]
}
 801dacc:	4618      	mov	r0, r3
 801dace:	46bd      	mov	sp, r7
 801dad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dad4:	4770      	bx	lr
 801dad6:	bf00      	nop
 801dad8:	24044334 	.word	0x24044334

0801dadc <USBD_HS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801dadc:	b480      	push	{r7}
 801dade:	b083      	sub	sp, #12
 801dae0:	af00      	add	r7, sp, #0
 801dae2:	4603      	mov	r3, r0
 801dae4:	6039      	str	r1, [r7, #0]
 801dae6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_HS_DeviceDesc);
 801dae8:	683b      	ldr	r3, [r7, #0]
 801daea:	2212      	movs	r2, #18
 801daec:	801a      	strh	r2, [r3, #0]
  return USBD_HS_DeviceDesc;
 801daee:	4b03      	ldr	r3, [pc, #12]	@ (801dafc <USBD_HS_DeviceDescriptor+0x20>)
}
 801daf0:	4618      	mov	r0, r3
 801daf2:	370c      	adds	r7, #12
 801daf4:	46bd      	mov	sp, r7
 801daf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dafa:	4770      	bx	lr
 801dafc:	240001a0 	.word	0x240001a0

0801db00 <USBD_HS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801db00:	b480      	push	{r7}
 801db02:	b083      	sub	sp, #12
 801db04:	af00      	add	r7, sp, #0
 801db06:	4603      	mov	r3, r0
 801db08:	6039      	str	r1, [r7, #0]
 801db0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 801db0c:	683b      	ldr	r3, [r7, #0]
 801db0e:	2204      	movs	r2, #4
 801db10:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801db12:	4b03      	ldr	r3, [pc, #12]	@ (801db20 <USBD_HS_LangIDStrDescriptor+0x20>)
}
 801db14:	4618      	mov	r0, r3
 801db16:	370c      	adds	r7, #12
 801db18:	46bd      	mov	sp, r7
 801db1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801db1e:	4770      	bx	lr
 801db20:	240001b4 	.word	0x240001b4

0801db24 <USBD_HS_ProductStrDescriptor>:
  * @param  speed : current device speed
  * @param  length : pointer to data length variable
  * @retval pointer to descriptor buffer
  */
uint8_t * USBD_HS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801db24:	b580      	push	{r7, lr}
 801db26:	b082      	sub	sp, #8
 801db28:	af00      	add	r7, sp, #0
 801db2a:	4603      	mov	r3, r0
 801db2c:	6039      	str	r1, [r7, #0]
 801db2e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801db30:	79fb      	ldrb	r3, [r7, #7]
 801db32:	2b00      	cmp	r3, #0
 801db34:	d105      	bne.n	801db42 <USBD_HS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801db36:	683a      	ldr	r2, [r7, #0]
 801db38:	4907      	ldr	r1, [pc, #28]	@ (801db58 <USBD_HS_ProductStrDescriptor+0x34>)
 801db3a:	4808      	ldr	r0, [pc, #32]	@ (801db5c <USBD_HS_ProductStrDescriptor+0x38>)
 801db3c:	f7ff fdb6 	bl	801d6ac <USBD_GetString>
 801db40:	e004      	b.n	801db4c <USBD_HS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_HS, USBD_StrDesc, length);
 801db42:	683a      	ldr	r2, [r7, #0]
 801db44:	4904      	ldr	r1, [pc, #16]	@ (801db58 <USBD_HS_ProductStrDescriptor+0x34>)
 801db46:	4805      	ldr	r0, [pc, #20]	@ (801db5c <USBD_HS_ProductStrDescriptor+0x38>)
 801db48:	f7ff fdb0 	bl	801d6ac <USBD_GetString>
  }
  return USBD_StrDesc;
 801db4c:	4b02      	ldr	r3, [pc, #8]	@ (801db58 <USBD_HS_ProductStrDescriptor+0x34>)
}
 801db4e:	4618      	mov	r0, r3
 801db50:	3708      	adds	r7, #8
 801db52:	46bd      	mov	sp, r7
 801db54:	bd80      	pop	{r7, pc}
 801db56:	bf00      	nop
 801db58:	24045338 	.word	0x24045338
 801db5c:	080219e8 	.word	0x080219e8

0801db60 <USBD_HS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801db60:	b580      	push	{r7, lr}
 801db62:	b082      	sub	sp, #8
 801db64:	af00      	add	r7, sp, #0
 801db66:	4603      	mov	r3, r0
 801db68:	6039      	str	r1, [r7, #0]
 801db6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 801db6c:	683a      	ldr	r2, [r7, #0]
 801db6e:	4904      	ldr	r1, [pc, #16]	@ (801db80 <USBD_HS_ManufacturerStrDescriptor+0x20>)
 801db70:	4804      	ldr	r0, [pc, #16]	@ (801db84 <USBD_HS_ManufacturerStrDescriptor+0x24>)
 801db72:	f7ff fd9b 	bl	801d6ac <USBD_GetString>
  return USBD_StrDesc;
 801db76:	4b02      	ldr	r3, [pc, #8]	@ (801db80 <USBD_HS_ManufacturerStrDescriptor+0x20>)
}
 801db78:	4618      	mov	r0, r3
 801db7a:	3708      	adds	r7, #8
 801db7c:	46bd      	mov	sp, r7
 801db7e:	bd80      	pop	{r7, pc}
 801db80:	24045338 	.word	0x24045338
 801db84:	08021a00 	.word	0x08021a00

0801db88 <USBD_HS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801db88:	b580      	push	{r7, lr}
 801db8a:	b082      	sub	sp, #8
 801db8c:	af00      	add	r7, sp, #0
 801db8e:	4603      	mov	r3, r0
 801db90:	6039      	str	r1, [r7, #0]
 801db92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801db94:	683b      	ldr	r3, [r7, #0]
 801db96:	221a      	movs	r2, #26
 801db98:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 801db9a:	f000 f843 	bl	801dc24 <Get_SerialNum>
  /* USER CODE BEGIN USBD_HS_SerialStrDescriptor */

  /* USER CODE END USBD_HS_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 801db9e:	4b02      	ldr	r3, [pc, #8]	@ (801dba8 <USBD_HS_SerialStrDescriptor+0x20>)
}
 801dba0:	4618      	mov	r0, r3
 801dba2:	3708      	adds	r7, #8
 801dba4:	46bd      	mov	sp, r7
 801dba6:	bd80      	pop	{r7, pc}
 801dba8:	240001b8 	.word	0x240001b8

0801dbac <USBD_HS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801dbac:	b580      	push	{r7, lr}
 801dbae:	b082      	sub	sp, #8
 801dbb0:	af00      	add	r7, sp, #0
 801dbb2:	4603      	mov	r3, r0
 801dbb4:	6039      	str	r1, [r7, #0]
 801dbb6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 801dbb8:	79fb      	ldrb	r3, [r7, #7]
 801dbba:	2b00      	cmp	r3, #0
 801dbbc:	d105      	bne.n	801dbca <USBD_HS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801dbbe:	683a      	ldr	r2, [r7, #0]
 801dbc0:	4907      	ldr	r1, [pc, #28]	@ (801dbe0 <USBD_HS_ConfigStrDescriptor+0x34>)
 801dbc2:	4808      	ldr	r0, [pc, #32]	@ (801dbe4 <USBD_HS_ConfigStrDescriptor+0x38>)
 801dbc4:	f7ff fd72 	bl	801d6ac <USBD_GetString>
 801dbc8:	e004      	b.n	801dbd4 <USBD_HS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_HS, USBD_StrDesc, length);
 801dbca:	683a      	ldr	r2, [r7, #0]
 801dbcc:	4904      	ldr	r1, [pc, #16]	@ (801dbe0 <USBD_HS_ConfigStrDescriptor+0x34>)
 801dbce:	4805      	ldr	r0, [pc, #20]	@ (801dbe4 <USBD_HS_ConfigStrDescriptor+0x38>)
 801dbd0:	f7ff fd6c 	bl	801d6ac <USBD_GetString>
  }
  return USBD_StrDesc;
 801dbd4:	4b02      	ldr	r3, [pc, #8]	@ (801dbe0 <USBD_HS_ConfigStrDescriptor+0x34>)
}
 801dbd6:	4618      	mov	r0, r3
 801dbd8:	3708      	adds	r7, #8
 801dbda:	46bd      	mov	sp, r7
 801dbdc:	bd80      	pop	{r7, pc}
 801dbde:	bf00      	nop
 801dbe0:	24045338 	.word	0x24045338
 801dbe4:	08021a14 	.word	0x08021a14

0801dbe8 <USBD_HS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_HS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801dbe8:	b580      	push	{r7, lr}
 801dbea:	b082      	sub	sp, #8
 801dbec:	af00      	add	r7, sp, #0
 801dbee:	4603      	mov	r3, r0
 801dbf0:	6039      	str	r1, [r7, #0]
 801dbf2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801dbf4:	79fb      	ldrb	r3, [r7, #7]
 801dbf6:	2b00      	cmp	r3, #0
 801dbf8:	d105      	bne.n	801dc06 <USBD_HS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801dbfa:	683a      	ldr	r2, [r7, #0]
 801dbfc:	4907      	ldr	r1, [pc, #28]	@ (801dc1c <USBD_HS_InterfaceStrDescriptor+0x34>)
 801dbfe:	4808      	ldr	r0, [pc, #32]	@ (801dc20 <USBD_HS_InterfaceStrDescriptor+0x38>)
 801dc00:	f7ff fd54 	bl	801d6ac <USBD_GetString>
 801dc04:	e004      	b.n	801dc10 <USBD_HS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_HS, USBD_StrDesc, length);
 801dc06:	683a      	ldr	r2, [r7, #0]
 801dc08:	4904      	ldr	r1, [pc, #16]	@ (801dc1c <USBD_HS_InterfaceStrDescriptor+0x34>)
 801dc0a:	4805      	ldr	r0, [pc, #20]	@ (801dc20 <USBD_HS_InterfaceStrDescriptor+0x38>)
 801dc0c:	f7ff fd4e 	bl	801d6ac <USBD_GetString>
  }
  return USBD_StrDesc;
 801dc10:	4b02      	ldr	r3, [pc, #8]	@ (801dc1c <USBD_HS_InterfaceStrDescriptor+0x34>)
}
 801dc12:	4618      	mov	r0, r3
 801dc14:	3708      	adds	r7, #8
 801dc16:	46bd      	mov	sp, r7
 801dc18:	bd80      	pop	{r7, pc}
 801dc1a:	bf00      	nop
 801dc1c:	24045338 	.word	0x24045338
 801dc20:	08021a20 	.word	0x08021a20

0801dc24 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 801dc24:	b580      	push	{r7, lr}
 801dc26:	b084      	sub	sp, #16
 801dc28:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 801dc2a:	4b0f      	ldr	r3, [pc, #60]	@ (801dc68 <Get_SerialNum+0x44>)
 801dc2c:	681b      	ldr	r3, [r3, #0]
 801dc2e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801dc30:	4b0e      	ldr	r3, [pc, #56]	@ (801dc6c <Get_SerialNum+0x48>)
 801dc32:	681b      	ldr	r3, [r3, #0]
 801dc34:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 801dc36:	4b0e      	ldr	r3, [pc, #56]	@ (801dc70 <Get_SerialNum+0x4c>)
 801dc38:	681b      	ldr	r3, [r3, #0]
 801dc3a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 801dc3c:	68fa      	ldr	r2, [r7, #12]
 801dc3e:	687b      	ldr	r3, [r7, #4]
 801dc40:	4413      	add	r3, r2
 801dc42:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801dc44:	68fb      	ldr	r3, [r7, #12]
 801dc46:	2b00      	cmp	r3, #0
 801dc48:	d009      	beq.n	801dc5e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 801dc4a:	2208      	movs	r2, #8
 801dc4c:	4909      	ldr	r1, [pc, #36]	@ (801dc74 <Get_SerialNum+0x50>)
 801dc4e:	68f8      	ldr	r0, [r7, #12]
 801dc50:	f000 f814 	bl	801dc7c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801dc54:	2204      	movs	r2, #4
 801dc56:	4908      	ldr	r1, [pc, #32]	@ (801dc78 <Get_SerialNum+0x54>)
 801dc58:	68b8      	ldr	r0, [r7, #8]
 801dc5a:	f000 f80f 	bl	801dc7c <IntToUnicode>
  }
}
 801dc5e:	bf00      	nop
 801dc60:	3710      	adds	r7, #16
 801dc62:	46bd      	mov	sp, r7
 801dc64:	bd80      	pop	{r7, pc}
 801dc66:	bf00      	nop
 801dc68:	1ff1e800 	.word	0x1ff1e800
 801dc6c:	1ff1e804 	.word	0x1ff1e804
 801dc70:	1ff1e808 	.word	0x1ff1e808
 801dc74:	240001ba 	.word	0x240001ba
 801dc78:	240001ca 	.word	0x240001ca

0801dc7c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 801dc7c:	b480      	push	{r7}
 801dc7e:	b087      	sub	sp, #28
 801dc80:	af00      	add	r7, sp, #0
 801dc82:	60f8      	str	r0, [r7, #12]
 801dc84:	60b9      	str	r1, [r7, #8]
 801dc86:	4613      	mov	r3, r2
 801dc88:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 801dc8a:	2300      	movs	r3, #0
 801dc8c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 801dc8e:	2300      	movs	r3, #0
 801dc90:	75fb      	strb	r3, [r7, #23]
 801dc92:	e027      	b.n	801dce4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801dc94:	68fb      	ldr	r3, [r7, #12]
 801dc96:	0f1b      	lsrs	r3, r3, #28
 801dc98:	2b09      	cmp	r3, #9
 801dc9a:	d80b      	bhi.n	801dcb4 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 801dc9c:	68fb      	ldr	r3, [r7, #12]
 801dc9e:	0f1b      	lsrs	r3, r3, #28
 801dca0:	b2da      	uxtb	r2, r3
 801dca2:	7dfb      	ldrb	r3, [r7, #23]
 801dca4:	005b      	lsls	r3, r3, #1
 801dca6:	4619      	mov	r1, r3
 801dca8:	68bb      	ldr	r3, [r7, #8]
 801dcaa:	440b      	add	r3, r1
 801dcac:	3230      	adds	r2, #48	@ 0x30
 801dcae:	b2d2      	uxtb	r2, r2
 801dcb0:	701a      	strb	r2, [r3, #0]
 801dcb2:	e00a      	b.n	801dcca <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801dcb4:	68fb      	ldr	r3, [r7, #12]
 801dcb6:	0f1b      	lsrs	r3, r3, #28
 801dcb8:	b2da      	uxtb	r2, r3
 801dcba:	7dfb      	ldrb	r3, [r7, #23]
 801dcbc:	005b      	lsls	r3, r3, #1
 801dcbe:	4619      	mov	r1, r3
 801dcc0:	68bb      	ldr	r3, [r7, #8]
 801dcc2:	440b      	add	r3, r1
 801dcc4:	3237      	adds	r2, #55	@ 0x37
 801dcc6:	b2d2      	uxtb	r2, r2
 801dcc8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 801dcca:	68fb      	ldr	r3, [r7, #12]
 801dccc:	011b      	lsls	r3, r3, #4
 801dcce:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 801dcd0:	7dfb      	ldrb	r3, [r7, #23]
 801dcd2:	005b      	lsls	r3, r3, #1
 801dcd4:	3301      	adds	r3, #1
 801dcd6:	68ba      	ldr	r2, [r7, #8]
 801dcd8:	4413      	add	r3, r2
 801dcda:	2200      	movs	r2, #0
 801dcdc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801dcde:	7dfb      	ldrb	r3, [r7, #23]
 801dce0:	3301      	adds	r3, #1
 801dce2:	75fb      	strb	r3, [r7, #23]
 801dce4:	7dfa      	ldrb	r2, [r7, #23]
 801dce6:	79fb      	ldrb	r3, [r7, #7]
 801dce8:	429a      	cmp	r2, r3
 801dcea:	d3d3      	bcc.n	801dc94 <IntToUnicode+0x18>
  }
}
 801dcec:	bf00      	nop
 801dcee:	bf00      	nop
 801dcf0:	371c      	adds	r7, #28
 801dcf2:	46bd      	mov	sp, r7
 801dcf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 801dcf8:	4770      	bx	lr
	...

0801dcfc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 801dcfc:	b580      	push	{r7, lr}
 801dcfe:	b0ba      	sub	sp, #232	@ 0xe8
 801dd00:	af00      	add	r7, sp, #0
 801dd02:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 801dd04:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801dd08:	2200      	movs	r2, #0
 801dd0a:	601a      	str	r2, [r3, #0]
 801dd0c:	605a      	str	r2, [r3, #4]
 801dd0e:	609a      	str	r2, [r3, #8]
 801dd10:	60da      	str	r2, [r3, #12]
 801dd12:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 801dd14:	f107 0310 	add.w	r3, r7, #16
 801dd18:	22c0      	movs	r2, #192	@ 0xc0
 801dd1a:	2100      	movs	r1, #0
 801dd1c:	4618      	mov	r0, r3
 801dd1e:	f000 fedd 	bl	801eadc <memset>
  if(pcdHandle->Instance==USB_OTG_HS)
 801dd22:	687b      	ldr	r3, [r7, #4]
 801dd24:	681b      	ldr	r3, [r3, #0]
 801dd26:	4a2c      	ldr	r2, [pc, #176]	@ (801ddd8 <HAL_PCD_MspInit+0xdc>)
 801dd28:	4293      	cmp	r3, r2
 801dd2a:	d151      	bne.n	801ddd0 <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_HS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 801dd2c:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 801dd30:	f04f 0300 	mov.w	r3, #0
 801dd34:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 801dd38:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 801dd3c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 801dd40:	f107 0310 	add.w	r3, r7, #16
 801dd44:	4618      	mov	r0, r3
 801dd46:	f7f7 fa1b 	bl	8015180 <HAL_RCCEx_PeriphCLKConfig>
 801dd4a:	4603      	mov	r3, r0
 801dd4c:	2b00      	cmp	r3, #0
 801dd4e:	d001      	beq.n	801dd54 <HAL_PCD_MspInit+0x58>
    {
      Error_Handler();
 801dd50:	f7e3 fee6 	bl	8001b20 <Error_Handler>
    }

  /** Enable USB Voltage detector
  */
    HAL_PWREx_EnableUSBVoltageDetector();
 801dd54:	f7f6 f9dc 	bl	8014110 <HAL_PWREx_EnableUSBVoltageDetector>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 801dd58:	4b20      	ldr	r3, [pc, #128]	@ (801dddc <HAL_PCD_MspInit+0xe0>)
 801dd5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801dd5e:	4a1f      	ldr	r2, [pc, #124]	@ (801dddc <HAL_PCD_MspInit+0xe0>)
 801dd60:	f043 0302 	orr.w	r3, r3, #2
 801dd64:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 801dd68:	4b1c      	ldr	r3, [pc, #112]	@ (801dddc <HAL_PCD_MspInit+0xe0>)
 801dd6a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 801dd6e:	f003 0302 	and.w	r3, r3, #2
 801dd72:	60fb      	str	r3, [r7, #12]
 801dd74:	68fb      	ldr	r3, [r7, #12]
    /**USB_OTG_HS GPIO Configuration
    PB15     ------> USB_OTG_HS_DP
    PB14     ------> USB_OTG_HS_DM
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_14;
 801dd76:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 801dd7a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 801dd7e:	2302      	movs	r3, #2
 801dd80:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 801dd84:	2300      	movs	r3, #0
 801dd86:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 801dd8a:	2300      	movs	r3, #0
 801dd8c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF12_OTG2_FS;
 801dd90:	230c      	movs	r3, #12
 801dd92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 801dd96:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 801dd9a:	4619      	mov	r1, r3
 801dd9c:	4810      	ldr	r0, [pc, #64]	@ (801dde0 <HAL_PCD_MspInit+0xe4>)
 801dd9e:	f7f3 fa47 	bl	8011230 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_HS_CLK_ENABLE();
 801dda2:	4b0e      	ldr	r3, [pc, #56]	@ (801dddc <HAL_PCD_MspInit+0xe0>)
 801dda4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801dda8:	4a0c      	ldr	r2, [pc, #48]	@ (801dddc <HAL_PCD_MspInit+0xe0>)
 801ddaa:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 801ddae:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 801ddb2:	4b0a      	ldr	r3, [pc, #40]	@ (801dddc <HAL_PCD_MspInit+0xe0>)
 801ddb4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 801ddb8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 801ddbc:	60bb      	str	r3, [r7, #8]
 801ddbe:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_HS_IRQn, 0, 0);
 801ddc0:	2200      	movs	r2, #0
 801ddc2:	2100      	movs	r1, #0
 801ddc4:	204d      	movs	r0, #77	@ 0x4d
 801ddc6:	f7f2 f83d 	bl	800fe44 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_HS_IRQn);
 801ddca:	204d      	movs	r0, #77	@ 0x4d
 801ddcc:	f7f2 f854 	bl	800fe78 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_HS_MspInit 1 */

  /* USER CODE END USB_OTG_HS_MspInit 1 */
  }
}
 801ddd0:	bf00      	nop
 801ddd2:	37e8      	adds	r7, #232	@ 0xe8
 801ddd4:	46bd      	mov	sp, r7
 801ddd6:	bd80      	pop	{r7, pc}
 801ddd8:	40040000 	.word	0x40040000
 801dddc:	58024400 	.word	0x58024400
 801dde0:	58020400 	.word	0x58020400

0801dde4 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801dde4:	b580      	push	{r7, lr}
 801dde6:	b082      	sub	sp, #8
 801dde8:	af00      	add	r7, sp, #0
 801ddea:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 801ddec:	687b      	ldr	r3, [r7, #4]
 801ddee:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 801ddf2:	687b      	ldr	r3, [r7, #4]
 801ddf4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 801ddf8:	4619      	mov	r1, r3
 801ddfa:	4610      	mov	r0, r2
 801ddfc:	f7fe fac9 	bl	801c392 <USBD_LL_SetupStage>
}
 801de00:	bf00      	nop
 801de02:	3708      	adds	r7, #8
 801de04:	46bd      	mov	sp, r7
 801de06:	bd80      	pop	{r7, pc}

0801de08 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801de08:	b580      	push	{r7, lr}
 801de0a:	b082      	sub	sp, #8
 801de0c:	af00      	add	r7, sp, #0
 801de0e:	6078      	str	r0, [r7, #4]
 801de10:	460b      	mov	r3, r1
 801de12:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 801de14:	687b      	ldr	r3, [r7, #4]
 801de16:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801de1a:	78fa      	ldrb	r2, [r7, #3]
 801de1c:	6879      	ldr	r1, [r7, #4]
 801de1e:	4613      	mov	r3, r2
 801de20:	00db      	lsls	r3, r3, #3
 801de22:	4413      	add	r3, r2
 801de24:	009b      	lsls	r3, r3, #2
 801de26:	440b      	add	r3, r1
 801de28:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801de2c:	681a      	ldr	r2, [r3, #0]
 801de2e:	78fb      	ldrb	r3, [r7, #3]
 801de30:	4619      	mov	r1, r3
 801de32:	f7fe fb03 	bl	801c43c <USBD_LL_DataOutStage>
}
 801de36:	bf00      	nop
 801de38:	3708      	adds	r7, #8
 801de3a:	46bd      	mov	sp, r7
 801de3c:	bd80      	pop	{r7, pc}

0801de3e <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801de3e:	b580      	push	{r7, lr}
 801de40:	b082      	sub	sp, #8
 801de42:	af00      	add	r7, sp, #0
 801de44:	6078      	str	r0, [r7, #4]
 801de46:	460b      	mov	r3, r1
 801de48:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801de4a:	687b      	ldr	r3, [r7, #4]
 801de4c:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 801de50:	78fa      	ldrb	r2, [r7, #3]
 801de52:	6879      	ldr	r1, [r7, #4]
 801de54:	4613      	mov	r3, r2
 801de56:	00db      	lsls	r3, r3, #3
 801de58:	4413      	add	r3, r2
 801de5a:	009b      	lsls	r3, r3, #2
 801de5c:	440b      	add	r3, r1
 801de5e:	3320      	adds	r3, #32
 801de60:	681a      	ldr	r2, [r3, #0]
 801de62:	78fb      	ldrb	r3, [r7, #3]
 801de64:	4619      	mov	r1, r3
 801de66:	f7fe fb9c 	bl	801c5a2 <USBD_LL_DataInStage>
}
 801de6a:	bf00      	nop
 801de6c:	3708      	adds	r7, #8
 801de6e:	46bd      	mov	sp, r7
 801de70:	bd80      	pop	{r7, pc}

0801de72 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801de72:	b580      	push	{r7, lr}
 801de74:	b082      	sub	sp, #8
 801de76:	af00      	add	r7, sp, #0
 801de78:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 801de7a:	687b      	ldr	r3, [r7, #4]
 801de7c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801de80:	4618      	mov	r0, r3
 801de82:	f7fe fcd6 	bl	801c832 <USBD_LL_SOF>
}
 801de86:	bf00      	nop
 801de88:	3708      	adds	r7, #8
 801de8a:	46bd      	mov	sp, r7
 801de8c:	bd80      	pop	{r7, pc}

0801de8e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801de8e:	b580      	push	{r7, lr}
 801de90:	b084      	sub	sp, #16
 801de92:	af00      	add	r7, sp, #0
 801de94:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 801de96:	2301      	movs	r3, #1
 801de98:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 801de9a:	687b      	ldr	r3, [r7, #4]
 801de9c:	79db      	ldrb	r3, [r3, #7]
 801de9e:	2b00      	cmp	r3, #0
 801dea0:	d102      	bne.n	801dea8 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 801dea2:	2300      	movs	r3, #0
 801dea4:	73fb      	strb	r3, [r7, #15]
 801dea6:	e008      	b.n	801deba <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 801dea8:	687b      	ldr	r3, [r7, #4]
 801deaa:	79db      	ldrb	r3, [r3, #7]
 801deac:	2b02      	cmp	r3, #2
 801deae:	d102      	bne.n	801deb6 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 801deb0:	2301      	movs	r3, #1
 801deb2:	73fb      	strb	r3, [r7, #15]
 801deb4:	e001      	b.n	801deba <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 801deb6:	f7e3 fe33 	bl	8001b20 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 801deba:	687b      	ldr	r3, [r7, #4]
 801debc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801dec0:	7bfa      	ldrb	r2, [r7, #15]
 801dec2:	4611      	mov	r1, r2
 801dec4:	4618      	mov	r0, r3
 801dec6:	f7fe fc70 	bl	801c7aa <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 801deca:	687b      	ldr	r3, [r7, #4]
 801decc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801ded0:	4618      	mov	r0, r3
 801ded2:	f7fe fc18 	bl	801c706 <USBD_LL_Reset>
}
 801ded6:	bf00      	nop
 801ded8:	3710      	adds	r7, #16
 801deda:	46bd      	mov	sp, r7
 801dedc:	bd80      	pop	{r7, pc}
	...

0801dee0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801dee0:	b580      	push	{r7, lr}
 801dee2:	b082      	sub	sp, #8
 801dee4:	af00      	add	r7, sp, #0
 801dee6:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 801dee8:	687b      	ldr	r3, [r7, #4]
 801deea:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801deee:	4618      	mov	r0, r3
 801def0:	f7fe fc6b 	bl	801c7ca <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 801def4:	687b      	ldr	r3, [r7, #4]
 801def6:	681b      	ldr	r3, [r3, #0]
 801def8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 801defc:	681b      	ldr	r3, [r3, #0]
 801defe:	687a      	ldr	r2, [r7, #4]
 801df00:	6812      	ldr	r2, [r2, #0]
 801df02:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 801df06:	f043 0301 	orr.w	r3, r3, #1
 801df0a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 801df0c:	687b      	ldr	r3, [r7, #4]
 801df0e:	7adb      	ldrb	r3, [r3, #11]
 801df10:	2b00      	cmp	r3, #0
 801df12:	d005      	beq.n	801df20 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 801df14:	4b04      	ldr	r3, [pc, #16]	@ (801df28 <HAL_PCD_SuspendCallback+0x48>)
 801df16:	691b      	ldr	r3, [r3, #16]
 801df18:	4a03      	ldr	r2, [pc, #12]	@ (801df28 <HAL_PCD_SuspendCallback+0x48>)
 801df1a:	f043 0306 	orr.w	r3, r3, #6
 801df1e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 801df20:	bf00      	nop
 801df22:	3708      	adds	r7, #8
 801df24:	46bd      	mov	sp, r7
 801df26:	bd80      	pop	{r7, pc}
 801df28:	e000ed00 	.word	0xe000ed00

0801df2c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801df2c:	b580      	push	{r7, lr}
 801df2e:	b082      	sub	sp, #8
 801df30:	af00      	add	r7, sp, #0
 801df32:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 801df34:	687b      	ldr	r3, [r7, #4]
 801df36:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801df3a:	4618      	mov	r0, r3
 801df3c:	f7fe fc61 	bl	801c802 <USBD_LL_Resume>
}
 801df40:	bf00      	nop
 801df42:	3708      	adds	r7, #8
 801df44:	46bd      	mov	sp, r7
 801df46:	bd80      	pop	{r7, pc}

0801df48 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801df48:	b580      	push	{r7, lr}
 801df4a:	b082      	sub	sp, #8
 801df4c:	af00      	add	r7, sp, #0
 801df4e:	6078      	str	r0, [r7, #4]
 801df50:	460b      	mov	r3, r1
 801df52:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801df54:	687b      	ldr	r3, [r7, #4]
 801df56:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801df5a:	78fa      	ldrb	r2, [r7, #3]
 801df5c:	4611      	mov	r1, r2
 801df5e:	4618      	mov	r0, r3
 801df60:	f7fe fcb9 	bl	801c8d6 <USBD_LL_IsoOUTIncomplete>
}
 801df64:	bf00      	nop
 801df66:	3708      	adds	r7, #8
 801df68:	46bd      	mov	sp, r7
 801df6a:	bd80      	pop	{r7, pc}

0801df6c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801df6c:	b580      	push	{r7, lr}
 801df6e:	b082      	sub	sp, #8
 801df70:	af00      	add	r7, sp, #0
 801df72:	6078      	str	r0, [r7, #4]
 801df74:	460b      	mov	r3, r1
 801df76:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 801df78:	687b      	ldr	r3, [r7, #4]
 801df7a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801df7e:	78fa      	ldrb	r2, [r7, #3]
 801df80:	4611      	mov	r1, r2
 801df82:	4618      	mov	r0, r3
 801df84:	f7fe fc75 	bl	801c872 <USBD_LL_IsoINIncomplete>
}
 801df88:	bf00      	nop
 801df8a:	3708      	adds	r7, #8
 801df8c:	46bd      	mov	sp, r7
 801df8e:	bd80      	pop	{r7, pc}

0801df90 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801df90:	b580      	push	{r7, lr}
 801df92:	b082      	sub	sp, #8
 801df94:	af00      	add	r7, sp, #0
 801df96:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 801df98:	687b      	ldr	r3, [r7, #4]
 801df9a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801df9e:	4618      	mov	r0, r3
 801dfa0:	f7fe fccb 	bl	801c93a <USBD_LL_DevConnected>
}
 801dfa4:	bf00      	nop
 801dfa6:	3708      	adds	r7, #8
 801dfa8:	46bd      	mov	sp, r7
 801dfaa:	bd80      	pop	{r7, pc}

0801dfac <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801dfac:	b580      	push	{r7, lr}
 801dfae:	b082      	sub	sp, #8
 801dfb0:	af00      	add	r7, sp, #0
 801dfb2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 801dfb4:	687b      	ldr	r3, [r7, #4]
 801dfb6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 801dfba:	4618      	mov	r0, r3
 801dfbc:	f7fe fcc8 	bl	801c950 <USBD_LL_DevDisconnected>
}
 801dfc0:	bf00      	nop
 801dfc2:	3708      	adds	r7, #8
 801dfc4:	46bd      	mov	sp, r7
 801dfc6:	bd80      	pop	{r7, pc}

0801dfc8 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 801dfc8:	b580      	push	{r7, lr}
 801dfca:	b082      	sub	sp, #8
 801dfcc:	af00      	add	r7, sp, #0
 801dfce:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_HS) {
 801dfd0:	687b      	ldr	r3, [r7, #4]
 801dfd2:	781b      	ldrb	r3, [r3, #0]
 801dfd4:	2b01      	cmp	r3, #1
 801dfd6:	d140      	bne.n	801e05a <USBD_LL_Init+0x92>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_HS.pData = pdev;
 801dfd8:	4a22      	ldr	r2, [pc, #136]	@ (801e064 <USBD_LL_Init+0x9c>)
 801dfda:	687b      	ldr	r3, [r7, #4]
 801dfdc:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_HS;
 801dfe0:	687b      	ldr	r3, [r7, #4]
 801dfe2:	4a20      	ldr	r2, [pc, #128]	@ (801e064 <USBD_LL_Init+0x9c>)
 801dfe4:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_HS.Instance = USB_OTG_HS;
 801dfe8:	4b1e      	ldr	r3, [pc, #120]	@ (801e064 <USBD_LL_Init+0x9c>)
 801dfea:	4a1f      	ldr	r2, [pc, #124]	@ (801e068 <USBD_LL_Init+0xa0>)
 801dfec:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_HS.Init.dev_endpoints = 9;
 801dfee:	4b1d      	ldr	r3, [pc, #116]	@ (801e064 <USBD_LL_Init+0x9c>)
 801dff0:	2209      	movs	r2, #9
 801dff2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_HS.Init.speed = PCD_SPEED_FULL;
 801dff4:	4b1b      	ldr	r3, [pc, #108]	@ (801e064 <USBD_LL_Init+0x9c>)
 801dff6:	2202      	movs	r2, #2
 801dff8:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_HS.Init.dma_enable = DISABLE;
 801dffa:	4b1a      	ldr	r3, [pc, #104]	@ (801e064 <USBD_LL_Init+0x9c>)
 801dffc:	2200      	movs	r2, #0
 801dffe:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_HS.Init.phy_itface = USB_OTG_EMBEDDED_PHY;
 801e000:	4b18      	ldr	r3, [pc, #96]	@ (801e064 <USBD_LL_Init+0x9c>)
 801e002:	2202      	movs	r2, #2
 801e004:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_HS.Init.Sof_enable = DISABLE;
 801e006:	4b17      	ldr	r3, [pc, #92]	@ (801e064 <USBD_LL_Init+0x9c>)
 801e008:	2200      	movs	r2, #0
 801e00a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_HS.Init.low_power_enable = DISABLE;
 801e00c:	4b15      	ldr	r3, [pc, #84]	@ (801e064 <USBD_LL_Init+0x9c>)
 801e00e:	2200      	movs	r2, #0
 801e010:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_HS.Init.lpm_enable = DISABLE;
 801e012:	4b14      	ldr	r3, [pc, #80]	@ (801e064 <USBD_LL_Init+0x9c>)
 801e014:	2200      	movs	r2, #0
 801e016:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_HS.Init.vbus_sensing_enable = DISABLE;
 801e018:	4b12      	ldr	r3, [pc, #72]	@ (801e064 <USBD_LL_Init+0x9c>)
 801e01a:	2200      	movs	r2, #0
 801e01c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_HS.Init.use_dedicated_ep1 = DISABLE;
 801e01e:	4b11      	ldr	r3, [pc, #68]	@ (801e064 <USBD_LL_Init+0x9c>)
 801e020:	2200      	movs	r2, #0
 801e022:	73da      	strb	r2, [r3, #15]
  hpcd_USB_OTG_HS.Init.use_external_vbus = DISABLE;
 801e024:	4b0f      	ldr	r3, [pc, #60]	@ (801e064 <USBD_LL_Init+0x9c>)
 801e026:	2200      	movs	r2, #0
 801e028:	741a      	strb	r2, [r3, #16]
  if (HAL_PCD_Init(&hpcd_USB_OTG_HS) != HAL_OK)
 801e02a:	480e      	ldr	r0, [pc, #56]	@ (801e064 <USBD_LL_Init+0x9c>)
 801e02c:	f7f4 fd76 	bl	8012b1c <HAL_PCD_Init>
 801e030:	4603      	mov	r3, r0
 801e032:	2b00      	cmp	r3, #0
 801e034:	d001      	beq.n	801e03a <USBD_LL_Init+0x72>
  {
    Error_Handler( );
 801e036:	f7e3 fd73 	bl	8001b20 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_HS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_HS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN TxRx_HS_Configuration */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_HS, 0x200);
 801e03a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801e03e:	4809      	ldr	r0, [pc, #36]	@ (801e064 <USBD_LL_Init+0x9c>)
 801e040:	f7f5 ffcb 	bl	8013fda <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 0, 0x80);
 801e044:	2280      	movs	r2, #128	@ 0x80
 801e046:	2100      	movs	r1, #0
 801e048:	4806      	ldr	r0, [pc, #24]	@ (801e064 <USBD_LL_Init+0x9c>)
 801e04a:	f7f5 ff7f 	bl	8013f4c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_HS, 1, 0x174);
 801e04e:	f44f 72ba 	mov.w	r2, #372	@ 0x174
 801e052:	2101      	movs	r1, #1
 801e054:	4803      	ldr	r0, [pc, #12]	@ (801e064 <USBD_LL_Init+0x9c>)
 801e056:	f7f5 ff79 	bl	8013f4c <HAL_PCDEx_SetTxFiFo>
  /* USER CODE END TxRx_HS_Configuration */
  }
  return USBD_OK;
 801e05a:	2300      	movs	r3, #0
}
 801e05c:	4618      	mov	r0, r3
 801e05e:	3708      	adds	r7, #8
 801e060:	46bd      	mov	sp, r7
 801e062:	bd80      	pop	{r7, pc}
 801e064:	24045538 	.word	0x24045538
 801e068:	40040000 	.word	0x40040000

0801e06c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 801e06c:	b580      	push	{r7, lr}
 801e06e:	b084      	sub	sp, #16
 801e070:	af00      	add	r7, sp, #0
 801e072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e074:	2300      	movs	r3, #0
 801e076:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e078:	2300      	movs	r3, #0
 801e07a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 801e07c:	687b      	ldr	r3, [r7, #4]
 801e07e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e082:	4618      	mov	r0, r3
 801e084:	f7f4 fe56 	bl	8012d34 <HAL_PCD_Start>
 801e088:	4603      	mov	r3, r0
 801e08a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801e08c:	7bfb      	ldrb	r3, [r7, #15]
 801e08e:	4618      	mov	r0, r3
 801e090:	f000 f942 	bl	801e318 <USBD_Get_USB_Status>
 801e094:	4603      	mov	r3, r0
 801e096:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801e098:	7bbb      	ldrb	r3, [r7, #14]
}
 801e09a:	4618      	mov	r0, r3
 801e09c:	3710      	adds	r7, #16
 801e09e:	46bd      	mov	sp, r7
 801e0a0:	bd80      	pop	{r7, pc}

0801e0a2 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 801e0a2:	b580      	push	{r7, lr}
 801e0a4:	b084      	sub	sp, #16
 801e0a6:	af00      	add	r7, sp, #0
 801e0a8:	6078      	str	r0, [r7, #4]
 801e0aa:	4608      	mov	r0, r1
 801e0ac:	4611      	mov	r1, r2
 801e0ae:	461a      	mov	r2, r3
 801e0b0:	4603      	mov	r3, r0
 801e0b2:	70fb      	strb	r3, [r7, #3]
 801e0b4:	460b      	mov	r3, r1
 801e0b6:	70bb      	strb	r3, [r7, #2]
 801e0b8:	4613      	mov	r3, r2
 801e0ba:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e0bc:	2300      	movs	r3, #0
 801e0be:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e0c0:	2300      	movs	r3, #0
 801e0c2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 801e0c4:	687b      	ldr	r3, [r7, #4]
 801e0c6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801e0ca:	78bb      	ldrb	r3, [r7, #2]
 801e0cc:	883a      	ldrh	r2, [r7, #0]
 801e0ce:	78f9      	ldrb	r1, [r7, #3]
 801e0d0:	f7f5 fb57 	bl	8013782 <HAL_PCD_EP_Open>
 801e0d4:	4603      	mov	r3, r0
 801e0d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801e0d8:	7bfb      	ldrb	r3, [r7, #15]
 801e0da:	4618      	mov	r0, r3
 801e0dc:	f000 f91c 	bl	801e318 <USBD_Get_USB_Status>
 801e0e0:	4603      	mov	r3, r0
 801e0e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801e0e4:	7bbb      	ldrb	r3, [r7, #14]
}
 801e0e6:	4618      	mov	r0, r3
 801e0e8:	3710      	adds	r7, #16
 801e0ea:	46bd      	mov	sp, r7
 801e0ec:	bd80      	pop	{r7, pc}

0801e0ee <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801e0ee:	b580      	push	{r7, lr}
 801e0f0:	b084      	sub	sp, #16
 801e0f2:	af00      	add	r7, sp, #0
 801e0f4:	6078      	str	r0, [r7, #4]
 801e0f6:	460b      	mov	r3, r1
 801e0f8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e0fa:	2300      	movs	r3, #0
 801e0fc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e0fe:	2300      	movs	r3, #0
 801e100:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 801e102:	687b      	ldr	r3, [r7, #4]
 801e104:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e108:	78fa      	ldrb	r2, [r7, #3]
 801e10a:	4611      	mov	r1, r2
 801e10c:	4618      	mov	r0, r3
 801e10e:	f7f5 fba2 	bl	8013856 <HAL_PCD_EP_Close>
 801e112:	4603      	mov	r3, r0
 801e114:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801e116:	7bfb      	ldrb	r3, [r7, #15]
 801e118:	4618      	mov	r0, r3
 801e11a:	f000 f8fd 	bl	801e318 <USBD_Get_USB_Status>
 801e11e:	4603      	mov	r3, r0
 801e120:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801e122:	7bbb      	ldrb	r3, [r7, #14]
}
 801e124:	4618      	mov	r0, r3
 801e126:	3710      	adds	r7, #16
 801e128:	46bd      	mov	sp, r7
 801e12a:	bd80      	pop	{r7, pc}

0801e12c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801e12c:	b580      	push	{r7, lr}
 801e12e:	b084      	sub	sp, #16
 801e130:	af00      	add	r7, sp, #0
 801e132:	6078      	str	r0, [r7, #4]
 801e134:	460b      	mov	r3, r1
 801e136:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e138:	2300      	movs	r3, #0
 801e13a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e13c:	2300      	movs	r3, #0
 801e13e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 801e140:	687b      	ldr	r3, [r7, #4]
 801e142:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e146:	78fa      	ldrb	r2, [r7, #3]
 801e148:	4611      	mov	r1, r2
 801e14a:	4618      	mov	r0, r3
 801e14c:	f7f5 fc5a 	bl	8013a04 <HAL_PCD_EP_SetStall>
 801e150:	4603      	mov	r3, r0
 801e152:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801e154:	7bfb      	ldrb	r3, [r7, #15]
 801e156:	4618      	mov	r0, r3
 801e158:	f000 f8de 	bl	801e318 <USBD_Get_USB_Status>
 801e15c:	4603      	mov	r3, r0
 801e15e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801e160:	7bbb      	ldrb	r3, [r7, #14]
}
 801e162:	4618      	mov	r0, r3
 801e164:	3710      	adds	r7, #16
 801e166:	46bd      	mov	sp, r7
 801e168:	bd80      	pop	{r7, pc}

0801e16a <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801e16a:	b580      	push	{r7, lr}
 801e16c:	b084      	sub	sp, #16
 801e16e:	af00      	add	r7, sp, #0
 801e170:	6078      	str	r0, [r7, #4]
 801e172:	460b      	mov	r3, r1
 801e174:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e176:	2300      	movs	r3, #0
 801e178:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e17a:	2300      	movs	r3, #0
 801e17c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 801e17e:	687b      	ldr	r3, [r7, #4]
 801e180:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e184:	78fa      	ldrb	r2, [r7, #3]
 801e186:	4611      	mov	r1, r2
 801e188:	4618      	mov	r0, r3
 801e18a:	f7f5 fc9e 	bl	8013aca <HAL_PCD_EP_ClrStall>
 801e18e:	4603      	mov	r3, r0
 801e190:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801e192:	7bfb      	ldrb	r3, [r7, #15]
 801e194:	4618      	mov	r0, r3
 801e196:	f000 f8bf 	bl	801e318 <USBD_Get_USB_Status>
 801e19a:	4603      	mov	r3, r0
 801e19c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801e19e:	7bbb      	ldrb	r3, [r7, #14]
}
 801e1a0:	4618      	mov	r0, r3
 801e1a2:	3710      	adds	r7, #16
 801e1a4:	46bd      	mov	sp, r7
 801e1a6:	bd80      	pop	{r7, pc}

0801e1a8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801e1a8:	b480      	push	{r7}
 801e1aa:	b085      	sub	sp, #20
 801e1ac:	af00      	add	r7, sp, #0
 801e1ae:	6078      	str	r0, [r7, #4]
 801e1b0:	460b      	mov	r3, r1
 801e1b2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 801e1b4:	687b      	ldr	r3, [r7, #4]
 801e1b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e1ba:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 801e1bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801e1c0:	2b00      	cmp	r3, #0
 801e1c2:	da0b      	bge.n	801e1dc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 801e1c4:	78fb      	ldrb	r3, [r7, #3]
 801e1c6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801e1ca:	68f9      	ldr	r1, [r7, #12]
 801e1cc:	4613      	mov	r3, r2
 801e1ce:	00db      	lsls	r3, r3, #3
 801e1d0:	4413      	add	r3, r2
 801e1d2:	009b      	lsls	r3, r3, #2
 801e1d4:	440b      	add	r3, r1
 801e1d6:	3316      	adds	r3, #22
 801e1d8:	781b      	ldrb	r3, [r3, #0]
 801e1da:	e00b      	b.n	801e1f4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 801e1dc:	78fb      	ldrb	r3, [r7, #3]
 801e1de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801e1e2:	68f9      	ldr	r1, [r7, #12]
 801e1e4:	4613      	mov	r3, r2
 801e1e6:	00db      	lsls	r3, r3, #3
 801e1e8:	4413      	add	r3, r2
 801e1ea:	009b      	lsls	r3, r3, #2
 801e1ec:	440b      	add	r3, r1
 801e1ee:	f203 2356 	addw	r3, r3, #598	@ 0x256
 801e1f2:	781b      	ldrb	r3, [r3, #0]
  }
}
 801e1f4:	4618      	mov	r0, r3
 801e1f6:	3714      	adds	r7, #20
 801e1f8:	46bd      	mov	sp, r7
 801e1fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e1fe:	4770      	bx	lr

0801e200 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 801e200:	b580      	push	{r7, lr}
 801e202:	b084      	sub	sp, #16
 801e204:	af00      	add	r7, sp, #0
 801e206:	6078      	str	r0, [r7, #4]
 801e208:	460b      	mov	r3, r1
 801e20a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e20c:	2300      	movs	r3, #0
 801e20e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e210:	2300      	movs	r3, #0
 801e212:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 801e214:	687b      	ldr	r3, [r7, #4]
 801e216:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e21a:	78fa      	ldrb	r2, [r7, #3]
 801e21c:	4611      	mov	r1, r2
 801e21e:	4618      	mov	r0, r3
 801e220:	f7f5 fa8b 	bl	801373a <HAL_PCD_SetAddress>
 801e224:	4603      	mov	r3, r0
 801e226:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801e228:	7bfb      	ldrb	r3, [r7, #15]
 801e22a:	4618      	mov	r0, r3
 801e22c:	f000 f874 	bl	801e318 <USBD_Get_USB_Status>
 801e230:	4603      	mov	r3, r0
 801e232:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 801e234:	7bbb      	ldrb	r3, [r7, #14]
}
 801e236:	4618      	mov	r0, r3
 801e238:	3710      	adds	r7, #16
 801e23a:	46bd      	mov	sp, r7
 801e23c:	bd80      	pop	{r7, pc}

0801e23e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801e23e:	b580      	push	{r7, lr}
 801e240:	b086      	sub	sp, #24
 801e242:	af00      	add	r7, sp, #0
 801e244:	60f8      	str	r0, [r7, #12]
 801e246:	607a      	str	r2, [r7, #4]
 801e248:	603b      	str	r3, [r7, #0]
 801e24a:	460b      	mov	r3, r1
 801e24c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e24e:	2300      	movs	r3, #0
 801e250:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e252:	2300      	movs	r3, #0
 801e254:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 801e256:	68fb      	ldr	r3, [r7, #12]
 801e258:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801e25c:	7af9      	ldrb	r1, [r7, #11]
 801e25e:	683b      	ldr	r3, [r7, #0]
 801e260:	687a      	ldr	r2, [r7, #4]
 801e262:	f7f5 fb95 	bl	8013990 <HAL_PCD_EP_Transmit>
 801e266:	4603      	mov	r3, r0
 801e268:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801e26a:	7dfb      	ldrb	r3, [r7, #23]
 801e26c:	4618      	mov	r0, r3
 801e26e:	f000 f853 	bl	801e318 <USBD_Get_USB_Status>
 801e272:	4603      	mov	r3, r0
 801e274:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801e276:	7dbb      	ldrb	r3, [r7, #22]
}
 801e278:	4618      	mov	r0, r3
 801e27a:	3718      	adds	r7, #24
 801e27c:	46bd      	mov	sp, r7
 801e27e:	bd80      	pop	{r7, pc}

0801e280 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 801e280:	b580      	push	{r7, lr}
 801e282:	b086      	sub	sp, #24
 801e284:	af00      	add	r7, sp, #0
 801e286:	60f8      	str	r0, [r7, #12]
 801e288:	607a      	str	r2, [r7, #4]
 801e28a:	603b      	str	r3, [r7, #0]
 801e28c:	460b      	mov	r3, r1
 801e28e:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 801e290:	2300      	movs	r3, #0
 801e292:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e294:	2300      	movs	r3, #0
 801e296:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 801e298:	68fb      	ldr	r3, [r7, #12]
 801e29a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 801e29e:	7af9      	ldrb	r1, [r7, #11]
 801e2a0:	683b      	ldr	r3, [r7, #0]
 801e2a2:	687a      	ldr	r2, [r7, #4]
 801e2a4:	f7f5 fb21 	bl	80138ea <HAL_PCD_EP_Receive>
 801e2a8:	4603      	mov	r3, r0
 801e2aa:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 801e2ac:	7dfb      	ldrb	r3, [r7, #23]
 801e2ae:	4618      	mov	r0, r3
 801e2b0:	f000 f832 	bl	801e318 <USBD_Get_USB_Status>
 801e2b4:	4603      	mov	r3, r0
 801e2b6:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 801e2b8:	7dbb      	ldrb	r3, [r7, #22]
}
 801e2ba:	4618      	mov	r0, r3
 801e2bc:	3718      	adds	r7, #24
 801e2be:	46bd      	mov	sp, r7
 801e2c0:	bd80      	pop	{r7, pc}

0801e2c2 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 801e2c2:	b580      	push	{r7, lr}
 801e2c4:	b082      	sub	sp, #8
 801e2c6:	af00      	add	r7, sp, #0
 801e2c8:	6078      	str	r0, [r7, #4]
 801e2ca:	460b      	mov	r3, r1
 801e2cc:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 801e2ce:	687b      	ldr	r3, [r7, #4]
 801e2d0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 801e2d4:	78fa      	ldrb	r2, [r7, #3]
 801e2d6:	4611      	mov	r1, r2
 801e2d8:	4618      	mov	r0, r3
 801e2da:	f7f5 fb41 	bl	8013960 <HAL_PCD_EP_GetRxCount>
 801e2de:	4603      	mov	r3, r0
}
 801e2e0:	4618      	mov	r0, r3
 801e2e2:	3708      	adds	r7, #8
 801e2e4:	46bd      	mov	sp, r7
 801e2e6:	bd80      	pop	{r7, pc}

0801e2e8 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 801e2e8:	b480      	push	{r7}
 801e2ea:	b083      	sub	sp, #12
 801e2ec:	af00      	add	r7, sp, #0
 801e2ee:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 801e2f0:	4b03      	ldr	r3, [pc, #12]	@ (801e300 <USBD_static_malloc+0x18>)
}
 801e2f2:	4618      	mov	r0, r3
 801e2f4:	370c      	adds	r7, #12
 801e2f6:	46bd      	mov	sp, r7
 801e2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e2fc:	4770      	bx	lr
 801e2fe:	bf00      	nop
 801e300:	24045a1c 	.word	0x24045a1c

0801e304 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 801e304:	b480      	push	{r7}
 801e306:	b083      	sub	sp, #12
 801e308:	af00      	add	r7, sp, #0
 801e30a:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 801e30c:	bf00      	nop
 801e30e:	370c      	adds	r7, #12
 801e310:	46bd      	mov	sp, r7
 801e312:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e316:	4770      	bx	lr

0801e318 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 801e318:	b480      	push	{r7}
 801e31a:	b085      	sub	sp, #20
 801e31c:	af00      	add	r7, sp, #0
 801e31e:	4603      	mov	r3, r0
 801e320:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 801e322:	2300      	movs	r3, #0
 801e324:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 801e326:	79fb      	ldrb	r3, [r7, #7]
 801e328:	2b03      	cmp	r3, #3
 801e32a:	d817      	bhi.n	801e35c <USBD_Get_USB_Status+0x44>
 801e32c:	a201      	add	r2, pc, #4	@ (adr r2, 801e334 <USBD_Get_USB_Status+0x1c>)
 801e32e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e332:	bf00      	nop
 801e334:	0801e345 	.word	0x0801e345
 801e338:	0801e34b 	.word	0x0801e34b
 801e33c:	0801e351 	.word	0x0801e351
 801e340:	0801e357 	.word	0x0801e357
  {
    case HAL_OK :
      usb_status = USBD_OK;
 801e344:	2300      	movs	r3, #0
 801e346:	73fb      	strb	r3, [r7, #15]
    break;
 801e348:	e00b      	b.n	801e362 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 801e34a:	2303      	movs	r3, #3
 801e34c:	73fb      	strb	r3, [r7, #15]
    break;
 801e34e:	e008      	b.n	801e362 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 801e350:	2301      	movs	r3, #1
 801e352:	73fb      	strb	r3, [r7, #15]
    break;
 801e354:	e005      	b.n	801e362 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 801e356:	2303      	movs	r3, #3
 801e358:	73fb      	strb	r3, [r7, #15]
    break;
 801e35a:	e002      	b.n	801e362 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 801e35c:	2303      	movs	r3, #3
 801e35e:	73fb      	strb	r3, [r7, #15]
    break;
 801e360:	bf00      	nop
  }
  return usb_status;
 801e362:	7bfb      	ldrb	r3, [r7, #15]
}
 801e364:	4618      	mov	r0, r3
 801e366:	3714      	adds	r7, #20
 801e368:	46bd      	mov	sp, r7
 801e36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801e36e:	4770      	bx	lr

0801e370 <srand>:
 801e370:	b538      	push	{r3, r4, r5, lr}
 801e372:	4b10      	ldr	r3, [pc, #64]	@ (801e3b4 <srand+0x44>)
 801e374:	681d      	ldr	r5, [r3, #0]
 801e376:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801e378:	4604      	mov	r4, r0
 801e37a:	b9b3      	cbnz	r3, 801e3aa <srand+0x3a>
 801e37c:	2018      	movs	r0, #24
 801e37e:	f000 fce1 	bl	801ed44 <malloc>
 801e382:	4602      	mov	r2, r0
 801e384:	6328      	str	r0, [r5, #48]	@ 0x30
 801e386:	b920      	cbnz	r0, 801e392 <srand+0x22>
 801e388:	4b0b      	ldr	r3, [pc, #44]	@ (801e3b8 <srand+0x48>)
 801e38a:	480c      	ldr	r0, [pc, #48]	@ (801e3bc <srand+0x4c>)
 801e38c:	2146      	movs	r1, #70	@ 0x46
 801e38e:	f000 fc71 	bl	801ec74 <__assert_func>
 801e392:	490b      	ldr	r1, [pc, #44]	@ (801e3c0 <srand+0x50>)
 801e394:	4b0b      	ldr	r3, [pc, #44]	@ (801e3c4 <srand+0x54>)
 801e396:	e9c0 1300 	strd	r1, r3, [r0]
 801e39a:	4b0b      	ldr	r3, [pc, #44]	@ (801e3c8 <srand+0x58>)
 801e39c:	6083      	str	r3, [r0, #8]
 801e39e:	230b      	movs	r3, #11
 801e3a0:	8183      	strh	r3, [r0, #12]
 801e3a2:	2100      	movs	r1, #0
 801e3a4:	2001      	movs	r0, #1
 801e3a6:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801e3aa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 801e3ac:	2200      	movs	r2, #0
 801e3ae:	611c      	str	r4, [r3, #16]
 801e3b0:	615a      	str	r2, [r3, #20]
 801e3b2:	bd38      	pop	{r3, r4, r5, pc}
 801e3b4:	240001e0 	.word	0x240001e0
 801e3b8:	08030628 	.word	0x08030628
 801e3bc:	0803063f 	.word	0x0803063f
 801e3c0:	abcd330e 	.word	0xabcd330e
 801e3c4:	e66d1234 	.word	0xe66d1234
 801e3c8:	0005deec 	.word	0x0005deec

0801e3cc <rand>:
 801e3cc:	4b16      	ldr	r3, [pc, #88]	@ (801e428 <rand+0x5c>)
 801e3ce:	b510      	push	{r4, lr}
 801e3d0:	681c      	ldr	r4, [r3, #0]
 801e3d2:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 801e3d4:	b9b3      	cbnz	r3, 801e404 <rand+0x38>
 801e3d6:	2018      	movs	r0, #24
 801e3d8:	f000 fcb4 	bl	801ed44 <malloc>
 801e3dc:	4602      	mov	r2, r0
 801e3de:	6320      	str	r0, [r4, #48]	@ 0x30
 801e3e0:	b920      	cbnz	r0, 801e3ec <rand+0x20>
 801e3e2:	4b12      	ldr	r3, [pc, #72]	@ (801e42c <rand+0x60>)
 801e3e4:	4812      	ldr	r0, [pc, #72]	@ (801e430 <rand+0x64>)
 801e3e6:	2152      	movs	r1, #82	@ 0x52
 801e3e8:	f000 fc44 	bl	801ec74 <__assert_func>
 801e3ec:	4911      	ldr	r1, [pc, #68]	@ (801e434 <rand+0x68>)
 801e3ee:	4b12      	ldr	r3, [pc, #72]	@ (801e438 <rand+0x6c>)
 801e3f0:	e9c0 1300 	strd	r1, r3, [r0]
 801e3f4:	4b11      	ldr	r3, [pc, #68]	@ (801e43c <rand+0x70>)
 801e3f6:	6083      	str	r3, [r0, #8]
 801e3f8:	230b      	movs	r3, #11
 801e3fa:	8183      	strh	r3, [r0, #12]
 801e3fc:	2100      	movs	r1, #0
 801e3fe:	2001      	movs	r0, #1
 801e400:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801e404:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801e406:	480e      	ldr	r0, [pc, #56]	@ (801e440 <rand+0x74>)
 801e408:	690b      	ldr	r3, [r1, #16]
 801e40a:	694c      	ldr	r4, [r1, #20]
 801e40c:	4a0d      	ldr	r2, [pc, #52]	@ (801e444 <rand+0x78>)
 801e40e:	4358      	muls	r0, r3
 801e410:	fb02 0004 	mla	r0, r2, r4, r0
 801e414:	fba3 3202 	umull	r3, r2, r3, r2
 801e418:	3301      	adds	r3, #1
 801e41a:	eb40 0002 	adc.w	r0, r0, r2
 801e41e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801e422:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801e426:	bd10      	pop	{r4, pc}
 801e428:	240001e0 	.word	0x240001e0
 801e42c:	08030628 	.word	0x08030628
 801e430:	0803063f 	.word	0x0803063f
 801e434:	abcd330e 	.word	0xabcd330e
 801e438:	e66d1234 	.word	0xe66d1234
 801e43c:	0005deec 	.word	0x0005deec
 801e440:	5851f42d 	.word	0x5851f42d
 801e444:	4c957f2d 	.word	0x4c957f2d

0801e448 <_strtol_l.isra.0>:
 801e448:	2b24      	cmp	r3, #36	@ 0x24
 801e44a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801e44e:	4686      	mov	lr, r0
 801e450:	4690      	mov	r8, r2
 801e452:	d801      	bhi.n	801e458 <_strtol_l.isra.0+0x10>
 801e454:	2b01      	cmp	r3, #1
 801e456:	d106      	bne.n	801e466 <_strtol_l.isra.0+0x1e>
 801e458:	f000 fbd0 	bl	801ebfc <__errno>
 801e45c:	2316      	movs	r3, #22
 801e45e:	6003      	str	r3, [r0, #0]
 801e460:	2000      	movs	r0, #0
 801e462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801e466:	4834      	ldr	r0, [pc, #208]	@ (801e538 <_strtol_l.isra.0+0xf0>)
 801e468:	460d      	mov	r5, r1
 801e46a:	462a      	mov	r2, r5
 801e46c:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e470:	5d06      	ldrb	r6, [r0, r4]
 801e472:	f016 0608 	ands.w	r6, r6, #8
 801e476:	d1f8      	bne.n	801e46a <_strtol_l.isra.0+0x22>
 801e478:	2c2d      	cmp	r4, #45	@ 0x2d
 801e47a:	d110      	bne.n	801e49e <_strtol_l.isra.0+0x56>
 801e47c:	782c      	ldrb	r4, [r5, #0]
 801e47e:	2601      	movs	r6, #1
 801e480:	1c95      	adds	r5, r2, #2
 801e482:	f033 0210 	bics.w	r2, r3, #16
 801e486:	d115      	bne.n	801e4b4 <_strtol_l.isra.0+0x6c>
 801e488:	2c30      	cmp	r4, #48	@ 0x30
 801e48a:	d10d      	bne.n	801e4a8 <_strtol_l.isra.0+0x60>
 801e48c:	782a      	ldrb	r2, [r5, #0]
 801e48e:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801e492:	2a58      	cmp	r2, #88	@ 0x58
 801e494:	d108      	bne.n	801e4a8 <_strtol_l.isra.0+0x60>
 801e496:	786c      	ldrb	r4, [r5, #1]
 801e498:	3502      	adds	r5, #2
 801e49a:	2310      	movs	r3, #16
 801e49c:	e00a      	b.n	801e4b4 <_strtol_l.isra.0+0x6c>
 801e49e:	2c2b      	cmp	r4, #43	@ 0x2b
 801e4a0:	bf04      	itt	eq
 801e4a2:	782c      	ldrbeq	r4, [r5, #0]
 801e4a4:	1c95      	addeq	r5, r2, #2
 801e4a6:	e7ec      	b.n	801e482 <_strtol_l.isra.0+0x3a>
 801e4a8:	2b00      	cmp	r3, #0
 801e4aa:	d1f6      	bne.n	801e49a <_strtol_l.isra.0+0x52>
 801e4ac:	2c30      	cmp	r4, #48	@ 0x30
 801e4ae:	bf14      	ite	ne
 801e4b0:	230a      	movne	r3, #10
 801e4b2:	2308      	moveq	r3, #8
 801e4b4:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801e4b8:	f10c 3cff 	add.w	ip, ip, #4294967295
 801e4bc:	2200      	movs	r2, #0
 801e4be:	fbbc f9f3 	udiv	r9, ip, r3
 801e4c2:	4610      	mov	r0, r2
 801e4c4:	fb03 ca19 	mls	sl, r3, r9, ip
 801e4c8:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801e4cc:	2f09      	cmp	r7, #9
 801e4ce:	d80f      	bhi.n	801e4f0 <_strtol_l.isra.0+0xa8>
 801e4d0:	463c      	mov	r4, r7
 801e4d2:	42a3      	cmp	r3, r4
 801e4d4:	dd1b      	ble.n	801e50e <_strtol_l.isra.0+0xc6>
 801e4d6:	1c57      	adds	r7, r2, #1
 801e4d8:	d007      	beq.n	801e4ea <_strtol_l.isra.0+0xa2>
 801e4da:	4581      	cmp	r9, r0
 801e4dc:	d314      	bcc.n	801e508 <_strtol_l.isra.0+0xc0>
 801e4de:	d101      	bne.n	801e4e4 <_strtol_l.isra.0+0x9c>
 801e4e0:	45a2      	cmp	sl, r4
 801e4e2:	db11      	blt.n	801e508 <_strtol_l.isra.0+0xc0>
 801e4e4:	fb00 4003 	mla	r0, r0, r3, r4
 801e4e8:	2201      	movs	r2, #1
 801e4ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 801e4ee:	e7eb      	b.n	801e4c8 <_strtol_l.isra.0+0x80>
 801e4f0:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801e4f4:	2f19      	cmp	r7, #25
 801e4f6:	d801      	bhi.n	801e4fc <_strtol_l.isra.0+0xb4>
 801e4f8:	3c37      	subs	r4, #55	@ 0x37
 801e4fa:	e7ea      	b.n	801e4d2 <_strtol_l.isra.0+0x8a>
 801e4fc:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801e500:	2f19      	cmp	r7, #25
 801e502:	d804      	bhi.n	801e50e <_strtol_l.isra.0+0xc6>
 801e504:	3c57      	subs	r4, #87	@ 0x57
 801e506:	e7e4      	b.n	801e4d2 <_strtol_l.isra.0+0x8a>
 801e508:	f04f 32ff 	mov.w	r2, #4294967295
 801e50c:	e7ed      	b.n	801e4ea <_strtol_l.isra.0+0xa2>
 801e50e:	1c53      	adds	r3, r2, #1
 801e510:	d108      	bne.n	801e524 <_strtol_l.isra.0+0xdc>
 801e512:	2322      	movs	r3, #34	@ 0x22
 801e514:	f8ce 3000 	str.w	r3, [lr]
 801e518:	4660      	mov	r0, ip
 801e51a:	f1b8 0f00 	cmp.w	r8, #0
 801e51e:	d0a0      	beq.n	801e462 <_strtol_l.isra.0+0x1a>
 801e520:	1e69      	subs	r1, r5, #1
 801e522:	e006      	b.n	801e532 <_strtol_l.isra.0+0xea>
 801e524:	b106      	cbz	r6, 801e528 <_strtol_l.isra.0+0xe0>
 801e526:	4240      	negs	r0, r0
 801e528:	f1b8 0f00 	cmp.w	r8, #0
 801e52c:	d099      	beq.n	801e462 <_strtol_l.isra.0+0x1a>
 801e52e:	2a00      	cmp	r2, #0
 801e530:	d1f6      	bne.n	801e520 <_strtol_l.isra.0+0xd8>
 801e532:	f8c8 1000 	str.w	r1, [r8]
 801e536:	e794      	b.n	801e462 <_strtol_l.isra.0+0x1a>
 801e538:	08030722 	.word	0x08030722

0801e53c <_strtol_r>:
 801e53c:	f7ff bf84 	b.w	801e448 <_strtol_l.isra.0>

0801e540 <strtol>:
 801e540:	4613      	mov	r3, r2
 801e542:	460a      	mov	r2, r1
 801e544:	4601      	mov	r1, r0
 801e546:	4802      	ldr	r0, [pc, #8]	@ (801e550 <strtol+0x10>)
 801e548:	6800      	ldr	r0, [r0, #0]
 801e54a:	f7ff bf7d 	b.w	801e448 <_strtol_l.isra.0>
 801e54e:	bf00      	nop
 801e550:	240001e0 	.word	0x240001e0

0801e554 <std>:
 801e554:	2300      	movs	r3, #0
 801e556:	b510      	push	{r4, lr}
 801e558:	4604      	mov	r4, r0
 801e55a:	e9c0 3300 	strd	r3, r3, [r0]
 801e55e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801e562:	6083      	str	r3, [r0, #8]
 801e564:	8181      	strh	r1, [r0, #12]
 801e566:	6643      	str	r3, [r0, #100]	@ 0x64
 801e568:	81c2      	strh	r2, [r0, #14]
 801e56a:	6183      	str	r3, [r0, #24]
 801e56c:	4619      	mov	r1, r3
 801e56e:	2208      	movs	r2, #8
 801e570:	305c      	adds	r0, #92	@ 0x5c
 801e572:	f000 fab3 	bl	801eadc <memset>
 801e576:	4b0d      	ldr	r3, [pc, #52]	@ (801e5ac <std+0x58>)
 801e578:	6263      	str	r3, [r4, #36]	@ 0x24
 801e57a:	4b0d      	ldr	r3, [pc, #52]	@ (801e5b0 <std+0x5c>)
 801e57c:	62a3      	str	r3, [r4, #40]	@ 0x28
 801e57e:	4b0d      	ldr	r3, [pc, #52]	@ (801e5b4 <std+0x60>)
 801e580:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801e582:	4b0d      	ldr	r3, [pc, #52]	@ (801e5b8 <std+0x64>)
 801e584:	6323      	str	r3, [r4, #48]	@ 0x30
 801e586:	4b0d      	ldr	r3, [pc, #52]	@ (801e5bc <std+0x68>)
 801e588:	6224      	str	r4, [r4, #32]
 801e58a:	429c      	cmp	r4, r3
 801e58c:	d006      	beq.n	801e59c <std+0x48>
 801e58e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801e592:	4294      	cmp	r4, r2
 801e594:	d002      	beq.n	801e59c <std+0x48>
 801e596:	33d0      	adds	r3, #208	@ 0xd0
 801e598:	429c      	cmp	r4, r3
 801e59a:	d105      	bne.n	801e5a8 <std+0x54>
 801e59c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801e5a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e5a4:	f000 bb54 	b.w	801ec50 <__retarget_lock_init_recursive>
 801e5a8:	bd10      	pop	{r4, pc}
 801e5aa:	bf00      	nop
 801e5ac:	0801e8c1 	.word	0x0801e8c1
 801e5b0:	0801e8e7 	.word	0x0801e8e7
 801e5b4:	0801e91f 	.word	0x0801e91f
 801e5b8:	0801e943 	.word	0x0801e943
 801e5bc:	24045c3c 	.word	0x24045c3c

0801e5c0 <stdio_exit_handler>:
 801e5c0:	4a02      	ldr	r2, [pc, #8]	@ (801e5cc <stdio_exit_handler+0xc>)
 801e5c2:	4903      	ldr	r1, [pc, #12]	@ (801e5d0 <stdio_exit_handler+0x10>)
 801e5c4:	4803      	ldr	r0, [pc, #12]	@ (801e5d4 <stdio_exit_handler+0x14>)
 801e5c6:	f000 b869 	b.w	801e69c <_fwalk_sglue>
 801e5ca:	bf00      	nop
 801e5cc:	240001d4 	.word	0x240001d4
 801e5d0:	0801fe41 	.word	0x0801fe41
 801e5d4:	240001e4 	.word	0x240001e4

0801e5d8 <cleanup_stdio>:
 801e5d8:	6841      	ldr	r1, [r0, #4]
 801e5da:	4b0c      	ldr	r3, [pc, #48]	@ (801e60c <cleanup_stdio+0x34>)
 801e5dc:	4299      	cmp	r1, r3
 801e5de:	b510      	push	{r4, lr}
 801e5e0:	4604      	mov	r4, r0
 801e5e2:	d001      	beq.n	801e5e8 <cleanup_stdio+0x10>
 801e5e4:	f001 fc2c 	bl	801fe40 <_fflush_r>
 801e5e8:	68a1      	ldr	r1, [r4, #8]
 801e5ea:	4b09      	ldr	r3, [pc, #36]	@ (801e610 <cleanup_stdio+0x38>)
 801e5ec:	4299      	cmp	r1, r3
 801e5ee:	d002      	beq.n	801e5f6 <cleanup_stdio+0x1e>
 801e5f0:	4620      	mov	r0, r4
 801e5f2:	f001 fc25 	bl	801fe40 <_fflush_r>
 801e5f6:	68e1      	ldr	r1, [r4, #12]
 801e5f8:	4b06      	ldr	r3, [pc, #24]	@ (801e614 <cleanup_stdio+0x3c>)
 801e5fa:	4299      	cmp	r1, r3
 801e5fc:	d004      	beq.n	801e608 <cleanup_stdio+0x30>
 801e5fe:	4620      	mov	r0, r4
 801e600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e604:	f001 bc1c 	b.w	801fe40 <_fflush_r>
 801e608:	bd10      	pop	{r4, pc}
 801e60a:	bf00      	nop
 801e60c:	24045c3c 	.word	0x24045c3c
 801e610:	24045ca4 	.word	0x24045ca4
 801e614:	24045d0c 	.word	0x24045d0c

0801e618 <global_stdio_init.part.0>:
 801e618:	b510      	push	{r4, lr}
 801e61a:	4b0b      	ldr	r3, [pc, #44]	@ (801e648 <global_stdio_init.part.0+0x30>)
 801e61c:	4c0b      	ldr	r4, [pc, #44]	@ (801e64c <global_stdio_init.part.0+0x34>)
 801e61e:	4a0c      	ldr	r2, [pc, #48]	@ (801e650 <global_stdio_init.part.0+0x38>)
 801e620:	601a      	str	r2, [r3, #0]
 801e622:	4620      	mov	r0, r4
 801e624:	2200      	movs	r2, #0
 801e626:	2104      	movs	r1, #4
 801e628:	f7ff ff94 	bl	801e554 <std>
 801e62c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801e630:	2201      	movs	r2, #1
 801e632:	2109      	movs	r1, #9
 801e634:	f7ff ff8e 	bl	801e554 <std>
 801e638:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801e63c:	2202      	movs	r2, #2
 801e63e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e642:	2112      	movs	r1, #18
 801e644:	f7ff bf86 	b.w	801e554 <std>
 801e648:	24045d74 	.word	0x24045d74
 801e64c:	24045c3c 	.word	0x24045c3c
 801e650:	0801e5c1 	.word	0x0801e5c1

0801e654 <__sfp_lock_acquire>:
 801e654:	4801      	ldr	r0, [pc, #4]	@ (801e65c <__sfp_lock_acquire+0x8>)
 801e656:	f000 bafc 	b.w	801ec52 <__retarget_lock_acquire_recursive>
 801e65a:	bf00      	nop
 801e65c:	24045d7d 	.word	0x24045d7d

0801e660 <__sfp_lock_release>:
 801e660:	4801      	ldr	r0, [pc, #4]	@ (801e668 <__sfp_lock_release+0x8>)
 801e662:	f000 baf7 	b.w	801ec54 <__retarget_lock_release_recursive>
 801e666:	bf00      	nop
 801e668:	24045d7d 	.word	0x24045d7d

0801e66c <__sinit>:
 801e66c:	b510      	push	{r4, lr}
 801e66e:	4604      	mov	r4, r0
 801e670:	f7ff fff0 	bl	801e654 <__sfp_lock_acquire>
 801e674:	6a23      	ldr	r3, [r4, #32]
 801e676:	b11b      	cbz	r3, 801e680 <__sinit+0x14>
 801e678:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e67c:	f7ff bff0 	b.w	801e660 <__sfp_lock_release>
 801e680:	4b04      	ldr	r3, [pc, #16]	@ (801e694 <__sinit+0x28>)
 801e682:	6223      	str	r3, [r4, #32]
 801e684:	4b04      	ldr	r3, [pc, #16]	@ (801e698 <__sinit+0x2c>)
 801e686:	681b      	ldr	r3, [r3, #0]
 801e688:	2b00      	cmp	r3, #0
 801e68a:	d1f5      	bne.n	801e678 <__sinit+0xc>
 801e68c:	f7ff ffc4 	bl	801e618 <global_stdio_init.part.0>
 801e690:	e7f2      	b.n	801e678 <__sinit+0xc>
 801e692:	bf00      	nop
 801e694:	0801e5d9 	.word	0x0801e5d9
 801e698:	24045d74 	.word	0x24045d74

0801e69c <_fwalk_sglue>:
 801e69c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801e6a0:	4607      	mov	r7, r0
 801e6a2:	4688      	mov	r8, r1
 801e6a4:	4614      	mov	r4, r2
 801e6a6:	2600      	movs	r6, #0
 801e6a8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 801e6ac:	f1b9 0901 	subs.w	r9, r9, #1
 801e6b0:	d505      	bpl.n	801e6be <_fwalk_sglue+0x22>
 801e6b2:	6824      	ldr	r4, [r4, #0]
 801e6b4:	2c00      	cmp	r4, #0
 801e6b6:	d1f7      	bne.n	801e6a8 <_fwalk_sglue+0xc>
 801e6b8:	4630      	mov	r0, r6
 801e6ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801e6be:	89ab      	ldrh	r3, [r5, #12]
 801e6c0:	2b01      	cmp	r3, #1
 801e6c2:	d907      	bls.n	801e6d4 <_fwalk_sglue+0x38>
 801e6c4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 801e6c8:	3301      	adds	r3, #1
 801e6ca:	d003      	beq.n	801e6d4 <_fwalk_sglue+0x38>
 801e6cc:	4629      	mov	r1, r5
 801e6ce:	4638      	mov	r0, r7
 801e6d0:	47c0      	blx	r8
 801e6d2:	4306      	orrs	r6, r0
 801e6d4:	3568      	adds	r5, #104	@ 0x68
 801e6d6:	e7e9      	b.n	801e6ac <_fwalk_sglue+0x10>

0801e6d8 <iprintf>:
 801e6d8:	b40f      	push	{r0, r1, r2, r3}
 801e6da:	b507      	push	{r0, r1, r2, lr}
 801e6dc:	4906      	ldr	r1, [pc, #24]	@ (801e6f8 <iprintf+0x20>)
 801e6de:	ab04      	add	r3, sp, #16
 801e6e0:	6808      	ldr	r0, [r1, #0]
 801e6e2:	f853 2b04 	ldr.w	r2, [r3], #4
 801e6e6:	6881      	ldr	r1, [r0, #8]
 801e6e8:	9301      	str	r3, [sp, #4]
 801e6ea:	f000 ff33 	bl	801f554 <_vfiprintf_r>
 801e6ee:	b003      	add	sp, #12
 801e6f0:	f85d eb04 	ldr.w	lr, [sp], #4
 801e6f4:	b004      	add	sp, #16
 801e6f6:	4770      	bx	lr
 801e6f8:	240001e0 	.word	0x240001e0

0801e6fc <_puts_r>:
 801e6fc:	6a03      	ldr	r3, [r0, #32]
 801e6fe:	b570      	push	{r4, r5, r6, lr}
 801e700:	6884      	ldr	r4, [r0, #8]
 801e702:	4605      	mov	r5, r0
 801e704:	460e      	mov	r6, r1
 801e706:	b90b      	cbnz	r3, 801e70c <_puts_r+0x10>
 801e708:	f7ff ffb0 	bl	801e66c <__sinit>
 801e70c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e70e:	07db      	lsls	r3, r3, #31
 801e710:	d405      	bmi.n	801e71e <_puts_r+0x22>
 801e712:	89a3      	ldrh	r3, [r4, #12]
 801e714:	0598      	lsls	r0, r3, #22
 801e716:	d402      	bmi.n	801e71e <_puts_r+0x22>
 801e718:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e71a:	f000 fa9a 	bl	801ec52 <__retarget_lock_acquire_recursive>
 801e71e:	89a3      	ldrh	r3, [r4, #12]
 801e720:	0719      	lsls	r1, r3, #28
 801e722:	d502      	bpl.n	801e72a <_puts_r+0x2e>
 801e724:	6923      	ldr	r3, [r4, #16]
 801e726:	2b00      	cmp	r3, #0
 801e728:	d135      	bne.n	801e796 <_puts_r+0x9a>
 801e72a:	4621      	mov	r1, r4
 801e72c:	4628      	mov	r0, r5
 801e72e:	f000 f955 	bl	801e9dc <__swsetup_r>
 801e732:	b380      	cbz	r0, 801e796 <_puts_r+0x9a>
 801e734:	f04f 35ff 	mov.w	r5, #4294967295
 801e738:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801e73a:	07da      	lsls	r2, r3, #31
 801e73c:	d405      	bmi.n	801e74a <_puts_r+0x4e>
 801e73e:	89a3      	ldrh	r3, [r4, #12]
 801e740:	059b      	lsls	r3, r3, #22
 801e742:	d402      	bmi.n	801e74a <_puts_r+0x4e>
 801e744:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801e746:	f000 fa85 	bl	801ec54 <__retarget_lock_release_recursive>
 801e74a:	4628      	mov	r0, r5
 801e74c:	bd70      	pop	{r4, r5, r6, pc}
 801e74e:	2b00      	cmp	r3, #0
 801e750:	da04      	bge.n	801e75c <_puts_r+0x60>
 801e752:	69a2      	ldr	r2, [r4, #24]
 801e754:	429a      	cmp	r2, r3
 801e756:	dc17      	bgt.n	801e788 <_puts_r+0x8c>
 801e758:	290a      	cmp	r1, #10
 801e75a:	d015      	beq.n	801e788 <_puts_r+0x8c>
 801e75c:	6823      	ldr	r3, [r4, #0]
 801e75e:	1c5a      	adds	r2, r3, #1
 801e760:	6022      	str	r2, [r4, #0]
 801e762:	7019      	strb	r1, [r3, #0]
 801e764:	68a3      	ldr	r3, [r4, #8]
 801e766:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801e76a:	3b01      	subs	r3, #1
 801e76c:	60a3      	str	r3, [r4, #8]
 801e76e:	2900      	cmp	r1, #0
 801e770:	d1ed      	bne.n	801e74e <_puts_r+0x52>
 801e772:	2b00      	cmp	r3, #0
 801e774:	da11      	bge.n	801e79a <_puts_r+0x9e>
 801e776:	4622      	mov	r2, r4
 801e778:	210a      	movs	r1, #10
 801e77a:	4628      	mov	r0, r5
 801e77c:	f000 f8f0 	bl	801e960 <__swbuf_r>
 801e780:	3001      	adds	r0, #1
 801e782:	d0d7      	beq.n	801e734 <_puts_r+0x38>
 801e784:	250a      	movs	r5, #10
 801e786:	e7d7      	b.n	801e738 <_puts_r+0x3c>
 801e788:	4622      	mov	r2, r4
 801e78a:	4628      	mov	r0, r5
 801e78c:	f000 f8e8 	bl	801e960 <__swbuf_r>
 801e790:	3001      	adds	r0, #1
 801e792:	d1e7      	bne.n	801e764 <_puts_r+0x68>
 801e794:	e7ce      	b.n	801e734 <_puts_r+0x38>
 801e796:	3e01      	subs	r6, #1
 801e798:	e7e4      	b.n	801e764 <_puts_r+0x68>
 801e79a:	6823      	ldr	r3, [r4, #0]
 801e79c:	1c5a      	adds	r2, r3, #1
 801e79e:	6022      	str	r2, [r4, #0]
 801e7a0:	220a      	movs	r2, #10
 801e7a2:	701a      	strb	r2, [r3, #0]
 801e7a4:	e7ee      	b.n	801e784 <_puts_r+0x88>
	...

0801e7a8 <puts>:
 801e7a8:	4b02      	ldr	r3, [pc, #8]	@ (801e7b4 <puts+0xc>)
 801e7aa:	4601      	mov	r1, r0
 801e7ac:	6818      	ldr	r0, [r3, #0]
 801e7ae:	f7ff bfa5 	b.w	801e6fc <_puts_r>
 801e7b2:	bf00      	nop
 801e7b4:	240001e0 	.word	0x240001e0

0801e7b8 <sniprintf>:
 801e7b8:	b40c      	push	{r2, r3}
 801e7ba:	b530      	push	{r4, r5, lr}
 801e7bc:	4b18      	ldr	r3, [pc, #96]	@ (801e820 <sniprintf+0x68>)
 801e7be:	1e0c      	subs	r4, r1, #0
 801e7c0:	681d      	ldr	r5, [r3, #0]
 801e7c2:	b09d      	sub	sp, #116	@ 0x74
 801e7c4:	da08      	bge.n	801e7d8 <sniprintf+0x20>
 801e7c6:	238b      	movs	r3, #139	@ 0x8b
 801e7c8:	602b      	str	r3, [r5, #0]
 801e7ca:	f04f 30ff 	mov.w	r0, #4294967295
 801e7ce:	b01d      	add	sp, #116	@ 0x74
 801e7d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 801e7d4:	b002      	add	sp, #8
 801e7d6:	4770      	bx	lr
 801e7d8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 801e7dc:	f8ad 3014 	strh.w	r3, [sp, #20]
 801e7e0:	f04f 0300 	mov.w	r3, #0
 801e7e4:	931b      	str	r3, [sp, #108]	@ 0x6c
 801e7e6:	bf14      	ite	ne
 801e7e8:	f104 33ff 	addne.w	r3, r4, #4294967295
 801e7ec:	4623      	moveq	r3, r4
 801e7ee:	9304      	str	r3, [sp, #16]
 801e7f0:	9307      	str	r3, [sp, #28]
 801e7f2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801e7f6:	9002      	str	r0, [sp, #8]
 801e7f8:	9006      	str	r0, [sp, #24]
 801e7fa:	f8ad 3016 	strh.w	r3, [sp, #22]
 801e7fe:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 801e800:	ab21      	add	r3, sp, #132	@ 0x84
 801e802:	a902      	add	r1, sp, #8
 801e804:	4628      	mov	r0, r5
 801e806:	9301      	str	r3, [sp, #4]
 801e808:	f000 fbae 	bl	801ef68 <_svfiprintf_r>
 801e80c:	1c43      	adds	r3, r0, #1
 801e80e:	bfbc      	itt	lt
 801e810:	238b      	movlt	r3, #139	@ 0x8b
 801e812:	602b      	strlt	r3, [r5, #0]
 801e814:	2c00      	cmp	r4, #0
 801e816:	d0da      	beq.n	801e7ce <sniprintf+0x16>
 801e818:	9b02      	ldr	r3, [sp, #8]
 801e81a:	2200      	movs	r2, #0
 801e81c:	701a      	strb	r2, [r3, #0]
 801e81e:	e7d6      	b.n	801e7ce <sniprintf+0x16>
 801e820:	240001e0 	.word	0x240001e0

0801e824 <siprintf>:
 801e824:	b40e      	push	{r1, r2, r3}
 801e826:	b510      	push	{r4, lr}
 801e828:	b09d      	sub	sp, #116	@ 0x74
 801e82a:	ab1f      	add	r3, sp, #124	@ 0x7c
 801e82c:	9002      	str	r0, [sp, #8]
 801e82e:	9006      	str	r0, [sp, #24]
 801e830:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 801e834:	480a      	ldr	r0, [pc, #40]	@ (801e860 <siprintf+0x3c>)
 801e836:	9107      	str	r1, [sp, #28]
 801e838:	9104      	str	r1, [sp, #16]
 801e83a:	490a      	ldr	r1, [pc, #40]	@ (801e864 <siprintf+0x40>)
 801e83c:	f853 2b04 	ldr.w	r2, [r3], #4
 801e840:	9105      	str	r1, [sp, #20]
 801e842:	2400      	movs	r4, #0
 801e844:	a902      	add	r1, sp, #8
 801e846:	6800      	ldr	r0, [r0, #0]
 801e848:	9301      	str	r3, [sp, #4]
 801e84a:	941b      	str	r4, [sp, #108]	@ 0x6c
 801e84c:	f000 fb8c 	bl	801ef68 <_svfiprintf_r>
 801e850:	9b02      	ldr	r3, [sp, #8]
 801e852:	701c      	strb	r4, [r3, #0]
 801e854:	b01d      	add	sp, #116	@ 0x74
 801e856:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801e85a:	b003      	add	sp, #12
 801e85c:	4770      	bx	lr
 801e85e:	bf00      	nop
 801e860:	240001e0 	.word	0x240001e0
 801e864:	ffff0208 	.word	0xffff0208

0801e868 <siscanf>:
 801e868:	b40e      	push	{r1, r2, r3}
 801e86a:	b570      	push	{r4, r5, r6, lr}
 801e86c:	b09d      	sub	sp, #116	@ 0x74
 801e86e:	ac21      	add	r4, sp, #132	@ 0x84
 801e870:	2500      	movs	r5, #0
 801e872:	f44f 7201 	mov.w	r2, #516	@ 0x204
 801e876:	f854 6b04 	ldr.w	r6, [r4], #4
 801e87a:	f8ad 2014 	strh.w	r2, [sp, #20]
 801e87e:	951b      	str	r5, [sp, #108]	@ 0x6c
 801e880:	9002      	str	r0, [sp, #8]
 801e882:	9006      	str	r0, [sp, #24]
 801e884:	f7e1 fd36 	bl	80002f4 <strlen>
 801e888:	4b0b      	ldr	r3, [pc, #44]	@ (801e8b8 <siscanf+0x50>)
 801e88a:	9003      	str	r0, [sp, #12]
 801e88c:	9007      	str	r0, [sp, #28]
 801e88e:	480b      	ldr	r0, [pc, #44]	@ (801e8bc <siscanf+0x54>)
 801e890:	930b      	str	r3, [sp, #44]	@ 0x2c
 801e892:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801e896:	f8ad 3016 	strh.w	r3, [sp, #22]
 801e89a:	4632      	mov	r2, r6
 801e89c:	4623      	mov	r3, r4
 801e89e:	a902      	add	r1, sp, #8
 801e8a0:	6800      	ldr	r0, [r0, #0]
 801e8a2:	950f      	str	r5, [sp, #60]	@ 0x3c
 801e8a4:	9514      	str	r5, [sp, #80]	@ 0x50
 801e8a6:	9401      	str	r4, [sp, #4]
 801e8a8:	f000 fcb4 	bl	801f214 <__ssvfiscanf_r>
 801e8ac:	b01d      	add	sp, #116	@ 0x74
 801e8ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801e8b2:	b003      	add	sp, #12
 801e8b4:	4770      	bx	lr
 801e8b6:	bf00      	nop
 801e8b8:	0801e8e3 	.word	0x0801e8e3
 801e8bc:	240001e0 	.word	0x240001e0

0801e8c0 <__sread>:
 801e8c0:	b510      	push	{r4, lr}
 801e8c2:	460c      	mov	r4, r1
 801e8c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e8c8:	f000 f974 	bl	801ebb4 <_read_r>
 801e8cc:	2800      	cmp	r0, #0
 801e8ce:	bfab      	itete	ge
 801e8d0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801e8d2:	89a3      	ldrhlt	r3, [r4, #12]
 801e8d4:	181b      	addge	r3, r3, r0
 801e8d6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801e8da:	bfac      	ite	ge
 801e8dc:	6563      	strge	r3, [r4, #84]	@ 0x54
 801e8de:	81a3      	strhlt	r3, [r4, #12]
 801e8e0:	bd10      	pop	{r4, pc}

0801e8e2 <__seofread>:
 801e8e2:	2000      	movs	r0, #0
 801e8e4:	4770      	bx	lr

0801e8e6 <__swrite>:
 801e8e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801e8ea:	461f      	mov	r7, r3
 801e8ec:	898b      	ldrh	r3, [r1, #12]
 801e8ee:	05db      	lsls	r3, r3, #23
 801e8f0:	4605      	mov	r5, r0
 801e8f2:	460c      	mov	r4, r1
 801e8f4:	4616      	mov	r6, r2
 801e8f6:	d505      	bpl.n	801e904 <__swrite+0x1e>
 801e8f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e8fc:	2302      	movs	r3, #2
 801e8fe:	2200      	movs	r2, #0
 801e900:	f000 f946 	bl	801eb90 <_lseek_r>
 801e904:	89a3      	ldrh	r3, [r4, #12]
 801e906:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801e90a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801e90e:	81a3      	strh	r3, [r4, #12]
 801e910:	4632      	mov	r2, r6
 801e912:	463b      	mov	r3, r7
 801e914:	4628      	mov	r0, r5
 801e916:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801e91a:	f000 b95d 	b.w	801ebd8 <_write_r>

0801e91e <__sseek>:
 801e91e:	b510      	push	{r4, lr}
 801e920:	460c      	mov	r4, r1
 801e922:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e926:	f000 f933 	bl	801eb90 <_lseek_r>
 801e92a:	1c43      	adds	r3, r0, #1
 801e92c:	89a3      	ldrh	r3, [r4, #12]
 801e92e:	bf15      	itete	ne
 801e930:	6560      	strne	r0, [r4, #84]	@ 0x54
 801e932:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801e936:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801e93a:	81a3      	strheq	r3, [r4, #12]
 801e93c:	bf18      	it	ne
 801e93e:	81a3      	strhne	r3, [r4, #12]
 801e940:	bd10      	pop	{r4, pc}

0801e942 <__sclose>:
 801e942:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801e946:	f000 b913 	b.w	801eb70 <_close_r>
	...

0801e94c <viprintf>:
 801e94c:	460b      	mov	r3, r1
 801e94e:	4903      	ldr	r1, [pc, #12]	@ (801e95c <viprintf+0x10>)
 801e950:	4602      	mov	r2, r0
 801e952:	6808      	ldr	r0, [r1, #0]
 801e954:	6881      	ldr	r1, [r0, #8]
 801e956:	f000 bdfd 	b.w	801f554 <_vfiprintf_r>
 801e95a:	bf00      	nop
 801e95c:	240001e0 	.word	0x240001e0

0801e960 <__swbuf_r>:
 801e960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e962:	460e      	mov	r6, r1
 801e964:	4614      	mov	r4, r2
 801e966:	4605      	mov	r5, r0
 801e968:	b118      	cbz	r0, 801e972 <__swbuf_r+0x12>
 801e96a:	6a03      	ldr	r3, [r0, #32]
 801e96c:	b90b      	cbnz	r3, 801e972 <__swbuf_r+0x12>
 801e96e:	f7ff fe7d 	bl	801e66c <__sinit>
 801e972:	69a3      	ldr	r3, [r4, #24]
 801e974:	60a3      	str	r3, [r4, #8]
 801e976:	89a3      	ldrh	r3, [r4, #12]
 801e978:	071a      	lsls	r2, r3, #28
 801e97a:	d501      	bpl.n	801e980 <__swbuf_r+0x20>
 801e97c:	6923      	ldr	r3, [r4, #16]
 801e97e:	b943      	cbnz	r3, 801e992 <__swbuf_r+0x32>
 801e980:	4621      	mov	r1, r4
 801e982:	4628      	mov	r0, r5
 801e984:	f000 f82a 	bl	801e9dc <__swsetup_r>
 801e988:	b118      	cbz	r0, 801e992 <__swbuf_r+0x32>
 801e98a:	f04f 37ff 	mov.w	r7, #4294967295
 801e98e:	4638      	mov	r0, r7
 801e990:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801e992:	6823      	ldr	r3, [r4, #0]
 801e994:	6922      	ldr	r2, [r4, #16]
 801e996:	1a98      	subs	r0, r3, r2
 801e998:	6963      	ldr	r3, [r4, #20]
 801e99a:	b2f6      	uxtb	r6, r6
 801e99c:	4283      	cmp	r3, r0
 801e99e:	4637      	mov	r7, r6
 801e9a0:	dc05      	bgt.n	801e9ae <__swbuf_r+0x4e>
 801e9a2:	4621      	mov	r1, r4
 801e9a4:	4628      	mov	r0, r5
 801e9a6:	f001 fa4b 	bl	801fe40 <_fflush_r>
 801e9aa:	2800      	cmp	r0, #0
 801e9ac:	d1ed      	bne.n	801e98a <__swbuf_r+0x2a>
 801e9ae:	68a3      	ldr	r3, [r4, #8]
 801e9b0:	3b01      	subs	r3, #1
 801e9b2:	60a3      	str	r3, [r4, #8]
 801e9b4:	6823      	ldr	r3, [r4, #0]
 801e9b6:	1c5a      	adds	r2, r3, #1
 801e9b8:	6022      	str	r2, [r4, #0]
 801e9ba:	701e      	strb	r6, [r3, #0]
 801e9bc:	6962      	ldr	r2, [r4, #20]
 801e9be:	1c43      	adds	r3, r0, #1
 801e9c0:	429a      	cmp	r2, r3
 801e9c2:	d004      	beq.n	801e9ce <__swbuf_r+0x6e>
 801e9c4:	89a3      	ldrh	r3, [r4, #12]
 801e9c6:	07db      	lsls	r3, r3, #31
 801e9c8:	d5e1      	bpl.n	801e98e <__swbuf_r+0x2e>
 801e9ca:	2e0a      	cmp	r6, #10
 801e9cc:	d1df      	bne.n	801e98e <__swbuf_r+0x2e>
 801e9ce:	4621      	mov	r1, r4
 801e9d0:	4628      	mov	r0, r5
 801e9d2:	f001 fa35 	bl	801fe40 <_fflush_r>
 801e9d6:	2800      	cmp	r0, #0
 801e9d8:	d0d9      	beq.n	801e98e <__swbuf_r+0x2e>
 801e9da:	e7d6      	b.n	801e98a <__swbuf_r+0x2a>

0801e9dc <__swsetup_r>:
 801e9dc:	b538      	push	{r3, r4, r5, lr}
 801e9de:	4b29      	ldr	r3, [pc, #164]	@ (801ea84 <__swsetup_r+0xa8>)
 801e9e0:	4605      	mov	r5, r0
 801e9e2:	6818      	ldr	r0, [r3, #0]
 801e9e4:	460c      	mov	r4, r1
 801e9e6:	b118      	cbz	r0, 801e9f0 <__swsetup_r+0x14>
 801e9e8:	6a03      	ldr	r3, [r0, #32]
 801e9ea:	b90b      	cbnz	r3, 801e9f0 <__swsetup_r+0x14>
 801e9ec:	f7ff fe3e 	bl	801e66c <__sinit>
 801e9f0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801e9f4:	0719      	lsls	r1, r3, #28
 801e9f6:	d422      	bmi.n	801ea3e <__swsetup_r+0x62>
 801e9f8:	06da      	lsls	r2, r3, #27
 801e9fa:	d407      	bmi.n	801ea0c <__swsetup_r+0x30>
 801e9fc:	2209      	movs	r2, #9
 801e9fe:	602a      	str	r2, [r5, #0]
 801ea00:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ea04:	81a3      	strh	r3, [r4, #12]
 801ea06:	f04f 30ff 	mov.w	r0, #4294967295
 801ea0a:	e033      	b.n	801ea74 <__swsetup_r+0x98>
 801ea0c:	0758      	lsls	r0, r3, #29
 801ea0e:	d512      	bpl.n	801ea36 <__swsetup_r+0x5a>
 801ea10:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801ea12:	b141      	cbz	r1, 801ea26 <__swsetup_r+0x4a>
 801ea14:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801ea18:	4299      	cmp	r1, r3
 801ea1a:	d002      	beq.n	801ea22 <__swsetup_r+0x46>
 801ea1c:	4628      	mov	r0, r5
 801ea1e:	f000 f947 	bl	801ecb0 <_free_r>
 801ea22:	2300      	movs	r3, #0
 801ea24:	6363      	str	r3, [r4, #52]	@ 0x34
 801ea26:	89a3      	ldrh	r3, [r4, #12]
 801ea28:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801ea2c:	81a3      	strh	r3, [r4, #12]
 801ea2e:	2300      	movs	r3, #0
 801ea30:	6063      	str	r3, [r4, #4]
 801ea32:	6923      	ldr	r3, [r4, #16]
 801ea34:	6023      	str	r3, [r4, #0]
 801ea36:	89a3      	ldrh	r3, [r4, #12]
 801ea38:	f043 0308 	orr.w	r3, r3, #8
 801ea3c:	81a3      	strh	r3, [r4, #12]
 801ea3e:	6923      	ldr	r3, [r4, #16]
 801ea40:	b94b      	cbnz	r3, 801ea56 <__swsetup_r+0x7a>
 801ea42:	89a3      	ldrh	r3, [r4, #12]
 801ea44:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801ea48:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801ea4c:	d003      	beq.n	801ea56 <__swsetup_r+0x7a>
 801ea4e:	4621      	mov	r1, r4
 801ea50:	4628      	mov	r0, r5
 801ea52:	f001 fa55 	bl	801ff00 <__smakebuf_r>
 801ea56:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ea5a:	f013 0201 	ands.w	r2, r3, #1
 801ea5e:	d00a      	beq.n	801ea76 <__swsetup_r+0x9a>
 801ea60:	2200      	movs	r2, #0
 801ea62:	60a2      	str	r2, [r4, #8]
 801ea64:	6962      	ldr	r2, [r4, #20]
 801ea66:	4252      	negs	r2, r2
 801ea68:	61a2      	str	r2, [r4, #24]
 801ea6a:	6922      	ldr	r2, [r4, #16]
 801ea6c:	b942      	cbnz	r2, 801ea80 <__swsetup_r+0xa4>
 801ea6e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801ea72:	d1c5      	bne.n	801ea00 <__swsetup_r+0x24>
 801ea74:	bd38      	pop	{r3, r4, r5, pc}
 801ea76:	0799      	lsls	r1, r3, #30
 801ea78:	bf58      	it	pl
 801ea7a:	6962      	ldrpl	r2, [r4, #20]
 801ea7c:	60a2      	str	r2, [r4, #8]
 801ea7e:	e7f4      	b.n	801ea6a <__swsetup_r+0x8e>
 801ea80:	2000      	movs	r0, #0
 801ea82:	e7f7      	b.n	801ea74 <__swsetup_r+0x98>
 801ea84:	240001e0 	.word	0x240001e0

0801ea88 <memcmp>:
 801ea88:	b510      	push	{r4, lr}
 801ea8a:	3901      	subs	r1, #1
 801ea8c:	4402      	add	r2, r0
 801ea8e:	4290      	cmp	r0, r2
 801ea90:	d101      	bne.n	801ea96 <memcmp+0xe>
 801ea92:	2000      	movs	r0, #0
 801ea94:	e005      	b.n	801eaa2 <memcmp+0x1a>
 801ea96:	7803      	ldrb	r3, [r0, #0]
 801ea98:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801ea9c:	42a3      	cmp	r3, r4
 801ea9e:	d001      	beq.n	801eaa4 <memcmp+0x1c>
 801eaa0:	1b18      	subs	r0, r3, r4
 801eaa2:	bd10      	pop	{r4, pc}
 801eaa4:	3001      	adds	r0, #1
 801eaa6:	e7f2      	b.n	801ea8e <memcmp+0x6>

0801eaa8 <memmove>:
 801eaa8:	4288      	cmp	r0, r1
 801eaaa:	b510      	push	{r4, lr}
 801eaac:	eb01 0402 	add.w	r4, r1, r2
 801eab0:	d902      	bls.n	801eab8 <memmove+0x10>
 801eab2:	4284      	cmp	r4, r0
 801eab4:	4623      	mov	r3, r4
 801eab6:	d807      	bhi.n	801eac8 <memmove+0x20>
 801eab8:	1e43      	subs	r3, r0, #1
 801eaba:	42a1      	cmp	r1, r4
 801eabc:	d008      	beq.n	801ead0 <memmove+0x28>
 801eabe:	f811 2b01 	ldrb.w	r2, [r1], #1
 801eac2:	f803 2f01 	strb.w	r2, [r3, #1]!
 801eac6:	e7f8      	b.n	801eaba <memmove+0x12>
 801eac8:	4402      	add	r2, r0
 801eaca:	4601      	mov	r1, r0
 801eacc:	428a      	cmp	r2, r1
 801eace:	d100      	bne.n	801ead2 <memmove+0x2a>
 801ead0:	bd10      	pop	{r4, pc}
 801ead2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801ead6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801eada:	e7f7      	b.n	801eacc <memmove+0x24>

0801eadc <memset>:
 801eadc:	4402      	add	r2, r0
 801eade:	4603      	mov	r3, r0
 801eae0:	4293      	cmp	r3, r2
 801eae2:	d100      	bne.n	801eae6 <memset+0xa>
 801eae4:	4770      	bx	lr
 801eae6:	f803 1b01 	strb.w	r1, [r3], #1
 801eaea:	e7f9      	b.n	801eae0 <memset+0x4>

0801eaec <strchr>:
 801eaec:	b2c9      	uxtb	r1, r1
 801eaee:	4603      	mov	r3, r0
 801eaf0:	4618      	mov	r0, r3
 801eaf2:	f813 2b01 	ldrb.w	r2, [r3], #1
 801eaf6:	b112      	cbz	r2, 801eafe <strchr+0x12>
 801eaf8:	428a      	cmp	r2, r1
 801eafa:	d1f9      	bne.n	801eaf0 <strchr+0x4>
 801eafc:	4770      	bx	lr
 801eafe:	2900      	cmp	r1, #0
 801eb00:	bf18      	it	ne
 801eb02:	2000      	movne	r0, #0
 801eb04:	4770      	bx	lr
	...

0801eb08 <strncasecmp>:
 801eb08:	b570      	push	{r4, r5, r6, lr}
 801eb0a:	4e0e      	ldr	r6, [pc, #56]	@ (801eb44 <strncasecmp+0x3c>)
 801eb0c:	4605      	mov	r5, r0
 801eb0e:	440a      	add	r2, r1
 801eb10:	428a      	cmp	r2, r1
 801eb12:	d101      	bne.n	801eb18 <strncasecmp+0x10>
 801eb14:	2000      	movs	r0, #0
 801eb16:	e013      	b.n	801eb40 <strncasecmp+0x38>
 801eb18:	f815 3b01 	ldrb.w	r3, [r5], #1
 801eb1c:	f811 4b01 	ldrb.w	r4, [r1], #1
 801eb20:	5cf0      	ldrb	r0, [r6, r3]
 801eb22:	f000 0003 	and.w	r0, r0, #3
 801eb26:	2801      	cmp	r0, #1
 801eb28:	5d30      	ldrb	r0, [r6, r4]
 801eb2a:	f000 0003 	and.w	r0, r0, #3
 801eb2e:	bf08      	it	eq
 801eb30:	3320      	addeq	r3, #32
 801eb32:	2801      	cmp	r0, #1
 801eb34:	bf08      	it	eq
 801eb36:	3420      	addeq	r4, #32
 801eb38:	1b18      	subs	r0, r3, r4
 801eb3a:	d101      	bne.n	801eb40 <strncasecmp+0x38>
 801eb3c:	2c00      	cmp	r4, #0
 801eb3e:	d1e7      	bne.n	801eb10 <strncasecmp+0x8>
 801eb40:	bd70      	pop	{r4, r5, r6, pc}
 801eb42:	bf00      	nop
 801eb44:	08030722 	.word	0x08030722

0801eb48 <strncpy>:
 801eb48:	b510      	push	{r4, lr}
 801eb4a:	3901      	subs	r1, #1
 801eb4c:	4603      	mov	r3, r0
 801eb4e:	b132      	cbz	r2, 801eb5e <strncpy+0x16>
 801eb50:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801eb54:	f803 4b01 	strb.w	r4, [r3], #1
 801eb58:	3a01      	subs	r2, #1
 801eb5a:	2c00      	cmp	r4, #0
 801eb5c:	d1f7      	bne.n	801eb4e <strncpy+0x6>
 801eb5e:	441a      	add	r2, r3
 801eb60:	2100      	movs	r1, #0
 801eb62:	4293      	cmp	r3, r2
 801eb64:	d100      	bne.n	801eb68 <strncpy+0x20>
 801eb66:	bd10      	pop	{r4, pc}
 801eb68:	f803 1b01 	strb.w	r1, [r3], #1
 801eb6c:	e7f9      	b.n	801eb62 <strncpy+0x1a>
	...

0801eb70 <_close_r>:
 801eb70:	b538      	push	{r3, r4, r5, lr}
 801eb72:	4d06      	ldr	r5, [pc, #24]	@ (801eb8c <_close_r+0x1c>)
 801eb74:	2300      	movs	r3, #0
 801eb76:	4604      	mov	r4, r0
 801eb78:	4608      	mov	r0, r1
 801eb7a:	602b      	str	r3, [r5, #0]
 801eb7c:	f7e3 fa1e 	bl	8001fbc <_close>
 801eb80:	1c43      	adds	r3, r0, #1
 801eb82:	d102      	bne.n	801eb8a <_close_r+0x1a>
 801eb84:	682b      	ldr	r3, [r5, #0]
 801eb86:	b103      	cbz	r3, 801eb8a <_close_r+0x1a>
 801eb88:	6023      	str	r3, [r4, #0]
 801eb8a:	bd38      	pop	{r3, r4, r5, pc}
 801eb8c:	24045d78 	.word	0x24045d78

0801eb90 <_lseek_r>:
 801eb90:	b538      	push	{r3, r4, r5, lr}
 801eb92:	4d07      	ldr	r5, [pc, #28]	@ (801ebb0 <_lseek_r+0x20>)
 801eb94:	4604      	mov	r4, r0
 801eb96:	4608      	mov	r0, r1
 801eb98:	4611      	mov	r1, r2
 801eb9a:	2200      	movs	r2, #0
 801eb9c:	602a      	str	r2, [r5, #0]
 801eb9e:	461a      	mov	r2, r3
 801eba0:	f7e3 fa33 	bl	800200a <_lseek>
 801eba4:	1c43      	adds	r3, r0, #1
 801eba6:	d102      	bne.n	801ebae <_lseek_r+0x1e>
 801eba8:	682b      	ldr	r3, [r5, #0]
 801ebaa:	b103      	cbz	r3, 801ebae <_lseek_r+0x1e>
 801ebac:	6023      	str	r3, [r4, #0]
 801ebae:	bd38      	pop	{r3, r4, r5, pc}
 801ebb0:	24045d78 	.word	0x24045d78

0801ebb4 <_read_r>:
 801ebb4:	b538      	push	{r3, r4, r5, lr}
 801ebb6:	4d07      	ldr	r5, [pc, #28]	@ (801ebd4 <_read_r+0x20>)
 801ebb8:	4604      	mov	r4, r0
 801ebba:	4608      	mov	r0, r1
 801ebbc:	4611      	mov	r1, r2
 801ebbe:	2200      	movs	r2, #0
 801ebc0:	602a      	str	r2, [r5, #0]
 801ebc2:	461a      	mov	r2, r3
 801ebc4:	f7e3 f9c1 	bl	8001f4a <_read>
 801ebc8:	1c43      	adds	r3, r0, #1
 801ebca:	d102      	bne.n	801ebd2 <_read_r+0x1e>
 801ebcc:	682b      	ldr	r3, [r5, #0]
 801ebce:	b103      	cbz	r3, 801ebd2 <_read_r+0x1e>
 801ebd0:	6023      	str	r3, [r4, #0]
 801ebd2:	bd38      	pop	{r3, r4, r5, pc}
 801ebd4:	24045d78 	.word	0x24045d78

0801ebd8 <_write_r>:
 801ebd8:	b538      	push	{r3, r4, r5, lr}
 801ebda:	4d07      	ldr	r5, [pc, #28]	@ (801ebf8 <_write_r+0x20>)
 801ebdc:	4604      	mov	r4, r0
 801ebde:	4608      	mov	r0, r1
 801ebe0:	4611      	mov	r1, r2
 801ebe2:	2200      	movs	r2, #0
 801ebe4:	602a      	str	r2, [r5, #0]
 801ebe6:	461a      	mov	r2, r3
 801ebe8:	f7e3 f9cc 	bl	8001f84 <_write>
 801ebec:	1c43      	adds	r3, r0, #1
 801ebee:	d102      	bne.n	801ebf6 <_write_r+0x1e>
 801ebf0:	682b      	ldr	r3, [r5, #0]
 801ebf2:	b103      	cbz	r3, 801ebf6 <_write_r+0x1e>
 801ebf4:	6023      	str	r3, [r4, #0]
 801ebf6:	bd38      	pop	{r3, r4, r5, pc}
 801ebf8:	24045d78 	.word	0x24045d78

0801ebfc <__errno>:
 801ebfc:	4b01      	ldr	r3, [pc, #4]	@ (801ec04 <__errno+0x8>)
 801ebfe:	6818      	ldr	r0, [r3, #0]
 801ec00:	4770      	bx	lr
 801ec02:	bf00      	nop
 801ec04:	240001e0 	.word	0x240001e0

0801ec08 <__libc_init_array>:
 801ec08:	b570      	push	{r4, r5, r6, lr}
 801ec0a:	4d0d      	ldr	r5, [pc, #52]	@ (801ec40 <__libc_init_array+0x38>)
 801ec0c:	4c0d      	ldr	r4, [pc, #52]	@ (801ec44 <__libc_init_array+0x3c>)
 801ec0e:	1b64      	subs	r4, r4, r5
 801ec10:	10a4      	asrs	r4, r4, #2
 801ec12:	2600      	movs	r6, #0
 801ec14:	42a6      	cmp	r6, r4
 801ec16:	d109      	bne.n	801ec2c <__libc_init_array+0x24>
 801ec18:	4d0b      	ldr	r5, [pc, #44]	@ (801ec48 <__libc_init_array+0x40>)
 801ec1a:	4c0c      	ldr	r4, [pc, #48]	@ (801ec4c <__libc_init_array+0x44>)
 801ec1c:	f001 fb44 	bl	80202a8 <_init>
 801ec20:	1b64      	subs	r4, r4, r5
 801ec22:	10a4      	asrs	r4, r4, #2
 801ec24:	2600      	movs	r6, #0
 801ec26:	42a6      	cmp	r6, r4
 801ec28:	d105      	bne.n	801ec36 <__libc_init_array+0x2e>
 801ec2a:	bd70      	pop	{r4, r5, r6, pc}
 801ec2c:	f855 3b04 	ldr.w	r3, [r5], #4
 801ec30:	4798      	blx	r3
 801ec32:	3601      	adds	r6, #1
 801ec34:	e7ee      	b.n	801ec14 <__libc_init_array+0xc>
 801ec36:	f855 3b04 	ldr.w	r3, [r5], #4
 801ec3a:	4798      	blx	r3
 801ec3c:	3601      	adds	r6, #1
 801ec3e:	e7f2      	b.n	801ec26 <__libc_init_array+0x1e>
 801ec40:	0803082c 	.word	0x0803082c
 801ec44:	0803082c 	.word	0x0803082c
 801ec48:	0803082c 	.word	0x0803082c
 801ec4c:	08030830 	.word	0x08030830

0801ec50 <__retarget_lock_init_recursive>:
 801ec50:	4770      	bx	lr

0801ec52 <__retarget_lock_acquire_recursive>:
 801ec52:	4770      	bx	lr

0801ec54 <__retarget_lock_release_recursive>:
 801ec54:	4770      	bx	lr

0801ec56 <memcpy>:
 801ec56:	440a      	add	r2, r1
 801ec58:	4291      	cmp	r1, r2
 801ec5a:	f100 33ff 	add.w	r3, r0, #4294967295
 801ec5e:	d100      	bne.n	801ec62 <memcpy+0xc>
 801ec60:	4770      	bx	lr
 801ec62:	b510      	push	{r4, lr}
 801ec64:	f811 4b01 	ldrb.w	r4, [r1], #1
 801ec68:	f803 4f01 	strb.w	r4, [r3, #1]!
 801ec6c:	4291      	cmp	r1, r2
 801ec6e:	d1f9      	bne.n	801ec64 <memcpy+0xe>
 801ec70:	bd10      	pop	{r4, pc}
	...

0801ec74 <__assert_func>:
 801ec74:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ec76:	4614      	mov	r4, r2
 801ec78:	461a      	mov	r2, r3
 801ec7a:	4b09      	ldr	r3, [pc, #36]	@ (801eca0 <__assert_func+0x2c>)
 801ec7c:	681b      	ldr	r3, [r3, #0]
 801ec7e:	4605      	mov	r5, r0
 801ec80:	68d8      	ldr	r0, [r3, #12]
 801ec82:	b14c      	cbz	r4, 801ec98 <__assert_func+0x24>
 801ec84:	4b07      	ldr	r3, [pc, #28]	@ (801eca4 <__assert_func+0x30>)
 801ec86:	9100      	str	r1, [sp, #0]
 801ec88:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ec8c:	4906      	ldr	r1, [pc, #24]	@ (801eca8 <__assert_func+0x34>)
 801ec8e:	462b      	mov	r3, r5
 801ec90:	f001 f8fe 	bl	801fe90 <fiprintf>
 801ec94:	f001 fa16 	bl	80200c4 <abort>
 801ec98:	4b04      	ldr	r3, [pc, #16]	@ (801ecac <__assert_func+0x38>)
 801ec9a:	461c      	mov	r4, r3
 801ec9c:	e7f3      	b.n	801ec86 <__assert_func+0x12>
 801ec9e:	bf00      	nop
 801eca0:	240001e0 	.word	0x240001e0
 801eca4:	08030697 	.word	0x08030697
 801eca8:	080306a4 	.word	0x080306a4
 801ecac:	080306d2 	.word	0x080306d2

0801ecb0 <_free_r>:
 801ecb0:	b538      	push	{r3, r4, r5, lr}
 801ecb2:	4605      	mov	r5, r0
 801ecb4:	2900      	cmp	r1, #0
 801ecb6:	d041      	beq.n	801ed3c <_free_r+0x8c>
 801ecb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801ecbc:	1f0c      	subs	r4, r1, #4
 801ecbe:	2b00      	cmp	r3, #0
 801ecc0:	bfb8      	it	lt
 801ecc2:	18e4      	addlt	r4, r4, r3
 801ecc4:	f000 f8e8 	bl	801ee98 <__malloc_lock>
 801ecc8:	4a1d      	ldr	r2, [pc, #116]	@ (801ed40 <_free_r+0x90>)
 801ecca:	6813      	ldr	r3, [r2, #0]
 801eccc:	b933      	cbnz	r3, 801ecdc <_free_r+0x2c>
 801ecce:	6063      	str	r3, [r4, #4]
 801ecd0:	6014      	str	r4, [r2, #0]
 801ecd2:	4628      	mov	r0, r5
 801ecd4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801ecd8:	f000 b8e4 	b.w	801eea4 <__malloc_unlock>
 801ecdc:	42a3      	cmp	r3, r4
 801ecde:	d908      	bls.n	801ecf2 <_free_r+0x42>
 801ece0:	6820      	ldr	r0, [r4, #0]
 801ece2:	1821      	adds	r1, r4, r0
 801ece4:	428b      	cmp	r3, r1
 801ece6:	bf01      	itttt	eq
 801ece8:	6819      	ldreq	r1, [r3, #0]
 801ecea:	685b      	ldreq	r3, [r3, #4]
 801ecec:	1809      	addeq	r1, r1, r0
 801ecee:	6021      	streq	r1, [r4, #0]
 801ecf0:	e7ed      	b.n	801ecce <_free_r+0x1e>
 801ecf2:	461a      	mov	r2, r3
 801ecf4:	685b      	ldr	r3, [r3, #4]
 801ecf6:	b10b      	cbz	r3, 801ecfc <_free_r+0x4c>
 801ecf8:	42a3      	cmp	r3, r4
 801ecfa:	d9fa      	bls.n	801ecf2 <_free_r+0x42>
 801ecfc:	6811      	ldr	r1, [r2, #0]
 801ecfe:	1850      	adds	r0, r2, r1
 801ed00:	42a0      	cmp	r0, r4
 801ed02:	d10b      	bne.n	801ed1c <_free_r+0x6c>
 801ed04:	6820      	ldr	r0, [r4, #0]
 801ed06:	4401      	add	r1, r0
 801ed08:	1850      	adds	r0, r2, r1
 801ed0a:	4283      	cmp	r3, r0
 801ed0c:	6011      	str	r1, [r2, #0]
 801ed0e:	d1e0      	bne.n	801ecd2 <_free_r+0x22>
 801ed10:	6818      	ldr	r0, [r3, #0]
 801ed12:	685b      	ldr	r3, [r3, #4]
 801ed14:	6053      	str	r3, [r2, #4]
 801ed16:	4408      	add	r0, r1
 801ed18:	6010      	str	r0, [r2, #0]
 801ed1a:	e7da      	b.n	801ecd2 <_free_r+0x22>
 801ed1c:	d902      	bls.n	801ed24 <_free_r+0x74>
 801ed1e:	230c      	movs	r3, #12
 801ed20:	602b      	str	r3, [r5, #0]
 801ed22:	e7d6      	b.n	801ecd2 <_free_r+0x22>
 801ed24:	6820      	ldr	r0, [r4, #0]
 801ed26:	1821      	adds	r1, r4, r0
 801ed28:	428b      	cmp	r3, r1
 801ed2a:	bf04      	itt	eq
 801ed2c:	6819      	ldreq	r1, [r3, #0]
 801ed2e:	685b      	ldreq	r3, [r3, #4]
 801ed30:	6063      	str	r3, [r4, #4]
 801ed32:	bf04      	itt	eq
 801ed34:	1809      	addeq	r1, r1, r0
 801ed36:	6021      	streq	r1, [r4, #0]
 801ed38:	6054      	str	r4, [r2, #4]
 801ed3a:	e7ca      	b.n	801ecd2 <_free_r+0x22>
 801ed3c:	bd38      	pop	{r3, r4, r5, pc}
 801ed3e:	bf00      	nop
 801ed40:	24045d84 	.word	0x24045d84

0801ed44 <malloc>:
 801ed44:	4b02      	ldr	r3, [pc, #8]	@ (801ed50 <malloc+0xc>)
 801ed46:	4601      	mov	r1, r0
 801ed48:	6818      	ldr	r0, [r3, #0]
 801ed4a:	f000 b825 	b.w	801ed98 <_malloc_r>
 801ed4e:	bf00      	nop
 801ed50:	240001e0 	.word	0x240001e0

0801ed54 <sbrk_aligned>:
 801ed54:	b570      	push	{r4, r5, r6, lr}
 801ed56:	4e0f      	ldr	r6, [pc, #60]	@ (801ed94 <sbrk_aligned+0x40>)
 801ed58:	460c      	mov	r4, r1
 801ed5a:	6831      	ldr	r1, [r6, #0]
 801ed5c:	4605      	mov	r5, r0
 801ed5e:	b911      	cbnz	r1, 801ed66 <sbrk_aligned+0x12>
 801ed60:	f001 f9a0 	bl	80200a4 <_sbrk_r>
 801ed64:	6030      	str	r0, [r6, #0]
 801ed66:	4621      	mov	r1, r4
 801ed68:	4628      	mov	r0, r5
 801ed6a:	f001 f99b 	bl	80200a4 <_sbrk_r>
 801ed6e:	1c43      	adds	r3, r0, #1
 801ed70:	d103      	bne.n	801ed7a <sbrk_aligned+0x26>
 801ed72:	f04f 34ff 	mov.w	r4, #4294967295
 801ed76:	4620      	mov	r0, r4
 801ed78:	bd70      	pop	{r4, r5, r6, pc}
 801ed7a:	1cc4      	adds	r4, r0, #3
 801ed7c:	f024 0403 	bic.w	r4, r4, #3
 801ed80:	42a0      	cmp	r0, r4
 801ed82:	d0f8      	beq.n	801ed76 <sbrk_aligned+0x22>
 801ed84:	1a21      	subs	r1, r4, r0
 801ed86:	4628      	mov	r0, r5
 801ed88:	f001 f98c 	bl	80200a4 <_sbrk_r>
 801ed8c:	3001      	adds	r0, #1
 801ed8e:	d1f2      	bne.n	801ed76 <sbrk_aligned+0x22>
 801ed90:	e7ef      	b.n	801ed72 <sbrk_aligned+0x1e>
 801ed92:	bf00      	nop
 801ed94:	24045d80 	.word	0x24045d80

0801ed98 <_malloc_r>:
 801ed98:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801ed9c:	1ccd      	adds	r5, r1, #3
 801ed9e:	f025 0503 	bic.w	r5, r5, #3
 801eda2:	3508      	adds	r5, #8
 801eda4:	2d0c      	cmp	r5, #12
 801eda6:	bf38      	it	cc
 801eda8:	250c      	movcc	r5, #12
 801edaa:	2d00      	cmp	r5, #0
 801edac:	4606      	mov	r6, r0
 801edae:	db01      	blt.n	801edb4 <_malloc_r+0x1c>
 801edb0:	42a9      	cmp	r1, r5
 801edb2:	d904      	bls.n	801edbe <_malloc_r+0x26>
 801edb4:	230c      	movs	r3, #12
 801edb6:	6033      	str	r3, [r6, #0]
 801edb8:	2000      	movs	r0, #0
 801edba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801edbe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801ee94 <_malloc_r+0xfc>
 801edc2:	f000 f869 	bl	801ee98 <__malloc_lock>
 801edc6:	f8d8 3000 	ldr.w	r3, [r8]
 801edca:	461c      	mov	r4, r3
 801edcc:	bb44      	cbnz	r4, 801ee20 <_malloc_r+0x88>
 801edce:	4629      	mov	r1, r5
 801edd0:	4630      	mov	r0, r6
 801edd2:	f7ff ffbf 	bl	801ed54 <sbrk_aligned>
 801edd6:	1c43      	adds	r3, r0, #1
 801edd8:	4604      	mov	r4, r0
 801edda:	d158      	bne.n	801ee8e <_malloc_r+0xf6>
 801eddc:	f8d8 4000 	ldr.w	r4, [r8]
 801ede0:	4627      	mov	r7, r4
 801ede2:	2f00      	cmp	r7, #0
 801ede4:	d143      	bne.n	801ee6e <_malloc_r+0xd6>
 801ede6:	2c00      	cmp	r4, #0
 801ede8:	d04b      	beq.n	801ee82 <_malloc_r+0xea>
 801edea:	6823      	ldr	r3, [r4, #0]
 801edec:	4639      	mov	r1, r7
 801edee:	4630      	mov	r0, r6
 801edf0:	eb04 0903 	add.w	r9, r4, r3
 801edf4:	f001 f956 	bl	80200a4 <_sbrk_r>
 801edf8:	4581      	cmp	r9, r0
 801edfa:	d142      	bne.n	801ee82 <_malloc_r+0xea>
 801edfc:	6821      	ldr	r1, [r4, #0]
 801edfe:	1a6d      	subs	r5, r5, r1
 801ee00:	4629      	mov	r1, r5
 801ee02:	4630      	mov	r0, r6
 801ee04:	f7ff ffa6 	bl	801ed54 <sbrk_aligned>
 801ee08:	3001      	adds	r0, #1
 801ee0a:	d03a      	beq.n	801ee82 <_malloc_r+0xea>
 801ee0c:	6823      	ldr	r3, [r4, #0]
 801ee0e:	442b      	add	r3, r5
 801ee10:	6023      	str	r3, [r4, #0]
 801ee12:	f8d8 3000 	ldr.w	r3, [r8]
 801ee16:	685a      	ldr	r2, [r3, #4]
 801ee18:	bb62      	cbnz	r2, 801ee74 <_malloc_r+0xdc>
 801ee1a:	f8c8 7000 	str.w	r7, [r8]
 801ee1e:	e00f      	b.n	801ee40 <_malloc_r+0xa8>
 801ee20:	6822      	ldr	r2, [r4, #0]
 801ee22:	1b52      	subs	r2, r2, r5
 801ee24:	d420      	bmi.n	801ee68 <_malloc_r+0xd0>
 801ee26:	2a0b      	cmp	r2, #11
 801ee28:	d917      	bls.n	801ee5a <_malloc_r+0xc2>
 801ee2a:	1961      	adds	r1, r4, r5
 801ee2c:	42a3      	cmp	r3, r4
 801ee2e:	6025      	str	r5, [r4, #0]
 801ee30:	bf18      	it	ne
 801ee32:	6059      	strne	r1, [r3, #4]
 801ee34:	6863      	ldr	r3, [r4, #4]
 801ee36:	bf08      	it	eq
 801ee38:	f8c8 1000 	streq.w	r1, [r8]
 801ee3c:	5162      	str	r2, [r4, r5]
 801ee3e:	604b      	str	r3, [r1, #4]
 801ee40:	4630      	mov	r0, r6
 801ee42:	f000 f82f 	bl	801eea4 <__malloc_unlock>
 801ee46:	f104 000b 	add.w	r0, r4, #11
 801ee4a:	1d23      	adds	r3, r4, #4
 801ee4c:	f020 0007 	bic.w	r0, r0, #7
 801ee50:	1ac2      	subs	r2, r0, r3
 801ee52:	bf1c      	itt	ne
 801ee54:	1a1b      	subne	r3, r3, r0
 801ee56:	50a3      	strne	r3, [r4, r2]
 801ee58:	e7af      	b.n	801edba <_malloc_r+0x22>
 801ee5a:	6862      	ldr	r2, [r4, #4]
 801ee5c:	42a3      	cmp	r3, r4
 801ee5e:	bf0c      	ite	eq
 801ee60:	f8c8 2000 	streq.w	r2, [r8]
 801ee64:	605a      	strne	r2, [r3, #4]
 801ee66:	e7eb      	b.n	801ee40 <_malloc_r+0xa8>
 801ee68:	4623      	mov	r3, r4
 801ee6a:	6864      	ldr	r4, [r4, #4]
 801ee6c:	e7ae      	b.n	801edcc <_malloc_r+0x34>
 801ee6e:	463c      	mov	r4, r7
 801ee70:	687f      	ldr	r7, [r7, #4]
 801ee72:	e7b6      	b.n	801ede2 <_malloc_r+0x4a>
 801ee74:	461a      	mov	r2, r3
 801ee76:	685b      	ldr	r3, [r3, #4]
 801ee78:	42a3      	cmp	r3, r4
 801ee7a:	d1fb      	bne.n	801ee74 <_malloc_r+0xdc>
 801ee7c:	2300      	movs	r3, #0
 801ee7e:	6053      	str	r3, [r2, #4]
 801ee80:	e7de      	b.n	801ee40 <_malloc_r+0xa8>
 801ee82:	230c      	movs	r3, #12
 801ee84:	6033      	str	r3, [r6, #0]
 801ee86:	4630      	mov	r0, r6
 801ee88:	f000 f80c 	bl	801eea4 <__malloc_unlock>
 801ee8c:	e794      	b.n	801edb8 <_malloc_r+0x20>
 801ee8e:	6005      	str	r5, [r0, #0]
 801ee90:	e7d6      	b.n	801ee40 <_malloc_r+0xa8>
 801ee92:	bf00      	nop
 801ee94:	24045d84 	.word	0x24045d84

0801ee98 <__malloc_lock>:
 801ee98:	4801      	ldr	r0, [pc, #4]	@ (801eea0 <__malloc_lock+0x8>)
 801ee9a:	f7ff beda 	b.w	801ec52 <__retarget_lock_acquire_recursive>
 801ee9e:	bf00      	nop
 801eea0:	24045d7c 	.word	0x24045d7c

0801eea4 <__malloc_unlock>:
 801eea4:	4801      	ldr	r0, [pc, #4]	@ (801eeac <__malloc_unlock+0x8>)
 801eea6:	f7ff bed5 	b.w	801ec54 <__retarget_lock_release_recursive>
 801eeaa:	bf00      	nop
 801eeac:	24045d7c 	.word	0x24045d7c

0801eeb0 <__ssputs_r>:
 801eeb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801eeb4:	688e      	ldr	r6, [r1, #8]
 801eeb6:	461f      	mov	r7, r3
 801eeb8:	42be      	cmp	r6, r7
 801eeba:	680b      	ldr	r3, [r1, #0]
 801eebc:	4682      	mov	sl, r0
 801eebe:	460c      	mov	r4, r1
 801eec0:	4690      	mov	r8, r2
 801eec2:	d82d      	bhi.n	801ef20 <__ssputs_r+0x70>
 801eec4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801eec8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801eecc:	d026      	beq.n	801ef1c <__ssputs_r+0x6c>
 801eece:	6965      	ldr	r5, [r4, #20]
 801eed0:	6909      	ldr	r1, [r1, #16]
 801eed2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801eed6:	eba3 0901 	sub.w	r9, r3, r1
 801eeda:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801eede:	1c7b      	adds	r3, r7, #1
 801eee0:	444b      	add	r3, r9
 801eee2:	106d      	asrs	r5, r5, #1
 801eee4:	429d      	cmp	r5, r3
 801eee6:	bf38      	it	cc
 801eee8:	461d      	movcc	r5, r3
 801eeea:	0553      	lsls	r3, r2, #21
 801eeec:	d527      	bpl.n	801ef3e <__ssputs_r+0x8e>
 801eeee:	4629      	mov	r1, r5
 801eef0:	f7ff ff52 	bl	801ed98 <_malloc_r>
 801eef4:	4606      	mov	r6, r0
 801eef6:	b360      	cbz	r0, 801ef52 <__ssputs_r+0xa2>
 801eef8:	6921      	ldr	r1, [r4, #16]
 801eefa:	464a      	mov	r2, r9
 801eefc:	f7ff feab 	bl	801ec56 <memcpy>
 801ef00:	89a3      	ldrh	r3, [r4, #12]
 801ef02:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801ef06:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ef0a:	81a3      	strh	r3, [r4, #12]
 801ef0c:	6126      	str	r6, [r4, #16]
 801ef0e:	6165      	str	r5, [r4, #20]
 801ef10:	444e      	add	r6, r9
 801ef12:	eba5 0509 	sub.w	r5, r5, r9
 801ef16:	6026      	str	r6, [r4, #0]
 801ef18:	60a5      	str	r5, [r4, #8]
 801ef1a:	463e      	mov	r6, r7
 801ef1c:	42be      	cmp	r6, r7
 801ef1e:	d900      	bls.n	801ef22 <__ssputs_r+0x72>
 801ef20:	463e      	mov	r6, r7
 801ef22:	6820      	ldr	r0, [r4, #0]
 801ef24:	4632      	mov	r2, r6
 801ef26:	4641      	mov	r1, r8
 801ef28:	f7ff fdbe 	bl	801eaa8 <memmove>
 801ef2c:	68a3      	ldr	r3, [r4, #8]
 801ef2e:	1b9b      	subs	r3, r3, r6
 801ef30:	60a3      	str	r3, [r4, #8]
 801ef32:	6823      	ldr	r3, [r4, #0]
 801ef34:	4433      	add	r3, r6
 801ef36:	6023      	str	r3, [r4, #0]
 801ef38:	2000      	movs	r0, #0
 801ef3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801ef3e:	462a      	mov	r2, r5
 801ef40:	f001 f8c7 	bl	80200d2 <_realloc_r>
 801ef44:	4606      	mov	r6, r0
 801ef46:	2800      	cmp	r0, #0
 801ef48:	d1e0      	bne.n	801ef0c <__ssputs_r+0x5c>
 801ef4a:	6921      	ldr	r1, [r4, #16]
 801ef4c:	4650      	mov	r0, sl
 801ef4e:	f7ff feaf 	bl	801ecb0 <_free_r>
 801ef52:	230c      	movs	r3, #12
 801ef54:	f8ca 3000 	str.w	r3, [sl]
 801ef58:	89a3      	ldrh	r3, [r4, #12]
 801ef5a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801ef5e:	81a3      	strh	r3, [r4, #12]
 801ef60:	f04f 30ff 	mov.w	r0, #4294967295
 801ef64:	e7e9      	b.n	801ef3a <__ssputs_r+0x8a>
	...

0801ef68 <_svfiprintf_r>:
 801ef68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ef6c:	4698      	mov	r8, r3
 801ef6e:	898b      	ldrh	r3, [r1, #12]
 801ef70:	061b      	lsls	r3, r3, #24
 801ef72:	b09d      	sub	sp, #116	@ 0x74
 801ef74:	4607      	mov	r7, r0
 801ef76:	460d      	mov	r5, r1
 801ef78:	4614      	mov	r4, r2
 801ef7a:	d510      	bpl.n	801ef9e <_svfiprintf_r+0x36>
 801ef7c:	690b      	ldr	r3, [r1, #16]
 801ef7e:	b973      	cbnz	r3, 801ef9e <_svfiprintf_r+0x36>
 801ef80:	2140      	movs	r1, #64	@ 0x40
 801ef82:	f7ff ff09 	bl	801ed98 <_malloc_r>
 801ef86:	6028      	str	r0, [r5, #0]
 801ef88:	6128      	str	r0, [r5, #16]
 801ef8a:	b930      	cbnz	r0, 801ef9a <_svfiprintf_r+0x32>
 801ef8c:	230c      	movs	r3, #12
 801ef8e:	603b      	str	r3, [r7, #0]
 801ef90:	f04f 30ff 	mov.w	r0, #4294967295
 801ef94:	b01d      	add	sp, #116	@ 0x74
 801ef96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ef9a:	2340      	movs	r3, #64	@ 0x40
 801ef9c:	616b      	str	r3, [r5, #20]
 801ef9e:	2300      	movs	r3, #0
 801efa0:	9309      	str	r3, [sp, #36]	@ 0x24
 801efa2:	2320      	movs	r3, #32
 801efa4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801efa8:	f8cd 800c 	str.w	r8, [sp, #12]
 801efac:	2330      	movs	r3, #48	@ 0x30
 801efae:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801f14c <_svfiprintf_r+0x1e4>
 801efb2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801efb6:	f04f 0901 	mov.w	r9, #1
 801efba:	4623      	mov	r3, r4
 801efbc:	469a      	mov	sl, r3
 801efbe:	f813 2b01 	ldrb.w	r2, [r3], #1
 801efc2:	b10a      	cbz	r2, 801efc8 <_svfiprintf_r+0x60>
 801efc4:	2a25      	cmp	r2, #37	@ 0x25
 801efc6:	d1f9      	bne.n	801efbc <_svfiprintf_r+0x54>
 801efc8:	ebba 0b04 	subs.w	fp, sl, r4
 801efcc:	d00b      	beq.n	801efe6 <_svfiprintf_r+0x7e>
 801efce:	465b      	mov	r3, fp
 801efd0:	4622      	mov	r2, r4
 801efd2:	4629      	mov	r1, r5
 801efd4:	4638      	mov	r0, r7
 801efd6:	f7ff ff6b 	bl	801eeb0 <__ssputs_r>
 801efda:	3001      	adds	r0, #1
 801efdc:	f000 80a7 	beq.w	801f12e <_svfiprintf_r+0x1c6>
 801efe0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801efe2:	445a      	add	r2, fp
 801efe4:	9209      	str	r2, [sp, #36]	@ 0x24
 801efe6:	f89a 3000 	ldrb.w	r3, [sl]
 801efea:	2b00      	cmp	r3, #0
 801efec:	f000 809f 	beq.w	801f12e <_svfiprintf_r+0x1c6>
 801eff0:	2300      	movs	r3, #0
 801eff2:	f04f 32ff 	mov.w	r2, #4294967295
 801eff6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801effa:	f10a 0a01 	add.w	sl, sl, #1
 801effe:	9304      	str	r3, [sp, #16]
 801f000:	9307      	str	r3, [sp, #28]
 801f002:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801f006:	931a      	str	r3, [sp, #104]	@ 0x68
 801f008:	4654      	mov	r4, sl
 801f00a:	2205      	movs	r2, #5
 801f00c:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f010:	484e      	ldr	r0, [pc, #312]	@ (801f14c <_svfiprintf_r+0x1e4>)
 801f012:	f7e1 f97d 	bl	8000310 <memchr>
 801f016:	9a04      	ldr	r2, [sp, #16]
 801f018:	b9d8      	cbnz	r0, 801f052 <_svfiprintf_r+0xea>
 801f01a:	06d0      	lsls	r0, r2, #27
 801f01c:	bf44      	itt	mi
 801f01e:	2320      	movmi	r3, #32
 801f020:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f024:	0711      	lsls	r1, r2, #28
 801f026:	bf44      	itt	mi
 801f028:	232b      	movmi	r3, #43	@ 0x2b
 801f02a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f02e:	f89a 3000 	ldrb.w	r3, [sl]
 801f032:	2b2a      	cmp	r3, #42	@ 0x2a
 801f034:	d015      	beq.n	801f062 <_svfiprintf_r+0xfa>
 801f036:	9a07      	ldr	r2, [sp, #28]
 801f038:	4654      	mov	r4, sl
 801f03a:	2000      	movs	r0, #0
 801f03c:	f04f 0c0a 	mov.w	ip, #10
 801f040:	4621      	mov	r1, r4
 801f042:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f046:	3b30      	subs	r3, #48	@ 0x30
 801f048:	2b09      	cmp	r3, #9
 801f04a:	d94b      	bls.n	801f0e4 <_svfiprintf_r+0x17c>
 801f04c:	b1b0      	cbz	r0, 801f07c <_svfiprintf_r+0x114>
 801f04e:	9207      	str	r2, [sp, #28]
 801f050:	e014      	b.n	801f07c <_svfiprintf_r+0x114>
 801f052:	eba0 0308 	sub.w	r3, r0, r8
 801f056:	fa09 f303 	lsl.w	r3, r9, r3
 801f05a:	4313      	orrs	r3, r2
 801f05c:	9304      	str	r3, [sp, #16]
 801f05e:	46a2      	mov	sl, r4
 801f060:	e7d2      	b.n	801f008 <_svfiprintf_r+0xa0>
 801f062:	9b03      	ldr	r3, [sp, #12]
 801f064:	1d19      	adds	r1, r3, #4
 801f066:	681b      	ldr	r3, [r3, #0]
 801f068:	9103      	str	r1, [sp, #12]
 801f06a:	2b00      	cmp	r3, #0
 801f06c:	bfbb      	ittet	lt
 801f06e:	425b      	neglt	r3, r3
 801f070:	f042 0202 	orrlt.w	r2, r2, #2
 801f074:	9307      	strge	r3, [sp, #28]
 801f076:	9307      	strlt	r3, [sp, #28]
 801f078:	bfb8      	it	lt
 801f07a:	9204      	strlt	r2, [sp, #16]
 801f07c:	7823      	ldrb	r3, [r4, #0]
 801f07e:	2b2e      	cmp	r3, #46	@ 0x2e
 801f080:	d10a      	bne.n	801f098 <_svfiprintf_r+0x130>
 801f082:	7863      	ldrb	r3, [r4, #1]
 801f084:	2b2a      	cmp	r3, #42	@ 0x2a
 801f086:	d132      	bne.n	801f0ee <_svfiprintf_r+0x186>
 801f088:	9b03      	ldr	r3, [sp, #12]
 801f08a:	1d1a      	adds	r2, r3, #4
 801f08c:	681b      	ldr	r3, [r3, #0]
 801f08e:	9203      	str	r2, [sp, #12]
 801f090:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801f094:	3402      	adds	r4, #2
 801f096:	9305      	str	r3, [sp, #20]
 801f098:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801f15c <_svfiprintf_r+0x1f4>
 801f09c:	7821      	ldrb	r1, [r4, #0]
 801f09e:	2203      	movs	r2, #3
 801f0a0:	4650      	mov	r0, sl
 801f0a2:	f7e1 f935 	bl	8000310 <memchr>
 801f0a6:	b138      	cbz	r0, 801f0b8 <_svfiprintf_r+0x150>
 801f0a8:	9b04      	ldr	r3, [sp, #16]
 801f0aa:	eba0 000a 	sub.w	r0, r0, sl
 801f0ae:	2240      	movs	r2, #64	@ 0x40
 801f0b0:	4082      	lsls	r2, r0
 801f0b2:	4313      	orrs	r3, r2
 801f0b4:	3401      	adds	r4, #1
 801f0b6:	9304      	str	r3, [sp, #16]
 801f0b8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f0bc:	4824      	ldr	r0, [pc, #144]	@ (801f150 <_svfiprintf_r+0x1e8>)
 801f0be:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801f0c2:	2206      	movs	r2, #6
 801f0c4:	f7e1 f924 	bl	8000310 <memchr>
 801f0c8:	2800      	cmp	r0, #0
 801f0ca:	d036      	beq.n	801f13a <_svfiprintf_r+0x1d2>
 801f0cc:	4b21      	ldr	r3, [pc, #132]	@ (801f154 <_svfiprintf_r+0x1ec>)
 801f0ce:	bb1b      	cbnz	r3, 801f118 <_svfiprintf_r+0x1b0>
 801f0d0:	9b03      	ldr	r3, [sp, #12]
 801f0d2:	3307      	adds	r3, #7
 801f0d4:	f023 0307 	bic.w	r3, r3, #7
 801f0d8:	3308      	adds	r3, #8
 801f0da:	9303      	str	r3, [sp, #12]
 801f0dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f0de:	4433      	add	r3, r6
 801f0e0:	9309      	str	r3, [sp, #36]	@ 0x24
 801f0e2:	e76a      	b.n	801efba <_svfiprintf_r+0x52>
 801f0e4:	fb0c 3202 	mla	r2, ip, r2, r3
 801f0e8:	460c      	mov	r4, r1
 801f0ea:	2001      	movs	r0, #1
 801f0ec:	e7a8      	b.n	801f040 <_svfiprintf_r+0xd8>
 801f0ee:	2300      	movs	r3, #0
 801f0f0:	3401      	adds	r4, #1
 801f0f2:	9305      	str	r3, [sp, #20]
 801f0f4:	4619      	mov	r1, r3
 801f0f6:	f04f 0c0a 	mov.w	ip, #10
 801f0fa:	4620      	mov	r0, r4
 801f0fc:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f100:	3a30      	subs	r2, #48	@ 0x30
 801f102:	2a09      	cmp	r2, #9
 801f104:	d903      	bls.n	801f10e <_svfiprintf_r+0x1a6>
 801f106:	2b00      	cmp	r3, #0
 801f108:	d0c6      	beq.n	801f098 <_svfiprintf_r+0x130>
 801f10a:	9105      	str	r1, [sp, #20]
 801f10c:	e7c4      	b.n	801f098 <_svfiprintf_r+0x130>
 801f10e:	fb0c 2101 	mla	r1, ip, r1, r2
 801f112:	4604      	mov	r4, r0
 801f114:	2301      	movs	r3, #1
 801f116:	e7f0      	b.n	801f0fa <_svfiprintf_r+0x192>
 801f118:	ab03      	add	r3, sp, #12
 801f11a:	9300      	str	r3, [sp, #0]
 801f11c:	462a      	mov	r2, r5
 801f11e:	4b0e      	ldr	r3, [pc, #56]	@ (801f158 <_svfiprintf_r+0x1f0>)
 801f120:	a904      	add	r1, sp, #16
 801f122:	4638      	mov	r0, r7
 801f124:	f3af 8000 	nop.w
 801f128:	1c42      	adds	r2, r0, #1
 801f12a:	4606      	mov	r6, r0
 801f12c:	d1d6      	bne.n	801f0dc <_svfiprintf_r+0x174>
 801f12e:	89ab      	ldrh	r3, [r5, #12]
 801f130:	065b      	lsls	r3, r3, #25
 801f132:	f53f af2d 	bmi.w	801ef90 <_svfiprintf_r+0x28>
 801f136:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801f138:	e72c      	b.n	801ef94 <_svfiprintf_r+0x2c>
 801f13a:	ab03      	add	r3, sp, #12
 801f13c:	9300      	str	r3, [sp, #0]
 801f13e:	462a      	mov	r2, r5
 801f140:	4b05      	ldr	r3, [pc, #20]	@ (801f158 <_svfiprintf_r+0x1f0>)
 801f142:	a904      	add	r1, sp, #16
 801f144:	4638      	mov	r0, r7
 801f146:	f000 fb8b 	bl	801f860 <_printf_i>
 801f14a:	e7ed      	b.n	801f128 <_svfiprintf_r+0x1c0>
 801f14c:	080306d3 	.word	0x080306d3
 801f150:	080306dd 	.word	0x080306dd
 801f154:	00000000 	.word	0x00000000
 801f158:	0801eeb1 	.word	0x0801eeb1
 801f15c:	080306d9 	.word	0x080306d9

0801f160 <_sungetc_r>:
 801f160:	b538      	push	{r3, r4, r5, lr}
 801f162:	1c4b      	adds	r3, r1, #1
 801f164:	4614      	mov	r4, r2
 801f166:	d103      	bne.n	801f170 <_sungetc_r+0x10>
 801f168:	f04f 35ff 	mov.w	r5, #4294967295
 801f16c:	4628      	mov	r0, r5
 801f16e:	bd38      	pop	{r3, r4, r5, pc}
 801f170:	8993      	ldrh	r3, [r2, #12]
 801f172:	f023 0320 	bic.w	r3, r3, #32
 801f176:	8193      	strh	r3, [r2, #12]
 801f178:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801f17a:	6852      	ldr	r2, [r2, #4]
 801f17c:	b2cd      	uxtb	r5, r1
 801f17e:	b18b      	cbz	r3, 801f1a4 <_sungetc_r+0x44>
 801f180:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 801f182:	4293      	cmp	r3, r2
 801f184:	dd08      	ble.n	801f198 <_sungetc_r+0x38>
 801f186:	6823      	ldr	r3, [r4, #0]
 801f188:	1e5a      	subs	r2, r3, #1
 801f18a:	6022      	str	r2, [r4, #0]
 801f18c:	f803 5c01 	strb.w	r5, [r3, #-1]
 801f190:	6863      	ldr	r3, [r4, #4]
 801f192:	3301      	adds	r3, #1
 801f194:	6063      	str	r3, [r4, #4]
 801f196:	e7e9      	b.n	801f16c <_sungetc_r+0xc>
 801f198:	4621      	mov	r1, r4
 801f19a:	f000 ff26 	bl	801ffea <__submore>
 801f19e:	2800      	cmp	r0, #0
 801f1a0:	d0f1      	beq.n	801f186 <_sungetc_r+0x26>
 801f1a2:	e7e1      	b.n	801f168 <_sungetc_r+0x8>
 801f1a4:	6921      	ldr	r1, [r4, #16]
 801f1a6:	6823      	ldr	r3, [r4, #0]
 801f1a8:	b151      	cbz	r1, 801f1c0 <_sungetc_r+0x60>
 801f1aa:	4299      	cmp	r1, r3
 801f1ac:	d208      	bcs.n	801f1c0 <_sungetc_r+0x60>
 801f1ae:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801f1b2:	42a9      	cmp	r1, r5
 801f1b4:	d104      	bne.n	801f1c0 <_sungetc_r+0x60>
 801f1b6:	3b01      	subs	r3, #1
 801f1b8:	3201      	adds	r2, #1
 801f1ba:	6023      	str	r3, [r4, #0]
 801f1bc:	6062      	str	r2, [r4, #4]
 801f1be:	e7d5      	b.n	801f16c <_sungetc_r+0xc>
 801f1c0:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 801f1c4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f1c8:	6363      	str	r3, [r4, #52]	@ 0x34
 801f1ca:	2303      	movs	r3, #3
 801f1cc:	63a3      	str	r3, [r4, #56]	@ 0x38
 801f1ce:	4623      	mov	r3, r4
 801f1d0:	f803 5f46 	strb.w	r5, [r3, #70]!
 801f1d4:	6023      	str	r3, [r4, #0]
 801f1d6:	2301      	movs	r3, #1
 801f1d8:	e7dc      	b.n	801f194 <_sungetc_r+0x34>

0801f1da <__ssrefill_r>:
 801f1da:	b510      	push	{r4, lr}
 801f1dc:	460c      	mov	r4, r1
 801f1de:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801f1e0:	b169      	cbz	r1, 801f1fe <__ssrefill_r+0x24>
 801f1e2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801f1e6:	4299      	cmp	r1, r3
 801f1e8:	d001      	beq.n	801f1ee <__ssrefill_r+0x14>
 801f1ea:	f7ff fd61 	bl	801ecb0 <_free_r>
 801f1ee:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801f1f0:	6063      	str	r3, [r4, #4]
 801f1f2:	2000      	movs	r0, #0
 801f1f4:	6360      	str	r0, [r4, #52]	@ 0x34
 801f1f6:	b113      	cbz	r3, 801f1fe <__ssrefill_r+0x24>
 801f1f8:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 801f1fa:	6023      	str	r3, [r4, #0]
 801f1fc:	bd10      	pop	{r4, pc}
 801f1fe:	6923      	ldr	r3, [r4, #16]
 801f200:	6023      	str	r3, [r4, #0]
 801f202:	2300      	movs	r3, #0
 801f204:	6063      	str	r3, [r4, #4]
 801f206:	89a3      	ldrh	r3, [r4, #12]
 801f208:	f043 0320 	orr.w	r3, r3, #32
 801f20c:	81a3      	strh	r3, [r4, #12]
 801f20e:	f04f 30ff 	mov.w	r0, #4294967295
 801f212:	e7f3      	b.n	801f1fc <__ssrefill_r+0x22>

0801f214 <__ssvfiscanf_r>:
 801f214:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f218:	460c      	mov	r4, r1
 801f21a:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 801f21e:	2100      	movs	r1, #0
 801f220:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801f224:	49a6      	ldr	r1, [pc, #664]	@ (801f4c0 <__ssvfiscanf_r+0x2ac>)
 801f226:	91a0      	str	r1, [sp, #640]	@ 0x280
 801f228:	f10d 0804 	add.w	r8, sp, #4
 801f22c:	49a5      	ldr	r1, [pc, #660]	@ (801f4c4 <__ssvfiscanf_r+0x2b0>)
 801f22e:	4fa6      	ldr	r7, [pc, #664]	@ (801f4c8 <__ssvfiscanf_r+0x2b4>)
 801f230:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801f234:	4606      	mov	r6, r0
 801f236:	91a1      	str	r1, [sp, #644]	@ 0x284
 801f238:	9300      	str	r3, [sp, #0]
 801f23a:	f892 9000 	ldrb.w	r9, [r2]
 801f23e:	f1b9 0f00 	cmp.w	r9, #0
 801f242:	f000 8158 	beq.w	801f4f6 <__ssvfiscanf_r+0x2e2>
 801f246:	f817 3009 	ldrb.w	r3, [r7, r9]
 801f24a:	f013 0308 	ands.w	r3, r3, #8
 801f24e:	f102 0501 	add.w	r5, r2, #1
 801f252:	d019      	beq.n	801f288 <__ssvfiscanf_r+0x74>
 801f254:	6863      	ldr	r3, [r4, #4]
 801f256:	2b00      	cmp	r3, #0
 801f258:	dd0f      	ble.n	801f27a <__ssvfiscanf_r+0x66>
 801f25a:	6823      	ldr	r3, [r4, #0]
 801f25c:	781a      	ldrb	r2, [r3, #0]
 801f25e:	5cba      	ldrb	r2, [r7, r2]
 801f260:	0712      	lsls	r2, r2, #28
 801f262:	d401      	bmi.n	801f268 <__ssvfiscanf_r+0x54>
 801f264:	462a      	mov	r2, r5
 801f266:	e7e8      	b.n	801f23a <__ssvfiscanf_r+0x26>
 801f268:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801f26a:	3201      	adds	r2, #1
 801f26c:	9245      	str	r2, [sp, #276]	@ 0x114
 801f26e:	6862      	ldr	r2, [r4, #4]
 801f270:	3301      	adds	r3, #1
 801f272:	3a01      	subs	r2, #1
 801f274:	6062      	str	r2, [r4, #4]
 801f276:	6023      	str	r3, [r4, #0]
 801f278:	e7ec      	b.n	801f254 <__ssvfiscanf_r+0x40>
 801f27a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801f27c:	4621      	mov	r1, r4
 801f27e:	4630      	mov	r0, r6
 801f280:	4798      	blx	r3
 801f282:	2800      	cmp	r0, #0
 801f284:	d0e9      	beq.n	801f25a <__ssvfiscanf_r+0x46>
 801f286:	e7ed      	b.n	801f264 <__ssvfiscanf_r+0x50>
 801f288:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 801f28c:	f040 8085 	bne.w	801f39a <__ssvfiscanf_r+0x186>
 801f290:	9341      	str	r3, [sp, #260]	@ 0x104
 801f292:	9343      	str	r3, [sp, #268]	@ 0x10c
 801f294:	7853      	ldrb	r3, [r2, #1]
 801f296:	2b2a      	cmp	r3, #42	@ 0x2a
 801f298:	bf02      	ittt	eq
 801f29a:	2310      	moveq	r3, #16
 801f29c:	1c95      	addeq	r5, r2, #2
 801f29e:	9341      	streq	r3, [sp, #260]	@ 0x104
 801f2a0:	220a      	movs	r2, #10
 801f2a2:	46aa      	mov	sl, r5
 801f2a4:	f81a 1b01 	ldrb.w	r1, [sl], #1
 801f2a8:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 801f2ac:	2b09      	cmp	r3, #9
 801f2ae:	d91e      	bls.n	801f2ee <__ssvfiscanf_r+0xda>
 801f2b0:	f8df b218 	ldr.w	fp, [pc, #536]	@ 801f4cc <__ssvfiscanf_r+0x2b8>
 801f2b4:	2203      	movs	r2, #3
 801f2b6:	4658      	mov	r0, fp
 801f2b8:	f7e1 f82a 	bl	8000310 <memchr>
 801f2bc:	b138      	cbz	r0, 801f2ce <__ssvfiscanf_r+0xba>
 801f2be:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801f2c0:	eba0 000b 	sub.w	r0, r0, fp
 801f2c4:	2301      	movs	r3, #1
 801f2c6:	4083      	lsls	r3, r0
 801f2c8:	4313      	orrs	r3, r2
 801f2ca:	9341      	str	r3, [sp, #260]	@ 0x104
 801f2cc:	4655      	mov	r5, sl
 801f2ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 801f2d2:	2b78      	cmp	r3, #120	@ 0x78
 801f2d4:	d806      	bhi.n	801f2e4 <__ssvfiscanf_r+0xd0>
 801f2d6:	2b57      	cmp	r3, #87	@ 0x57
 801f2d8:	d810      	bhi.n	801f2fc <__ssvfiscanf_r+0xe8>
 801f2da:	2b25      	cmp	r3, #37	@ 0x25
 801f2dc:	d05d      	beq.n	801f39a <__ssvfiscanf_r+0x186>
 801f2de:	d857      	bhi.n	801f390 <__ssvfiscanf_r+0x17c>
 801f2e0:	2b00      	cmp	r3, #0
 801f2e2:	d075      	beq.n	801f3d0 <__ssvfiscanf_r+0x1bc>
 801f2e4:	2303      	movs	r3, #3
 801f2e6:	9347      	str	r3, [sp, #284]	@ 0x11c
 801f2e8:	230a      	movs	r3, #10
 801f2ea:	9342      	str	r3, [sp, #264]	@ 0x108
 801f2ec:	e088      	b.n	801f400 <__ssvfiscanf_r+0x1ec>
 801f2ee:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801f2f0:	fb02 1103 	mla	r1, r2, r3, r1
 801f2f4:	3930      	subs	r1, #48	@ 0x30
 801f2f6:	9143      	str	r1, [sp, #268]	@ 0x10c
 801f2f8:	4655      	mov	r5, sl
 801f2fa:	e7d2      	b.n	801f2a2 <__ssvfiscanf_r+0x8e>
 801f2fc:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801f300:	2a20      	cmp	r2, #32
 801f302:	d8ef      	bhi.n	801f2e4 <__ssvfiscanf_r+0xd0>
 801f304:	a101      	add	r1, pc, #4	@ (adr r1, 801f30c <__ssvfiscanf_r+0xf8>)
 801f306:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801f30a:	bf00      	nop
 801f30c:	0801f3df 	.word	0x0801f3df
 801f310:	0801f2e5 	.word	0x0801f2e5
 801f314:	0801f2e5 	.word	0x0801f2e5
 801f318:	0801f439 	.word	0x0801f439
 801f31c:	0801f2e5 	.word	0x0801f2e5
 801f320:	0801f2e5 	.word	0x0801f2e5
 801f324:	0801f2e5 	.word	0x0801f2e5
 801f328:	0801f2e5 	.word	0x0801f2e5
 801f32c:	0801f2e5 	.word	0x0801f2e5
 801f330:	0801f2e5 	.word	0x0801f2e5
 801f334:	0801f2e5 	.word	0x0801f2e5
 801f338:	0801f44f 	.word	0x0801f44f
 801f33c:	0801f435 	.word	0x0801f435
 801f340:	0801f397 	.word	0x0801f397
 801f344:	0801f397 	.word	0x0801f397
 801f348:	0801f397 	.word	0x0801f397
 801f34c:	0801f2e5 	.word	0x0801f2e5
 801f350:	0801f3f1 	.word	0x0801f3f1
 801f354:	0801f2e5 	.word	0x0801f2e5
 801f358:	0801f2e5 	.word	0x0801f2e5
 801f35c:	0801f2e5 	.word	0x0801f2e5
 801f360:	0801f2e5 	.word	0x0801f2e5
 801f364:	0801f45f 	.word	0x0801f45f
 801f368:	0801f3f9 	.word	0x0801f3f9
 801f36c:	0801f3d7 	.word	0x0801f3d7
 801f370:	0801f2e5 	.word	0x0801f2e5
 801f374:	0801f2e5 	.word	0x0801f2e5
 801f378:	0801f45b 	.word	0x0801f45b
 801f37c:	0801f2e5 	.word	0x0801f2e5
 801f380:	0801f435 	.word	0x0801f435
 801f384:	0801f2e5 	.word	0x0801f2e5
 801f388:	0801f2e5 	.word	0x0801f2e5
 801f38c:	0801f3df 	.word	0x0801f3df
 801f390:	3b45      	subs	r3, #69	@ 0x45
 801f392:	2b02      	cmp	r3, #2
 801f394:	d8a6      	bhi.n	801f2e4 <__ssvfiscanf_r+0xd0>
 801f396:	2305      	movs	r3, #5
 801f398:	e031      	b.n	801f3fe <__ssvfiscanf_r+0x1ea>
 801f39a:	6863      	ldr	r3, [r4, #4]
 801f39c:	2b00      	cmp	r3, #0
 801f39e:	dd0d      	ble.n	801f3bc <__ssvfiscanf_r+0x1a8>
 801f3a0:	6823      	ldr	r3, [r4, #0]
 801f3a2:	781a      	ldrb	r2, [r3, #0]
 801f3a4:	454a      	cmp	r2, r9
 801f3a6:	f040 80a6 	bne.w	801f4f6 <__ssvfiscanf_r+0x2e2>
 801f3aa:	3301      	adds	r3, #1
 801f3ac:	6862      	ldr	r2, [r4, #4]
 801f3ae:	6023      	str	r3, [r4, #0]
 801f3b0:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801f3b2:	3a01      	subs	r2, #1
 801f3b4:	3301      	adds	r3, #1
 801f3b6:	6062      	str	r2, [r4, #4]
 801f3b8:	9345      	str	r3, [sp, #276]	@ 0x114
 801f3ba:	e753      	b.n	801f264 <__ssvfiscanf_r+0x50>
 801f3bc:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801f3be:	4621      	mov	r1, r4
 801f3c0:	4630      	mov	r0, r6
 801f3c2:	4798      	blx	r3
 801f3c4:	2800      	cmp	r0, #0
 801f3c6:	d0eb      	beq.n	801f3a0 <__ssvfiscanf_r+0x18c>
 801f3c8:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801f3ca:	2800      	cmp	r0, #0
 801f3cc:	f040 808b 	bne.w	801f4e6 <__ssvfiscanf_r+0x2d2>
 801f3d0:	f04f 30ff 	mov.w	r0, #4294967295
 801f3d4:	e08b      	b.n	801f4ee <__ssvfiscanf_r+0x2da>
 801f3d6:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801f3d8:	f042 0220 	orr.w	r2, r2, #32
 801f3dc:	9241      	str	r2, [sp, #260]	@ 0x104
 801f3de:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801f3e0:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801f3e4:	9241      	str	r2, [sp, #260]	@ 0x104
 801f3e6:	2210      	movs	r2, #16
 801f3e8:	2b6e      	cmp	r3, #110	@ 0x6e
 801f3ea:	9242      	str	r2, [sp, #264]	@ 0x108
 801f3ec:	d902      	bls.n	801f3f4 <__ssvfiscanf_r+0x1e0>
 801f3ee:	e005      	b.n	801f3fc <__ssvfiscanf_r+0x1e8>
 801f3f0:	2300      	movs	r3, #0
 801f3f2:	9342      	str	r3, [sp, #264]	@ 0x108
 801f3f4:	2303      	movs	r3, #3
 801f3f6:	e002      	b.n	801f3fe <__ssvfiscanf_r+0x1ea>
 801f3f8:	2308      	movs	r3, #8
 801f3fa:	9342      	str	r3, [sp, #264]	@ 0x108
 801f3fc:	2304      	movs	r3, #4
 801f3fe:	9347      	str	r3, [sp, #284]	@ 0x11c
 801f400:	6863      	ldr	r3, [r4, #4]
 801f402:	2b00      	cmp	r3, #0
 801f404:	dd39      	ble.n	801f47a <__ssvfiscanf_r+0x266>
 801f406:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801f408:	0659      	lsls	r1, r3, #25
 801f40a:	d404      	bmi.n	801f416 <__ssvfiscanf_r+0x202>
 801f40c:	6823      	ldr	r3, [r4, #0]
 801f40e:	781a      	ldrb	r2, [r3, #0]
 801f410:	5cba      	ldrb	r2, [r7, r2]
 801f412:	0712      	lsls	r2, r2, #28
 801f414:	d438      	bmi.n	801f488 <__ssvfiscanf_r+0x274>
 801f416:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 801f418:	2b02      	cmp	r3, #2
 801f41a:	dc47      	bgt.n	801f4ac <__ssvfiscanf_r+0x298>
 801f41c:	466b      	mov	r3, sp
 801f41e:	4622      	mov	r2, r4
 801f420:	a941      	add	r1, sp, #260	@ 0x104
 801f422:	4630      	mov	r0, r6
 801f424:	f000 fb3a 	bl	801fa9c <_scanf_chars>
 801f428:	2801      	cmp	r0, #1
 801f42a:	d064      	beq.n	801f4f6 <__ssvfiscanf_r+0x2e2>
 801f42c:	2802      	cmp	r0, #2
 801f42e:	f47f af19 	bne.w	801f264 <__ssvfiscanf_r+0x50>
 801f432:	e7c9      	b.n	801f3c8 <__ssvfiscanf_r+0x1b4>
 801f434:	220a      	movs	r2, #10
 801f436:	e7d7      	b.n	801f3e8 <__ssvfiscanf_r+0x1d4>
 801f438:	4629      	mov	r1, r5
 801f43a:	4640      	mov	r0, r8
 801f43c:	f000 fd9c 	bl	801ff78 <__sccl>
 801f440:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801f442:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f446:	9341      	str	r3, [sp, #260]	@ 0x104
 801f448:	4605      	mov	r5, r0
 801f44a:	2301      	movs	r3, #1
 801f44c:	e7d7      	b.n	801f3fe <__ssvfiscanf_r+0x1ea>
 801f44e:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801f450:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801f454:	9341      	str	r3, [sp, #260]	@ 0x104
 801f456:	2300      	movs	r3, #0
 801f458:	e7d1      	b.n	801f3fe <__ssvfiscanf_r+0x1ea>
 801f45a:	2302      	movs	r3, #2
 801f45c:	e7cf      	b.n	801f3fe <__ssvfiscanf_r+0x1ea>
 801f45e:	9841      	ldr	r0, [sp, #260]	@ 0x104
 801f460:	06c3      	lsls	r3, r0, #27
 801f462:	f53f aeff 	bmi.w	801f264 <__ssvfiscanf_r+0x50>
 801f466:	9b00      	ldr	r3, [sp, #0]
 801f468:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801f46a:	1d19      	adds	r1, r3, #4
 801f46c:	9100      	str	r1, [sp, #0]
 801f46e:	681b      	ldr	r3, [r3, #0]
 801f470:	07c0      	lsls	r0, r0, #31
 801f472:	bf4c      	ite	mi
 801f474:	801a      	strhmi	r2, [r3, #0]
 801f476:	601a      	strpl	r2, [r3, #0]
 801f478:	e6f4      	b.n	801f264 <__ssvfiscanf_r+0x50>
 801f47a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801f47c:	4621      	mov	r1, r4
 801f47e:	4630      	mov	r0, r6
 801f480:	4798      	blx	r3
 801f482:	2800      	cmp	r0, #0
 801f484:	d0bf      	beq.n	801f406 <__ssvfiscanf_r+0x1f2>
 801f486:	e79f      	b.n	801f3c8 <__ssvfiscanf_r+0x1b4>
 801f488:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801f48a:	3201      	adds	r2, #1
 801f48c:	9245      	str	r2, [sp, #276]	@ 0x114
 801f48e:	6862      	ldr	r2, [r4, #4]
 801f490:	3a01      	subs	r2, #1
 801f492:	2a00      	cmp	r2, #0
 801f494:	6062      	str	r2, [r4, #4]
 801f496:	dd02      	ble.n	801f49e <__ssvfiscanf_r+0x28a>
 801f498:	3301      	adds	r3, #1
 801f49a:	6023      	str	r3, [r4, #0]
 801f49c:	e7b6      	b.n	801f40c <__ssvfiscanf_r+0x1f8>
 801f49e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801f4a0:	4621      	mov	r1, r4
 801f4a2:	4630      	mov	r0, r6
 801f4a4:	4798      	blx	r3
 801f4a6:	2800      	cmp	r0, #0
 801f4a8:	d0b0      	beq.n	801f40c <__ssvfiscanf_r+0x1f8>
 801f4aa:	e78d      	b.n	801f3c8 <__ssvfiscanf_r+0x1b4>
 801f4ac:	2b04      	cmp	r3, #4
 801f4ae:	dc0f      	bgt.n	801f4d0 <__ssvfiscanf_r+0x2bc>
 801f4b0:	466b      	mov	r3, sp
 801f4b2:	4622      	mov	r2, r4
 801f4b4:	a941      	add	r1, sp, #260	@ 0x104
 801f4b6:	4630      	mov	r0, r6
 801f4b8:	f000 fb4a 	bl	801fb50 <_scanf_i>
 801f4bc:	e7b4      	b.n	801f428 <__ssvfiscanf_r+0x214>
 801f4be:	bf00      	nop
 801f4c0:	0801f161 	.word	0x0801f161
 801f4c4:	0801f1db 	.word	0x0801f1db
 801f4c8:	08030722 	.word	0x08030722
 801f4cc:	080306d9 	.word	0x080306d9
 801f4d0:	4b0a      	ldr	r3, [pc, #40]	@ (801f4fc <__ssvfiscanf_r+0x2e8>)
 801f4d2:	2b00      	cmp	r3, #0
 801f4d4:	f43f aec6 	beq.w	801f264 <__ssvfiscanf_r+0x50>
 801f4d8:	466b      	mov	r3, sp
 801f4da:	4622      	mov	r2, r4
 801f4dc:	a941      	add	r1, sp, #260	@ 0x104
 801f4de:	4630      	mov	r0, r6
 801f4e0:	f3af 8000 	nop.w
 801f4e4:	e7a0      	b.n	801f428 <__ssvfiscanf_r+0x214>
 801f4e6:	89a3      	ldrh	r3, [r4, #12]
 801f4e8:	065b      	lsls	r3, r3, #25
 801f4ea:	f53f af71 	bmi.w	801f3d0 <__ssvfiscanf_r+0x1bc>
 801f4ee:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801f4f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f4f6:	9844      	ldr	r0, [sp, #272]	@ 0x110
 801f4f8:	e7f9      	b.n	801f4ee <__ssvfiscanf_r+0x2da>
 801f4fa:	bf00      	nop
 801f4fc:	00000000 	.word	0x00000000

0801f500 <__sfputc_r>:
 801f500:	6893      	ldr	r3, [r2, #8]
 801f502:	3b01      	subs	r3, #1
 801f504:	2b00      	cmp	r3, #0
 801f506:	b410      	push	{r4}
 801f508:	6093      	str	r3, [r2, #8]
 801f50a:	da08      	bge.n	801f51e <__sfputc_r+0x1e>
 801f50c:	6994      	ldr	r4, [r2, #24]
 801f50e:	42a3      	cmp	r3, r4
 801f510:	db01      	blt.n	801f516 <__sfputc_r+0x16>
 801f512:	290a      	cmp	r1, #10
 801f514:	d103      	bne.n	801f51e <__sfputc_r+0x1e>
 801f516:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f51a:	f7ff ba21 	b.w	801e960 <__swbuf_r>
 801f51e:	6813      	ldr	r3, [r2, #0]
 801f520:	1c58      	adds	r0, r3, #1
 801f522:	6010      	str	r0, [r2, #0]
 801f524:	7019      	strb	r1, [r3, #0]
 801f526:	4608      	mov	r0, r1
 801f528:	f85d 4b04 	ldr.w	r4, [sp], #4
 801f52c:	4770      	bx	lr

0801f52e <__sfputs_r>:
 801f52e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801f530:	4606      	mov	r6, r0
 801f532:	460f      	mov	r7, r1
 801f534:	4614      	mov	r4, r2
 801f536:	18d5      	adds	r5, r2, r3
 801f538:	42ac      	cmp	r4, r5
 801f53a:	d101      	bne.n	801f540 <__sfputs_r+0x12>
 801f53c:	2000      	movs	r0, #0
 801f53e:	e007      	b.n	801f550 <__sfputs_r+0x22>
 801f540:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f544:	463a      	mov	r2, r7
 801f546:	4630      	mov	r0, r6
 801f548:	f7ff ffda 	bl	801f500 <__sfputc_r>
 801f54c:	1c43      	adds	r3, r0, #1
 801f54e:	d1f3      	bne.n	801f538 <__sfputs_r+0xa>
 801f550:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801f554 <_vfiprintf_r>:
 801f554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801f558:	460d      	mov	r5, r1
 801f55a:	b09d      	sub	sp, #116	@ 0x74
 801f55c:	4614      	mov	r4, r2
 801f55e:	4698      	mov	r8, r3
 801f560:	4606      	mov	r6, r0
 801f562:	b118      	cbz	r0, 801f56c <_vfiprintf_r+0x18>
 801f564:	6a03      	ldr	r3, [r0, #32]
 801f566:	b90b      	cbnz	r3, 801f56c <_vfiprintf_r+0x18>
 801f568:	f7ff f880 	bl	801e66c <__sinit>
 801f56c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f56e:	07d9      	lsls	r1, r3, #31
 801f570:	d405      	bmi.n	801f57e <_vfiprintf_r+0x2a>
 801f572:	89ab      	ldrh	r3, [r5, #12]
 801f574:	059a      	lsls	r2, r3, #22
 801f576:	d402      	bmi.n	801f57e <_vfiprintf_r+0x2a>
 801f578:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f57a:	f7ff fb6a 	bl	801ec52 <__retarget_lock_acquire_recursive>
 801f57e:	89ab      	ldrh	r3, [r5, #12]
 801f580:	071b      	lsls	r3, r3, #28
 801f582:	d501      	bpl.n	801f588 <_vfiprintf_r+0x34>
 801f584:	692b      	ldr	r3, [r5, #16]
 801f586:	b99b      	cbnz	r3, 801f5b0 <_vfiprintf_r+0x5c>
 801f588:	4629      	mov	r1, r5
 801f58a:	4630      	mov	r0, r6
 801f58c:	f7ff fa26 	bl	801e9dc <__swsetup_r>
 801f590:	b170      	cbz	r0, 801f5b0 <_vfiprintf_r+0x5c>
 801f592:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f594:	07dc      	lsls	r4, r3, #31
 801f596:	d504      	bpl.n	801f5a2 <_vfiprintf_r+0x4e>
 801f598:	f04f 30ff 	mov.w	r0, #4294967295
 801f59c:	b01d      	add	sp, #116	@ 0x74
 801f59e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801f5a2:	89ab      	ldrh	r3, [r5, #12]
 801f5a4:	0598      	lsls	r0, r3, #22
 801f5a6:	d4f7      	bmi.n	801f598 <_vfiprintf_r+0x44>
 801f5a8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f5aa:	f7ff fb53 	bl	801ec54 <__retarget_lock_release_recursive>
 801f5ae:	e7f3      	b.n	801f598 <_vfiprintf_r+0x44>
 801f5b0:	2300      	movs	r3, #0
 801f5b2:	9309      	str	r3, [sp, #36]	@ 0x24
 801f5b4:	2320      	movs	r3, #32
 801f5b6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801f5ba:	f8cd 800c 	str.w	r8, [sp, #12]
 801f5be:	2330      	movs	r3, #48	@ 0x30
 801f5c0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801f770 <_vfiprintf_r+0x21c>
 801f5c4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801f5c8:	f04f 0901 	mov.w	r9, #1
 801f5cc:	4623      	mov	r3, r4
 801f5ce:	469a      	mov	sl, r3
 801f5d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 801f5d4:	b10a      	cbz	r2, 801f5da <_vfiprintf_r+0x86>
 801f5d6:	2a25      	cmp	r2, #37	@ 0x25
 801f5d8:	d1f9      	bne.n	801f5ce <_vfiprintf_r+0x7a>
 801f5da:	ebba 0b04 	subs.w	fp, sl, r4
 801f5de:	d00b      	beq.n	801f5f8 <_vfiprintf_r+0xa4>
 801f5e0:	465b      	mov	r3, fp
 801f5e2:	4622      	mov	r2, r4
 801f5e4:	4629      	mov	r1, r5
 801f5e6:	4630      	mov	r0, r6
 801f5e8:	f7ff ffa1 	bl	801f52e <__sfputs_r>
 801f5ec:	3001      	adds	r0, #1
 801f5ee:	f000 80a7 	beq.w	801f740 <_vfiprintf_r+0x1ec>
 801f5f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801f5f4:	445a      	add	r2, fp
 801f5f6:	9209      	str	r2, [sp, #36]	@ 0x24
 801f5f8:	f89a 3000 	ldrb.w	r3, [sl]
 801f5fc:	2b00      	cmp	r3, #0
 801f5fe:	f000 809f 	beq.w	801f740 <_vfiprintf_r+0x1ec>
 801f602:	2300      	movs	r3, #0
 801f604:	f04f 32ff 	mov.w	r2, #4294967295
 801f608:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801f60c:	f10a 0a01 	add.w	sl, sl, #1
 801f610:	9304      	str	r3, [sp, #16]
 801f612:	9307      	str	r3, [sp, #28]
 801f614:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801f618:	931a      	str	r3, [sp, #104]	@ 0x68
 801f61a:	4654      	mov	r4, sl
 801f61c:	2205      	movs	r2, #5
 801f61e:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f622:	4853      	ldr	r0, [pc, #332]	@ (801f770 <_vfiprintf_r+0x21c>)
 801f624:	f7e0 fe74 	bl	8000310 <memchr>
 801f628:	9a04      	ldr	r2, [sp, #16]
 801f62a:	b9d8      	cbnz	r0, 801f664 <_vfiprintf_r+0x110>
 801f62c:	06d1      	lsls	r1, r2, #27
 801f62e:	bf44      	itt	mi
 801f630:	2320      	movmi	r3, #32
 801f632:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f636:	0713      	lsls	r3, r2, #28
 801f638:	bf44      	itt	mi
 801f63a:	232b      	movmi	r3, #43	@ 0x2b
 801f63c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801f640:	f89a 3000 	ldrb.w	r3, [sl]
 801f644:	2b2a      	cmp	r3, #42	@ 0x2a
 801f646:	d015      	beq.n	801f674 <_vfiprintf_r+0x120>
 801f648:	9a07      	ldr	r2, [sp, #28]
 801f64a:	4654      	mov	r4, sl
 801f64c:	2000      	movs	r0, #0
 801f64e:	f04f 0c0a 	mov.w	ip, #10
 801f652:	4621      	mov	r1, r4
 801f654:	f811 3b01 	ldrb.w	r3, [r1], #1
 801f658:	3b30      	subs	r3, #48	@ 0x30
 801f65a:	2b09      	cmp	r3, #9
 801f65c:	d94b      	bls.n	801f6f6 <_vfiprintf_r+0x1a2>
 801f65e:	b1b0      	cbz	r0, 801f68e <_vfiprintf_r+0x13a>
 801f660:	9207      	str	r2, [sp, #28]
 801f662:	e014      	b.n	801f68e <_vfiprintf_r+0x13a>
 801f664:	eba0 0308 	sub.w	r3, r0, r8
 801f668:	fa09 f303 	lsl.w	r3, r9, r3
 801f66c:	4313      	orrs	r3, r2
 801f66e:	9304      	str	r3, [sp, #16]
 801f670:	46a2      	mov	sl, r4
 801f672:	e7d2      	b.n	801f61a <_vfiprintf_r+0xc6>
 801f674:	9b03      	ldr	r3, [sp, #12]
 801f676:	1d19      	adds	r1, r3, #4
 801f678:	681b      	ldr	r3, [r3, #0]
 801f67a:	9103      	str	r1, [sp, #12]
 801f67c:	2b00      	cmp	r3, #0
 801f67e:	bfbb      	ittet	lt
 801f680:	425b      	neglt	r3, r3
 801f682:	f042 0202 	orrlt.w	r2, r2, #2
 801f686:	9307      	strge	r3, [sp, #28]
 801f688:	9307      	strlt	r3, [sp, #28]
 801f68a:	bfb8      	it	lt
 801f68c:	9204      	strlt	r2, [sp, #16]
 801f68e:	7823      	ldrb	r3, [r4, #0]
 801f690:	2b2e      	cmp	r3, #46	@ 0x2e
 801f692:	d10a      	bne.n	801f6aa <_vfiprintf_r+0x156>
 801f694:	7863      	ldrb	r3, [r4, #1]
 801f696:	2b2a      	cmp	r3, #42	@ 0x2a
 801f698:	d132      	bne.n	801f700 <_vfiprintf_r+0x1ac>
 801f69a:	9b03      	ldr	r3, [sp, #12]
 801f69c:	1d1a      	adds	r2, r3, #4
 801f69e:	681b      	ldr	r3, [r3, #0]
 801f6a0:	9203      	str	r2, [sp, #12]
 801f6a2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801f6a6:	3402      	adds	r4, #2
 801f6a8:	9305      	str	r3, [sp, #20]
 801f6aa:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801f780 <_vfiprintf_r+0x22c>
 801f6ae:	7821      	ldrb	r1, [r4, #0]
 801f6b0:	2203      	movs	r2, #3
 801f6b2:	4650      	mov	r0, sl
 801f6b4:	f7e0 fe2c 	bl	8000310 <memchr>
 801f6b8:	b138      	cbz	r0, 801f6ca <_vfiprintf_r+0x176>
 801f6ba:	9b04      	ldr	r3, [sp, #16]
 801f6bc:	eba0 000a 	sub.w	r0, r0, sl
 801f6c0:	2240      	movs	r2, #64	@ 0x40
 801f6c2:	4082      	lsls	r2, r0
 801f6c4:	4313      	orrs	r3, r2
 801f6c6:	3401      	adds	r4, #1
 801f6c8:	9304      	str	r3, [sp, #16]
 801f6ca:	f814 1b01 	ldrb.w	r1, [r4], #1
 801f6ce:	4829      	ldr	r0, [pc, #164]	@ (801f774 <_vfiprintf_r+0x220>)
 801f6d0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801f6d4:	2206      	movs	r2, #6
 801f6d6:	f7e0 fe1b 	bl	8000310 <memchr>
 801f6da:	2800      	cmp	r0, #0
 801f6dc:	d03f      	beq.n	801f75e <_vfiprintf_r+0x20a>
 801f6de:	4b26      	ldr	r3, [pc, #152]	@ (801f778 <_vfiprintf_r+0x224>)
 801f6e0:	bb1b      	cbnz	r3, 801f72a <_vfiprintf_r+0x1d6>
 801f6e2:	9b03      	ldr	r3, [sp, #12]
 801f6e4:	3307      	adds	r3, #7
 801f6e6:	f023 0307 	bic.w	r3, r3, #7
 801f6ea:	3308      	adds	r3, #8
 801f6ec:	9303      	str	r3, [sp, #12]
 801f6ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801f6f0:	443b      	add	r3, r7
 801f6f2:	9309      	str	r3, [sp, #36]	@ 0x24
 801f6f4:	e76a      	b.n	801f5cc <_vfiprintf_r+0x78>
 801f6f6:	fb0c 3202 	mla	r2, ip, r2, r3
 801f6fa:	460c      	mov	r4, r1
 801f6fc:	2001      	movs	r0, #1
 801f6fe:	e7a8      	b.n	801f652 <_vfiprintf_r+0xfe>
 801f700:	2300      	movs	r3, #0
 801f702:	3401      	adds	r4, #1
 801f704:	9305      	str	r3, [sp, #20]
 801f706:	4619      	mov	r1, r3
 801f708:	f04f 0c0a 	mov.w	ip, #10
 801f70c:	4620      	mov	r0, r4
 801f70e:	f810 2b01 	ldrb.w	r2, [r0], #1
 801f712:	3a30      	subs	r2, #48	@ 0x30
 801f714:	2a09      	cmp	r2, #9
 801f716:	d903      	bls.n	801f720 <_vfiprintf_r+0x1cc>
 801f718:	2b00      	cmp	r3, #0
 801f71a:	d0c6      	beq.n	801f6aa <_vfiprintf_r+0x156>
 801f71c:	9105      	str	r1, [sp, #20]
 801f71e:	e7c4      	b.n	801f6aa <_vfiprintf_r+0x156>
 801f720:	fb0c 2101 	mla	r1, ip, r1, r2
 801f724:	4604      	mov	r4, r0
 801f726:	2301      	movs	r3, #1
 801f728:	e7f0      	b.n	801f70c <_vfiprintf_r+0x1b8>
 801f72a:	ab03      	add	r3, sp, #12
 801f72c:	9300      	str	r3, [sp, #0]
 801f72e:	462a      	mov	r2, r5
 801f730:	4b12      	ldr	r3, [pc, #72]	@ (801f77c <_vfiprintf_r+0x228>)
 801f732:	a904      	add	r1, sp, #16
 801f734:	4630      	mov	r0, r6
 801f736:	f3af 8000 	nop.w
 801f73a:	4607      	mov	r7, r0
 801f73c:	1c78      	adds	r0, r7, #1
 801f73e:	d1d6      	bne.n	801f6ee <_vfiprintf_r+0x19a>
 801f740:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801f742:	07d9      	lsls	r1, r3, #31
 801f744:	d405      	bmi.n	801f752 <_vfiprintf_r+0x1fe>
 801f746:	89ab      	ldrh	r3, [r5, #12]
 801f748:	059a      	lsls	r2, r3, #22
 801f74a:	d402      	bmi.n	801f752 <_vfiprintf_r+0x1fe>
 801f74c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801f74e:	f7ff fa81 	bl	801ec54 <__retarget_lock_release_recursive>
 801f752:	89ab      	ldrh	r3, [r5, #12]
 801f754:	065b      	lsls	r3, r3, #25
 801f756:	f53f af1f 	bmi.w	801f598 <_vfiprintf_r+0x44>
 801f75a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801f75c:	e71e      	b.n	801f59c <_vfiprintf_r+0x48>
 801f75e:	ab03      	add	r3, sp, #12
 801f760:	9300      	str	r3, [sp, #0]
 801f762:	462a      	mov	r2, r5
 801f764:	4b05      	ldr	r3, [pc, #20]	@ (801f77c <_vfiprintf_r+0x228>)
 801f766:	a904      	add	r1, sp, #16
 801f768:	4630      	mov	r0, r6
 801f76a:	f000 f879 	bl	801f860 <_printf_i>
 801f76e:	e7e4      	b.n	801f73a <_vfiprintf_r+0x1e6>
 801f770:	080306d3 	.word	0x080306d3
 801f774:	080306dd 	.word	0x080306dd
 801f778:	00000000 	.word	0x00000000
 801f77c:	0801f52f 	.word	0x0801f52f
 801f780:	080306d9 	.word	0x080306d9

0801f784 <_printf_common>:
 801f784:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801f788:	4616      	mov	r6, r2
 801f78a:	4698      	mov	r8, r3
 801f78c:	688a      	ldr	r2, [r1, #8]
 801f78e:	690b      	ldr	r3, [r1, #16]
 801f790:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801f794:	4293      	cmp	r3, r2
 801f796:	bfb8      	it	lt
 801f798:	4613      	movlt	r3, r2
 801f79a:	6033      	str	r3, [r6, #0]
 801f79c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801f7a0:	4607      	mov	r7, r0
 801f7a2:	460c      	mov	r4, r1
 801f7a4:	b10a      	cbz	r2, 801f7aa <_printf_common+0x26>
 801f7a6:	3301      	adds	r3, #1
 801f7a8:	6033      	str	r3, [r6, #0]
 801f7aa:	6823      	ldr	r3, [r4, #0]
 801f7ac:	0699      	lsls	r1, r3, #26
 801f7ae:	bf42      	ittt	mi
 801f7b0:	6833      	ldrmi	r3, [r6, #0]
 801f7b2:	3302      	addmi	r3, #2
 801f7b4:	6033      	strmi	r3, [r6, #0]
 801f7b6:	6825      	ldr	r5, [r4, #0]
 801f7b8:	f015 0506 	ands.w	r5, r5, #6
 801f7bc:	d106      	bne.n	801f7cc <_printf_common+0x48>
 801f7be:	f104 0a19 	add.w	sl, r4, #25
 801f7c2:	68e3      	ldr	r3, [r4, #12]
 801f7c4:	6832      	ldr	r2, [r6, #0]
 801f7c6:	1a9b      	subs	r3, r3, r2
 801f7c8:	42ab      	cmp	r3, r5
 801f7ca:	dc26      	bgt.n	801f81a <_printf_common+0x96>
 801f7cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 801f7d0:	6822      	ldr	r2, [r4, #0]
 801f7d2:	3b00      	subs	r3, #0
 801f7d4:	bf18      	it	ne
 801f7d6:	2301      	movne	r3, #1
 801f7d8:	0692      	lsls	r2, r2, #26
 801f7da:	d42b      	bmi.n	801f834 <_printf_common+0xb0>
 801f7dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 801f7e0:	4641      	mov	r1, r8
 801f7e2:	4638      	mov	r0, r7
 801f7e4:	47c8      	blx	r9
 801f7e6:	3001      	adds	r0, #1
 801f7e8:	d01e      	beq.n	801f828 <_printf_common+0xa4>
 801f7ea:	6823      	ldr	r3, [r4, #0]
 801f7ec:	6922      	ldr	r2, [r4, #16]
 801f7ee:	f003 0306 	and.w	r3, r3, #6
 801f7f2:	2b04      	cmp	r3, #4
 801f7f4:	bf02      	ittt	eq
 801f7f6:	68e5      	ldreq	r5, [r4, #12]
 801f7f8:	6833      	ldreq	r3, [r6, #0]
 801f7fa:	1aed      	subeq	r5, r5, r3
 801f7fc:	68a3      	ldr	r3, [r4, #8]
 801f7fe:	bf0c      	ite	eq
 801f800:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801f804:	2500      	movne	r5, #0
 801f806:	4293      	cmp	r3, r2
 801f808:	bfc4      	itt	gt
 801f80a:	1a9b      	subgt	r3, r3, r2
 801f80c:	18ed      	addgt	r5, r5, r3
 801f80e:	2600      	movs	r6, #0
 801f810:	341a      	adds	r4, #26
 801f812:	42b5      	cmp	r5, r6
 801f814:	d11a      	bne.n	801f84c <_printf_common+0xc8>
 801f816:	2000      	movs	r0, #0
 801f818:	e008      	b.n	801f82c <_printf_common+0xa8>
 801f81a:	2301      	movs	r3, #1
 801f81c:	4652      	mov	r2, sl
 801f81e:	4641      	mov	r1, r8
 801f820:	4638      	mov	r0, r7
 801f822:	47c8      	blx	r9
 801f824:	3001      	adds	r0, #1
 801f826:	d103      	bne.n	801f830 <_printf_common+0xac>
 801f828:	f04f 30ff 	mov.w	r0, #4294967295
 801f82c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f830:	3501      	adds	r5, #1
 801f832:	e7c6      	b.n	801f7c2 <_printf_common+0x3e>
 801f834:	18e1      	adds	r1, r4, r3
 801f836:	1c5a      	adds	r2, r3, #1
 801f838:	2030      	movs	r0, #48	@ 0x30
 801f83a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801f83e:	4422      	add	r2, r4
 801f840:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801f844:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 801f848:	3302      	adds	r3, #2
 801f84a:	e7c7      	b.n	801f7dc <_printf_common+0x58>
 801f84c:	2301      	movs	r3, #1
 801f84e:	4622      	mov	r2, r4
 801f850:	4641      	mov	r1, r8
 801f852:	4638      	mov	r0, r7
 801f854:	47c8      	blx	r9
 801f856:	3001      	adds	r0, #1
 801f858:	d0e6      	beq.n	801f828 <_printf_common+0xa4>
 801f85a:	3601      	adds	r6, #1
 801f85c:	e7d9      	b.n	801f812 <_printf_common+0x8e>
	...

0801f860 <_printf_i>:
 801f860:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801f864:	7e0f      	ldrb	r7, [r1, #24]
 801f866:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 801f868:	2f78      	cmp	r7, #120	@ 0x78
 801f86a:	4691      	mov	r9, r2
 801f86c:	4680      	mov	r8, r0
 801f86e:	460c      	mov	r4, r1
 801f870:	469a      	mov	sl, r3
 801f872:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801f876:	d807      	bhi.n	801f888 <_printf_i+0x28>
 801f878:	2f62      	cmp	r7, #98	@ 0x62
 801f87a:	d80a      	bhi.n	801f892 <_printf_i+0x32>
 801f87c:	2f00      	cmp	r7, #0
 801f87e:	f000 80d1 	beq.w	801fa24 <_printf_i+0x1c4>
 801f882:	2f58      	cmp	r7, #88	@ 0x58
 801f884:	f000 80b8 	beq.w	801f9f8 <_printf_i+0x198>
 801f888:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801f88c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801f890:	e03a      	b.n	801f908 <_printf_i+0xa8>
 801f892:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801f896:	2b15      	cmp	r3, #21
 801f898:	d8f6      	bhi.n	801f888 <_printf_i+0x28>
 801f89a:	a101      	add	r1, pc, #4	@ (adr r1, 801f8a0 <_printf_i+0x40>)
 801f89c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801f8a0:	0801f8f9 	.word	0x0801f8f9
 801f8a4:	0801f90d 	.word	0x0801f90d
 801f8a8:	0801f889 	.word	0x0801f889
 801f8ac:	0801f889 	.word	0x0801f889
 801f8b0:	0801f889 	.word	0x0801f889
 801f8b4:	0801f889 	.word	0x0801f889
 801f8b8:	0801f90d 	.word	0x0801f90d
 801f8bc:	0801f889 	.word	0x0801f889
 801f8c0:	0801f889 	.word	0x0801f889
 801f8c4:	0801f889 	.word	0x0801f889
 801f8c8:	0801f889 	.word	0x0801f889
 801f8cc:	0801fa0b 	.word	0x0801fa0b
 801f8d0:	0801f937 	.word	0x0801f937
 801f8d4:	0801f9c5 	.word	0x0801f9c5
 801f8d8:	0801f889 	.word	0x0801f889
 801f8dc:	0801f889 	.word	0x0801f889
 801f8e0:	0801fa2d 	.word	0x0801fa2d
 801f8e4:	0801f889 	.word	0x0801f889
 801f8e8:	0801f937 	.word	0x0801f937
 801f8ec:	0801f889 	.word	0x0801f889
 801f8f0:	0801f889 	.word	0x0801f889
 801f8f4:	0801f9cd 	.word	0x0801f9cd
 801f8f8:	6833      	ldr	r3, [r6, #0]
 801f8fa:	1d1a      	adds	r2, r3, #4
 801f8fc:	681b      	ldr	r3, [r3, #0]
 801f8fe:	6032      	str	r2, [r6, #0]
 801f900:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801f904:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 801f908:	2301      	movs	r3, #1
 801f90a:	e09c      	b.n	801fa46 <_printf_i+0x1e6>
 801f90c:	6833      	ldr	r3, [r6, #0]
 801f90e:	6820      	ldr	r0, [r4, #0]
 801f910:	1d19      	adds	r1, r3, #4
 801f912:	6031      	str	r1, [r6, #0]
 801f914:	0606      	lsls	r6, r0, #24
 801f916:	d501      	bpl.n	801f91c <_printf_i+0xbc>
 801f918:	681d      	ldr	r5, [r3, #0]
 801f91a:	e003      	b.n	801f924 <_printf_i+0xc4>
 801f91c:	0645      	lsls	r5, r0, #25
 801f91e:	d5fb      	bpl.n	801f918 <_printf_i+0xb8>
 801f920:	f9b3 5000 	ldrsh.w	r5, [r3]
 801f924:	2d00      	cmp	r5, #0
 801f926:	da03      	bge.n	801f930 <_printf_i+0xd0>
 801f928:	232d      	movs	r3, #45	@ 0x2d
 801f92a:	426d      	negs	r5, r5
 801f92c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801f930:	4858      	ldr	r0, [pc, #352]	@ (801fa94 <_printf_i+0x234>)
 801f932:	230a      	movs	r3, #10
 801f934:	e011      	b.n	801f95a <_printf_i+0xfa>
 801f936:	6821      	ldr	r1, [r4, #0]
 801f938:	6833      	ldr	r3, [r6, #0]
 801f93a:	0608      	lsls	r0, r1, #24
 801f93c:	f853 5b04 	ldr.w	r5, [r3], #4
 801f940:	d402      	bmi.n	801f948 <_printf_i+0xe8>
 801f942:	0649      	lsls	r1, r1, #25
 801f944:	bf48      	it	mi
 801f946:	b2ad      	uxthmi	r5, r5
 801f948:	2f6f      	cmp	r7, #111	@ 0x6f
 801f94a:	4852      	ldr	r0, [pc, #328]	@ (801fa94 <_printf_i+0x234>)
 801f94c:	6033      	str	r3, [r6, #0]
 801f94e:	bf14      	ite	ne
 801f950:	230a      	movne	r3, #10
 801f952:	2308      	moveq	r3, #8
 801f954:	2100      	movs	r1, #0
 801f956:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801f95a:	6866      	ldr	r6, [r4, #4]
 801f95c:	60a6      	str	r6, [r4, #8]
 801f95e:	2e00      	cmp	r6, #0
 801f960:	db05      	blt.n	801f96e <_printf_i+0x10e>
 801f962:	6821      	ldr	r1, [r4, #0]
 801f964:	432e      	orrs	r6, r5
 801f966:	f021 0104 	bic.w	r1, r1, #4
 801f96a:	6021      	str	r1, [r4, #0]
 801f96c:	d04b      	beq.n	801fa06 <_printf_i+0x1a6>
 801f96e:	4616      	mov	r6, r2
 801f970:	fbb5 f1f3 	udiv	r1, r5, r3
 801f974:	fb03 5711 	mls	r7, r3, r1, r5
 801f978:	5dc7      	ldrb	r7, [r0, r7]
 801f97a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801f97e:	462f      	mov	r7, r5
 801f980:	42bb      	cmp	r3, r7
 801f982:	460d      	mov	r5, r1
 801f984:	d9f4      	bls.n	801f970 <_printf_i+0x110>
 801f986:	2b08      	cmp	r3, #8
 801f988:	d10b      	bne.n	801f9a2 <_printf_i+0x142>
 801f98a:	6823      	ldr	r3, [r4, #0]
 801f98c:	07df      	lsls	r7, r3, #31
 801f98e:	d508      	bpl.n	801f9a2 <_printf_i+0x142>
 801f990:	6923      	ldr	r3, [r4, #16]
 801f992:	6861      	ldr	r1, [r4, #4]
 801f994:	4299      	cmp	r1, r3
 801f996:	bfde      	ittt	le
 801f998:	2330      	movle	r3, #48	@ 0x30
 801f99a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801f99e:	f106 36ff 	addle.w	r6, r6, #4294967295
 801f9a2:	1b92      	subs	r2, r2, r6
 801f9a4:	6122      	str	r2, [r4, #16]
 801f9a6:	f8cd a000 	str.w	sl, [sp]
 801f9aa:	464b      	mov	r3, r9
 801f9ac:	aa03      	add	r2, sp, #12
 801f9ae:	4621      	mov	r1, r4
 801f9b0:	4640      	mov	r0, r8
 801f9b2:	f7ff fee7 	bl	801f784 <_printf_common>
 801f9b6:	3001      	adds	r0, #1
 801f9b8:	d14a      	bne.n	801fa50 <_printf_i+0x1f0>
 801f9ba:	f04f 30ff 	mov.w	r0, #4294967295
 801f9be:	b004      	add	sp, #16
 801f9c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801f9c4:	6823      	ldr	r3, [r4, #0]
 801f9c6:	f043 0320 	orr.w	r3, r3, #32
 801f9ca:	6023      	str	r3, [r4, #0]
 801f9cc:	4832      	ldr	r0, [pc, #200]	@ (801fa98 <_printf_i+0x238>)
 801f9ce:	2778      	movs	r7, #120	@ 0x78
 801f9d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 801f9d4:	6823      	ldr	r3, [r4, #0]
 801f9d6:	6831      	ldr	r1, [r6, #0]
 801f9d8:	061f      	lsls	r7, r3, #24
 801f9da:	f851 5b04 	ldr.w	r5, [r1], #4
 801f9de:	d402      	bmi.n	801f9e6 <_printf_i+0x186>
 801f9e0:	065f      	lsls	r7, r3, #25
 801f9e2:	bf48      	it	mi
 801f9e4:	b2ad      	uxthmi	r5, r5
 801f9e6:	6031      	str	r1, [r6, #0]
 801f9e8:	07d9      	lsls	r1, r3, #31
 801f9ea:	bf44      	itt	mi
 801f9ec:	f043 0320 	orrmi.w	r3, r3, #32
 801f9f0:	6023      	strmi	r3, [r4, #0]
 801f9f2:	b11d      	cbz	r5, 801f9fc <_printf_i+0x19c>
 801f9f4:	2310      	movs	r3, #16
 801f9f6:	e7ad      	b.n	801f954 <_printf_i+0xf4>
 801f9f8:	4826      	ldr	r0, [pc, #152]	@ (801fa94 <_printf_i+0x234>)
 801f9fa:	e7e9      	b.n	801f9d0 <_printf_i+0x170>
 801f9fc:	6823      	ldr	r3, [r4, #0]
 801f9fe:	f023 0320 	bic.w	r3, r3, #32
 801fa02:	6023      	str	r3, [r4, #0]
 801fa04:	e7f6      	b.n	801f9f4 <_printf_i+0x194>
 801fa06:	4616      	mov	r6, r2
 801fa08:	e7bd      	b.n	801f986 <_printf_i+0x126>
 801fa0a:	6833      	ldr	r3, [r6, #0]
 801fa0c:	6825      	ldr	r5, [r4, #0]
 801fa0e:	6961      	ldr	r1, [r4, #20]
 801fa10:	1d18      	adds	r0, r3, #4
 801fa12:	6030      	str	r0, [r6, #0]
 801fa14:	062e      	lsls	r6, r5, #24
 801fa16:	681b      	ldr	r3, [r3, #0]
 801fa18:	d501      	bpl.n	801fa1e <_printf_i+0x1be>
 801fa1a:	6019      	str	r1, [r3, #0]
 801fa1c:	e002      	b.n	801fa24 <_printf_i+0x1c4>
 801fa1e:	0668      	lsls	r0, r5, #25
 801fa20:	d5fb      	bpl.n	801fa1a <_printf_i+0x1ba>
 801fa22:	8019      	strh	r1, [r3, #0]
 801fa24:	2300      	movs	r3, #0
 801fa26:	6123      	str	r3, [r4, #16]
 801fa28:	4616      	mov	r6, r2
 801fa2a:	e7bc      	b.n	801f9a6 <_printf_i+0x146>
 801fa2c:	6833      	ldr	r3, [r6, #0]
 801fa2e:	1d1a      	adds	r2, r3, #4
 801fa30:	6032      	str	r2, [r6, #0]
 801fa32:	681e      	ldr	r6, [r3, #0]
 801fa34:	6862      	ldr	r2, [r4, #4]
 801fa36:	2100      	movs	r1, #0
 801fa38:	4630      	mov	r0, r6
 801fa3a:	f7e0 fc69 	bl	8000310 <memchr>
 801fa3e:	b108      	cbz	r0, 801fa44 <_printf_i+0x1e4>
 801fa40:	1b80      	subs	r0, r0, r6
 801fa42:	6060      	str	r0, [r4, #4]
 801fa44:	6863      	ldr	r3, [r4, #4]
 801fa46:	6123      	str	r3, [r4, #16]
 801fa48:	2300      	movs	r3, #0
 801fa4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801fa4e:	e7aa      	b.n	801f9a6 <_printf_i+0x146>
 801fa50:	6923      	ldr	r3, [r4, #16]
 801fa52:	4632      	mov	r2, r6
 801fa54:	4649      	mov	r1, r9
 801fa56:	4640      	mov	r0, r8
 801fa58:	47d0      	blx	sl
 801fa5a:	3001      	adds	r0, #1
 801fa5c:	d0ad      	beq.n	801f9ba <_printf_i+0x15a>
 801fa5e:	6823      	ldr	r3, [r4, #0]
 801fa60:	079b      	lsls	r3, r3, #30
 801fa62:	d413      	bmi.n	801fa8c <_printf_i+0x22c>
 801fa64:	68e0      	ldr	r0, [r4, #12]
 801fa66:	9b03      	ldr	r3, [sp, #12]
 801fa68:	4298      	cmp	r0, r3
 801fa6a:	bfb8      	it	lt
 801fa6c:	4618      	movlt	r0, r3
 801fa6e:	e7a6      	b.n	801f9be <_printf_i+0x15e>
 801fa70:	2301      	movs	r3, #1
 801fa72:	4632      	mov	r2, r6
 801fa74:	4649      	mov	r1, r9
 801fa76:	4640      	mov	r0, r8
 801fa78:	47d0      	blx	sl
 801fa7a:	3001      	adds	r0, #1
 801fa7c:	d09d      	beq.n	801f9ba <_printf_i+0x15a>
 801fa7e:	3501      	adds	r5, #1
 801fa80:	68e3      	ldr	r3, [r4, #12]
 801fa82:	9903      	ldr	r1, [sp, #12]
 801fa84:	1a5b      	subs	r3, r3, r1
 801fa86:	42ab      	cmp	r3, r5
 801fa88:	dcf2      	bgt.n	801fa70 <_printf_i+0x210>
 801fa8a:	e7eb      	b.n	801fa64 <_printf_i+0x204>
 801fa8c:	2500      	movs	r5, #0
 801fa8e:	f104 0619 	add.w	r6, r4, #25
 801fa92:	e7f5      	b.n	801fa80 <_printf_i+0x220>
 801fa94:	080306e4 	.word	0x080306e4
 801fa98:	080306f5 	.word	0x080306f5

0801fa9c <_scanf_chars>:
 801fa9c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801faa0:	4615      	mov	r5, r2
 801faa2:	688a      	ldr	r2, [r1, #8]
 801faa4:	4680      	mov	r8, r0
 801faa6:	460c      	mov	r4, r1
 801faa8:	b932      	cbnz	r2, 801fab8 <_scanf_chars+0x1c>
 801faaa:	698a      	ldr	r2, [r1, #24]
 801faac:	2a00      	cmp	r2, #0
 801faae:	bf14      	ite	ne
 801fab0:	f04f 32ff 	movne.w	r2, #4294967295
 801fab4:	2201      	moveq	r2, #1
 801fab6:	608a      	str	r2, [r1, #8]
 801fab8:	6822      	ldr	r2, [r4, #0]
 801faba:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 801fb4c <_scanf_chars+0xb0>
 801fabe:	06d1      	lsls	r1, r2, #27
 801fac0:	bf5f      	itttt	pl
 801fac2:	681a      	ldrpl	r2, [r3, #0]
 801fac4:	1d11      	addpl	r1, r2, #4
 801fac6:	6019      	strpl	r1, [r3, #0]
 801fac8:	6816      	ldrpl	r6, [r2, #0]
 801faca:	2700      	movs	r7, #0
 801facc:	69a0      	ldr	r0, [r4, #24]
 801face:	b188      	cbz	r0, 801faf4 <_scanf_chars+0x58>
 801fad0:	2801      	cmp	r0, #1
 801fad2:	d107      	bne.n	801fae4 <_scanf_chars+0x48>
 801fad4:	682b      	ldr	r3, [r5, #0]
 801fad6:	781a      	ldrb	r2, [r3, #0]
 801fad8:	6963      	ldr	r3, [r4, #20]
 801fada:	5c9b      	ldrb	r3, [r3, r2]
 801fadc:	b953      	cbnz	r3, 801faf4 <_scanf_chars+0x58>
 801fade:	2f00      	cmp	r7, #0
 801fae0:	d031      	beq.n	801fb46 <_scanf_chars+0xaa>
 801fae2:	e022      	b.n	801fb2a <_scanf_chars+0x8e>
 801fae4:	2802      	cmp	r0, #2
 801fae6:	d120      	bne.n	801fb2a <_scanf_chars+0x8e>
 801fae8:	682b      	ldr	r3, [r5, #0]
 801faea:	781b      	ldrb	r3, [r3, #0]
 801faec:	f819 3003 	ldrb.w	r3, [r9, r3]
 801faf0:	071b      	lsls	r3, r3, #28
 801faf2:	d41a      	bmi.n	801fb2a <_scanf_chars+0x8e>
 801faf4:	6823      	ldr	r3, [r4, #0]
 801faf6:	06da      	lsls	r2, r3, #27
 801faf8:	bf5e      	ittt	pl
 801fafa:	682b      	ldrpl	r3, [r5, #0]
 801fafc:	781b      	ldrbpl	r3, [r3, #0]
 801fafe:	f806 3b01 	strbpl.w	r3, [r6], #1
 801fb02:	682a      	ldr	r2, [r5, #0]
 801fb04:	686b      	ldr	r3, [r5, #4]
 801fb06:	3201      	adds	r2, #1
 801fb08:	602a      	str	r2, [r5, #0]
 801fb0a:	68a2      	ldr	r2, [r4, #8]
 801fb0c:	3b01      	subs	r3, #1
 801fb0e:	3a01      	subs	r2, #1
 801fb10:	606b      	str	r3, [r5, #4]
 801fb12:	3701      	adds	r7, #1
 801fb14:	60a2      	str	r2, [r4, #8]
 801fb16:	b142      	cbz	r2, 801fb2a <_scanf_chars+0x8e>
 801fb18:	2b00      	cmp	r3, #0
 801fb1a:	dcd7      	bgt.n	801facc <_scanf_chars+0x30>
 801fb1c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801fb20:	4629      	mov	r1, r5
 801fb22:	4640      	mov	r0, r8
 801fb24:	4798      	blx	r3
 801fb26:	2800      	cmp	r0, #0
 801fb28:	d0d0      	beq.n	801facc <_scanf_chars+0x30>
 801fb2a:	6823      	ldr	r3, [r4, #0]
 801fb2c:	f013 0310 	ands.w	r3, r3, #16
 801fb30:	d105      	bne.n	801fb3e <_scanf_chars+0xa2>
 801fb32:	68e2      	ldr	r2, [r4, #12]
 801fb34:	3201      	adds	r2, #1
 801fb36:	60e2      	str	r2, [r4, #12]
 801fb38:	69a2      	ldr	r2, [r4, #24]
 801fb3a:	b102      	cbz	r2, 801fb3e <_scanf_chars+0xa2>
 801fb3c:	7033      	strb	r3, [r6, #0]
 801fb3e:	6923      	ldr	r3, [r4, #16]
 801fb40:	443b      	add	r3, r7
 801fb42:	6123      	str	r3, [r4, #16]
 801fb44:	2000      	movs	r0, #0
 801fb46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801fb4a:	bf00      	nop
 801fb4c:	08030722 	.word	0x08030722

0801fb50 <_scanf_i>:
 801fb50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801fb54:	4698      	mov	r8, r3
 801fb56:	4b74      	ldr	r3, [pc, #464]	@ (801fd28 <_scanf_i+0x1d8>)
 801fb58:	460c      	mov	r4, r1
 801fb5a:	4682      	mov	sl, r0
 801fb5c:	4616      	mov	r6, r2
 801fb5e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801fb62:	b087      	sub	sp, #28
 801fb64:	ab03      	add	r3, sp, #12
 801fb66:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801fb6a:	4b70      	ldr	r3, [pc, #448]	@ (801fd2c <_scanf_i+0x1dc>)
 801fb6c:	69a1      	ldr	r1, [r4, #24]
 801fb6e:	4a70      	ldr	r2, [pc, #448]	@ (801fd30 <_scanf_i+0x1e0>)
 801fb70:	2903      	cmp	r1, #3
 801fb72:	bf08      	it	eq
 801fb74:	461a      	moveq	r2, r3
 801fb76:	68a3      	ldr	r3, [r4, #8]
 801fb78:	9201      	str	r2, [sp, #4]
 801fb7a:	1e5a      	subs	r2, r3, #1
 801fb7c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801fb80:	bf88      	it	hi
 801fb82:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 801fb86:	4627      	mov	r7, r4
 801fb88:	bf82      	ittt	hi
 801fb8a:	eb03 0905 	addhi.w	r9, r3, r5
 801fb8e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801fb92:	60a3      	strhi	r3, [r4, #8]
 801fb94:	f857 3b1c 	ldr.w	r3, [r7], #28
 801fb98:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801fb9c:	bf98      	it	ls
 801fb9e:	f04f 0900 	movls.w	r9, #0
 801fba2:	6023      	str	r3, [r4, #0]
 801fba4:	463d      	mov	r5, r7
 801fba6:	f04f 0b00 	mov.w	fp, #0
 801fbaa:	6831      	ldr	r1, [r6, #0]
 801fbac:	ab03      	add	r3, sp, #12
 801fbae:	7809      	ldrb	r1, [r1, #0]
 801fbb0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801fbb4:	2202      	movs	r2, #2
 801fbb6:	f7e0 fbab 	bl	8000310 <memchr>
 801fbba:	b328      	cbz	r0, 801fc08 <_scanf_i+0xb8>
 801fbbc:	f1bb 0f01 	cmp.w	fp, #1
 801fbc0:	d159      	bne.n	801fc76 <_scanf_i+0x126>
 801fbc2:	6862      	ldr	r2, [r4, #4]
 801fbc4:	b92a      	cbnz	r2, 801fbd2 <_scanf_i+0x82>
 801fbc6:	6822      	ldr	r2, [r4, #0]
 801fbc8:	2108      	movs	r1, #8
 801fbca:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801fbce:	6061      	str	r1, [r4, #4]
 801fbd0:	6022      	str	r2, [r4, #0]
 801fbd2:	6822      	ldr	r2, [r4, #0]
 801fbd4:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 801fbd8:	6022      	str	r2, [r4, #0]
 801fbda:	68a2      	ldr	r2, [r4, #8]
 801fbdc:	1e51      	subs	r1, r2, #1
 801fbde:	60a1      	str	r1, [r4, #8]
 801fbe0:	b192      	cbz	r2, 801fc08 <_scanf_i+0xb8>
 801fbe2:	6832      	ldr	r2, [r6, #0]
 801fbe4:	1c51      	adds	r1, r2, #1
 801fbe6:	6031      	str	r1, [r6, #0]
 801fbe8:	7812      	ldrb	r2, [r2, #0]
 801fbea:	f805 2b01 	strb.w	r2, [r5], #1
 801fbee:	6872      	ldr	r2, [r6, #4]
 801fbf0:	3a01      	subs	r2, #1
 801fbf2:	2a00      	cmp	r2, #0
 801fbf4:	6072      	str	r2, [r6, #4]
 801fbf6:	dc07      	bgt.n	801fc08 <_scanf_i+0xb8>
 801fbf8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 801fbfc:	4631      	mov	r1, r6
 801fbfe:	4650      	mov	r0, sl
 801fc00:	4790      	blx	r2
 801fc02:	2800      	cmp	r0, #0
 801fc04:	f040 8085 	bne.w	801fd12 <_scanf_i+0x1c2>
 801fc08:	f10b 0b01 	add.w	fp, fp, #1
 801fc0c:	f1bb 0f03 	cmp.w	fp, #3
 801fc10:	d1cb      	bne.n	801fbaa <_scanf_i+0x5a>
 801fc12:	6863      	ldr	r3, [r4, #4]
 801fc14:	b90b      	cbnz	r3, 801fc1a <_scanf_i+0xca>
 801fc16:	230a      	movs	r3, #10
 801fc18:	6063      	str	r3, [r4, #4]
 801fc1a:	6863      	ldr	r3, [r4, #4]
 801fc1c:	4945      	ldr	r1, [pc, #276]	@ (801fd34 <_scanf_i+0x1e4>)
 801fc1e:	6960      	ldr	r0, [r4, #20]
 801fc20:	1ac9      	subs	r1, r1, r3
 801fc22:	f000 f9a9 	bl	801ff78 <__sccl>
 801fc26:	f04f 0b00 	mov.w	fp, #0
 801fc2a:	68a3      	ldr	r3, [r4, #8]
 801fc2c:	6822      	ldr	r2, [r4, #0]
 801fc2e:	2b00      	cmp	r3, #0
 801fc30:	d03d      	beq.n	801fcae <_scanf_i+0x15e>
 801fc32:	6831      	ldr	r1, [r6, #0]
 801fc34:	6960      	ldr	r0, [r4, #20]
 801fc36:	f891 c000 	ldrb.w	ip, [r1]
 801fc3a:	f810 000c 	ldrb.w	r0, [r0, ip]
 801fc3e:	2800      	cmp	r0, #0
 801fc40:	d035      	beq.n	801fcae <_scanf_i+0x15e>
 801fc42:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 801fc46:	d124      	bne.n	801fc92 <_scanf_i+0x142>
 801fc48:	0510      	lsls	r0, r2, #20
 801fc4a:	d522      	bpl.n	801fc92 <_scanf_i+0x142>
 801fc4c:	f10b 0b01 	add.w	fp, fp, #1
 801fc50:	f1b9 0f00 	cmp.w	r9, #0
 801fc54:	d003      	beq.n	801fc5e <_scanf_i+0x10e>
 801fc56:	3301      	adds	r3, #1
 801fc58:	f109 39ff 	add.w	r9, r9, #4294967295
 801fc5c:	60a3      	str	r3, [r4, #8]
 801fc5e:	6873      	ldr	r3, [r6, #4]
 801fc60:	3b01      	subs	r3, #1
 801fc62:	2b00      	cmp	r3, #0
 801fc64:	6073      	str	r3, [r6, #4]
 801fc66:	dd1b      	ble.n	801fca0 <_scanf_i+0x150>
 801fc68:	6833      	ldr	r3, [r6, #0]
 801fc6a:	3301      	adds	r3, #1
 801fc6c:	6033      	str	r3, [r6, #0]
 801fc6e:	68a3      	ldr	r3, [r4, #8]
 801fc70:	3b01      	subs	r3, #1
 801fc72:	60a3      	str	r3, [r4, #8]
 801fc74:	e7d9      	b.n	801fc2a <_scanf_i+0xda>
 801fc76:	f1bb 0f02 	cmp.w	fp, #2
 801fc7a:	d1ae      	bne.n	801fbda <_scanf_i+0x8a>
 801fc7c:	6822      	ldr	r2, [r4, #0]
 801fc7e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 801fc82:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 801fc86:	d1c4      	bne.n	801fc12 <_scanf_i+0xc2>
 801fc88:	2110      	movs	r1, #16
 801fc8a:	6061      	str	r1, [r4, #4]
 801fc8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 801fc90:	e7a2      	b.n	801fbd8 <_scanf_i+0x88>
 801fc92:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 801fc96:	6022      	str	r2, [r4, #0]
 801fc98:	780b      	ldrb	r3, [r1, #0]
 801fc9a:	f805 3b01 	strb.w	r3, [r5], #1
 801fc9e:	e7de      	b.n	801fc5e <_scanf_i+0x10e>
 801fca0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 801fca4:	4631      	mov	r1, r6
 801fca6:	4650      	mov	r0, sl
 801fca8:	4798      	blx	r3
 801fcaa:	2800      	cmp	r0, #0
 801fcac:	d0df      	beq.n	801fc6e <_scanf_i+0x11e>
 801fcae:	6823      	ldr	r3, [r4, #0]
 801fcb0:	05d9      	lsls	r1, r3, #23
 801fcb2:	d50d      	bpl.n	801fcd0 <_scanf_i+0x180>
 801fcb4:	42bd      	cmp	r5, r7
 801fcb6:	d909      	bls.n	801fccc <_scanf_i+0x17c>
 801fcb8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801fcbc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 801fcc0:	4632      	mov	r2, r6
 801fcc2:	4650      	mov	r0, sl
 801fcc4:	4798      	blx	r3
 801fcc6:	f105 39ff 	add.w	r9, r5, #4294967295
 801fcca:	464d      	mov	r5, r9
 801fccc:	42bd      	cmp	r5, r7
 801fcce:	d028      	beq.n	801fd22 <_scanf_i+0x1d2>
 801fcd0:	6822      	ldr	r2, [r4, #0]
 801fcd2:	f012 0210 	ands.w	r2, r2, #16
 801fcd6:	d113      	bne.n	801fd00 <_scanf_i+0x1b0>
 801fcd8:	702a      	strb	r2, [r5, #0]
 801fcda:	6863      	ldr	r3, [r4, #4]
 801fcdc:	9e01      	ldr	r6, [sp, #4]
 801fcde:	4639      	mov	r1, r7
 801fce0:	4650      	mov	r0, sl
 801fce2:	47b0      	blx	r6
 801fce4:	f8d8 3000 	ldr.w	r3, [r8]
 801fce8:	6821      	ldr	r1, [r4, #0]
 801fcea:	1d1a      	adds	r2, r3, #4
 801fcec:	f8c8 2000 	str.w	r2, [r8]
 801fcf0:	f011 0f20 	tst.w	r1, #32
 801fcf4:	681b      	ldr	r3, [r3, #0]
 801fcf6:	d00f      	beq.n	801fd18 <_scanf_i+0x1c8>
 801fcf8:	6018      	str	r0, [r3, #0]
 801fcfa:	68e3      	ldr	r3, [r4, #12]
 801fcfc:	3301      	adds	r3, #1
 801fcfe:	60e3      	str	r3, [r4, #12]
 801fd00:	6923      	ldr	r3, [r4, #16]
 801fd02:	1bed      	subs	r5, r5, r7
 801fd04:	445d      	add	r5, fp
 801fd06:	442b      	add	r3, r5
 801fd08:	6123      	str	r3, [r4, #16]
 801fd0a:	2000      	movs	r0, #0
 801fd0c:	b007      	add	sp, #28
 801fd0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801fd12:	f04f 0b00 	mov.w	fp, #0
 801fd16:	e7ca      	b.n	801fcae <_scanf_i+0x15e>
 801fd18:	07ca      	lsls	r2, r1, #31
 801fd1a:	bf4c      	ite	mi
 801fd1c:	8018      	strhmi	r0, [r3, #0]
 801fd1e:	6018      	strpl	r0, [r3, #0]
 801fd20:	e7eb      	b.n	801fcfa <_scanf_i+0x1aa>
 801fd22:	2001      	movs	r0, #1
 801fd24:	e7f2      	b.n	801fd0c <_scanf_i+0x1bc>
 801fd26:	bf00      	nop
 801fd28:	08021a30 	.word	0x08021a30
 801fd2c:	0801e53d 	.word	0x0801e53d
 801fd30:	0802020d 	.word	0x0802020d
 801fd34:	08030716 	.word	0x08030716

0801fd38 <__sflush_r>:
 801fd38:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801fd3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801fd40:	0716      	lsls	r6, r2, #28
 801fd42:	4605      	mov	r5, r0
 801fd44:	460c      	mov	r4, r1
 801fd46:	d454      	bmi.n	801fdf2 <__sflush_r+0xba>
 801fd48:	684b      	ldr	r3, [r1, #4]
 801fd4a:	2b00      	cmp	r3, #0
 801fd4c:	dc02      	bgt.n	801fd54 <__sflush_r+0x1c>
 801fd4e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801fd50:	2b00      	cmp	r3, #0
 801fd52:	dd48      	ble.n	801fde6 <__sflush_r+0xae>
 801fd54:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801fd56:	2e00      	cmp	r6, #0
 801fd58:	d045      	beq.n	801fde6 <__sflush_r+0xae>
 801fd5a:	2300      	movs	r3, #0
 801fd5c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801fd60:	682f      	ldr	r7, [r5, #0]
 801fd62:	6a21      	ldr	r1, [r4, #32]
 801fd64:	602b      	str	r3, [r5, #0]
 801fd66:	d030      	beq.n	801fdca <__sflush_r+0x92>
 801fd68:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801fd6a:	89a3      	ldrh	r3, [r4, #12]
 801fd6c:	0759      	lsls	r1, r3, #29
 801fd6e:	d505      	bpl.n	801fd7c <__sflush_r+0x44>
 801fd70:	6863      	ldr	r3, [r4, #4]
 801fd72:	1ad2      	subs	r2, r2, r3
 801fd74:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801fd76:	b10b      	cbz	r3, 801fd7c <__sflush_r+0x44>
 801fd78:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801fd7a:	1ad2      	subs	r2, r2, r3
 801fd7c:	2300      	movs	r3, #0
 801fd7e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801fd80:	6a21      	ldr	r1, [r4, #32]
 801fd82:	4628      	mov	r0, r5
 801fd84:	47b0      	blx	r6
 801fd86:	1c43      	adds	r3, r0, #1
 801fd88:	89a3      	ldrh	r3, [r4, #12]
 801fd8a:	d106      	bne.n	801fd9a <__sflush_r+0x62>
 801fd8c:	6829      	ldr	r1, [r5, #0]
 801fd8e:	291d      	cmp	r1, #29
 801fd90:	d82b      	bhi.n	801fdea <__sflush_r+0xb2>
 801fd92:	4a2a      	ldr	r2, [pc, #168]	@ (801fe3c <__sflush_r+0x104>)
 801fd94:	40ca      	lsrs	r2, r1
 801fd96:	07d6      	lsls	r6, r2, #31
 801fd98:	d527      	bpl.n	801fdea <__sflush_r+0xb2>
 801fd9a:	2200      	movs	r2, #0
 801fd9c:	6062      	str	r2, [r4, #4]
 801fd9e:	04d9      	lsls	r1, r3, #19
 801fda0:	6922      	ldr	r2, [r4, #16]
 801fda2:	6022      	str	r2, [r4, #0]
 801fda4:	d504      	bpl.n	801fdb0 <__sflush_r+0x78>
 801fda6:	1c42      	adds	r2, r0, #1
 801fda8:	d101      	bne.n	801fdae <__sflush_r+0x76>
 801fdaa:	682b      	ldr	r3, [r5, #0]
 801fdac:	b903      	cbnz	r3, 801fdb0 <__sflush_r+0x78>
 801fdae:	6560      	str	r0, [r4, #84]	@ 0x54
 801fdb0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801fdb2:	602f      	str	r7, [r5, #0]
 801fdb4:	b1b9      	cbz	r1, 801fde6 <__sflush_r+0xae>
 801fdb6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801fdba:	4299      	cmp	r1, r3
 801fdbc:	d002      	beq.n	801fdc4 <__sflush_r+0x8c>
 801fdbe:	4628      	mov	r0, r5
 801fdc0:	f7fe ff76 	bl	801ecb0 <_free_r>
 801fdc4:	2300      	movs	r3, #0
 801fdc6:	6363      	str	r3, [r4, #52]	@ 0x34
 801fdc8:	e00d      	b.n	801fde6 <__sflush_r+0xae>
 801fdca:	2301      	movs	r3, #1
 801fdcc:	4628      	mov	r0, r5
 801fdce:	47b0      	blx	r6
 801fdd0:	4602      	mov	r2, r0
 801fdd2:	1c50      	adds	r0, r2, #1
 801fdd4:	d1c9      	bne.n	801fd6a <__sflush_r+0x32>
 801fdd6:	682b      	ldr	r3, [r5, #0]
 801fdd8:	2b00      	cmp	r3, #0
 801fdda:	d0c6      	beq.n	801fd6a <__sflush_r+0x32>
 801fddc:	2b1d      	cmp	r3, #29
 801fdde:	d001      	beq.n	801fde4 <__sflush_r+0xac>
 801fde0:	2b16      	cmp	r3, #22
 801fde2:	d11e      	bne.n	801fe22 <__sflush_r+0xea>
 801fde4:	602f      	str	r7, [r5, #0]
 801fde6:	2000      	movs	r0, #0
 801fde8:	e022      	b.n	801fe30 <__sflush_r+0xf8>
 801fdea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801fdee:	b21b      	sxth	r3, r3
 801fdf0:	e01b      	b.n	801fe2a <__sflush_r+0xf2>
 801fdf2:	690f      	ldr	r7, [r1, #16]
 801fdf4:	2f00      	cmp	r7, #0
 801fdf6:	d0f6      	beq.n	801fde6 <__sflush_r+0xae>
 801fdf8:	0793      	lsls	r3, r2, #30
 801fdfa:	680e      	ldr	r6, [r1, #0]
 801fdfc:	bf08      	it	eq
 801fdfe:	694b      	ldreq	r3, [r1, #20]
 801fe00:	600f      	str	r7, [r1, #0]
 801fe02:	bf18      	it	ne
 801fe04:	2300      	movne	r3, #0
 801fe06:	eba6 0807 	sub.w	r8, r6, r7
 801fe0a:	608b      	str	r3, [r1, #8]
 801fe0c:	f1b8 0f00 	cmp.w	r8, #0
 801fe10:	dde9      	ble.n	801fde6 <__sflush_r+0xae>
 801fe12:	6a21      	ldr	r1, [r4, #32]
 801fe14:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801fe16:	4643      	mov	r3, r8
 801fe18:	463a      	mov	r2, r7
 801fe1a:	4628      	mov	r0, r5
 801fe1c:	47b0      	blx	r6
 801fe1e:	2800      	cmp	r0, #0
 801fe20:	dc08      	bgt.n	801fe34 <__sflush_r+0xfc>
 801fe22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801fe26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801fe2a:	81a3      	strh	r3, [r4, #12]
 801fe2c:	f04f 30ff 	mov.w	r0, #4294967295
 801fe30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801fe34:	4407      	add	r7, r0
 801fe36:	eba8 0800 	sub.w	r8, r8, r0
 801fe3a:	e7e7      	b.n	801fe0c <__sflush_r+0xd4>
 801fe3c:	20400001 	.word	0x20400001

0801fe40 <_fflush_r>:
 801fe40:	b538      	push	{r3, r4, r5, lr}
 801fe42:	690b      	ldr	r3, [r1, #16]
 801fe44:	4605      	mov	r5, r0
 801fe46:	460c      	mov	r4, r1
 801fe48:	b913      	cbnz	r3, 801fe50 <_fflush_r+0x10>
 801fe4a:	2500      	movs	r5, #0
 801fe4c:	4628      	mov	r0, r5
 801fe4e:	bd38      	pop	{r3, r4, r5, pc}
 801fe50:	b118      	cbz	r0, 801fe5a <_fflush_r+0x1a>
 801fe52:	6a03      	ldr	r3, [r0, #32]
 801fe54:	b90b      	cbnz	r3, 801fe5a <_fflush_r+0x1a>
 801fe56:	f7fe fc09 	bl	801e66c <__sinit>
 801fe5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801fe5e:	2b00      	cmp	r3, #0
 801fe60:	d0f3      	beq.n	801fe4a <_fflush_r+0xa>
 801fe62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801fe64:	07d0      	lsls	r0, r2, #31
 801fe66:	d404      	bmi.n	801fe72 <_fflush_r+0x32>
 801fe68:	0599      	lsls	r1, r3, #22
 801fe6a:	d402      	bmi.n	801fe72 <_fflush_r+0x32>
 801fe6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801fe6e:	f7fe fef0 	bl	801ec52 <__retarget_lock_acquire_recursive>
 801fe72:	4628      	mov	r0, r5
 801fe74:	4621      	mov	r1, r4
 801fe76:	f7ff ff5f 	bl	801fd38 <__sflush_r>
 801fe7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801fe7c:	07da      	lsls	r2, r3, #31
 801fe7e:	4605      	mov	r5, r0
 801fe80:	d4e4      	bmi.n	801fe4c <_fflush_r+0xc>
 801fe82:	89a3      	ldrh	r3, [r4, #12]
 801fe84:	059b      	lsls	r3, r3, #22
 801fe86:	d4e1      	bmi.n	801fe4c <_fflush_r+0xc>
 801fe88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801fe8a:	f7fe fee3 	bl	801ec54 <__retarget_lock_release_recursive>
 801fe8e:	e7dd      	b.n	801fe4c <_fflush_r+0xc>

0801fe90 <fiprintf>:
 801fe90:	b40e      	push	{r1, r2, r3}
 801fe92:	b503      	push	{r0, r1, lr}
 801fe94:	4601      	mov	r1, r0
 801fe96:	ab03      	add	r3, sp, #12
 801fe98:	4805      	ldr	r0, [pc, #20]	@ (801feb0 <fiprintf+0x20>)
 801fe9a:	f853 2b04 	ldr.w	r2, [r3], #4
 801fe9e:	6800      	ldr	r0, [r0, #0]
 801fea0:	9301      	str	r3, [sp, #4]
 801fea2:	f7ff fb57 	bl	801f554 <_vfiprintf_r>
 801fea6:	b002      	add	sp, #8
 801fea8:	f85d eb04 	ldr.w	lr, [sp], #4
 801feac:	b003      	add	sp, #12
 801feae:	4770      	bx	lr
 801feb0:	240001e0 	.word	0x240001e0

0801feb4 <__swhatbuf_r>:
 801feb4:	b570      	push	{r4, r5, r6, lr}
 801feb6:	460c      	mov	r4, r1
 801feb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801febc:	2900      	cmp	r1, #0
 801febe:	b096      	sub	sp, #88	@ 0x58
 801fec0:	4615      	mov	r5, r2
 801fec2:	461e      	mov	r6, r3
 801fec4:	da0d      	bge.n	801fee2 <__swhatbuf_r+0x2e>
 801fec6:	89a3      	ldrh	r3, [r4, #12]
 801fec8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801fecc:	f04f 0100 	mov.w	r1, #0
 801fed0:	bf14      	ite	ne
 801fed2:	2340      	movne	r3, #64	@ 0x40
 801fed4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801fed8:	2000      	movs	r0, #0
 801feda:	6031      	str	r1, [r6, #0]
 801fedc:	602b      	str	r3, [r5, #0]
 801fede:	b016      	add	sp, #88	@ 0x58
 801fee0:	bd70      	pop	{r4, r5, r6, pc}
 801fee2:	466a      	mov	r2, sp
 801fee4:	f000 f8bc 	bl	8020060 <_fstat_r>
 801fee8:	2800      	cmp	r0, #0
 801feea:	dbec      	blt.n	801fec6 <__swhatbuf_r+0x12>
 801feec:	9901      	ldr	r1, [sp, #4]
 801feee:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801fef2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801fef6:	4259      	negs	r1, r3
 801fef8:	4159      	adcs	r1, r3
 801fefa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801fefe:	e7eb      	b.n	801fed8 <__swhatbuf_r+0x24>

0801ff00 <__smakebuf_r>:
 801ff00:	898b      	ldrh	r3, [r1, #12]
 801ff02:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801ff04:	079d      	lsls	r5, r3, #30
 801ff06:	4606      	mov	r6, r0
 801ff08:	460c      	mov	r4, r1
 801ff0a:	d507      	bpl.n	801ff1c <__smakebuf_r+0x1c>
 801ff0c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801ff10:	6023      	str	r3, [r4, #0]
 801ff12:	6123      	str	r3, [r4, #16]
 801ff14:	2301      	movs	r3, #1
 801ff16:	6163      	str	r3, [r4, #20]
 801ff18:	b003      	add	sp, #12
 801ff1a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801ff1c:	ab01      	add	r3, sp, #4
 801ff1e:	466a      	mov	r2, sp
 801ff20:	f7ff ffc8 	bl	801feb4 <__swhatbuf_r>
 801ff24:	9f00      	ldr	r7, [sp, #0]
 801ff26:	4605      	mov	r5, r0
 801ff28:	4639      	mov	r1, r7
 801ff2a:	4630      	mov	r0, r6
 801ff2c:	f7fe ff34 	bl	801ed98 <_malloc_r>
 801ff30:	b948      	cbnz	r0, 801ff46 <__smakebuf_r+0x46>
 801ff32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801ff36:	059a      	lsls	r2, r3, #22
 801ff38:	d4ee      	bmi.n	801ff18 <__smakebuf_r+0x18>
 801ff3a:	f023 0303 	bic.w	r3, r3, #3
 801ff3e:	f043 0302 	orr.w	r3, r3, #2
 801ff42:	81a3      	strh	r3, [r4, #12]
 801ff44:	e7e2      	b.n	801ff0c <__smakebuf_r+0xc>
 801ff46:	89a3      	ldrh	r3, [r4, #12]
 801ff48:	6020      	str	r0, [r4, #0]
 801ff4a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801ff4e:	81a3      	strh	r3, [r4, #12]
 801ff50:	9b01      	ldr	r3, [sp, #4]
 801ff52:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801ff56:	b15b      	cbz	r3, 801ff70 <__smakebuf_r+0x70>
 801ff58:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801ff5c:	4630      	mov	r0, r6
 801ff5e:	f000 f891 	bl	8020084 <_isatty_r>
 801ff62:	b128      	cbz	r0, 801ff70 <__smakebuf_r+0x70>
 801ff64:	89a3      	ldrh	r3, [r4, #12]
 801ff66:	f023 0303 	bic.w	r3, r3, #3
 801ff6a:	f043 0301 	orr.w	r3, r3, #1
 801ff6e:	81a3      	strh	r3, [r4, #12]
 801ff70:	89a3      	ldrh	r3, [r4, #12]
 801ff72:	431d      	orrs	r5, r3
 801ff74:	81a5      	strh	r5, [r4, #12]
 801ff76:	e7cf      	b.n	801ff18 <__smakebuf_r+0x18>

0801ff78 <__sccl>:
 801ff78:	b570      	push	{r4, r5, r6, lr}
 801ff7a:	780b      	ldrb	r3, [r1, #0]
 801ff7c:	4604      	mov	r4, r0
 801ff7e:	2b5e      	cmp	r3, #94	@ 0x5e
 801ff80:	bf0b      	itete	eq
 801ff82:	784b      	ldrbeq	r3, [r1, #1]
 801ff84:	1c4a      	addne	r2, r1, #1
 801ff86:	1c8a      	addeq	r2, r1, #2
 801ff88:	2100      	movne	r1, #0
 801ff8a:	bf08      	it	eq
 801ff8c:	2101      	moveq	r1, #1
 801ff8e:	3801      	subs	r0, #1
 801ff90:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 801ff94:	f800 1f01 	strb.w	r1, [r0, #1]!
 801ff98:	42a8      	cmp	r0, r5
 801ff9a:	d1fb      	bne.n	801ff94 <__sccl+0x1c>
 801ff9c:	b90b      	cbnz	r3, 801ffa2 <__sccl+0x2a>
 801ff9e:	1e50      	subs	r0, r2, #1
 801ffa0:	bd70      	pop	{r4, r5, r6, pc}
 801ffa2:	f081 0101 	eor.w	r1, r1, #1
 801ffa6:	54e1      	strb	r1, [r4, r3]
 801ffa8:	4610      	mov	r0, r2
 801ffaa:	4602      	mov	r2, r0
 801ffac:	f812 5b01 	ldrb.w	r5, [r2], #1
 801ffb0:	2d2d      	cmp	r5, #45	@ 0x2d
 801ffb2:	d005      	beq.n	801ffc0 <__sccl+0x48>
 801ffb4:	2d5d      	cmp	r5, #93	@ 0x5d
 801ffb6:	d016      	beq.n	801ffe6 <__sccl+0x6e>
 801ffb8:	2d00      	cmp	r5, #0
 801ffba:	d0f1      	beq.n	801ffa0 <__sccl+0x28>
 801ffbc:	462b      	mov	r3, r5
 801ffbe:	e7f2      	b.n	801ffa6 <__sccl+0x2e>
 801ffc0:	7846      	ldrb	r6, [r0, #1]
 801ffc2:	2e5d      	cmp	r6, #93	@ 0x5d
 801ffc4:	d0fa      	beq.n	801ffbc <__sccl+0x44>
 801ffc6:	42b3      	cmp	r3, r6
 801ffc8:	dcf8      	bgt.n	801ffbc <__sccl+0x44>
 801ffca:	3002      	adds	r0, #2
 801ffcc:	461a      	mov	r2, r3
 801ffce:	3201      	adds	r2, #1
 801ffd0:	4296      	cmp	r6, r2
 801ffd2:	54a1      	strb	r1, [r4, r2]
 801ffd4:	dcfb      	bgt.n	801ffce <__sccl+0x56>
 801ffd6:	1af2      	subs	r2, r6, r3
 801ffd8:	3a01      	subs	r2, #1
 801ffda:	1c5d      	adds	r5, r3, #1
 801ffdc:	42b3      	cmp	r3, r6
 801ffde:	bfa8      	it	ge
 801ffe0:	2200      	movge	r2, #0
 801ffe2:	18ab      	adds	r3, r5, r2
 801ffe4:	e7e1      	b.n	801ffaa <__sccl+0x32>
 801ffe6:	4610      	mov	r0, r2
 801ffe8:	e7da      	b.n	801ffa0 <__sccl+0x28>

0801ffea <__submore>:
 801ffea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801ffee:	460c      	mov	r4, r1
 801fff0:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 801fff2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801fff6:	4299      	cmp	r1, r3
 801fff8:	d11d      	bne.n	8020036 <__submore+0x4c>
 801fffa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801fffe:	f7fe fecb 	bl	801ed98 <_malloc_r>
 8020002:	b918      	cbnz	r0, 802000c <__submore+0x22>
 8020004:	f04f 30ff 	mov.w	r0, #4294967295
 8020008:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 802000c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8020010:	63a3      	str	r3, [r4, #56]	@ 0x38
 8020012:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8020016:	6360      	str	r0, [r4, #52]	@ 0x34
 8020018:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 802001c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8020020:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8020024:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8020028:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 802002c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8020030:	6020      	str	r0, [r4, #0]
 8020032:	2000      	movs	r0, #0
 8020034:	e7e8      	b.n	8020008 <__submore+0x1e>
 8020036:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8020038:	0077      	lsls	r7, r6, #1
 802003a:	463a      	mov	r2, r7
 802003c:	f000 f849 	bl	80200d2 <_realloc_r>
 8020040:	4605      	mov	r5, r0
 8020042:	2800      	cmp	r0, #0
 8020044:	d0de      	beq.n	8020004 <__submore+0x1a>
 8020046:	eb00 0806 	add.w	r8, r0, r6
 802004a:	4601      	mov	r1, r0
 802004c:	4632      	mov	r2, r6
 802004e:	4640      	mov	r0, r8
 8020050:	f7fe fe01 	bl	801ec56 <memcpy>
 8020054:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8020058:	f8c4 8000 	str.w	r8, [r4]
 802005c:	e7e9      	b.n	8020032 <__submore+0x48>
	...

08020060 <_fstat_r>:
 8020060:	b538      	push	{r3, r4, r5, lr}
 8020062:	4d07      	ldr	r5, [pc, #28]	@ (8020080 <_fstat_r+0x20>)
 8020064:	2300      	movs	r3, #0
 8020066:	4604      	mov	r4, r0
 8020068:	4608      	mov	r0, r1
 802006a:	4611      	mov	r1, r2
 802006c:	602b      	str	r3, [r5, #0]
 802006e:	f7e1 ffb1 	bl	8001fd4 <_fstat>
 8020072:	1c43      	adds	r3, r0, #1
 8020074:	d102      	bne.n	802007c <_fstat_r+0x1c>
 8020076:	682b      	ldr	r3, [r5, #0]
 8020078:	b103      	cbz	r3, 802007c <_fstat_r+0x1c>
 802007a:	6023      	str	r3, [r4, #0]
 802007c:	bd38      	pop	{r3, r4, r5, pc}
 802007e:	bf00      	nop
 8020080:	24045d78 	.word	0x24045d78

08020084 <_isatty_r>:
 8020084:	b538      	push	{r3, r4, r5, lr}
 8020086:	4d06      	ldr	r5, [pc, #24]	@ (80200a0 <_isatty_r+0x1c>)
 8020088:	2300      	movs	r3, #0
 802008a:	4604      	mov	r4, r0
 802008c:	4608      	mov	r0, r1
 802008e:	602b      	str	r3, [r5, #0]
 8020090:	f7e1 ffb0 	bl	8001ff4 <_isatty>
 8020094:	1c43      	adds	r3, r0, #1
 8020096:	d102      	bne.n	802009e <_isatty_r+0x1a>
 8020098:	682b      	ldr	r3, [r5, #0]
 802009a:	b103      	cbz	r3, 802009e <_isatty_r+0x1a>
 802009c:	6023      	str	r3, [r4, #0]
 802009e:	bd38      	pop	{r3, r4, r5, pc}
 80200a0:	24045d78 	.word	0x24045d78

080200a4 <_sbrk_r>:
 80200a4:	b538      	push	{r3, r4, r5, lr}
 80200a6:	4d06      	ldr	r5, [pc, #24]	@ (80200c0 <_sbrk_r+0x1c>)
 80200a8:	2300      	movs	r3, #0
 80200aa:	4604      	mov	r4, r0
 80200ac:	4608      	mov	r0, r1
 80200ae:	602b      	str	r3, [r5, #0]
 80200b0:	f7e1 ffb8 	bl	8002024 <_sbrk>
 80200b4:	1c43      	adds	r3, r0, #1
 80200b6:	d102      	bne.n	80200be <_sbrk_r+0x1a>
 80200b8:	682b      	ldr	r3, [r5, #0]
 80200ba:	b103      	cbz	r3, 80200be <_sbrk_r+0x1a>
 80200bc:	6023      	str	r3, [r4, #0]
 80200be:	bd38      	pop	{r3, r4, r5, pc}
 80200c0:	24045d78 	.word	0x24045d78

080200c4 <abort>:
 80200c4:	b508      	push	{r3, lr}
 80200c6:	2006      	movs	r0, #6
 80200c8:	f000 f8ca 	bl	8020260 <raise>
 80200cc:	2001      	movs	r0, #1
 80200ce:	f7e1 ff31 	bl	8001f34 <_exit>

080200d2 <_realloc_r>:
 80200d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80200d6:	4607      	mov	r7, r0
 80200d8:	4614      	mov	r4, r2
 80200da:	460d      	mov	r5, r1
 80200dc:	b921      	cbnz	r1, 80200e8 <_realloc_r+0x16>
 80200de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80200e2:	4611      	mov	r1, r2
 80200e4:	f7fe be58 	b.w	801ed98 <_malloc_r>
 80200e8:	b92a      	cbnz	r2, 80200f6 <_realloc_r+0x24>
 80200ea:	f7fe fde1 	bl	801ecb0 <_free_r>
 80200ee:	4625      	mov	r5, r4
 80200f0:	4628      	mov	r0, r5
 80200f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80200f6:	f000 f8cf 	bl	8020298 <_malloc_usable_size_r>
 80200fa:	4284      	cmp	r4, r0
 80200fc:	4606      	mov	r6, r0
 80200fe:	d802      	bhi.n	8020106 <_realloc_r+0x34>
 8020100:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8020104:	d8f4      	bhi.n	80200f0 <_realloc_r+0x1e>
 8020106:	4621      	mov	r1, r4
 8020108:	4638      	mov	r0, r7
 802010a:	f7fe fe45 	bl	801ed98 <_malloc_r>
 802010e:	4680      	mov	r8, r0
 8020110:	b908      	cbnz	r0, 8020116 <_realloc_r+0x44>
 8020112:	4645      	mov	r5, r8
 8020114:	e7ec      	b.n	80200f0 <_realloc_r+0x1e>
 8020116:	42b4      	cmp	r4, r6
 8020118:	4622      	mov	r2, r4
 802011a:	4629      	mov	r1, r5
 802011c:	bf28      	it	cs
 802011e:	4632      	movcs	r2, r6
 8020120:	f7fe fd99 	bl	801ec56 <memcpy>
 8020124:	4629      	mov	r1, r5
 8020126:	4638      	mov	r0, r7
 8020128:	f7fe fdc2 	bl	801ecb0 <_free_r>
 802012c:	e7f1      	b.n	8020112 <_realloc_r+0x40>
	...

08020130 <_strtoul_l.isra.0>:
 8020130:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8020134:	4e34      	ldr	r6, [pc, #208]	@ (8020208 <_strtoul_l.isra.0+0xd8>)
 8020136:	4686      	mov	lr, r0
 8020138:	460d      	mov	r5, r1
 802013a:	4628      	mov	r0, r5
 802013c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8020140:	5d37      	ldrb	r7, [r6, r4]
 8020142:	f017 0708 	ands.w	r7, r7, #8
 8020146:	d1f8      	bne.n	802013a <_strtoul_l.isra.0+0xa>
 8020148:	2c2d      	cmp	r4, #45	@ 0x2d
 802014a:	d110      	bne.n	802016e <_strtoul_l.isra.0+0x3e>
 802014c:	782c      	ldrb	r4, [r5, #0]
 802014e:	2701      	movs	r7, #1
 8020150:	1c85      	adds	r5, r0, #2
 8020152:	f033 0010 	bics.w	r0, r3, #16
 8020156:	d115      	bne.n	8020184 <_strtoul_l.isra.0+0x54>
 8020158:	2c30      	cmp	r4, #48	@ 0x30
 802015a:	d10d      	bne.n	8020178 <_strtoul_l.isra.0+0x48>
 802015c:	7828      	ldrb	r0, [r5, #0]
 802015e:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8020162:	2858      	cmp	r0, #88	@ 0x58
 8020164:	d108      	bne.n	8020178 <_strtoul_l.isra.0+0x48>
 8020166:	786c      	ldrb	r4, [r5, #1]
 8020168:	3502      	adds	r5, #2
 802016a:	2310      	movs	r3, #16
 802016c:	e00a      	b.n	8020184 <_strtoul_l.isra.0+0x54>
 802016e:	2c2b      	cmp	r4, #43	@ 0x2b
 8020170:	bf04      	itt	eq
 8020172:	782c      	ldrbeq	r4, [r5, #0]
 8020174:	1c85      	addeq	r5, r0, #2
 8020176:	e7ec      	b.n	8020152 <_strtoul_l.isra.0+0x22>
 8020178:	2b00      	cmp	r3, #0
 802017a:	d1f6      	bne.n	802016a <_strtoul_l.isra.0+0x3a>
 802017c:	2c30      	cmp	r4, #48	@ 0x30
 802017e:	bf14      	ite	ne
 8020180:	230a      	movne	r3, #10
 8020182:	2308      	moveq	r3, #8
 8020184:	f04f 38ff 	mov.w	r8, #4294967295
 8020188:	2600      	movs	r6, #0
 802018a:	fbb8 f8f3 	udiv	r8, r8, r3
 802018e:	fb03 f908 	mul.w	r9, r3, r8
 8020192:	ea6f 0909 	mvn.w	r9, r9
 8020196:	4630      	mov	r0, r6
 8020198:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 802019c:	f1bc 0f09 	cmp.w	ip, #9
 80201a0:	d810      	bhi.n	80201c4 <_strtoul_l.isra.0+0x94>
 80201a2:	4664      	mov	r4, ip
 80201a4:	42a3      	cmp	r3, r4
 80201a6:	dd1e      	ble.n	80201e6 <_strtoul_l.isra.0+0xb6>
 80201a8:	f1b6 3fff 	cmp.w	r6, #4294967295
 80201ac:	d007      	beq.n	80201be <_strtoul_l.isra.0+0x8e>
 80201ae:	4580      	cmp	r8, r0
 80201b0:	d316      	bcc.n	80201e0 <_strtoul_l.isra.0+0xb0>
 80201b2:	d101      	bne.n	80201b8 <_strtoul_l.isra.0+0x88>
 80201b4:	45a1      	cmp	r9, r4
 80201b6:	db13      	blt.n	80201e0 <_strtoul_l.isra.0+0xb0>
 80201b8:	fb00 4003 	mla	r0, r0, r3, r4
 80201bc:	2601      	movs	r6, #1
 80201be:	f815 4b01 	ldrb.w	r4, [r5], #1
 80201c2:	e7e9      	b.n	8020198 <_strtoul_l.isra.0+0x68>
 80201c4:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80201c8:	f1bc 0f19 	cmp.w	ip, #25
 80201cc:	d801      	bhi.n	80201d2 <_strtoul_l.isra.0+0xa2>
 80201ce:	3c37      	subs	r4, #55	@ 0x37
 80201d0:	e7e8      	b.n	80201a4 <_strtoul_l.isra.0+0x74>
 80201d2:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80201d6:	f1bc 0f19 	cmp.w	ip, #25
 80201da:	d804      	bhi.n	80201e6 <_strtoul_l.isra.0+0xb6>
 80201dc:	3c57      	subs	r4, #87	@ 0x57
 80201de:	e7e1      	b.n	80201a4 <_strtoul_l.isra.0+0x74>
 80201e0:	f04f 36ff 	mov.w	r6, #4294967295
 80201e4:	e7eb      	b.n	80201be <_strtoul_l.isra.0+0x8e>
 80201e6:	1c73      	adds	r3, r6, #1
 80201e8:	d106      	bne.n	80201f8 <_strtoul_l.isra.0+0xc8>
 80201ea:	2322      	movs	r3, #34	@ 0x22
 80201ec:	f8ce 3000 	str.w	r3, [lr]
 80201f0:	4630      	mov	r0, r6
 80201f2:	b932      	cbnz	r2, 8020202 <_strtoul_l.isra.0+0xd2>
 80201f4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80201f8:	b107      	cbz	r7, 80201fc <_strtoul_l.isra.0+0xcc>
 80201fa:	4240      	negs	r0, r0
 80201fc:	2a00      	cmp	r2, #0
 80201fe:	d0f9      	beq.n	80201f4 <_strtoul_l.isra.0+0xc4>
 8020200:	b106      	cbz	r6, 8020204 <_strtoul_l.isra.0+0xd4>
 8020202:	1e69      	subs	r1, r5, #1
 8020204:	6011      	str	r1, [r2, #0]
 8020206:	e7f5      	b.n	80201f4 <_strtoul_l.isra.0+0xc4>
 8020208:	08030722 	.word	0x08030722

0802020c <_strtoul_r>:
 802020c:	f7ff bf90 	b.w	8020130 <_strtoul_l.isra.0>

08020210 <_raise_r>:
 8020210:	291f      	cmp	r1, #31
 8020212:	b538      	push	{r3, r4, r5, lr}
 8020214:	4605      	mov	r5, r0
 8020216:	460c      	mov	r4, r1
 8020218:	d904      	bls.n	8020224 <_raise_r+0x14>
 802021a:	2316      	movs	r3, #22
 802021c:	6003      	str	r3, [r0, #0]
 802021e:	f04f 30ff 	mov.w	r0, #4294967295
 8020222:	bd38      	pop	{r3, r4, r5, pc}
 8020224:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8020226:	b112      	cbz	r2, 802022e <_raise_r+0x1e>
 8020228:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 802022c:	b94b      	cbnz	r3, 8020242 <_raise_r+0x32>
 802022e:	4628      	mov	r0, r5
 8020230:	f000 f830 	bl	8020294 <_getpid_r>
 8020234:	4622      	mov	r2, r4
 8020236:	4601      	mov	r1, r0
 8020238:	4628      	mov	r0, r5
 802023a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802023e:	f000 b817 	b.w	8020270 <_kill_r>
 8020242:	2b01      	cmp	r3, #1
 8020244:	d00a      	beq.n	802025c <_raise_r+0x4c>
 8020246:	1c59      	adds	r1, r3, #1
 8020248:	d103      	bne.n	8020252 <_raise_r+0x42>
 802024a:	2316      	movs	r3, #22
 802024c:	6003      	str	r3, [r0, #0]
 802024e:	2001      	movs	r0, #1
 8020250:	e7e7      	b.n	8020222 <_raise_r+0x12>
 8020252:	2100      	movs	r1, #0
 8020254:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8020258:	4620      	mov	r0, r4
 802025a:	4798      	blx	r3
 802025c:	2000      	movs	r0, #0
 802025e:	e7e0      	b.n	8020222 <_raise_r+0x12>

08020260 <raise>:
 8020260:	4b02      	ldr	r3, [pc, #8]	@ (802026c <raise+0xc>)
 8020262:	4601      	mov	r1, r0
 8020264:	6818      	ldr	r0, [r3, #0]
 8020266:	f7ff bfd3 	b.w	8020210 <_raise_r>
 802026a:	bf00      	nop
 802026c:	240001e0 	.word	0x240001e0

08020270 <_kill_r>:
 8020270:	b538      	push	{r3, r4, r5, lr}
 8020272:	4d07      	ldr	r5, [pc, #28]	@ (8020290 <_kill_r+0x20>)
 8020274:	2300      	movs	r3, #0
 8020276:	4604      	mov	r4, r0
 8020278:	4608      	mov	r0, r1
 802027a:	4611      	mov	r1, r2
 802027c:	602b      	str	r3, [r5, #0]
 802027e:	f7e1 fe49 	bl	8001f14 <_kill>
 8020282:	1c43      	adds	r3, r0, #1
 8020284:	d102      	bne.n	802028c <_kill_r+0x1c>
 8020286:	682b      	ldr	r3, [r5, #0]
 8020288:	b103      	cbz	r3, 802028c <_kill_r+0x1c>
 802028a:	6023      	str	r3, [r4, #0]
 802028c:	bd38      	pop	{r3, r4, r5, pc}
 802028e:	bf00      	nop
 8020290:	24045d78 	.word	0x24045d78

08020294 <_getpid_r>:
 8020294:	f7e1 be36 	b.w	8001f04 <_getpid>

08020298 <_malloc_usable_size_r>:
 8020298:	f851 3c04 	ldr.w	r3, [r1, #-4]
 802029c:	1f18      	subs	r0, r3, #4
 802029e:	2b00      	cmp	r3, #0
 80202a0:	bfbc      	itt	lt
 80202a2:	580b      	ldrlt	r3, [r1, r0]
 80202a4:	18c0      	addlt	r0, r0, r3
 80202a6:	4770      	bx	lr

080202a8 <_init>:
 80202a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80202aa:	bf00      	nop
 80202ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80202ae:	bc08      	pop	{r3}
 80202b0:	469e      	mov	lr, r3
 80202b2:	4770      	bx	lr

080202b4 <_fini>:
 80202b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80202b6:	bf00      	nop
 80202b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80202ba:	bc08      	pop	{r3}
 80202bc:	469e      	mov	lr, r3
 80202be:	4770      	bx	lr
