{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700681197949 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700681197950 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 22 16:26:37 2023 " "Processing started: Wed Nov 22 16:26:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700681197950 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681197950 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pbl2 -c pbl2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681197950 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700681198177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700681198177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ataque.v 1 1 " "Found 1 design units, including 1 entities, in source file ataque.v" { { "Info" "ISGN_ENTITY_NAME" "1 ataque " "Found entity 1: ataque" {  } { { "ataque.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/ataque.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divisor_16x.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divisor_16x.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divisor_16x " "Found entity 1: clock_divisor_16x" {  } { { "clock_divisor_16x.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/clock_divisor_16x.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204854 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "col_x_lin.v(50) " "Verilog HDL Module Instantiation warning at col_x_lin.v(50): ignored dangling comma in List of Port Connections" {  } { { "col_x_lin.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/col_x_lin.v" 50 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1700681204855 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "col_x_lin.v(62) " "Verilog HDL Module Instantiation warning at col_x_lin.v(62): ignored dangling comma in List of Port Connections" {  } { { "col_x_lin.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/col_x_lin.v" 62 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1700681204856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "col_x_lin.v 1 1 " "Found 1 design units, including 1 entities, in source file col_x_lin.v" { { "Info" "ISGN_ENTITY_NAME" "1 col_x_lin " "Found entity 1: col_x_lin" {  } { { "col_x_lin.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/col_x_lin.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coluna_cod.v 1 1 " "Found 1 design units, including 1 entities, in source file coluna_cod.v" { { "Info" "ISGN_ENTITY_NAME" "1 coluna_cod " "Found entity 1: coluna_cod" {  } { { "coluna_cod.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/coluna_cod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador.v 1 1 " "Found 1 design units, including 1 entities, in source file comparador.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparador " "Found entity 1: comparador" {  } { { "comparador.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/comparador.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_2bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_2bits " "Found entity 1: contador_2bits" {  } { { "contador_2bits.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/contador_2bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_3bits " "Found entity 1: contador_3bits" {  } { { "contador_3bits.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/contador_3bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/d_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_count_3b.v 1 1 " "Found 1 design units, including 1 entities, in source file demux_count_3b.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux_count_3b " "Found entity 1: demux_count_3b" {  } { { "demux_count_3b.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/demux_count_3b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exibir_matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file exibir_matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 exibir_matriz " "Found entity 1: exibir_matriz" {  } { { "exibir_matriz.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/exibir_matriz.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "linha_cod.v 1 1 " "Found 1 design units, including 1 entities, in source file linha_cod.v" { { "Info" "ISGN_ENTITY_NAME" "1 linha_cod " "Found entity 1: linha_cod" {  } { { "linha_cod.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/linha_cod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matrizes_e_rbg.v 1 1 " "Found 1 design units, including 1 entities, in source file matrizes_e_rbg.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrizes_e_rbg " "Found entity 1: matrizes_e_rbg" {  } { { "matrizes_e_rbg.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/matrizes_e_rbg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux35_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux35_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux35_5 " "Found entity 1: mux35_5" {  } { { "mux35_5.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux35_5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux70_35.v 1 1 " "Found 1 design units, including 1 entities, in source file mux70_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux70_35 " "Found entity 1: mux70_35" {  } { { "mux70_35.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux70_35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux140_35.v 1 1 " "Found 1 design units, including 1 entities, in source file mux140_35.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux140_35 " "Found entity 1: mux140_35" {  } { { "mux140_35.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux140_35.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_demux_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_demux_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_demux_seg " "Found entity 1: mux_demux_seg" {  } { { "mux_demux_seg.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux_demux_seg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204873 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "posicionamento.v(71) " "Verilog HDL Module Instantiation warning at posicionamento.v(71): ignored dangling comma in List of Port Connections" {  } { { "posicionamento.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/posicionamento.v" 71 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1700681204874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "posicionamento.v 1 1 " "Found 1 design units, including 1 entities, in source file posicionamento.v" { { "Info" "ISGN_ENTITY_NAME" "1 posicionamento " "Found entity 1: posicionamento" {  } { { "posicionamento.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/posicionamento.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salvar_mapa.v 1 1 " "Found 1 design units, including 1 entities, in source file salvar_mapa.v" { { "Info" "ISGN_ENTITY_NAME" "1 salvar_mapa " "Found entity 1: salvar_mapa" {  } { { "salvar_mapa.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/salvar_mapa.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "salvar_mapa2.v 1 1 " "Found 1 design units, including 1 entities, in source file salvar_mapa2.v" { { "Info" "ISGN_ENTITY_NAME" "1 salvar_mapa2 " "Found entity 1: salvar_mapa2" {  } { { "salvar_mapa2.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/salvar_mapa2.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmento_coluna.v 1 1 " "Found 1 design units, including 1 entities, in source file segmento_coluna.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_coluna " "Found entity 1: segmento_coluna" {  } { { "segmento_coluna.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/segmento_coluna.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmento_estado.v 1 1 " "Found 1 design units, including 1 entities, in source file segmento_estado.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_estado " "Found entity 1: segmento_estado" {  } { { "segmento_estado.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/segmento_estado.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segmento_linha.v 1 1 " "Found 1 design units, including 1 entities, in source file segmento_linha.v" { { "Info" "ISGN_ENTITY_NAME" "1 segmento_linha " "Found entity 1: segmento_linha" {  } { { "segmento_linha.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/segmento_linha.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flip_flop " "Found entity 1: t_flip_flop" {  } { { "t_flip_flop.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/t_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700681204882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681204882 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700681204907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divisor_16x clock_divisor_16x:div_freq " "Elaborating entity \"clock_divisor_16x\" for hierarchy \"clock_divisor_16x:div_freq\"" {  } { { "main.v" "div_freq" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/main.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flip_flop clock_divisor_16x:div_freq\|t_flip_flop:ff0 " "Elaborating entity \"t_flip_flop\" for hierarchy \"clock_divisor_16x:div_freq\|t_flip_flop:ff0\"" {  } { { "clock_divisor_16x.v" "ff0" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/clock_divisor_16x.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_demux_seg mux_demux_seg:exibir_seg " "Elaborating entity \"mux_demux_seg\" for hierarchy \"mux_demux_seg:exibir_seg\"" {  } { { "main.v" "exibir_seg" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/main.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_2bits mux_demux_seg:exibir_seg\|contador_2bits:cont_seg " "Elaborating entity \"contador_2bits\" for hierarchy \"mux_demux_seg:exibir_seg\|contador_2bits:cont_seg\"" {  } { { "mux_demux_seg.v" "cont_seg" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux_demux_seg.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_estado mux_demux_seg:exibir_seg\|segmento_estado:dig_1 " "Elaborating entity \"segmento_estado\" for hierarchy \"mux_demux_seg:exibir_seg\|segmento_estado:dig_1\"" {  } { { "mux_demux_seg.v" "dig_1" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux_demux_seg.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_coluna mux_demux_seg:exibir_seg\|segmento_coluna:dig_3 " "Elaborating entity \"segmento_coluna\" for hierarchy \"mux_demux_seg:exibir_seg\|segmento_coluna:dig_3\"" {  } { { "mux_demux_seg.v" "dig_3" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux_demux_seg.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segmento_linha mux_demux_seg:exibir_seg\|segmento_linha:dig_4 " "Elaborating entity \"segmento_linha\" for hierarchy \"mux_demux_seg:exibir_seg\|segmento_linha:dig_4\"" {  } { { "mux_demux_seg.v" "dig_4" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/mux_demux_seg.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matrizes_e_rbg matrizes_e_rbg:pos_atq_rbg " "Elaborating entity \"matrizes_e_rbg\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\"" {  } { { "main.v" "pos_atq_rbg" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/main.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "posicionamento matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz " "Elaborating entity \"posicionamento\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\"" {  } { { "matrizes_e_rbg.v" "pos_matriz" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/matrizes_e_rbg.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux140_35 matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|mux140_35:mapas " "Elaborating entity \"mux140_35\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|mux140_35:mapas\"" {  } { { "posicionamento.v" "mapas" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/posicionamento.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "salvar_mapa2 matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao " "Elaborating entity \"salvar_mapa2\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao\"" {  } { { "posicionamento.v" "mapa_posicao" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/posicionamento.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao\|d_flip_flop:ffa0 " "Elaborating entity \"d_flip_flop\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|posicionamento:pos_matriz\|salvar_mapa2:mapa_posicao\|d_flip_flop:ffa0\"" {  } { { "salvar_mapa2.v" "ffa0" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/salvar_mapa2.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ataque matrizes_e_rbg:pos_atq_rbg\|ataque:atacando " "Elaborating entity \"ataque\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\"" {  } { { "matrizes_e_rbg.v" "atacando" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/matrizes_e_rbg.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "col_x_lin matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque " "Elaborating entity \"col_x_lin\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque\"" {  } { { "ataque.v" "variaveis_de_ataque" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/ataque.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "linha_cod matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque\|linha_cod:cod_linha " "Elaborating entity \"linha_cod\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque\|linha_cod:cod_linha\"" {  } { { "col_x_lin.v" "cod_linha" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/col_x_lin.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coluna_cod matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque\|coluna_cod:cod_coluna " "Elaborating entity \"coluna_cod\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque\|coluna_cod:cod_coluna\"" {  } { { "col_x_lin.v" "cod_coluna" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/col_x_lin.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "salvar_mapa matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque\|salvar_mapa:matriz_de_atq " "Elaborating entity \"salvar_mapa\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque\|salvar_mapa:matriz_de_atq\"" {  } { { "col_x_lin.v" "matriz_de_atq" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/col_x_lin.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque\|comparador:atq_x_pos " "Elaborating entity \"comparador\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|ataque:atacando\|col_x_lin:variaveis_de_ataque\|comparador:atq_x_pos\"" {  } { { "col_x_lin.v" "atq_x_pos" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/col_x_lin.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux70_35 matrizes_e_rbg:pos_atq_rbg\|mux70_35:mux_atq_def " "Elaborating entity \"mux70_35\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|mux70_35:mux_atq_def\"" {  } { { "matrizes_e_rbg.v" "mux_atq_def" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/matrizes_e_rbg.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exibir_matriz matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final " "Elaborating entity \"exibir_matriz\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\"" {  } { { "matrizes_e_rbg.v" "matriz_final" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/matrizes_e_rbg.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux_count_3b matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|demux_count_3b:E_demux_count_3b " "Elaborating entity \"demux_count_3b\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|demux_count_3b:E_demux_count_3b\"" {  } { { "exibir_matriz.v" "E_demux_count_3b" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/exibir_matriz.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_3bits matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|demux_count_3b:E_demux_count_3b\|contador_3bits:count3 " "Elaborating entity \"contador_3bits\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|demux_count_3b:E_demux_count_3b\|contador_3bits:count3\"" {  } { { "demux_count_3b.v" "count3" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/demux_count_3b.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux35_5 matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|mux35_5:E_mux35_5 " "Elaborating entity \"mux35_5\" for hierarchy \"matrizes_e_rbg:pos_atq_rbg\|exibir_matriz:matriz_final\|mux35_5:E_mux35_5\"" {  } { { "exibir_matriz.v" "E_mux35_5" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/exibir_matriz.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700681204947 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "6 " "Ignored 6 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "6 " "Ignored 6 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1700681205049 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1700681205049 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "p VCC " "Pin \"p\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700681205302 "|main|p"} { "Warning" "WMLS_MLS_STUCK_PIN" "dig2 VCC " "Pin \"dig2\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Projetos/PBL2_Pedro_Completo_22Nov/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700681205302 "|main|dig2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700681205302 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700681205469 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "246 " "Implemented 246 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700681205476 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700681205476 ""} { "Info" "ICUT_CUT_TM_LCELLS" "210 " "Implemented 210 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700681205476 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700681205476 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4725 " "Peak virtual memory: 4725 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700681205523 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 22 16:26:45 2023 " "Processing ended: Wed Nov 22 16:26:45 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700681205523 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700681205523 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700681205523 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700681205523 ""}
