Vivado Simulator v2022.1
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2022.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_dft_top glbl -Oenable_linking_all_libraries -prj dft.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_14 --lib ieee_proposed=./ieee_proposed -s dft -debug wave 
Multi-threading is on. Using 10 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/ip/xil_defaultlib/dft_fadd_32ns_32ns_32_10_full_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_fadd_32ns_32ns_32_10_full_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/ip/xil_defaultlib/dft_fmul_32ns_32ns_32_7_max_dsp_1_ip.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_fmul_32ns_32ns_32_7_max_dsp_1_ip
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_imag_op_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_imag_op_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_17.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_17
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_18.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_18
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_19.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_19
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_20.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_20
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_7
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_op_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_op_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/AESL_automem_real_sample.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_real_sample
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/dft.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_dft_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/dft.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/dft_fadd_32ns_32ns_32_10_full_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_fadd_32ns_32ns_32_10_full_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/dft_flow_control_loop_pipe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_flow_control_loop_pipe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/dft_fmul_32ns_32ns_32_7_max_dsp_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_fmul_32ns_32ns_32_7_max_dsp_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/dft_mul_10s_10s_10_3_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_mul_10s_10s_10_3_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/dft_mul_mul_11ns_12ns_23_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_mul_mul_11ns_12ns_23_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module dft_mul_mul_11ns_12ns_23_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_p_ZL22cos_coefficients_table_0_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_p_ZL22sin_coefficients_table_0_ROM_AUTO_1R
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/1111HLS/LabC/DFT/DFT/opt2_unroll/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_viv_comp
Compiling package ieee.numeric_std
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_exp_table...
Compiling package mult_gen_v12_0_18.mult_gen_v12_0_18_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_14.floating_point_v7_1_14_pkg
Compiling package floating_point_v7_1_14.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.dft_p_ZL22cos_coefficients_table...
Compiling module xil_defaultlib.dft_p_ZL22sin_coefficients_table...
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [delay_default]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,bcascreg=0,breg...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=24,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=16,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(c_part="xc7z020...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_14.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=27)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_14.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=9,length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_14.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=5,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=6,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=5,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=12)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.dft_fadd_32ns_32ns_32_10_full_ds...
Compiling module xil_defaultlib.dft_fadd_32ns_32ns_32_10_full_ds...
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,a_...]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_14.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_14.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=7)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=8,fast_input=true)\]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_14.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_14.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=0,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_14.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=4,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=14)\]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_14.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_14.delay [\delay(width=25)\]
Compiling architecture struct of entity floating_point_v7_1_14.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_14.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_14.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14_viv [\floating_point_v7_1_14_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_14.floating_point_v7_1_14 [\floating_point_v7_1_14(c_xdevic...]
Compiling module xil_defaultlib.dft_fmul_32ns_32ns_32_7_max_dsp_...
Compiling module xil_defaultlib.dft_fmul_32ns_32ns_32_7_max_dsp_...
Compiling module xil_defaultlib.dft_mul_10s_10s_10_3_1(NUM_STAGE...
Compiling module xil_defaultlib.dft_mul_mul_11ns_12ns_23_4_1_DSP...
Compiling module xil_defaultlib.dft_mul_mul_11ns_12ns_23_4_1(ID=...
Compiling module xil_defaultlib.dft_flow_control_loop_pipe
Compiling module xil_defaultlib.dft
Compiling module xil_defaultlib.AESL_automem_real_sample
Compiling module xil_defaultlib.AESL_automem_real_op_0
Compiling module xil_defaultlib.AESL_automem_real_op_1
Compiling module xil_defaultlib.AESL_automem_real_op_2
Compiling module xil_defaultlib.AESL_automem_real_op_3
Compiling module xil_defaultlib.AESL_automem_real_op_4
Compiling module xil_defaultlib.AESL_automem_real_op_5
Compiling module xil_defaultlib.AESL_automem_real_op_6
Compiling module xil_defaultlib.AESL_automem_real_op_7
Compiling module xil_defaultlib.AESL_automem_real_op_8
Compiling module xil_defaultlib.AESL_automem_real_op_9
Compiling module xil_defaultlib.AESL_automem_real_op_10
Compiling module xil_defaultlib.AESL_automem_real_op_11
Compiling module xil_defaultlib.AESL_automem_real_op_12
Compiling module xil_defaultlib.AESL_automem_real_op_13
Compiling module xil_defaultlib.AESL_automem_real_op_14
Compiling module xil_defaultlib.AESL_automem_real_op_15
Compiling module xil_defaultlib.AESL_automem_real_op_16
Compiling module xil_defaultlib.AESL_automem_real_op_17
Compiling module xil_defaultlib.AESL_automem_real_op_18
Compiling module xil_defaultlib.AESL_automem_real_op_19
Compiling module xil_defaultlib.AESL_automem_real_op_20
Compiling module xil_defaultlib.AESL_automem_imag_op_0
Compiling module xil_defaultlib.AESL_automem_imag_op_1
Compiling module xil_defaultlib.AESL_automem_imag_op_2
Compiling module xil_defaultlib.AESL_automem_imag_op_3
Compiling module xil_defaultlib.AESL_automem_imag_op_4
Compiling module xil_defaultlib.AESL_automem_imag_op_5
Compiling module xil_defaultlib.AESL_automem_imag_op_6
Compiling module xil_defaultlib.AESL_automem_imag_op_7
Compiling module xil_defaultlib.AESL_automem_imag_op_8
Compiling module xil_defaultlib.AESL_automem_imag_op_9
Compiling module xil_defaultlib.AESL_automem_imag_op_10
Compiling module xil_defaultlib.AESL_automem_imag_op_11
Compiling module xil_defaultlib.AESL_automem_imag_op_12
Compiling module xil_defaultlib.AESL_automem_imag_op_13
Compiling module xil_defaultlib.AESL_automem_imag_op_14
Compiling module xil_defaultlib.AESL_automem_imag_op_15
Compiling module xil_defaultlib.AESL_automem_imag_op_16
Compiling module xil_defaultlib.AESL_automem_imag_op_17
Compiling module xil_defaultlib.AESL_automem_imag_op_18
Compiling module xil_defaultlib.AESL_automem_imag_op_19
Compiling module xil_defaultlib.AESL_automem_imag_op_20
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_dft_top
Compiling module work.glbl
Built simulation snapshot dft
