-- -------------------------------------------------------------
--
--  Entity Declaration for inst_splice_e_s
--
-- Generated
--  by:  wig
--  on:  Wed Feb 15 09:42:21 2006
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -sheet HIER=HIER_SPLICE -sheet CONN=CONN_SPLICE -nodelta ../../macro.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: inst_splice_e_s-e.vhd,v 1.1 2006/03/14 08:13:23 wig Exp $
-- $Date: 2006/03/14 08:13:23 $
-- $Log: inst_splice_e_s-e.vhd,v $
-- Revision 1.1  2006/03/14 08:13:23  wig
-- Adding testcase macro/splice: started development for macros iterating over signal bits
--
--
-- Based on Mix Entity Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.76 2006/01/19 08:49:31 wig Exp 
--
-- Generator: mix_0.pl Version: Revision: 1.43 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/enty


--

--
-- Start of Generated Entity inst_splice_e_s
--
entity inst_splice_e_s is

	-- Generics:
		-- No Generated Generics for Entity inst_splice_e_s

	-- Generated Port Declaration:
		port(
		-- Generated Port for Entity inst_splice_e_s
			p_mix_s_splice_3_0_go	: out	std_ulogic;
			p_mix_s_splice_3_10_go	: out	std_ulogic;
			p_mix_s_splice_3_11_go	: out	std_ulogic;
			p_mix_s_splice_3_12_go	: out	std_ulogic;
			p_mix_s_splice_3_13_go	: out	std_ulogic;
			p_mix_s_splice_3_14_go	: out	std_ulogic;
			p_mix_s_splice_3_15_go	: out	std_ulogic;
			p_mix_s_splice_3_1_go	: out	std_ulogic;
			p_mix_s_splice_3_2_go	: out	std_ulogic;
			p_mix_s_splice_3_3_go	: out	std_ulogic;
			p_mix_s_splice_3_4_go	: out	std_ulogic;
			p_mix_s_splice_3_5_go	: out	std_ulogic;
			p_mix_s_splice_3_6_go	: out	std_ulogic;
			p_mix_s_splice_3_7_go	: out	std_ulogic;
			p_mix_s_splice_3_8_go	: out	std_ulogic;
			p_mix_s_splice_3_9_go	: out	std_ulogic;
			p_mix_s_splice_3_gi	: in	std_ulogic_vector(15 downto 0);
			p_mix_s_splice_4_gi	: in	std_ulogic_vector(15 downto 0);
			p_mix_s_splice_5_gi	: in	std_ulogic_vector(7 downto 0);
			p_mix_s_splice_join_4_go	: out	std_ulogic_vector(15 downto 0);
			p_mix_s_splice_join_5_go	: out	std_ulogic_vector(7 downto 0)
		-- End of Generated Port for Entity inst_splice_e_s
		);
end inst_splice_e_s;
--
-- End of Generated Entity inst_splice_e_s
--


--
--!End of Entity/ies
-- --------------------------------------------------------------
