{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747778014693 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747778014694 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 21 00:53:34 2025 " "Processing started: Wed May 21 00:53:34 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747778014694 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747778014694 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 05_cpu -c 05_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off 05_cpu -c 05_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747778014694 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1747778014835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747778014835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/imem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747778021338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747778021338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_mmio.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem_mmio.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_mmio " "Found entity 1: dmem_mmio" {  } { { "dmem_mmio.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/dmem_mmio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747778021338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747778021338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747778021339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747778021339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747778021339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747778021339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "riscv_single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file riscv_single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 riscv_single_cycle " "Found entity 1: riscv_single_cycle" {  } { { "riscv_single_cycle.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/riscv_single_cycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747778021340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747778021340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7_display.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_display " "Found entity 1: seg7_display" {  } { { "seg7_display.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/seg7_display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747778021340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747778021340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "system_top.v 1 1 " "Found 1 design units, including 1 entities, in source file system_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 system_top " "Found entity 1: system_top" {  } { { "system_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/system_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747778021341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747778021341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mmio_data riscv_single_cycle.v(182) " "Verilog HDL Implicit Net warning at riscv_single_cycle.v(182): created implicit net for \"mmio_data\"" {  } { { "riscv_single_cycle.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/riscv_single_cycle.v" 182 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747778021341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mmio_we riscv_single_cycle.v(183) " "Verilog HDL Implicit Net warning at riscv_single_cycle.v(183): created implicit net for \"mmio_we\"" {  } { { "riscv_single_cycle.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/riscv_single_cycle.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747778021341 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system_top " "Elaborating entity \"system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747778021374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem_inst " "Elaborating entity \"imem\" for hierarchy \"imem:imem_inst\"" {  } { { "system_top.v" "imem_inst" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/system_top.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747778021376 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "6 0 1023 imem.v(10) " "Verilog HDL warning at imem.v(10): number of words (6) in memory file does not match the number of elements in the address range \[0:1023\]" {  } { { "imem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/imem.v" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1747778021382 "|system_top|imem:imem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 imem.v(9) " "Net \"mem.data_a\" at imem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/imem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747778021403 "|system_top|imem:imem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 imem.v(9) " "Net \"mem.waddr_a\" at imem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/imem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747778021403 "|system_top|imem:imem_inst"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 imem.v(9) " "Net \"mem.we_a\" at imem.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "imem.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/imem.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1747778021403 "|system_top|imem:imem_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem_mmio dmem_mmio:dmem_inst " "Elaborating entity \"dmem_mmio\" for hierarchy \"dmem_mmio:dmem_inst\"" {  } { { "system_top.v" "dmem_inst" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/system_top.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747778021408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riscv_single_cycle riscv_single_cycle:cpu " "Elaborating entity \"riscv_single_cycle\" for hierarchy \"riscv_single_cycle:cpu\"" {  } { { "system_top.v" "cpu" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/system_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747778021409 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mmio_data riscv_single_cycle.v(182) " "Verilog HDL or VHDL warning at riscv_single_cycle.v(182): object \"mmio_data\" assigned a value but never read" {  } { { "riscv_single_cycle.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/riscv_single_cycle.v" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747778021413 "|system_top|riscv_single_cycle:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mmio_we riscv_single_cycle.v(183) " "Verilog HDL or VHDL warning at riscv_single_cycle.v(183): object \"mmio_we\" assigned a value but never read" {  } { { "riscv_single_cycle.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/riscv_single_cycle.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747778021413 "|system_top|riscv_single_cycle:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 riscv_single_cycle.v(182) " "Verilog HDL assignment warning at riscv_single_cycle.v(182): truncated value with size 32 to match size of target (1)" {  } { { "riscv_single_cycle.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/riscv_single_cycle.v" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747778021413 "|system_top|riscv_single_cycle:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile riscv_single_cycle:cpu\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"riscv_single_cycle:cpu\|regfile:rf\"" {  } { { "riscv_single_cycle.v" "rf" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/riscv_single_cycle.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747778021413 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 regfile.v(12) " "Verilog HDL assignment warning at regfile.v(12): truncated value with size 32 to match size of target (8)" {  } { { "regfile.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/regfile.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747778021414 "|system_top|riscv_single_cycle:cpu|regfile:rf"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu riscv_single_cycle:cpu\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"riscv_single_cycle:cpu\|alu:alu_inst\"" {  } { { "riscv_single_cycle.v" "alu_inst" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/riscv_single_cycle.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747778021414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7_display seg7_display:seg7 " "Elaborating entity \"seg7_display\" for hierarchy \"seg7_display:seg7\"" {  } { { "system_top.v" "seg7" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/system_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747778021415 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "riscv_single_cycle:cpu\|regfile:rf\|regs " "RAM logic \"riscv_single_cycle:cpu\|regfile:rf\|regs\" is uninferred due to inappropriate RAM size" {  } { { "regfile.v" "regs" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/regfile.v" 8 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1747778021708 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "dmem_mmio:dmem_inst\|mem " "RAM logic \"dmem_mmio:dmem_inst\|mem\" is uninferred due to asynchronous read logic" {  } { { "dmem_mmio.v" "mem" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/dmem_mmio.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747778021708 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1747778021708 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/db/05_cpu.ram0_imem_c7c8ff6.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/db/05_cpu.ram0_imem_c7c8ff6.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1747778021734 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dp VCC " "Pin \"dp\" is stuck at VCC" {  } { { "system_top.v" "" { Text "/home/ilya/Desktop/baikal/drec-fpga-intro/problems/2025/05_cpu/system_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747778022753 "|system_top|dp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747778022753 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1747778022866 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747778024039 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747778024194 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747778024194 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2136 " "Implemented 2136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747778024311 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747778024311 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2126 " "Implemented 2126 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747778024311 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747778024311 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747778024318 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 21 00:53:44 2025 " "Processing ended: Wed May 21 00:53:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747778024318 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747778024318 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747778024318 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747778024318 ""}
