module logicOut (
    input clk,  // clock
    input rst,  // reset  
    
    output signalA,
    output signalB,
    output signalC
  ) {

  .clk(clk), .rst(rst) {
    dff counterA[28];
    dff counterB[29];
    dff counterC[30];   
  }
  
  always {
    signalA = counterA.q[27];
    counterA.d = counterA.q + 1;
    
    signalB = counterB.q[28];
    counterB.d = counterB.q + 1;
    
    signalC = counterC.q[29];
    counterC.d = counterC.q + 1;

  }
}
