#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Mar  1 04:56:52 2019
# Process ID: 8236
# Current directory: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8796 C:\Users\FoersterGame\Documents\GitHub\ENES246\10Latches\2_EveryOtherClocked\EveryOther.xpr
# Log file: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/vivado.log
# Journal file: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Scott Foerster/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther' since last save.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-2] IPUserFilesDir: Could not find the directory 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther.ip_user_files', nor could it be found using path 'C:/Users/Scott Foerster/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther/EveryOther.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 04:57:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther.runs/synth_1/runme.log
[Fri Mar  1 04:57:08 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther.runs/impl_1/EveryOther.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther.runs/impl_1/EveryOther.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 05:00:34 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther.runs/synth_1/runme.log
[Fri Mar  1 05:00:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther.runs/impl_1/EveryOther.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther.runs/impl_1/EveryOther.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 05:05:05 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther.runs/synth_1/runme.log
[Fri Mar  1 05:05:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/2_EveryOtherClocked/EveryOther.runs/impl_1/EveryOther.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
create_project ComboLockASN C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
file mkdir C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/ComboLockASN.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/ComboLockASN.srcs/sources_1/new/ComboLockASN.sv w ]
add_files C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/ComboLockASN.srcs/sources_1/new/ComboLockASN.sv
import_files -fileset constrs_1 -force -norecurse C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/Nexys4DDR_Master.xdc
update_compile_order -fileset sources_1
close_project
create_project 4wideMux C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN -part xc7a100tcsg324-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
file mkdir C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv w ]
add_files C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv
import_files -fileset constrs_1 -force -norecurse C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/Nexys4DDR_Master.xdc
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: FourWideMux
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1842.336 ; gain = 62.602
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourWideMux' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
WARNING: [Synth 8-567] referenced signal 'SW' should be on the sensitivity list [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:32]
INFO: [Synth 8-6155] done synthesizing module 'FourWideMux' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
WARNING: [Synth 8-3917] design FourWideMux has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design FourWideMux has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design FourWideMux has port LED[1] driven by constant 0
WARNING: [Synth 8-3331] design FourWideMux has unconnected port EnterCombo
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1881.012 ; gain = 101.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1881.012 ; gain = 101.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1881.012 ; gain = 101.277
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.887 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2245.520 ; gain = 465.785
7 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2245.520 ; gain = 465.785
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 07:20:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/synth_1/runme.log
[Fri Mar  1 07:20:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2331.188 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourWideMux' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FourWideMux' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
WARNING: [Synth 8-3917] design FourWideMux has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design FourWideMux has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design FourWideMux has port LED[1] driven by constant 0
WARNING: [Synth 8-3331] design FourWideMux has unconnected port EnterCombo
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2353.289 ; gain = 22.102
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2353.289 ; gain = 22.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2353.289 ; gain = 22.102
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FourWideMux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FourWideMux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2368.180 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2461.238 ; gain = 130.051
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3402.488 ; gain = 0.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourWideMux' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FourWideMux' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
WARNING: [Synth 8-3917] design FourWideMux has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design FourWideMux has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design FourWideMux has port LED[1] driven by constant 0
WARNING: [Synth 8-3331] design FourWideMux has unconnected port EnterCombo
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3430.402 ; gain = 28.645
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3430.402 ; gain = 28.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3430.402 ; gain = 28.645
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FourWideMux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FourWideMux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.102 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3444.102 ; gain = 42.344
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourWideMux' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FourWideMux' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
WARNING: [Synth 8-3917] design FourWideMux has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design FourWideMux has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design FourWideMux has port LED[1] driven by constant 0
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[7]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[6]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[5]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[4]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[3]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[2]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port EnterCombo
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FourWideMux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FourWideMux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.102 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FourWideMux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FourWideMux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3444.102 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourWideMux' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FourWideMux' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
WARNING: [Synth 8-3917] design FourWideMux has port LED[3] driven by constant 0
WARNING: [Synth 8-3917] design FourWideMux has port LED[2] driven by constant 0
WARNING: [Synth 8-3917] design FourWideMux has port LED[1] driven by constant 0
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[7]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[6]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[5]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[4]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[3]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 3 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 07:36:38 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/synth_1/runme.log
[Fri Mar  1 07:36:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/FourWideMux.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/FourWideMux.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 07:43:24 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourWideMux' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FourWideMux' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port LED[1]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[15]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[14]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[13]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[12]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[7]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[6]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[5]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[4]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[3]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED[2]'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED[3]'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/FourWideMux.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 07:44:37 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/synth_1/runme.log
[Fri Mar  1 07:44:37 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourWideMux' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FourWideMux' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[7]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[6]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[5]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[4]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[3]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run impl_1 -prev_step 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 07:46:03 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/synth_1/runme.log
[Fri Mar  1 07:46:03 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/FourWideMux.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'EnterCombo'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourWideMux' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FourWideMux' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[7]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[6]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[5]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[4]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[3]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port SW[2]
WARNING: [Synth 8-3331] design FourWideMux has unconnected port EnterCombo
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3444.102 ; gain = 0.000
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourWideMux' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FourWideMux' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3444.102 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3444.102 ; gain = 0.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 07:58:50 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/synth_1/runme.log
[Fri Mar  1 07:58:50 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 08:00:54 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/synth_1/runme.log
[Fri Mar  1 08:00:54 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'EnterCombo_IBUF'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FourWideMux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FourWideMux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3586.867 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 08:04:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/synth_1/runme.log
[Fri Mar  1 08:04:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'EnterCombo_IBUF'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Designutils 20-1307] Command 'use' is not supported in the xdc constraint file. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:16]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FourWideMux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FourWideMux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3619.656 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 08:08:44 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/synth_1/runme.log
[Fri Mar  1 08:08:44 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
CRITICAL WARNING: [Designutils 20-1307] Command 'use' is not supported in the xdc constraint file. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:16]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FourWideMux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FourWideMux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3619.656 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FourWideMux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FourWideMux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3619.656 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 08:11:06 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/synth_1/runme.log
[Fri Mar  1 08:11:06 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FourWideMux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FourWideMux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3619.656 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 08:13:34 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/synth_1/runme.log
[Fri Mar  1 08:13:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/FourWideMux.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3619.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'FourWideMux' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'FourWideMux' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/sources_1/new/FourWideMux.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3619.656 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3619.656 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3619.656 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EnterCombo'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FourWideMux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FourWideMux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3619.656 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3619.656 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/FourWideMux.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3619.656 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 3619.656 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3619.656 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3619.656 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Fri Mar  1 08:16:53 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Fri Mar  1 08:17:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 08:18:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
close_design
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'EnterCombo'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FourWideMux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FourWideMux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4306.109 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'clk_IBUF'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.srcs/constrs_1/imports/4_ComboLockASN/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/FourWideMux_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/FourWideMux_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4306.109 ; gain = 0.000
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Fri Mar  1 08:23:15 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/synth_1/runme.log
[Fri Mar  1 08:23:15 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/4_ComboLockASN/4wideMux.runs/impl_1/FourWideMux.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4306.109 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 4306.109 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4306.109 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B140A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A8B140A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
INFO: [Labtools 27-1435] Device xc7a100t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar  1 08:27:41 2019...
