$comment
	File created using the following command:
		vcd file test_ALU.msim.vcd -direction
$end
$date
	Fri May 31 14:16:18 2024
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module test_ALU_vlg_vec_tst $end
$var reg 8 ! A [7:0] $end
$var reg 2 " ALU_Sel [1:0] $end
$var reg 8 # B [7:0] $end
$var wire 1 $ dec [6] $end
$var wire 1 % dec [5] $end
$var wire 1 & dec [4] $end
$var wire 1 ' dec [3] $end
$var wire 1 ( dec [2] $end
$var wire 1 ) dec [1] $end
$var wire 1 * dec [0] $end
$var wire 1 + uni [6] $end
$var wire 1 , uni [5] $end
$var wire 1 - uni [4] $end
$var wire 1 . uni [3] $end
$var wire 1 / uni [2] $end
$var wire 1 0 uni [1] $end
$var wire 1 1 uni [0] $end
$var wire 1 2 vec_NZVC [3] $end
$var wire 1 3 vec_NZVC [2] $end
$var wire 1 4 vec_NZVC [1] $end
$var wire 1 5 vec_NZVC [0] $end
$var wire 1 6 sampler $end
$scope module i1 $end
$var wire 1 7 gnd $end
$var wire 1 8 vcc $end
$var wire 1 9 unknown $end
$var tri1 1 : devclrn $end
$var tri1 1 ; devpor $end
$var tri1 1 < devoe $end
$var wire 1 = vec_NZVC[0]~output_o $end
$var wire 1 > vec_NZVC[1]~output_o $end
$var wire 1 ? vec_NZVC[2]~output_o $end
$var wire 1 @ vec_NZVC[3]~output_o $end
$var wire 1 A uni[0]~output_o $end
$var wire 1 B uni[1]~output_o $end
$var wire 1 C uni[2]~output_o $end
$var wire 1 D uni[3]~output_o $end
$var wire 1 E uni[4]~output_o $end
$var wire 1 F uni[5]~output_o $end
$var wire 1 G uni[6]~output_o $end
$var wire 1 H dec[0]~output_o $end
$var wire 1 I dec[1]~output_o $end
$var wire 1 J dec[2]~output_o $end
$var wire 1 K dec[3]~output_o $end
$var wire 1 L dec[4]~output_o $end
$var wire 1 M dec[5]~output_o $end
$var wire 1 N dec[6]~output_o $end
$var wire 1 O B[7]~input_o $end
$var wire 1 P A[7]~input_o $end
$var wire 1 Q B[6]~input_o $end
$var wire 1 R A[6]~input_o $end
$var wire 1 S A[5]~input_o $end
$var wire 1 T B[5]~input_o $end
$var wire 1 U B[4]~input_o $end
$var wire 1 V A[4]~input_o $end
$var wire 1 W A[3]~input_o $end
$var wire 1 X B[3]~input_o $end
$var wire 1 Y B[2]~input_o $end
$var wire 1 Z A[2]~input_o $end
$var wire 1 [ B[1]~input_o $end
$var wire 1 \ A[1]~input_o $end
$var wire 1 ] B[0]~input_o $end
$var wire 1 ^ A[0]~input_o $end
$var wire 1 _ Port_ALU|Add0~1 $end
$var wire 1 ` Port_ALU|Add0~3 $end
$var wire 1 a Port_ALU|Add0~5 $end
$var wire 1 b Port_ALU|Add0~7 $end
$var wire 1 c Port_ALU|Add0~9 $end
$var wire 1 d Port_ALU|Add0~11 $end
$var wire 1 e Port_ALU|Add0~13 $end
$var wire 1 f Port_ALU|Add0~15 $end
$var wire 1 g Port_ALU|Add0~16_combout $end
$var wire 1 h Port_ALU|LessThan0~1_cout $end
$var wire 1 i Port_ALU|LessThan0~3_cout $end
$var wire 1 j Port_ALU|LessThan0~5_cout $end
$var wire 1 k Port_ALU|LessThan0~7_cout $end
$var wire 1 l Port_ALU|LessThan0~9_cout $end
$var wire 1 m Port_ALU|LessThan0~11_cout $end
$var wire 1 n Port_ALU|LessThan0~13_cout $end
$var wire 1 o Port_ALU|LessThan0~14_combout $end
$var wire 1 p ALU_Sel[0]~input_o $end
$var wire 1 q Port_ALU|NZVC[0]~0_combout $end
$var wire 1 r ALU_Sel[1]~input_o $end
$var wire 1 s Port_ALU|Add0~14_combout $end
$var wire 1 t Port_ALU|Add1~1 $end
$var wire 1 u Port_ALU|Add1~3 $end
$var wire 1 v Port_ALU|Add1~5 $end
$var wire 1 w Port_ALU|Add1~7 $end
$var wire 1 x Port_ALU|Add1~9 $end
$var wire 1 y Port_ALU|Add1~11 $end
$var wire 1 z Port_ALU|Add1~13 $end
$var wire 1 { Port_ALU|Add1~14_combout $end
$var wire 1 | Port_ALU|NZVC[1]~1_combout $end
$var wire 1 } Port_ALU|NZVC[1]~2_combout $end
$var wire 1 ~ Port_ALU|Add0~4_combout $end
$var wire 1 !! Port_ALU|Add0~10_combout $end
$var wire 1 "! Port_ALU|Add0~6_combout $end
$var wire 1 #! Port_ALU|Add0~8_combout $end
$var wire 1 $! Port_ALU|NZVC[2]~7_combout $end
$var wire 1 %! Port_ALU|Add0~0_combout $end
$var wire 1 &! Port_ALU|Add0~2_combout $end
$var wire 1 '! Port_ALU|NZVC[2]~6_combout $end
$var wire 1 (! Port_ALU|Add1~2_combout $end
$var wire 1 )! Port_ALU|Add1~0_combout $end
$var wire 1 *! Port_ALU|NZVC[2]~3_combout $end
$var wire 1 +! Port_ALU|Add1~12_combout $end
$var wire 1 ,! Port_ALU|Add1~8_combout $end
$var wire 1 -! Port_ALU|Add1~4_combout $end
$var wire 1 .! Port_ALU|Add1~6_combout $end
$var wire 1 /! Port_ALU|Add1~10_combout $end
$var wire 1 0! Port_ALU|NZVC[2]~4_combout $end
$var wire 1 1! Port_ALU|NZVC[2]~5_combout $end
$var wire 1 2! Port_ALU|Add0~12_combout $end
$var wire 1 3! Port_ALU|NZVC[2]~8_combout $end
$var wire 1 4! Port_ALU|Result[7]~0_combout $end
$var wire 1 5! Port_ALU|NZVC[3]~clkctrl_outclk $end
$var wire 1 6! Port_ALU|Result[3]~4_combout $end
$var wire 1 7! Port_ALU|Result[2]~3_combout $end
$var wire 1 8! Port_ALU|Result[1]~2_combout $end
$var wire 1 9! Port_ALU|Result[0]~1_combout $end
$var wire 1 :! Add0~1 $end
$var wire 1 ;! Add0~3 $end
$var wire 1 <! Add0~4_combout $end
$var wire 1 =! ressul_use[3]~3_combout $end
$var wire 1 >! ressul_use[0]~0_combout $end
$var wire 1 ?! Add0~0_combout $end
$var wire 1 @! ressul_use[1]~1_combout $end
$var wire 1 A! Add0~2_combout $end
$var wire 1 B! ressul_use[2]~2_combout $end
$var wire 1 C! BCD_2|Mux6~0_combout $end
$var wire 1 D! BCD_2|Mux5~0_combout $end
$var wire 1 E! BCD_2|Mux4~0_combout $end
$var wire 1 F! BCD_2|Mux3~0_combout $end
$var wire 1 G! BCD_2|Mux2~0_combout $end
$var wire 1 H! BCD_2|Mux1~0_combout $end
$var wire 1 I! BCD_2|Mux0~0_combout $end
$var wire 1 J! Port_ALU|Result[6]~7_combout $end
$var wire 1 K! Port_ALU|Result[5]~6_combout $end
$var wire 1 L! Port_ALU|Result[4]~5_combout $end
$var wire 1 M! Add0~5 $end
$var wire 1 N! Add0~7 $end
$var wire 1 O! Add0~9 $end
$var wire 1 P! Add0~11 $end
$var wire 1 Q! Add0~12_combout $end
$var wire 1 R! ressul_use[7]~7_combout $end
$var wire 1 S! Add0~6_combout $end
$var wire 1 T! ressul_use[4]~4_combout $end
$var wire 1 U! Add0~8_combout $end
$var wire 1 V! ressul_use[5]~5_combout $end
$var wire 1 W! Add0~10_combout $end
$var wire 1 X! ressul_use[6]~6_combout $end
$var wire 1 Y! BCD_1|Mux6~0_combout $end
$var wire 1 Z! BCD_1|Mux5~0_combout $end
$var wire 1 [! BCD_1|Mux4~0_combout $end
$var wire 1 \! BCD_1|Mux3~0_combout $end
$var wire 1 ]! BCD_1|Mux2~0_combout $end
$var wire 1 ^! BCD_1|Mux1~0_combout $end
$var wire 1 _! BCD_1|Mux0~0_combout $end
$var wire 1 `! resul_int [7] $end
$var wire 1 a! resul_int [6] $end
$var wire 1 b! resul_int [5] $end
$var wire 1 c! resul_int [4] $end
$var wire 1 d! resul_int [3] $end
$var wire 1 e! resul_int [2] $end
$var wire 1 f! resul_int [1] $end
$var wire 1 g! resul_int [0] $end
$var wire 1 h! Port_ALU|NZVC [3] $end
$var wire 1 i! Port_ALU|NZVC [2] $end
$var wire 1 j! Port_ALU|NZVC [1] $end
$var wire 1 k! Port_ALU|NZVC [0] $end
$var wire 1 l! resul_int1 [7] $end
$var wire 1 m! resul_int1 [6] $end
$var wire 1 n! resul_int1 [5] $end
$var wire 1 o! resul_int1 [4] $end
$var wire 1 p! resul_int1 [3] $end
$var wire 1 q! resul_int1 [2] $end
$var wire 1 r! resul_int1 [1] $end
$var wire 1 s! resul_int1 [0] $end
$var wire 1 t! Port_ALU|Result [7] $end
$var wire 1 u! Port_ALU|Result [6] $end
$var wire 1 v! Port_ALU|Result [5] $end
$var wire 1 w! Port_ALU|Result [4] $end
$var wire 1 x! Port_ALU|Result [3] $end
$var wire 1 y! Port_ALU|Result [2] $end
$var wire 1 z! Port_ALU|Result [1] $end
$var wire 1 {! Port_ALU|Result [0] $end
$var wire 1 |! resul_not [7] $end
$var wire 1 }! resul_not [6] $end
$var wire 1 ~! resul_not [5] $end
$var wire 1 !" resul_not [4] $end
$var wire 1 "" resul_not [3] $end
$var wire 1 #" resul_not [2] $end
$var wire 1 $" resul_not [1] $end
$var wire 1 %" resul_not [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1111000 !
b0 "
b0 #
1*
1)
1(
1'
0&
0%
0$
01
00
0/
0.
0-
0,
0+
05
04
03
02
x6
07
18
x9
1:
1;
1<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
0G
1H
1I
1J
1K
0L
0M
0N
0O
0P
0Q
1R
1S
0T
0U
1V
1W
0X
0Y
0Z
0[
0\
0]
0^
0_
1`
0a
1b
0c
1d
0e
1f
0g
0h
1i
0j
1k
0l
1m
0n
0o
0p
0q
0r
0s
1t
0u
1v
0w
1x
0y
1z
0{
0|
0}
0~
1!!
1"!
1#!
0$!
0%!
0&!
1'!
0(!
0)!
0*!
1+!
1,!
0-!
1.!
1/!
00!
01!
12!
03!
04!
05!
16!
07!
08!
09!
x:!
x;!
x<!
1=!
0>!
x?!
0@!
xA!
0B!
1C!
0D!
0E!
0F!
0G!
0H!
0I!
1J!
1K!
1L!
xM!
xN!
xO!
xP!
xQ!
0R!
xS!
1T!
xU!
1V!
xW!
1X!
0Y!
1Z!
1[!
1\!
0]!
0^!
0_!
xg!
xf!
xe!
xd!
xc!
xb!
xa!
x`!
0k!
0j!
0i!
0h!
xs!
xr!
xq!
xp!
xo!
xn!
xm!
zl!
0{!
0z!
0y!
1x!
1w!
1v!
1u!
zt!
x%"
x$"
x#"
x""
x!"
x~!
x}!
z|!
$end
#1000000
