pr_debug	,	F_3
enable_reg	,	V_28
to_clk_hw_omap	,	F_11
__iomem	,	T_1
clkdm_control	,	V_36
prcm_mod	,	V_18
enable_bit	,	V_31
CM_ICLKEN	,	V_30
clkdm	,	V_39
hw	,	V_24
INVERT_ENABLE	,	V_45
omap2_dflt_clk_enable	,	F_10
clkdm_clk_enable	,	V_40
reg	,	V_3
u32	,	T_2
companion_reg	,	V_12
find_idlest	,	V_22
omap2_dflt_clk_is_enabled	,	F_16
"%s: independent clock %s has no enable_reg\n"	,	L_5
ret	,	V_35
unlikely	,	F_13
"%s: %s missing enable_reg\n"	,	L_4
clk	,	V_2
cm_idlest_val	,	V_32
omap2_dflt_clk_disable	,	F_15
WARN	,	F_12
ops	,	V_20
cm_split_idlest_reg	,	V_23
_omap2_module_wait_ready	,	F_5
__func__	,	V_41
"omap clock: module associated with clock %s ready after %d loops\n"	,	L_1
name	,	V_6
pr_err	,	F_4
clk_hw_get_name	,	F_6
clk_hw_omap	,	V_1
CM_FCLKEN	,	V_29
cm_wait_module_ready	,	V_25
flags	,	V_37
clkdm_clk_disable	,	V_47
_wait_idlest_generic	,	F_1
idlest	,	V_5
__force	,	V_27
other_bit	,	V_14
find_companion	,	V_21
ena	,	V_8
s16	,	T_4
omap2_clk_dflt_find_idlest	,	F_8
mask	,	V_4
clk_hw	,	V_33
clkdm_name	,	V_42
ti_clk_get_features	,	F_9
u8	,	T_3
TI_CLK_DISABLE_CLKDM_CONTROL	,	V_38
"omap clock: module associated with clock %s didn't enable in %d tries\n"	,	L_2
err	,	V_44
idlest_reg_id	,	V_17
i	,	V_7
MAX_MODULE_ENABLE_WAIT	,	V_9
idlest_val	,	V_16
other_reg	,	V_26
BIT	,	F_17
ti_clk_ll_ops	,	V_10
EINVAL	,	V_43
idlest_reg	,	V_13
clk_writel	,	V_46
r	,	V_19
omap2_clk_dflt_find_companion	,	F_7
v	,	V_34
idlest_bit	,	V_15
udelay	,	F_2
clk_readl	,	V_11
"%s: could not enable %s's clockdomain %s: %d\n"	,	L_3
IS_ERR	,	F_14
