// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _pix_average_HH_
#define _pix_average_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "myproject_axi_mul_23ns_21ns_44_6_1.h"
#include "pix_average_sum_V_0.h"

namespace ap_rtl {

struct pix_average : public sc_module {
    // Port declarations 22
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_in< sc_logic > start_full_n;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_logic > start_out;
    sc_out< sc_logic > start_write;
    sc_in< sc_lv<128> > StreamIn_V_Data_V_dout;
    sc_in< sc_logic > StreamIn_V_Data_V_empty_n;
    sc_out< sc_logic > StreamIn_V_Data_V_read;
    sc_in< sc_lv<4> > StreamIn_V_User_V_dout;
    sc_in< sc_logic > StreamIn_V_User_V_empty_n;
    sc_out< sc_logic > StreamIn_V_User_V_read;
    sc_out< sc_lv<128> > StreamOut_V_Data_V_din;
    sc_in< sc_logic > StreamOut_V_Data_V_full_n;
    sc_out< sc_logic > StreamOut_V_Data_V_write;
    sc_out< sc_lv<4> > StreamOut_V_User_V_din;
    sc_in< sc_logic > StreamOut_V_User_V_full_n;
    sc_out< sc_logic > StreamOut_V_User_V_write;


    // Module declarations
    pix_average(sc_module_name name);
    SC_HAS_PROCESS(pix_average);

    ~pix_average();

    sc_trace_file* mVcdFile;

    pix_average_sum_V_0* sum_V_0_U;
    pix_average_sum_V_0* sum_V_1_U;
    pix_average_sum_V_0* sum_V_2_U;
    pix_average_sum_V_0* sum_V_3_U;
    pix_average_sum_V_0* sum_V_4_U;
    pix_average_sum_V_0* sum_V_5_U;
    pix_average_sum_V_0* sum_V_6_U;
    pix_average_sum_V_0* sum_V_7_U;
    myproject_axi_mul_23ns_21ns_44_6_1<1,6,23,21,44>* myproject_axi_mul_23ns_21ns_44_6_1_U5;
    myproject_axi_mul_23ns_21ns_44_6_1<1,6,23,21,44>* myproject_axi_mul_23ns_21ns_44_6_1_U6;
    myproject_axi_mul_23ns_21ns_44_6_1<1,6,23,21,44>* myproject_axi_mul_23ns_21ns_44_6_1_U7;
    myproject_axi_mul_23ns_21ns_44_6_1<1,6,23,21,44>* myproject_axi_mul_23ns_21ns_44_6_1_U8;
    myproject_axi_mul_23ns_21ns_44_6_1<1,6,23,21,44>* myproject_axi_mul_23ns_21ns_44_6_1_U9;
    myproject_axi_mul_23ns_21ns_44_6_1<1,6,23,21,44>* myproject_axi_mul_23ns_21ns_44_6_1_U10;
    myproject_axi_mul_23ns_21ns_44_6_1<1,6,23,21,44>* myproject_axi_mul_23ns_21ns_44_6_1_U11;
    myproject_axi_mul_23ns_21ns_44_6_1<1,6,23,21,44>* myproject_axi_mul_23ns_21ns_44_6_1_U12;
    sc_signal< sc_logic > real_start;
    sc_signal< sc_logic > start_once_reg;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<4> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > internal_ap_ready;
    sc_signal< sc_lv<32> > cntr;
    sc_signal< sc_lv<14> > sum_V_0_address0;
    sc_signal< sc_logic > sum_V_0_ce0;
    sc_signal< sc_lv<21> > sum_V_0_q0;
    sc_signal< sc_lv<14> > sum_V_0_address1;
    sc_signal< sc_logic > sum_V_0_ce1;
    sc_signal< sc_logic > sum_V_0_we1;
    sc_signal< sc_lv<21> > sum_V_0_d1;
    sc_signal< sc_lv<14> > sum_V_1_address0;
    sc_signal< sc_logic > sum_V_1_ce0;
    sc_signal< sc_lv<21> > sum_V_1_q0;
    sc_signal< sc_lv<14> > sum_V_1_address1;
    sc_signal< sc_logic > sum_V_1_ce1;
    sc_signal< sc_logic > sum_V_1_we1;
    sc_signal< sc_lv<21> > sum_V_1_d1;
    sc_signal< sc_lv<14> > sum_V_2_address0;
    sc_signal< sc_logic > sum_V_2_ce0;
    sc_signal< sc_lv<21> > sum_V_2_q0;
    sc_signal< sc_lv<14> > sum_V_2_address1;
    sc_signal< sc_logic > sum_V_2_ce1;
    sc_signal< sc_logic > sum_V_2_we1;
    sc_signal< sc_lv<21> > sum_V_2_d1;
    sc_signal< sc_lv<14> > sum_V_3_address0;
    sc_signal< sc_logic > sum_V_3_ce0;
    sc_signal< sc_lv<21> > sum_V_3_q0;
    sc_signal< sc_lv<14> > sum_V_3_address1;
    sc_signal< sc_logic > sum_V_3_ce1;
    sc_signal< sc_logic > sum_V_3_we1;
    sc_signal< sc_lv<21> > sum_V_3_d1;
    sc_signal< sc_lv<14> > sum_V_4_address0;
    sc_signal< sc_logic > sum_V_4_ce0;
    sc_signal< sc_lv<21> > sum_V_4_q0;
    sc_signal< sc_lv<14> > sum_V_4_address1;
    sc_signal< sc_logic > sum_V_4_ce1;
    sc_signal< sc_logic > sum_V_4_we1;
    sc_signal< sc_lv<21> > sum_V_4_d1;
    sc_signal< sc_lv<14> > sum_V_5_address0;
    sc_signal< sc_logic > sum_V_5_ce0;
    sc_signal< sc_lv<21> > sum_V_5_q0;
    sc_signal< sc_lv<14> > sum_V_5_address1;
    sc_signal< sc_logic > sum_V_5_ce1;
    sc_signal< sc_logic > sum_V_5_we1;
    sc_signal< sc_lv<21> > sum_V_5_d1;
    sc_signal< sc_lv<14> > sum_V_6_address0;
    sc_signal< sc_logic > sum_V_6_ce0;
    sc_signal< sc_lv<21> > sum_V_6_q0;
    sc_signal< sc_lv<14> > sum_V_6_address1;
    sc_signal< sc_logic > sum_V_6_ce1;
    sc_signal< sc_logic > sum_V_6_we1;
    sc_signal< sc_lv<21> > sum_V_6_d1;
    sc_signal< sc_lv<14> > sum_V_7_address0;
    sc_signal< sc_logic > sum_V_7_ce0;
    sc_signal< sc_lv<21> > sum_V_7_q0;
    sc_signal< sc_lv<14> > sum_V_7_address1;
    sc_signal< sc_logic > sum_V_7_ce1;
    sc_signal< sc_logic > sum_V_7_we1;
    sc_signal< sc_lv<21> > sum_V_7_d1;
    sc_signal< sc_logic > StreamIn_V_Data_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter2;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_s_reg_1118;
    sc_signal< sc_lv<1> > tmp_s_reg_1118_pp0_iter1_reg;
    sc_signal< sc_logic > StreamIn_V_User_V_blk_n;
    sc_signal< sc_logic > StreamOut_V_Data_V_blk_n;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter9;
    sc_signal< sc_lv<1> > tmp_s_reg_1118_pp0_iter8_reg;
    sc_signal< sc_logic > StreamOut_V_User_V_blk_n;
    sc_signal< sc_lv<132> > output_buf_reg_396;
    sc_signal< sc_lv<14> > i_reg_408;
    sc_signal< sc_lv<21> > reg_431;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state3_pp0_stage0_iter1;
    sc_signal< sc_logic > StreamIn_V_Data_V0_status;
    sc_signal< bool > ap_block_state4_pp0_stage0_iter2;
    sc_signal< bool > ap_block_state5_pp0_stage0_iter3;
    sc_signal< bool > ap_block_state6_pp0_stage0_iter4;
    sc_signal< bool > ap_block_state7_pp0_stage0_iter5;
    sc_signal< bool > ap_block_state8_pp0_stage0_iter6;
    sc_signal< bool > ap_block_state9_pp0_stage0_iter7;
    sc_signal< bool > ap_block_state10_pp0_stage0_iter8;
    sc_signal< sc_logic > StreamOut_V_Data_V1_status;
    sc_signal< bool > ap_block_state11_pp0_stage0_iter9;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<1> > tmp_6_reg_1109;
    sc_signal< sc_lv<1> > tmp_8_reg_1113;
    sc_signal< sc_lv<21> > reg_435;
    sc_signal< sc_lv<21> > reg_439;
    sc_signal< sc_lv<21> > reg_443;
    sc_signal< sc_lv<21> > reg_447;
    sc_signal< sc_lv<21> > reg_451;
    sc_signal< sc_lv<21> > reg_455;
    sc_signal< sc_lv<21> > reg_459;
    sc_signal< sc_lv<32> > cntr_load_reg_1104;
    sc_signal< bool > ap_block_state1;
    sc_signal< sc_lv<1> > tmp_6_fu_467_p2;
    sc_signal< sc_lv<1> > tmp_8_fu_473_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_479_p2;
    sc_signal< sc_logic > ap_CS_fsm_pp0_stage0;
    sc_signal< sc_lv<1> > tmp_s_reg_1118_pp0_iter2_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_1118_pp0_iter3_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_1118_pp0_iter4_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_1118_pp0_iter5_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_1118_pp0_iter6_reg;
    sc_signal< sc_lv<1> > tmp_s_reg_1118_pp0_iter7_reg;
    sc_signal< sc_lv<14> > i_2_fu_485_p2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter0;
    sc_signal< sc_lv<14> > sum_V_0_addr_1_reg_1127;
    sc_signal< sc_lv<14> > sum_V_0_addr_1_reg_1127_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_0_addr_1_reg_1127_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_0_addr_1_reg_1127_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_1_addr_1_reg_1133;
    sc_signal< sc_lv<14> > sum_V_1_addr_1_reg_1133_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_1_addr_1_reg_1133_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_1_addr_1_reg_1133_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_2_addr_1_reg_1139;
    sc_signal< sc_lv<14> > sum_V_2_addr_1_reg_1139_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_2_addr_1_reg_1139_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_2_addr_1_reg_1139_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_3_addr_1_reg_1145;
    sc_signal< sc_lv<14> > sum_V_3_addr_1_reg_1145_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_3_addr_1_reg_1145_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_3_addr_1_reg_1145_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_4_addr_1_reg_1151;
    sc_signal< sc_lv<14> > sum_V_4_addr_1_reg_1151_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_4_addr_1_reg_1151_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_4_addr_1_reg_1151_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_5_addr_1_reg_1157;
    sc_signal< sc_lv<14> > sum_V_5_addr_1_reg_1157_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_5_addr_1_reg_1157_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_5_addr_1_reg_1157_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_6_addr_1_reg_1163;
    sc_signal< sc_lv<14> > sum_V_6_addr_1_reg_1163_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_6_addr_1_reg_1163_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_6_addr_1_reg_1163_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_7_addr_1_reg_1169;
    sc_signal< sc_lv<14> > sum_V_7_addr_1_reg_1169_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_7_addr_1_reg_1169_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_7_addr_1_reg_1169_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_0_addr_reg_1175;
    sc_signal< sc_lv<14> > sum_V_0_addr_reg_1175_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_0_addr_reg_1175_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_0_addr_reg_1175_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_1_addr_reg_1181;
    sc_signal< sc_lv<14> > sum_V_1_addr_reg_1181_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_1_addr_reg_1181_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_1_addr_reg_1181_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_2_addr_reg_1187;
    sc_signal< sc_lv<14> > sum_V_2_addr_reg_1187_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_2_addr_reg_1187_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_2_addr_reg_1187_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_3_addr_reg_1193;
    sc_signal< sc_lv<14> > sum_V_3_addr_reg_1193_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_3_addr_reg_1193_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_3_addr_reg_1193_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_4_addr_reg_1199;
    sc_signal< sc_lv<14> > sum_V_4_addr_reg_1199_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_4_addr_reg_1199_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_4_addr_reg_1199_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_5_addr_reg_1205;
    sc_signal< sc_lv<14> > sum_V_5_addr_reg_1205_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_5_addr_reg_1205_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_5_addr_reg_1205_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_6_addr_reg_1211;
    sc_signal< sc_lv<14> > sum_V_6_addr_reg_1211_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_6_addr_reg_1211_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_6_addr_reg_1211_pp0_iter3_reg;
    sc_signal< sc_lv<14> > sum_V_7_addr_reg_1217;
    sc_signal< sc_lv<14> > sum_V_7_addr_reg_1217_pp0_iter1_reg;
    sc_signal< sc_lv<14> > sum_V_7_addr_reg_1217_pp0_iter2_reg;
    sc_signal< sc_lv<14> > sum_V_7_addr_reg_1217_pp0_iter3_reg;
    sc_signal< sc_lv<128> > tmp_Data_V_reg_1223;
    sc_signal< sc_lv<4> > tmp_User_V_reg_1235;
    sc_signal< sc_lv<4> > tmp_User_V_reg_1235_pp0_iter3_reg;
    sc_signal< sc_lv<4> > tmp_User_V_reg_1235_pp0_iter4_reg;
    sc_signal< sc_lv<4> > tmp_User_V_reg_1235_pp0_iter5_reg;
    sc_signal< sc_lv<4> > tmp_User_V_reg_1235_pp0_iter6_reg;
    sc_signal< sc_lv<4> > tmp_User_V_reg_1235_pp0_iter7_reg;
    sc_signal< sc_lv<4> > tmp_User_V_reg_1235_pp0_iter8_reg;
    sc_signal< sc_lv<16> > tmp_9_fu_603_p1;
    sc_signal< sc_lv<16> > tmp_9_reg_1281;
    sc_signal< sc_lv<16> > tmp_9_reg_1281_pp0_iter4_reg;
    sc_signal< sc_lv<16> > tmp_9_reg_1281_pp0_iter5_reg;
    sc_signal< sc_lv<16> > tmp_9_reg_1281_pp0_iter6_reg;
    sc_signal< sc_lv<16> > tmp_9_reg_1281_pp0_iter7_reg;
    sc_signal< sc_lv<16> > tmp_9_reg_1281_pp0_iter8_reg;
    sc_signal< sc_lv<21> > ret_V_7_fu_610_p2;
    sc_signal< sc_lv<21> > ret_V_7_reg_1286;
    sc_signal< sc_lv<16> > p_Result_9_1_fu_616_p4;
    sc_signal< sc_lv<16> > p_Result_9_1_reg_1291;
    sc_signal< sc_lv<16> > p_Result_9_1_reg_1291_pp0_iter4_reg;
    sc_signal< sc_lv<16> > p_Result_9_1_reg_1291_pp0_iter5_reg;
    sc_signal< sc_lv<16> > p_Result_9_1_reg_1291_pp0_iter6_reg;
    sc_signal< sc_lv<16> > p_Result_9_1_reg_1291_pp0_iter7_reg;
    sc_signal< sc_lv<16> > p_Result_9_1_reg_1291_pp0_iter8_reg;
    sc_signal< sc_lv<21> > ret_V_7_1_fu_629_p2;
    sc_signal< sc_lv<21> > ret_V_7_1_reg_1296;
    sc_signal< sc_lv<16> > p_Result_9_2_fu_635_p4;
    sc_signal< sc_lv<16> > p_Result_9_2_reg_1301;
    sc_signal< sc_lv<16> > p_Result_9_2_reg_1301_pp0_iter4_reg;
    sc_signal< sc_lv<16> > p_Result_9_2_reg_1301_pp0_iter5_reg;
    sc_signal< sc_lv<16> > p_Result_9_2_reg_1301_pp0_iter6_reg;
    sc_signal< sc_lv<16> > p_Result_9_2_reg_1301_pp0_iter7_reg;
    sc_signal< sc_lv<16> > p_Result_9_2_reg_1301_pp0_iter8_reg;
    sc_signal< sc_lv<21> > ret_V_7_2_fu_648_p2;
    sc_signal< sc_lv<21> > ret_V_7_2_reg_1306;
    sc_signal< sc_lv<16> > p_Result_9_3_fu_654_p4;
    sc_signal< sc_lv<16> > p_Result_9_3_reg_1311;
    sc_signal< sc_lv<16> > p_Result_9_3_reg_1311_pp0_iter4_reg;
    sc_signal< sc_lv<16> > p_Result_9_3_reg_1311_pp0_iter5_reg;
    sc_signal< sc_lv<16> > p_Result_9_3_reg_1311_pp0_iter6_reg;
    sc_signal< sc_lv<16> > p_Result_9_3_reg_1311_pp0_iter7_reg;
    sc_signal< sc_lv<16> > p_Result_9_3_reg_1311_pp0_iter8_reg;
    sc_signal< sc_lv<21> > ret_V_7_3_fu_667_p2;
    sc_signal< sc_lv<21> > ret_V_7_3_reg_1316;
    sc_signal< sc_lv<16> > p_Result_9_4_fu_673_p4;
    sc_signal< sc_lv<16> > p_Result_9_4_reg_1321;
    sc_signal< sc_lv<16> > p_Result_9_4_reg_1321_pp0_iter4_reg;
    sc_signal< sc_lv<16> > p_Result_9_4_reg_1321_pp0_iter5_reg;
    sc_signal< sc_lv<16> > p_Result_9_4_reg_1321_pp0_iter6_reg;
    sc_signal< sc_lv<16> > p_Result_9_4_reg_1321_pp0_iter7_reg;
    sc_signal< sc_lv<16> > p_Result_9_4_reg_1321_pp0_iter8_reg;
    sc_signal< sc_lv<21> > ret_V_7_4_fu_686_p2;
    sc_signal< sc_lv<21> > ret_V_7_4_reg_1326;
    sc_signal< sc_lv<16> > p_Result_9_5_fu_692_p4;
    sc_signal< sc_lv<16> > p_Result_9_5_reg_1331;
    sc_signal< sc_lv<16> > p_Result_9_5_reg_1331_pp0_iter4_reg;
    sc_signal< sc_lv<16> > p_Result_9_5_reg_1331_pp0_iter5_reg;
    sc_signal< sc_lv<16> > p_Result_9_5_reg_1331_pp0_iter6_reg;
    sc_signal< sc_lv<16> > p_Result_9_5_reg_1331_pp0_iter7_reg;
    sc_signal< sc_lv<16> > p_Result_9_5_reg_1331_pp0_iter8_reg;
    sc_signal< sc_lv<21> > ret_V_7_5_fu_705_p2;
    sc_signal< sc_lv<21> > ret_V_7_5_reg_1336;
    sc_signal< sc_lv<16> > p_Result_9_6_fu_711_p4;
    sc_signal< sc_lv<16> > p_Result_9_6_reg_1341;
    sc_signal< sc_lv<16> > p_Result_9_6_reg_1341_pp0_iter4_reg;
    sc_signal< sc_lv<16> > p_Result_9_6_reg_1341_pp0_iter5_reg;
    sc_signal< sc_lv<16> > p_Result_9_6_reg_1341_pp0_iter6_reg;
    sc_signal< sc_lv<16> > p_Result_9_6_reg_1341_pp0_iter7_reg;
    sc_signal< sc_lv<16> > p_Result_9_6_reg_1341_pp0_iter8_reg;
    sc_signal< sc_lv<21> > ret_V_7_6_fu_724_p2;
    sc_signal< sc_lv<21> > ret_V_7_6_reg_1346;
    sc_signal< sc_lv<16> > p_Result_9_7_fu_730_p4;
    sc_signal< sc_lv<16> > p_Result_9_7_reg_1351;
    sc_signal< sc_lv<16> > p_Result_9_7_reg_1351_pp0_iter4_reg;
    sc_signal< sc_lv<16> > p_Result_9_7_reg_1351_pp0_iter5_reg;
    sc_signal< sc_lv<16> > p_Result_9_7_reg_1351_pp0_iter6_reg;
    sc_signal< sc_lv<16> > p_Result_9_7_reg_1351_pp0_iter7_reg;
    sc_signal< sc_lv<16> > p_Result_9_7_reg_1351_pp0_iter8_reg;
    sc_signal< sc_lv<21> > ret_V_7_7_fu_743_p2;
    sc_signal< sc_lv<21> > ret_V_7_7_reg_1356;
    sc_signal< sc_lv<14> > tmp_12_reg_1361;
    sc_signal< sc_lv<14> > tmp_13_reg_1366;
    sc_signal< sc_lv<14> > tmp_14_reg_1371;
    sc_signal< sc_lv<14> > tmp_15_reg_1376;
    sc_signal< sc_lv<14> > tmp_16_reg_1381;
    sc_signal< sc_lv<14> > tmp_17_reg_1386;
    sc_signal< sc_lv<14> > tmp_18_reg_1391;
    sc_signal< sc_lv<14> > tmp_19_reg_1396;
    sc_signal< sc_lv<132> > output_buf_1_fu_1071_p5;
    sc_signal< sc_lv<32> > tmp_5_fu_1087_p2;
    sc_signal< sc_lv<32> > tmp_5_reg_1406;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< bool > ap_block_pp0_stage0_subdone;
    sc_signal< sc_logic > ap_condition_pp0_exit_iter0_state2;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter1;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter3;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter4;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter5;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter6;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter7;
    sc_signal< sc_logic > ap_enable_reg_pp0_iter8;
    sc_signal< sc_lv<132> > ap_phi_mux_output_buf_4_phi_fu_422_p6;
    sc_signal< sc_lv<132> > output_buf14_part_se_fu_1058_p5;
    sc_signal< sc_lv<132> > ap_phi_reg_pp0_iter9_output_buf_4_reg_419;
    sc_signal< sc_lv<132> > output_buf10_part_se_fu_953_p5;
    sc_signal< sc_lv<64> > i3_fu_491_p1;
    sc_signal< sc_lv<64> > i2_fu_503_p1;
    sc_signal< sc_logic > StreamIn_V_Data_V0_update;
    sc_signal< sc_logic > StreamOut_V_Data_V1_update;
    sc_signal< bool > ap_block_pp0_stage0_01001;
    sc_signal< sc_lv<32> > storemerge_fu_1092_p3;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<23> > grp_fu_527_p0;
    sc_signal< sc_lv<21> > grp_fu_527_p1;
    sc_signal< sc_lv<23> > grp_fu_537_p0;
    sc_signal< sc_lv<21> > grp_fu_537_p1;
    sc_signal< sc_lv<23> > grp_fu_547_p0;
    sc_signal< sc_lv<21> > grp_fu_547_p1;
    sc_signal< sc_lv<23> > grp_fu_557_p0;
    sc_signal< sc_lv<21> > grp_fu_557_p1;
    sc_signal< sc_lv<23> > grp_fu_567_p0;
    sc_signal< sc_lv<21> > grp_fu_567_p1;
    sc_signal< sc_lv<23> > grp_fu_577_p0;
    sc_signal< sc_lv<21> > grp_fu_577_p1;
    sc_signal< sc_lv<23> > grp_fu_587_p0;
    sc_signal< sc_lv<21> > grp_fu_587_p1;
    sc_signal< sc_lv<23> > grp_fu_597_p0;
    sc_signal< sc_lv<21> > grp_fu_597_p1;
    sc_signal< sc_lv<21> > rhs_V_fu_606_p1;
    sc_signal< sc_lv<21> > rhs_V_1_fu_625_p1;
    sc_signal< sc_lv<21> > rhs_V_2_fu_644_p1;
    sc_signal< sc_lv<21> > rhs_V_3_fu_663_p1;
    sc_signal< sc_lv<21> > rhs_V_4_fu_682_p1;
    sc_signal< sc_lv<21> > rhs_V_5_fu_701_p1;
    sc_signal< sc_lv<21> > rhs_V_6_fu_720_p1;
    sc_signal< sc_lv<21> > rhs_V_7_fu_739_p1;
    sc_signal< sc_lv<44> > grp_fu_527_p2;
    sc_signal< sc_lv<44> > grp_fu_537_p2;
    sc_signal< sc_lv<44> > grp_fu_547_p2;
    sc_signal< sc_lv<44> > grp_fu_557_p2;
    sc_signal< sc_lv<44> > grp_fu_567_p2;
    sc_signal< sc_lv<44> > grp_fu_577_p2;
    sc_signal< sc_lv<44> > grp_fu_587_p2;
    sc_signal< sc_lv<44> > grp_fu_597_p2;
    sc_signal< sc_lv<128> > tmp_11_fu_829_p1;
    sc_signal< sc_lv<16> > tmp_V_0_trunc_fu_833_p1;
    sc_signal< sc_lv<128> > p_Result_s_25_fu_836_p5;
    sc_signal< sc_lv<16> > tmp_V_1_trunc_fu_848_p1;
    sc_signal< sc_lv<128> > p_Result_12_1_fu_851_p5;
    sc_signal< sc_lv<16> > tmp_V_2_trunc_fu_863_p1;
    sc_signal< sc_lv<128> > p_Result_12_2_fu_866_p5;
    sc_signal< sc_lv<16> > tmp_V_3_trunc_fu_878_p1;
    sc_signal< sc_lv<128> > p_Result_12_3_fu_881_p5;
    sc_signal< sc_lv<16> > tmp_V_4_trunc_fu_893_p1;
    sc_signal< sc_lv<128> > p_Result_12_4_fu_896_p5;
    sc_signal< sc_lv<16> > tmp_V_5_trunc_fu_908_p1;
    sc_signal< sc_lv<128> > p_Result_12_5_fu_911_p5;
    sc_signal< sc_lv<16> > tmp_V_6_trunc_fu_923_p1;
    sc_signal< sc_lv<128> > p_Result_12_6_fu_926_p5;
    sc_signal< sc_lv<16> > tmp_V_7_trunc_fu_938_p1;
    sc_signal< sc_lv<128> > p_Result_12_7_fu_941_p5;
    sc_signal< sc_lv<128> > tmp_10_fu_966_p1;
    sc_signal< sc_lv<128> > p_Result_s_fu_970_p5;
    sc_signal< sc_lv<128> > p_Result_1_fu_981_p5;
    sc_signal< sc_lv<128> > p_Result_2_fu_992_p5;
    sc_signal< sc_lv<128> > p_Result_3_fu_1003_p5;
    sc_signal< sc_lv<128> > p_Result_4_fu_1014_p5;
    sc_signal< sc_lv<128> > p_Result_5_fu_1025_p5;
    sc_signal< sc_lv<128> > p_Result_6_fu_1036_p5;
    sc_signal< sc_lv<128> > p_Result_7_fu_1047_p5;
    sc_signal< sc_logic > grp_fu_527_ce;
    sc_signal< sc_logic > grp_fu_537_ce;
    sc_signal< sc_logic > grp_fu_547_ce;
    sc_signal< sc_logic > grp_fu_557_ce;
    sc_signal< sc_logic > grp_fu_567_ce;
    sc_signal< sc_logic > grp_fu_577_ce;
    sc_signal< sc_logic > grp_fu_587_ce;
    sc_signal< sc_logic > grp_fu_597_ce;
    sc_signal< sc_lv<4> > ap_NS_fsm;
    sc_signal< sc_logic > ap_idle_pp0;
    sc_signal< sc_logic > ap_enable_pp0;
    sc_signal< sc_lv<44> > grp_fu_527_p10;
    sc_signal< sc_lv<44> > grp_fu_537_p10;
    sc_signal< sc_lv<44> > grp_fu_547_p10;
    sc_signal< sc_lv<44> > grp_fu_557_p10;
    sc_signal< sc_lv<44> > grp_fu_567_p10;
    sc_signal< sc_lv<44> > grp_fu_577_p10;
    sc_signal< sc_lv<44> > grp_fu_587_p10;
    sc_signal< sc_lv<44> > grp_fu_597_p10;
    sc_signal< bool > ap_condition_166;
    sc_signal< bool > ap_condition_1196;
    sc_signal< bool > ap_condition_1199;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<4> ap_ST_fsm_state1;
    static const sc_lv<4> ap_ST_fsm_pp0_stage0;
    static const sc_lv<4> ap_ST_fsm_state12;
    static const sc_lv<4> ap_ST_fsm_state13;
    static const bool ap_const_boolean_1;
    static const sc_lv<32> ap_const_lv32_0;
    static const bool ap_const_boolean_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<21> ap_const_lv21_0;
    static const sc_lv<32> ap_const_lv32_1F3;
    static const sc_lv<14> ap_const_lv14_2800;
    static const sc_lv<14> ap_const_lv14_1;
    static const sc_lv<44> ap_const_lv44_20D56C;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_2F;
    static const sc_lv<32> ap_const_lv32_30;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_40;
    static const sc_lv<32> ap_const_lv32_4F;
    static const sc_lv<32> ap_const_lv32_50;
    static const sc_lv<32> ap_const_lv32_5F;
    static const sc_lv<32> ap_const_lv32_60;
    static const sc_lv<32> ap_const_lv32_6F;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<32> ap_const_lv32_7F;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<32> ap_const_lv32_2B;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_80;
    static const sc_lv<32> ap_const_lv32_83;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_StreamIn_V_Data_V0_status();
    void thread_StreamIn_V_Data_V0_update();
    void thread_StreamIn_V_Data_V_blk_n();
    void thread_StreamIn_V_Data_V_read();
    void thread_StreamIn_V_User_V_blk_n();
    void thread_StreamIn_V_User_V_read();
    void thread_StreamOut_V_Data_V1_status();
    void thread_StreamOut_V_Data_V1_update();
    void thread_StreamOut_V_Data_V_blk_n();
    void thread_StreamOut_V_Data_V_din();
    void thread_StreamOut_V_Data_V_write();
    void thread_StreamOut_V_User_V_blk_n();
    void thread_StreamOut_V_User_V_din();
    void thread_StreamOut_V_User_V_write();
    void thread_ap_CS_fsm_pp0_stage0();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_01001();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_pp0_stage0_subdone();
    void thread_ap_block_state1();
    void thread_ap_block_state10_pp0_stage0_iter8();
    void thread_ap_block_state11_pp0_stage0_iter9();
    void thread_ap_block_state2_pp0_stage0_iter0();
    void thread_ap_block_state3_pp0_stage0_iter1();
    void thread_ap_block_state4_pp0_stage0_iter2();
    void thread_ap_block_state5_pp0_stage0_iter3();
    void thread_ap_block_state6_pp0_stage0_iter4();
    void thread_ap_block_state7_pp0_stage0_iter5();
    void thread_ap_block_state8_pp0_stage0_iter6();
    void thread_ap_block_state9_pp0_stage0_iter7();
    void thread_ap_condition_1196();
    void thread_ap_condition_1199();
    void thread_ap_condition_166();
    void thread_ap_condition_pp0_exit_iter0_state2();
    void thread_ap_done();
    void thread_ap_enable_pp0();
    void thread_ap_idle();
    void thread_ap_idle_pp0();
    void thread_ap_phi_mux_output_buf_4_phi_fu_422_p6();
    void thread_ap_phi_reg_pp0_iter9_output_buf_4_reg_419();
    void thread_ap_ready();
    void thread_grp_fu_527_ce();
    void thread_grp_fu_527_p0();
    void thread_grp_fu_527_p1();
    void thread_grp_fu_527_p10();
    void thread_grp_fu_537_ce();
    void thread_grp_fu_537_p0();
    void thread_grp_fu_537_p1();
    void thread_grp_fu_537_p10();
    void thread_grp_fu_547_ce();
    void thread_grp_fu_547_p0();
    void thread_grp_fu_547_p1();
    void thread_grp_fu_547_p10();
    void thread_grp_fu_557_ce();
    void thread_grp_fu_557_p0();
    void thread_grp_fu_557_p1();
    void thread_grp_fu_557_p10();
    void thread_grp_fu_567_ce();
    void thread_grp_fu_567_p0();
    void thread_grp_fu_567_p1();
    void thread_grp_fu_567_p10();
    void thread_grp_fu_577_ce();
    void thread_grp_fu_577_p0();
    void thread_grp_fu_577_p1();
    void thread_grp_fu_577_p10();
    void thread_grp_fu_587_ce();
    void thread_grp_fu_587_p0();
    void thread_grp_fu_587_p1();
    void thread_grp_fu_587_p10();
    void thread_grp_fu_597_ce();
    void thread_grp_fu_597_p0();
    void thread_grp_fu_597_p1();
    void thread_grp_fu_597_p10();
    void thread_i2_fu_503_p1();
    void thread_i3_fu_491_p1();
    void thread_i_2_fu_485_p2();
    void thread_internal_ap_ready();
    void thread_output_buf10_part_se_fu_953_p5();
    void thread_output_buf14_part_se_fu_1058_p5();
    void thread_output_buf_1_fu_1071_p5();
    void thread_p_Result_12_1_fu_851_p5();
    void thread_p_Result_12_2_fu_866_p5();
    void thread_p_Result_12_3_fu_881_p5();
    void thread_p_Result_12_4_fu_896_p5();
    void thread_p_Result_12_5_fu_911_p5();
    void thread_p_Result_12_6_fu_926_p5();
    void thread_p_Result_12_7_fu_941_p5();
    void thread_p_Result_1_fu_981_p5();
    void thread_p_Result_2_fu_992_p5();
    void thread_p_Result_3_fu_1003_p5();
    void thread_p_Result_4_fu_1014_p5();
    void thread_p_Result_5_fu_1025_p5();
    void thread_p_Result_6_fu_1036_p5();
    void thread_p_Result_7_fu_1047_p5();
    void thread_p_Result_9_1_fu_616_p4();
    void thread_p_Result_9_2_fu_635_p4();
    void thread_p_Result_9_3_fu_654_p4();
    void thread_p_Result_9_4_fu_673_p4();
    void thread_p_Result_9_5_fu_692_p4();
    void thread_p_Result_9_6_fu_711_p4();
    void thread_p_Result_9_7_fu_730_p4();
    void thread_p_Result_s_25_fu_836_p5();
    void thread_p_Result_s_fu_970_p5();
    void thread_real_start();
    void thread_ret_V_7_1_fu_629_p2();
    void thread_ret_V_7_2_fu_648_p2();
    void thread_ret_V_7_3_fu_667_p2();
    void thread_ret_V_7_4_fu_686_p2();
    void thread_ret_V_7_5_fu_705_p2();
    void thread_ret_V_7_6_fu_724_p2();
    void thread_ret_V_7_7_fu_743_p2();
    void thread_ret_V_7_fu_610_p2();
    void thread_rhs_V_1_fu_625_p1();
    void thread_rhs_V_2_fu_644_p1();
    void thread_rhs_V_3_fu_663_p1();
    void thread_rhs_V_4_fu_682_p1();
    void thread_rhs_V_5_fu_701_p1();
    void thread_rhs_V_6_fu_720_p1();
    void thread_rhs_V_7_fu_739_p1();
    void thread_rhs_V_fu_606_p1();
    void thread_start_out();
    void thread_start_write();
    void thread_storemerge_fu_1092_p3();
    void thread_sum_V_0_address0();
    void thread_sum_V_0_address1();
    void thread_sum_V_0_ce0();
    void thread_sum_V_0_ce1();
    void thread_sum_V_0_d1();
    void thread_sum_V_0_we1();
    void thread_sum_V_1_address0();
    void thread_sum_V_1_address1();
    void thread_sum_V_1_ce0();
    void thread_sum_V_1_ce1();
    void thread_sum_V_1_d1();
    void thread_sum_V_1_we1();
    void thread_sum_V_2_address0();
    void thread_sum_V_2_address1();
    void thread_sum_V_2_ce0();
    void thread_sum_V_2_ce1();
    void thread_sum_V_2_d1();
    void thread_sum_V_2_we1();
    void thread_sum_V_3_address0();
    void thread_sum_V_3_address1();
    void thread_sum_V_3_ce0();
    void thread_sum_V_3_ce1();
    void thread_sum_V_3_d1();
    void thread_sum_V_3_we1();
    void thread_sum_V_4_address0();
    void thread_sum_V_4_address1();
    void thread_sum_V_4_ce0();
    void thread_sum_V_4_ce1();
    void thread_sum_V_4_d1();
    void thread_sum_V_4_we1();
    void thread_sum_V_5_address0();
    void thread_sum_V_5_address1();
    void thread_sum_V_5_ce0();
    void thread_sum_V_5_ce1();
    void thread_sum_V_5_d1();
    void thread_sum_V_5_we1();
    void thread_sum_V_6_address0();
    void thread_sum_V_6_address1();
    void thread_sum_V_6_ce0();
    void thread_sum_V_6_ce1();
    void thread_sum_V_6_d1();
    void thread_sum_V_6_we1();
    void thread_sum_V_7_address0();
    void thread_sum_V_7_address1();
    void thread_sum_V_7_ce0();
    void thread_sum_V_7_ce1();
    void thread_sum_V_7_d1();
    void thread_sum_V_7_we1();
    void thread_tmp_10_fu_966_p1();
    void thread_tmp_11_fu_829_p1();
    void thread_tmp_5_fu_1087_p2();
    void thread_tmp_6_fu_467_p2();
    void thread_tmp_8_fu_473_p2();
    void thread_tmp_9_fu_603_p1();
    void thread_tmp_V_0_trunc_fu_833_p1();
    void thread_tmp_V_1_trunc_fu_848_p1();
    void thread_tmp_V_2_trunc_fu_863_p1();
    void thread_tmp_V_3_trunc_fu_878_p1();
    void thread_tmp_V_4_trunc_fu_893_p1();
    void thread_tmp_V_5_trunc_fu_908_p1();
    void thread_tmp_V_6_trunc_fu_923_p1();
    void thread_tmp_V_7_trunc_fu_938_p1();
    void thread_tmp_s_fu_479_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
