/******************************************************************************************
 * Author:      Roger Hsiao
 * Description: Monarch butterfly challenge code
 *                                          - PREv20E / PMUv11 / SNTv4 / FLPv3S / MRRv10 / MEMv1
 ******************************************************************************************
 * v1: draft version; not tested on chip
 *
 * v3: first deployment in mexico; not using FLP
 * v3.1: compact code
 *
 * v4: deployment code with periodic wakeup
 *
 * v4.3: log code with compression
 * v4.3.1: back to SNT timer
 *  Added self adjusting timer multiplier
 *  fix do while loop in set_next_time
 *  Adjust PMU setting based on temp
 *  Fix light shift upper half bug
 *  Fix reduce_len_counter initialization bug
 *  Fix light store time bug
 *  Fix % operator bug
 *  Fix lnt_counter_base shifting bug
 *  Fix xot_last_timer_list[idx] = xot_timer_list[idx] bug
 *  Fix len mode bug
 *  Fix bug caused by SNT_TEMP_UPDATE_TIME is not the same as LNT_INTERVAL[2]
 *  Fix storing l2 header before storing l1 header
 *  Fix update_light_interval midnight case
 *  Fix radio out bug
 *  Add goc triggers
 *  Fix lnt_meas_time_mode <= 2
 *  Fix read out load mem length
 *  Fix temp time shift
 *  Fix light time storage. Now will store the time the ref data is taken
 *  Fix temp time storage. Now will store the time the ref data is taken
 *  Fix pmu read_bat_data to be only 8 bits 
 *  Fix temp data variable resolution. Now uses log2 - offset
 *  Fix 30 minute LNT interval bug
 *  Fix temp_shift_left_store masking bug
 *  Fix temp_last_ref_time shifting bug
 *  Added compact beacon
 *  Fix light len mode change reduction
 *  Fix light len mode bug
 *  Set start time to a start_hour_in_sec
 *  Set safe sleep mode to 10C setting
 *  Set radio signal to safe sleep mode
 *  MRR_SIGNAL_PERIOD is set to 10 minutes
 *  Remove check for mrr_send_enable in mrr_send_data
 *  Remove check for GOC spurious wakeups
 *  Added SNT timer init delays back
 *  Change Beacon format
 *  Added radio delay between packets
 *
 *  v5: Using PREv20E
 *    back to xo timer
 *    Change trigger cmd format
 *    USING PMU OVERRIDE NOW
 *
 *  v5.1: Changed timer wakeup format
 *    Only keeping one timer at a time
 *    Removed set_next_time() and reset_timer_list()
 *    Fixed set_lnt_timer() multiplication overflow
 *    Fixed store_temp_conditions and end conditions
 *    Added compress_light initialization
 *    Added radio output every wakeup during collection
 *    Commented out some debug code
 *
 *  v5.2:
 *      Using new sampling and compression algorithm
 *
 ******************************************************************************************/

#include "../include/PREv20E.h"
#include "../include/PREv20E_RF.h"
#include "../include/SNTv4_RF.h"
#include "../include/PMUv9_RF.h"
#include "../include/LNTv1A_RF.h"
#include "../include/MRRv7_RF.h"
#include "../include/mbus.h"
#include "../include/MBC_params_0.h"
// #include "../include/MBC_params_5.h"
// #include "../include/MBC_params_7.h"
// #include "../include/MBC_params_12.h"
// #include "../include/MBC_params_13.h"
// #include "../include/MBC_params_14.h"
// #include "../include/MBC_params_16.h"
// #include "../include/MBC_params_19.h"
// #include "../include/MBC_params_22.h"
// #include "../include/MBC_params_24.h"
// #include "../include/MBC_params_28.h"
// #include "../include/MBC_params_31.h"

#define PRE_ADDR 0x1
#define MRR_ADDR 0x2
#define LNT_ADDR 0x3
#define SNT_ADDR 0x4
#define PMU_ADDR 0x5
#define MEM_ADDR 0x6
#define ENUMID 0xDEADBEEF

#define USE_MRR
#define USE_LNT
#define USE_SNT
#define USE_PMU
#define USE_MEM
#define USE_RAD
#define USE_XO
#define OVERRIDE_RAD

#define MBUS_DELAY 100  // Amount of delay between seccessive messages; 100: 6-7ms
#define TIMER32_VAL 0xA0000  // 0x20000 about 1 sec with Y5 run default clock (PRCv17)


// SNT states
#define SNT_IDLE        0x0
#define SNT_TEMP_LDO    0x1
#define SNT_TEMP_START  0x2
#define SNT_TEMP_READ   0x3
#define SNT_SET_PMU	0x4

#define RADIO_PACKET_DELAY 14000  // Amount of delay between radio packets
#define RADIO_DATA_LENGTH 192

// operation list
#define STORE_SNT   0x0
#define STORE_LNT   0x1
#define SEND_RAD    0x2

// default register values

volatile sntv4_r00_t sntv4_r00 = SNTv4_R00_DEFAULT;
volatile sntv4_r01_t sntv4_r01 = SNTv4_R01_DEFAULT;
volatile sntv4_r07_t sntv4_r07 = SNTv4_R07_DEFAULT;
// volatile sntv4_r17_t sntv4_r17 = SNTv4_R17_DEFAULT;

volatile lntv1a_r00_t lntv1a_r00 = LNTv1A_R00_DEFAULT;
// volatile lntv1a_r01_t lntv1a_r01 = LNTv1A_R01_DEFAULT;
// volatile lntv1a_r02_t lntv1a_r02 = LNTv1A_R02_DEFAULT;
volatile lntv1a_r03_t lntv1a_r03 = LNTv1A_R03_DEFAULT;
// volatile lntv1a_r04_t lntv1a_r04 = LNTv1A_R04_DEFAULT;
// volatile lntv1a_r05_t lntv1a_r05 = LNTv1A_R05_DEFAULT;
// volatile lntv1a_r06_t lntv1a_r06 = LNTv1A_R06_DEFAULT;
// volatile lntv1a_r17_t lntv1a_r17 = LNTv1A_R17_DEFAULT;
// volatile lntv1a_r20_t lntv1a_r20 = LNTv1A_R20_DEFAULT;
// volatile lntv1a_r21_t lntv1a_r21 = LNTv1A_R21_DEFAULT;
// volatile lntv1a_r22_t lntv1a_r22 = LNTv1A_R22_DEFAULT;
// volatile lntv1a_r40_t lntv1a_r40 = LNTv1A_R40_DEFAULT;

volatile mrrv7_r00_t mrrv7_r00 = MRRv7_R00_DEFAULT;
volatile mrrv7_r01_t mrrv7_r01 = MRRv7_R01_DEFAULT;
// volatile mrrv7_r02_t mrrv7_r02 = MRRv7_R02_DEFAULT;
volatile mrrv7_r03_t mrrv7_r03 = MRRv7_R03_DEFAULT;
volatile mrrv7_r04_t mrrv7_r04 = MRRv7_R04_DEFAULT;
// volatile mrrv7_r07_t mrrv7_r07 = MRRv7_R07_DEFAULT;
volatile mrrv7_r11_t mrrv7_r11 = MRRv7_R11_DEFAULT;
volatile mrrv7_r12_t mrrv7_r12 = MRRv7_R12_DEFAULT;
volatile mrrv7_r13_t mrrv7_r13 = MRRv7_R13_DEFAULT;
// volatile mrrv7_r14_t mrrv7_r14 = MRRv7_R14_DEFAULT;
// volatile mrrv7_r15_t mrrv7_r15 = MRRv7_R15_DEFAULT;
// volatile mrrv7_r1F_t mrrv7_r1F = MRRv7_R1F_DEFAULT;

/**********************************************
 * Global variables
 **********************************************
 * "static" limits the variables to this file, giving the compiler more freedom
 * "volatile" should only be used for mmio to ensure memory storage
 */
volatile uint32_t enumerated;
volatile uint16_t op_counter;
volatile uint8_t wfi_timeout_flag = 0;

volatile uint8_t radio_after_done;
// volatile uint8_t goc_component;
// volatile uint8_t goc_func_id;
volatile uint8_t goc_state;
// volatile uint16_t goc_data;
volatile uint32_t goc_data_full;

#define XO_DAY_START 25200  // 7 am
#define XO_DAY_END  68400   // 7 pm
volatile uint32_t xo_sys_time = 0;
volatile uint32_t xo_sys_time_in_sec = 0;
volatile uint32_t xo_day_time_in_sec = 0;
volatile uint32_t start_hour_in_sec = 0;
volatile uint32_t store_temp_timestamp_in_sec = 0;
volatile uint8_t snt_op_max_count = 176;

// #define SNT_TEMP_UPDATE_TIME 680   // 450 seconds
volatile uint32_t snt_sys_temp_code = 0x3E9;	// default 20C
volatile uint8_t snt_state = SNT_IDLE;

volatile int8_t store_lnt_counter = 0;
volatile uint8_t lnt_counter_base = 0;	// lnt measure time is LNT_MEAS_TIME << lnt_counter_base
volatile uint8_t lnt_meas_time_mode;

#define LNT_MANUAL_PERIOD
#ifndef LNT_MANUAL_PERIOD
volatile uint8_t lnt_cur_level = 0;
const uint16_t LNT_UPPER_THRESH[3] = {500, 1500, 5000};
const uint16_t LNT_LOWER_THRESH[3] = {300, 1200, 4000};
#endif
const uint8_t LNT_INTERVAL_IDX[11] = {2, 1, 0, 1, 2, 3, 2, 1, 0, 1, 2};
const uint16_t LNT_INTERVAL[4] = {60, 120, 480, 1920}; // possible time intervals. Not aligned to the hour
const uint32_t LNT_TIME_THRESH[12] = {18000, 19800, 21600, 28800, 30600, 32400, 
				      59400, 61200, 63000, 70200, 72000, 73800};
volatile uint64_t lnt_sys_light = 0;

#define MRR_SIGNAL_PERIOD   600     // 10 minutes
#define MRR_TEMP_THRESH     0x258	
uint8_t mrr_send_enable = 1;

#define PMU_SETTINGS_LEN 6
const uint32_t PMU_ACTIVE_SETTINGS[7] = {0x0D0A0F0F, 
					 0x0D050D08, 
					 0x0D050D08, 
					 0x08040F04, 
					 0x08040F04, 
					 0x04040805, 
					 0x01080F0A};

// first 2 values are normal active settings for safety but will not be set
const uint32_t PMU_RADIO_SETTINGS[7] = {0x0D0A0F0F,
					0x0D050D08,	
					0x0F080F0A,
					0x0D020F0F,
					0x0D030808,
					0x06060809,
					0x01011001};

const uint32_t PMU_SLEEP_SETTINGS[7] = {0x0F040306,
					0x0F020303,
					0x0F020104,
					0x0F010102,
					0x07010102,
					0x02010104,
					0x01010103};

const uint8_t PMU_ACTIVE_SAR_SETTINGS[7] = {58, 55, 52, 50, 51, 51, 51};
const uint8_t PMU_RADIO_SAR_SETTINGS[7] = {58, 55, 57, 52, 52, 53, 53};
const uint8_t PMU_SLEEP_SAR_SETTINGS[7] = {50, 50, 50, 50, 50, 50, 51};

volatile uint16_t read_data_batadc;

volatile uint8_t radio_ready;
volatile uint8_t radio_on;
volatile uint8_t radio_counter;
volatile uint8_t radio_beacon_counter;
volatile uint8_t mrr_freq_hopping;
volatile uint8_t mrr_freq_hopping_step;
volatile uint16_t mrr_cfo_val_fine_min;
volatile uint32_t radio_data_arr[3];
volatile uint32_t radio_packet_count;

 #define TEMP_MAX_REMAINDER 96-16-1-3-4-4-11 // 96-(CRC+TEMP_OR_LIGHT+PACKET_NUM+PACKET_HEADER+TIMESTAMP) = 57
 #define LIGHT_MAX_REMAINDER 192-16*2-1*2-3*2-4*2-11-11+1 // 96-(CRC*2+TEMP_OR_LIGHT*2+PACKET_NUM*2+PACKET_HEADER*2+ref+TIMESTAMP)+signal_bit = 123

// volatile uint16_t mem_temp_addr = 7000;
#define MEM_TEMP_ADDR 0x36B0	// 7000 * 2 in hex
volatile uint16_t mem_temp_len = 0;
// volatile uint16_t mem_light_addr = 0;
#define MEM_LIGHT_ADDR 0
volatile uint16_t mem_light_len = 0;
volatile uint8_t temp_packet_num = 0;
volatile uint8_t temp_storage_remainder = TEMP_MAX_REMAINDER;
volatile uint8_t light_packet_num = 0;
volatile uint8_t cur_len_mode = 0xFF;
volatile uint8_t l1_header_stored = 0, l2_header_stored = 0;
volatile uint8_t l1_cur_meas_time_mode = 0;
volatile uint8_t lnt_l1_len = 0, lnt_l2_len = 0;
volatile uint8_t reduce_len_counter = 0;
volatile uint8_t light_storage_remainder = LIGHT_MAX_REMAINDER;
volatile uint16_t last_log_light = 0;
volatile uint32_t light_code_storage[6];
volatile uint32_t temp_code_storage[3];

/**********************************************
 * Forward Declarations
 **********************************************/

static void sys_err(uint32_t);

/**********************************************
 * Timeout Functions
 **********************************************/

static void set_timer32_timeout(uint32_t val){
    // Use Timer32 as timeout counter
    wfi_timeout_flag = 0;
    config_timer32(val, 1, 0, 0);
}

static void stop_timer32_timeout_check(){
    // Turn off Timer32
    *TIMER32_GO = 0;
    if (wfi_timeout_flag){
        wfi_timeout_flag = 0;
	sys_err(0x04000000);
    }
}

void xo_init( void ) {
    prev20e_r19_t prev20e_r19 = PREv20E_R19_DEFAULT;

    // Parasitic capacitance tuning (6 bits for each; each 1 adds 1.8pF)
    uint32_t xo_cap_drv = 0x3F;
    uint32_t xo_cap_in  = 0x3F;
    *REG_XO_CONF2 = ((xo_cap_drv << 6) | (xo_cap_in << 0));

    // XO xonfiguration
    prev20e_r19.XO_PULSE_SEL     = 0x4; // pulse with sel, 1-hot encoded
    prev20e_r19.XO_DELAY_EN      = 0x3; // pair usage together with xo_pulse_sel
    prev20e_r19.XO_DRV_START_UP  = 0x0;
    prev20e_r19.XO_DRV_CORE      = 0x0;
    prev20e_r19.XO_SCN_CLK_SEL   = 0x0;
    prev20e_r19.XO_SCN_ENB       = 0x1;

    // TODO: check if need 32.768kHz clock
    prev20e_r19.XO_EN_DIV        = 0x1; // divider enable (also enables CLK_OUT)
    prev20e_r19.XO_S             = 0x0; // (not used) division ration for 16kHz out
    prev20e_r19.XO_SEL_CP_DIV    = 0x0; // 1: 0.3v-generation charge-pump uses divided clock
    prev20e_r19.XO_EN_OUT        = 0x1; // xo output enabled;
    				       // Note: I think this means output to XOT
    // Pseudo-resistor selection
    prev20e_r19.XO_RP_LOW        = 0x0;
    prev20e_r19.XO_RP_MEDIA      = 0x1;
    prev20e_r19.XO_RP_MVT        = 0x0;
    prev20e_r19.XO_RP_SVT        = 0x0;

    prev20e_r19.XO_SLEEP = 0x0;
    *REG_XO_CONF1 = prev20e_r19.as_int;
    mbus_write_message32(0xA1, *REG_XO_CONF1);
    delay(10000); // >= 1ms

    prev20e_r19.XO_ISOLATE = 0x0;
    *REG_XO_CONF1 = prev20e_r19.as_int;
    mbus_write_message32(0xA1, *REG_XO_CONF1);
    delay(10000); // >= 1ms

    prev20e_r19.XO_DRV_START_UP = 0x1;
    *REG_XO_CONF1 = prev20e_r19.as_int;
    mbus_write_message32(0xA1, *REG_XO_CONF1);
    delay(30000); // >= 1s

    prev20e_r19.XO_SCN_CLK_SEL = 0x1;
    *REG_XO_CONF1 = prev20e_r19.as_int;
    mbus_write_message32(0xA1, *REG_XO_CONF1);
    delay(3000); // >= 300us

    prev20e_r19.XO_SCN_CLK_SEL = 0x0;
    prev20e_r19.XO_SCN_ENB     = 0x0;
    *REG_XO_CONF1 = prev20e_r19.as_int;
    mbus_write_message32(0xA1, *REG_XO_CONF1);
    delay(30000);  // >= 1s

    prev20e_r19.XO_DRV_START_UP = 0x0;
    prev20e_r19.XO_DRV_CORE     = 0x1;
    prev20e_r19.XO_SCN_CLK_SEL  = 0x1;
    *REG_XO_CONF1 = prev20e_r19.as_int;
    mbus_write_message32(0xA1, *REG_XO_CONF1);

    enable_xo_timer();
    reset_xo_cnt();
    start_xo_cnt();

    // BREAKPOint 0x03
    mbus_write_message32(0xBA, 0x03);

}

uint32_t get_timer_cnt_xo() {
    return ((*REG_XOT_VAL_U & 0xFFFF) << 16) | (*REG_XOT_VAL_L & 0xFFFF);
}

// static uint32_t get_timer_cnt() {
//     if(enumerated != ENUMID) { return 0; }
//     set_halt_until_mbus_trx();
//     mbus_copy_registers_from_remote_to_local(SNT_ADDR, 0x1B, 0x0, 1);
//     set_halt_until_mbus_tx();
// 
//     return (*REG0 << 24) | (*REG1 & 0xFFFFFF);
// }

#define XO_MAX_DAY_TIME_IN_SEC 86400
#define XO_TO_SEC_SHIFT 15

void update_system_time() {
    // mbus_write_message32(0xC2, xo_sys_time);
    // mbus_write_message32(0xC1, xo_sys_time_in_sec);
    // mbus_write_message32(0xC0, xo_day_time_in_sec);

    uint32_t temp = xo_sys_time;
    xo_sys_time = get_timer_cnt_xo();
    temp = (xo_sys_time >> XO_TO_SEC_SHIFT) - (temp >> XO_TO_SEC_SHIFT); // Have to shift individually to account for underflow
    xo_sys_time_in_sec += temp;
    xo_day_time_in_sec += temp;

    if(xo_day_time_in_sec >= XO_MAX_DAY_TIME_IN_SEC) {
        xo_day_time_in_sec -= XO_MAX_DAY_TIME_IN_SEC;
    }

    // mbus_write_message32(0xC2, xo_sys_time);
    // mbus_write_message32(0xC1, xo_sys_time_in_sec);
    // mbus_write_message32(0xC0, xo_day_time_in_sec);
}

bool xo_check_is_day() {
    update_system_time();
    return xo_day_time_in_sec >= XO_DAY_START && xo_day_time_in_sec < XO_DAY_END;
}

/**********************************************
 * Compression Functions
 **********************************************/

#define LONG_INT_LEN 4
#define LOG2_RES 5

uint64_t right_shift(uint64_t input, int8_t shift) {
    int8_t i;
    if(shift >= 0) {
    	for(i = 0; i < shift; i++) {
	    input = input >> 1;
	}
    }
    else {
    	for(i = 0; i > shift; i--) {
	    input = input << 1;
	}
    }
    return input;
}

uint64_t mult(uint32_t lhs, uint16_t rhs) {
    uint32_t res1 = 0, res2 = 0;
    res1 = (lhs >> 16) * rhs;
    res2 = (lhs & 0xFFFF) * rhs;
    return right_shift(res1, -16) + res2;
}

const uint16_t LOG_CONST_ARR[5] = {0b1011010100000100,
                                   0b1001100000110111,
                                   0b1000101110010101,
                                   0b1000010110101010,
                                   0b1000001011001101};

typedef uint32_t* long_int;

static void long_int_assign(long_int dest, const long_int src) {
    uint8_t i;
    for(i = 0; i < LONG_INT_LEN; i++) {
        dest[i] = src[i];
    }
}

static void long_int_mult(const long_int lhs, const uint16_t rhs, long_int res) {
    uint32_t carry_in = 0;
    uint32_t temp_res[LONG_INT_LEN];
    uint8_t i;
    for(i = 0; i < LONG_INT_LEN; i++) {
        uint64_t temp = mult(lhs[i], rhs) + carry_in;
        carry_in = temp >> 32;
        temp_res[i] = temp & 0xFFFFFFFF;
    }
    long_int_assign(res, temp_res);
}

static bool long_int_lte(const long_int lhs, const long_int rhs) {
    int8_t i;
    for(i = 3; i >= 0; i--) {
	if(lhs[i] != rhs[i]) {
	    return lhs[i] < rhs[i];
	}
        // if(lhs[i] < rhs[i]) {
        //     return true;
        // }
        // else if(lhs[i] > rhs[i]) {
        //     return false;
        // }
    }
    return false;
}

uint16_t log2(uint64_t input) {
    // mbus_write_message32(0xE7, input & 0xFFFFFFFF);
    // mbus_write_message32(0xE8, input >> 32);

    if(input == 0) { return 0; }

    uint32_t temp_result[LONG_INT_LEN], input_storage[LONG_INT_LEN];
    int8_t i;
    for(i = 0; i < LONG_INT_LEN; i++) {
    	temp_result[i] = input_storage[i] = 0;
    }

    input_storage[0] = input & 0xFFFFFFFF;
    input_storage[1] = input >> 32;
    uint16_t out = 0;

    for(i = 47; i >= 0; i--) {
        if(right_shift(input, i) & 0b1) {
            uint64_t temp = right_shift(1, -i);
            temp_result[0] = temp & 0xFFFFFFFF;
            temp_result[1] = temp >> 32;
            out = i << LOG2_RES;
            break;
        }
    }
    for(i = 0; i < LOG2_RES; i++) {
        uint32_t new_result[4];
        long_int_mult(temp_result, LOG_CONST_ARR[i], new_result);
        long_int_mult(input_storage, (1 << 15), input_storage);

        if(long_int_lte(new_result, input_storage)) {
            long_int_assign(temp_result, new_result);
            // out |= (1 << (LOG2_RES - 1 - i));
	    out |= right_shift(1, -(LOG2_RES - 1 - i));
        }
        else {
            long_int_mult(temp_result, (1 << 15), temp_result);
        }

    }

    // mbus_write_message32(0xE9, out & 0x7FF);
    return out & 0x7FF;
}

// 10-word unit
#define CACHE_MAX_SIZE 284 // 10 * 32 - 4 * 9
#define CACHE_LEN 10 // must be a multiple of 5
#define UNIT_HEADER_SIZE 31 // 17 + 7 + 7

// The cache is little endian
// cache[0] will be stored first

uint32_t cache[CACHE_LEN];
uint32_t cur_mem_addr = 0;
uint16_t cache_remainder = CACHE_MAX_SIZE;

// TODO: fill in later
uint16_t code[66];
uint8_t code_len[66];

// unit header format
int16_t end_idx_pos = -1;   // if end_idx_pos == -1, then we don't have a unit header

// helper function for shifting cache
// if abs(len) >= 32, data should be 0
// used to shift cache-like arrays
// TODO: expand functionality to all arrays if needed
void right_shift_arr(uint32_t* arr, uint32_t data, int16_t len) {
    int8_t sign = len > 0? 1 : -1;
    int8_t start, end;
    int8_t back = end + sign; // for comvenience. Maybe saves code space

    if(sign == -1) {
        start = 0;
        end = CACHE_LEN;
        len = -len;
    }
    else {
        start = CACHE_LEN - 1;
        end = -1;
    }
    len = sign == 1? len : -len;

    // clean data
    data &= (right_shift(1, -len) - 1);

    while(len > 32) {
        // shift word be word until len is less than 32
        int8_t i;
        for(i = start; i != end; i += sign) {
            arr[i] = arr[i + sign];
        }
        arr[back] = 0;
        len -= 32;
    }

    // revert len back
    uint8_t complement;
    if(sign == -1) {
        len = -len;
        complement = 32;
    }
    else {
        complement = -32;
    }
    complement += len;

    for(i = start; i != end; i += sign) {
        arr[i] = right_shift(arr[i], len);
        arr[i] |= right_shift(arr[i + sign], complement);
    }
    arr[back] = right_shift(arr[back], len);
    arr[back] |= data;
}

// Requires that len <= cache_remainder
// len can be up to 320 if data is 0
// otherwise len <= 32
// is_second_idx denotes if the new data is the second index of a header
// (in this case the data should be a dummy value 0)
// if true, then reset second_idx_pos
// if false, then update second_idx_pos
// the goal is to keep track of it so we can update it later
void store_data_to_cache(uint32_t data, 
                         int16_t len, 
                         uint8_t is_end_idx) {
    // process variables first before len is changed
    cache_remainder -= len;
    end_idx_pos = is_end_idx? 0 : (end_idx_pos + len);

    // clean data
    data &= (right_shift(1, -len) - 1);

    right_shift_arr(cache, data, -len);

    // uint8_t i;
    // while(len > 32) {
    //     // shift word by word until len is less than 32
    //     for(i = 0; i < CACHE_LEN - 1; i++) {
    //         cache[i] = cache[i + 1];
    //     }
    //     cache[CACHE_LEN - 1] = 0;
    //     len -= 32;
    // }
    // 
    // for(i = 0; i < CACHE_LEN - 1; i++) {
    //     cache[i] = right_shift(cache[i], -len);
    //     cache[i] |= right_shift(cache[i - 1], (32 - len));
    // }
    // cache[CACHE_LEN - 1] = right_shift(cache[CACHE_LEN - 1], -len);
    // cache[CACHE_LEN - 1] |= data;
}

// stores the end idx of the current unit in the right position in the cache
void store_end_idx() {
    // create an array of the same size and shift the real idx in
    uint32_t dummy_cache[CACHE_LEN];
    uint8_t i;
    for(i = 0; i < CACHE_LEN; i++) {
        dummy_cache[i] = 0;
    }
    dummy_cache[CACHE_LEN - 1] = cur_idx;
    right_shift_arr(dummy_cache, 0, end_idx_pos);

    for(i = 0; i < CACHE_LEN; i++) {
        // and to get the data in
        cache[i] |= dummy_cache[i];
    }
    end_idx_pos = -1;
}


// requires that cache has enough space for the headers
// add packet header
// store cache data to mem and reset remainder count
void flush_unit() {
    if(cache_remainder < CACHE_MAX_SIZE) {
        // first shift 0s to the unused data
        store_end_idx()
        store_data_to_cache(0, cache_remainder, 0);
        
        mbus_copy_mem_from_local_to_remote_bulk(MEM_ADDR, (uint32_t*) cur_mem_addr, light_code_storage, CACHE_LEN - 1);
        cache_remainder = CACHE_MAX_SIZE;
        cur_mem_addr += CACHE_LEN * 4; // CACHE_LEN * 10B
    }
}

void sample_light() {

    int16_t diff = log_light - last_log_light;
    uint8_t len_needed = 0;
    uint8_t code_idx = 0;

    // calculate length needed
    if(diff < 32 && diff >= -32) {
        len_needed = code_len[diff + 32];
        code_idx = diff;
    }
    else if(diff < 256 && diff >= -256) {
        len_needed = code_len[64] + 9;
        code_idx = 64;
    }
    else {
        len_needed = code_len[65] + 11;
        code_idx = 65;
    }

    if(end_idx_pos == -1) {
        len_needed += UNIT_HEADER_SIZE;
    }

    if(cache_remainder < len_needed) {
        flush_unit();
    }

    if(end_idx_pos == -1) {
        // edge timestamp
        store_data_to_cache(cur_edge, 17, 0);
        // start idx
        store_data_to_cache(cur_idx, 7, 0);
        // dummy end idx
        store_data_to_cache(0, 7, 1);
    }
    
    store_data_to_cache(code[code_idx], code_len[code_idx]);

    if(code_idx == 64) {
        store_data_to_cache(diff, 9);
    }
    else if(code_idx == 65) {
        store_data_to_cache(diff, 11);
    }

    last_log_light = log_light;
}

/**********************************************
 * Sampling Algorithm
 **********************************************/

#define MAX_EDGE_SHIFT 600
#define MAX_DAY_TIME 86400
#define NOON 43200
#define EDGE_MARGIN 28770 // = (12 * 32 + 4 * 8 + 16 * 2 + 31 * 1 + 0.5) * 60

#define EDGE_THRESHOLD 520 // = log2(50 lux * 1577) * 32
#define STORE_DATA_THRESHOLD 128 // temp value

#define XO_1_HR 3600
#define XO_32_MIN 1920
#define XO_10_MIN 600
#define XO_8_MIN 480

uint16_t rot_idx = 0;
uint16_t running_avg[8] = {0, 0, 0, 0, 0, 0, 0, 0};
uint16_t sum = 0xFFFF;
uint32_t running_avg_time[8] = {0, 0, 0, 0, 0, 0, 0, 0};

uint32_t start_day_time = 0;
uint32_t cur_sunrise = 0, cur_sunset = 0, next_sunrise = 0, next_sunset = 0;
uint32_t cur_edge = 0;
uint32_t buffered_projected_time_in_sec = 0;
uint32_t next_sys_time_in_sec = 0; // FIXME: replace with projected_end_time_in_sec

uint8_t is_morning = 0;
uint8_t cur_index = 0;
uint8_t interval_index = 0;
uint8_t INTERVALS[8] = {32, 8, 2, 1, 1, 2, 8, 32};
uint8_t SAMPLE_INDICES[8] = {12, 16, 32, 64, 96, 112, 116, 128};

// using a function because multiple places use it
// Requires store_lnt_counter to only be >0, 0 -1
// This is also where lnt_counter_base_is_set
void set_projected_end_time() {
    if(store_lnt_counter > 0) {
        projected_end_time_in_sec += XO_8_MIN;
        lnt_counter_base = 3;
    }
    else if(store_lnt_counter == 0) {
        uint8_t temp = INTERVALS[interval_index];
        if(temp <= 8) {
            projected_end_time_in_sec += (temp * 60);
            lnt_counter_base = temp == 8? 3 : (temp - 1);
        }
    }
    else {
        // in buffer state, if buffered_projected_time_in_sec is not within 10 minutes,
        // set 8 minute timer, else set to buffered_projected_time_in_sec
        // lnt_counter_base doesn't matter in these cases
        if(buffered_projected_time_in_sec - xo_sys_time_in_sec > XO_10_MIN) {
            projected_end_time_in_sec += XO_8_MIN;
        }
        else {
            projected_end_time_in_sec = buffered_projected_time_in_sec;
            store_lnt_counter = 1;
        }
    }

}

// set the wakeup time for the next half-day. Wakeup time will be 8 minutes earlier
// to allow for shifting
void start_half_day() {
    store_lnt_counter = -1;
    uint8_t new_day = 0;

    // detemine which half day
    // set 1 hour margin for safety
    if(xo_day_time_in_sec <= NOON - XO_1_HR) {
        is_morning = 1;
    }
    else if(xo_day_time_in_sec > XO_MAX_DAY_TIME_IN_SEC - XO_1_HR) {
        is_morning = 1;
        new_day = 1;
    }
    else {
        is_morning = 0;
    }

    uint32_t margin1, margin2;

    if(is_morning) {
        storing_data = 0;   // morning starts with not storing data
        cur_sunrise = next_sunrise == 0? cur_sunrise : next_sunrise;
        next_sunrise = 0;
        cur_edge = cur_sunrise;

        margin1 = XO_8_MIN;
        margin2 = NOON - XO_32_MIN;
    }
    else {
        storing_data = 1;   // afternoon starts with storing data
        cur_sunset = next_sunset == 0? cur_sunrise : next_sunrise;
        next_sunset = 0;
        cur_edge = cur_sunset;

        margin1 = NOON + XO_8_MIN;
        margin2 = XO_MAX_DAY_TIME_IN_SEC - XO_32_MIN;
    }

    uint32_t next_day_time_in_sec = cur_edge - EDGE_MARGIN;

    // find first valid day time
    while(1) {
        if(next_day_time_in_sec >= margin1 && next_day_time_in_sec < margin2
                && (next_day_time_in_sec > xo_day_time_in_sec + XO_10_MIN || new_day)) {
            break;
        }
        next_day_time_in_sec += (INTERVALS[interval_index] * 60);
        cur_index++;

        if(cur_index >= SAMPLE_INDICES[interval_index]) {
            interval_index++;
        }
    }

    // set 8 minute buffer
    buffered_projected_time_in_sec = xo_sys_time_in_sec + next_day_time_in_sec 
                                     - xo_day_time_in_sec - XO_8_MIN;

    if(next_day_time_in_sec <= xo_day_time_in_sec) {
        // wrap around case
        buffered_projected_time_in_sec += XO_MAX_DAY_TIME_IN_SEC;
    }
}

volatile uint16_t light_code = 0;

void set_next_lnt_meas_time() {
    light_code = log2(lnt_sys_light + 1) & 0x3FF;   // remember to subtract 1 when parsing
    if(sum == 0xFFFF) {
        // if uninitialized, initialize running avg
        uint8_t i;
        for(i = 0; i < 8; i++) {
            running_avg[i] = light_code;
            running_avg_time = xo_day_time_in_sec;
        }
        sum = light_code << 3;
    }
    else {
        sum -= running_avg[rot_idx];
        sum += light_code;

        running_avg_time[rot_idx] = day_time;
        running_avg[rot_idx] = light_code;

        rot_idx = (rot_idx + 1) & 0x7;

        if(is_morning) {
            if((sum >> 3) > STORE_DATA_THRESHOLD) {
                storing_data = 1;
            }
        }
        else {
            if((sum >> 3) <= STORE_DATA_THRESHOLD) {
                storing_data = 0;
            }
        }

    }

    if(is_morning && sum >= STORING_THRESHOLD) {
        storing_data = 1;
    }
    else if(!is_morning && sum < STORING_THRESHOLD) {
        storing_data = 0;
    }

    // store LNT
    if(storing_data) {
        sample_light();
    }
    
    // determine next sunrise or sunset
    uint32_t target = 0;
    if(is_morning && !next_sunrise && (sum >> 3) >= EDGE_THRESHOLD && day_count > 1) {
        target = 1; // sentinel to save code space
    }
    else if(!is_morning && !next_sunset && (sum >> 3) <= EDGE_THRESHOLD && day_count > 1) {
        target = 1; // sentinel 
    }

    if(target) {
        target = running_avg_time[(rot_idx + 3) & 0x7];
        if(target > cur_edgea + MAX_EDGE_SHIFT) {
            target = cur_edge + MAX_EDGE_SHIFT;
        }
        else if(target < cur_edge - MAX_EDGE_SHIFT) {
            target = cur_edge - MAX_EDGE_SHIFT;
        }

        if(is_morning) {
            next_sunrise = target;
        }
        else {
            next_sunset = target;
        }
    }
    
    // determine next wakeup time
    // if at the end of this half-day, switch to the next half-day
    if(is_morning && ((xo_day_time_in_sec >= NOON - 1920) || cur_index >= SAMPLE_INDICES[7])) {
        start_half_day();
    }
    else if(!is_morning && ((day_time >= XO_MAX_DAY_TIME_IN_SEC - 1920) || cur_index >= SAMPLE_INDICES[7])) {
        start_half_day();
    }
    else {
        set_projected_end_time();

        cur_index++;
        if(cur_index >= SAMPLE_INDICES[interval_index]) {
            interval_index++;
        }

    }
}

/**********************************************
 * Temp sensor functions (SNTv4)
 **********************************************/

static void temp_sensor_start() {
    sntv4_r01.TSNS_RESETn = 1;
    sntv4_r01.TSNS_EN_IRQ = 1;
    mbus_remote_register_write(SNT_ADDR, 1, sntv4_r01.as_int);
}

static void temp_sensor_reset() {
    sntv4_r01.TSNS_RESETn = 0;
    mbus_remote_register_write(SNT_ADDR, 1, sntv4_r01.as_int);
}

static void snt_ldo_vref_on() {
    sntv4_r00.LDO_EN_VREF = 1;
    mbus_remote_register_write(SNT_ADDR, 0, sntv4_r00.as_int);
}

static void snt_ldo_power_on() {
    sntv4_r00.LDO_EN_IREF = 1;
    sntv4_r00.LDO_EN_LDO  = 1;
    mbus_remote_register_write(SNT_ADDR, 0, sntv4_r00.as_int);
}

static void snt_ldo_power_off() {
    sntv4_r00.LDO_EN_VREF = 0;
    sntv4_r00.LDO_EN_IREF = 0;
    sntv4_r00.LDO_EN_LDO  = 0;
    mbus_remote_register_write(SNT_ADDR, 0, sntv4_r00.as_int);
}

static void temp_sensor_power_on() {
    // Un-powergate digital block
    sntv4_r01.TSNS_SEL_LDO = 1;
    mbus_remote_register_write(SNT_ADDR, 1, sntv4_r01.as_int);
    // Un-powergate analog block
    sntv4_r01.TSNS_EN_SENSOR_LDO = 1;
    mbus_remote_register_write(SNT_ADDR, 1, sntv4_r01.as_int);

    delay(MBUS_DELAY);

    // Release isolation
    sntv4_r01.TSNS_ISOLATE = 0;
    mbus_remote_register_write(SNT_ADDR, 1, sntv4_r01.as_int);
}

static void temp_sensor_power_off() {
    sntv4_r01.TSNS_RESETn        = 0;
    sntv4_r01.TSNS_SEL_LDO       = 0;
    sntv4_r01.TSNS_EN_SENSOR_LDO = 0;
    sntv4_r01.TSNS_ISOLATE       = 1;
    mbus_remote_register_write(SNT_ADDR, 1, sntv4_r01.as_int);
}

static void operation_temp_run() {
    if(snt_state == SNT_IDLE) {

        // Turn on snt ldo vref; requires ~30 ms to settle
        // TODo: figure out delay time
        snt_ldo_vref_on();
        delay(MBUS_DELAY);

        snt_state = SNT_TEMP_LDO;

    }
    if(snt_state == SNT_TEMP_LDO) {
        // Power on snt ldo
        snt_ldo_power_on();

        // Power on temp sensor
        temp_sensor_power_on();
        delay(MBUS_DELAY);

        snt_state = SNT_TEMP_START;
    }
    if(snt_state == SNT_TEMP_START) {
        // Use TIMER32 as a timeout counter
        wfi_timeout_flag = 0;
        config_timer32(TIMER32_VAL, 1, 0, 0); // 1/10 of MBUS watchdog timer default
        
        // Start temp sensor
        temp_sensor_start();

        // Wait for temp sensor output or TIMER32
	WFI();

        // Turn off timer32
        *TIMER32_GO = 0;

        snt_state = SNT_TEMP_READ;
    }
    if(snt_state == SNT_TEMP_READ) {
        if(wfi_timeout_flag) {
            // if timeout, set error msg
            sys_err(0x01000000);
        }
        else {
            snt_sys_temp_code = *REG0;
            
            // turn off temp sensor and ldo
            temp_sensor_power_off();
            snt_ldo_power_off();

            snt_state = SNT_IDLE;
        }
    }
}

static inline void snt_clk_init() { 
    
    sntv4_r08_t sntv4_r08 = SNTv4_R08_DEFAULT;
    sntv4_r09_t sntv4_r09 = SNTv4_R09_DEFAULT;
    sntv4_r17_t sntv4_r17 = SNTv4_R17_DEFAULT;
    // sntv4_r19_t sntv4_r19 = SNTv4_R19_DEFAULT;
    // sntv4_r1A_t sntv4_r1A = SNTv4_R1A_DEFAULT;

    // start SNT clock
    sntv4_r08.TMR_SLEEP = 0;
    sntv4_r08.TMR_ISOLATE = 0;
    mbus_remote_register_write(SNT_ADDR, 0x8, sntv4_r08.as_int);

    delay(10000);

    sntv4_r09.TMR_SELF_EN = 0;
    mbus_remote_register_write(SNT_ADDR, 0x9, sntv4_r09.as_int);

    sntv4_r08.TMR_EN_OSC = 1;
    mbus_remote_register_write(SNT_ADDR, 0x8, sntv4_r08.as_int);
    delay(10000);

    sntv4_r08.TMR_RESETB = 1;
    sntv4_r08.TMR_RESETB_DIV = 1;
    sntv4_r08.TMR_RESETB_DCDC = 1;
    mbus_remote_register_write(SNT_ADDR, 0x8, sntv4_r08.as_int);
    delay(10000);	// need to wait for clock to stabilize

    sntv4_r08.TMR_EN_SELF_CLK = 1;
    sntv4_r09.TMR_SELF_EN = 1;
    mbus_remote_register_write(SNT_ADDR, 0x8, sntv4_r08.as_int);
    mbus_remote_register_write(SNT_ADDR, 0x9, sntv4_r09.as_int);
    delay(100000);

    sntv4_r08.TMR_EN_OSC = 0;
    mbus_remote_register_write(SNT_ADDR, 0x8, sntv4_r08.as_int);
    delay(10000);

    // sntv4_r19.WUP_THRESHOLD_EXT = 0;
    // sntv4_r1A.WUP_THRESHOLD = 0;
    mbus_remote_register_write(SNT_ADDR, 0x19, 0);
    mbus_remote_register_write(SNT_ADDR, 0x1A, 0);

    sntv4_r17.WUP_ENABLE = 0;
    mbus_remote_register_write(SNT_ADDR, 0x17, sntv4_r17.as_int);

    sntv4_r17.WUP_ENABLE = 1;
    sntv4_r17.WUP_CLK_SEL = 0;
    sntv4_r17.WUP_LC_IRQ_EN = 0;
    sntv4_r17.WUP_AUTO_RESET = 0;
    mbus_remote_register_write(SNT_ADDR, 0x17, sntv4_r17.as_int);
}

/**********************************************
 * Light functions (LNTv1A)
 **********************************************/

static void lnt_init() {
    //////// TIMER OPERATION //////////
    // make variables local to save space
    lntv1a_r01_t lntv1a_r01 = LNTv1A_R01_DEFAULT;
    lntv1a_r02_t lntv1a_r02 = LNTv1A_R02_DEFAULT;
    lntv1a_r04_t lntv1a_r04 = LNTv1A_R04_DEFAULT;
    lntv1a_r05_t lntv1a_r05 = LNTv1A_R05_DEFAULT;
    // lntv1a_r06_t lntv1a_r06 = LNTv1A_R06_DEFAULT;
    lntv1a_r17_t lntv1a_r17 = LNTv1A_R17_DEFAULT;
    lntv1a_r20_t lntv1a_r20 = LNTv1A_R20_DEFAULT;
    lntv1a_r21_t lntv1a_r21 = LNTv1A_R21_DEFAULT;
    lntv1a_r22_t lntv1a_r22 = LNTv1A_R22_DEFAULT;
    lntv1a_r40_t lntv1a_r40 = LNTv1A_R40_DEFAULT;
    
    // TIMER TUNING  
    lntv1a_r22.TMR_S = 0x1; // Default: 0x4
    lntv1a_r22.TMR_DIFF_CON = 0x3FFD; // Default: 0x3FFB
    lntv1a_r22.TMR_POLY_CON = 0x1; // Default: 0x1
    mbus_remote_register_write(LNT_ADDR,0x22,lntv1a_r22.as_int);
    delay(MBUS_DELAY*10);
    
    lntv1a_r21.TMR_SEL_CAP = 0x80; // Default : 8'h8
    lntv1a_r21.TMR_SEL_DCAP = 0x3F; // Default : 6'h4
    lntv1a_r21.TMR_EN_TUNE1 = 0x1; // Default : 1'h1
    lntv1a_r21.TMR_EN_TUNE2 = 0x1; // Default : 1'h1
    mbus_remote_register_write(LNT_ADDR,0x21,lntv1a_r21.as_int);
    delay(MBUS_DELAY*10);
    
    // Enable Frequency Monitoring 
    lntv1a_r40.WUP_ENABLE_CLK_SLP_OUT = 0x0; 
    mbus_remote_register_write(LNT_ADDR,0x40,lntv1a_r40.as_int);
    delay(MBUS_DELAY*10);
    
    // TIMER SELF_EN Disable 
    lntv1a_r21.TMR_SELF_EN = 0x0; // Default : 0x1
    mbus_remote_register_write(LNT_ADDR,0x21,lntv1a_r21.as_int);
    delay(MBUS_DELAY*10);
    
    // EN_OSC 
    lntv1a_r20.TMR_EN_OSC = 0x1; // Default : 0x0
    mbus_remote_register_write(LNT_ADDR,0x20,lntv1a_r20.as_int);
    delay(MBUS_DELAY*10);
    
    // Release Reset 
    lntv1a_r20.TMR_RESETB = 0x1; // Default : 0x0
    lntv1a_r20.TMR_RESETB_DIV = 0x1; // Default : 0x0
    lntv1a_r20.TMR_RESETB_DCDC = 0x1; // Default : 0x0
    mbus_remote_register_write(LNT_ADDR,0x20,lntv1a_r20.as_int);
    delay(2000); 
    
    // TIMER EN_SEL_CLK Reset 
    lntv1a_r20.TMR_EN_SELF_CLK = 0x1; // Default : 0x0
    mbus_remote_register_write(LNT_ADDR,0x20,lntv1a_r20.as_int);
    delay(10); 
    
    // TIMER SELF_EN 
    lntv1a_r21.TMR_SELF_EN = 0x1; // Default : 0x0
    mbus_remote_register_write(LNT_ADDR,0x21,lntv1a_r21.as_int);
    delay(100000); 
    
    // TIMER EN_SEL_CLK Reset 
    lntv1a_r20.TMR_EN_OSC = 0x0; // Default : 0x0
    mbus_remote_register_write(LNT_ADDR,0x20,lntv1a_r20.as_int);
    delay(100);
    
    //////// CLOCK DIVIDER OPERATION //////////
    
    // Run FDIV
    lntv1a_r17.FDIV_RESETN = 0x1; // Default : 0x0
    lntv1a_r17.FDIV_CTRL_FREQ = 0x8; // Default : 0x0
    mbus_remote_register_write(LNT_ADDR,0x17,lntv1a_r17.as_int);
    delay(MBUS_DELAY*10);
    
    //////// LNT SETTING //////////
    
    // Bias Current
    lntv1a_r01.CTRL_IBIAS_VBIAS = 0x7; // Default : 0x7
    lntv1a_r01.CTRL_IBIAS_I = 0x2; // Default : 0x8
    lntv1a_r01.CTRL_VOFS_CANCEL = 0x1; // Default : 0x1
    mbus_remote_register_write(LNT_ADDR,0x01,lntv1a_r01.as_int);
    delay(MBUS_DELAY*10);
    	 
    // Vbase regulation voltage
    lntv1a_r02.CTRL_VREF_PV_V = 0x1; // Default : 0x2
    mbus_remote_register_write(LNT_ADDR,0x02,lntv1a_r02.as_int);
    delay(MBUS_DELAY*10);
    	
    // Set LNT Threshold
    lntv1a_r05.THRESHOLD_HIGH = 0x30; // Default : 12'd40
    lntv1a_r05.THRESHOLD_LOW = 0x10; // Default : 12'd20
    mbus_remote_register_write(LNT_ADDR,0x05,lntv1a_r05.as_int);
    
    // Monitor AFEOUT
    // lntv1a_r06.OBSEN_AFEOUT = 0x0; // Default : 0x0
    // mbus_remote_register_write(LNT_ADDR,0x06,lntv1a_r06.as_int);
    mbus_remote_register_write(LNT_ADDR,0x06,0);
    delay(MBUS_DELAY*10);
    
    // Change Counting Time 
    // lntv1a_r03.TIME_COUNTING = 0xFFFFFF; // Default : 0x258
    mbus_remote_register_write(LNT_ADDR,0x03,0xFFFFFF);
    delay(MBUS_DELAY*10);
    
    // Change Monitoring & Hold Time 
    lntv1a_r04.TIME_MONITORING = 0x00A; // Default : 0x010
    mbus_remote_register_write(LNT_ADDR,0x04,lntv1a_r04.as_int);
    delay(MBUS_DELAY*10);
    
    // Release LDC_PG 
    lntv1a_r00.LDC_PG = 0x0; // Default : 0x1
    mbus_remote_register_write(LNT_ADDR,0x00,lntv1a_r00.as_int);
    delay(MBUS_DELAY*10);
    
    // Release LDC_ISOLATE
    lntv1a_r00.LDC_ISOLATE = 0x0; // Default : 0x1
    mbus_remote_register_write(LNT_ADDR,0x00,lntv1a_r00.as_int);
    delay(MBUS_DELAY*10);
}

static void lnt_start() {
    // Release Reset 
    lntv1a_r00.RESET_AFE = 0x0; // Defhttps://www.dropbox.com/s/yh15ux4h8141vu4/ISSCC2019-Digest.pdf?dl=0ault : 0x1
    lntv1a_r00.RESETN_DBE = 0x1; // Default : 0x0
    mbus_remote_register_write(LNT_ADDR,0x00,lntv1a_r00.as_int);
    delay(MBUS_DELAY*10);
    
    // LNT Start
    lntv1a_r00.DBE_ENABLE = 0x1; // Default : 0x0
    lntv1a_r00.WAKEUP_WHEN_DONE = 0x0; // Default : 0x0
    lntv1a_r00.MODE_CONTINUOUS = 0x0; // Default : 0x0
    mbus_remote_register_write(LNT_ADDR,0x00,lntv1a_r00.as_int);
    delay(MBUS_DELAY*10);

    lntv1a_r00.WAKEUP_WHEN_DONE = 0x1; // Default : 0x0
    mbus_remote_register_write(LNT_ADDR,0x00,lntv1a_r00.as_int);
    delay(MBUS_DELAY*100);
}

static void lnt_stop() {
    // // Change Counting Time 
    mbus_remote_register_write(LNT_ADDR,0x03,0xFFFFFF);
    
    set_halt_until_mbus_trx();
    mbus_copy_registers_from_remote_to_local(LNT_ADDR, 0x10, 0x00, 1);
    set_halt_until_mbus_tx();
    lnt_sys_light = right_shift(((*REG1 & 0xFFFFFF) << 24) | (*REG0), lnt_counter_base); // >> lnt_counter_base;

    // // Stop FSM: Counter Idle -> Counter Counting 
    lntv1a_r00.DBE_ENABLE = 0x0; // Default : 0x0
    lntv1a_r00.WAKEUP_WHEN_DONE = 0x0;
    mbus_remote_register_write(LNT_ADDR,0x00,lntv1a_r00.as_int);
    delay(MBUS_DELAY*100);
}

#define TIMER_MARGIN 1024 // margin of error is about 1/32 of a second // limited by the frequency of the LNT timer
#define MPLIER_SHIFT 6
uint8_t xo_lnt_mplier = 0x7B;
uint32_t projected_end_time_in_sec = 0;
uint32_t lnt_meas_time = 0;

static void update_lnt_timer() {
    if(projected_end_time_in_sec == 0) {
    	return;
    }
    uint32_t projected_end_time = projected_end_time_in_sec << XO_TO_SEC_SHIFT;

    if(xo_sys_time - projected_end_time > TIMER_MARGIN 
	&& xo_sys_time_in_sec >= projected_end_time_in_sec) {
        xo_lnt_mplier--;
    }
    else if(projected_end_time - xo_sys_time > TIMER_MARGIN 
		&& xo_sys_time_in_sec <= projected_end_time_in_sec) {
        xo_lnt_mplier++;
    }
    // mbus_write_message32(0xE2, lnt_meas_time);
    // mbus_write_message32(0xE3, projected_end_time_in_sec);
    // mbus_write_message32(0xE4, xo_sys_time_in_sec);
    // mbus_write_message32(0xE5, projected_end_time);
    // mbus_write_message32(0xE6, xo_sys_time);
    // mbus_write_message32(0xE7, projected_end_time - xo_sys_time);
    // mbus_write_message32(0xE8, xo_lnt_mplier);
}

static void set_lnt_timer() {
    // wake up at projected_end_time_in_sec
    // our wake up mechanism will be aligned to the second
    mbus_write_message32(0xCE, xo_sys_time_in_sec);
    mbus_write_message32(0xCE, projected_end_time_in_sec);
    uint32_t projected_end_time = projected_end_time_in_sec << XO_TO_SEC_SHIFT;

    update_system_time();
    // FIXME: this actually overflows. Investigate if this crashes the system
    // uint64_t temp = (projected_end_time - xo_sys_time) * xo_lnt_mplier; 
    uint64_t temp = mult(projected_end_time -xo_sys_time, xo_lnt_mplier);

    lnt_meas_time = temp >> (MPLIER_SHIFT + XO_TO_SEC_SHIFT - 2); // the -2 is empirical
    // uint32_t val = (end_time - xo_sys_time_in_sec) * 4;
    lntv1a_r03.TIME_COUNTING = lnt_meas_time;
    mbus_remote_register_write(LNT_ADDR, 0x03, lntv1a_r03.as_int);
    lnt_start();

    mbus_write_message32(0xCF, temp & 0xFFFFFFFF);
    mbus_write_message32(0xCF, temp >> 32);
}

/**********************************************
 * MEM Functions
 **********************************************/


/**********************************************
 * CRC16 Encoding
 **********************************************/

#define DATA_LEN 96
#define CRC_LEN 16

uint32_t* crcEnc16()
{
    // intialization
    uint8_t i;

    uint16_t poly = 0xc002;
    uint16_t poly_not = ~poly;
    uint16_t remainder = 0x0000;
    uint16_t remainder_shift = 0x0000;
    uint32_t data2 = (radio_data_arr[2] << CRC_LEN) + (radio_data_arr[1] >> CRC_LEN);
    uint32_t data1 = (radio_data_arr[1] << CRC_LEN) + (radio_data_arr[0] >> CRC_LEN);
    uint32_t data0 = radio_data_arr[0] << CRC_LEN;

    // LFSR
    uint16_t input_bit;
    for (i = 0; i < DATA_LEN; i++)
    {
        uint16_t MSB;
        if (remainder > 0x7fff)
            MSB = 0xffff;
        else
            MSB = 0x0000;

        if (i < 32)
            input_bit = ((data2 << i) > 0x7fffffff);
        else if (i < 64)
            input_bit = (data1 << (i-32)) > 0x7fffffff;
        else
            input_bit = (data0 << (i-64)) > 0x7fffffff;

        remainder_shift = remainder << 1;
        remainder = (poly&((remainder_shift)^MSB))|((poly_not)&(remainder_shift)) + (input_bit^(remainder > 0x7fff));
    }

    static uint32_t msg_out[1];
    msg_out[0] = data0 + remainder;

    //radio_data_arr[0] = data2;
    //radio_data_arr[1] = data1;
    //radio_data_arr[2] = data0;

    return msg_out;    
}


/**********************************************
 * PMU functions (PMUv11)
 **********************************************/
static void pmu_reg_write(uint32_t reg_addr, uint32_t reg_data) {
#ifdef USE_PMU
    set_halt_until_mbus_trx();
    mbus_remote_register_write(PMU_ADDR, reg_addr, reg_data);
    set_halt_until_mbus_tx();
#endif
}

static void pmu_set_adc_period(uint32_t val) {
#ifdef USE_PMU
    // Updated for PMUv9
    pmu_reg_write(0x3C,         // PMU_EN_CONTROLLER_DESIRED_STATE_ACTIVE
                ((1 <<  0) |    // state_sar_scn_on
                 (0 <<  1) |    // state_wait_for_clock_cycles
                 (1 <<  2) |    // state_wait_for_time
                 (1 <<  3) |    // state_sar_scn_reset
                 (1 <<  4) |    // state_sar_scn_stabilized
                 (1 <<  5) |    // state_sar_scn_ratio_roughly_adjusted
                 (1 <<  6) |    // state_clock_supply_switched
                 (1 <<  7) |    // state_control_supply_switched
                 (1 <<  8) |    // state_upconverter_on
                 (1 <<  9) |    // state_upconverter_stabilized
                 (1 << 10) |    // state_refgen_on
                 (0 << 11) |    // state_adc_output_ready
                 (0 << 12) |    // state_adc_adjusted
                 (0 << 13) |    // state_sar_scn_ratio_adjusted
                 (1 << 14) |    // state_downconverter_on
                 (1 << 15) |    // state_downconverter_stabilized
                 (1 << 16) |    // state_vdd_3p6_turned_on
                 (1 << 17) |    // state_vdd_1p2_turned_on
                 (1 << 18) |    // state_vdd_0p6_turned_on
                 (0 << 19) |    // state_vbat_read
                 (1 << 20)));   // state_state_horizon

    // Register 0x36: PMU_EN_TICK_REPEAT_VBAT_ADJUST
    pmu_reg_write(0x36, val);

    // Register 0x33: PMU_EN_TICK_ADC_RESET
    pmu_reg_write(0x33, 2);

    // Register 0x34: PMU_ENTICK_ADC_CLK
    pmu_reg_write(0x34, 2);

    // Updated for PMUv9
    pmu_reg_write(0x3C,         // PMU_EN_CONTROLLER_DESIRED_STATE_ACTIVE
                ((1 <<  0) |    // state_sar_scn_on
                 (0 <<  1) |    // state_wait_for_clock_cycles
                 (1 <<  2) |    // state_wait_for_time
                 (1 <<  3) |    // state_sar_scn_reset
                 (1 <<  4) |    // state_sar_scn_stabilized
                 (1 <<  5) |    // state_sar_scn_ratio_roughly_adjusted
                 (1 <<  6) |    // state_clock_supply_switched
                 (1 <<  7) |    // state_control_supply_switched
                 (1 <<  8) |    // state_upconverter_on
                 (1 <<  9) |    // state_upconverter_stabilized
                 (1 << 10) |    // state_refgen_on
                 (0 << 11) |    // state_adc_output_ready
                 (0 << 12) |    // state_adc_adjusted
                 (0 << 13) |    // state_sar_scn_ratio_adjusted
                 (1 << 14) |    // state_downconverter_on
                 (1 << 15) |    // state_downconverter_stabilized
                 (1 << 16) |    // state_vdd_3p6_turned_on
                 (1 << 17) |    // state_vdd_1p2_turned_on
                 (1 << 18) |    // state_vdd_0p6_turned_on
                 (0 << 19) |    // state_vbat_read
                 (1 << 20)));   // state_state_horizon
#endif
}

static void pmu_set_active_clk(uint32_t setting) {
#ifdef USE_PMU
    uint8_t r = (setting >> 24) & 0xFF;
    uint8_t l = (setting >> 16) & 0xFF;
    uint8_t base = (setting >> 8) & 0xFF;
    uint8_t l_1p2 = setting & 0xFF;

    // mbus_write_message32(0xDE, setting);

    // The first register write to PMU needs to be repeated
    // Register 0x16: V1P2 ACTIVE
    pmu_reg_write(0x16,         // PMU_EN_SAR_TRIM_V3_ACTIVE
                ((0 << 19) |    // enable PFM even during periodic reset
                 (0 << 18) |    // enable PFM even when Vref is not used as ref
                 (0 << 17) |    // enable PFM
                 (3 << 14) |    // comparator clock division ratio
                 (0 << 13) |    // enable main feedback loop
                 (r <<  9) |    // frequency multiplier r
                 (l_1p2 << 5) | // frequency multiplier l (actually l+1)
                 (base)));      // floor frequency base (0-63)

    pmu_reg_write(0x16,         // PMU_EN_SAR_TRIM_V3_ACTIVE
                ((0 << 19) |    // enable pfm even during periodic reset
                 (0 << 18) |    // enable pfm even when Vref is not used as ref
                 (0 << 17) |    // enable pfm
                 (3 << 14) |    // comparator clock division ratio
                 (0 << 13) |    // enable main feedback loop
                 (r <<  9) |    // frequency multiplier r
                 (l_1p2 << 5) | // frequency multiplier l (actually l+1)
                 (base)));      // floor frequency base (0-63)

    // Register 0x18: V3P6 ACTIVE
    pmu_reg_write(0x18,         // PMU_EN_UPCONVERTER_TRIM_V3_ACTIVE
                ((3 << 14) |    // desired vout/vin ratio; default: 0
                 (0 << 13) |    // enable main feedback loop
                 (r <<  9) |    // frequency multiplier r
                 (l <<  5) |    // frequency multiplier l
                 (base)));      // floor frequency base (0-63)

    // Register 0x1A: V0P6 ACTIVE
    pmu_reg_write(0x1A,         // PMU_EN_DOWNCONVERTER_TRIM_V3_ACTIVE
                ((0 << 13) |    // enable main feedback loop
                 (r <<  9) |    // frequency multiplier r
                 (l <<  5) |    // frequency multiplier l
                 (base)));      // floor frequency base (0-63)
#endif
}

static void pmu_set_sleep_clk(uint32_t setting) {
#ifdef USE_PMU
    uint8_t r = (setting >> 24) & 0xFF;
    uint8_t l = (setting >> 16) & 0xFF;
    uint8_t base = (setting >> 8) & 0xFF;
    uint8_t l_1p2 = setting & 0xFF;

    // Register 0x17: V3P6 SLEEP
    pmu_reg_write(0x17,         // PMU_EN_UPCONVERTER_TRIM_V3_SLEEP
                ((3 << 14) |    // desired vout/vin ratio; default: 0
                 (0 << 13) |    // enable main feedback loop
                 (r <<  9) |    // frequency multiplier r
                 (l <<  5) |    // frequency multiplier l (actually l+1)
                 (base)));      // floor frequency base (0-63)

    // Register 0x15: V1P2 sleep
    pmu_reg_write(0x15,         // PMU_EN_SAR_TRIM_V3_SLEEP
                ((0 << 19) |    // enable pdm even during periodic reset
                 (0 << 18) |    // enable pfm even when Vref is not used as ref
                 (0 << 17) |    // enable pfm
                 (3 << 14) |    // comparator clock division ratio
                 (0 << 13) |    // enable main feedack loop
                 (r <<  9) |    // frequency multiplier r
                 (l_1p2 << 5) | // frequency multiplier l (actually l+1)
                 (base)));      // floor frequency base (0-63)

    // Register 0x19: V0P6 SLEEP
    pmu_reg_write(0x19,         // PMU_EN_DOWNCONVERTER_TRIM_V3_SLEEP
                ((0 << 13) |    // enable main feedback loop
                 (r <<  9) |    // frequency multiplier r
                 (l <<  5) |    // frequency multiplier l (actually l+1)
                 (base)));      // floor frequency base (0-63)
#endif
}

static void pmu_set_sar_conversion_ratio(uint8_t ratio) {
#ifdef USE_PMU
    uint8_t i;
    for(i = 0; i < 2; i++) {
	    pmu_reg_write(0x05,         // PMU_EN_SAR_RATIO_OVERRIDE; default: 12'h000
		    ((i << 13) |    // enable override setting [12] (1'b1)
		     (0 << 12) |    // let vdd_clk always connect to vbat
		     (i << 11) |    // enable override setting [10] (1'h0)
		     (0 << 10) |    // have the converter have the periodic reset (1'h0)
		     (i <<  9) |    // enable override setting [8:0] (1'h0)
		     (0 <<  8) |    // switch input / output power rails for upconversion (1'h0)
		     (i <<  7) |    // enable override setting [6:0] (1'h0)
		     (ratio)));  // binary converter's conversion ratio (7'h00)
    }
#endif
}

// 0 : normal active
// 1 : radio active
// 2 : sleep
static void pmu_setting_temp_based(uint8_t mode) {
#ifdef USE_PMU
    int8_t i;
    for(i = PMU_SETTINGS_LEN; i >= 0; i--) {
	    // mbus_write_message32(0xB3, 0xFFFFFFFF);
        if(i == 0 || snt_sys_temp_code >= PMU_TEMP_THRESH[i - 1]) {
            if(mode == 0) {
	        pmu_set_active_clk(PMU_ACTIVE_SETTINGS[i]);
                pmu_set_sar_conversion_ratio(PMU_ACTIVE_SAR_SETTINGS[i]);
            }
            else if(mode == 2) {
                pmu_set_sleep_clk(PMU_SLEEP_SETTINGS[i]);
                pmu_set_sar_conversion_ratio(PMU_SLEEP_SAR_SETTINGS[i]);
            }
            else {
	        pmu_set_active_clk(PMU_RADIO_SETTINGS[i]);
                pmu_set_sar_conversion_ratio(PMU_RADIO_SAR_SETTINGS[i]);
            }
            break;
        }
    }
    return;
#endif
}

// safe sleep mode
static void pmu_set_sleep_low() {
#ifdef USE_PMU
    pmu_set_sleep_clk(PMU_SLEEP_SETTINGS[2]);
    pmu_set_sar_conversion_ratio(PMU_SLEEP_SAR_SETTINGS[2]);
#endif
}

static void pmu_set_clk_init() {
#ifdef USE_PMU
    pmu_setting_temp_based(0);
#endif
}

static void pmu_adc_reset_setting() {
#ifdef USE_PMU
    // PMU ADC will be automatically reset when system wakes up
    // Updated for PMUv9
    pmu_reg_write(0x3C,         // PMU_EN_CONTROLLER_DESIRED_STATE_ACTIVE
                ((1 <<  0) |    // state_sar_scn_on
                 (1 <<  1) |    // state_wait_for_clock_cycles
                 (1 <<  2) |    // state_wait_for_time
                 (1 <<  3) |    // state_sar_scn_reset
                 (1 <<  4) |    // state_sar_scn_stabilized
                 (1 <<  5) |    // state_sar_scn_ratio_roughly_adjusted
                 (1 <<  6) |    // state_clock_supply_switched
                 (1 <<  7) |    // state_control_supply_switched
                 (1 <<  8) |    // state_upconverter_on
                 (1 <<  9) |    // state_upconverter_stabilized
                 (1 << 10) |    // state_refgen_on
                 (0 << 11) |    // state_adc_output_ready
                 (0 << 12) |    // state_adc_adjusted
                 (0 << 13) |    // state_sar_scn_ratio_adjusted
                 (1 << 14) |    // state_downconverter_on
                 (1 << 15) |    // state_downconverter_stabilized
                 (1 << 16) |    // state_vdd_3p6_turned_on // Needed for other functions
                 (1 << 17) |    // state_vdd_1p2_turned_on
                 (1 << 18) |    // state_vdd_0p6_turned_on
                 (0 << 19) |    // state_vbat_read
                 (1 << 20)));   // state_state_horizon
#endif
}

static void pmu_adc_disable() {
#ifdef USE_PMU
    // PMU ADC will be automatically reset when system wakes up
    // Updated for PMUv9
    pmu_reg_write(0x3B,         // PMU_EN_CONTROLLER_DESIRED_STATE_SLEEP
                ((1 <<  0) |    // state_sar_scn_on
                 (1 <<  1) |    // state_wait_for_clock_cycles
                 (1 <<  2) |    // state_wait_for_time
                 (1 <<  3) |    // state_sar_scn_reset
                 (1 <<  4) |    // state_sar_scn_stabilized
                 (1 <<  5) |    // state_sar_scn_ratio_roughly_adjusted
                 (1 <<  6) |    // state_clock_supply_switched
                 (1 <<  7) |    // state_control_supply_switched
                 (1 <<  8) |    // state_upconverter_on
                 (1 <<  9) |    // state_upconverter_stabilized
                 (1 << 10) |    // state_refgen_on
                 (0 << 11) |    // state_adc_output_ready
                 (0 << 12) |    // state_adc_adjusted
                 (1 << 13) |    // state_sar_scn_ratio_adjusted     // Turn on for old adc, off for new adc
                 (1 << 14) |    // state_downconverter_on
                 (1 << 15) |    // state_downconverter_stabilized
                 (1 << 16) |    // state_vdd_3p6_turned_on
                 (1 << 17) |    // state_vdd_1p2_turned_on
                 (1 << 18) |    // state_vdd_0p6_turned_on
                 (0 << 19) |    // state_vbat_read                  // Turn off for old adc
                 (1 << 20)));   // state_state_horizon
#endif
}

static void pmu_adc_enable() {
#ifdef USE_PMU
    // PMU ADC will be automatically reset when system wakes up
    // PMU_CONTROLLER_DESIRED_STATE sleep
    // Updated for PMUv9
    pmu_reg_write(0x3B,         // PMU_EN_CONTROLLER_DESIRED_STATE_SLEEP
                ((1 <<  0) |    // state_sar_scn_on
                 (1 <<  1) |    // state_wait_for_clock_cycles
                 (1 <<  2) |    // state_wait_for_time
                 (1 <<  3) |    // state_sar_scn_reset
                 (1 <<  4) |    // state_sar_scn_stabilized
                 (1 <<  5) |    // state_sar_scn_ratio_roughly_adjusted
                 (1 <<  6) |    // state_clock_supply_switched
                 (1 <<  7) |    // state_control_supply_switched
                 (1 <<  8) |    // state_upconverter_on
                 (1 <<  9) |    // state_upconverter_stabilized
                 (1 << 10) |    // state_refgen_on
                 (1 << 11) |    // state_adc_output_ready
                 (0 << 12) |    // state_adc_adjusted               // Turning off offset cancellation
                 (1 << 13) |    // state_sar_scn_ratio_adjusted     // Turn on for old adc, off for new adc
                 (1 << 14) |    // state_downconverter_on
                 (1 << 15) |    // state_downconverter_stabilized
                 (1 << 16) |    // state_vdd_3p6_turned_on
                 (1 << 17) |    // state_vdd_1p2_turned_on
                 (1 << 18) |    // state_vdd_0p6_turned_on
                 (0 << 19) |    // state_vbat_read                  // Turn of for old adc
                 (1 << 20)));   // state_state_horizon
#endif
}

static void pmu_adc_read_latest() {
#ifdef USE_PMU
    // Grab latest pmu adc readings 
    // PMU register read is handled differently
    pmu_reg_write(0x00, 0x03);
    // Updated for pmuv9
    read_data_batadc = *REG0 & 0xFF;	// TODO: check if only need low 8 bits
#endif
}

static void pmu_enable_4V_harvesting() {
#ifdef USE_PMU
    // Updated for PMUv9
    pmu_reg_write(0x0E,         // PMU_EN_VOLTAGE_CLAMP_TRIM
                ((0 << 12) |    // 1: solar short by latched vbat_high (new); 0: follow [10] setting
                 (0 << 11) |    // Reset of vbat_high latch for [12]=1
                 (1 << 10) |    // When to turn on harvester-inhibiting switch (0: PoR, 1: VBAT high)
                 (0 <<  9) |    // Enable override setting [8]
                 (0 <<  8) |    // Turn on the harvester-inhibiting switch
                 (3 <<  4) |    // clamp_tune_bottom (increases clamp thresh)
                 (0)));         // clamp_tune_top (decreases clamp thresh)
#endif
}

static void pmu_init() {
#ifdef USE_PMU
    pmu_set_clk_init();
    pmu_enable_4V_harvesting();

    // New for PMUv9
    // VBAT_READ_TRIM Register
    pmu_reg_write(0x45,         // FIXME: this register is reserved in PMUv10
                ((0x00 << 9) |  // 0x0 no:mon; mx1: sar conv mon; 0x2: up conv mon; 0x3: down conv mon
                 (0x00 << 8) |  // 1: vbat_read_mode enable; 0: vbat_read_mode_disable
                 (0x48 << 0))); // sampling multiplication factor N; vbat_read out = vbat/1p2*N

    // Disable PMU ADC measurement in active mode
    // PMU_CONTROLLER_STALL_ACTIVE
    // Updated for PMUv9
    pmu_reg_write(0x3A,         // PMU_EN_CONTROLLER_STALL_ACTIVE
                ((1 << 20) |    // ignore state_horizen; default: 1
                 (0 << 19) |    // state_vbat_read
                 (1 << 13) |    // ignore state_adc_output_ready; default: 0
                 (1 << 12) |    // ignore state_adc_output_ready; default:0
                 (1 << 11)));   // ignore state_adc_output_ready; default:0

    pmu_adc_reset_setting();
    pmu_adc_enable();
#endif
}

/**********************************************
 * MRR functions (MRRv7)
 **********************************************/

static void reset_radio_data_arr() {
    uint8_t i;
    for(i = 0; i < 3; i++) { radio_data_arr[i] = 0; }
}

static void radio_power_on(){

    // Turn off PMU ADC
    //pmu_adc_disable();

    // Need to speed up sleep pmu clock
    //pmu_set_sleep_radio();

    // Turn off Current Limter Briefly
    mrrv7_r00.MRR_CL_EN = 0;  //Enable CL
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv7_r00.as_int);

    // Set decap to parallel
    mrrv7_r03.MRR_DCP_S_OW = 0;  //TX_Decap S (forced charge decaps)
    mbus_remote_register_write(MRR_ADDR,3,mrrv7_r03.as_int);
    mrrv7_r03.MRR_DCP_P_OW = 1;  //RX_Decap P 
    mbus_remote_register_write(MRR_ADDR,3,mrrv7_r03.as_int);
    delay(MBUS_DELAY);

    // Set decap to series
    mrrv7_r03.MRR_DCP_P_OW = 0;  //RX_Decap P 
    mbus_remote_register_write(MRR_ADDR,3,mrrv7_r03.as_int);
    mrrv7_r03.MRR_DCP_S_OW = 1;  //TX_Decap S (forced charge decaps)
    mbus_remote_register_write(MRR_ADDR,3,mrrv7_r03.as_int);
    delay(MBUS_DELAY);

    // Current Limter set-up 
    mrrv7_r00.MRR_CL_CTRL = 16; //Set CL 1: unlimited, 8: 30uA, 16: 3uA
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv7_r00.as_int);

    // Turn on Current Limter
    mrrv7_r00.MRR_CL_EN = 1;  //Enable CL
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv7_r00.as_int);

    // Release timer power-gate
    mrrv7_r04.RO_EN_RO_V1P2 = 1;  //Use V1P2 for TIMER
    mbus_remote_register_write(MRR_ADDR,0x04,mrrv7_r04.as_int);
    delay(MBUS_DELAY);

    // Turn on timer
    mrrv7_r04.RO_RESET = 0;  //Release Reset TIMER
    mbus_remote_register_write(MRR_ADDR,0x04,mrrv7_r04.as_int);
    delay(MBUS_DELAY);

    mrrv7_r04.RO_EN_CLK = 1; //Enable CLK TIMER
    mbus_remote_register_write(MRR_ADDR,0x04,mrrv7_r04.as_int);
    delay(MBUS_DELAY);

    mrrv7_r04.RO_ISOLATE_CLK = 0; //Set Isolate CLK to 0 TIMER
    mbus_remote_register_write(MRR_ADDR,0x04,mrrv7_r04.as_int);

    // Release FSM Sleep
    mrrv7_r11.MRR_RAD_FSM_SLEEP = 0;  // Power on BB
    mbus_remote_register_write(MRR_ADDR,0x11,mrrv7_r11.as_int);
    delay(MBUS_DELAY*5); // Freq stab

}

static void radio_power_off() {
    // Need to restore sleep pmu clock

    // Enable PMU ADC
    //pmu_adc_enable();

    // Turn off Current Limter Briefly
    mrrv7_r00.MRR_CL_EN = 0;  //Enable CL
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv7_r00.as_int);

    // Current Limter set-up 
    mrrv7_r00.MRR_CL_CTRL = 16; //Set CL 1: unlimited, 8: 30uA, 16: 3uA
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv7_r00.as_int);

    // Turn on Current Limter
    mrrv7_r00.MRR_CL_EN = 1;  //Enable CL
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv7_r00.as_int);

    // Turn off everything
    mrrv7_r03.MRR_TRX_ISOLATEN = 0;     //set ISOLATEN 0
    mbus_remote_register_write(MRR_ADDR,0x03,mrrv7_r03.as_int);

    mrrv7_r11.MRR_RAD_FSM_EN = 0;  //Stop BB
    mrrv7_r11.MRR_RAD_FSM_RSTN = 0;  //RST BB
    mrrv7_r11.MRR_RAD_FSM_SLEEP = 1;
    mbus_remote_register_write(MRR_ADDR,0x11,mrrv7_r11.as_int);

    mrrv7_r04.RO_RESET = 1;  //Release Reset TIMER
    mrrv7_r04.RO_EN_CLK = 0; //Enable CLK TIMER
    mrrv7_r04.RO_ISOLATE_CLK = 1; //Set Isolate CLK to 0 TIMER
    mbus_remote_register_write(MRR_ADDR,0x04,mrrv7_r04.as_int);

    // Enable timer power-gate
    mrrv7_r04.RO_EN_RO_V1P2 = 0;  //Use V1P2 for TIMER
    mbus_remote_register_write(MRR_ADDR,0x04,mrrv7_r04.as_int);

    radio_on = 0;
    radio_ready = 0;

}

static void mrr_configure_pulse_width_long() {

    mrrv7_r12.MRR_RAD_FSM_TX_PW_LEN = 12; //50us PW
    mrrv7_r13.MRR_RAD_FSM_TX_C_LEN = 1105;
    mrrv7_r12.MRR_RAD_FSM_TX_PS_LEN = 25; // PW=PS   

    mbus_remote_register_write(MRR_ADDR,0x12,mrrv7_r12.as_int);
    mbus_remote_register_write(MRR_ADDR,0x13,mrrv7_r13.as_int);

}

static void send_radio_data_mrr_sub1() {

    // Use timer32 as timeout counter
    set_timer32_timeout(TIMER32_VAL);

    // Turn on Current Limter
    mrrv7_r00.MRR_CL_EN = 1;
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv7_r00.as_int);

    // Fire off data
    mrrv7_r11.MRR_RAD_FSM_EN = 1;  //Start BB
    mbus_remote_register_write(MRR_ADDR,0x11,mrrv7_r11.as_int);

    // Wait for radio response
    WFI();
    stop_timer32_timeout_check();

    // Turn off Current Limter
    mrrv7_r00.MRR_CL_EN = 0;
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv7_r00.as_int);

    mrrv7_r11.MRR_RAD_FSM_EN = 0;
    mbus_remote_register_write(MRR_ADDR,0x11,mrrv7_r11.as_int);
}

uint8_t mrr_cfo_val_fine = 0;

static void mrr_send_radio_data(uint8_t last_packet) {
    // Sends 192 bit packet, of which 96b is actual data
    // MRR REG_9: reserved for header
    // MRR REG_A: reserved for header
    // MRR REG_B: reserved for header
    // MRR REG_C: reserved for header
    // MRR REG_D: DATA[23:0]
    // MRR REG_E: DATA[47:24]
    // MRR REG_F: DATA[71:48]
    // MRR REG_10: DATA[95:72]

    // if(!mrr_send_enable) {
    //     return;
    // }
	    
#ifndef USE_RAD
    mbus_write_message32(0xAA, 0xAAAAAAAA);
    mbus_write_message32(0xAA, 0x00000000);
    
    mbus_write_message32(0xE0, radio_data_arr[0]);
    mbus_write_message32(0xE1, radio_data_arr[1]);
    mbus_write_message32(0xE2, radio_data_arr[2]);
    
    mbus_write_message32(0xAA, 0x00000000);
    mbus_write_message32(0xAA, 0xAAAAAAAA);
#endif

    // CRC16 Encoding 
    uint32_t* crc_data = crcEnc16();

#ifndef USE_RAD
    // mbus_write_message32(0xBB, 0xBBBBBBBB);
    // mbus_write_message32(0xBB, 0x00000000);
    // 
    // mbus_write_message32(0xE0, crc_data[0]);
    // mbus_write_message32(0xE1, crc_data[1]);
    // mbus_write_message32(0xE2, crc_data[2]);
    // 
    // mbus_write_message32(0xBB, 0x00000000);
    // mbus_write_message32(0xBB, 0xBBBBBBBB);
#endif

    // TODO: add temp and voltage restrictions

    if(!radio_on) {
        radio_on = 1;
	radio_power_on();
    }
    
    mbus_remote_register_write(MRR_ADDR,0xD, radio_data_arr[0]);
    mbus_remote_register_write(MRR_ADDR,0xE, (radio_data_arr[1] << 8) | (radio_data_arr[0] >> 24));
    mbus_remote_register_write(MRR_ADDR,0xF, (radio_data_arr[2] << 16) | (radio_data_arr[1] >> 16));
    mbus_remote_register_write(MRR_ADDR,0x10, (crc_data[0]) << 8 | (radio_data_arr[2] >> 8));

    // mbus_remote_register_write(MRR_ADDR,0xD, radio_data_arr[0] & 0xFFFFFF);
    // mbus_remote_register_write(MRR_ADDR,0xE, (radio_data_arr[1] << 8) | ((radio_data_arr[0] >> 24) & 0xFF));
    // mbus_remote_register_write(MRR_ADDR,0xF, (radio_data_arr[2] << 16) | ((radio_data_arr[1] >> 16) & 0xFFFF));
    // mbus_remote_register_write(MRR_ADDR,0x10, ((crc_data[0] & 0xFFFF) << 8 | (radio_data_arr[2] >> 8) & 0xFF));

    if (!radio_ready){
	radio_ready = 1;

	// Release FSM Reset
	mrrv7_r11.MRR_RAD_FSM_RSTN = 1;  //UNRST BB
	mbus_remote_register_write(MRR_ADDR,0x11,mrrv7_r11.as_int);
	delay(MBUS_DELAY);

	mrrv7_r03.MRR_TRX_ISOLATEN = 1;     //set ISOLATEN 1, let state machine control
	mbus_remote_register_write(MRR_ADDR,0x03,mrrv7_r03.as_int);
	delay(MBUS_DELAY);

	// Current Limter set-up 
	mrrv7_r00.MRR_CL_CTRL = 1; //Set CL 1: unlimited, 8: 30uA, 16: 3uA
	mbus_remote_register_write(MRR_ADDR,0x00,mrrv7_r00.as_int);

    }

#ifdef USE_RAD
    // uint16_t mrr_cfo_val_fine = 0;
    uint8_t count = 0;
    uint8_t num_packets = 1;
    if (mrr_freq_hopping) num_packets = mrr_freq_hopping;

    // mrr_cfo_val_fine = 0x0000;

    while (count < num_packets){
	// may be able to remove 2 lines below, GC 1/6/20
	*TIMERWD_GO = 0x0; // Turn off CPU watchdog timer
	*REG_MBUS_WD = 0; // Disables Mbus watchdog timer

	mrrv7_r01.MRR_TRX_CAP_ANTP_TUNE_FINE = mrr_cfo_val_fine; 
	mrrv7_r01.MRR_TRX_CAP_ANTN_TUNE_FINE = mrr_cfo_val_fine;
	mbus_remote_register_write(MRR_ADDR,0x01,mrrv7_r01.as_int);
	send_radio_data_mrr_sub1();
	count++;
	delay(RADIO_PACKET_DELAY);
	// mrr_cfo_val_fine = mrr_cfo_val_fine + mrr_freq_hopping_step; // 1: 0.8MHz, 2: 1.6MHz step
	// 5 hop pattern
	mrr_cfo_val_fine += 8;
	if(mrr_cfo_val_fine > 16) {
	    mrr_cfo_val_fine -= 16;
	}
    }

    radio_packet_count++;
#endif
    if (last_packet){
	radio_ready = 0;
	radio_power_off();
    }else{
	mrrv7_r11.MRR_RAD_FSM_EN = 0;
	mbus_remote_register_write(MRR_ADDR,0x11,mrrv7_r11.as_int);
    }
}

static inline void mrr_init() {
    // MRR Settings --------------------------------------
    // using local variables to save space
    mrrv7_r02_t mrrv7_r02 = MRRv7_R02_DEFAULT;
    mrrv7_r07_t mrrv7_r07 = MRRv7_R07_DEFAULT;
    mrrv7_r14_t mrrv7_r14 = MRRv7_R14_DEFAULT;
    mrrv7_r15_t mrrv7_r15 = MRRv7_R15_DEFAULT;
    mrrv7_r1F_t mrrv7_r1F = MRRv7_R1F_DEFAULT;

    // Decap in series
    mrrv7_r03.MRR_DCP_P_OW = 0;  //RX_Decap P 
    mbus_remote_register_write(MRR_ADDR,3,mrrv7_r03.as_int);
    mrrv7_r03.MRR_DCP_S_OW = 1;  //TX_Decap S (forced charge decaps)
    mbus_remote_register_write(MRR_ADDR,3,mrrv7_r03.as_int);

    // Current Limter set-up 
    mrrv7_r00.MRR_CL_CTRL = 8; //Set CL 1: unlimited, 8: 30uA, 16: 3uA
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv7_r00.as_int);


    // Turn on Current Limter
    mrrv7_r00.MRR_CL_EN = 1;  //Enable CL
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv7_r00.as_int);

    // Wait for charging decap
    // config_timerwd(TIMERWD_VAL);
    // *REG_MBUS_WD = 1500000*3; // default: 1500000
    delay(MBUS_DELAY*200); // Wait for decap to charge

    mrrv7_r1F.LC_CLK_RING = 0x3;  // ~ 150 kHz
    mrrv7_r1F.LC_CLK_DIV = 0x3;  // ~ 150 kHz
    mbus_remote_register_write(MRR_ADDR,0x1F,mrrv7_r1F.as_int);

    //mrr_configure_pulse_width_short();
    mrr_configure_pulse_width_long();

    //mrr_freq_hopping = 5;
    //mrr_freq_hopping_step = 4;
    mrr_freq_hopping = 2;
    mrr_freq_hopping_step = 4; // determining center freq

    mrr_cfo_val_fine_min = 0x0000;

    // RO setup (SFO)
    // Adjust Diffusion R
    mbus_remote_register_write(MRR_ADDR,0x06,0x1000); // RO_PDIFF

    // Adjust Poly R
    mbus_remote_register_write(MRR_ADDR,0x08,0x400000); // RO_POLY

    // Adjust C
    mrrv7_r07.RO_MOM = 0x10;
    mrrv7_r07.RO_MIM = 0x10;
    mbus_remote_register_write(MRR_ADDR,0x07,mrrv7_r07.as_int);

    // TX Setup Carrier Freq
    mrrv7_r00.MRR_TRX_CAP_ANTP_TUNE_COARSE = 0x007;  //ANT CAP 10b unary 830.5 MHz // FIXME: adjust per stack	// TODO: make them the same variable
    mbus_remote_register_write(MRR_ADDR,0x00,mrrv7_r00.as_int);
    mrrv7_r01.MRR_TRX_CAP_ANTN_TUNE_COARSE = 0x007; //ANT CAP 10b unary 830.5 MHz
    mrrv7_r01.MRR_TRX_CAP_ANTP_TUNE_FINE = mrr_cfo_val_fine_min;  //ANT CAP 14b unary 830.5 MHz
    mrrv7_r01.MRR_TRX_CAP_ANTN_TUNE_FINE = mrr_cfo_val_fine_min; //ANT CAP 14b unary 830.5 MHz
    mbus_remote_register_write(MRR_ADDR,0x01,mrrv7_r01.as_int);
    mrrv7_r02.MRR_TX_BIAS_TUNE = 0x1FFF;  //Set TX BIAS TUNE 13b // Max 0x1FFF
    mbus_remote_register_write(MRR_ADDR,0x02,mrrv7_r02.as_int);

    // Turn off RX mode
    mrrv7_r03.MRR_TRX_MODE_EN = 0; //Set TRX mode
    mbus_remote_register_write(MRR_ADDR,3,mrrv7_r03.as_int);

    mrrv7_r14.MRR_RAD_FSM_TX_POWERON_LEN = 0; //3bits
    mrrv7_r15.MRR_RAD_FSM_RX_HDR_BITS = 0x00;  //Set RX header
    mrrv7_r15.MRR_RAD_FSM_RX_HDR_TH = 0x00;    //Set RX header threshold
    mrrv7_r15.MRR_RAD_FSM_RX_DATA_BITS = 0x00; //Set RX data 1b
    mbus_remote_register_write(MRR_ADDR,0x14,mrrv7_r14.as_int);
    mbus_remote_register_write(MRR_ADDR,0x15,mrrv7_r15.as_int);

    // RAD_FSM set-up 
    // Using first 48 bits of data as header
    mbus_remote_register_write(MRR_ADDR,0x09,0x0);
    mbus_remote_register_write(MRR_ADDR,0x0A,0x0);
    mbus_remote_register_write(MRR_ADDR,0x0B,0x0);
    mbus_remote_register_write(MRR_ADDR,0x0C,0x7AC800);
    mrrv7_r11.MRR_RAD_FSM_TX_H_LEN = 0; //31-31b header (max)
    mrrv7_r11.MRR_RAD_FSM_TX_D_LEN = RADIO_DATA_LENGTH; //0-skip tx data
    mbus_remote_register_write(MRR_ADDR,0x11,mrrv7_r11.as_int);

    mrrv7_r13.MRR_RAD_FSM_TX_MODE = 3; //code rate 0:4 1:3 2:2 3:1(baseline) 4:1/2 5:1/3 6:1/4
    mbus_remote_register_write(MRR_ADDR,0x13,mrrv7_r13.as_int);

    // Mbus return address
    mbus_remote_register_write(MRR_ADDR,0x1E,0x1002);

    // Additional delay for charging decap
    // config_timerwd(TIMERWD_VAL);
    // *REG_MBUS_WD = 1500000; // default: 1500000
    delay(MBUS_DELAY*200); // Wait for decap to charge
}


/**********************************************
 * Initialization functions
 **********************************************/

static void operation_init( void ) {
    // BREAKPOINT 0x01
    // mbus_write_message32(0xBA, 0x01);

    // FIXME: turn WD back on?
    *TIMERWD_GO = 0x0; // Turn off CPU watchdog timer
    *REG_MBUS_WD = 0; // Disables Mbus watchdog timer
    config_timer32(0, 0, 0, 0);

    // Enumeration
    enumerated = ENUMID;

    xo_sys_time = 0;
    xo_sys_time_in_sec = 0;
    xo_day_time_in_sec = 0;
    lnt_counter_base = 0;
    lnt_meas_time_mode = 0;

#ifdef USE_MEM
    mbus_enumerate(MEM_ADDR);
    delay(MBUS_DELAY);
#endif
#ifdef USE_MRR
    mbus_enumerate(MRR_ADDR);
    delay(MBUS_DELAY);
#endif
#ifdef USE_LNT
    mbus_enumerate(LNT_ADDR);
    delay(MBUS_DELAY);
#endif
#ifdef USE_SNT
    mbus_enumerate(SNT_ADDR);
    delay(MBUS_DELAY);
#endif
#ifdef USE_PMU
    mbus_enumerate(PMU_ADDR);
    delay(MBUS_DELAY);
#endif

    // Default CPU halt function
    set_halt_until_mbus_tx();

    // Initialization
    // xo_init();

    // BREAKPOINT 0x02
    // mbus_write_message32(0xBA, 0x02);
    // mbus_write_message32(0xED, PMU_ACTIVE_SETTINGS[0]);

#ifdef USE_SNT
    sntv4_r01.TSNS_BURST_MODE = 0;
    sntv4_r01.TSNS_CONT_MODE  = 0;
    mbus_remote_register_write(SNT_ADDR, 1, sntv4_r01.as_int);

    sntv4_r07.TSNS_INT_RPLY_SHORT_ADDR = 0x10;
    sntv4_r07.TSNS_INT_RPLY_REG_ADDR   = 0x00;
    mbus_remote_register_write(SNT_ADDR, 7, sntv4_r07.as_int);

    // snt_clk_init();
    snt_state = SNT_IDLE;
    operation_temp_run();
#endif

#ifdef USE_LNT
    lnt_init();
#endif

#ifdef USE_MRR
    mrr_init();
    radio_on = 0;
    radio_ready = 0;
#endif

#ifdef USE_PMU
    pmu_init();
#endif

#ifdef USE_XO
    xo_init();

    mbus_write_message32(0xA7, get_timer_cnt_xo());
    mbus_write_message32(0xA7, get_timer_cnt_xo());
    mbus_write_message32(0xA7, get_timer_cnt_xo());
    update_system_time();
#endif

    mbus_write_message32(0xB5, start_hour_in_sec);
    mbus_write_message32(0xB5, LNT_TIME_THRESH[2]);
    mbus_write_message32(0xB5, PMU_ACTIVE_SETTINGS[0]);
    mbus_write_message32(0xB5, LNT_INTERVAL[0]);
    mbus_write_message32(0xB5, snt_op_max_count);
}

/**********************************************
 * End of program sleep operation
 **********************************************/

static void operation_sleep( void ) {
    // Reset GOC_DATA_IRQ
    *GOC_DATA_IRQ = 0;

#ifdef USE_MRR
    if(radio_on) {
    	radio_power_off();
    }
#endif

    mbus_sleep_all();
    while(1);
}

// static void operation_sleep_notimer( void ) {
//     // Diable timer
//     lnt_stop();
//     set_wakeup_timer(0, 0, 0);
//     // set_xo_timer(0, 0, 0, 0);
//     config_timer32(0, 0, 0, 0);
//     // TODO: reset SNT timer
//     operation_sleep();
// }

static void sys_err(uint32_t code)
{
    // mbus_write_message32(0xAF, code);
    operation_sleep();
    // operation_sleep_notimer();
}

/**********************************************
 * Interrupt handlers
 **********************************************/

void set_goc_cmd() {
    // disable timer
    lnt_stop();

    // goc_component = (*GOC_DATA_IRQ >> 24) & 0xFF;
    // goc_func_id = (*GOC_DATA_IRQ >> 16) & 0xFF;
    // goc_data = *GOC_DATA_IRQ & 0xFFFF;
    goc_data_full = *GOC_DATA_IRQ;
    goc_state = 0;
    update_system_time();
}

void handler_ext_int_wakeup     (void) __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_gocep      (void) __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_timer32    (void) __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_xot        (void) __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_reg0       (void) __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_reg1       (void) __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_reg2       (void) __attribute__ ((interrupt ("IRQ")));
void handler_ext_int_reg3       (void) __attribute__ ((interrupt ("IRQ")));

void handler_ext_int_wakeup( void ) { // WAKEUP
    *NVIC_ICPR = (0x1 << IRQ_WAKEUP);
}

void handler_ext_int_gocep( void ) { // GOCEP
    *NVIC_ICPR = (0x1 << IRQ_GOCEP);
}

void handler_ext_int_timer32( void ) { // TIMER32
    *NVIC_ICPR = (0x1 << IRQ_TIMER32);
    *TIMER32_STAT = 0x0;
    
    wfi_timeout_flag = 1;
}

void handler_ext_int_xot( void ) { // TIMER32
    *NVIC_ICPR = (0x1 << IRQ_XOT);
}

void handler_ext_int_reg0( void ) { // REG0
    *NVIC_ICPR = (0x1 << IRQ_REG0);
}

void handler_ext_int_reg1( void ) { // REG1
    *NVIC_ICPR = (0x1 << IRQ_REG1);
}

void handler_ext_int_reg2( void ) { // REG2
    *NVIC_ICPR = (0x1 << IRQ_REG2);
}

void handler_ext_int_reg3( void ) { // REG3
    *NVIC_ICPR = (0x1 << IRQ_REG3);
}

/**********************************************
 * MAIN function starts here
 **********************************************/

void radio_full_data() {
    uint16_t i;
    // mbus_write_message32(0xB0, mem_light_len);
    for(i = 0; i < mem_light_len; i += 12) {
	reset_radio_data_arr();
	set_halt_until_mbus_trx();
	mbus_copy_mem_from_remote_to_any_bulk(MEM_ADDR, (uint32_t*) (MEM_LIGHT_ADDR + i), PRE_ADDR, radio_data_arr, 2);
	set_halt_until_mbus_tx();
	// radio_data_arr[2] &= 0x0000FFFF;

	mrr_send_radio_data(0);
    }

    // mbus_write_message32(0xB1, mem_temp_len);
    for(i = 0; i < mem_temp_len; i += 12) {
	reset_radio_data_arr();
	set_halt_until_mbus_trx();
	mbus_copy_mem_from_remote_to_any_bulk(MEM_ADDR, (uint32_t*) (MEM_TEMP_ADDR + i), PRE_ADDR, radio_data_arr, 2);
	set_halt_until_mbus_tx();
	// radio_data_arr[2] &= 0x0000FFFF;

	mrr_send_radio_data((i + 12 >= mem_temp_len));
    }
}

uint8_t set_send_enable() {
#ifdef OVERRIDE_RAD
    return 1;
#endif
#ifdef USE_GMB
    return 1;
#endif
#ifndef USE_GMB
    if(snt_sys_temp_code < PMU_TEMP_THRESH[1] || snt_sys_temp_code >= PMU_55C) {
    	return 0;
    }
    uint8_t i;
    for(i = 2; i < 6; i++) {
    	if(snt_sys_temp_code < PMU_TEMP_THRESH[i]) {
	    if(read_data_batadc <= PMU_ADC_THRESH[i - 2]) {
	    	return 1;
	    }
	    else {
	    	return 0;
	    }
	}
    }
    return 1;
#endif
}

void send_beacon() {
    pmu_setting_temp_based(1);
    mrr_send_radio_data(1);
    pmu_setting_temp_based(0);
}

int main() {
    // Only enable relevant interrupts (PREv18)
    *NVIC_ISER = (1 << IRQ_WAKEUP | 1 << IRQ_GOCEP | 1 << IRQ_TIMER32 | 
		  1 << IRQ_REG0 | 1 << IRQ_REG1 | 1 << IRQ_REG2 | 1 << IRQ_REG3);

    if(enumerated != ENUMID) {
        operation_init();
	// set pmu sleep setting
	pmu_setting_temp_based(2);
	operation_sleep();
        // operation_sleep_notimer();
    }
    pmu_setting_temp_based(0);

    update_system_time();
    update_lnt_timer();

    // mbus_write_message32(0xEE, *SREG_WAKEUP_SOURCE);
    // mbus_write_message32(0xEE, *GOC_DATA_IRQ);

    // check wakeup is due to GOC
    if(*SREG_WAKEUP_SOURCE & 1) {
        // if(!(*GOC_DATA_IRQ)) {
        //     operation_sleep(); // Need to protect against spurious wakeups
        // }
        set_goc_cmd();
    }

    lnt_stop();

    operation_temp_run();
    pmu_adc_read_latest();

    // mrr_send_enable = 1;
    // if(snt_sys_temp_code < PMU_TEMP_THRESH[1] 
    //     || (read_data_batadc & 0xFF) > MRR_VOLT_THRESH) {
    //     mrr_send_enable = 0;
    // }
    mrr_send_enable = set_send_enable();

    // reset lnt_counter_base everytime for safety
    lnt_counter_base = 0;
    
    if(!(goc_data_full & 0x80000000)) {
        // characterization code
	uint8_t cmd = (goc_data_full >> 28) & 0x7;
        reset_radio_data_arr();
        if(cmd == 0) {
            // send alive beacon
	    pmu_setting_temp_based(1);
	    radio_data_arr[2] = CHIP_ID << 8;
	    radio_data_arr[1] = (mem_light_len << 24) | (mem_temp_len << 16) | xo_sys_time_in_sec;
	    radio_data_arr[0] = (snt_sys_temp_code << 12) | read_data_batadc;
	    mrr_send_radio_data(1);
        }
        else if(cmd == 1) {
            // packet blaster: send packets for 10s then sleep for 10s
            update_system_time();
	    pmu_setting_temp_based(1);
            uint32_t start_time_in_sec = xo_sys_time_in_sec;
            do {
                // blast packets for 10s regardless of battery state
	        radio_data_arr[2] = CHIP_ID << 8;
	        radio_data_arr[1] = 0x1817;
	        radio_data_arr[0] = op_counter;
                op_counter++;
                update_system_time();
            } while(xo_sys_time_in_sec - start_time_in_sec < 10);

            // set 10s timer
	    projected_end_time_in_sec = xo_sys_time_in_sec + 10;

        }
        else if(cmd == 2) {
            uint8_t use_pmu = (goc_data_full >> 27) & 0x1;
            uint16_t goc_radio_time = goc_data_full & 0xFFFF;

            // if !use_pmu, always radio out
            if(!goc_state) {
                goc_state = 1;
            }
            else if(goc_state == 1) {
		goc_state = 0;
                if(!use_pmu || mrr_send_enable) {
		    op_counter++;
                    pmu_setting_temp_based(1);
                    radio_data_arr[0] = lnt_sys_light & 0xFFFFFFFF;
                    radio_data_arr[1] = lnt_sys_light >> 32;
                    radio_data_arr[2] = (op_counter & 0xF) << 8 | (0x40);
                    mrr_send_radio_data(0);
                    radio_data_arr[0] = snt_sys_temp_code;
                    radio_data_arr[1] = read_data_batadc;
                    radio_data_arr[2] = (op_counter & 0xF) << 8 | (0x41);
                    mrr_send_radio_data(0);
		    reset_radio_data_arr();
		    update_system_time();
		    radio_data_arr[0] = xo_sys_time;
                    radio_data_arr[1] = lnt_meas_time;
                    radio_data_arr[2] = (op_counter & 0xF) << 8 | (0x42);
                    mrr_send_radio_data(1);

		    projected_end_time_in_sec = xo_sys_time_in_sec + goc_radio_time;
                }
            }
        }
        else if(cmd == 3) {
            // send radio and sleep
            pmu_setting_temp_based(1);
	    radio_data_arr[2] = CHIP_ID << 8;
	    radio_data_arr[1] = (mem_light_len << 24) | (mem_temp_len << 16) | xo_sys_time_in_sec;
	    radio_data_arr[0] = (snt_sys_temp_code << 12) | read_data_batadc;
	    mrr_send_radio_data(1);
	    pmu_setting_temp_based(0);

	    // safe sleep mode // manually set_temp_to_some_value
	    pmu_set_sleep_low();
	    operation_sleep();
        }
        else if(cmd == 4) {
            // cymbet distance test
            // blast 10 packets, then sleep for a minute
            uint16_t goc_radio_time = goc_data_full & 0xFFFF;

            uint8_t i = 0;
            for(i = 0; i < 10; i++) {
	        radio_data_arr[2] = CHIP_ID << 8;
	        radio_data_arr[1] = 0;
	        radio_data_arr[0] = 0;
	        mrr_send_radio_data(i == 9);
            }

            projected_end_time_in_sec = xo_sys_time_in_sec + goc_radio_time;
        }
        else if(cmd == 5) {
            // battery drain test, all the measurements are performed when we wake up
            // set 8 minute timers
	    if(!goc_state) {
	    	goc_state = 1;
		projected_end_time_in_sec = xo_sys_time_in_sec + LNT_INTERVAL[2];
	    }
	    else {
		projected_end_time_in_sec += LNT_INTERVAL[2];
	    }
        }
        else if(cmd == 6) {
            while(1);
        }
        else if(cmd == 7) {
	    // used to refine xo_lnt_mplier
	    if(!goc_state) {
	    	goc_state = 1;
		projected_end_time_in_sec = xo_sys_time_in_sec + 0x20;
	    }
	    else {
		projected_end_time_in_sec += 0x20;
	    }
        }
	pmu_setting_temp_based(0);
    }
    else {
#define STATE_INIT 0
#define STATE_COLLECT 1
#define STATE_RADIO 2
#define STATE_START 3
#define STATE_WAIT 4
#define STATE_VERIFY 5
        if(goc_state == STATE_INIT) {
            goc_state = STATE_VERIFY;
            op_counter = 0;

            uint16_t cur_day_time_in_min = (goc_data_full >> 20) & 0x7FF;
            xo_day_time_in_sec = cur_day_time_in_min * 60;
	    start_hour_in_sec = ((goc_data_full >> 15) & 0x1F) * 3600;
            snt_op_max_count = (goc_data_full >> 8) & 0x7F;
	    radio_beacon_counter = (goc_data_full >> 5) & 0x7;
	    radio_after_done = (goc_data_full >> 4) & 1;

            // set start time to be used after the 4 beacons
	    mbus_write_message32(0xD4, xo_day_time_in_sec);
	    mbus_write_message32(0xD4, start_hour_in_sec);
            start_hour_in_sec = xo_sys_time_in_sec + start_hour_in_sec - xo_day_time_in_sec;
	    mbus_write_message32(0xD4, start_hour_in_sec);

            // start beacons
            projected_end_time_in_sec = xo_sys_time_in_sec + 120;

	    mem_temp_len = 0;
	    mem_light_len = 0;
	    light_packet_num = 0;
	    temp_packet_num = 0;
            radio_counter = 0;
            store_lnt_counter = 0;
        }
	else if(goc_state == STATE_VERIFY) {
	    if(++op_counter < 4) {
		projected_end_time_in_sec = xo_sys_time_in_sec + 120;
	    }
	    else {
		goc_state = STATE_START;
	    	op_counter = 0;
		projected_end_time_in_sec = start_hour_in_sec;
	    }

            radio_data_arr[0] = projected_end_time_in_sec;
	    radio_data_arr[1] = xo_sys_time_in_sec;
	    radio_data_arr[2] = CHIP_ID << 8;
	    send_beacon();
	}
	else if(goc_state == STATE_START) {
	    goc_state = STATE_COLLECT;
            start_half_day();
            set_projected_end_time();
	}
        else if(goc_state == STATE_COLLECT) {

	    radio_data_arr[0] = snt_sys_temp_code << 8 | (read_data_batadc & 0xFF);
	    radio_data_arr[1] = xo_sys_time_in_sec;
	    radio_data_arr[2] = lnt_meas_time;
	    mrr_send_radio_data(1);

            if(op_counter >= snt_op_max_count) {
		if(radio_after_done) {
                    goc_state = STATE_RADIO;
		}
		else {
		    pmu_set_sleep_low();
	            operation_sleep();
		}
                store_temp();       // store everything in temp_code_storage
                flush_unit();
                update_system_time();
                projected_end_time_in_sec += MRR_SIGNAL_PERIOD;
            }
	    else {
                if(xo_sys_time_in_sec >= store_temp_timestamp_in_sec) {
                    store_temp_timestamp_in_sec += 1800;    // increment by 30 minutes
                    op_counter++;
                    compress_temp();
		    mbus_write_message32(0xD8, op_counter);
                }
		mbus_write_message32(0xD9, store_temp_timestamp_in_sec);

                if(!store_lnt_counter) {
                    // samples light and sets the next wake up time
                    set_next_lnt_meas_time();
                }
                else if(store_lnt_counter > 0) {
                    set_projected_end_time();
                    store_lnt_counter--;
                }
                else {
                    set_projected_end_time();
                }
	    }

        }
        else if(goc_state == STATE_RADIO) {
            if(xo_check_is_day() && mrr_send_enable) { // fix this for testing
                pmu_setting_temp_based(1);
                // send data
                if(++radio_beacon_counter >= 6) { // FIXME: change to 6
                    radio_beacon_counter = 0;

                    radio_full_data();
                }
                else {
                    // send beacon
                    // If bottom bits are all 1s, then it must be beacon
                    radio_data_arr[2] = CHIP_ID << 8;
                    radio_data_arr[1] = (read_data_batadc << 24) | snt_sys_temp_code;
                    radio_data_arr[0] = (radio_beacon_counter << 28) | (radio_counter << 20) | (xo_day_time_in_sec << 11) | 0x7FF;

                    mrr_send_radio_data(1);
                }
                pmu_setting_temp_based(0);


                radio_counter++;
            }

            projected_end_time_in_sec += MRR_SIGNAL_PERIOD;
        }
    }
    // }

    update_system_time();

    if(projected_end_time_in_sec > xo_sys_time_in_sec) {
        set_lnt_timer();
    }
    else {
	// set this as a sentry to avoid updating multiplier
    	projected_end_time_in_sec = 0;
    }

    pmu_setting_temp_based(2);
    operation_sleep();

    while(1);
}
