<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  <title>RISC-V 32-bit: Interactive Tutorial and Reference Card</title>
  <style>
    body { font-family: Arial, sans-serif; margin: 0; padding: 0; background: #f8f9fa; }
    body::before {
      content: "© 2025 Created by Tony Casanova North Carolina, United States of America.";
      position: fixed;
      top: 40%;
      left: 50%;
      transform: translate(-50%, -50%) rotate(-25deg);
      font-size: 3em;
      color: #888;
      opacity: 0.08;
      pointer-events: none;
      z-index: 9999;
      white-space: pre;
    }
    header { background: #2d3e50; color: #fff; padding: 1em 2em; }
    h1 { margin: 0; }
    nav { background: #1a232e; padding: 0.5em 2em; }
    nav button { background: #3b4a5a; color: #fff; border: none; margin-right: 1em; padding: 0.5em 1em; border-radius: 4px; cursor: pointer; }
    nav button.active { background: #f39c12; color: #222; }
    section { display: none; padding: 2em; }
    section.active { display: block; }
    table { border-collapse: collapse; width: 100%; margin-bottom: 2em; }
    th, td { border: 1px solid #ccc; padding: 0.5em; text-align: left; }
    th { background: #e9ecef; }
    .desc { color: #555; font-size: 0.95em; }
    .abi-table th, .abi-table td { text-align: center; }
  </style>
  <!-- © 2025 Created by Tony Casanova North Carolina, United States of America. (hidden copyright) -->
</head>
<body>
  <header>
    <h1>RISC-V Reference Card</h1>
    <div>Quick interactive summary of the RISC-V ISA (RV32I, M, A, F, D, C, Pseudo, Registers)</div>
  </header>
  <nav>
    <button onclick="showSection('intro')" class="active">Intro</button>
    <button onclick="showSection('formats')">Instruction Formats</button>
    <button onclick="showSection('core')">Core Instructions</button>
    <button onclick="showSection('extensions')">Extensions</button>
    <button onclick="showSection('pseudo')">Pseudo-Instructions</button>
    <button onclick="showSection('registers')">Registers</button>
    <button onclick="showSection('quiz')">Quiz Yourself</button>
  </nav>
  <section id="intro" class="active">
    <h2>What is RISC-V 32-bit (RV32)?</h2>
    <p>RISC-V is an open standard instruction set architecture (ISA) based on reduced instruction set computing (RISC) principles. RV32 is the 32-bit version, supporting 32-bit registers, addresses, and data types. It is widely used in embedded and academic environments for its simplicity and extensibility.</p>
    <ul>
      <li><b>Base ISA:</b> RV32I (Integer instructions, 32-bit)</li>
      <li><b>Extensions:</b> M (Multiply/Divide), A (Atomic), F/D (Floating Point), C (Compressed), and more</li>
      <li><b>Registers:</b> 32 integer (x0-x31), 32 floating-point (f0-f31)</li>
      <li><b>Endianness:</b> Little-endian by default</li>
    </ul>
    <p>This tutorial covers the basics and lets you interactively explore and test your knowledge!</p>
  </section>
  <section id="formats" class="active">
    <h2>Instruction Formats</h2>
    <table>
      <tr><th>Type</th><th>Fields</th><th>Description</th></tr>
      <tr><td>R-type</td><td>opcode, rd, funct3, rs1, rs2, funct7</td><td>Register-register operations</td></tr>
      <tr><td>I-type</td><td>opcode, rd, funct3, rs1, imm[11:0]</td><td>Immediate, loads, jalr, system</td></tr>
      <tr><td>S-type</td><td>opcode, imm[4:0], funct3, rs1, rs2, imm[11:5]</td><td>Stores</td></tr>
      <tr><td>B-type</td><td>opcode, imm[11], imm[4:1], funct3, rs1, rs2, imm[10:5], imm[12]</td><td>Branches</td></tr>
      <tr><td>U-type</td><td>opcode, rd, imm[31:12]</td><td>LUI, AUIPC</td></tr>
      <tr><td>J-type</td><td>opcode, rd, imm[20|10:1|11|19:12]</td><td>JAL</td></tr>
    </table>
  </section>
  <section id="core">
    <h2>Core Integer Instructions (RV32I)</h2>
    <table>
      <tr><th>Name</th><th>Format</th><th>Opcode</th><th>funct3</th><th>Description</th></tr>
      <tr><td>ADD</td><td>R</td><td>0110011</td><td>0x0</td><td class="desc">rd = rs1 + rs2</td></tr>
      <tr><td>SUB</td><td>R</td><td>0110011</td><td>0x0</td><td class="desc">rd = rs1 - rs2</td></tr>
      <tr><td>XOR</td><td>R</td><td>0110011</td><td>0x4</td><td class="desc">rd = rs1 ^ rs2</td></tr>
      <tr><td>OR</td><td>R</td><td>0110011</td><td>0x6</td><td class="desc">rd = rs1 | rs2</td></tr>
      <tr><td>AND</td><td>R</td><td>0110011</td><td>0x7</td><td class="desc">rd = rs1 &amp; rs2</td></tr>
      <tr><td>SLL</td><td>R</td><td>0110011</td><td>0x1</td><td class="desc">rd = rs1 &lt;&lt; rs2</td></tr>
      <tr><td>SRL</td><td>R</td><td>0110011</td><td>0x5</td><td class="desc">rd = rs1 &gt;&gt; rs2 (logical)</td></tr>
      <tr><td>SRA</td><td>R</td><td>0110011</td><td>0x5</td><td class="desc">rd = rs1 &gt;&gt; rs2 (arith)</td></tr>
      <tr><td>SLT</td><td>R</td><td>0110011</td><td>0x2</td><td class="desc">rd = (rs1 &lt; rs2)?1:0</td></tr>
      <tr><td>SLTU</td><td>R</td><td>0110011</td><td>0x3</td><td class="desc">rd = (rs1 &lt; rs2 unsigned)?1:0</td></tr>
      <tr><td>ADDI</td><td>I</td><td>0010011</td><td>0x0</td><td class="desc">rd = rs1 + imm</td></tr>
      <tr><td>XORI</td><td>I</td><td>0010011</td><td>0x4</td><td class="desc">rd = rs1 ^ imm</td></tr>
      <tr><td>ORI</td><td>I</td><td>0010011</td><td>0x6</td><td class="desc">rd = rs1 | imm</td></tr>
      <tr><td>ANDI</td><td>I</td><td>0010011</td><td>0x7</td><td class="desc">rd = rs1 &amp; imm</td></tr>
      <tr><td>SLLI</td><td>I</td><td>0010011</td><td>0x1</td><td class="desc">rd = rs1 &lt;&lt; imm[0:4]</td></tr>
      <tr><td>SRLI</td><td>I</td><td>0010011</td><td>0x5</td><td class="desc">rd = rs1 &gt;&gt; imm[0:4] (logical)</td></tr>
      <tr><td>SRAI</td><td>I</td><td>0010011</td><td>0x5</td><td class="desc">rd = rs1 &gt;&gt; imm[0:4] (arith)</td></tr>
      <tr><td>SLTI</td><td>I</td><td>0010011</td><td>0x2</td><td class="desc">rd = (rs1 &lt; imm)?1:0</td></tr>
      <tr><td>SLTIU</td><td>I</td><td>0010011</td><td>0x3</td><td class="desc">rd = (rs1 &lt; imm unsigned)?1:0</td></tr>
      <tr><td>LB/LH/LW</td><td>I</td><td>0000011</td><td>0x0/0x1/0x2</td><td class="desc">rd = M[rs1+imm][0:7/15/31]</td></tr>
      <tr><td>LBU/LHU</td><td>I</td><td>0000011</td><td>0x4/0x5</td><td class="desc">rd = M[rs1+imm][0:7/15] (unsigned)</td></tr>
      <tr><td>SB/SH/SW</td><td>S</td><td>0100011</td><td>0x0/0x1/0x2</td><td class="desc">M[rs1+imm][0:7/15/31] = rs2</td></tr>
      <tr><td>BEQ/BNE/BLT/BGE/BLTU/BGEU</td><td>B</td><td>1100011</td><td>0x0/0x1/0x4/0x5/0x6/0x7</td><td class="desc">Conditional branches</td></tr>
      <tr><td>JAL</td><td>J</td><td>1101111</td><td>-</td><td class="desc">rd = PC+4; PC += imm</td></tr>
      <tr><td>JALR</td><td>I</td><td>1100111</td><td>0x0</td><td class="desc">rd = PC+4; PC = rs1+imm</td></tr>
      <tr><td>LUI</td><td>U</td><td>0110111</td><td>-</td><td class="desc">rd = imm &lt;&lt; 12</td></tr>
      <tr><td>AUIPC</td><td>U</td><td>0010111</td><td>-</td><td class="desc">rd = PC + (imm &lt;&lt; 12)</td></tr>
      <tr><td>ECALL/EBREAK</td><td>I</td><td>1110011</td><td>0x0</td><td class="desc">System call / Break</td></tr>
    </table>
  </section>
  <section id="extensions">
    <h2>Standard Extensions</h2>
    <h3>RV32M (Multiply/Divide)</h3>
    <ul>
      <li><b>MUL</b>: rd = (rs1 * rs2)[31:0]</li>
      <li><b>MULH</b>: rd = (rs1 * rs2)[63:32] (signed)</li>
      <li><b>MULHSU</b>: rd = (rs1 * rs2)[63:32] (signed*unsigned)</li>
      <li><b>MULHU</b>: rd = (rs1 * rs2)[63:32] (unsigned)</li>
      <li><b>DIV/DIVU</b>: rd = rs1 / rs2 (signed/unsigned)</li>
      <li><b>REM/REMU</b>: rd = rs1 % rs2 (signed/unsigned)</li>
    </ul>
    <h3>RV32A (Atomic)</h3>
    <ul>
      <li><b>LR.W/SC.W</b>: Load-reserved/Store-conditional</li>
      <li><b>AMOSWAP/AMOADD/AMOAND/AMOOR/AMOXOR/AMOMAX/AMOMIN</b>: Atomic memory ops</li>
    </ul>
    <h3>RV32F/D (Floating Point)</h3>
    <ul>
      <li>flw/fsw: Load/store float</li>
      <li>fmadd/fmsub/fnmsub/fnmadd: Fused multiply-add/sub</li>
      <li>fadd/fsub/fmul/fdiv/fsqrt: Arithmetic</li>
      <li>fsgnj/fsgnjn/fsgnjx: Sign injection</li>
      <li>fmin/fmax: Min/max</li>
      <li>fcvt: Conversion between int/float</li>
      <li>feq/flt/fle: Comparisons</li>
    </ul>
    <h3>RV32C (Compressed)</h3>
    <ul>
      <li>16-bit compressed forms for common instructions (e.g., c.addi, c.lw, c.sw, c.j, c.beqz, c.mv, c.nop, c.ebreak)</li>
    </ul>
  </section>
  <section id="pseudo">
    <h2>Pseudo-Instructions</h2>
    <ul>
      <li><b>li rd, imm</b>: Load immediate</li>
      <li><b>mv rd, rs</b>: Copy register</li>
      <li><b>nop</b>: No operation</li>
      <li><b>call, ret, tail</b>: Function call/return</li>
      <li><b>not, neg, sext.w, seqz, snez, sltz, sgtz</b>: Various arithmetic/logical shortcuts</li>
      <li><b>beqz, bnez, blez, bgez, bltz, bgtz</b>: Branch shortcuts</li>
      <li>Many others for convenience</li>
    </ul>
  </section>
  <section id="registers">
    <h2>Register ABI</h2>
    <table class="abi-table">
      <tr><th>Register</th><th>ABI Name</th><th>Description</th></tr>
      <tr><td>x0</td><td>zero</td><td>Zero constant</td></tr>
      <tr><td>x1</td><td>ra</td><td>Return address</td></tr>
      <tr><td>x2</td><td>sp</td><td>Stack pointer</td></tr>
      <tr><td>x3</td><td>gp</td><td>Global pointer</td></tr>
      <tr><td>x4</td><td>tp</td><td>Thread pointer</td></tr>
      <tr><td>x5-x7</td><td>t0-t2</td><td>Temporaries</td></tr>
      <tr><td>x8</td><td>s0/fp</td><td>Saved/frame pointer</td></tr>
      <tr><td>x9</td><td>s1</td><td>Saved register</td></tr>
      <tr><td>x10-x11</td><td>a0-a1</td><td>Function args/return values</td></tr>
      <tr><td>x12-x17</td><td>a2-a7</td><td>Function args</td></tr>
      <tr><td>x18-x27</td><td>s2-s11</td><td>Saved registers</td></tr>
      <tr><td>x28-x31</td><td>t3-t6</td><td>Temporaries</td></tr>
    </table>
    <h3>Floating Point Registers</h3>
    <ul>
      <li>f0-7: ft0-7 (temporaries)</li>
      <li>f8-9: fs0-1 (saved)</li>
      <li>f10-11: fa0-1 (args/return)</li>
      <li>f12-17: fa2-7 (args)</li>
      <li>f18-27: fs2-11 (saved)</li>
      <li>f28-31: ft8-11 (temporaries)</li>
    </ul>
  </section>
  <section id="quiz">
    <h2>Quiz Yourself!</h2>
    <div class="quiz" style="background:#fff3cd;border:1px solid #ffeeba;padding:1em;border-radius:6px;margin-bottom:2em;">
      <div>What does the <b>ADD</b> instruction do in RV32?</div>
      <input type="text" id="q1" placeholder="Your answer...">
      <button onclick="checkQuiz('q1','rd = rs1 + rs2')">Check</button>
      <span id="a1"></span>
    </div>
    <div class="quiz" style="background:#fff3cd;border:1px solid #ffeeba;padding:1em;border-radius:6px;margin-bottom:2em;">
      <div>Which register is the stack pointer?</div>
      <input type="text" id="q2" placeholder="Your answer...">
      <button onclick="checkQuiz('q2','x2')">Check</button>
      <span id="a2"></span>
    </div>
    <div class="quiz" style="background:#fff3cd;border:1px solid #ffeeba;padding:1em;border-radius:6px;margin-bottom:2em;">
      <div>What is the difference between <b>LW</b> and <b>LB</b>?</div>
      <input type="text" id="q3" placeholder="Your answer...">
      <button onclick="checkQuiz('q3','LW loads 32 bits, LB loads 8 bits')">Check</button>
      <span id="a3"></span>
    </div>
  </section>
  <footer style="background:#e9ecef;color:#333;text-align:center;padding:1em 0;font-size:0.95em;position:fixed;width:100%;bottom:0;left:0;">
    <div style="font-size:0.8em;">© 2025 Created by Tony Casanova North Carolina, United States of America.</div>
    <span style="position:absolute;left:-9999px;opacity:0;">© 2025 Created by Tony Casanova North Carolina, United States of America.</span>
    <div style="display:flex;justify-content:center;">
      <details style="margin-top:1em;font-size:0.9em;max-width:700px;width:100%;text-align:left;background:#f4f4f4;padding:1em;border-radius:6px;">
        <summary style="cursor:pointer;font-weight:bold;text-align:center;">MIT License (click to expand)</summary>
        <div style="margin-top:1em;">
          Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the \"Software\"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:<br><br>
          The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.<br><br>
          THE SOFTWARE IS PROVIDED \"AS IS\", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
        </div>
      </details>
    </div>
  </footer>
  <script>
    function showSection(id) {
      document.querySelectorAll('nav button').forEach(btn => btn.classList.remove('active'));
      document.querySelectorAll('section').forEach(sec => sec.classList.remove('active'));
      document.querySelector('nav button[onclick*="' + id + '"]').classList.add('active');
      document.getElementById(id).classList.add('active');
    }
    function checkQuiz(qid, answer) {
      var user = document.getElementById(qid).value.trim().toLowerCase();
      var correct = answer.toLowerCase();
      var result = (user && correct.includes(user)) ? '<span class="correct" style="color:green;font-weight:bold;">Correct!</span>' : '<span class="incorrect" style="color:red;font-weight:bold;">Try again.</span>';
      document.getElementById('a' + qid[1]).innerHTML = result;
    }
  </script>
</body>
</html>
