\hypertarget{group___p_w_r___regulator__state__in___s_t_o_p__mode}{}\section{P\+WR Regulator state in S\+L\+E\+E\+P/\+S\+T\+OP mode}
\label{group___p_w_r___regulator__state__in___s_t_o_p__mode}\index{P\+W\+R Regulator state in S\+L\+E\+E\+P/\+S\+T\+O\+P mode@{P\+W\+R Regulator state in S\+L\+E\+E\+P/\+S\+T\+O\+P mode}}
Diagram współpracy dla P\+WR Regulator state in S\+L\+E\+E\+P/\+S\+T\+OP mode\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___p_w_r___regulator__state__in___s_t_o_p__mode}
\end{center}
\end{figure}
\subsection*{Definicje}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga1d5b4e1482184286e28c16162f530039}{P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}~0x00000000U
\item 
\#define \hyperlink{group___p_w_r___regulator__state__in___s_t_o_p__mode_gab9922a15f8414818d736d5e7fcace963}{P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}~\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS}
\end{DoxyCompactItemize}


\subsection{Opis szczegółowy}


\subsection{Dokumentacja definicji}
\mbox{\Hypertarget{group___p_w_r___regulator__state__in___s_t_o_p__mode_gab9922a15f8414818d736d5e7fcace963}\label{group___p_w_r___regulator__state__in___s_t_o_p__mode_gab9922a15f8414818d736d5e7fcace963}} 
\index{P\+W\+R Regulator state in S\+L\+E\+E\+P/\+S\+T\+O\+P mode@{P\+W\+R Regulator state in S\+L\+E\+E\+P/\+S\+T\+O\+P mode}!P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON@{P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}}
\index{P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON@{P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}!P\+W\+R Regulator state in S\+L\+E\+E\+P/\+S\+T\+O\+P mode@{P\+W\+R Regulator state in S\+L\+E\+E\+P/\+S\+T\+O\+P mode}}
\subsubsection{\texorpdfstring{P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}{PWR\_LOWPOWERREGULATOR\_ON}}
{\footnotesize\ttfamily \#define P\+W\+R\+\_\+\+L\+O\+W\+P\+O\+W\+E\+R\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON~\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{P\+W\+R\+\_\+\+C\+R\+\_\+\+L\+P\+DS}}



Definicja w linii 109 pliku stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

\mbox{\Hypertarget{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga1d5b4e1482184286e28c16162f530039}\label{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga1d5b4e1482184286e28c16162f530039}} 
\index{P\+W\+R Regulator state in S\+L\+E\+E\+P/\+S\+T\+O\+P mode@{P\+W\+R Regulator state in S\+L\+E\+E\+P/\+S\+T\+O\+P mode}!P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON@{P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}}
\index{P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON@{P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}!P\+W\+R Regulator state in S\+L\+E\+E\+P/\+S\+T\+O\+P mode@{P\+W\+R Regulator state in S\+L\+E\+E\+P/\+S\+T\+O\+P mode}}
\subsubsection{\texorpdfstring{P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON}{PWR\_MAINREGULATOR\_ON}}
{\footnotesize\ttfamily \#define P\+W\+R\+\_\+\+M\+A\+I\+N\+R\+E\+G\+U\+L\+A\+T\+O\+R\+\_\+\+ON~0x00000000U}



Definicja w linii 108 pliku stm32f4xx\+\_\+hal\+\_\+pwr.\+h.

