// Seed: 171326660
module module_0;
endmodule
module module_1 (
    id_1
);
  inout wire id_1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd16
) (
    id_1,
    _id_2,
    id_3
);
  output wire id_3;
  input wire _id_2;
  module_0 modCall_1 ();
  input wire id_1;
  logic [id_2 : -1] id_4;
  ;
endmodule
module module_3 #(
    parameter id_0 = 32'd10,
    parameter id_2 = 32'd40
) (
    input tri0 _id_0,
    input wand id_1
    , id_9,
    input supply0 _id_2,
    output supply0 id_3,
    input wor id_4,
    output supply0 id_5,
    input supply0 id_6,
    output tri id_7
);
  wand id_10;
  ;
  module_0 modCall_1 ();
  logic [1 : id_2] id_11;
  ;
  logic [id_0  -  -1 : -1] id_12 = 1;
  assign id_5  = 1;
  assign id_10 = -1 == id_1;
endmodule
