{
  "sha": "7b47a312561818d9853f8e89fa43a86304f7040c",
  "node_id": "MDY6Q29tbWl0MTM4Njg2ODE6N2I0N2EzMTI1NjE4MThkOTg1M2Y4ZTg5ZmE0M2E4NjMwNGY3MDQwYw==",
  "commit": {
    "author": {
      "name": "H.J. Lu",
      "email": "hjl.tools@gmail.com",
      "date": "2020-10-14T02:28:58Z"
    },
    "committer": {
      "name": "H.J. Lu",
      "email": "hjl.tools@gmail.com",
      "date": "2020-10-14T02:29:09Z"
    },
    "message": "x86: Rename VexOpcode to OpcodePrefix\n\nRename VexOpcode to OpcodePrefix so that OpcodePrefix can be used for\nregular encoding prefix.\n\ngas/\n\n\t* config/tc-i386.c (build_vex_prefix): Replace vexopcode with\n\topcodeprefix.\n\t(build_evex_prefix): Likewise.\n\t(is_any_vex_encoding): Don't check vexopcode.\n\t(output_insn): Handle opcodeprefix.\n\nopcodes/\n\n\t* i386-gen.c (opcode_modifiers): Replace VexOpcode with\n\tOpcodePrefix.\n\t* i386-opc.h (VexOpcode): Renamed to ...\n\t(OpcodePrefix): This.\n\t(PREFIX_NONE): New.\n\t(PREFIX_0X66): Likewise.\n\t(PREFIX_0XF2): Likewise.\n\t(PREFIX_0XF3): Likewise.\n\t* i386-opc.tbl (Prefix_0X66): New.\n\t(Prefix_0XF2): Likewise.\n\t(Prefix_0XF3): Likewise.\n\tReplace VexOpcode= with OpcodePrefix=.  Use Prefix_0X66 on xorpd.\n\tUse Prefix_0XF3 on cvtdq2pd.  Use Prefix_0XF2 on cvtpd2dq.\n\t* i386-tbl.h: Regenerated.",
    "tree": {
      "sha": "d242382570ab54bf6bbfa74ba2e26a0fcc6fb451",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/git/trees/d242382570ab54bf6bbfa74ba2e26a0fcc6fb451"
    },
    "url": "https://api.github.com/repos/bminor/binutils-gdb/git/commits/7b47a312561818d9853f8e89fa43a86304f7040c",
    "comment_count": 0,
    "verification": {
      "verified": false,
      "reason": "unsigned",
      "signature": null,
      "payload": null
    }
  },
  "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/7b47a312561818d9853f8e89fa43a86304f7040c",
  "html_url": "https://github.com/bminor/binutils-gdb/commit/7b47a312561818d9853f8e89fa43a86304f7040c",
  "comments_url": "https://api.github.com/repos/bminor/binutils-gdb/commits/7b47a312561818d9853f8e89fa43a86304f7040c/comments",
  "author": {
    "login": "hjl-tools",
    "id": 1072356,
    "node_id": "MDQ6VXNlcjEwNzIzNTY=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/hjl-tools",
    "html_url": "https://github.com/hjl-tools",
    "followers_url": "https://api.github.com/users/hjl-tools/followers",
    "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}",
    "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions",
    "organizations_url": "https://api.github.com/users/hjl-tools/orgs",
    "repos_url": "https://api.github.com/users/hjl-tools/repos",
    "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}",
    "received_events_url": "https://api.github.com/users/hjl-tools/received_events",
    "type": "User",
    "site_admin": false
  },
  "committer": {
    "login": "hjl-tools",
    "id": 1072356,
    "node_id": "MDQ6VXNlcjEwNzIzNTY=",
    "avatar_url": "https://avatars.githubusercontent.com/u/1072356?v=4",
    "gravatar_id": "",
    "url": "https://api.github.com/users/hjl-tools",
    "html_url": "https://github.com/hjl-tools",
    "followers_url": "https://api.github.com/users/hjl-tools/followers",
    "following_url": "https://api.github.com/users/hjl-tools/following{/other_user}",
    "gists_url": "https://api.github.com/users/hjl-tools/gists{/gist_id}",
    "starred_url": "https://api.github.com/users/hjl-tools/starred{/owner}{/repo}",
    "subscriptions_url": "https://api.github.com/users/hjl-tools/subscriptions",
    "organizations_url": "https://api.github.com/users/hjl-tools/orgs",
    "repos_url": "https://api.github.com/users/hjl-tools/repos",
    "events_url": "https://api.github.com/users/hjl-tools/events{/privacy}",
    "received_events_url": "https://api.github.com/users/hjl-tools/received_events",
    "type": "User",
    "site_admin": false
  },
  "parents": [
    {
      "sha": "6248f5e4fc4ad1e433156520e44ac3217c39a621",
      "url": "https://api.github.com/repos/bminor/binutils-gdb/commits/6248f5e4fc4ad1e433156520e44ac3217c39a621",
      "html_url": "https://github.com/bminor/binutils-gdb/commit/6248f5e4fc4ad1e433156520e44ac3217c39a621"
    }
  ],
  "stats": {
    "total": 4412,
    "additions": 2233,
    "deletions": 2179
  },
  "files": [
    {
      "sha": "76b65df4543c59dc23bdb77ba898fa7770748877",
      "filename": "gas/ChangeLog",
      "status": "modified",
      "additions": 8,
      "deletions": 0,
      "changes": 8,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7b47a312561818d9853f8e89fa43a86304f7040c/gas/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7b47a312561818d9853f8e89fa43a86304f7040c/gas/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/ChangeLog?ref=7b47a312561818d9853f8e89fa43a86304f7040c",
      "patch": "@@ -1,3 +1,11 @@\n+2020-10-13  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* config/tc-i386.c (build_vex_prefix): Replace vexopcode with\n+\topcodeprefix.\n+\t(build_evex_prefix): Likewise.\n+\t(is_any_vex_encoding): Don't check vexopcode.\n+\t(output_insn): Handle opcodeprefix.\n+\n 2020-10-09  H.J. Lu  <hongjiu.lu@intel.com>\n \n \tPR gas/26703"
    },
    {
      "sha": "b1e8f7cf1fce25d70f0edcdcd041f6fa524f86f4",
      "filename": "gas/config/tc-i386.c",
      "status": "modified",
      "additions": 45,
      "deletions": 30,
      "changes": 75,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7b47a312561818d9853f8e89fa43a86304f7040c/gas/config/tc-i386.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7b47a312561818d9853f8e89fa43a86304f7040c/gas/config/tc-i386.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/gas/config/tc-i386.c?ref=7b47a312561818d9853f8e89fa43a86304f7040c",
      "patch": "@@ -3588,7 +3588,7 @@ build_vex_prefix (const insn_template *t)\n       && i.dir_encoding == dir_encoding_default\n       && i.operands == i.reg_operands\n       && operand_type_equal (&i.types[0], &i.types[i.operands - 1])\n-      && i.tm.opcode_modifier.vexopcode == VEX0F\n+      && i.tm.opcode_modifier.opcodeprefix == VEX0F\n       && (i.tm.opcode_modifier.load || i.tm.opcode_modifier.d)\n       && i.rex == REX_B)\n     {\n@@ -3633,7 +3633,7 @@ build_vex_prefix (const insn_template *t)\n       union i386_op temp_op;\n       i386_operand_type temp_type;\n \n-      gas_assert (i.tm.opcode_modifier.vexopcode == VEX0F);\n+      gas_assert (i.tm.opcode_modifier.opcodeprefix == VEX0F);\n       gas_assert (!i.tm.opcode_modifier.sae);\n       gas_assert (operand_type_equal (&i.types[i.operands - 2],\n                                       &i.types[i.operands - 3]));\n@@ -3704,7 +3704,7 @@ build_vex_prefix (const insn_template *t)\n   /* Use 2-byte VEX prefix if possible.  */\n   if (w == 0\n       && i.vec_encoding != vex_encoding_vex3\n-      && i.tm.opcode_modifier.vexopcode == VEX0F\n+      && i.tm.opcode_modifier.opcodeprefix == VEX0F\n       && (i.rex & (REX_W | REX_X | REX_B)) == 0)\n     {\n       /* 2-byte VEX prefix.  */\n@@ -3727,7 +3727,7 @@ build_vex_prefix (const insn_template *t)\n \n       i.vex.length = 3;\n \n-      switch (i.tm.opcode_modifier.vexopcode)\n+      switch (i.tm.opcode_modifier.opcodeprefix)\n \t{\n \tcase VEX0F:\n \t  m = 0x1;\n@@ -3779,8 +3779,7 @@ is_evex_encoding (const insn_template *t)\n static INLINE bfd_boolean\n is_any_vex_encoding (const insn_template *t)\n {\n-  return t->opcode_modifier.vex || t->opcode_modifier.vexopcode\n-\t || is_evex_encoding (t);\n+  return t->opcode_modifier.vex || is_evex_encoding (t);\n }\n \n /* Build the EVEX prefix.  */\n@@ -3842,7 +3841,7 @@ build_evex_prefix (void)\n   i.vex.bytes[0] = 0x62;\n \n   /* mmmm bits.  */\n-  switch (i.tm.opcode_modifier.vexopcode)\n+  switch (i.tm.opcode_modifier.opcodeprefix)\n     {\n     case VEX0F:\n       m = 1;\n@@ -4403,7 +4402,7 @@ load_insn_p (void)\n       /* vldmxcsr.  */\n       if (i.tm.base_opcode == 0xae\n \t  && i.tm.opcode_modifier.vex\n-\t  && i.tm.opcode_modifier.vexopcode == VEX0F\n+\t  && i.tm.opcode_modifier.opcodeprefix == VEX0F\n \t  && i.tm.extension_opcode == 2)\n \treturn 1;\n     }\n@@ -9374,33 +9373,49 @@ output_insn (void)\n \t don't need the explicit prefix.  */\n       if (!i.tm.opcode_modifier.vex && !i.tm.opcode_modifier.evex)\n \t{\n-\t  switch (i.tm.opcode_length)\n+\t  switch (i.tm.opcode_modifier.opcodeprefix)\n \t    {\n-\t    case 3:\n-\t      if (i.tm.base_opcode & 0xff000000)\n-\t\t{\n-\t\t  prefix = (i.tm.base_opcode >> 24) & 0xff;\n-\t\t  if (!i.tm.cpu_flags.bitfield.cpupadlock\n-\t\t      || prefix != REPE_PREFIX_OPCODE\n-\t\t      || (i.prefix[REP_PREFIX] != REPE_PREFIX_OPCODE))\n-\t\t    add_prefix (prefix);\n-\t\t}\n+\t    case PREFIX_0X66:\n+\t      add_prefix (0x66);\n \t      break;\n-\t    case 2:\n-\t      if ((i.tm.base_opcode & 0xff0000) != 0)\n+\t    case PREFIX_0XF2:\n+\t      add_prefix (0xf2);\n+\t      break;\n+\t    case PREFIX_0XF3:\n+\t      add_prefix (0xf3);\n+\t      break;\n+\t    case PREFIX_NONE:\n+\t      switch (i.tm.opcode_length)\n \t\t{\n-\t\t  prefix = (i.tm.base_opcode >> 16) & 0xff;\n-\t\t  add_prefix (prefix);\n+\t\tcase 3:\n+\t\t  if (i.tm.base_opcode & 0xff000000)\n+\t\t    {\n+\t\t      prefix = (i.tm.base_opcode >> 24) & 0xff;\n+\t\t      if (!i.tm.cpu_flags.bitfield.cpupadlock\n+\t\t\t  || prefix != REPE_PREFIX_OPCODE\n+\t\t\t  || (i.prefix[REP_PREFIX] != REPE_PREFIX_OPCODE))\n+\t\t\tadd_prefix (prefix);\n+\t\t    }\n+\t\t  break;\n+\t\tcase 2:\n+\t\t  if ((i.tm.base_opcode & 0xff0000) != 0)\n+\t\t    {\n+\t\t      prefix = (i.tm.base_opcode >> 16) & 0xff;\n+\t\t      add_prefix (prefix);\n+\t\t    }\n+\t\t  break;\n+\t\tcase 1:\n+\t\t  break;\n+\t\tcase 0:\n+\t\t  /* Check for pseudo prefixes.  */\n+\t\t  as_bad_where (insn_start_frag->fr_file,\n+\t\t\t\tinsn_start_frag->fr_line,\n+\t\t\t\t_(\"pseudo prefix without instruction\"));\n+\t\t  return;\n+\t\tdefault:\n+\t\t  abort ();\n \t\t}\n \t      break;\n-\t    case 1:\n-\t      break;\n-\t    case 0:\n-\t      /* Check for pseudo prefixes.  */\n-\t      as_bad_where (insn_start_frag->fr_file,\n-\t\t\t    insn_start_frag->fr_line,\n-\t\t\t     _(\"pseudo prefix without instruction\"));\n-\t      return;\n \t    default:\n \t      abort ();\n \t    }"
    },
    {
      "sha": "acfaf1bd6c636079f3b899d3c7907a2cd234b92b",
      "filename": "opcodes/ChangeLog",
      "status": "modified",
      "additions": 17,
      "deletions": 0,
      "changes": 17,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7b47a312561818d9853f8e89fa43a86304f7040c/opcodes/ChangeLog",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7b47a312561818d9853f8e89fa43a86304f7040c/opcodes/ChangeLog",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/ChangeLog?ref=7b47a312561818d9853f8e89fa43a86304f7040c",
      "patch": "@@ -1,3 +1,20 @@\n+2020-10-13  H.J. Lu  <hongjiu.lu@intel.com>\n+\n+\t* i386-gen.c (opcode_modifiers): Replace VexOpcode with\n+\tOpcodePrefix.\n+\t* i386-opc.h (VexOpcode): Renamed to ...\n+\t(OpcodePrefix): This.\n+\t(PREFIX_NONE): New.\n+\t(PREFIX_0X66): Likewise.\n+\t(PREFIX_0XF2): Likewise.\n+\t(PREFIX_0XF3): Likewise.\n+\t* i386-opc.tbl (Prefix_0X66): New.\n+\t(Prefix_0XF2): Likewise.\n+\t(Prefix_0XF3): Likewise.\n+\tReplace VexOpcode= with OpcodePrefix=.  Use Prefix_0X66 on xorpd.\n+\tUse Prefix_0XF3 on cvtdq2pd.  Use Prefix_0XF2 on cvtpd2dq.\n+\t* i386-tbl.h: Regenerated.\n+\n 2020-10-05  Samanta Navarro  <ferivoz@riseup.net>\n \n \t* cgen-asm.c: Fix spelling mistakes."
    },
    {
      "sha": "81c68cdf43301d95aafd6c80195311231ed70fec",
      "filename": "opcodes/i386-gen.c",
      "status": "modified",
      "additions": 1,
      "deletions": 1,
      "changes": 2,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7b47a312561818d9853f8e89fa43a86304f7040c/opcodes/i386-gen.c",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7b47a312561818d9853f8e89fa43a86304f7040c/opcodes/i386-gen.c",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-gen.c?ref=7b47a312561818d9853f8e89fa43a86304f7040c",
      "patch": "@@ -695,7 +695,7 @@ static bitfield opcode_modifiers[] =\n   BITFIELD (Vex),\n   BITFIELD (VexVVVV),\n   BITFIELD (VexW),\n-  BITFIELD (VexOpcode),\n+  BITFIELD (OpcodePrefix),\n   BITFIELD (VexSources),\n   BITFIELD (SIB),\n   BITFIELD (SSE2AVX),"
    },
    {
      "sha": "e783683d0c2b0fe40b77c4bc763e740da3f21676",
      "filename": "opcodes/i386-opc.h",
      "status": "modified",
      "additions": 12,
      "deletions": 2,
      "changes": 14,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7b47a312561818d9853f8e89fa43a86304f7040c/opcodes/i386-opc.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7b47a312561818d9853f8e89fa43a86304f7040c/opcodes/i386-opc.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.h?ref=7b47a312561818d9853f8e89fa43a86304f7040c",
      "patch": "@@ -561,6 +561,16 @@ enum\n #define VEXW1\t2\n #define VEXWIG\t3\n   VexW,\n+  /* Regular opcode prefix:\n+     0: None\n+     1: Add 0x66 opcode prefix.\n+     2: Add 0xf2 opcode prefix.\n+     3: Add 0xf3 opcode prefix.\n+   */\n+#define PREFIX_NONE\t0\n+#define PREFIX_0X66\t1\n+#define PREFIX_0XF2\t2\n+#define PREFIX_0XF3\t3\n   /* VEX opcode prefix:\n      0: VEX 0x0F opcode prefix.\n      1: VEX 0x0F38 opcode prefix.\n@@ -575,7 +585,7 @@ enum\n #define XOP08\t\t3\n #define XOP09\t\t4\n #define XOP0A\t\t5\n-  VexOpcode,\n+  OpcodePrefix,\n   /* number of VEX source operands:\n      0: <= 2 source operands.\n      1: 2 XOP source operands.\n@@ -720,7 +730,7 @@ typedef struct i386_opcode_modifier\n   unsigned int vex:2;\n   unsigned int vexvvvv:2;\n   unsigned int vexw:2;\n-  unsigned int vexopcode:3;\n+  unsigned int opcodeprefix:3;\n   unsigned int vexsources:2;\n   unsigned int sib:3;\n   unsigned int sse2avx:1;"
    },
    {
      "sha": "2c7184b0e92d39d311547e7fb47e4cab34aaac47",
      "filename": "opcodes/i386-opc.tbl",
      "status": "modified",
      "additions": 2144,
      "deletions": 2140,
      "changes": 4284,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7b47a312561818d9853f8e89fa43a86304f7040c/opcodes/i386-opc.tbl",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7b47a312561818d9853f8e89fa43a86304f7040c/opcodes/i386-opc.tbl",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-opc.tbl?ref=7b47a312561818d9853f8e89fa43a86304f7040c"
    },
    {
      "sha": "c7b4c69c2f957b2ad6dfbf84a2ba1d0d876ae1b1",
      "filename": "opcodes/i386-tbl.h",
      "status": "modified",
      "additions": 6,
      "deletions": 6,
      "changes": 12,
      "blob_url": "https://github.com/bminor/binutils-gdb/blob/7b47a312561818d9853f8e89fa43a86304f7040c/opcodes/i386-tbl.h",
      "raw_url": "https://github.com/bminor/binutils-gdb/raw/7b47a312561818d9853f8e89fa43a86304f7040c/opcodes/i386-tbl.h",
      "contents_url": "https://api.github.com/repos/bminor/binutils-gdb/contents/opcodes/i386-tbl.h?ref=7b47a312561818d9853f8e89fa43a86304f7040c",
      "patch": "@@ -15526,15 +15526,15 @@ const insn_template i386_optab[] =\n \t  0, 1, 0, 0, 0, 1, 0 } },\n       { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0, 0 } } } },\n-  { \"xorpd\", 0x660f57, None, 2, 2,\n+  { \"xorpd\", 0xf57, None, 2, 2,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 1, 0 } },\n@@ -15554,15 +15554,15 @@ const insn_template i386_optab[] =\n \t  0, 1, 0, 0, 0, 1, 0 } },\n       { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0, 0 } } } },\n-  { \"cvtdq2pd\", 0xf30fe6, None, 2, 2,\n+  { \"cvtdq2pd\", 0xfe6, None, 2, 2,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0, 0, 0, 0, 3, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 1,\n \t  0, 1, 0, 0, 0, 1, 0 } },\n@@ -15582,15 +15582,15 @@ const insn_template i386_optab[] =\n \t  0, 1, 0, 0, 0, 1, 0 } },\n       { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 0, 0 } } } },\n-  { \"cvtpd2dq\", 0xf20fe6, None, 2, 2,\n+  { \"cvtpd2dq\", 0xfe6, None, 2, 2,\n     { { 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 1, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n         0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 } },\n     { 0, 0, 0, 1, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 1, 1, 0, 0, 0,\n-      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,\n+      0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 2, 0, 0,\n       0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0 },\n     { { { 7, 0, 0, 0, 0, 0, 0, 0, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0, 0,\n \t  0, 1, 0, 0, 0, 1, 0 } },"
    }
  ]
}