<stg><name>encodeToJPG</name>


<trans_list>

<trans id="168" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="4" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="8" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="19" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="3" op_3_bw="3" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecInterface(i24* %rgb_in_V_data_V, i3* %rgb_in_V_keep_V, i3* %rgb_in_V_strb_V, i1* %rgb_in_V_last_V, [5 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecInterface(i8* %jpeg_out_V_data_V, i1* %jpeg_out_V_keep_V, i1* %jpeg_out_V_strb_V, i1* %jpeg_out_V_last_V, [5 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64">
<![CDATA[
:2  %yData_0 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="yData_0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="64">
<![CDATA[
:3  %yData_1 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="yData_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="64">
<![CDATA[
:4  %yData_2 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="yData_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="64">
<![CDATA[
:5  %yData_3 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="yData_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="64">
<![CDATA[
:6  %yData_4 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="yData_4"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="64">
<![CDATA[
:7  %yData_5 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="yData_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="64">
<![CDATA[
:8  %yData_6 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="yData_6"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="64">
<![CDATA[
:9  %yData_7 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="yData_7"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="64">
<![CDATA[
:10  %cbData_0 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="cbData_0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="64">
<![CDATA[
:11  %cbData_1 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="cbData_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="64">
<![CDATA[
:12  %cbData_2 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="cbData_2"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="64">
<![CDATA[
:13  %cbData_3 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="cbData_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="64">
<![CDATA[
:14  %cbData_4 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="cbData_4"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="64">
<![CDATA[
:15  %cbData_5 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="cbData_5"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="64">
<![CDATA[
:16  %cbData_6 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="cbData_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="64">
<![CDATA[
:17  %cbData_7 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="cbData_7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="64">
<![CDATA[
:18  %crData_0 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="crData_0"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="64">
<![CDATA[
:19  %crData_1 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="crData_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="64">
<![CDATA[
:20  %crData_2 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="crData_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="64">
<![CDATA[
:21  %crData_3 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="crData_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="64">
<![CDATA[
:22  %crData_4 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="crData_4"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="64">
<![CDATA[
:23  %crData_5 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="crData_5"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="64">
<![CDATA[
:24  %crData_6 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="crData_6"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="64">
<![CDATA[
:25  %crData_7 = alloca [8 x i8], align 1

]]></Node>
<StgValue><ssdm name="crData_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="64">
<![CDATA[
:26  %yQuant = alloca [64 x i11], align 2

]]></Node>
<StgValue><ssdm name="yQuant"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="11" op_0_bw="64">
<![CDATA[
:27  %cbQuant = alloca [64 x i11], align 2

]]></Node>
<StgValue><ssdm name="cbQuant"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="64">
<![CDATA[
:28  %crQuant = alloca [64 x i11], align 2

]]></Node>
<StgValue><ssdm name="crQuant"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
:29  %outputBitString_y_le = alloca [128 x i32], align 4

]]></Node>
<StgValue><ssdm name="outputBitString_y_le"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
:30  %outputBitString_y_va = alloca [128 x i32], align 4

]]></Node>
<StgValue><ssdm name="outputBitString_y_va"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
:31  %outputBitString_cr_l = alloca [128 x i32], align 4

]]></Node>
<StgValue><ssdm name="outputBitString_cr_l"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
:32  %outputBitString_cr_v = alloca [128 x i32], align 4

]]></Node>
<StgValue><ssdm name="outputBitString_cr_v"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
:33  %outputBitString_cb_l = alloca [128 x i32], align 4

]]></Node>
<StgValue><ssdm name="outputBitString_cb_l"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
:34  %outputBitString_cb_v = alloca [128 x i32], align 4

]]></Node>
<StgValue><ssdm name="outputBitString_cb_v"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:35  br label %1

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i7 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:1  %icmp_ln293 = icmp eq i7 %i_0_i, -64

]]></Node>
<StgValue><ssdm name="icmp_ln293"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %i = add i7 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln293, label %_initQualityTables.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln295 = zext i7 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %p_anonymous_namespace_11 = getelementptr inbounds [64 x i8]* @p_anonymous_namespace_7, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="p_anonymous_namespace_11"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="6">
<![CDATA[
:3  %p_anonymous_namespace_12 = load i8* %p_anonymous_namespace_11, align 1

]]></Node>
<StgValue><ssdm name="p_anonymous_namespace_12"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %ZigZag_addr = getelementptr [64 x i6]* @ZigZag, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="ZigZag_addr"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6">
<![CDATA[
:5  %ZigZag_load = load i6* %ZigZag_addr, align 1

]]></Node>
<StgValue><ssdm name="ZigZag_load"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %p_anonymous_namespace_13 = getelementptr inbounds [64 x i8]* @p_anonymous_namespace_6, i64 0, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="p_anonymous_namespace_13"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="6">
<![CDATA[
:10  %p_anonymous_namespace_14 = load i8* %p_anonymous_namespace_13, align 1

]]></Node>
<StgValue><ssdm name="p_anonymous_namespace_14"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="32">
<![CDATA[
_initQualityTables.exit:0  %JpegEncoder_outhebyt = alloca i8

]]></Node>
<StgValue><ssdm name="JpegEncoder_outhebyt"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="32">
<![CDATA[
_initQualityTables.exit:1  %prev_DC_Y_1 = alloca i16

]]></Node>
<StgValue><ssdm name="prev_DC_Y_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="32">
<![CDATA[
_initQualityTables.exit:2  %prev_DC_Cb_1 = alloca i16

]]></Node>
<StgValue><ssdm name="prev_DC_Cb_1"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="32">
<![CDATA[
_initQualityTables.exit:3  %prev_DC_Cr_1 = alloca i16

]]></Node>
<StgValue><ssdm name="prev_DC_Cr_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32">
<![CDATA[
_initQualityTables.exit:4  %newByte_1 = alloca i32

]]></Node>
<StgValue><ssdm name="newByte_1"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
_initQualityTables.exit:5  %newBytePos_1 = alloca i32

]]></Node>
<StgValue><ssdm name="newBytePos_1"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="5" op_4_bw="16">
<![CDATA[
_initQualityTables.exit:6  call fastcc void @_computeHuffmanTable.1([16 x i8]* @p_anonymous_namespace_5, [12 x i8]* @p_anonymous_namespace, [12 x i5]* %JpegEncoder_m_Y_DC_Huffman_Table_length, [12 x i16]* %JpegEncoder_m_Y_DC_Huffman_Table_value)

]]></Node>
<StgValue><ssdm name="call_ln331"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="5" op_4_bw="16">
<![CDATA[
_initQualityTables.exit:7  call fastcc void @_computeHuffmanTable([16 x i8]* @p_anonymous_namespace_10, [162 x i8]* @p_anonymous_namespace_1, [256 x i5]* %JpegEncoder_m_Y_AC_Huffman_Table_length, [256 x i16]* %JpegEncoder_m_Y_AC_Huffman_Table_value)

]]></Node>
<StgValue><ssdm name="call_ln332"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="5" op_4_bw="16">
<![CDATA[
_initQualityTables.exit:8  call fastcc void @_computeHuffmanTable.1([16 x i8]* @p_anonymous_namespace_3, [12 x i8]* @p_anonymous_namespace_4, [12 x i5]* %JpegEncoder_m_CbCr_DC_Huffman_Table_length, [12 x i16]* %JpegEncoder_m_CbCr_DC_Huffman_Table_value)

]]></Node>
<StgValue><ssdm name="call_ln333"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="5" op_4_bw="16">
<![CDATA[
_initQualityTables.exit:9  call fastcc void @_computeHuffmanTable([16 x i8]* @p_anonymous_namespace_8, [162 x i8]* @p_anonymous_namespace_9, [256 x i5]* %JpegEncoder_m_CbCr_AC_Huffman_Table_length, [256 x i16]* %JpegEncoder_m_CbCr_AC_Huffman_Table_value)

]]></Node>
<StgValue><ssdm name="call_ln334"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="7" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8">
<![CDATA[
_initQualityTables.exit:10  %call_ret4 = call fastcc i8 @_write_jpeg_header([64 x i8]* %JpegEncoder_m_YTable, [64 x i8]* %JpegEncoder_m_CbCrTable, i8* %jpeg_out_V_data_V, i1* %jpeg_out_V_keep_V, i1* %jpeg_out_V_strb_V, i1* %jpeg_out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_initQualityTables.exit:11  store i32 7, i32* %newBytePos_1

]]></Node>
<StgValue><ssdm name="store_ln630"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_initQualityTables.exit:12  store i32 0, i32* %newByte_1

]]></Node>
<StgValue><ssdm name="store_ln630"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_initQualityTables.exit:13  store i16 0, i16* %prev_DC_Cr_1

]]></Node>
<StgValue><ssdm name="store_ln630"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_initQualityTables.exit:14  store i16 0, i16* %prev_DC_Cb_1

]]></Node>
<StgValue><ssdm name="store_ln630"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln293" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
_initQualityTables.exit:15  store i16 0, i16* %prev_DC_Y_1

]]></Node>
<StgValue><ssdm name="store_ln630"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="84" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="6">
<![CDATA[
:3  %p_anonymous_namespace_12 = load i8* %p_anonymous_namespace_11, align 1

]]></Node>
<StgValue><ssdm name="p_anonymous_namespace_12"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="6" op_0_bw="6">
<![CDATA[
:5  %ZigZag_load = load i6* %ZigZag_addr, align 1

]]></Node>
<StgValue><ssdm name="ZigZag_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="6">
<![CDATA[
:10  %p_anonymous_namespace_14 = load i8* %p_anonymous_namespace_13, align 1

]]></Node>
<StgValue><ssdm name="p_anonymous_namespace_14"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="87" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str24) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln294"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="6">
<![CDATA[
:6  %zext_ln295_1 = zext i6 %ZigZag_load to i64

]]></Node>
<StgValue><ssdm name="zext_ln295_1"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %JpegEncoder_m_YTable_1 = getelementptr [64 x i8]* %JpegEncoder_m_YTable, i64 0, i64 %zext_ln295_1

]]></Node>
<StgValue><ssdm name="JpegEncoder_m_YTable_1"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:8  store i8 %p_anonymous_namespace_12, i8* %JpegEncoder_m_YTable_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln295"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %JpegEncoder_m_CbCrTa = getelementptr [64 x i8]* %JpegEncoder_m_CbCrTable, i64 0, i64 %zext_ln295_1

]]></Node>
<StgValue><ssdm name="JpegEncoder_m_CbCrTa"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:12  store i8 %p_anonymous_namespace_14, i8* %JpegEncoder_m_CbCrTa, align 1

]]></Node>
<StgValue><ssdm name="store_ln296"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %1

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="5" op_4_bw="16">
<![CDATA[
_initQualityTables.exit:6  call fastcc void @_computeHuffmanTable.1([16 x i8]* @p_anonymous_namespace_5, [12 x i8]* @p_anonymous_namespace, [12 x i5]* %JpegEncoder_m_Y_DC_Huffman_Table_length, [12 x i16]* %JpegEncoder_m_Y_DC_Huffman_Table_value)

]]></Node>
<StgValue><ssdm name="call_ln331"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="5" op_4_bw="16">
<![CDATA[
_initQualityTables.exit:7  call fastcc void @_computeHuffmanTable([16 x i8]* @p_anonymous_namespace_10, [162 x i8]* @p_anonymous_namespace_1, [256 x i5]* %JpegEncoder_m_Y_AC_Huffman_Table_length, [256 x i16]* %JpegEncoder_m_Y_AC_Huffman_Table_value)

]]></Node>
<StgValue><ssdm name="call_ln332"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="5" op_4_bw="16">
<![CDATA[
_initQualityTables.exit:8  call fastcc void @_computeHuffmanTable.1([16 x i8]* @p_anonymous_namespace_3, [12 x i8]* @p_anonymous_namespace_4, [12 x i5]* %JpegEncoder_m_CbCr_DC_Huffman_Table_length, [12 x i16]* %JpegEncoder_m_CbCr_DC_Huffman_Table_value)

]]></Node>
<StgValue><ssdm name="call_ln333"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="5" op_4_bw="16">
<![CDATA[
_initQualityTables.exit:9  call fastcc void @_computeHuffmanTable([16 x i8]* @p_anonymous_namespace_8, [162 x i8]* @p_anonymous_namespace_9, [256 x i5]* %JpegEncoder_m_CbCr_AC_Huffman_Table_length, [256 x i16]* %JpegEncoder_m_CbCr_AC_Huffman_Table_value)

]]></Node>
<StgValue><ssdm name="call_ln334"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="7" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8">
<![CDATA[
_initQualityTables.exit:10  %call_ret4 = call fastcc i8 @_write_jpeg_header([64 x i8]* %JpegEncoder_m_YTable, [64 x i8]* %JpegEncoder_m_CbCrTable, i8* %jpeg_out_V_data_V, i1* %jpeg_out_V_keep_V, i1* %jpeg_out_V_strb_V, i1* %jpeg_out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ret4"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
_initQualityTables.exit:16  store i8 %call_ret4, i8* %JpegEncoder_outhebyt

]]></Node>
<StgValue><ssdm name="store_ln630"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
_initQualityTables.exit:17  br label %3

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %count_0 = phi i6 [ 0, %_initQualityTables.exit ], [ %count, %en1_end ]

]]></Node>
<StgValue><ssdm name="count_0"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln630 = icmp eq i6 %count_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln630"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 60, i64 60, i64 60)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %count = add i6 %count_0, 1

]]></Node>
<StgValue><ssdm name="count"/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln630, label %6, label %en1_begin

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>

<operation id="106" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="3" op_4_bw="3" op_5_bw="1">
<![CDATA[
en1_begin:2  call fastcc void @readFromBMP([15360 x i8]* %JpegEncoder_buffer, i24* %rgb_in_V_data_V, i3* %rgb_in_V_keep_V, i3* %rgb_in_V_strb_V, i1* %rgb_in_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln632"/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln630" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
en1_begin:0  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str36) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln631"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
en1_begin:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([4 x i8]* @p_str36)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="24" op_3_bw="3" op_4_bw="3" op_5_bw="1">
<![CDATA[
en1_begin:2  call fastcc void @readFromBMP([15360 x i8]* %JpegEncoder_buffer, i24* %rgb_in_V_data_V, i3* %rgb_in_V_keep_V, i3* %rgb_in_V_strb_V, i1* %rgb_in_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ln632"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
en1_begin:3  br label %4

]]></Node>
<StgValue><ssdm name="br_ln633"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %xPos_0 = phi i10 [ 0, %en1_begin ], [ %xPos, %5 ]

]]></Node>
<StgValue><ssdm name="xPos_0"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
:1  %icmp_ln633 = icmp ult i10 %xPos_0, -384

]]></Node>
<StgValue><ssdm name="icmp_ln633"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 80, i64 80, i64 80)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln633, label %5, label %en1_end

]]></Node>
<StgValue><ssdm name="br_ln633"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="0">
<![CDATA[
:7  call fastcc void @_convertColorSpace([15360 x i8]* %JpegEncoder_buffer, i10 %xPos_0, [8 x i8]* %yData_0, [8 x i8]* %yData_1, [8 x i8]* %yData_2, [8 x i8]* %yData_3, [8 x i8]* %yData_4, [8 x i8]* %yData_5, [8 x i8]* %yData_6, [8 x i8]* %yData_7, [8 x i8]* %cbData_0, [8 x i8]* %cbData_1, [8 x i8]* %cbData_2, [8 x i8]* %cbData_3, [8 x i8]* %cbData_4, [8 x i8]* %cbData_5, [8 x i8]* %cbData_6, [8 x i8]* %cbData_7, [8 x i8]* %crData_0, [8 x i8]* %crData_1, [8 x i8]* %crData_2, [8 x i8]* %crData_3, [8 x i8]* %crData_4, [8 x i8]* %crData_5, [8 x i8]* %crData_6, [8 x i8]* %crData_7)

]]></Node>
<StgValue><ssdm name="call_ln640"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:32  %xPos = add i10 %xPos_0, 8

]]></Node>
<StgValue><ssdm name="xPos"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
en1_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([4 x i8]* @p_str36, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln633" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0">
<![CDATA[
en1_end:1  br label %3

]]></Node>
<StgValue><ssdm name="br_ln630"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="120" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="10" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="0">
<![CDATA[
:7  call fastcc void @_convertColorSpace([15360 x i8]* %JpegEncoder_buffer, i10 %xPos_0, [8 x i8]* %yData_0, [8 x i8]* %yData_1, [8 x i8]* %yData_2, [8 x i8]* %yData_3, [8 x i8]* %yData_4, [8 x i8]* %yData_5, [8 x i8]* %yData_6, [8 x i8]* %yData_7, [8 x i8]* %cbData_0, [8 x i8]* %cbData_1, [8 x i8]* %cbData_2, [8 x i8]* %cbData_3, [8 x i8]* %cbData_4, [8 x i8]* %cbData_5, [8 x i8]* %cbData_6, [8 x i8]* %cbData_7, [8 x i8]* %crData_0, [8 x i8]* %crData_1, [8 x i8]* %crData_2, [8 x i8]* %crData_3, [8 x i8]* %crData_4, [8 x i8]* %crData_5, [8 x i8]* %crData_6, [8 x i8]* %crData_7)

]]></Node>
<StgValue><ssdm name="call_ln640"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="121" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="4" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="4" op_17_bw="4" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5" op_34_bw="5" op_35_bw="5" op_36_bw="5" op_37_bw="5" op_38_bw="5" op_39_bw="5" op_40_bw="5" op_41_bw="5" op_42_bw="5" op_43_bw="5" op_44_bw="5" op_45_bw="5" op_46_bw="5" op_47_bw="5" op_48_bw="5" op_49_bw="5" op_50_bw="5" op_51_bw="5" op_52_bw="5" op_53_bw="5" op_54_bw="5" op_55_bw="5" op_56_bw="5" op_57_bw="5" op_58_bw="11" op_59_bw="0" op_60_bw="0">
<![CDATA[
:8  call fastcc void @_foword_FDC([8 x i8]* %yData_0, [8 x i8]* %yData_1, [8 x i8]* %yData_2, [8 x i8]* %yData_3, [8 x i8]* %yData_4, [8 x i8]* %yData_5, [8 x i8]* %yData_6, [8 x i8]* %yData_7, i4 6, i5 6, i5 7, i5 8, i5 8, i5 9, i5 9, i4 6, i4 6, i5 7, i5 7, i5 8, i5 9, i5 9, i5 9, i5 7, i5 7, i5 7, i5 8, i5 8, i5 9, i5 9, i5 9, i5 7, i5 7, i5 7, i5 8, i5 9, i5 9, i5 9, i5 9, i5 7, i5 7, i5 8, i5 9, i5 9, i5 9, i5 7, i5 8, i5 9, i5 9, i5 9, i5 9, i5 9, i5 9, i5 9, i5 9, i5 9, i5 9, [64 x i11]* %yQuant)

]]></Node>
<StgValue><ssdm name="call_ln649"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="122" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="4" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="4" op_17_bw="4" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5" op_34_bw="5" op_35_bw="5" op_36_bw="5" op_37_bw="5" op_38_bw="5" op_39_bw="5" op_40_bw="5" op_41_bw="5" op_42_bw="5" op_43_bw="5" op_44_bw="5" op_45_bw="5" op_46_bw="5" op_47_bw="5" op_48_bw="5" op_49_bw="5" op_50_bw="5" op_51_bw="5" op_52_bw="5" op_53_bw="5" op_54_bw="5" op_55_bw="5" op_56_bw="5" op_57_bw="5" op_58_bw="11" op_59_bw="0" op_60_bw="0">
<![CDATA[
:8  call fastcc void @_foword_FDC([8 x i8]* %yData_0, [8 x i8]* %yData_1, [8 x i8]* %yData_2, [8 x i8]* %yData_3, [8 x i8]* %yData_4, [8 x i8]* %yData_5, [8 x i8]* %yData_6, [8 x i8]* %yData_7, i4 6, i5 6, i5 7, i5 8, i5 8, i5 9, i5 9, i4 6, i4 6, i5 7, i5 7, i5 8, i5 9, i5 9, i5 9, i5 7, i5 7, i5 7, i5 8, i5 8, i5 9, i5 9, i5 9, i5 7, i5 7, i5 7, i5 8, i5 9, i5 9, i5 9, i5 9, i5 7, i5 7, i5 8, i5 9, i5 9, i5 9, i5 7, i5 8, i5 9, i5 9, i5 9, i5 9, i5 9, i5 9, i5 9, i5 9, i5 9, i5 9, [64 x i11]* %yQuant)

]]></Node>
<StgValue><ssdm name="call_ln649"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %prev_DC_Y_1_load = load i16* %prev_DC_Y_1

]]></Node>
<StgValue><ssdm name="prev_DC_Y_1_load"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="4" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="4" op_17_bw="4" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5" op_34_bw="5" op_35_bw="5" op_36_bw="5" op_37_bw="5" op_38_bw="5" op_39_bw="5" op_40_bw="5" op_41_bw="5" op_42_bw="5" op_43_bw="5" op_44_bw="5" op_45_bw="5" op_46_bw="5" op_47_bw="5" op_48_bw="5" op_49_bw="5" op_50_bw="5" op_51_bw="5" op_52_bw="5" op_53_bw="5" op_54_bw="5" op_55_bw="5" op_56_bw="5" op_57_bw="5" op_58_bw="11" op_59_bw="0">
<![CDATA[
:9  call fastcc void @_foword_FDC([8 x i8]* %cbData_0, [8 x i8]* %cbData_1, [8 x i8]* %cbData_2, [8 x i8]* %cbData_3, [8 x i8]* %cbData_4, [8 x i8]* %cbData_5, [8 x i8]* %cbData_6, [8 x i8]* %cbData_7, i4 7, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i4 7, i4 7, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i5 8, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i5 10, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, [64 x i11]* %cbQuant)

]]></Node>
<StgValue><ssdm name="call_ln650"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="48" op_0_bw="48" op_1_bw="11" op_2_bw="16" op_3_bw="5" op_4_bw="16" op_5_bw="5" op_6_bw="16" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:11  %call_ret1 = call fastcc { i16, i32 } @_doHuffmanEncoding([64 x i11]* %yQuant, i16 %prev_DC_Y_1_load, [12 x i5]* %JpegEncoder_m_Y_DC_Huffman_Table_length, [12 x i16]* %JpegEncoder_m_Y_DC_Huffman_Table_value, [256 x i5]* %JpegEncoder_m_Y_AC_Huffman_Table_length, [256 x i16]* %JpegEncoder_m_Y_AC_Huffman_Table_value, [128 x i32]* %outputBitString_y_le, [128 x i32]* %outputBitString_y_va)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="126" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="4" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="4" op_17_bw="4" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5" op_34_bw="5" op_35_bw="5" op_36_bw="5" op_37_bw="5" op_38_bw="5" op_39_bw="5" op_40_bw="5" op_41_bw="5" op_42_bw="5" op_43_bw="5" op_44_bw="5" op_45_bw="5" op_46_bw="5" op_47_bw="5" op_48_bw="5" op_49_bw="5" op_50_bw="5" op_51_bw="5" op_52_bw="5" op_53_bw="5" op_54_bw="5" op_55_bw="5" op_56_bw="5" op_57_bw="5" op_58_bw="11" op_59_bw="0">
<![CDATA[
:9  call fastcc void @_foword_FDC([8 x i8]* %cbData_0, [8 x i8]* %cbData_1, [8 x i8]* %cbData_2, [8 x i8]* %cbData_3, [8 x i8]* %cbData_4, [8 x i8]* %cbData_5, [8 x i8]* %cbData_6, [8 x i8]* %cbData_7, i4 7, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i4 7, i4 7, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i5 8, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i5 10, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, [64 x i11]* %cbQuant)

]]></Node>
<StgValue><ssdm name="call_ln650"/></StgValue>
</operation>

<operation id="127" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="48" op_0_bw="48" op_1_bw="11" op_2_bw="16" op_3_bw="5" op_4_bw="16" op_5_bw="5" op_6_bw="16" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:11  %call_ret1 = call fastcc { i16, i32 } @_doHuffmanEncoding([64 x i11]* %yQuant, i16 %prev_DC_Y_1_load, [12 x i5]* %JpegEncoder_m_Y_DC_Huffman_Table_length, [12 x i16]* %JpegEncoder_m_Y_DC_Huffman_Table_value, [256 x i5]* %JpegEncoder_m_Y_AC_Huffman_Table_length, [256 x i16]* %JpegEncoder_m_Y_AC_Huffman_Table_value, [128 x i32]* %outputBitString_y_le, [128 x i32]* %outputBitString_y_va)

]]></Node>
<StgValue><ssdm name="call_ret1"/></StgValue>
</operation>

<operation id="128" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="48">
<![CDATA[
:12  %prev_DC_Y = extractvalue { i16, i32 } %call_ret1, 0

]]></Node>
<StgValue><ssdm name="prev_DC_Y"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="48">
<![CDATA[
:13  %bitStringCounts_y = extractvalue { i16, i32 } %call_ret1, 1

]]></Node>
<StgValue><ssdm name="bitStringCounts_y"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:37  store i16 %prev_DC_Y, i16* %prev_DC_Y_1

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
:0  %JpegEncoder_outhebyt_1 = load i8* %JpegEncoder_outhebyt

]]></Node>
<StgValue><ssdm name="JpegEncoder_outhebyt_1"/></StgValue>
</operation>

<operation id="132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %prev_DC_Cb_1_load = load i16* %prev_DC_Cb_1

]]></Node>
<StgValue><ssdm name="prev_DC_Cb_1_load"/></StgValue>
</operation>

<operation id="133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:4  %newByte_1_load = load i32* %newByte_1

]]></Node>
<StgValue><ssdm name="newByte_1_load"/></StgValue>
</operation>

<operation id="134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:5  %newBytePos_1_load = load i32* %newBytePos_1

]]></Node>
<StgValue><ssdm name="newBytePos_1_load"/></StgValue>
</operation>

<operation id="135" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="4" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="4" op_17_bw="4" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5" op_34_bw="5" op_35_bw="5" op_36_bw="5" op_37_bw="5" op_38_bw="5" op_39_bw="5" op_40_bw="5" op_41_bw="5" op_42_bw="5" op_43_bw="5" op_44_bw="5" op_45_bw="5" op_46_bw="5" op_47_bw="5" op_48_bw="5" op_49_bw="5" op_50_bw="5" op_51_bw="5" op_52_bw="5" op_53_bw="5" op_54_bw="5" op_55_bw="5" op_56_bw="5" op_57_bw="5" op_58_bw="11" op_59_bw="0">
<![CDATA[
:10  call fastcc void @_foword_FDC([8 x i8]* %crData_0, [8 x i8]* %crData_1, [8 x i8]* %crData_2, [8 x i8]* %crData_3, [8 x i8]* %crData_4, [8 x i8]* %crData_5, [8 x i8]* %crData_6, [8 x i8]* %crData_7, i4 7, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i4 7, i4 7, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i5 8, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i5 10, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, [64 x i11]* %crQuant)

]]></Node>
<StgValue><ssdm name="call_ln651"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="48" op_0_bw="48" op_1_bw="11" op_2_bw="16" op_3_bw="5" op_4_bw="16" op_5_bw="5" op_6_bw="16" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:14  %call_ret2 = call fastcc { i16, i32 } @_doHuffmanEncoding([64 x i11]* %cbQuant, i16 %prev_DC_Cb_1_load, [12 x i5]* %JpegEncoder_m_CbCr_DC_Huffman_Table_length, [12 x i16]* %JpegEncoder_m_CbCr_DC_Huffman_Table_value, [256 x i5]* %JpegEncoder_m_CbCr_AC_Huffman_Table_length, [256 x i16]* %JpegEncoder_m_CbCr_AC_Huffman_Table_value, [128 x i32]* %outputBitString_cb_l, [128 x i32]* %outputBitString_cb_v)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="72" op_0_bw="72" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="16" op_12_bw="48" op_13_bw="8" op_14_bw="48" op_15_bw="8">
<![CDATA[
:20  %call_ret = call fastcc { i32, i32, i8 } @_write_bitstring_(i8 %JpegEncoder_outhebyt_1, [128 x i32]* %outputBitString_y_le, [128 x i32]* %outputBitString_y_va, i32 %bitStringCounts_y, i32 %newByte_1_load, i32 %newBytePos_1_load, i8* %jpeg_out_V_data_V, i1* %jpeg_out_V_keep_V, i1* %jpeg_out_V_strb_V, i1* %jpeg_out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="138" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="4" op_10_bw="5" op_11_bw="5" op_12_bw="5" op_13_bw="5" op_14_bw="5" op_15_bw="5" op_16_bw="4" op_17_bw="4" op_18_bw="5" op_19_bw="5" op_20_bw="5" op_21_bw="5" op_22_bw="5" op_23_bw="5" op_24_bw="5" op_25_bw="5" op_26_bw="5" op_27_bw="5" op_28_bw="5" op_29_bw="5" op_30_bw="5" op_31_bw="5" op_32_bw="5" op_33_bw="5" op_34_bw="5" op_35_bw="5" op_36_bw="5" op_37_bw="5" op_38_bw="5" op_39_bw="5" op_40_bw="5" op_41_bw="5" op_42_bw="5" op_43_bw="5" op_44_bw="5" op_45_bw="5" op_46_bw="5" op_47_bw="5" op_48_bw="5" op_49_bw="5" op_50_bw="5" op_51_bw="5" op_52_bw="5" op_53_bw="5" op_54_bw="5" op_55_bw="5" op_56_bw="5" op_57_bw="5" op_58_bw="11" op_59_bw="0">
<![CDATA[
:10  call fastcc void @_foword_FDC([8 x i8]* %crData_0, [8 x i8]* %crData_1, [8 x i8]* %crData_2, [8 x i8]* %crData_3, [8 x i8]* %crData_4, [8 x i8]* %crData_5, [8 x i8]* %crData_6, [8 x i8]* %crData_7, i4 7, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i4 7, i4 7, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i5 8, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i5 10, i5 8, i5 9, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, i5 10, [64 x i11]* %crQuant)

]]></Node>
<StgValue><ssdm name="call_ln651"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="48" op_0_bw="48" op_1_bw="11" op_2_bw="16" op_3_bw="5" op_4_bw="16" op_5_bw="5" op_6_bw="16" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0">
<![CDATA[
:14  %call_ret2 = call fastcc { i16, i32 } @_doHuffmanEncoding([64 x i11]* %cbQuant, i16 %prev_DC_Cb_1_load, [12 x i5]* %JpegEncoder_m_CbCr_DC_Huffman_Table_length, [12 x i16]* %JpegEncoder_m_CbCr_DC_Huffman_Table_value, [256 x i5]* %JpegEncoder_m_CbCr_AC_Huffman_Table_length, [256 x i16]* %JpegEncoder_m_CbCr_AC_Huffman_Table_value, [128 x i32]* %outputBitString_cb_l, [128 x i32]* %outputBitString_cb_v)

]]></Node>
<StgValue><ssdm name="call_ret2"/></StgValue>
</operation>

<operation id="140" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="48">
<![CDATA[
:15  %prev_DC_Cb = extractvalue { i16, i32 } %call_ret2, 0

]]></Node>
<StgValue><ssdm name="prev_DC_Cb"/></StgValue>
</operation>

<operation id="141" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="48">
<![CDATA[
:16  %bitStringCounts_cb = extractvalue { i16, i32 } %call_ret2, 1

]]></Node>
<StgValue><ssdm name="bitStringCounts_cb"/></StgValue>
</operation>

<operation id="142" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="72" op_0_bw="72" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="16" op_12_bw="48" op_13_bw="8" op_14_bw="48" op_15_bw="8">
<![CDATA[
:20  %call_ret = call fastcc { i32, i32, i8 } @_write_bitstring_(i8 %JpegEncoder_outhebyt_1, [128 x i32]* %outputBitString_y_le, [128 x i32]* %outputBitString_y_va, i32 %bitStringCounts_y, i32 %newByte_1_load, i32 %newBytePos_1_load, i8* %jpeg_out_V_data_V, i1* %jpeg_out_V_keep_V, i1* %jpeg_out_V_strb_V, i1* %jpeg_out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="72">
<![CDATA[
:21  %newBytePos = extractvalue { i32, i32, i8 } %call_ret, 1

]]></Node>
<StgValue><ssdm name="newBytePos"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="72">
<![CDATA[
:22  %newByte = extractvalue { i32, i32, i8 } %call_ret, 0

]]></Node>
<StgValue><ssdm name="newByte"/></StgValue>
</operation>

<operation id="145" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="8" op_0_bw="72">
<![CDATA[
:23  %JpegEncoder_outhebyt_2 = extractvalue { i32, i32, i8 } %call_ret, 2

]]></Node>
<StgValue><ssdm name="JpegEncoder_outhebyt_2"/></StgValue>
</operation>

<operation id="146" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:36  store i16 %prev_DC_Cb, i16* %prev_DC_Cb_1

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:3  %prev_DC_Cr_1_load = load i16* %prev_DC_Cr_1

]]></Node>
<StgValue><ssdm name="prev_DC_Cr_1_load"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="48" op_0_bw="48" op_1_bw="11" op_2_bw="16" op_3_bw="5" op_4_bw="16" op_5_bw="5" op_6_bw="16" op_7_bw="32" op_8_bw="32" op_9_bw="48" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:17  %call_ret3 = call fastcc { i16, i32 } @_doHuffmanEncoding([64 x i11]* %crQuant, i16 %prev_DC_Cr_1_load, [12 x i5]* %JpegEncoder_m_CbCr_DC_Huffman_Table_length, [12 x i16]* %JpegEncoder_m_CbCr_DC_Huffman_Table_value, [256 x i5]* %JpegEncoder_m_CbCr_AC_Huffman_Table_length, [256 x i16]* %JpegEncoder_m_CbCr_AC_Huffman_Table_value, [128 x i32]* %outputBitString_cr_l, [128 x i32]* %outputBitString_cr_v)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="72" op_0_bw="72" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="16" op_12_bw="72" op_13_bw="48" op_14_bw="72" op_15_bw="8" op_16_bw="72" op_17_bw="8">
<![CDATA[
:24  %call_ret8 = call fastcc { i32, i32, i8 } @_write_bitstring_(i8 %JpegEncoder_outhebyt_2, [128 x i32]* %outputBitString_cb_l, [128 x i32]* %outputBitString_cb_v, i32 %bitStringCounts_cb, i32 %newByte, i32 %newBytePos, i8* %jpeg_out_V_data_V, i1* %jpeg_out_V_keep_V, i1* %jpeg_out_V_strb_V, i1* %jpeg_out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="150" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="48" op_0_bw="48" op_1_bw="11" op_2_bw="16" op_3_bw="5" op_4_bw="16" op_5_bw="5" op_6_bw="16" op_7_bw="32" op_8_bw="32" op_9_bw="48" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
:17  %call_ret3 = call fastcc { i16, i32 } @_doHuffmanEncoding([64 x i11]* %crQuant, i16 %prev_DC_Cr_1_load, [12 x i5]* %JpegEncoder_m_CbCr_DC_Huffman_Table_length, [12 x i16]* %JpegEncoder_m_CbCr_DC_Huffman_Table_value, [256 x i5]* %JpegEncoder_m_CbCr_AC_Huffman_Table_length, [256 x i16]* %JpegEncoder_m_CbCr_AC_Huffman_Table_value, [128 x i32]* %outputBitString_cr_l, [128 x i32]* %outputBitString_cr_v)

]]></Node>
<StgValue><ssdm name="call_ret3"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="48">
<![CDATA[
:18  %prev_DC_Cr = extractvalue { i16, i32 } %call_ret3, 0

]]></Node>
<StgValue><ssdm name="prev_DC_Cr"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="48">
<![CDATA[
:19  %bitStringCounts_cr = extractvalue { i16, i32 } %call_ret3, 1

]]></Node>
<StgValue><ssdm name="bitStringCounts_cr"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="72" op_0_bw="72" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="16" op_12_bw="72" op_13_bw="48" op_14_bw="72" op_15_bw="8" op_16_bw="72" op_17_bw="8">
<![CDATA[
:24  %call_ret8 = call fastcc { i32, i32, i8 } @_write_bitstring_(i8 %JpegEncoder_outhebyt_2, [128 x i32]* %outputBitString_cb_l, [128 x i32]* %outputBitString_cb_v, i32 %bitStringCounts_cb, i32 %newByte, i32 %newBytePos, i8* %jpeg_out_V_data_V, i1* %jpeg_out_V_keep_V, i1* %jpeg_out_V_strb_V, i1* %jpeg_out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ret8"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="72">
<![CDATA[
:25  %newBytePos_2 = extractvalue { i32, i32, i8 } %call_ret8, 1

]]></Node>
<StgValue><ssdm name="newBytePos_2"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="72">
<![CDATA[
:26  %newByte_2 = extractvalue { i32, i32, i8 } %call_ret8, 0

]]></Node>
<StgValue><ssdm name="newByte_2"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="8" op_0_bw="72">
<![CDATA[
:27  %JpegEncoder_outhebyt_3 = extractvalue { i32, i32, i8 } %call_ret8, 2

]]></Node>
<StgValue><ssdm name="JpegEncoder_outhebyt_3"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="0">
<![CDATA[
:35  store i16 %prev_DC_Cr, i16* %prev_DC_Cr_1

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="158" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="72" op_0_bw="72" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="16" op_12_bw="72" op_13_bw="48" op_14_bw="72" op_15_bw="8" op_16_bw="72" op_17_bw="8">
<![CDATA[
:28  %call_ret5 = call fastcc { i32, i32, i8 } @_write_bitstring_(i8 %JpegEncoder_outhebyt_3, [128 x i32]* %outputBitString_cr_l, [128 x i32]* %outputBitString_cr_v, i32 %bitStringCounts_cr, i32 %newByte_2, i32 %newBytePos_2, i8* %jpeg_out_V_data_V, i1* %jpeg_out_V_keep_V, i1* %jpeg_out_V_strb_V, i1* %jpeg_out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="159" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str37) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln634"/></StgValue>
</operation>

<operation id="160" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="72" op_0_bw="72" op_1_bw="8" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="1" op_9_bw="1" op_10_bw="1" op_11_bw="16" op_12_bw="72" op_13_bw="48" op_14_bw="72" op_15_bw="8" op_16_bw="72" op_17_bw="8">
<![CDATA[
:28  %call_ret5 = call fastcc { i32, i32, i8 } @_write_bitstring_(i8 %JpegEncoder_outhebyt_3, [128 x i32]* %outputBitString_cr_l, [128 x i32]* %outputBitString_cr_v, i32 %bitStringCounts_cr, i32 %newByte_2, i32 %newBytePos_2, i8* %jpeg_out_V_data_V, i1* %jpeg_out_V_keep_V, i1* %jpeg_out_V_strb_V, i1* %jpeg_out_V_last_V)

]]></Node>
<StgValue><ssdm name="call_ret5"/></StgValue>
</operation>

<operation id="161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="72">
<![CDATA[
:29  %newBytePos_3 = extractvalue { i32, i32, i8 } %call_ret5, 1

]]></Node>
<StgValue><ssdm name="newBytePos_3"/></StgValue>
</operation>

<operation id="162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="72">
<![CDATA[
:30  %newByte_3 = extractvalue { i32, i32, i8 } %call_ret5, 0

]]></Node>
<StgValue><ssdm name="newByte_3"/></StgValue>
</operation>

<operation id="163" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="8" op_0_bw="72">
<![CDATA[
:31  %JpegEncoder_outhebyt_4 = extractvalue { i32, i32, i8 } %call_ret5, 2

]]></Node>
<StgValue><ssdm name="JpegEncoder_outhebyt_4"/></StgValue>
</operation>

<operation id="164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:33  store i32 %newBytePos_3, i32* %newBytePos_1

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
:34  store i32 %newByte_3, i32* %newByte_1

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="0">
<![CDATA[
:38  store i8 %JpegEncoder_outhebyt_4, i8* %JpegEncoder_outhebyt

]]></Node>
<StgValue><ssdm name="store_ln633"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %4

]]></Node>
<StgValue><ssdm name="br_ln633"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
