NDSummary.OnToolTipsLoaded("SystemVerilogModule:porta_glue_coleco",{13:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype13\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/43/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/43/2\"><span class=\"SHKeyword\">module</span> porta_glue_coleco (</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">clk,</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"2/2/3/3\" data-NarrowGridArea=\"3/1/4/2\" style=\"grid-area:2/2/3/3\"><span class=\"SHKeyword\">input</span> [</div><div class=\"PType\" data-WideGridArea=\"2/3/3/4\" data-NarrowGridArea=\"3/2/4/3\" style=\"grid-area:2/3/3/4\"><span class=\"SHNumber\">15</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"2/4/3/5\" data-NarrowGridArea=\"3/3/4/4\" style=\"grid-area:2/4/3/5\">A,</div><div class=\"PType\" data-WideGridArea=\"3/3/4/4\" data-NarrowGridArea=\"4/2/5/3\" style=\"grid-area:3/3/4/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"3/4/4/5\" data-NarrowGridArea=\"4/3/5/4\" style=\"grid-area:3/4/4/5\">C1P1,</div><div class=\"PType\" data-WideGridArea=\"4/3/5/4\" data-NarrowGridArea=\"5/2/6/3\" style=\"grid-area:4/3/5/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"4/4/5/5\" data-NarrowGridArea=\"5/3/6/4\" style=\"grid-area:4/4/5/5\">C1P2,</div><div class=\"PType\" data-WideGridArea=\"5/3/6/4\" data-NarrowGridArea=\"6/2/7/3\" style=\"grid-area:5/3/6/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"5/4/6/5\" data-NarrowGridArea=\"6/3/7/4\" style=\"grid-area:5/4/6/5\">C1P3,</div><div class=\"PType\" data-WideGridArea=\"6/3/7/4\" data-NarrowGridArea=\"7/2/8/3\" style=\"grid-area:6/3/7/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"6/4/7/5\" data-NarrowGridArea=\"7/3/8/4\" style=\"grid-area:6/4/7/5\">C1P4,</div><div class=\"PType\" data-WideGridArea=\"7/3/8/4\" data-NarrowGridArea=\"8/2/9/3\" style=\"grid-area:7/3/8/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"7/4/8/5\" data-NarrowGridArea=\"8/3/9/4\" style=\"grid-area:7/4/8/5\">C1P6,</div><div class=\"PType\" data-WideGridArea=\"8/3/9/4\" data-NarrowGridArea=\"9/2/10/3\" style=\"grid-area:8/3/9/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"8/4/9/5\" data-NarrowGridArea=\"9/3/10/4\" style=\"grid-area:8/4/9/5\">C1P7,</div><div class=\"PType\" data-WideGridArea=\"9/3/10/4\" data-NarrowGridArea=\"10/2/11/3\" style=\"grid-area:9/3/10/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"9/4/10/5\" data-NarrowGridArea=\"10/3/11/4\" style=\"grid-area:9/4/10/5\">C1P9,</div><div class=\"PType\" data-WideGridArea=\"10/3/11/4\" data-NarrowGridArea=\"11/2/12/3\" style=\"grid-area:10/3/11/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"10/4/11/5\" data-NarrowGridArea=\"11/3/12/4\" style=\"grid-area:10/4/11/5\">C2P1,</div><div class=\"PType\" data-WideGridArea=\"11/3/12/4\" data-NarrowGridArea=\"12/2/13/3\" style=\"grid-area:11/3/12/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"11/4/12/5\" data-NarrowGridArea=\"12/3/13/4\" style=\"grid-area:11/4/12/5\">C2P2,</div><div class=\"PType\" data-WideGridArea=\"12/3/13/4\" data-NarrowGridArea=\"13/2/14/3\" style=\"grid-area:12/3/13/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"12/4/13/5\" data-NarrowGridArea=\"13/3/14/4\" style=\"grid-area:12/4/13/5\">C2P3,</div><div class=\"PType\" data-WideGridArea=\"13/3/14/4\" data-NarrowGridArea=\"14/2/15/3\" style=\"grid-area:13/3/14/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"13/4/14/5\" data-NarrowGridArea=\"14/3/15/4\" style=\"grid-area:13/4/14/5\">C2P4,</div><div class=\"PType\" data-WideGridArea=\"14/3/15/4\" data-NarrowGridArea=\"15/2/16/3\" style=\"grid-area:14/3/15/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"14/4/15/5\" data-NarrowGridArea=\"15/3/16/4\" style=\"grid-area:14/4/15/5\">C2P6,</div><div class=\"PType\" data-WideGridArea=\"15/3/16/4\" data-NarrowGridArea=\"16/2/17/3\" style=\"grid-area:15/3/16/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"15/4/16/5\" data-NarrowGridArea=\"16/3/17/4\" style=\"grid-area:15/4/16/5\">C2P7,</div><div class=\"PType\" data-WideGridArea=\"16/3/17/4\" data-NarrowGridArea=\"17/2/18/3\" style=\"grid-area:16/3/17/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"16/4/17/5\" data-NarrowGridArea=\"17/3/18/4\" style=\"grid-area:16/4/17/5\">C2P9,</div><div class=\"PType\" data-WideGridArea=\"17/3/18/4\" data-NarrowGridArea=\"18/2/19/3\" style=\"grid-area:17/3/18/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"17/4/18/5\" data-NarrowGridArea=\"18/3/19/4\" style=\"grid-area:17/4/18/5\">MREQn,</div><div class=\"PType\" data-WideGridArea=\"18/3/19/4\" data-NarrowGridArea=\"19/2/20/3\" style=\"grid-area:18/3/19/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"18/4/19/5\" data-NarrowGridArea=\"19/3/20/4\" style=\"grid-area:18/4/19/5\">IORQn,</div><div class=\"PType\" data-WideGridArea=\"19/3/20/4\" data-NarrowGridArea=\"20/2/21/3\" style=\"grid-area:19/3/20/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"19/4/20/5\" data-NarrowGridArea=\"20/3/21/4\" style=\"grid-area:19/4/20/5\">RFSHn,</div><div class=\"PType\" data-WideGridArea=\"20/3/21/4\" data-NarrowGridArea=\"21/2/22/3\" style=\"grid-area:20/3/21/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"20/4/21/5\" data-NarrowGridArea=\"21/3/22/4\" style=\"grid-area:20/4/21/5\">M1n,</div><div class=\"PType\" data-WideGridArea=\"21/3/22/4\" data-NarrowGridArea=\"22/2/23/3\" style=\"grid-area:21/3/22/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"21/4/22/5\" data-NarrowGridArea=\"22/3/23/4\" style=\"grid-area:21/4/22/5\">WRn,</div><div class=\"PType\" data-WideGridArea=\"22/3/23/4\" data-NarrowGridArea=\"23/2/24/3\" style=\"grid-area:22/3/23/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"22/4/23/5\" data-NarrowGridArea=\"23/3/24/4\" style=\"grid-area:22/4/23/5\">RESETn_SW,</div><div class=\"PType\" data-WideGridArea=\"23/3/24/4\" data-NarrowGridArea=\"24/2/25/3\" style=\"grid-area:23/3/24/4\"><span class=\"SHKeyword\">input</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"23/4/24/5\" data-NarrowGridArea=\"24/3/25/4\" style=\"grid-area:23/4/24/5\">RDn,</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"24/2/25/3\" data-NarrowGridArea=\"25/1/26/2\" style=\"grid-area:24/2/25/3\"><span class=\"SHKeyword\">inout</span> [</div><div class=\"PType\" data-WideGridArea=\"24/3/25/4\" data-NarrowGridArea=\"25/2/26/3\" style=\"grid-area:24/3/25/4\"><span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>]&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"24/4/25/5\" data-NarrowGridArea=\"25/3/26/4\" style=\"grid-area:24/4/25/5\">D,</div><div class=\"PType\" data-WideGridArea=\"25/3/26/4\" data-NarrowGridArea=\"26/2/27/3\" style=\"grid-area:25/3/26/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"25/4/26/5\" data-NarrowGridArea=\"26/3/27/4\" style=\"grid-area:25/4/26/5\">CP5_ARM,</div><div class=\"PType\" data-WideGridArea=\"26/3/27/4\" data-NarrowGridArea=\"27/2/28/3\" style=\"grid-area:26/3/27/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"26/4/27/5\" data-NarrowGridArea=\"27/3/28/4\" style=\"grid-area:26/4/27/5\">CP8_FIRE,</div><div class=\"PType\" data-WideGridArea=\"27/3/28/4\" data-NarrowGridArea=\"28/2/29/3\" style=\"grid-area:27/3/28/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"27/4/28/5\" data-NarrowGridArea=\"28/3/29/4\" style=\"grid-area:27/4/28/5\">CS_h8000n,</div><div class=\"PType\" data-WideGridArea=\"28/3/29/4\" data-NarrowGridArea=\"29/2/30/3\" style=\"grid-area:28/3/29/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"28/4/29/5\" data-NarrowGridArea=\"29/3/30/4\" style=\"grid-area:28/4/29/5\">CS_hA000n,</div><div class=\"PType\" data-WideGridArea=\"29/3/30/4\" data-NarrowGridArea=\"30/2/31/3\" style=\"grid-area:29/3/30/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"29/4/30/5\" data-NarrowGridArea=\"30/3/31/4\" style=\"grid-area:29/4/30/5\">CS_hC000n,</div><div class=\"PType\" data-WideGridArea=\"30/3/31/4\" data-NarrowGridArea=\"31/2/32/3\" style=\"grid-area:30/3/31/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"30/4/31/5\" data-NarrowGridArea=\"31/3/32/4\" style=\"grid-area:30/4/31/5\">CS_hE000n,</div><div class=\"PType\" data-WideGridArea=\"31/3/32/4\" data-NarrowGridArea=\"32/2/33/3\" style=\"grid-area:31/3/32/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"31/4/32/5\" data-NarrowGridArea=\"32/3/33/4\" style=\"grid-area:31/4/32/5\">SND_ENABLEn,</div><div class=\"PType\" data-WideGridArea=\"32/3/33/4\" data-NarrowGridArea=\"33/2/34/3\" style=\"grid-area:32/3/33/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"32/4/33/5\" data-NarrowGridArea=\"33/3/34/4\" style=\"grid-area:32/4/33/5\">ROM_ENABLEn,</div><div class=\"PType\" data-WideGridArea=\"33/3/34/4\" data-NarrowGridArea=\"34/2/35/3\" style=\"grid-area:33/3/34/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"33/4/34/5\" data-NarrowGridArea=\"34/3/35/4\" style=\"grid-area:33/4/34/5\">RAM_CSn,</div><div class=\"PType\" data-WideGridArea=\"34/3/35/4\" data-NarrowGridArea=\"35/2/36/3\" style=\"grid-area:34/3/35/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"34/4/35/5\" data-NarrowGridArea=\"35/3/36/4\" style=\"grid-area:34/4/35/5\">RAM_OEn,</div><div class=\"PType\" data-WideGridArea=\"35/3/36/4\" data-NarrowGridArea=\"36/2/37/3\" style=\"grid-area:35/3/36/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"35/4/36/5\" data-NarrowGridArea=\"36/3/37/4\" style=\"grid-area:35/4/36/5\">CSWn,</div><div class=\"PType\" data-WideGridArea=\"36/3/37/4\" data-NarrowGridArea=\"37/2/38/3\" style=\"grid-area:36/3/37/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"36/4/37/5\" data-NarrowGridArea=\"37/3/38/4\" style=\"grid-area:36/4/37/5\">CSRn,</div><div class=\"PType\" data-WideGridArea=\"37/3/38/4\" data-NarrowGridArea=\"38/2/39/3\" style=\"grid-area:37/3/38/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"37/4/38/5\" data-NarrowGridArea=\"38/3/39/4\" style=\"grid-area:37/4/38/5\">WAITn,</div><div class=\"PType\" data-WideGridArea=\"38/3/39/4\" data-NarrowGridArea=\"39/2/40/3\" style=\"grid-area:38/3/39/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"38/4/39/5\" data-NarrowGridArea=\"39/3/40/4\" style=\"grid-area:38/4/39/5\">RESETn,</div><div class=\"PType\" data-WideGridArea=\"39/3/40/4\" data-NarrowGridArea=\"40/2/41/3\" style=\"grid-area:39/3/40/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"39/4/40/5\" data-NarrowGridArea=\"40/3/41/4\" style=\"grid-area:39/4/40/5\">RAM_MIRRORn,</div><div class=\"PType\" data-WideGridArea=\"40/3/41/4\" data-NarrowGridArea=\"41/2/42/3\" style=\"grid-area:40/3/41/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"40/4/41/5\" data-NarrowGridArea=\"41/3/42/4\" style=\"grid-area:40/4/41/5\">INTn,</div><div class=\"PType\" data-WideGridArea=\"41/3/42/4\" data-NarrowGridArea=\"42/2/43/3\" style=\"grid-area:41/3/42/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"41/4/42/5\" data-NarrowGridArea=\"42/3/43/4\" style=\"grid-area:41/4/42/5\">AS,</div><div class=\"PType\" data-WideGridArea=\"42/3/43/4\" data-NarrowGridArea=\"43/2/44/3\" style=\"grid-area:42/3/43/4\"><span class=\"SHKeyword\">output</span>&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"42/4/43/5\" data-NarrowGridArea=\"43/3/44/4\" style=\"grid-area:42/4/43/5\">AY_SND_ENABLEn</div><div class=\"PAfterParameters\" data-WideGridArea=\"42/5/43/6\" data-NarrowGridArea=\"44/1/45/5\" style=\"grid-area:42/5/43/6\">)</div></div></div></div><div class=\"TTSummary\">Colecovision Super Game Module Glue Logic</div></div>",15:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">Core has 3 registers at the addresses that follow.</div></div>",14:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype14\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> SOUND_CACHE = <span class=\"SHNumber\">8\'h51</span></div></div><div class=\"TTSummary\">Defines the address of r_snd_cache</div></div>",31:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype31\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> RAM_24K_ENABLE = <span class=\"SHNumber\">8\'h53</span></div></div><div class=\"TTSummary\">Defines the address of r_24k_ena</div></div>",32:"<div class=\"NDToolTip TRegisterAddress LSystemVerilog\"><div id=\"NDPrototype32\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">localparam</span> SWAP_BIOS_TO_RAM = <span class=\"SHNumber\">8\'h7F</span></div></div><div class=\"TTSummary\">Defines the address of r_swap_ena</div></div>",35:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype35\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [ <span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>] r_24k_ena = <span class=\"SHNumber\">0</span></div></div><div class=\"TTSummary\">register for RAM_24K_ENABLE See Also: RAM_24K_ENABLE</div></div>",36:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype36\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [ <span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>] r_swap_ena = <span class=\"SHNumber\">8\'h0F</span></div></div><div class=\"TTSummary\">register for 8K RAM/ROM swap See Also: SWAP_BIOS_TO_RAM</div></div>",37:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype37\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [ <span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>] r_snd_cache = <span class=\"SHNumber\">0</span></div></div><div class=\"TTSummary\">register for SOUND_CACHE See Also: SOUND_CACHE</div></div>",18:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype18\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> r_int_p1 = <span class=\"SHNumber\">1\'b0</span></div></div><div class=\"TTSummary\">Interrupt from player one control</div></div>",19:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype19\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> r_int_p2 = <span class=\"SHNumber\">1\'b0</span></div></div><div class=\"TTSummary\">Interrupt from player two control</div></div>",20:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype20\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> r_wait = <span class=\"SHNumber\">1\'b0</span></div></div><div class=\"TTSummary\">Wait state generated register</div></div>",21:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype21\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [ <span class=\"SHNumber\">9</span>:<span class=\"SHNumber\">0</span>] r_reset_counter = <span class=\"SHNumber\">0</span></div></div><div class=\"TTSummary\">Timed reset counter</div></div>",22:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype22\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> r_resetn = <span class=\"SHNumber\">0</span></div></div><div class=\"TTSummary\">Registered reset output, active low</div></div>",23:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype23\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [<span class=\"SHNumber\">11</span>:<span class=\"SHNumber\">0</span>] r_mono_count_p1 = <span class=\"SHNumber\">0</span></div></div><div class=\"TTSummary\">monostable circuit counters, player 1 AND</div></div>",24:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype24\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [<span class=\"SHNumber\">11</span>:<span class=\"SHNumber\">0</span>] r_mono_count_p2 = <span class=\"SHNumber\">0</span></div></div><div class=\"TTSummary\">monostable circuit counters, player 2 AND</div></div>",25:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype25\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [ <span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] r_mono_count_int_p1 = <span class=\"SHNumber\">0</span></div></div><div class=\"TTSummary\">monostable circuit counters, player 1 interrupt</div></div>",26:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype26\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> [ <span class=\"SHNumber\">5</span>:<span class=\"SHNumber\">0</span>] r_mono_count_int_p2 = <span class=\"SHNumber\">0</span></div></div><div class=\"TTSummary\">monostable circuit counters, player 2 interrupt</div></div>",27:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype27\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> r_mono_p1 = <span class=\"SHNumber\">1\'b0</span></div></div><div class=\"TTSummary\">Feedback from IRQ to controller 1 register</div></div>",28:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype28\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> r_mono_p2 = <span class=\"SHNumber\">1\'b0</span></div></div><div class=\"TTSummary\">Feedback from IRQ to controller 2 register</div></div>",29:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype29\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> r_ctrl_fire = <span class=\"SHNumber\">1\'b1</span></div></div><div class=\"TTSummary\">NAND Feedback Flip Flop FIRE select.</div></div>",30:"<div class=\"NDToolTip TVariable LSystemVerilog\"><div id=\"NDPrototype30\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">reg</span> r_ctrl_arm = <span class=\"SHNumber\">1\'b0</span></div></div><div class=\"TTSummary\">NAND Feedback Flip Flop ARM select.</div></div>",16:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">How signals are created</div></div>",17:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype17\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_ram_csn = (</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_y0_seln |&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">r_swap_ena[<span class=\"SHNumber\">1</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">) &amp; (s_ram2_csn | ~r_24k_ena[<span class=\"SHNumber\">0</span>]) &amp; (s_ram1_csn | ~r_24k_ena[<span class=\"SHNumber\">0</span>]) &amp; s_ram0_csn</div></div></div></div><div class=\"TTSummary\">RAM Chip select when address is requested (active low).</div></div>",34:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype34\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> RAM_OEn = RDn | s_ram_csn</div></div><div class=\"TTSummary\">RAM Output enable when read is requested (active low).</div></div>",38:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype38\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> RAM_CSn = s_ram_csn</div></div><div class=\"TTSummary\">RAM Chip Select output assignment.</div></div>",39:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype39\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> RAM_MIRRORn = (</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">r_24k_ena[<span class=\"SHNumber\">0</span>] |&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">r_swap_ena[<span class=\"SHNumber\">1</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">RAM Mirror enable. Output to AND gates that block address lines (active low)</div></div>",40:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype40\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> ROM_ENABLEn = (</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_y0_seln |&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">r_swap_ena[<span class=\"SHNumber\">1</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">ROM enable (active low).</div></div>",41:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">How address decoder is created.</div></div>",42:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype42\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_enable_u5 = (</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">RFSHn &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">MREQn</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">Enable the the decoder, duplicates U5 functionality from colecovision.&nbsp; always 1, RFSH is a double inversion on coleco (inverter + 138 internal)</div></div>",43:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype43\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_y0_seln = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u5 &amp; ~A[<span class=\"SHNumber\">15</span>] &amp; ~</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">14</span>] &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\">A[<span class=\"SHNumber\">13</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Address h0000, ROM/RAM</div></div>",44:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype44\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_ram2_csn = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u5 &amp; ~A[<span class=\"SHNumber\">15</span>] &amp; ~</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">14</span>] &amp;&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">A[<span class=\"SHNumber\">13</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">Address h2000, RAM</div></div>",45:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype45\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_ram1_csn = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u5 &amp; ~A[<span class=\"SHNumber\">15</span>] &amp;&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">14</span>] &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\">A[<span class=\"SHNumber\">13</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Address h4000, RAM</div></div>",46:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype46\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_ram0_csn = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u5 &amp; ~A[<span class=\"SHNumber\">15</span>] &amp;&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">14</span>] &amp;&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">A[<span class=\"SHNumber\">13</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">Address h6000, RAM</div></div>",47:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype47\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> CS_h8000n = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u5 &amp; A[<span class=\"SHNumber\">15</span>] &amp; ~</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">14</span>] &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\">A[<span class=\"SHNumber\">13</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Address h8000, Game ROM bank select.</div></div>",48:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype48\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> CS_hA000n = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u5 &amp; A[<span class=\"SHNumber\">15</span>] &amp; ~</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">14</span>] &amp;&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">A[<span class=\"SHNumber\">13</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">Address hA000, Game ROM bank select.</div></div>",49:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype49\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> CS_hC000n = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u5 &amp; A[<span class=\"SHNumber\">15</span>] &amp;&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">14</span>] &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\">A[<span class=\"SHNumber\">13</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Address hC000, Game ROM bank select.</div></div>",50:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype50\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> CS_hE000n = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u5 &amp; A[<span class=\"SHNumber\">15</span>] &amp;&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">14</span>] &amp;&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">A[<span class=\"SHNumber\">13</span>]</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">Address hE000, Game ROM bank select.</div></div>",51:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">How address decoder is created</div></div>",52:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div class=\"TTSummary\">Enable the the decoder, duplicates U6 functionality from colecovision.</div></div>",53:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype53\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_ctrl_en_2n = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u6 &amp; ~A[<span class=\"SHNumber\">6</span>] &amp; ~</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">5</span>] &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\">WRn</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">h80 PORT IO for controller Fire Select</div></div>",54:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype54\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> CSWn = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u6 &amp; ~A[<span class=\"SHNumber\">6</span>] &amp;&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">5</span>] &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\">WRn</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">hBE PORT IO for VDP write</div></div>",55:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype55\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> CSRn = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u6 &amp; ~A[<span class=\"SHNumber\">6</span>] &amp;&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">5</span>] &amp;&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">WRn</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">hBF PORT IO for VDP read</div></div>",56:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype56\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_ctrl_en_1n = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u6 &amp; A[<span class=\"SHNumber\">6</span>] &amp; ~</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">5</span>] &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\">WRn</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">hC0 PORT IO for controller ARM select</div></div>",57:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype57\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> SND_ENABLEn = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u6 &amp; A[<span class=\"SHNumber\">6</span>] &amp;&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">5</span>] &amp;&nbsp;</div><div class=\"PSymbols\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">~</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\">WRn</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">hFF PORT IO for sound enable.</div></div>",58:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype58\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_ctrl_readn = ~(</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">s_enable_u6 &amp; A[<span class=\"SHNumber\">6</span>] &amp;&nbsp;</div><div class=\"PType\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">A[<span class=\"SHNumber\">5</span>] &amp;&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">WRn</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">hFC/FF PORT IO for controller read</div></div>",85:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">How address decoder is created for Super Game Module</div></div>",60:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype60\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> AS = (</div><div class=\"PName InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">A[<span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">0</span>]</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">= <span class=\"SHNumber\">8\'h50</span> &amp; ~IORQn &amp; ~WRn ? <span class=\"SHNumber\">1\'b0</span> : <span class=\"SHNumber\">1\'b1</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">h50 is the address select, when selected its in data mode</div></div>",61:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype61\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"5\" data-NarrowColumnCount=\"4\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/5\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> AY_SND_ENABLEn = (</div><div class=\"PName InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">A[<span class=\"SHNumber\">7</span>:<span class=\"SHNumber\">1</span>]</div><div class=\"PDefaultValueSeparator\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">&nbsp=&nbsp;</div><div class=\"PDefaultValue InLastParameterColumn\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">= <span class=\"SHNumber\">7\'b0101000</span> &amp; ~IORQn &amp; ~WRn ? <span class=\"SHNumber\">1\'b0</span> : <span class=\"SHNumber\">1\'b1</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"3/1/4/5\" style=\"grid-area:1/5/2/6\">)</div></div></div></div><div class=\"TTSummary\">match both h50 and h51 by ignoring bit 0. Enable AY sound chip.</div></div>",62:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div class=\"TTSummary\">read cached register from previous write (AY emulation).</div></div>",63:"<div class=\"NDToolTip TGroup LSystemVerilog\"><div class=\"TTSummary\">How to read controller inputs for player 1 and 2, works with roller and standard gamepads.</div></div>",64:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype64\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> CP5_ARM = r_ctrl_arm</div></div><div class=\"TTSummary\">Activate ARM porition of controllers.</div></div>",65:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype65\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\"><span class=\"SHKeyword\">assign</span> CP8_FIRE = r_ctrl_fire</div></div><div class=\"TTSummary\">Activate FIRE porition of controllers.</div></div>",66:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype66\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">0</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; ~A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C1P1</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit zero for P1</div></div>",67:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype67\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">1</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; ~A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C1P4</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit one for P1</div></div>",68:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype68\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">2</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; ~A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C1P2</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit two for P1</div></div>",69:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype69\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">3</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; ~A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C1P3</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit three for P1</div></div>",70:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype70\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">4</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; ~A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">r_mono_p1</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit one for P1</div></div>",71:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype71\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">5</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; ~A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C1P7</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit five for P1</div></div>",72:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype72\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">6</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; ~A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C1P6</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit six for P1</div></div>",73:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype73\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">7</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; ~A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">s_int_p1</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit seven for P1</div></div>",74:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype74\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_int_p1 = ~(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">r_mono_p1 &amp;&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C1P9</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">generate interrupt for player one</div></div>",33:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype33\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">0</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C2P1</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit zero for P2</div></div>",59:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype59\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">1</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C2P4</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit one for P2</div></div>",87:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype87\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">2</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C2P2</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit two for P2</div></div>",88:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype88\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">3</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C2P3</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit three for P2</div></div>",89:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype89\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">4</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">r_mono_p2</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit four for P2</div></div>",90:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype90\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">5</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C2P7</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit five for P2</div></div>",91:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype91\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">6</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C2P6</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit six for P2</div></div>",92:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype92\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection PascalStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"6\" data-NarrowColumnCount=\"5\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/6\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> D[<span class=\"SHNumber\">7</span>] = (</div><div class=\"PModifierQualifier InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">~s_ctrl_readn &amp; A[<span class=\"SHNumber\">1</span>] ?&nbsp;</div><div class=\"PName\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">s_int_p2</div><div class=\"PTypeNameSeparator\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"2/3/3/4\" style=\"grid-area:1/4/2/5\">:&nbsp;</div><div class=\"PType InLastParameterColumn\" data-WideGridArea=\"1/5/2/6\" data-NarrowGridArea=\"2/4/3/5\" style=\"grid-area:1/5/2/6\"><span class=\"SHNumber\">1\'bz</span></div><div class=\"PAfterParameters\" data-WideGridArea=\"1/6/2/7\" data-NarrowGridArea=\"3/1/4/6\" style=\"grid-area:1/6/2/7\">)</div></div></div></div><div class=\"TTSummary\">Data bit seven for P2</div></div>",83:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype83\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> s_int_p2 = ~(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">r_mono_p2 &amp;&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">C2P9</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">generate interrupt for player one</div></div>",84:"<div class=\"NDToolTip TAssignment LSystemVerilog\"><div id=\"NDPrototype84\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><div class=\"PParameterCells\" data-WideColumnCount=\"4\" data-NarrowColumnCount=\"3\"><div class=\"PBeforeParameters\" data-WideGridArea=\"1/1/2/2\" data-NarrowGridArea=\"1/1/2/4\" style=\"grid-area:1/1/2/2\"><span class=\"SHKeyword\">assign</span> INTn = ~(</div><div class=\"PType InFirstParameterColumn\" data-WideGridArea=\"1/2/2/3\" data-NarrowGridArea=\"2/1/3/2\" style=\"grid-area:1/2/2/3\">r_int_p1 |&nbsp;</div><div class=\"PName InLastParameterColumn\" data-WideGridArea=\"1/3/2/4\" data-NarrowGridArea=\"2/2/3/3\" style=\"grid-area:1/3/2/4\">r_int_p2</div><div class=\"PAfterParameters\" data-WideGridArea=\"1/4/2/5\" data-NarrowGridArea=\"3/1/4/4\" style=\"grid-area:1/4/2/5\">)</div></div></div></div><div class=\"TTSummary\">INTn is generated by monostable circuit based on NAND outputs.</div></div>"});