<HTML>
		<HEAD>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<meta name="Copyright" content="Copyright 2001 Apple Computer, Inc. All Rights Reserved.">
        <title>Microprocessor and Cache </title>
		</HEAD>
	<BODY bgcolor="#ffffff">
<!-- start of header -->
<!--#include virtual="/includes/framesetheader" -->
<!-- end of header -->

<!-- start of path -->
<table cellspacing=0 border=0 width=600 valign="left">
<tr>
<td scope="row"><font face="Geneva,Helvetica,Arial" size="1"><b>PATH<spacer type="horizontal" size="5">&nbsp;</b><a href="../../../../../index.html" target="_top">Documentation</a> <b>></b> <a href="../../../../hardware.html" target="_top">Hardware</a></font></td>
</tr>
</table><br>
<!-- end of path -->



	<BODY bgcolor="#ffffff">
<a href="Block_Diagram_and_Buses.html" target="_right"><img src="../images/previous.gif" border="0"></a><a href="Memory_and___Controller.html" target="_right"><img src="../images/next.gif" border="0"></a>&nbsp;<br>

<!-- apple_doc: pageHeadingStart --><a name = "TPXREF104"></a><h2><font face="Lucida Grande,Helvetica,Arial">Microprocessor and Cache </font></h2><!-- apple_doc: pageHeadingEnd -->

<p>The microprocessor communicates with the rest of the system
by way of a 64-bit 60x bus to the Pangea IC. The bus speed is 100
Mz on the 600-MHz models and 66 MHz on the 500-MHz model. </p>
<br><a name = "BCIBJAIF"></a><h3><font face="Lucida Grande,Helvetica,Arial">G3 Microprocessor</font></h3>
<p>The microprocessor used in the iBook is a PowerPC 750CX microprocessor,
which is a type of G3 microprocessor. It has several features that
contribute to superior performance, including: </p>
<ul><li>on-chip level
1 (L1) caches, 32 KB each for instruction cache and data cache</font></li>
<li>an on-chip level 2 (L2) cache consisting of 256 KB with a
clock speed ratio of 1:1 </font></li>
<li>a microprocessor core optimized for Mac OS applications</font></li></ul>
<p>The PowerPC 750CX microprocessor in the iBook normally runs
at a clock speed of 500 or 600 MHz. The PowerStep feature allows
the user to slow the clock speed down to 400 MHz. See  <a sector="mod" href="../1_Introduction/iPowerStep.html" target="_top">"PowerStep"</a>. </p>
<br><a name = "BCIIHIGH"></a><h3><font face="Lucida Grande,Helvetica,Arial">Level 2 Cache</font></h3>
<p>The data storage for the L2 cache consists of 256 KB of fast
static RAM that is built into the microprocessor chip along with
the cache controller. The built-in L2 cache runs at the same clock
speed as the microprocessor.</p>

<br>
    <br><a href="Block_Diagram_and_Buses.html" target="_right"><img src="../images/previous.gif" border="0"></a><a href="Memory_and___Controller.html" target="_right"><img src="../images/next.gif" border="0"></a>&nbsp;
<br><br><p><hr><font face="Geneva,Helvetica,Arial" size="2">&#169; 2001 Apple Computer, Inc. (Last Updated October 15, 2001)</font></p><!-- start of footer -->
<!--#include virtual="/includes/framesetfooter-front" -->
<!-- end of footer -->
</body>
</html>
