/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [8:0] _00_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 9'h000;
    else _00_ <= { in_data[64:58], celloutsig_0_19z, celloutsig_0_20z };
  assign out_data[8:0] = _00_;
  assign celloutsig_0_0z = ! in_data[61:53];
  assign celloutsig_0_8z = ! in_data[57:47];
  assign celloutsig_0_9z = ! { celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_5z };
  assign celloutsig_0_14z = ! { celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_0_1z = ! in_data[25:20];
  assign celloutsig_0_17z = ! { celloutsig_0_14z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_0z };
  assign celloutsig_0_18z = ! { celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_10z };
  assign celloutsig_0_20z = ! in_data[21:13];
  assign celloutsig_0_24z = ! { celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_8z };
  assign celloutsig_0_3z = ! { in_data[49:43], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = ! in_data[156:152];
  assign celloutsig_1_5z = ! { in_data[127:118], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_4z = ! { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_8z = ! { celloutsig_1_7z, celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_5z = ~^ { celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = ~^ in_data[113:108];
  assign celloutsig_1_19z = ~^ { celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_18z, celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_6z = ~^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_7z = ~^ in_data[87:74];
  assign celloutsig_0_10z = ~^ { celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_11z = ~^ { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_12z = ~^ { celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_13z = ~^ { celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_16z = ~^ { celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_19z = ~^ { celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_12z };
  assign celloutsig_0_22z = ~^ { in_data[72], celloutsig_0_16z, celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_2z = ~^ { in_data[59:56], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_27z = ~^ { celloutsig_0_22z, celloutsig_0_24z, celloutsig_0_12z, celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_17z };
  assign celloutsig_1_4z = ~^ in_data[179:153];
  assign celloutsig_1_6z = ~^ { celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_4z };
  assign celloutsig_1_14z = ~((celloutsig_1_4z & celloutsig_1_6z) | celloutsig_1_2z);
  assign celloutsig_1_15z = ~((celloutsig_1_4z & celloutsig_1_0z) | celloutsig_1_9z);
  assign celloutsig_1_0z = ~((in_data[165] & in_data[180]) | in_data[97]);
  assign celloutsig_1_1z = ~((celloutsig_1_0z & in_data[112]) | in_data[136]);
  assign celloutsig_1_3z = ~((celloutsig_1_2z & celloutsig_1_2z) | celloutsig_1_2z);
  assign celloutsig_1_7z = ~((in_data[185] & celloutsig_1_4z) | celloutsig_1_6z);
  assign celloutsig_1_9z = ~((celloutsig_1_8z & celloutsig_1_7z) | celloutsig_1_5z);
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_27z };
endmodule
