{
  "columns":
  ["", "Pipelined", "II", "Speculated iterations", "Details"]
  , "children":
  [
    {
      "name":"Component: streamer"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
            , "line":147
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Reference Manual : Component"
              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"streamer.B1.start"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"Component invocation"
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Stream Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"147"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Write Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"149"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h"
                      , "line":"121"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h"
                      , "line":"74"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h"
                      , "line":"62"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Write Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"150"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h"
                      , "line":"121"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h"
                      , "line":"74"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h"
                      , "line":"62"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Read Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"151"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h"
                      , "line":"129"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h"
                      , "line":"81"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h"
                      , "line":"67"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Read Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"152"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h"
                      , "line":"129"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h"
                      , "line":"81"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h"
                      , "line":"67"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"154"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Reference Manual : Loops in Components"
                  , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Task: windowing"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
            , "line":125
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: windowing.B1.start"
        }
        , {
          "type":"text"
          , "text":"Use the %L report to view more details"
          , "links":
          [
            {
              "view":"Fmax II Report"
            }
          ]
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Reference Manual : Component"
              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"windowing.B1.start"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"Component invocation"
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Stream Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"125"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Read Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"128"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h"
                      , "line":"845"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Write Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"134"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h"
                      , "line":"121"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h"
                      , "line":"74"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h"
                      , "line":"62"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Read Operation (%L > %L > %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"135"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h"
                      , "line":"129"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task.h"
                      , "line":"81"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_task_FPGA.h"
                      , "line":"67"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Write Operation (%L > %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"130"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h"
                      , "line":"725"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"137"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"141"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Reference Manual : Loops in Components"
                  , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Task: projection"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
            , "line":48
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Reference Manual : Component"
              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"projection.B1.start"
          , "data":
          ["Yes", "~1", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"Component invocation"
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":" "
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Stream Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"48"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Read Operation (%L > %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"51"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h"
                      , "line":"591"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Write Operation (%L > %L, %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"54"
                    }
                    , {
                      "filename":"C:/intelFPGA_pro\\22.3\\hls\\include\\HLS\\internal\\_stream.h"
                      , "line":"853"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"66"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"69"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Reference Manual : Loops in Components"
                  , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
    , {
      "name":"Task: aggregation"
      , "data":
      ["", "", ""]
      , "debug":
      [
        [
          {
            "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
            , "line":71
          }
        ]
      ]
      , "details":
      [
        {
          "type":"brief"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Task function"
        }
        , {
          "type":"text"
          , "text":"Fmax bottlenck block: None"
        }
        , {
          "type":"text"
          , "text":"See %L for more information"
          , "links":
          [
            {
              "guide":"Reference Manual : Component"
              , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462820640727"
            }
          ]
        }
      ]
      , "children":
      [
        {
          "name":"aggregation.B1.start"
          , "data":
          ["Yes", "~25", "n/a"]
          , "debug":
          [
            [
              {
                "filename":"Component invocation"
                , "line":0
              }
            ]
          ]
          , "details":
          [
            {
              "type":"brief"
              , "text":"Data dependency"
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"sum (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"78"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Most critical loop feedback path during scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"21.00 clock cycles 32-bit Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"85"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"21.00 clock cycles 32-bit Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"82"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle 32-bit Select Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"113"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle llvm.fpga.case Operation (%L, %L, %L, %L, %L, %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"82"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"86"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"90"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"96"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"102"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"71"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"78"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle llvm.fpga.case Operation (%L, %L, %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"103"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"71"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"78"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle 32-bit Select Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"113"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle 32-bit Select Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle 32-bit Select Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Compiler failed to schedule this loop with smaller II due to data dependency on variable(s):"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"count (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"78"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Most critical loop feedback path during scheduling:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"21.00 clock cycles 32-bit Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"85"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"21.00 clock cycles 32-bit Floating-point Add Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"82"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle 32-bit Select Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"113"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle llvm.fpga.case Operation (%L, %L, %L, %L, %L, %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"82"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"86"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"90"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"96"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"102"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"71"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"78"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle llvm.fpga.case Operation (%L, %L, %L > %L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"85"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"103"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main/main.cpp"
                      , "line":"71"
                    }
                    , {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"78"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle 32-bit Select Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"113"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle 32-bit Select Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"1.00 clock cycle 32-bit Select Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"Unknown location"
                      , "line":"0"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"II is an approximation due to the following stallable instructions:"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Stream Read Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"71"
                    }
                  ]
                }
                , {
                  "type":"text"
                  , "text":"Stream Write Operation (%L)"
                  , "links":
                  [
                    {
                      "filename":"D:\\project\\ip\\hls\\main\\main.cpp"
                      , "line":"122"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"Maximum concurrent iterations: Capacity of loop"
              , "details":
              [
                {
                  "type":"text"
                  , "text":"Use the %L viewer to estimate capacity"
                  , "links":
                  [
                    {
                      "view":"Fmax II Report"
                    }
                  ]
                }
              ]
            }
            , {
              "type":"text"
              , "text":"See %L for more information"
              , "links":
              [
                {
                  "guide":"Reference Manual : Loops in Components"
                  , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html#ewa1462826976357"
                }
              ]
            }
          ]
          , "children":
          [
          ]
        }
      ]
    }
  ]
}
