Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Apr 17 00:01:41 2018
| Host             : PONIAK running 64-bit major release  (build 9200)
| Command          : report_power -file v_axis_gen_power_routed.rpt -pb v_axis_gen_power_summary_routed.pb -rpx v_axis_gen_power_routed.rpx
| Design           : v_axis_gen
| Device           : xc7a35ticsg324-1L
| Design State     : routed
| Grade            : industrial
| Process          : typical
| Characterization : Preliminary
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.175        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.116        |
| Device Static (W)        | 0.059        |
| Effective TJA (C/W)      | 4.8          |
| Max Ambient (C)          | 99.2         |
| Junction Temperature (C) | 25.8         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |    <0.001 |        8 |       --- |             --- |
| Slice Logic    |    <0.001 |     1053 |       --- |             --- |
|   LUT as Logic |    <0.001 |      430 |     20800 |            2.07 |
|   CARRY4       |    <0.001 |       89 |      8150 |            1.09 |
|   Register     |    <0.001 |      371 |     41600 |            0.89 |
|   Others       |     0.000 |       33 |       --- |             --- |
| Signals        |    <0.001 |      638 |       --- |             --- |
| Block RAM      |    <0.001 |        1 |        50 |            2.00 |
| MMCM           |     0.115 |        1 |         5 |           20.00 |
| I/O            |    <0.001 |       15 |       210 |            7.14 |
| Static Power   |     0.059 |          |           |                 |
| Total          |     0.175 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       0.950 |     0.008 |       0.002 |      0.006 |
| Vccaux    |       1.800 |     0.075 |       0.064 |      0.011 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       0.950 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.018 |       0.000 |      0.018 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | Medium     | Device models are not Production               | Device models may change and in turn slightly affect accuracy                                              |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------+--------------------------------------+-----------------+
| Clock                | Domain                               | Constraint (ns) |
+----------------------+--------------------------------------+-----------------+
| CLK_I                | CLK_I                                |            10.0 |
| clk_out1_clk_wiz_0   | clk_wiz_0_i1/inst/clk_out1_clk_wiz_0 |            39.7 |
| clk_out1_clk_wiz_0_1 | clk_wiz_0_i1/inst/clk_out1_clk_wiz_0 |            39.7 |
| clkfbout_clk_wiz_0   | clk_wiz_0_i1/inst/clkfbout_clk_wiz_0 |            40.0 |
| clkfbout_clk_wiz_0_1 | clk_wiz_0_i1/inst/clkfbout_clk_wiz_0 |            40.0 |
| sys_clk_pin          | CLK_I                                |            10.0 |
+----------------------+--------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------+-----------+
| Name                                          | Power (W) |
+-----------------------------------------------+-----------+
| v_axis_gen                                    |     0.116 |
|   axisviout2vga_i1                            |    <0.001 |
|   clk_wiz_0_i1                                |     0.115 |
|     inst                                      |     0.115 |
|   resetgen_i1                                 |    <0.001 |
|   test_pattern_gen_i1                         |    <0.001 |
|   v_axi4s_vid_out_0_i1                        |    <0.001 |
|     inst                                      |    <0.001 |
|       COUPLER_INST                            |    <0.001 |
|         generate_sync_fifo.FIFO_INST          |    <0.001 |
|           XPM_FIFO_SYNC_INST                  |    <0.001 |
|             xpm_fifo_base_inst                |    <0.001 |
|               gen_fwft.rdpp1_inst             |    <0.001 |
|               gen_sdpram.xpm_memory_base_inst |    <0.001 |
|               rdp_inst                        |    <0.001 |
|               rdpp1_inst                      |    <0.001 |
|               rst_d1_inst                     |    <0.001 |
|               wrp_inst                        |    <0.001 |
|               wrpp1_inst                      |    <0.001 |
|               xpm_fifo_rst_inst               |    <0.001 |
|       FORMATTER_INST                          |    <0.001 |
|       SYNC_INST                               |    <0.001 |
|   v_tc_0_i1                                   |    <0.001 |
|     U0                                        |    <0.001 |
|       U_TC_TOP                                |    <0.001 |
|         GEN_GENERATOR.U_TC_GEN                |    <0.001 |
|       U_VIDEO_CTRL                            |     0.000 |
+-----------------------------------------------+-----------+


