#!tvf
tvf::VERBATIM {
//
//  Rule file generated on Wed Nov 30 18:10:01 BRST 2016
//     by Calibre Interactive - LVS (v2011.3_29.20)
//
//      *** PLEASE DO NOT MODIFY THIS FILE ***
//
//


// +++ CUSTOMIZATION SETTINGS START +++ 

#undefine NOERC1_TO_NOERC12
#define ERC13_AND_ERC14 
#undefine FILTER_ERC
#define ERC15 
#define NWELL_BIASING 
#define PWELL_BIASING 
#undefine SOFT_ERROR
#undefine ANALOG
#undefine LVS_DONOTCOMPARE_ESU_EDU
#define LVS_DDNWPW_PARAMS 
#define LVSEXTNCRSD 
#undefine COMPARE_NFING
#define SWI_PORT_DEPTH PRIMARY
#define SWI_TEXT_DEPTH PRIMARY
#undefine LVSNOEXT_EXTHVI
#define INTERACTIVE 
#undefine LVSNOFILTERUNUSEDDEVICE
VARIABLE SWI_TOLER_NON_SALICIDED_MOS_EDU 1
VARIABLE SWI_TOLER_NON_SALICIDED_MOS_ESU 1
VARIABLE SWI_TOLER_BIP_AE 1
VARIABLE SWI_TOLER_BIP_PE 1
VARIABLE SWI_TOLER_MOS_OXIDE_CAP_CAREA 1
VARIABLE SWI_TOLER_MOS_OXIDE_CAP_CPERI 1
VARIABLE SWI_TOLER_ELEM_PLATE_MET_CAP_CAREA 1
VARIABLE SWI_TOLER_ELEM_PLATE_MET_CAP_CPERI 1
VARIABLE SWI_TOLER_STK_STRIP_MET_CAP_CAREA 1
VARIABLE SWI_TOLER_STK_STRIP_MET_CAP_CPERI 1
VARIABLE SWI_TOLER_ELEM_FRINGE_MET_CAP_L 1
VARIABLE SWI_TOLER_ELEM_FRINGE_MET_CAP_FS 1
VARIABLE SWI_TOLER_STK_FRINGE_MET_CAP_L 1
VARIABLE SWI_TOLER_DRAM_CAP_CAREA 1
VARIABLE SWI_TOLER_DRAM_CAP_CPERI 1
VARIABLE SWI_TOLER_TESTPOINTS_AREA 1
VARIABLE SWI_TOLER_TESTPOINTS_PERI 1
#undefine ELECT
#undefine SENSE
VARIABLE SWI_TOLER_DIO_A 1
VARIABLE SWI_TOLER_DIO_P 1
VARIABLE SWI_TOLER_GATED_DIO_W 0
VARIABLE SWI_TOLER_GATED_DIO_L 0
VARIABLE SWI_TOLER_MOS_W 1
VARIABLE SWI_TOLER_MOS_L 0
VARIABLE SWI_TOLER_RES_W 0
VARIABLE SWI_TOLER_RES_L 0
#undefine LVSEXTASADPSPDPAR
#undefine LVSEXTSTIPAR
#undefine LVSEXTPARADIODE
#define LVSEXTPROBE 
#define LVSEXTNGCONPARAM 
#undefine LVSEXTWPEPARAMS
#undefine LVSEXTNRDNRSPARAM
#undefine LVSEXTNUMCOPOCOPARAM
#undefine LVSEXTSPOPARAM
#undefine LVSEXTSERIESMOSRES
#undefine LVSNOEXTDEVONUNDEFBULK
#undefine LVSEXTALLGATE
#undefine LVSNOACCURATE
#undefine LVSNOEXTDDNWPW
VARIABLE SWI_TOLER_CAP_A 1
VARIABLE SWI_TOLER_CAP_P 1
VARIABLE SWI_TOLER_CAP_C 1
VARIABLE SWI_TOLER_RES_R 1
VARIABLE SWI_TOLER_RES_MET_R 6
#define ALLIANCE 
#undefine ALLOW_SWAPPABILITY_FOR_MIM
#define PDBA 
#undefine FIXWPE
VARIABLE SWI_TOLER_IND_WD 0.3
VARIABLE SWI_TOLER_IND_L 4
VARIABLE SWI_TOLER_IND_LS 5
VARIABLE SWI_TOLER_MOSRF_W 1
VARIABLE SWI_TOLER_MOSRF_L 0
VARIABLE SWI_TOLER_VAR 0.1
VARIABLE SWI_TOLER_VAR_C 5

// +++ CUSTOMIZATION SETTINGS END +++ 

LAYOUT PATH  "Complex_f2.calibre.db"
LAYOUT PRIMARY "Complex_f2"
LAYOUT SYSTEM GDSII

SOURCE PATH "/home/micro2/lab3/lvsRunDir/Complex_f2.src.net"
SOURCE PRIMARY "Complex_f2"
SOURCE SYSTEM SPICE

MASK SVDB DIRECTORY "svdb" QUERY

LVS REPORT "Complex_f2.lvs.report"

LVS REPORT OPTION A B C D
LVS REPORT MAXIMUM 50
LVS POWER NAME
	"VDD"
	"vdd"
	"vdd!"
	"vdd;"
	"VDDS"
	"vdds"
	"vdds!"
	"vdds;"

LVS GROUND NAME
	"GND"
	"gnd"
	"gnd!"
	"gnd;"
	"GNDS"
	"gnds"
	"gnds!"
	"gnds;"


LVS RECOGNIZE GATES NONE


LVS ABORT ON SOFTCHK YES
LVS ABORT ON SUPPLY ERROR YES
LVS IGNORE PORTS NO
LVS SHOW SEED PROMOTIONS NO
LVS SHOW SEED PROMOTIONS MAXIMUM 50

LVS ISOLATE SHORTS NO


VIRTUAL CONNECT COLON NO
VIRTUAL CONNECT REPORT NO
LVS EXECUTE ERC YES
ERC RESULTS DATABASE "Complex_f2.erc.results"
ERC SUMMARY REPORT "Complex_f2.erc.summary" REPLACE 
ERC MAXIMUM RESULTS 1000
ERC MAXIMUM VERTEX 4096

DRC ICSTATION YES

}

source "/soft64/design-kits/stm/65nm-cmos065_536/DK_cmos065lpgp_7m4x0y2z_2V51V8@5.3.6/DATA/LVS/calibrelvs_cgi"

