Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date              : Mon Jun  9 21:02:44 2025
| Host              : LAPTOP-9STD3LQH running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file vending_timing_summary_routed.rpt -pb vending_timing_summary_routed.pb -rpx vending_timing_summary_routed.rpx -warn_on_violation
| Design            : vending
| Device            : xcku5p-ffvb676
| Speed File        : -2  PRODUCTION 1.29 05-01-2022
| Design State      : Routed
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     2           
TIMING-20  Warning           Non-clocked latch               6           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (14)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (14)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: coin[0] (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: coin[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   14          inf        0.000                      0                   14           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 result_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            product[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.406ns  (logic 2.406ns (70.643%)  route 1.000ns (29.357%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y233        LDCE                         0.000     0.000 r  result_reg[0]/G
    SLICE_X42Y233        LDCE (EnToQ_FFF_SLICEM_G_Q)
                                                      0.120     0.120 r  result_reg[0]/Q
                         net (fo=1, routed)           1.000     1.120    product_OBUF[0]
    C14                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.286     3.406 r  product_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.406    product[0]
    C14                                                               r  product[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hold_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            change[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.095ns  (logic 2.425ns (78.349%)  route 0.670ns (21.651%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y232        LDCE                         0.000     0.000 r  hold_reg[1]/G
    SLICE_X42Y232        LDCE (EnToQ_EFF2_SLICEM_G_Q)
                                                      0.123     0.123 r  hold_reg[1]/Q
                         net (fo=1, routed)           0.670     0.793    change_OBUF[1]
    B12                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.302     3.095 r  change_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.095    change[1]
    B12                                                               r  change[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 hold_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            change[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.090ns  (logic 2.418ns (78.250%)  route 0.672ns (21.750%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y232        LDCE                         0.000     0.000 r  hold_reg[0]/G
    SLICE_X42Y232        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.120     0.120 r  hold_reg[0]/Q
                         net (fo=1, routed)           0.672     0.792    change_OBUF[0]
    C12                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.298     3.090 r  change_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.090    change[0]
    C12                                                               r  change[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 result_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            product[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.009ns  (logic 2.415ns (80.261%)  route 0.594ns (19.739%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y233        LDCE                         0.000     0.000 r  result_reg[1]/G
    SLICE_X42Y233        LDCE (EnToQ_FFF2_SLICEM_G_Q)
                                                      0.123     0.123 r  result_reg[1]/Q
                         net (fo=1, routed)           0.594     0.717    product_OBUF[1]
    C13                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.292     3.009 r  product_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.009    product[1]
    C13                                                               r  product[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coin[1]
                            (input port)
  Destination:            next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.078ns  (logic 1.122ns (53.982%)  route 0.956ns (46.018%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  coin[1] (IN)
                         net (fo=0)                   0.000     0.000    coin_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  coin_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    coin_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  coin_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.634     1.640    coin_IBUF[1]
    SLICE_X42Y233        LUT5 (Prop_B5LUT_SLICEM_I2_O)
                                                      0.116     1.756 r  next_reg[0]_i_1/O
                         net (fo=1, routed)           0.322     2.078    next_reg[0]_i_1_n_0
    SLICE_X42Y233        LDCE                                         r  next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coin[1]
                            (input port)
  Destination:            hold_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.000ns  (logic 1.072ns (53.581%)  route 0.929ns (46.419%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  coin[1] (IN)
                         net (fo=0)                   0.000     0.000    coin_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  coin_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    coin_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  coin_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.638     1.643    coin_IBUF[1]
    SLICE_X42Y233        LUT4 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     1.709 r  hold_reg[0]_i_1/O
                         net (fo=1, routed)           0.291     2.000    hold_reg[0]_i_1_n_0
    SLICE_X42Y232        LDCE                                         r  hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coin[1]
                            (input port)
  Destination:            next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.983ns  (logic 1.074ns (54.141%)  route 0.910ns (45.859%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  coin[1] (IN)
                         net (fo=0)                   0.000     0.000    coin_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  coin_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    coin_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  coin_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.639     1.644    coin_IBUF[1]
    SLICE_X42Y233        LUT5 (Prop_C5LUT_SLICEM_I4_O)
                                                      0.068     1.712 r  next_reg[1]_i_1/O
                         net (fo=1, routed)           0.271     1.983    next_reg[1]_i_1_n_0
    SLICE_X42Y233        LDCE                                         r  next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coin[1]
                            (input port)
  Destination:            result_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.963ns  (logic 1.106ns (56.329%)  route 0.857ns (43.671%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  coin[1] (IN)
                         net (fo=0)                   0.000     0.000    coin_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  coin_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    coin_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  coin_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.634     1.640    coin_IBUF[1]
    SLICE_X42Y233        LUT4 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.100     1.740 r  result_reg[1]_i_1/O
                         net (fo=1, routed)           0.223     1.963    result_reg[1]_i_1_n_0
    SLICE_X42Y233        LDCE                                         r  result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coin[1]
                            (input port)
  Destination:            result_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.897ns  (logic 1.057ns (55.699%)  route 0.841ns (44.301%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  coin[1] (IN)
                         net (fo=0)                   0.000     0.000    coin_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 r  coin_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    coin_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 r  coin_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.639     1.644    coin_IBUF[1]
    SLICE_X42Y233        LUT5 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     1.695 r  result_reg[0]_i_1/O
                         net (fo=1, routed)           0.202     1.897    result_reg[0]_i_1_n_0
    SLICE_X42Y233        LDCE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 coin[1]
                            (input port)
  Destination:            hold_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.862ns  (logic 1.057ns (56.746%)  route 0.806ns (43.254%))
  Logic Levels:           3  (IBUFCTRL=1 INBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 f  coin[1] (IN)
                         net (fo=0)                   0.000     0.000    coin_IBUF[1]_inst/I
    A14                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.006     1.006 f  coin_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.006    coin_IBUF[1]_inst/OUT
    A14                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.006 f  coin_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=7, routed)           0.638     1.643    coin_IBUF[1]
    SLICE_X42Y233        LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     1.694 r  hold_reg[1]_i_1/O
                         net (fo=1, routed)           0.168     1.862    hold_reg[1]_i_1_n_0
    SLICE_X42Y232        LDCE                                         r  hold_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.140ns  (logic 0.059ns (42.143%)  route 0.081ns (57.857%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y233        LDCE                         0.000     0.000 r  next_reg[0]/G
    SLICE_X42Y233        LDCE (EnToQ_EFF_SLICEM_G_Q)
                                                      0.059     0.059 r  next_reg[0]/Q
                         net (fo=1, routed)           0.081     0.140    next[0]
    SLICE_X42Y233        FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.151ns  (logic 0.061ns (40.397%)  route 0.090ns (59.603%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y233        LDCE                         0.000     0.000 r  next_reg[1]/G
    SLICE_X42Y233        LDCE (EnToQ_EFF2_SLICEM_G_Q)
                                                      0.061     0.061 r  next_reg[1]/Q
                         net (fo=1, routed)           0.090     0.151    next[1]
    SLICE_X42Y233        FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.169ns  (logic 0.060ns (35.535%)  route 0.109ns (64.465%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y233        FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X42Y233        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.038 r  state_reg[0]/Q
                         net (fo=6, routed)           0.027     0.065    state[0]
    SLICE_X42Y233        LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.022     0.087 r  result_reg[1]_i_1/O
                         net (fo=1, routed)           0.082     0.169    result_reg[1]_i_1_n_0
    SLICE_X42Y233        LDCE                                         r  result_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hold_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.193ns  (logic 0.079ns (41.033%)  route 0.114ns (58.967%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y233        FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X42Y233        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.038 f  state_reg[0]/Q
                         net (fo=6, routed)           0.051     0.089    state[0]
    SLICE_X42Y233        LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.041     0.130 r  hold_reg[1]_i_1/O
                         net (fo=1, routed)           0.063     0.193    hold_reg[1]_i_1_n_0
    SLICE_X42Y232        LDCE                                         r  hold_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            result_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.200ns  (logic 0.078ns (39.092%)  route 0.122ns (60.908%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y233        FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X42Y233        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.038 r  state_reg[0]/Q
                         net (fo=6, routed)           0.050     0.088    state[0]
    SLICE_X42Y233        LUT5 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.040     0.128 r  result_reg[0]_i_1/O
                         net (fo=1, routed)           0.072     0.200    result_reg[0]_i_1_n_0
    SLICE_X42Y233        LDCE                                         r  result_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.205ns  (logic 0.060ns (29.290%)  route 0.145ns (70.710%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y233        FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X42Y233        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.038 r  state_reg[0]/Q
                         net (fo=6, routed)           0.027     0.065    state[0]
    SLICE_X42Y233        LUT5 (Prop_B5LUT_SLICEM_I0_O)
                                                      0.022     0.087 r  next_reg[0]_i_1/O
                         net (fo=1, routed)           0.118     0.205    next_reg[0]_i_1_n_0
    SLICE_X42Y233        LDCE                                         r  next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.079ns (32.708%)  route 0.163ns (67.292%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y233        FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X42Y233        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.038 r  state_reg[0]/Q
                         net (fo=6, routed)           0.050     0.088    state[0]
    SLICE_X42Y233        LUT5 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.041     0.129 r  next_reg[1]_i_1/O
                         net (fo=1, routed)           0.113     0.242    next_reg[1]_i_1_n_0
    SLICE_X42Y233        LDCE                                         r  next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            hold_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.080ns (32.716%)  route 0.165ns (67.284%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y233        FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X42Y233        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     0.038 r  state_reg[0]/Q
                         net (fo=6, routed)           0.051     0.089    state[0]
    SLICE_X42Y233        LUT4 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.042     0.131 r  hold_reg[0]_i_1/O
                         net (fo=1, routed)           0.114     0.245    hold_reg[0]_i_1_n_0
    SLICE_X42Y232        LDCE                                         r  hold_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg[0]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.352ns (55.951%)  route 0.277ns (44.049%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    A12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.352     0.352 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    reset_IBUF_inst/OUT
    A12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.352 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.277     0.629    reset_IBUF
    SLICE_X42Y233        FDRE                                         r  state_reg[0]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            state_reg[1]/R
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.352ns (55.951%)  route 0.277ns (44.049%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A12                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    A12                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.352     0.352 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.352    reset_IBUF_inst/OUT
    A12                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.352 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=2, routed)           0.277     0.629    reset_IBUF
    SLICE_X42Y233        FDRE                                         r  state_reg[1]/R
  -------------------------------------------------------------------    -------------------





