Fitter report for ACN
Wed Jul 10 15:15:10 2019
Quartus II 64-Bit Version 13.0.0 Build 156 04/24/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Ignored Assignments
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. I/O Bank Usage
 12. All Package Pins
 13. Output Pin Default Load For Reported TCO
 14. Fitter Resource Utilization by Entity
 15. Delay Chain Summary
 16. Pad To Core Delay Chain Fanout
 17. Control Signals
 18. Global & Other Fast Signals
 19. Non-Global High Fan-Out Signals
 20. Fitter RAM Summary
 21. Fitter Device Options
 22. Operating Settings and Conditions
 23. Fitter Messages
 24. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Failed - Wed Jul 10 15:15:10 2019           ;
; Quartus II 64-Bit Version          ; 13.0.0 Build 156 04/24/2013 SJ Full Version ;
; Revision Name                      ; ACN                                         ;
; Top-level Entity Name              ; rom_weight2                                 ;
; Family                             ; Cyclone II                                  ;
; Device                             ; EP2C15AF256A7                               ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 407 / 14,448 ( 3 % )                        ;
;     Total combinational functions  ; 397 / 14,448 ( 3 % )                        ;
;     Dedicated logic registers      ; 10 / 14,448 ( < 1 % )                       ;
; Total registers                    ; 10                                          ;
; Total pins                         ; 18 / 152 ( 12 % )                           ;
; Total virtual pins                 ; 16                                          ;
; Total memory bits                  ; 2,097,152 / 239,616 ( 875 % )               ;
; Embedded Multiplier 9-bit elements ; 0 / 52 ( 0 % )                              ;
; Total PLLs                         ; 0 / 4 ( 0 % )                               ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C15AF256A7                  ;                                ;
; Minimum Core Junction Temperature                                          ; -40                            ;                                ;
; Maximum Core Junction Temperature                                          ; 125                            ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                           ;
+-------------+----------------+--------------+----------------+---------------+----------------+
; Name        ; Ignored Entity ; Ignored From ; Ignored To     ; Ignored Value ; Ignored Source ;
+-------------+----------------+--------------+----------------+---------------+----------------+
; Virtual Pin ; rom_weight2    ;              ; addr_bw        ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; biase          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data1    ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data10   ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data11   ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data12   ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data13   ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data14   ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data15   ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data16   ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data2    ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data3    ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data4    ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data5    ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data6    ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data7    ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data8    ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; input_data9    ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula1          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula10         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula11         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula12         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula13         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula14         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula15         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula16         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula2          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula3          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula4          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula5          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula6          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula7          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula8          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mula9          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw1          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw10         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw11         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw12         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw13         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw14         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw15         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw16         ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw2          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw3          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw4          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw5          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw6          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw7          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw8          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; mulw9          ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; original_data  ; ON            ; QSF Assignment ;
; Virtual Pin ; rom_weight2    ;              ; truncated_data ; ON            ; QSF Assignment ;
+-------------+----------------+--------------+----------------+---------------+----------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 957 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 957 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 954     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+-----------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                               ;
+---------------------------------------------+-------------------------------+
; Resource                                    ; Usage                         ;
+---------------------------------------------+-------------------------------+
; Total logic elements                        ; 407 / 14,448 ( 3 % )          ;
;     -- Combinational with no register       ; 397                           ;
;     -- Register only                        ; 10                            ;
;     -- Combinational with a register        ; 0                             ;
;                                             ;                               ;
; Logic element usage by number of LUT inputs ;                               ;
;     -- 4 input functions                    ; 368                           ;
;     -- 3 input functions                    ; 20                            ;
;     -- <=2 input functions                  ; 9                             ;
;     -- Register only                        ; 10                            ;
;                                             ;                               ;
; Logic elements by mode                      ;                               ;
;     -- normal mode                          ; 397                           ;
;     -- arithmetic mode                      ; 0                             ;
;                                             ;                               ;
; Total registers*                            ; 10 / 14,856 ( < 1 % )         ;
;     -- Dedicated logic registers            ; 10 / 14,448 ( < 1 % )         ;
;     -- I/O registers                        ; 0 / 408 ( 0 % )               ;
;                                             ;                               ;
; Total LABs                                  ; Not available                 ;
; Virtual pins                                ; 16                            ;
; I/O pins                                    ; 18 / 152 ( 12 % )             ;
;     -- Clock pins                           ; 0 / 8 ( 0 % )                 ;
;                                             ;                               ;
; Global signals                              ; 1                             ;
; M4Ks                                        ; 512 / 52 ( 985 % )            ;
; Total block memory bits                     ; 2,097,152 / 239,616 ( 875 % ) ;
; Total block memory implementation bits      ; 2,359,296 / 239,616 ( 985 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )                ;
; PLLs                                        ; 0 / 4 ( 0 % )                 ;
; Global clocks                               ; 1 / 16 ( 6 % )                ;
; JTAGs                                       ; 0 / 1 ( 0 % )                 ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                 ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                 ;
; Maximum fan-out                             ; 522                           ;
; Highest non-global fan-out                  ; 512                           ;
; Total fan-out                               ; 8753                          ;
; Average fan-out                             ; 9.15                          ;
+---------------------------------------------+-------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                 ;
+-------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name        ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; address[0]  ; Unassigned ; --       ; 512                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[10] ; Unassigned ; --       ; 512                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[11] ; Unassigned ; --       ; 512                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[12] ; Unassigned ; --       ; 33                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[13] ; Unassigned ; --       ; 33                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[14] ; Unassigned ; --       ; 33                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[15] ; Unassigned ; --       ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[16] ; Unassigned ; --       ; 5                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[1]  ; Unassigned ; --       ; 512                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[2]  ; Unassigned ; --       ; 512                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[3]  ; Unassigned ; --       ; 512                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[4]  ; Unassigned ; --       ; 512                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[5]  ; Unassigned ; --       ; 512                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[6]  ; Unassigned ; --       ; 512                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[7]  ; Unassigned ; --       ; 512                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[8]  ; Unassigned ; --       ; 512                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; address[9]  ; Unassigned ; --       ; 512                   ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; clock       ; Unassigned ; --       ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+-------------+------------+----------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+----------------------------------------------------------+
; I/O Bank Usage                                           ;
+----------+----------------+---------------+--------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ;
+----------+----------------+---------------+--------------+
; 1        ; 0 / 22 ( 0 % ) ; 3.3V          ; --           ;
; 2        ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 18 ( 0 % ) ; 3.3V          ; --           ;
; 4        ; 0 / 18 ( 0 % ) ; 3.3V          ; --           ;
; 5        ; 0 / 24 ( 0 % ) ; 3.3V          ; --           ;
; 6        ; 0 / 18 ( 0 % ) ; 3.3V          ; --           ;
; 7        ; 0 / 16 ( 0 % ) ; 3.3V          ; --           ;
; 8        ; 0 / 20 ( 0 % ) ; 3.3V          ; --           ;
; Unknown  ; 21             ; --            ;              ;
+----------+----------------+---------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                             ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 324        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 320        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 304        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 286        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 284        ; 3        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A9       ; 282        ; 4        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 265        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 260        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 251        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A13      ; 249        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 245        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 323        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 319        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 303        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 287        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 285        ; 3        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B9       ; 283        ; 4        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 264        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 259        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 250        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 248        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 244        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 2          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C2       ; 3          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 0          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 316        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 315        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C6       ; 313        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C7       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C10      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C11      ; 254        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ; 247        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C13      ; 246        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C14      ; 240        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C15      ; 236        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C16      ; 237        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 19         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 18         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 4          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D4       ; 5          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D5       ;            ;          ; GND_PLL3       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ; 312        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D7       ; 311        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 296        ; 3        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D9       ; 275        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D10      ; 281        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D11      ; 280        ; 4        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ;            ;          ; GND_PLL2       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D13      ; 241        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D14      ; 243        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D15      ; 223        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D16      ; 224        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 29         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E2       ; 30         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E3       ; 20         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E4       ; 21         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; GNDA_PLL3      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E7       ;            ; 3        ; VCCIO3         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E10      ;            ; 4        ; VCCIO4         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ;            ;          ; GNDA_PLL2      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ;            ;          ; VCCA_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E13      ; 218        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E14      ; 242        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E15      ; 227        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E16      ; 228        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 36         ; 2        ; ^DATA0         ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ; 32         ; 2        ; #TCK           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 10         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 1          ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ;          ; GND_PLL3       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; VCCA_PLL3      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCD_PLL2      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ;          ; GND_PLL2       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F13      ; 219        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F14      ; 233        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 211        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F16      ; 212        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 33         ; 2        ; #TMS           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ; 34         ; 2        ; #TDO           ; output ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ;            ; 2        ; VCCIO2         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ; 27         ; 2        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; G5       ; 37         ; 2        ; ^nCE           ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G12      ; 216        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G13      ; 217        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G14      ;            ; 5        ; VCCIO5         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 210        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G16      ; 209        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 39         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H2       ; 38         ; 2        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H4       ; 35         ; 2        ; ^DCLK          ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H5       ; 31         ; 2        ; #TDI           ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 207        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H13      ; 215        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H14      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 205        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; H16      ; 206        ; 5        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J1       ; 42         ; 1        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J2       ; 41         ; 1        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J3       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 50         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J5       ; 40         ; 2        ; ^nCONFIG       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ; 208        ; 5        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J13      ; 198        ; 6        ; ^MSEL0         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J14      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J15      ; 204        ; 6        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J16      ; 203        ; 6        ; GND+           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; K1       ; 44         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K2       ; 43         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K3       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K4       ; 45         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 46         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K6       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ; 197        ; 6        ; ^MSEL1         ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ; 165        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K14      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 202        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K16      ; 201        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 47         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L2       ; 48         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 70         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 80         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L5       ;            ;          ; GND_PLL1       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCD_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L8       ;            ;          ; VCCINT         ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; VCCA_PLL4      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND_PLL4       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ; 196        ; 6        ; ^CONF_DONE     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ; 192        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L15      ; 193        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L16      ; 194        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M1       ; 61         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M2       ; 62         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 69         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 81         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ;            ;          ; VCCA_PLL1      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M6       ;            ;          ; GNDA_PLL1      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M10      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GNDA_PLL4      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; VCCD_PLL4      ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M13      ; 195        ; 6        ; ^nSTATUS       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ; 176        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M15      ; 182        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M16      ; 183        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N1       ; 71         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 72         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 77         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 78         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ;            ;          ; GND_PLL1       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 107        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; N7       ; 93         ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N8       ; 112        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N9       ; 125        ; 7        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N10      ; 126        ; 7        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N11      ; 154        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; N12      ;            ;          ; GND_PLL4       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ; 166        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N14      ; 167        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N15      ; 172        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ; 173        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 73         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 74         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 79         ; 1        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ; 85         ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P5       ; 84         ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P6       ; 106        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P7       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P10      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P11      ; 133        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ; 152        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P13      ; 153        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P14      ; 177        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P15      ; 170        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ; 171        ; 6        ; GND*           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R1       ;            ; 1        ; VCCIO1         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R2       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 82         ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R4       ; 87         ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R5       ; 89         ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R6       ; 105        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R7       ; 114        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R8       ; 122        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R9       ; 124        ; 8        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 143        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 128        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 158        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 162        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 164        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ; 6        ; VCCIO6         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T1       ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T2       ;            ; 8        ; VCCIO8         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T3       ; 83         ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T4       ; 86         ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T5       ; 88         ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T6       ; 104        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T7       ; 113        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 121        ; 8        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ; 123        ; 8        ; GND+           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 144        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T11      ; 127        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 157        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ; 161        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T14      ; 163        ; 7        ; GND*           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T15      ;            ; 7        ; VCCIO7         ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; GND            ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+----------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                               ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                ; Library Name ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------+--------------+
; |rom_weight2                           ; 0 (0)       ; 10 (0)                    ; 0 (0)         ; 2097152     ; 0            ; 0       ; 0         ; 18   ; 16           ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rom_weight2                                                                                       ;              ;
;    |altsyncram:altsyncram_component|   ; 0 (0)       ; 10 (0)                    ; 0 (0)         ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rom_weight2|altsyncram:altsyncram_component                                                       ;              ;
;       |altsyncram_g4a1:auto_generated| ; 0 (0)       ; 10 (10)                   ; 0 (0)         ; 2097152     ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rom_weight2|altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated                        ;              ;
;          |decode_opa:deep_decode|      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rom_weight2|altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode ;              ;
;          |mux_nlb:mux2|                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |rom_weight2|altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2           ;              ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; clock       ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[12] ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[13] ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[15] ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[16] ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[14] ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[0]  ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[1]  ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[2]  ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[3]  ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[4]  ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[5]  ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[6]  ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[7]  ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[8]  ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[9]  ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[10] ; Input    ; 0             ; 0             ; --                    ; --  ;
; address[11] ; Input    ; 0             ; 0             ; --                    ; --  ;
+-------------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; clock               ;                   ;         ;
; address[12]         ;                   ;         ;
; address[13]         ;                   ;         ;
; address[15]         ;                   ;         ;
; address[16]         ;                   ;         ;
; address[14]         ;                   ;         ;
; address[0]          ;                   ;         ;
; address[1]          ;                   ;         ;
; address[2]          ;                   ;         ;
; address[3]          ;                   ;         ;
; address[4]          ;                   ;         ;
; address[5]          ;                   ;         ;
; address[6]          ;                   ;         ;
; address[7]          ;                   ;         ;
; address[8]          ;                   ;         ;
; address[9]          ;                   ;         ;
; address[10]         ;                   ;         ;
; address[11]         ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                    ; Location   ; Fan-Out ; Usage        ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2132w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2149w[3]~0 ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2159w[3]~0 ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2169w[3]~0 ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2179w[3]~1 ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2189w[3]~0 ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2199w[3]~0 ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2209w[3]~0 ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2230w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2241w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2251w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2261w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2271w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2281w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2291w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2301w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2321w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2332w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2342w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2352w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2362w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2372w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2382w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2392w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2412w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2423w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2433w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2443w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2453w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2463w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2473w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2483w[3]   ; Unassigned ; 16      ; Clock enable ; no     ; --                   ; --               ; --                        ;
; clock                                                                                                   ; Unassigned ; 522     ; Clock        ; yes    ; Global Clock         ; Not Available    ; --                        ;
+---------------------------------------------------------------------------------------------------------+------------+---------+--------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                        ;
+-------+------------+---------+----------------------+------------------+---------------------------+
; Name  ; Location   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+------------+---------+----------------------+------------------+---------------------------+
; clock ; Unassigned ; 522     ; Global Clock         ; Not Available    ; --                        ;
+-------+------------+---------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                   ;
+---------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                    ; Fan-Out ;
+---------------------------------------------------------------------------------------------------------+---------+
; address[11]                                                                                             ; 512     ;
; address[10]                                                                                             ; 512     ;
; address[9]                                                                                              ; 512     ;
; address[8]                                                                                              ; 512     ;
; address[7]                                                                                              ; 512     ;
; address[6]                                                                                              ; 512     ;
; address[5]                                                                                              ; 512     ;
; address[4]                                                                                              ; 512     ;
; address[3]                                                                                              ; 512     ;
; address[2]                                                                                              ; 512     ;
; address[1]                                                                                              ; 512     ;
; address[0]                                                                                              ; 512     ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|out_address_reg_a[0]                     ; 194     ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|out_address_reg_a[2]                     ; 70      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|out_address_reg_a[1]                     ; 68      ;
; address[14]                                                                                             ; 33      ;
; address[13]                                                                                             ; 33      ;
; address[12]                                                                                             ; 33      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~0                         ; 32      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~4            ; 32      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~2            ; 32      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~0            ; 32      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|out_address_reg_a[4]                     ; 20      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|out_address_reg_a[3]                     ; 20      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2169w[3]~0 ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2132w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2159w[3]~0 ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2149w[3]~0 ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2352w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2321w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2342w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2332w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2392w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2362w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2382w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2372w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2209w[3]~0 ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2179w[3]~1 ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2199w[3]~0 ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2189w[3]~0 ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2241w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2281w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2291w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2301w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2230w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2271w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2251w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2261w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2423w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2463w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2473w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2483w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2412w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2453w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2433w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2443w[3]   ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~18           ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~17           ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~15           ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~14           ; 16      ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2312w[2]~2 ; 8       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2179w[3]~0 ; 8       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2312w[2]~1 ; 8       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|decode_opa:deep_decode|w_anode2312w[2]~0 ; 8       ;
; address[16]                                                                                             ; 5       ;
; address[15]                                                                                             ; 5       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|address_reg_a[4]                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|address_reg_a[0]                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|address_reg_a[2]                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|address_reg_a[1]                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|address_reg_a[3]                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~230         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~229         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~128                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~127                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~126                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~125                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~228         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~124                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~123                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~122                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~121                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~227         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~226         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~225         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~224         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~223         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~222         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~221         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~220         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~219         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~218         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[15]~217         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~216         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~215         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~120                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~119                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~118                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~117                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~214         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~116                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~115                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~114                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~113                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~213         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~212         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~211         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~210         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~209         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~208         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~207         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~206         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~205         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~204         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[14]~203         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~202         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~201         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~112                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~111                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~110                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~109                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~200         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~108                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~107                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~106                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~105                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~199         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~198         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~197         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~196         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~195         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~194         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~193         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~192         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~191         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~190         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[13]~189         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~188         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~187         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~104                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~103                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~102                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~101                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~186         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~100                       ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~99                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~98                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~97                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~185         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~184         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~183         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~182         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~181         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~180         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~179         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~178         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~177         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~176         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[12]~175         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~174         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~173         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~96                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~95                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~94                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~93                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~172         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~92                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~91                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~90                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~89                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~171         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~170         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~169         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~168         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~167         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~166         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~165         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~164         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~163         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~162         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[11]~161         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~160         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~159         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~88                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~87                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~86                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~85                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~158         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~84                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~83                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~82                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~81                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~157         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~156         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~155         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~154         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~153         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~152         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~151         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~150         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~149         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~148         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[10]~147         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~146          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~145          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~80                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~79                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~78                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~77                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~144          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~76                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~75                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~74                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~73                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~143          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~142          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~141          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~140          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~139          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~138          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~137          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~136          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~135          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~134          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[9]~133          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~132          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~131          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~72                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~71                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~70                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~69                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~130          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~68                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~67                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~66                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~65                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~129          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~128          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~127          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~126          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~125          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~124          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~123          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~122          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~121          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~120          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[8]~119          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~118          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~117          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~64                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~63                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~62                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~61                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~116          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~60                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~59                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~58                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~57                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~115          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~114          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~113          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~112          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~111          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~110          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~109          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~108          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~107          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~106          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[7]~105          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~104          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~103          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~56                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~55                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~54                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~53                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~102          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~52                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~51                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~50                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~49                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~101          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~100          ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~99           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~98           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~97           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~96           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~95           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~94           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~93           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~92           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[6]~91           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~90           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~89           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~48                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~47                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~46                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~45                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~88           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~44                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~43                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~42                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~41                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~87           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~86           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~85           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~84           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~83           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~82           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~81           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~80           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~79           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~78           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[5]~77           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~76           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~75           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~40                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~39                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~38                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~37                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~74           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~36                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~35                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~34                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~33                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~73           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~72           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~71           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~70           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~69           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~68           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~67           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~66           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~65           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~64           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[4]~63           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~62           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~61           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~32                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~31                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~30                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~29                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~60           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~28                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~27                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~26                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~25                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~59           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~58           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~57           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~56           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~55           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~54           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~53           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~52           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~51           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~50           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[3]~49           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~48           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~47           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~24                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~23                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~22                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~21                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~46           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~20                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~19                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~18                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~17                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~45           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~44           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~43           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~42           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~41           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~40           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~39           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~38           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~37           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~36           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[2]~35           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~34           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~33           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~16                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~15                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~14                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~13                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~32           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~12                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~11                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~10                        ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~9                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~31           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~30           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~29           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~28           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~27           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~26           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~25           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~24           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~23           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~22           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[1]~21           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~20           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~19           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~8                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~7                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~6                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~5                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~16           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~4                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~3                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~2                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|_~1                         ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~13           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~12           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~11           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~10           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~9            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~8            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~7            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~6            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~5            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~3            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|mux_nlb:mux2|result_node[0]~1            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a319                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a271                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a303                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a287                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a63                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a15                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a47                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a31                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a127                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a79                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a111                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a95                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a383                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a335                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a367                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a351                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a159                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a223                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a239                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a255                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a143                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a207                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a175                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a191                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a415                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a479                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a495                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a511                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a399                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a463                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a431                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a447                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a318                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a270                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a302                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a286                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a62                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a14                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a46                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a30                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a126                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a78                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a110                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a94                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a382                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a334                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a366                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a350                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a158                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a222                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a238                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a254                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a142                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a206                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a174                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a190                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a414                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a478                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a494                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a510                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a398                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a462                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a430                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a446                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a317                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a269                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a301                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a285                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a61                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a13                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a45                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a29                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a125                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a77                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a109                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a93                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a381                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a333                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a365                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a349                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a157                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a221                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a237                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a253                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a141                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a205                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a173                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a189                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a413                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a477                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a493                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a509                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a397                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a461                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a429                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a445                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a316                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a268                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a300                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a284                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a60                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a12                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a44                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a28                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a124                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a76                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a108                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a92                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a380                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a332                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a364                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a348                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a156                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a220                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a236                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a252                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a140                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a204                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a172                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a188                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a412                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a476                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a492                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a508                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a396                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a460                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a428                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a444                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a315                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a267                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a299                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a283                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a59                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a11                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a43                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a27                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a123                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a75                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a107                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a91                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a379                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a331                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a363                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a347                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a155                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a219                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a235                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a251                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a139                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a203                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a171                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a187                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a411                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a475                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a491                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a507                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a395                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a459                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a427                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a443                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a314                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a266                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a298                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a282                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a58                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a10                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a42                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a26                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a122                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a74                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a106                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a90                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a378                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a330                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a362                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a346                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a154                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a218                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a234                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a250                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a138                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a202                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a170                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a186                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a410                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a474                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a490                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a506                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a394                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a458                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a426                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a442                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a313                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a265                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a297                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a281                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a57                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a9                             ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a41                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a25                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a121                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a73                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a105                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a89                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a377                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a329                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a361                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a345                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a153                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a217                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a233                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a249                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a137                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a201                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a169                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a185                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a409                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a473                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a489                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a505                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a393                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a457                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a425                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a441                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a312                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a264                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a296                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a280                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a56                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a8                             ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a40                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a24                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a120                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a72                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a104                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a88                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a376                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a328                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a360                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a344                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a152                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a216                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a232                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a248                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a136                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a200                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a168                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a184                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a408                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a472                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a488                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a504                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a392                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a456                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a424                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a440                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a311                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a263                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a295                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a279                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a55                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a7                             ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a39                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a23                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a119                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a71                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a103                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a87                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a375                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a327                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a359                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a343                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a151                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a215                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a231                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a247                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a135                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a199                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a167                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a183                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a407                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a471                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a487                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a503                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a391                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a455                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a423                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a439                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a310                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a262                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a294                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a278                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a54                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a6                             ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a38                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a22                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a118                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a70                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a102                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a86                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a374                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a326                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a358                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a342                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a150                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a214                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a230                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a246                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a134                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a198                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a166                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a182                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a406                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a470                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a486                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a502                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a390                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a454                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a422                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a438                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a309                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a261                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a293                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a277                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a53                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a5                             ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a37                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a21                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a117                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a69                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a101                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a85                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a373                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a325                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a357                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a341                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a149                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a213                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a229                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a245                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a133                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a197                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a165                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a181                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a405                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a469                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a485                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a501                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a389                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a453                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a421                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a437                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a308                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a260                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a292                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a276                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a52                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a4                             ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a36                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a20                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a116                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a68                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a100                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a84                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a372                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a324                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a356                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a340                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a148                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a212                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a228                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a244                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a132                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a196                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a164                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a180                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a404                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a468                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a484                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a500                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a388                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a452                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a420                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a436                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a307                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a259                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a291                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a275                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a51                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a3                             ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a35                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a19                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a115                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a67                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a99                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a83                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a371                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a323                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a355                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a339                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a147                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a211                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a227                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a243                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a131                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a195                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a163                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a179                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a403                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a467                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a483                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a499                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a387                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a451                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a419                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a435                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a306                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a258                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a290                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a274                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a50                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a2                             ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a34                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a18                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a114                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a66                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a98                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a82                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a370                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a322                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a354                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a338                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a146                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a210                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a226                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a242                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a130                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a194                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a162                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a178                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a402                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a466                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a482                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a498                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a386                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a450                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a418                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a434                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a305                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a257                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a289                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a273                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a49                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a1                             ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a33                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a17                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a113                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a65                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a97                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a81                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a369                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a321                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a353                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a337                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a145                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a209                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a225                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a241                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a129                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a193                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a161                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a177                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a401                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a465                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a481                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a497                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a385                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a449                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a417                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a433                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a48                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a0                             ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a32                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a16                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a304                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a256                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a288                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a272                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a368                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a320                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a352                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a336                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a112                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a64                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a96                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a80                            ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a144                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a208                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a224                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a240                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a128                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a192                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a160                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a176                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a400                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a464                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a480                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a496                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a384                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a448                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a416                           ; 1       ;
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a432                           ; 1       ;
+---------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+------------+----------------------+-----------------+-----------------+
; Name                                                                      ; Type ; Mode ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                                            ; Location   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+------------+----------------------+-----------------+-----------------+
; altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; Single Clock ; 131072       ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 2097152 ; 131072                      ; 16                          ; --                          ; --                          ; 2097152             ; 512  ; ../../../../all connected network/weight_2.mif ; Unassigned ; Don't care           ; Don't care      ; Don't care      ;
+---------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------------------------------------------------+------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 125 C ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP2C15AF256A7 for design "ACN"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C8AF256A7 is compatible
    Info (176445): Device EP2C20AF256A7 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location C3
    Info (169125): Pin ~nCSO~ is reserved at location F4
    Info (169125): Pin ~LVDS91p/nCEO~ is reserved at location N14
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 18 pins of 18 total pins
    Info (169086): Pin clock not assigned to an exact location on the device
    Info (169086): Pin address[12] not assigned to an exact location on the device
    Info (169086): Pin address[13] not assigned to an exact location on the device
    Info (169086): Pin address[15] not assigned to an exact location on the device
    Info (169086): Pin address[16] not assigned to an exact location on the device
    Info (169086): Pin address[14] not assigned to an exact location on the device
    Info (169086): Pin address[0] not assigned to an exact location on the device
    Info (169086): Pin address[1] not assigned to an exact location on the device
    Info (169086): Pin address[2] not assigned to an exact location on the device
    Info (169086): Pin address[3] not assigned to an exact location on the device
    Info (169086): Pin address[4] not assigned to an exact location on the device
    Info (169086): Pin address[5] not assigned to an exact location on the device
    Info (169086): Pin address[6] not assigned to an exact location on the device
    Info (169086): Pin address[7] not assigned to an exact location on the device
    Info (169086): Pin address[8] not assigned to an exact location on the device
    Info (169086): Pin address[9] not assigned to an exact location on the device
    Info (169086): Pin address[10] not assigned to an exact location on the device
    Info (169086): Pin address[11] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ACN.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clock (placed in PIN J2 (CLK2, LVDSCLK1p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 17 (unused VREF, 3.3V VCCIO, 17 input, 0 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  21 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (170189): Fitter placement preparation operations beginning
Error (170048): Selected device has 52 RAM location(s) of type M4K.  However, the current design needs more than 52 to successfully fit
    Info (170057): List of RAM cells constrained to M4K locations
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a432"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a433"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a434"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a435"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a436"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a437"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a438"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a439"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a440"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a441"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a442"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a443"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a444"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a445"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a446"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a447"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a416"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a417"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a418"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a419"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a420"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a421"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a422"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a423"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a424"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a425"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a426"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a427"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a428"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a429"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a430"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a431"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a448"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a449"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a450"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a451"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a452"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a453"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a454"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a455"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a456"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a457"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a458"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a459"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a460"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a461"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a462"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a463"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a384"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a385"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a386"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a387"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a388"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a389"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a390"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a391"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a392"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a393"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a394"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a395"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a396"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a397"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a398"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a399"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a496"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a497"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a498"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a499"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a500"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a501"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a502"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a503"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a504"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a505"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a506"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a507"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a508"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a509"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a510"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a511"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a480"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a481"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a482"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a483"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a484"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a485"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a486"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a487"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a488"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a489"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a490"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a491"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a492"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a493"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a494"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a495"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a464"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a465"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a466"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a467"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a468"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a469"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a470"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a471"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a472"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a473"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a474"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a475"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a476"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a477"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a478"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a479"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a400"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a401"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a402"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a403"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a404"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a405"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a406"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a407"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a408"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a409"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a410"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a411"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a412"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a413"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a414"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a415"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a176"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a177"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a178"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a179"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a180"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a181"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a182"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a183"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a184"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a185"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a186"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a187"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a188"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a189"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a190"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a191"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a160"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a161"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a162"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a163"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a164"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a165"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a166"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a167"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a168"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a169"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a170"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a171"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a172"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a173"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a174"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a175"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a192"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a193"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a194"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a195"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a196"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a197"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a198"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a199"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a200"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a201"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a202"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a203"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a204"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a205"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a206"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a207"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a128"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a129"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a130"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a131"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a132"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a133"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a134"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a135"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a136"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a137"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a138"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a139"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a140"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a141"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a142"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a143"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a240"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a241"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a242"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a243"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a244"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a245"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a246"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a247"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a248"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a249"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a250"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a251"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a252"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a253"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a254"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a255"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a224"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a225"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a226"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a227"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a228"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a229"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a230"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a231"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a232"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a233"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a234"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a235"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a236"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a237"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a238"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a239"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a208"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a209"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a210"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a211"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a212"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a213"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a214"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a215"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a216"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a217"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a218"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a219"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a220"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a221"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a222"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a223"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a144"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a145"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a146"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a147"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a148"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a149"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a150"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a151"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a152"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a153"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a154"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a155"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a156"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a157"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a158"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a159"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a80"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a81"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a82"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a83"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a84"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a85"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a86"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a87"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a88"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a89"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a90"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a91"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a92"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a93"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a94"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a95"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a96"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a97"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a98"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a99"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a100"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a101"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a102"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a103"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a104"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a105"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a106"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a107"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a108"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a109"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a110"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a111"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a64"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a65"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a66"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a67"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a68"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a69"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a70"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a71"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a72"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a73"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a74"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a75"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a76"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a77"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a78"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a79"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a112"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a113"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a114"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a115"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a116"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a117"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a118"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a119"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a120"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a121"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a122"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a123"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a124"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a125"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a126"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a127"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a336"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a337"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a338"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a339"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a340"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a341"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a342"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a343"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a344"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a345"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a346"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a347"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a348"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a349"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a350"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a351"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a352"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a353"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a354"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a355"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a356"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a357"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a358"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a359"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a360"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a361"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a362"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a363"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a364"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a365"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a366"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a367"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a320"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a321"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a322"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a323"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a324"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a325"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a326"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a327"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a328"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a329"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a330"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a331"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a332"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a333"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a334"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a335"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a368"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a369"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a370"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a371"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a372"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a373"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a374"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a375"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a376"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a377"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a378"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a379"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a380"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a381"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a382"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a383"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a272"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a273"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a274"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a275"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a276"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a277"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a278"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a279"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a280"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a281"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a282"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a283"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a284"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a285"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a286"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a287"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a288"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a289"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a290"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a291"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a292"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a293"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a294"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a295"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a296"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a297"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a298"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a299"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a300"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a301"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a302"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a303"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a256"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a257"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a258"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a259"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a260"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a261"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a262"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a263"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a264"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a265"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a266"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a267"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a268"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a269"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a270"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a271"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a304"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a305"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a306"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a307"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a308"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a309"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a310"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a311"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a312"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a313"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a314"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a315"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a316"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a317"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a318"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a319"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a16"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a17"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a18"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a19"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a20"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a21"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a22"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a23"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a24"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a25"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a26"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a27"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a28"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a29"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a30"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a31"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a32"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a33"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a34"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a35"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a36"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a37"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a38"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a39"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a40"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a41"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a42"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a43"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a44"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a45"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a46"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a47"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a0"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a1"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a2"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a3"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a4"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a5"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a6"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a7"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a8"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a9"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a10"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a11"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a12"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a13"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a14"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a15"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a48"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a49"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a50"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a51"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a52"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a53"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a54"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a55"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a56"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a57"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a58"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a59"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a60"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a61"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a62"
        Info (170000): Node "altsyncram:altsyncram_component|altsyncram_g4a1:auto_generated|ram_block1a63"
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.02 seconds.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Error (171000): Can't fit design in device
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file D:/altera/13.0/verilog/all_connected_network/ACN.fit.smsg
Error: Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 4 warnings
    Error: Peak virtual memory: 5022 megabytes
    Error: Processing ended: Wed Jul 10 15:15:10 2019
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:06


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/altera/13.0/verilog/all_connected_network/ACN.fit.smsg.


