0.7
2020.2
Oct 19 2021
03:16:22
E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/verify_write_read/hdl/verify_write_read_wrapper.v,1718610898,verilog,,E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sim_1/new/sim_top.v,,verify_write_read_wrapper,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl;../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl;../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0;D:/xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1718599724,verilog,,E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/vio_0/sim/vio_0.v,,clk_wiz_0,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl;../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl;../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0;D:/xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1718599724,verilog,,E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl;../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl;../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0;D:/xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/vio_0/sim/vio_0.v,1718613986,verilog,,E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/new/top.v,,vio_0,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl;../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl;../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0;D:/xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/project_fpga/ddr_write_read/ddr_write_read.ip_user_files/bd/verify_write_read/ip/verify_write_read_PL_DDR_v1_0_0_0/sim/verify_write_read_PL_DDR_v1_0_0_0.v,1718702005,verilog,,E:/project_fpga/ddr_write_read/ddr_write_read.ip_user_files/bd/verify_write_read/sim/verify_write_read.v,,verify_write_read_PL_DDR_v1_0_0_0,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl;../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl;../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0;D:/xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/project_fpga/ddr_write_read/ddr_write_read.ip_user_files/bd/verify_write_read/ip/verify_write_read_SIM_PS_AXI_S_v1_0_0_0/sim/verify_write_read_SIM_PS_AXI_S_v1_0_0_0.v,1718435008,verilog,,E:/project_fpga/ddr_write_read/ddr_write_read.ip_user_files/bd/verify_write_read/ip/verify_write_read_PL_DDR_v1_0_0_0/sim/verify_write_read_PL_DDR_v1_0_0_0.v,,verify_write_read_SIM_PS_AXI_S_v1_0_0_0,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl;../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl;../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0;D:/xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/project_fpga/ddr_write_read/ddr_write_read.ip_user_files/bd/verify_write_read/sim/verify_write_read.v,1718695706,verilog,,E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,verify_write_read,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl;../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl;../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0;D:/xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/project_fpga/ddr_write_read/ddr_write_read.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,,,,,,
E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sim_1/new/sim_top.v,1718371177,verilog,,,,sim_top,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl;../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl;../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0;D:/xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/hdl/SIM_PS_AXI_S_v1_0.v,1718418156,verilog,,E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0_AXI_M.v,,SIM_PS_AXI_S_v1_0,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl;../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl;../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0;D:/xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/hdl/SIM_PS_AXI_S_v1_0_S00_AXI.v,1718433924,verilog,,E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/hdl/SIM_PS_AXI_S_v1_0.v,,SIM_PS_AXI_S_v1_0_S00_AXI,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl;../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl;../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0;D:/xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0.v,1718694506,verilog,,E:/project_fpga/ddr_write_read/ddr_write_read.ip_user_files/bd/verify_write_read/ip/verify_write_read_SIM_PS_AXI_S_v1_0_0_0/sim/verify_write_read_SIM_PS_AXI_S_v1_0_0_0.v,,PL_DDR_v1_0,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl;../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl;../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0;D:/xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0_AXI_M.v,1718696187,verilog,,E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/imports/new/PL_DDR_v1_0.v,,PL_DDR_v1_0_AXI_M,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl;../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl;../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0;D:/xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
E:/project_fpga/ddr_write_read/ddr_write_read.srcs/sources_1/new/top.v,1718696079,verilog,,E:/project_fpga/ddr_write_read/ddr_write_read.gen/sources_1/bd/verify_write_read/hdl/verify_write_read_wrapper.v,,top,,axi_vip_v1_1_11;xilinx_vip;zynq_ultra_ps_e_vip_v1_0_11,../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/2fd3/hdl;../../../../ddr_write_read.gen/sources_1/bd/axi_ddr_mpsoc/ipshared/ec67/hdl;../../../../ddr_write_read.gen/sources_1/ip/clk_wiz_0;D:/xilinx/Vivado/2021.2/data/xilinx_vip/include,,,,,
