
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ./pr-road-261.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2504520 heartbeat IPC: 3.99278 cumulative IPC: 3.99278 (Simulation time: 0 hr 0 min 17 sec) 
Heartbeat CPU 0 instructions: 20000004 cycles: 5007126 heartbeat IPC: 3.99584 cumulative IPC: 3.99431 (Simulation time: 0 hr 0 min 34 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 7508689 heartbeat IPC: 3.9975 cumulative IPC: 3.99537 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 10014122 heartbeat IPC: 3.99133 cumulative IPC: 3.99436 (Simulation time: 0 hr 1 min 7 sec) 

Warmup complete CPU 0 instructions: 40000002 cycles: 10014122 (Simulation time: 0 hr 1 min 7 sec) 

Heartbeat CPU 0 instructions: 50000002 cycles: 32144036 heartbeat IPC: 0.451877 cumulative IPC: 0.451877 (Simulation time: 0 hr 1 min 43 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 54253249 heartbeat IPC: 0.4523 cumulative IPC: 0.452088 (Simulation time: 0 hr 2 min 18 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 76513409 heartbeat IPC: 0.449233 cumulative IPC: 0.451133 (Simulation time: 0 hr 2 min 54 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 100854922 heartbeat IPC: 0.410821 cumulative IPC: 0.440331 (Simulation time: 0 hr 3 min 40 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 123152653 heartbeat IPC: 0.448476 cumulative IPC: 0.441936 (Simulation time: 0 hr 4 min 17 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 145237908 heartbeat IPC: 0.452791 cumulative IPC: 0.443709 (Simulation time: 0 hr 4 min 54 sec) 
Heartbeat CPU 0 instructions: 110000000 cycles: 167610603 heartbeat IPC: 0.446973 cumulative IPC: 0.444172 (Simulation time: 0 hr 5 min 30 sec) 
Heartbeat CPU 0 instructions: 120000000 cycles: 189684739 heartbeat IPC: 0.453019 cumulative IPC: 0.445259 (Simulation time: 0 hr 6 min 7 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 211941458 heartbeat IPC: 0.449303 cumulative IPC: 0.445705 (Simulation time: 0 hr 6 min 42 sec) 
Heartbeat CPU 0 instructions: 140000000 cycles: 233885841 heartbeat IPC: 0.455697 cumulative IPC: 0.446684 (Simulation time: 0 hr 7 min 19 sec) 
Finished CPU 0 instructions: 100000004 cycles: 223871721 cumulative IPC: 0.446684 (Simulation time: 0 hr 7 min 19 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.446684 instructions: 100000004 cycles: 223871721
cpu0_DTLB TOTAL     ACCESS:   26312691  HIT:   26264500  MISS:      48191
cpu0_DTLB LOAD      ACCESS:   21667695  HIT:   21619566  MISS:      48129
cpu0_DTLB RFO       ACCESS:    4644996  HIT:    4644934  MISS:         62
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 108.491 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 50800
cpu0_ITLB TOTAL     ACCESS:   10447454  HIT:   10447454  MISS:          0
cpu0_ITLB LOAD      ACCESS:   10447454  HIT:   10447454  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:      48191  HIT:      17091  MISS:      31100
cpu0_STLB LOAD      ACCESS:      48129  HIT:      17063  MISS:      31066
cpu0_STLB RFO       ACCESS:         62  HIT:         28  MISS:         34
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 155.161 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   24057764  HIT:   22065396  MISS:    1992368
cpu0_L1D LOAD      ACCESS:   18630846  HIT:   16654068  MISS:    1976778
cpu0_L1D RFO       ACCESS:    5395986  HIT:    5384256  MISS:      11730
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      30932  HIT:      27072  MISS:       3860
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 205.722 cycles
cpu0_L1D MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 2478729
cpu0_L2C TOTAL     ACCESS:    2330781  HIT:     577103  MISS:    1753678
cpu0_L2C LOAD      ACCESS:    1976769  HIT:     229894  MISS:    1746875
cpu0_L2C RFO       ACCESS:      11730  HIT:       5149  MISS:       6581
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     338422  HIT:     338422  MISS:          0
cpu0_L2C TRANSLATION ACCESS:       3860  HIT:       3638  MISS:        222
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 222.205 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:    2091944  HIT:     342764  MISS:    1748084
LLC LOAD      ACCESS:    1746875  HIT:       5467  MISS:    1741408
LLC RFO       ACCESS:       6581  HIT:         57  MISS:       6524
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     338266  HIT:     337170  MISS:       1096
LLC TRANSLATION ACCESS:        222  HIT:         70  MISS:        152
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 202.849 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0
CPU0MSHR FULL: 

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      15857  ROW_BUFFER_MISS:    1732224
 DBUS AVG_CONGESTED_CYCLE:    3.80218
 WQ ROW_BUFFER_HIT:     109420  ROW_BUFFER_MISS:     227841  FULL:          0

Summary: DRAM events
Added_to_RQ : 1748081
Added_to_WQ : 337309
Merged_WQ_READ : 4
 DBUS congested total cycle: 12386970
 DBUS delay total cycle: 6049213593

CPU 0 Branch Prediction Accuracy: 63.1828% MPKI: 43.7732 Average ROB Occupancy at Mispredict: 98.3477
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 43.7732
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

