count_stat.cas.0.asm
count_stat.cas.1.asm
count_stat.cas.2.asm
count_stat.checker.asm
. btormc-btor2.mmap
# tid	pc	cmd	arg	accu	mem	adr	val	full	heap
2	inc	MEM	0	0	0	0	0	0	{}	# 0
2	1	ADDI	1	0	0	0	0	0	{}	# 1
2	2	CAS	0	1	0	0	0	0	{}	# 2
1	inc	MEM	0	0	0	0	0	0	{(0,1)}	# 3
1	1	ADDI	1	1	1	0	0	0	{}	# 4
2	3	JZ	inc	1	0	0	0	0	{}	# 5
1	2	CAS	0	2	1	0	0	0	{}	# 6
1	3	JZ	inc	1	1	0	0	0	{(0,2)}	# 7
1	4	LOAD	11	1	1	0	0	0	{}	# 8
2	4	LOAD	12	1	0	0	0	0	{}	# 9
1	5	SUBI	1	4	1	0	0	0	{}	# 10
2	5	SUBI	1	4	0	0	0	0	{}	# 11
2	6	STORE	12	3	0	0	0	0	{}	# 12
2	7	FLUSH	-	3	0	12	3	1	{}	# 13
1	6	STORE	11	3	1	0	0	0	{(12,3)}	# 14
2	7	JNZ	inc	3	0	12	3	0	{}	# 15
2	inc	MEM	0	3	0	12	3	0	{}	# 16
2	1	ADDI	1	2	2	12	3	0	{}	# 17
2	2	CAS	0	3	2	12	3	0	{}	# 18
0	inc	MEM	0	0	0	0	0	0	{(0,3)}	# 19
0	1	ADDI	1	3	3	0	0	0	{}	# 20
0	2	CAS	0	4	3	0	0	0	{}	# 21
2	3	JZ	inc	1	2	12	3	0	{(0,4)}	# 22
2	4	LOAD	12	1	2	12	3	0	{}	# 23
2	5	SUBI	1	3	2	12	3	0	{}	# 24
2	6	STORE	12	2	2	12	3	0	{}	# 25
2	7	FLUSH	-	2	2	12	2	1	{}	# 26
2	7	JNZ	inc	2	2	12	2	0	{(12,2)}	# 27
2	inc	MEM	0	2	2	12	2	0	{}	# 28
3	0	CHECK	0	0	0	0	0	0	{}	# 29
1	7	FLUSH	-	3	1	11	3	1	{}	# 30
2	1	ADDI	1	4	4	12	2	0	{(11,3)}	# 31
2	2	CAS	0	5	4	12	2	0	{}	# 32
1	7	JNZ	inc	3	1	11	3	0	{(0,5)}	# 33
2	3	JZ	inc	1	4	12	2	0	{}	# 34
2	4	LOAD	12	1	4	12	2	0	{}	# 35
1	inc	MEM	0	3	1	11	3	0	{}	# 36
0	3	JZ	inc	1	3	0	0	0	{}	# 37
0	4	LOAD	10	1	3	0	0	0	{}	# 38
0	5	SUBI	1	1	3	0	0	0	{}	# 39
0	6	STORE	10	0	3	0	0	0	{}	# 40
2	5	SUBI	1	2	4	12	2	0	{}	# 41
0	7	JNZ	inc	0	3	10	0	1	{}	# 42
1	1	ADDI	1	5	5	11	3	0	{}	# 43
1	2	CAS	0	6	5	11	3	0	{}	# 44
0	8	CHECK	0	0	3	10	0	1	{(0,6)}	# 45
1	3	JZ	inc	1	5	11	3	0	{}	# 46
1	4	LOAD	11	1	5	11	3	0	{}	# 47
1	5	SUBI	1	3	5	11	3	0	{}	# 48
1	6	STORE	11	2	5	11	3	0	{}	# 49
1	7	JNZ	inc	2	5	11	2	1	{}	# 50
1	inc	MEM	0	2	5	11	2	1	{}	# 51
1	1	ADDI	1	6	6	11	2	1	{}	# 52
1	2	FLUSH	-	7	6	11	2	1	{}	# 53
1	2	CAS	0	7	6	11	2	0	{(11,2)}	# 54
2	6	STORE	12	1	4	12	2	0	{(0,7)}	# 55
2	7	FLUSH	-	1	4	12	1	1	{}	# 56
2	7	JNZ	inc	1	4	12	1	0	{(12,1)}	# 57
1	3	JZ	inc	1	6	11	2	0	{}	# 58
0	9	FLUSH	-	0	3	10	0	1	{}	# 59
2	inc	MEM	0	1	4	12	1	0	{(10,0)}	# 60
2	1	ADDI	1	7	7	12	1	0	{}	# 61
1	4	LOAD	11	1	6	11	2	0	{}	# 62
2	2	CAS	0	8	7	12	1	0	{}	# 63
2	3	JZ	inc	1	7	12	1	0	{(0,8)}	# 64
1	5	SUBI	1	2	6	11	2	0	{}	# 65
1	6	STORE	11	1	6	11	2	0	{}	# 66
1	7	JNZ	inc	1	6	11	1	1	{}	# 67
1	inc	FLUSH	-	1	6	11	1	1	{}	# 68
2	4	LOAD	12	1	7	12	1	0	{(11,1)}	# 69
2	5	SUBI	1	1	7	12	1	0	{}	# 70
2	6	STORE	12	0	7	12	1	0	{}	# 71
2	7	JNZ	inc	0	7	12	0	1	{}	# 72
2	8	FLUSH	-	0	7	12	0	1	{}	# 73
1	inc	MEM	0	1	6	11	1	0	{(12,0)}	# 74
1	1	ADDI	1	8	8	11	1	0	{}	# 75
1	2	CAS	0	9	8	11	1	0	{}	# 76
1	3	JZ	inc	1	8	11	1	0	{(0,9)}	# 77
1	4	LOAD	11	1	8	11	1	0	{}	# 78
1	5	SUBI	1	1	8	11	1	0	{}	# 79
2	8	CHECK	0	0	7	12	0	0	{}	# 80
1	6	STORE	11	0	8	11	1	0	{}	# 81
1	7	FLUSH	-	0	8	11	0	1	{}	# 82
1	7	JNZ	inc	0	8	11	0	0	{(11,0)}	# 83
1	8	CHECK	0	0	8	11	0	0	{}	# 84
3	1	ADDI	12	0	0	0	0	0	{}	# 85
1	9	HALT	-	0	8	11	0	0	{}	# 86
2	9	HALT	-	0	7	12	0	0	{}	# 87
3	2	CMP	0	12	0	0	0	0	{}	# 88
3	3	JNZ	error	3	0	0	0	0	{}	# 89
3	error	EXIT	1	3	0	0	0	0	{}	# 90
