\section{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}
\label{group__ADC__Direct__memory__access__mode__for__multi__mode}\index{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+\+Disabled}~((uint32\+\_\+t)0x00000000)     /$\ast$ D\+M\+A mode disabled $\ast$/
\item 
\#define \textbf{ A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+1}~((uint32\+\_\+t)0x00004000)     /$\ast$ D\+M\+A mode 1 enabled (2 / 3 half-\/words one by one -\/ 1 then 2 then 3)$\ast$/
\item 
\#define \textbf{ A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+2}~((uint32\+\_\+t)0x00008000)     /$\ast$ D\+M\+A mode 2 enabled (2 / 3 half-\/words by pairs -\/ 2\&1 then 1\&3 then 3\&2)$\ast$/
\item 
\#define \textbf{ A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+3}~((uint32\+\_\+t)0x0000\+C000)     /$\ast$ D\+M\+A mode 3 enabled (2 / 3 bytes by pairs -\/ 2\&1 then 1\&3 then 3\&2) $\ast$/
\item 
\#define \textbf{ I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE}(M\+O\+DE)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\label{group__ADC__Direct__memory__access__mode__for__multi__mode_gaa926422d2fe55fad4aef43a447a1db4e}} 
\index{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}!A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+1@{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+1}}
\index{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+1@{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+1}!A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}}
\subsubsection{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+1}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+1~((uint32\+\_\+t)0x00004000)     /$\ast$ D\+M\+A mode 1 enabled (2 / 3 half-\/words one by one -\/ 1 then 2 then 3)$\ast$/}



Definition at line \textbf{ 160} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__Direct__memory__access__mode__for__multi__mode_ga8033fd7a73a066bdd42ebd3885d54b71}} 
\index{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}!A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+2@{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+2}}
\index{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+2@{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+2}!A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}}
\subsubsection{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+2}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+2~((uint32\+\_\+t)0x00008000)     /$\ast$ D\+M\+A mode 2 enabled (2 / 3 half-\/words by pairs -\/ 2\&1 then 1\&3 then 3\&2)$\ast$/}



Definition at line \textbf{ 161} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__Direct__memory__access__mode__for__multi__mode_ga88e1a38c09ba9e91a70756a46f3a4870}} 
\index{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}!A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+3@{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+3}}
\index{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+3@{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+3}!A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}}
\subsubsection{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+3}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+3~((uint32\+\_\+t)0x0000\+C000)     /$\ast$ D\+M\+A mode 3 enabled (2 / 3 bytes by pairs -\/ 2\&1 then 1\&3 then 3\&2) $\ast$/}



Definition at line \textbf{ 162} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__Direct__memory__access__mode__for__multi__mode_ga454e557ea6e3c54d913cfa6cfbd10d8d}} 
\index{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}!A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+\+Disabled@{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+\+Disabled}}
\index{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+\+Disabled@{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+\+Disabled}!A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}}
\subsubsection{A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+\+Disabled}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+D\+M\+A\+Access\+Mode\+\_\+\+Disabled~((uint32\+\_\+t)0x00000000)     /$\ast$ D\+M\+A mode disabled $\ast$/}



Definition at line \textbf{ 159} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

\mbox{\label{group__ADC__Direct__memory__access__mode__for__multi__mode_gacc017b6a9b3ae942307fa95242cc4aa1}} 
\index{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}!I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE@{I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE}}
\index{I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE@{I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE}!A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode@{A\+D\+C\+\_\+\+Direct\+\_\+memory\+\_\+access\+\_\+mode\+\_\+for\+\_\+multi\+\_\+mode}}
\subsubsection{I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE}
{\footnotesize\ttfamily \#define I\+S\+\_\+\+A\+D\+C\+\_\+\+D\+M\+A\+\_\+\+A\+C\+C\+E\+S\+S\+\_\+\+M\+O\+DE(\begin{DoxyParamCaption}\item[{}]{M\+O\+DE }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}
(((MODE) == ADC_DMAAccessMode_Disabled) || \(\backslash\)
                                      ((MODE) == ADC_DMAAccessMode_1) || \(\backslash\)
                                      ((MODE) == ADC_DMAAccessMode_2) || \(\backslash\)
                                      ((MODE) == ADC_DMAAccessMode_3))
\end{DoxyCode}


Definition at line \textbf{ 163} of file \textbf{ stm32f4xx\+\_\+adc.\+h}.

