Analysis & Synthesis report for SmartFans
Tue Jan 07 17:58:46 2025
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Partition Status Summary
  7. Dependent File Changes for Partition Top
  8. Partition for Top-Level Resource Utilization by Entity
  9. State Machine - |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|state
 10. State Machine - |SmartFans|uart_tx:ut_uart_tx|state
 11. Registers Removed During Synthesis
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: logic_ctrl:ut_logic_ctrl
 14. Parameter Settings for User Entity Instance: uart_rx:ut_uart_rx
 15. Parameter Settings for User Entity Instance: uart_tx:ut_uart_tx
 16. Parameter Settings for User Entity Instance: speed_acq:ut_speed_acq
 17. Parameter Settings for User Entity Instance: ds18b20_ctrl:ut_ds18b20_ctrl
 18. Parameter Settings for Inferred Entity Instance: ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0
 19. Parameter Settings for Inferred Entity Instance: ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0
 21. Parameter Settings for Inferred Entity Instance: pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0
 22. Parameter Settings for Inferred Entity Instance: speed_acq:ut_speed_acq|lpm_divide:Div0
 23. Parameter Settings for Inferred Entity Instance: logic_ctrl:ut_logic_ctrl|lpm_divide:Div0
 24. Parameter Settings for Inferred Entity Instance: logic_ctrl:ut_logic_ctrl|lpm_divide:Div1
 25. Partition Dependent Files
 26. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 27. SignalTap II Logic Analyzer Settings
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                          ;
+------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 07 17:58:46 2025            ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                      ; SmartFans                                        ;
; Top-level Entity Name              ; SmartFans                                        ;
; Family                             ; Cyclone IV E                                     ;
; Total logic elements               ; N/A until Partition Merge                        ;
;     Total combinational functions  ; N/A until Partition Merge                        ;
;     Dedicated logic registers      ; N/A until Partition Merge                        ;
; Total registers                    ; N/A until Partition Merge                        ;
; Total pins                         ; N/A until Partition Merge                        ;
; Total virtual pins                 ; N/A until Partition Merge                        ;
; Total memory bits                  ; N/A until Partition Merge                        ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                        ;
; Total PLLs                         ; N/A until Partition Merge                        ;
+------------------------------------+--------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE10F17C8       ;                    ;
; Top-level entity name                                                      ; SmartFans          ; SmartFans          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 2.50        ;
; Maximum used               ; 3           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-3         ;  75.0%      ;
;     Processors 4-20        ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+
; ../rtl/ds18b20_ctrl.v            ; yes             ; User Verilog HDL File        ; D:/Project/QuartusPrj/school/SmartFans/rtl/ds18b20_ctrl.v                     ;         ;
; ../rtl/uart_tx.v                 ; yes             ; User Verilog HDL File        ; D:/Project/QuartusPrj/school/SmartFans/rtl/uart_tx.v                          ;         ;
; ../rtl/speed_acq.v               ; yes             ; User Verilog HDL File        ; D:/Project/QuartusPrj/school/SmartFans/rtl/speed_acq.v                        ;         ;
; ../rtl/uart_rx.v                 ; yes             ; User Verilog HDL File        ; D:/Project/QuartusPrj/school/SmartFans/rtl/uart_rx.v                          ;         ;
; ../rtl/SmartFans.v               ; yes             ; User Verilog HDL File        ; D:/Project/QuartusPrj/school/SmartFans/rtl/SmartFans.v                        ;         ;
; ../rtl/pwm_ctrl.v                ; yes             ; User Verilog HDL File        ; D:/Project/QuartusPrj/school/SmartFans/rtl/pwm_ctrl.v                         ;         ;
; ../rtl/logic_ctrl.v              ; yes             ; User Verilog HDL File        ; D:/Project/QuartusPrj/school/SmartFans/rtl/logic_ctrl.v                       ;         ;
; sld_signaltap.vhd                ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/sld_signaltap.vhd            ;         ;
; sld_signaltap_impl.vhd           ; yes             ; Encrypted Megafunction       ; d:/quartusii13.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd       ;         ;
; sld_ela_control.vhd              ; yes             ; Encrypted Megafunction       ; d:/quartusii13.0/quartus/libraries/megafunctions/sld_ela_control.vhd          ;         ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf             ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/lpm_constant.inc             ;         ;
; dffeea.inc                       ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/dffeea.inc                   ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/aglobal130.inc               ;         ;
; sld_mbpmg.vhd                    ; yes             ; Encrypted Megafunction       ; d:/quartusii13.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                ;         ;
; sld_ela_trigger_flow_mgr.vhd     ; yes             ; Encrypted Megafunction       ; d:/quartusii13.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd ;         ;
; sld_buffer_manager.vhd           ; yes             ; Encrypted Megafunction       ; d:/quartusii13.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd       ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/altsyncram.tdf               ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/stratix_ram_block.inc        ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/lpm_mux.inc                  ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/lpm_decode.inc               ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/a_rdenreg.inc                ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/altrom.inc                   ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/altram.inc                   ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/altdpram.inc                 ;         ;
; db/altsyncram_ot14.tdf           ; yes             ; Auto-Generated Megafunction  ; D:/Project/QuartusPrj/school/SmartFans/quartus_prj/db/altsyncram_ot14.tdf     ;         ;
; altdpram.tdf                     ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/altdpram.tdf                 ;         ;
; memmodes.inc                     ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/others/maxplus2/memmodes.inc               ;         ;
; a_hdffe.inc                      ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/a_hdffe.inc                  ;         ;
; alt_le_rden_reg.inc              ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc          ;         ;
; altsyncram.inc                   ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/altsyncram.inc               ;         ;
; lpm_mux.tdf                      ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/lpm_mux.tdf                  ;         ;
; muxlut.inc                       ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/muxlut.inc                   ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/bypassff.inc                 ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/altshift.inc                 ;         ;
; db/mux_rsc.tdf                   ; yes             ; Auto-Generated Megafunction  ; D:/Project/QuartusPrj/school/SmartFans/quartus_prj/db/mux_rsc.tdf             ;         ;
; lpm_decode.tdf                   ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/lpm_decode.tdf               ;         ;
; declut.inc                       ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/declut.inc                   ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/lpm_compare.inc              ;         ;
; db/decode_dvf.tdf                ; yes             ; Auto-Generated Megafunction  ; D:/Project/QuartusPrj/school/SmartFans/quartus_prj/db/decode_dvf.tdf          ;         ;
; lpm_counter.tdf                  ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/lpm_counter.tdf              ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/lpm_add_sub.inc              ;         ;
; cmpconst.inc                     ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/cmpconst.inc                 ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/lpm_counter.inc              ;         ;
; alt_counter_stratix.inc          ; yes             ; Megafunction                 ; d:/quartusii13.0/quartus/libraries/megafunctions/alt_counter_stratix.inc      ;         ;
; db/cntr_g9j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Project/QuartusPrj/school/SmartFans/quartus_prj/db/cntr_g9j.tdf            ;         ;
; db/cntr_egi.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Project/QuartusPrj/school/SmartFans/quartus_prj/db/cntr_egi.tdf            ;         ;
; db/cmpr_rgc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Project/QuartusPrj/school/SmartFans/quartus_prj/db/cmpr_rgc.tdf            ;         ;
; db/cntr_23j.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Project/QuartusPrj/school/SmartFans/quartus_prj/db/cntr_23j.tdf            ;         ;
; db/cmpr_ngc.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Project/QuartusPrj/school/SmartFans/quartus_prj/db/cmpr_ngc.tdf            ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction       ; d:/quartusii13.0/quartus/libraries/megafunctions/sld_rom_sr.vhd               ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction       ; d:/quartusii13.0/quartus/libraries/megafunctions/sld_hub.vhd                  ;         ;
; sld_jtag_hub.vhd                 ; yes             ; Encrypted Megafunction       ; d:/quartusii13.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd             ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------+
; Partition Status Summary                                                      ;
+--------------------------------+-------------+--------------------------------+
; Partition Name                 ; Synthesized ; Reason                         ;
+--------------------------------+-------------+--------------------------------+
; Top                            ; yes         ; Dependent files changed        ;
; sld_signaltap:auto_signaltap_0 ; yes         ; No netlist in project database ;
; sld_hub:auto_hub               ; yes         ; No netlist in project database ;
+--------------------------------+-------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Dependent File Changes for Partition Top                                                                                                         ;
+------------------------+--------------------+-------------------+----------+----------------------------------+----------------------------------+
; Hierarchy              ; File Name          ; Relative Location ; Change   ; Old                              ; New                              ;
+------------------------+--------------------+-------------------+----------+----------------------------------+----------------------------------+
; speed_acq:ut_speed_acq ; ../rtl/speed_acq.v ; Project Directory ; Checksum ; 5a006693660a3aca30b77606fd7ea7bb ; 9d37f51a84030efd5086d3f498fcb821 ;
+------------------------+--------------------+-------------------+----------+----------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition for Top-Level Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                        ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                            ; Library Name ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |SmartFans                                        ; 2214 (0)          ; 260 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans                                                                                                                                                     ; work         ;
;    |ds18b20_ctrl:ut_ds18b20_ctrl|                 ; 390 (90)          ; 66 (66)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl                                                                                                                        ; work         ;
;       |lpm_divide:Div0|                           ; 248 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_ekm:auto_generated|          ; 248 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_ekm:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_6nh:divider|         ; 248 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider                                              ; work         ;
;                |alt_u_div_0af:divider|            ; 248 (248)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0|lpm_divide_ekm:auto_generated|sign_div_unsign_6nh:divider|alt_u_div_0af:divider                        ; work         ;
;       |lpm_mult:Mult0|                            ; 52 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0                                                                                                         ; work         ;
;          |multcore:mult_core|                     ; 52 (26)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;             |mpar_add:padder|                     ; 26 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                |lpm_add_sub:adder[0]|             ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                   |add_sub_ngh:auto_generated|    ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ngh:auto_generated                      ; work         ;
;                |mpar_add:sub_par_add|             ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                      |add_sub_rgh:auto_generated| ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_rgh:auto_generated ; work         ;
;    |logic_ctrl:ut_logic_ctrl|                     ; 425 (89)          ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|logic_ctrl:ut_logic_ctrl                                                                                                                            ; work         ;
;       |lpm_divide:Div0|                           ; 126 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div0                                                                                                            ; work         ;
;          |lpm_divide_1jm:auto_generated|          ; 126 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated                                                                              ; work         ;
;             |sign_div_unsign_plh:divider|         ; 126 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider                                                  ; work         ;
;                |alt_u_div_67f:divider|            ; 126 (126)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div0|lpm_divide_1jm:auto_generated|sign_div_unsign_plh:divider|alt_u_div_67f:divider                            ; work         ;
;       |lpm_divide:Div1|                           ; 210 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div1                                                                                                            ; work         ;
;          |lpm_divide_2jm:auto_generated|          ; 210 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated                                                                              ; work         ;
;             |sign_div_unsign_qlh:divider|         ; 210 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider                                                  ; work         ;
;                |alt_u_div_87f:divider|            ; 210 (210)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|logic_ctrl:ut_logic_ctrl|lpm_divide:Div1|lpm_divide_2jm:auto_generated|sign_div_unsign_qlh:divider|alt_u_div_87f:divider                            ; work         ;
;    |pwm_ctrl:ut_pwm_ctrl|                         ; 206 (24)          ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl                                                                                                                                ; work         ;
;       |lpm_divide:Div0|                           ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0                                                                                                                ; work         ;
;          |lpm_divide_7jm:auto_generated|          ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated                                                                                  ; work         ;
;             |sign_div_unsign_vlh:divider|         ; 157 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider                                                      ; work         ;
;                |alt_u_div_i7f:divider|            ; 157 (157)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0|lpm_divide_7jm:auto_generated|sign_div_unsign_vlh:divider|alt_u_div_i7f:divider                                ; work         ;
;       |lpm_mult:Mult0|                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0                                                                                                                 ; work         ;
;          |multcore:mult_core|                     ; 25 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core                                                                                              ; work         ;
;             |mpar_add:padder|                     ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                              ; work         ;
;                |lpm_add_sub:adder[0]|             ; 10 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                         ; work         ;
;                   |add_sub_ogh:auto_generated|    ; 10 (10)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_ogh:auto_generated                              ; work         ;
;    |speed_acq:ut_speed_acq|                       ; 1040 (87)         ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|speed_acq:ut_speed_acq                                                                                                                              ; work         ;
;       |lpm_divide:Div0|                           ; 953 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|speed_acq:ut_speed_acq|lpm_divide:Div0                                                                                                              ; work         ;
;          |lpm_divide_lkm:auto_generated|          ; 953 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_lkm:auto_generated                                                                                ; work         ;
;             |sign_div_unsign_dnh:divider|         ; 953 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider                                                    ; work         ;
;                |alt_u_div_eaf:divider|            ; 953 (953)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|speed_acq:ut_speed_acq|lpm_divide:Div0|lpm_divide_lkm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_eaf:divider                              ; work         ;
;    |uart_rx:ut_uart_rx|                           ; 44 (44)           ; 54 (54)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|uart_rx:ut_uart_rx                                                                                                                                  ; work         ;
;    |uart_tx:ut_uart_tx|                           ; 109 (109)         ; 51 (51)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |SmartFans|uart_tx:ut_uart_tx                                                                                                                                  ; work         ;
+---------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|state                                                             ;
+--------------------+-----------------+----------------+--------------------+--------------+----------------+--------------+
; Name               ; state.S_RD_TEMP ; state.S_RD_CMD ; state.S_INIT_AGAIN ; state.S_WAIT ; state.S_WR_CMD ; state.S_INIT ;
+--------------------+-----------------+----------------+--------------------+--------------+----------------+--------------+
; state.S_INIT       ; 0               ; 0              ; 0                  ; 0            ; 0              ; 0            ;
; state.S_WR_CMD     ; 0               ; 0              ; 0                  ; 0            ; 1              ; 1            ;
; state.S_WAIT       ; 0               ; 0              ; 0                  ; 1            ; 0              ; 1            ;
; state.S_INIT_AGAIN ; 0               ; 0              ; 1                  ; 0            ; 0              ; 1            ;
; state.S_RD_CMD     ; 0               ; 1              ; 0                  ; 0            ; 0              ; 1            ;
; state.S_RD_TEMP    ; 1               ; 0              ; 0                  ; 0            ; 0              ; 1            ;
+--------------------+-----------------+----------------+--------------------+--------------+----------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------+
; State Machine - |SmartFans|uart_tx:ut_uart_tx|state             ;
+-----------------+-------------+---------------+-----------------+
; Name            ; state.START ; state.WAIT_1s ; state.SEND_BYTE ;
+-----------------+-------------+---------------+-----------------+
; state.START     ; 0           ; 0             ; 0               ;
; state.SEND_BYTE ; 1           ; 0             ; 1               ;
; state.WAIT_1s   ; 1           ; 1             ; 0               ;
+-----------------+-------------+---------------+-----------------+


+------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                 ;
+-------------------------------------------+----------------------------------------+
; Register name                             ; Reason for Removal                     ;
+-------------------------------------------+----------------------------------------+
; ds18b20_ctrl:ut_ds18b20_ctrl|data[11..19] ; Stuck at GND due to stuck port data_in ;
; ds18b20_ctrl:ut_ds18b20_ctrl|state~4      ; Lost fanout                            ;
; ds18b20_ctrl:ut_ds18b20_ctrl|state~5      ; Lost fanout                            ;
; ds18b20_ctrl:ut_ds18b20_ctrl|state~6      ; Lost fanout                            ;
; Total Number of Removed Registers = 12    ;                                        ;
+-------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |SmartFans|uart_tx:ut_uart_tx|baud_cnt[4]          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SmartFans|ds18b20_ctrl:ut_ds18b20_ctrl|bit_cnt[1] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |SmartFans|uart_tx:ut_uart_tx|bit_cnt[2]           ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |SmartFans|speed_acq:ut_speed_acq|counter[3]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |SmartFans|uart_rx:ut_uart_rx|rx_data[12]          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; Yes        ; |SmartFans|logic_ctrl:ut_logic_ctrl|duty_data[2]   ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |SmartFans|uart_tx:ut_uart_tx|Selector1            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic_ctrl:ut_logic_ctrl ;
+--------------------+-------+------------------------------------------+
; Parameter Name     ; Value ; Type                                     ;
+--------------------+-------+------------------------------------------+
; Per_Duty_500_1000  ; 25    ; Signed Integer                           ;
; Per_Duty_1000_1950 ; 32    ; Signed Integer                           ;
; Per_Duty_1950_3800 ; 37    ; Signed Integer                           ;
+--------------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_rx:ut_uart_rx     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; UART_BPS       ; 00000000000000011100001000000000 ; Unsigned Binary ;
; CLK_FREQ       ; 00000010111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_tx:ut_uart_tx     ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; UART_BPS       ; 00000000000000011100001000000000 ; Unsigned Binary ;
; CLK_FREQ       ; 00000010111110101111000010000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: speed_acq:ut_speed_acq ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; CLK_FREQ       ; 50000000 ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ds18b20_ctrl:ut_ds18b20_ctrl ;
+----------------+------------------+---------------------------------------+
; Parameter Name ; Value            ; Type                                  ;
+----------------+------------------+---------------------------------------+
; S_INIT         ; 001              ; Unsigned Binary                       ;
; S_WR_CMD       ; 010              ; Unsigned Binary                       ;
; S_WAIT         ; 011              ; Unsigned Binary                       ;
; S_INIT_AGAIN   ; 100              ; Unsigned Binary                       ;
; S_RD_CMD       ; 101              ; Unsigned Binary                       ;
; S_RD_TEMP      ; 110              ; Unsigned Binary                       ;
; WR_44CC_CMD    ; 0100010011001100 ; Unsigned Binary                       ;
; WR_BECC_CMD    ; 1011111011001100 ; Unsigned Binary                       ;
; S_WAIT_MAX     ; 750000           ; Signed Integer                        ;
+----------------+------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+------------------------------+
; Parameter Name                                 ; Value        ; Type                         ;
+------------------------------------------------+--------------+------------------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE               ;
; LPM_WIDTHA                                     ; 11           ; Untyped                      ;
; LPM_WIDTHB                                     ; 10           ; Untyped                      ;
; LPM_WIDTHP                                     ; 21           ; Untyped                      ;
; LPM_WIDTHR                                     ; 21           ; Untyped                      ;
; LPM_WIDTHS                                     ; 1            ; Untyped                      ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped                      ;
; LPM_PIPELINE                                   ; 0            ; Untyped                      ;
; LATENCY                                        ; 0            ; Untyped                      ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped                      ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped                      ;
; USE_EAB                                        ; OFF          ; Untyped                      ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped                      ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped                      ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped                      ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K          ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped                      ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped                      ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped                      ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped                      ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped                      ;
+------------------------------------------------+--------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                ;
+------------------------+----------------+-----------------------------------------------------+
; LPM_WIDTHN             ; 20             ; Untyped                                             ;
; LPM_WIDTHD             ; 14             ; Untyped                                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                             ;
; LPM_PIPELINE           ; 0              ; Untyped                                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                             ;
; CBXI_PARAMETER         ; lpm_divide_ekm ; Untyped                                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                      ;
+------------------------+----------------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0 ;
+------------------------------------------------+--------------+----------------------+
; Parameter Name                                 ; Value        ; Type                 ;
+------------------------------------------------+--------------+----------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE       ;
; LPM_WIDTHA                                     ; 7            ; Untyped              ;
; LPM_WIDTHB                                     ; 11           ; Untyped              ;
; LPM_WIDTHP                                     ; 18           ; Untyped              ;
; LPM_WIDTHR                                     ; 18           ; Untyped              ;
; LPM_WIDTHS                                     ; 1            ; Untyped              ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped              ;
; LPM_PIPELINE                                   ; 0            ; Untyped              ;
; LATENCY                                        ; 0            ; Untyped              ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped              ;
; INPUT_B_IS_CONSTANT                            ; YES          ; Untyped              ;
; USE_EAB                                        ; OFF          ; Untyped              ;
; MAXIMIZE_SPEED                                 ; 6            ; Untyped              ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped              ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped              ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K  ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped              ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped              ;
; CBXI_PARAMETER                                 ; NOTHING      ; Untyped              ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped              ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped              ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped              ;
+------------------------------------------------+--------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 18             ; Untyped                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_7jm ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: speed_acq:ut_speed_acq|lpm_divide:Div0 ;
+------------------------+----------------+-----------------------------------------------+
; Parameter Name         ; Value          ; Type                                          ;
+------------------------+----------------+-----------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                       ;
; LPM_WIDTHD             ; 27             ; Untyped                                       ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                       ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                       ;
; CBXI_PARAMETER         ; lpm_divide_lkm ; Untyped                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                ;
+------------------------+----------------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: logic_ctrl:ut_logic_ctrl|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 5              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_1jm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: logic_ctrl:ut_logic_ctrl|lpm_divide:Div1 ;
+------------------------+----------------+-------------------------------------------------+
; Parameter Name         ; Value          ; Type                                            ;
+------------------------+----------------+-------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                         ;
; LPM_WIDTHD             ; 6              ; Untyped                                         ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                         ;
; LPM_PIPELINE           ; 0              ; Untyped                                         ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                         ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                         ;
; CBXI_PARAMETER         ; lpm_divide_2jm ; Untyped                                         ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                         ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                         ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                      ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                    ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                    ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                  ;
+------------------------+----------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Partition Dependent Files                                                              ;
+-----------------------+-------------------+---------+----------------------------------+
; File                  ; Location          ; Library ; Checksum                         ;
+-----------------------+-------------------+---------+----------------------------------+
; ../rtl/ds18b20_ctrl.v ; Project Directory ; work    ; 01a69bb450a25a78687b13d53146986d ;
; ../rtl/logic_ctrl.v   ; Project Directory ; work    ; f45eb9ec035782bebad14229fe607206 ;
; ../rtl/pwm_ctrl.v     ; Project Directory ; work    ; cae98587f3a6e54ef0f935f3f7fc29bf ;
; ../rtl/SmartFans.v    ; Project Directory ; work    ; c37b9efa040b729d6c6f04edb2180679 ;
; ../rtl/speed_acq.v    ; Project Directory ; work    ; 9d37f51a84030efd5086d3f498fcb821 ;
; ../rtl/uart_rx.v      ; Project Directory ; work    ; b62ac2648079ac4ed7c55b52e2d246c8 ;
; ../rtl/uart_tx.v      ; Project Directory ; work    ; 0450ddcc8a3f6a380655a795ee390a34 ;
+-----------------------+-------------------+---------+----------------------------------+


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                 ;
+-------------------------------------------------+------------------------------+----------------+
; Parameter Name                                  ; Value                        ; Type           ;
+-------------------------------------------------+------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                ; String         ;
; sld_node_info                                   ; 805334528                    ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                            ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                            ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                            ; Signed Integer ;
; sld_data_bits                                   ; 1                            ; Untyped        ;
; sld_trigger_bits                                ; 1                            ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                           ; Signed Integer ;
; sld_node_crc_hiword                             ; 27339                        ; Untyped        ;
; sld_node_crc_loword                             ; 27114                        ; Untyped        ;
; SLD_INCREMENTAL_ROUTING                         ; 0                            ; Signed Integer ;
; sld_sample_depth                                ; 2048                         ; Untyped        ;
; sld_segment_size                                ; 2048                         ; Untyped        ;
; SLD_RAM_BLOCK_TYPE                              ; AUTO                         ; String         ;
; sld_state_bits                                  ; 11                           ; Untyped        ;
; sld_buffer_full_stop                            ; 1                            ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                            ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                            ; Signed Integer ;
; sld_trigger_level                               ; 1                            ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                            ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                            ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                            ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                            ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                     ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                            ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                            ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                         ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                         ; String         ;
; sld_inversion_mask_length                       ; 28                           ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                            ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd    ; String         ;
; sld_state_flow_use_generated                    ; 0                            ; Untyped        ;
; sld_current_resource_width                      ; 1                            ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                          ; Untyped        ;
; SLD_STORAGE_QUALIFIER_BITS                      ; 1                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                            ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                          ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                            ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                            ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                        ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                            ; Signed Integer ;
+-------------------------------------------------+------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 1                ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:05     ;
; Top                            ; 00:00:05     ;
; sld_hub:auto_hub               ; 00:00:05     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jan 07 17:58:38 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SmartFans -c SmartFans
Info (11104): Parallel Compilation has detected 20 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 14 of the 14 physical processors detected instead.
Info (12021): Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/ds18b20_ctrl.v
    Info (12023): Found entity 1: ds18b20_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/uart_tx.v
    Info (12023): Found entity 1: uart_tx
Info (12021): Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/speed_acq.v
    Info (12023): Found entity 1: speed_acq
Info (12021): Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/uart_rx.v
    Info (12023): Found entity 1: uart_rx
Info (12021): Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/smartfans.v
    Info (12023): Found entity 1: SmartFans
Info (12021): Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/pwm_ctrl.v
    Info (12023): Found entity 1: pwm_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file /project/quartusprj/school/smartfans/rtl/logic_ctrl.v
    Info (12023): Found entity 1: logic_ctrl
Info (12127): Elaborating entity "SmartFans" for the top level hierarchy
Info (12128): Elaborating entity "logic_ctrl" for hierarchy "logic_ctrl:ut_logic_ctrl"
Warning (10230): Verilog HDL assignment warning at logic_ctrl.v(37): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at logic_ctrl.v(39): truncated value with size 32 to match size of target (7)
Warning (10230): Verilog HDL assignment warning at logic_ctrl.v(41): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "pwm_ctrl" for hierarchy "pwm_ctrl:ut_pwm_ctrl"
Warning (10230): Verilog HDL assignment warning at pwm_ctrl.v(11): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at pwm_ctrl.v(19): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart_rx:ut_uart_rx"
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart_tx:ut_uart_tx"
Info (12128): Elaborating entity "speed_acq" for hierarchy "speed_acq:ut_speed_acq"
Warning (10036): Verilog HDL or VHDL warning at speed_acq.v(12): object "fg_signal_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at speed_acq.v(48): truncated value with size 32 to match size of target (26)
Warning (10230): Verilog HDL assignment warning at speed_acq.v(60): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "ds18b20_ctrl" for hierarchy "ds18b20_ctrl:ut_ds18b20_ctrl"
Warning (10230): Verilog HDL assignment warning at ds18b20_ctrl.v(37): truncated value with size 20 to match size of target (8)
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ot14.tdf
    Info (12023): Found entity 1: altsyncram_ot14
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf
    Info (12023): Found entity 1: mux_rsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf
    Info (12023): Found entity 1: cntr_g9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf
    Info (12023): Found entity 1: cntr_egi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (12206): 3 design partitions require synthesis
    Info (12211): Partition "Top" requires synthesis because there were changes to its dependent source files
    Info (12213): Partition "sld_signaltap:auto_signaltap_0" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
    Info (12213): Partition "sld_hub:auto_hub" requires synthesis because the project database does not contain a post-synthesis netlist for this partition
Info (12209): No design partitions will skip synthesis in the current incremental compilation
Info (281037): Using 14 processors to synthesize 3 partitions in parallel
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jan 07 17:58:41 2025
Info: Command: quartus_map --parallel=1 --helper=0 --partition=Top SmartFans -c SmartFans
Info (278001): Inferred 7 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ds18b20_ctrl:ut_ds18b20_ctrl|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "ds18b20_ctrl:ut_ds18b20_ctrl|Div0"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "pwm_ctrl:ut_pwm_ctrl|Mult0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "pwm_ctrl:ut_pwm_ctrl|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "speed_acq:ut_speed_acq|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "logic_ctrl:ut_logic_ctrl|Div0"
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "logic_ctrl:ut_logic_ctrl|Div1"
Info (12130): Elaborated megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "21"
    Info (12134): Parameter "LPM_WIDTHR" = "21"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ngh.tdf
    Info (12023): Found entity 1: add_sub_ngh
Info (12131): Elaborated megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rgh.tdf
    Info (12023): Found entity 1: add_sub_rgh
Info (12131): Elaborated megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0"
Info (12133): Instantiated megafunction "ds18b20_ctrl:ut_ds18b20_ctrl|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "20"
    Info (12134): Parameter "LPM_WIDTHD" = "14"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ekm.tdf
    Info (12023): Found entity 1: lpm_divide_ekm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_6nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_6nh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_0af.tdf
    Info (12023): Found entity 1: alt_u_div_0af
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12130): Elaborated megafunction instantiation "pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "7"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "18"
    Info (12134): Parameter "LPM_WIDTHR" = "18"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0"
Info (12131): Elaborated megafunction instantiation "pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ogh.tdf
    Info (12023): Found entity 1: add_sub_ogh
Info (12131): Elaborated megafunction instantiation "pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "pwm_ctrl:ut_pwm_ctrl|lpm_mult:Mult0"
Info (12130): Elaborated megafunction instantiation "pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0"
Info (12133): Instantiated megafunction "pwm_ctrl:ut_pwm_ctrl|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "18"
    Info (12134): Parameter "LPM_WIDTHD" = "7"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7jm.tdf
    Info (12023): Found entity 1: lpm_divide_7jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_vlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_i7f.tdf
    Info (12023): Found entity 1: alt_u_div_i7f
Info (12130): Elaborated megafunction instantiation "speed_acq:ut_speed_acq|lpm_divide:Div0"
Info (12133): Instantiated megafunction "speed_acq:ut_speed_acq|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "27"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_lkm.tdf
    Info (12023): Found entity 1: lpm_divide_lkm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_eaf.tdf
    Info (12023): Found entity 1: alt_u_div_eaf
Info (12130): Elaborated megafunction instantiation "logic_ctrl:ut_logic_ctrl|lpm_divide:Div0"
Info (12133): Instantiated megafunction "logic_ctrl:ut_logic_ctrl|lpm_divide:Div0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_1jm.tdf
    Info (12023): Found entity 1: lpm_divide_1jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf
    Info (12023): Found entity 1: sign_div_unsign_plh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf
    Info (12023): Found entity 1: alt_u_div_67f
Info (12130): Elaborated megafunction instantiation "logic_ctrl:ut_logic_ctrl|lpm_divide:Div1"
Info (12133): Instantiated megafunction "logic_ctrl:ut_logic_ctrl|lpm_divide:Div1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf
    Info (12023): Found entity 1: lpm_divide_2jm
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf
    Info (12023): Found entity 1: sign_div_unsign_qlh
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf
    Info (12023): Found entity 1: alt_u_div_87f
Info (281020): Starting Logic Optimization and Technology Mapping for Top Partition
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 3 registers lost all their fanouts during netlist optimizations.
Info (21057): Implemented 2299 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 2 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 2292 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4631 megabytes
    Info: Processing ended: Tue Jan 07 17:58:46 2025
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:07
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jan 07 17:58:41 2025
Info: Command: quartus_map --parallel=1 --helper=1 --partition=sld_signaltap:auto_signaltap_0 SmartFans -c SmartFans
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (18057): The assignment to disallow NOT gate push-back on register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_out_mode_ff" is ignored
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (21057): Implemented 467 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 59 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 395 logic cells
    Info (21064): Implemented 1 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4581 megabytes
    Info: Processing ended: Tue Jan 07 17:58:42 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Jan 07 17:58:41 2025
Info: Command: quartus_map --parallel=1 --helper=2 --partition=sld_hub:auto_hub SmartFans -c SmartFans
Info (281019): Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sld_hub:auto_hub|receive[0][0]" is stuck at GND
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 202 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 37 output pins
    Info (21061): Implemented 146 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4581 megabytes
    Info: Processing ended: Tue Jan 07 17:58:42 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:03
Info (281038): Finished parallel synthesis of all partitions
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 4727 megabytes
    Info: Processing ended: Tue Jan 07 17:58:46 2025
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:09


