\begin{table*}[t]
\centering
\caption{Cumulative latency and cache breakdown across all circuit–qubit–depth configurations.}
\label{tab:cache_all}
\resizebox{\textwidth}{!}{
\renewcommand{\arraystretch}{1.2}
\begin{tabular}{| l || r r c || r r r r r c |}
\hline
Circuit & E2E(Base) & E2E(TC) & \textbf{E2E Speedup} & Transpile (B) & Cache Search (TC) & Transpile (TC) & Cache Write (TC) & TC Sum $^\dagger$ & \textbf{Compile Speedup} \\
\hline
\hline
GHZ-Chain\_all\_QD & $14.370$ & $7.683$ & $\textbf{1.87}$$\times$ & $7.663$ & $0.040$ & $0.793$ & $0.863$ & $1.696$ & $\textbf{4.52}$$\times$ \\
LinearEnt\_all\_QD & $25.893$ & $11.646$ & $\textbf{2.22}$$\times$ & $17.561$ & $0.129$ & $2.045$ & $0.680$ & $2.854$ & $\textbf{6.15}$$\times$ \\
QFT-Like\_all\_QD & $105.742$ & $28.641$ & $\textbf{3.69}$$\times$ & $86.867$ & $0.229$ & $8.628$ & $0.733$ & $9.591$ & $\textbf{9.06}$$\times$ \\
\hline
\end{tabular}
}
\end{table*}
