// Seed: 862493604
module module_0 (
    output wire id_0,
    output tri1 id_1,
    output wire id_2,
    output tri1 id_3,
    input  wand id_4
);
  reg id_6, id_7, id_8, id_9, id_10, id_11;
  wire id_12;
  wire id_13;
  reg  id_14;
  wire id_15;
  always id_14 <= id_11;
  wire id_16, id_17;
  wire id_18, id_19;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    output tri id_2
    , id_10,
    input tri0 id_3,
    input tri id_4,
    output wor id_5,
    output tri0 id_6,
    input tri0 id_7,
    input wor id_8
);
  assign id_2  = id_4;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_1,
      id_1,
      id_4
  );
  assign modCall_1.id_3 = 0;
  assign id_1 = id_8 - 1;
endmodule
