INFO-FLOW: Workspace C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1 opened at Wed Oct 26 23:35:41 +0800 2022
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.lib 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.lib 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/dsp48e2.hlp 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.147 sec.
Command     ap_source done; 0.147 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.lib 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.hlp 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.hlp 
Execute     source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
Execute     set_part xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Command       ap_part_info done; 0.81 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute         get_default_platform 
Execute         license_isbetapart xczu3eg 
Command         license_isbetapart done; error code: 1; 
Execute         ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynquplus/zynquplus_fpv7 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xczu3eg-sbva484-1-e'
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       get_default_platform 
Command     set_part done; 0.931 sec.
Execute     ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Execute     config_export -version=0.2.1 
Command   open_solution done; 1.158 sec.
Execute   set_part xczu3eg-sbva484-1-e -tool vivado 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data single -quiet 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     add_library xilinx/zynquplus/zynquplus:xczu3eg:-sbva484:-1-e 
Execute       get_default_platform 
Execute       license_isbetapart xczu3eg 
Command       license_isbetapart done; error code: 1; 
Execute       ap_part_info -data single -name xczu3eg-sbva484-1-e 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data resources 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -resource {SLICE 8820} {LUT 70560} {FF 141120} {DSP48E 360} {BRAM 432} {URAM 0} 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynquplus/zynquplus_fpv7 
Execute       get_default_platform 
Execute     ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute     get_default_platform 
Command   set_part done; 0.112 sec.
Execute   create_clock -period 10 -name default 
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   config_export -format ip_catalog -rtl verilog -version 0.2.1 
Execute   source ./f_b_0/solution1/directives.tcl 
Execute     set_directive_resource -core RAM_2P_LUTRAM max fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Conv2d1 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Conv2d2 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Conv2d3 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Relu1 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Relu2 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixExtensionImproved fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixMultiply1 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixMultiply2 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixMultiply3 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Conv2d_b1 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Conv2d_b2 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Conv2d_b3 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Conv2d_b4 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Conv2d_b5 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixBackPropagationMultiply1 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixBackPropagationMultiply2 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixBackPropagationMultiply3 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM CalculateMatrixGrad1 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM CalculateMatrixGrad2 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM CalculateMatrixGrad3 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM ReluBackPropagation1 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM ReluBackPropagation2 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Padding1 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM Padding2 fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM OverturnKernel fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM MatrixSplit fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM backward fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM forward fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM outWrite fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_resource -core RAM_2P_LUTRAM forw_back fc_hidden_layer2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
Execute     set_directive_interface -mode s_axilite -bundle ctrl forw_back lr 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
Execute     set_directive_pipeline Conv2d_b1/Conv2d_b1_label4 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Conv2d_b2/Conv2d_b2_label5 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Conv2d_b3/Conv2d_b3_label6 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Conv2d_b4/Conv2d_b4_label7 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Conv2d_b5/Conv2d_b5_label8 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Conv2d1/Conv2d1_label0 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Conv2d2/Conv2d2_label1 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_pipeline Conv2d3/Conv2d3_label2 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
Execute     set_directive_interface -mode m_axi -depth 32 -bundle data forw_back lr 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
Command   ap_source done; 0.259 sec.
Execute   csynth_design 
Execute     get_config_compile -dump_cfg 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'f_b_0/forw_back.c' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling f_b_0/forw_back.c as C
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       is_encrypted f_b_0/forw_back.c 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls  -fno-exceptions  -D__llvm__  -E "f_b_0/forw_back.c"     -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  -o "C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-exceptions -D__llvm__ -E f_b_0/forw_back.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c
Command       clang done; 1.261 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c  -fno-limit-debug-info -gcc-toolchain "D:/Xilinx/Vivado/2019.1/msys" -hls    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89   -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl=  "C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c"  -o "C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -D__cdecl= C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/useless.bc
WARNING: [HLS 200-40] In file included from f_b_0/forw_back.c:1:
f_b_0/forw_back.c:236:36: warning: incompatible pointer types passing 'float [1][45]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixBackPropagationMultiply1(second_relu,out_grad,out_wgrad);
                                   ^~~~~~~~~~~
f_b_0/forw_back.c:147:44: note: passing argument to parameter 'para' here
void MatrixBackPropagationMultiply1(float *para,float *grad,float *rgrad){
                                           ^
f_b_0/forw_back.c:239:26: warning: incompatible pointer types passing 'float [45][10]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    CalculateMatrixGrad1(fc_hidden_layer3,out_grad,second_rgrad);
                         ^~~~~~~~~~~~~~~~
f_b_0/forw_back.c:168:34: note: passing argument to parameter 'input_matrix' here
void CalculateMatrixGrad1(float *input_matrix,float *grad,float *output_matrix){
                                 ^
f_b_0/forw_back.c:241:26: warning: incompatible pointer types passing 'float [1][45]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    ReluBackPropagation1(second_fc,second_rgrad,second_grad);
                         ^~~~~~~~~
f_b_0/forw_back.c:193:34: note: passing argument to parameter 'input_matrix' here
void ReluBackPropagation1(float *input_matrix,float *grad,float *output_matrix){
                                 ^
f_b_0/forw_back.c:243:36: warning: incompatible pointer types passing 'float [1][180]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixBackPropagationMultiply2(first_relu,second_grad,second_wgrad);
                                   ^~~~~~~~~~
f_b_0/forw_back.c:154:44: note: passing argument to parameter 'para' here
void MatrixBackPropagationMultiply2(float *para,float *grad,float *rgrad){
                                           ^
f_b_0/forw_back.c:247:26: warning: incompatible pointer types passing 'float [180][45]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    CalculateMatrixGrad2(fc_hidden_layer2,second_grad,first_rgrad);
                         ^~~~~~~~~~~~~~~~
f_b_0/forw_back.c:176:34: note: passing argument to parameter 'input_matrix' here
void CalculateMatrixGrad2(float *input_matrix,float *grad,float *output_matrix){
                                 ^
f_b_0/forw_back.c:249:26: warning: incompatible pointer types passing 'float [1][180]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    ReluBackPropagation2(first_fc,first_rgrad,first_grad);
                         ^~~~~~~~
f_b_0/forw_back.c:199:34: note: passing argument to parameter 'input_matrix' here
void ReluBackPropagation2(float *input_matrix,float *grad,float *output_matrix){
                                 ^
f_b_0/forw_back.c:251:36: warning: incompatible pointer types passing 'float [1][576]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    MatrixBackPropagationMultiply3(flatten_conv,first_grad,first_wgrad);
                                   ^~~~~~~~~~~~
f_b_0/forw_back.c:161:44: note: passing argument to parameter 'para' here
void MatrixBackPropagationMultiply3(float *para,float *grad,float *rgrad){
                                           ^
f_b_0/forw_back.c:253:26: warning: incompatible pointer types passing 'float [576][180]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    CalculateMatrixGrad3(fc_hidden_layer1,first_grad,third_conv_grad1);
                         ^~~~~~~~~~~~~~~~
f_b_0/forw_back.c:184:34: note: passing argument to parameter 'input_matrix' here
void CalculateMatrixGrad3(float *input_matrix,float *grad,float *output_matrix){
                                 ^
f_b_0/forw_back.c:256:15: warning: incompatible pointer types passing 'float [26][26]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d_b1(sencond_conv1,third_conv_grad1,third_kernel_grad);
              ^~~~~~~~~~~~~
f_b_0/forw_back.c:101:23: note: passing argument to parameter 'input_matrix' here
void Conv2d_b1(float *input_matrix,float *kernel,float *out_matrix){
                      ^
f_b_0/forw_back.c:259:20: warning: incompatible pointer types passing 'float [3][3]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    OverturnKernel(conv_kernel3,third_kernel_overturn);
                   ^~~~~~~~~~~~
f_b_0/forw_back.c:217:28: note: passing argument to parameter 'input_matrix' here
void OverturnKernel(float *input_matrix,float *output_matrix){
                           ^
f_b_0/forw_back.c:264:15: warning: incompatible pointer types passing 'float [28][28]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d_b3(first_conv1,second_conv_grad1,second_kernel_grad);
              ^~~~~~~~~~~
f_b_0/forw_back.c:119:23: note: passing argument to parameter 'input_matrix' here
void Conv2d_b3(float *input_matrix,float *kernel,float *out_matrix){
                      ^
f_b_0/forw_back.c:267:20: warning: incompatible pointer types passing 'float [3][3]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    OverturnKernel(conv_kernel2,second_kernel_overturn);
                   ^~~~~~~~~~~~
f_b_0/forw_back.c:217:28: note: passing argument to parameter 'input_matrix' here
void OverturnKernel(float *input_matrix,float *output_matrix){
                           ^
f_b_0/forw_back.c:272:15: warning: incompatible pointer types passing 'float [30][30]' to parameter of type 'float *' [-Wincompatible-pointer-types]
    Conv2d_b5(mnist_data,first_conv_grad,first_kernel_grad);
              ^~~~~~~~~~
f_b_0/forw_back.c:137:23: note: passing argument to parameter 'input_matrix' here
void Conv2d_b5(float *input_matrix,float *kernel,float *out_matrix){
                      ^
f_b_0/forw_back.c:275:5: warning: implicitly declaring library function 'memcpy' with type 'void *(void *, const void *, unsigned long long)'
    memcpy(lr, lr_in, sizeof(float));
    ^
f_b_0/forw_back.c:275:5: note: please include the header <string.h> or explicitly provide a declaration for 'memcpy'
f_b_0/forw_back.c:314:14: warning: incompatible pointer types passing 'float [30][30]' to parameter of type 'float *' [-Wincompatible-pointer-types]
  Conv2d1(28,mnist_data,conv_kernel1,first_conv1);
             ^~~~~~~~~~
f_b_0/forw_back.c:31:33: note: passing argument to parameter 'input_matrix' here
void Conv2d1(int ershiba,float *input_matrix,float *kernel,float *out_matrix){
                                ^
f_b_0/forw_back.c:314:25: warning: incompatible pointer types passing 'float [3][3]' to parameter of type 'float *' [-Wincompatible-pointer-types]
  Conv2d1(28,mnist_data,conv_kernel1,first_conv1);
                        ^~~~~~~~~~~~
f_b_0/forw_back.c:31:53: note: passing argument to parameter 'kernel' here
void Conv2d1(int ershiba,float *input_matrix,float *kernel,float *out_matrix){
                                                    ^
f_b_0/forw_back.c:314:38: warning: incompatible pointer types passing 'float [28][28]' to parameter of type 'float *' [-Wincompatible-pointer-types]
  Conv2d1(28,mnist_data,conv_kernel1,first_conv1);
                                     ^~~~~~~~~~~
f_b_0/forw_back.c:31:67: note: passing argument to parameter 'out_matrix' here
void Conv2d1(int ershiba,float *input_matrix,float *kernel,float *out_matrix){
                                                                  ^
f_b_0/forw_back.c:315:11: warning: incompatible pointer types passing 'float [28][28]' to parameter of type 'float *' [-Wincompatible-pointer-types]
  Conv2d2(first_conv1,conv_kernel2,sencond_conv1);
          ^~~~~~~~~~~
f_b_0/forw_back.c:41:21: note: passing argument to parameter 'input_matrix' here
void Conv2d2(float *input_matrix,float *kernel,float *out_matrix){
                    ^
f_b_0/forw_back.c:315:23: warning: incompatible pointer types passing 'float [3][3]' to parameter of type 'float *' [-Wincompatible-pointer-types]
  Conv2d2(first_conv1,conv_kernel2,sencond_conv1);
                      ^~~~~~~~~~~~
f_b_0/forw_back.c:41:41: note: passing argument to parameter 'kernel' here
void Conv2d2(float *input_matrix,float *kernel,float *out_matrix){
                                        ^
f_b_0/forw_back.c:315:36: warning: incompatible pointer types passing 'float [26][26]' to parameter of type 'float *' [-Wincompatible-pointer-types]
  Conv2d2(first_conv1,conv_kernel2,sencond_conv1);
                                   ^~~~~~~~~~~~~
f_b_0/forw_back.c:41:55: note: passing argument to parameter 'out_matrix' here
void Conv2d2(float *input_matrix,float *kernel,float *out_matrix){
                                                      ^
f_b_0/forw_back.c:51:21: note: passing argument to parameter 'input_matrix' here
void Conv2d3(float *input_matrix,float *kernel,float *out_matrix){
                    ^
f_b_0/forw_back.c:51:41: note: passing argument to parameter 'kernel' here
void Conv2d3(float *input_matrix,float *kernel,float *out_matrix){
                                        ^
f_b_0/forw_back.c:51:55: note: passing argument to parameter 'out_matrix' here
void Conv2d3(float *input_matrix,float *kernel,float *out_matrix){
                                                      ^
f_b_0/forw_back.c:71:37: note: passing argument to parameter 'input_matrix1' here
void MatrixExtensionImproved(float *input_matrix1,float *output_matrix){
                                    ^
f_b_0/forw_back.c:71:58: note: passing argument to parameter 'output_matrix' here
void MatrixExtensionImproved(float *input_matrix1,float *output_matrix){
                                                         ^
f_b_0/forw_back.c:78:29: note: passing argument to parameter 'input_matrix' here
void MatrixMultiply1(float *input_matrix,float *para_layer,float*output_matrix){
                            ^
f_b_0/forw_back.c:78:49: note: passing argument to parameter 'para_layer' here
void MatrixMultiply1(float *input_matrix,float *para_layer,float*output_matrix){
                                                ^
f_b_0/forw_back.c:78:66: note: passing argument to parameter 'output_matrix' here
void MatrixMultiply1(float *input_matrix,float *para_layer,float*output_matrix){
                                                                 ^
f_b_0/forw_back.c:61:19: note: passing argument to parameter 'input_matrix' here
void Relu1(float *input_matrix,float *output_matrix){
                  ^
f_b_0/forw_back.c:61:39: note: passing argument to parameter 'output_matrix' here
void Relu1(float *input_matrix,float *output_matrix){
                                      ^
f_b_0/forw_back.c:86:29: note: passing argument to parameter 'input_matrix' here
void MatrixMultiply2(float *input_matrix,float *para_layer,float*output_matrix){
                            ^
f_b_0/forw_back.c:86:49: note: passing argument to parameter 'para_layer' here
void MatrixMultiply2(float *input_matrix,float *para_layer,float*output_matrix){
                                                ^
f_b_0/forw_back.c:86:66: note: passing argument to parameter 'output_matrix' here
void MatrixMultiply2(float *input_matrix,float *para_layer,float*output_matrix){
                                                                 ^
f_b_0/forw_back.c:66:19: note: passing argument to parameter 'input_matrix' here
void Relu2(float *input_matrix,float *output_matrix){
                  ^
f_b_0/forw_back.c:66:39: note: passing argument to parameter 'output_matrix' here
void Relu2(float *input_matrix,float *output_matrix){
                                      ^
f_b_0/forw_back.c:94:29: note: passing argument to parameter 'input_matrix' here
void MatrixMultiply3(float *input_matrix,float *para_layer,float*output_matrix){
                            ^
f_b_0/forw_back.c:94:49: note: passing argument to parameter 'para_layer' here
void MatrixMultiply3(float *input_matrix,float *para_layer,float*output_matrix){
                                                ^
f_b_0/forw_back.c:94:66: note: passing argument to parameter 'output_matrix' here
void MatrixMultiply3(float *input_matrix,float *para_layer,float*output_matrix){
                                                                 ^
20 warnings generated.
Command       clang done; 1.249 sec.
INFO-FLOW: Done: GCC PP time: 2.6 seconds per iteration
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'RESOURCE' variable=positionBooleanTextRequiredfc_hidden_layer2 core=RAM_2P_LUTRAM 
INFO-FLOW: Setting directive 'INTERFACE' s_axilite=positionBoolean0mode port=positionBooleanTextRequiredlr bundle=ctrl 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'PIPELINE' 
INFO-FLOW: Setting directive 'INTERFACE' m_axi=positionBoolean0mode depth=32 port=positionBooleanTextRequiredlr bundle=data 
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c std=gnu89 -directive=C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c std=gnu89 -directive=C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.128 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/xilinx-dataflow-lawyer.forw_back.pp.0.c.diag.yml C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c -- -std=gnu99 -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/xilinx-dataflow-lawyer.forw_back.pp.0.c.out.log 2> C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/xilinx-dataflow-lawyer.forw_back.pp.0.c.err.log 
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c std=gnu89 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/tidy-3.1.forw_back.pp.0.c.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/tidy-3.1.forw_back.pp.0.c.out.log 2> C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/tidy-3.1.forw_back.pp.0.c.err.log 
Execute         ap_eval exec -ignorestderr D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pp.0.c -- -std=gnu89 -fhls -ferror-limit=0 > C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/xilinx-legacy-rewriter.forw_back.pp.0.c.out.log 2> C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/xilinx-legacy-rewriter.forw_back.pp.0.c.err.log 
Command       tidy_31 done; 0.148 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 0.3 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pragma.1.c std=gnu89 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pragma.1.c -- -std=gnu89 -fhls -ferror-limit=0
Command       tidy_31 done; 0.121 sec.
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pragma.2.c  -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pragma.2.c"    -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -std=gnu89  -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot" -I "D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.bc" 
INFO-FLOW: exec D:/Xilinx/Vivado/2019.1/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain D:/Xilinx/Vivado/2019.1/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.pragma.2.c -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -std=gnu89 -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot -I D:/Xilinx/Vivado/2019.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.bc
Command       clang done; 1.3 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.g.bc -hls-opt -except-internalize forw_back -LD:/Xilinx/Vivado/2019.1/win64/lib -lhlsm -lhlsmc++ -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.g 
Command       llvm-ld done; 1.019 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.195 ; gain = 94.652
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 186.195 ; gain = 94.652
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.pp.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.pp.0.bc -f 
Execute         llvm-ld C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.pp.0.bc -disable-opt -LD:/Xilinx/Vivado/2019.1/win64/lib -lfloatconversion -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.g.0 
Command         llvm-ld done; 0.663 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top forw_back -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.g.0.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.387 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 186.195 ; gain = 94.652
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.g.1.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'max' into 'Relu1' (f_b_0/forw_back.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Relu2' (f_b_0/forw_back.c:68) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixExtensionImproved' into 'forward' (f_b_0/forw_back.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'Relu1' into 'forward' (f_b_0/forw_back.c:325) automatically.
INFO: [XFORM 203-602] Inlining function 'Relu2' into 'forward' (f_b_0/forw_back.c:327) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply1' into 'backward' (f_b_0/forw_back.c:236) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad1' into 'backward' (f_b_0/forw_back.c:239) automatically.
INFO: [XFORM 203-602] Inlining function 'ReluBackPropagation1' into 'backward' (f_b_0/forw_back.c:241) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply2' into 'backward' (f_b_0/forw_back.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad2' into 'backward' (f_b_0/forw_back.c:247) automatically.
INFO: [XFORM 203-602] Inlining function 'ReluBackPropagation2' into 'backward' (f_b_0/forw_back.c:249) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply3' into 'backward' (f_b_0/forw_back.c:251) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad3' into 'backward' (f_b_0/forw_back.c:253) automatically.
INFO: [XFORM 203-602] Inlining function 'Padding1' into 'backward' (f_b_0/forw_back.c:261) automatically.
INFO: [XFORM 203-602] Inlining function 'Padding2' into 'backward' (f_b_0/forw_back.c:269) automatically.
Command         transform done; 0.974 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 186.195 ; gain = 94.652
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.g.1.bc to C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.o.1.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.o.1.tmp.bc -f 
WARNING: [XFORM 203-505] Ignore pipeline pragma in Loop whose tripcount is only 1 (f_b_0/forw_back.c:275) in function 'backward'.
INFO: [XFORM 203-502] Unrolling small iteration loop 'memcpy.lr.gep.lr_in' (f_b_0/forw_back.c:275) in function 'backward' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_b4_label7' (f_b_0/forw_back.c:133) in function 'Conv2d_b4' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_b2_label5' (f_b_0/forw_back.c:115) in function 'Conv2d_b2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_b5_label8' (f_b_0/forw_back.c:142) in function 'Conv2d_b5' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_b3_label6' (f_b_0/forw_back.c:124) in function 'Conv2d_b3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d_b1_label4' (f_b_0/forw_back.c:106) in function 'Conv2d_b1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d3_label2' (f_b_0/forw_back.c:56) in function 'Conv2d3' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d2_label1' (f_b_0/forw_back.c:46) in function 'Conv2d2' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Conv2d1_label0' (f_b_0/forw_back.c:36) in function 'Conv2d1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'memcpy.lr.gep.lr_in' (f_b_0/forw_back.c:275) in function 'backward' completely with a factor of 1.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_0/forw_back.c:133) in function 'Conv2d_b4' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_0/forw_back.c:115) in function 'Conv2d_b2' completely: variable loop bound.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (f_b_0/forw_back.c:142) in function 'Conv2d_b5' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (f_b_0/forw_back.c:124) in function 'Conv2d_b3' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (f_b_0/forw_back.c:106) in function 'Conv2d_b1' completely with a factor of 3.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_0/forw_back.c:56) in function 'Conv2d3' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_0/forw_back.c:46) in function 'Conv2d2' completely: variable loop bound.
WARNING: [XFORM 203-503] Cannot unroll loop 'Loop-1.1.1.1' (f_b_0/forw_back.c:36) in function 'Conv2d1' completely: variable loop bound.
INFO: [XFORM 203-102] Partitioning array 'lr' (f_b_0/forw_back.c:274) automatically.
INFO: [XFORM 203-102] Partitioning array 'second_relu' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'second_fc' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'outmlp' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'flatten_conv' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'first_relu' in dimension 1 automatically.
INFO: [XFORM 203-102] Partitioning array 'first_fc' in dimension 1 automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Relu1' (f_b_0/forw_back.c:63) automatically.
INFO: [XFORM 203-602] Inlining function 'max' into 'Relu2' (f_b_0/forw_back.c:68) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixExtensionImproved' into 'forward' (f_b_0/forw_back.c:322) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixMultiply1' into 'forward' (f_b_0/forw_back.c:324) automatically.
INFO: [XFORM 203-602] Inlining function 'Relu1' into 'forward' (f_b_0/forw_back.c:325) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixMultiply2' into 'forward' (f_b_0/forw_back.c:326) automatically.
INFO: [XFORM 203-602] Inlining function 'Relu2' into 'forward' (f_b_0/forw_back.c:327) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixMultiply3' into 'forward' (f_b_0/forw_back.c:328) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply1' into 'backward' (f_b_0/forw_back.c:236) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad1' into 'backward' (f_b_0/forw_back.c:239) automatically.
INFO: [XFORM 203-602] Inlining function 'ReluBackPropagation1' into 'backward' (f_b_0/forw_back.c:241) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply2' into 'backward' (f_b_0/forw_back.c:243) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad2' into 'backward' (f_b_0/forw_back.c:247) automatically.
INFO: [XFORM 203-602] Inlining function 'ReluBackPropagation2' into 'backward' (f_b_0/forw_back.c:249) automatically.
INFO: [XFORM 203-602] Inlining function 'MatrixBackPropagationMultiply3' into 'backward' (f_b_0/forw_back.c:251) automatically.
INFO: [XFORM 203-602] Inlining function 'CalculateMatrixGrad3' into 'backward' (f_b_0/forw_back.c:253) automatically.
INFO: [XFORM 203-602] Inlining function 'Padding1' into 'backward' (f_b_0/forw_back.c:261) automatically.
INFO: [XFORM 203-602] Inlining function 'Padding2' into 'backward' (f_b_0/forw_back.c:269) automatically.
Command         transform done; 2.808 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
Command         transform done; 1.155 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:06 ; elapsed = 00:00:14 . Memory (MB): peak = 186.195 ; gain = 94.652
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.o.2.bc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_0/forw_back.c:139:20) in function 'Conv2d_b5' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_0/forw_back.c:138:16) in function 'Conv2d_b5'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_b4_label7' (f_b_0/forw_back.c:133:18) in function 'Conv2d_b4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_0/forw_back.c:130:20) in function 'Conv2d_b4' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_0/forw_back.c:129:16) in function 'Conv2d_b4'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_0/forw_back.c:121:20) in function 'Conv2d_b3' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_0/forw_back.c:120:16) in function 'Conv2d_b3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d_b2_label5' (f_b_0/forw_back.c:115:18) in function 'Conv2d_b2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_0/forw_back.c:112:20) in function 'Conv2d_b2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_0/forw_back.c:111:16) in function 'Conv2d_b2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_0/forw_back.c:103:20) in function 'Conv2d_b1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_0/forw_back.c:102:16) in function 'Conv2d_b1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d3_label2' (f_b_0/forw_back.c:56:18) in function 'Conv2d3'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_0/forw_back.c:53:20) in function 'Conv2d3' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_0/forw_back.c:52:16) in function 'Conv2d3'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d2_label1' (f_b_0/forw_back.c:46:18) in function 'Conv2d2'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_0/forw_back.c:43:20) in function 'Conv2d2' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_0/forw_back.c:42:16) in function 'Conv2d2'.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv2d1_label0' (f_b_0/forw_back.c:36:18) in function 'Conv2d1'.
WARNING: [XFORM 203-542] Cannot flatten a loop nest 'Loop-1.1' (f_b_0/forw_back.c:33:20) in function 'Conv2d1' : 

the outer loop is not a perfect loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (f_b_0/forw_back.c:32:16) in function 'Conv2d1'.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'data' (f_b_0/forw_back.c:356:9). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 10 on port 'data' (f_b_0/forw_back.c:367:6). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 103680 on port 'conv1' (f_b_0/forw_back.c:303:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 450 on port 'conv1' (f_b_0/forw_back.c:305:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 8100 on port 'conv1' (f_b_0/forw_back.c:304:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 9 on port 'conv1' (f_b_0/forw_back.c:300:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 9 on port 'conv1' (f_b_0/forw_back.c:301:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of a total cumulative length 9 on port 'conv1' (f_b_0/forw_back.c:302:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 103680 on port 'input_matrix' (f_b_0/forw_back.c:319:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 450 on port 'input_matrix' (f_b_0/forw_back.c:321:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 8100 on port 'input_matrix' (f_b_0/forw_back.c:320:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'input_matrix' (f_b_0/forw_back.c:310:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'input_matrix' (f_b_0/forw_back.c:311:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 9 on port 'input_matrix' (f_b_0/forw_back.c:312:5). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst read of a total cumulative length 900 on port 'input_matrix' (f_b_0/forw_back.c:309:2). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
Command         transform done; 10.138 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 278.398 ; gain = 186.855
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 16.213 sec.
Command     elaborate done; 21.849 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'forw_back' ...
Execute       ap_set_top_model forw_back 
Execute       get_model_list forw_back -filter all-wo-channel -topdown 
Execute       preproc_iomode -model forw_back 
Execute       preproc_iomode -model backward 
Execute       preproc_iomode -model Conv2d_b5 
Execute       preproc_iomode -model Conv2d_b4 
Execute       preproc_iomode -model Conv2d_b3 
Execute       preproc_iomode -model Conv2d_b2 
Execute       preproc_iomode -model OverturnKernel 
Execute       preproc_iomode -model Conv2d_b1 
Execute       preproc_iomode -model forward 
Execute       preproc_iomode -model Conv2d3 
Execute       preproc_iomode -model Conv2d2 
Execute       preproc_iomode -model Conv2d1 
Execute       get_model_list forw_back -filter all-wo-channel 
INFO-FLOW: Model list for configure: Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back
INFO-FLOW: Configuring Module : Conv2d1 ...
Execute       set_default_model Conv2d1 
Execute       apply_spec_resource_limit Conv2d1 
INFO-FLOW: Configuring Module : Conv2d2 ...
Execute       set_default_model Conv2d2 
Execute       apply_spec_resource_limit Conv2d2 
INFO-FLOW: Configuring Module : Conv2d3 ...
Execute       set_default_model Conv2d3 
Execute       apply_spec_resource_limit Conv2d3 
INFO-FLOW: Configuring Module : forward ...
Execute       set_default_model forward 
Execute       apply_spec_resource_limit forward 
INFO-FLOW: Configuring Module : Conv2d_b1 ...
Execute       set_default_model Conv2d_b1 
Execute       apply_spec_resource_limit Conv2d_b1 
INFO-FLOW: Configuring Module : OverturnKernel ...
Execute       set_default_model OverturnKernel 
Execute       apply_spec_resource_limit OverturnKernel 
INFO-FLOW: Configuring Module : Conv2d_b2 ...
Execute       set_default_model Conv2d_b2 
Execute       apply_spec_resource_limit Conv2d_b2 
INFO-FLOW: Configuring Module : Conv2d_b3 ...
Execute       set_default_model Conv2d_b3 
Execute       apply_spec_resource_limit Conv2d_b3 
INFO-FLOW: Configuring Module : Conv2d_b4 ...
Execute       set_default_model Conv2d_b4 
Execute       apply_spec_resource_limit Conv2d_b4 
INFO-FLOW: Configuring Module : Conv2d_b5 ...
Execute       set_default_model Conv2d_b5 
Execute       apply_spec_resource_limit Conv2d_b5 
INFO-FLOW: Configuring Module : backward ...
Execute       set_default_model backward 
Execute       apply_spec_resource_limit backward 
INFO-FLOW: Configuring Module : forw_back ...
Execute       set_default_model forw_back 
Execute       apply_spec_resource_limit forw_back 
INFO-FLOW: Model list for preprocess: Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back
INFO-FLOW: Preprocessing Module: Conv2d1 ...
Execute       set_default_model Conv2d1 
Execute       cdfg_preprocess -model Conv2d1 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_0/forw_back.c:32): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d1 
INFO-FLOW: Preprocessing Module: Conv2d2 ...
Execute       set_default_model Conv2d2 
Execute       cdfg_preprocess -model Conv2d2 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_0/forw_back.c:42): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d2 
INFO-FLOW: Preprocessing Module: Conv2d3 ...
Execute       set_default_model Conv2d3 
Execute       cdfg_preprocess -model Conv2d3 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_0/forw_back.c:52): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d3 
INFO-FLOW: Preprocessing Module: forward ...
Execute       set_default_model forward 
Execute       cdfg_preprocess -model forward 
Execute       rtl_gen_preprocess forward 
INFO-FLOW: Preprocessing Module: Conv2d_b1 ...
Execute       set_default_model Conv2d_b1 
Execute       cdfg_preprocess -model Conv2d_b1 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_0/forw_back.c:102): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d_b1 
INFO-FLOW: Preprocessing Module: OverturnKernel ...
Execute       set_default_model OverturnKernel 
Execute       cdfg_preprocess -model OverturnKernel 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_0/forw_back.c:218): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess OverturnKernel 
INFO-FLOW: Preprocessing Module: Conv2d_b2 ...
Execute       set_default_model Conv2d_b2 
Execute       cdfg_preprocess -model Conv2d_b2 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_0/forw_back.c:111): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d_b2 
INFO-FLOW: Preprocessing Module: Conv2d_b3 ...
Execute       set_default_model Conv2d_b3 
Execute       cdfg_preprocess -model Conv2d_b3 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_0/forw_back.c:120): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d_b3 
INFO-FLOW: Preprocessing Module: Conv2d_b4 ...
Execute       set_default_model Conv2d_b4 
Execute       cdfg_preprocess -model Conv2d_b4 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_0/forw_back.c:129): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d_b4 
INFO-FLOW: Preprocessing Module: Conv2d_b5 ...
Execute       set_default_model Conv2d_b5 
Execute       cdfg_preprocess -model Conv2d_b5 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_LUTRAM' (f_b_0/forw_back.c:138): 'fc_hidden_layer2' does not exist or is optimized away.
Execute       rtl_gen_preprocess Conv2d_b5 
INFO-FLOW: Preprocessing Module: backward ...
Execute       set_default_model backward 
Execute       cdfg_preprocess -model backward 
Execute       rtl_gen_preprocess backward 
INFO-FLOW: Preprocessing Module: forw_back ...
Execute       set_default_model forw_back 
Execute       cdfg_preprocess -model forw_back 
Execute       rtl_gen_preprocess forw_back 
WARNING: [SYN 201-107] Renaming port name 'forw_back/in' to 'forw_back/in_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'forw_back/out' to 'forw_back/out_r' to avoid the conflict with HDL keywords or other object names.
WARNING: [SYN 201-107] Renaming port name 'forw_back/label' to 'forw_back/label_r' to avoid the conflict with HDL keywords or other object names.
INFO-FLOW: Model list for synthesis: Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d1 
Execute       schedule -model Conv2d1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d1_label0_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:37) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:37).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:37) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:37).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:37) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:37).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.15 sec.
INFO: [HLS 200-111]  Elapsed time: 24.172 seconds; current allocated memory: 224.389 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1.verbose.sched.rpt 
INFO: [HLS 200-434] Only 1 loops out of a total 2 loops have been pipelined in this design.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d1.
Execute       set_default_model Conv2d1 
Execute       bind -model Conv2d1 
BIND OPTION: model=Conv2d1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.168 seconds; current allocated memory: 224.792 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1.bind.adb -f 
INFO-FLOW: Finish binding Conv2d1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d2 
Execute       schedule -model Conv2d2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d2_label1_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:47) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:47) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:47).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:47) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:47).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.138 sec.
INFO: [HLS 200-111]  Elapsed time: 0.311 seconds; current allocated memory: 225.203 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d2.
Execute       set_default_model Conv2d2 
Execute       bind -model Conv2d2 
BIND OPTION: model=Conv2d2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 225.575 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2.bind.adb -f 
INFO-FLOW: Finish binding Conv2d2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d3 
Execute       schedule -model Conv2d3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d3_label2_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:57) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:57) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:57).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:57) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:57).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.164 sec.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 225.929 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d3.
Execute       set_default_model Conv2d3 
Execute       bind -model Conv2d3 
BIND OPTION: model=Conv2d3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.175 seconds; current allocated memory: 226.310 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3.bind.adb -f 
INFO-FLOW: Finish binding Conv2d3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forward 
Execute       schedule -model forward 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.mnist_data.gep.input_matrix'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv_kernel1.gep.conv1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv_kernel2.gep.conv2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv_kernel3.gep.conv3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc_hidden_layer1.gep.fc1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc_hidden_layer2.gep.fc2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc_hidden_layer3.gep.fc3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.405 sec.
INFO: [HLS 200-111]  Elapsed time: 0.58 seconds; current allocated memory: 227.409 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward.verbose.sched.rpt 
Command       syn_report done; 0.262 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward.sched.adb -f 
INFO-FLOW: Finish scheduling forward.
Execute       set_default_model forward 
Execute       bind -model forward 
BIND OPTION: model=forward
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.34 sec.
INFO: [HLS 200-111]  Elapsed time: 0.725 seconds; current allocated memory: 229.047 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward.verbose.bind.rpt 
Command       syn_report done; 0.374 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward.bind.adb -f 
Command       db_write done; 0.117 sec.
INFO-FLOW: Finish binding forward.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_b1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d_b1 
Execute       schedule -model Conv2d_b1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_b1_label4'.
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b1' (Loop: Conv2d_b1_label4): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_131', f_b_0/forw_back.c:107) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b1' (Loop: Conv2d_b1_label4): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_131', f_b_0/forw_back.c:107) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b1' (Loop: Conv2d_b1_label4): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_131', f_b_0/forw_back.c:107) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b1' (Loop: Conv2d_b1_label4): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_131', f_b_0/forw_back.c:107) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:107).
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b1' (Loop: Conv2d_b1_label4): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_131', f_b_0/forw_back.c:107) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:107).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.165 sec.
INFO: [HLS 200-111]  Elapsed time: 0.719 seconds; current allocated memory: 229.565 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d_b1.
Execute       set_default_model Conv2d_b1 
Execute       bind -model Conv2d_b1 
BIND OPTION: model=Conv2d_b1
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.164 seconds; current allocated memory: 229.922 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1.bind.adb -f 
INFO-FLOW: Finish binding Conv2d_b1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'OverturnKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model OverturnKernel 
Execute       schedule -model OverturnKernel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.201 seconds; current allocated memory: 230.059 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel.sched.adb -f 
INFO-FLOW: Finish scheduling OverturnKernel.
Execute       set_default_model OverturnKernel 
Execute       bind -model OverturnKernel 
BIND OPTION: model=OverturnKernel
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 230.182 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel.bind.adb -f 
INFO-FLOW: Finish binding OverturnKernel.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_b2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d_b2 
Execute       schedule -model Conv2d_b2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_b2_label5_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:116) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:116).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:116) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:116).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:116) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:116).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.148 sec.
INFO: [HLS 200-111]  Elapsed time: 0.261 seconds; current allocated memory: 230.456 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d_b2.
Execute       set_default_model Conv2d_b2 
Execute       bind -model Conv2d_b2 
BIND OPTION: model=Conv2d_b2
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 230.865 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2.bind.adb -f 
INFO-FLOW: Finish binding Conv2d_b2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_b3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d_b3 
Execute       schedule -model Conv2d_b3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_b3_label6'.
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b3' (Loop: Conv2d_b3_label6): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_125', f_b_0/forw_back.c:125) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:125).
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b3' (Loop: Conv2d_b3_label6): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_125', f_b_0/forw_back.c:125) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:125).
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b3' (Loop: Conv2d_b3_label6): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_125', f_b_0/forw_back.c:125) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:125).
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b3' (Loop: Conv2d_b3_label6): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_125', f_b_0/forw_back.c:125) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:125).
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b3' (Loop: Conv2d_b3_label6): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_125', f_b_0/forw_back.c:125) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:125).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.184 sec.
INFO: [HLS 200-111]  Elapsed time: 0.368 seconds; current allocated memory: 231.189 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d_b3.
Execute       set_default_model Conv2d_b3 
Execute       bind -model Conv2d_b3 
BIND OPTION: model=Conv2d_b3
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 231.560 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3.bind.adb -f 
INFO-FLOW: Finish binding Conv2d_b3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_b4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d_b4 
Execute       schedule -model Conv2d_b4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_b4_label7_L'.
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 1)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:134) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:134).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 2)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:134) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:134).
WARNING: [SCHED 204-68] Unable to enforce a carried constraint (II = 3)
   between 'fadd' operation ('tmp_s', f_b_0/forw_back.c:134) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:134).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 10.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.165 sec.
INFO: [HLS 200-111]  Elapsed time: 0.344 seconds; current allocated memory: 231.889 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d_b4.
Execute       set_default_model Conv2d_b4 
Execute       bind -model Conv2d_b4 
BIND OPTION: model=Conv2d_b4
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.172 seconds; current allocated memory: 232.286 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4.bind.adb -f 
INFO-FLOW: Finish binding Conv2d_b4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Conv2d_b5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Conv2d_b5 
Execute       schedule -model Conv2d_b5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv2d_b5_label8'.
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b5' (Loop: Conv2d_b5_label8): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_119', f_b_0/forw_back.c:143) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b5' (Loop: Conv2d_b5_label8): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_119', f_b_0/forw_back.c:143) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b5' (Loop: Conv2d_b5_label8): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_119', f_b_0/forw_back.c:143) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b5' (Loop: Conv2d_b5_label8): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_119', f_b_0/forw_back.c:143) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:143).
WARNING: [SCHED 204-68] The II Violation in module 'Conv2d_b5' (Loop: Conv2d_b5_label8): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1)
   between 'fadd' operation ('tmp_2_119', f_b_0/forw_back.c:143) and 'fadd' operation ('tmp_s', f_b_0/forw_back.c:143).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 12, Depth = 17.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.192 sec.
INFO: [HLS 200-111]  Elapsed time: 0.383 seconds; current allocated memory: 232.608 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5.verbose.sched.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5.sched.adb -f 
INFO-FLOW: Finish scheduling Conv2d_b5.
Execute       set_default_model Conv2d_b5 
Execute       bind -model Conv2d_b5 
BIND OPTION: model=Conv2d_b5
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 233.013 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5.verbose.bind.rpt 
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5.bind.adb -f 
INFO-FLOW: Finish binding Conv2d_b5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'backward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model backward 
Execute       schedule -model backward 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv1.conv_kernel1.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv2.conv_kernel2.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.conv3.conv_kernel3.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc1.fc_hidden_layer1.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc2.fc_hidden_layer2.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.fc3.fc_hidden_layer3.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.665 sec.
INFO: [HLS 200-111]  Elapsed time: 0.857 seconds; current allocated memory: 234.775 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward.verbose.sched.rpt 
Command       syn_report done; 0.49 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward.sched.adb -f 
Command       db_write done; 0.189 sec.
INFO-FLOW: Finish scheduling backward.
Execute       set_default_model backward 
Execute       bind -model backward 
BIND OPTION: model=backward
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.674 sec.
INFO: [HLS 200-111]  Elapsed time: 1.4 seconds; current allocated memory: 237.501 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward.verbose.bind.rpt 
Command       syn_report done; 0.676 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward.bind.adb -f 
Command       db_write done; 0.205 sec.
INFO-FLOW: Finish binding backward.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'forw_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model forw_back 
Execute       schedule -model forw_back 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.result.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'memcpy.out.outmlp.gep'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.153 sec.
INFO: [HLS 200-111]  Elapsed time: 1.112 seconds; current allocated memory: 238.228 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.verbose.sched.rpt 
Command       syn_report done; 0.156 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.sched.adb -f 
INFO-FLOW: Finish scheduling forw_back.
Execute       set_default_model forw_back 
Execute       bind -model forw_back 
BIND OPTION: model=forw_back
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.564 sec.
INFO: [HLS 200-111]  Elapsed time: 0.805 seconds; current allocated memory: 239.263 MB.
Execute       syn_report -verbosereport -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.verbose.bind.rpt 
Command       syn_report done; 1.069 sec.
Execute       db_write -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.bind.adb -f 
INFO-FLOW: Finish binding forw_back.
Execute       get_model_list forw_back -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Conv2d1 
Execute       rtl_gen_preprocess Conv2d2 
Execute       rtl_gen_preprocess Conv2d3 
Execute       rtl_gen_preprocess forward 
Execute       rtl_gen_preprocess Conv2d_b1 
Execute       rtl_gen_preprocess OverturnKernel 
Execute       rtl_gen_preprocess Conv2d_b2 
Execute       rtl_gen_preprocess Conv2d_b3 
Execute       rtl_gen_preprocess Conv2d_b4 
Execute       rtl_gen_preprocess Conv2d_b5 
Execute       rtl_gen_preprocess backward 
Execute       rtl_gen_preprocess forw_back 
INFO-FLOW: Model list for RTL generation: Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d1 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'forw_back_fadd_32ns_32ns_32_4_full_dsp_1' to 'forw_back_fadd_32bkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fmul_32ns_32ns_32_3_max_dsp_1' to 'forw_back_fmul_32cud' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d1'.
INFO: [HLS 200-111]  Elapsed time: 1.285 seconds; current allocated memory: 240.586 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/systemc/Conv2d1 -synmodules Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back 
Execute       gen_rtl Conv2d1 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/vhdl/Conv2d1 
Execute       gen_rtl Conv2d1 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/verilog/Conv2d1 
Execute       syn_report -csynth -model Conv2d1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d1_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d1_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1.verbose.rpt 
Command       syn_report done; 0.127 sec.
Execute       db_write -model Conv2d1 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1.adb 
Execute       gen_tb_info Conv2d1 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d2 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'forw_back_mac_muladd_5ns_6ns_5ns_10_1_1' to 'forw_back_mac_muldEe' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d2'.
INFO: [HLS 200-111]  Elapsed time: 0.63 seconds; current allocated memory: 241.690 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/systemc/Conv2d2 -synmodules Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back 
Execute       gen_rtl Conv2d2 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/vhdl/Conv2d2 
Execute       gen_rtl Conv2d2 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/verilog/Conv2d2 
Execute       syn_report -csynth -model Conv2d2 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d2_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d2 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d2_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d2 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2.verbose.rpt 
Command       syn_report done; 0.103 sec.
Execute       db_write -model Conv2d2 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2.adb 
Execute       gen_tb_info Conv2d2 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d3 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d3'.
INFO: [HLS 200-111]  Elapsed time: 0.542 seconds; current allocated memory: 242.678 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/systemc/Conv2d3 -synmodules Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back 
Execute       gen_rtl Conv2d3 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/vhdl/Conv2d3 
Execute       gen_rtl Conv2d3 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/verilog/Conv2d3 
Execute       syn_report -csynth -model Conv2d3 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d3_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d3 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d3_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d3 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3.verbose.rpt 
Command       syn_report done; 0.101 sec.
Execute       db_write -model Conv2d3 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3.adb 
Execute       gen_tb_info Conv2d3 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model forward -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'forw_back_fptrunc_64ns_32_2_1' to 'forw_back_fptrunceOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fpext_32ns_64_2_1' to 'forw_back_fpext_3fYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fcmp_32ns_32ns_1_2_1' to 'forw_back_fcmp_32g8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_dmul_64ns_64ns_64_5_max_dsp_1' to 'forw_back_dmul_64hbi' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_dmul_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fcmp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fpext_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fptrunceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forward'.
Command       create_rtl_model done; 0.248 sec.
INFO: [HLS 200-111]  Elapsed time: 0.765 seconds; current allocated memory: 245.672 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl forward -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/systemc/forward -synmodules Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back 
Execute       gen_rtl forward -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/vhdl/forward 
Execute       gen_rtl forward -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/verilog/forward 
Execute       syn_report -csynth -model forward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/forward_csynth.rpt 
Command       syn_report done; 0.109 sec.
Execute       syn_report -rtlxml -model forward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/forward_csynth.xml 
Execute       syn_report -verbosereport -model forward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward.verbose.rpt 
Command       syn_report done; 0.44 sec.
Execute       db_write -model forward -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward.adb 
Command       db_write done; 0.214 sec.
Execute       gen_tb_info forward -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_b1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d_b1 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_b1'.
INFO: [HLS 200-111]  Elapsed time: 1.401 seconds; current allocated memory: 247.140 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d_b1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/systemc/Conv2d_b1 -synmodules Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back 
Execute       gen_rtl Conv2d_b1 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/vhdl/Conv2d_b1 
Execute       gen_rtl Conv2d_b1 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/verilog/Conv2d_b1 
Execute       syn_report -csynth -model Conv2d_b1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d_b1_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d_b1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d_b1_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d_b1 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1.verbose.rpt 
Execute       db_write -model Conv2d_b1 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1.adb 
Execute       gen_tb_info Conv2d_b1 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'OverturnKernel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model OverturnKernel -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'OverturnKernel'.
INFO: [HLS 200-111]  Elapsed time: 0.486 seconds; current allocated memory: 247.451 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl OverturnKernel -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/systemc/OverturnKernel -synmodules Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back 
Execute       gen_rtl OverturnKernel -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/vhdl/OverturnKernel 
Execute       gen_rtl OverturnKernel -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/verilog/OverturnKernel 
Execute       syn_report -csynth -model OverturnKernel -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/OverturnKernel_csynth.rpt 
Execute       syn_report -rtlxml -model OverturnKernel -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/OverturnKernel_csynth.xml 
Execute       syn_report -verbosereport -model OverturnKernel -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel.verbose.rpt 
Execute       db_write -model OverturnKernel -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel.adb 
Execute       gen_tb_info OverturnKernel -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_b2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d_b2 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_mac_muldEe': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_b2'.
INFO: [HLS 200-111]  Elapsed time: 0.338 seconds; current allocated memory: 248.268 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d_b2 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/systemc/Conv2d_b2 -synmodules Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back 
Execute       gen_rtl Conv2d_b2 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/vhdl/Conv2d_b2 
Execute       gen_rtl Conv2d_b2 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/verilog/Conv2d_b2 
Execute       syn_report -csynth -model Conv2d_b2 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d_b2_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d_b2 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d_b2_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d_b2 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2.verbose.rpt 
Command       syn_report done; 0.104 sec.
Execute       db_write -model Conv2d_b2 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2.adb 
Command       db_write done; 0.109 sec.
Execute       gen_tb_info Conv2d_b2 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_b3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d_b3 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_b3'.
INFO: [HLS 200-111]  Elapsed time: 0.589 seconds; current allocated memory: 249.266 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d_b3 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/systemc/Conv2d_b3 -synmodules Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back 
Execute       gen_rtl Conv2d_b3 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/vhdl/Conv2d_b3 
Execute       gen_rtl Conv2d_b3 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/verilog/Conv2d_b3 
Execute       syn_report -csynth -model Conv2d_b3 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d_b3_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d_b3 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d_b3_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d_b3 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3.verbose.rpt 
Execute       db_write -model Conv2d_b3 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3.adb 
Command       db_write done; 0.111 sec.
Execute       gen_tb_info Conv2d_b3 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_b4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d_b4 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_b4'.
INFO: [HLS 200-111]  Elapsed time: 0.572 seconds; current allocated memory: 250.169 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d_b4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/systemc/Conv2d_b4 -synmodules Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back 
Execute       gen_rtl Conv2d_b4 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/vhdl/Conv2d_b4 
Execute       gen_rtl Conv2d_b4 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/verilog/Conv2d_b4 
Execute       syn_report -csynth -model Conv2d_b4 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d_b4_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d_b4 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d_b4_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d_b4 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4.verbose.rpt 
Command       syn_report done; 0.112 sec.
Execute       db_write -model Conv2d_b4 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4.adb 
Command       db_write done; 0.133 sec.
Execute       gen_tb_info Conv2d_b4 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Conv2d_b5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model Conv2d_b5 -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'forw_back_fadd_32bkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Conv2d_b5'.
INFO: [HLS 200-111]  Elapsed time: 0.644 seconds; current allocated memory: 251.219 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl Conv2d_b5 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/systemc/Conv2d_b5 -synmodules Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back 
Execute       gen_rtl Conv2d_b5 -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/vhdl/Conv2d_b5 
Execute       gen_rtl Conv2d_b5 -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/verilog/Conv2d_b5 
Execute       syn_report -csynth -model Conv2d_b5 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d_b5_csynth.rpt 
Execute       syn_report -rtlxml -model Conv2d_b5 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/Conv2d_b5_csynth.xml 
Execute       syn_report -verbosereport -model Conv2d_b5 -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5.verbose.rpt 
Execute       db_write -model Conv2d_b5 -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5.adb 
Command       db_write done; 0.119 sec.
Execute       gen_tb_info Conv2d_b5 -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'backward' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model backward -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'backward_rgrad_assign' to 'backward_rgrad_asibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_second_rgrad' to 'backward_second_rjbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_second_grad' to 'backward_second_gkbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_rgrad_assign_1' to 'backward_rgrad_aslbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_first_rgrad' to 'backward_first_rgmb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_first_wgrad' to 'backward_first_wgncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_third_conv_grad1' to 'backward_third_coocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_third_kernel_grad' to 'backward_third_kepcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_second_conv_grad1' to 'backward_second_cqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_third_kernel_overtur' to 'backward_third_kercU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_third_conv_grad_padd' to 'backward_third_cosc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_second_kernel_grad' to 'backward_second_ktde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_first_conv_grad' to 'backward_first_coudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_second_kernel_overtu' to 'backward_second_kvdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_second_conv_grad_pad' to 'backward_second_cwdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'backward_first_kernel_grad' to 'backward_first_kexdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_faddfsub_32ns_32ns_32_4_full_dsp_1' to 'forw_back_faddfsuyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fsub_32ns_32ns_32_4_full_dsp_1' to 'forw_back_fsub_32zec' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_dmul_64hbi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_faddfsuyd2': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fcmp_32g8j': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fmul_32cud': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fpext_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fptrunceOg': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fsub_32zec': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'backward'.
Command       create_rtl_model done; 0.636 sec.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 256.029 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl backward -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/systemc/backward -synmodules Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back 
Execute       gen_rtl backward -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/vhdl/backward 
Execute       gen_rtl backward -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/verilog/backward 
Execute       syn_report -csynth -model backward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/backward_csynth.rpt 
Command       syn_report done; 0.197 sec.
Execute       syn_report -rtlxml -model backward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/backward_csynth.xml 
Execute       syn_report -verbosereport -model backward -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward.verbose.rpt 
Command       syn_report done; 0.81 sec.
Execute       db_write -model backward -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward.adb 
Command       db_write done; 0.414 sec.
Execute       gen_tb_info backward -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'forw_back' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model forw_back -vendor xilinx -mg_file C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/data' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/flag' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/in_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/conv1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/conv2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/conv3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/fc1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/fc2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/fc3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/out_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/label_r' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'forw_back/lr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'forw_back' to 's_axilite & ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'forw_back_mnist_data' to 'forw_back_mnist_dAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_conv_kernel1' to 'forw_back_conv_keBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_conv_kernel2' to 'forw_back_conv_keCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_conv_kernel3' to 'forw_back_conv_keDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_first_conv1' to 'forw_back_first_cEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_sencond_conv1' to 'forw_back_sencondFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_hidden_layer1' to 'forw_back_fc_hiddGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_hidden_layer2' to 'forw_back_fc_hiddHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_fc_hidden_layer3' to 'forw_back_fc_hiddIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_flatten_conv_0' to 'forw_back_flattenJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_first_fc_0' to 'forw_back_first_fKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_first_relu_0' to 'forw_back_first_rLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_second_fc_0' to 'forw_back_second_Mgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_second_relu_0' to 'forw_back_second_Ngs' due to the length limit 20
INFO: [RTGEN 206-100] Bundling port 'return', 'flag', 'in_r', 'conv1', 'conv2', 'conv3', 'fc1', 'fc2', 'fc3', 'out_r', 'label_r' and 'lr' to AXI-Lite port ctrl.
INFO: [SYN 201-210] Renamed object name 'forw_back_dadd_64ns_64ns_64_5_full_dsp_1' to 'forw_back_dadd_64OgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_ddiv_64ns_64ns_64_22_1' to 'forw_back_ddiv_64PgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'forw_back_dexp_64ns_64ns_64_13_full_dsp_1' to 'forw_back_dexp_64QgW' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'forw_back_dadd_64OgC': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_ddiv_64PgM': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_dexp_64QgW': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fpext_3fYi': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'forw_back_fptrunceOg': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'forw_back'.
Command       create_rtl_model done; 0.671 sec.
INFO: [HLS 200-111]  Elapsed time: 3.068 seconds; current allocated memory: 259.666 MB.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       gen_rtl forw_back -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/systemc/forw_back -synmodules Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back 
Execute       gen_rtl forw_back -istop -style xilinx -f -lang vhdl -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/vhdl/forw_back 
Execute       gen_rtl forw_back -istop -style xilinx -f -lang vlog -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/verilog/forw_back 
Execute       syn_report -csynth -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/forw_back_csynth.rpt 
Execute       syn_report -rtlxml -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/syn/report/forw_back_csynth.xml 
Execute       syn_report -verbosereport -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.verbose.rpt 
Command       syn_report done; 0.837 sec.
Execute       db_write -model forw_back -f -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.adb 
Command       db_write done; 0.183 sec.
Execute       gen_tb_info forw_back -p C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back 
Execute       export_constraint_db -f -tool general -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.constraint.tcl 
Execute       syn_report -designview -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.design.xml 
Command       syn_report done; 0.737 sec.
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model forw_back -o C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks forw_back 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain forw_back 
INFO-FLOW: Model list for RTL component generation: Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back
INFO-FLOW: Handling components in module [Conv2d1] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1.compgen.tcl 
INFO-FLOW: Found component forw_back_fadd_32bkb.
INFO-FLOW: Append model forw_back_fadd_32bkb
INFO-FLOW: Found component forw_back_fmul_32cud.
INFO-FLOW: Append model forw_back_fmul_32cud
INFO-FLOW: Handling components in module [Conv2d2] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2.compgen.tcl 
INFO-FLOW: Found component forw_back_mac_muldEe.
INFO-FLOW: Append model forw_back_mac_muldEe
INFO-FLOW: Handling components in module [Conv2d3] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3.compgen.tcl 
INFO-FLOW: Handling components in module [forward] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward.compgen.tcl 
INFO-FLOW: Found component forw_back_fptrunceOg.
INFO-FLOW: Append model forw_back_fptrunceOg
INFO-FLOW: Found component forw_back_fpext_3fYi.
INFO-FLOW: Append model forw_back_fpext_3fYi
INFO-FLOW: Found component forw_back_fcmp_32g8j.
INFO-FLOW: Append model forw_back_fcmp_32g8j
INFO-FLOW: Found component forw_back_dmul_64hbi.
INFO-FLOW: Append model forw_back_dmul_64hbi
INFO-FLOW: Found component forward_third_conv1.
INFO-FLOW: Append model forward_third_conv1
INFO-FLOW: Handling components in module [Conv2d_b1] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1.compgen.tcl 
INFO-FLOW: Handling components in module [OverturnKernel] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel.compgen.tcl 
INFO-FLOW: Handling components in module [Conv2d_b2] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2.compgen.tcl 
INFO-FLOW: Handling components in module [Conv2d_b3] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3.compgen.tcl 
INFO-FLOW: Handling components in module [Conv2d_b4] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4.compgen.tcl 
INFO-FLOW: Handling components in module [Conv2d_b5] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5.compgen.tcl 
INFO-FLOW: Handling components in module [backward] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward.compgen.tcl 
INFO-FLOW: Found component forw_back_faddfsuyd2.
INFO-FLOW: Append model forw_back_faddfsuyd2
INFO-FLOW: Found component forw_back_fsub_32zec.
INFO-FLOW: Append model forw_back_fsub_32zec
INFO-FLOW: Found component backward_out_grad.
INFO-FLOW: Append model backward_out_grad
INFO-FLOW: Found component backward_rgrad_asibs.
INFO-FLOW: Append model backward_rgrad_asibs
INFO-FLOW: Found component backward_second_rjbC.
INFO-FLOW: Append model backward_second_rjbC
INFO-FLOW: Found component backward_second_gkbM.
INFO-FLOW: Append model backward_second_gkbM
INFO-FLOW: Found component backward_rgrad_aslbW.
INFO-FLOW: Append model backward_rgrad_aslbW
INFO-FLOW: Found component backward_first_wgncg.
INFO-FLOW: Append model backward_first_wgncg
INFO-FLOW: Found component backward_third_coocq.
INFO-FLOW: Append model backward_third_coocq
INFO-FLOW: Found component backward_third_kepcA.
INFO-FLOW: Append model backward_third_kepcA
INFO-FLOW: Found component backward_second_cqcK.
INFO-FLOW: Append model backward_second_cqcK
INFO-FLOW: Found component backward_third_cosc4.
INFO-FLOW: Append model backward_third_cosc4
INFO-FLOW: Found component backward_first_coudo.
INFO-FLOW: Append model backward_first_coudo
INFO-FLOW: Found component backward_second_cwdI.
INFO-FLOW: Append model backward_second_cwdI
INFO-FLOW: Handling components in module [forw_back] ... 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.compgen.tcl 
INFO-FLOW: Found component forw_back_dadd_64OgC.
INFO-FLOW: Append model forw_back_dadd_64OgC
INFO-FLOW: Found component forw_back_ddiv_64PgM.
INFO-FLOW: Append model forw_back_ddiv_64PgM
INFO-FLOW: Found component forw_back_dexp_64QgW.
INFO-FLOW: Append model forw_back_dexp_64QgW
INFO-FLOW: Found component forw_back_mnist_dAem.
INFO-FLOW: Append model forw_back_mnist_dAem
INFO-FLOW: Found component forw_back_conv_keBew.
INFO-FLOW: Append model forw_back_conv_keBew
INFO-FLOW: Found component forw_back_first_cEe0.
INFO-FLOW: Append model forw_back_first_cEe0
INFO-FLOW: Found component forw_back_sencondFfa.
INFO-FLOW: Append model forw_back_sencondFfa
INFO-FLOW: Found component forw_back_fc_hiddGfk.
INFO-FLOW: Append model forw_back_fc_hiddGfk
INFO-FLOW: Found component forw_back_fc_hiddHfu.
INFO-FLOW: Append model forw_back_fc_hiddHfu
INFO-FLOW: Found component forw_back_fc_hiddIfE.
INFO-FLOW: Append model forw_back_fc_hiddIfE
INFO-FLOW: Found component forw_back_first_fKfY.
INFO-FLOW: Append model forw_back_first_fKfY
INFO-FLOW: Found component forw_back_second_Mgi.
INFO-FLOW: Append model forw_back_second_Mgi
INFO-FLOW: Found component forw_back_ctrl_s_axi.
INFO-FLOW: Append model forw_back_ctrl_s_axi
INFO-FLOW: Found component forw_back_data_m_axi.
INFO-FLOW: Append model forw_back_data_m_axi
INFO-FLOW: Append model Conv2d1
INFO-FLOW: Append model Conv2d2
INFO-FLOW: Append model Conv2d3
INFO-FLOW: Append model forward
INFO-FLOW: Append model Conv2d_b1
INFO-FLOW: Append model OverturnKernel
INFO-FLOW: Append model Conv2d_b2
INFO-FLOW: Append model Conv2d_b3
INFO-FLOW: Append model Conv2d_b4
INFO-FLOW: Append model Conv2d_b5
INFO-FLOW: Append model backward
INFO-FLOW: Append model forw_back
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: forw_back_fadd_32bkb forw_back_fmul_32cud forw_back_mac_muldEe forw_back_fptrunceOg forw_back_fpext_3fYi forw_back_fcmp_32g8j forw_back_dmul_64hbi forward_third_conv1 forw_back_faddfsuyd2 forw_back_fsub_32zec backward_out_grad backward_rgrad_asibs backward_second_rjbC backward_second_gkbM backward_rgrad_aslbW backward_first_wgncg backward_third_coocq backward_third_kepcA backward_second_cqcK backward_third_cosc4 backward_first_coudo backward_second_cwdI forw_back_dadd_64OgC forw_back_ddiv_64PgM forw_back_dexp_64QgW forw_back_mnist_dAem forw_back_conv_keBew forw_back_first_cEe0 forw_back_sencondFfa forw_back_fc_hiddGfk forw_back_fc_hiddHfu forw_back_fc_hiddIfE forw_back_first_fKfY forw_back_second_Mgi forw_back_ctrl_s_axi forw_back_data_m_axi Conv2d1 Conv2d2 Conv2d3 forward Conv2d_b1 OverturnKernel Conv2d_b2 Conv2d_b3 Conv2d_b4 Conv2d_b5 backward forw_back
INFO-FLOW: To file: write model forw_back_fadd_32bkb
INFO-FLOW: To file: write model forw_back_fmul_32cud
INFO-FLOW: To file: write model forw_back_mac_muldEe
INFO-FLOW: To file: write model forw_back_fptrunceOg
INFO-FLOW: To file: write model forw_back_fpext_3fYi
INFO-FLOW: To file: write model forw_back_fcmp_32g8j
INFO-FLOW: To file: write model forw_back_dmul_64hbi
INFO-FLOW: To file: write model forward_third_conv1
INFO-FLOW: To file: write model forw_back_faddfsuyd2
INFO-FLOW: To file: write model forw_back_fsub_32zec
INFO-FLOW: To file: write model backward_out_grad
INFO-FLOW: To file: write model backward_rgrad_asibs
INFO-FLOW: To file: write model backward_second_rjbC
INFO-FLOW: To file: write model backward_second_gkbM
INFO-FLOW: To file: write model backward_rgrad_aslbW
INFO-FLOW: To file: write model backward_first_wgncg
INFO-FLOW: To file: write model backward_third_coocq
INFO-FLOW: To file: write model backward_third_kepcA
INFO-FLOW: To file: write model backward_second_cqcK
INFO-FLOW: To file: write model backward_third_cosc4
INFO-FLOW: To file: write model backward_first_coudo
INFO-FLOW: To file: write model backward_second_cwdI
INFO-FLOW: To file: write model forw_back_dadd_64OgC
INFO-FLOW: To file: write model forw_back_ddiv_64PgM
INFO-FLOW: To file: write model forw_back_dexp_64QgW
INFO-FLOW: To file: write model forw_back_mnist_dAem
INFO-FLOW: To file: write model forw_back_conv_keBew
INFO-FLOW: To file: write model forw_back_first_cEe0
INFO-FLOW: To file: write model forw_back_sencondFfa
INFO-FLOW: To file: write model forw_back_fc_hiddGfk
INFO-FLOW: To file: write model forw_back_fc_hiddHfu
INFO-FLOW: To file: write model forw_back_fc_hiddIfE
INFO-FLOW: To file: write model forw_back_first_fKfY
INFO-FLOW: To file: write model forw_back_second_Mgi
INFO-FLOW: To file: write model forw_back_ctrl_s_axi
INFO-FLOW: To file: write model forw_back_data_m_axi
INFO-FLOW: To file: write model Conv2d1
INFO-FLOW: To file: write model Conv2d2
INFO-FLOW: To file: write model Conv2d3
INFO-FLOW: To file: write model forward
INFO-FLOW: To file: write model Conv2d_b1
INFO-FLOW: To file: write model OverturnKernel
INFO-FLOW: To file: write model Conv2d_b2
INFO-FLOW: To file: write model Conv2d_b3
INFO-FLOW: To file: write model Conv2d_b4
INFO-FLOW: To file: write model Conv2d_b5
INFO-FLOW: To file: write model backward
INFO-FLOW: To file: write model forw_back
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.146 sec.
Command       ap_source done; 0.146 sec.
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.121 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forward_third_conv1_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.24 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_out_grad_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_rgrad_asibs_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_second_rjbC_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_second_gkbM_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_rgrad_aslbW_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_first_wgncg_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_third_coocq_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_third_kepcA_ram (RAM)' using distributed RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_second_cqcK_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_third_cosc4_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_first_coudo_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'backward_second_cwdI_ram (RAM)' using block RAMs.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.501 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_mnist_dAem_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_conv_keBew_ram (RAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_first_cEe0_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_sencondFfa_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_fc_hiddGfk_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_fc_hiddHfu_ram (RAM_2P_LUTRAM)' using distributed RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_fc_hiddIfE_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_first_fKfY_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'forw_back_second_Mgi_ram (RAM)' using block RAMs with power-on initialization.
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         source ./ctrl.slave.tcl 
Execute         is_m_axi_addr64 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.63 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/common.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.107 sec.
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.159 sec.
Command       ap_source done; 0.159 sec.
Execute       source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/zynquplus/zynquplus_fpv7.gen 
Execute         source D:/Xilinx/Vivado/2019.1/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=forw_back xml_exists=0
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Command       ap_source done; 0.129 sec.
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.compgen.tcl 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute         ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward.compgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.compgen.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.constraint.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=0
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=12
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=48 #gSsdmPorts=0
Execute       source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source D:/Xilinx/Vivado/2019.1/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -xo 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.rtl_wrap.cfg.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.compgen.dataonly.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.constraint.tcl 
Execute       sc_get_clocks forw_back 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data names -quiet 
Execute       ap_part_info -name xczu3eg-sbva484-1-e -data info -quiet 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/impl/misc/forw_back_ap_dadd_3_full_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/impl/misc/forw_back_ap_ddiv_20_no_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/impl/misc/forw_back_ap_dexp_11_full_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/impl/misc/forw_back_ap_dmul_3_max_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/impl/misc/forw_back_ap_fadd_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/impl/misc/forw_back_ap_faddfsub_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/impl/misc/forw_back_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/impl/misc/forw_back_ap_fmul_1_max_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/impl/misc/forw_back_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/impl/misc/forw_back_ap_fptrunc_0_no_dsp_64_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/impl/misc/forw_back_ap_fsub_2_full_dsp_32_ip.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d1.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d2.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d3.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forward.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b1.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/OverturnKernel.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b2.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b3.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b4.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/Conv2d_b5.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/backward.tbgen.tcl 
Execute       source C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/forw_back.tbgen.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: C:/Users/LTL/Desktop/Handwritten_digit_recognition__ZYY_FPGA/f_b_0/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 367.785 ; gain = 276.242
INFO: [VHDL 208-304] Generating VHDL RTL for forw_back.
INFO: [VLOG 209-307] Generating Verilog RTL for forw_back.
Command     autosyn done; 30.843 sec.
Command   csynth_design done; 52.706 sec.
Command ap_source done; 54.26 sec.
Execute cleanup_all 
