# .gitignore for the FPGA-src
*.log
*.so
*.history
*.o
*.a

# Vivado output
*.jou
*.log
logs/
.Xil/

# Verilator sim
obj_dir/
*.vcd
