$date
	Tue May 25 00:39:30 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Walk_Register_testbench $end
$var wire 1 ! WR_Status $end
$var reg 1 " Reset_Sync $end
$var reg 1 # WR_Reset $end
$var reg 1 $ WR_Sync $end
$var reg 1 % clk $end
$scope module t1 $end
$var wire 1 " Reset_Sync $end
$var wire 1 # WR_Reset $end
$var wire 1 $ WR_Sync $end
$var wire 1 % clk $end
$var reg 1 ! WR_Status $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#1000
1%
#2000
0%
1#
#3000
1%
#4000
0%
1$
#5000
1%
#6000
0%
#7000
1%
#8000
0%
0#
#9000
1!
1%
#10000
0%
0$
#11000
1%
#12000
0%
1#
#13000
0!
1%
#14000
0%
#15000
1%
#16000
0%
#17000
1%
