{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586566136673 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586566136681 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 10 22:18:56 2020 " "Processing started: Fri Apr 10 22:18:56 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586566136681 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566136681 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SportWatch -c SportWatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off SportWatch -c SportWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566136681 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586566137093 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586566137093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_Module-Behavioral " "Found design unit 1: Timer_Module-Behavioral" {  } { { "Timer_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/Timer_Module.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147096 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_Module " "Found entity 1: Timer_Module" {  } { { "Timer_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/Timer_Module.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566147096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swatch_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file swatch_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Swatch_Module-Behavioral " "Found design unit 1: Swatch_Module-Behavioral" {  } { { "Swatch_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/Swatch_Module.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147097 ""} { "Info" "ISGN_ENTITY_NAME" "1 Swatch_Module " "Found entity 1: Swatch_Module" {  } { { "Swatch_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/Swatch_Module.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566147097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssd_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ssd_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssd_pkg " "Found design unit 1: ssd_pkg" {  } { { "ssd_pkg.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/ssd_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147099 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ssd_pkg-body " "Found design unit 2: ssd_pkg-body" {  } { { "ssd_pkg.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/ssd_pkg.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566147099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssd_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssd_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSD_Mux-Behavioral " "Found design unit 1: SSD_Mux-Behavioral" {  } { { "SSD_Mux.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Mux.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147100 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSD_Mux " "Found entity 1: SSD_Mux" {  } { { "SSD_Mux.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Mux.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566147100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssd_blink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssd_blink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSD_Blink-Behavioral " "Found design unit 1: SSD_Blink-Behavioral" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147101 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSD_Blink " "Found entity 1: SSD_Blink" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566147101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sportwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sportwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SportWatch-Behavioral " "Found design unit 1: SportWatch-Behavioral" {  } { { "SportWatch.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147103 ""} { "Info" "ISGN_ENTITY_NAME" "1 SportWatch " "Found entity 1: SportWatch" {  } { { "SportWatch.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566147103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD_Switch-Behavioral " "Found design unit 1: MD_Switch-Behavioral" {  } { { "MD_Switch.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/MD_Switch.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147104 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD_Switch " "Found entity 1: MD_Switch" {  } { { "MD_Switch.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/MD_Switch.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566147104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_blink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_blink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_Blink-Behavioral " "Found design unit 1: LED_Blink-Behavioral" {  } { { "LED_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/LED_Blink.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147105 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_Blink " "Found entity 1: LED_Blink" {  } { { "LED_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/LED_Blink.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566147105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_process_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fsm_process_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_process_pkg " "Found design unit 1: FSM_process_pkg" {  } { { "FSM_process_pkg.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/FSM_process_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147107 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FSM_process_pkg-body " "Found design unit 2: FSM_process_pkg-body" {  } { { "FSM_process_pkg.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/FSM_process_pkg.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566147107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbutton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dbutton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dButton-Behavioral " "Found design unit 1: dButton-Behavioral" {  } { { "dButton.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/dButton.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147108 ""} { "Info" "ISGN_ENTITY_NAME" "1 dButton " "Found entity 1: dButton" {  } { { "dButton.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/dButton.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566147108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cac_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cac_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAC_Module-Behavioral " "Found design unit 1: CAC_Module-Behavioral" {  } { { "CAC_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/CAC_Module.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147110 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAC_Module " "Found entity 1: CAC_Module" {  } { { "CAC_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/CAC_Module.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566147110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566147110 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SportWatch " "Elaborating entity \"SportWatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586566147142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dButton dButton:btn1_ev " "Elaborating entity \"dButton\" for hierarchy \"dButton:btn1_ev\"" {  } { { "SportWatch.vhd" "btn1_ev" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566147144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD_Switch MD_Switch:switch " "Elaborating entity \"MD_Switch\" for hierarchy \"MD_Switch:switch\"" {  } { { "SportWatch.vhd" "switch" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566147145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAC_Module CAC_Module:cac_md " "Elaborating entity \"CAC_Module\" for hierarchy \"CAC_Module:cac_md\"" {  } { { "SportWatch.vhd" "cac_md" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566147147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Swatch_Module Swatch_Module:swatch_md " "Elaborating entity \"Swatch_Module\" for hierarchy \"Swatch_Module:swatch_md\"" {  } { { "SportWatch.vhd" "swatch_md" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566147154 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lap_flag Swatch_Module.vhd(81) " "Verilog HDL or VHDL warning at Swatch_Module.vhd(81): object \"lap_flag\" assigned a value but never read" {  } { { "Swatch_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/Swatch_Module.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586566147156 "|SportWatch|Swatch_Module:swatch_md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_Module Timer_Module:timer_md " "Elaborating entity \"Timer_Module\" for hierarchy \"Timer_Module:timer_md\"" {  } { { "SportWatch.vhd" "timer_md" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566147157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_Blink SSD_Blink:md_BLK_ssd " "Elaborating entity \"SSD_Blink\" for hierarchy \"SSD_Blink:md_BLK_ssd\"" {  } { { "SportWatch.vhd" "md_BLK_ssd" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566147161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_Mux SSD_Blink:md_BLK_ssd\|SSD_Mux:ssg_mux " "Elaborating entity \"SSD_Mux\" for hierarchy \"SSD_Blink:md_BLK_ssd\|SSD_Mux:ssg_mux\"" {  } { { "SSD_Blink.vhd" "ssg_mux" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566147182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_Blink LED_Blink:md_BLK_led " "Elaborating entity \"LED_Blink\" for hierarchy \"LED_Blink:md_BLK_led\"" {  } { { "SportWatch.vhd" "md_BLK_led" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566147191 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CAC_Module:cac_md\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CAC_Module:cac_md\|Mod0\"" {  } { { "ssd_pkg.vhd" "Mod0" { Text "D:/intelFPGA_lite/program/sport_watch/ssd_pkg.vhd" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586566148621 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "CAC_Module:cac_md\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"CAC_Module:cac_md\|Mod1\"" {  } { { "ssd_pkg.vhd" "Mod1" { Text "D:/intelFPGA_lite/program/sport_watch/ssd_pkg.vhd" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1586566148621 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1586566148621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CAC_Module:cac_md\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"CAC_Module:cac_md\|lpm_divide:Mod0\"" {  } { { "ssd_pkg.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/ssd_pkg.vhd" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566149055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CAC_Module:cac_md\|lpm_divide:Mod0 " "Instantiated megafunction \"CAC_Module:cac_md\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586566149055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586566149055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586566149055 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586566149055 ""}  } { { "ssd_pkg.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/ssd_pkg.vhd" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586566149055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "D:/intelFPGA_lite/program/sport_watch/db/lpm_divide_65m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566149219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566149219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "D:/intelFPGA_lite/program/sport_watch/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566149273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566149273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/intelFPGA_lite/program/sport_watch/db/alt_u_div_o2f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586566149297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566149297 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CAC_Module:cac_md\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"CAC_Module:cac_md\|lpm_divide:Mod1\"" {  } { { "ssd_pkg.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/ssd_pkg.vhd" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566149359 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CAC_Module:cac_md\|lpm_divide:Mod1 " "Instantiated megafunction \"CAC_Module:cac_md\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586566149359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586566149359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586566149359 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1586566149359 ""}  } { { "ssd_pkg.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/ssd_pkg.vhd" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1586566149359 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1586566152867 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1586566155826 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586566155826 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1651 " "Implemented 1651 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1586566156035 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1586566156035 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1629 " "Implemented 1629 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1586566156035 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1586566156035 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "744 " "Peak virtual memory: 744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586566156053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 10 22:19:16 2020 " "Processing ended: Fri Apr 10 22:19:16 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586566156053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586566156053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586566156053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586566156053 ""}
