Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 295b238cb1bb4f41903cf96aa137c633 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot simple_regs_tb_behav xil_defaultlib.simple_regs_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.simple_reg [simple_reg_default]
Compiling architecture behavioral of entity xil_defaultlib.simple_regs_tb
Built simulation snapshot simple_regs_tb_behav
