{"vcs1":{"timestamp_begin":1739428537.933622595, "rt":0.26, "ut":0.13, "st":0.09}}
{"vcselab":{"timestamp_begin":1739428538.274507922, "rt":0.26, "ut":0.17, "st":0.08}}
{"link":{"timestamp_begin":1739428538.588348012, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739428537.711821698}
{"VCS_COMP_START_TIME": 1739428537.711821698}
{"VCS_COMP_END_TIME": 1739428538.805512917}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim"}
{"vcs1": {"peak_mem": 265548}}
{"vcselab": {"peak_mem": 150348}}
