

================================================================
== Vivado HLS Report for 'dog'
================================================================
* Date:           Wed Dec  4 23:12:31 2019

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        sift_starter
* Solution:       solution1
* Product family: qzynq
* Target device:  xq7z020cl400-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      5.10|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  601|  601|  602|  602|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+----------+-----+-----+-----+-----+----------+
        |                     |          |  Latency  |  Interval | Pipeline |
        |       Instance      |  Module  | min | max | min | max |   Type   |
        +---------------------+----------+-----+-----+-----+-----+----------+
        |grp_dog_func_fu_157  |dog_func  |    6|    6|    6|    6| function |
        +---------------------+----------+-----+-----+-----+-----+----------+

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1     |    5|    5|         2|          -|          -|     3|    no    |
        |- Loop 2     |  594|  594|        66|          -|          -|     9|    no    |
        | + Loop 2.1  |   64|   64|         8|          -|          -|     8|    no    |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     68|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     163|     69|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|     76|
|Register         |        -|      -|     123|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      0|     286|    213|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------+----------+---------+-------+-----+----+
    |       Instance      |  Module  | BRAM_18K| DSP48E|  FF | LUT|
    +---------------------+----------+---------+-------+-----+----+
    |grp_dog_func_fu_157  |dog_func  |        0|      0|  163|  69|
    +---------------------+----------+---------+-------+-----+----+
    |Total                |          |        0|      0|  163|  69|
    +---------------------+----------+---------+-------+-----+----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |         Memory         |          Module          | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |line_delay_outs_V_U     |dog_line_delay_outs_V     |        1|  0|   0|     3|    8|     1|           24|
    |line_delays_buffer_V_U  |dog_line_delays_buffer_V  |        2|  0|   0|  3072|    8|     1|        24576|
    +------------------------+--------------------------+---------+---+----+------+-----+------+-------------+
    |Total                   |                          |        3|  0|   0|  3075|   16|     2|        24600|
    +------------------------+--------------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |i_V_fu_318_p2                   |     +    |      0|  0|   4|           4|           1|
    |j_V_fu_330_p2                   |     +    |      0|  0|   4|           4|           1|
    |tmp_9_fu_170_p2                 |     +    |      0|  0|   2|           2|           1|
    |exitcond1_fu_312_p2             |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_fu_324_p2              |   icmp   |      0|  0|   2|           4|           5|
    |sel_tmp2_fu_223_p2              |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp_fu_209_p2               |   icmp   |      0|  0|   1|           2|           1|
    |tmp_1_fu_261_p2                 |   icmp   |      0|  0|   2|           2|           3|
    |line_delays_rp_V_0_1_fu_253_p3  |  select  |      0|  0|  10|           1|           5|
    |line_delays_rp_V_1_1_fu_245_p3  |  select  |      0|  0|  10|           1|          10|
    |line_delays_rp_V_2_1_fu_229_p3  |  select  |      0|  0|  10|           1|          10|
    |sel_tmp1_fu_215_p3              |  select  |      0|  0|  10|           1|          10|
    |sel_tmp5_fu_237_p3              |  select  |      0|  0|  10|           1|           5|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0|  68|          29|          57|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |   6|         13|    1|         13|
    |line_delays_0_rp_V_1_fu_98   |  10|          2|   10|         20|
    |line_delays_0_wp_V_1_fu_86   |  10|          2|   10|         20|
    |line_delays_1_rp_V_1_fu_102  |  10|          2|   10|         20|
    |line_delays_1_wp_V_1_fu_90   |  10|          2|   10|         20|
    |line_delays_2_rp_V_1_fu_106  |  10|          2|   10|         20|
    |line_delays_2_wp_V_1_fu_94   |  10|          2|   10|         20|
    |p_1_reg_146                  |   4|          2|    4|          8|
    |p_s_reg_135                  |   4|          2|    4|          8|
    |tmp_reg_123                  |   2|          2|    2|          4|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  76|         31|   71|        153|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |  12|   0|   12|          0|
    |ap_reg_grp_dog_func_fu_157_ap_start  |   1|   0|    1|          0|
    |i_V_reg_513                          |   4|   0|    4|          0|
    |j_V_reg_521                          |   4|   0|    4|          0|
    |line_delays_0_rp_V_1_fu_98           |  10|   0|   10|          0|
    |line_delays_0_wp_V_1_fu_86           |  10|   0|   10|          0|
    |line_delays_1_rp_V_1_fu_102          |  10|   0|   10|          0|
    |line_delays_1_wp_V_1_fu_90           |  10|   0|   10|          0|
    |line_delays_2_rp_V_1_fu_106          |  10|   0|   10|          0|
    |line_delays_2_wp_V_1_fu_94           |  10|   0|   10|          0|
    |line_delays_rp_V_1_fu_58             |  10|   0|   10|          0|
    |line_delays_rp_V_2_fu_62             |  10|   0|   10|          0|
    |line_delays_rp_V_fu_54               |  10|   0|   10|          0|
    |p_1_reg_146                          |   4|   0|    4|          0|
    |p_s_reg_135                          |   4|   0|    4|          0|
    |tmp_9_reg_460                        |   2|   0|    2|          0|
    |tmp_reg_123                          |   2|   0|    2|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 123|   0|  123|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |      dog     | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |      dog     | return value |
|ap_start           |  in |    1| ap_ctrl_hs |      dog     | return value |
|ap_done            | out |    1| ap_ctrl_hs |      dog     | return value |
|ap_idle            | out |    1| ap_ctrl_hs |      dog     | return value |
|ap_ready           | out |    1| ap_ctrl_hs |      dog     | return value |
|in_V               |  in |    8|   ap_none  |     in_V     |    scalar    |
|out_data_V         | out |   24|   ap_vld   |  out_data_V  |    pointer   |
|out_data_V_ap_vld  | out |    1|   ap_vld   |  out_data_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 12
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	2  / (!tmp_1)
	4  / (tmp_1)
4 --> 
	5  / (!exitcond1)
5 --> 
	4  / (exitcond)
	6  / (!exitcond)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	5  / true
* FSM state operations: 

 <State 1>: 2.71ns
ST_1: line_delays_rp_V [1/1] 0.00ns
:0  %line_delays_rp_V = alloca i10

ST_1: line_delays_rp_V_1 [1/1] 0.00ns
:1  %line_delays_rp_V_1 = alloca i10

ST_1: line_delays_rp_V_2 [1/1] 0.00ns
:2  %line_delays_rp_V_2 = alloca i10

ST_1: line_delays_wp_V [1/1] 0.00ns
:3  %line_delays_wp_V = alloca i10

ST_1: line_delays_wp_V_1 [1/1] 0.00ns
:4  %line_delays_wp_V_1 = alloca i10

ST_1: line_delays_wp_V_2 [1/1] 0.00ns
:5  %line_delays_wp_V_2 = alloca i10

ST_1: stg_19 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_data_V), !map !85

ST_1: stg_20 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap(i8 %in_V), !map !101

ST_1: stg_21 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @dog_str) nounwind

ST_1: in_V_read [1/1] 0.00ns
:9  %in_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %in_V)

ST_1: line_delays_buffer_V [1/1] 2.71ns
:10  %line_delays_buffer_V = alloca [3072 x i8], align 1

ST_1: line_delay_outs_V [1/1] 2.39ns
:11  %line_delay_outs_V = alloca [3 x i8], align 1

ST_1: stg_25 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecMemCore([3072 x i8]* %line_delays_buffer_V, [1 x i8]* @p_str2072, [12 x i8]* @p_str2074, [1 x i8]* @p_str2072, i32 -1, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072, [1 x i8]* @p_str2072)

ST_1: stg_26 [1/1] 1.57ns
:13  br label %arrayctor.loop.i.i


 <State 2>: 1.58ns
ST_2: tmp [1/1] 0.00ns
arrayctor.loop.i.i:0  %tmp = phi i2 [ 0, %0 ], [ %tmp_9, %arrayctor.loop.i.i5_ifconv ]

ST_2: tmp_9 [1/1] 0.85ns
arrayctor.loop.i.i:1  %tmp_9 = add i2 %tmp, 1

ST_2: stg_29 [1/1] 1.58ns
arrayctor.loop.i.i:2  switch i2 %tmp, label %branch2 [
    i2 0, label %arrayctor.loop.i.i5_ifconv.pre
    i2 1, label %branch1
  ]

ST_2: stg_30 [1/1] 0.00ns
branch1:0  store i10 0, i10* %line_delays_wp_V_1

ST_2: stg_31 [1/1] 0.00ns
branch1:1  br label %arrayctor.loop.i.i5_ifconv

ST_2: stg_32 [1/1] 0.00ns
arrayctor.loop.i.i5_ifconv.pre:0  store i10 0, i10* %line_delays_wp_V

ST_2: stg_33 [1/1] 0.00ns
arrayctor.loop.i.i5_ifconv.pre:1  br label %arrayctor.loop.i.i5_ifconv

ST_2: stg_34 [1/1] 0.00ns
branch2:0  store i10 0, i10* %line_delays_wp_V_2

ST_2: stg_35 [1/1] 0.00ns
branch2:1  br label %arrayctor.loop.i.i5_ifconv


 <State 3>: 4.16ns
ST_3: line_delays_rp_V_load [1/1] 0.00ns
arrayctor.loop.i.i5_ifconv:0  %line_delays_rp_V_load = load i10* %line_delays_rp_V

ST_3: line_delays_rp_V_1_load [1/1] 0.00ns
arrayctor.loop.i.i5_ifconv:1  %line_delays_rp_V_1_load = load i10* %line_delays_rp_V_1

ST_3: line_delays_rp_V_2_load [1/1] 0.00ns
arrayctor.loop.i.i5_ifconv:2  %line_delays_rp_V_2_load = load i10* %line_delays_rp_V_2

ST_3: line_delays_wp_V_load [1/1] 0.00ns
arrayctor.loop.i.i5_ifconv:3  %line_delays_wp_V_load = load i10* %line_delays_wp_V

ST_3: line_delays_wp_V_1_load [1/1] 0.00ns
arrayctor.loop.i.i5_ifconv:4  %line_delays_wp_V_1_load = load i10* %line_delays_wp_V_1

ST_3: line_delays_wp_V_2_load [1/1] 0.00ns
arrayctor.loop.i.i5_ifconv:5  %line_delays_wp_V_2_load = load i10* %line_delays_wp_V_2

ST_3: sel_tmp [1/1] 1.22ns
arrayctor.loop.i.i5_ifconv:6  %sel_tmp = icmp eq i2 %tmp, 1

ST_3: sel_tmp1 [1/1] 0.00ns (grouped into LUT with out node line_delays_rp_V_2_1)
arrayctor.loop.i.i5_ifconv:7  %sel_tmp1 = select i1 %sel_tmp, i10 %line_delays_rp_V_2_load, i10 -8

ST_3: sel_tmp2 [1/1] 1.22ns
arrayctor.loop.i.i5_ifconv:8  %sel_tmp2 = icmp eq i2 %tmp, 0

ST_3: line_delays_rp_V_2_1 [1/1] 1.37ns (out node of the LUT)
arrayctor.loop.i.i5_ifconv:9  %line_delays_rp_V_2_1 = select i1 %sel_tmp2, i10 %line_delays_rp_V_2_load, i10 %sel_tmp1

ST_3: sel_tmp5 [1/1] 0.00ns (grouped into LUT with out node line_delays_rp_V_1_1)
arrayctor.loop.i.i5_ifconv:10  %sel_tmp5 = select i1 %sel_tmp, i10 -8, i10 %line_delays_rp_V_1_load

ST_3: line_delays_rp_V_1_1 [1/1] 1.37ns (out node of the LUT)
arrayctor.loop.i.i5_ifconv:11  %line_delays_rp_V_1_1 = select i1 %sel_tmp2, i10 %line_delays_rp_V_1_load, i10 %sel_tmp5

ST_3: line_delays_rp_V_0_1 [1/1] 1.37ns
arrayctor.loop.i.i5_ifconv:12  %line_delays_rp_V_0_1 = select i1 %sel_tmp2, i10 -8, i10 %line_delays_rp_V_load

ST_3: tmp_1 [1/1] 1.22ns
arrayctor.loop.i.i5_ifconv:13  %tmp_1 = icmp eq i2 %tmp, -2

ST_3: empty [1/1] 0.00ns
arrayctor.loop.i.i5_ifconv:14  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_3: stg_51 [1/1] 0.00ns
arrayctor.loop.i.i5_ifconv:15  store i10 %line_delays_rp_V_2_1, i10* %line_delays_rp_V_2

ST_3: stg_52 [1/1] 0.00ns
arrayctor.loop.i.i5_ifconv:16  store i10 %line_delays_rp_V_1_1, i10* %line_delays_rp_V_1

ST_3: stg_53 [1/1] 0.00ns
arrayctor.loop.i.i5_ifconv:17  store i10 %line_delays_rp_V_0_1, i10* %line_delays_rp_V

ST_3: stg_54 [1/1] 0.00ns
arrayctor.loop.i.i5_ifconv:18  br i1 %tmp_1, label %line_buffer.exit.preheader, label %arrayctor.loop.i.i

ST_3: line_delays_0_wp_V_1 [1/1] 0.00ns
line_buffer.exit.preheader:0  %line_delays_0_wp_V_1 = alloca i10

ST_3: line_delays_1_wp_V_1 [1/1] 0.00ns
line_buffer.exit.preheader:1  %line_delays_1_wp_V_1 = alloca i10

ST_3: line_delays_2_wp_V_1 [1/1] 0.00ns
line_buffer.exit.preheader:2  %line_delays_2_wp_V_1 = alloca i10

ST_3: line_delays_0_rp_V_1 [1/1] 0.00ns
line_buffer.exit.preheader:3  %line_delays_0_rp_V_1 = alloca i10

ST_3: line_delays_1_rp_V_1 [1/1] 0.00ns
line_buffer.exit.preheader:4  %line_delays_1_rp_V_1 = alloca i10

ST_3: line_delays_2_rp_V_1 [1/1] 0.00ns
line_buffer.exit.preheader:5  %line_delays_2_rp_V_1 = alloca i10

ST_3: stg_61 [1/1] 1.57ns
line_buffer.exit.preheader:6  store i10 %line_delays_rp_V_2_1, i10* %line_delays_2_rp_V_1

ST_3: stg_62 [1/1] 1.57ns
line_buffer.exit.preheader:7  store i10 %line_delays_rp_V_1_1, i10* %line_delays_1_rp_V_1

ST_3: stg_63 [1/1] 1.57ns
line_buffer.exit.preheader:8  store i10 %line_delays_rp_V_0_1, i10* %line_delays_0_rp_V_1

ST_3: stg_64 [1/1] 1.57ns
line_buffer.exit.preheader:9  store i10 %line_delays_wp_V_2_load, i10* %line_delays_2_wp_V_1

ST_3: stg_65 [1/1] 1.57ns
line_buffer.exit.preheader:10  store i10 %line_delays_wp_V_1_load, i10* %line_delays_1_wp_V_1

ST_3: stg_66 [1/1] 1.57ns
line_buffer.exit.preheader:11  store i10 %line_delays_wp_V_load, i10* %line_delays_0_wp_V_1

ST_3: stg_67 [1/1] 1.57ns
line_buffer.exit.preheader:12  br label %line_buffer.exit


 <State 4>: 3.51ns
ST_4: p_s [1/1] 0.00ns
line_buffer.exit:0  %p_s = phi i4 [ 0, %line_buffer.exit.preheader ], [ %i_V, %.preheader ]

ST_4: exitcond1 [1/1] 1.94ns
line_buffer.exit:1  %exitcond1 = icmp eq i4 %p_s, -7

ST_4: empty_4 [1/1] 0.00ns
line_buffer.exit:2  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

ST_4: i_V [1/1] 0.85ns
line_buffer.exit:3  %i_V = add i4 %p_s, 1

ST_4: stg_72 [1/1] 1.57ns
line_buffer.exit:4  br i1 %exitcond1, label %2, label %.preheader

ST_4: stg_73 [1/1] 0.00ns
:0  ret void


 <State 5>: 1.94ns
ST_5: p_1 [1/1] 0.00ns
.preheader:0  %p_1 = phi i4 [ %j_V, %1 ], [ 0, %line_buffer.exit ]

ST_5: exitcond [1/1] 1.94ns
.preheader:1  %exitcond = icmp eq i4 %p_1, -8

ST_5: empty_5 [1/1] 0.00ns
.preheader:2  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

ST_5: j_V [1/1] 0.85ns
.preheader:3  %j_V = add i4 %p_1, 1

ST_5: stg_78 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %line_buffer.exit, label %1


 <State 6>: 0.00ns
ST_6: line_delays_0_wp_V_1_load [1/1] 0.00ns
:0  %line_delays_0_wp_V_1_load = load i10* %line_delays_0_wp_V_1

ST_6: line_delays_1_wp_V_1_load [1/1] 0.00ns
:1  %line_delays_1_wp_V_1_load = load i10* %line_delays_1_wp_V_1

ST_6: line_delays_2_wp_V_1_load [1/1] 0.00ns
:2  %line_delays_2_wp_V_1_load = load i10* %line_delays_2_wp_V_1

ST_6: line_delays_0_rp_V_1_load [1/1] 0.00ns
:3  %line_delays_0_rp_V_1_load = load i10* %line_delays_0_rp_V_1

ST_6: line_delays_1_rp_V_1_load [1/1] 0.00ns
:4  %line_delays_1_rp_V_1_load = load i10* %line_delays_1_rp_V_1

ST_6: line_delays_2_rp_V_1_load [1/1] 0.00ns
:5  %line_delays_2_rp_V_1_load = load i10* %line_delays_2_rp_V_1

ST_6: call_ret1 [7/7] 0.00ns
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)


 <State 7>: 5.10ns
ST_7: call_ret1 [6/7] 5.10ns
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)


 <State 8>: 5.10ns
ST_8: call_ret1 [5/7] 5.10ns
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)


 <State 9>: 5.10ns
ST_9: call_ret1 [4/7] 5.10ns
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)


 <State 10>: 5.10ns
ST_10: call_ret1 [3/7] 5.10ns
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)


 <State 11>: 5.10ns
ST_11: call_ret1 [2/7] 5.10ns
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)


 <State 12>: 4.28ns
ST_12: call_ret1 [1/7] 2.71ns
:6  %call_ret1 = call fastcc { i10, i10, i10, i10, i10, i10, i24 } @dog_func(i10 %line_delays_0_wp_V_1_load, i10 %line_delays_1_wp_V_1_load, i10 %line_delays_2_wp_V_1_load, i10 %line_delays_0_rp_V_1_load, i10 %line_delays_1_rp_V_1_load, i10 %line_delays_2_rp_V_1_load, [3072 x i8]* %line_delays_buffer_V, [3 x i8]* %line_delay_outs_V, i8 %in_V_read)

ST_12: line_delays_2_rp_V [1/1] 0.00ns
:7  %line_delays_2_rp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 5

ST_12: line_delays_1_rp_V [1/1] 0.00ns
:8  %line_delays_1_rp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 4

ST_12: line_delays_0_rp_V [1/1] 0.00ns
:9  %line_delays_0_rp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 3

ST_12: line_delays_2_wp_V [1/1] 0.00ns
:10  %line_delays_2_wp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 2

ST_12: line_delays_1_wp_V [1/1] 0.00ns
:11  %line_delays_1_wp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 1

ST_12: line_delays_0_wp_V [1/1] 0.00ns
:12  %line_delays_0_wp_V = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 0

ST_12: out_data_V_ret [1/1] 0.00ns
:13  %out_data_V_ret = extractvalue { i10, i10, i10, i10, i10, i10, i24 } %call_ret1, 6

ST_12: stg_99 [1/1] 0.00ns
:14  call void @_ssdm_op_Write.ap_auto.i24P(i24* %out_data_V, i24 %out_data_V_ret)

ST_12: stg_100 [1/1] 1.57ns
:15  store i10 %line_delays_2_rp_V, i10* %line_delays_2_rp_V_1

ST_12: stg_101 [1/1] 1.57ns
:16  store i10 %line_delays_1_rp_V, i10* %line_delays_1_rp_V_1

ST_12: stg_102 [1/1] 1.57ns
:17  store i10 %line_delays_0_rp_V, i10* %line_delays_0_rp_V_1

ST_12: stg_103 [1/1] 1.57ns
:18  store i10 %line_delays_2_wp_V, i10* %line_delays_2_wp_V_1

ST_12: stg_104 [1/1] 1.57ns
:19  store i10 %line_delays_1_wp_V, i10* %line_delays_1_wp_V_1

ST_12: stg_105 [1/1] 1.57ns
:20  store i10 %line_delays_0_wp_V, i10* %line_delays_0_wp_V_1

ST_12: stg_106 [1/1] 0.00ns
:21  br label %.preheader



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_data_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
line_delays_rp_V          (alloca           ) [ 0011000000000]
line_delays_rp_V_1        (alloca           ) [ 0011000000000]
line_delays_rp_V_2        (alloca           ) [ 0011000000000]
line_delays_wp_V          (alloca           ) [ 0011000000000]
line_delays_wp_V_1        (alloca           ) [ 0011000000000]
line_delays_wp_V_2        (alloca           ) [ 0011000000000]
stg_19                    (specbitsmap      ) [ 0000000000000]
stg_20                    (specbitsmap      ) [ 0000000000000]
stg_21                    (spectopmodule    ) [ 0000000000000]
in_V_read                 (read             ) [ 0011111111111]
line_delays_buffer_V      (alloca           ) [ 0011111111111]
line_delay_outs_V         (alloca           ) [ 0011111111111]
stg_25                    (specmemcore      ) [ 0000000000000]
stg_26                    (br               ) [ 0111000000000]
tmp                       (phi              ) [ 0011000000000]
tmp_9                     (add              ) [ 0111000000000]
stg_29                    (switch           ) [ 0000000000000]
stg_30                    (store            ) [ 0000000000000]
stg_31                    (br               ) [ 0000000000000]
stg_32                    (store            ) [ 0000000000000]
stg_33                    (br               ) [ 0000000000000]
stg_34                    (store            ) [ 0000000000000]
stg_35                    (br               ) [ 0000000000000]
line_delays_rp_V_load     (load             ) [ 0000000000000]
line_delays_rp_V_1_load   (load             ) [ 0000000000000]
line_delays_rp_V_2_load   (load             ) [ 0000000000000]
line_delays_wp_V_load     (load             ) [ 0000000000000]
line_delays_wp_V_1_load   (load             ) [ 0000000000000]
line_delays_wp_V_2_load   (load             ) [ 0000000000000]
sel_tmp                   (icmp             ) [ 0000000000000]
sel_tmp1                  (select           ) [ 0000000000000]
sel_tmp2                  (icmp             ) [ 0000000000000]
line_delays_rp_V_2_1      (select           ) [ 0000000000000]
sel_tmp5                  (select           ) [ 0000000000000]
line_delays_rp_V_1_1      (select           ) [ 0000000000000]
line_delays_rp_V_0_1      (select           ) [ 0000000000000]
tmp_1                     (icmp             ) [ 0011000000000]
empty                     (speclooptripcount) [ 0000000000000]
stg_51                    (store            ) [ 0000000000000]
stg_52                    (store            ) [ 0000000000000]
stg_53                    (store            ) [ 0000000000000]
stg_54                    (br               ) [ 0111000000000]
line_delays_0_wp_V_1      (alloca           ) [ 0011111111111]
line_delays_1_wp_V_1      (alloca           ) [ 0011111111111]
line_delays_2_wp_V_1      (alloca           ) [ 0011111111111]
line_delays_0_rp_V_1      (alloca           ) [ 0011111111111]
line_delays_1_rp_V_1      (alloca           ) [ 0011111111111]
line_delays_2_rp_V_1      (alloca           ) [ 0011111111111]
stg_61                    (store            ) [ 0000000000000]
stg_62                    (store            ) [ 0000000000000]
stg_63                    (store            ) [ 0000000000000]
stg_64                    (store            ) [ 0000000000000]
stg_65                    (store            ) [ 0000000000000]
stg_66                    (store            ) [ 0000000000000]
stg_67                    (br               ) [ 0011111111111]
p_s                       (phi              ) [ 0000100000000]
exitcond1                 (icmp             ) [ 0000111111111]
empty_4                   (speclooptripcount) [ 0000000000000]
i_V                       (add              ) [ 0001111111111]
stg_72                    (br               ) [ 0000111111111]
stg_73                    (ret              ) [ 0000000000000]
p_1                       (phi              ) [ 0000010000000]
exitcond                  (icmp             ) [ 0000111111111]
empty_5                   (speclooptripcount) [ 0000000000000]
j_V                       (add              ) [ 0000111111111]
stg_78                    (br               ) [ 0001111111111]
line_delays_0_wp_V_1_load (load             ) [ 0000000111110]
line_delays_1_wp_V_1_load (load             ) [ 0000000111000]
line_delays_2_wp_V_1_load (load             ) [ 0000000100000]
line_delays_0_rp_V_1_load (load             ) [ 0000000111110]
line_delays_1_rp_V_1_load (load             ) [ 0000000111000]
line_delays_2_rp_V_1_load (load             ) [ 0000000100000]
call_ret1                 (call             ) [ 0000000000000]
line_delays_2_rp_V        (extractvalue     ) [ 0000000000000]
line_delays_1_rp_V        (extractvalue     ) [ 0000000000000]
line_delays_0_rp_V        (extractvalue     ) [ 0000000000000]
line_delays_2_wp_V        (extractvalue     ) [ 0000000000000]
line_delays_1_wp_V        (extractvalue     ) [ 0000000000000]
line_delays_0_wp_V        (extractvalue     ) [ 0000000000000]
out_data_V_ret            (extractvalue     ) [ 0000000000000]
stg_99                    (write            ) [ 0000000000000]
stg_100                   (store            ) [ 0000000000000]
stg_101                   (store            ) [ 0000000000000]
stg_102                   (store            ) [ 0000000000000]
stg_103                   (store            ) [ 0000000000000]
stg_104                   (store            ) [ 0000000000000]
stg_105                   (store            ) [ 0000000000000]
stg_106                   (br               ) [ 0000111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_data_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_data_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dog_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2072"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2074"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dog_func"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="line_delays_rp_V_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delays_rp_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="line_delays_rp_V_1_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delays_rp_V_1/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="line_delays_rp_V_2_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delays_rp_V_2/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="line_delays_wp_V_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delays_wp_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="line_delays_wp_V_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delays_wp_V_1/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="line_delays_wp_V_2_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delays_wp_V_2/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="line_delays_buffer_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delays_buffer_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="line_delay_outs_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delay_outs_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="line_delays_0_wp_V_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delays_0_wp_V_1/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="line_delays_1_wp_V_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delays_1_wp_V_1/3 "/>
</bind>
</comp>

<comp id="94" class="1004" name="line_delays_2_wp_V_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delays_2_wp_V_1/3 "/>
</bind>
</comp>

<comp id="98" class="1004" name="line_delays_0_rp_V_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delays_0_rp_V_1/3 "/>
</bind>
</comp>

<comp id="102" class="1004" name="line_delays_1_rp_V_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delays_1_rp_V_1/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="line_delays_2_rp_V_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="line_delays_2_rp_V_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="in_V_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="8" slack="0"/>
<pin id="112" dir="0" index="1" bw="8" slack="0"/>
<pin id="113" dir="1" index="2" bw="8" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="stg_99_write_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="0" slack="0"/>
<pin id="118" dir="0" index="1" bw="24" slack="0"/>
<pin id="119" dir="0" index="2" bw="24" slack="0"/>
<pin id="120" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_99/12 "/>
</bind>
</comp>

<comp id="123" class="1005" name="tmp_reg_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="2" slack="1"/>
<pin id="125" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp (phireg) "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_phi_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="2" slack="0"/>
<pin id="131" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="135" class="1005" name="p_s_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="1"/>
<pin id="137" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="139" class="1004" name="p_s_phi_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/4 "/>
</bind>
</comp>

<comp id="146" class="1005" name="p_1_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="4" slack="1"/>
<pin id="148" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_1 (phireg) "/>
</bind>
</comp>

<comp id="150" class="1004" name="p_1_phi_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="4" slack="0"/>
<pin id="152" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="153" dir="0" index="2" bw="1" slack="1"/>
<pin id="154" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_1/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="grp_dog_func_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="84" slack="0"/>
<pin id="159" dir="0" index="1" bw="10" slack="0"/>
<pin id="160" dir="0" index="2" bw="10" slack="0"/>
<pin id="161" dir="0" index="3" bw="10" slack="0"/>
<pin id="162" dir="0" index="4" bw="10" slack="0"/>
<pin id="163" dir="0" index="5" bw="10" slack="0"/>
<pin id="164" dir="0" index="6" bw="10" slack="0"/>
<pin id="165" dir="0" index="7" bw="8" slack="2147483647"/>
<pin id="166" dir="0" index="8" bw="8" slack="2147483647"/>
<pin id="167" dir="0" index="9" bw="8" slack="5"/>
<pin id="168" dir="1" index="10" bw="84" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret1/6 "/>
</bind>
</comp>

<comp id="170" class="1004" name="tmp_9_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="2" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="stg_30_store_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="10" slack="1"/>
<pin id="179" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_30/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="stg_32_store_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="10" slack="1"/>
<pin id="184" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_32/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="stg_34_store_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="10" slack="1"/>
<pin id="189" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_34/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="line_delays_rp_V_load_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="10" slack="2"/>
<pin id="193" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_delays_rp_V_load/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="line_delays_rp_V_1_load_load_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="10" slack="2"/>
<pin id="196" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_delays_rp_V_1_load/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="line_delays_rp_V_2_load_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="10" slack="2"/>
<pin id="199" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_delays_rp_V_2_load/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="line_delays_wp_V_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="10" slack="2"/>
<pin id="202" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_delays_wp_V_load/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="line_delays_wp_V_1_load_load_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="10" slack="2"/>
<pin id="205" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_delays_wp_V_1_load/3 "/>
</bind>
</comp>

<comp id="206" class="1004" name="line_delays_wp_V_2_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="2"/>
<pin id="208" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_delays_wp_V_2_load/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="sel_tmp_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="2" slack="1"/>
<pin id="211" dir="0" index="1" bw="2" slack="0"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sel_tmp1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="10" slack="0"/>
<pin id="218" dir="0" index="2" bw="10" slack="0"/>
<pin id="219" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp1/3 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sel_tmp2_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="2" slack="1"/>
<pin id="225" dir="0" index="1" bw="2" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="sel_tmp2/3 "/>
</bind>
</comp>

<comp id="229" class="1004" name="line_delays_rp_V_2_1_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="10" slack="0"/>
<pin id="232" dir="0" index="2" bw="10" slack="0"/>
<pin id="233" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_delays_rp_V_2_1/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="sel_tmp5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="10" slack="0"/>
<pin id="240" dir="0" index="2" bw="10" slack="0"/>
<pin id="241" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sel_tmp5/3 "/>
</bind>
</comp>

<comp id="245" class="1004" name="line_delays_rp_V_1_1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="0" index="2" bw="10" slack="0"/>
<pin id="249" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_delays_rp_V_1_1/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="line_delays_rp_V_0_1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="10" slack="0"/>
<pin id="256" dir="0" index="2" bw="10" slack="0"/>
<pin id="257" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="line_delays_rp_V_0_1/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="tmp_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="2" slack="1"/>
<pin id="263" dir="0" index="1" bw="2" slack="0"/>
<pin id="264" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="stg_51_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="0" index="1" bw="10" slack="2"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_51/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="stg_52_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="10" slack="0"/>
<pin id="274" dir="0" index="1" bw="10" slack="2"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_52/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="stg_53_store_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="10" slack="2"/>
<pin id="280" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_53/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="stg_61_store_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="10" slack="0"/>
<pin id="285" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_61/3 "/>
</bind>
</comp>

<comp id="287" class="1004" name="stg_62_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="10" slack="0"/>
<pin id="289" dir="0" index="1" bw="10" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_62/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="stg_63_store_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="10" slack="0"/>
<pin id="294" dir="0" index="1" bw="10" slack="0"/>
<pin id="295" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_63/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="stg_64_store_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="10" slack="0"/>
<pin id="299" dir="0" index="1" bw="10" slack="0"/>
<pin id="300" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_64/3 "/>
</bind>
</comp>

<comp id="302" class="1004" name="stg_65_store_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="10" slack="0"/>
<pin id="304" dir="0" index="1" bw="10" slack="0"/>
<pin id="305" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_65/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="stg_66_store_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="10" slack="0"/>
<pin id="309" dir="0" index="1" bw="10" slack="0"/>
<pin id="310" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_66/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="exitcond1_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="0" index="1" bw="4" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="i_V_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="exitcond_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="4" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="j_V_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="4" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_V/5 "/>
</bind>
</comp>

<comp id="336" class="1004" name="line_delays_0_wp_V_1_load_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="3"/>
<pin id="338" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_delays_0_wp_V_1_load/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="line_delays_1_wp_V_1_load_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="3"/>
<pin id="342" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_delays_1_wp_V_1_load/6 "/>
</bind>
</comp>

<comp id="344" class="1004" name="line_delays_2_wp_V_1_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="10" slack="3"/>
<pin id="346" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_delays_2_wp_V_1_load/6 "/>
</bind>
</comp>

<comp id="348" class="1004" name="line_delays_0_rp_V_1_load_load_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="3"/>
<pin id="350" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_delays_0_rp_V_1_load/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="line_delays_1_rp_V_1_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="3"/>
<pin id="354" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_delays_1_rp_V_1_load/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="line_delays_2_rp_V_1_load_load_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="3"/>
<pin id="358" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="line_delays_2_rp_V_1_load/6 "/>
</bind>
</comp>

<comp id="360" class="1004" name="line_delays_2_rp_V_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="84" slack="0"/>
<pin id="362" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="line_delays_2_rp_V/12 "/>
</bind>
</comp>

<comp id="364" class="1004" name="line_delays_1_rp_V_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="84" slack="0"/>
<pin id="366" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="line_delays_1_rp_V/12 "/>
</bind>
</comp>

<comp id="368" class="1004" name="line_delays_0_rp_V_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="84" slack="0"/>
<pin id="370" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="line_delays_0_rp_V/12 "/>
</bind>
</comp>

<comp id="372" class="1004" name="line_delays_2_wp_V_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="84" slack="0"/>
<pin id="374" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="line_delays_2_wp_V/12 "/>
</bind>
</comp>

<comp id="376" class="1004" name="line_delays_1_wp_V_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="84" slack="0"/>
<pin id="378" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="line_delays_1_wp_V/12 "/>
</bind>
</comp>

<comp id="380" class="1004" name="line_delays_0_wp_V_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="84" slack="0"/>
<pin id="382" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="line_delays_0_wp_V/12 "/>
</bind>
</comp>

<comp id="384" class="1004" name="out_data_V_ret_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="84" slack="0"/>
<pin id="386" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="out_data_V_ret/12 "/>
</bind>
</comp>

<comp id="389" class="1004" name="stg_100_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="10" slack="0"/>
<pin id="391" dir="0" index="1" bw="10" slack="9"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_100/12 "/>
</bind>
</comp>

<comp id="394" class="1004" name="stg_101_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="10" slack="0"/>
<pin id="396" dir="0" index="1" bw="10" slack="9"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_101/12 "/>
</bind>
</comp>

<comp id="399" class="1004" name="stg_102_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="10" slack="0"/>
<pin id="401" dir="0" index="1" bw="10" slack="9"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_102/12 "/>
</bind>
</comp>

<comp id="404" class="1004" name="stg_103_store_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="10" slack="0"/>
<pin id="406" dir="0" index="1" bw="10" slack="9"/>
<pin id="407" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_103/12 "/>
</bind>
</comp>

<comp id="409" class="1004" name="stg_104_store_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="10" slack="0"/>
<pin id="411" dir="0" index="1" bw="10" slack="9"/>
<pin id="412" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_104/12 "/>
</bind>
</comp>

<comp id="414" class="1004" name="stg_105_store_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="10" slack="0"/>
<pin id="416" dir="0" index="1" bw="10" slack="9"/>
<pin id="417" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_105/12 "/>
</bind>
</comp>

<comp id="419" class="1005" name="line_delays_rp_V_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="10" slack="2"/>
<pin id="421" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="line_delays_rp_V "/>
</bind>
</comp>

<comp id="425" class="1005" name="line_delays_rp_V_1_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="10" slack="2"/>
<pin id="427" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="line_delays_rp_V_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="line_delays_rp_V_2_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="10" slack="2"/>
<pin id="433" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="line_delays_rp_V_2 "/>
</bind>
</comp>

<comp id="437" class="1005" name="line_delays_wp_V_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="10" slack="1"/>
<pin id="439" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_delays_wp_V "/>
</bind>
</comp>

<comp id="443" class="1005" name="line_delays_wp_V_1_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="10" slack="1"/>
<pin id="445" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_delays_wp_V_1 "/>
</bind>
</comp>

<comp id="449" class="1005" name="line_delays_wp_V_2_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="10" slack="1"/>
<pin id="451" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_delays_wp_V_2 "/>
</bind>
</comp>

<comp id="455" class="1005" name="in_V_read_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="5"/>
<pin id="457" dir="1" index="1" bw="8" slack="5"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="460" class="1005" name="tmp_9_reg_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="2" slack="0"/>
<pin id="462" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="468" class="1005" name="line_delays_0_wp_V_1_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="10" slack="0"/>
<pin id="470" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="line_delays_0_wp_V_1 "/>
</bind>
</comp>

<comp id="475" class="1005" name="line_delays_1_wp_V_1_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="0"/>
<pin id="477" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="line_delays_1_wp_V_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="line_delays_2_wp_V_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="10" slack="0"/>
<pin id="484" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="line_delays_2_wp_V_1 "/>
</bind>
</comp>

<comp id="489" class="1005" name="line_delays_0_rp_V_1_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="10" slack="0"/>
<pin id="491" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="line_delays_0_rp_V_1 "/>
</bind>
</comp>

<comp id="496" class="1005" name="line_delays_1_rp_V_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="10" slack="0"/>
<pin id="498" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="line_delays_1_rp_V_1 "/>
</bind>
</comp>

<comp id="503" class="1005" name="line_delays_2_rp_V_1_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="10" slack="0"/>
<pin id="505" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="line_delays_2_rp_V_1 "/>
</bind>
</comp>

<comp id="513" class="1005" name="i_V_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="0"/>
<pin id="515" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="521" class="1005" name="j_V_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="4" slack="0"/>
<pin id="523" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j_V "/>
</bind>
</comp>

<comp id="526" class="1005" name="line_delays_0_wp_V_1_load_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="1"/>
<pin id="528" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_delays_0_wp_V_1_load "/>
</bind>
</comp>

<comp id="531" class="1005" name="line_delays_1_wp_V_1_load_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="10" slack="1"/>
<pin id="533" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_delays_1_wp_V_1_load "/>
</bind>
</comp>

<comp id="536" class="1005" name="line_delays_2_wp_V_1_load_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="10" slack="1"/>
<pin id="538" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_delays_2_wp_V_1_load "/>
</bind>
</comp>

<comp id="541" class="1005" name="line_delays_0_rp_V_1_load_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="1"/>
<pin id="543" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_delays_0_rp_V_1_load "/>
</bind>
</comp>

<comp id="546" class="1005" name="line_delays_1_rp_V_1_load_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="10" slack="1"/>
<pin id="548" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_delays_1_rp_V_1_load "/>
</bind>
</comp>

<comp id="551" class="1005" name="line_delays_2_rp_V_1_load_reg_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="10" slack="1"/>
<pin id="553" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="line_delays_2_rp_V_1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="4" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="12" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="52" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="133"><net_src comp="123" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="127" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="138"><net_src comp="38" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="38" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="156"><net_src comp="146" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="169"><net_src comp="50" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="174"><net_src comp="127" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="28" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="190"><net_src comp="28" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="213"><net_src comp="123" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="220"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="221"><net_src comp="197" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="222"><net_src comp="30" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="227"><net_src comp="123" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="197" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="215" pin="3"/><net_sink comp="229" pin=2"/></net>

<net id="242"><net_src comp="209" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="194" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="250"><net_src comp="223" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="194" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="237" pin="3"/><net_sink comp="245" pin=2"/></net>

<net id="258"><net_src comp="223" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="30" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="191" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="265"><net_src comp="123" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="32" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="271"><net_src comp="229" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="245" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="253" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="229" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="291"><net_src comp="245" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="253" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="301"><net_src comp="206" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="203" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="311"><net_src comp="200" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="316"><net_src comp="139" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="40" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="139" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="44" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="150" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="46" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="150" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="44" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="339"><net_src comp="336" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="157" pin=3"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="355"><net_src comp="352" pin="1"/><net_sink comp="157" pin=5"/></net>

<net id="359"><net_src comp="356" pin="1"/><net_sink comp="157" pin=6"/></net>

<net id="363"><net_src comp="157" pin="10"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="157" pin="10"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="157" pin="10"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="157" pin="10"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="157" pin="10"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="157" pin="10"/><net_sink comp="380" pin=0"/></net>

<net id="387"><net_src comp="157" pin="10"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="393"><net_src comp="360" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="364" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="368" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="372" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="413"><net_src comp="376" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="418"><net_src comp="380" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="54" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="277" pin=1"/></net>

<net id="428"><net_src comp="58" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="430"><net_src comp="425" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="434"><net_src comp="62" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="440"><net_src comp="66" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="446"><net_src comp="70" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="448"><net_src comp="443" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="452"><net_src comp="74" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="458"><net_src comp="110" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="157" pin=9"/></net>

<net id="463"><net_src comp="170" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="464"><net_src comp="460" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="471"><net_src comp="86" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="414" pin=1"/></net>

<net id="478"><net_src comp="90" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="302" pin=1"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="409" pin=1"/></net>

<net id="485"><net_src comp="94" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="487"><net_src comp="482" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="488"><net_src comp="482" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="492"><net_src comp="98" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="495"><net_src comp="489" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="499"><net_src comp="102" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="501"><net_src comp="496" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="502"><net_src comp="496" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="506"><net_src comp="106" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="282" pin=1"/></net>

<net id="508"><net_src comp="503" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="509"><net_src comp="503" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="516"><net_src comp="318" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="524"><net_src comp="330" pin="2"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="529"><net_src comp="336" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="534"><net_src comp="340" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="539"><net_src comp="344" pin="1"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="157" pin=3"/></net>

<net id="544"><net_src comp="348" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="157" pin=4"/></net>

<net id="549"><net_src comp="352" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="157" pin=5"/></net>

<net id="554"><net_src comp="356" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="157" pin=6"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_data_V | {12 }
 - Input state : 
	Port: dog : in_V | {1 }
  - Chain level:
	State 1
		stg_25 : 1
	State 2
		tmp_9 : 1
		stg_29 : 1
	State 3
		sel_tmp1 : 1
		line_delays_rp_V_2_1 : 2
		sel_tmp5 : 1
		line_delays_rp_V_1_1 : 2
		line_delays_rp_V_0_1 : 1
		stg_51 : 3
		stg_52 : 3
		stg_53 : 2
		stg_54 : 1
		stg_61 : 3
		stg_62 : 3
		stg_63 : 2
		stg_64 : 1
		stg_65 : 1
		stg_66 : 1
	State 4
		exitcond1 : 1
		i_V : 1
		stg_72 : 2
	State 5
		exitcond : 1
		j_V : 1
		stg_78 : 2
	State 6
		call_ret1 : 1
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		line_delays_2_rp_V : 1
		line_delays_1_rp_V : 1
		line_delays_0_rp_V : 1
		line_delays_2_wp_V : 1
		line_delays_1_wp_V : 1
		line_delays_0_wp_V : 1
		out_data_V_ret : 1
		stg_99 : 2
		stg_100 : 2
		stg_101 : 2
		stg_102 : 2
		stg_103 : 2
		stg_104 : 2
		stg_105 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|   call   |     grp_dog_func_fu_157     |  12.936 |   102   |    72   |
|----------|-----------------------------|---------|---------|---------|
|          |       sel_tmp1_fu_215       |    0    |    0    |    10   |
|          | line_delays_rp_V_2_1_fu_229 |    0    |    0    |    10   |
|  select  |       sel_tmp5_fu_237       |    0    |    0    |    10   |
|          | line_delays_rp_V_1_1_fu_245 |    0    |    0    |    10   |
|          | line_delays_rp_V_0_1_fu_253 |    0    |    0    |    10   |
|----------|-----------------------------|---------|---------|---------|
|          |         tmp_9_fu_170        |    0    |    0    |    2    |
|    add   |          i_V_fu_318         |    0    |    0    |    4    |
|          |          j_V_fu_330         |    0    |    0    |    4    |
|----------|-----------------------------|---------|---------|---------|
|          |        sel_tmp_fu_209       |    0    |    0    |    1    |
|          |       sel_tmp2_fu_223       |    0    |    0    |    1    |
|   icmp   |         tmp_1_fu_261        |    0    |    0    |    1    |
|          |       exitcond1_fu_312      |    0    |    0    |    2    |
|          |       exitcond_fu_324       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|   read   |    in_V_read_read_fu_110    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |     stg_99_write_fu_116     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |  line_delays_2_rp_V_fu_360  |    0    |    0    |    0    |
|          |  line_delays_1_rp_V_fu_364  |    0    |    0    |    0    |
|          |  line_delays_0_rp_V_fu_368  |    0    |    0    |    0    |
|extractvalue|  line_delays_2_wp_V_fu_372  |    0    |    0    |    0    |
|          |  line_delays_1_wp_V_fu_376  |    0    |    0    |    0    |
|          |  line_delays_0_wp_V_fu_380  |    0    |    0    |    0    |
|          |    out_data_V_ret_fu_384    |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |  12.936 |   102   |   139   |
|----------|-----------------------------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|  line_delay_outs_V |    1   |    0   |    0   |
|line_delays_buffer_V|    2   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |    3   |    0   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|           i_V_reg_513           |    4   |
|        in_V_read_reg_455        |    8   |
|           j_V_reg_521           |    4   |
|line_delays_0_rp_V_1_load_reg_541|   10   |
|   line_delays_0_rp_V_1_reg_489  |   10   |
|line_delays_0_wp_V_1_load_reg_526|   10   |
|   line_delays_0_wp_V_1_reg_468  |   10   |
|line_delays_1_rp_V_1_load_reg_546|   10   |
|   line_delays_1_rp_V_1_reg_496  |   10   |
|line_delays_1_wp_V_1_load_reg_531|   10   |
|   line_delays_1_wp_V_1_reg_475  |   10   |
|line_delays_2_rp_V_1_load_reg_551|   10   |
|   line_delays_2_rp_V_1_reg_503  |   10   |
|line_delays_2_wp_V_1_load_reg_536|   10   |
|   line_delays_2_wp_V_1_reg_482  |   10   |
|    line_delays_rp_V_1_reg_425   |   10   |
|    line_delays_rp_V_2_reg_431   |   10   |
|     line_delays_rp_V_reg_419    |   10   |
|    line_delays_wp_V_1_reg_443   |   10   |
|    line_delays_wp_V_2_reg_449   |   10   |
|     line_delays_wp_V_reg_437    |   10   |
|           p_1_reg_146           |    4   |
|           p_s_reg_135           |    4   |
|          tmp_9_reg_460          |    2   |
|           tmp_reg_123           |    2   |
+---------------------------------+--------+
|              Total              |   208  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|     tmp_reg_123     |  p0  |   2  |   2  |    4   ||    2    |
| grp_dog_func_fu_157 |  p1  |   2  |  10  |   20   ||    10   |
| grp_dog_func_fu_157 |  p2  |   2  |  10  |   20   ||    10   |
| grp_dog_func_fu_157 |  p3  |   2  |  10  |   20   ||    10   |
| grp_dog_func_fu_157 |  p4  |   2  |  10  |   20   ||    10   |
| grp_dog_func_fu_157 |  p5  |   2  |  10  |   20   ||    10   |
| grp_dog_func_fu_157 |  p6  |   2  |  10  |   20   ||    10   |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |   124  ||  10.997 ||    62   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   12   |   102  |   139  |
|   Memory  |    3   |    -   |    0   |    0   |
|Multiplexer|    -   |   10   |    -   |   62   |
|  Register |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |   23   |   310  |   201  |
+-----------+--------+--------+--------+--------+
