

================================================================
== Synthesis Summary Report of 'rsa'
================================================================
+ General Information: 
    * Date:           Tue Dec  3 15:56:42 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        baseline
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+-------------+-------------+-----+
    |      Modules     | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |            |             |             |     |
    |      & Loops     | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |     DSP    |      FF     |     LUT     | URAM|
    +------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+-------------+-------------+-----+
    |+ rsa             |     -|  0.02|   133411|  1.334e+06|         -|   133412|     -|        no|     -|  265 (120%)|  20380 (19%)|  20131 (37%)|    -|
    | + mod_inverse    |     -|  0.02|    17665|  1.766e+05|         -|    17665|     -|        no|     -|     15 (6%)|    2917 (2%)|    2461 (4%)|    -|
    |  o MOD_INVERSE   |     -|  7.30|    17664|  1.766e+05|       138|        -|   128|        no|     -|           -|            -|            -|    -|
    | + mod_exp        |     -|  0.02|   132875|  1.329e+06|         -|   132875|     -|        no|     -|   100 (45%)|    4602 (4%)|    4642 (8%)|    -|
    |  o MOD_EXP       |     -|  7.30|   132873|  1.329e+06|      1034|        -|   128|        no|     -|           -|            -|            -|    -|
    |   o MOD_PRODUCT  |     -|  7.30|      512|  5.120e+03|         2|        -|   256|        no|     -|           -|            -|            -|    -|
    | + mod_exp        |     -|  0.02|   132875|  1.329e+06|         -|   132875|     -|        no|     -|   100 (45%)|    4602 (4%)|    4642 (8%)|    -|
    |  o MOD_EXP       |     -|  7.30|   132873|  1.329e+06|      1034|        -|   128|        no|     -|           -|            -|            -|    -|
    |   o MOD_PRODUCT  |     -|  7.30|      512|  5.120e+03|         2|        -|   256|        no|     -|           -|            -|            -|    -|
    +------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 8             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL     | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER     | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER   | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR   | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | p_1      | 0x10   | 32    | W      | Data signal of p                 |                                                                      |
| s_axi_control | p_2      | 0x14   | 32    | W      | Data signal of p                 |                                                                      |
| s_axi_control | p_3      | 0x18   | 32    | W      | Data signal of p                 |                                                                      |
| s_axi_control | p_4      | 0x1c   | 32    | W      | Data signal of p                 |                                                                      |
| s_axi_control | q_1      | 0x24   | 32    | W      | Data signal of q                 |                                                                      |
| s_axi_control | q_2      | 0x28   | 32    | W      | Data signal of q                 |                                                                      |
| s_axi_control | q_3      | 0x2c   | 32    | W      | Data signal of q                 |                                                                      |
| s_axi_control | q_4      | 0x30   | 32    | W      | Data signal of q                 |                                                                      |
| s_axi_control | d_1      | 0x38   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_2      | 0x3c   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_3      | 0x40   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_4      | 0x44   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_5      | 0x48   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_6      | 0x4c   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_7      | 0x50   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | d_8      | 0x54   | 32    | W      | Data signal of d                 |                                                                      |
| s_axi_control | N_1      | 0x5c   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_2      | 0x60   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_3      | 0x64   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_4      | 0x68   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_5      | 0x6c   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_6      | 0x70   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_7      | 0x74   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | N_8      | 0x78   | 32    | W      | Data signal of N                 |                                                                      |
| s_axi_control | y_1      | 0x80   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_2      | 0x84   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_3      | 0x88   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_4      | 0x8c   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_5      | 0x90   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_6      | 0x94   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_7      | 0x98   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | y_8      | 0x9c   | 32    | W      | Data signal of y                 |                                                                      |
| s_axi_control | x_1      | 0xa4   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_2      | 0xa8   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_3      | 0xac   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_4      | 0xb0   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_5      | 0xb4   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_6      | 0xb8   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_7      | 0xbc   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_8      | 0xc0   | 32    | R      | Data signal of x                 |                                                                      |
| s_axi_control | x_ctrl   | 0xc4   | 32    | R      | Control signal of x              | 0=x_ap_vld                                                           |
+---------------+----------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| mu_p      | ap_none | 129      |
| mu_q      | ap_none | 129      |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+---------------+
| Argument | Direction | Datatype      |
+----------+-----------+---------------+
| mu_p     | in        | ap_uint<129>  |
| mu_q     | in        | ap_uint<129>  |
| p        | in        | ap_uint<128>  |
| q        | in        | ap_uint<128>  |
| d        | in        | ap_uint<256>  |
| N        | in        | ap_uint<256>  |
| y        | in        | ap_uint<256>  |
| x        | out       | ap_uint<256>& |
+----------+-----------+---------------+

* SW-to-HW Mapping
+----------+---------------+----------+----------------------------------+
| Argument | HW Interface  | HW Type  | HW Info                          |
+----------+---------------+----------+----------------------------------+
| mu_p     | mu_p          | port     |                                  |
| mu_q     | mu_q          | port     |                                  |
| p        | s_axi_control | register | name=p_1 offset=0x10 range=32    |
| p        | s_axi_control | register | name=p_2 offset=0x14 range=32    |
| p        | s_axi_control | register | name=p_3 offset=0x18 range=32    |
| p        | s_axi_control | register | name=p_4 offset=0x1c range=32    |
| q        | s_axi_control | register | name=q_1 offset=0x24 range=32    |
| q        | s_axi_control | register | name=q_2 offset=0x28 range=32    |
| q        | s_axi_control | register | name=q_3 offset=0x2c range=32    |
| q        | s_axi_control | register | name=q_4 offset=0x30 range=32    |
| d        | s_axi_control | register | name=d_1 offset=0x38 range=32    |
| d        | s_axi_control | register | name=d_2 offset=0x3c range=32    |
| d        | s_axi_control | register | name=d_3 offset=0x40 range=32    |
| d        | s_axi_control | register | name=d_4 offset=0x44 range=32    |
| d        | s_axi_control | register | name=d_5 offset=0x48 range=32    |
| d        | s_axi_control | register | name=d_6 offset=0x4c range=32    |
| d        | s_axi_control | register | name=d_7 offset=0x50 range=32    |
| d        | s_axi_control | register | name=d_8 offset=0x54 range=32    |
| N        | s_axi_control | register | name=N_1 offset=0x5c range=32    |
| N        | s_axi_control | register | name=N_2 offset=0x60 range=32    |
| N        | s_axi_control | register | name=N_3 offset=0x64 range=32    |
| N        | s_axi_control | register | name=N_4 offset=0x68 range=32    |
| N        | s_axi_control | register | name=N_5 offset=0x6c range=32    |
| N        | s_axi_control | register | name=N_6 offset=0x70 range=32    |
| N        | s_axi_control | register | name=N_7 offset=0x74 range=32    |
| N        | s_axi_control | register | name=N_8 offset=0x78 range=32    |
| y        | s_axi_control | register | name=y_1 offset=0x80 range=32    |
| y        | s_axi_control | register | name=y_2 offset=0x84 range=32    |
| y        | s_axi_control | register | name=y_3 offset=0x88 range=32    |
| y        | s_axi_control | register | name=y_4 offset=0x8c range=32    |
| y        | s_axi_control | register | name=y_5 offset=0x90 range=32    |
| y        | s_axi_control | register | name=y_6 offset=0x94 range=32    |
| y        | s_axi_control | register | name=y_7 offset=0x98 range=32    |
| y        | s_axi_control | register | name=y_8 offset=0x9c range=32    |
| x        | s_axi_control | register | name=x_1 offset=0xa4 range=32    |
| x        | s_axi_control | register | name=x_2 offset=0xa8 range=32    |
| x        | s_axi_control | register | name=x_3 offset=0xac range=32    |
| x        | s_axi_control | register | name=x_4 offset=0xb0 range=32    |
| x        | s_axi_control | register | name=x_5 offset=0xb4 range=32    |
| x        | s_axi_control | register | name=x_6 offset=0xb8 range=32    |
| x        | s_axi_control | register | name=x_7 offset=0xbc range=32    |
| x        | s_axi_control | register | name=x_8 offset=0xc0 range=32    |
| x        | s_axi_control | register | name=x_ctrl offset=0xc4 range=32 |
+----------+---------------+----------+----------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+---------------------------------+-----+--------+-----------+-----+--------+---------+
| Name                            | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+---------------------------------+-----+--------+-----------+-----+--------+---------+
| + rsa                           | 265 |        |           |     |        |         |
|   ret_V_fu_115_p2               | -   |        | ret_V     | add | fabric | 0       |
|   ret_V_1_fu_125_p2             | -   |        | ret_V_1   | add | fabric | 0       |
|   ret_V_2_fu_167_p2             | -   |        | ret_V_2   | sub | fabric | 0       |
|   ret_V_3_fu_173_p2             | -   |        | ret_V_3   | sub | fabric | 0       |
|   mul_129s_128ns_257_5_1_U18    | 25  |        | ret_V_4   | mul | auto   | 4       |
|   h_V_1_fu_221_p2               | -   |        | h_V_1     | sub | fabric | 0       |
|   mul_130s_128ns_256_5_1_U20    | 25  |        | mul_ln186 | mul | auto   | 4       |
|   add_256ns_256ns_256_2_1_U21   | -   |        | add_ln186 | add | fabric | 1       |
|  + mod_inverse                  | 15  |        |           |     |        |         |
|    i_2_fu_115_p2                | -   |        | i_2       | add | fabric | 0       |
|    mul_129s_128ns_129_5_1_U3    | 15  |        | mul_ln100 | mul | auto   | 4       |
|    x0_V_fu_200_p2               | -   |        | x0_V      | sub | fabric | 0       |
|    add_ln104_fu_174_p2          | -   |        | add_ln104 | add | fabric | 0       |
|  + mod_exp (grp_mod_exp_fu_97)  | 100 |        |           |     |        |         |
|    i_6_fu_195_p2                | -   |        | i_6       | add | fabric | 0       |
|    i_5_fu_215_p2                | -   |        | i_5       | add | fabric | 0       |
|    ret_V_10_fu_233_p2           | -   |        | ret_V_10  | add | fabric | 0       |
|    m_V_fu_239_p2                | -   |        | m_V       | add | fabric | 0       |
|    m_V_2_fu_313_p2              | -   |        | m_V_2     | sub | fabric | 0       |
|    t_V_fu_264_p2                | -   |        | t_V       | sub | fabric | 0       |
|    mul_256ns_256ns_512_5_1_U9   | 100 |        | ret_V     | mul | auto   | 4       |
|  + mod_exp (grp_mod_exp_fu_104) | 100 |        |           |     |        |         |
|    i_6_fu_195_p2                | -   |        | i_6       | add | fabric | 0       |
|    i_5_fu_215_p2                | -   |        | i_5       | add | fabric | 0       |
|    ret_V_10_fu_233_p2           | -   |        | ret_V_10  | add | fabric | 0       |
|    m_V_fu_239_p2                | -   |        | m_V       | add | fabric | 0       |
|    m_V_2_fu_313_p2              | -   |        | m_V_2     | sub | fabric | 0       |
|    t_V_fu_264_p2                | -   |        | t_V       | sub | fabric | 0       |
|    mul_256ns_256ns_512_5_1_U9   | 100 |        | ret_V     | mul | auto   | 4       |
+---------------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+-----------------------+----------------------------+
| Type      | Options               | Location                   |
+-----------+-----------------------+----------------------------+
| pipeline  | off                   | rsa.cpp:22 in mod_product  |
| pipeline  | OFF                   | rsa.cpp:53 in mod_exp      |
| inline    | OFF                   | rsa.cpp:80 in mod_inverse  |
| pipeline  | OFF                   | rsa.cpp:91 in mod_inverse  |
| interface | s_axilite port=return | rsa.cpp:111 in rsa, return |
| interface | s_axilite port=p      | rsa.cpp:112 in rsa, p      |
| interface | s_axilite port=q      | rsa.cpp:113 in rsa, q      |
| interface | s_axilite port=N      | rsa.cpp:114 in rsa, N      |
| interface | s_axilite port=y      | rsa.cpp:115 in rsa, y      |
| interface | s_axilite port=d      | rsa.cpp:116 in rsa, d      |
| interface | s_axilite port=x      | rsa.cpp:117 in rsa, x      |
| pipeline  | OFF                   | rsa.cpp:120 in rsa         |
+-----------+-----------------------+----------------------------+


