Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[15:12:32.206193] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Fri Aug 09 15:12:32 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     18070
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[15:12:32.326531] Periodic Lic check successful
[15:12:32.326547] Feature usage summary:
[15:12:32.326552] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (60 seconds elapsed).

WARNING: This version of the tool is 686 days old.
@genus:root: 1> source ../scripts/genus_hasher.tcl
Sourcing '../scripts/genus_hasher.tcl' (Fri Aug 09 15:13:55 UTC 2024)...
#@ Begin verbose source ../scripts/genus_hasher.tcl
@file(genus_hasher.tcl) 2: set debug_file "debug.txt"
@file(genus_hasher.tcl) 3: set design(TOPLEVEL) "proj_hasher" 
@file(genus_hasher.tcl) 4: set runtype "synthesis"
@file(genus_hasher.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_hasher.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_hasher.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_hasher.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 09/08/2024 15:13
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log82 and the command file is genus.cmd82
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_hasher.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_hasher.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_hasher.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_hasher.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_hasher.tcl) 34: set df [open $debug_file a]
@file(genus_hasher.tcl) 35: puts $df "\n******************************************"
@file(genus_hasher.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_hasher.tcl) 37: puts $df "******************************************"
@file(genus_hasher.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_hasher.tcl) 44: close $df
@file(genus_hasher.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_hasher.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_hasher.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_hasher.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 09/08/2024 15:13
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_hasher.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_hasher.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_hasher.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 09/08/2024 15:15
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_hasher.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_hasher.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_hasher.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_hasher.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_hasher.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
@file(genus_hasher.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 09/08/2024 15:15
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_hasher.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_hasher.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_hasher' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_hasher' with default parameters value.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'k_rotated' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 27.
        : Review and make sure the mismatch is unintentional. Genus can possibly issue bitwidth mismatch warning for explicit assignments present in RTL as-well-as for implicit assignments inferred by the tool. For example, in case of enum declaration without value, the tool will implicitly assign value to the enum variables. It also issues the warning for any bitwidth mismatch that appears in this implicit assignment.
Info    : Bitwidth mismatch in assignment. [CDFG-372]
        : Width of left hand side 'key_rotated' [32] doesn't match the width of right hand side [33] in assignment in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 31.
Info    : Unused module input port. [CDFG-500]
        : Input port 'clk' is not used in module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 9.
        : (In port definition within the module, the input port is not used in any assignment statements or conditional expressions for decision statements.
Info    : Unused module input port. [CDFG-500]
        : Input port 'rst_n' is not used in module 'proj_hasher' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' on line 10.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=3 Z=32) at line 36 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_unsigned/b1' is invalid for the call to synthetic operator 'MULT_UNS_OP' (pin widths: A=32 B=29 Z=32) at line 28 in the file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv' because the 'avoid' attribute on the binding is set to 'true'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_hasher'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_hasher, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_hasher, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         0.00 | 
| hlo_clip           |       0 |       0 |         0.00 | 
---------------------------------------------------------
        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_hasher.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 09/08/2024 15:15
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_hasher'

No empty modules in design 'proj_hasher'

  Done Checking the design.
@file(genus_hasher.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_hasher.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_hasher.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_hasher' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_elaboartion/proj_hasher...
%# Begin write_design (08/09 15:15:53, mem=4911.61M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_elaboartion/proj_hasher.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:07).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_elaboartion/proj_hasher.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_elaboartion/proj_hasher.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_elaboartion/proj_hasher.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_hasher' (command execution time mm:ss cpu = 00:00, real = 00:12).
.
%# End write_design (08/09 15:16:05, total cpu=08:00:00, real=08:00:12, peak res=702.60M, current mem=4913.61M)
@file(genus_hasher.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_hasher.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.01)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.01)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.02)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.01)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.02)
 "set_load"                 - successful      1 , failed      0 (runtime  0.02)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.01)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:01 (hh:mm:ss)
@file(genus_hasher.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:16:07 pm
  Module:                 proj_hasher
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Lint summary
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                       0
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:          0

@file(genus_hasher.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_hasher.tcl) 134: enics_in2out_cost_groups
@file(genus_hasher.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_hasher.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_hasher': 'lp_clock_gating_min_flops' = 8
@file(genus_hasher.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_hasher': 'lp_clock_gating_style' = latch
@file(genus_hasher.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 09/08/2024 15:16
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_hasher.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_hasher.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_hasher.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_hasher.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 09/08/2024 15:16
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_hasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_hasher' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:03(00:03:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:48 (Aug09) |  664.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_hasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.001s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         1.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_hasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         0.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 0, runtime: 0.009s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.008s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.000s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.000s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.000s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.000s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_hasher, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |       0 |         9.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         1.00 | 
| hlo_chop_mux              |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         0.00 | 
| hlo_inequality_transform  |       0 |       0 |         8.00 | 
| hlo_reconv_opt            |       0 |       0 |         0.00 | 
| hlo_restructure           |       0 |       0 |         0.00 | 
| hlo_common_select_muxopto |       0 |       0 |         0.00 | 
| hlo_identity_transform    |       0 |       0 |         0.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         0.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         0.00 | 
| hlo_mux_consolidation     |       0 |       0 |         0.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         0.00 | 
| hlo_clip_mux_input        |       0 |       0 |         1.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 0
              Info: total 0 bmuxes found, 0 are converted to onehot form, and 0 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'proj_hasher'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_hasher'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 1088 
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 1152 
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=32 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
MaxCSA: Successfully built Maximal CSA Expression Expr1
Info    : Skipping an invalid binding for a subprogram call. [CWD-21]
        : The binding 'hdl_bind:CW/CW_mult_signed/b1' is invalid for the call to synthetic operator 'MULT_TC_OP' (pin widths: A=32 B=4 Z=32) because the 'avoid' attribute on the binding is set to 'true'.
      Timing mult_unsigned_const_350...
        Done timing mult_unsigned_const_350.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_575...
        Done timing csa_tree_575.
      Timing add_unsigned_carry...
        Done timing add_unsigned_carry.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c1' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c2' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c3' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c4' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c5' to a form more suitable for further optimization.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 1 datapath macros in module 'CDN_DP_region_0_0_c6' to a form more suitable for further optimization.
CDN_DP_region_0_0 level = 0 loads = 0 drivers = 0
CDN_DP_region_0_0_c0 in proj_hasher: area: 31538197530 ,dp = 4 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c4 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c5 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c6 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c7 in proj_hasher: area: 30709684782 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_0_c6 in proj_hasher: area: 30694052466 ,dp = 2 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 30694052466.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area      31538197530        30694052466        30694052466        30694052466        30694052466        30694052466        30694052466        30709684782  
##>            WNS         +2042.00           +2314.60           +2314.60           +2314.60           +2314.60           +2314.60           +2314.60           +2314.60  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  1                  1                  1                  1                  1                  1                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  1                  1                  1                  1                  1                  1                  5  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START            31538197530 (      )    107376224.40 (        )             0 (        )              
##> datapath_rewrite_one_def       START            31538197530 ( +0.00)    107376224.40 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            31538197530 ( +0.00)    107376224.40 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107376224.40 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            31538197530 ( +0.00)    107376224.40 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107376224.40 (   +0.00)             0 (       0)           0  
##>                                  END            31538197530 ( +0.00)    107376224.40 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            31538197530 ( +0.00)    107376224.40 (   +0.00)             0 (       0)              
##>                                  END            31538197530 ( +0.00)    107376224.40 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            31538197530 ( +0.00)    214748364.70 (+107372140.30)             0 (       0)              
##>                                  END            30967617996 ( -1.81)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30967617996 ( -1.81)    214748364.70 (+107372140.30)             0 (       0)           0  
##>canonicalize_by_names           START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> rewrite                        START            30967617996 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              (a,ar) csa_add_and_inc_v2 --> csa_add_ci
##>                                  END            30694052466 ( -0.88)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( -0.88)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END            30694052466 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START            30694052466 ( +0.00)     2314.60 (-214746050.10)             0 (       0)              
##>                                  END            30694052466 ( +0.00)     2314.60 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_0_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(1), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_hasher'.
      Removing temporary intermediate hierarchies under proj_hasher
Number of big hc bmuxes after = 0
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_hasher, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_hasher, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |         0.00 | 
----------------------------------------------------------
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_hasher, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.069s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |        69.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id     |  Sev   |Count |                  Message Text                    |
--------------------------------------------------------------------------------
| CDFG-372  |Info    |    2 |Bitwidth mismatch in assignment.                  |
|           |        |      |Review and make sure the mismatch is              |
|           |        |      | unintentional. Genus can possibly issue bitwidth |
|           |        |      | mismatch warning for explicit assignments        |
|           |        |      | present in RTL as-well-as for implicit           |
|           |        |      | assignments inferred by the tool. For example,   |
|           |        |      | in case of enum declaration without value, the   |
|           |        |      | tool will implicitly assign value to the enum    |
|           |        |      | variables. It also issues the warning for any    |
|           |        |      | bitwidth mismatch that appears in this implicit  |
|           |        |      | assignment.                                      |
| CDFG-500  |Info    |    2 |Unused module input port.                         |
|           |        |      |(In port definition within the module, the input  |
|           |        |      | port is not used in any assignment statements or |
|           |        |      | conditional expressions for decision statements. |
| CDFG-818  |Warning |    1 |Using default parameter value for module          |
|           |        |      | elaboration.                                     |
| CWD-21    |Info    |    5 |Skipping an invalid binding for a subprogram      |
|           |        |      | call.                                            |
| DPOPT-1   |Info    |    1 |Optimizing datapath logic.                        |
| DPOPT-2   |Info    |    1 |Done optimizing datapath logic.                   |
| DPOPT-3   |Info    |    1 |Implementing datapath configurations.             |
| DPOPT-4   |Info    |    1 |Done implementing datapath configurations.        |
| DPOPT-6   |Info    |    1 |Pre-processed datapath logic.                     |
| ELAB-1    |Info    |    1 |Elaborating Design.                               |
| ELAB-3    |Info    |    1 |Done Elaborating Design.                          |
| LBR-161   |Info    |    1 |Setting the maximum print count of this message   |
|           |        |      | to 10 if information_level is less than 9.       |
| LBR-412   |Info    |    3 |Created nominal operating condition.              |
|           |        |      |The nominal operating condition is represented,   |
|           |        |      | either by the nominal PVT values specified in    |
|           |        |      | the library source                               |
|           |        |      | (via nom_process,nom_voltage and nom_temperature |
|           |        |      | respectively)                                    |
|           |        |      | , or by the default PVT values (1.0,1.0,1.0).    |
| PHYS-93   |Warning |    1 |The design is not fully mapped.                   |
|           |        |      |The original design intent derived from the RTL   |
|           |        |      | may no longer be available upon restoration.     |
| PHYS-106  |Warning |    2 |Site already defined before, duplicated site will |
|           |        |      | be ignored.                                      |
| PHYS-752  |Info    |    1 |Partition Based Synthesis execution skipped.      |
| RTLOPT-40 |Info    |    6 |Transformed datapath macro.                       |
| SYNTH-1   |Info    |    1 |Synthesizing.                                     |
--------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_hasher'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         0		  0%
Total flip-flops                        0		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_hasher...
          Done structuring (delay-based) proj_hasher
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) mult_unsigned_const_350...
          Done structuring (delay-based) mult_unsigned_const_350
        Mapping component mult_unsigned_const_350...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Mapping component WALLACE_CSA_DUMMY_OP_group_2...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                    Message Text                     |
--------------------------------------------------------------------------------
| ST-136 |Warning |    1 |Not obtained requested number of super thread        |
|        |        |      | servers.                                            |
|        |        |      |The requested number of cpus are not available on    |
|        |        |      | machine.                                            |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_hasher/signature[31])

         Pin                      Type          Fanout Load Arrival  
                                                       (fF)   (ps)   
---------------------------------------------------------------------
(proj.sdc_line_15_42_1)      ext delay                               
kmer[22]                (u)  in port                26 98.8          
const_mul_28_35/A[6] 
  g5095/in_0                                                         
  g5095/z               (u)  unmapped_nand2          3 11.1          
  g5097/in_0                                                         
  g5097/z               (u)  unmapped_nand2          6 22.8          
  g4569/in_0                                                         
  g4569/z               (u)  unmapped_complex2       1  3.7          
  g4571/in_0                                                         
  g4571/z               (u)  unmapped_nand2          4 15.2          
  g4396/in_1                                                         
  g4396/z               (u)  unmapped_complex2       1  3.7          
  g4397/in_1                                                         
  g4397/z               (u)  unmapped_nand2          2  7.6          
  g4005/in_0                                                         
  g4005/z               (u)  unmapped_complex2       1  3.8          
  g4006/in_1                                                         
  g4006/z               (u)  unmapped_nand2          4 14.8          
  g3919/in_1                                                         
  g3919/z               (u)  unmapped_complex2       1  3.8          
  g3920/in_1                                                         
  g3920/z               (u)  unmapped_nand2          2  7.4          
  g3743/in_0                                                         
  g3743/z               (u)  unmapped_complex2       1  3.7          
  g3744/in_1                                                         
  g3744/z               (u)  unmapped_nand2          4 15.2          
  g3655/in_1                                                         
  g3655/z               (u)  unmapped_complex2       1  3.7          
  g3656/in_1                                                         
  g3656/z               (u)  unmapped_nand2          2  7.6          
  g3579/in_0                                                         
  g3579/z               (u)  unmapped_complex2       1  3.8          
  g3580/in_1                                                         
  g3580/z               (u)  unmapped_nand2          2  7.4          
  g3517/in_1                                                         
  g3517/z               (u)  unmapped_or2            3 11.1          
  g3467/in_1                                                         
  g3467/z               (u)  unmapped_complex2       1  3.8          
  g3431/in_0                                                         
  g3431/z               (u)  unmapped_nand2          3 11.1          
  g3405/in_1                                                         
  g3405/z               (u)  unmapped_complex2       1  3.8          
  g3390/in_0                                                         
  g3390/z               (u)  unmapped_nand3          4 14.8          
  g3371/in_1                                                         
  g3371/z               (u)  unmapped_nand2          1  3.8          
  g3326/in_1                                                         
  g3326/z               (u)  unmapped_nand3          1  3.7          
  g3325/in_0                                                         
  g3325/z               (u)  unmapped_complex2       2  7.4          
  g3303/in_0                                                         
  g3303/z               (u)  unmapped_or2            1  3.7          
  g3304/in_1                                                         
  g3304/z               (u)  unmapped_nand2          2  7.6          
const_mul_28_35/Z[29] 
mux_ctl_29xi/const_mul_28_35_Z 
  g37/in_1                                                           
  g37/z                 (u)  unmapped_complex2       1  3.7          
  g38/in_1                                                           
  g38/z                 (u)  unmapped_nand2          4 15.2          
mux_ctl_29xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[29] 
  g683/in_0                                                          
  g683/z                (u)  unmapped_or2            3 11.4          
  g1201/in_1                                                         
  g1201/z               (u)  unmapped_nand2          2  7.4          
  g1139/in_1                                                         
  g1139/z               (u)  unmapped_complex2       3 11.1          
  g1122/in_1                                                         
  g1122/z               (u)  unmapped_nand2          3 11.4          
  g1067/in_1                                                         
  g1067/z               (u)  unmapped_complex2       2  7.6          
  g1056/in_1                                                         
  g1056/z               (u)  unmapped_or2            2  7.6          
  g1012/in_0                                                         
  g1012/z               (u)  unmapped_complex2       1  3.8          
  g1007/in_2                                                         
  g1007/z               (u)  unmapped_nand4          1  3.7          
  g953/in_0                                                          
  g953/z                (u)  unmapped_complex2       2  7.4          
  g908/in_0                                                          
  g908/z                (u)  unmapped_or2            1  3.7          
  g909/in_1                                                          
  g909/z                (u)  unmapped_nand2          1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]           <<<  interconnect                            
                             out port                                
(proj.sdc_line_17)           ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                             path_delay                              
                             uncertainty                             
---------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : kmer[22]
End-point    : signature[31]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2294ps.
 
PBS_Generic_Opt-Post - Elapsed_Time 103, CPU_Time 26.984704
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:03(00:03:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:48 (Aug09) |  664.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:39) |  00:00:26(00:01:44) | 100.0(100.0) |   15:18:32 (Aug09) |  983.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:03(00:03:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:48 (Aug09) |  664.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:39) |  00:00:26(00:01:44) | 100.0( 99.0) |   15:18:32 (Aug09) |  983.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:40) |  00:00:00(00:00:01) |   0.0(  1.0) |   15:18:33 (Aug09) |  983.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            2         -         -      3976     15317       664
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -      2491      9815       983
##>G:Misc                             103
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      106
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_hasher' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 09/08/2024 15:18
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_hasher' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:03(00:03:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:48 (Aug09) |  664.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:39) |  00:00:26(00:01:44) |  71.0( 71.7) |   15:18:32 (Aug09) |  983.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:40) |  00:00:00(00:00:01) |   0.0(  0.7) |   15:18:33 (Aug09) |  983.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:20) |  00:00:11(00:00:40) |  29.0( 27.6) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:03(00:03:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:48 (Aug09) |  664.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:39) |  00:00:26(00:01:44) |  71.0( 71.2) |   15:18:32 (Aug09) |  983.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:40) |  00:00:00(00:00:01) |   0.0(  0.7) |   15:18:33 (Aug09) |  983.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:20) |  00:00:11(00:00:40) |  29.0( 27.4) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:21) |  00:00:00(00:00:01) |   0.0(  0.7) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_hasher'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_hasher...
          Done structuring (delay-based) proj_hasher
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) mult_unsigned_const_350...
          Done structuring (delay-based) mult_unsigned_const_350
        Mapping component mult_unsigned_const_350...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
          Structuring (delay-based) logic partition in proj_hasher...
          Done structuring (delay-based) logic partition in proj_hasher
        Mapping logic partition in proj_hasher...
        Rebalancing component 'WALLACE_CSA_DUMMY_OP_groupi'...
          Structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done structuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Mapping component WALLACE_CSA_DUMMY_OP_group_2...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                   Message Text                    |
--------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.       |
| ST-136   |Warning |    1 |Not obtained requested number of super thread      |
|          |        |      | servers.                                          |
|          |        |      |The requested number of cpus are not available on  |
|          |        |      | machine.                                          |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                 |
| SYNTH-4  |Info    |    1 |Mapping.                                           |
--------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_hasher/signature[31])

         Pin                      Type          Fanout Load Arrival  
                                                       (fF)   (ps)   
---------------------------------------------------------------------
(proj.sdc_line_15_60_1)      ext delay                               
kmer[4]                 (u)  in port                22 83.6          
const_mul_28_35/A[20] 
  g6629/in_1                                                         
  g6629/z               (u)  unmapped_or2            1  3.8          
  g8258/in_0                                                         
  g8258/z               (u)  unmapped_nand2          1  3.7          
  g8260/in_0                                                         
  g8260/z               (u)  unmapped_nand2          4 15.2          
  g6627/in_0                                                         
  g6627/z               (u)  unmapped_or2            1  3.8          
  g7746/in_0                                                         
  g7746/z               (u)  unmapped_nand2          1  3.7          
  g7748/in_0                                                         
  g7748/z               (u)  unmapped_nand2          4 15.2          
  g7663/in_0                                                         
  g7663/z               (u)  unmapped_complex2       1  3.8          
  g7664/in_1                                                         
  g7664/z               (u)  unmapped_nand2          2  7.4          
  g7595/in_0                                                         
  g7595/z               (u)  unmapped_complex2       1  3.7          
  g7596/in_1                                                         
  g7596/z               (u)  unmapped_nand2          3 11.4          
  g7446/in_0                                                         
  g7446/z               (u)  unmapped_complex2       1  3.8          
  g7447/in_1                                                         
  g7447/z               (u)  unmapped_nand2          4 14.8          
  g7353/in_0                                                         
  g7353/z               (u)  unmapped_complex2       1  3.7          
  g7354/in_1                                                         
  g7354/z               (u)  unmapped_nand2          2  7.6          
  g7240/in_0                                                         
  g7240/z               (u)  unmapped_complex2       1  3.8          
  g7241/in_1                                                         
  g7241/z               (u)  unmapped_nand2          2  7.4          
  g3526/in_1                                                         
  g3526/z               (u)  unmapped_or2            3 11.1          
  g3453/in_1                                                         
  g3453/z               (u)  unmapped_nand2          2  7.6          
  g3425/in_1                                                         
  g3425/z               (u)  unmapped_or2            2  7.6          
  g3393/in_1                                                         
  g3393/z               (u)  unmapped_complex2       1  3.8          
  g7154/in_1                                                         
  g7154/z               (u)  unmapped_nand4          4 14.8          
  g3349/in_1                                                         
  g3349/z               (u)  unmapped_complex2       5 18.5          
  g7112/in_0                                                         
  g7112/z               (u)  unmapped_nand2          1  3.8          
  g7113/in_1                                                         
  g7113/z               (u)  unmapped_nand2          2  7.4          
  g7100/in_0                                                         
  g7100/z               (u)  unmapped_or2            1  3.7          
  g7101/in_1                                                         
  g7101/z               (u)  unmapped_nand2          2  7.6          
const_mul_28_35/Z[25] 
mux_ctl_25xi/const_mul_28_35_Z 
  g137/in_1                                                          
  g137/z                (u)  unmapped_complex2       1  3.7          
  g138/in_1                                                          
  g138/z                (u)  unmapped_nand2          5 19.0          
mux_ctl_25xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[25] 
  g1211/in_0                                                         
  g1211/z               (u)  unmapped_or2            3 11.4          
  g1212/in_1                                                         
  g1212/z               (u)  unmapped_nand2          2  7.4          
  g1144/in_1                                                         
  g1144/z               (u)  unmapped_complex2       3 11.1          
  g1109/in_1                                                         
  g1109/z               (u)  unmapped_complex2       1  3.8          
  g1064/in_0                                                         
  g1064/z               (u)  unmapped_nand2          3 11.1          
  g1055/in_1                                                         
  g1055/z               (u)  unmapped_complex2       1  3.8          
  g1034/in_0                                                         
  g1034/z               (u)  unmapped_nand3          4 14.8          
  g1030/in_1                                                         
  g1030/z               (u)  unmapped_complex2       1  3.8          
  g1007/in_0                                                         
  g1007/z               (u)  unmapped_nand4          1  3.7          
  g953/in_0                                                          
  g953/z                (u)  unmapped_complex2       2  7.4          
  g908/in_0                                                          
  g908/z                (u)  unmapped_or2            1  3.7          
  g909/in_1                                                          
  g909/z                (u)  unmapped_nand2          1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]           <<<  interconnect                            
                             out port                                
(proj.sdc_line_17)           ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
                             path_delay                              
                             uncertainty                             
---------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : kmer[4]
End-point    : signature[31]

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 2334ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group_2
        Optimizing component WALLACE_CSA_DUMMY_OP_group_2...
        Early Area Reclamation for WALLACE_CSA_DUMMY_OP_group_2 'very_fast' (slack=782, area=559)...
                  			o_slack=782,  bc_slack=0
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group...
          Done restructuring (delay-based) WALLACE_CSA_DUMMY_OP_group
        Optimizing component WALLACE_CSA_DUMMY_OP_group...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) logic partition in proj_hasher...
          Done restructuring (delay-based) logic partition in proj_hasher
        Optimizing logic partition in proj_hasher...
          Restructuring (delay-based) mult_unsigned_const_350...
          Done restructuring (delay-based) mult_unsigned_const_350
        Optimizing component mult_unsigned_const_350...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                       Type          Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(proj.sdc_line_15_47_1)      ext delay                            +2000    2000 R 
kmer[17]                     in port                  1  9.6   58   +19    2019 R 
g137/A                                                               +0    2019   
g137/Y                       BUF_X16M_A9TL           16 85.6   90  +118    2137 R 
const_mul_28_35/A[1] 
  g13039/B                                                           +0    2137   
  g13039/Y                   NOR2_X2M_A9TL            2  8.4   88   +87    2224 F 
  g12876/A1                                                          +0    2224   
  g12876/Y                   OAI21_X3M_A9TL           2  7.2  122  +122    2346 R 
  g12768/A1                                                          +0    2346   
  g12768/Y                   AO21_X2M_A9TL            2  7.5   75  +148    2494 R 
  g12746/B                                                           +0    2494   
  g12746/Y                   NAND2_X2A_A9TL           2  7.3   85   +81    2575 F 
  g12729/B                                                           +0    2575   
  g12729/Y                   NOR2_X2A_A9TL            2  7.1  135  +117    2693 R 
  g12691/A0                                                          +0    2693   
  g12691/Y                   AOI21_X2M_A9TL           1  5.9  116   +97    2790 F 
  g12677/A                                                           +0    2790   
  g12677/Y                   NAND2_X3M_A9TL           3 10.9  105  +102    2892 R 
  g12649/C                                                           +0    2892   
  g12649/Y                   AND3_X2M_A9TL            2  7.3   74  +144    3036 R 
  g12634/B                                                           +0    3036   
  g12634/Y                   NOR2_X2M_A9TL            2 10.2  131   +89    3125 F 
  g12604/A1                                                          +0    3125   
  g12604/Y                   OAI21_X1M_A9TL           1  5.0  200  +179    3304 R 
  g12578/A                                                           +0    3304   
  g12578/Y                   XOR2_X1M_A9TL            1  6.6  265  +174    3478 R 
const_mul_28_35/Z[11] 
mux_ctl_11xi/const_mul_28_35_Z 
  g144/A                                                             +0    3478   
  g144/Y                     XOR2_X2M_A9TL            4 11.4  258  +188    3666 R 
mux_ctl_11xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[11] 
  g1309/A                                                            +0    3666   
  g1309/Y                    OR2_X1P4M_A9TL           3  8.5  101  +195    3861 R 
  g1291/B0N                                                          +0    3861   
  g1291/Y                    AO21B_X1M_A9TL           2  6.0  130  +110    3971 F 
  g1258/B                                                            +0    3971   
  g1258/Y                    NOR2_X1M_A9TL            3  8.4  268  +212    4183 R 
  g1220/A                                                            +0    4183   
  g1220/Y                    NOR2_X1B_A9TL            2  5.8  183  +191    4374 F 
  g1178/A                                                            +0    4374   
  g1178/Y                    NAND2_X1M_A9TL           1  3.5  118  +128    4503 R 
  g1170/C0                                                           +0    4503   
  g1170/Y                    OAI211_X1M_A9TL          2  5.4  169  +138    4640 F 
  g1163/A1N                                                          +0    4640   
  g1163/Y                    OAI2XB1_X0P5M_A9TL       1  3.4  161  +223    4863 F 
  g1158/C0                                                           +0    4863   
  g1158/Y                    AOI221_X1M_A9TL          1  4.0  274  +218    5081 R 
  g1143/B0                                                           +0    5081   
  g1143/Y                    OAI21_X1P4M_A9TL         4 11.7  196  +202    5283 F 
  g1139/A                                                            +0    5283   
  g1139/Y                    NAND3_X1A_A9TL           2  7.1  257  +216    5498 R 
  g1127/A1                                                           +0    5498   
  g1127/Y                    OAI21_X1P4M_A9TL         4 11.8  187  +205    5704 F 
  g1120/B                                                            +0    5704   
  g1120/Y                    NAND2_X1M_A9TL           1  3.7  126  +139    5843 R 
  g1108/A1                                                           +0    5843   
  g1108/Y                    OA211_X0P7M_A9TL         3  9.7  207  +255    6098 R 
  g1104/A1                                                           +0    6098   
  g1104/Y                    OAI21_X1M_A9TL           1  3.3  115  +133    6231 F 
  g1101/A1N                                                          +0    6231   
  g1101/Y                    OAI2XB1_X1M_A9TL         1  6.7  158  +216    6447 F 
  g1100/A                                                            +0    6447   
  g1100/CO                   ADDF_X1M_A9TL            1  4.1   90  +249    6696 F 
  g1099/A                                                            +0    6696   
  g1099/Y                    XNOR3_X0P5M_A9TL         1  4.9  167  +247    6943 R 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]           <<<  interconnect                     167    +0    6943 R 
                             out port                                +0    6943 R 
(proj.sdc_line_17)           ext delay                            +2000    8943 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                                    9000   
                             uncertainty                            -50    8950 R 
----------------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :       7ps 
Start-point  : kmer[17]
End-point    : signature[31]

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                 5435        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2out               148        7              9000     (launch clock period: 10000)

 
Global incremental target info
==============================
Cost Group 'in2out' target slack:    18 ps
Target path end-point (Port: proj_hasher/signature[31])

         Pin                       Type          Fanout Load Arrival  
                                                        (fF)   (ps)   
----------------------------------------------------------------------
(proj.sdc_line_15_47_1)      ext delay                                
kmer[17]                     in port                  1  9.6          
g137/A                                                                
g137/Y                       BUF_X16M_A9TL           16 85.6          
const_mul_28_35/A[1] 
  g13039/B                                                            
  g13039/Y                   NOR2_X2M_A9TL            2  8.4          
  g12876/A1                                                           
  g12876/Y                   OAI21_X3M_A9TL           2  7.2          
  g12768/A1                                                           
  g12768/Y                   AO21_X2M_A9TL            2  7.5          
  g12746/B                                                            
  g12746/Y                   NAND2_X2A_A9TL           2  7.3          
  g12729/B                                                            
  g12729/Y                   NOR2_X2A_A9TL            2  7.1          
  g12691/A0                                                           
  g12691/Y                   AOI21_X2M_A9TL           1  5.9          
  g12677/A                                                            
  g12677/Y                   NAND2_X3M_A9TL           3 10.9          
  g12649/C                                                            
  g12649/Y                   AND3_X2M_A9TL            2  7.3          
  g12634/B                                                            
  g12634/Y                   NOR2_X2M_A9TL            2 10.2          
  g12604/A1                                                           
  g12604/Y                   OAI21_X1M_A9TL           1  5.0          
  g12578/A                                                            
  g12578/Y                   XOR2_X1M_A9TL            1  6.6          
const_mul_28_35/Z[11] 
mux_ctl_11xi/const_mul_28_35_Z 
  g144/A                                                              
  g144/Y                     XOR2_X2M_A9TL            4 11.4          
mux_ctl_11xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[11] 
  g1309/A                                                             
  g1309/Y                    OR2_X1P4M_A9TL           3  8.5          
  g1291/B0N                                                           
  g1291/Y                    AO21B_X1M_A9TL           2  6.0          
  g1258/B                                                             
  g1258/Y                    NOR2_X1M_A9TL            3  8.4          
  g1220/A                                                             
  g1220/Y                    NOR2_X1B_A9TL            2  5.8          
  g1178/A                                                             
  g1178/Y                    NAND2_X1M_A9TL           1  3.5          
  g1170/C0                                                            
  g1170/Y                    OAI211_X1M_A9TL          2  5.4          
  g1163/A1N                                                           
  g1163/Y                    OAI2XB1_X0P5M_A9TL       1  3.4          
  g1158/C0                                                            
  g1158/Y                    AOI221_X1M_A9TL          1  4.0          
  g1143/B0                                                            
  g1143/Y                    OAI21_X1P4M_A9TL         4 11.7          
  g1139/A                                                             
  g1139/Y                    NAND3_X1A_A9TL           2  7.1          
  g1127/A1                                                            
  g1127/Y                    OAI21_X1P4M_A9TL         4 11.8          
  g1120/B                                                             
  g1120/Y                    NAND2_X1M_A9TL           1  3.7          
  g1108/A1                                                            
  g1108/Y                    OA211_X0P7M_A9TL         3  9.7          
  g1104/A1                                                            
  g1104/Y                    OAI21_X1M_A9TL           1  3.3          
  g1101/A1N                                                           
  g1101/Y                    OAI2XB1_X1M_A9TL         1  6.7          
  g1100/A                                                             
  g1100/CO                   ADDF_X1M_A9TL            1  4.1          
  g1099/A                                                             
  g1099/Y                    XNOR3_X0P5M_A9TL         1  4.9          
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]           <<<  interconnect                             
                             out port                                 
(proj.sdc_line_17)           ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                               
                             uncertainty                              
----------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : kmer[17]
End-point    : signature[31]

The global mapper estimates a slack for this path of 18ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
         Pin                       Type          Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(proj.sdc_line_15_38_1)      ext delay                            +2000    2000 R 
kmer[26]                     in port                  1  8.2   54   +16    2016 R 
g134/A                                                               +0    2016   
g134/Y                       BUF_X13M_A9TL           15 66.4   87  +114    2131 R 
const_mul_28_35/A[10] 
  g13116/A                                                           +0    2131   
  g13116/Y                   INV_X11M_A9TL            7 27.2   40   +45    2175 F 
  g13023/A                                                           +0    2175   
  g13023/Y                   MXIT2_X2M_A9TL           3 12.9  246  +133    2308 R 
  g12869/S0                                                          +0    2308   
  g12869/Y                   MXIT2_X2M_A9TL           1  6.6  159  +152    2460 R 
  g12779/A                                                           +0    2460   
  g12779/Y                   XOR2_X2M_A9TL            2  7.9  221  +135    2595 R 
  g12713/B                                                           +0    2595   
  g12713/Y                   XOR2_X2M_A9TL            2  6.8  127  +145    2740 F 
  g12662/B                                                           +0    2740   
  g12662/Y                   NOR2_X1P4A_A9TL          3  8.8  205  +173    2913 R 
  g12609/A                                                           +0    2913   
  g12609/Y                   NOR2_X1P4A_A9TL          2  6.3  107  +116    3029 F 
  g12590/B1                                                          +0    3029   
  g12590/Y                   AO1B2_X2M_A9TL           3  8.7   99  +163    3192 F 
  g12577/B                                                           +0    3192   
  g12577/Y                   OR2_X1P4M_A9TL           3  9.6   87  +173    3365 F 
  g13124/A0                                                          +0    3365   
  g13124/Y                   AOI2XB1_X1M_A9TL         1  5.2  200  +162    3528 R 
  g12545/A                                                           +0    3528   
  g12545/Y                   XNOR2_X1M_A9TL           1  5.3  235  +162    3689 R 
const_mul_28_35/Z[14] 
mux_ctl_14xi/const_mul_28_35_Z 
  g2/B                                                               +0    3689   
  g2/Y                       XOR2_X2M_A9TL            3  9.8  147  +165    3854 F 
mux_ctl_14xi/WALLACE_CSA_DUMMY_OP_groupi_in_0 
WALLACE_CSA_DUMMY_OP_groupi/in_0[14] 
  g1308/A                                                            +0    3854   
  g1308/Y                    NOR2_X1A_A9TL            3  8.2  266  +208    4063 R 
  g1294/B0                                                           +0    4063   
  g1294/Y                    AOI21_X1M_A9TL           2  5.7  161  +157    4220 F 
  g1320/B                                                            +0    4220   
  g1320/Y                    AND2_X1M_A9TL            3  8.0   98  +197    4417 F 
  g1208/B                                                            +0    4417   
  g1208/Y                    NOR2B_X1M_A9TL           2  6.1  210  +167    4584 R 
  g1183/B                                                            +0    4584   
  g1183/Y                    NAND2_X1M_A9TL           2  6.8  146  +142    4726 F 
  g1163/A0                                                           +0    4726   
  g1163/Y                    OAI2XB1_X0P5M_A9TL       1  3.5  263  +217    4942 R 
  g1158/C0                                                           +0    4942   
  g1158/Y                    AOI221_X1M_A9TL          1  4.5  201  +171    5113 F 
  g1143/B0                                                           +0    5113   
  g1143/Y                    OAI21_X2M_A9TL           4 11.8  220  +171    5284 R 
  g1139/A                                                            +0    5284   
  g1139/Y                    NAND3_X1A_A9TL           2  6.6  198  +173    5457 F 
  g1127/A0                                                           +0    5457   
  g1127/Y                    OAI21_X1P4M_A9TL         4 12.0  288  +246    5704 R 
  g1120/B                                                            +0    5704   
  g1120/Y                    NAND2_X1M_A9TL           1  3.7  111  +132    5836 F 
  g1108/A1                                                           +0    5836   
  g1108/Y                    OA211_X0P7M_A9TL         3  9.6  157  +266    6102 F 
  g1104/A1                                                           +0    6102   
  g1104/Y                    OAI21_X1M_A9TL           1  3.5  165  +164    6266 R 
  g1101/A1N                                                          +0    6266   
  g1101/Y                    OAI2XB1_X1P4M_A9TL       1  6.8  202  +239    6506 R 
  g1100/A                                                            +0    6506   
  g1100/CO                   ADDF_X1M_A9TL            1  4.1   93  +220    6726 R 
  g1099/A                                                            +0    6726   
  g1099/Y                    XNOR3_X0P5M_A9TL         1  4.9  154  +207    6933 F 
WALLACE_CSA_DUMMY_OP_groupi/out_0[31] 
signature[31]           <<<  interconnect                     154    +0    6933 F 
                             out port                                +0    6933 F 
(proj.sdc_line_17)           ext delay                            +2000    8933 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                                    9000   
                             uncertainty                            -50    8950 R 
----------------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :      17ps 
Start-point  : kmer[26]
End-point    : signature[31]

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |   68 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr                5119        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2out                18       17              9000     (launch clock period: 10000)


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.
INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 163, CPU_Time 50.99211299999999
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:03(00:03:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:48 (Aug09) |  664.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:39) |  00:00:26(00:01:44) |  30.3( 33.7) |   15:18:32 (Aug09) |  983.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:18:33 (Aug09) |  983.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:20) |  00:00:11(00:00:40) |  12.4( 12.9) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:21) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:32(00:09:04) |  00:00:50(00:02:43) |  57.3( 52.8) |   15:21:57 (Aug09) |  977.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_hasher/fv_map.fv.json' for netlist 'fv/proj_hasher/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_hasher/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_hasher/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 12, CPU_Time 2.9999970000000076
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:03(00:03:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:48 (Aug09) |  664.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:39) |  00:00:26(00:01:44) |  29.3( 32.4) |   15:18:32 (Aug09) |  983.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:18:33 (Aug09) |  983.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:20) |  00:00:11(00:00:40) |  12.0( 12.5) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:21) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:32(00:09:04) |  00:00:50(00:02:43) |  55.4( 50.8) |   15:21:57 (Aug09) |  977.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:35(00:09:16) |  00:00:02(00:00:12) |   3.3(  3.7) |   15:22:09 (Aug09) |  978.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -2.999999992425728e-6
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:03(00:03:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:48 (Aug09) |  664.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:39) |  00:00:26(00:01:44) |  29.3( 32.4) |   15:18:32 (Aug09) |  983.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:18:33 (Aug09) |  983.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:20) |  00:00:11(00:00:40) |  12.0( 12.5) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:21) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:32(00:09:04) |  00:00:50(00:02:43) |  55.4( 50.8) |   15:21:57 (Aug09) |  977.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:35(00:09:16) |  00:00:02(00:00:12) |   3.3(  3.7) |   15:22:09 (Aug09) |  978.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:35(00:09:16) | -01:59:58(00:00:00) |  -0.0(  0.0) |   15:22:09 (Aug09) |  978.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_hasher ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_hasher
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_hasher'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:00
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:03(00:03:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:48 (Aug09) |  664.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:39) |  00:00:26(00:01:44) |  29.3( 32.3) |   15:18:32 (Aug09) |  983.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:18:33 (Aug09) |  983.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:20) |  00:00:11(00:00:40) |  12.0( 12.4) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:21) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:32(00:09:04) |  00:00:50(00:02:43) |  55.4( 50.6) |   15:21:57 (Aug09) |  977.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:35(00:09:16) |  00:00:02(00:00:12) |   3.3(  3.7) |   15:22:09 (Aug09) |  978.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:35(00:09:16) | -01:59:58(00:00:00) |  -0.0(  0.0) |   15:22:09 (Aug09) |  978.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:35(00:09:17) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:22:10 (Aug09) |  978.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                  5118     -152      -218         0        0        0
            Worst cost_group: in2out, WNS: -152.1
            Path: kmer[22] --> signature[31]

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 5118     -152      -218         0        0        0
            Worst cost_group: in2out, WNS: -152.1
            Path: kmer[22] --> signature[31]
 incr_delay                 5123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         8  (        7 /        7 )  0.26
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                   5123        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 40, CPU_Time 8.99999299999999
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:03(00:03:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:48 (Aug09) |  664.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:39) |  00:00:26(00:01:44) |  26.7( 28.7) |   15:18:32 (Aug09) |  983.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:18:33 (Aug09) |  983.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:20) |  00:00:11(00:00:40) |  10.9( 11.0) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:21) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:32(00:09:04) |  00:00:50(00:02:43) |  50.5( 45.0) |   15:21:57 (Aug09) |  977.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:35(00:09:16) |  00:00:02(00:00:12) |   3.0(  3.3) |   15:22:09 (Aug09) |  978.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:35(00:09:16) | -01:59:58(00:00:00) |  -0.0(  0.0) |   15:22:09 (Aug09) |  978.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:35(00:09:17) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:22:10 (Aug09) |  978.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:09:57) |  00:00:08(00:00:40) |   8.9( 11.0) |   15:22:50 (Aug09) |  985.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:03(00:03:55) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:16:48 (Aug09) |  664.0 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:39) |  00:00:26(00:01:44) |  26.7( 28.7) |   15:18:32 (Aug09) |  983.4 MB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:30(00:05:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:18:33 (Aug09) |  983.4 MB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:20) |  00:00:11(00:00:40) |  10.9( 11.0) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:41(00:06:21) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:19:14 (Aug09) |  979.9 MB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:32(00:09:04) |  00:00:50(00:02:43) |  50.5( 45.0) |   15:21:57 (Aug09) |  977.5 MB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:35(00:09:16) |  00:00:02(00:00:12) |   3.0(  3.3) |   15:22:09 (Aug09) |  978.5 MB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:35(00:09:16) | -01:59:58(00:00:00) |  -0.0(  0.0) |   15:22:09 (Aug09) |  978.5 MB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:35(00:09:17) |  00:00:00(00:00:01) |   0.0(  0.3) |   15:22:10 (Aug09) |  978.5 MB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:09:57) |  00:00:08(00:00:40) |   8.9( 11.0) |   15:22:50 (Aug09) |  985.2 MB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:02:44(00:09:57) |  00:00:00(00:00:00) |   0.0(  0.0) |   15:22:50 (Aug09) |  985.2 MB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -      2491      9815       979
##>M:Pre Cleanup                        0         -         -      2491      9815       979
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                     12         -         -       923      3549       978
##>M:Const Prop                         0        16         0       923      3549       978
##>M:Cleanup                           40         0         0       923      3554       985
##>M:MBCI                               0         -         -       923      3554       985
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             165
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      218
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_hasher'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 09/08/2024 15:22
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_hasher' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_hasher
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_hasher'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                  5123        0         0         0        0        0
-------------------------------------------------------------------------------
 const_prop                 5122        0         0         0        0        0
 simp_cc_inputs             5056        0         0         0        0        0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                 5056        0         0         0        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                   Message Text                     |
--------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                       |
| CFM-5   |Info    |    1 |Wrote formal verification information.              |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as     |
|         |        |      | there is no power intent loaded.                   |
| PA-7    |Info    |    4 |Resetting power analysis results.                   |
|         |        |      |All computed switching activities are removed.      |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.           |
|         |        |      |The design should have 2 or more clock-gating       |
|         |        |      | instances for decloning.                           |
| SYNTH-5 |Info    |    1 |Done mapping.                                       |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                           |
--------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_hasher'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_hasher.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_hasher.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_hasher.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:22:59 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

  Instance  Module  Cell Count  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
proj_hasher                907   3513.960  1542.212     5056.172 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:22:59 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                        
       Gate         Instances    Area                        Library                      
------------------------------------------------------------------------------------------
ADDFH_X1M_A9TL              3    33.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDFH_X2M_A9TL              4    47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X1M_A9TL              60   475.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X1P4M_A9TL             2    18.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDF_X2M_A9TL               1     9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1M_A9TL              30   140.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
ADDH_X1P4M_A9TL             3    17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL              19    34.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL               4    10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL               3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X2M_A9TL               3    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X1M_A9TL              6    15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X2M_A9TL              6    21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X3M_A9TL              4    21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X1M_A9TL             12    30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X2M_A9TL              3    10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X3M_A9TL              2    10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TL               8    23.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO22_X1M_A9TL               2     6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X4M_A9TL             1     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X1M_A9TL             3     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL             16    34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TL              3    10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X1M_A9TL             5    16.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL              1     2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X1M_A9TL            2     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI2XB1_X2M_A9TL            1     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TL             4     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TR             1     1.440    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
BUFH_X11M_A9TL              2    18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X1M_A9TL               1     1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X9M_A9TL               1     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X11M_A9TL               1     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X13M_A9TL               3    25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X16M_A9TL               1    10.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUF_X2P5M_A9TL              3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X1M_A9TL              8    23.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGENI_X2M_A9TL              6    32.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TL              43   154.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
CGEN_X1M_A9TR               2     7.200    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
CGEN_X2M_A9TL               5    19.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TL               5    28.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X13M_A9TL               2    13.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X16M_A9TL               3    24.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL               18    19.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL               11    15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL                8    17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL                5    12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X6M_A9TL                1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TL              3    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X1M_A9TL              6    21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X2M_A9TL             13    84.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X3M_A9TL              8    60.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TL             1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X1P4M_A9TL             7    35.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X1M_A9TL            29    62.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X2M_A9TL             1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X3M_A9TL             1     3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X1M_A9TL            6    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X2M_A9TL            4    11.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X6M_A9TL            1     6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL             27    38.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL              4     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL             47    67.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1P4M_A9TL            7    15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TL             10    25.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2M_A9TL              2     5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3A_A9TL              5    18.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3M_A9TL              6    21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4A_A9TL              2     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4M_A9TL              3    11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1A_A9TL              2     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2B_X1M_A9TL             16    34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X1M_A9TL             2     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X2M_A9TL             1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2XB_X3M_A9TL             2     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL              10    14.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL              22    31.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL              19    27.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1P4A_A9TL             5    10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2A_A9TL               5    12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2M_A9TL               7    17.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X3A_A9TL               2     6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X6B_A9TL               1     6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2M_A9TL               1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TL            4    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X1M_A9TL               1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA22_X1M_A9TL               1     3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL             3     7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1P4M_A9TL           2     7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X2M_A9TL             2     8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X0P7M_A9TL           1     2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X1M_A9TL             2     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL             18    38.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1P4M_A9TL            3     9.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X2M_A9TL              2     7.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X3M_A9TL              1     4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TL          7    17.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1M_A9TL            2     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X1P4M_A9TL          1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X2M_A9TL            1     4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X3M_A9TL            1     5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL             13    23.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P7M_A9TL              1     2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL                5    10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TL              5    12.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X3M_A9TL                1     3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P7M_A9TL           41   132.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X1M_A9TL              6    21.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X2M_A9TL             12    73.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X3M_A9TL              5    39.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X0P5M_A9TL           13    79.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X1M_A9TL              9    58.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X1P4M_A9TL            1    10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR3_X3M_A9TL              4    56.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X0P7M_A9TL            34   110.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1M_A9TL              27    97.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X1P4M_A9TL             2    12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X2M_A9TL              16    97.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X3M_A9TL              15   118.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR2_X4M_A9TL               1    10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X0P5M_A9TL             1     6.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X1M_A9TL               2    12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X1P4M_A9TL             2    20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X2M_A9TL               1    12.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XOR3_X3M_A9TL               9   126.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
------------------------------------------------------------------------------------------
total                     907  3513.960                                                   


                    Library                    Instances   Area   Instances % 
------------------------------------------------------------------------------
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c       904 3505.320        99.7 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c         3    8.640         0.3 

                                         
     Type      Instances   Area   Area % 
-----------------------------------------
inverter              56  149.040    4.2 
buffer                17   85.680    2.4 
logic                834 3279.240   93.3 
physical_cells         0    0.000    0.0 
-----------------------------------------
total                907 3513.960  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:23:01 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_hasher

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:23:01 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        0  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           0    0.00                      0.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 0    0.00                      0.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              0    0.00                         -  
 Total Ungated Flip-flops            0    0.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                    0  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     0          0        0 (0.00%)    0 (0.00%)   
-------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:23:04 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule: no violations.




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:23:04 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others            3513.96     100.00 
-------------------------------------
total             3513.96     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 09 2024  03:23:05 pm
  Module:                 proj_hasher
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out          6.4   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             907 
Physical Instance count           0 
Sequential Instance Count         0 
Combinational Instance Count    907 
Hierarchical Instance Count       0 

Area
----
Cell Area                          3513.960
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    3513.960
Net Area                           1542.212
Total Area (Cell+Physical+Net)     5056.172

Max Fanout                         16 (n_14)
Min Fanout                         1 (kmer[17])
Average Fanout                     2.0
Terms to net ratio                 2.9444
Terms to instance ratio            3.4443
Runtime                            167.968929 seconds
Elapsed Runtime                    635 seconds
Genus peak memory usage            6892.82 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_hasher.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_hasher.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 09/08/2024 15:23
ENICSINFO: ----------------------------------
@file(genus_hasher.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher.db' for 'proj_hasher' (command execution time mm:ss cpu = 00:00, real = 00:03).
@file(genus_hasher.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_hasher' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher...
%# Begin write_design (08/09 15:23:10, mem=5245.27M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:10).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_hasher/post_synth/proj_hasher.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_hasher' (command execution time mm:ss cpu = 00:07, real = 00:56).
.
%# End write_design (08/09 15:24:06, total cpu=08:00:07, real=08:00:56, peak res=1198.60M, current mem=5249.27M)
@file(genus_hasher.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_hasher.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_hasher.tcl

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 1375s, ST: 202s, FG: 202s, CPU: 6.2%}, MEM {curr: 4.6G, peak: 6.7G, phys curr: 0.8G, phys peak: 1.2G}, SYS {load: 5.6, cpu: 2, total: 7.5G, free: 0.5G}
Abnormal exit.

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 1376s, ST: -0s, FG: -0s, CPU: 6.2%}, MEM {curr: 4.6G, peak: 6.7G, phys curr: 0.8G, phys peak: 1.2G}, SYS {load: 5.6, cpu: 2, total: 7.5G, free: 0.5G}
