#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5d218b54c2f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5d218b54c480 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x5d218b55e070 .functor NOT 1, L_0x5d218b5836e0, C4<0>, C4<0>, C4<0>;
L_0x5d218b583440 .functor XOR 1, L_0x5d218b5832e0, L_0x5d218b5833a0, C4<0>, C4<0>;
L_0x5d218b5835d0 .functor XOR 1, L_0x5d218b583440, L_0x5d218b583500, C4<0>, C4<0>;
v0x5d218b5801d0_0 .net *"_ivl_10", 0 0, L_0x5d218b583500;  1 drivers
v0x5d218b5802d0_0 .net *"_ivl_12", 0 0, L_0x5d218b5835d0;  1 drivers
v0x5d218b5803b0_0 .net *"_ivl_2", 0 0, L_0x5d218b5820b0;  1 drivers
v0x5d218b580470_0 .net *"_ivl_4", 0 0, L_0x5d218b5832e0;  1 drivers
v0x5d218b580550_0 .net *"_ivl_6", 0 0, L_0x5d218b5833a0;  1 drivers
v0x5d218b580680_0 .net *"_ivl_8", 0 0, L_0x5d218b583440;  1 drivers
v0x5d218b580760_0 .net "a", 0 0, v0x5d218b57d6e0_0;  1 drivers
v0x5d218b580800_0 .net "b", 0 0, v0x5d218b57d780_0;  1 drivers
v0x5d218b5808a0_0 .net "c", 0 0, v0x5d218b57d820_0;  1 drivers
v0x5d218b580940_0 .var "clk", 0 0;
v0x5d218b5809e0_0 .net "d", 0 0, v0x5d218b57d960_0;  1 drivers
v0x5d218b580a80_0 .net "q_dut", 0 0, L_0x5d218b583180;  1 drivers
v0x5d218b580b20_0 .net "q_ref", 0 0, L_0x5d218b53bb60;  1 drivers
v0x5d218b580bc0_0 .var/2u "stats1", 159 0;
v0x5d218b580c60_0 .var/2u "strobe", 0 0;
v0x5d218b580d00_0 .net "tb_match", 0 0, L_0x5d218b5836e0;  1 drivers
v0x5d218b580dc0_0 .net "tb_mismatch", 0 0, L_0x5d218b55e070;  1 drivers
v0x5d218b580e80_0 .net "wavedrom_enable", 0 0, v0x5d218b57da50_0;  1 drivers
v0x5d218b580f20_0 .net "wavedrom_title", 511 0, v0x5d218b57daf0_0;  1 drivers
L_0x5d218b5820b0 .concat [ 1 0 0 0], L_0x5d218b53bb60;
L_0x5d218b5832e0 .concat [ 1 0 0 0], L_0x5d218b53bb60;
L_0x5d218b5833a0 .concat [ 1 0 0 0], L_0x5d218b583180;
L_0x5d218b583500 .concat [ 1 0 0 0], L_0x5d218b53bb60;
L_0x5d218b5836e0 .cmp/eeq 1, L_0x5d218b5820b0, L_0x5d218b5835d0;
S_0x5d218b550db0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x5d218b54c480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5d218b53bb60 .functor OR 1, v0x5d218b57d820_0, v0x5d218b57d780_0, C4<0>, C4<0>;
v0x5d218b55e210_0 .net "a", 0 0, v0x5d218b57d6e0_0;  alias, 1 drivers
v0x5d218b55e2b0_0 .net "b", 0 0, v0x5d218b57d780_0;  alias, 1 drivers
v0x5d218b53bcc0_0 .net "c", 0 0, v0x5d218b57d820_0;  alias, 1 drivers
v0x5d218b53bd60_0 .net "d", 0 0, v0x5d218b57d960_0;  alias, 1 drivers
v0x5d218b57cd20_0 .net "q", 0 0, L_0x5d218b53bb60;  alias, 1 drivers
S_0x5d218b57ced0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x5d218b54c480;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x5d218b57d6e0_0 .var "a", 0 0;
v0x5d218b57d780_0 .var "b", 0 0;
v0x5d218b57d820_0 .var "c", 0 0;
v0x5d218b57d8c0_0 .net "clk", 0 0, v0x5d218b580940_0;  1 drivers
v0x5d218b57d960_0 .var "d", 0 0;
v0x5d218b57da50_0 .var "wavedrom_enable", 0 0;
v0x5d218b57daf0_0 .var "wavedrom_title", 511 0;
E_0x5d218b54bda0/0 .event negedge, v0x5d218b57d8c0_0;
E_0x5d218b54bda0/1 .event posedge, v0x5d218b57d8c0_0;
E_0x5d218b54bda0 .event/or E_0x5d218b54bda0/0, E_0x5d218b54bda0/1;
E_0x5d218b54bff0 .event posedge, v0x5d218b57d8c0_0;
E_0x5d218b534820 .event negedge, v0x5d218b57d8c0_0;
S_0x5d218b57d1e0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x5d218b57ced0;
 .timescale -12 -12;
v0x5d218b57d3e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x5d218b57d4e0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x5d218b57ced0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x5d218b57dc50 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x5d218b54c480;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x5d218b5517e0 .functor NOT 1, v0x5d218b57d6e0_0, C4<0>, C4<0>, C4<0>;
L_0x5d218b581180 .functor NOT 1, v0x5d218b57d780_0, C4<0>, C4<0>, C4<0>;
L_0x5d218b581240 .functor AND 1, L_0x5d218b5517e0, L_0x5d218b581180, C4<1>, C4<1>;
L_0x5d218b5812e0 .functor NOT 1, v0x5d218b57d820_0, C4<0>, C4<0>, C4<0>;
L_0x5d218b581380 .functor AND 1, L_0x5d218b581240, L_0x5d218b5812e0, C4<1>, C4<1>;
L_0x5d218b581440 .functor AND 1, L_0x5d218b581380, v0x5d218b57d960_0, C4<1>, C4<1>;
L_0x5d218b5815d0 .functor NOT 1, v0x5d218b57d6e0_0, C4<0>, C4<0>, C4<0>;
L_0x5d218b581640 .functor NOT 1, v0x5d218b57d780_0, C4<0>, C4<0>, C4<0>;
L_0x5d218b581700 .functor AND 1, L_0x5d218b5815d0, L_0x5d218b581640, C4<1>, C4<1>;
L_0x5d218b5817c0 .functor AND 1, L_0x5d218b581700, v0x5d218b57d820_0, C4<1>, C4<1>;
L_0x5d218b5818e0 .functor OR 1, L_0x5d218b581440, L_0x5d218b5817c0, C4<0>, C4<0>;
L_0x5d218b5819a0 .functor NOT 1, v0x5d218b57d6e0_0, C4<0>, C4<0>, C4<0>;
L_0x5d218b581a80 .functor AND 1, L_0x5d218b5819a0, v0x5d218b57d780_0, C4<1>, C4<1>;
L_0x5d218b581b40 .functor NOT 1, v0x5d218b57d820_0, C4<0>, C4<0>, C4<0>;
L_0x5d218b581a10 .functor AND 1, L_0x5d218b581a80, L_0x5d218b581b40, C4<1>, C4<1>;
L_0x5d218b581cd0 .functor OR 1, L_0x5d218b5818e0, L_0x5d218b581a10, C4<0>, C4<0>;
L_0x5d218b581e70 .functor NOT 1, v0x5d218b57d6e0_0, C4<0>, C4<0>, C4<0>;
L_0x5d218b581ee0 .functor AND 1, L_0x5d218b581e70, v0x5d218b57d780_0, C4<1>, C4<1>;
L_0x5d218b582150 .functor AND 1, L_0x5d218b581ee0, v0x5d218b57d820_0, C4<1>, C4<1>;
L_0x5d218b582320 .functor NOT 1, v0x5d218b57d960_0, C4<0>, C4<0>, C4<0>;
L_0x5d218b582440 .functor AND 1, L_0x5d218b582150, L_0x5d218b582320, C4<1>, C4<1>;
L_0x5d218b582550 .functor OR 1, L_0x5d218b581cd0, L_0x5d218b582440, C4<0>, C4<0>;
L_0x5d218b582720 .functor AND 1, v0x5d218b57d6e0_0, v0x5d218b57d780_0, C4<1>, C4<1>;
L_0x5d218b5828a0 .functor NOT 1, v0x5d218b57d820_0, C4<0>, C4<0>, C4<0>;
L_0x5d218b5829e0 .functor AND 1, L_0x5d218b582720, L_0x5d218b5828a0, C4<1>, C4<1>;
L_0x5d218b582af0 .functor NOT 1, v0x5d218b57d960_0, C4<0>, C4<0>, C4<0>;
L_0x5d218b582c40 .functor AND 1, L_0x5d218b5829e0, L_0x5d218b582af0, C4<1>, C4<1>;
L_0x5d218b582d50 .functor OR 1, L_0x5d218b582550, L_0x5d218b582c40, C4<0>, C4<0>;
L_0x5d218b582f50 .functor AND 1, v0x5d218b57d6e0_0, v0x5d218b57d780_0, C4<1>, C4<1>;
L_0x5d218b582fc0 .functor AND 1, L_0x5d218b582f50, v0x5d218b57d820_0, C4<1>, C4<1>;
L_0x5d218b583180 .functor OR 1, L_0x5d218b582d50, L_0x5d218b582fc0, C4<0>, C4<0>;
v0x5d218b57de30_0 .net *"_ivl_0", 0 0, L_0x5d218b5517e0;  1 drivers
v0x5d218b57df10_0 .net *"_ivl_10", 0 0, L_0x5d218b581440;  1 drivers
v0x5d218b57dff0_0 .net *"_ivl_12", 0 0, L_0x5d218b5815d0;  1 drivers
v0x5d218b57e0e0_0 .net *"_ivl_14", 0 0, L_0x5d218b581640;  1 drivers
v0x5d218b57e1c0_0 .net *"_ivl_16", 0 0, L_0x5d218b581700;  1 drivers
v0x5d218b57e2f0_0 .net *"_ivl_18", 0 0, L_0x5d218b5817c0;  1 drivers
v0x5d218b57e3d0_0 .net *"_ivl_2", 0 0, L_0x5d218b581180;  1 drivers
v0x5d218b57e4b0_0 .net *"_ivl_20", 0 0, L_0x5d218b5818e0;  1 drivers
v0x5d218b57e590_0 .net *"_ivl_22", 0 0, L_0x5d218b5819a0;  1 drivers
v0x5d218b57e670_0 .net *"_ivl_24", 0 0, L_0x5d218b581a80;  1 drivers
v0x5d218b57e750_0 .net *"_ivl_26", 0 0, L_0x5d218b581b40;  1 drivers
v0x5d218b57e830_0 .net *"_ivl_28", 0 0, L_0x5d218b581a10;  1 drivers
v0x5d218b57e910_0 .net *"_ivl_30", 0 0, L_0x5d218b581cd0;  1 drivers
v0x5d218b57e9f0_0 .net *"_ivl_32", 0 0, L_0x5d218b581e70;  1 drivers
v0x5d218b57ead0_0 .net *"_ivl_34", 0 0, L_0x5d218b581ee0;  1 drivers
v0x5d218b57ebb0_0 .net *"_ivl_36", 0 0, L_0x5d218b582150;  1 drivers
v0x5d218b57ec90_0 .net *"_ivl_38", 0 0, L_0x5d218b582320;  1 drivers
v0x5d218b57ed70_0 .net *"_ivl_4", 0 0, L_0x5d218b581240;  1 drivers
v0x5d218b57ee50_0 .net *"_ivl_40", 0 0, L_0x5d218b582440;  1 drivers
v0x5d218b57ef30_0 .net *"_ivl_42", 0 0, L_0x5d218b582550;  1 drivers
v0x5d218b57f010_0 .net *"_ivl_44", 0 0, L_0x5d218b582720;  1 drivers
v0x5d218b57f0f0_0 .net *"_ivl_46", 0 0, L_0x5d218b5828a0;  1 drivers
v0x5d218b57f1d0_0 .net *"_ivl_48", 0 0, L_0x5d218b5829e0;  1 drivers
v0x5d218b57f2b0_0 .net *"_ivl_50", 0 0, L_0x5d218b582af0;  1 drivers
v0x5d218b57f390_0 .net *"_ivl_52", 0 0, L_0x5d218b582c40;  1 drivers
v0x5d218b57f470_0 .net *"_ivl_54", 0 0, L_0x5d218b582d50;  1 drivers
v0x5d218b57f550_0 .net *"_ivl_56", 0 0, L_0x5d218b582f50;  1 drivers
v0x5d218b57f630_0 .net *"_ivl_58", 0 0, L_0x5d218b582fc0;  1 drivers
v0x5d218b57f710_0 .net *"_ivl_6", 0 0, L_0x5d218b5812e0;  1 drivers
v0x5d218b57f7f0_0 .net *"_ivl_8", 0 0, L_0x5d218b581380;  1 drivers
v0x5d218b57f8d0_0 .net "a", 0 0, v0x5d218b57d6e0_0;  alias, 1 drivers
v0x5d218b57f970_0 .net "b", 0 0, v0x5d218b57d780_0;  alias, 1 drivers
v0x5d218b57fa60_0 .net "c", 0 0, v0x5d218b57d820_0;  alias, 1 drivers
v0x5d218b57fd60_0 .net "d", 0 0, v0x5d218b57d960_0;  alias, 1 drivers
v0x5d218b57fe50_0 .net "q", 0 0, L_0x5d218b583180;  alias, 1 drivers
S_0x5d218b57ffb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x5d218b54c480;
 .timescale -12 -12;
E_0x5d218b54bb40 .event anyedge, v0x5d218b580c60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x5d218b580c60_0;
    %nor/r;
    %assign/vec4 v0x5d218b580c60_0, 0;
    %wait E_0x5d218b54bb40;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x5d218b57ced0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5d218b57d960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d218b57d820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d218b57d780_0, 0;
    %assign/vec4 v0x5d218b57d6e0_0, 0;
    %wait E_0x5d218b534820;
    %wait E_0x5d218b54bff0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5d218b57d960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d218b57d820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d218b57d780_0, 0;
    %assign/vec4 v0x5d218b57d6e0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d218b54bda0;
    %load/vec4 v0x5d218b57d6e0_0;
    %load/vec4 v0x5d218b57d780_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d218b57d820_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5d218b57d960_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x5d218b57d960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d218b57d820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d218b57d780_0, 0;
    %assign/vec4 v0x5d218b57d6e0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x5d218b57d4e0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5d218b54bda0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x5d218b57d960_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d218b57d820_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x5d218b57d780_0, 0;
    %assign/vec4 v0x5d218b57d6e0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x5d218b54c480;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d218b580940_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5d218b580c60_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x5d218b54c480;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x5d218b580940_0;
    %inv;
    %store/vec4 v0x5d218b580940_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5d218b54c480;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x5d218b57d8c0_0, v0x5d218b580dc0_0, v0x5d218b580760_0, v0x5d218b580800_0, v0x5d218b5808a0_0, v0x5d218b5809e0_0, v0x5d218b580b20_0, v0x5d218b580a80_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x5d218b54c480;
T_7 ;
    %load/vec4 v0x5d218b580bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x5d218b580bc0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x5d218b580bc0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x5d218b580bc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5d218b580bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x5d218b580bc0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x5d218b580bc0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x5d218b54c480;
T_8 ;
    %wait E_0x5d218b54bda0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5d218b580bc0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d218b580bc0_0, 4, 32;
    %load/vec4 v0x5d218b580d00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x5d218b580bc0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d218b580bc0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5d218b580bc0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d218b580bc0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x5d218b580b20_0;
    %load/vec4 v0x5d218b580b20_0;
    %load/vec4 v0x5d218b580a80_0;
    %xor;
    %load/vec4 v0x5d218b580b20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x5d218b580bc0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d218b580bc0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x5d218b580bc0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x5d218b580bc0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/../verilogeval_prompts_tbs/validation_set/circuit4/circuit4_tb.sv";
    "/home/jason/documents/research/llm_hardware_design/autochip/AutoChip/greedy-tree/autochip_scripts/outputs/parameter_sweep/candidates10_depth1/circuit4/iter1/response1/top_module.sv";
