/*
 * s2se910-register.h - PMIC register for the S2SE910
 *
 *  Copyright (C) 2024 Samsung Electrnoics
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA
 */

#ifndef __LINUX_S2SE910_REGISTER_H
#define __LINUX_S2SE910_REGISTER_H

/* PMIC base addr */
#define S2SE910_VGPIO_ADDR			0x00
#define S2SE910_COM_ADDR			0x03
#define S2SE910_RTC_ADDR			0x04
#define S2SE910_PM1_ADDR			0x05
#define S2SE910_PM2_ADDR			0x06
#define S2SE910_PM3_ADDR			0x07
#define S2SE910_ADC_ADDR			0x0A
#define S2SE910_EXT_BUCK_ADDR			0x0E
#define S2SE910_EXT_ADDR			0x0F

/* S2SE910X01 VGPIO(0x00) Address */
#define S2SE910_VGPIO_REG0			0x00
#define S2SE910_VGPIO_PSI			0x01
#define S2SE910_VGPIO_VGI0			0x02
#define S2SE910_VGPIO_VGI1			0x03
#define S2SE910_VGPIO_VGI2			0x04
#define S2SE910_VGPIO_VGI3			0x05
#define S2SE910_VGPIO_VGI4			0x06
#define S2SE910_VGPIO_VGI5			0x07
#define S2SE910_VGPIO_VGI6			0x08
#define S2SE910_VGPIO_VGI7			0x09
#define S2SE910_VGPIO_VGI8			0x0A
#define S2SE910_VGPIO_VGI9			0x0B
#define S2SE910_VGPIO_VGI10			0x0C
#define S2SE910_VGPIO_VGI11			0x0D
#define S2SE910_VGPIO_VGI12			0x0E
#define S2SE910_VGPIO_VGI13			0x0F
#define S2SE910_VGPIO_VGI14			0x10
#define S2SE910_VGPIO_VGI15			0x11
#define S2SE910_VGPIO_VGI16			0x12
#define S2SE910_VGPIO_VGI17			0x13
#define S2SE910_VGPIO_VGI18			0x14

/* S2SE910X01 COM(0x03) Address */
#define S2SE910_COM_CHIP_ID			0x0E
#define S2SE910_COM_PLATFORM_ID			0x0F
#define S2SE910_COM_SPMI_CFG5			0x14
#define S2SE910_COM_TX_MASK			0x16
#define S2SE910_COM_IRQ				0x17

/* CHIP ID MASK */
#define S2SE910_CHIP_ID_MASK			(0xFF)
#define S2SE910_CHIP_ID_HW_MASK			(0x0F)
#define S2SE910_CHIP_ID_SW_MASK			(0xF0)
#define S2SE910_CHIP_ID_HW(id)			(id & S2SE910_CHIP_ID_HW_MASK)
#define S2SE910_CHIP_ID_SW(id)			((id & S2SE910_CHIP_ID_SW_MASK) >> 4)

/* S2SE910X01 RTC(0x04) Address */
#define S2SE910_RTC_PM_INT1		0x00
#define S2SE910_RTC_PM_INT2		0x01
#define S2SE910_RTC_PM_INT3		0x02
#define S2SE910_RTC_PM_INT4		0x03
#define S2SE910_RTC_PM_INT5		0x04
#define S2SE910_RTC_PM_INT6		0x05
#define S2SE910_RTC_PM_INT7		0x06
#define S2SE910_RTC_PM_INT8		0x07
#define S2SE910_RTC_PM_INT1M		0x08
#define S2SE910_RTC_PM_INT2M		0x09
#define S2SE910_RTC_PM_INT3M		0x0A
#define S2SE910_RTC_PM_INT4M		0x0B
#define S2SE910_RTC_PM_INT5M		0x0C
#define S2SE910_RTC_PM_INT6M		0x0D
#define S2SE910_RTC_PM_INT7M		0x0E
#define S2SE910_RTC_PM_INT8M		0x0F
#define S2SE910_RTC_STATUS1		0x10
#define S2SE910_RTC_STATUS2		0x11
#define S2SE910_RTC_OFFSRC1_CUR		0x14
#define S2SE910_RTC_OFFSRC2_CUR		0x15
#define S2SE910_RTC_OFFSRC1_OLD1	0x16
#define S2SE910_RTC_OFFSRC2_OLD1	0x17
#define S2SE910_RTC_OFFSRC1_OLD2	0x18
#define S2SE910_RTC_OFFSRC2_OLD2	0x19
#define S2SE910_RTC_RTC_CTRL		0x20
#define S2SE910_RTC_RTC_WTSR_SMPL	0x21
#define S2SE910_RTC_RTC_UPDATE		0x22
#define S2SE910_RTC_RTC_MSEC		0x24
#define S2SE910_RTC_RTC_SEC		0x25
#define S2SE910_RTC_RTC_MIN		0x26
#define S2SE910_RTC_RTC_HOUR		0x27
#define S2SE910_RTC_RTC_WEEK		0x28
#define S2SE910_RTC_RTC_DAY		0x29
#define S2SE910_RTC_RTC_MON		0x2A
#define S2SE910_RTC_RTC_YEAR		0x2B
#define S2SE910_RTC_RTC_A0SEC		0x30
#define S2SE910_RTC_RTC_A0MIN		0x31
#define S2SE910_RTC_RTC_A0HOUR		0x32
#define S2SE910_RTC_RTC_A0WEEK		0x33
#define S2SE910_RTC_RTC_A0DAY		0x34
#define S2SE910_RTC_RTC_A0MON		0x35
#define S2SE910_RTC_RTC_A0YEAR		0x36
#define S2SE910_RTC_RTC_A1SEC		0x38
#define S2SE910_RTC_RTC_A1MIN		0x39
#define S2SE910_RTC_RTC_A1HOUR		0x3A
#define S2SE910_RTC_RTC_A1WEEK		0x3B
#define S2SE910_RTC_RTC_A1DAY		0x3C
#define S2SE910_RTC_RTC_A1MON		0x3D
#define S2SE910_RTC_RTC_A1YEAR		0x3E
#define S2SE910_RTC_RTC_SECURE1		0x48
#define S2SE910_RTC_RTC_SECURE2		0x49
#define S2SE910_RTC_RTC_SECURE3		0x4A
#define S2SE910_RTC_RTC_SECURE4		0x4B

#define RTC_DEV_NAME			"s2se910-rtc"

/* RTC Control Register */
#define S2SE910_RTC_BCD_EN_SHIFT	0
#define S2SE910_RTC_BCD_EN_MASK		(1 << S2SE910_RTC_BCD_EN_SHIFT)
#define S2SE910_RTC_MODEL24_SHIFT	1
#define S2SE910_RTC_MODEL24_MASK	(1 << S2SE910_RTC_MODEL24_SHIFT)

/* WTSR and SMPL Register */
#define S2SE910_RTC_WTSRT_SHIFT		0
#define S2SE910_RTC_SMPLT_SHIFT		3
#define S2SE910_RTC_WTSRT_MASK		(7 << S2SE910_RTC_WTSRT_SHIFT)
#define S2SE910_RTC_SMPLT_MASK		(7 << S2SE910_RTC_SMPLT_SHIFT)
#define S2SE910_RTC_WTSR_EN_SHIFT	6
#define S2SE910_RTC_SMPL_EN_SHIFT	7
#define S2SE910_RTC_WTSR_EN_MASK	(1 << S2SE910_RTC_WTSR_EN_SHIFT)
#define S2SE910_RTC_SMPL_EN_MASK	(1 << S2SE910_RTC_SMPL_EN_SHIFT)

/* RTC Update Register */
#define S2SE910_RTC_RUDR_SHIFT		0
#define S2SE910_RTC_RUDR_MASK		(1 << S2SE910_RTC_RUDR_SHIFT)
#define S2SE910_RTC_WUDR_SHIFT		1
#define S2SE910_RTC_WUDR_MASK		(1 << S2SE910_RTC_WUDR_SHIFT)
#define S2SE910_RTC_FREEZE_SHIFT	2
#define S2SE910_RTC_FREEZE_MASK		(1 << S2SE910_RTC_FREEZE_SHIFT)
#define S2SE910_RTC_AUDR_SHIFT		4
#define S2SE910_RTC_AUDR_MASK		(1 << S2SE910_RTC_AUDR_SHIFT)

#if IS_ENABLED(CONFIG_RTC_BOOT_ALARM)
#define S2SE910_RTC_WAKE_SHIFT		3
#define S2SE910_RTC_WAKE_MASK		(1 << S2SE910_RTC_WAKE_SHIFT)
#endif

/* RTC HOUR Register */
#define S2SE910_RTC_HOUR_AMPM_SHIFT	6
#define S2SE910_RTC_HOUR_AMPM_MASK	(1 << S2SE910_RTC_HOUR_AMPM_SHIFT)

/* RTC Alarm Enable */
#define S2SE910_RTC_ALARM_ENABLE_SHIFT	7
#define S2SE910_RTC_ALARM_ENABLE_MASK	(1 << S2SE910_RTC_ALARM_ENABLE_SHIFT)

/* PMIC STATUS2 Register */
#define S2SE910_RTCA0E			(1 << 2)
#define S2SE910_RTCA1E			(1 << 1)

/* S2SE910 PM1(0x05) Address */
#define S2SE910_PM1_PWRONSRC1_0			0x04
#define S2SE910_PM1_PWRONSRC1_1			0x05
#define S2SE910_PM1_COLD_BOOT_FLAG		0x06
#define S2SE910_PM1_BGR_CTRL1			0x10
#define S2SE910_PM1_BGR_CTRL2			0x11
#define S2SE910_PM1_RTC_BUF			0x12
#define S2SE910_PM1_HK_CTRL1			0x14
#define S2SE910_PM1_HK_CTRL2			0x15
#define S2SE910_PM1_HK_CTRL3			0x16
#define S2SE910_PM1_HK_CTRL4			0x17
#define S2SE910_PM1_HK_CTRL5			0x18
#define S2SE910_PM1_HK_CTRL6			0x19
#define S2SE910_PM1_CTRL1_0			0x1A
#define S2SE910_PM1_CTRL1_1			0x1B
#define S2SE910_PM1_CTRL2_0			0x1C
#define S2SE910_PM1_CTRL2_1			0x1D
#define S2SE910_PM1_BUCK_SR1_CTRL		0x20
#define S2SE910_PM1_BUCK_SR1_OUT1		0x21
#define S2SE910_PM1_BUCK_SR1_OUT2		0x22
#define S2SE910_PM1_BUCK_SR1_DVS		0x23
#define S2SE910_PM1_BUCK_SR1_OCP		0x24
#define S2SE910_PM1_BB1_CTRL			0x28
#define S2SE910_PM1_BB1_OUT1			0x29
#define S2SE910_PM1_BB1_OUT2			0x2A
#define S2SE910_PM1_BB1_DVS1			0x2B
#define S2SE910_PM1_BB1_DVS2			0x2C
#define S2SE910_PM1_BB1_OCP			0x2D
#define S2SE910_PM1_BB2_CTRL			0x30
#define S2SE910_PM1_BB2_OUT1			0x31
#define S2SE910_PM1_BB2_OUT2			0x32
#define S2SE910_PM1_BB2_DVS1			0x33
#define S2SE910_PM1_BB2_DVS2			0x34
#define S2SE910_PM1_BB2_OCP			0x35
#define S2SE910_PM1_LDO1_CTRL			0x38
#define S2SE910_PM1_LDO2_CTRL			0x39
#define S2SE910_PM1_LDO3_CTRL			0x3A
#define S2SE910_PM1_LDO4_CTRL			0x3B
#define S2SE910_PM1_LDO5_CTRL			0x3C
#define S2SE910_PM1_LDO6_CTRL			0x3D
#define S2SE910_PM1_LDO7_CTRL			0x3E
#define S2SE910_PM1_LDO8_CTRL			0x3F
#define S2SE910_PM1_LDO9_CTRL			0x40
#define S2SE910_PM1_LDO10_CTRL			0x41
#define S2SE910_PM1_LDO11_CTRL			0x42
#define S2SE910_PM1_LDO12_CTRL			0x43
#define S2SE910_PM1_LDO13_CTRL			0x44
#define S2SE910_PM1_LDO14_CTRL			0x45
#define S2SE910_PM1_LDO15_CTRL			0x46
#define S2SE910_PM1_LDO16_CTRL			0x47
#define S2SE910_PM1_LDO17_CTRL			0x48
#define S2SE910_PM1_LDO18_CTRL			0x49
#define S2SE910_PM1_LDO19_CTRL			0x4A
#define S2SE910_PM1_LDO20_CTRL			0x4B
#define S2SE910_PM1_LDO21_CTRL			0x4C
#define S2SE910_PM1_LDO22_CTRL			0x4D
#define S2SE910_PM1_LDO23_CTRL			0x4E
#define S2SE910_PM1_LDO24_CTRL			0x4F
#define S2SE910_PM1_LDO25_CTRL			0x50
#define S2SE910_PM1_LDO26_CTRL			0x51
#define S2SE910_PM1_GPIO_SEQ_CTRL		0x52
#define S2SE910_PM1_LDO_DSCH1			0x54
#define S2SE910_PM1_LDO_DSCH2			0x55
#define S2SE910_PM1_LDO_DSCH3			0x56
#define S2SE910_PM1_LDO_DSCH4			0x57
#define S2SE910_PM1_LDO_DSCH5			0x58
#define S2SE910_PM1_LDO_DSCH6			0x59
#define S2SE910_PM1_LDO_DSCH7			0x5A
#define S2SE910_PM1_LDO_BYPASS_EN1		0x5C
#define S2SE910_PM1_LDO_BYPASS_EN2		0x5D
#define S2SE910_PM1_LDO_BYPASS_EN3		0x5E
#define S2SE910_PM1_LDO_BYPASS_EN4		0x5F
#define S2SE910_PM1_ADVC_CTRL			0x60
#define S2SE910_PM1_WRST_CTRL1			0x64
#define S2SE910_PM1_WRST_CTRL2			0x65
#define S2SE910_PM1_WRST_CTRL3			0x66
#define S2SE910_PM1_WRST_CTRL4			0x67
#define S2SE910_PM1_RTC_CTRL1			0x70
#define S2SE910_PM1_RTC_CTRL2			0x71
#define S2SE910_PM1_EXT_CTRL5			0xFA
#define S2SE910_PM1_EXT_PWRHOLD			0xFB
#define S2SE910_PM1_EXT_CTRL2			0xFD
#define S2SE910_PM1_EXT_CTRL3			0xFE
#define S2SE910_PM1_EXT_CTRL1			0xFF

/* S2SE910 PM2(0x06) Address */
#define S2SE910_PM2_ONSEQ_CTRL1_0		0x00
#define S2SE910_PM2_ONSEQ_CTRL1_1		0x01
#define S2SE910_PM2_ONSEQ_CTRL1_2		0x02
#define S2SE910_PM2_ONSEQ_CTRL1_3		0x03
#define S2SE910_PM2_ONSEQ_CTRL2_0		0x04
#define S2SE910_PM2_ONSEQ_CTRL2_1		0x05
#define S2SE910_PM2_ONSEQ_CTRL2_2		0x06
#define S2SE910_PM2_ONSEQ_CTRL2_3		0x07
#define S2SE910_PM2_ONSEQ_CTRL3_0		0x08
#define S2SE910_PM2_ONSEQ_CTRL3_1		0x09
#define S2SE910_PM2_ONSEQ_CTRL3_2		0x0A
#define S2SE910_PM2_ONSEQ_CTRL3_3		0x0B
#define S2SE910_PM2_ONSEQ_CTRL4_0		0x0C
#define S2SE910_PM2_ONSEQ_CTRL4_1		0x0D
#define S2SE910_PM2_ONSEQ_CTRL4_2		0x0E
#define S2SE910_PM2_ONSEQ_CTRL4_3		0x0F
#define S2SE910_PM2_ONSEQ_CTRL5_0		0x10
#define S2SE910_PM2_ONSEQ_CTRL5_1		0x11
#define S2SE910_PM2_ONSEQ_CTRL5_2		0x12
#define S2SE910_PM2_ONSEQ_CTRL5_3		0x13
#define S2SE910_PM2_ONSEQ_CTRL6_0		0x14
#define S2SE910_PM2_ONSEQ_CTRL6_1		0x15
#define S2SE910_PM2_ONSEQ_CTRL6_2		0x16
#define S2SE910_PM2_ONSEQ_CTRL6_3		0x17
#define S2SE910_PM2_ONSEQ_CTRL7_0		0x18
#define S2SE910_PM2_ONSEQ_CTRL7_1		0x19
#define S2SE910_PM2_ONSEQ_CTRL7_2		0x1A
#define S2SE910_PM2_ONSEQ_CTRL7_3		0x1B
#define S2SE910_PM2_ONSEQ_CTRL8_0		0x1C
#define S2SE910_PM2_ONSEQ_CTRL8_1		0x1D
#define S2SE910_PM2_ONSEQ_CTRL8_2		0x1E
#define S2SE910_PM2_ONSEQ_CTRL8_3		0x1F
#define S2SE910_PM2_OFF_SEQ_CTRL1_0		0x20
#define S2SE910_PM2_OFF_SEQ_CTRL1_1		0x21
#define S2SE910_PM2_OFF_SEQ_CTRL1_2		0x22
#define S2SE910_PM2_OFF_SEQ_CTRL1_3		0x23
#define S2SE910_PM2_OFF_SEQ_CTRL2_0		0x24
#define S2SE910_PM2_OFF_SEQ_CTRL2_1		0x25
#define S2SE910_PM2_OFF_SEQ_CTRL2_2		0x26
#define S2SE910_PM2_OFF_SEQ_CTRL2_3		0x27
#define S2SE910_PM2_OFF_SEQ_CTRL3_0		0x28
#define S2SE910_PM2_OFF_SEQ_CTRL3_1		0x29
#define S2SE910_PM2_OFF_SEQ_CTRL3_2		0x2A
#define S2SE910_PM2_OFF_SEQ_CTRL3_3		0x2B
#define S2SE910_PM2_OFF_SEQ_CTRL4_0		0x2C
#define S2SE910_PM2_OFF_SEQ_CTRL4_1		0x2D
#define S2SE910_PM2_OFF_SEQ_CTRL4_2		0x2E
#define S2SE910_PM2_M_SEL_VGPIO1_0		0x30
#define S2SE910_PM2_M_SEL_VGPIO1_1		0x31
#define S2SE910_PM2_M_SEL_VGPIO1_2		0x32
#define S2SE910_PM2_M_SEL_VGPIO1_3		0x33
#define S2SE910_PM2_M_SEL_VGPIO2_0		0x34
#define S2SE910_PM2_M_SEL_VGPIO2_1		0x35
#define S2SE910_PM2_M_SEL_VGPIO2_2		0x36
#define S2SE910_PM2_M_SEL_VGPIO2_3		0x37
#define S2SE910_PM2_M_SEL_VGPIO3_0		0x38
#define S2SE910_PM2_M_SEL_VGPIO3_1		0x39
#define S2SE910_PM2_M_SEL_VGPIO3_2		0x3A
#define S2SE910_PM2_M_SEL_VGPIO3_3		0x3B
#define S2SE910_PM2_M_SEL_VGPIO4_0		0x3C
#define S2SE910_PM2_M_SEL_VGPIO4_1		0x3D
#define S2SE910_PM2_M_SEL_VGPIO4_2		0x3E
#define S2SE910_PM2_M_SEL_VGPIO4_3		0x3F
#define S2SE910_PM2_M_SEL_VGPIO5_0		0x40
#define S2SE910_PM2_M_SEL_VGPIO5_1		0x41
#define S2SE910_PM2_M_SEL_VGPIO5_2		0x42
#define S2SE910_PM2_M_SEL_VGPIO5_3		0x43
#define S2SE910_PM2_M_SEL_VGPIO6_0		0x44
#define S2SE910_PM2_M_SEL_VGPIO6_1		0x45
#define S2SE910_PM2_M_SEL_VGPIO6_2		0x46
#define S2SE910_PM2_M_SEL_VGPIO6_3		0x47
#define S2SE910_PM2_M_SEL_VGPIO7_0		0x48
#define S2SE910_PM2_M_SEL_VGPIO7_1		0x49
#define S2SE910_PM2_M_SEL_VGPIO7_2		0x4A
#define S2SE910_PM2_M_SEL_VGPIO7_3		0x4B
#define S2SE910_PM2_M_SEL_VGPIO8_0		0x4C
#define S2SE910_PM2_M_SEL_VGPIO8_1		0x4D
#define S2SE910_PM2_M_SEL_DVS_EN1		0x50
#define S2SE910_PM2_M_SEL_DVS_EN2		0x51
#define S2SE910_PM2_OFF_CTRL1_0			0x54
#define S2SE910_PM2_OFF_CTRL1_1			0x55
#define S2SE910_PM2_OFF_CTRL1_2			0x56
#define S2SE910_PM2_OFF_CTRL1_3			0x57
#define S2SE910_PM2_OFF_CTRL2_0			0x58
#define S2SE910_PM2_OFF_CTRL2_1			0x59
#define S2SE910_PM2_OFF_CTRL2_2			0x5A
#define S2SE910_PM2_CFG_PM1_0			0x5C
#define S2SE910_PM2_CFG_PM1_1			0x5D
#define S2SE910_PM2_CFG_PM1_2			0x5E
#define S2SE910_PM2_CFG_PM1_3			0x5F
#define S2SE910_PM2_CFG_PM2_0			0x60
#define S2SE910_PM2_CFG_PM2_1			0x61
#define S2SE910_PM2_CFG_PM2_2			0x62
#define S2SE910_PM2_CFG_PM2_3			0x63
#define S2SE910_PM2_LDO_OI_CTRL1_0		0x64
#define S2SE910_PM2_LDO_OI_CTRL1_1		0x65
#define S2SE910_PM2_LDO_OI_CTRL1_2		0x66
#define S2SE910_PM2_LDO_OI_CTRL1_3		0x67
#define S2SE910_PM2_LDO_OI_CTRL2_0		0x68
#define S2SE910_PM2_LDO_OI_CTRL2_1		0x69
#define S2SE910_PM2_LDO_OI_CTRL2_2		0x6A
#define S2SE910_PM2_LDO_OI_CTRL2_3		0x6B
#define S2SE910_PM2_LDO_OI_CTRL3_0		0x6C
#define S2SE910_PM2_OI_OVP_CTRL1_0		0x70

/* S2SE910 ADC(0x0A) Address */
#define S2SE910_ADC_ADC_INTP			0x00
#define S2SE910_ADC_ADC_INTM			0x01
#define S2SE910_ADC_ADC_STATUS			0x02
#define S2SE910_ADC_ADC_CTRL1			0x03
#define S2SE910_ADC_ADC_CTRL2			0x04
#define S2SE910_ADC_ADC_CTRL3			0x05
#define S2SE910_ADC_ADC_CTRL4			0x06
#define S2SE910_ADC_ADC_CTRL5			0x07
#define S2SE910_ADC_AVG_NUM_SET			0x08
#define S2SE910_ADC_PERIOD_CTRL			0x09
#define S2SE910_ADC_NTC_MUXSEL			0x0A
#define S2SE910_ADC_GPADC_MUXSEL		0x0B
#define S2SE910_ADC_NTC_TH_CTRL0		0x0C
#define S2SE910_ADC_NTC_TH_CTRL1		0x0D
#define S2SE910_ADC_NTC_TH_CTRL2		0x0E
#define S2SE910_ADC_NTC_TH_CTRL3		0x0F
#define S2SE910_ADC_NTC0_DATA_L			0x10
#define S2SE910_ADC_NTC0_DATA_H			0x11
#define S2SE910_ADC_NTC1_DATA_L			0x12
#define S2SE910_ADC_NTC1_DATA_H			0x13
#define S2SE910_ADC_GPADC_DATA_L		0x14
#define S2SE910_ADC_GPADC_DATA_H		0x15

/* POWER-KEY MASK */
#define S2SE910_STATUS1_PWRON			(1 << 0)	/* RTC STATUS1 */
#define S2SE910_PWRKEY_PRESS			(1 << 1)	/* RTC PM_INT1 */
#define S2SE910_PWRKEY_RELEASE 			(1 << 0)	/* RTC PM_INT1 */

/* VOL-DOWN-KEY MASK */
#define S2SE910_STATUS1_MR1B			(1 << 4)	/* RTC STATUS1 */
#define S2SE910_VOLDN_PRESS			(1 << 7)	/* RTC PM_INT3 */
#define S2SE910_VOLDN_RELEASE			(1 << 6)	/* RTC PM_INT3 */

/* INST_ACOK_EN, JIG_REBOOT_EN  */
#define S2SE910_PM1_JIG_REBOOT_EN_SHIFT		(7)
#define S2SE910_PM1_JIG_REBOOT_EN_MASK		(0x01 << S2SE910_PM1_JIG_REBOOT_EN_SHIFT)

#define S2SE910_PM1_INST_ACOK_EN_SHIFT		(2)
#define S2SE910_PM1_INST_ACOK_EN_MASK		(0x01 << S2SE910_PM1_INST_ACOK_EN_SHIFT)

/* SMPLWARN_LEVEL */
#define S2SE910_PM1_SMPLWARN_LEVEL_SHIFT	(5)
#define S2SE910_PM1_SMPLWARN_LEVEL_MASK		(0x7 << S2SE910_PM1_SMPLWARN_LEVEL_SHIFT)
#endif /* __LINUX_S2SE910_REGISTER_H */
