#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Oct 26 23:07:42 2017
# Process ID: 14620
# Current directory: D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1
# Command line: vivado.exe -log AUDIO_FX_TOP.vds -mode batch -messageDb vivado.pb -notrace -source AUDIO_FX_TOP.tcl
# Log file: D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/AUDIO_FX_TOP.vds
# Journal file: D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AUDIO_FX_TOP.tcl -notrace
Command: synth_design -top AUDIO_FX_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12476 
WARNING: [Synth 8-2611] redeclaration of ansi port clkSo is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_so.v:29]
WARNING: [Synth 8-976] clkSo has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_so.v:29]
WARNING: [Synth 8-2654] second declaration of clkSo ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_so.v:29]
INFO: [Synth 8-994] clkSo is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_so.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clkRe is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_re.v:29]
WARNING: [Synth 8-976] clkRe has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_re.v:29]
WARNING: [Synth 8-2654] second declaration of clkRe ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_re.v:29]
INFO: [Synth 8-994] clkRe is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_re.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clkMi is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_mi.v:29]
WARNING: [Synth 8-976] clkMi has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_mi.v:29]
WARNING: [Synth 8-2654] second declaration of clkMi ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_mi.v:29]
INFO: [Synth 8-994] clkMi is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_mi.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clkLa is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_la.v:29]
WARNING: [Synth 8-976] clkLa has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_la.v:29]
WARNING: [Synth 8-2654] second declaration of clkLa ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_la.v:29]
INFO: [Synth 8-994] clkLa is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_la.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clkFa is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_fa.v:29]
WARNING: [Synth 8-976] clkFa has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_fa.v:29]
WARNING: [Synth 8-2654] second declaration of clkFa ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_fa.v:29]
INFO: [Synth 8-994] clkFa is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_fa.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clkDo is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_do.v:29]
WARNING: [Synth 8-976] clkDo has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_do.v:29]
WARNING: [Synth 8-2654] second declaration of clkDo ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_do.v:29]
INFO: [Synth 8-994] clkDo is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_do.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_5Hz is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_5HZ.v:29]
WARNING: [Synth 8-976] clk_5Hz has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_5HZ.v:29]
WARNING: [Synth 8-2654] second declaration of clk_5Hz ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_5HZ.v:29]
INFO: [Synth 8-994] clk_5Hz is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_5HZ.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_20kHz is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_20kHz.v:29]
WARNING: [Synth 8-976] clk_20kHz has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_20kHz.v:29]
WARNING: [Synth 8-2654] second declaration of clk_20kHz ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_20kHz.v:29]
INFO: [Synth 8-994] clk_20kHz is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_20kHz.v:25]
WARNING: [Synth 8-2611] redeclaration of ansi port clk_50MHz is not allowed [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_50MHz.v:29]
WARNING: [Synth 8-976] clk_50MHz has already been declared [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_50MHz.v:29]
WARNING: [Synth 8-2654] second declaration of clk_50MHz ignored [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_50MHz.v:29]
INFO: [Synth 8-994] clk_50MHz is declared here [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_50MHz.v:25]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 283.016 ; gain = 75.801
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'clk_20kHz' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_20kHz.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_20kHz' (1#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_20kHz.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_50MHz' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_50MHz.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_50MHz' (2#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_50MHz.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (3#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-14620-LAPTOP-VOM5DAG2/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (4#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-14620-LAPTOP-VOM5DAG2/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'VolumeControl' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/VolumeControl.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_5HZ' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_5HZ.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_5HZ' (5#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_5HZ.v:23]
INFO: [Synth 8-256] done synthesizing module 'VolumeControl' (6#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/VolumeControl.v:23]
WARNING: [Synth 8-387] label required on module instance [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:68]
INFO: [Synth 8-638] synthesizing module 'Delay' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/Delay.v:23]
INFO: [Synth 8-256] done synthesizing module 'Delay' (7#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/Delay.v:23]
INFO: [Synth 8-638] synthesizing module 'instrument' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/instrument.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_do' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_do.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_do' (8#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_do.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_re' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_re.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_re' (9#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_re.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_mi' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_mi.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_mi' (10#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_mi.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_fa' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_fa.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_fa' (11#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_fa.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_so' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_so.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_so' (12#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_so.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_la' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_la.v:23]
INFO: [Synth 8-256] done synthesizing module 'clk_la' (13#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/clk_la.v:23]
INFO: [Synth 8-256] done synthesizing module 'instrument' (14#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/instrument.v:23]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (15#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (16#1) [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port instrumentToggle
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port delayToggle
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port repeatToggle
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 385.371 ; gain = 178.156
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:83]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:83]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:83]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:83]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:83]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:83]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:83]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:83]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:83]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:83]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:83]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:83]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 385.371 ; gain = 178.156
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'dmg0' [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:64]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-14620-LAPTOP-VOM5DAG2/dcp/dist_mem_gen_0_in_context.xdc] for cell 'dmg0'
Finished Parsing XDC File [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-14620-LAPTOP-VOM5DAG2/dcp/dist_mem_gen_0_in_context.xdc] for cell 'dmg0'
Parsing XDC File [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:82]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:83]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:84]
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:85]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:86]
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:87]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:88]
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:89]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:90]
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:91]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:92]
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:93]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:94]
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc:95]
Finished Parsing XDC File [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/AUDIO_FX_TOP_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Siddharth/NUS/Modules/Y2S1/EE2020/EE2020 Project_Main/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AUDIO_FX_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AUDIO_FX_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 719.027 ; gain = 0.004
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 719.027 ; gain = 511.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 719.027 ; gain = 511.813
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 719.027 ; gain = 511.813
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "clk_20kHz0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "clk_5Hz0" won't be mapped to RAM because it is too sparse
