Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Wed Apr 30 11:14:04 2025
| Host         : BroCashPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_control_sets_placed.rpt
| Design       : Top
| Device       : xc7a50ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    31 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              12 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              61 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              24 |           14 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+-----------------------------------+------------------+----------------+--------------+
|     Clock Signal     |       Enable Signal      |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------+-----------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | clkLogic/running_i_1_n_0 | BTNC_IBUF                         |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | clkEn100ms/E[0]          | BTNC_IBUF                         |                3 |              4 |         1.33 |
|  CLK100MHZ_IBUF_BUFG | clkLogic/sec[5]_i_1_n_0  | BTNC_IBUF                         |                4 |              5 |         1.25 |
|  CLK100MHZ_IBUF_BUFG |                          |                                   |                7 |             12 |         1.71 |
|  CLK100MHZ_IBUF_BUFG | clkLogic/lap_min0        | clkLogic/lap_min_0                |                6 |             14 |         2.33 |
|  CLK100MHZ_IBUF_BUFG |                          | clkEn1kHz/sig_count[0]_i_1__1_n_0 |                5 |             17 |         3.40 |
|  CLK100MHZ_IBUF_BUFG |                          | clkEn10ms/sig_count[0]_i_1__0_n_0 |                5 |             20 |         4.00 |
|  CLK100MHZ_IBUF_BUFG |                          | clkEn100ms/clear                  |                6 |             24 |         4.00 |
+----------------------+--------------------------+-----------------------------------+------------------+----------------+--------------+


