

================================================================
== Vitis HLS Report for 'edgedetect_Pipeline_VITIS_LOOP_97_1_VITIS_LOOP_99_2'
================================================================
* Date:           Sat Sep 21 02:17:22 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        EdgedetectBaseline_cluster
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  2.441 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min | max |                      Type                     |
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+
    |       11|       11|  73.337 ns|  73.337 ns|   10|   10|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_97_1_VITIS_LOOP_99_2  |        9|        9|         2|          1|          1|     9|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.30>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%normal_factor = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:82->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 5 'alloca' 'normal_factor' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:80->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 6 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 7 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten27 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten27"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln81 = store i2 0, i2 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 10 'store' 'store_ln81' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln80 = store i2 0, i2 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:80->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 11 'store' 'store_ln80' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln82 = store i5 0, i5 %normal_factor" [../EdgedetectBaseline_host/src/edgedetect.cpp:82->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 12 'store' 'store_ln82' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i20"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten27_load = load i4 %indvar_flatten27" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 14 'load' 'indvar_flatten27_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%icmp_ln97 = icmp_eq  i4 %indvar_flatten27_load, i4 9" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 15 'icmp' 'icmp_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%add_ln97 = add i4 %indvar_flatten27_load, i4 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 16 'add' 'add_ln97' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %icmp_ln97, void %for.inc5.i23, void %for.end7.i26.exitStub" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 17 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%c_load = load i2 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:99->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 18 'load' 'c_load' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%r_load = load i2 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 19 'load' 'r_load' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.54ns)   --->   "%icmp_ln99 = icmp_eq  i2 %c_load, i2 3" [../EdgedetectBaseline_host/src/edgedetect.cpp:99->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 20 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln97)> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.17ns)   --->   "%select_ln81 = select i1 %icmp_ln99, i2 0, i2 %c_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 21 'select' 'select_ln81' <Predicate = (!icmp_ln97)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.54ns)   --->   "%add_ln97_1 = add i2 %r_load, i2 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 22 'add' 'add_ln97_1' <Predicate = (!icmp_ln97)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.17ns)   --->   "%select_ln97 = select i1 %icmp_ln99, i2 %add_ln97_1, i2 %r_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 23 'select' 'select_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i2 %select_ln97" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 24 'zext' 'zext_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %select_ln97, i2 0" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 25 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%empty = sub i4 %p_shl, i4 %zext_ln97" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 26 'sub' 'empty' <Predicate = (!icmp_ln97)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i2 %select_ln81" [../EdgedetectBaseline_host/src/edgedetect.cpp:99->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 27 'zext' 'zext_ln99' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.46ns) (root node of TernaryAdder)   --->   "%add_ln101 = add i4 %zext_ln99, i4 %empty" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 28 'add' 'add_ln101' <Predicate = (!icmp_ln97)> <Delay = 0.46> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.23> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i4 %add_ln101" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 29 'zext' 'zext_ln101' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%convolve2d_vertical_unsigned_char_unsigned_char_filter_addr = getelementptr i8 %convolve2d_vertical_unsigned_char_unsigned_char_filter, i64 0, i64 %zext_ln101" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 30 'getelementptr' 'convolve2d_vertical_unsigned_char_unsigned_char_filter_addr' <Predicate = (!icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%convolve2d_vertical_unsigned_char_unsigned_char_filter_load = load i4 %convolve2d_vertical_unsigned_char_unsigned_char_filter_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 31 'load' 'convolve2d_vertical_unsigned_char_unsigned_char_filter_load' <Predicate = (!icmp_ln97)> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 9> <ROM>
ST_1 : Operation 32 [1/1] (0.54ns)   --->   "%add_ln99 = add i2 %select_ln81, i2 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:99->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 32 'add' 'add_ln99' <Predicate = (!icmp_ln97)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln97 = store i4 %add_ln97, i4 %indvar_flatten27" [../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 33 'store' 'store_ln97' <Predicate = (!icmp_ln97)> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln81 = store i2 %select_ln97, i2 %r" [../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 34 'store' 'store_ln81' <Predicate = (!icmp_ln97)> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln80 = store i2 %add_ln99, i2 %c" [../EdgedetectBaseline_host/src/edgedetect.cpp:80->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 35 'store' 'store_ln80' <Predicate = (!icmp_ln97)> <Delay = 0.42>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%normal_factor_load = load i5 %normal_factor"   --->   Operation 49 'load' 'normal_factor_load' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %normal_factor_5_out, i5 %normal_factor_load"   --->   Operation 50 'write' 'write_ln0' <Predicate = (icmp_ln97)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 51 'ret' 'ret_ln0' <Predicate = (icmp_ln97)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%normal_factor_load_1 = load i5 %normal_factor" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 36 'load' 'normal_factor_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_97_1_VITIS_LOOP_99_2_str"   --->   Operation 37 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:80->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 39 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/2] (0.67ns)   --->   "%convolve2d_vertical_unsigned_char_unsigned_char_filter_load = load i4 %convolve2d_vertical_unsigned_char_unsigned_char_filter_addr" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 40 'load' 'convolve2d_vertical_unsigned_char_unsigned_char_filter_load' <Predicate = true> <Delay = 0.67> <CoreInst = "ROM">   --->   Core 100 'ROM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 9> <ROM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i8 %convolve2d_vertical_unsigned_char_unsigned_char_filter_load" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 41 'trunc' 'trunc_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.54ns)   --->   "%neg6 = sub i2 0, i2 %trunc_ln101" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 42 'sub' 'neg6' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.54ns)   --->   "%abscond7 = icmp_eq  i2 %trunc_ln101, i2 1" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 43 'icmp' 'abscond7' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node normal_factor_2)   --->   "%abs8 = select i1 %abscond7, i2 1, i2 %neg6" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 44 'select' 'abs8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node normal_factor_2)   --->   "%zext_ln101_1 = zext i2 %abs8" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 45 'zext' 'zext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.78ns) (out node of the LUT)   --->   "%normal_factor_2 = add i5 %zext_ln101_1, i5 %normal_factor_load_1" [../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 46 'add' 'normal_factor_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln82 = store i5 %normal_factor_2, i5 %normal_factor" [../EdgedetectBaseline_host/src/edgedetect.cpp:82->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 47 'store' 'store_ln82' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln99 = br void %for.inc.i20" [../EdgedetectBaseline_host/src/edgedetect.cpp:99->../EdgedetectBaseline_host/src/edgedetect.cpp:205]   --->   Operation 48 'br' 'br_ln99' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.667ns, clock uncertainty: 1.800ns.

 <State 1>: 2.300ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln81', ../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:205) of constant 0 on local variable 'r', ../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:205 [8]  (0.427 ns)
	'load' operation 2 bit ('r_load', ../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on local variable 'r', ../EdgedetectBaseline_host/src/edgedetect.cpp:81->../EdgedetectBaseline_host/src/edgedetect.cpp:205 [20]  (0.000 ns)
	'add' operation 2 bit ('add_ln97_1', ../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [25]  (0.548 ns)
	'select' operation 2 bit ('select_ln97', ../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [26]  (0.179 ns)
	'sub' operation 4 bit ('empty', ../EdgedetectBaseline_host/src/edgedetect.cpp:97->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [29]  (0.000 ns)
	'add' operation 4 bit ('add_ln101', ../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [32]  (0.469 ns)
	'getelementptr' operation 4 bit ('convolve2d_vertical_unsigned_char_unsigned_char_filter_addr', ../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [34]  (0.000 ns)
	'load' operation 8 bit ('convolve2d_vertical_unsigned_char_unsigned_char_filter_load', ../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on array 'convolve2d_vertical_unsigned_char_unsigned_char_filter' [35]  (0.677 ns)

 <State 2>: 2.441ns
The critical path consists of the following:
	'load' operation 8 bit ('convolve2d_vertical_unsigned_char_unsigned_char_filter_load', ../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205) on array 'convolve2d_vertical_unsigned_char_unsigned_char_filter' [35]  (0.677 ns)
	'sub' operation 2 bit ('neg6', ../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [37]  (0.548 ns)
	'select' operation 2 bit ('abs8', ../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [39]  (0.000 ns)
	'add' operation 5 bit ('normal_factor_2', ../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205) [41]  (0.789 ns)
	'store' operation 0 bit ('store_ln82', ../EdgedetectBaseline_host/src/edgedetect.cpp:82->../EdgedetectBaseline_host/src/edgedetect.cpp:205) of variable 'normal_factor_2', ../EdgedetectBaseline_host/src/edgedetect.cpp:101->../EdgedetectBaseline_host/src/edgedetect.cpp:205 on local variable 'normal_factor', ../EdgedetectBaseline_host/src/edgedetect.cpp:82->../EdgedetectBaseline_host/src/edgedetect.cpp:205 [46]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
