
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03M-SP1
Install: C:\Microsemi\Libero_SoC_v12.6\SynplifyPro
OS: Windows 6.1

Hostname: SVMM

Implementation : synthesis

# Written on Tue Sep  7 12:44:48 2021

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "C:\Users\Sidney&Viviane\Documents\Andre\GitHub\harsh-payload\fpga_soc\designer\top\synthesis.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                        Requested     Requested     Clock        Clock                   Clock
Level     Clock                                        Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------------------------------------------
0 -       System                                       100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                                             
0 -       top_sb_CCC_0_FCCC|GL2_net_inferred_clock     100.0 MHz     10.000        inferred     Inferred_clkgroup_0     3235 
=============================================================================================================================


Clock Load Summary
******************

                                             Clock     Source                               Clock Pin                            Non-clock Pin     Non-clock Pin                  
Clock                                        Load      Pin                                  Seq Example                          Seq Example       Comb Example                   
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                       0         -                                    -                                    -                 -                              
                                                                                                                                                                                  
top_sb_CCC_0_FCCC|GL2_net_inferred_clock     3235      top_sb_0.CCC_0.CCC_INST.GL2(CCC)     top_sb_0.MSS_SMC_0.R_VALID_reg.C     -                 top_sb_0.CCC_0.GL2_INST.I(BUFG)
==================================================================================================================================================================================
