\hypertarget{group__RCC__CFGR__Bit__Positions}{}\doxysection{RCC\+\_\+\+CFGR Bit Position Definitions}
\label{group__RCC__CFGR__Bit__Positions}\index{RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}}


Bit position definitions for RCC\+\_\+\+CFGR register.  


Collaboration diagram for RCC\+\_\+\+CFGR Bit Position Definitions\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__CFGR__Bit__Positions}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga0eea5e5f7743a7e8995b8beeb18355c1}{RCC\+\_\+\+CFGR\+\_\+\+SW}}~0
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga15bf2269500dc97e137315f44aa015c9}{RCC\+\_\+\+CFGR\+\_\+\+SWS}}~2
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_gafe10e66938644ee8054a2426ff23efea}{RCC\+\_\+\+CFGR\+\_\+\+HPRE}}~4
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga50b2423a5fea74a47b9eb8ab51869412}{RCC\+\_\+\+CFGR\+\_\+\+PPRE1}}~10
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_gad61bd4f9f345ba41806813b0bfff1311}{RCC\+\_\+\+CFGR\+\_\+\+PPRE2}}~13
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_gad7c067c52ecd135252c691aad32c0b83}{RCC\+\_\+\+CFGR\+\_\+\+RTCPRE}}~16
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga26eb4a66eeff0ba17e9d2a06cf937ca4}{RCC\+\_\+\+CFGR\+\_\+\+MCO1}}~21
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga5d43413fd6b17bd988ccae9e34296412}{RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC}}~23
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga23171ca70972a106109a6e0804385ec5}{RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE}}~24
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_gae387252f29b6f98cc1fffc4fa0719b6e}{RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE}}~27
\item 
\#define \mbox{\hyperlink{group__RCC__CFGR__Bit__Positions_ga022248a1167714f4d847b89243dc5244}{RCC\+\_\+\+CFGR\+\_\+\+MCO2}}~30
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Bit position definitions for RCC\+\_\+\+CFGR register. 



\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__RCC__CFGR__Bit__Positions_gafe10e66938644ee8054a2426ff23efea}\label{group__RCC__CFGR__Bit__Positions_gafe10e66938644ee8054a2426ff23efea}} 
\index{RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}!RCC\_CFGR\_HPRE@{RCC\_CFGR\_HPRE}}
\index{RCC\_CFGR\_HPRE@{RCC\_CFGR\_HPRE}!RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_HPRE}{RCC\_CFGR\_HPRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+HPRE~4}

AHB Prescaler \mbox{\Hypertarget{group__RCC__CFGR__Bit__Positions_ga5d43413fd6b17bd988ccae9e34296412}\label{group__RCC__CFGR__Bit__Positions_ga5d43413fd6b17bd988ccae9e34296412}} 
\index{RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}!RCC\_CFGR\_I2SSRC@{RCC\_CFGR\_I2SSRC}}
\index{RCC\_CFGR\_I2SSRC@{RCC\_CFGR\_I2SSRC}!RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_I2SSRC}{RCC\_CFGR\_I2SSRC}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC~23}

I2S APB2 Clock Source Selection \mbox{\Hypertarget{group__RCC__CFGR__Bit__Positions_ga26eb4a66eeff0ba17e9d2a06cf937ca4}\label{group__RCC__CFGR__Bit__Positions_ga26eb4a66eeff0ba17e9d2a06cf937ca4}} 
\index{RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}!RCC\_CFGR\_MCO1@{RCC\_CFGR\_MCO1}}
\index{RCC\_CFGR\_MCO1@{RCC\_CFGR\_MCO1}!RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_MCO1}{RCC\_CFGR\_MCO1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1~21}

Microcontroller Clock Output 1 \mbox{\Hypertarget{group__RCC__CFGR__Bit__Positions_ga23171ca70972a106109a6e0804385ec5}\label{group__RCC__CFGR__Bit__Positions_ga23171ca70972a106109a6e0804385ec5}} 
\index{RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}!RCC\_CFGR\_MCO1PRE@{RCC\_CFGR\_MCO1PRE}}
\index{RCC\_CFGR\_MCO1PRE@{RCC\_CFGR\_MCO1PRE}!RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_MCO1PRE}{RCC\_CFGR\_MCO1PRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO1\+PRE~24}

MCO1 Prescaler \mbox{\Hypertarget{group__RCC__CFGR__Bit__Positions_ga022248a1167714f4d847b89243dc5244}\label{group__RCC__CFGR__Bit__Positions_ga022248a1167714f4d847b89243dc5244}} 
\index{RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}!RCC\_CFGR\_MCO2@{RCC\_CFGR\_MCO2}}
\index{RCC\_CFGR\_MCO2@{RCC\_CFGR\_MCO2}!RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_MCO2}{RCC\_CFGR\_MCO2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2~30}

Microcontroller Clock Output 2 \mbox{\Hypertarget{group__RCC__CFGR__Bit__Positions_gae387252f29b6f98cc1fffc4fa0719b6e}\label{group__RCC__CFGR__Bit__Positions_gae387252f29b6f98cc1fffc4fa0719b6e}} 
\index{RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}!RCC\_CFGR\_MCO2PRE@{RCC\_CFGR\_MCO2PRE}}
\index{RCC\_CFGR\_MCO2PRE@{RCC\_CFGR\_MCO2PRE}!RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_MCO2PRE}{RCC\_CFGR\_MCO2PRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+MCO2\+PRE~27}

MCO2 Prescaler \mbox{\Hypertarget{group__RCC__CFGR__Bit__Positions_ga50b2423a5fea74a47b9eb8ab51869412}\label{group__RCC__CFGR__Bit__Positions_ga50b2423a5fea74a47b9eb8ab51869412}} 
\index{RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}!RCC\_CFGR\_PPRE1@{RCC\_CFGR\_PPRE1}}
\index{RCC\_CFGR\_PPRE1@{RCC\_CFGR\_PPRE1}!RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE1}{RCC\_CFGR\_PPRE1}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE1~10}

APB1 Low-\/\+Speed Prescaler (APB1\+CLK) \mbox{\Hypertarget{group__RCC__CFGR__Bit__Positions_gad61bd4f9f345ba41806813b0bfff1311}\label{group__RCC__CFGR__Bit__Positions_gad61bd4f9f345ba41806813b0bfff1311}} 
\index{RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}!RCC\_CFGR\_PPRE2@{RCC\_CFGR\_PPRE2}}
\index{RCC\_CFGR\_PPRE2@{RCC\_CFGR\_PPRE2}!RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_PPRE2}{RCC\_CFGR\_PPRE2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+PPRE2~13}

APB2 High-\/\+Speed Prescaler (APB2\+CLK) \mbox{\Hypertarget{group__RCC__CFGR__Bit__Positions_gad7c067c52ecd135252c691aad32c0b83}\label{group__RCC__CFGR__Bit__Positions_gad7c067c52ecd135252c691aad32c0b83}} 
\index{RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}!RCC\_CFGR\_RTCPRE@{RCC\_CFGR\_RTCPRE}}
\index{RCC\_CFGR\_RTCPRE@{RCC\_CFGR\_RTCPRE}!RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_RTCPRE}{RCC\_CFGR\_RTCPRE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+RTCPRE~16}

HSE division factor for RTC clock \mbox{\Hypertarget{group__RCC__CFGR__Bit__Positions_ga0eea5e5f7743a7e8995b8beeb18355c1}\label{group__RCC__CFGR__Bit__Positions_ga0eea5e5f7743a7e8995b8beeb18355c1}} 
\index{RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}!RCC\_CFGR\_SW@{RCC\_CFGR\_SW}}
\index{RCC\_CFGR\_SW@{RCC\_CFGR\_SW}!RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SW}{RCC\_CFGR\_SW}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SW~0}

System Clock Switch \mbox{\Hypertarget{group__RCC__CFGR__Bit__Positions_ga15bf2269500dc97e137315f44aa015c9}\label{group__RCC__CFGR__Bit__Positions_ga15bf2269500dc97e137315f44aa015c9}} 
\index{RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}!RCC\_CFGR\_SWS@{RCC\_CFGR\_SWS}}
\index{RCC\_CFGR\_SWS@{RCC\_CFGR\_SWS}!RCC\_CFGR Bit Position Definitions@{RCC\_CFGR Bit Position Definitions}}
\doxysubsubsection{\texorpdfstring{RCC\_CFGR\_SWS}{RCC\_CFGR\_SWS}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CFGR\+\_\+\+SWS~2}

System Clock Switch Status 