ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s 			page 1


   1              		.cpu cortex-m0
   2              		.arch armv6s-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 0
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f0xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.code	16
  22              		.thumb_func
  24              	HAL_MspInit:
  25              	.LFB40:
  26              		.file 1 "Core/Src/stm32f0xx_hal_msp.c"
   1:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f0xx_hal_msp.c **** /**
   3:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f0xx_hal_msp.c ****   * @file         stm32f0xx_hal_msp.c
   5:Core/Src/stm32f0xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f0xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f0xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f0xx_hal_msp.c ****   *
  10:Core/Src/stm32f0xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f0xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f0xx_hal_msp.c ****   *
  13:Core/Src/stm32f0xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f0xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f0xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f0xx_hal_msp.c ****   *
  17:Core/Src/stm32f0xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f0xx_hal_msp.c ****   */
  19:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f0xx_hal_msp.c **** 
  21:Core/Src/stm32f0xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f0xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f0xx_hal_msp.c **** 
  25:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f0xx_hal_msp.c **** 
  27:Core/Src/stm32f0xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32f0xx_hal_msp.c **** 
  30:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END TD */
  31:Core/Src/stm32f0xx_hal_msp.c **** 
  32:Core/Src/stm32f0xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s 			page 2


  33:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32f0xx_hal_msp.c **** 
  35:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32f0xx_hal_msp.c **** 
  37:Core/Src/stm32f0xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32f0xx_hal_msp.c **** 
  40:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32f0xx_hal_msp.c **** 
  42:Core/Src/stm32f0xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32f0xx_hal_msp.c **** 
  45:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32f0xx_hal_msp.c **** 
  47:Core/Src/stm32f0xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32f0xx_hal_msp.c **** 
  50:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32f0xx_hal_msp.c **** 
  52:Core/Src/stm32f0xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32f0xx_hal_msp.c **** 
  55:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32f0xx_hal_msp.c **** 
  57:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32f0xx_hal_msp.c **** 
  59:Core/Src/stm32f0xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32f0xx_hal_msp.c **** /**
  61:Core/Src/stm32f0xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32f0xx_hal_msp.c ****   */
  63:Core/Src/stm32f0xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32f0xx_hal_msp.c **** {
  27              		.loc 1 64 1
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 82B0     		sub	sp, sp, #8
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42              	.LBB2:
  65:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32f0xx_hal_msp.c **** 
  67:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32f0xx_hal_msp.c **** 
  69:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  43              		.loc 1 69 3
  44 0006 0F4B     		ldr	r3, .L2
  45 0008 9A69     		ldr	r2, [r3, #24]
  46 000a 0E4B     		ldr	r3, .L2
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s 			page 3


  47 000c 0121     		movs	r1, #1
  48 000e 0A43     		orrs	r2, r1
  49 0010 9A61     		str	r2, [r3, #24]
  50 0012 0C4B     		ldr	r3, .L2
  51 0014 9B69     		ldr	r3, [r3, #24]
  52 0016 0122     		movs	r2, #1
  53 0018 1340     		ands	r3, r2
  54 001a 7B60     		str	r3, [r7, #4]
  55 001c 7B68     		ldr	r3, [r7, #4]
  56              	.LBE2:
  57              	.LBB3:
  70:Core/Src/stm32f0xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  58              		.loc 1 70 3
  59 001e 094B     		ldr	r3, .L2
  60 0020 DA69     		ldr	r2, [r3, #28]
  61 0022 084B     		ldr	r3, .L2
  62 0024 8021     		movs	r1, #128
  63 0026 4905     		lsls	r1, r1, #21
  64 0028 0A43     		orrs	r2, r1
  65 002a DA61     		str	r2, [r3, #28]
  66 002c 054B     		ldr	r3, .L2
  67 002e DA69     		ldr	r2, [r3, #28]
  68 0030 8023     		movs	r3, #128
  69 0032 5B05     		lsls	r3, r3, #21
  70 0034 1340     		ands	r3, r2
  71 0036 3B60     		str	r3, [r7]
  72 0038 3B68     		ldr	r3, [r7]
  73              	.LBE3:
  71:Core/Src/stm32f0xx_hal_msp.c **** 
  72:Core/Src/stm32f0xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32f0xx_hal_msp.c **** 
  74:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32f0xx_hal_msp.c **** 
  76:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32f0xx_hal_msp.c **** }
  74              		.loc 1 77 1
  75 003a C046     		nop
  76 003c BD46     		mov	sp, r7
  77 003e 02B0     		add	sp, sp, #8
  78              		@ sp needed
  79 0040 80BD     		pop	{r7, pc}
  80              	.L3:
  81 0042 C046     		.align	2
  82              	.L2:
  83 0044 00100240 		.word	1073876992
  84              		.cfi_endproc
  85              	.LFE40:
  87              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  88              		.align	1
  89              		.global	HAL_TIM_Base_MspInit
  90              		.syntax unified
  91              		.code	16
  92              		.thumb_func
  94              	HAL_TIM_Base_MspInit:
  95              	.LFB41:
  78:Core/Src/stm32f0xx_hal_msp.c **** 
  79:Core/Src/stm32f0xx_hal_msp.c **** /**
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s 			page 4


  80:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  81:Core/Src/stm32f0xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  83:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32f0xx_hal_msp.c **** */
  85:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  86:Core/Src/stm32f0xx_hal_msp.c **** {
  96              		.loc 1 86 1
  97              		.cfi_startproc
  98              		@ args = 0, pretend = 0, frame = 16
  99              		@ frame_needed = 1, uses_anonymous_args = 0
 100 0000 80B5     		push	{r7, lr}
 101              	.LCFI3:
 102              		.cfi_def_cfa_offset 8
 103              		.cfi_offset 7, -8
 104              		.cfi_offset 14, -4
 105 0002 84B0     		sub	sp, sp, #16
 106              	.LCFI4:
 107              		.cfi_def_cfa_offset 24
 108 0004 00AF     		add	r7, sp, #0
 109              	.LCFI5:
 110              		.cfi_def_cfa_register 7
 111 0006 7860     		str	r0, [r7, #4]
  87:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 112              		.loc 1 87 15
 113 0008 7B68     		ldr	r3, [r7, #4]
 114 000a 1B68     		ldr	r3, [r3]
 115              		.loc 1 87 5
 116 000c 1C4A     		ldr	r2, .L8
 117 000e 9342     		cmp	r3, r2
 118 0010 16D1     		bne	.L5
 119              	.LBB4:
  88:Core/Src/stm32f0xx_hal_msp.c ****   {
  89:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
  90:Core/Src/stm32f0xx_hal_msp.c **** 
  91:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 0 */
  92:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
  93:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 120              		.loc 1 93 5
 121 0012 1C4B     		ldr	r3, .L8+4
 122 0014 DA69     		ldr	r2, [r3, #28]
 123 0016 1B4B     		ldr	r3, .L8+4
 124 0018 8021     		movs	r1, #128
 125 001a 4900     		lsls	r1, r1, #1
 126 001c 0A43     		orrs	r2, r1
 127 001e DA61     		str	r2, [r3, #28]
 128 0020 184B     		ldr	r3, .L8+4
 129 0022 DA69     		ldr	r2, [r3, #28]
 130 0024 8023     		movs	r3, #128
 131 0026 5B00     		lsls	r3, r3, #1
 132 0028 1340     		ands	r3, r2
 133 002a FB60     		str	r3, [r7, #12]
 134 002c FB68     		ldr	r3, [r7, #12]
 135              	.LBE4:
  94:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt Init */
  95:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM14_IRQn, 2, 0);
 136              		.loc 1 95 5
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s 			page 5


 137 002e 0022     		movs	r2, #0
 138 0030 0221     		movs	r1, #2
 139 0032 1320     		movs	r0, #19
 140 0034 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  96:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM14_IRQn);
 141              		.loc 1 96 5
 142 0038 1320     		movs	r0, #19
 143 003a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
  97:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
  98:Core/Src/stm32f0xx_hal_msp.c **** 
  99:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 1 */
 100:Core/Src/stm32f0xx_hal_msp.c ****   }
 101:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 102:Core/Src/stm32f0xx_hal_msp.c ****   {
 103:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 0 */
 104:Core/Src/stm32f0xx_hal_msp.c **** 
 105:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 0 */
 106:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock enable */
 107:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_ENABLE();
 108:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 109:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM16_IRQn, 1, 0);
 110:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 111:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 112:Core/Src/stm32f0xx_hal_msp.c **** 
 113:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspInit 1 */
 114:Core/Src/stm32f0xx_hal_msp.c ****   }
 115:Core/Src/stm32f0xx_hal_msp.c **** 
 116:Core/Src/stm32f0xx_hal_msp.c **** }
 144              		.loc 1 116 1
 145 003e 1AE0     		b	.L7
 146              	.L5:
 101:Core/Src/stm32f0xx_hal_msp.c ****   {
 147              		.loc 1 101 20
 148 0040 7B68     		ldr	r3, [r7, #4]
 149 0042 1B68     		ldr	r3, [r3]
 101:Core/Src/stm32f0xx_hal_msp.c ****   {
 150              		.loc 1 101 10
 151 0044 104A     		ldr	r2, .L8+8
 152 0046 9342     		cmp	r3, r2
 153 0048 15D1     		bne	.L7
 154              	.LBB5:
 107:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt Init */
 155              		.loc 1 107 5
 156 004a 0E4B     		ldr	r3, .L8+4
 157 004c 9A69     		ldr	r2, [r3, #24]
 158 004e 0D4B     		ldr	r3, .L8+4
 159 0050 8021     		movs	r1, #128
 160 0052 8902     		lsls	r1, r1, #10
 161 0054 0A43     		orrs	r2, r1
 162 0056 9A61     		str	r2, [r3, #24]
 163 0058 0A4B     		ldr	r3, .L8+4
 164 005a 9A69     		ldr	r2, [r3, #24]
 165 005c 8023     		movs	r3, #128
 166 005e 9B02     		lsls	r3, r3, #10
 167 0060 1340     		ands	r3, r2
 168 0062 BB60     		str	r3, [r7, #8]
 169 0064 BB68     		ldr	r3, [r7, #8]
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s 			page 6


 170              	.LBE5:
 109:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM16_IRQn);
 171              		.loc 1 109 5
 172 0066 0022     		movs	r2, #0
 173 0068 0121     		movs	r1, #1
 174 006a 1520     		movs	r0, #21
 175 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 110:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspInit 1 */
 176              		.loc 1 110 5
 177 0070 1520     		movs	r0, #21
 178 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 179              	.L7:
 180              		.loc 1 116 1
 181 0076 C046     		nop
 182 0078 BD46     		mov	sp, r7
 183 007a 04B0     		add	sp, sp, #16
 184              		@ sp needed
 185 007c 80BD     		pop	{r7, pc}
 186              	.L9:
 187 007e C046     		.align	2
 188              	.L8:
 189 0080 00200040 		.word	1073750016
 190 0084 00100240 		.word	1073876992
 191 0088 00440140 		.word	1073824768
 192              		.cfi_endproc
 193              	.LFE41:
 195              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 196              		.align	1
 197              		.global	HAL_TIM_Base_MspDeInit
 198              		.syntax unified
 199              		.code	16
 200              		.thumb_func
 202              	HAL_TIM_Base_MspDeInit:
 203              	.LFB42:
 117:Core/Src/stm32f0xx_hal_msp.c **** 
 118:Core/Src/stm32f0xx_hal_msp.c **** /**
 119:Core/Src/stm32f0xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 120:Core/Src/stm32f0xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 121:Core/Src/stm32f0xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 122:Core/Src/stm32f0xx_hal_msp.c **** * @retval None
 123:Core/Src/stm32f0xx_hal_msp.c **** */
 124:Core/Src/stm32f0xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 125:Core/Src/stm32f0xx_hal_msp.c **** {
 204              		.loc 1 125 1
 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 8
 207              		@ frame_needed = 1, uses_anonymous_args = 0
 208 0000 80B5     		push	{r7, lr}
 209              	.LCFI6:
 210              		.cfi_def_cfa_offset 8
 211              		.cfi_offset 7, -8
 212              		.cfi_offset 14, -4
 213 0002 82B0     		sub	sp, sp, #8
 214              	.LCFI7:
 215              		.cfi_def_cfa_offset 16
 216 0004 00AF     		add	r7, sp, #0
 217              	.LCFI8:
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s 			page 7


 218              		.cfi_def_cfa_register 7
 219 0006 7860     		str	r0, [r7, #4]
 126:Core/Src/stm32f0xx_hal_msp.c ****   if(htim_base->Instance==TIM14)
 220              		.loc 1 126 15
 221 0008 7B68     		ldr	r3, [r7, #4]
 222 000a 1B68     		ldr	r3, [r3]
 223              		.loc 1 126 5
 224 000c 0F4A     		ldr	r2, .L14
 225 000e 9342     		cmp	r3, r2
 226 0010 09D1     		bne	.L11
 127:Core/Src/stm32f0xx_hal_msp.c ****   {
 128:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
 129:Core/Src/stm32f0xx_hal_msp.c **** 
 130:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 0 */
 131:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 132:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
 227              		.loc 1 132 5
 228 0012 0F4B     		ldr	r3, .L14+4
 229 0014 DA69     		ldr	r2, [r3, #28]
 230 0016 0E4B     		ldr	r3, .L14+4
 231 0018 0E49     		ldr	r1, .L14+8
 232 001a 0A40     		ands	r2, r1
 233 001c DA61     		str	r2, [r3, #28]
 133:Core/Src/stm32f0xx_hal_msp.c **** 
 134:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM14 interrupt DeInit */
 135:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM14_IRQn);
 234              		.loc 1 135 5
 235 001e 1320     		movs	r0, #19
 236 0020 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 136:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 137:Core/Src/stm32f0xx_hal_msp.c **** 
 138:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 1 */
 139:Core/Src/stm32f0xx_hal_msp.c ****   }
 140:Core/Src/stm32f0xx_hal_msp.c ****   else if(htim_base->Instance==TIM16)
 141:Core/Src/stm32f0xx_hal_msp.c ****   {
 142:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 0 */
 143:Core/Src/stm32f0xx_hal_msp.c **** 
 144:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 0 */
 145:Core/Src/stm32f0xx_hal_msp.c ****     /* Peripheral clock disable */
 146:Core/Src/stm32f0xx_hal_msp.c ****     __HAL_RCC_TIM16_CLK_DISABLE();
 147:Core/Src/stm32f0xx_hal_msp.c **** 
 148:Core/Src/stm32f0xx_hal_msp.c ****     /* TIM16 interrupt DeInit */
 149:Core/Src/stm32f0xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM16_IRQn);
 150:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 151:Core/Src/stm32f0xx_hal_msp.c **** 
 152:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE END TIM16_MspDeInit 1 */
 153:Core/Src/stm32f0xx_hal_msp.c ****   }
 154:Core/Src/stm32f0xx_hal_msp.c **** 
 155:Core/Src/stm32f0xx_hal_msp.c **** }
 237              		.loc 1 155 1
 238 0024 0DE0     		b	.L13
 239              	.L11:
 140:Core/Src/stm32f0xx_hal_msp.c ****   {
 240              		.loc 1 140 20
 241 0026 7B68     		ldr	r3, [r7, #4]
 242 0028 1B68     		ldr	r3, [r3]
 140:Core/Src/stm32f0xx_hal_msp.c ****   {
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s 			page 8


 243              		.loc 1 140 10
 244 002a 0B4A     		ldr	r2, .L14+12
 245 002c 9342     		cmp	r3, r2
 246 002e 08D1     		bne	.L13
 146:Core/Src/stm32f0xx_hal_msp.c **** 
 247              		.loc 1 146 5
 248 0030 074B     		ldr	r3, .L14+4
 249 0032 9A69     		ldr	r2, [r3, #24]
 250 0034 064B     		ldr	r3, .L14+4
 251 0036 0949     		ldr	r1, .L14+16
 252 0038 0A40     		ands	r2, r1
 253 003a 9A61     		str	r2, [r3, #24]
 149:Core/Src/stm32f0xx_hal_msp.c ****   /* USER CODE BEGIN TIM16_MspDeInit 1 */
 254              		.loc 1 149 5
 255 003c 1520     		movs	r0, #21
 256 003e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 257              	.L13:
 258              		.loc 1 155 1
 259 0042 C046     		nop
 260 0044 BD46     		mov	sp, r7
 261 0046 02B0     		add	sp, sp, #8
 262              		@ sp needed
 263 0048 80BD     		pop	{r7, pc}
 264              	.L15:
 265 004a C046     		.align	2
 266              	.L14:
 267 004c 00200040 		.word	1073750016
 268 0050 00100240 		.word	1073876992
 269 0054 FFFEFFFF 		.word	-257
 270 0058 00440140 		.word	1073824768
 271 005c FFFFFDFF 		.word	-131073
 272              		.cfi_endproc
 273              	.LFE42:
 275              		.text
 276              	.Letext0:
 277              		.file 2 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/machine/_default_types.h"
 278              		.file 3 "/Users/seojisu/Library/Arm-GCC-xPack/arm-none-eabi/include/sys/_stdint.h"
 279              		.file 4 "Drivers/CMSIS/Device/ST/STM32F0xx/Include/stm32f030x8.h"
 280              		.file 5 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_def.h"
 281              		.file 6 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_dma.h"
 282              		.file 7 "Drivers/STM32F0xx_HAL_Driver/Inc/stm32f0xx_hal_tim.h"
ARM GAS  /var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s 			page 9


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f0xx_hal_msp.c
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s:18     .text.HAL_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s:24     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s:83     .text.HAL_MspInit:0000000000000044 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s:88     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s:94     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s:189    .text.HAL_TIM_Base_MspInit:0000000000000080 $d
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s:196    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s:202    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
/var/folders/d0/cymppscj10lcmm48h781wrc80000gn/T//ccPgRzf0.s:267    .text.HAL_TIM_Base_MspDeInit:000000000000004c $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
