<?xml version="1.0"?>
<!-- created by Custom Compiler build#  ,on -->
<file-format version="1.0" name="synopsysPrefs">
        <preferences>
                <pref value="lab2/CMOS/layout" name="xtLPELayLCV"/>
                <pref value="lab2/CMOS/schematic" name="xtLPESchLCV"/>
                <pref value="//" name="xtLPEStarOAPortAnnotationView"/>
                <pref value="//" name="xtLPEStarOAPropertyAnnotationView"/>
                <pref value="/DCNFS/users/student/sliu2/coen153/lab2/synopsys_custom/CMOS.starrc.lpe/saed90nm_1p9m_star_nominal.custom_compiler.cmd" name="xtLPEStarOutputRunset"/>
                <pref value="StarRC" name="xtLPETool"/>
                <pref value="false" name="xtStarCaseSensitive"/>
                <pref value="/DCNFS/users/student/sliu2/coen153/lab2/synopsys_custom/pvjob_lab2.CMOS.icv.lvs/pex_runset_report" name="xtStarICVRunsetReportFile"/>
                <pref value="CMOS.starrc.lpe/CMOS.SPF" name="xtStarNetlistFile"/>
                <pref value="true" name="xtStarNetlistInductance"/>
                <pref value="/opt/synopsys-2017/app/SAED/SAED_PDK90nm/starrcxt/device_map" name="xtStarOADeviceMappingFile"/>
                <pref value="0.1" name="xtStarOAMarkerSize"/>
                <pref value="NO" name="xtStarReduction"/>
                <pref value="false" name="xtStarRemoveFloatingNets"/>
                <pref value="/opt/synopsys-2017/app/SAED/SAED_PDK90nm/starrcxt/saed90nm.nxtgrd" name="xtStarTcadGrdFile"/>
                <pref value="YES" name="xtStarXref"/>
        </preferences>
</file-format>
