// Seed: 1719721581
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16#(.id_17(-1)),
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38
);
  inout wire id_37;
  input wire id_36;
  inout wire id_35;
  input wire id_34;
  output wire id_33;
  input wire id_32;
  input wire id_31;
  inout wire id_30;
  output wire id_29;
  inout wire id_28;
  output wire id_27;
  input wire id_26;
  output wire id_25;
  inout wire id_24;
  inout wire id_23;
  inout wire id_22;
  input wire id_21;
  output wire id_20;
  inout wire id_19;
  input wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  output wand id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_39;
  assign id_30 = id_34;
  assign #1 id_14 = 1 ? 1 : id_31;
  assign id_9 = id_11;
endmodule
module module_1 (
    output tri0  id_0,
    output tri1  id_1
    , id_11,
    input  wor   id_2,
    input  uwire id_3,
    output wand  id_4,
    input  tri1  id_5,
    output wire  id_6,
    output wand  id_7,
    input  tri0  id_8,
    input  tri0  id_9
);
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_6 = id_9;
  assign id_6 = 1'd0;
  wire id_12;
  wire id_13;
  assign id_6 = id_12;
endmodule
