GPREG_IP.v,verilog,xil_defaultlib,../../../../HTMega_FPGA.gen/sources_1/ip/GPREG_IP/sim/GPREG_IP.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
