// Seed: 1627013969
module module_0 (
    input wor  id_0,
    input wire id_1,
    input tri1 id_2#(.id_4(1), .id_5(-1'b0), .id_6(1))
);
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1
);
  always_comb id_0 <= -1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  assign id_0 = {id_1, id_1 - 1};
endmodule
module module_2 (
    input uwire id_0,
    input supply1 id_1,
    input tri0 id_2
    , id_5,
    output uwire id_3
);
  assign id_5[1'h0 : 1] = id_2;
  wire id_6;
  ;
  wire id_7;
  id_8(
      id_1, id_0
  );
  assign id_8 = id_6;
  for (id_9 = -1'd0; -1'b0; id_8 = -1) begin : LABEL_0
    assign id_8 = 1;
  end
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1
  );
  assign id_5 = id_0;
endmodule
