# do single_period_cpu_with_IO.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:00:50 on May 05,2021
# vlog -work work sc_computer.vo 
# -- Compiling module sc_computer
# 
# Top level modules:
# 	sc_computer
# End time: 11:00:50 on May 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 11:00:50 on May 05,2021
# vlog -work work sc_computer_test_wave_02.vwf.vt 
# -- Compiling module sc_computer_vlg_vec_tst
# 
# Top level modules:
# 	sc_computer_vlg_vec_tst
# End time: 11:00:50 on May 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.sc_computer_vlg_vec_tst 
# Start time: 11:00:51 on May 05,2021
# Loading work.sc_computer_vlg_vec_tst
# Loading work.sc_computer
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 14596 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#25
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 0 ps
# Simulation time: 1093501 ps
# Simulation time: 1093501 ps
# Simulation time: 1093501 ps
# Simulation time: 1093501 ps
# Simulation time: 1093501 ps
# Simulation time: 1093501 ps
# ** Note: $finish    : sc_computer_test_wave_02.vwf.vt(77)
#    Time: 2 us  Iteration: 0  Instance: /sc_computer_vlg_vec_tst
# Simulation time: 1093501 ps
# End time: 11:01:29 on May 05,2021, Elapsed time: 0:00:38
# Errors: 0, Warnings: 1
