###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Mon Dec 20 12:54:23 2021
#  Design:            Subsystem
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix Subsystem_postRoute -outDir timingReports
###############################################################
Path 1: MET Hold Check with Pin Product8_out1_2_reg[7]/C 
Endpoint:   Product8_out1_2_reg[7]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.338
  Slack Time                    0.092
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.092 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.092 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.576 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.576 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.151 | 
     | g2619/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.019 |   5.262 |    5.170 | 
     | g2619/Q                  |   v   | n_173          | NO2I1HDX1 | 0.076 |   5.338 |    5.246 | 
     | Product8_out1_2_reg[7]/D |   v   | n_173          | DFRQHDX1  | 0.000 |   5.338 |    5.246 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.092 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.095 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.039 |   0.042 |    0.134 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.047 |    0.139 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.057 |   0.104 |    0.196 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.107 |    0.199 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.175 |    0.267 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.002 |   0.177 |    0.269 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.076 |   0.253 |    0.345 | 
     | Product8_out1_2_reg[7]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.005 |   0.258 |    0.350 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin Product8_out1_2_reg[6]/C 
Endpoint:   Product8_out1_2_reg[6]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.344
  Slack Time                    0.097
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.097 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.097 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.571 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.571 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.146 | 
     | g2649/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.024 |   5.267 |    5.169 | 
     | g2649/Q                  |   v   | n_143          | NO2I1HDX1 | 0.077 |   5.344 |    5.246 | 
     | Product8_out1_2_reg[6]/D |   v   | n_143          | DFRQHDX1  | 0.000 |   5.344 |    5.246 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.097 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.100 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.039 |   0.042 |    0.139 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.047 |    0.144 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.057 |   0.104 |    0.201 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.107 |    0.204 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.175 |    0.272 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.002 |   0.177 |    0.274 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.076 |   0.253 |    0.350 | 
     | Product8_out1_2_reg[6]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.005 |   0.258 |    0.356 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin Product8_out1_2_reg[3]/C 
Endpoint:   Product8_out1_2_reg[3]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.349
  Slack Time                    0.103
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.103 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.103 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.565 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.565 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.140 | 
     | g2617/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.028 |   5.271 |    5.168 | 
     | g2617/Q                  |   v   | n_175          | NO2I1HDX1 | 0.078 |   5.349 |    5.246 | 
     | Product8_out1_2_reg[3]/D |   v   | n_175          | DFRQHDX1  | 0.000 |   5.349 |    5.246 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.103 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.106 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.039 |   0.042 |    0.145 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.047 |    0.150 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.057 |   0.104 |    0.207 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.107 |    0.210 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.175 |    0.278 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.002 |   0.177 |    0.280 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.076 |   0.253 |    0.356 | 
     | Product8_out1_2_reg[3]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.005 |   0.258 |    0.361 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin Product8_out1_2_reg[4]/C 
Endpoint:   Product8_out1_2_reg[4]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.353
  Slack Time                    0.107
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.107 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.107 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.561 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.561 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.136 | 
     | g2466/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.028 |   5.271 |    5.164 | 
     | g2466/Q                  |   v   | n_326          | NO2I1HDX1 | 0.082 |   5.353 |    5.246 | 
     | Product8_out1_2_reg[4]/D |   v   | n_326          | DFRQHDX1  | 0.000 |   5.353 |    5.246 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.107 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.110 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.039 |   0.042 |    0.149 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.047 |    0.154 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.057 |   0.104 |    0.211 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.107 |    0.214 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.175 |    0.282 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.002 |   0.177 |    0.284 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.076 |   0.253 |    0.360 | 
     | Product8_out1_2_reg[4]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.005 |   0.258 |    0.365 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin Product8_out1_2_reg[2]/C 
Endpoint:   Product8_out1_2_reg[2]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.353
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.108 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.108 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.560 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.560 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.136 | 
     | g2616/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.031 |   5.274 |    5.167 | 
     | g2616/Q                  |   v   | n_176          | NO2I1HDX1 | 0.079 |   5.353 |    5.246 | 
     | Product8_out1_2_reg[2]/D |   v   | n_176          | DFRQHDX1  | 0.000 |   5.353 |    5.246 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.108 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.111 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.039 |   0.042 |    0.149 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.047 |    0.155 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.057 |   0.104 |    0.211 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.107 |    0.214 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.175 |    0.282 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.002 |   0.177 |    0.284 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.076 |   0.253 |    0.361 | 
     | Product8_out1_2_reg[2]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.005 |   0.258 |    0.365 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin Product8_out1_2_reg[5]/C 
Endpoint:   Product8_out1_2_reg[5]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.353
  Slack Time                    0.108
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.108 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.108 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.560 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.560 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.135 | 
     | g2618/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.027 |   5.270 |    5.162 | 
     | g2618/Q                  |   v   | n_174          | NO2I1HDX1 | 0.084 |   5.353 |    5.246 | 
     | Product8_out1_2_reg[5]/D |   v   | n_174          | DFRQHDX1  | 0.000 |   5.353 |    5.246 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.108 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.111 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.039 |   0.042 |    0.149 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.047 |    0.155 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.057 |   0.104 |    0.212 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.107 |    0.214 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.175 |    0.283 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.002 |   0.177 |    0.284 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.076 |   0.253 |    0.361 | 
     | Product8_out1_2_reg[5]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.005 |   0.258 |    0.366 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Product8_out1_2_reg[1]/C 
Endpoint:   Product8_out1_2_reg[1]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.363
  Slack Time                    0.117
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.117 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.117 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.551 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.551 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.126 | 
     | g2614/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.035 |   5.278 |    5.161 | 
     | g2614/Q                  |   v   | n_178          | NO2I1HDX1 | 0.085 |   5.363 |    5.246 | 
     | Product8_out1_2_reg[1]/D |   v   | n_178          | DFRQHDX1  | 0.000 |   5.363 |    5.246 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.117 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.120 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.039 |   0.042 |    0.159 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.047 |    0.164 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.057 |   0.104 |    0.221 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.107 |    0.224 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.175 |    0.292 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.002 |   0.177 |    0.294 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.076 |   0.253 |    0.370 | 
     | Product8_out1_2_reg[1]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.005 |   0.258 |    0.375 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin Product8_out1_2_reg[0]/C 
Endpoint:   Product8_out1_2_reg[0]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.366
  Slack Time                    0.120
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.120 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.120 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.547 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.547 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.123 | 
     | g2607/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.034 |   5.277 |    5.157 | 
     | g2607/Q                  |   v   | n_185          | NO2I1HDX1 | 0.089 |   5.366 |    5.246 | 
     | Product8_out1_2_reg[0]/D |   v   | n_185          | DFRQHDX1  | 0.000 |   5.366 |    5.246 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |     Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |             |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk         |          |       |   0.000 |    0.120 | 
     | clk__L1_I0/A             |   ^   | clk         | INHDX12  | 0.003 |   0.003 |    0.124 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0  | INHDX12  | 0.039 |   0.042 |    0.162 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0  | INHDX12  | 0.005 |   0.047 |    0.168 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1  | INHDX12  | 0.057 |   0.104 |    0.224 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1  | INHDX12  | 0.003 |   0.107 |    0.227 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3  | INHDX12  | 0.068 |   0.175 |    0.295 | 
     | clk__L4_I11/A            |   v   | clk__L3_N3  | INHDX12  | 0.002 |   0.177 |    0.297 | 
     | clk__L4_I11/Q            |   ^   | clk__L4_N11 | INHDX12  | 0.076 |   0.253 |    0.373 | 
     | Product8_out1_2_reg[0]/C |   ^   | clk__L4_N11 | DFRQHDX1 | 0.005 |   0.258 |    0.379 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin Product1_out1_1_reg[23]/C 
Endpoint:   Product1_out1_1_reg[23]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.259
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.368
  Slack Time                    0.122
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.122 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.122 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.545 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.545 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.121 | 
     | g2775/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.047 |   5.291 |    5.168 | 
     | g2775/Q                   |   v   | n_17           | NO2I1HDX1 | 0.078 |   5.368 |    5.246 | 
     | Product1_out1_1_reg[23]/D |   v   | n_17           | DFRQHDX1  | 0.000 |   5.368 |    5.246 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.122 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.126 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.164 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.170 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.226 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.229 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.297 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.303 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.376 | 
     | Product1_out1_1_reg[23]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.005 |   0.259 |    0.381 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin Product1_out1_1_reg[22]/C 
Endpoint:   Product1_out1_1_reg[22]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.259
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.368
  Slack Time                    0.123
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.123 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.123 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.545 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.545 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.121 | 
     | g2774/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.049 |   5.292 |    5.170 | 
     | g2774/Q                   |   v   | n_18           | NO2I1HDX1 | 0.076 |   5.368 |    5.246 | 
     | Product1_out1_1_reg[22]/D |   v   | n_18           | DFRQHDX1  | 0.000 |   5.368 |    5.246 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.123 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.126 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.164 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.170 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.226 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.229 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.297 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.303 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.376 | 
     | Product1_out1_1_reg[22]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.005 |   0.259 |    0.381 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin Product1_out1_1_reg[21]/C 
Endpoint:   Product1_out1_1_reg[21]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.257
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.244
  Arrival Time                  5.368
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.124 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.124 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.544 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.544 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.119 | 
     | g2773/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.051 |   5.294 |    5.170 | 
     | g2773/Q                   |   v   | n_19           | NO2I1HDX1 | 0.074 |   5.368 |    5.244 | 
     | Product1_out1_1_reg[21]/D |   v   | n_19           | DFRQHDX1  | 0.000 |   5.368 |    5.244 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.124 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.127 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.166 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.171 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.228 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.230 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.299 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.304 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.377 | 
     | Product1_out1_1_reg[21]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.003 |   0.257 |    0.380 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin In11_reg[7]/C 
Endpoint:   In11_reg[7]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.372
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.126 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.126 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.542 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.542 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.117 | 
     | g2662/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.054 |   5.297 |    5.171 | 
     | g2662/Q          |   v   | n_130          | NO2I1HDX1 | 0.075 |   5.372 |    5.246 | 
     | In11_reg[7]/D    |   v   | n_130          | DFRQHDX1  | 0.000 |   5.372 |    5.246 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.126 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.129 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.168 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.173 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.230 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.233 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.301 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.307 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.379 | 
     | In11_reg[7]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.258 |    0.384 | 
     +----------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin In11_reg[4]/C 
Endpoint:   In11_reg[4]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.375
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.129 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.129 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.539 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.539 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.114 | 
     | g2670/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.056 |   5.299 |    5.170 | 
     | g2670/Q          |   v   | n_122          | NO2I1HDX1 | 0.076 |   5.375 |    5.246 | 
     | In11_reg[4]/D    |   v   | n_122          | DFRQHDX1  | 0.000 |   5.375 |    5.246 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.129 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.132 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.171 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.176 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.233 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.236 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.304 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.310 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.382 | 
     | In11_reg[4]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.258 |    0.387 | 
     +----------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin In11_reg[10]/C 
Endpoint:   In11_reg[10]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.259
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.247
  Arrival Time                  5.376
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.129 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.129 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.538 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.538 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.114 | 
     | g2651/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.054 |   5.297 |    5.168 | 
     | g2651/Q          |   v   | n_141          | NO2I1HDX1 | 0.079 |   5.376 |    5.247 | 
     | In11_reg[10]/D   |   v   | n_141          | DFRQHDX1  | 0.000 |   5.376 |    5.247 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.129 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.133 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.171 | 
     | clk__L2_I1/A   |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.177 | 
     | clk__L2_I1/Q   |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.233 | 
     | clk__L3_I3/A   |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.236 | 
     | clk__L3_I3/Q   |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.304 | 
     | clk__L4_I9/A   |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.310 | 
     | clk__L4_I9/Q   |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.383 | 
     | In11_reg[10]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.005 |   0.259 |    0.388 | 
     +-----------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin In11_reg[5]/C 
Endpoint:   In11_reg[5]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.257
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.245
  Arrival Time                  5.375
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.130 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.130 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.538 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.538 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.113 | 
     | g2661/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.056 |   5.299 |    5.169 | 
     | g2661/Q          |   v   | n_131          | NO2I1HDX1 | 0.076 |   5.375 |    5.245 | 
     | In11_reg[5]/D    |   v   | n_131          | DFRQHDX2  | 0.000 |   5.375 |    5.245 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.130 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.133 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.171 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.177 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.234 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.236 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.305 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.310 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.383 | 
     | In11_reg[5]/C |   ^   | clk__L4_N9 | DFRQHDX2 | 0.004 |   0.257 |    0.387 | 
     +----------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin In11_reg[12]/C 
Endpoint:   In11_reg[12]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.255
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.243
  Arrival Time                  5.373
  Slack Time                    0.130
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.130 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.130 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.537 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.537 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.113 | 
     | g2647/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.057 |   5.300 |    5.169 | 
     | g2647/Q          |   v   | n_145          | NO2I1HDX1 | 0.073 |   5.373 |    5.243 | 
     | In11_reg[12]/D   |   v   | n_145          | DFRQHDX1  | 0.000 |   5.373 |    5.243 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.130 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.133 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.172 | 
     | clk__L2_I0/A   |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.045 |    0.176 | 
     | clk__L2_I0/Q   |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.101 |    0.231 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.104 |    0.234 | 
     | clk__L3_I1/Q   |   v   | clk__L3_N1 | INHDX12  | 0.067 |   0.170 |    0.301 | 
     | clk__L4_I3/A   |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.177 |    0.307 | 
     | clk__L4_I3/Q   |   ^   | clk__L4_N3 | INHDX12  | 0.075 |   0.252 |    0.382 | 
     | In11_reg[12]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.003 |   0.255 |    0.385 | 
     +-----------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin In11_reg[8]/C 
Endpoint:   In11_reg[8]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.259
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.377
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.131 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.131 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.537 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.537 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.112 | 
     | g2628/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.054 |   5.297 |    5.166 | 
     | g2628/Q          |   v   | n_164          | NO2I1HDX1 | 0.080 |   5.377 |    5.246 | 
     | In11_reg[8]/D    |   v   | n_164          | DFRQHDX2  | 0.000 |   5.377 |    5.246 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.131 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.134 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.173 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.178 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.235 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.237 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.306 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.311 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.384 | 
     | In11_reg[8]/C |   ^   | clk__L4_N9 | DFRQHDX2 | 0.005 |   0.259 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin Product2_out1_2_reg[9]/C 
Endpoint:   Product2_out1_2_reg[9]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.257
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.244
  Arrival Time                  5.375
  Slack Time                    0.131
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.131 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.131 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.537 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.537 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.112 | 
     | g1968/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.055 |   5.298 |    5.167 | 
     | g1968/Q                  |   v   | n_506          | NO2I1HDX1 | 0.077 |   5.375 |    5.244 | 
     | Product2_out1_2_reg[9]/D |   v   | n_506          | DFRQHDX1  | 0.000 |   5.375 |    5.244 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |            |          |       |  Time   |   Time   | 
     |--------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk        |          |       |   0.000 |    0.131 | 
     | clk__L1_I0/A             |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.134 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.173 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.178 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.235 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.238 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.306 | 
     | clk__L4_I9/A             |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.312 | 
     | clk__L4_I9/Q             |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.385 | 
     | Product2_out1_2_reg[9]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.257 |    0.388 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin In11_reg[13]/C 
Endpoint:   In11_reg[13]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.254
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.242
  Arrival Time                  5.374
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.132 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.132 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.536 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.536 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.111 | 
     | g2652/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.057 |   5.300 |    5.168 | 
     | g2652/Q          |   v   | n_140          | NO2I1HDX1 | 0.074 |   5.374 |    5.242 | 
     | In11_reg[13]/D   |   v   | n_140          | DFRQHDX1  | 0.000 |   5.374 |    5.242 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.132 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.135 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.174 | 
     | clk__L2_I0/A   |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.045 |    0.177 | 
     | clk__L2_I0/Q   |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.101 |    0.232 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.104 |    0.235 | 
     | clk__L3_I1/Q   |   v   | clk__L3_N1 | INHDX12  | 0.067 |   0.170 |    0.302 | 
     | clk__L4_I3/A   |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.177 |    0.309 | 
     | clk__L4_I3/Q   |   ^   | clk__L4_N3 | INHDX12  | 0.075 |   0.252 |    0.383 | 
     | In11_reg[13]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.003 |   0.254 |    0.386 | 
     +-----------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin In11_reg[6]/C 
Endpoint:   In11_reg[6]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.257
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.245
  Arrival Time                  5.377
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.132 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.132 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.536 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.536 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.111 | 
     | g2498/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.055 |   5.298 |    5.166 | 
     | g2498/Q          |   v   | n_294          | NO2I1HDX1 | 0.079 |   5.377 |    5.245 | 
     | In11_reg[6]/D    |   v   | n_294          | DFRQHDX1  | 0.000 |   5.377 |    5.245 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.132 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.135 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.174 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.179 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.236 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.239 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.307 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.313 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.385 | 
     | In11_reg[6]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.003 |   0.257 |    0.389 | 
     +----------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin In11_reg[14]/C 
Endpoint:   In11_reg[14]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.254
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.242
  Arrival Time                  5.374
  Slack Time                    0.132
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.132 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.132 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.535 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.535 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.111 | 
     | g2470/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.058 |   5.301 |    5.168 | 
     | g2470/Q          |   v   | n_322          | NO2I1HDX1 | 0.073 |   5.374 |    5.242 | 
     | In11_reg[14]/D   |   v   | n_322          | DFRQHDX1  | 0.000 |   5.374 |    5.242 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.132 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.135 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.174 | 
     | clk__L2_I0/A   |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.045 |    0.178 | 
     | clk__L2_I0/Q   |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.101 |    0.233 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.104 |    0.236 | 
     | clk__L3_I1/Q   |   v   | clk__L3_N1 | INHDX12  | 0.067 |   0.170 |    0.303 | 
     | clk__L4_I3/A   |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.177 |    0.310 | 
     | clk__L4_I3/Q   |   ^   | clk__L4_N3 | INHDX12  | 0.075 |   0.252 |    0.384 | 
     | In11_reg[14]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.002 |   0.254 |    0.386 | 
     +-----------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin In11_reg[11]/C 
Endpoint:   In11_reg[11]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.259
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.379
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.133 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.133 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.535 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.535 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.110 | 
     | g2643/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.056 |   5.299 |    5.166 | 
     | g2643/Q          |   v   | n_149          | NO2I1HDX1 | 0.080 |   5.379 |    5.246 | 
     | In11_reg[11]/D   |   v   | n_149          | DFRQHDX2  | 0.000 |   5.379 |    5.246 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.133 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.136 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.175 | 
     | clk__L2_I1/A   |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.180 | 
     | clk__L2_I1/Q   |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.237 | 
     | clk__L3_I3/A   |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.240 | 
     | clk__L3_I3/Q   |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.308 | 
     | clk__L4_I9/A   |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.314 | 
     | clk__L4_I9/Q   |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.386 | 
     | In11_reg[11]/C |   ^   | clk__L4_N9 | DFRQHDX2 | 0.006 |   0.259 |    0.392 | 
     +-----------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin Product2_out1_2_reg[8]/C 
Endpoint:   Product2_out1_2_reg[8]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                    (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.257
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.244
  Arrival Time                  5.377
  Slack Time                    0.133
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                          |       |                |           |       |  Time   |   Time   | 
     |--------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                    |   ^   | reset          |           |       |   0.000 |   -0.133 | 
     | FE_PHC76_reset/A         |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.133 | 
     | FE_PHC76_reset/Q         |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.534 | 
     | FE_OFC0_reset/A          |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.534 | 
     | FE_OFC0_reset/Q          |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.110 | 
     | g1983/B                  |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.055 |   5.298 |    5.165 | 
     | g1983/Q                  |   v   | n_491          | NO2I1HDX1 | 0.079 |   5.377 |    5.244 | 
     | Product2_out1_2_reg[8]/D |   v   | n_491          | DFRQHDX1  | 0.000 |   5.377 |    5.244 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                          |       |            |          |       |  Time   |   Time   | 
     |--------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk        |          |       |   0.000 |    0.133 | 
     | clk__L1_I0/A             |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.136 | 
     | clk__L1_I0/Q             |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.175 | 
     | clk__L2_I1/A             |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.180 | 
     | clk__L2_I1/Q             |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.237 | 
     | clk__L3_I3/A             |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.240 | 
     | clk__L3_I3/Q             |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.308 | 
     | clk__L4_I9/A             |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.314 | 
     | clk__L4_I9/Q             |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.387 | 
     | Product2_out1_2_reg[8]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.003 |   0.257 |    0.390 | 
     +---------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin In11_reg[15]/C 
Endpoint:   In11_reg[15]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.254
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.242
  Arrival Time                  5.378
  Slack Time                    0.136
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.136 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.136 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.532 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.532 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.107 | 
     | g2653/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.058 |   5.301 |    5.165 | 
     | g2653/Q          |   v   | n_139          | NO2I1HDX1 | 0.077 |   5.378 |    5.242 | 
     | In11_reg[15]/D   |   v   | n_139          | DFRQHDX1  | 0.000 |   5.378 |    5.242 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.136 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.139 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.178 | 
     | clk__L2_I0/A   |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.045 |    0.181 | 
     | clk__L2_I0/Q   |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.101 |    0.236 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.104 |    0.240 | 
     | clk__L3_I1/Q   |   v   | clk__L3_N1 | INHDX12  | 0.067 |   0.170 |    0.306 | 
     | clk__L4_I3/A   |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.177 |    0.313 | 
     | clk__L4_I3/Q   |   ^   | clk__L4_N3 | INHDX12  | 0.075 |   0.252 |    0.388 | 
     | In11_reg[15]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.003 |   0.254 |    0.390 | 
     +-----------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin Product3_out1_2_reg[11]/C 
Endpoint:   Product3_out1_2_reg[11]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.254
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.241
  Arrival Time                  5.377
  Slack Time                    0.137
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.137 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.137 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.531 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.531 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.106 | 
     | g2510/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.059 |   5.302 |    5.165 | 
     | g2510/Q                   |   v   | n_282          | NO2I1HDX1 | 0.075 |   5.377 |    5.241 | 
     | Product3_out1_2_reg[11]/D |   v   | n_282          | DFRQHDX1  | 0.000 |   5.377 |    5.241 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.137 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.140 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.179 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.045 |    0.182 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.101 |    0.237 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.104 |    0.240 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.067 |   0.170 |    0.307 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.177 |    0.314 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.075 |   0.252 |    0.388 | 
     | Product3_out1_2_reg[11]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.002 |   0.254 |    0.390 | 
     +----------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin Product4_out1_2_reg[11]/C 
Endpoint:   Product4_out1_2_reg[11]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.253
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.240
  Arrival Time                  5.379
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.139 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.139 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.529 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.529 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.105 | 
     | g2528/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.058 |   5.301 |    5.163 | 
     | g2528/Q                   |   v   | n_264          | NO2I1HDX1 | 0.078 |   5.379 |    5.240 | 
     | Product4_out1_2_reg[11]/D |   v   | n_264          | DFRQHDX1  | 0.000 |   5.379 |    5.240 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.139 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.142 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.180 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.045 |    0.184 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.101 |    0.239 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.104 |    0.242 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.067 |   0.170 |    0.309 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.177 |    0.316 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.075 |   0.252 |    0.390 | 
     | Product4_out1_2_reg[11]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.001 |   0.253 |    0.392 | 
     +----------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin In11_reg[3]/C 
Endpoint:   In11_reg[3]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.385
  Slack Time                    0.139
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.139 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.139 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.529 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.529 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.104 | 
     | g2658/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.056 |   5.299 |    5.160 | 
     | g2658/Q          |   v   | n_134          | NO2I1HDX1 | 0.085 |   5.385 |    5.246 | 
     | In11_reg[3]/D    |   v   | n_134          | DFRQHDX1  | 0.000 |   5.385 |    5.246 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.139 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.142 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.181 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.186 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.243 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.246 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.314 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.320 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.392 | 
     | In11_reg[3]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.258 |    0.397 | 
     +----------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin Product3_out1_2_reg[12]/C 
Endpoint:   Product3_out1_2_reg[12]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.254
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.240
  Arrival Time                  5.381
  Slack Time                    0.141
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.141 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.141 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.527 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.527 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.102 | 
     | g2512/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.059 |   5.302 |    5.161 | 
     | g2512/Q                   |   v   | n_280          | NO2I1HDX1 | 0.079 |   5.381 |    5.240 | 
     | Product3_out1_2_reg[12]/D |   v   | n_280          | DFRQHDX1  | 0.000 |   5.381 |    5.240 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.141 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.144 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.183 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.045 |    0.186 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.101 |    0.241 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.104 |    0.245 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.067 |   0.170 |    0.311 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.177 |    0.318 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.075 |   0.252 |    0.393 | 
     | Product3_out1_2_reg[12]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.002 |   0.254 |    0.394 | 
     +----------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin In11_reg[1]/C 
Endpoint:   In11_reg[1]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.246
  Arrival Time                  5.387
  Slack Time                    0.142
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.142 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.142 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.526 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.526 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.101 | 
     | g2656/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.056 |   5.300 |    5.158 | 
     | g2656/Q          |   v   | n_136          | NO2I1HDX1 | 0.088 |   5.387 |    5.246 | 
     | In11_reg[1]/D    |   v   | n_136          | DFRQHDX1  | 0.000 |   5.387 |    5.246 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.142 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.145 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.183 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.189 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.246 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.248 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.317 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.322 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.395 | 
     | In11_reg[1]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.005 |   0.258 |    0.400 | 
     +----------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin Product2_out1_2_reg[11]/C 
Endpoint:   Product2_out1_2_reg[11]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.244
  Arrival Time                  5.387
  Slack Time                    0.143
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.143 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.143 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.525 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.525 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.100 | 
     | g1935/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.054 |   5.298 |    5.155 | 
     | g1935/Q                   |   v   | n_537          | NO2I1HDX1 | 0.090 |   5.387 |    5.244 | 
     | Product2_out1_2_reg[11]/D |   v   | n_537          | DFRQHDX1  | 0.000 |   5.387 |    5.244 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.143 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.146 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.185 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.190 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.247 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.250 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.318 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.324 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.396 | 
     | Product2_out1_2_reg[11]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.258 |    0.401 | 
     +----------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin Product3_out1_2_reg[14]/C 
Endpoint:   Product3_out1_2_reg[14]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.254
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.241
  Arrival Time                  5.385
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.144 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.144 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.524 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.524 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.099 | 
     | g2513/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.059 |   5.302 |    5.158 | 
     | g2513/Q                   |   v   | n_279          | NO2I1HDX1 | 0.083 |   5.385 |    5.241 | 
     | Product3_out1_2_reg[14]/D |   v   | n_279          | DFRQHDX1  | 0.000 |   5.385 |    5.241 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.144 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.147 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.186 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.045 |    0.189 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.101 |    0.244 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.104 |    0.247 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.067 |   0.170 |    0.314 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.177 |    0.321 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.075 |   0.252 |    0.395 | 
     | Product3_out1_2_reg[14]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.003 |   0.254 |    0.398 | 
     +----------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin Product3_out1_2_reg[15]/C 
Endpoint:   Product3_out1_2_reg[15]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.253
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.240
  Arrival Time                  5.384
  Slack Time                    0.144
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.144 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.144 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.524 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.524 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.099 | 
     | g2514/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.058 |   5.302 |    5.157 | 
     | g2514/Q                   |   v   | n_278          | NO2I1HDX1 | 0.083 |   5.384 |    5.240 | 
     | Product3_out1_2_reg[15]/D |   v   | n_278          | DFRQHDX1  | 0.000 |   5.384 |    5.240 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.144 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.147 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.186 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.045 |    0.190 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.101 |    0.245 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.104 |    0.248 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.067 |   0.170 |    0.314 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.177 |    0.321 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.075 |   0.252 |    0.396 | 
     | Product3_out1_2_reg[15]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.002 |   0.253 |    0.397 | 
     +----------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin In11_reg[0]/C 
Endpoint:   In11_reg[0]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.245
  Arrival Time                  5.392
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.147 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.147 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.521 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.521 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.096 | 
     | g2654/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.056 |   5.300 |    5.153 | 
     | g2654/Q          |   v   | n_138          | NO2I1HDX1 | 0.092 |   5.392 |    5.245 | 
     | In11_reg[0]/D    |   v   | n_138          | DFRQHDX1  | 0.000 |   5.392 |    5.245 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.147 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.150 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.189 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.194 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.251 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.254 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.322 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.328 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.400 | 
     | In11_reg[0]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.005 |   0.258 |    0.405 | 
     +----------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin Product3_out1_2_reg[13]/C 
Endpoint:   Product3_out1_2_reg[13]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.255
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.241
  Arrival Time                  5.388
  Slack Time                    0.147
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.147 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.147 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.520 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.520 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.096 | 
     | g2511/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.059 |   5.302 |    5.155 | 
     | g2511/Q                   |   v   | n_281          | NO2I1HDX1 | 0.086 |   5.388 |    5.241 | 
     | Product3_out1_2_reg[13]/D |   v   | n_281          | DFRQHDX1  | 0.000 |   5.388 |    5.241 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.147 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.150 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.189 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.045 |    0.193 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.101 |    0.248 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.104 |    0.251 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.067 |   0.170 |    0.318 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.177 |    0.324 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.075 |   0.252 |    0.399 | 
     | Product3_out1_2_reg[13]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.003 |   0.255 |    0.402 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin In11_reg[2]/C 
Endpoint:   In11_reg[2]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.245
  Arrival Time                  5.393
  Slack Time                    0.148
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.148 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.148 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.520 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.520 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.095 | 
     | g2657/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.056 |   5.299 |    5.152 | 
     | g2657/Q          |   v   | n_135          | NO2I1HDX1 | 0.094 |   5.393 |    5.245 | 
     | In11_reg[2]/D    |   v   | n_135          | DFRQHDX1  | 0.000 |   5.393 |    5.245 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.148 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.151 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.190 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.195 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.252 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.255 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.323 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.329 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.401 | 
     | In11_reg[2]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.005 |   0.258 |    0.406 | 
     +----------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin In11_reg[9]/C 
Endpoint:   In11_reg[9]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset         (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.259
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.245
  Arrival Time                  5.395
  Slack Time                    0.150
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.150 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.150 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.517 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.517 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.093 | 
     | g2666/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.055 |   5.298 |    5.147 | 
     | g2666/Q          |   v   | n_126          | NO2I1HDX1 | 0.097 |   5.395 |    5.245 | 
     | In11_reg[9]/D    |   v   | n_126          | DFRQHDX2  | 0.000 |   5.395 |    5.245 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |      Pin      |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |               |       |            |          |       |  Time   |   Time   | 
     |---------------+-------+------------+----------+-------+---------+----------| 
     | clk           |   ^   | clk        |          |       |   0.000 |    0.150 | 
     | clk__L1_I0/A  |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.154 | 
     | clk__L1_I0/Q  |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.192 | 
     | clk__L2_I1/A  |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.198 | 
     | clk__L2_I1/Q  |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.254 | 
     | clk__L3_I3/A  |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.257 | 
     | clk__L3_I3/Q  |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.325 | 
     | clk__L4_I9/A  |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.331 | 
     | clk__L4_I9/Q  |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.404 | 
     | In11_reg[9]/C |   ^   | clk__L4_N9 | DFRQHDX2 | 0.005 |   0.259 |    0.409 | 
     +----------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin In11_reg[16]/C 
Endpoint:   In11_reg[16]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset          (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.254
+ Hold                         -0.012
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.242
  Arrival Time                  5.400
  Slack Time                    0.158
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                  |       |                |           |       |  Time   |   Time   | 
     |------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset            |   ^   | reset          |           |       |   0.000 |   -0.158 | 
     | FE_PHC76_reset/A |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.158 | 
     | FE_PHC76_reset/Q |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.510 | 
     | FE_OFC0_reset/A  |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.510 | 
     | FE_OFC0_reset/Q  |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.085 | 
     | g2714/B          |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.058 |   5.301 |    5.143 | 
     | g2714/Q          |   v   | n_78           | NO2I1HDX1 | 0.099 |   5.400 |    5.242 | 
     | In11_reg[16]/D   |   v   | n_78           | DFRQHDX1  | 0.000 |   5.400 |    5.242 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                |       |            |          |       |  Time   |   Time   | 
     |----------------+-------+------------+----------+-------+---------+----------| 
     | clk            |   ^   | clk        |          |       |   0.000 |    0.158 | 
     | clk__L1_I0/A   |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.161 | 
     | clk__L1_I0/Q   |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.200 | 
     | clk__L2_I0/A   |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.045 |    0.203 | 
     | clk__L2_I0/Q   |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.101 |    0.259 | 
     | clk__L3_I1/A   |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.104 |    0.262 | 
     | clk__L3_I1/Q   |   v   | clk__L3_N1 | INHDX12  | 0.067 |   0.170 |    0.328 | 
     | clk__L4_I3/A   |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.177 |    0.335 | 
     | clk__L4_I3/Q   |   ^   | clk__L4_N3 | INHDX12  | 0.075 |   0.252 |    0.410 | 
     | In11_reg[16]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.003 |   0.254 |    0.412 | 
     +-----------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin Product2_out1_2_reg[10]/C 
Endpoint:   Product2_out1_2_reg[10]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.245
  Arrival Time                  5.404
  Slack Time                    0.160
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.160 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.160 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.508 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.508 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.084 | 
     | g1953/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.055 |   5.298 |    5.139 | 
     | g1953/Q                   |   v   | n_521          | NO2I1HDX1 | 0.106 |   5.404 |    5.245 | 
     | Product2_out1_2_reg[10]/D |   v   | n_521          | DFRQHDX1  | 0.000 |   5.404 |    5.245 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.160 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.163 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.201 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.207 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.263 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.266 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.334 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.340 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.413 | 
     | Product2_out1_2_reg[10]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.258 |    0.417 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin Product3_out1_2_reg[16]/C 
Endpoint:   Product3_out1_2_reg[16]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.254
+ Hold                         -0.013
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.241
  Arrival Time                  5.404
  Slack Time                    0.163
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.163 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.163 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.505 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.505 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.080 | 
     | g2515/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.058 |   5.302 |    5.139 | 
     | g2515/Q                   |   v   | n_277          | NO2I1HDX1 | 0.102 |   5.404 |    5.241 | 
     | Product3_out1_2_reg[16]/D |   v   | n_277          | DFRQHDX1  | 0.000 |   5.404 |    5.241 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.163 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.166 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.205 | 
     | clk__L2_I0/A              |   v   | clk__L1_N0 | INHDX12  | 0.004 |   0.045 |    0.209 | 
     | clk__L2_I0/Q              |   ^   | clk__L2_N0 | INHDX12  | 0.055 |   0.101 |    0.264 | 
     | clk__L3_I1/A              |   ^   | clk__L2_N0 | INHDX12  | 0.003 |   0.104 |    0.267 | 
     | clk__L3_I1/Q              |   v   | clk__L3_N1 | INHDX12  | 0.067 |   0.170 |    0.333 | 
     | clk__L4_I3/A              |   v   | clk__L3_N1 | INHDX12  | 0.007 |   0.177 |    0.340 | 
     | clk__L4_I3/Q              |   ^   | clk__L4_N3 | INHDX12  | 0.075 |   0.252 |    0.415 | 
     | Product3_out1_2_reg[16]/C |   ^   | clk__L4_N3 | DFRQHDX1 | 0.003 |   0.254 |    0.417 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin Product2_out1_2_reg[12]/C 
Endpoint:   Product2_out1_2_reg[12]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: reset                     (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.258
+ Hold                         -0.014
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.244
  Arrival Time                  5.408
  Slack Time                    0.164
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                           |       |                |           |       |  Time   |   Time   | 
     |---------------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                     |   ^   | reset          |           |       |   0.000 |   -0.164 | 
     | FE_PHC76_reset/A          |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.164 | 
     | FE_PHC76_reset/Q          |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.504 | 
     | FE_OFC0_reset/A           |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.504 | 
     | FE_OFC0_reset/Q           |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.079 | 
     | g1924/B                   |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.055 |   5.298 |    5.134 | 
     | g1924/Q                   |   v   | n_544          | NO2I1HDX1 | 0.110 |   5.408 |    5.244 | 
     | Product2_out1_2_reg[12]/D |   v   | n_544          | DFRQHDX1  | 0.000 |   5.408 |    5.244 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                           |       |            |          |       |  Time   |   Time   | 
     |---------------------------+-------+------------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk        |          |       |   0.000 |    0.164 | 
     | clk__L1_I0/A              |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.167 | 
     | clk__L1_I0/Q              |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.206 | 
     | clk__L2_I1/A              |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.211 | 
     | clk__L2_I1/Q              |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.268 | 
     | clk__L3_I3/A              |   ^   | clk__L2_N1 | INHDX12  | 0.003 |   0.107 |    0.270 | 
     | clk__L3_I3/Q              |   v   | clk__L3_N3 | INHDX12  | 0.068 |   0.175 |    0.339 | 
     | clk__L4_I9/A              |   v   | clk__L3_N3 | INHDX12  | 0.006 |   0.181 |    0.344 | 
     | clk__L4_I9/Q              |   ^   | clk__L4_N9 | INHDX12  | 0.073 |   0.253 |    0.417 | 
     | Product2_out1_2_reg[12]/C |   ^   | clk__L4_N9 | DFRQHDX1 | 0.004 |   0.258 |    0.422 | 
     +----------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin Sum8_out1_reg[1]/C 
Endpoint:   Sum8_out1_reg[1]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.251
+ Hold                         -0.017
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.234
  Arrival Time                  5.406
  Slack Time                    0.172
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                |           |       |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset              |   ^   | reset          |           |       |   0.000 |   -0.172 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.172 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.496 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.496 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.071 | 
     | g2487/B            |   ^   | FE_OFN0_reset  | NO2I1HDX1 | 0.034 |   5.277 |    5.104 | 
     | g2487/Q            |   v   | n_305          | NO2I1HDX1 | 0.130 |   5.406 |    5.234 | 
     | Sum8_out1_reg[1]/D |   v   | n_305          | DFRQHDX1  | 0.000 |   5.406 |    5.234 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.172 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.175 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.214 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.219 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.276 | 
     | clk__L3_I2/A       |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.105 |    0.278 | 
     | clk__L3_I2/Q       |   v   | clk__L3_N2 | INHDX12  | 0.069 |   0.174 |    0.346 | 
     | clk__L4_I7/A       |   v   | clk__L3_N2 | INHDX12  | 0.000 |   0.174 |    0.347 | 
     | clk__L4_I7/Q       |   ^   | clk__L4_N7 | INHDX12  | 0.072 |   0.246 |    0.418 | 
     | Sum8_out1_reg[1]/C |   ^   | clk__L4_N7 | DFRQHDX1 | 0.005 |   0.251 |    0.424 | 
     +---------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin Sum8_out1_reg[0]/C 
Endpoint:   Sum8_out1_reg[0]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset              (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.253
+ Hold                         -0.024
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.229
  Arrival Time                  5.424
  Slack Time                    0.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                    |       |                |           |       |  Time   |   Time   | 
     |--------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset              |   ^   | reset          |           |       |   0.000 |   -0.195 | 
     | FE_PHC76_reset/A   |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.195 | 
     | FE_PHC76_reset/Q   |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    4.473 | 
     | FE_OFC0_reset/A    |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    4.473 | 
     | FE_OFC0_reset/Q    |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    5.048 | 
     | g2682/B            |   ^   | FE_OFN0_reset  | NO2I1HDX0 | 0.034 |   5.277 |    5.082 | 
     | g2682/Q            |   v   | n_110          | NO2I1HDX0 | 0.148 |   5.424 |    5.229 | 
     | Sum8_out1_reg[0]/D |   v   | n_110          | DFRQHDX1  | 0.000 |   5.424 |    5.229 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |    Net     |   Cell   | Delay | Arrival | Required | 
     |                    |       |            |          |       |  Time   |   Time   | 
     |--------------------+-------+------------+----------+-------+---------+----------| 
     | clk                |   ^   | clk        |          |       |   0.000 |    0.195 | 
     | clk__L1_I0/A       |   ^   | clk        | INHDX12  | 0.003 |   0.003 |    0.198 | 
     | clk__L1_I0/Q       |   v   | clk__L1_N0 | INHDX12  | 0.039 |   0.042 |    0.237 | 
     | clk__L2_I1/A       |   v   | clk__L1_N0 | INHDX12  | 0.005 |   0.047 |    0.242 | 
     | clk__L2_I1/Q       |   ^   | clk__L2_N1 | INHDX12  | 0.057 |   0.104 |    0.299 | 
     | clk__L3_I2/A       |   ^   | clk__L2_N1 | INHDX12  | 0.002 |   0.105 |    0.300 | 
     | clk__L3_I2/Q       |   v   | clk__L3_N2 | INHDX12  | 0.069 |   0.174 |    0.369 | 
     | clk__L4_I8/A       |   v   | clk__L3_N2 | INHDX12  | 0.002 |   0.176 |    0.371 | 
     | clk__L4_I8/Q       |   ^   | clk__L4_N8 | INHDX12  | 0.072 |   0.248 |    0.443 | 
     | Sum8_out1_reg[0]/C |   ^   | clk__L4_N8 | DFRQHDX1 | 0.005 |   0.253 |    0.448 | 
     +---------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin Sum10_out3_reg[4]/C 
Endpoint:   Sum10_out3_reg[4]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.257
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.212
  Arrival Time                  5.899
  Slack Time                    0.687
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.687 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.687 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    3.980 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    3.980 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    4.556 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.009 |   5.252 |    4.564 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.620 |   5.871 |    5.184 | 
     | Sum10_out3_reg[4]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX1 | 0.028 |   5.899 |    5.212 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.687 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.690 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.039 |   0.042 |    0.729 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.005 |   0.047 |    0.734 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.057 |   0.104 |    0.791 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.002 |   0.106 |    0.793 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.069 |   0.174 |    0.861 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.003 |   0.177 |    0.864 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.075 |   0.252 |    0.939 | 
     | Sum10_out3_reg[4]/C |   ^   | clk__L4_N6 | SDFRQHDX1 | 0.005 |   0.257 |    0.944 | 
     +-----------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin Sum10_out3_reg[2]/C 
Endpoint:   Sum10_out3_reg[2]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.257
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.211
  Arrival Time                  5.899
  Slack Time                    0.688
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.688 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.688 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    3.980 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    3.980 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    4.555 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.009 |   5.252 |    4.564 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.620 |   5.871 |    5.183 | 
     | Sum10_out3_reg[2]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX1 | 0.028 |   5.899 |    5.211 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.688 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.691 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.039 |   0.042 |    0.730 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.005 |   0.047 |    0.735 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.057 |   0.104 |    0.792 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.002 |   0.106 |    0.793 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.069 |   0.174 |    0.862 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.003 |   0.177 |    0.865 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.075 |   0.252 |    0.939 | 
     | Sum10_out3_reg[2]/C |   ^   | clk__L4_N6 | SDFRQHDX1 | 0.005 |   0.257 |    0.945 | 
     +-----------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin Sum10_out3_reg[0]/C 
Endpoint:   Sum10_out3_reg[0]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.257
+ Hold                         -0.047
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.210
  Arrival Time                  5.900
  Slack Time                    0.690
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.690 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.690 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    3.978 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    3.978 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    4.553 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.009 |   5.252 |    4.562 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.620 |   5.871 |    5.181 | 
     | Sum10_out3_reg[0]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX2 | 0.028 |   5.900 |    5.210 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.690 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.693 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.039 |   0.042 |    0.732 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.005 |   0.047 |    0.737 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.057 |   0.104 |    0.794 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.002 |   0.106 |    0.795 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.069 |   0.174 |    0.864 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.003 |   0.177 |    0.867 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.075 |   0.252 |    0.941 | 
     | Sum10_out3_reg[0]/C |   ^   | clk__L4_N6 | SDFRQHDX2 | 0.005 |   0.257 |    0.946 | 
     +-----------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin Sum10_out3_reg[3]/C 
Endpoint:   Sum10_out3_reg[3]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.257
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.209
  Arrival Time                  5.899
  Slack Time                    0.690
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.690 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.690 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    3.978 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    3.978 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    4.553 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.009 |   5.252 |    4.562 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.620 |   5.871 |    5.181 | 
     | Sum10_out3_reg[3]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX4 | 0.028 |   5.899 |    5.209 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.690 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.693 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.039 |   0.042 |    0.732 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.005 |   0.047 |    0.737 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.057 |   0.104 |    0.794 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.002 |   0.106 |    0.796 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.069 |   0.174 |    0.864 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.003 |   0.177 |    0.867 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.075 |   0.252 |    0.942 | 
     | Sum10_out3_reg[3]/C |   ^   | clk__L4_N6 | SDFRQHDX4 | 0.005 |   0.257 |    0.947 | 
     +-----------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin Sum10_out3_reg[1]/C 
Endpoint:   Sum10_out3_reg[1]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.257
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.209
  Arrival Time                  5.899
  Slack Time                    0.691
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.691 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.691 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    3.977 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    3.977 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    4.552 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.009 |   5.252 |    4.561 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.620 |   5.871 |    5.181 | 
     | Sum10_out3_reg[1]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX4 | 0.028 |   5.899 |    5.209 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.691 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.694 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.039 |   0.042 |    0.733 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.005 |   0.047 |    0.738 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.057 |   0.104 |    0.795 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.002 |   0.106 |    0.796 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.069 |   0.174 |    0.865 | 
     | clk__L4_I6/A        |   v   | clk__L3_N2 | INHDX12   | 0.003 |   0.177 |    0.868 | 
     | clk__L4_I6/Q        |   ^   | clk__L4_N6 | INHDX12   | 0.075 |   0.252 |    0.942 | 
     | Sum10_out3_reg[1]/C |   ^   | clk__L4_N6 | SDFRQHDX4 | 0.005 |   0.257 |    0.947 | 
     +-----------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin Sum10_out3_reg[6]/C 
Endpoint:   Sum10_out3_reg[6]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.255
+ Hold                         -0.048
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.207
  Arrival Time                  5.899
  Slack Time                    0.692
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.692 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.692 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    3.976 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    3.976 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    4.551 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.009 |   5.252 |    4.560 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.620 |   5.871 |    5.179 | 
     | Sum10_out3_reg[6]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX4 | 0.028 |   5.899 |    5.207 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.692 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.695 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.039 |   0.042 |    0.734 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.005 |   0.047 |    0.739 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.057 |   0.104 |    0.796 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.002 |   0.105 |    0.797 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.069 |   0.174 |    0.866 | 
     | clk__L4_I7/A        |   v   | clk__L3_N2 | INHDX12   | 0.000 |   0.174 |    0.866 | 
     | clk__L4_I7/Q        |   ^   | clk__L4_N7 | INHDX12   | 0.072 |   0.246 |    0.938 | 
     | Sum10_out3_reg[6]/C |   ^   | clk__L4_N7 | SDFRQHDX4 | 0.009 |   0.255 |    0.947 | 
     +-----------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin Sum10_out3_reg[13]/C 
Endpoint:   Sum10_out3_reg[13]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                 (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.259
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.214
  Arrival Time                  5.910
  Slack Time                    0.697
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |       |                |           |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                 |   ^   | reset          |           |       |   0.000 |   -0.697 | 
     | FE_PHC76_reset/A      |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.697 | 
     | FE_PHC76_reset/Q      |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    3.971 | 
     | FE_OFC0_reset/A       |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    3.971 | 
     | FE_OFC0_reset/Q       |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    4.546 | 
     | FE_OFC2_reset/A       |   ^   | FE_OFN0_reset  | BUHDX2    | 0.009 |   5.252 |    4.555 | 
     | FE_OFC2_reset/Q       |   ^   | FE_OFN2_reset  | BUHDX2    | 0.620 |   5.871 |    5.175 | 
     | Sum10_out3_reg[13]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX1 | 0.039 |   5.910 |    5.214 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                      |       |            |           |       |  Time   |   Time   | 
     |----------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk        |           |       |   0.000 |    0.697 | 
     | clk__L1_I0/A         |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.700 | 
     | clk__L1_I0/Q         |   v   | clk__L1_N0 | INHDX12   | 0.039 |   0.042 |    0.739 | 
     | clk__L2_I0/A         |   v   | clk__L1_N0 | INHDX12   | 0.004 |   0.046 |    0.742 | 
     | clk__L2_I0/Q         |   ^   | clk__L2_N0 | INHDX12   | 0.055 |   0.101 |    0.797 | 
     | clk__L3_I0/A         |   ^   | clk__L2_N0 | INHDX12   | 0.003 |   0.103 |    0.800 | 
     | clk__L3_I0/Q         |   v   | clk__L3_N0 | INHDX12   | 0.069 |   0.172 |    0.869 | 
     | clk__L4_I2/A         |   v   | clk__L3_N0 | INHDX12   | 0.005 |   0.178 |    0.874 | 
     | clk__L4_I2/Q         |   ^   | clk__L4_N2 | INHDX12   | 0.075 |   0.253 |    0.949 | 
     | Sum10_out3_reg[13]/C |   ^   | clk__L4_N2 | SDFRQHDX1 | 0.006 |   0.259 |    0.955 | 
     +------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin Sum10_out3_reg[9]/C 
Endpoint:   Sum10_out3_reg[9]/SE (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: reset                (^) triggered by  leading edge of '@'
Path Groups: {default}
Analysis View: MINview
Other End Arrival Time          0.255
+ Hold                         -0.045
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.210
  Arrival Time                  5.909
  Slack Time                    0.699
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | reset                |   ^   | reset          |           |       |   0.000 |   -0.699 | 
     | FE_PHC76_reset/A     |   ^   | reset          | DLY8HDX1  | 0.000 |   0.000 |   -0.699 | 
     | FE_PHC76_reset/Q     |   ^   | FE_PHN76_reset | DLY8HDX1  | 4.668 |   4.668 |    3.969 | 
     | FE_OFC0_reset/A      |   ^   | FE_PHN76_reset | BUHDX2    | 0.000 |   4.668 |    3.969 | 
     | FE_OFC0_reset/Q      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.575 |   5.243 |    4.544 | 
     | FE_OFC2_reset/A      |   ^   | FE_OFN0_reset  | BUHDX2    | 0.009 |   5.252 |    4.553 | 
     | FE_OFC2_reset/Q      |   ^   | FE_OFN2_reset  | BUHDX2    | 0.620 |   5.871 |    5.173 | 
     | Sum10_out3_reg[9]/SE |   ^   | FE_OFN2_reset  | SDFRQHDX1 | 0.037 |   5.909 |    5.210 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                     |       |            |           |       |  Time   |   Time   | 
     |---------------------+-------+------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk        |           |       |   0.000 |    0.699 | 
     | clk__L1_I0/A        |   ^   | clk        | INHDX12   | 0.003 |   0.003 |    0.702 | 
     | clk__L1_I0/Q        |   v   | clk__L1_N0 | INHDX12   | 0.039 |   0.042 |    0.741 | 
     | clk__L2_I1/A        |   v   | clk__L1_N0 | INHDX12   | 0.005 |   0.047 |    0.746 | 
     | clk__L2_I1/Q        |   ^   | clk__L2_N1 | INHDX12   | 0.057 |   0.104 |    0.803 | 
     | clk__L3_I2/A        |   ^   | clk__L2_N1 | INHDX12   | 0.002 |   0.106 |    0.804 | 
     | clk__L3_I2/Q        |   v   | clk__L3_N2 | INHDX12   | 0.069 |   0.174 |    0.873 | 
     | clk__L4_I8/A        |   v   | clk__L3_N2 | INHDX12   | 0.002 |   0.176 |    0.875 | 
     | clk__L4_I8/Q        |   ^   | clk__L4_N8 | INHDX12   | 0.072 |   0.248 |    0.947 | 
     | Sum10_out3_reg[9]/C |   ^   | clk__L4_N8 | SDFRQHDX1 | 0.007 |   0.255 |    0.954 | 
     +-----------------------------------------------------------------------------------+ 

