
Robotto.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090ac  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000014c  0800927c  0800927c  0000a27c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093c8  080093c8  0000b064  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080093c8  080093c8  0000a3c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093d0  080093d0  0000b064  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093d0  080093d0  0000a3d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080093d4  080093d4  0000a3d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000064  20000000  080093d8  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000056e0  20000064  0800943c  0000b064  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20005744  0800943c  0000b744  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b064  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001c050  00000000  00000000  0000b094  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003b6a  00000000  00000000  000270e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001830  00000000  00000000  0002ac50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012d2  00000000  00000000  0002c480  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026c80  00000000  00000000  0002d752  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d29f  00000000  00000000  000543d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f1877  00000000  00000000  00071671  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00162ee8  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006888  00000000  00000000  00162f2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000008e  00000000  00000000  001697b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000064 	.word	0x20000064
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08009264 	.word	0x08009264

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000068 	.word	0x20000068
 800020c:	08009264 	.word	0x08009264

08000210 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000210:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000212:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000216:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 80002a0 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800021a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800021e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000222:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000224:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000226:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000228:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800022a:	d332      	bcc.n	8000292 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800022c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800022e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000230:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000232:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000234:	d314      	bcc.n	8000260 <_CheckCase2>

08000236 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000236:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000238:	19d0      	adds	r0, r2, r7
 800023a:	bf00      	nop

0800023c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800023c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000240:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000244:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000246:	d005      	beq.n	8000254 <_CSDone>
        LDRB     R3,[R1], #+1
 8000248:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800024c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000250:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000252:	d1f3      	bne.n	800023c <_LoopCopyStraight>

08000254 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000254:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000258:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800025a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800025e:	4770      	bx	lr

08000260 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000260:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000262:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000264:	d319      	bcc.n	800029a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000266:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000268:	1b12      	subs	r2, r2, r4

0800026a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800026e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000272:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000276:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000278:	d005      	beq.n	8000286 <_No2ChunkNeeded>

0800027a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800027a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800027e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000282:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000284:	d1f9      	bne.n	800027a <_LoopCopyAfterWrapAround>

08000286 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000286:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800028a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800028c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800028e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000290:	4770      	bx	lr

08000292 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000292:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000294:	3801      	subs	r0, #1
        CMP      R0,R2
 8000296:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000298:	d2cd      	bcs.n	8000236 <_Case4>

0800029a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800029a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800029c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800029e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80002a0:	20004b8c 	.word	0x20004b8c

080002a4 <__aeabi_uldivmod>:
 80002a4:	b953      	cbnz	r3, 80002bc <__aeabi_uldivmod+0x18>
 80002a6:	b94a      	cbnz	r2, 80002bc <__aeabi_uldivmod+0x18>
 80002a8:	2900      	cmp	r1, #0
 80002aa:	bf08      	it	eq
 80002ac:	2800      	cmpeq	r0, #0
 80002ae:	bf1c      	itt	ne
 80002b0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002b4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002b8:	f000 b988 	b.w	80005cc <__aeabi_idiv0>
 80002bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80002c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002c4:	f000 f806 	bl	80002d4 <__udivmoddi4>
 80002c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002d0:	b004      	add	sp, #16
 80002d2:	4770      	bx	lr

080002d4 <__udivmoddi4>:
 80002d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002d8:	9d08      	ldr	r5, [sp, #32]
 80002da:	468e      	mov	lr, r1
 80002dc:	4604      	mov	r4, r0
 80002de:	4688      	mov	r8, r1
 80002e0:	2b00      	cmp	r3, #0
 80002e2:	d14a      	bne.n	800037a <__udivmoddi4+0xa6>
 80002e4:	428a      	cmp	r2, r1
 80002e6:	4617      	mov	r7, r2
 80002e8:	d962      	bls.n	80003b0 <__udivmoddi4+0xdc>
 80002ea:	fab2 f682 	clz	r6, r2
 80002ee:	b14e      	cbz	r6, 8000304 <__udivmoddi4+0x30>
 80002f0:	f1c6 0320 	rsb	r3, r6, #32
 80002f4:	fa01 f806 	lsl.w	r8, r1, r6
 80002f8:	fa20 f303 	lsr.w	r3, r0, r3
 80002fc:	40b7      	lsls	r7, r6
 80002fe:	ea43 0808 	orr.w	r8, r3, r8
 8000302:	40b4      	lsls	r4, r6
 8000304:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000308:	fa1f fc87 	uxth.w	ip, r7
 800030c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000310:	0c23      	lsrs	r3, r4, #16
 8000312:	fb0e 8811 	mls	r8, lr, r1, r8
 8000316:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800031a:	fb01 f20c 	mul.w	r2, r1, ip
 800031e:	429a      	cmp	r2, r3
 8000320:	d909      	bls.n	8000336 <__udivmoddi4+0x62>
 8000322:	18fb      	adds	r3, r7, r3
 8000324:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000328:	f080 80ea 	bcs.w	8000500 <__udivmoddi4+0x22c>
 800032c:	429a      	cmp	r2, r3
 800032e:	f240 80e7 	bls.w	8000500 <__udivmoddi4+0x22c>
 8000332:	3902      	subs	r1, #2
 8000334:	443b      	add	r3, r7
 8000336:	1a9a      	subs	r2, r3, r2
 8000338:	b2a3      	uxth	r3, r4
 800033a:	fbb2 f0fe 	udiv	r0, r2, lr
 800033e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000342:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000346:	fb00 fc0c 	mul.w	ip, r0, ip
 800034a:	459c      	cmp	ip, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x8e>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000354:	f080 80d6 	bcs.w	8000504 <__udivmoddi4+0x230>
 8000358:	459c      	cmp	ip, r3
 800035a:	f240 80d3 	bls.w	8000504 <__udivmoddi4+0x230>
 800035e:	443b      	add	r3, r7
 8000360:	3802      	subs	r0, #2
 8000362:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000366:	eba3 030c 	sub.w	r3, r3, ip
 800036a:	2100      	movs	r1, #0
 800036c:	b11d      	cbz	r5, 8000376 <__udivmoddi4+0xa2>
 800036e:	40f3      	lsrs	r3, r6
 8000370:	2200      	movs	r2, #0
 8000372:	e9c5 3200 	strd	r3, r2, [r5]
 8000376:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037a:	428b      	cmp	r3, r1
 800037c:	d905      	bls.n	800038a <__udivmoddi4+0xb6>
 800037e:	b10d      	cbz	r5, 8000384 <__udivmoddi4+0xb0>
 8000380:	e9c5 0100 	strd	r0, r1, [r5]
 8000384:	2100      	movs	r1, #0
 8000386:	4608      	mov	r0, r1
 8000388:	e7f5      	b.n	8000376 <__udivmoddi4+0xa2>
 800038a:	fab3 f183 	clz	r1, r3
 800038e:	2900      	cmp	r1, #0
 8000390:	d146      	bne.n	8000420 <__udivmoddi4+0x14c>
 8000392:	4573      	cmp	r3, lr
 8000394:	d302      	bcc.n	800039c <__udivmoddi4+0xc8>
 8000396:	4282      	cmp	r2, r0
 8000398:	f200 8105 	bhi.w	80005a6 <__udivmoddi4+0x2d2>
 800039c:	1a84      	subs	r4, r0, r2
 800039e:	eb6e 0203 	sbc.w	r2, lr, r3
 80003a2:	2001      	movs	r0, #1
 80003a4:	4690      	mov	r8, r2
 80003a6:	2d00      	cmp	r5, #0
 80003a8:	d0e5      	beq.n	8000376 <__udivmoddi4+0xa2>
 80003aa:	e9c5 4800 	strd	r4, r8, [r5]
 80003ae:	e7e2      	b.n	8000376 <__udivmoddi4+0xa2>
 80003b0:	2a00      	cmp	r2, #0
 80003b2:	f000 8090 	beq.w	80004d6 <__udivmoddi4+0x202>
 80003b6:	fab2 f682 	clz	r6, r2
 80003ba:	2e00      	cmp	r6, #0
 80003bc:	f040 80a4 	bne.w	8000508 <__udivmoddi4+0x234>
 80003c0:	1a8a      	subs	r2, r1, r2
 80003c2:	0c03      	lsrs	r3, r0, #16
 80003c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003c8:	b280      	uxth	r0, r0
 80003ca:	b2bc      	uxth	r4, r7
 80003cc:	2101      	movs	r1, #1
 80003ce:	fbb2 fcfe 	udiv	ip, r2, lr
 80003d2:	fb0e 221c 	mls	r2, lr, ip, r2
 80003d6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003da:	fb04 f20c 	mul.w	r2, r4, ip
 80003de:	429a      	cmp	r2, r3
 80003e0:	d907      	bls.n	80003f2 <__udivmoddi4+0x11e>
 80003e2:	18fb      	adds	r3, r7, r3
 80003e4:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003e8:	d202      	bcs.n	80003f0 <__udivmoddi4+0x11c>
 80003ea:	429a      	cmp	r2, r3
 80003ec:	f200 80e0 	bhi.w	80005b0 <__udivmoddi4+0x2dc>
 80003f0:	46c4      	mov	ip, r8
 80003f2:	1a9b      	subs	r3, r3, r2
 80003f4:	fbb3 f2fe 	udiv	r2, r3, lr
 80003f8:	fb0e 3312 	mls	r3, lr, r2, r3
 80003fc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000400:	fb02 f404 	mul.w	r4, r2, r4
 8000404:	429c      	cmp	r4, r3
 8000406:	d907      	bls.n	8000418 <__udivmoddi4+0x144>
 8000408:	18fb      	adds	r3, r7, r3
 800040a:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800040e:	d202      	bcs.n	8000416 <__udivmoddi4+0x142>
 8000410:	429c      	cmp	r4, r3
 8000412:	f200 80ca 	bhi.w	80005aa <__udivmoddi4+0x2d6>
 8000416:	4602      	mov	r2, r0
 8000418:	1b1b      	subs	r3, r3, r4
 800041a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800041e:	e7a5      	b.n	800036c <__udivmoddi4+0x98>
 8000420:	f1c1 0620 	rsb	r6, r1, #32
 8000424:	408b      	lsls	r3, r1
 8000426:	fa22 f706 	lsr.w	r7, r2, r6
 800042a:	431f      	orrs	r7, r3
 800042c:	fa0e f401 	lsl.w	r4, lr, r1
 8000430:	fa20 f306 	lsr.w	r3, r0, r6
 8000434:	fa2e fe06 	lsr.w	lr, lr, r6
 8000438:	ea4f 4917 	mov.w	r9, r7, lsr #16
 800043c:	4323      	orrs	r3, r4
 800043e:	fa00 f801 	lsl.w	r8, r0, r1
 8000442:	fa1f fc87 	uxth.w	ip, r7
 8000446:	fbbe f0f9 	udiv	r0, lr, r9
 800044a:	0c1c      	lsrs	r4, r3, #16
 800044c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000450:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000454:	fb00 fe0c 	mul.w	lr, r0, ip
 8000458:	45a6      	cmp	lr, r4
 800045a:	fa02 f201 	lsl.w	r2, r2, r1
 800045e:	d909      	bls.n	8000474 <__udivmoddi4+0x1a0>
 8000460:	193c      	adds	r4, r7, r4
 8000462:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000466:	f080 809c 	bcs.w	80005a2 <__udivmoddi4+0x2ce>
 800046a:	45a6      	cmp	lr, r4
 800046c:	f240 8099 	bls.w	80005a2 <__udivmoddi4+0x2ce>
 8000470:	3802      	subs	r0, #2
 8000472:	443c      	add	r4, r7
 8000474:	eba4 040e 	sub.w	r4, r4, lr
 8000478:	fa1f fe83 	uxth.w	lr, r3
 800047c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000480:	fb09 4413 	mls	r4, r9, r3, r4
 8000484:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000488:	fb03 fc0c 	mul.w	ip, r3, ip
 800048c:	45a4      	cmp	ip, r4
 800048e:	d908      	bls.n	80004a2 <__udivmoddi4+0x1ce>
 8000490:	193c      	adds	r4, r7, r4
 8000492:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000496:	f080 8082 	bcs.w	800059e <__udivmoddi4+0x2ca>
 800049a:	45a4      	cmp	ip, r4
 800049c:	d97f      	bls.n	800059e <__udivmoddi4+0x2ca>
 800049e:	3b02      	subs	r3, #2
 80004a0:	443c      	add	r4, r7
 80004a2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004a6:	eba4 040c 	sub.w	r4, r4, ip
 80004aa:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ae:	4564      	cmp	r4, ip
 80004b0:	4673      	mov	r3, lr
 80004b2:	46e1      	mov	r9, ip
 80004b4:	d362      	bcc.n	800057c <__udivmoddi4+0x2a8>
 80004b6:	d05f      	beq.n	8000578 <__udivmoddi4+0x2a4>
 80004b8:	b15d      	cbz	r5, 80004d2 <__udivmoddi4+0x1fe>
 80004ba:	ebb8 0203 	subs.w	r2, r8, r3
 80004be:	eb64 0409 	sbc.w	r4, r4, r9
 80004c2:	fa04 f606 	lsl.w	r6, r4, r6
 80004c6:	fa22 f301 	lsr.w	r3, r2, r1
 80004ca:	431e      	orrs	r6, r3
 80004cc:	40cc      	lsrs	r4, r1
 80004ce:	e9c5 6400 	strd	r6, r4, [r5]
 80004d2:	2100      	movs	r1, #0
 80004d4:	e74f      	b.n	8000376 <__udivmoddi4+0xa2>
 80004d6:	fbb1 fcf2 	udiv	ip, r1, r2
 80004da:	0c01      	lsrs	r1, r0, #16
 80004dc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004e0:	b280      	uxth	r0, r0
 80004e2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004e6:	463b      	mov	r3, r7
 80004e8:	4638      	mov	r0, r7
 80004ea:	463c      	mov	r4, r7
 80004ec:	46b8      	mov	r8, r7
 80004ee:	46be      	mov	lr, r7
 80004f0:	2620      	movs	r6, #32
 80004f2:	fbb1 f1f7 	udiv	r1, r1, r7
 80004f6:	eba2 0208 	sub.w	r2, r2, r8
 80004fa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004fe:	e766      	b.n	80003ce <__udivmoddi4+0xfa>
 8000500:	4601      	mov	r1, r0
 8000502:	e718      	b.n	8000336 <__udivmoddi4+0x62>
 8000504:	4610      	mov	r0, r2
 8000506:	e72c      	b.n	8000362 <__udivmoddi4+0x8e>
 8000508:	f1c6 0220 	rsb	r2, r6, #32
 800050c:	fa2e f302 	lsr.w	r3, lr, r2
 8000510:	40b7      	lsls	r7, r6
 8000512:	40b1      	lsls	r1, r6
 8000514:	fa20 f202 	lsr.w	r2, r0, r2
 8000518:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800051c:	430a      	orrs	r2, r1
 800051e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000522:	b2bc      	uxth	r4, r7
 8000524:	fb0e 3318 	mls	r3, lr, r8, r3
 8000528:	0c11      	lsrs	r1, r2, #16
 800052a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800052e:	fb08 f904 	mul.w	r9, r8, r4
 8000532:	40b0      	lsls	r0, r6
 8000534:	4589      	cmp	r9, r1
 8000536:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800053a:	b280      	uxth	r0, r0
 800053c:	d93e      	bls.n	80005bc <__udivmoddi4+0x2e8>
 800053e:	1879      	adds	r1, r7, r1
 8000540:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000544:	d201      	bcs.n	800054a <__udivmoddi4+0x276>
 8000546:	4589      	cmp	r9, r1
 8000548:	d81f      	bhi.n	800058a <__udivmoddi4+0x2b6>
 800054a:	eba1 0109 	sub.w	r1, r1, r9
 800054e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	fb0e 1119 	mls	r1, lr, r9, r1
 800055a:	b292      	uxth	r2, r2
 800055c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000560:	4542      	cmp	r2, r8
 8000562:	d229      	bcs.n	80005b8 <__udivmoddi4+0x2e4>
 8000564:	18ba      	adds	r2, r7, r2
 8000566:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800056a:	d2c4      	bcs.n	80004f6 <__udivmoddi4+0x222>
 800056c:	4542      	cmp	r2, r8
 800056e:	d2c2      	bcs.n	80004f6 <__udivmoddi4+0x222>
 8000570:	f1a9 0102 	sub.w	r1, r9, #2
 8000574:	443a      	add	r2, r7
 8000576:	e7be      	b.n	80004f6 <__udivmoddi4+0x222>
 8000578:	45f0      	cmp	r8, lr
 800057a:	d29d      	bcs.n	80004b8 <__udivmoddi4+0x1e4>
 800057c:	ebbe 0302 	subs.w	r3, lr, r2
 8000580:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000584:	3801      	subs	r0, #1
 8000586:	46e1      	mov	r9, ip
 8000588:	e796      	b.n	80004b8 <__udivmoddi4+0x1e4>
 800058a:	eba7 0909 	sub.w	r9, r7, r9
 800058e:	4449      	add	r1, r9
 8000590:	f1a8 0c02 	sub.w	ip, r8, #2
 8000594:	fbb1 f9fe 	udiv	r9, r1, lr
 8000598:	fb09 f804 	mul.w	r8, r9, r4
 800059c:	e7db      	b.n	8000556 <__udivmoddi4+0x282>
 800059e:	4673      	mov	r3, lr
 80005a0:	e77f      	b.n	80004a2 <__udivmoddi4+0x1ce>
 80005a2:	4650      	mov	r0, sl
 80005a4:	e766      	b.n	8000474 <__udivmoddi4+0x1a0>
 80005a6:	4608      	mov	r0, r1
 80005a8:	e6fd      	b.n	80003a6 <__udivmoddi4+0xd2>
 80005aa:	443b      	add	r3, r7
 80005ac:	3a02      	subs	r2, #2
 80005ae:	e733      	b.n	8000418 <__udivmoddi4+0x144>
 80005b0:	f1ac 0c02 	sub.w	ip, ip, #2
 80005b4:	443b      	add	r3, r7
 80005b6:	e71c      	b.n	80003f2 <__udivmoddi4+0x11e>
 80005b8:	4649      	mov	r1, r9
 80005ba:	e79c      	b.n	80004f6 <__udivmoddi4+0x222>
 80005bc:	eba1 0109 	sub.w	r1, r1, r9
 80005c0:	46c4      	mov	ip, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c4      	b.n	8000556 <__udivmoddi4+0x282>

080005cc <__aeabi_idiv0>:
 80005cc:	4770      	bx	lr
 80005ce:	bf00      	nop

080005d0 <read_angle>:
 */

#include "encoder_reader.h"

bool read_angle(I2C_HandleTypeDef* ic2_handle, float* out)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	b088      	sub	sp, #32
 80005d4:	af04      	add	r7, sp, #16
 80005d6:	6078      	str	r0, [r7, #4]
 80005d8:	6039      	str	r1, [r7, #0]
	uint8_t buffer[2];
	if(HAL_I2C_Mem_Read(ic2_handle, 0x36 << 1, 0x0E, 1, buffer, 2, 100) != HAL_OK)
 80005da:	2364      	movs	r3, #100	@ 0x64
 80005dc:	9302      	str	r3, [sp, #8]
 80005de:	2302      	movs	r3, #2
 80005e0:	9301      	str	r3, [sp, #4]
 80005e2:	f107 030c 	add.w	r3, r7, #12
 80005e6:	9300      	str	r3, [sp, #0]
 80005e8:	2301      	movs	r3, #1
 80005ea:	220e      	movs	r2, #14
 80005ec:	216c      	movs	r1, #108	@ 0x6c
 80005ee:	6878      	ldr	r0, [r7, #4]
 80005f0:	f001 fa9a 	bl	8001b28 <HAL_I2C_Mem_Read>
 80005f4:	4603      	mov	r3, r0
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d001      	beq.n	80005fe <read_angle+0x2e>
	{
		return false;
 80005fa:	2300      	movs	r3, #0
 80005fc:	e01c      	b.n	8000638 <read_angle+0x68>
	}
	uint16_t angle_unsigned = ((buffer[0] & 0x0F) << 8) | buffer[1];
 80005fe:	7b3b      	ldrb	r3, [r7, #12]
 8000600:	b21b      	sxth	r3, r3
 8000602:	021b      	lsls	r3, r3, #8
 8000604:	b21b      	sxth	r3, r3
 8000606:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800060a:	b21a      	sxth	r2, r3
 800060c:	7b7b      	ldrb	r3, [r7, #13]
 800060e:	b21b      	sxth	r3, r3
 8000610:	4313      	orrs	r3, r2
 8000612:	b21b      	sxth	r3, r3
 8000614:	81fb      	strh	r3, [r7, #14]
	*out = (angle_unsigned * 360.0f) / 4096.0f;
 8000616:	89fb      	ldrh	r3, [r7, #14]
 8000618:	ee07 3a90 	vmov	s15, r3
 800061c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000620:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8000640 <read_angle+0x70>
 8000624:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000628:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8000644 <read_angle+0x74>
 800062c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	edc3 7a00 	vstr	s15, [r3]
	return true;
 8000636:	2301      	movs	r3, #1
}
 8000638:	4618      	mov	r0, r3
 800063a:	3710      	adds	r7, #16
 800063c:	46bd      	mov	sp, r7
 800063e:	bd80      	pop	{r7, pc}
 8000640:	43b40000 	.word	0x43b40000
 8000644:	45800000 	.word	0x45800000

08000648 <read_full_encoder>:


bool read_full_encoder(I2C_HandleTypeDef* ic2_handle, encoder_reading_t* out)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b088      	sub	sp, #32
 800064c:	af04      	add	r7, sp, #16
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	6039      	str	r1, [r7, #0]
	uint8_t status = 0;
 8000652:	2300      	movs	r3, #0
 8000654:	73bb      	strb	r3, [r7, #14]
	uint8_t automatic_gain_control = 0;
 8000656:	2300      	movs	r3, #0
 8000658:	737b      	strb	r3, [r7, #13]
	float angle = 0.0f;
 800065a:	f04f 0300 	mov.w	r3, #0
 800065e:	60bb      	str	r3, [r7, #8]

	bool reading = (HAL_I2C_Mem_Read(ic2_handle, 0x36 << 1, 0x0B, 1, &status, 1, 100) == HAL_OK);
 8000660:	2364      	movs	r3, #100	@ 0x64
 8000662:	9302      	str	r3, [sp, #8]
 8000664:	2301      	movs	r3, #1
 8000666:	9301      	str	r3, [sp, #4]
 8000668:	f107 030e 	add.w	r3, r7, #14
 800066c:	9300      	str	r3, [sp, #0]
 800066e:	2301      	movs	r3, #1
 8000670:	220b      	movs	r2, #11
 8000672:	216c      	movs	r1, #108	@ 0x6c
 8000674:	6878      	ldr	r0, [r7, #4]
 8000676:	f001 fa57 	bl	8001b28 <HAL_I2C_Mem_Read>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	bf0c      	ite	eq
 8000680:	2301      	moveq	r3, #1
 8000682:	2300      	movne	r3, #0
 8000684:	73fb      	strb	r3, [r7, #15]
	reading = reading && (HAL_I2C_Mem_Read(ic2_handle, 0x36 << 1, 0x1A, 1, &automatic_gain_control, 1, 100) == HAL_OK);
 8000686:	7bfb      	ldrb	r3, [r7, #15]
 8000688:	2b00      	cmp	r3, #0
 800068a:	d011      	beq.n	80006b0 <read_full_encoder+0x68>
 800068c:	2364      	movs	r3, #100	@ 0x64
 800068e:	9302      	str	r3, [sp, #8]
 8000690:	2301      	movs	r3, #1
 8000692:	9301      	str	r3, [sp, #4]
 8000694:	f107 030d 	add.w	r3, r7, #13
 8000698:	9300      	str	r3, [sp, #0]
 800069a:	2301      	movs	r3, #1
 800069c:	221a      	movs	r2, #26
 800069e:	216c      	movs	r1, #108	@ 0x6c
 80006a0:	6878      	ldr	r0, [r7, #4]
 80006a2:	f001 fa41 	bl	8001b28 <HAL_I2C_Mem_Read>
 80006a6:	4603      	mov	r3, r0
 80006a8:	2b00      	cmp	r3, #0
 80006aa:	d101      	bne.n	80006b0 <read_full_encoder+0x68>
 80006ac:	2301      	movs	r3, #1
 80006ae:	e000      	b.n	80006b2 <read_full_encoder+0x6a>
 80006b0:	2300      	movs	r3, #0
 80006b2:	73fb      	strb	r3, [r7, #15]
 80006b4:	7bfb      	ldrb	r3, [r7, #15]
 80006b6:	f003 0301 	and.w	r3, r3, #1
 80006ba:	73fb      	strb	r3, [r7, #15]
	reading = reading && read_angle(ic2_handle, &angle);
 80006bc:	7bfb      	ldrb	r3, [r7, #15]
 80006be:	2b00      	cmp	r3, #0
 80006c0:	d00a      	beq.n	80006d8 <read_full_encoder+0x90>
 80006c2:	f107 0308 	add.w	r3, r7, #8
 80006c6:	4619      	mov	r1, r3
 80006c8:	6878      	ldr	r0, [r7, #4]
 80006ca:	f7ff ff81 	bl	80005d0 <read_angle>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <read_full_encoder+0x90>
 80006d4:	2301      	movs	r3, #1
 80006d6:	e000      	b.n	80006da <read_full_encoder+0x92>
 80006d8:	2300      	movs	r3, #0
 80006da:	73fb      	strb	r3, [r7, #15]
 80006dc:	7bfb      	ldrb	r3, [r7, #15]
 80006de:	f003 0301 	and.w	r3, r3, #1
 80006e2:	73fb      	strb	r3, [r7, #15]
	if (!reading)
 80006e4:	7bfb      	ldrb	r3, [r7, #15]
 80006e6:	f083 0301 	eor.w	r3, r3, #1
 80006ea:	b2db      	uxtb	r3, r3
 80006ec:	2b00      	cmp	r3, #0
 80006ee:	d001      	beq.n	80006f4 <read_full_encoder+0xac>
	{
		return false;
 80006f0:	2300      	movs	r3, #0
 80006f2:	e02b      	b.n	800074c <read_full_encoder+0x104>
	}

	out->too_strong = (status >> 3) & 0x01;
 80006f4:	7bbb      	ldrb	r3, [r7, #14]
 80006f6:	08db      	lsrs	r3, r3, #3
 80006f8:	b2db      	uxtb	r3, r3
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	b2da      	uxtb	r2, r3
 8000700:	683b      	ldr	r3, [r7, #0]
 8000702:	705a      	strb	r2, [r3, #1]
	out->too_weak = (status >> 4) & 0x01;
 8000704:	7bbb      	ldrb	r3, [r7, #14]
 8000706:	091b      	lsrs	r3, r3, #4
 8000708:	b2db      	uxtb	r3, r3
 800070a:	f003 0301 	and.w	r3, r3, #1
 800070e:	b2da      	uxtb	r2, r3
 8000710:	683b      	ldr	r3, [r7, #0]
 8000712:	709a      	strb	r2, [r3, #2]
	out->magnet_detected = (status >> 5) & 0x01;
 8000714:	7bbb      	ldrb	r3, [r7, #14]
 8000716:	095b      	lsrs	r3, r3, #5
 8000718:	b2db      	uxtb	r3, r3
 800071a:	f003 0301 	and.w	r3, r3, #1
 800071e:	b2da      	uxtb	r2, r3
 8000720:	683b      	ldr	r3, [r7, #0]
 8000722:	701a      	strb	r2, [r3, #0]
	out->automatic_gain_control = (automatic_gain_control * 100.0f) / 128.0f;
 8000724:	7b7b      	ldrb	r3, [r7, #13]
 8000726:	ee07 3a90 	vmov	s15, r3
 800072a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800072e:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8000754 <read_full_encoder+0x10c>
 8000732:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000736:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8000758 <read_full_encoder+0x110>
 800073a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800073e:	683b      	ldr	r3, [r7, #0]
 8000740:	edc3 7a01 	vstr	s15, [r3, #4]
	out->angle = angle;
 8000744:	68ba      	ldr	r2, [r7, #8]
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	609a      	str	r2, [r3, #8]

	return true;
 800074a:	2301      	movs	r3, #1
}
 800074c:	4618      	mov	r0, r3
 800074e:	3710      	adds	r7, #16
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	42c80000 	.word	0x42c80000
 8000758:	43000000 	.word	0x43000000

0800075c <StartLedBlinkTask>:
void StartLedBlinkTask(void *argument);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void StartLedBlinkTask(void *argument) {
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af00      	add	r7, sp, #0
 8000762:	6078      	str	r0, [r7, #4]
	const TickType_t period = pdMS_TO_TICKS(100);
 8000764:	2364      	movs	r3, #100	@ 0x64
 8000766:	60fb      	str	r3, [r7, #12]
	TickType_t lastWakeTime = xTaskGetTickCount();
 8000768:	f004 fd68 	bl	800523c <xTaskGetTickCount>
 800076c:	4603      	mov	r3, r0
 800076e:	60bb      	str	r3, [r7, #8]
	for (;;) {
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000770:	2120      	movs	r1, #32
 8000772:	4805      	ldr	r0, [pc, #20]	@ (8000788 <StartLedBlinkTask+0x2c>)
 8000774:	f001 f879 	bl	800186a <HAL_GPIO_TogglePin>
		vTaskDelayUntil(&lastWakeTime, period);
 8000778:	f107 0308 	add.w	r3, r7, #8
 800077c:	68f9      	ldr	r1, [r7, #12]
 800077e:	4618      	mov	r0, r3
 8000780:	f004 faee 	bl	8004d60 <xTaskDelayUntil>
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000784:	bf00      	nop
 8000786:	e7f3      	b.n	8000770 <StartLedBlinkTask+0x14>
 8000788:	40020000 	.word	0x40020000

0800078c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800078c:	b580      	push	{r7, lr}
 800078e:	b082      	sub	sp, #8
 8000790:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000792:	f000 fd99 	bl	80012c8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000796:	f000 f839 	bl	800080c <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  traceSTART();
 800079a:	f007 f933 	bl	8007a04 <SEGGER_SYSVIEW_Conf>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800079e:	f000 f9ab 	bl	8000af8 <MX_GPIO_Init>
  MX_TIM1_Init();
 80007a2:	f000 f8fd 	bl	80009a0 <MX_TIM1_Init>
  MX_I2C1_Init();
 80007a6:	f000 f89f 	bl	80008e8 <MX_I2C1_Init>
  MX_I2C2_Init();
 80007aa:	f000 f8cb 	bl	8000944 <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */
	if (xTaskCreate(StartLedBlinkTask, "LED_Blink", configMINIMAL_STACK_SIZE,
 80007ae:	4b11      	ldr	r3, [pc, #68]	@ (80007f4 <main+0x68>)
 80007b0:	9301      	str	r3, [sp, #4]
 80007b2:	2301      	movs	r3, #1
 80007b4:	9300      	str	r3, [sp, #0]
 80007b6:	2300      	movs	r3, #0
 80007b8:	2280      	movs	r2, #128	@ 0x80
 80007ba:	490f      	ldr	r1, [pc, #60]	@ (80007f8 <main+0x6c>)
 80007bc:	480f      	ldr	r0, [pc, #60]	@ (80007fc <main+0x70>)
 80007be:	f004 f948 	bl	8004a52 <xTaskCreate>
 80007c2:	4603      	mov	r3, r0
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d001      	beq.n	80007cc <main+0x40>
			NULL, tskIDLE_PRIORITY + 1, &xLedTaskHandle) != pdPASS) {
		/* Task creation failed, handle error */
		Error_Handler();
 80007c8:	f000 fa1c 	bl	8000c04 <Error_Handler>
	}
	if (xTaskCreate(MotorControlTask, "MOTOR_Control", configMINIMAL_STACK_SIZE,
 80007cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000800 <main+0x74>)
 80007ce:	9301      	str	r3, [sp, #4]
 80007d0:	2301      	movs	r3, #1
 80007d2:	9300      	str	r3, [sp, #0]
 80007d4:	2300      	movs	r3, #0
 80007d6:	2280      	movs	r2, #128	@ 0x80
 80007d8:	490a      	ldr	r1, [pc, #40]	@ (8000804 <main+0x78>)
 80007da:	480b      	ldr	r0, [pc, #44]	@ (8000808 <main+0x7c>)
 80007dc:	f004 f939 	bl	8004a52 <xTaskCreate>
 80007e0:	4603      	mov	r3, r0
 80007e2:	2b01      	cmp	r3, #1
 80007e4:	d001      	beq.n	80007ea <main+0x5e>
			NULL, tskIDLE_PRIORITY + 1, &xMotorTaskHandle) != pdPASS) {
		/* Task creation failed, handle error */
		Error_Handler();
 80007e6:	f000 fa0d 	bl	8000c04 <Error_Handler>
	}

	// ðŸ’¡ Start the FreeRTOS scheduler
	vTaskStartScheduler();
 80007ea:	f004 fba7 	bl	8004f3c <vTaskStartScheduler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80007ee:	bf00      	nop
 80007f0:	e7fd      	b.n	80007ee <main+0x62>
 80007f2:	bf00      	nop
 80007f4:	20000170 	.word	0x20000170
 80007f8:	0800927c 	.word	0x0800927c
 80007fc:	0800075d 	.word	0x0800075d
 8000800:	20000174 	.word	0x20000174
 8000804:	08009288 	.word	0x08009288
 8000808:	08000c11 	.word	0x08000c11

0800080c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800080c:	b580      	push	{r7, lr}
 800080e:	b094      	sub	sp, #80	@ 0x50
 8000810:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000812:	f107 031c 	add.w	r3, r7, #28
 8000816:	2234      	movs	r2, #52	@ 0x34
 8000818:	2100      	movs	r1, #0
 800081a:	4618      	mov	r0, r3
 800081c:	f008 fc32 	bl	8009084 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000820:	f107 0308 	add.w	r3, r7, #8
 8000824:	2200      	movs	r2, #0
 8000826:	601a      	str	r2, [r3, #0]
 8000828:	605a      	str	r2, [r3, #4]
 800082a:	609a      	str	r2, [r3, #8]
 800082c:	60da      	str	r2, [r3, #12]
 800082e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000830:	2300      	movs	r3, #0
 8000832:	607b      	str	r3, [r7, #4]
 8000834:	4b2a      	ldr	r3, [pc, #168]	@ (80008e0 <SystemClock_Config+0xd4>)
 8000836:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000838:	4a29      	ldr	r2, [pc, #164]	@ (80008e0 <SystemClock_Config+0xd4>)
 800083a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800083e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000840:	4b27      	ldr	r3, [pc, #156]	@ (80008e0 <SystemClock_Config+0xd4>)
 8000842:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000844:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000848:	607b      	str	r3, [r7, #4]
 800084a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800084c:	2300      	movs	r3, #0
 800084e:	603b      	str	r3, [r7, #0]
 8000850:	4b24      	ldr	r3, [pc, #144]	@ (80008e4 <SystemClock_Config+0xd8>)
 8000852:	681b      	ldr	r3, [r3, #0]
 8000854:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000858:	4a22      	ldr	r2, [pc, #136]	@ (80008e4 <SystemClock_Config+0xd8>)
 800085a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800085e:	6013      	str	r3, [r2, #0]
 8000860:	4b20      	ldr	r3, [pc, #128]	@ (80008e4 <SystemClock_Config+0xd8>)
 8000862:	681b      	ldr	r3, [r3, #0]
 8000864:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000868:	603b      	str	r3, [r7, #0]
 800086a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800086c:	2302      	movs	r3, #2
 800086e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000870:	2301      	movs	r3, #1
 8000872:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000874:	2310      	movs	r3, #16
 8000876:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000878:	2302      	movs	r3, #2
 800087a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800087c:	2300      	movs	r3, #0
 800087e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000880:	2310      	movs	r3, #16
 8000882:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000884:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000888:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800088a:	2304      	movs	r3, #4
 800088c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800088e:	2302      	movs	r3, #2
 8000890:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000892:	2302      	movs	r3, #2
 8000894:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000896:	f107 031c 	add.w	r3, r7, #28
 800089a:	4618      	mov	r0, r3
 800089c:	f002 f92e 	bl	8002afc <HAL_RCC_OscConfig>
 80008a0:	4603      	mov	r3, r0
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d001      	beq.n	80008aa <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80008a6:	f000 f9ad 	bl	8000c04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008aa:	230f      	movs	r3, #15
 80008ac:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ae:	2302      	movs	r3, #2
 80008b0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008b2:	2300      	movs	r3, #0
 80008b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80008b6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008ba:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008bc:	2300      	movs	r3, #0
 80008be:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80008c0:	f107 0308 	add.w	r3, r7, #8
 80008c4:	2102      	movs	r1, #2
 80008c6:	4618      	mov	r0, r3
 80008c8:	f001 fe36 	bl	8002538 <HAL_RCC_ClockConfig>
 80008cc:	4603      	mov	r3, r0
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d001      	beq.n	80008d6 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80008d2:	f000 f997 	bl	8000c04 <Error_Handler>
  }
}
 80008d6:	bf00      	nop
 80008d8:	3750      	adds	r7, #80	@ 0x50
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}
 80008de:	bf00      	nop
 80008e0:	40023800 	.word	0x40023800
 80008e4:	40007000 	.word	0x40007000

080008e8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80008ec:	4b12      	ldr	r3, [pc, #72]	@ (8000938 <MX_I2C1_Init+0x50>)
 80008ee:	4a13      	ldr	r2, [pc, #76]	@ (800093c <MX_I2C1_Init+0x54>)
 80008f0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80008f2:	4b11      	ldr	r3, [pc, #68]	@ (8000938 <MX_I2C1_Init+0x50>)
 80008f4:	4a12      	ldr	r2, [pc, #72]	@ (8000940 <MX_I2C1_Init+0x58>)
 80008f6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80008f8:	4b0f      	ldr	r3, [pc, #60]	@ (8000938 <MX_I2C1_Init+0x50>)
 80008fa:	2200      	movs	r2, #0
 80008fc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80008fe:	4b0e      	ldr	r3, [pc, #56]	@ (8000938 <MX_I2C1_Init+0x50>)
 8000900:	2200      	movs	r2, #0
 8000902:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000904:	4b0c      	ldr	r3, [pc, #48]	@ (8000938 <MX_I2C1_Init+0x50>)
 8000906:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800090a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800090c:	4b0a      	ldr	r3, [pc, #40]	@ (8000938 <MX_I2C1_Init+0x50>)
 800090e:	2200      	movs	r2, #0
 8000910:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000912:	4b09      	ldr	r3, [pc, #36]	@ (8000938 <MX_I2C1_Init+0x50>)
 8000914:	2200      	movs	r2, #0
 8000916:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000918:	4b07      	ldr	r3, [pc, #28]	@ (8000938 <MX_I2C1_Init+0x50>)
 800091a:	2200      	movs	r2, #0
 800091c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800091e:	4b06      	ldr	r3, [pc, #24]	@ (8000938 <MX_I2C1_Init+0x50>)
 8000920:	2200      	movs	r2, #0
 8000922:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000924:	4804      	ldr	r0, [pc, #16]	@ (8000938 <MX_I2C1_Init+0x50>)
 8000926:	f000 ffbb 	bl	80018a0 <HAL_I2C_Init>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d001      	beq.n	8000934 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000930:	f000 f968 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000934:	bf00      	nop
 8000936:	bd80      	pop	{r7, pc}
 8000938:	20000080 	.word	0x20000080
 800093c:	40005400 	.word	0x40005400
 8000940:	000186a0 	.word	0x000186a0

08000944 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000944:	b580      	push	{r7, lr}
 8000946:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000948:	4b12      	ldr	r3, [pc, #72]	@ (8000994 <MX_I2C2_Init+0x50>)
 800094a:	4a13      	ldr	r2, [pc, #76]	@ (8000998 <MX_I2C2_Init+0x54>)
 800094c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 800094e:	4b11      	ldr	r3, [pc, #68]	@ (8000994 <MX_I2C2_Init+0x50>)
 8000950:	4a12      	ldr	r2, [pc, #72]	@ (800099c <MX_I2C2_Init+0x58>)
 8000952:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000954:	4b0f      	ldr	r3, [pc, #60]	@ (8000994 <MX_I2C2_Init+0x50>)
 8000956:	2200      	movs	r2, #0
 8000958:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 800095a:	4b0e      	ldr	r3, [pc, #56]	@ (8000994 <MX_I2C2_Init+0x50>)
 800095c:	2200      	movs	r2, #0
 800095e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000960:	4b0c      	ldr	r3, [pc, #48]	@ (8000994 <MX_I2C2_Init+0x50>)
 8000962:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000966:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000968:	4b0a      	ldr	r3, [pc, #40]	@ (8000994 <MX_I2C2_Init+0x50>)
 800096a:	2200      	movs	r2, #0
 800096c:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 800096e:	4b09      	ldr	r3, [pc, #36]	@ (8000994 <MX_I2C2_Init+0x50>)
 8000970:	2200      	movs	r2, #0
 8000972:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000974:	4b07      	ldr	r3, [pc, #28]	@ (8000994 <MX_I2C2_Init+0x50>)
 8000976:	2200      	movs	r2, #0
 8000978:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800097a:	4b06      	ldr	r3, [pc, #24]	@ (8000994 <MX_I2C2_Init+0x50>)
 800097c:	2200      	movs	r2, #0
 800097e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000980:	4804      	ldr	r0, [pc, #16]	@ (8000994 <MX_I2C2_Init+0x50>)
 8000982:	f000 ff8d 	bl	80018a0 <HAL_I2C_Init>
 8000986:	4603      	mov	r3, r0
 8000988:	2b00      	cmp	r3, #0
 800098a:	d001      	beq.n	8000990 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 800098c:	f000 f93a 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000990:	bf00      	nop
 8000992:	bd80      	pop	{r7, pc}
 8000994:	200000d4 	.word	0x200000d4
 8000998:	40005800 	.word	0x40005800
 800099c:	000186a0 	.word	0x000186a0

080009a0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b096      	sub	sp, #88	@ 0x58
 80009a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80009a6:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80009aa:	2200      	movs	r2, #0
 80009ac:	601a      	str	r2, [r3, #0]
 80009ae:	605a      	str	r2, [r3, #4]
 80009b0:	609a      	str	r2, [r3, #8]
 80009b2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009b4:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80009b8:	2200      	movs	r2, #0
 80009ba:	601a      	str	r2, [r3, #0]
 80009bc:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009be:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80009c2:	2200      	movs	r2, #0
 80009c4:	601a      	str	r2, [r3, #0]
 80009c6:	605a      	str	r2, [r3, #4]
 80009c8:	609a      	str	r2, [r3, #8]
 80009ca:	60da      	str	r2, [r3, #12]
 80009cc:	611a      	str	r2, [r3, #16]
 80009ce:	615a      	str	r2, [r3, #20]
 80009d0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80009d2:	1d3b      	adds	r3, r7, #4
 80009d4:	2220      	movs	r2, #32
 80009d6:	2100      	movs	r1, #0
 80009d8:	4618      	mov	r0, r3
 80009da:	f008 fb53 	bl	8009084 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80009de:	4b44      	ldr	r3, [pc, #272]	@ (8000af0 <MX_TIM1_Init+0x150>)
 80009e0:	4a44      	ldr	r2, [pc, #272]	@ (8000af4 <MX_TIM1_Init+0x154>)
 80009e2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 83;
 80009e4:	4b42      	ldr	r3, [pc, #264]	@ (8000af0 <MX_TIM1_Init+0x150>)
 80009e6:	2253      	movs	r2, #83	@ 0x53
 80009e8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009ea:	4b41      	ldr	r3, [pc, #260]	@ (8000af0 <MX_TIM1_Init+0x150>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 499;
 80009f0:	4b3f      	ldr	r3, [pc, #252]	@ (8000af0 <MX_TIM1_Init+0x150>)
 80009f2:	f240 12f3 	movw	r2, #499	@ 0x1f3
 80009f6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009f8:	4b3d      	ldr	r3, [pc, #244]	@ (8000af0 <MX_TIM1_Init+0x150>)
 80009fa:	2200      	movs	r2, #0
 80009fc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80009fe:	4b3c      	ldr	r3, [pc, #240]	@ (8000af0 <MX_TIM1_Init+0x150>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a04:	4b3a      	ldr	r3, [pc, #232]	@ (8000af0 <MX_TIM1_Init+0x150>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000a0a:	4839      	ldr	r0, [pc, #228]	@ (8000af0 <MX_TIM1_Init+0x150>)
 8000a0c:	f002 fb14 	bl	8003038 <HAL_TIM_Base_Init>
 8000a10:	4603      	mov	r3, r0
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d001      	beq.n	8000a1a <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8000a16:	f000 f8f5 	bl	8000c04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000a1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a1e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000a20:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8000a24:	4619      	mov	r1, r3
 8000a26:	4832      	ldr	r0, [pc, #200]	@ (8000af0 <MX_TIM1_Init+0x150>)
 8000a28:	f002 fe9a 	bl	8003760 <HAL_TIM_ConfigClockSource>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000a32:	f000 f8e7 	bl	8000c04 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000a36:	482e      	ldr	r0, [pc, #184]	@ (8000af0 <MX_TIM1_Init+0x150>)
 8000a38:	f002 fbbe 	bl	80031b8 <HAL_TIM_PWM_Init>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8000a42:	f000 f8df 	bl	8000c04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a46:	2300      	movs	r3, #0
 8000a48:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a4a:	2300      	movs	r3, #0
 8000a4c:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000a4e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000a52:	4619      	mov	r1, r3
 8000a54:	4826      	ldr	r0, [pc, #152]	@ (8000af0 <MX_TIM1_Init+0x150>)
 8000a56:	f003 fa89 	bl	8003f6c <HAL_TIMEx_MasterConfigSynchronization>
 8000a5a:	4603      	mov	r3, r0
 8000a5c:	2b00      	cmp	r3, #0
 8000a5e:	d001      	beq.n	8000a64 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8000a60:	f000 f8d0 	bl	8000c04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a64:	2360      	movs	r3, #96	@ 0x60
 8000a66:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 8000a68:	2300      	movs	r3, #0
 8000a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000a70:	2300      	movs	r3, #0
 8000a72:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a74:	2300      	movs	r3, #0
 8000a76:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000a78:	2300      	movs	r3, #0
 8000a7a:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a80:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a84:	2200      	movs	r2, #0
 8000a86:	4619      	mov	r1, r3
 8000a88:	4819      	ldr	r0, [pc, #100]	@ (8000af0 <MX_TIM1_Init+0x150>)
 8000a8a:	f002 fda7 	bl	80035dc <HAL_TIM_PWM_ConfigChannel>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8000a94:	f000 f8b6 	bl	8000c04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000a98:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000a9c:	2204      	movs	r2, #4
 8000a9e:	4619      	mov	r1, r3
 8000aa0:	4813      	ldr	r0, [pc, #76]	@ (8000af0 <MX_TIM1_Init+0x150>)
 8000aa2:	f002 fd9b 	bl	80035dc <HAL_TIM_PWM_ConfigChannel>
 8000aa6:	4603      	mov	r3, r0
 8000aa8:	2b00      	cmp	r3, #0
 8000aaa:	d001      	beq.n	8000ab0 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000aac:	f000 f8aa 	bl	8000c04 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000abc:	2300      	movs	r3, #0
 8000abe:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000ac4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ac8:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000aca:	2300      	movs	r3, #0
 8000acc:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000ace:	1d3b      	adds	r3, r7, #4
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4807      	ldr	r0, [pc, #28]	@ (8000af0 <MX_TIM1_Init+0x150>)
 8000ad4:	f003 fac6 	bl	8004064 <HAL_TIMEx_ConfigBreakDeadTime>
 8000ad8:	4603      	mov	r3, r0
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d001      	beq.n	8000ae2 <MX_TIM1_Init+0x142>
  {
    Error_Handler();
 8000ade:	f000 f891 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000ae2:	4803      	ldr	r0, [pc, #12]	@ (8000af0 <MX_TIM1_Init+0x150>)
 8000ae4:	f000 fad8 	bl	8001098 <HAL_TIM_MspPostInit>

}
 8000ae8:	bf00      	nop
 8000aea:	3758      	adds	r7, #88	@ 0x58
 8000aec:	46bd      	mov	sp, r7
 8000aee:	bd80      	pop	{r7, pc}
 8000af0:	20000128 	.word	0x20000128
 8000af4:	40010000 	.word	0x40010000

08000af8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000af8:	b580      	push	{r7, lr}
 8000afa:	b088      	sub	sp, #32
 8000afc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000afe:	f107 030c 	add.w	r3, r7, #12
 8000b02:	2200      	movs	r2, #0
 8000b04:	601a      	str	r2, [r3, #0]
 8000b06:	605a      	str	r2, [r3, #4]
 8000b08:	609a      	str	r2, [r3, #8]
 8000b0a:	60da      	str	r2, [r3, #12]
 8000b0c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b0e:	2300      	movs	r3, #0
 8000b10:	60bb      	str	r3, [r7, #8]
 8000b12:	4b30      	ldr	r3, [pc, #192]	@ (8000bd4 <MX_GPIO_Init+0xdc>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	4a2f      	ldr	r2, [pc, #188]	@ (8000bd4 <MX_GPIO_Init+0xdc>)
 8000b18:	f043 0304 	orr.w	r3, r3, #4
 8000b1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b1e:	4b2d      	ldr	r3, [pc, #180]	@ (8000bd4 <MX_GPIO_Init+0xdc>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b22:	f003 0304 	and.w	r3, r3, #4
 8000b26:	60bb      	str	r3, [r7, #8]
 8000b28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	607b      	str	r3, [r7, #4]
 8000b2e:	4b29      	ldr	r3, [pc, #164]	@ (8000bd4 <MX_GPIO_Init+0xdc>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b32:	4a28      	ldr	r2, [pc, #160]	@ (8000bd4 <MX_GPIO_Init+0xdc>)
 8000b34:	f043 0301 	orr.w	r3, r3, #1
 8000b38:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3a:	4b26      	ldr	r3, [pc, #152]	@ (8000bd4 <MX_GPIO_Init+0xdc>)
 8000b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3e:	f003 0301 	and.w	r3, r3, #1
 8000b42:	607b      	str	r3, [r7, #4]
 8000b44:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	603b      	str	r3, [r7, #0]
 8000b4a:	4b22      	ldr	r3, [pc, #136]	@ (8000bd4 <MX_GPIO_Init+0xdc>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b4e:	4a21      	ldr	r2, [pc, #132]	@ (8000bd4 <MX_GPIO_Init+0xdc>)
 8000b50:	f043 0302 	orr.w	r3, r3, #2
 8000b54:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b56:	4b1f      	ldr	r3, [pc, #124]	@ (8000bd4 <MX_GPIO_Init+0xdc>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5a:	f003 0302 	and.w	r3, r3, #2
 8000b5e:	603b      	str	r3, [r7, #0]
 8000b60:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, MOTOR1_UP_Pin|MOTOR1_DOWN_Pin|MOTOR2_UP_Pin|MOTOR2_DOWN_Pin, GPIO_PIN_RESET);
 8000b62:	2200      	movs	r2, #0
 8000b64:	210f      	movs	r1, #15
 8000b66:	481c      	ldr	r0, [pc, #112]	@ (8000bd8 <MX_GPIO_Init+0xe0>)
 8000b68:	f000 fe66 	bl	8001838 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	2120      	movs	r1, #32
 8000b70:	481a      	ldr	r0, [pc, #104]	@ (8000bdc <MX_GPIO_Init+0xe4>)
 8000b72:	f000 fe61 	bl	8001838 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b76:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b7a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b7c:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b80:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b82:	2300      	movs	r3, #0
 8000b84:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b86:	f107 030c 	add.w	r3, r7, #12
 8000b8a:	4619      	mov	r1, r3
 8000b8c:	4812      	ldr	r0, [pc, #72]	@ (8000bd8 <MX_GPIO_Init+0xe0>)
 8000b8e:	f000 fcbf 	bl	8001510 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR1_UP_Pin MOTOR1_DOWN_Pin MOTOR2_UP_Pin MOTOR2_DOWN_Pin */
  GPIO_InitStruct.Pin = MOTOR1_UP_Pin|MOTOR1_DOWN_Pin|MOTOR2_UP_Pin|MOTOR2_DOWN_Pin;
 8000b92:	230f      	movs	r3, #15
 8000b94:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b96:	2301      	movs	r3, #1
 8000b98:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b9a:	2300      	movs	r3, #0
 8000b9c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b9e:	2300      	movs	r3, #0
 8000ba0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ba2:	f107 030c 	add.w	r3, r7, #12
 8000ba6:	4619      	mov	r1, r3
 8000ba8:	480b      	ldr	r0, [pc, #44]	@ (8000bd8 <MX_GPIO_Init+0xe0>)
 8000baa:	f000 fcb1 	bl	8001510 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000bae:	2320      	movs	r3, #32
 8000bb0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bb2:	2301      	movs	r3, #1
 8000bb4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000bbe:	f107 030c 	add.w	r3, r7, #12
 8000bc2:	4619      	mov	r1, r3
 8000bc4:	4805      	ldr	r0, [pc, #20]	@ (8000bdc <MX_GPIO_Init+0xe4>)
 8000bc6:	f000 fca3 	bl	8001510 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bca:	bf00      	nop
 8000bcc:	3720      	adds	r7, #32
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}
 8000bd2:	bf00      	nop
 8000bd4:	40023800 	.word	0x40023800
 8000bd8:	40020800 	.word	0x40020800
 8000bdc:	40020000 	.word	0x40020000

08000be0 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000be0:	b580      	push	{r7, lr}
 8000be2:	b082      	sub	sp, #8
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM7)
 8000be8:	687b      	ldr	r3, [r7, #4]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a04      	ldr	r2, [pc, #16]	@ (8000c00 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000bee:	4293      	cmp	r3, r2
 8000bf0:	d101      	bne.n	8000bf6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000bf2:	f000 fb8b 	bl	800130c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000bf6:	bf00      	nop
 8000bf8:	3708      	adds	r7, #8
 8000bfa:	46bd      	mov	sp, r7
 8000bfc:	bd80      	pop	{r7, pc}
 8000bfe:	bf00      	nop
 8000c00:	40001400 	.word	0x40001400

08000c04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c08:	b672      	cpsid	i
}
 8000c0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <Error_Handler+0x8>

08000c10 <MotorControlTask>:




void MotorControlTask(void *argument)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	ed2d 8b02 	vpush	{d8}
 8000c16:	b08e      	sub	sp, #56	@ 0x38
 8000c18:	af02      	add	r7, sp, #8
 8000c1a:	6078      	str	r0, [r7, #4]
	activity_status_t activity_status = ACTIVITY_STATUS_INIT;
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	const TickType_t period = pdMS_TO_TICKS(5);
 8000c22:	2305      	movs	r3, #5
 8000c24:	62bb      	str	r3, [r7, #40]	@ 0x28

	TickType_t lastWakeTime = xTaskGetTickCount();
 8000c26:	f004 fb09 	bl	800523c <xTaskGetTickCount>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	61bb      	str	r3, [r7, #24]
	for (;;)
	{
		if(activity_status == ACTIVITY_STATUS_INIT)
 8000c2e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d154      	bne.n	8000ce0 <MotorControlTask+0xd0>
		{
			TIM1->CCR1 = 0;
 8000c36:	4b5c      	ldr	r3, [pc, #368]	@ (8000da8 <MotorControlTask+0x198>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	635a      	str	r2, [r3, #52]	@ 0x34
			TIM1->CCR2 = 0;
 8000c3c:	4b5a      	ldr	r3, [pc, #360]	@ (8000da8 <MotorControlTask+0x198>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	639a      	str	r2, [r3, #56]	@ 0x38

			bool direction = true;
 8000c42:	2301      	movs	r3, #1
 8000c44:	77fb      	strb	r3, [r7, #31]
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8000c46:	2100      	movs	r1, #0
 8000c48:	4858      	ldr	r0, [pc, #352]	@ (8000dac <MotorControlTask+0x19c>)
 8000c4a:	f002 fb0f 	bl	800326c <HAL_TIM_PWM_Start>
			HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000c4e:	2104      	movs	r1, #4
 8000c50:	4856      	ldr	r0, [pc, #344]	@ (8000dac <MotorControlTask+0x19c>)
 8000c52:	f002 fb0b 	bl	800326c <HAL_TIM_PWM_Start>
			HAL_GPIO_WritePin(MOTOR1_UP_GPIO_Port, MOTOR1_UP_Pin, direction);
 8000c56:	7ffb      	ldrb	r3, [r7, #31]
 8000c58:	461a      	mov	r2, r3
 8000c5a:	2101      	movs	r1, #1
 8000c5c:	4854      	ldr	r0, [pc, #336]	@ (8000db0 <MotorControlTask+0x1a0>)
 8000c5e:	f000 fdeb 	bl	8001838 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR1_DOWN_GPIO_Port, MOTOR1_DOWN_Pin, !direction);
 8000c62:	7ffb      	ldrb	r3, [r7, #31]
 8000c64:	f083 0301 	eor.w	r3, r3, #1
 8000c68:	b2db      	uxtb	r3, r3
 8000c6a:	461a      	mov	r2, r3
 8000c6c:	2102      	movs	r1, #2
 8000c6e:	4850      	ldr	r0, [pc, #320]	@ (8000db0 <MotorControlTask+0x1a0>)
 8000c70:	f000 fde2 	bl	8001838 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR2_UP_GPIO_Port, MOTOR2_UP_Pin, direction);
 8000c74:	7ffb      	ldrb	r3, [r7, #31]
 8000c76:	461a      	mov	r2, r3
 8000c78:	2104      	movs	r1, #4
 8000c7a:	484d      	ldr	r0, [pc, #308]	@ (8000db0 <MotorControlTask+0x1a0>)
 8000c7c:	f000 fddc 	bl	8001838 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MOTOR2_DOWN_GPIO_Port, MOTOR2_DOWN_Pin, !direction);
 8000c80:	7ffb      	ldrb	r3, [r7, #31]
 8000c82:	f083 0301 	eor.w	r3, r3, #1
 8000c86:	b2db      	uxtb	r3, r3
 8000c88:	461a      	mov	r2, r3
 8000c8a:	2108      	movs	r1, #8
 8000c8c:	4848      	ldr	r0, [pc, #288]	@ (8000db0 <MotorControlTask+0x1a0>)
 8000c8e:	f000 fdd3 	bl	8001838 <HAL_GPIO_WritePin>

			encoder_reading_t encoder_status = {0};
 8000c92:	f107 030c 	add.w	r3, r7, #12
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	605a      	str	r2, [r3, #4]
 8000c9c:	609a      	str	r2, [r3, #8]
			if(!read_full_encoder(&hi2c2, &encoder_status) || 0 == encoder_status.magnet_detected)
 8000c9e:	f107 030c 	add.w	r3, r7, #12
 8000ca2:	4619      	mov	r1, r3
 8000ca4:	4843      	ldr	r0, [pc, #268]	@ (8000db4 <MotorControlTask+0x1a4>)
 8000ca6:	f7ff fccf 	bl	8000648 <read_full_encoder>
 8000caa:	4603      	mov	r3, r0
 8000cac:	f083 0301 	eor.w	r3, r3, #1
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d102      	bne.n	8000cbc <MotorControlTask+0xac>
 8000cb6:	7b3b      	ldrb	r3, [r7, #12]
 8000cb8:	2b00      	cmp	r3, #0
 8000cba:	d103      	bne.n	8000cc4 <MotorControlTask+0xb4>
			{
				activity_status = ACTIVITY_STATUS_ERROR;
 8000cbc:	2302      	movs	r3, #2
 8000cbe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000cc2:	e7b4      	b.n	8000c2e <MotorControlTask+0x1e>
				continue;
			};

			calculateSpeed(encoder_status.angle, xTaskGetTickCount()); // initialize speed calculator
 8000cc4:	ed97 8a05 	vldr	s16, [r7, #20]
 8000cc8:	f004 fab8 	bl	800523c <xTaskGetTickCount>
 8000ccc:	4603      	mov	r3, r0
 8000cce:	4618      	mov	r0, r3
 8000cd0:	eeb0 0a48 	vmov.f32	s0, s16
 8000cd4:	f000 f87a 	bl	8000dcc <calculateSpeed>

			activity_status = ACTIVITY_STATUS_RUNNING;
 8000cd8:	2301      	movs	r3, #1
 8000cda:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8000cde:	e05b      	b.n	8000d98 <MotorControlTask+0x188>
		}
		else if(activity_status == ACTIVITY_STATUS_RUNNING)
 8000ce0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000ce4:	2b01      	cmp	r3, #1
 8000ce6:	d157      	bne.n	8000d98 <MotorControlTask+0x188>
		{
			static uint32_t counter = 0;
			static float motor2_angle = 0.0f;

			if(!read_angle(&hi2c2, &motor2_angle))
 8000ce8:	4933      	ldr	r1, [pc, #204]	@ (8000db8 <MotorControlTask+0x1a8>)
 8000cea:	4832      	ldr	r0, [pc, #200]	@ (8000db4 <MotorControlTask+0x1a4>)
 8000cec:	f7ff fc70 	bl	80005d0 <read_angle>
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	f083 0301 	eor.w	r3, r3, #1
 8000cf6:	b2db      	uxtb	r3, r3
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d003      	beq.n	8000d04 <MotorControlTask+0xf4>
			{
				activity_status = ACTIVITY_STATUS_ERROR;
 8000cfc:	2302      	movs	r3, #2
 8000cfe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
				continue;
 8000d02:	e04f      	b.n	8000da4 <MotorControlTask+0x194>
			}

			TickType_t tick = xTaskGetTickCount();
 8000d04:	f004 fa9a 	bl	800523c <xTaskGetTickCount>
 8000d08:	6278      	str	r0, [r7, #36]	@ 0x24
			float speed = calculateSpeed(motor2_angle, tick);
 8000d0a:	4b2b      	ldr	r3, [pc, #172]	@ (8000db8 <MotorControlTask+0x1a8>)
 8000d0c:	edd3 7a00 	vldr	s15, [r3]
 8000d10:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8000d12:	eeb0 0a67 	vmov.f32	s0, s15
 8000d16:	f000 f859 	bl	8000dcc <calculateSpeed>
 8000d1a:	ed87 0a08 	vstr	s0, [r7, #32]

			SEGGER_RTT_printf(0, "%u;%u;%d\n", tick, (int)(motor2_angle*1000), (int)(speed*1000));
 8000d1e:	4b26      	ldr	r3, [pc, #152]	@ (8000db8 <MotorControlTask+0x1a8>)
 8000d20:	edd3 7a00 	vldr	s15, [r3]
 8000d24:	ed9f 7a25 	vldr	s14, [pc, #148]	@ 8000dbc <MotorControlTask+0x1ac>
 8000d28:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d2c:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8000d30:	edd7 7a08 	vldr	s15, [r7, #32]
 8000d34:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000dbc <MotorControlTask+0x1ac>
 8000d38:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000d3c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000d40:	ee17 3a90 	vmov	r3, s15
 8000d44:	9300      	str	r3, [sp, #0]
 8000d46:	ee16 3a90 	vmov	r3, s13
 8000d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000d4c:	491c      	ldr	r1, [pc, #112]	@ (8000dc0 <MotorControlTask+0x1b0>)
 8000d4e:	2000      	movs	r0, #0
 8000d50:	f006 fe32 	bl	80079b8 <SEGGER_RTT_printf>


			if(counter % 1000 < 500U) {
 8000d54:	4b1b      	ldr	r3, [pc, #108]	@ (8000dc4 <MotorControlTask+0x1b4>)
 8000d56:	681a      	ldr	r2, [r3, #0]
 8000d58:	4b1b      	ldr	r3, [pc, #108]	@ (8000dc8 <MotorControlTask+0x1b8>)
 8000d5a:	fba3 1302 	umull	r1, r3, r3, r2
 8000d5e:	099b      	lsrs	r3, r3, #6
 8000d60:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000d64:	fb01 f303 	mul.w	r3, r1, r3
 8000d68:	1ad3      	subs	r3, r2, r3
 8000d6a:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8000d6e:	d206      	bcs.n	8000d7e <MotorControlTask+0x16e>
				TIM1->CCR1 = 0;
 8000d70:	4b0d      	ldr	r3, [pc, #52]	@ (8000da8 <MotorControlTask+0x198>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	635a      	str	r2, [r3, #52]	@ 0x34
				TIM1->CCR2 = 0;
 8000d76:	4b0c      	ldr	r3, [pc, #48]	@ (8000da8 <MotorControlTask+0x198>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	639a      	str	r2, [r3, #56]	@ 0x38
 8000d7c:	e007      	b.n	8000d8e <MotorControlTask+0x17e>
			} else {
				TIM1->CCR1 = 499;
 8000d7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000da8 <MotorControlTask+0x198>)
 8000d80:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000d84:	635a      	str	r2, [r3, #52]	@ 0x34
				TIM1->CCR2 = 499;
 8000d86:	4b08      	ldr	r3, [pc, #32]	@ (8000da8 <MotorControlTask+0x198>)
 8000d88:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000d8c:	639a      	str	r2, [r3, #56]	@ 0x38
			}
			counter++;
 8000d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8000dc4 <MotorControlTask+0x1b4>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	3301      	adds	r3, #1
 8000d94:	4a0b      	ldr	r2, [pc, #44]	@ (8000dc4 <MotorControlTask+0x1b4>)
 8000d96:	6013      	str	r3, [r2, #0]
		{
			// ACTIVITY_STATUS_ERROR

		}

		vTaskDelayUntil(&lastWakeTime, period);
 8000d98:	f107 0318 	add.w	r3, r7, #24
 8000d9c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8000d9e:	4618      	mov	r0, r3
 8000da0:	f003 ffde 	bl	8004d60 <xTaskDelayUntil>
		if(activity_status == ACTIVITY_STATUS_INIT)
 8000da4:	e743      	b.n	8000c2e <MotorControlTask+0x1e>
 8000da6:	bf00      	nop
 8000da8:	40010000 	.word	0x40010000
 8000dac:	20000128 	.word	0x20000128
 8000db0:	40020800 	.word	0x40020800
 8000db4:	200000d4 	.word	0x200000d4
 8000db8:	20000178 	.word	0x20000178
 8000dbc:	447a0000 	.word	0x447a0000
 8000dc0:	08009298 	.word	0x08009298
 8000dc4:	2000017c 	.word	0x2000017c
 8000dc8:	10624dd3 	.word	0x10624dd3

08000dcc <calculateSpeed>:
 */
#include "odometry.h"


float calculateSpeed(float angle, TickType_t tick)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b087      	sub	sp, #28
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	ed87 0a01 	vstr	s0, [r7, #4]
 8000dd6:	6038      	str	r0, [r7, #0]
    static float lastAngle = 0.0f;
    static TickType_t lastTick = 0;
    static int firstCall = 1;

    if (firstCall) {
 8000dd8:	4b34      	ldr	r3, [pc, #208]	@ (8000eac <calculateSpeed+0xe0>)
 8000dda:	681b      	ldr	r3, [r3, #0]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d00b      	beq.n	8000df8 <calculateSpeed+0x2c>
        lastAngle = angle;
 8000de0:	4a33      	ldr	r2, [pc, #204]	@ (8000eb0 <calculateSpeed+0xe4>)
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6013      	str	r3, [r2, #0]
        lastTick = tick;
 8000de6:	4a33      	ldr	r2, [pc, #204]	@ (8000eb4 <calculateSpeed+0xe8>)
 8000de8:	683b      	ldr	r3, [r7, #0]
 8000dea:	6013      	str	r3, [r2, #0]
        firstCall = 0;
 8000dec:	4b2f      	ldr	r3, [pc, #188]	@ (8000eac <calculateSpeed+0xe0>)
 8000dee:	2200      	movs	r2, #0
 8000df0:	601a      	str	r2, [r3, #0]
        return 0.0f; // no speed on first call
 8000df2:	f04f 0300 	mov.w	r3, #0
 8000df6:	e050      	b.n	8000e9a <calculateSpeed+0xce>
    }

    TickType_t deltaTick = tick - lastTick;
 8000df8:	4b2e      	ldr	r3, [pc, #184]	@ (8000eb4 <calculateSpeed+0xe8>)
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	683a      	ldr	r2, [r7, #0]
 8000dfe:	1ad3      	subs	r3, r2, r3
 8000e00:	613b      	str	r3, [r7, #16]
    if (deltaTick == 0)
 8000e02:	693b      	ldr	r3, [r7, #16]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d102      	bne.n	8000e0e <calculateSpeed+0x42>
        return 0.0f;
 8000e08:	f04f 0300 	mov.w	r3, #0
 8000e0c:	e045      	b.n	8000e9a <calculateSpeed+0xce>

    float deltaAngle = angle - lastAngle;
 8000e0e:	4b28      	ldr	r3, [pc, #160]	@ (8000eb0 <calculateSpeed+0xe4>)
 8000e10:	edd3 7a00 	vldr	s15, [r3]
 8000e14:	ed97 7a01 	vldr	s14, [r7, #4]
 8000e18:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e1c:	edc7 7a05 	vstr	s15, [r7, #20]

    // Handle wrap-around (0â€“360)
    if (deltaAngle > 180.0f)
 8000e20:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e24:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8000eb8 <calculateSpeed+0xec>
 8000e28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e30:	dd08      	ble.n	8000e44 <calculateSpeed+0x78>
        deltaAngle -= 360.0f;
 8000e32:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e36:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8000ebc <calculateSpeed+0xf0>
 8000e3a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000e3e:	edc7 7a05 	vstr	s15, [r7, #20]
 8000e42:	e010      	b.n	8000e66 <calculateSpeed+0x9a>
    else if (deltaAngle < -180.0f)
 8000e44:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e48:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8000ec0 <calculateSpeed+0xf4>
 8000e4c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000e50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000e54:	d507      	bpl.n	8000e66 <calculateSpeed+0x9a>
        deltaAngle += 360.0f;
 8000e56:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e5a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8000ebc <calculateSpeed+0xf0>
 8000e5e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000e62:	edc7 7a05 	vstr	s15, [r7, #20]

    // Convert tick difference to seconds
    float deltaTime = deltaTick * (portTICK_PERIOD_MS / 1000.0f);
 8000e66:	693b      	ldr	r3, [r7, #16]
 8000e68:	ee07 3a90 	vmov	s15, r3
 8000e6c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000e70:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8000ec4 <calculateSpeed+0xf8>
 8000e74:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000e78:	edc7 7a03 	vstr	s15, [r7, #12]

    float speed = deltaAngle / deltaTime; // degrees per second
 8000e7c:	edd7 6a05 	vldr	s13, [r7, #20]
 8000e80:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e84:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000e88:	edc7 7a02 	vstr	s15, [r7, #8]

    // Update stored values
    lastAngle = angle;
 8000e8c:	4a08      	ldr	r2, [pc, #32]	@ (8000eb0 <calculateSpeed+0xe4>)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6013      	str	r3, [r2, #0]
    lastTick = tick;
 8000e92:	4a08      	ldr	r2, [pc, #32]	@ (8000eb4 <calculateSpeed+0xe8>)
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	6013      	str	r3, [r2, #0]

    return speed;
 8000e98:	68bb      	ldr	r3, [r7, #8]
}
 8000e9a:	ee07 3a90 	vmov	s15, r3
 8000e9e:	eeb0 0a67 	vmov.f32	s0, s15
 8000ea2:	371c      	adds	r7, #28
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eaa:	4770      	bx	lr
 8000eac:	20000000 	.word	0x20000000
 8000eb0:	20000180 	.word	0x20000180
 8000eb4:	20000184 	.word	0x20000184
 8000eb8:	43340000 	.word	0x43340000
 8000ebc:	43b40000 	.word	0x43b40000
 8000ec0:	c3340000 	.word	0xc3340000
 8000ec4:	3a83126f 	.word	0x3a83126f

08000ec8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ec8:	b480      	push	{r7}
 8000eca:	b083      	sub	sp, #12
 8000ecc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ece:	2300      	movs	r3, #0
 8000ed0:	607b      	str	r3, [r7, #4]
 8000ed2:	4b10      	ldr	r3, [pc, #64]	@ (8000f14 <HAL_MspInit+0x4c>)
 8000ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ed6:	4a0f      	ldr	r2, [pc, #60]	@ (8000f14 <HAL_MspInit+0x4c>)
 8000ed8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000edc:	6453      	str	r3, [r2, #68]	@ 0x44
 8000ede:	4b0d      	ldr	r3, [pc, #52]	@ (8000f14 <HAL_MspInit+0x4c>)
 8000ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ee2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ee6:	607b      	str	r3, [r7, #4]
 8000ee8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	603b      	str	r3, [r7, #0]
 8000eee:	4b09      	ldr	r3, [pc, #36]	@ (8000f14 <HAL_MspInit+0x4c>)
 8000ef0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ef2:	4a08      	ldr	r2, [pc, #32]	@ (8000f14 <HAL_MspInit+0x4c>)
 8000ef4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ef8:	6413      	str	r3, [r2, #64]	@ 0x40
 8000efa:	4b06      	ldr	r3, [pc, #24]	@ (8000f14 <HAL_MspInit+0x4c>)
 8000efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000efe:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f02:	603b      	str	r3, [r7, #0]
 8000f04:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f06:	bf00      	nop
 8000f08:	370c      	adds	r7, #12
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f10:	4770      	bx	lr
 8000f12:	bf00      	nop
 8000f14:	40023800 	.word	0x40023800

08000f18 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000f18:	b580      	push	{r7, lr}
 8000f1a:	b08c      	sub	sp, #48	@ 0x30
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f20:	f107 031c 	add.w	r3, r7, #28
 8000f24:	2200      	movs	r2, #0
 8000f26:	601a      	str	r2, [r3, #0]
 8000f28:	605a      	str	r2, [r3, #4]
 8000f2a:	609a      	str	r2, [r3, #8]
 8000f2c:	60da      	str	r2, [r3, #12]
 8000f2e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a42      	ldr	r2, [pc, #264]	@ (8001040 <HAL_I2C_MspInit+0x128>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d12c      	bne.n	8000f94 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61bb      	str	r3, [r7, #24]
 8000f3e:	4b41      	ldr	r3, [pc, #260]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8000f40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f42:	4a40      	ldr	r2, [pc, #256]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8000f44:	f043 0302 	orr.w	r3, r3, #2
 8000f48:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f4a:	4b3e      	ldr	r3, [pc, #248]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8000f4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f4e:	f003 0302 	and.w	r3, r3, #2
 8000f52:	61bb      	str	r3, [r7, #24]
 8000f54:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = ENC1_SCL_Pin|ENC1_SDA_Pin;
 8000f56:	23c0      	movs	r3, #192	@ 0xc0
 8000f58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000f5a:	2312      	movs	r3, #18
 8000f5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f62:	2303      	movs	r3, #3
 8000f64:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000f66:	2304      	movs	r3, #4
 8000f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f6a:	f107 031c 	add.w	r3, r7, #28
 8000f6e:	4619      	mov	r1, r3
 8000f70:	4835      	ldr	r0, [pc, #212]	@ (8001048 <HAL_I2C_MspInit+0x130>)
 8000f72:	f000 facd 	bl	8001510 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000f76:	2300      	movs	r3, #0
 8000f78:	617b      	str	r3, [r7, #20]
 8000f7a:	4b32      	ldr	r3, [pc, #200]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8000f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f7e:	4a31      	ldr	r2, [pc, #196]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8000f80:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000f84:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f86:	4b2f      	ldr	r3, [pc, #188]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8000f88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f8e:	617b      	str	r3, [r7, #20]
 8000f90:	697b      	ldr	r3, [r7, #20]
    /* USER CODE BEGIN I2C2_MspInit 1 */

    /* USER CODE END I2C2_MspInit 1 */
  }

}
 8000f92:	e050      	b.n	8001036 <HAL_I2C_MspInit+0x11e>
  else if(hi2c->Instance==I2C2)
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	4a2c      	ldr	r2, [pc, #176]	@ (800104c <HAL_I2C_MspInit+0x134>)
 8000f9a:	4293      	cmp	r3, r2
 8000f9c:	d14b      	bne.n	8001036 <HAL_I2C_MspInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f9e:	2300      	movs	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
 8000fa2:	4b28      	ldr	r3, [pc, #160]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8000fa4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fa6:	4a27      	ldr	r2, [pc, #156]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8000fa8:	f043 0302 	orr.w	r3, r3, #2
 8000fac:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fae:	4b25      	ldr	r3, [pc, #148]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8000fb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fb2:	f003 0302 	and.w	r3, r3, #2
 8000fb6:	613b      	str	r3, [r7, #16]
 8000fb8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	60fb      	str	r3, [r7, #12]
 8000fbe:	4b21      	ldr	r3, [pc, #132]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8000fc0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fc2:	4a20      	ldr	r2, [pc, #128]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8000fc4:	f043 0304 	orr.w	r3, r3, #4
 8000fc8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fca:	4b1e      	ldr	r3, [pc, #120]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8000fcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fce:	f003 0304 	and.w	r3, r3, #4
 8000fd2:	60fb      	str	r3, [r7, #12]
 8000fd4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENC2_SCL_Pin;
 8000fd6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000fda:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000fdc:	2312      	movs	r3, #18
 8000fde:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe4:	2303      	movs	r3, #3
 8000fe6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000fe8:	2304      	movs	r3, #4
 8000fea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SCL_GPIO_Port, &GPIO_InitStruct);
 8000fec:	f107 031c 	add.w	r3, r7, #28
 8000ff0:	4619      	mov	r1, r3
 8000ff2:	4815      	ldr	r0, [pc, #84]	@ (8001048 <HAL_I2C_MspInit+0x130>)
 8000ff4:	f000 fa8c 	bl	8001510 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC2_SDA_Pin;
 8000ff8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000ffc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ffe:	2312      	movs	r3, #18
 8001000:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001002:	2300      	movs	r3, #0
 8001004:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001006:	2303      	movs	r3, #3
 8001008:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800100a:	2304      	movs	r3, #4
 800100c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC2_SDA_GPIO_Port, &GPIO_InitStruct);
 800100e:	f107 031c 	add.w	r3, r7, #28
 8001012:	4619      	mov	r1, r3
 8001014:	480e      	ldr	r0, [pc, #56]	@ (8001050 <HAL_I2C_MspInit+0x138>)
 8001016:	f000 fa7b 	bl	8001510 <HAL_GPIO_Init>
    __HAL_RCC_I2C2_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	60bb      	str	r3, [r7, #8]
 800101e:	4b09      	ldr	r3, [pc, #36]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8001020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001022:	4a08      	ldr	r2, [pc, #32]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 8001024:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001028:	6413      	str	r3, [r2, #64]	@ 0x40
 800102a:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <HAL_I2C_MspInit+0x12c>)
 800102c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800102e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001032:	60bb      	str	r3, [r7, #8]
 8001034:	68bb      	ldr	r3, [r7, #8]
}
 8001036:	bf00      	nop
 8001038:	3730      	adds	r7, #48	@ 0x30
 800103a:	46bd      	mov	sp, r7
 800103c:	bd80      	pop	{r7, pc}
 800103e:	bf00      	nop
 8001040:	40005400 	.word	0x40005400
 8001044:	40023800 	.word	0x40023800
 8001048:	40020400 	.word	0x40020400
 800104c:	40005800 	.word	0x40005800
 8001050:	40020800 	.word	0x40020800

08001054 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001054:	b480      	push	{r7}
 8001056:	b085      	sub	sp, #20
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	4a0b      	ldr	r2, [pc, #44]	@ (8001090 <HAL_TIM_Base_MspInit+0x3c>)
 8001062:	4293      	cmp	r3, r2
 8001064:	d10d      	bne.n	8001082 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001066:	2300      	movs	r3, #0
 8001068:	60fb      	str	r3, [r7, #12]
 800106a:	4b0a      	ldr	r3, [pc, #40]	@ (8001094 <HAL_TIM_Base_MspInit+0x40>)
 800106c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800106e:	4a09      	ldr	r2, [pc, #36]	@ (8001094 <HAL_TIM_Base_MspInit+0x40>)
 8001070:	f043 0301 	orr.w	r3, r3, #1
 8001074:	6453      	str	r3, [r2, #68]	@ 0x44
 8001076:	4b07      	ldr	r3, [pc, #28]	@ (8001094 <HAL_TIM_Base_MspInit+0x40>)
 8001078:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800107a:	f003 0301 	and.w	r3, r3, #1
 800107e:	60fb      	str	r3, [r7, #12]
 8001080:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001082:	bf00      	nop
 8001084:	3714      	adds	r7, #20
 8001086:	46bd      	mov	sp, r7
 8001088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop
 8001090:	40010000 	.word	0x40010000
 8001094:	40023800 	.word	0x40023800

08001098 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001098:	b580      	push	{r7, lr}
 800109a:	b088      	sub	sp, #32
 800109c:	af00      	add	r7, sp, #0
 800109e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010a0:	f107 030c 	add.w	r3, r7, #12
 80010a4:	2200      	movs	r2, #0
 80010a6:	601a      	str	r2, [r3, #0]
 80010a8:	605a      	str	r2, [r3, #4]
 80010aa:	609a      	str	r2, [r3, #8]
 80010ac:	60da      	str	r2, [r3, #12]
 80010ae:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	4a12      	ldr	r2, [pc, #72]	@ (8001100 <HAL_TIM_MspPostInit+0x68>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d11e      	bne.n	80010f8 <HAL_TIM_MspPostInit+0x60>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ba:	2300      	movs	r3, #0
 80010bc:	60bb      	str	r3, [r7, #8]
 80010be:	4b11      	ldr	r3, [pc, #68]	@ (8001104 <HAL_TIM_MspPostInit+0x6c>)
 80010c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010c2:	4a10      	ldr	r2, [pc, #64]	@ (8001104 <HAL_TIM_MspPostInit+0x6c>)
 80010c4:	f043 0301 	orr.w	r3, r3, #1
 80010c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80010ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001104 <HAL_TIM_MspPostInit+0x6c>)
 80010cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ce:	f003 0301 	and.w	r3, r3, #1
 80010d2:	60bb      	str	r3, [r7, #8]
 80010d4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = MOTOR2_PWM_Pin|MOTOR1_PWM_Pin;
 80010d6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80010da:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010dc:	2302      	movs	r3, #2
 80010de:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010e0:	2300      	movs	r3, #0
 80010e2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010e4:	2300      	movs	r3, #0
 80010e6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80010e8:	2301      	movs	r3, #1
 80010ea:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ec:	f107 030c 	add.w	r3, r7, #12
 80010f0:	4619      	mov	r1, r3
 80010f2:	4805      	ldr	r0, [pc, #20]	@ (8001108 <HAL_TIM_MspPostInit+0x70>)
 80010f4:	f000 fa0c 	bl	8001510 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80010f8:	bf00      	nop
 80010fa:	3720      	adds	r7, #32
 80010fc:	46bd      	mov	sp, r7
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	40010000 	.word	0x40010000
 8001104:	40023800 	.word	0x40023800
 8001108:	40020000 	.word	0x40020000

0800110c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b08e      	sub	sp, #56	@ 0x38
 8001110:	af00      	add	r7, sp, #0
 8001112:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001114:	2300      	movs	r3, #0
 8001116:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001118:	2300      	movs	r3, #0
 800111a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM7 clock */
  __HAL_RCC_TIM7_CLK_ENABLE();
 800111c:	2300      	movs	r3, #0
 800111e:	60fb      	str	r3, [r7, #12]
 8001120:	4b33      	ldr	r3, [pc, #204]	@ (80011f0 <HAL_InitTick+0xe4>)
 8001122:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001124:	4a32      	ldr	r2, [pc, #200]	@ (80011f0 <HAL_InitTick+0xe4>)
 8001126:	f043 0320 	orr.w	r3, r3, #32
 800112a:	6413      	str	r3, [r2, #64]	@ 0x40
 800112c:	4b30      	ldr	r3, [pc, #192]	@ (80011f0 <HAL_InitTick+0xe4>)
 800112e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001130:	f003 0320 	and.w	r3, r3, #32
 8001134:	60fb      	str	r3, [r7, #12]
 8001136:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001138:	f107 0210 	add.w	r2, r7, #16
 800113c:	f107 0314 	add.w	r3, r7, #20
 8001140:	4611      	mov	r1, r2
 8001142:	4618      	mov	r0, r3
 8001144:	f001 fafe 	bl	8002744 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001148:	6a3b      	ldr	r3, [r7, #32]
 800114a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM7 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800114c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800114e:	2b00      	cmp	r3, #0
 8001150:	d103      	bne.n	800115a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001152:	f001 fae3 	bl	800271c <HAL_RCC_GetPCLK1Freq>
 8001156:	6378      	str	r0, [r7, #52]	@ 0x34
 8001158:	e004      	b.n	8001164 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800115a:	f001 fadf 	bl	800271c <HAL_RCC_GetPCLK1Freq>
 800115e:	4603      	mov	r3, r0
 8001160:	005b      	lsls	r3, r3, #1
 8001162:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM7 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001164:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001166:	4a23      	ldr	r2, [pc, #140]	@ (80011f4 <HAL_InitTick+0xe8>)
 8001168:	fba2 2303 	umull	r2, r3, r2, r3
 800116c:	0c9b      	lsrs	r3, r3, #18
 800116e:	3b01      	subs	r3, #1
 8001170:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM7 */
  htim7.Instance = TIM7;
 8001172:	4b21      	ldr	r3, [pc, #132]	@ (80011f8 <HAL_InitTick+0xec>)
 8001174:	4a21      	ldr	r2, [pc, #132]	@ (80011fc <HAL_InitTick+0xf0>)
 8001176:	601a      	str	r2, [r3, #0]
   * Period = [(TIM7CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim7.Init.Period = (1000000U / 1000U) - 1U;
 8001178:	4b1f      	ldr	r3, [pc, #124]	@ (80011f8 <HAL_InitTick+0xec>)
 800117a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800117e:	60da      	str	r2, [r3, #12]
  htim7.Init.Prescaler = uwPrescalerValue;
 8001180:	4a1d      	ldr	r2, [pc, #116]	@ (80011f8 <HAL_InitTick+0xec>)
 8001182:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001184:	6053      	str	r3, [r2, #4]
  htim7.Init.ClockDivision = 0;
 8001186:	4b1c      	ldr	r3, [pc, #112]	@ (80011f8 <HAL_InitTick+0xec>)
 8001188:	2200      	movs	r2, #0
 800118a:	611a      	str	r2, [r3, #16]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800118c:	4b1a      	ldr	r3, [pc, #104]	@ (80011f8 <HAL_InitTick+0xec>)
 800118e:	2200      	movs	r2, #0
 8001190:	609a      	str	r2, [r3, #8]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001192:	4b19      	ldr	r3, [pc, #100]	@ (80011f8 <HAL_InitTick+0xec>)
 8001194:	2200      	movs	r2, #0
 8001196:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim7);
 8001198:	4817      	ldr	r0, [pc, #92]	@ (80011f8 <HAL_InitTick+0xec>)
 800119a:	f001 ff4d 	bl	8003038 <HAL_TIM_Base_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 80011a4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80011a8:	2b00      	cmp	r3, #0
 80011aa:	d11b      	bne.n	80011e4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim7);
 80011ac:	4812      	ldr	r0, [pc, #72]	@ (80011f8 <HAL_InitTick+0xec>)
 80011ae:	f001 ff93 	bl	80030d8 <HAL_TIM_Base_Start_IT>
 80011b2:	4603      	mov	r3, r0
 80011b4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80011b8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d111      	bne.n	80011e4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM7 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM7_IRQn);
 80011c0:	2037      	movs	r0, #55	@ 0x37
 80011c2:	f000 f997 	bl	80014f4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	2b0f      	cmp	r3, #15
 80011ca:	d808      	bhi.n	80011de <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM7_IRQn, TickPriority, 0U);
 80011cc:	2200      	movs	r2, #0
 80011ce:	6879      	ldr	r1, [r7, #4]
 80011d0:	2037      	movs	r0, #55	@ 0x37
 80011d2:	f000 f973 	bl	80014bc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80011d6:	4a0a      	ldr	r2, [pc, #40]	@ (8001200 <HAL_InitTick+0xf4>)
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	6013      	str	r3, [r2, #0]
 80011dc:	e002      	b.n	80011e4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80011e4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80011e8:	4618      	mov	r0, r3
 80011ea:	3738      	adds	r7, #56	@ 0x38
 80011ec:	46bd      	mov	sp, r7
 80011ee:	bd80      	pop	{r7, pc}
 80011f0:	40023800 	.word	0x40023800
 80011f4:	431bde83 	.word	0x431bde83
 80011f8:	20000188 	.word	0x20000188
 80011fc:	40001400 	.word	0x40001400
 8001200:	20000008 	.word	0x20000008

08001204 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001204:	b480      	push	{r7}
 8001206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001208:	bf00      	nop
 800120a:	e7fd      	b.n	8001208 <NMI_Handler+0x4>

0800120c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800120c:	b480      	push	{r7}
 800120e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001210:	bf00      	nop
 8001212:	e7fd      	b.n	8001210 <HardFault_Handler+0x4>

08001214 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001214:	b480      	push	{r7}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001218:	bf00      	nop
 800121a:	e7fd      	b.n	8001218 <MemManage_Handler+0x4>

0800121c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800121c:	b480      	push	{r7}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001220:	bf00      	nop
 8001222:	e7fd      	b.n	8001220 <BusFault_Handler+0x4>

08001224 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001228:	bf00      	nop
 800122a:	e7fd      	b.n	8001228 <UsageFault_Handler+0x4>

0800122c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001230:	bf00      	nop
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
	...

0800123c <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 8001240:	4802      	ldr	r0, [pc, #8]	@ (800124c <TIM7_IRQHandler+0x10>)
 8001242:	f002 f8db 	bl	80033fc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 8001246:	bf00      	nop
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	20000188 	.word	0x20000188

08001250 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001250:	b480      	push	{r7}
 8001252:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001254:	4b06      	ldr	r3, [pc, #24]	@ (8001270 <SystemInit+0x20>)
 8001256:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800125a:	4a05      	ldr	r2, [pc, #20]	@ (8001270 <SystemInit+0x20>)
 800125c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001260:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001264:	bf00      	nop
 8001266:	46bd      	mov	sp, r7
 8001268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800126c:	4770      	bx	lr
 800126e:	bf00      	nop
 8001270:	e000ed00 	.word	0xe000ed00

08001274 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001274:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80012ac <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001278:	f7ff ffea 	bl	8001250 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800127c:	480c      	ldr	r0, [pc, #48]	@ (80012b0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800127e:	490d      	ldr	r1, [pc, #52]	@ (80012b4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001280:	4a0d      	ldr	r2, [pc, #52]	@ (80012b8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001282:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001284:	e002      	b.n	800128c <LoopCopyDataInit>

08001286 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001286:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001288:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800128a:	3304      	adds	r3, #4

0800128c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800128c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800128e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001290:	d3f9      	bcc.n	8001286 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001292:	4a0a      	ldr	r2, [pc, #40]	@ (80012bc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001294:	4c0a      	ldr	r4, [pc, #40]	@ (80012c0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001296:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001298:	e001      	b.n	800129e <LoopFillZerobss>

0800129a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800129a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800129c:	3204      	adds	r2, #4

0800129e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800129e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80012a0:	d3fb      	bcc.n	800129a <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80012a2:	f007 ff55 	bl	8009150 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80012a6:	f7ff fa71 	bl	800078c <main>
  bx  lr    
 80012aa:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80012ac:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80012b0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80012b4:	20000064 	.word	0x20000064
  ldr r2, =_sidata
 80012b8:	080093d8 	.word	0x080093d8
  ldr r2, =_sbss
 80012bc:	20000064 	.word	0x20000064
  ldr r4, =_ebss
 80012c0:	20005744 	.word	0x20005744

080012c4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80012c4:	e7fe      	b.n	80012c4 <ADC_IRQHandler>
	...

080012c8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80012cc:	4b0e      	ldr	r3, [pc, #56]	@ (8001308 <HAL_Init+0x40>)
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	4a0d      	ldr	r2, [pc, #52]	@ (8001308 <HAL_Init+0x40>)
 80012d2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80012d6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80012d8:	4b0b      	ldr	r3, [pc, #44]	@ (8001308 <HAL_Init+0x40>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	4a0a      	ldr	r2, [pc, #40]	@ (8001308 <HAL_Init+0x40>)
 80012de:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012e2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80012e4:	4b08      	ldr	r3, [pc, #32]	@ (8001308 <HAL_Init+0x40>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	4a07      	ldr	r2, [pc, #28]	@ (8001308 <HAL_Init+0x40>)
 80012ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80012ee:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80012f0:	2003      	movs	r0, #3
 80012f2:	f000 f8d8 	bl	80014a6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80012f6:	2000      	movs	r0, #0
 80012f8:	f7ff ff08 	bl	800110c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80012fc:	f7ff fde4 	bl	8000ec8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001300:	2300      	movs	r3, #0
}
 8001302:	4618      	mov	r0, r3
 8001304:	bd80      	pop	{r7, pc}
 8001306:	bf00      	nop
 8001308:	40023c00 	.word	0x40023c00

0800130c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800130c:	b480      	push	{r7}
 800130e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001310:	4b06      	ldr	r3, [pc, #24]	@ (800132c <HAL_IncTick+0x20>)
 8001312:	781b      	ldrb	r3, [r3, #0]
 8001314:	461a      	mov	r2, r3
 8001316:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <HAL_IncTick+0x24>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4413      	add	r3, r2
 800131c:	4a04      	ldr	r2, [pc, #16]	@ (8001330 <HAL_IncTick+0x24>)
 800131e:	6013      	str	r3, [r2, #0]
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	2000000c 	.word	0x2000000c
 8001330:	200001d0 	.word	0x200001d0

08001334 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001334:	b480      	push	{r7}
 8001336:	af00      	add	r7, sp, #0
  return uwTick;
 8001338:	4b03      	ldr	r3, [pc, #12]	@ (8001348 <HAL_GetTick+0x14>)
 800133a:	681b      	ldr	r3, [r3, #0]
}
 800133c:	4618      	mov	r0, r3
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	200001d0 	.word	0x200001d0

0800134c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800134c:	b480      	push	{r7}
 800134e:	b085      	sub	sp, #20
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001354:	687b      	ldr	r3, [r7, #4]
 8001356:	f003 0307 	and.w	r3, r3, #7
 800135a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800135c:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <__NVIC_SetPriorityGrouping+0x44>)
 800135e:	68db      	ldr	r3, [r3, #12]
 8001360:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001362:	68ba      	ldr	r2, [r7, #8]
 8001364:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001368:	4013      	ands	r3, r2
 800136a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800136c:	68fb      	ldr	r3, [r7, #12]
 800136e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001370:	68bb      	ldr	r3, [r7, #8]
 8001372:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001374:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001378:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800137c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800137e:	4a04      	ldr	r2, [pc, #16]	@ (8001390 <__NVIC_SetPriorityGrouping+0x44>)
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	60d3      	str	r3, [r2, #12]
}
 8001384:	bf00      	nop
 8001386:	3714      	adds	r7, #20
 8001388:	46bd      	mov	sp, r7
 800138a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138e:	4770      	bx	lr
 8001390:	e000ed00 	.word	0xe000ed00

08001394 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001394:	b480      	push	{r7}
 8001396:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001398:	4b04      	ldr	r3, [pc, #16]	@ (80013ac <__NVIC_GetPriorityGrouping+0x18>)
 800139a:	68db      	ldr	r3, [r3, #12]
 800139c:	0a1b      	lsrs	r3, r3, #8
 800139e:	f003 0307 	and.w	r3, r3, #7
}
 80013a2:	4618      	mov	r0, r3
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr
 80013ac:	e000ed00 	.word	0xe000ed00

080013b0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80013b0:	b480      	push	{r7}
 80013b2:	b083      	sub	sp, #12
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	4603      	mov	r3, r0
 80013b8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013be:	2b00      	cmp	r3, #0
 80013c0:	db0b      	blt.n	80013da <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013c2:	79fb      	ldrb	r3, [r7, #7]
 80013c4:	f003 021f 	and.w	r2, r3, #31
 80013c8:	4907      	ldr	r1, [pc, #28]	@ (80013e8 <__NVIC_EnableIRQ+0x38>)
 80013ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ce:	095b      	lsrs	r3, r3, #5
 80013d0:	2001      	movs	r0, #1
 80013d2:	fa00 f202 	lsl.w	r2, r0, r2
 80013d6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80013da:	bf00      	nop
 80013dc:	370c      	adds	r7, #12
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	e000e100 	.word	0xe000e100

080013ec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b083      	sub	sp, #12
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	4603      	mov	r3, r0
 80013f4:	6039      	str	r1, [r7, #0]
 80013f6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	db0a      	blt.n	8001416 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001400:	683b      	ldr	r3, [r7, #0]
 8001402:	b2da      	uxtb	r2, r3
 8001404:	490c      	ldr	r1, [pc, #48]	@ (8001438 <__NVIC_SetPriority+0x4c>)
 8001406:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800140a:	0112      	lsls	r2, r2, #4
 800140c:	b2d2      	uxtb	r2, r2
 800140e:	440b      	add	r3, r1
 8001410:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001414:	e00a      	b.n	800142c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001416:	683b      	ldr	r3, [r7, #0]
 8001418:	b2da      	uxtb	r2, r3
 800141a:	4908      	ldr	r1, [pc, #32]	@ (800143c <__NVIC_SetPriority+0x50>)
 800141c:	79fb      	ldrb	r3, [r7, #7]
 800141e:	f003 030f 	and.w	r3, r3, #15
 8001422:	3b04      	subs	r3, #4
 8001424:	0112      	lsls	r2, r2, #4
 8001426:	b2d2      	uxtb	r2, r2
 8001428:	440b      	add	r3, r1
 800142a:	761a      	strb	r2, [r3, #24]
}
 800142c:	bf00      	nop
 800142e:	370c      	adds	r7, #12
 8001430:	46bd      	mov	sp, r7
 8001432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001436:	4770      	bx	lr
 8001438:	e000e100 	.word	0xe000e100
 800143c:	e000ed00 	.word	0xe000ed00

08001440 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001440:	b480      	push	{r7}
 8001442:	b089      	sub	sp, #36	@ 0x24
 8001444:	af00      	add	r7, sp, #0
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	f003 0307 	and.w	r3, r3, #7
 8001452:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001454:	69fb      	ldr	r3, [r7, #28]
 8001456:	f1c3 0307 	rsb	r3, r3, #7
 800145a:	2b04      	cmp	r3, #4
 800145c:	bf28      	it	cs
 800145e:	2304      	movcs	r3, #4
 8001460:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001462:	69fb      	ldr	r3, [r7, #28]
 8001464:	3304      	adds	r3, #4
 8001466:	2b06      	cmp	r3, #6
 8001468:	d902      	bls.n	8001470 <NVIC_EncodePriority+0x30>
 800146a:	69fb      	ldr	r3, [r7, #28]
 800146c:	3b03      	subs	r3, #3
 800146e:	e000      	b.n	8001472 <NVIC_EncodePriority+0x32>
 8001470:	2300      	movs	r3, #0
 8001472:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001474:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001478:	69bb      	ldr	r3, [r7, #24]
 800147a:	fa02 f303 	lsl.w	r3, r2, r3
 800147e:	43da      	mvns	r2, r3
 8001480:	68bb      	ldr	r3, [r7, #8]
 8001482:	401a      	ands	r2, r3
 8001484:	697b      	ldr	r3, [r7, #20]
 8001486:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001488:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800148c:	697b      	ldr	r3, [r7, #20]
 800148e:	fa01 f303 	lsl.w	r3, r1, r3
 8001492:	43d9      	mvns	r1, r3
 8001494:	687b      	ldr	r3, [r7, #4]
 8001496:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001498:	4313      	orrs	r3, r2
         );
}
 800149a:	4618      	mov	r0, r3
 800149c:	3724      	adds	r7, #36	@ 0x24
 800149e:	46bd      	mov	sp, r7
 80014a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a4:	4770      	bx	lr

080014a6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014a6:	b580      	push	{r7, lr}
 80014a8:	b082      	sub	sp, #8
 80014aa:	af00      	add	r7, sp, #0
 80014ac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f7ff ff4c 	bl	800134c <__NVIC_SetPriorityGrouping>
}
 80014b4:	bf00      	nop
 80014b6:	3708      	adds	r7, #8
 80014b8:	46bd      	mov	sp, r7
 80014ba:	bd80      	pop	{r7, pc}

080014bc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	60b9      	str	r1, [r7, #8]
 80014c6:	607a      	str	r2, [r7, #4]
 80014c8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014ca:	2300      	movs	r3, #0
 80014cc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014ce:	f7ff ff61 	bl	8001394 <__NVIC_GetPriorityGrouping>
 80014d2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	68b9      	ldr	r1, [r7, #8]
 80014d8:	6978      	ldr	r0, [r7, #20]
 80014da:	f7ff ffb1 	bl	8001440 <NVIC_EncodePriority>
 80014de:	4602      	mov	r2, r0
 80014e0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014e4:	4611      	mov	r1, r2
 80014e6:	4618      	mov	r0, r3
 80014e8:	f7ff ff80 	bl	80013ec <__NVIC_SetPriority>
}
 80014ec:	bf00      	nop
 80014ee:	3718      	adds	r7, #24
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}

080014f4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	b082      	sub	sp, #8
 80014f8:	af00      	add	r7, sp, #0
 80014fa:	4603      	mov	r3, r0
 80014fc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001502:	4618      	mov	r0, r3
 8001504:	f7ff ff54 	bl	80013b0 <__NVIC_EnableIRQ>
}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}

08001510 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001510:	b480      	push	{r7}
 8001512:	b089      	sub	sp, #36	@ 0x24
 8001514:	af00      	add	r7, sp, #0
 8001516:	6078      	str	r0, [r7, #4]
 8001518:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800151a:	2300      	movs	r3, #0
 800151c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800151e:	2300      	movs	r3, #0
 8001520:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001522:	2300      	movs	r3, #0
 8001524:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001526:	2300      	movs	r3, #0
 8001528:	61fb      	str	r3, [r7, #28]
 800152a:	e165      	b.n	80017f8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800152c:	2201      	movs	r2, #1
 800152e:	69fb      	ldr	r3, [r7, #28]
 8001530:	fa02 f303 	lsl.w	r3, r2, r3
 8001534:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001536:	683b      	ldr	r3, [r7, #0]
 8001538:	681b      	ldr	r3, [r3, #0]
 800153a:	697a      	ldr	r2, [r7, #20]
 800153c:	4013      	ands	r3, r2
 800153e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001540:	693a      	ldr	r2, [r7, #16]
 8001542:	697b      	ldr	r3, [r7, #20]
 8001544:	429a      	cmp	r2, r3
 8001546:	f040 8154 	bne.w	80017f2 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800154a:	683b      	ldr	r3, [r7, #0]
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	f003 0303 	and.w	r3, r3, #3
 8001552:	2b01      	cmp	r3, #1
 8001554:	d005      	beq.n	8001562 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001556:	683b      	ldr	r3, [r7, #0]
 8001558:	685b      	ldr	r3, [r3, #4]
 800155a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800155e:	2b02      	cmp	r3, #2
 8001560:	d130      	bne.n	80015c4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	689b      	ldr	r3, [r3, #8]
 8001566:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001568:	69fb      	ldr	r3, [r7, #28]
 800156a:	005b      	lsls	r3, r3, #1
 800156c:	2203      	movs	r2, #3
 800156e:	fa02 f303 	lsl.w	r3, r2, r3
 8001572:	43db      	mvns	r3, r3
 8001574:	69ba      	ldr	r2, [r7, #24]
 8001576:	4013      	ands	r3, r2
 8001578:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	68da      	ldr	r2, [r3, #12]
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	005b      	lsls	r3, r3, #1
 8001582:	fa02 f303 	lsl.w	r3, r2, r3
 8001586:	69ba      	ldr	r2, [r7, #24]
 8001588:	4313      	orrs	r3, r2
 800158a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	69ba      	ldr	r2, [r7, #24]
 8001590:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	685b      	ldr	r3, [r3, #4]
 8001596:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001598:	2201      	movs	r2, #1
 800159a:	69fb      	ldr	r3, [r7, #28]
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	43db      	mvns	r3, r3
 80015a2:	69ba      	ldr	r2, [r7, #24]
 80015a4:	4013      	ands	r3, r2
 80015a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015a8:	683b      	ldr	r3, [r7, #0]
 80015aa:	685b      	ldr	r3, [r3, #4]
 80015ac:	091b      	lsrs	r3, r3, #4
 80015ae:	f003 0201 	and.w	r2, r3, #1
 80015b2:	69fb      	ldr	r3, [r7, #28]
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	69ba      	ldr	r2, [r7, #24]
 80015ba:	4313      	orrs	r3, r2
 80015bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	69ba      	ldr	r2, [r7, #24]
 80015c2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80015c4:	683b      	ldr	r3, [r7, #0]
 80015c6:	685b      	ldr	r3, [r3, #4]
 80015c8:	f003 0303 	and.w	r3, r3, #3
 80015cc:	2b03      	cmp	r3, #3
 80015ce:	d017      	beq.n	8001600 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	68db      	ldr	r3, [r3, #12]
 80015d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80015d6:	69fb      	ldr	r3, [r7, #28]
 80015d8:	005b      	lsls	r3, r3, #1
 80015da:	2203      	movs	r2, #3
 80015dc:	fa02 f303 	lsl.w	r3, r2, r3
 80015e0:	43db      	mvns	r3, r3
 80015e2:	69ba      	ldr	r2, [r7, #24]
 80015e4:	4013      	ands	r3, r2
 80015e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	689a      	ldr	r2, [r3, #8]
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	005b      	lsls	r3, r3, #1
 80015f0:	fa02 f303 	lsl.w	r3, r2, r3
 80015f4:	69ba      	ldr	r2, [r7, #24]
 80015f6:	4313      	orrs	r3, r2
 80015f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	69ba      	ldr	r2, [r7, #24]
 80015fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	685b      	ldr	r3, [r3, #4]
 8001604:	f003 0303 	and.w	r3, r3, #3
 8001608:	2b02      	cmp	r3, #2
 800160a:	d123      	bne.n	8001654 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800160c:	69fb      	ldr	r3, [r7, #28]
 800160e:	08da      	lsrs	r2, r3, #3
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	3208      	adds	r2, #8
 8001614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001618:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800161a:	69fb      	ldr	r3, [r7, #28]
 800161c:	f003 0307 	and.w	r3, r3, #7
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	220f      	movs	r2, #15
 8001624:	fa02 f303 	lsl.w	r3, r2, r3
 8001628:	43db      	mvns	r3, r3
 800162a:	69ba      	ldr	r2, [r7, #24]
 800162c:	4013      	ands	r3, r2
 800162e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001630:	683b      	ldr	r3, [r7, #0]
 8001632:	691a      	ldr	r2, [r3, #16]
 8001634:	69fb      	ldr	r3, [r7, #28]
 8001636:	f003 0307 	and.w	r3, r3, #7
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	fa02 f303 	lsl.w	r3, r2, r3
 8001640:	69ba      	ldr	r2, [r7, #24]
 8001642:	4313      	orrs	r3, r2
 8001644:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001646:	69fb      	ldr	r3, [r7, #28]
 8001648:	08da      	lsrs	r2, r3, #3
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	3208      	adds	r2, #8
 800164e:	69b9      	ldr	r1, [r7, #24]
 8001650:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800165a:	69fb      	ldr	r3, [r7, #28]
 800165c:	005b      	lsls	r3, r3, #1
 800165e:	2203      	movs	r2, #3
 8001660:	fa02 f303 	lsl.w	r3, r2, r3
 8001664:	43db      	mvns	r3, r3
 8001666:	69ba      	ldr	r2, [r7, #24]
 8001668:	4013      	ands	r3, r2
 800166a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	685b      	ldr	r3, [r3, #4]
 8001670:	f003 0203 	and.w	r2, r3, #3
 8001674:	69fb      	ldr	r3, [r7, #28]
 8001676:	005b      	lsls	r3, r3, #1
 8001678:	fa02 f303 	lsl.w	r3, r2, r3
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	4313      	orrs	r3, r2
 8001680:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	69ba      	ldr	r2, [r7, #24]
 8001686:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001688:	683b      	ldr	r3, [r7, #0]
 800168a:	685b      	ldr	r3, [r3, #4]
 800168c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001690:	2b00      	cmp	r3, #0
 8001692:	f000 80ae 	beq.w	80017f2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001696:	2300      	movs	r3, #0
 8001698:	60fb      	str	r3, [r7, #12]
 800169a:	4b5d      	ldr	r3, [pc, #372]	@ (8001810 <HAL_GPIO_Init+0x300>)
 800169c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800169e:	4a5c      	ldr	r2, [pc, #368]	@ (8001810 <HAL_GPIO_Init+0x300>)
 80016a0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016a4:	6453      	str	r3, [r2, #68]	@ 0x44
 80016a6:	4b5a      	ldr	r3, [pc, #360]	@ (8001810 <HAL_GPIO_Init+0x300>)
 80016a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016aa:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016ae:	60fb      	str	r3, [r7, #12]
 80016b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80016b2:	4a58      	ldr	r2, [pc, #352]	@ (8001814 <HAL_GPIO_Init+0x304>)
 80016b4:	69fb      	ldr	r3, [r7, #28]
 80016b6:	089b      	lsrs	r3, r3, #2
 80016b8:	3302      	adds	r3, #2
 80016ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80016c0:	69fb      	ldr	r3, [r7, #28]
 80016c2:	f003 0303 	and.w	r3, r3, #3
 80016c6:	009b      	lsls	r3, r3, #2
 80016c8:	220f      	movs	r2, #15
 80016ca:	fa02 f303 	lsl.w	r3, r2, r3
 80016ce:	43db      	mvns	r3, r3
 80016d0:	69ba      	ldr	r2, [r7, #24]
 80016d2:	4013      	ands	r3, r2
 80016d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	4a4f      	ldr	r2, [pc, #316]	@ (8001818 <HAL_GPIO_Init+0x308>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d025      	beq.n	800172a <HAL_GPIO_Init+0x21a>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4a4e      	ldr	r2, [pc, #312]	@ (800181c <HAL_GPIO_Init+0x30c>)
 80016e2:	4293      	cmp	r3, r2
 80016e4:	d01f      	beq.n	8001726 <HAL_GPIO_Init+0x216>
 80016e6:	687b      	ldr	r3, [r7, #4]
 80016e8:	4a4d      	ldr	r2, [pc, #308]	@ (8001820 <HAL_GPIO_Init+0x310>)
 80016ea:	4293      	cmp	r3, r2
 80016ec:	d019      	beq.n	8001722 <HAL_GPIO_Init+0x212>
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4a4c      	ldr	r2, [pc, #304]	@ (8001824 <HAL_GPIO_Init+0x314>)
 80016f2:	4293      	cmp	r3, r2
 80016f4:	d013      	beq.n	800171e <HAL_GPIO_Init+0x20e>
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	4a4b      	ldr	r2, [pc, #300]	@ (8001828 <HAL_GPIO_Init+0x318>)
 80016fa:	4293      	cmp	r3, r2
 80016fc:	d00d      	beq.n	800171a <HAL_GPIO_Init+0x20a>
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	4a4a      	ldr	r2, [pc, #296]	@ (800182c <HAL_GPIO_Init+0x31c>)
 8001702:	4293      	cmp	r3, r2
 8001704:	d007      	beq.n	8001716 <HAL_GPIO_Init+0x206>
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	4a49      	ldr	r2, [pc, #292]	@ (8001830 <HAL_GPIO_Init+0x320>)
 800170a:	4293      	cmp	r3, r2
 800170c:	d101      	bne.n	8001712 <HAL_GPIO_Init+0x202>
 800170e:	2306      	movs	r3, #6
 8001710:	e00c      	b.n	800172c <HAL_GPIO_Init+0x21c>
 8001712:	2307      	movs	r3, #7
 8001714:	e00a      	b.n	800172c <HAL_GPIO_Init+0x21c>
 8001716:	2305      	movs	r3, #5
 8001718:	e008      	b.n	800172c <HAL_GPIO_Init+0x21c>
 800171a:	2304      	movs	r3, #4
 800171c:	e006      	b.n	800172c <HAL_GPIO_Init+0x21c>
 800171e:	2303      	movs	r3, #3
 8001720:	e004      	b.n	800172c <HAL_GPIO_Init+0x21c>
 8001722:	2302      	movs	r3, #2
 8001724:	e002      	b.n	800172c <HAL_GPIO_Init+0x21c>
 8001726:	2301      	movs	r3, #1
 8001728:	e000      	b.n	800172c <HAL_GPIO_Init+0x21c>
 800172a:	2300      	movs	r3, #0
 800172c:	69fa      	ldr	r2, [r7, #28]
 800172e:	f002 0203 	and.w	r2, r2, #3
 8001732:	0092      	lsls	r2, r2, #2
 8001734:	4093      	lsls	r3, r2
 8001736:	69ba      	ldr	r2, [r7, #24]
 8001738:	4313      	orrs	r3, r2
 800173a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800173c:	4935      	ldr	r1, [pc, #212]	@ (8001814 <HAL_GPIO_Init+0x304>)
 800173e:	69fb      	ldr	r3, [r7, #28]
 8001740:	089b      	lsrs	r3, r3, #2
 8001742:	3302      	adds	r3, #2
 8001744:	69ba      	ldr	r2, [r7, #24]
 8001746:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800174a:	4b3a      	ldr	r3, [pc, #232]	@ (8001834 <HAL_GPIO_Init+0x324>)
 800174c:	689b      	ldr	r3, [r3, #8]
 800174e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	43db      	mvns	r3, r3
 8001754:	69ba      	ldr	r2, [r7, #24]
 8001756:	4013      	ands	r3, r2
 8001758:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001762:	2b00      	cmp	r3, #0
 8001764:	d003      	beq.n	800176e <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8001766:	69ba      	ldr	r2, [r7, #24]
 8001768:	693b      	ldr	r3, [r7, #16]
 800176a:	4313      	orrs	r3, r2
 800176c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800176e:	4a31      	ldr	r2, [pc, #196]	@ (8001834 <HAL_GPIO_Init+0x324>)
 8001770:	69bb      	ldr	r3, [r7, #24]
 8001772:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001774:	4b2f      	ldr	r3, [pc, #188]	@ (8001834 <HAL_GPIO_Init+0x324>)
 8001776:	68db      	ldr	r3, [r3, #12]
 8001778:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	43db      	mvns	r3, r3
 800177e:	69ba      	ldr	r2, [r7, #24]
 8001780:	4013      	ands	r3, r2
 8001782:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001784:	683b      	ldr	r3, [r7, #0]
 8001786:	685b      	ldr	r3, [r3, #4]
 8001788:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800178c:	2b00      	cmp	r3, #0
 800178e:	d003      	beq.n	8001798 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001790:	69ba      	ldr	r2, [r7, #24]
 8001792:	693b      	ldr	r3, [r7, #16]
 8001794:	4313      	orrs	r3, r2
 8001796:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001798:	4a26      	ldr	r2, [pc, #152]	@ (8001834 <HAL_GPIO_Init+0x324>)
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800179e:	4b25      	ldr	r3, [pc, #148]	@ (8001834 <HAL_GPIO_Init+0x324>)
 80017a0:	685b      	ldr	r3, [r3, #4]
 80017a2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017a4:	693b      	ldr	r3, [r7, #16]
 80017a6:	43db      	mvns	r3, r3
 80017a8:	69ba      	ldr	r2, [r7, #24]
 80017aa:	4013      	ands	r3, r2
 80017ac:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80017ae:	683b      	ldr	r3, [r7, #0]
 80017b0:	685b      	ldr	r3, [r3, #4]
 80017b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d003      	beq.n	80017c2 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	693b      	ldr	r3, [r7, #16]
 80017be:	4313      	orrs	r3, r2
 80017c0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80017c2:	4a1c      	ldr	r2, [pc, #112]	@ (8001834 <HAL_GPIO_Init+0x324>)
 80017c4:	69bb      	ldr	r3, [r7, #24]
 80017c6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017c8:	4b1a      	ldr	r3, [pc, #104]	@ (8001834 <HAL_GPIO_Init+0x324>)
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017ce:	693b      	ldr	r3, [r7, #16]
 80017d0:	43db      	mvns	r3, r3
 80017d2:	69ba      	ldr	r2, [r7, #24]
 80017d4:	4013      	ands	r3, r2
 80017d6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80017d8:	683b      	ldr	r3, [r7, #0]
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d003      	beq.n	80017ec <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80017e4:	69ba      	ldr	r2, [r7, #24]
 80017e6:	693b      	ldr	r3, [r7, #16]
 80017e8:	4313      	orrs	r3, r2
 80017ea:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80017ec:	4a11      	ldr	r2, [pc, #68]	@ (8001834 <HAL_GPIO_Init+0x324>)
 80017ee:	69bb      	ldr	r3, [r7, #24]
 80017f0:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80017f2:	69fb      	ldr	r3, [r7, #28]
 80017f4:	3301      	adds	r3, #1
 80017f6:	61fb      	str	r3, [r7, #28]
 80017f8:	69fb      	ldr	r3, [r7, #28]
 80017fa:	2b0f      	cmp	r3, #15
 80017fc:	f67f ae96 	bls.w	800152c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001800:	bf00      	nop
 8001802:	bf00      	nop
 8001804:	3724      	adds	r7, #36	@ 0x24
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr
 800180e:	bf00      	nop
 8001810:	40023800 	.word	0x40023800
 8001814:	40013800 	.word	0x40013800
 8001818:	40020000 	.word	0x40020000
 800181c:	40020400 	.word	0x40020400
 8001820:	40020800 	.word	0x40020800
 8001824:	40020c00 	.word	0x40020c00
 8001828:	40021000 	.word	0x40021000
 800182c:	40021400 	.word	0x40021400
 8001830:	40021800 	.word	0x40021800
 8001834:	40013c00 	.word	0x40013c00

08001838 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001838:	b480      	push	{r7}
 800183a:	b083      	sub	sp, #12
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	460b      	mov	r3, r1
 8001842:	807b      	strh	r3, [r7, #2]
 8001844:	4613      	mov	r3, r2
 8001846:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001848:	787b      	ldrb	r3, [r7, #1]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d003      	beq.n	8001856 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800184e:	887a      	ldrh	r2, [r7, #2]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001854:	e003      	b.n	800185e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001856:	887b      	ldrh	r3, [r7, #2]
 8001858:	041a      	lsls	r2, r3, #16
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	619a      	str	r2, [r3, #24]
}
 800185e:	bf00      	nop
 8001860:	370c      	adds	r7, #12
 8001862:	46bd      	mov	sp, r7
 8001864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001868:	4770      	bx	lr

0800186a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800186a:	b480      	push	{r7}
 800186c:	b085      	sub	sp, #20
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
 8001872:	460b      	mov	r3, r1
 8001874:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	695b      	ldr	r3, [r3, #20]
 800187a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800187c:	887a      	ldrh	r2, [r7, #2]
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	4013      	ands	r3, r2
 8001882:	041a      	lsls	r2, r3, #16
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	43d9      	mvns	r1, r3
 8001888:	887b      	ldrh	r3, [r7, #2]
 800188a:	400b      	ands	r3, r1
 800188c:	431a      	orrs	r2, r3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	619a      	str	r2, [r3, #24]
}
 8001892:	bf00      	nop
 8001894:	3714      	adds	r7, #20
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
	...

080018a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b084      	sub	sp, #16
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d101      	bne.n	80018b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e12b      	b.n	8001b0a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80018b8:	b2db      	uxtb	r3, r3
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d106      	bne.n	80018cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	2200      	movs	r2, #0
 80018c2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80018c6:	6878      	ldr	r0, [r7, #4]
 80018c8:	f7ff fb26 	bl	8000f18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	2224      	movs	r2, #36	@ 0x24
 80018d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f022 0201 	bic.w	r2, r2, #1
 80018e2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	681a      	ldr	r2, [r3, #0]
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80018f2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	681a      	ldr	r2, [r3, #0]
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001902:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001904:	f000 ff0a 	bl	800271c <HAL_RCC_GetPCLK1Freq>
 8001908:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	685b      	ldr	r3, [r3, #4]
 800190e:	4a81      	ldr	r2, [pc, #516]	@ (8001b14 <HAL_I2C_Init+0x274>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d807      	bhi.n	8001924 <HAL_I2C_Init+0x84>
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	4a80      	ldr	r2, [pc, #512]	@ (8001b18 <HAL_I2C_Init+0x278>)
 8001918:	4293      	cmp	r3, r2
 800191a:	bf94      	ite	ls
 800191c:	2301      	movls	r3, #1
 800191e:	2300      	movhi	r3, #0
 8001920:	b2db      	uxtb	r3, r3
 8001922:	e006      	b.n	8001932 <HAL_I2C_Init+0x92>
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	4a7d      	ldr	r2, [pc, #500]	@ (8001b1c <HAL_I2C_Init+0x27c>)
 8001928:	4293      	cmp	r3, r2
 800192a:	bf94      	ite	ls
 800192c:	2301      	movls	r3, #1
 800192e:	2300      	movhi	r3, #0
 8001930:	b2db      	uxtb	r3, r3
 8001932:	2b00      	cmp	r3, #0
 8001934:	d001      	beq.n	800193a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8001936:	2301      	movs	r3, #1
 8001938:	e0e7      	b.n	8001b0a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	4a78      	ldr	r2, [pc, #480]	@ (8001b20 <HAL_I2C_Init+0x280>)
 800193e:	fba2 2303 	umull	r2, r3, r2, r3
 8001942:	0c9b      	lsrs	r3, r3, #18
 8001944:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	681b      	ldr	r3, [r3, #0]
 800194a:	685b      	ldr	r3, [r3, #4]
 800194c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	68ba      	ldr	r2, [r7, #8]
 8001956:	430a      	orrs	r2, r1
 8001958:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	6a1b      	ldr	r3, [r3, #32]
 8001960:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	685b      	ldr	r3, [r3, #4]
 8001968:	4a6a      	ldr	r2, [pc, #424]	@ (8001b14 <HAL_I2C_Init+0x274>)
 800196a:	4293      	cmp	r3, r2
 800196c:	d802      	bhi.n	8001974 <HAL_I2C_Init+0xd4>
 800196e:	68bb      	ldr	r3, [r7, #8]
 8001970:	3301      	adds	r3, #1
 8001972:	e009      	b.n	8001988 <HAL_I2C_Init+0xe8>
 8001974:	68bb      	ldr	r3, [r7, #8]
 8001976:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800197a:	fb02 f303 	mul.w	r3, r2, r3
 800197e:	4a69      	ldr	r2, [pc, #420]	@ (8001b24 <HAL_I2C_Init+0x284>)
 8001980:	fba2 2303 	umull	r2, r3, r2, r3
 8001984:	099b      	lsrs	r3, r3, #6
 8001986:	3301      	adds	r3, #1
 8001988:	687a      	ldr	r2, [r7, #4]
 800198a:	6812      	ldr	r2, [r2, #0]
 800198c:	430b      	orrs	r3, r1
 800198e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	69db      	ldr	r3, [r3, #28]
 8001996:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800199a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	685b      	ldr	r3, [r3, #4]
 80019a2:	495c      	ldr	r1, [pc, #368]	@ (8001b14 <HAL_I2C_Init+0x274>)
 80019a4:	428b      	cmp	r3, r1
 80019a6:	d819      	bhi.n	80019dc <HAL_I2C_Init+0x13c>
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	1e59      	subs	r1, r3, #1
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	685b      	ldr	r3, [r3, #4]
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	fbb1 f3f3 	udiv	r3, r1, r3
 80019b6:	1c59      	adds	r1, r3, #1
 80019b8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80019bc:	400b      	ands	r3, r1
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d00a      	beq.n	80019d8 <HAL_I2C_Init+0x138>
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	1e59      	subs	r1, r3, #1
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	685b      	ldr	r3, [r3, #4]
 80019ca:	005b      	lsls	r3, r3, #1
 80019cc:	fbb1 f3f3 	udiv	r3, r1, r3
 80019d0:	3301      	adds	r3, #1
 80019d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019d6:	e051      	b.n	8001a7c <HAL_I2C_Init+0x1dc>
 80019d8:	2304      	movs	r3, #4
 80019da:	e04f      	b.n	8001a7c <HAL_I2C_Init+0x1dc>
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	689b      	ldr	r3, [r3, #8]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d111      	bne.n	8001a08 <HAL_I2C_Init+0x168>
 80019e4:	68fb      	ldr	r3, [r7, #12]
 80019e6:	1e58      	subs	r0, r3, #1
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	6859      	ldr	r1, [r3, #4]
 80019ec:	460b      	mov	r3, r1
 80019ee:	005b      	lsls	r3, r3, #1
 80019f0:	440b      	add	r3, r1
 80019f2:	fbb0 f3f3 	udiv	r3, r0, r3
 80019f6:	3301      	adds	r3, #1
 80019f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	bf0c      	ite	eq
 8001a00:	2301      	moveq	r3, #1
 8001a02:	2300      	movne	r3, #0
 8001a04:	b2db      	uxtb	r3, r3
 8001a06:	e012      	b.n	8001a2e <HAL_I2C_Init+0x18e>
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	1e58      	subs	r0, r3, #1
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	6859      	ldr	r1, [r3, #4]
 8001a10:	460b      	mov	r3, r1
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	440b      	add	r3, r1
 8001a16:	0099      	lsls	r1, r3, #2
 8001a18:	440b      	add	r3, r1
 8001a1a:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a1e:	3301      	adds	r3, #1
 8001a20:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	bf0c      	ite	eq
 8001a28:	2301      	moveq	r3, #1
 8001a2a:	2300      	movne	r3, #0
 8001a2c:	b2db      	uxtb	r3, r3
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <HAL_I2C_Init+0x196>
 8001a32:	2301      	movs	r3, #1
 8001a34:	e022      	b.n	8001a7c <HAL_I2C_Init+0x1dc>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	689b      	ldr	r3, [r3, #8]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d10e      	bne.n	8001a5c <HAL_I2C_Init+0x1bc>
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	1e58      	subs	r0, r3, #1
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6859      	ldr	r1, [r3, #4]
 8001a46:	460b      	mov	r3, r1
 8001a48:	005b      	lsls	r3, r3, #1
 8001a4a:	440b      	add	r3, r1
 8001a4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a50:	3301      	adds	r3, #1
 8001a52:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001a5a:	e00f      	b.n	8001a7c <HAL_I2C_Init+0x1dc>
 8001a5c:	68fb      	ldr	r3, [r7, #12]
 8001a5e:	1e58      	subs	r0, r3, #1
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	6859      	ldr	r1, [r3, #4]
 8001a64:	460b      	mov	r3, r1
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	440b      	add	r3, r1
 8001a6a:	0099      	lsls	r1, r3, #2
 8001a6c:	440b      	add	r3, r1
 8001a6e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001a72:	3301      	adds	r3, #1
 8001a74:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001a78:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001a7c:	6879      	ldr	r1, [r7, #4]
 8001a7e:	6809      	ldr	r1, [r1, #0]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	681b      	ldr	r3, [r3, #0]
 8001a8a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	69da      	ldr	r2, [r3, #28]
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	6a1b      	ldr	r3, [r3, #32]
 8001a96:	431a      	orrs	r2, r3
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	430a      	orrs	r2, r1
 8001a9e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	689b      	ldr	r3, [r3, #8]
 8001aa6:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8001aaa:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8001aae:	687a      	ldr	r2, [r7, #4]
 8001ab0:	6911      	ldr	r1, [r2, #16]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	68d2      	ldr	r2, [r2, #12]
 8001ab6:	4311      	orrs	r1, r2
 8001ab8:	687a      	ldr	r2, [r7, #4]
 8001aba:	6812      	ldr	r2, [r2, #0]
 8001abc:	430b      	orrs	r3, r1
 8001abe:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	68db      	ldr	r3, [r3, #12]
 8001ac6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8001aca:	687b      	ldr	r3, [r7, #4]
 8001acc:	695a      	ldr	r2, [r3, #20]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	699b      	ldr	r3, [r3, #24]
 8001ad2:	431a      	orrs	r2, r3
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	430a      	orrs	r2, r1
 8001ada:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	681a      	ldr	r2, [r3, #0]
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	f042 0201 	orr.w	r2, r2, #1
 8001aea:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2200      	movs	r2, #0
 8001af0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	2220      	movs	r2, #32
 8001af6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	2200      	movs	r2, #0
 8001afe:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	2200      	movs	r2, #0
 8001b04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8001b08:	2300      	movs	r3, #0
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3710      	adds	r7, #16
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	000186a0 	.word	0x000186a0
 8001b18:	001e847f 	.word	0x001e847f
 8001b1c:	003d08ff 	.word	0x003d08ff
 8001b20:	431bde83 	.word	0x431bde83
 8001b24:	10624dd3 	.word	0x10624dd3

08001b28 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b08c      	sub	sp, #48	@ 0x30
 8001b2c:	af02      	add	r7, sp, #8
 8001b2e:	60f8      	str	r0, [r7, #12]
 8001b30:	4608      	mov	r0, r1
 8001b32:	4611      	mov	r1, r2
 8001b34:	461a      	mov	r2, r3
 8001b36:	4603      	mov	r3, r0
 8001b38:	817b      	strh	r3, [r7, #10]
 8001b3a:	460b      	mov	r3, r1
 8001b3c:	813b      	strh	r3, [r7, #8]
 8001b3e:	4613      	mov	r3, r2
 8001b40:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8001b42:	f7ff fbf7 	bl	8001334 <HAL_GetTick>
 8001b46:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001b4e:	b2db      	uxtb	r3, r3
 8001b50:	2b20      	cmp	r3, #32
 8001b52:	f040 8214 	bne.w	8001f7e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8001b56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b58:	9300      	str	r3, [sp, #0]
 8001b5a:	2319      	movs	r3, #25
 8001b5c:	2201      	movs	r2, #1
 8001b5e:	497b      	ldr	r1, [pc, #492]	@ (8001d4c <HAL_I2C_Mem_Read+0x224>)
 8001b60:	68f8      	ldr	r0, [r7, #12]
 8001b62:	f000 fafb 	bl	800215c <I2C_WaitOnFlagUntilTimeout>
 8001b66:	4603      	mov	r3, r0
 8001b68:	2b00      	cmp	r3, #0
 8001b6a:	d001      	beq.n	8001b70 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8001b6c:	2302      	movs	r3, #2
 8001b6e:	e207      	b.n	8001f80 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b76:	2b01      	cmp	r3, #1
 8001b78:	d101      	bne.n	8001b7e <HAL_I2C_Mem_Read+0x56>
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	e200      	b.n	8001f80 <HAL_I2C_Mem_Read+0x458>
 8001b7e:	68fb      	ldr	r3, [r7, #12]
 8001b80:	2201      	movs	r2, #1
 8001b82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	f003 0301 	and.w	r3, r3, #1
 8001b90:	2b01      	cmp	r3, #1
 8001b92:	d007      	beq.n	8001ba4 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f042 0201 	orr.w	r2, r2, #1
 8001ba2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	681a      	ldr	r2, [r3, #0]
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001bb2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	2222      	movs	r2, #34	@ 0x22
 8001bb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	2240      	movs	r2, #64	@ 0x40
 8001bc0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8001bca:	68fb      	ldr	r3, [r7, #12]
 8001bcc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001bce:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8001bd4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001bda:	b29a      	uxth	r2, r3
 8001bdc:	68fb      	ldr	r3, [r7, #12]
 8001bde:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	4a5b      	ldr	r2, [pc, #364]	@ (8001d50 <HAL_I2C_Mem_Read+0x228>)
 8001be4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8001be6:	88f8      	ldrh	r0, [r7, #6]
 8001be8:	893a      	ldrh	r2, [r7, #8]
 8001bea:	8979      	ldrh	r1, [r7, #10]
 8001bec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bee:	9301      	str	r3, [sp, #4]
 8001bf0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001bf2:	9300      	str	r3, [sp, #0]
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	68f8      	ldr	r0, [r7, #12]
 8001bf8:	f000 f9c8 	bl	8001f8c <I2C_RequestMemoryRead>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d001      	beq.n	8001c06 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e1bc      	b.n	8001f80 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d113      	bne.n	8001c36 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c0e:	2300      	movs	r3, #0
 8001c10:	623b      	str	r3, [r7, #32]
 8001c12:	68fb      	ldr	r3, [r7, #12]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	695b      	ldr	r3, [r3, #20]
 8001c18:	623b      	str	r3, [r7, #32]
 8001c1a:	68fb      	ldr	r3, [r7, #12]
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	699b      	ldr	r3, [r3, #24]
 8001c20:	623b      	str	r3, [r7, #32]
 8001c22:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	681a      	ldr	r2, [r3, #0]
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c32:	601a      	str	r2, [r3, #0]
 8001c34:	e190      	b.n	8001f58 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8001c36:	68fb      	ldr	r3, [r7, #12]
 8001c38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c3a:	2b01      	cmp	r3, #1
 8001c3c:	d11b      	bne.n	8001c76 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	681a      	ldr	r2, [r3, #0]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c4c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c4e:	2300      	movs	r3, #0
 8001c50:	61fb      	str	r3, [r7, #28]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	695b      	ldr	r3, [r3, #20]
 8001c58:	61fb      	str	r3, [r7, #28]
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	699b      	ldr	r3, [r3, #24]
 8001c60:	61fb      	str	r3, [r7, #28]
 8001c62:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001c64:	68fb      	ldr	r3, [r7, #12]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	681a      	ldr	r2, [r3, #0]
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001c72:	601a      	str	r2, [r3, #0]
 8001c74:	e170      	b.n	8001f58 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8001c76:	68fb      	ldr	r3, [r7, #12]
 8001c78:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001c7a:	2b02      	cmp	r3, #2
 8001c7c:	d11b      	bne.n	8001cb6 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001c7e:	68fb      	ldr	r3, [r7, #12]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001c8c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8001c8e:	68fb      	ldr	r3, [r7, #12]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001c9c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001c9e:	2300      	movs	r3, #0
 8001ca0:	61bb      	str	r3, [r7, #24]
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	681b      	ldr	r3, [r3, #0]
 8001ca6:	695b      	ldr	r3, [r3, #20]
 8001ca8:	61bb      	str	r3, [r7, #24]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	61bb      	str	r3, [r7, #24]
 8001cb2:	69bb      	ldr	r3, [r7, #24]
 8001cb4:	e150      	b.n	8001f58 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	617b      	str	r3, [r7, #20]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	695b      	ldr	r3, [r3, #20]
 8001cc0:	617b      	str	r3, [r7, #20]
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	699b      	ldr	r3, [r3, #24]
 8001cc8:	617b      	str	r3, [r7, #20]
 8001cca:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8001ccc:	e144      	b.n	8001f58 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cd2:	2b03      	cmp	r3, #3
 8001cd4:	f200 80f1 	bhi.w	8001eba <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001cdc:	2b01      	cmp	r3, #1
 8001cde:	d123      	bne.n	8001d28 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001ce0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ce2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001ce4:	68f8      	ldr	r0, [r7, #12]
 8001ce6:	f000 fb9b 	bl	8002420 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001cea:	4603      	mov	r3, r0
 8001cec:	2b00      	cmp	r3, #0
 8001cee:	d001      	beq.n	8001cf4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8001cf0:	2301      	movs	r3, #1
 8001cf2:	e145      	b.n	8001f80 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	691a      	ldr	r2, [r3, #16]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cfe:	b2d2      	uxtb	r2, r2
 8001d00:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d06:	1c5a      	adds	r2, r3, #1
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d0c:	68fb      	ldr	r3, [r7, #12]
 8001d0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d10:	3b01      	subs	r3, #1
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d1c:	b29b      	uxth	r3, r3
 8001d1e:	3b01      	subs	r3, #1
 8001d20:	b29a      	uxth	r2, r3
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001d26:	e117      	b.n	8001f58 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8001d28:	68fb      	ldr	r3, [r7, #12]
 8001d2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d14e      	bne.n	8001dce <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001d30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001d36:	2200      	movs	r2, #0
 8001d38:	4906      	ldr	r1, [pc, #24]	@ (8001d54 <HAL_I2C_Mem_Read+0x22c>)
 8001d3a:	68f8      	ldr	r0, [r7, #12]
 8001d3c:	f000 fa0e 	bl	800215c <I2C_WaitOnFlagUntilTimeout>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d008      	beq.n	8001d58 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8001d46:	2301      	movs	r3, #1
 8001d48:	e11a      	b.n	8001f80 <HAL_I2C_Mem_Read+0x458>
 8001d4a:	bf00      	nop
 8001d4c:	00100002 	.word	0x00100002
 8001d50:	ffff0000 	.word	0xffff0000
 8001d54:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	681a      	ldr	r2, [r3, #0]
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001d66:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d68:	68fb      	ldr	r3, [r7, #12]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	691a      	ldr	r2, [r3, #16]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001d76:	68fb      	ldr	r3, [r7, #12]
 8001d78:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d7a:	1c5a      	adds	r2, r3, #1
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001d84:	3b01      	subs	r3, #1
 8001d86:	b29a      	uxth	r2, r3
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001d90:	b29b      	uxth	r3, r3
 8001d92:	3b01      	subs	r3, #1
 8001d94:	b29a      	uxth	r2, r3
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001d9a:	68fb      	ldr	r3, [r7, #12]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	691a      	ldr	r2, [r3, #16]
 8001da0:	68fb      	ldr	r3, [r7, #12]
 8001da2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001da4:	b2d2      	uxtb	r2, r2
 8001da6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001dac:	1c5a      	adds	r2, r3, #1
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001db6:	3b01      	subs	r3, #1
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001dc2:	b29b      	uxth	r3, r3
 8001dc4:	3b01      	subs	r3, #1
 8001dc6:	b29a      	uxth	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001dcc:	e0c4      	b.n	8001f58 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dd0:	9300      	str	r3, [sp, #0]
 8001dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	496c      	ldr	r1, [pc, #432]	@ (8001f88 <HAL_I2C_Mem_Read+0x460>)
 8001dd8:	68f8      	ldr	r0, [r7, #12]
 8001dda:	f000 f9bf 	bl	800215c <I2C_WaitOnFlagUntilTimeout>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8001de4:	2301      	movs	r3, #1
 8001de6:	e0cb      	b.n	8001f80 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001de8:	68fb      	ldr	r3, [r7, #12]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001df6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	691a      	ldr	r2, [r3, #16]
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e02:	b2d2      	uxtb	r2, r2
 8001e04:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e06:	68fb      	ldr	r3, [r7, #12]
 8001e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e0a:	1c5a      	adds	r2, r3, #1
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e14:	3b01      	subs	r3, #1
 8001e16:	b29a      	uxth	r2, r3
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e20:	b29b      	uxth	r3, r3
 8001e22:	3b01      	subs	r3, #1
 8001e24:	b29a      	uxth	r2, r3
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8001e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e2c:	9300      	str	r3, [sp, #0]
 8001e2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001e30:	2200      	movs	r2, #0
 8001e32:	4955      	ldr	r1, [pc, #340]	@ (8001f88 <HAL_I2C_Mem_Read+0x460>)
 8001e34:	68f8      	ldr	r0, [r7, #12]
 8001e36:	f000 f991 	bl	800215c <I2C_WaitOnFlagUntilTimeout>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d001      	beq.n	8001e44 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8001e40:	2301      	movs	r3, #1
 8001e42:	e09d      	b.n	8001f80 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001e52:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	691a      	ldr	r2, [r3, #16]
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e5e:	b2d2      	uxtb	r2, r2
 8001e60:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e62:	68fb      	ldr	r3, [r7, #12]
 8001e64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e66:	1c5a      	adds	r2, r3, #1
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e6c:	68fb      	ldr	r3, [r7, #12]
 8001e6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001e70:	3b01      	subs	r3, #1
 8001e72:	b29a      	uxth	r2, r3
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001e7c:	b29b      	uxth	r3, r3
 8001e7e:	3b01      	subs	r3, #1
 8001e80:	b29a      	uxth	r2, r3
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	691a      	ldr	r2, [r3, #16]
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e90:	b2d2      	uxtb	r2, r2
 8001e92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e98:	1c5a      	adds	r2, r3, #1
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001ea2:	3b01      	subs	r3, #1
 8001ea4:	b29a      	uxth	r2, r3
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	3b01      	subs	r3, #1
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	68fb      	ldr	r3, [r7, #12]
 8001eb6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8001eb8:	e04e      	b.n	8001f58 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8001eba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ebc:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8001ebe:	68f8      	ldr	r0, [r7, #12]
 8001ec0:	f000 faae 	bl	8002420 <I2C_WaitOnRXNEFlagUntilTimeout>
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	2b00      	cmp	r3, #0
 8001ec8:	d001      	beq.n	8001ece <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	e058      	b.n	8001f80 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	691a      	ldr	r2, [r3, #16]
 8001ed4:	68fb      	ldr	r3, [r7, #12]
 8001ed6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ed8:	b2d2      	uxtb	r2, r2
 8001eda:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ee0:	1c5a      	adds	r2, r3, #1
 8001ee2:	68fb      	ldr	r3, [r7, #12]
 8001ee4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001eea:	3b01      	subs	r3, #1
 8001eec:	b29a      	uxth	r2, r3
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001ef6:	b29b      	uxth	r3, r3
 8001ef8:	3b01      	subs	r3, #1
 8001efa:	b29a      	uxth	r2, r3
 8001efc:	68fb      	ldr	r3, [r7, #12]
 8001efe:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	695b      	ldr	r3, [r3, #20]
 8001f06:	f003 0304 	and.w	r3, r3, #4
 8001f0a:	2b04      	cmp	r3, #4
 8001f0c:	d124      	bne.n	8001f58 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f12:	2b03      	cmp	r3, #3
 8001f14:	d107      	bne.n	8001f26 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	68fb      	ldr	r3, [r7, #12]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001f24:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	691a      	ldr	r2, [r3, #16]
 8001f2c:	68fb      	ldr	r3, [r7, #12]
 8001f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f30:	b2d2      	uxtb	r2, r2
 8001f32:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001f38:	1c5a      	adds	r2, r3, #1
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8001f3e:	68fb      	ldr	r3, [r7, #12]
 8001f40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f42:	3b01      	subs	r3, #1
 8001f44:	b29a      	uxth	r2, r3
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8001f4a:	68fb      	ldr	r3, [r7, #12]
 8001f4c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8001f4e:	b29b      	uxth	r3, r3
 8001f50:	3b01      	subs	r3, #1
 8001f52:	b29a      	uxth	r2, r3
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	f47f aeb6 	bne.w	8001cce <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8001f62:	68fb      	ldr	r3, [r7, #12]
 8001f64:	2220      	movs	r2, #32
 8001f66:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8001f6a:	68fb      	ldr	r3, [r7, #12]
 8001f6c:	2200      	movs	r2, #0
 8001f6e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001f72:	68fb      	ldr	r3, [r7, #12]
 8001f74:	2200      	movs	r2, #0
 8001f76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	e000      	b.n	8001f80 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8001f7e:	2302      	movs	r3, #2
  }
}
 8001f80:	4618      	mov	r0, r3
 8001f82:	3728      	adds	r7, #40	@ 0x28
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd80      	pop	{r7, pc}
 8001f88:	00010004 	.word	0x00010004

08001f8c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8001f8c:	b580      	push	{r7, lr}
 8001f8e:	b088      	sub	sp, #32
 8001f90:	af02      	add	r7, sp, #8
 8001f92:	60f8      	str	r0, [r7, #12]
 8001f94:	4608      	mov	r0, r1
 8001f96:	4611      	mov	r1, r2
 8001f98:	461a      	mov	r2, r3
 8001f9a:	4603      	mov	r3, r0
 8001f9c:	817b      	strh	r3, [r7, #10]
 8001f9e:	460b      	mov	r3, r1
 8001fa0:	813b      	strh	r3, [r7, #8]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001fa6:	68fb      	ldr	r3, [r7, #12]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681a      	ldr	r2, [r3, #0]
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8001fb4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001fb6:	68fb      	ldr	r3, [r7, #12]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	68fb      	ldr	r3, [r7, #12]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8001fc4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8001fc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc8:	9300      	str	r3, [sp, #0]
 8001fca:	6a3b      	ldr	r3, [r7, #32]
 8001fcc:	2200      	movs	r2, #0
 8001fce:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8001fd2:	68f8      	ldr	r0, [r7, #12]
 8001fd4:	f000 f8c2 	bl	800215c <I2C_WaitOnFlagUntilTimeout>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d00d      	beq.n	8001ffa <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8001fde:	68fb      	ldr	r3, [r7, #12]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001fe8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001fec:	d103      	bne.n	8001ff6 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001ff4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8001ff6:	2303      	movs	r3, #3
 8001ff8:	e0aa      	b.n	8002150 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001ffa:	897b      	ldrh	r3, [r7, #10]
 8001ffc:	b2db      	uxtb	r3, r3
 8001ffe:	461a      	mov	r2, r3
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8002008:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800200a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800200c:	6a3a      	ldr	r2, [r7, #32]
 800200e:	4952      	ldr	r1, [pc, #328]	@ (8002158 <I2C_RequestMemoryRead+0x1cc>)
 8002010:	68f8      	ldr	r0, [r7, #12]
 8002012:	f000 f91d 	bl	8002250 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002016:	4603      	mov	r3, r0
 8002018:	2b00      	cmp	r3, #0
 800201a:	d001      	beq.n	8002020 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800201c:	2301      	movs	r3, #1
 800201e:	e097      	b.n	8002150 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002020:	2300      	movs	r3, #0
 8002022:	617b      	str	r3, [r7, #20]
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	695b      	ldr	r3, [r3, #20]
 800202a:	617b      	str	r3, [r7, #20]
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	699b      	ldr	r3, [r3, #24]
 8002032:	617b      	str	r3, [r7, #20]
 8002034:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002036:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002038:	6a39      	ldr	r1, [r7, #32]
 800203a:	68f8      	ldr	r0, [r7, #12]
 800203c:	f000 f9a8 	bl	8002390 <I2C_WaitOnTXEFlagUntilTimeout>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d00d      	beq.n	8002062 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800204a:	2b04      	cmp	r3, #4
 800204c:	d107      	bne.n	800205e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	68fb      	ldr	r3, [r7, #12]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800205c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e076      	b.n	8002150 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002062:	88fb      	ldrh	r3, [r7, #6]
 8002064:	2b01      	cmp	r3, #1
 8002066:	d105      	bne.n	8002074 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002068:	893b      	ldrh	r3, [r7, #8]
 800206a:	b2da      	uxtb	r2, r3
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	611a      	str	r2, [r3, #16]
 8002072:	e021      	b.n	80020b8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002074:	893b      	ldrh	r3, [r7, #8]
 8002076:	0a1b      	lsrs	r3, r3, #8
 8002078:	b29b      	uxth	r3, r3
 800207a:	b2da      	uxtb	r2, r3
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002082:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002084:	6a39      	ldr	r1, [r7, #32]
 8002086:	68f8      	ldr	r0, [r7, #12]
 8002088:	f000 f982 	bl	8002390 <I2C_WaitOnTXEFlagUntilTimeout>
 800208c:	4603      	mov	r3, r0
 800208e:	2b00      	cmp	r3, #0
 8002090:	d00d      	beq.n	80020ae <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002096:	2b04      	cmp	r3, #4
 8002098:	d107      	bne.n	80020aa <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	681a      	ldr	r2, [r3, #0]
 80020a0:	68fb      	ldr	r3, [r7, #12]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020a8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	e050      	b.n	8002150 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80020ae:	893b      	ldrh	r3, [r7, #8]
 80020b0:	b2da      	uxtb	r2, r3
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80020b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80020ba:	6a39      	ldr	r1, [r7, #32]
 80020bc:	68f8      	ldr	r0, [r7, #12]
 80020be:	f000 f967 	bl	8002390 <I2C_WaitOnTXEFlagUntilTimeout>
 80020c2:	4603      	mov	r3, r0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d00d      	beq.n	80020e4 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020cc:	2b04      	cmp	r3, #4
 80020ce:	d107      	bne.n	80020e0 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80020de:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80020e0:	2301      	movs	r3, #1
 80020e2:	e035      	b.n	8002150 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	681a      	ldr	r2, [r3, #0]
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80020f2:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80020f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020f6:	9300      	str	r3, [sp, #0]
 80020f8:	6a3b      	ldr	r3, [r7, #32]
 80020fa:	2200      	movs	r2, #0
 80020fc:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8002100:	68f8      	ldr	r0, [r7, #12]
 8002102:	f000 f82b 	bl	800215c <I2C_WaitOnFlagUntilTimeout>
 8002106:	4603      	mov	r3, r0
 8002108:	2b00      	cmp	r3, #0
 800210a:	d00d      	beq.n	8002128 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002116:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800211a:	d103      	bne.n	8002124 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002122:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002124:	2303      	movs	r3, #3
 8002126:	e013      	b.n	8002150 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002128:	897b      	ldrh	r3, [r7, #10]
 800212a:	b2db      	uxtb	r3, r3
 800212c:	f043 0301 	orr.w	r3, r3, #1
 8002130:	b2da      	uxtb	r2, r3
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8002138:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800213a:	6a3a      	ldr	r2, [r7, #32]
 800213c:	4906      	ldr	r1, [pc, #24]	@ (8002158 <I2C_RequestMemoryRead+0x1cc>)
 800213e:	68f8      	ldr	r0, [r7, #12]
 8002140:	f000 f886 	bl	8002250 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 800214a:	2301      	movs	r3, #1
 800214c:	e000      	b.n	8002150 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800214e:	2300      	movs	r3, #0
}
 8002150:	4618      	mov	r0, r3
 8002152:	3718      	adds	r7, #24
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	00010002 	.word	0x00010002

0800215c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b084      	sub	sp, #16
 8002160:	af00      	add	r7, sp, #0
 8002162:	60f8      	str	r0, [r7, #12]
 8002164:	60b9      	str	r1, [r7, #8]
 8002166:	603b      	str	r3, [r7, #0]
 8002168:	4613      	mov	r3, r2
 800216a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800216c:	e048      	b.n	8002200 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002174:	d044      	beq.n	8002200 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002176:	f7ff f8dd 	bl	8001334 <HAL_GetTick>
 800217a:	4602      	mov	r2, r0
 800217c:	69bb      	ldr	r3, [r7, #24]
 800217e:	1ad3      	subs	r3, r2, r3
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	429a      	cmp	r2, r3
 8002184:	d302      	bcc.n	800218c <I2C_WaitOnFlagUntilTimeout+0x30>
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d139      	bne.n	8002200 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800218c:	68bb      	ldr	r3, [r7, #8]
 800218e:	0c1b      	lsrs	r3, r3, #16
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b01      	cmp	r3, #1
 8002194:	d10d      	bne.n	80021b2 <I2C_WaitOnFlagUntilTimeout+0x56>
 8002196:	68fb      	ldr	r3, [r7, #12]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	695b      	ldr	r3, [r3, #20]
 800219c:	43da      	mvns	r2, r3
 800219e:	68bb      	ldr	r3, [r7, #8]
 80021a0:	4013      	ands	r3, r2
 80021a2:	b29b      	uxth	r3, r3
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	bf0c      	ite	eq
 80021a8:	2301      	moveq	r3, #1
 80021aa:	2300      	movne	r3, #0
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	461a      	mov	r2, r3
 80021b0:	e00c      	b.n	80021cc <I2C_WaitOnFlagUntilTimeout+0x70>
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	43da      	mvns	r2, r3
 80021ba:	68bb      	ldr	r3, [r7, #8]
 80021bc:	4013      	ands	r3, r2
 80021be:	b29b      	uxth	r3, r3
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	bf0c      	ite	eq
 80021c4:	2301      	moveq	r3, #1
 80021c6:	2300      	movne	r3, #0
 80021c8:	b2db      	uxtb	r3, r3
 80021ca:	461a      	mov	r2, r3
 80021cc:	79fb      	ldrb	r3, [r7, #7]
 80021ce:	429a      	cmp	r2, r3
 80021d0:	d116      	bne.n	8002200 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80021d2:	68fb      	ldr	r3, [r7, #12]
 80021d4:	2200      	movs	r2, #0
 80021d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2220      	movs	r2, #32
 80021dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021ec:	f043 0220 	orr.w	r2, r3, #32
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80021fc:	2301      	movs	r3, #1
 80021fe:	e023      	b.n	8002248 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002200:	68bb      	ldr	r3, [r7, #8]
 8002202:	0c1b      	lsrs	r3, r3, #16
 8002204:	b2db      	uxtb	r3, r3
 8002206:	2b01      	cmp	r3, #1
 8002208:	d10d      	bne.n	8002226 <I2C_WaitOnFlagUntilTimeout+0xca>
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	695b      	ldr	r3, [r3, #20]
 8002210:	43da      	mvns	r2, r3
 8002212:	68bb      	ldr	r3, [r7, #8]
 8002214:	4013      	ands	r3, r2
 8002216:	b29b      	uxth	r3, r3
 8002218:	2b00      	cmp	r3, #0
 800221a:	bf0c      	ite	eq
 800221c:	2301      	moveq	r3, #1
 800221e:	2300      	movne	r3, #0
 8002220:	b2db      	uxtb	r3, r3
 8002222:	461a      	mov	r2, r3
 8002224:	e00c      	b.n	8002240 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8002226:	68fb      	ldr	r3, [r7, #12]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	699b      	ldr	r3, [r3, #24]
 800222c:	43da      	mvns	r2, r3
 800222e:	68bb      	ldr	r3, [r7, #8]
 8002230:	4013      	ands	r3, r2
 8002232:	b29b      	uxth	r3, r3
 8002234:	2b00      	cmp	r3, #0
 8002236:	bf0c      	ite	eq
 8002238:	2301      	moveq	r3, #1
 800223a:	2300      	movne	r3, #0
 800223c:	b2db      	uxtb	r3, r3
 800223e:	461a      	mov	r2, r3
 8002240:	79fb      	ldrb	r3, [r7, #7]
 8002242:	429a      	cmp	r2, r3
 8002244:	d093      	beq.n	800216e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002246:	2300      	movs	r3, #0
}
 8002248:	4618      	mov	r0, r3
 800224a:	3710      	adds	r7, #16
 800224c:	46bd      	mov	sp, r7
 800224e:	bd80      	pop	{r7, pc}

08002250 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	b084      	sub	sp, #16
 8002254:	af00      	add	r7, sp, #0
 8002256:	60f8      	str	r0, [r7, #12]
 8002258:	60b9      	str	r1, [r7, #8]
 800225a:	607a      	str	r2, [r7, #4]
 800225c:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800225e:	e071      	b.n	8002344 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	695b      	ldr	r3, [r3, #20]
 8002266:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800226a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800226e:	d123      	bne.n	80022b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800227e:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002288:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	2200      	movs	r2, #0
 800228e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	2220      	movs	r2, #32
 8002294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	2200      	movs	r2, #0
 800229c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a4:	f043 0204 	orr.w	r2, r3, #4
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2200      	movs	r2, #0
 80022b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80022b4:	2301      	movs	r3, #1
 80022b6:	e067      	b.n	8002388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80022be:	d041      	beq.n	8002344 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022c0:	f7ff f838 	bl	8001334 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	429a      	cmp	r2, r3
 80022ce:	d302      	bcc.n	80022d6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d136      	bne.n	8002344 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80022d6:	68bb      	ldr	r3, [r7, #8]
 80022d8:	0c1b      	lsrs	r3, r3, #16
 80022da:	b2db      	uxtb	r3, r3
 80022dc:	2b01      	cmp	r3, #1
 80022de:	d10c      	bne.n	80022fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	695b      	ldr	r3, [r3, #20]
 80022e6:	43da      	mvns	r2, r3
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	4013      	ands	r3, r2
 80022ec:	b29b      	uxth	r3, r3
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	bf14      	ite	ne
 80022f2:	2301      	movne	r3, #1
 80022f4:	2300      	moveq	r3, #0
 80022f6:	b2db      	uxtb	r3, r3
 80022f8:	e00b      	b.n	8002312 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	699b      	ldr	r3, [r3, #24]
 8002300:	43da      	mvns	r2, r3
 8002302:	68bb      	ldr	r3, [r7, #8]
 8002304:	4013      	ands	r3, r2
 8002306:	b29b      	uxth	r3, r3
 8002308:	2b00      	cmp	r3, #0
 800230a:	bf14      	ite	ne
 800230c:	2301      	movne	r3, #1
 800230e:	2300      	moveq	r3, #0
 8002310:	b2db      	uxtb	r3, r3
 8002312:	2b00      	cmp	r3, #0
 8002314:	d016      	beq.n	8002344 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	2200      	movs	r2, #0
 800231a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2220      	movs	r2, #32
 8002320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	2200      	movs	r2, #0
 8002328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002330:	f043 0220 	orr.w	r2, r3, #32
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2200      	movs	r2, #0
 800233c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002340:	2301      	movs	r3, #1
 8002342:	e021      	b.n	8002388 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	0c1b      	lsrs	r3, r3, #16
 8002348:	b2db      	uxtb	r3, r3
 800234a:	2b01      	cmp	r3, #1
 800234c:	d10c      	bne.n	8002368 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	695b      	ldr	r3, [r3, #20]
 8002354:	43da      	mvns	r2, r3
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	4013      	ands	r3, r2
 800235a:	b29b      	uxth	r3, r3
 800235c:	2b00      	cmp	r3, #0
 800235e:	bf14      	ite	ne
 8002360:	2301      	movne	r3, #1
 8002362:	2300      	moveq	r3, #0
 8002364:	b2db      	uxtb	r3, r3
 8002366:	e00b      	b.n	8002380 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	699b      	ldr	r3, [r3, #24]
 800236e:	43da      	mvns	r2, r3
 8002370:	68bb      	ldr	r3, [r7, #8]
 8002372:	4013      	ands	r3, r2
 8002374:	b29b      	uxth	r3, r3
 8002376:	2b00      	cmp	r3, #0
 8002378:	bf14      	ite	ne
 800237a:	2301      	movne	r3, #1
 800237c:	2300      	moveq	r3, #0
 800237e:	b2db      	uxtb	r3, r3
 8002380:	2b00      	cmp	r3, #0
 8002382:	f47f af6d 	bne.w	8002260 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8002386:	2300      	movs	r3, #0
}
 8002388:	4618      	mov	r0, r3
 800238a:	3710      	adds	r7, #16
 800238c:	46bd      	mov	sp, r7
 800238e:	bd80      	pop	{r7, pc}

08002390 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002390:	b580      	push	{r7, lr}
 8002392:	b084      	sub	sp, #16
 8002394:	af00      	add	r7, sp, #0
 8002396:	60f8      	str	r0, [r7, #12]
 8002398:	60b9      	str	r1, [r7, #8]
 800239a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800239c:	e034      	b.n	8002408 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f000 f89b 	bl	80024da <I2C_IsAcknowledgeFailed>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e034      	b.n	8002418 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80023b4:	d028      	beq.n	8002408 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80023b6:	f7fe ffbd 	bl	8001334 <HAL_GetTick>
 80023ba:	4602      	mov	r2, r0
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	68ba      	ldr	r2, [r7, #8]
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d302      	bcc.n	80023cc <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80023c6:	68bb      	ldr	r3, [r7, #8]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d11d      	bne.n	8002408 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	695b      	ldr	r3, [r3, #20]
 80023d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80023d6:	2b80      	cmp	r3, #128	@ 0x80
 80023d8:	d016      	beq.n	8002408 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	2200      	movs	r2, #0
 80023de:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2220      	movs	r2, #32
 80023e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023f4:	f043 0220 	orr.w	r2, r3, #32
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023fc:	68fb      	ldr	r3, [r7, #12]
 80023fe:	2200      	movs	r2, #0
 8002400:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e007      	b.n	8002418 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	695b      	ldr	r3, [r3, #20]
 800240e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002412:	2b80      	cmp	r3, #128	@ 0x80
 8002414:	d1c3      	bne.n	800239e <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002416:	2300      	movs	r3, #0
}
 8002418:	4618      	mov	r0, r3
 800241a:	3710      	adds	r7, #16
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}

08002420 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002420:	b580      	push	{r7, lr}
 8002422:	b084      	sub	sp, #16
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800242c:	e049      	b.n	80024c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	695b      	ldr	r3, [r3, #20]
 8002434:	f003 0310 	and.w	r3, r3, #16
 8002438:	2b10      	cmp	r3, #16
 800243a:	d119      	bne.n	8002470 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	f06f 0210 	mvn.w	r2, #16
 8002444:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2200      	movs	r2, #0
 800244a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800244c:	68fb      	ldr	r3, [r7, #12]
 800244e:	2220      	movs	r2, #32
 8002450:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2200      	movs	r2, #0
 8002458:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	2200      	movs	r2, #0
 8002468:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800246c:	2301      	movs	r3, #1
 800246e:	e030      	b.n	80024d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002470:	f7fe ff60 	bl	8001334 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	68ba      	ldr	r2, [r7, #8]
 800247c:	429a      	cmp	r2, r3
 800247e:	d302      	bcc.n	8002486 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	2b00      	cmp	r3, #0
 8002484:	d11d      	bne.n	80024c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	695b      	ldr	r3, [r3, #20]
 800248c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002490:	2b40      	cmp	r3, #64	@ 0x40
 8002492:	d016      	beq.n	80024c2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	2200      	movs	r2, #0
 8002498:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800249a:	68fb      	ldr	r3, [r7, #12]
 800249c:	2220      	movs	r2, #32
 800249e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	2200      	movs	r2, #0
 80024a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ae:	f043 0220 	orr.w	r2, r3, #32
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2200      	movs	r2, #0
 80024ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 80024be:	2301      	movs	r3, #1
 80024c0:	e007      	b.n	80024d2 <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80024c2:	68fb      	ldr	r3, [r7, #12]
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	695b      	ldr	r3, [r3, #20]
 80024c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024cc:	2b40      	cmp	r3, #64	@ 0x40
 80024ce:	d1ae      	bne.n	800242e <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80024d0:	2300      	movs	r3, #0
}
 80024d2:	4618      	mov	r0, r3
 80024d4:	3710      	adds	r7, #16
 80024d6:	46bd      	mov	sp, r7
 80024d8:	bd80      	pop	{r7, pc}

080024da <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80024da:	b480      	push	{r7}
 80024dc:	b083      	sub	sp, #12
 80024de:	af00      	add	r7, sp, #0
 80024e0:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	695b      	ldr	r3, [r3, #20]
 80024e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80024ec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80024f0:	d11b      	bne.n	800252a <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80024fa:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2200      	movs	r2, #0
 8002500:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2220      	movs	r2, #32
 8002506:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	2200      	movs	r2, #0
 800250e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002516:	f043 0204 	orr.w	r2, r3, #4
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2200      	movs	r2, #0
 8002522:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002526:	2301      	movs	r3, #1
 8002528:	e000      	b.n	800252c <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr

08002538 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
 8002540:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d101      	bne.n	800254c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e0cc      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800254c:	4b68      	ldr	r3, [pc, #416]	@ (80026f0 <HAL_RCC_ClockConfig+0x1b8>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	f003 030f 	and.w	r3, r3, #15
 8002554:	683a      	ldr	r2, [r7, #0]
 8002556:	429a      	cmp	r2, r3
 8002558:	d90c      	bls.n	8002574 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800255a:	4b65      	ldr	r3, [pc, #404]	@ (80026f0 <HAL_RCC_ClockConfig+0x1b8>)
 800255c:	683a      	ldr	r2, [r7, #0]
 800255e:	b2d2      	uxtb	r2, r2
 8002560:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002562:	4b63      	ldr	r3, [pc, #396]	@ (80026f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	f003 030f 	and.w	r3, r3, #15
 800256a:	683a      	ldr	r2, [r7, #0]
 800256c:	429a      	cmp	r2, r3
 800256e:	d001      	beq.n	8002574 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e0b8      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 0302 	and.w	r3, r3, #2
 800257c:	2b00      	cmp	r3, #0
 800257e:	d020      	beq.n	80025c2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	f003 0304 	and.w	r3, r3, #4
 8002588:	2b00      	cmp	r3, #0
 800258a:	d005      	beq.n	8002598 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800258c:	4b59      	ldr	r3, [pc, #356]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 800258e:	689b      	ldr	r3, [r3, #8]
 8002590:	4a58      	ldr	r2, [pc, #352]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002592:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002596:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	f003 0308 	and.w	r3, r3, #8
 80025a0:	2b00      	cmp	r3, #0
 80025a2:	d005      	beq.n	80025b0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025a4:	4b53      	ldr	r3, [pc, #332]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 80025a6:	689b      	ldr	r3, [r3, #8]
 80025a8:	4a52      	ldr	r2, [pc, #328]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 80025aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80025ae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025b0:	4b50      	ldr	r3, [pc, #320]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	689b      	ldr	r3, [r3, #8]
 80025bc:	494d      	ldr	r1, [pc, #308]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 80025be:	4313      	orrs	r3, r2
 80025c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	f003 0301 	and.w	r3, r3, #1
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d044      	beq.n	8002658 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	2b01      	cmp	r3, #1
 80025d4:	d107      	bne.n	80025e6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025d6:	4b47      	ldr	r3, [pc, #284]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d119      	bne.n	8002616 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80025e2:	2301      	movs	r3, #1
 80025e4:	e07f      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	685b      	ldr	r3, [r3, #4]
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d003      	beq.n	80025f6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80025f2:	2b03      	cmp	r3, #3
 80025f4:	d107      	bne.n	8002606 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80025f6:	4b3f      	ldr	r3, [pc, #252]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025fe:	2b00      	cmp	r3, #0
 8002600:	d109      	bne.n	8002616 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002602:	2301      	movs	r3, #1
 8002604:	e06f      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002606:	4b3b      	ldr	r3, [pc, #236]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f003 0302 	and.w	r3, r3, #2
 800260e:	2b00      	cmp	r3, #0
 8002610:	d101      	bne.n	8002616 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e067      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002616:	4b37      	ldr	r3, [pc, #220]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002618:	689b      	ldr	r3, [r3, #8]
 800261a:	f023 0203 	bic.w	r2, r3, #3
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	685b      	ldr	r3, [r3, #4]
 8002622:	4934      	ldr	r1, [pc, #208]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002624:	4313      	orrs	r3, r2
 8002626:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002628:	f7fe fe84 	bl	8001334 <HAL_GetTick>
 800262c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800262e:	e00a      	b.n	8002646 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002630:	f7fe fe80 	bl	8001334 <HAL_GetTick>
 8002634:	4602      	mov	r2, r0
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	1ad3      	subs	r3, r2, r3
 800263a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800263e:	4293      	cmp	r3, r2
 8002640:	d901      	bls.n	8002646 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002642:	2303      	movs	r3, #3
 8002644:	e04f      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002646:	4b2b      	ldr	r3, [pc, #172]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	f003 020c 	and.w	r2, r3, #12
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	685b      	ldr	r3, [r3, #4]
 8002652:	009b      	lsls	r3, r3, #2
 8002654:	429a      	cmp	r2, r3
 8002656:	d1eb      	bne.n	8002630 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002658:	4b25      	ldr	r3, [pc, #148]	@ (80026f0 <HAL_RCC_ClockConfig+0x1b8>)
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f003 030f 	and.w	r3, r3, #15
 8002660:	683a      	ldr	r2, [r7, #0]
 8002662:	429a      	cmp	r2, r3
 8002664:	d20c      	bcs.n	8002680 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002666:	4b22      	ldr	r3, [pc, #136]	@ (80026f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002668:	683a      	ldr	r2, [r7, #0]
 800266a:	b2d2      	uxtb	r2, r2
 800266c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800266e:	4b20      	ldr	r3, [pc, #128]	@ (80026f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	f003 030f 	and.w	r3, r3, #15
 8002676:	683a      	ldr	r2, [r7, #0]
 8002678:	429a      	cmp	r2, r3
 800267a:	d001      	beq.n	8002680 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800267c:	2301      	movs	r3, #1
 800267e:	e032      	b.n	80026e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 0304 	and.w	r3, r3, #4
 8002688:	2b00      	cmp	r3, #0
 800268a:	d008      	beq.n	800269e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800268c:	4b19      	ldr	r3, [pc, #100]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 800268e:	689b      	ldr	r3, [r3, #8]
 8002690:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	4916      	ldr	r1, [pc, #88]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 800269a:	4313      	orrs	r3, r2
 800269c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 0308 	and.w	r3, r3, #8
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d009      	beq.n	80026be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80026aa:	4b12      	ldr	r3, [pc, #72]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 80026ac:	689b      	ldr	r3, [r3, #8]
 80026ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	691b      	ldr	r3, [r3, #16]
 80026b6:	00db      	lsls	r3, r3, #3
 80026b8:	490e      	ldr	r1, [pc, #56]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 80026ba:	4313      	orrs	r3, r2
 80026bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026be:	f000 f873 	bl	80027a8 <HAL_RCC_GetSysClockFreq>
 80026c2:	4602      	mov	r2, r0
 80026c4:	4b0b      	ldr	r3, [pc, #44]	@ (80026f4 <HAL_RCC_ClockConfig+0x1bc>)
 80026c6:	689b      	ldr	r3, [r3, #8]
 80026c8:	091b      	lsrs	r3, r3, #4
 80026ca:	f003 030f 	and.w	r3, r3, #15
 80026ce:	490a      	ldr	r1, [pc, #40]	@ (80026f8 <HAL_RCC_ClockConfig+0x1c0>)
 80026d0:	5ccb      	ldrb	r3, [r1, r3]
 80026d2:	fa22 f303 	lsr.w	r3, r2, r3
 80026d6:	4a09      	ldr	r2, [pc, #36]	@ (80026fc <HAL_RCC_ClockConfig+0x1c4>)
 80026d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80026da:	4b09      	ldr	r3, [pc, #36]	@ (8002700 <HAL_RCC_ClockConfig+0x1c8>)
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4618      	mov	r0, r3
 80026e0:	f7fe fd14 	bl	800110c <HAL_InitTick>

  return HAL_OK;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3710      	adds	r7, #16
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	40023c00 	.word	0x40023c00
 80026f4:	40023800 	.word	0x40023800
 80026f8:	08009374 	.word	0x08009374
 80026fc:	20000004 	.word	0x20000004
 8002700:	20000008 	.word	0x20000008

08002704 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002704:	b480      	push	{r7}
 8002706:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002708:	4b03      	ldr	r3, [pc, #12]	@ (8002718 <HAL_RCC_GetHCLKFreq+0x14>)
 800270a:	681b      	ldr	r3, [r3, #0]
}
 800270c:	4618      	mov	r0, r3
 800270e:	46bd      	mov	sp, r7
 8002710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	20000004 	.word	0x20000004

0800271c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002720:	f7ff fff0 	bl	8002704 <HAL_RCC_GetHCLKFreq>
 8002724:	4602      	mov	r2, r0
 8002726:	4b05      	ldr	r3, [pc, #20]	@ (800273c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002728:	689b      	ldr	r3, [r3, #8]
 800272a:	0a9b      	lsrs	r3, r3, #10
 800272c:	f003 0307 	and.w	r3, r3, #7
 8002730:	4903      	ldr	r1, [pc, #12]	@ (8002740 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002732:	5ccb      	ldrb	r3, [r1, r3]
 8002734:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002738:	4618      	mov	r0, r3
 800273a:	bd80      	pop	{r7, pc}
 800273c:	40023800 	.word	0x40023800
 8002740:	08009384 	.word	0x08009384

08002744 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002744:	b480      	push	{r7}
 8002746:	b083      	sub	sp, #12
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
 800274c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	220f      	movs	r2, #15
 8002752:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002754:	4b12      	ldr	r3, [pc, #72]	@ (80027a0 <HAL_RCC_GetClockConfig+0x5c>)
 8002756:	689b      	ldr	r3, [r3, #8]
 8002758:	f003 0203 	and.w	r2, r3, #3
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002760:	4b0f      	ldr	r3, [pc, #60]	@ (80027a0 <HAL_RCC_GetClockConfig+0x5c>)
 8002762:	689b      	ldr	r3, [r3, #8]
 8002764:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800276c:	4b0c      	ldr	r3, [pc, #48]	@ (80027a0 <HAL_RCC_GetClockConfig+0x5c>)
 800276e:	689b      	ldr	r3, [r3, #8]
 8002770:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002778:	4b09      	ldr	r3, [pc, #36]	@ (80027a0 <HAL_RCC_GetClockConfig+0x5c>)
 800277a:	689b      	ldr	r3, [r3, #8]
 800277c:	08db      	lsrs	r3, r3, #3
 800277e:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002786:	4b07      	ldr	r3, [pc, #28]	@ (80027a4 <HAL_RCC_GetClockConfig+0x60>)
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f003 020f 	and.w	r2, r3, #15
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	601a      	str	r2, [r3, #0]
}
 8002792:	bf00      	nop
 8002794:	370c      	adds	r7, #12
 8002796:	46bd      	mov	sp, r7
 8002798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800279c:	4770      	bx	lr
 800279e:	bf00      	nop
 80027a0:	40023800 	.word	0x40023800
 80027a4:	40023c00 	.word	0x40023c00

080027a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80027a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80027ac:	b0a6      	sub	sp, #152	@ 0x98
 80027ae:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80027b0:	2300      	movs	r3, #0
 80027b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  uint32_t pllvco = 0U;
 80027b6:	2300      	movs	r3, #0
 80027b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  uint32_t pllp = 0U;
 80027bc:	2300      	movs	r3, #0
 80027be:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  uint32_t pllr = 0U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  uint32_t sysclockfreq = 0U;
 80027c8:	2300      	movs	r3, #0
 80027ca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80027ce:	4bc8      	ldr	r3, [pc, #800]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x348>)
 80027d0:	689b      	ldr	r3, [r3, #8]
 80027d2:	f003 030c 	and.w	r3, r3, #12
 80027d6:	2b0c      	cmp	r3, #12
 80027d8:	f200 817e 	bhi.w	8002ad8 <HAL_RCC_GetSysClockFreq+0x330>
 80027dc:	a201      	add	r2, pc, #4	@ (adr r2, 80027e4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80027de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e2:	bf00      	nop
 80027e4:	08002819 	.word	0x08002819
 80027e8:	08002ad9 	.word	0x08002ad9
 80027ec:	08002ad9 	.word	0x08002ad9
 80027f0:	08002ad9 	.word	0x08002ad9
 80027f4:	08002821 	.word	0x08002821
 80027f8:	08002ad9 	.word	0x08002ad9
 80027fc:	08002ad9 	.word	0x08002ad9
 8002800:	08002ad9 	.word	0x08002ad9
 8002804:	08002829 	.word	0x08002829
 8002808:	08002ad9 	.word	0x08002ad9
 800280c:	08002ad9 	.word	0x08002ad9
 8002810:	08002ad9 	.word	0x08002ad9
 8002814:	08002993 	.word	0x08002993
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002818:	4bb6      	ldr	r3, [pc, #728]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x34c>)
 800281a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 800281e:	e15f      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002820:	4bb5      	ldr	r3, [pc, #724]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x350>)
 8002822:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002826:	e15b      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002828:	4bb1      	ldr	r3, [pc, #708]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x348>)
 800282a:	685b      	ldr	r3, [r3, #4]
 800282c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002830:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002834:	4bae      	ldr	r3, [pc, #696]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800283c:	2b00      	cmp	r3, #0
 800283e:	d031      	beq.n	80028a4 <HAL_RCC_GetSysClockFreq+0xfc>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002840:	4bab      	ldr	r3, [pc, #684]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002842:	685b      	ldr	r3, [r3, #4]
 8002844:	099b      	lsrs	r3, r3, #6
 8002846:	2200      	movs	r2, #0
 8002848:	66bb      	str	r3, [r7, #104]	@ 0x68
 800284a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800284c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800284e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002852:	663b      	str	r3, [r7, #96]	@ 0x60
 8002854:	2300      	movs	r3, #0
 8002856:	667b      	str	r3, [r7, #100]	@ 0x64
 8002858:	4ba7      	ldr	r3, [pc, #668]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x350>)
 800285a:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800285e:	462a      	mov	r2, r5
 8002860:	fb03 f202 	mul.w	r2, r3, r2
 8002864:	2300      	movs	r3, #0
 8002866:	4621      	mov	r1, r4
 8002868:	fb01 f303 	mul.w	r3, r1, r3
 800286c:	4413      	add	r3, r2
 800286e:	4aa2      	ldr	r2, [pc, #648]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x350>)
 8002870:	4621      	mov	r1, r4
 8002872:	fba1 1202 	umull	r1, r2, r1, r2
 8002876:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8002878:	460a      	mov	r2, r1
 800287a:	67ba      	str	r2, [r7, #120]	@ 0x78
 800287c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800287e:	4413      	add	r3, r2
 8002880:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002882:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002886:	2200      	movs	r2, #0
 8002888:	65bb      	str	r3, [r7, #88]	@ 0x58
 800288a:	65fa      	str	r2, [r7, #92]	@ 0x5c
 800288c:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002890:	e9d7 011e 	ldrd	r0, r1, [r7, #120]	@ 0x78
 8002894:	f7fd fd06 	bl	80002a4 <__aeabi_uldivmod>
 8002898:	4602      	mov	r2, r0
 800289a:	460b      	mov	r3, r1
 800289c:	4613      	mov	r3, r2
 800289e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80028a2:	e064      	b.n	800296e <HAL_RCC_GetSysClockFreq+0x1c6>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80028a4:	4b92      	ldr	r3, [pc, #584]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x348>)
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	099b      	lsrs	r3, r3, #6
 80028aa:	2200      	movs	r2, #0
 80028ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80028ae:	657a      	str	r2, [r7, #84]	@ 0x54
 80028b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80028b2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80028b6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80028b8:	2300      	movs	r3, #0
 80028ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80028bc:	e9d7 4512 	ldrd	r4, r5, [r7, #72]	@ 0x48
 80028c0:	4622      	mov	r2, r4
 80028c2:	462b      	mov	r3, r5
 80028c4:	f04f 0000 	mov.w	r0, #0
 80028c8:	f04f 0100 	mov.w	r1, #0
 80028cc:	0159      	lsls	r1, r3, #5
 80028ce:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80028d2:	0150      	lsls	r0, r2, #5
 80028d4:	4602      	mov	r2, r0
 80028d6:	460b      	mov	r3, r1
 80028d8:	4621      	mov	r1, r4
 80028da:	1a51      	subs	r1, r2, r1
 80028dc:	6139      	str	r1, [r7, #16]
 80028de:	4629      	mov	r1, r5
 80028e0:	eb63 0301 	sbc.w	r3, r3, r1
 80028e4:	617b      	str	r3, [r7, #20]
 80028e6:	f04f 0200 	mov.w	r2, #0
 80028ea:	f04f 0300 	mov.w	r3, #0
 80028ee:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80028f2:	4659      	mov	r1, fp
 80028f4:	018b      	lsls	r3, r1, #6
 80028f6:	4651      	mov	r1, sl
 80028f8:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80028fc:	4651      	mov	r1, sl
 80028fe:	018a      	lsls	r2, r1, #6
 8002900:	4651      	mov	r1, sl
 8002902:	ebb2 0801 	subs.w	r8, r2, r1
 8002906:	4659      	mov	r1, fp
 8002908:	eb63 0901 	sbc.w	r9, r3, r1
 800290c:	f04f 0200 	mov.w	r2, #0
 8002910:	f04f 0300 	mov.w	r3, #0
 8002914:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002918:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800291c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002920:	4690      	mov	r8, r2
 8002922:	4699      	mov	r9, r3
 8002924:	4623      	mov	r3, r4
 8002926:	eb18 0303 	adds.w	r3, r8, r3
 800292a:	60bb      	str	r3, [r7, #8]
 800292c:	462b      	mov	r3, r5
 800292e:	eb49 0303 	adc.w	r3, r9, r3
 8002932:	60fb      	str	r3, [r7, #12]
 8002934:	f04f 0200 	mov.w	r2, #0
 8002938:	f04f 0300 	mov.w	r3, #0
 800293c:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002940:	4629      	mov	r1, r5
 8002942:	028b      	lsls	r3, r1, #10
 8002944:	4621      	mov	r1, r4
 8002946:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800294a:	4621      	mov	r1, r4
 800294c:	028a      	lsls	r2, r1, #10
 800294e:	4610      	mov	r0, r2
 8002950:	4619      	mov	r1, r3
 8002952:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002956:	2200      	movs	r2, #0
 8002958:	643b      	str	r3, [r7, #64]	@ 0x40
 800295a:	647a      	str	r2, [r7, #68]	@ 0x44
 800295c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002960:	f7fd fca0 	bl	80002a4 <__aeabi_uldivmod>
 8002964:	4602      	mov	r2, r0
 8002966:	460b      	mov	r3, r1
 8002968:	4613      	mov	r3, r2
 800296a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800296e:	4b60      	ldr	r3, [pc, #384]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	0c1b      	lsrs	r3, r3, #16
 8002974:	f003 0303 	and.w	r3, r3, #3
 8002978:	3301      	adds	r3, #1
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88

      sysclockfreq = pllvco / pllp;
 8002980:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002984:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002988:	fbb2 f3f3 	udiv	r3, r2, r3
 800298c:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002990:	e0a6      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002992:	4b57      	ldr	r3, [pc, #348]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002994:	685b      	ldr	r3, [r3, #4]
 8002996:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800299a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800299e:	4b54      	ldr	r3, [pc, #336]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x348>)
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d02a      	beq.n	8002a00 <HAL_RCC_GetSysClockFreq+0x258>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80029aa:	4b51      	ldr	r3, [pc, #324]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x348>)
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	099b      	lsrs	r3, r3, #6
 80029b0:	2200      	movs	r2, #0
 80029b2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80029b4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80029b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80029bc:	2100      	movs	r1, #0
 80029be:	4b4e      	ldr	r3, [pc, #312]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x350>)
 80029c0:	fb03 f201 	mul.w	r2, r3, r1
 80029c4:	2300      	movs	r3, #0
 80029c6:	fb00 f303 	mul.w	r3, r0, r3
 80029ca:	4413      	add	r3, r2
 80029cc:	4a4a      	ldr	r2, [pc, #296]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x350>)
 80029ce:	fba0 1202 	umull	r1, r2, r0, r2
 80029d2:	677a      	str	r2, [r7, #116]	@ 0x74
 80029d4:	460a      	mov	r2, r1
 80029d6:	673a      	str	r2, [r7, #112]	@ 0x70
 80029d8:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 80029da:	4413      	add	r3, r2
 80029dc:	677b      	str	r3, [r7, #116]	@ 0x74
 80029de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029e2:	2200      	movs	r2, #0
 80029e4:	633b      	str	r3, [r7, #48]	@ 0x30
 80029e6:	637a      	str	r2, [r7, #52]	@ 0x34
 80029e8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80029ec:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 80029f0:	f7fd fc58 	bl	80002a4 <__aeabi_uldivmod>
 80029f4:	4602      	mov	r2, r0
 80029f6:	460b      	mov	r3, r1
 80029f8:	4613      	mov	r3, r2
 80029fa:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80029fe:	e05b      	b.n	8002ab8 <HAL_RCC_GetSysClockFreq+0x310>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002a00:	4b3b      	ldr	r3, [pc, #236]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	099b      	lsrs	r3, r3, #6
 8002a06:	2200      	movs	r2, #0
 8002a08:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002a0a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002a12:	623b      	str	r3, [r7, #32]
 8002a14:	2300      	movs	r3, #0
 8002a16:	627b      	str	r3, [r7, #36]	@ 0x24
 8002a18:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002a1c:	4642      	mov	r2, r8
 8002a1e:	464b      	mov	r3, r9
 8002a20:	f04f 0000 	mov.w	r0, #0
 8002a24:	f04f 0100 	mov.w	r1, #0
 8002a28:	0159      	lsls	r1, r3, #5
 8002a2a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002a2e:	0150      	lsls	r0, r2, #5
 8002a30:	4602      	mov	r2, r0
 8002a32:	460b      	mov	r3, r1
 8002a34:	4641      	mov	r1, r8
 8002a36:	ebb2 0a01 	subs.w	sl, r2, r1
 8002a3a:	4649      	mov	r1, r9
 8002a3c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002a40:	f04f 0200 	mov.w	r2, #0
 8002a44:	f04f 0300 	mov.w	r3, #0
 8002a48:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002a4c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002a50:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002a54:	ebb2 040a 	subs.w	r4, r2, sl
 8002a58:	eb63 050b 	sbc.w	r5, r3, fp
 8002a5c:	f04f 0200 	mov.w	r2, #0
 8002a60:	f04f 0300 	mov.w	r3, #0
 8002a64:	00eb      	lsls	r3, r5, #3
 8002a66:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002a6a:	00e2      	lsls	r2, r4, #3
 8002a6c:	4614      	mov	r4, r2
 8002a6e:	461d      	mov	r5, r3
 8002a70:	4643      	mov	r3, r8
 8002a72:	18e3      	adds	r3, r4, r3
 8002a74:	603b      	str	r3, [r7, #0]
 8002a76:	464b      	mov	r3, r9
 8002a78:	eb45 0303 	adc.w	r3, r5, r3
 8002a7c:	607b      	str	r3, [r7, #4]
 8002a7e:	f04f 0200 	mov.w	r2, #0
 8002a82:	f04f 0300 	mov.w	r3, #0
 8002a86:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002a8a:	4629      	mov	r1, r5
 8002a8c:	028b      	lsls	r3, r1, #10
 8002a8e:	4621      	mov	r1, r4
 8002a90:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002a94:	4621      	mov	r1, r4
 8002a96:	028a      	lsls	r2, r1, #10
 8002a98:	4610      	mov	r0, r2
 8002a9a:	4619      	mov	r1, r3
 8002a9c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	61bb      	str	r3, [r7, #24]
 8002aa4:	61fa      	str	r2, [r7, #28]
 8002aa6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002aaa:	f7fd fbfb 	bl	80002a4 <__aeabi_uldivmod>
 8002aae:	4602      	mov	r2, r0
 8002ab0:	460b      	mov	r3, r1
 8002ab2:	4613      	mov	r3, r2
 8002ab4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 8002ab8:	4b0d      	ldr	r3, [pc, #52]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x348>)
 8002aba:	685b      	ldr	r3, [r3, #4]
 8002abc:	0f1b      	lsrs	r3, r3, #28
 8002abe:	f003 0307 	and.w	r3, r3, #7
 8002ac2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84

      sysclockfreq = pllvco / pllr;
 8002ac6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002aca:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ad2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002ad6:	e003      	b.n	8002ae0 <HAL_RCC_GetSysClockFreq+0x338>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002ad8:	4b06      	ldr	r3, [pc, #24]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x34c>)
 8002ada:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
      break;
 8002ade:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ae0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3798      	adds	r7, #152	@ 0x98
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002aee:	bf00      	nop
 8002af0:	40023800 	.word	0x40023800
 8002af4:	00f42400 	.word	0x00f42400
 8002af8:	017d7840 	.word	0x017d7840

08002afc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002afc:	b580      	push	{r7, lr}
 8002afe:	b086      	sub	sp, #24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d101      	bne.n	8002b0e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e28d      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	f003 0301 	and.w	r3, r3, #1
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f000 8083 	beq.w	8002c22 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8002b1c:	4b94      	ldr	r3, [pc, #592]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002b1e:	689b      	ldr	r3, [r3, #8]
 8002b20:	f003 030c 	and.w	r3, r3, #12
 8002b24:	2b04      	cmp	r3, #4
 8002b26:	d019      	beq.n	8002b5c <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b28:	4b91      	ldr	r3, [pc, #580]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002b2a:	689b      	ldr	r3, [r3, #8]
 8002b2c:	f003 030c 	and.w	r3, r3, #12
        || \
 8002b30:	2b08      	cmp	r3, #8
 8002b32:	d106      	bne.n	8002b42 <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b34:	4b8e      	ldr	r3, [pc, #568]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b40:	d00c      	beq.n	8002b5c <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b42:	4b8b      	ldr	r3, [pc, #556]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002b44:	689b      	ldr	r3, [r3, #8]
 8002b46:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8002b4a:	2b0c      	cmp	r3, #12
 8002b4c:	d112      	bne.n	8002b74 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002b4e:	4b88      	ldr	r3, [pc, #544]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002b50:	685b      	ldr	r3, [r3, #4]
 8002b52:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002b56:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002b5a:	d10b      	bne.n	8002b74 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b5c:	4b84      	ldr	r3, [pc, #528]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b64:	2b00      	cmp	r3, #0
 8002b66:	d05b      	beq.n	8002c20 <HAL_RCC_OscConfig+0x124>
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d157      	bne.n	8002c20 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8002b70:	2301      	movs	r3, #1
 8002b72:	e25a      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b7c:	d106      	bne.n	8002b8c <HAL_RCC_OscConfig+0x90>
 8002b7e:	4b7c      	ldr	r3, [pc, #496]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	4a7b      	ldr	r2, [pc, #492]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002b84:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b88:	6013      	str	r3, [r2, #0]
 8002b8a:	e01d      	b.n	8002bc8 <HAL_RCC_OscConfig+0xcc>
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	685b      	ldr	r3, [r3, #4]
 8002b90:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b94:	d10c      	bne.n	8002bb0 <HAL_RCC_OscConfig+0xb4>
 8002b96:	4b76      	ldr	r3, [pc, #472]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	4a75      	ldr	r2, [pc, #468]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002b9c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002ba0:	6013      	str	r3, [r2, #0]
 8002ba2:	4b73      	ldr	r3, [pc, #460]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a72      	ldr	r2, [pc, #456]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002ba8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bac:	6013      	str	r3, [r2, #0]
 8002bae:	e00b      	b.n	8002bc8 <HAL_RCC_OscConfig+0xcc>
 8002bb0:	4b6f      	ldr	r3, [pc, #444]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	4a6e      	ldr	r2, [pc, #440]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002bb6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bba:	6013      	str	r3, [r2, #0]
 8002bbc:	4b6c      	ldr	r3, [pc, #432]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	4a6b      	ldr	r2, [pc, #428]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002bc2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002bc6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d013      	beq.n	8002bf8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bd0:	f7fe fbb0 	bl	8001334 <HAL_GetTick>
 8002bd4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bd6:	e008      	b.n	8002bea <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bd8:	f7fe fbac 	bl	8001334 <HAL_GetTick>
 8002bdc:	4602      	mov	r2, r0
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	1ad3      	subs	r3, r2, r3
 8002be2:	2b64      	cmp	r3, #100	@ 0x64
 8002be4:	d901      	bls.n	8002bea <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8002be6:	2303      	movs	r3, #3
 8002be8:	e21f      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002bea:	4b61      	ldr	r3, [pc, #388]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d0f0      	beq.n	8002bd8 <HAL_RCC_OscConfig+0xdc>
 8002bf6:	e014      	b.n	8002c22 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bf8:	f7fe fb9c 	bl	8001334 <HAL_GetTick>
 8002bfc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002bfe:	e008      	b.n	8002c12 <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c00:	f7fe fb98 	bl	8001334 <HAL_GetTick>
 8002c04:	4602      	mov	r2, r0
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	1ad3      	subs	r3, r2, r3
 8002c0a:	2b64      	cmp	r3, #100	@ 0x64
 8002c0c:	d901      	bls.n	8002c12 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	e20b      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002c12:	4b57      	ldr	r3, [pc, #348]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d1f0      	bne.n	8002c00 <HAL_RCC_OscConfig+0x104>
 8002c1e:	e000      	b.n	8002c22 <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c20:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 0302 	and.w	r3, r3, #2
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d06f      	beq.n	8002d0e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8002c2e:	4b50      	ldr	r3, [pc, #320]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002c30:	689b      	ldr	r3, [r3, #8]
 8002c32:	f003 030c 	and.w	r3, r3, #12
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d017      	beq.n	8002c6a <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002c3a:	4b4d      	ldr	r3, [pc, #308]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002c3c:	689b      	ldr	r3, [r3, #8]
 8002c3e:	f003 030c 	and.w	r3, r3, #12
        || \
 8002c42:	2b08      	cmp	r3, #8
 8002c44:	d105      	bne.n	8002c52 <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002c46:	4b4a      	ldr	r3, [pc, #296]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d00b      	beq.n	8002c6a <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c52:	4b47      	ldr	r3, [pc, #284]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002c54:	689b      	ldr	r3, [r3, #8]
 8002c56:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8002c5a:	2b0c      	cmp	r3, #12
 8002c5c:	d11c      	bne.n	8002c98 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002c5e:	4b44      	ldr	r3, [pc, #272]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d116      	bne.n	8002c98 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c6a:	4b41      	ldr	r3, [pc, #260]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	f003 0302 	and.w	r3, r3, #2
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d005      	beq.n	8002c82 <HAL_RCC_OscConfig+0x186>
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	68db      	ldr	r3, [r3, #12]
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d001      	beq.n	8002c82 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8002c7e:	2301      	movs	r3, #1
 8002c80:	e1d3      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c82:	4b3b      	ldr	r3, [pc, #236]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	00db      	lsls	r3, r3, #3
 8002c90:	4937      	ldr	r1, [pc, #220]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002c92:	4313      	orrs	r3, r2
 8002c94:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c96:	e03a      	b.n	8002d0e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	68db      	ldr	r3, [r3, #12]
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d020      	beq.n	8002ce2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002ca0:	4b34      	ldr	r3, [pc, #208]	@ (8002d74 <HAL_RCC_OscConfig+0x278>)
 8002ca2:	2201      	movs	r2, #1
 8002ca4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca6:	f7fe fb45 	bl	8001334 <HAL_GetTick>
 8002caa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cac:	e008      	b.n	8002cc0 <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cae:	f7fe fb41 	bl	8001334 <HAL_GetTick>
 8002cb2:	4602      	mov	r2, r0
 8002cb4:	693b      	ldr	r3, [r7, #16]
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d901      	bls.n	8002cc0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	e1b4      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002cc0:	4b2b      	ldr	r3, [pc, #172]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 0302 	and.w	r3, r3, #2
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d0f0      	beq.n	8002cae <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ccc:	4b28      	ldr	r3, [pc, #160]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	691b      	ldr	r3, [r3, #16]
 8002cd8:	00db      	lsls	r3, r3, #3
 8002cda:	4925      	ldr	r1, [pc, #148]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	600b      	str	r3, [r1, #0]
 8002ce0:	e015      	b.n	8002d0e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002ce2:	4b24      	ldr	r3, [pc, #144]	@ (8002d74 <HAL_RCC_OscConfig+0x278>)
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ce8:	f7fe fb24 	bl	8001334 <HAL_GetTick>
 8002cec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002cee:	e008      	b.n	8002d02 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cf0:	f7fe fb20 	bl	8001334 <HAL_GetTick>
 8002cf4:	4602      	mov	r2, r0
 8002cf6:	693b      	ldr	r3, [r7, #16]
 8002cf8:	1ad3      	subs	r3, r2, r3
 8002cfa:	2b02      	cmp	r3, #2
 8002cfc:	d901      	bls.n	8002d02 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002cfe:	2303      	movs	r3, #3
 8002d00:	e193      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d02:	4b1b      	ldr	r3, [pc, #108]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002d04:	681b      	ldr	r3, [r3, #0]
 8002d06:	f003 0302 	and.w	r3, r3, #2
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d1f0      	bne.n	8002cf0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f003 0308 	and.w	r3, r3, #8
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d036      	beq.n	8002d88 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	695b      	ldr	r3, [r3, #20]
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d016      	beq.n	8002d50 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002d22:	4b15      	ldr	r3, [pc, #84]	@ (8002d78 <HAL_RCC_OscConfig+0x27c>)
 8002d24:	2201      	movs	r2, #1
 8002d26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d28:	f7fe fb04 	bl	8001334 <HAL_GetTick>
 8002d2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d2e:	e008      	b.n	8002d42 <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d30:	f7fe fb00 	bl	8001334 <HAL_GetTick>
 8002d34:	4602      	mov	r2, r0
 8002d36:	693b      	ldr	r3, [r7, #16]
 8002d38:	1ad3      	subs	r3, r2, r3
 8002d3a:	2b02      	cmp	r3, #2
 8002d3c:	d901      	bls.n	8002d42 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8002d3e:	2303      	movs	r3, #3
 8002d40:	e173      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002d42:	4b0b      	ldr	r3, [pc, #44]	@ (8002d70 <HAL_RCC_OscConfig+0x274>)
 8002d44:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d0f0      	beq.n	8002d30 <HAL_RCC_OscConfig+0x234>
 8002d4e:	e01b      	b.n	8002d88 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d50:	4b09      	ldr	r3, [pc, #36]	@ (8002d78 <HAL_RCC_OscConfig+0x27c>)
 8002d52:	2200      	movs	r2, #0
 8002d54:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d56:	f7fe faed 	bl	8001334 <HAL_GetTick>
 8002d5a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d5c:	e00e      	b.n	8002d7c <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d5e:	f7fe fae9 	bl	8001334 <HAL_GetTick>
 8002d62:	4602      	mov	r2, r0
 8002d64:	693b      	ldr	r3, [r7, #16]
 8002d66:	1ad3      	subs	r3, r2, r3
 8002d68:	2b02      	cmp	r3, #2
 8002d6a:	d907      	bls.n	8002d7c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8002d6c:	2303      	movs	r3, #3
 8002d6e:	e15c      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
 8002d70:	40023800 	.word	0x40023800
 8002d74:	42470000 	.word	0x42470000
 8002d78:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002d7c:	4b8a      	ldr	r3, [pc, #552]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002d7e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002d80:	f003 0302 	and.w	r3, r3, #2
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d1ea      	bne.n	8002d5e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0304 	and.w	r3, r3, #4
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	f000 8097 	beq.w	8002ec4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d96:	2300      	movs	r3, #0
 8002d98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d9a:	4b83      	ldr	r3, [pc, #524]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002d9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d10f      	bne.n	8002dc6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002da6:	2300      	movs	r3, #0
 8002da8:	60bb      	str	r3, [r7, #8]
 8002daa:	4b7f      	ldr	r3, [pc, #508]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dae:	4a7e      	ldr	r2, [pc, #504]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002db0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002db4:	6413      	str	r3, [r2, #64]	@ 0x40
 8002db6:	4b7c      	ldr	r3, [pc, #496]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002dba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002dbe:	60bb      	str	r3, [r7, #8]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002dc6:	4b79      	ldr	r3, [pc, #484]	@ (8002fac <HAL_RCC_OscConfig+0x4b0>)
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d118      	bne.n	8002e04 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002dd2:	4b76      	ldr	r3, [pc, #472]	@ (8002fac <HAL_RCC_OscConfig+0x4b0>)
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	4a75      	ldr	r2, [pc, #468]	@ (8002fac <HAL_RCC_OscConfig+0x4b0>)
 8002dd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ddc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dde:	f7fe faa9 	bl	8001334 <HAL_GetTick>
 8002de2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002de4:	e008      	b.n	8002df8 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002de6:	f7fe faa5 	bl	8001334 <HAL_GetTick>
 8002dea:	4602      	mov	r2, r0
 8002dec:	693b      	ldr	r3, [r7, #16]
 8002dee:	1ad3      	subs	r3, r2, r3
 8002df0:	2b02      	cmp	r3, #2
 8002df2:	d901      	bls.n	8002df8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8002df4:	2303      	movs	r3, #3
 8002df6:	e118      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002df8:	4b6c      	ldr	r3, [pc, #432]	@ (8002fac <HAL_RCC_OscConfig+0x4b0>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	d0f0      	beq.n	8002de6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	689b      	ldr	r3, [r3, #8]
 8002e08:	2b01      	cmp	r3, #1
 8002e0a:	d106      	bne.n	8002e1a <HAL_RCC_OscConfig+0x31e>
 8002e0c:	4b66      	ldr	r3, [pc, #408]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002e0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e10:	4a65      	ldr	r2, [pc, #404]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002e12:	f043 0301 	orr.w	r3, r3, #1
 8002e16:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e18:	e01c      	b.n	8002e54 <HAL_RCC_OscConfig+0x358>
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	2b05      	cmp	r3, #5
 8002e20:	d10c      	bne.n	8002e3c <HAL_RCC_OscConfig+0x340>
 8002e22:	4b61      	ldr	r3, [pc, #388]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e26:	4a60      	ldr	r2, [pc, #384]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002e28:	f043 0304 	orr.w	r3, r3, #4
 8002e2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e2e:	4b5e      	ldr	r3, [pc, #376]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002e30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e32:	4a5d      	ldr	r2, [pc, #372]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002e34:	f043 0301 	orr.w	r3, r3, #1
 8002e38:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e3a:	e00b      	b.n	8002e54 <HAL_RCC_OscConfig+0x358>
 8002e3c:	4b5a      	ldr	r3, [pc, #360]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002e3e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e40:	4a59      	ldr	r2, [pc, #356]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002e42:	f023 0301 	bic.w	r3, r3, #1
 8002e46:	6713      	str	r3, [r2, #112]	@ 0x70
 8002e48:	4b57      	ldr	r3, [pc, #348]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002e4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e4c:	4a56      	ldr	r2, [pc, #344]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002e4e:	f023 0304 	bic.w	r3, r3, #4
 8002e52:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	689b      	ldr	r3, [r3, #8]
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d015      	beq.n	8002e88 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e5c:	f7fe fa6a 	bl	8001334 <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e62:	e00a      	b.n	8002e7a <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e64:	f7fe fa66 	bl	8001334 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d901      	bls.n	8002e7a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e0d7      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e7a:	4b4b      	ldr	r3, [pc, #300]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002e7c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e7e:	f003 0302 	and.w	r3, r3, #2
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d0ee      	beq.n	8002e64 <HAL_RCC_OscConfig+0x368>
 8002e86:	e014      	b.n	8002eb2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e88:	f7fe fa54 	bl	8001334 <HAL_GetTick>
 8002e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e8e:	e00a      	b.n	8002ea6 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e90:	f7fe fa50 	bl	8001334 <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	693b      	ldr	r3, [r7, #16]
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e9e:	4293      	cmp	r3, r2
 8002ea0:	d901      	bls.n	8002ea6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	e0c1      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002ea6:	4b40      	ldr	r3, [pc, #256]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002ea8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002eaa:	f003 0302 	and.w	r3, r3, #2
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d1ee      	bne.n	8002e90 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002eb2:	7dfb      	ldrb	r3, [r7, #23]
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d105      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eb8:	4b3b      	ldr	r3, [pc, #236]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002eba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ebc:	4a3a      	ldr	r2, [pc, #232]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002ebe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002ec2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	f000 80ad 	beq.w	8003028 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002ece:	4b36      	ldr	r3, [pc, #216]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	f003 030c 	and.w	r3, r3, #12
 8002ed6:	2b08      	cmp	r3, #8
 8002ed8:	d060      	beq.n	8002f9c <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	699b      	ldr	r3, [r3, #24]
 8002ede:	2b02      	cmp	r3, #2
 8002ee0:	d145      	bne.n	8002f6e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ee2:	4b33      	ldr	r3, [pc, #204]	@ (8002fb0 <HAL_RCC_OscConfig+0x4b4>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ee8:	f7fe fa24 	bl	8001334 <HAL_GetTick>
 8002eec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eee:	e008      	b.n	8002f02 <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ef0:	f7fe fa20 	bl	8001334 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d901      	bls.n	8002f02 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e093      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f02:	4b29      	ldr	r3, [pc, #164]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d1f0      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	69da      	ldr	r2, [r3, #28]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a1b      	ldr	r3, [r3, #32]
 8002f16:	431a      	orrs	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f1c:	019b      	lsls	r3, r3, #6
 8002f1e:	431a      	orrs	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f24:	085b      	lsrs	r3, r3, #1
 8002f26:	3b01      	subs	r3, #1
 8002f28:	041b      	lsls	r3, r3, #16
 8002f2a:	431a      	orrs	r2, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f30:	061b      	lsls	r3, r3, #24
 8002f32:	431a      	orrs	r2, r3
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f38:	071b      	lsls	r3, r3, #28
 8002f3a:	491b      	ldr	r1, [pc, #108]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f40:	4b1b      	ldr	r3, [pc, #108]	@ (8002fb0 <HAL_RCC_OscConfig+0x4b4>)
 8002f42:	2201      	movs	r2, #1
 8002f44:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f46:	f7fe f9f5 	bl	8001334 <HAL_GetTick>
 8002f4a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f4c:	e008      	b.n	8002f60 <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4e:	f7fe f9f1 	bl	8001334 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d901      	bls.n	8002f60 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8002f5c:	2303      	movs	r3, #3
 8002f5e:	e064      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f60:	4b11      	ldr	r3, [pc, #68]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d0f0      	beq.n	8002f4e <HAL_RCC_OscConfig+0x452>
 8002f6c:	e05c      	b.n	8003028 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f6e:	4b10      	ldr	r3, [pc, #64]	@ (8002fb0 <HAL_RCC_OscConfig+0x4b4>)
 8002f70:	2200      	movs	r2, #0
 8002f72:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f74:	f7fe f9de 	bl	8001334 <HAL_GetTick>
 8002f78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f7a:	e008      	b.n	8002f8e <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f7c:	f7fe f9da 	bl	8001334 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	693b      	ldr	r3, [r7, #16]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	2b02      	cmp	r3, #2
 8002f88:	d901      	bls.n	8002f8e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8002f8a:	2303      	movs	r3, #3
 8002f8c:	e04d      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f8e:	4b06      	ldr	r3, [pc, #24]	@ (8002fa8 <HAL_RCC_OscConfig+0x4ac>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d1f0      	bne.n	8002f7c <HAL_RCC_OscConfig+0x480>
 8002f9a:	e045      	b.n	8003028 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	699b      	ldr	r3, [r3, #24]
 8002fa0:	2b01      	cmp	r3, #1
 8002fa2:	d107      	bne.n	8002fb4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8002fa4:	2301      	movs	r3, #1
 8002fa6:	e040      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
 8002fa8:	40023800 	.word	0x40023800
 8002fac:	40007000 	.word	0x40007000
 8002fb0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002fb4:	4b1f      	ldr	r3, [pc, #124]	@ (8003034 <HAL_RCC_OscConfig+0x538>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d030      	beq.n	8003024 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002fcc:	429a      	cmp	r2, r3
 8002fce:	d129      	bne.n	8003024 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d122      	bne.n	8003024 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002fde:	68fa      	ldr	r2, [r7, #12]
 8002fe0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002fe4:	4013      	ands	r3, r2
 8002fe6:	687a      	ldr	r2, [r7, #4]
 8002fe8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d119      	bne.n	8003024 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ffa:	085b      	lsrs	r3, r3, #1
 8002ffc:	3b01      	subs	r3, #1
 8002ffe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003000:	429a      	cmp	r2, r3
 8003002:	d10f      	bne.n	8003024 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800300e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003010:	429a      	cmp	r2, r3
 8003012:	d107      	bne.n	8003024 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800301e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003020:	429a      	cmp	r2, r3
 8003022:	d001      	beq.n	8003028 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e000      	b.n	800302a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003028:	2300      	movs	r3, #0
}
 800302a:	4618      	mov	r0, r3
 800302c:	3718      	adds	r7, #24
 800302e:	46bd      	mov	sp, r7
 8003030:	bd80      	pop	{r7, pc}
 8003032:	bf00      	nop
 8003034:	40023800 	.word	0x40023800

08003038 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	b082      	sub	sp, #8
 800303c:	af00      	add	r7, sp, #0
 800303e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2b00      	cmp	r3, #0
 8003044:	d101      	bne.n	800304a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e041      	b.n	80030ce <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003050:	b2db      	uxtb	r3, r3
 8003052:	2b00      	cmp	r3, #0
 8003054:	d106      	bne.n	8003064 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800305e:	6878      	ldr	r0, [r7, #4]
 8003060:	f7fd fff8 	bl	8001054 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	2202      	movs	r2, #2
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681a      	ldr	r2, [r3, #0]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	3304      	adds	r3, #4
 8003074:	4619      	mov	r1, r3
 8003076:	4610      	mov	r0, r2
 8003078:	f000 fc62 	bl	8003940 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2201      	movs	r2, #1
 8003080:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	2201      	movs	r2, #1
 8003088:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	2201      	movs	r2, #1
 8003090:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	2201      	movs	r2, #1
 8003098:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	2201      	movs	r2, #1
 80030a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	2201      	movs	r2, #1
 80030a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	2201      	movs	r2, #1
 80030b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	2201      	movs	r2, #1
 80030b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2201      	movs	r2, #1
 80030c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	2201      	movs	r2, #1
 80030c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80030cc:	2300      	movs	r3, #0
}
 80030ce:	4618      	mov	r0, r3
 80030d0:	3708      	adds	r7, #8
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bd80      	pop	{r7, pc}
	...

080030d8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80030d8:	b480      	push	{r7}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
 80030de:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030e6:	b2db      	uxtb	r3, r3
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d001      	beq.n	80030f0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80030ec:	2301      	movs	r3, #1
 80030ee:	e04e      	b.n	800318e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2202      	movs	r2, #2
 80030f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	68da      	ldr	r2, [r3, #12]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f042 0201 	orr.w	r2, r2, #1
 8003106:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	4a23      	ldr	r2, [pc, #140]	@ (800319c <HAL_TIM_Base_Start_IT+0xc4>)
 800310e:	4293      	cmp	r3, r2
 8003110:	d022      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800311a:	d01d      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a1f      	ldr	r2, [pc, #124]	@ (80031a0 <HAL_TIM_Base_Start_IT+0xc8>)
 8003122:	4293      	cmp	r3, r2
 8003124:	d018      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	4a1e      	ldr	r2, [pc, #120]	@ (80031a4 <HAL_TIM_Base_Start_IT+0xcc>)
 800312c:	4293      	cmp	r3, r2
 800312e:	d013      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	4a1c      	ldr	r2, [pc, #112]	@ (80031a8 <HAL_TIM_Base_Start_IT+0xd0>)
 8003136:	4293      	cmp	r3, r2
 8003138:	d00e      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a1b      	ldr	r2, [pc, #108]	@ (80031ac <HAL_TIM_Base_Start_IT+0xd4>)
 8003140:	4293      	cmp	r3, r2
 8003142:	d009      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	4a19      	ldr	r2, [pc, #100]	@ (80031b0 <HAL_TIM_Base_Start_IT+0xd8>)
 800314a:	4293      	cmp	r3, r2
 800314c:	d004      	beq.n	8003158 <HAL_TIM_Base_Start_IT+0x80>
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a18      	ldr	r2, [pc, #96]	@ (80031b4 <HAL_TIM_Base_Start_IT+0xdc>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d111      	bne.n	800317c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	689b      	ldr	r3, [r3, #8]
 800315e:	f003 0307 	and.w	r3, r3, #7
 8003162:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	2b06      	cmp	r3, #6
 8003168:	d010      	beq.n	800318c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	681a      	ldr	r2, [r3, #0]
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f042 0201 	orr.w	r2, r2, #1
 8003178:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800317a:	e007      	b.n	800318c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f042 0201 	orr.w	r2, r2, #1
 800318a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800318c:	2300      	movs	r3, #0
}
 800318e:	4618      	mov	r0, r3
 8003190:	3714      	adds	r7, #20
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	40010000 	.word	0x40010000
 80031a0:	40000400 	.word	0x40000400
 80031a4:	40000800 	.word	0x40000800
 80031a8:	40000c00 	.word	0x40000c00
 80031ac:	40010400 	.word	0x40010400
 80031b0:	40014000 	.word	0x40014000
 80031b4:	40001800 	.word	0x40001800

080031b8 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80031b8:	b580      	push	{r7, lr}
 80031ba:	b082      	sub	sp, #8
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d101      	bne.n	80031ca <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80031c6:	2301      	movs	r3, #1
 80031c8:	e041      	b.n	800324e <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80031d0:	b2db      	uxtb	r3, r3
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d106      	bne.n	80031e4 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	2200      	movs	r2, #0
 80031da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80031de:	6878      	ldr	r0, [r7, #4]
 80031e0:	f000 f839 	bl	8003256 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	2202      	movs	r2, #2
 80031e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	3304      	adds	r3, #4
 80031f4:	4619      	mov	r1, r3
 80031f6:	4610      	mov	r0, r2
 80031f8:	f000 fba2 	bl	8003940 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2201      	movs	r2, #1
 8003200:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	2201      	movs	r2, #1
 8003208:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	2201      	movs	r2, #1
 8003210:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	2201      	movs	r2, #1
 8003218:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	2201      	movs	r2, #1
 8003220:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	2201      	movs	r2, #1
 8003228:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	2201      	movs	r2, #1
 8003230:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	2201      	movs	r2, #1
 8003238:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2201      	movs	r2, #1
 8003248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800324c:	2300      	movs	r3, #0
}
 800324e:	4618      	mov	r0, r3
 8003250:	3708      	adds	r7, #8
 8003252:	46bd      	mov	sp, r7
 8003254:	bd80      	pop	{r7, pc}

08003256 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003256:	b480      	push	{r7}
 8003258:	b083      	sub	sp, #12
 800325a:	af00      	add	r7, sp, #0
 800325c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800325e:	bf00      	nop
 8003260:	370c      	adds	r7, #12
 8003262:	46bd      	mov	sp, r7
 8003264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003268:	4770      	bx	lr
	...

0800326c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b084      	sub	sp, #16
 8003270:	af00      	add	r7, sp, #0
 8003272:	6078      	str	r0, [r7, #4]
 8003274:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	2b00      	cmp	r3, #0
 800327a:	d109      	bne.n	8003290 <HAL_TIM_PWM_Start+0x24>
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003282:	b2db      	uxtb	r3, r3
 8003284:	2b01      	cmp	r3, #1
 8003286:	bf14      	ite	ne
 8003288:	2301      	movne	r3, #1
 800328a:	2300      	moveq	r3, #0
 800328c:	b2db      	uxtb	r3, r3
 800328e:	e022      	b.n	80032d6 <HAL_TIM_PWM_Start+0x6a>
 8003290:	683b      	ldr	r3, [r7, #0]
 8003292:	2b04      	cmp	r3, #4
 8003294:	d109      	bne.n	80032aa <HAL_TIM_PWM_Start+0x3e>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800329c:	b2db      	uxtb	r3, r3
 800329e:	2b01      	cmp	r3, #1
 80032a0:	bf14      	ite	ne
 80032a2:	2301      	movne	r3, #1
 80032a4:	2300      	moveq	r3, #0
 80032a6:	b2db      	uxtb	r3, r3
 80032a8:	e015      	b.n	80032d6 <HAL_TIM_PWM_Start+0x6a>
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	2b08      	cmp	r3, #8
 80032ae:	d109      	bne.n	80032c4 <HAL_TIM_PWM_Start+0x58>
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	2b01      	cmp	r3, #1
 80032ba:	bf14      	ite	ne
 80032bc:	2301      	movne	r3, #1
 80032be:	2300      	moveq	r3, #0
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	e008      	b.n	80032d6 <HAL_TIM_PWM_Start+0x6a>
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032ca:	b2db      	uxtb	r3, r3
 80032cc:	2b01      	cmp	r3, #1
 80032ce:	bf14      	ite	ne
 80032d0:	2301      	movne	r3, #1
 80032d2:	2300      	moveq	r3, #0
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d001      	beq.n	80032de <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80032da:	2301      	movs	r3, #1
 80032dc:	e07c      	b.n	80033d8 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80032de:	683b      	ldr	r3, [r7, #0]
 80032e0:	2b00      	cmp	r3, #0
 80032e2:	d104      	bne.n	80032ee <HAL_TIM_PWM_Start+0x82>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2202      	movs	r2, #2
 80032e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032ec:	e013      	b.n	8003316 <HAL_TIM_PWM_Start+0xaa>
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	2b04      	cmp	r3, #4
 80032f2:	d104      	bne.n	80032fe <HAL_TIM_PWM_Start+0x92>
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2202      	movs	r2, #2
 80032f8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032fc:	e00b      	b.n	8003316 <HAL_TIM_PWM_Start+0xaa>
 80032fe:	683b      	ldr	r3, [r7, #0]
 8003300:	2b08      	cmp	r3, #8
 8003302:	d104      	bne.n	800330e <HAL_TIM_PWM_Start+0xa2>
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	2202      	movs	r2, #2
 8003308:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800330c:	e003      	b.n	8003316 <HAL_TIM_PWM_Start+0xaa>
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2202      	movs	r2, #2
 8003312:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	2201      	movs	r2, #1
 800331c:	6839      	ldr	r1, [r7, #0]
 800331e:	4618      	mov	r0, r3
 8003320:	f000 fdfe 	bl	8003f20 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a2d      	ldr	r2, [pc, #180]	@ (80033e0 <HAL_TIM_PWM_Start+0x174>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d004      	beq.n	8003338 <HAL_TIM_PWM_Start+0xcc>
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	4a2c      	ldr	r2, [pc, #176]	@ (80033e4 <HAL_TIM_PWM_Start+0x178>)
 8003334:	4293      	cmp	r3, r2
 8003336:	d101      	bne.n	800333c <HAL_TIM_PWM_Start+0xd0>
 8003338:	2301      	movs	r3, #1
 800333a:	e000      	b.n	800333e <HAL_TIM_PWM_Start+0xd2>
 800333c:	2300      	movs	r3, #0
 800333e:	2b00      	cmp	r3, #0
 8003340:	d007      	beq.n	8003352 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003350:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4a22      	ldr	r2, [pc, #136]	@ (80033e0 <HAL_TIM_PWM_Start+0x174>)
 8003358:	4293      	cmp	r3, r2
 800335a:	d022      	beq.n	80033a2 <HAL_TIM_PWM_Start+0x136>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003364:	d01d      	beq.n	80033a2 <HAL_TIM_PWM_Start+0x136>
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a1f      	ldr	r2, [pc, #124]	@ (80033e8 <HAL_TIM_PWM_Start+0x17c>)
 800336c:	4293      	cmp	r3, r2
 800336e:	d018      	beq.n	80033a2 <HAL_TIM_PWM_Start+0x136>
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681b      	ldr	r3, [r3, #0]
 8003374:	4a1d      	ldr	r2, [pc, #116]	@ (80033ec <HAL_TIM_PWM_Start+0x180>)
 8003376:	4293      	cmp	r3, r2
 8003378:	d013      	beq.n	80033a2 <HAL_TIM_PWM_Start+0x136>
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	681b      	ldr	r3, [r3, #0]
 800337e:	4a1c      	ldr	r2, [pc, #112]	@ (80033f0 <HAL_TIM_PWM_Start+0x184>)
 8003380:	4293      	cmp	r3, r2
 8003382:	d00e      	beq.n	80033a2 <HAL_TIM_PWM_Start+0x136>
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	4a16      	ldr	r2, [pc, #88]	@ (80033e4 <HAL_TIM_PWM_Start+0x178>)
 800338a:	4293      	cmp	r3, r2
 800338c:	d009      	beq.n	80033a2 <HAL_TIM_PWM_Start+0x136>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a18      	ldr	r2, [pc, #96]	@ (80033f4 <HAL_TIM_PWM_Start+0x188>)
 8003394:	4293      	cmp	r3, r2
 8003396:	d004      	beq.n	80033a2 <HAL_TIM_PWM_Start+0x136>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	4a16      	ldr	r2, [pc, #88]	@ (80033f8 <HAL_TIM_PWM_Start+0x18c>)
 800339e:	4293      	cmp	r3, r2
 80033a0:	d111      	bne.n	80033c6 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	689b      	ldr	r3, [r3, #8]
 80033a8:	f003 0307 	and.w	r3, r3, #7
 80033ac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	2b06      	cmp	r3, #6
 80033b2:	d010      	beq.n	80033d6 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0201 	orr.w	r2, r2, #1
 80033c2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033c4:	e007      	b.n	80033d6 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f042 0201 	orr.w	r2, r2, #1
 80033d4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	4618      	mov	r0, r3
 80033da:	3710      	adds	r7, #16
 80033dc:	46bd      	mov	sp, r7
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	40010000 	.word	0x40010000
 80033e4:	40010400 	.word	0x40010400
 80033e8:	40000400 	.word	0x40000400
 80033ec:	40000800 	.word	0x40000800
 80033f0:	40000c00 	.word	0x40000c00
 80033f4:	40014000 	.word	0x40014000
 80033f8:	40001800 	.word	0x40001800

080033fc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b084      	sub	sp, #16
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	691b      	ldr	r3, [r3, #16]
 8003412:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	f003 0302 	and.w	r3, r3, #2
 800341a:	2b00      	cmp	r3, #0
 800341c:	d020      	beq.n	8003460 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	f003 0302 	and.w	r3, r3, #2
 8003424:	2b00      	cmp	r3, #0
 8003426:	d01b      	beq.n	8003460 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f06f 0202 	mvn.w	r2, #2
 8003430:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	2201      	movs	r2, #1
 8003436:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	681b      	ldr	r3, [r3, #0]
 800343c:	699b      	ldr	r3, [r3, #24]
 800343e:	f003 0303 	and.w	r3, r3, #3
 8003442:	2b00      	cmp	r3, #0
 8003444:	d003      	beq.n	800344e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003446:	6878      	ldr	r0, [r7, #4]
 8003448:	f000 fa5b 	bl	8003902 <HAL_TIM_IC_CaptureCallback>
 800344c:	e005      	b.n	800345a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800344e:	6878      	ldr	r0, [r7, #4]
 8003450:	f000 fa4d 	bl	80038ee <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003454:	6878      	ldr	r0, [r7, #4]
 8003456:	f000 fa5e 	bl	8003916 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2200      	movs	r2, #0
 800345e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	f003 0304 	and.w	r3, r3, #4
 8003466:	2b00      	cmp	r3, #0
 8003468:	d020      	beq.n	80034ac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	f003 0304 	and.w	r3, r3, #4
 8003470:	2b00      	cmp	r3, #0
 8003472:	d01b      	beq.n	80034ac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f06f 0204 	mvn.w	r2, #4
 800347c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	2202      	movs	r2, #2
 8003482:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	699b      	ldr	r3, [r3, #24]
 800348a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800348e:	2b00      	cmp	r3, #0
 8003490:	d003      	beq.n	800349a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003492:	6878      	ldr	r0, [r7, #4]
 8003494:	f000 fa35 	bl	8003902 <HAL_TIM_IC_CaptureCallback>
 8003498:	e005      	b.n	80034a6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800349a:	6878      	ldr	r0, [r7, #4]
 800349c:	f000 fa27 	bl	80038ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034a0:	6878      	ldr	r0, [r7, #4]
 80034a2:	f000 fa38 	bl	8003916 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2200      	movs	r2, #0
 80034aa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80034ac:	68bb      	ldr	r3, [r7, #8]
 80034ae:	f003 0308 	and.w	r3, r3, #8
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d020      	beq.n	80034f8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	f003 0308 	and.w	r3, r3, #8
 80034bc:	2b00      	cmp	r3, #0
 80034be:	d01b      	beq.n	80034f8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f06f 0208 	mvn.w	r2, #8
 80034c8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2204      	movs	r2, #4
 80034ce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	69db      	ldr	r3, [r3, #28]
 80034d6:	f003 0303 	and.w	r3, r3, #3
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d003      	beq.n	80034e6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f000 fa0f 	bl	8003902 <HAL_TIM_IC_CaptureCallback>
 80034e4:	e005      	b.n	80034f2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80034e6:	6878      	ldr	r0, [r7, #4]
 80034e8:	f000 fa01 	bl	80038ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034ec:	6878      	ldr	r0, [r7, #4]
 80034ee:	f000 fa12 	bl	8003916 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	2200      	movs	r2, #0
 80034f6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	f003 0310 	and.w	r3, r3, #16
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d020      	beq.n	8003544 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	f003 0310 	and.w	r3, r3, #16
 8003508:	2b00      	cmp	r3, #0
 800350a:	d01b      	beq.n	8003544 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f06f 0210 	mvn.w	r2, #16
 8003514:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	2208      	movs	r2, #8
 800351a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	69db      	ldr	r3, [r3, #28]
 8003522:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003526:	2b00      	cmp	r3, #0
 8003528:	d003      	beq.n	8003532 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 f9e9 	bl	8003902 <HAL_TIM_IC_CaptureCallback>
 8003530:	e005      	b.n	800353e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003532:	6878      	ldr	r0, [r7, #4]
 8003534:	f000 f9db 	bl	80038ee <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003538:	6878      	ldr	r0, [r7, #4]
 800353a:	f000 f9ec 	bl	8003916 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	2200      	movs	r2, #0
 8003542:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8003544:	68bb      	ldr	r3, [r7, #8]
 8003546:	f003 0301 	and.w	r3, r3, #1
 800354a:	2b00      	cmp	r3, #0
 800354c:	d00c      	beq.n	8003568 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	f003 0301 	and.w	r3, r3, #1
 8003554:	2b00      	cmp	r3, #0
 8003556:	d007      	beq.n	8003568 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	f06f 0201 	mvn.w	r2, #1
 8003560:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003562:	6878      	ldr	r0, [r7, #4]
 8003564:	f7fd fb3c 	bl	8000be0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8003568:	68bb      	ldr	r3, [r7, #8]
 800356a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800356e:	2b00      	cmp	r3, #0
 8003570:	d00c      	beq.n	800358c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003572:	68fb      	ldr	r3, [r7, #12]
 8003574:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003578:	2b00      	cmp	r3, #0
 800357a:	d007      	beq.n	800358c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003584:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003586:	6878      	ldr	r0, [r7, #4]
 8003588:	f000 fdc8 	bl	800411c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800358c:	68bb      	ldr	r3, [r7, #8]
 800358e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003592:	2b00      	cmp	r3, #0
 8003594:	d00c      	beq.n	80035b0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800359c:	2b00      	cmp	r3, #0
 800359e:	d007      	beq.n	80035b0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80035a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80035aa:	6878      	ldr	r0, [r7, #4]
 80035ac:	f000 f9bd 	bl	800392a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80035b0:	68bb      	ldr	r3, [r7, #8]
 80035b2:	f003 0320 	and.w	r3, r3, #32
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d00c      	beq.n	80035d4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	f003 0320 	and.w	r3, r3, #32
 80035c0:	2b00      	cmp	r3, #0
 80035c2:	d007      	beq.n	80035d4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f06f 0220 	mvn.w	r2, #32
 80035cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80035ce:	6878      	ldr	r0, [r7, #4]
 80035d0:	f000 fd9a 	bl	8004108 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80035d4:	bf00      	nop
 80035d6:	3710      	adds	r7, #16
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}

080035dc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b086      	sub	sp, #24
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	60f8      	str	r0, [r7, #12]
 80035e4:	60b9      	str	r1, [r7, #8]
 80035e6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80035e8:	2300      	movs	r3, #0
 80035ea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035f2:	2b01      	cmp	r3, #1
 80035f4:	d101      	bne.n	80035fa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80035f6:	2302      	movs	r3, #2
 80035f8:	e0ae      	b.n	8003758 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	2201      	movs	r2, #1
 80035fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2b0c      	cmp	r3, #12
 8003606:	f200 809f 	bhi.w	8003748 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800360a:	a201      	add	r2, pc, #4	@ (adr r2, 8003610 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800360c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003610:	08003645 	.word	0x08003645
 8003614:	08003749 	.word	0x08003749
 8003618:	08003749 	.word	0x08003749
 800361c:	08003749 	.word	0x08003749
 8003620:	08003685 	.word	0x08003685
 8003624:	08003749 	.word	0x08003749
 8003628:	08003749 	.word	0x08003749
 800362c:	08003749 	.word	0x08003749
 8003630:	080036c7 	.word	0x080036c7
 8003634:	08003749 	.word	0x08003749
 8003638:	08003749 	.word	0x08003749
 800363c:	08003749 	.word	0x08003749
 8003640:	08003707 	.word	0x08003707
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	68b9      	ldr	r1, [r7, #8]
 800364a:	4618      	mov	r0, r3
 800364c:	f000 fa1e 	bl	8003a8c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	699a      	ldr	r2, [r3, #24]
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f042 0208 	orr.w	r2, r2, #8
 800365e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	699a      	ldr	r2, [r3, #24]
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f022 0204 	bic.w	r2, r2, #4
 800366e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	6999      	ldr	r1, [r3, #24]
 8003676:	68bb      	ldr	r3, [r7, #8]
 8003678:	691a      	ldr	r2, [r3, #16]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	430a      	orrs	r2, r1
 8003680:	619a      	str	r2, [r3, #24]
      break;
 8003682:	e064      	b.n	800374e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	68b9      	ldr	r1, [r7, #8]
 800368a:	4618      	mov	r0, r3
 800368c:	f000 fa6e 	bl	8003b6c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	699a      	ldr	r2, [r3, #24]
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800369e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	699a      	ldr	r2, [r3, #24]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036ae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	6999      	ldr	r1, [r3, #24]
 80036b6:	68bb      	ldr	r3, [r7, #8]
 80036b8:	691b      	ldr	r3, [r3, #16]
 80036ba:	021a      	lsls	r2, r3, #8
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	430a      	orrs	r2, r1
 80036c2:	619a      	str	r2, [r3, #24]
      break;
 80036c4:	e043      	b.n	800374e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	68b9      	ldr	r1, [r7, #8]
 80036cc:	4618      	mov	r0, r3
 80036ce:	f000 fac3 	bl	8003c58 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	69da      	ldr	r2, [r3, #28]
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f042 0208 	orr.w	r2, r2, #8
 80036e0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80036e2:	68fb      	ldr	r3, [r7, #12]
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	69da      	ldr	r2, [r3, #28]
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	f022 0204 	bic.w	r2, r2, #4
 80036f0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	69d9      	ldr	r1, [r3, #28]
 80036f8:	68bb      	ldr	r3, [r7, #8]
 80036fa:	691a      	ldr	r2, [r3, #16]
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	430a      	orrs	r2, r1
 8003702:	61da      	str	r2, [r3, #28]
      break;
 8003704:	e023      	b.n	800374e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	68b9      	ldr	r1, [r7, #8]
 800370c:	4618      	mov	r0, r3
 800370e:	f000 fb17 	bl	8003d40 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	69da      	ldr	r2, [r3, #28]
 8003718:	68fb      	ldr	r3, [r7, #12]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003720:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003722:	68fb      	ldr	r3, [r7, #12]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	69da      	ldr	r2, [r3, #28]
 8003728:	68fb      	ldr	r3, [r7, #12]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003730:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	69d9      	ldr	r1, [r3, #28]
 8003738:	68bb      	ldr	r3, [r7, #8]
 800373a:	691b      	ldr	r3, [r3, #16]
 800373c:	021a      	lsls	r2, r3, #8
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	430a      	orrs	r2, r1
 8003744:	61da      	str	r2, [r3, #28]
      break;
 8003746:	e002      	b.n	800374e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003748:	2301      	movs	r3, #1
 800374a:	75fb      	strb	r3, [r7, #23]
      break;
 800374c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	2200      	movs	r2, #0
 8003752:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003756:	7dfb      	ldrb	r3, [r7, #23]
}
 8003758:	4618      	mov	r0, r3
 800375a:	3718      	adds	r7, #24
 800375c:	46bd      	mov	sp, r7
 800375e:	bd80      	pop	{r7, pc}

08003760 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
 8003768:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800376a:	2300      	movs	r3, #0
 800376c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003774:	2b01      	cmp	r3, #1
 8003776:	d101      	bne.n	800377c <HAL_TIM_ConfigClockSource+0x1c>
 8003778:	2302      	movs	r3, #2
 800377a:	e0b4      	b.n	80038e6 <HAL_TIM_ConfigClockSource+0x186>
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2201      	movs	r2, #1
 8003780:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2202      	movs	r2, #2
 8003788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	689b      	ldr	r3, [r3, #8]
 8003792:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800379a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800379c:	68bb      	ldr	r3, [r7, #8]
 800379e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80037a2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	68ba      	ldr	r2, [r7, #8]
 80037aa:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037b4:	d03e      	beq.n	8003834 <HAL_TIM_ConfigClockSource+0xd4>
 80037b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037ba:	f200 8087 	bhi.w	80038cc <HAL_TIM_ConfigClockSource+0x16c>
 80037be:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037c2:	f000 8086 	beq.w	80038d2 <HAL_TIM_ConfigClockSource+0x172>
 80037c6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037ca:	d87f      	bhi.n	80038cc <HAL_TIM_ConfigClockSource+0x16c>
 80037cc:	2b70      	cmp	r3, #112	@ 0x70
 80037ce:	d01a      	beq.n	8003806 <HAL_TIM_ConfigClockSource+0xa6>
 80037d0:	2b70      	cmp	r3, #112	@ 0x70
 80037d2:	d87b      	bhi.n	80038cc <HAL_TIM_ConfigClockSource+0x16c>
 80037d4:	2b60      	cmp	r3, #96	@ 0x60
 80037d6:	d050      	beq.n	800387a <HAL_TIM_ConfigClockSource+0x11a>
 80037d8:	2b60      	cmp	r3, #96	@ 0x60
 80037da:	d877      	bhi.n	80038cc <HAL_TIM_ConfigClockSource+0x16c>
 80037dc:	2b50      	cmp	r3, #80	@ 0x50
 80037de:	d03c      	beq.n	800385a <HAL_TIM_ConfigClockSource+0xfa>
 80037e0:	2b50      	cmp	r3, #80	@ 0x50
 80037e2:	d873      	bhi.n	80038cc <HAL_TIM_ConfigClockSource+0x16c>
 80037e4:	2b40      	cmp	r3, #64	@ 0x40
 80037e6:	d058      	beq.n	800389a <HAL_TIM_ConfigClockSource+0x13a>
 80037e8:	2b40      	cmp	r3, #64	@ 0x40
 80037ea:	d86f      	bhi.n	80038cc <HAL_TIM_ConfigClockSource+0x16c>
 80037ec:	2b30      	cmp	r3, #48	@ 0x30
 80037ee:	d064      	beq.n	80038ba <HAL_TIM_ConfigClockSource+0x15a>
 80037f0:	2b30      	cmp	r3, #48	@ 0x30
 80037f2:	d86b      	bhi.n	80038cc <HAL_TIM_ConfigClockSource+0x16c>
 80037f4:	2b20      	cmp	r3, #32
 80037f6:	d060      	beq.n	80038ba <HAL_TIM_ConfigClockSource+0x15a>
 80037f8:	2b20      	cmp	r3, #32
 80037fa:	d867      	bhi.n	80038cc <HAL_TIM_ConfigClockSource+0x16c>
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d05c      	beq.n	80038ba <HAL_TIM_ConfigClockSource+0x15a>
 8003800:	2b10      	cmp	r3, #16
 8003802:	d05a      	beq.n	80038ba <HAL_TIM_ConfigClockSource+0x15a>
 8003804:	e062      	b.n	80038cc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800380e:	683b      	ldr	r3, [r7, #0]
 8003810:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003816:	f000 fb63 	bl	8003ee0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	689b      	ldr	r3, [r3, #8]
 8003820:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003822:	68bb      	ldr	r3, [r7, #8]
 8003824:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003828:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68ba      	ldr	r2, [r7, #8]
 8003830:	609a      	str	r2, [r3, #8]
      break;
 8003832:	e04f      	b.n	80038d4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003838:	683b      	ldr	r3, [r7, #0]
 800383a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800383c:	683b      	ldr	r3, [r7, #0]
 800383e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003840:	683b      	ldr	r3, [r7, #0]
 8003842:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003844:	f000 fb4c 	bl	8003ee0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	689a      	ldr	r2, [r3, #8]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003856:	609a      	str	r2, [r3, #8]
      break;
 8003858:	e03c      	b.n	80038d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003862:	683b      	ldr	r3, [r7, #0]
 8003864:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003866:	461a      	mov	r2, r3
 8003868:	f000 fac0 	bl	8003dec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	2150      	movs	r1, #80	@ 0x50
 8003872:	4618      	mov	r0, r3
 8003874:	f000 fb19 	bl	8003eaa <TIM_ITRx_SetConfig>
      break;
 8003878:	e02c      	b.n	80038d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003886:	461a      	mov	r2, r3
 8003888:	f000 fadf 	bl	8003e4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2160      	movs	r1, #96	@ 0x60
 8003892:	4618      	mov	r0, r3
 8003894:	f000 fb09 	bl	8003eaa <TIM_ITRx_SetConfig>
      break;
 8003898:	e01c      	b.n	80038d4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038a6:	461a      	mov	r2, r3
 80038a8:	f000 faa0 	bl	8003dec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2140      	movs	r1, #64	@ 0x40
 80038b2:	4618      	mov	r0, r3
 80038b4:	f000 faf9 	bl	8003eaa <TIM_ITRx_SetConfig>
      break;
 80038b8:	e00c      	b.n	80038d4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681a      	ldr	r2, [r3, #0]
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	4619      	mov	r1, r3
 80038c4:	4610      	mov	r0, r2
 80038c6:	f000 faf0 	bl	8003eaa <TIM_ITRx_SetConfig>
      break;
 80038ca:	e003      	b.n	80038d4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80038cc:	2301      	movs	r3, #1
 80038ce:	73fb      	strb	r3, [r7, #15]
      break;
 80038d0:	e000      	b.n	80038d4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80038d2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80038e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80038e6:	4618      	mov	r0, r3
 80038e8:	3710      	adds	r7, #16
 80038ea:	46bd      	mov	sp, r7
 80038ec:	bd80      	pop	{r7, pc}

080038ee <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80038ee:	b480      	push	{r7}
 80038f0:	b083      	sub	sp, #12
 80038f2:	af00      	add	r7, sp, #0
 80038f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80038f6:	bf00      	nop
 80038f8:	370c      	adds	r7, #12
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr

08003902 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003902:	b480      	push	{r7}
 8003904:	b083      	sub	sp, #12
 8003906:	af00      	add	r7, sp, #0
 8003908:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800390a:	bf00      	nop
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr

08003916 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003916:	b480      	push	{r7}
 8003918:	b083      	sub	sp, #12
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800391e:	bf00      	nop
 8003920:	370c      	adds	r7, #12
 8003922:	46bd      	mov	sp, r7
 8003924:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003928:	4770      	bx	lr

0800392a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800392a:	b480      	push	{r7}
 800392c:	b083      	sub	sp, #12
 800392e:	af00      	add	r7, sp, #0
 8003930:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003932:	bf00      	nop
 8003934:	370c      	adds	r7, #12
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr
	...

08003940 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003940:	b480      	push	{r7}
 8003942:	b085      	sub	sp, #20
 8003944:	af00      	add	r7, sp, #0
 8003946:	6078      	str	r0, [r7, #4]
 8003948:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	4a43      	ldr	r2, [pc, #268]	@ (8003a60 <TIM_Base_SetConfig+0x120>)
 8003954:	4293      	cmp	r3, r2
 8003956:	d013      	beq.n	8003980 <TIM_Base_SetConfig+0x40>
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800395e:	d00f      	beq.n	8003980 <TIM_Base_SetConfig+0x40>
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	4a40      	ldr	r2, [pc, #256]	@ (8003a64 <TIM_Base_SetConfig+0x124>)
 8003964:	4293      	cmp	r3, r2
 8003966:	d00b      	beq.n	8003980 <TIM_Base_SetConfig+0x40>
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	4a3f      	ldr	r2, [pc, #252]	@ (8003a68 <TIM_Base_SetConfig+0x128>)
 800396c:	4293      	cmp	r3, r2
 800396e:	d007      	beq.n	8003980 <TIM_Base_SetConfig+0x40>
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	4a3e      	ldr	r2, [pc, #248]	@ (8003a6c <TIM_Base_SetConfig+0x12c>)
 8003974:	4293      	cmp	r3, r2
 8003976:	d003      	beq.n	8003980 <TIM_Base_SetConfig+0x40>
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	4a3d      	ldr	r2, [pc, #244]	@ (8003a70 <TIM_Base_SetConfig+0x130>)
 800397c:	4293      	cmp	r3, r2
 800397e:	d108      	bne.n	8003992 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003986:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003988:	683b      	ldr	r3, [r7, #0]
 800398a:	685b      	ldr	r3, [r3, #4]
 800398c:	68fa      	ldr	r2, [r7, #12]
 800398e:	4313      	orrs	r3, r2
 8003990:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	4a32      	ldr	r2, [pc, #200]	@ (8003a60 <TIM_Base_SetConfig+0x120>)
 8003996:	4293      	cmp	r3, r2
 8003998:	d02b      	beq.n	80039f2 <TIM_Base_SetConfig+0xb2>
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80039a0:	d027      	beq.n	80039f2 <TIM_Base_SetConfig+0xb2>
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	4a2f      	ldr	r2, [pc, #188]	@ (8003a64 <TIM_Base_SetConfig+0x124>)
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d023      	beq.n	80039f2 <TIM_Base_SetConfig+0xb2>
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	4a2e      	ldr	r2, [pc, #184]	@ (8003a68 <TIM_Base_SetConfig+0x128>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d01f      	beq.n	80039f2 <TIM_Base_SetConfig+0xb2>
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	4a2d      	ldr	r2, [pc, #180]	@ (8003a6c <TIM_Base_SetConfig+0x12c>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d01b      	beq.n	80039f2 <TIM_Base_SetConfig+0xb2>
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	4a2c      	ldr	r2, [pc, #176]	@ (8003a70 <TIM_Base_SetConfig+0x130>)
 80039be:	4293      	cmp	r3, r2
 80039c0:	d017      	beq.n	80039f2 <TIM_Base_SetConfig+0xb2>
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	4a2b      	ldr	r2, [pc, #172]	@ (8003a74 <TIM_Base_SetConfig+0x134>)
 80039c6:	4293      	cmp	r3, r2
 80039c8:	d013      	beq.n	80039f2 <TIM_Base_SetConfig+0xb2>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a2a      	ldr	r2, [pc, #168]	@ (8003a78 <TIM_Base_SetConfig+0x138>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d00f      	beq.n	80039f2 <TIM_Base_SetConfig+0xb2>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a29      	ldr	r2, [pc, #164]	@ (8003a7c <TIM_Base_SetConfig+0x13c>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d00b      	beq.n	80039f2 <TIM_Base_SetConfig+0xb2>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a28      	ldr	r2, [pc, #160]	@ (8003a80 <TIM_Base_SetConfig+0x140>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d007      	beq.n	80039f2 <TIM_Base_SetConfig+0xb2>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a27      	ldr	r2, [pc, #156]	@ (8003a84 <TIM_Base_SetConfig+0x144>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d003      	beq.n	80039f2 <TIM_Base_SetConfig+0xb2>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a26      	ldr	r2, [pc, #152]	@ (8003a88 <TIM_Base_SetConfig+0x148>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d108      	bne.n	8003a04 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039f8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039fa:	683b      	ldr	r3, [r7, #0]
 80039fc:	68db      	ldr	r3, [r3, #12]
 80039fe:	68fa      	ldr	r2, [r7, #12]
 8003a00:	4313      	orrs	r3, r2
 8003a02:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003a0a:	683b      	ldr	r3, [r7, #0]
 8003a0c:	695b      	ldr	r3, [r3, #20]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	689a      	ldr	r2, [r3, #8]
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a0e      	ldr	r2, [pc, #56]	@ (8003a60 <TIM_Base_SetConfig+0x120>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d003      	beq.n	8003a32 <TIM_Base_SetConfig+0xf2>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a10      	ldr	r2, [pc, #64]	@ (8003a70 <TIM_Base_SetConfig+0x130>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d103      	bne.n	8003a3a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	691a      	ldr	r2, [r3, #16]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f043 0204 	orr.w	r2, r3, #4
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	2201      	movs	r2, #1
 8003a4a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	68fa      	ldr	r2, [r7, #12]
 8003a50:	601a      	str	r2, [r3, #0]
}
 8003a52:	bf00      	nop
 8003a54:	3714      	adds	r7, #20
 8003a56:	46bd      	mov	sp, r7
 8003a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a5c:	4770      	bx	lr
 8003a5e:	bf00      	nop
 8003a60:	40010000 	.word	0x40010000
 8003a64:	40000400 	.word	0x40000400
 8003a68:	40000800 	.word	0x40000800
 8003a6c:	40000c00 	.word	0x40000c00
 8003a70:	40010400 	.word	0x40010400
 8003a74:	40014000 	.word	0x40014000
 8003a78:	40014400 	.word	0x40014400
 8003a7c:	40014800 	.word	0x40014800
 8003a80:	40001800 	.word	0x40001800
 8003a84:	40001c00 	.word	0x40001c00
 8003a88:	40002000 	.word	0x40002000

08003a8c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b087      	sub	sp, #28
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a1b      	ldr	r3, [r3, #32]
 8003a9a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a1b      	ldr	r3, [r3, #32]
 8003aa0:	f023 0201 	bic.w	r2, r3, #1
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	685b      	ldr	r3, [r3, #4]
 8003aac:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	699b      	ldr	r3, [r3, #24]
 8003ab2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	f023 0303 	bic.w	r3, r3, #3
 8003ac2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003ac4:	683b      	ldr	r3, [r7, #0]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	68fa      	ldr	r2, [r7, #12]
 8003aca:	4313      	orrs	r3, r2
 8003acc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003ace:	697b      	ldr	r3, [r7, #20]
 8003ad0:	f023 0302 	bic.w	r3, r3, #2
 8003ad4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003ad6:	683b      	ldr	r3, [r7, #0]
 8003ad8:	689b      	ldr	r3, [r3, #8]
 8003ada:	697a      	ldr	r2, [r7, #20]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	4a20      	ldr	r2, [pc, #128]	@ (8003b64 <TIM_OC1_SetConfig+0xd8>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d003      	beq.n	8003af0 <TIM_OC1_SetConfig+0x64>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a1f      	ldr	r2, [pc, #124]	@ (8003b68 <TIM_OC1_SetConfig+0xdc>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d10c      	bne.n	8003b0a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	f023 0308 	bic.w	r3, r3, #8
 8003af6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003af8:	683b      	ldr	r3, [r7, #0]
 8003afa:	68db      	ldr	r3, [r3, #12]
 8003afc:	697a      	ldr	r2, [r7, #20]
 8003afe:	4313      	orrs	r3, r2
 8003b00:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	f023 0304 	bic.w	r3, r3, #4
 8003b08:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4a15      	ldr	r2, [pc, #84]	@ (8003b64 <TIM_OC1_SetConfig+0xd8>)
 8003b0e:	4293      	cmp	r3, r2
 8003b10:	d003      	beq.n	8003b1a <TIM_OC1_SetConfig+0x8e>
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4a14      	ldr	r2, [pc, #80]	@ (8003b68 <TIM_OC1_SetConfig+0xdc>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d111      	bne.n	8003b3e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003b1a:	693b      	ldr	r3, [r7, #16]
 8003b1c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003b20:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003b22:	693b      	ldr	r3, [r7, #16]
 8003b24:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003b28:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003b2a:	683b      	ldr	r3, [r7, #0]
 8003b2c:	695b      	ldr	r3, [r3, #20]
 8003b2e:	693a      	ldr	r2, [r7, #16]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b34:	683b      	ldr	r3, [r7, #0]
 8003b36:	699b      	ldr	r3, [r3, #24]
 8003b38:	693a      	ldr	r2, [r7, #16]
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	693a      	ldr	r2, [r7, #16]
 8003b42:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	68fa      	ldr	r2, [r7, #12]
 8003b48:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b4a:	683b      	ldr	r3, [r7, #0]
 8003b4c:	685a      	ldr	r2, [r3, #4]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	697a      	ldr	r2, [r7, #20]
 8003b56:	621a      	str	r2, [r3, #32]
}
 8003b58:	bf00      	nop
 8003b5a:	371c      	adds	r7, #28
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	40010000 	.word	0x40010000
 8003b68:	40010400 	.word	0x40010400

08003b6c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b6c:	b480      	push	{r7}
 8003b6e:	b087      	sub	sp, #28
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	6078      	str	r0, [r7, #4]
 8003b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a1b      	ldr	r3, [r3, #32]
 8003b7a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	6a1b      	ldr	r3, [r3, #32]
 8003b80:	f023 0210 	bic.w	r2, r3, #16
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	685b      	ldr	r3, [r3, #4]
 8003b8c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	699b      	ldr	r3, [r3, #24]
 8003b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003b9a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ba2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	021b      	lsls	r3, r3, #8
 8003baa:	68fa      	ldr	r2, [r7, #12]
 8003bac:	4313      	orrs	r3, r2
 8003bae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003bb0:	697b      	ldr	r3, [r7, #20]
 8003bb2:	f023 0320 	bic.w	r3, r3, #32
 8003bb6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	011b      	lsls	r3, r3, #4
 8003bbe:	697a      	ldr	r2, [r7, #20]
 8003bc0:	4313      	orrs	r3, r2
 8003bc2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	4a22      	ldr	r2, [pc, #136]	@ (8003c50 <TIM_OC2_SetConfig+0xe4>)
 8003bc8:	4293      	cmp	r3, r2
 8003bca:	d003      	beq.n	8003bd4 <TIM_OC2_SetConfig+0x68>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	4a21      	ldr	r2, [pc, #132]	@ (8003c54 <TIM_OC2_SetConfig+0xe8>)
 8003bd0:	4293      	cmp	r3, r2
 8003bd2:	d10d      	bne.n	8003bf0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bdc:	683b      	ldr	r3, [r7, #0]
 8003bde:	68db      	ldr	r3, [r3, #12]
 8003be0:	011b      	lsls	r3, r3, #4
 8003be2:	697a      	ldr	r2, [r7, #20]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003be8:	697b      	ldr	r3, [r7, #20]
 8003bea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	4a17      	ldr	r2, [pc, #92]	@ (8003c50 <TIM_OC2_SetConfig+0xe4>)
 8003bf4:	4293      	cmp	r3, r2
 8003bf6:	d003      	beq.n	8003c00 <TIM_OC2_SetConfig+0x94>
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	4a16      	ldr	r2, [pc, #88]	@ (8003c54 <TIM_OC2_SetConfig+0xe8>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d113      	bne.n	8003c28 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003c00:	693b      	ldr	r3, [r7, #16]
 8003c02:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003c06:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003c0e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	695b      	ldr	r3, [r3, #20]
 8003c14:	009b      	lsls	r3, r3, #2
 8003c16:	693a      	ldr	r2, [r7, #16]
 8003c18:	4313      	orrs	r3, r2
 8003c1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	699b      	ldr	r3, [r3, #24]
 8003c20:	009b      	lsls	r3, r3, #2
 8003c22:	693a      	ldr	r2, [r7, #16]
 8003c24:	4313      	orrs	r3, r2
 8003c26:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	693a      	ldr	r2, [r7, #16]
 8003c2c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	68fa      	ldr	r2, [r7, #12]
 8003c32:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	685a      	ldr	r2, [r3, #4]
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	697a      	ldr	r2, [r7, #20]
 8003c40:	621a      	str	r2, [r3, #32]
}
 8003c42:	bf00      	nop
 8003c44:	371c      	adds	r7, #28
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	40010000 	.word	0x40010000
 8003c54:	40010400 	.word	0x40010400

08003c58 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c58:	b480      	push	{r7}
 8003c5a:	b087      	sub	sp, #28
 8003c5c:	af00      	add	r7, sp, #0
 8003c5e:	6078      	str	r0, [r7, #4]
 8003c60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	6a1b      	ldr	r3, [r3, #32]
 8003c66:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	6a1b      	ldr	r3, [r3, #32]
 8003c6c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	69db      	ldr	r3, [r3, #28]
 8003c7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c80:	68fb      	ldr	r3, [r7, #12]
 8003c82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f023 0303 	bic.w	r3, r3, #3
 8003c8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c90:	683b      	ldr	r3, [r7, #0]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	68fa      	ldr	r2, [r7, #12]
 8003c96:	4313      	orrs	r3, r2
 8003c98:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003ca0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	021b      	lsls	r3, r3, #8
 8003ca8:	697a      	ldr	r2, [r7, #20]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	4a21      	ldr	r2, [pc, #132]	@ (8003d38 <TIM_OC3_SetConfig+0xe0>)
 8003cb2:	4293      	cmp	r3, r2
 8003cb4:	d003      	beq.n	8003cbe <TIM_OC3_SetConfig+0x66>
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a20      	ldr	r2, [pc, #128]	@ (8003d3c <TIM_OC3_SetConfig+0xe4>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d10d      	bne.n	8003cda <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003cbe:	697b      	ldr	r3, [r7, #20]
 8003cc0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003cc4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003cc6:	683b      	ldr	r3, [r7, #0]
 8003cc8:	68db      	ldr	r3, [r3, #12]
 8003cca:	021b      	lsls	r3, r3, #8
 8003ccc:	697a      	ldr	r2, [r7, #20]
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003cd8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	4a16      	ldr	r2, [pc, #88]	@ (8003d38 <TIM_OC3_SetConfig+0xe0>)
 8003cde:	4293      	cmp	r3, r2
 8003ce0:	d003      	beq.n	8003cea <TIM_OC3_SetConfig+0x92>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	4a15      	ldr	r2, [pc, #84]	@ (8003d3c <TIM_OC3_SetConfig+0xe4>)
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d113      	bne.n	8003d12 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003cf0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003cf2:	693b      	ldr	r3, [r7, #16]
 8003cf4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003cf8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	011b      	lsls	r3, r3, #4
 8003d00:	693a      	ldr	r2, [r7, #16]
 8003d02:	4313      	orrs	r3, r2
 8003d04:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003d06:	683b      	ldr	r3, [r7, #0]
 8003d08:	699b      	ldr	r3, [r3, #24]
 8003d0a:	011b      	lsls	r3, r3, #4
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	693a      	ldr	r2, [r7, #16]
 8003d16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	68fa      	ldr	r2, [r7, #12]
 8003d1c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003d1e:	683b      	ldr	r3, [r7, #0]
 8003d20:	685a      	ldr	r2, [r3, #4]
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	697a      	ldr	r2, [r7, #20]
 8003d2a:	621a      	str	r2, [r3, #32]
}
 8003d2c:	bf00      	nop
 8003d2e:	371c      	adds	r7, #28
 8003d30:	46bd      	mov	sp, r7
 8003d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d36:	4770      	bx	lr
 8003d38:	40010000 	.word	0x40010000
 8003d3c:	40010400 	.word	0x40010400

08003d40 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d40:	b480      	push	{r7}
 8003d42:	b087      	sub	sp, #28
 8003d44:	af00      	add	r7, sp, #0
 8003d46:	6078      	str	r0, [r7, #4]
 8003d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6a1b      	ldr	r3, [r3, #32]
 8003d4e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	6a1b      	ldr	r3, [r3, #32]
 8003d54:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	685b      	ldr	r3, [r3, #4]
 8003d60:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	69db      	ldr	r3, [r3, #28]
 8003d66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003d6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d76:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d78:	683b      	ldr	r3, [r7, #0]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	021b      	lsls	r3, r3, #8
 8003d7e:	68fa      	ldr	r2, [r7, #12]
 8003d80:	4313      	orrs	r3, r2
 8003d82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d8a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d8c:	683b      	ldr	r3, [r7, #0]
 8003d8e:	689b      	ldr	r3, [r3, #8]
 8003d90:	031b      	lsls	r3, r3, #12
 8003d92:	693a      	ldr	r2, [r7, #16]
 8003d94:	4313      	orrs	r3, r2
 8003d96:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	4a12      	ldr	r2, [pc, #72]	@ (8003de4 <TIM_OC4_SetConfig+0xa4>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d003      	beq.n	8003da8 <TIM_OC4_SetConfig+0x68>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	4a11      	ldr	r2, [pc, #68]	@ (8003de8 <TIM_OC4_SetConfig+0xa8>)
 8003da4:	4293      	cmp	r3, r2
 8003da6:	d109      	bne.n	8003dbc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003da8:	697b      	ldr	r3, [r7, #20]
 8003daa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003dae:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	695b      	ldr	r3, [r3, #20]
 8003db4:	019b      	lsls	r3, r3, #6
 8003db6:	697a      	ldr	r2, [r7, #20]
 8003db8:	4313      	orrs	r3, r2
 8003dba:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	697a      	ldr	r2, [r7, #20]
 8003dc0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	68fa      	ldr	r2, [r7, #12]
 8003dc6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	685a      	ldr	r2, [r3, #4]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	693a      	ldr	r2, [r7, #16]
 8003dd4:	621a      	str	r2, [r3, #32]
}
 8003dd6:	bf00      	nop
 8003dd8:	371c      	adds	r7, #28
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr
 8003de2:	bf00      	nop
 8003de4:	40010000 	.word	0x40010000
 8003de8:	40010400 	.word	0x40010400

08003dec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003dec:	b480      	push	{r7}
 8003dee:	b087      	sub	sp, #28
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	60f8      	str	r0, [r7, #12]
 8003df4:	60b9      	str	r1, [r7, #8]
 8003df6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	6a1b      	ldr	r3, [r3, #32]
 8003dfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	6a1b      	ldr	r3, [r3, #32]
 8003e02:	f023 0201 	bic.w	r2, r3, #1
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e0a:	68fb      	ldr	r3, [r7, #12]
 8003e0c:	699b      	ldr	r3, [r3, #24]
 8003e0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	011b      	lsls	r3, r3, #4
 8003e1c:	693a      	ldr	r2, [r7, #16]
 8003e1e:	4313      	orrs	r3, r2
 8003e20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003e22:	697b      	ldr	r3, [r7, #20]
 8003e24:	f023 030a 	bic.w	r3, r3, #10
 8003e28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003e2a:	697a      	ldr	r2, [r7, #20]
 8003e2c:	68bb      	ldr	r3, [r7, #8]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003e32:	68fb      	ldr	r3, [r7, #12]
 8003e34:	693a      	ldr	r2, [r7, #16]
 8003e36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	697a      	ldr	r2, [r7, #20]
 8003e3c:	621a      	str	r2, [r3, #32]
}
 8003e3e:	bf00      	nop
 8003e40:	371c      	adds	r7, #28
 8003e42:	46bd      	mov	sp, r7
 8003e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e48:	4770      	bx	lr

08003e4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003e4a:	b480      	push	{r7}
 8003e4c:	b087      	sub	sp, #28
 8003e4e:	af00      	add	r7, sp, #0
 8003e50:	60f8      	str	r0, [r7, #12]
 8003e52:	60b9      	str	r1, [r7, #8]
 8003e54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	6a1b      	ldr	r3, [r3, #32]
 8003e5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	f023 0210 	bic.w	r2, r3, #16
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	699b      	ldr	r3, [r3, #24]
 8003e6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003e6e:	693b      	ldr	r3, [r7, #16]
 8003e70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003e74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	031b      	lsls	r3, r3, #12
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	4313      	orrs	r3, r2
 8003e7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003e86:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003e88:	68bb      	ldr	r3, [r7, #8]
 8003e8a:	011b      	lsls	r3, r3, #4
 8003e8c:	697a      	ldr	r2, [r7, #20]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	693a      	ldr	r2, [r7, #16]
 8003e96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	697a      	ldr	r2, [r7, #20]
 8003e9c:	621a      	str	r2, [r3, #32]
}
 8003e9e:	bf00      	nop
 8003ea0:	371c      	adds	r7, #28
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea8:	4770      	bx	lr

08003eaa <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003eaa:	b480      	push	{r7}
 8003eac:	b085      	sub	sp, #20
 8003eae:	af00      	add	r7, sp, #0
 8003eb0:	6078      	str	r0, [r7, #4]
 8003eb2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ec0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ec2:	683a      	ldr	r2, [r7, #0]
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	4313      	orrs	r3, r2
 8003ec8:	f043 0307 	orr.w	r3, r3, #7
 8003ecc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	68fa      	ldr	r2, [r7, #12]
 8003ed2:	609a      	str	r2, [r3, #8]
}
 8003ed4:	bf00      	nop
 8003ed6:	3714      	adds	r7, #20
 8003ed8:	46bd      	mov	sp, r7
 8003eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ede:	4770      	bx	lr

08003ee0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003ee0:	b480      	push	{r7}
 8003ee2:	b087      	sub	sp, #28
 8003ee4:	af00      	add	r7, sp, #0
 8003ee6:	60f8      	str	r0, [r7, #12]
 8003ee8:	60b9      	str	r1, [r7, #8]
 8003eea:	607a      	str	r2, [r7, #4]
 8003eec:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	689b      	ldr	r3, [r3, #8]
 8003ef2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003efa:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	021a      	lsls	r2, r3, #8
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	431a      	orrs	r2, r3
 8003f04:	68bb      	ldr	r3, [r7, #8]
 8003f06:	4313      	orrs	r3, r2
 8003f08:	697a      	ldr	r2, [r7, #20]
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003f0e:	68fb      	ldr	r3, [r7, #12]
 8003f10:	697a      	ldr	r2, [r7, #20]
 8003f12:	609a      	str	r2, [r3, #8]
}
 8003f14:	bf00      	nop
 8003f16:	371c      	adds	r7, #28
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b087      	sub	sp, #28
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	60f8      	str	r0, [r7, #12]
 8003f28:	60b9      	str	r1, [r7, #8]
 8003f2a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003f2c:	68bb      	ldr	r3, [r7, #8]
 8003f2e:	f003 031f 	and.w	r3, r3, #31
 8003f32:	2201      	movs	r2, #1
 8003f34:	fa02 f303 	lsl.w	r3, r2, r3
 8003f38:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	6a1a      	ldr	r2, [r3, #32]
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	43db      	mvns	r3, r3
 8003f42:	401a      	ands	r2, r3
 8003f44:	68fb      	ldr	r3, [r7, #12]
 8003f46:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	6a1a      	ldr	r2, [r3, #32]
 8003f4c:	68bb      	ldr	r3, [r7, #8]
 8003f4e:	f003 031f 	and.w	r3, r3, #31
 8003f52:	6879      	ldr	r1, [r7, #4]
 8003f54:	fa01 f303 	lsl.w	r3, r1, r3
 8003f58:	431a      	orrs	r2, r3
 8003f5a:	68fb      	ldr	r3, [r7, #12]
 8003f5c:	621a      	str	r2, [r3, #32]
}
 8003f5e:	bf00      	nop
 8003f60:	371c      	adds	r7, #28
 8003f62:	46bd      	mov	sp, r7
 8003f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f68:	4770      	bx	lr
	...

08003f6c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003f6c:	b480      	push	{r7}
 8003f6e:	b085      	sub	sp, #20
 8003f70:	af00      	add	r7, sp, #0
 8003f72:	6078      	str	r0, [r7, #4]
 8003f74:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d101      	bne.n	8003f84 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003f80:	2302      	movs	r3, #2
 8003f82:	e05a      	b.n	800403a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2202      	movs	r2, #2
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	685b      	ldr	r3, [r3, #4]
 8003f9a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	689b      	ldr	r3, [r3, #8]
 8003fa2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003faa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	68fa      	ldr	r2, [r7, #12]
 8003fb2:	4313      	orrs	r3, r2
 8003fb4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	68fa      	ldr	r2, [r7, #12]
 8003fbc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a21      	ldr	r2, [pc, #132]	@ (8004048 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8003fc4:	4293      	cmp	r3, r2
 8003fc6:	d022      	beq.n	800400e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003fd0:	d01d      	beq.n	800400e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a1d      	ldr	r2, [pc, #116]	@ (800404c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8003fd8:	4293      	cmp	r3, r2
 8003fda:	d018      	beq.n	800400e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a1b      	ldr	r2, [pc, #108]	@ (8004050 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8003fe2:	4293      	cmp	r3, r2
 8003fe4:	d013      	beq.n	800400e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a1a      	ldr	r2, [pc, #104]	@ (8004054 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d00e      	beq.n	800400e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a18      	ldr	r2, [pc, #96]	@ (8004058 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d009      	beq.n	800400e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a17      	ldr	r2, [pc, #92]	@ (800405c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d004      	beq.n	800400e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a15      	ldr	r2, [pc, #84]	@ (8004060 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d10c      	bne.n	8004028 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800400e:	68bb      	ldr	r3, [r7, #8]
 8004010:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004014:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004016:	683b      	ldr	r3, [r7, #0]
 8004018:	685b      	ldr	r3, [r3, #4]
 800401a:	68ba      	ldr	r2, [r7, #8]
 800401c:	4313      	orrs	r3, r2
 800401e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68ba      	ldr	r2, [r7, #8]
 8004026:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2201      	movs	r2, #1
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	2200      	movs	r2, #0
 8004034:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004038:	2300      	movs	r3, #0
}
 800403a:	4618      	mov	r0, r3
 800403c:	3714      	adds	r7, #20
 800403e:	46bd      	mov	sp, r7
 8004040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004044:	4770      	bx	lr
 8004046:	bf00      	nop
 8004048:	40010000 	.word	0x40010000
 800404c:	40000400 	.word	0x40000400
 8004050:	40000800 	.word	0x40000800
 8004054:	40000c00 	.word	0x40000c00
 8004058:	40010400 	.word	0x40010400
 800405c:	40014000 	.word	0x40014000
 8004060:	40001800 	.word	0x40001800

08004064 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004064:	b480      	push	{r7}
 8004066:	b085      	sub	sp, #20
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
 800406c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800406e:	2300      	movs	r3, #0
 8004070:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004078:	2b01      	cmp	r3, #1
 800407a:	d101      	bne.n	8004080 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800407c:	2302      	movs	r3, #2
 800407e:	e03d      	b.n	80040fc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	2201      	movs	r2, #1
 8004084:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004088:	68fb      	ldr	r3, [r7, #12]
 800408a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	68db      	ldr	r3, [r3, #12]
 8004092:	4313      	orrs	r3, r2
 8004094:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800409c:	683b      	ldr	r3, [r7, #0]
 800409e:	689b      	ldr	r3, [r3, #8]
 80040a0:	4313      	orrs	r3, r2
 80040a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80040aa:	683b      	ldr	r3, [r7, #0]
 80040ac:	685b      	ldr	r3, [r3, #4]
 80040ae:	4313      	orrs	r3, r2
 80040b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80040b8:	683b      	ldr	r3, [r7, #0]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	4313      	orrs	r3, r2
 80040be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80040c6:	683b      	ldr	r3, [r7, #0]
 80040c8:	691b      	ldr	r3, [r3, #16]
 80040ca:	4313      	orrs	r3, r2
 80040cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80040d4:	683b      	ldr	r3, [r7, #0]
 80040d6:	695b      	ldr	r3, [r3, #20]
 80040d8:	4313      	orrs	r3, r2
 80040da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	69db      	ldr	r3, [r3, #28]
 80040e6:	4313      	orrs	r3, r2
 80040e8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	68fa      	ldr	r2, [r7, #12]
 80040f0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2200      	movs	r2, #0
 80040f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80040fa:	2300      	movs	r3, #0
}
 80040fc:	4618      	mov	r0, r3
 80040fe:	3714      	adds	r7, #20
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr

08004108 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004108:	b480      	push	{r7}
 800410a:	b083      	sub	sp, #12
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800411c:	b480      	push	{r7}
 800411e:	b083      	sub	sp, #12
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004124:	bf00      	nop
 8004126:	370c      	adds	r7, #12
 8004128:	46bd      	mov	sp, r7
 800412a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800412e:	4770      	bx	lr

08004130 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8004130:	b580      	push	{r7, lr}
 8004132:	b082      	sub	sp, #8
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f103 0208 	add.w	r2, r3, #8
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004148:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	f103 0208 	add.w	r2, r3, #8
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	f103 0208 	add.w	r2, r3, #8
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8004164:	f240 1019 	movw	r0, #281	@ 0x119
 8004168:	f004 fc54 	bl	8008a14 <SEGGER_SYSVIEW_RecordEndCall>
}
 800416c:	bf00      	nop
 800416e:	3708      	adds	r7, #8
 8004170:	46bd      	mov	sp, r7
 8004172:	bd80      	pop	{r7, pc}

08004174 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b082      	sub	sp, #8
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2200      	movs	r2, #0
 8004180:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8004182:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8004186:	f004 fc45 	bl	8008a14 <SEGGER_SYSVIEW_RecordEndCall>
}
 800418a:	bf00      	nop
 800418c:	3708      	adds	r7, #8
 800418e:	46bd      	mov	sp, r7
 8004190:	bd80      	pop	{r7, pc}

08004192 <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8004192:	b580      	push	{r7, lr}
 8004194:	b084      	sub	sp, #16
 8004196:	af00      	add	r7, sp, #0
 8004198:	6078      	str	r0, [r7, #4]
 800419a:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041a8:	d103      	bne.n	80041b2 <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	691b      	ldr	r3, [r3, #16]
 80041ae:	60fb      	str	r3, [r7, #12]
 80041b0:	e00c      	b.n	80041cc <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	3308      	adds	r3, #8
 80041b6:	60fb      	str	r3, [r7, #12]
 80041b8:	e002      	b.n	80041c0 <vListInsert+0x2e>
 80041ba:	68fb      	ldr	r3, [r7, #12]
 80041bc:	685b      	ldr	r3, [r3, #4]
 80041be:	60fb      	str	r3, [r7, #12]
 80041c0:	68fb      	ldr	r3, [r7, #12]
 80041c2:	685b      	ldr	r3, [r3, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	68ba      	ldr	r2, [r7, #8]
 80041c8:	429a      	cmp	r2, r3
 80041ca:	d2f6      	bcs.n	80041ba <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	685a      	ldr	r2, [r3, #4]
 80041d0:	683b      	ldr	r3, [r7, #0]
 80041d2:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	685b      	ldr	r3, [r3, #4]
 80041d8:	683a      	ldr	r2, [r7, #0]
 80041da:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	68fa      	ldr	r2, [r7, #12]
 80041e0:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	683a      	ldr	r2, [r7, #0]
 80041e6:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 80041e8:	683b      	ldr	r3, [r7, #0]
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	1c5a      	adds	r2, r3, #1
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 80041f8:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 80041fc:	f004 fc0a 	bl	8008a14 <SEGGER_SYSVIEW_RecordEndCall>
}
 8004200:	bf00      	nop
 8004202:	3710      	adds	r7, #16
 8004204:	46bd      	mov	sp, r7
 8004206:	bd80      	pop	{r7, pc}

08004208 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8004208:	b580      	push	{r7, lr}
 800420a:	b084      	sub	sp, #16
 800420c:	af00      	add	r7, sp, #0
 800420e:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	6892      	ldr	r2, [r2, #8]
 800421e:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	689b      	ldr	r3, [r3, #8]
 8004224:	687a      	ldr	r2, [r7, #4]
 8004226:	6852      	ldr	r2, [r2, #4]
 8004228:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	685b      	ldr	r3, [r3, #4]
 800422e:	687a      	ldr	r2, [r7, #4]
 8004230:	429a      	cmp	r2, r3
 8004232:	d103      	bne.n	800423c <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689a      	ldr	r2, [r3, #8]
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2200      	movs	r2, #0
 8004240:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	1e5a      	subs	r2, r3, #1
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4619      	mov	r1, r3
 8004252:	f240 101d 	movw	r0, #285	@ 0x11d
 8004256:	f004 fc19 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 800425a:	68fb      	ldr	r3, [r7, #12]
 800425c:	681b      	ldr	r3, [r3, #0]
}
 800425e:	4618      	mov	r0, r3
 8004260:	3710      	adds	r7, #16
 8004262:	46bd      	mov	sp, r7
 8004264:	bd80      	pop	{r7, pc}
	...

08004268 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b086      	sub	sp, #24
 800426c:	af00      	add	r7, sp, #0
 800426e:	6078      	str	r0, [r7, #4]
 8004270:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 8004272:	2301      	movs	r3, #1
 8004274:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 800427a:	693b      	ldr	r3, [r7, #16]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d10b      	bne.n	8004298 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 8004280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004284:	f383 8811 	msr	BASEPRI, r3
 8004288:	f3bf 8f6f 	isb	sy
 800428c:	f3bf 8f4f 	dsb	sy
 8004290:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 8004292:	bf00      	nop
 8004294:	bf00      	nop
 8004296:	e7fd      	b.n	8004294 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 8004298:	693b      	ldr	r3, [r7, #16]
 800429a:	2b00      	cmp	r3, #0
 800429c:	d05d      	beq.n	800435a <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d059      	beq.n	800435a <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80042a6:	693b      	ldr	r3, [r7, #16]
 80042a8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80042aa:	693b      	ldr	r3, [r7, #16]
 80042ac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042ae:	2100      	movs	r1, #0
 80042b0:	fba3 2302 	umull	r2, r3, r3, r2
 80042b4:	2b00      	cmp	r3, #0
 80042b6:	d000      	beq.n	80042ba <xQueueGenericReset+0x52>
 80042b8:	2101      	movs	r1, #1
 80042ba:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80042bc:	2b00      	cmp	r3, #0
 80042be:	d14c      	bne.n	800435a <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 80042c0:	f002 f930 	bl	8006524 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 80042c4:	693b      	ldr	r3, [r7, #16]
 80042c6:	681a      	ldr	r2, [r3, #0]
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042cc:	6939      	ldr	r1, [r7, #16]
 80042ce:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80042d0:	fb01 f303 	mul.w	r3, r1, r3
 80042d4:	441a      	add	r2, r3
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80042da:	693b      	ldr	r3, [r7, #16]
 80042dc:	2200      	movs	r2, #0
 80042de:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 80042e0:	693b      	ldr	r3, [r7, #16]
 80042e2:	681a      	ldr	r2, [r3, #0]
 80042e4:	693b      	ldr	r3, [r7, #16]
 80042e6:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 80042e8:	693b      	ldr	r3, [r7, #16]
 80042ea:	681a      	ldr	r2, [r3, #0]
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f0:	3b01      	subs	r3, #1
 80042f2:	6939      	ldr	r1, [r7, #16]
 80042f4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80042f6:	fb01 f303 	mul.w	r3, r1, r3
 80042fa:	441a      	add	r2, r3
 80042fc:	693b      	ldr	r3, [r7, #16]
 80042fe:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 8004300:	693b      	ldr	r3, [r7, #16]
 8004302:	22ff      	movs	r2, #255	@ 0xff
 8004304:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8004308:	693b      	ldr	r3, [r7, #16]
 800430a:	22ff      	movs	r2, #255	@ 0xff
 800430c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	2b00      	cmp	r3, #0
 8004314:	d114      	bne.n	8004340 <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004316:	693b      	ldr	r3, [r7, #16]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d01a      	beq.n	8004354 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800431e:	693b      	ldr	r3, [r7, #16]
 8004320:	3310      	adds	r3, #16
 8004322:	4618      	mov	r0, r3
 8004324:	f001 f9ae 	bl	8005684 <xTaskRemoveFromEventList>
 8004328:	4603      	mov	r3, r0
 800432a:	2b00      	cmp	r3, #0
 800432c:	d012      	beq.n	8004354 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800432e:	4b18      	ldr	r3, [pc, #96]	@ (8004390 <xQueueGenericReset+0x128>)
 8004330:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004334:	601a      	str	r2, [r3, #0]
 8004336:	f3bf 8f4f 	dsb	sy
 800433a:	f3bf 8f6f 	isb	sy
 800433e:	e009      	b.n	8004354 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004340:	693b      	ldr	r3, [r7, #16]
 8004342:	3310      	adds	r3, #16
 8004344:	4618      	mov	r0, r3
 8004346:	f7ff fef3 	bl	8004130 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	3324      	adds	r3, #36	@ 0x24
 800434e:	4618      	mov	r0, r3
 8004350:	f7ff feee 	bl	8004130 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8004354:	f002 f918 	bl	8006588 <vPortExitCritical>
 8004358:	e001      	b.n	800435e <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 800435a:	2300      	movs	r3, #0
 800435c:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 800435e:	697b      	ldr	r3, [r7, #20]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d10b      	bne.n	800437c <xQueueGenericReset+0x114>
    __asm volatile
 8004364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004368:	f383 8811 	msr	BASEPRI, r3
 800436c:	f3bf 8f6f 	isb	sy
 8004370:	f3bf 8f4f 	dsb	sy
 8004374:	60bb      	str	r3, [r7, #8]
}
 8004376:	bf00      	nop
 8004378:	bf00      	nop
 800437a:	e7fd      	b.n	8004378 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 800437c:	697b      	ldr	r3, [r7, #20]
 800437e:	4619      	mov	r1, r3
 8004380:	2096      	movs	r0, #150	@ 0x96
 8004382:	f004 fb83 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8004386:	697b      	ldr	r3, [r7, #20]
}
 8004388:	4618      	mov	r0, r3
 800438a:	3718      	adds	r7, #24
 800438c:	46bd      	mov	sp, r7
 800438e:	bd80      	pop	{r7, pc}
 8004390:	e000ed04 	.word	0xe000ed04

08004394 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 8004394:	b580      	push	{r7, lr}
 8004396:	b08c      	sub	sp, #48	@ 0x30
 8004398:	af02      	add	r7, sp, #8
 800439a:	60f8      	str	r0, [r7, #12]
 800439c:	60b9      	str	r1, [r7, #8]
 800439e:	607a      	str	r2, [r7, #4]
 80043a0:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 80043a2:	2300      	movs	r3, #0
 80043a4:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d10b      	bne.n	80043c4 <xQueueGenericCreateStatic+0x30>
    __asm volatile
 80043ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043b0:	f383 8811 	msr	BASEPRI, r3
 80043b4:	f3bf 8f6f 	isb	sy
 80043b8:	f3bf 8f4f 	dsb	sy
 80043bc:	623b      	str	r3, [r7, #32]
}
 80043be:	bf00      	nop
 80043c0:	bf00      	nop
 80043c2:	e7fd      	b.n	80043c0 <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d031      	beq.n	800442e <xQueueGenericCreateStatic+0x9a>
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d02e      	beq.n	800442e <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d002      	beq.n	80043dc <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 80043d6:	68bb      	ldr	r3, [r7, #8]
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d028      	beq.n	800442e <xQueueGenericCreateStatic+0x9a>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d102      	bne.n	80043e8 <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 80043e2:	68bb      	ldr	r3, [r7, #8]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d122      	bne.n	800442e <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 80043e8:	2350      	movs	r3, #80	@ 0x50
 80043ea:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	2b50      	cmp	r3, #80	@ 0x50
 80043f0:	d00b      	beq.n	800440a <xQueueGenericCreateStatic+0x76>
    __asm volatile
 80043f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043f6:	f383 8811 	msr	BASEPRI, r3
 80043fa:	f3bf 8f6f 	isb	sy
 80043fe:	f3bf 8f4f 	dsb	sy
 8004402:	61fb      	str	r3, [r7, #28]
}
 8004404:	bf00      	nop
 8004406:	bf00      	nop
 8004408:	e7fd      	b.n	8004406 <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 800440a:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 800440c:	683b      	ldr	r3, [r7, #0]
 800440e:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004410:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004412:	2201      	movs	r2, #1
 8004414:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004418:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800441c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441e:	9300      	str	r3, [sp, #0]
 8004420:	4613      	mov	r3, r2
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	68b9      	ldr	r1, [r7, #8]
 8004426:	68f8      	ldr	r0, [r7, #12]
 8004428:	f000 f81e 	bl	8004468 <prvInitialiseNewQueue>
 800442c:	e00e      	b.n	800444c <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 800442e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004430:	2b00      	cmp	r3, #0
 8004432:	d10b      	bne.n	800444c <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 8004434:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004438:	f383 8811 	msr	BASEPRI, r3
 800443c:	f3bf 8f6f 	isb	sy
 8004440:	f3bf 8f4f 	dsb	sy
 8004444:	61bb      	str	r3, [r7, #24]
}
 8004446:	bf00      	nop
 8004448:	bf00      	nop
 800444a:	e7fd      	b.n	8004448 <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );
 800444c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444e:	4618      	mov	r0, r3
 8004450:	f004 fcb6 	bl	8008dc0 <SEGGER_SYSVIEW_ShrinkId>
 8004454:	4603      	mov	r3, r0
 8004456:	4619      	mov	r1, r3
 8004458:	2097      	movs	r0, #151	@ 0x97
 800445a:	f004 fb17 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 800445e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8004460:	4618      	mov	r0, r3
 8004462:	3728      	adds	r7, #40	@ 0x28
 8004464:	46bd      	mov	sp, r7
 8004466:	bd80      	pop	{r7, pc}

08004468 <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 8004468:	b580      	push	{r7, lr}
 800446a:	b084      	sub	sp, #16
 800446c:	af00      	add	r7, sp, #0
 800446e:	60f8      	str	r0, [r7, #12]
 8004470:	60b9      	str	r1, [r7, #8]
 8004472:	607a      	str	r2, [r7, #4]
 8004474:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	2b00      	cmp	r3, #0
 800447a:	d103      	bne.n	8004484 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800447c:	69bb      	ldr	r3, [r7, #24]
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	601a      	str	r2, [r3, #0]
 8004482:	e002      	b.n	800448a <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004484:	69bb      	ldr	r3, [r7, #24]
 8004486:	687a      	ldr	r2, [r7, #4]
 8004488:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800448a:	69bb      	ldr	r3, [r7, #24]
 800448c:	68fa      	ldr	r2, [r7, #12]
 800448e:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8004490:	69bb      	ldr	r3, [r7, #24]
 8004492:	68ba      	ldr	r2, [r7, #8]
 8004494:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004496:	2101      	movs	r1, #1
 8004498:	69b8      	ldr	r0, [r7, #24]
 800449a:	f7ff fee5 	bl	8004268 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 800449e:	69bb      	ldr	r3, [r7, #24]
 80044a0:	78fa      	ldrb	r2, [r7, #3]
 80044a2:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 80044a6:	bf00      	nop
 80044a8:	3710      	adds	r7, #16
 80044aa:	46bd      	mov	sp, r7
 80044ac:	bd80      	pop	{r7, pc}
	...

080044b0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	b08c      	sub	sp, #48	@ 0x30
 80044b4:	af00      	add	r7, sp, #0
 80044b6:	60f8      	str	r0, [r7, #12]
 80044b8:	60b9      	str	r1, [r7, #8]
 80044ba:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 80044bc:	2300      	movs	r3, #0
 80044be:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80044c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d10b      	bne.n	80044e2 <xQueueReceive+0x32>
    __asm volatile
 80044ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044ce:	f383 8811 	msr	BASEPRI, r3
 80044d2:	f3bf 8f6f 	isb	sy
 80044d6:	f3bf 8f4f 	dsb	sy
 80044da:	623b      	str	r3, [r7, #32]
}
 80044dc:	bf00      	nop
 80044de:	bf00      	nop
 80044e0:	e7fd      	b.n	80044de <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80044e2:	68bb      	ldr	r3, [r7, #8]
 80044e4:	2b00      	cmp	r3, #0
 80044e6:	d103      	bne.n	80044f0 <xQueueReceive+0x40>
 80044e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	d101      	bne.n	80044f4 <xQueueReceive+0x44>
 80044f0:	2301      	movs	r3, #1
 80044f2:	e000      	b.n	80044f6 <xQueueReceive+0x46>
 80044f4:	2300      	movs	r3, #0
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10b      	bne.n	8004512 <xQueueReceive+0x62>
    __asm volatile
 80044fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044fe:	f383 8811 	msr	BASEPRI, r3
 8004502:	f3bf 8f6f 	isb	sy
 8004506:	f3bf 8f4f 	dsb	sy
 800450a:	61fb      	str	r3, [r7, #28]
}
 800450c:	bf00      	nop
 800450e:	bf00      	nop
 8004510:	e7fd      	b.n	800450e <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004512:	f001 fb01 	bl	8005b18 <xTaskGetSchedulerState>
 8004516:	4603      	mov	r3, r0
 8004518:	2b00      	cmp	r3, #0
 800451a:	d102      	bne.n	8004522 <xQueueReceive+0x72>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2b00      	cmp	r3, #0
 8004520:	d101      	bne.n	8004526 <xQueueReceive+0x76>
 8004522:	2301      	movs	r3, #1
 8004524:	e000      	b.n	8004528 <xQueueReceive+0x78>
 8004526:	2300      	movs	r3, #0
 8004528:	2b00      	cmp	r3, #0
 800452a:	d10b      	bne.n	8004544 <xQueueReceive+0x94>
    __asm volatile
 800452c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004530:	f383 8811 	msr	BASEPRI, r3
 8004534:	f3bf 8f6f 	isb	sy
 8004538:	f3bf 8f4f 	dsb	sy
 800453c:	61bb      	str	r3, [r7, #24]
}
 800453e:	bf00      	nop
 8004540:	bf00      	nop
 8004542:	e7fd      	b.n	8004540 <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8004544:	f001 ffee 	bl	8006524 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004548:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800454a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800454c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800454e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004550:	2b00      	cmp	r3, #0
 8004552:	d023      	beq.n	800459c <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004554:	68b9      	ldr	r1, [r7, #8]
 8004556:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004558:	f000 f898 	bl	800468c <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 800455c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800455e:	1e5a      	subs	r2, r3, #1
 8004560:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004562:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004564:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004566:	691b      	ldr	r3, [r3, #16]
 8004568:	2b00      	cmp	r3, #0
 800456a:	d00f      	beq.n	800458c <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800456c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800456e:	3310      	adds	r3, #16
 8004570:	4618      	mov	r0, r3
 8004572:	f001 f887 	bl	8005684 <xTaskRemoveFromEventList>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d007      	beq.n	800458c <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800457c:	4b42      	ldr	r3, [pc, #264]	@ (8004688 <xQueueReceive+0x1d8>)
 800457e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004582:	601a      	str	r2, [r3, #0]
 8004584:	f3bf 8f4f 	dsb	sy
 8004588:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 800458c:	f001 fffc 	bl	8006588 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 8004590:	2101      	movs	r1, #1
 8004592:	20a4      	movs	r0, #164	@ 0xa4
 8004594:	f004 fa7a 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8004598:	2301      	movs	r3, #1
 800459a:	e071      	b.n	8004680 <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d107      	bne.n	80045b2 <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80045a2:	f001 fff1 	bl	8006588 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80045a6:	2100      	movs	r1, #0
 80045a8:	20a4      	movs	r0, #164	@ 0xa4
 80045aa:	f004 fa6f 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 80045ae:	2300      	movs	r3, #0
 80045b0:	e066      	b.n	8004680 <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 80045b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d106      	bne.n	80045c6 <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80045b8:	f107 0310 	add.w	r3, r7, #16
 80045bc:	4618      	mov	r0, r3
 80045be:	f001 f943 	bl	8005848 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80045c2:	2301      	movs	r3, #1
 80045c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80045c6:	f001 ffdf 	bl	8006588 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80045ca:	f000 fd17 	bl	8004ffc <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80045ce:	f001 ffa9 	bl	8006524 <vPortEnterCritical>
 80045d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045d4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80045d8:	b25b      	sxtb	r3, r3
 80045da:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045de:	d103      	bne.n	80045e8 <xQueueReceive+0x138>
 80045e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045e2:	2200      	movs	r2, #0
 80045e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80045e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045ea:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80045ee:	b25b      	sxtb	r3, r3
 80045f0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80045f4:	d103      	bne.n	80045fe <xQueueReceive+0x14e>
 80045f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80045f8:	2200      	movs	r2, #0
 80045fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80045fe:	f001 ffc3 	bl	8006588 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004602:	1d3a      	adds	r2, r7, #4
 8004604:	f107 0310 	add.w	r3, r7, #16
 8004608:	4611      	mov	r1, r2
 800460a:	4618      	mov	r0, r3
 800460c:	f001 f934 	bl	8005878 <xTaskCheckForTimeOut>
 8004610:	4603      	mov	r3, r0
 8004612:	2b00      	cmp	r3, #0
 8004614:	d123      	bne.n	800465e <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004616:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004618:	f000 f8b0 	bl	800477c <prvIsQueueEmpty>
 800461c:	4603      	mov	r3, r0
 800461e:	2b00      	cmp	r3, #0
 8004620:	d017      	beq.n	8004652 <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004624:	3324      	adds	r3, #36	@ 0x24
 8004626:	687a      	ldr	r2, [r7, #4]
 8004628:	4611      	mov	r1, r2
 800462a:	4618      	mov	r0, r3
 800462c:	f000 ffb8 	bl	80055a0 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8004630:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004632:	f000 f851 	bl	80046d8 <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8004636:	f000 fcef 	bl	8005018 <xTaskResumeAll>
 800463a:	4603      	mov	r3, r0
 800463c:	2b00      	cmp	r3, #0
 800463e:	d181      	bne.n	8004544 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 8004640:	4b11      	ldr	r3, [pc, #68]	@ (8004688 <xQueueReceive+0x1d8>)
 8004642:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004646:	601a      	str	r2, [r3, #0]
 8004648:	f3bf 8f4f 	dsb	sy
 800464c:	f3bf 8f6f 	isb	sy
 8004650:	e778      	b.n	8004544 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 8004652:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004654:	f000 f840 	bl	80046d8 <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8004658:	f000 fcde 	bl	8005018 <xTaskResumeAll>
 800465c:	e772      	b.n	8004544 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 800465e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004660:	f000 f83a 	bl	80046d8 <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8004664:	f000 fcd8 	bl	8005018 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004668:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800466a:	f000 f887 	bl	800477c <prvIsQueueEmpty>
 800466e:	4603      	mov	r3, r0
 8004670:	2b00      	cmp	r3, #0
 8004672:	f43f af67 	beq.w	8004544 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 8004676:	2100      	movs	r1, #0
 8004678:	20a4      	movs	r0, #164	@ 0xa4
 800467a:	f004 fa07 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 800467e:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8004680:	4618      	mov	r0, r3
 8004682:	3730      	adds	r7, #48	@ 0x30
 8004684:	46bd      	mov	sp, r7
 8004686:	bd80      	pop	{r7, pc}
 8004688:	e000ed04 	.word	0xe000ed04

0800468c <prvCopyDataFromQueue>:
}
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b082      	sub	sp, #8
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
 8004694:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800469a:	2b00      	cmp	r3, #0
 800469c:	d018      	beq.n	80046d0 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	68da      	ldr	r2, [r3, #12]
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046a6:	441a      	add	r2, r3
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	68da      	ldr	r2, [r3, #12]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	429a      	cmp	r2, r3
 80046b6:	d303      	bcc.n	80046c0 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681a      	ldr	r2, [r3, #0]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	68d9      	ldr	r1, [r3, #12]
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046c8:	461a      	mov	r2, r3
 80046ca:	6838      	ldr	r0, [r7, #0]
 80046cc:	f004 fd66 	bl	800919c <memcpy>
    }
}
 80046d0:	bf00      	nop
 80046d2:	3708      	adds	r7, #8
 80046d4:	46bd      	mov	sp, r7
 80046d6:	bd80      	pop	{r7, pc}

080046d8 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80046d8:	b580      	push	{r7, lr}
 80046da:	b084      	sub	sp, #16
 80046dc:	af00      	add	r7, sp, #0
 80046de:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 80046e0:	f001 ff20 	bl	8006524 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80046ea:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 80046ec:	e011      	b.n	8004712 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d012      	beq.n	800471c <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	3324      	adds	r3, #36	@ 0x24
 80046fa:	4618      	mov	r0, r3
 80046fc:	f000 ffc2 	bl	8005684 <xTaskRemoveFromEventList>
 8004700:	4603      	mov	r3, r0
 8004702:	2b00      	cmp	r3, #0
 8004704:	d001      	beq.n	800470a <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8004706:	f001 f923 	bl	8005950 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 800470a:	7bfb      	ldrb	r3, [r7, #15]
 800470c:	3b01      	subs	r3, #1
 800470e:	b2db      	uxtb	r3, r3
 8004710:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8004712:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004716:	2b00      	cmp	r3, #0
 8004718:	dce9      	bgt.n	80046ee <prvUnlockQueue+0x16>
 800471a:	e000      	b.n	800471e <prvUnlockQueue+0x46>
                    break;
 800471c:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	22ff      	movs	r2, #255	@ 0xff
 8004722:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8004726:	f001 ff2f 	bl	8006588 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 800472a:	f001 fefb 	bl	8006524 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004734:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8004736:	e011      	b.n	800475c <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	691b      	ldr	r3, [r3, #16]
 800473c:	2b00      	cmp	r3, #0
 800473e:	d012      	beq.n	8004766 <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	3310      	adds	r3, #16
 8004744:	4618      	mov	r0, r3
 8004746:	f000 ff9d 	bl	8005684 <xTaskRemoveFromEventList>
 800474a:	4603      	mov	r3, r0
 800474c:	2b00      	cmp	r3, #0
 800474e:	d001      	beq.n	8004754 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8004750:	f001 f8fe 	bl	8005950 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8004754:	7bbb      	ldrb	r3, [r7, #14]
 8004756:	3b01      	subs	r3, #1
 8004758:	b2db      	uxtb	r3, r3
 800475a:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 800475c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004760:	2b00      	cmp	r3, #0
 8004762:	dce9      	bgt.n	8004738 <prvUnlockQueue+0x60>
 8004764:	e000      	b.n	8004768 <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8004766:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	22ff      	movs	r2, #255	@ 0xff
 800476c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8004770:	f001 ff0a 	bl	8006588 <vPortExitCritical>
}
 8004774:	bf00      	nop
 8004776:	3710      	adds	r7, #16
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}

0800477c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800477c:	b580      	push	{r7, lr}
 800477e:	b084      	sub	sp, #16
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 8004784:	f001 fece 	bl	8006524 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800478c:	2b00      	cmp	r3, #0
 800478e:	d102      	bne.n	8004796 <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 8004790:	2301      	movs	r3, #1
 8004792:	60fb      	str	r3, [r7, #12]
 8004794:	e001      	b.n	800479a <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 8004796:	2300      	movs	r3, #0
 8004798:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800479a:	f001 fef5 	bl	8006588 <vPortExitCritical>

    return xReturn;
 800479e:	68fb      	ldr	r3, [r7, #12]
}
 80047a0:	4618      	mov	r0, r3
 80047a2:	3710      	adds	r7, #16
 80047a4:	46bd      	mov	sp, r7
 80047a6:	bd80      	pop	{r7, pc}

080047a8 <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 80047a8:	b580      	push	{r7, lr}
 80047aa:	b086      	sub	sp, #24
 80047ac:	af00      	add	r7, sp, #0
 80047ae:	6078      	str	r0, [r7, #4]
 80047b0:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 80047b2:	2300      	movs	r3, #0
 80047b4:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d10b      	bne.n	80047d4 <vQueueAddToRegistry+0x2c>
    __asm volatile
 80047bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047c0:	f383 8811 	msr	BASEPRI, r3
 80047c4:	f3bf 8f6f 	isb	sy
 80047c8:	f3bf 8f4f 	dsb	sy
 80047cc:	60fb      	str	r3, [r7, #12]
}
 80047ce:	bf00      	nop
 80047d0:	bf00      	nop
 80047d2:	e7fd      	b.n	80047d0 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d024      	beq.n	8004824 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80047da:	2300      	movs	r3, #0
 80047dc:	617b      	str	r3, [r7, #20]
 80047de:	e01e      	b.n	800481e <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 80047e0:	4a18      	ldr	r2, [pc, #96]	@ (8004844 <vQueueAddToRegistry+0x9c>)
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	00db      	lsls	r3, r3, #3
 80047e6:	4413      	add	r3, r2
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	687a      	ldr	r2, [r7, #4]
 80047ec:	429a      	cmp	r2, r3
 80047ee:	d105      	bne.n	80047fc <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 80047f0:	697b      	ldr	r3, [r7, #20]
 80047f2:	00db      	lsls	r3, r3, #3
 80047f4:	4a13      	ldr	r2, [pc, #76]	@ (8004844 <vQueueAddToRegistry+0x9c>)
 80047f6:	4413      	add	r3, r2
 80047f8:	613b      	str	r3, [r7, #16]
                    break;
 80047fa:	e013      	b.n	8004824 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 80047fc:	693b      	ldr	r3, [r7, #16]
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d10a      	bne.n	8004818 <vQueueAddToRegistry+0x70>
 8004802:	4a10      	ldr	r2, [pc, #64]	@ (8004844 <vQueueAddToRegistry+0x9c>)
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800480a:	2b00      	cmp	r3, #0
 800480c:	d104      	bne.n	8004818 <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	00db      	lsls	r3, r3, #3
 8004812:	4a0c      	ldr	r2, [pc, #48]	@ (8004844 <vQueueAddToRegistry+0x9c>)
 8004814:	4413      	add	r3, r2
 8004816:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004818:	697b      	ldr	r3, [r7, #20]
 800481a:	3301      	adds	r3, #1
 800481c:	617b      	str	r3, [r7, #20]
 800481e:	697b      	ldr	r3, [r7, #20]
 8004820:	2b07      	cmp	r3, #7
 8004822:	d9dd      	bls.n	80047e0 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 8004824:	693b      	ldr	r3, [r7, #16]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d005      	beq.n	8004836 <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	683a      	ldr	r2, [r7, #0]
 800482e:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 8004830:	693b      	ldr	r3, [r7, #16]
 8004832:	687a      	ldr	r2, [r7, #4]
 8004834:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 8004836:	20b6      	movs	r0, #182	@ 0xb6
 8004838:	f004 f8ec 	bl	8008a14 <SEGGER_SYSVIEW_RecordEndCall>
    }
 800483c:	bf00      	nop
 800483e:	3718      	adds	r7, #24
 8004840:	46bd      	mov	sp, r7
 8004842:	bd80      	pop	{r7, pc}
 8004844:	200001d4 	.word	0x200001d4

08004848 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 8004848:	b580      	push	{r7, lr}
 800484a:	b086      	sub	sp, #24
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 8004858:	f001 fe64 	bl	8006524 <vPortEnterCritical>
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004862:	b25b      	sxtb	r3, r3
 8004864:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004868:	d103      	bne.n	8004872 <vQueueWaitForMessageRestricted+0x2a>
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	2200      	movs	r2, #0
 800486e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004872:	697b      	ldr	r3, [r7, #20]
 8004874:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004878:	b25b      	sxtb	r3, r3
 800487a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800487e:	d103      	bne.n	8004888 <vQueueWaitForMessageRestricted+0x40>
 8004880:	697b      	ldr	r3, [r7, #20]
 8004882:	2200      	movs	r2, #0
 8004884:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004888:	f001 fe7e 	bl	8006588 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800488c:	697b      	ldr	r3, [r7, #20]
 800488e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004890:	2b00      	cmp	r3, #0
 8004892:	d106      	bne.n	80048a2 <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	3324      	adds	r3, #36	@ 0x24
 8004898:	687a      	ldr	r2, [r7, #4]
 800489a:	68b9      	ldr	r1, [r7, #8]
 800489c:	4618      	mov	r0, r3
 800489e:	f000 fea7 	bl	80055f0 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 80048a2:	6978      	ldr	r0, [r7, #20]
 80048a4:	f7ff ff18 	bl	80046d8 <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 80048a8:	20b9      	movs	r0, #185	@ 0xb9
 80048aa:	f004 f8b3 	bl	8008a14 <SEGGER_SYSVIEW_RecordEndCall>
    }
 80048ae:	bf00      	nop
 80048b0:	3718      	adds	r7, #24
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}

080048b6 <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 80048b6:	b580      	push	{r7, lr}
 80048b8:	b08e      	sub	sp, #56	@ 0x38
 80048ba:	af04      	add	r7, sp, #16
 80048bc:	60f8      	str	r0, [r7, #12]
 80048be:	60b9      	str	r1, [r7, #8]
 80048c0:	607a      	str	r2, [r7, #4]
 80048c2:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 80048c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d10b      	bne.n	80048e2 <prvCreateStaticTask+0x2c>
    __asm volatile
 80048ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ce:	f383 8811 	msr	BASEPRI, r3
 80048d2:	f3bf 8f6f 	isb	sy
 80048d6:	f3bf 8f4f 	dsb	sy
 80048da:	623b      	str	r3, [r7, #32]
}
 80048dc:	bf00      	nop
 80048de:	bf00      	nop
 80048e0:	e7fd      	b.n	80048de <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 80048e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d10b      	bne.n	8004900 <prvCreateStaticTask+0x4a>
    __asm volatile
 80048e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048ec:	f383 8811 	msr	BASEPRI, r3
 80048f0:	f3bf 8f6f 	isb	sy
 80048f4:	f3bf 8f4f 	dsb	sy
 80048f8:	61fb      	str	r3, [r7, #28]
}
 80048fa:	bf00      	nop
 80048fc:	bf00      	nop
 80048fe:	e7fd      	b.n	80048fc <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 8004900:	23a8      	movs	r3, #168	@ 0xa8
 8004902:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 8004904:	697b      	ldr	r3, [r7, #20]
 8004906:	2ba8      	cmp	r3, #168	@ 0xa8
 8004908:	d00b      	beq.n	8004922 <prvCreateStaticTask+0x6c>
    __asm volatile
 800490a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800490e:	f383 8811 	msr	BASEPRI, r3
 8004912:	f3bf 8f6f 	isb	sy
 8004916:	f3bf 8f4f 	dsb	sy
 800491a:	61bb      	str	r3, [r7, #24]
}
 800491c:	bf00      	nop
 800491e:	bf00      	nop
 8004920:	e7fd      	b.n	800491e <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 8004922:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004924:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004926:	2b00      	cmp	r3, #0
 8004928:	d01f      	beq.n	800496a <prvCreateStaticTask+0xb4>
 800492a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800492c:	2b00      	cmp	r3, #0
 800492e:	d01c      	beq.n	800496a <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 8004930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004932:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8004934:	22a8      	movs	r2, #168	@ 0xa8
 8004936:	2100      	movs	r1, #0
 8004938:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800493a:	f004 fba3 	bl	8009084 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800493e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004940:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004942:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004944:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004946:	2202      	movs	r2, #2
 8004948:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800494c:	2300      	movs	r3, #0
 800494e:	9303      	str	r3, [sp, #12]
 8004950:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004952:	9302      	str	r3, [sp, #8]
 8004954:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004956:	9301      	str	r3, [sp, #4]
 8004958:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800495a:	9300      	str	r3, [sp, #0]
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	687a      	ldr	r2, [r7, #4]
 8004960:	68b9      	ldr	r1, [r7, #8]
 8004962:	68f8      	ldr	r0, [r7, #12]
 8004964:	f000 f89e 	bl	8004aa4 <prvInitialiseNewTask>
 8004968:	e001      	b.n	800496e <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 800496a:	2300      	movs	r3, #0
 800496c:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 800496e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8004970:	4618      	mov	r0, r3
 8004972:	3728      	adds	r7, #40	@ 0x28
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 8004978:	b580      	push	{r7, lr}
 800497a:	b08a      	sub	sp, #40	@ 0x28
 800497c:	af04      	add	r7, sp, #16
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	60b9      	str	r1, [r7, #8]
 8004982:	607a      	str	r2, [r7, #4]
 8004984:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 8004986:	2300      	movs	r3, #0
 8004988:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 800498a:	f107 0310 	add.w	r3, r7, #16
 800498e:	9303      	str	r3, [sp, #12]
 8004990:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004992:	9302      	str	r3, [sp, #8]
 8004994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004996:	9301      	str	r3, [sp, #4]
 8004998:	6a3b      	ldr	r3, [r7, #32]
 800499a:	9300      	str	r3, [sp, #0]
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	687a      	ldr	r2, [r7, #4]
 80049a0:	68b9      	ldr	r1, [r7, #8]
 80049a2:	68f8      	ldr	r0, [r7, #12]
 80049a4:	f7ff ff87 	bl	80048b6 <prvCreateStaticTask>
 80049a8:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 80049aa:	697b      	ldr	r3, [r7, #20]
 80049ac:	2b00      	cmp	r3, #0
 80049ae:	d002      	beq.n	80049b6 <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 80049b0:	6978      	ldr	r0, [r7, #20]
 80049b2:	f000 f91d 	bl	8004bf0 <prvAddNewTaskToReadyList>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );
 80049b6:	693b      	ldr	r3, [r7, #16]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f004 fa01 	bl	8008dc0 <SEGGER_SYSVIEW_ShrinkId>
 80049be:	4603      	mov	r3, r0
 80049c0:	4619      	mov	r1, r3
 80049c2:	20bf      	movs	r0, #191	@ 0xbf
 80049c4:	f004 f862 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 80049c8:	693b      	ldr	r3, [r7, #16]
    }
 80049ca:	4618      	mov	r0, r3
 80049cc:	3718      	adds	r7, #24
 80049ce:	46bd      	mov	sp, r7
 80049d0:	bd80      	pop	{r7, pc}

080049d2 <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 80049d2:	b580      	push	{r7, lr}
 80049d4:	b08a      	sub	sp, #40	@ 0x28
 80049d6:	af04      	add	r7, sp, #16
 80049d8:	60f8      	str	r0, [r7, #12]
 80049da:	60b9      	str	r1, [r7, #8]
 80049dc:	607a      	str	r2, [r7, #4]
 80049de:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	009b      	lsls	r3, r3, #2
 80049e4:	4618      	mov	r0, r3
 80049e6:	f001 fecb 	bl	8006780 <pvPortMalloc>
 80049ea:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d013      	beq.n	8004a1a <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 80049f2:	20a8      	movs	r0, #168	@ 0xa8
 80049f4:	f001 fec4 	bl	8006780 <pvPortMalloc>
 80049f8:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 80049fa:	697b      	ldr	r3, [r7, #20]
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d008      	beq.n	8004a12 <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 8004a00:	22a8      	movs	r2, #168	@ 0xa8
 8004a02:	2100      	movs	r1, #0
 8004a04:	6978      	ldr	r0, [r7, #20]
 8004a06:	f004 fb3d 	bl	8009084 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	693a      	ldr	r2, [r7, #16]
 8004a0e:	631a      	str	r2, [r3, #48]	@ 0x30
 8004a10:	e005      	b.n	8004a1e <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 8004a12:	6938      	ldr	r0, [r7, #16]
 8004a14:	f001 ffe6 	bl	80069e4 <vPortFree>
 8004a18:	e001      	b.n	8004a1e <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 8004a1a:	2300      	movs	r3, #0
 8004a1c:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 8004a1e:	697b      	ldr	r3, [r7, #20]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d011      	beq.n	8004a48 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004a24:	697b      	ldr	r3, [r7, #20]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004a2c:	2300      	movs	r3, #0
 8004a2e:	9303      	str	r3, [sp, #12]
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	9302      	str	r3, [sp, #8]
 8004a34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a36:	9301      	str	r3, [sp, #4]
 8004a38:	6a3b      	ldr	r3, [r7, #32]
 8004a3a:	9300      	str	r3, [sp, #0]
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	687a      	ldr	r2, [r7, #4]
 8004a40:	68b9      	ldr	r1, [r7, #8]
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	f000 f82e 	bl	8004aa4 <prvInitialiseNewTask>
        }

        return pxNewTCB;
 8004a48:	697b      	ldr	r3, [r7, #20]
    }
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3718      	adds	r7, #24
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}

08004a52 <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8004a52:	b580      	push	{r7, lr}
 8004a54:	b088      	sub	sp, #32
 8004a56:	af02      	add	r7, sp, #8
 8004a58:	60f8      	str	r0, [r7, #12]
 8004a5a:	60b9      	str	r1, [r7, #8]
 8004a5c:	607a      	str	r2, [r7, #4]
 8004a5e:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 8004a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a62:	9301      	str	r3, [sp, #4]
 8004a64:	6a3b      	ldr	r3, [r7, #32]
 8004a66:	9300      	str	r3, [sp, #0]
 8004a68:	683b      	ldr	r3, [r7, #0]
 8004a6a:	687a      	ldr	r2, [r7, #4]
 8004a6c:	68b9      	ldr	r1, [r7, #8]
 8004a6e:	68f8      	ldr	r0, [r7, #12]
 8004a70:	f7ff ffaf 	bl	80049d2 <prvCreateTask>
 8004a74:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 8004a76:	693b      	ldr	r3, [r7, #16]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d005      	beq.n	8004a88 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 8004a7c:	6938      	ldr	r0, [r7, #16]
 8004a7e:	f000 f8b7 	bl	8004bf0 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 8004a82:	2301      	movs	r3, #1
 8004a84:	617b      	str	r3, [r7, #20]
 8004a86:	e002      	b.n	8004a8e <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004a88:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004a8c:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 8004a8e:	697b      	ldr	r3, [r7, #20]
 8004a90:	4619      	mov	r1, r3
 8004a92:	20c2      	movs	r0, #194	@ 0xc2
 8004a94:	f003 fffa 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8004a98:	697b      	ldr	r3, [r7, #20]
    }
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3718      	adds	r7, #24
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}
	...

08004aa4 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8004aa4:	b580      	push	{r7, lr}
 8004aa6:	b088      	sub	sp, #32
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	60f8      	str	r0, [r7, #12]
 8004aac:	60b9      	str	r1, [r7, #8]
 8004aae:	607a      	str	r2, [r7, #4]
 8004ab0:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 8004ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ab4:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	009b      	lsls	r3, r3, #2
 8004aba:	461a      	mov	r2, r3
 8004abc:	21a5      	movs	r1, #165	@ 0xa5
 8004abe:	f004 fae1 	bl	8009084 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 8004ac2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ac4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004acc:	3b01      	subs	r3, #1
 8004ace:	009b      	lsls	r3, r3, #2
 8004ad0:	4413      	add	r3, r2
 8004ad2:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 8004ad4:	69bb      	ldr	r3, [r7, #24]
 8004ad6:	f023 0307 	bic.w	r3, r3, #7
 8004ada:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	f003 0307 	and.w	r3, r3, #7
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d00b      	beq.n	8004afe <prvInitialiseNewTask+0x5a>
    __asm volatile
 8004ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004aea:	f383 8811 	msr	BASEPRI, r3
 8004aee:	f3bf 8f6f 	isb	sy
 8004af2:	f3bf 8f4f 	dsb	sy
 8004af6:	617b      	str	r3, [r7, #20]
}
 8004af8:	bf00      	nop
 8004afa:	bf00      	nop
 8004afc:	e7fd      	b.n	8004afa <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d01e      	beq.n	8004b42 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b04:	2300      	movs	r3, #0
 8004b06:	61fb      	str	r3, [r7, #28]
 8004b08:	e012      	b.n	8004b30 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004b0a:	68ba      	ldr	r2, [r7, #8]
 8004b0c:	69fb      	ldr	r3, [r7, #28]
 8004b0e:	4413      	add	r3, r2
 8004b10:	7819      	ldrb	r1, [r3, #0]
 8004b12:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b14:	69fb      	ldr	r3, [r7, #28]
 8004b16:	4413      	add	r3, r2
 8004b18:	3334      	adds	r3, #52	@ 0x34
 8004b1a:	460a      	mov	r2, r1
 8004b1c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 8004b1e:	68ba      	ldr	r2, [r7, #8]
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	4413      	add	r3, r2
 8004b24:	781b      	ldrb	r3, [r3, #0]
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d006      	beq.n	8004b38 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004b2a:	69fb      	ldr	r3, [r7, #28]
 8004b2c:	3301      	adds	r3, #1
 8004b2e:	61fb      	str	r3, [r7, #28]
 8004b30:	69fb      	ldr	r3, [r7, #28]
 8004b32:	2b0f      	cmp	r3, #15
 8004b34:	d9e9      	bls.n	8004b0a <prvInitialiseNewTask+0x66>
 8004b36:	e000      	b.n	8004b3a <prvInitialiseNewTask+0x96>
            {
                break;
 8004b38:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 8004b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 8004b42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b44:	2b37      	cmp	r3, #55	@ 0x37
 8004b46:	d90b      	bls.n	8004b60 <prvInitialiseNewTask+0xbc>
    __asm volatile
 8004b48:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b4c:	f383 8811 	msr	BASEPRI, r3
 8004b50:	f3bf 8f6f 	isb	sy
 8004b54:	f3bf 8f4f 	dsb	sy
 8004b58:	613b      	str	r3, [r7, #16]
}
 8004b5a:	bf00      	nop
 8004b5c:	bf00      	nop
 8004b5e:	e7fd      	b.n	8004b5c <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8004b60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b62:	2b37      	cmp	r3, #55	@ 0x37
 8004b64:	d901      	bls.n	8004b6a <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8004b66:	2337      	movs	r3, #55	@ 0x37
 8004b68:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 8004b6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b6c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b6e:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 8004b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b72:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004b74:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b78:	3304      	adds	r3, #4
 8004b7a:	4618      	mov	r0, r3
 8004b7c:	f7ff fafa 	bl	8004174 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b82:	3318      	adds	r3, #24
 8004b84:	4618      	mov	r0, r3
 8004b86:	f7ff faf5 	bl	8004174 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b8e:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 8004b90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b92:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004b96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b98:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b9e:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 8004ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba2:	3354      	adds	r3, #84	@ 0x54
 8004ba4:	224c      	movs	r2, #76	@ 0x4c
 8004ba6:	2100      	movs	r1, #0
 8004ba8:	4618      	mov	r0, r3
 8004baa:	f004 fa6b 	bl	8009084 <memset>
 8004bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb0:	4a0c      	ldr	r2, [pc, #48]	@ (8004be4 <prvInitialiseNewTask+0x140>)
 8004bb2:	659a      	str	r2, [r3, #88]	@ 0x58
 8004bb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bb6:	4a0c      	ldr	r2, [pc, #48]	@ (8004be8 <prvInitialiseNewTask+0x144>)
 8004bb8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bbc:	4a0b      	ldr	r2, [pc, #44]	@ (8004bec <prvInitialiseNewTask+0x148>)
 8004bbe:	661a      	str	r2, [r3, #96]	@ 0x60
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004bc0:	683a      	ldr	r2, [r7, #0]
 8004bc2:	68f9      	ldr	r1, [r7, #12]
 8004bc4:	69b8      	ldr	r0, [r7, #24]
 8004bc6:	f001 fb31 	bl	800622c <pxPortInitialiseStack>
 8004bca:	4602      	mov	r2, r0
 8004bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bce:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 8004bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d002      	beq.n	8004bdc <prvInitialiseNewTask+0x138>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004bd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004bda:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8004bdc:	bf00      	nop
 8004bde:	3720      	adds	r7, #32
 8004be0:	46bd      	mov	sp, r7
 8004be2:	bd80      	pop	{r7, pc}
 8004be4:	20005604 	.word	0x20005604
 8004be8:	2000566c 	.word	0x2000566c
 8004bec:	200056d4 	.word	0x200056d4

08004bf0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 8004bf0:	b5b0      	push	{r4, r5, r7, lr}
 8004bf2:	b086      	sub	sp, #24
 8004bf4:	af02      	add	r7, sp, #8
 8004bf6:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 8004bf8:	f001 fc94 	bl	8006524 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 8004bfc:	4b51      	ldr	r3, [pc, #324]	@ (8004d44 <prvAddNewTaskToReadyList+0x154>)
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	3301      	adds	r3, #1
 8004c02:	4a50      	ldr	r2, [pc, #320]	@ (8004d44 <prvAddNewTaskToReadyList+0x154>)
 8004c04:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 8004c06:	4b50      	ldr	r3, [pc, #320]	@ (8004d48 <prvAddNewTaskToReadyList+0x158>)
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d109      	bne.n	8004c22 <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 8004c0e:	4a4e      	ldr	r2, [pc, #312]	@ (8004d48 <prvAddNewTaskToReadyList+0x158>)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004c14:	4b4b      	ldr	r3, [pc, #300]	@ (8004d44 <prvAddNewTaskToReadyList+0x154>)
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	2b01      	cmp	r3, #1
 8004c1a:	d110      	bne.n	8004c3e <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 8004c1c:	f000 febc 	bl	8005998 <prvInitialiseTaskLists>
 8004c20:	e00d      	b.n	8004c3e <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 8004c22:	4b4a      	ldr	r3, [pc, #296]	@ (8004d4c <prvAddNewTaskToReadyList+0x15c>)
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d109      	bne.n	8004c3e <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004c2a:	4b47      	ldr	r3, [pc, #284]	@ (8004d48 <prvAddNewTaskToReadyList+0x158>)
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c34:	429a      	cmp	r2, r3
 8004c36:	d802      	bhi.n	8004c3e <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 8004c38:	4a43      	ldr	r2, [pc, #268]	@ (8004d48 <prvAddNewTaskToReadyList+0x158>)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 8004c3e:	4b44      	ldr	r3, [pc, #272]	@ (8004d50 <prvAddNewTaskToReadyList+0x160>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	3301      	adds	r3, #1
 8004c44:	4a42      	ldr	r2, [pc, #264]	@ (8004d50 <prvAddNewTaskToReadyList+0x160>)
 8004c46:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004c48:	4b41      	ldr	r3, [pc, #260]	@ (8004d50 <prvAddNewTaskToReadyList+0x160>)
 8004c4a:	681a      	ldr	r2, [r3, #0]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d016      	beq.n	8004c84 <prvAddNewTaskToReadyList+0x94>
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	4618      	mov	r0, r3
 8004c5a:	f003 ff8b 	bl	8008b74 <SEGGER_SYSVIEW_OnTaskCreate>
 8004c5e:	6878      	ldr	r0, [r7, #4]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c6e:	461d      	mov	r5, r3
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	461c      	mov	r4, r3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c7a:	1ae3      	subs	r3, r4, r3
 8004c7c:	9300      	str	r3, [sp, #0]
 8004c7e:	462b      	mov	r3, r5
 8004c80:	f002 ff62 	bl	8007b48 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	4618      	mov	r0, r3
 8004c88:	f003 fff8 	bl	8008c7c <SEGGER_SYSVIEW_OnTaskStartReady>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c90:	4b30      	ldr	r3, [pc, #192]	@ (8004d54 <prvAddNewTaskToReadyList+0x164>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d903      	bls.n	8004ca0 <prvAddNewTaskToReadyList+0xb0>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c9c:	4a2d      	ldr	r2, [pc, #180]	@ (8004d54 <prvAddNewTaskToReadyList+0x164>)
 8004c9e:	6013      	str	r3, [r2, #0]
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ca4:	492c      	ldr	r1, [pc, #176]	@ (8004d58 <prvAddNewTaskToReadyList+0x168>)
 8004ca6:	4613      	mov	r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	4413      	add	r3, r2
 8004cac:	009b      	lsls	r3, r3, #2
 8004cae:	440b      	add	r3, r1
 8004cb0:	3304      	adds	r3, #4
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	60fb      	str	r3, [r7, #12]
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	68fa      	ldr	r2, [r7, #12]
 8004cba:	609a      	str	r2, [r3, #8]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	689a      	ldr	r2, [r3, #8]
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	60da      	str	r2, [r3, #12]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	689b      	ldr	r3, [r3, #8]
 8004cc8:	687a      	ldr	r2, [r7, #4]
 8004cca:	3204      	adds	r2, #4
 8004ccc:	605a      	str	r2, [r3, #4]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	1d1a      	adds	r2, r3, #4
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	609a      	str	r2, [r3, #8]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cda:	4613      	mov	r3, r2
 8004cdc:	009b      	lsls	r3, r3, #2
 8004cde:	4413      	add	r3, r2
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	4a1d      	ldr	r2, [pc, #116]	@ (8004d58 <prvAddNewTaskToReadyList+0x168>)
 8004ce4:	441a      	add	r2, r3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	615a      	str	r2, [r3, #20]
 8004cea:	687b      	ldr	r3, [r7, #4]
 8004cec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cee:	491a      	ldr	r1, [pc, #104]	@ (8004d58 <prvAddNewTaskToReadyList+0x168>)
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	009b      	lsls	r3, r3, #2
 8004cf4:	4413      	add	r3, r2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	440b      	add	r3, r1
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	687a      	ldr	r2, [r7, #4]
 8004cfe:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8004d00:	1c59      	adds	r1, r3, #1
 8004d02:	4815      	ldr	r0, [pc, #84]	@ (8004d58 <prvAddNewTaskToReadyList+0x168>)
 8004d04:	4613      	mov	r3, r2
 8004d06:	009b      	lsls	r3, r3, #2
 8004d08:	4413      	add	r3, r2
 8004d0a:	009b      	lsls	r3, r3, #2
 8004d0c:	4403      	add	r3, r0
 8004d0e:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 8004d10:	f001 fc3a 	bl	8006588 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 8004d14:	4b0d      	ldr	r3, [pc, #52]	@ (8004d4c <prvAddNewTaskToReadyList+0x15c>)
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d00e      	beq.n	8004d3a <prvAddNewTaskToReadyList+0x14a>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 8004d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8004d48 <prvAddNewTaskToReadyList+0x158>)
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d26:	429a      	cmp	r2, r3
 8004d28:	d207      	bcs.n	8004d3a <prvAddNewTaskToReadyList+0x14a>
 8004d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8004d5c <prvAddNewTaskToReadyList+0x16c>)
 8004d2c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d30:	601a      	str	r2, [r3, #0]
 8004d32:	f3bf 8f4f 	dsb	sy
 8004d36:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 8004d3a:	bf00      	nop
 8004d3c:	3710      	adds	r7, #16
 8004d3e:	46bd      	mov	sp, r7
 8004d40:	bdb0      	pop	{r4, r5, r7, pc}
 8004d42:	bf00      	nop
 8004d44:	200006e8 	.word	0x200006e8
 8004d48:	20000214 	.word	0x20000214
 8004d4c:	200006f4 	.word	0x200006f4
 8004d50:	20000704 	.word	0x20000704
 8004d54:	200006f0 	.word	0x200006f0
 8004d58:	20000218 	.word	0x20000218
 8004d5c:	e000ed04 	.word	0xe000ed04

08004d60 <xTaskDelayUntil>:

#if ( INCLUDE_xTaskDelayUntil == 1 )

    BaseType_t xTaskDelayUntil( TickType_t * const pxPreviousWakeTime,
                                const TickType_t xTimeIncrement )
    {
 8004d60:	b580      	push	{r7, lr}
 8004d62:	b08a      	sub	sp, #40	@ 0x28
 8004d64:	af00      	add	r7, sp, #0
 8004d66:	6078      	str	r0, [r7, #4]
 8004d68:	6039      	str	r1, [r7, #0]
        TickType_t xTimeToWake;
        BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8004d6a:	2300      	movs	r3, #0
 8004d6c:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xTaskDelayUntil( pxPreviousWakeTime, xTimeIncrement );

        configASSERT( pxPreviousWakeTime );
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d10b      	bne.n	8004d8c <xTaskDelayUntil+0x2c>
    __asm volatile
 8004d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d78:	f383 8811 	msr	BASEPRI, r3
 8004d7c:	f3bf 8f6f 	isb	sy
 8004d80:	f3bf 8f4f 	dsb	sy
 8004d84:	617b      	str	r3, [r7, #20]
}
 8004d86:	bf00      	nop
 8004d88:	bf00      	nop
 8004d8a:	e7fd      	b.n	8004d88 <xTaskDelayUntil+0x28>
        configASSERT( ( xTimeIncrement > 0U ) );
 8004d8c:	683b      	ldr	r3, [r7, #0]
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d10b      	bne.n	8004daa <xTaskDelayUntil+0x4a>
    __asm volatile
 8004d92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d96:	f383 8811 	msr	BASEPRI, r3
 8004d9a:	f3bf 8f6f 	isb	sy
 8004d9e:	f3bf 8f4f 	dsb	sy
 8004da2:	613b      	str	r3, [r7, #16]
}
 8004da4:	bf00      	nop
 8004da6:	bf00      	nop
 8004da8:	e7fd      	b.n	8004da6 <xTaskDelayUntil+0x46>

        vTaskSuspendAll();
 8004daa:	f000 f927 	bl	8004ffc <vTaskSuspendAll>
        {
            /* Minor optimisation.  The tick count cannot change in this
             * block. */
            const TickType_t xConstTickCount = xTickCount;
 8004dae:	4b2c      	ldr	r3, [pc, #176]	@ (8004e60 <xTaskDelayUntil+0x100>)
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	623b      	str	r3, [r7, #32]

            configASSERT( uxSchedulerSuspended == 1U );
 8004db4:	4b2b      	ldr	r3, [pc, #172]	@ (8004e64 <xTaskDelayUntil+0x104>)
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	2b01      	cmp	r3, #1
 8004dba:	d00b      	beq.n	8004dd4 <xTaskDelayUntil+0x74>
    __asm volatile
 8004dbc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004dc0:	f383 8811 	msr	BASEPRI, r3
 8004dc4:	f3bf 8f6f 	isb	sy
 8004dc8:	f3bf 8f4f 	dsb	sy
 8004dcc:	60fb      	str	r3, [r7, #12]
}
 8004dce:	bf00      	nop
 8004dd0:	bf00      	nop
 8004dd2:	e7fd      	b.n	8004dd0 <xTaskDelayUntil+0x70>

            /* Generate the tick time at which the task wants to wake. */
            xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	683a      	ldr	r2, [r7, #0]
 8004dda:	4413      	add	r3, r2
 8004ddc:	61fb      	str	r3, [r7, #28]

            if( xConstTickCount < *pxPreviousWakeTime )
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	6a3a      	ldr	r2, [r7, #32]
 8004de4:	429a      	cmp	r2, r3
 8004de6:	d20b      	bcs.n	8004e00 <xTaskDelayUntil+0xa0>
                /* The tick count has overflowed since this function was
                 * lasted called.  In this case the only time we should ever
                 * actually delay is if the wake time has also  overflowed,
                 * and the wake time is greater than the tick time.  When this
                 * is the case it is as if neither time had overflowed. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	69fa      	ldr	r2, [r7, #28]
 8004dee:	429a      	cmp	r2, r3
 8004df0:	d211      	bcs.n	8004e16 <xTaskDelayUntil+0xb6>
 8004df2:	69fa      	ldr	r2, [r7, #28]
 8004df4:	6a3b      	ldr	r3, [r7, #32]
 8004df6:	429a      	cmp	r2, r3
 8004df8:	d90d      	bls.n	8004e16 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 8004dfa:	2301      	movs	r3, #1
 8004dfc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004dfe:	e00a      	b.n	8004e16 <xTaskDelayUntil+0xb6>
            else
            {
                /* The tick time has not overflowed.  In this case we will
                 * delay if either the wake time has overflowed, and/or the
                 * tick time is less than the wake time. */
                if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	69fa      	ldr	r2, [r7, #28]
 8004e06:	429a      	cmp	r2, r3
 8004e08:	d303      	bcc.n	8004e12 <xTaskDelayUntil+0xb2>
 8004e0a:	69fa      	ldr	r2, [r7, #28]
 8004e0c:	6a3b      	ldr	r3, [r7, #32]
 8004e0e:	429a      	cmp	r2, r3
 8004e10:	d901      	bls.n	8004e16 <xTaskDelayUntil+0xb6>
                {
                    xShouldDelay = pdTRUE;
 8004e12:	2301      	movs	r3, #1
 8004e14:	627b      	str	r3, [r7, #36]	@ 0x24
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            /* Update the wake time ready for the next call. */
            *pxPreviousWakeTime = xTimeToWake;
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	69fa      	ldr	r2, [r7, #28]
 8004e1a:	601a      	str	r2, [r3, #0]

            if( xShouldDelay != pdFALSE )
 8004e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d006      	beq.n	8004e30 <xTaskDelayUntil+0xd0>
            {
                traceTASK_DELAY_UNTIL( xTimeToWake );

                /* prvAddCurrentTaskToDelayedList() needs the block time, not
                 * the time to wake, so subtract the current tick count. */
                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
 8004e22:	69fa      	ldr	r2, [r7, #28]
 8004e24:	6a3b      	ldr	r3, [r7, #32]
 8004e26:	1ad3      	subs	r3, r2, r3
 8004e28:	2100      	movs	r1, #0
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	f000 fe96 	bl	8005b5c <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 8004e30:	f000 f8f2 	bl	8005018 <xTaskResumeAll>
 8004e34:	61b8      	str	r0, [r7, #24]

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d107      	bne.n	8004e4c <xTaskDelayUntil+0xec>
        {
            taskYIELD_WITHIN_API();
 8004e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8004e68 <xTaskDelayUntil+0x108>)
 8004e3e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e42:	601a      	str	r2, [r3, #0]
 8004e44:	f3bf 8f4f 	dsb	sy
 8004e48:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskDelayUntil( xShouldDelay );
 8004e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e4e:	4619      	mov	r1, r3
 8004e50:	20c4      	movs	r0, #196	@ 0xc4
 8004e52:	f003 fe1b 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xShouldDelay;
 8004e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 8004e58:	4618      	mov	r0, r3
 8004e5a:	3728      	adds	r7, #40	@ 0x28
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	bd80      	pop	{r7, pc}
 8004e60:	200006ec 	.word	0x200006ec
 8004e64:	20000710 	.word	0x20000710
 8004e68:	e000ed04 	.word	0xe000ed04

08004e6c <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 8004e6c:	b580      	push	{r7, lr}
 8004e6e:	b090      	sub	sp, #64	@ 0x40
 8004e70:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 8004e72:	2301      	movs	r3, #1
 8004e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 8004e76:	2300      	movs	r3, #0
 8004e78:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e7e:	e013      	b.n	8004ea8 <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 8004e80:	4a2b      	ldr	r2, [pc, #172]	@ (8004f30 <prvCreateIdleTasks+0xc4>)
 8004e82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e84:	4413      	add	r3, r2
 8004e86:	7819      	ldrb	r1, [r3, #0]
 8004e88:	f107 0210 	add.w	r2, r7, #16
 8004e8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e8e:	4413      	add	r3, r2
 8004e90:	460a      	mov	r2, r1
 8004e92:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 8004e94:	f107 0210 	add.w	r2, r7, #16
 8004e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e9a:	4413      	add	r3, r2
 8004e9c:	781b      	ldrb	r3, [r3, #0]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d006      	beq.n	8004eb0 <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 8004ea2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ea4:	3301      	adds	r3, #1
 8004ea6:	627b      	str	r3, [r7, #36]	@ 0x24
 8004ea8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eaa:	2b0f      	cmp	r3, #15
 8004eac:	dde8      	ble.n	8004e80 <prvCreateIdleTasks+0x14>
 8004eae:	e000      	b.n	8004eb2 <prvCreateIdleTasks+0x46>
        {
            break;
 8004eb0:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004eb6:	e031      	b.n	8004f1c <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 8004eb8:	4b1e      	ldr	r3, [pc, #120]	@ (8004f34 <prvCreateIdleTasks+0xc8>)
 8004eba:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 8004ec0:	2300      	movs	r3, #0
 8004ec2:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 8004ec4:	1d3a      	adds	r2, r7, #4
 8004ec6:	f107 0108 	add.w	r1, r7, #8
 8004eca:	f107 030c 	add.w	r3, r7, #12
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f000 fec0 	bl	8005c54 <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 8004ed4:	6878      	ldr	r0, [r7, #4]
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	f107 0110 	add.w	r1, r7, #16
 8004ede:	9202      	str	r2, [sp, #8]
 8004ee0:	9301      	str	r3, [sp, #4]
 8004ee2:	2300      	movs	r3, #0
 8004ee4:	9300      	str	r3, [sp, #0]
 8004ee6:	2300      	movs	r3, #0
 8004ee8:	4602      	mov	r2, r0
 8004eea:	6a38      	ldr	r0, [r7, #32]
 8004eec:	f7ff fd44 	bl	8004978 <xTaskCreateStatic>
 8004ef0:	4602      	mov	r2, r0
 8004ef2:	4911      	ldr	r1, [pc, #68]	@ (8004f38 <prvCreateIdleTasks+0xcc>)
 8004ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 8004efa:	4a0f      	ldr	r2, [pc, #60]	@ (8004f38 <prvCreateIdleTasks+0xcc>)
 8004efc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004efe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d002      	beq.n	8004f0c <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 8004f06:	2301      	movs	r3, #1
 8004f08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004f0a:	e001      	b.n	8004f10 <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 8004f10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d006      	beq.n	8004f24 <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 8004f16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f18:	3301      	adds	r3, #1
 8004f1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004f1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	ddca      	ble.n	8004eb8 <prvCreateIdleTasks+0x4c>
 8004f22:	e000      	b.n	8004f26 <prvCreateIdleTasks+0xba>
        {
            break;
 8004f24:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 8004f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8004f28:	4618      	mov	r0, r3
 8004f2a:	3730      	adds	r7, #48	@ 0x30
 8004f2c:	46bd      	mov	sp, r7
 8004f2e:	bd80      	pop	{r7, pc}
 8004f30:	080092a4 	.word	0x080092a4
 8004f34:	08005969 	.word	0x08005969
 8004f38:	2000070c 	.word	0x2000070c

08004f3c <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004f3c:	b580      	push	{r7, lr}
 8004f3e:	b084      	sub	sp, #16
 8004f40:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 8004f42:	f7ff ff93 	bl	8004e6c <prvCreateIdleTasks>
 8004f46:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2b01      	cmp	r3, #1
 8004f4c:	d102      	bne.n	8004f54 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 8004f4e:	f000 feb5 	bl	8005cbc <xTimerCreateTimerTask>
 8004f52:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2b01      	cmp	r3, #1
 8004f58:	d129      	bne.n	8004fae <vTaskStartScheduler+0x72>
    __asm volatile
 8004f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f5e:	f383 8811 	msr	BASEPRI, r3
 8004f62:	f3bf 8f6f 	isb	sy
 8004f66:	f3bf 8f4f 	dsb	sy
 8004f6a:	60bb      	str	r3, [r7, #8]
}
 8004f6c:	bf00      	nop

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8004f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8004fe0 <vTaskStartScheduler+0xa4>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	3354      	adds	r3, #84	@ 0x54
 8004f74:	4a1b      	ldr	r2, [pc, #108]	@ (8004fe4 <vTaskStartScheduler+0xa8>)
 8004f76:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 8004f78:	4b1b      	ldr	r3, [pc, #108]	@ (8004fe8 <vTaskStartScheduler+0xac>)
 8004f7a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004f7e:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 8004f80:	4b1a      	ldr	r3, [pc, #104]	@ (8004fec <vTaskStartScheduler+0xb0>)
 8004f82:	2201      	movs	r2, #1
 8004f84:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004f86:	4b1a      	ldr	r3, [pc, #104]	@ (8004ff0 <vTaskStartScheduler+0xb4>)
 8004f88:	2200      	movs	r2, #0
 8004f8a:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8004f8c:	4b19      	ldr	r3, [pc, #100]	@ (8004ff4 <vTaskStartScheduler+0xb8>)
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	4b13      	ldr	r3, [pc, #76]	@ (8004fe0 <vTaskStartScheduler+0xa4>)
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	429a      	cmp	r2, r3
 8004f96:	d102      	bne.n	8004f9e <vTaskStartScheduler+0x62>
 8004f98:	f003 fdd0 	bl	8008b3c <SEGGER_SYSVIEW_OnIdle>
 8004f9c:	e004      	b.n	8004fa8 <vTaskStartScheduler+0x6c>
 8004f9e:	4b10      	ldr	r3, [pc, #64]	@ (8004fe0 <vTaskStartScheduler+0xa4>)
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	f003 fe28 	bl	8008bf8 <SEGGER_SYSVIEW_OnTaskStartExec>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 8004fa8:	f001 f9cc 	bl	8006344 <xPortStartScheduler>
 8004fac:	e00f      	b.n	8004fce <vTaskStartScheduler+0x92>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004fb4:	d10b      	bne.n	8004fce <vTaskStartScheduler+0x92>
    __asm volatile
 8004fb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fba:	f383 8811 	msr	BASEPRI, r3
 8004fbe:	f3bf 8f6f 	isb	sy
 8004fc2:	f3bf 8f4f 	dsb	sy
 8004fc6:	607b      	str	r3, [r7, #4]
}
 8004fc8:	bf00      	nop
 8004fca:	bf00      	nop
 8004fcc:	e7fd      	b.n	8004fca <vTaskStartScheduler+0x8e>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8004fce:	4b0a      	ldr	r3, [pc, #40]	@ (8004ff8 <vTaskStartScheduler+0xbc>)
 8004fd0:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 8004fd2:	20cd      	movs	r0, #205	@ 0xcd
 8004fd4:	f003 fd1e 	bl	8008a14 <SEGGER_SYSVIEW_RecordEndCall>
}
 8004fd8:	bf00      	nop
 8004fda:	3710      	adds	r7, #16
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}
 8004fe0:	20000214 	.word	0x20000214
 8004fe4:	20000014 	.word	0x20000014
 8004fe8:	20000708 	.word	0x20000708
 8004fec:	200006f4 	.word	0x200006f4
 8004ff0:	200006ec 	.word	0x200006ec
 8004ff4:	2000070c 	.word	0x2000070c
 8004ff8:	0800938c 	.word	0x0800938c

08004ffc <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 8005000:	4b04      	ldr	r3, [pc, #16]	@ (8005014 <vTaskSuspendAll+0x18>)
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	3301      	adds	r3, #1
 8005006:	4a03      	ldr	r2, [pc, #12]	@ (8005014 <vTaskSuspendAll+0x18>)
 8005008:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 800500a:	20cf      	movs	r0, #207	@ 0xcf
 800500c:	f003 fd02 	bl	8008a14 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005010:	bf00      	nop
 8005012:	bd80      	pop	{r7, pc}
 8005014:	20000710 	.word	0x20000710

08005018 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8005018:	b580      	push	{r7, lr}
 800501a:	b088      	sub	sp, #32
 800501c:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800501e:	2300      	movs	r3, #0
 8005020:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 8005022:	2300      	movs	r3, #0
 8005024:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 8005026:	f001 fa7d 	bl	8006524 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800502a:	2300      	movs	r3, #0
 800502c:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 800502e:	4b7a      	ldr	r3, [pc, #488]	@ (8005218 <xTaskResumeAll+0x200>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2b00      	cmp	r3, #0
 8005034:	d10b      	bne.n	800504e <xTaskResumeAll+0x36>
    __asm volatile
 8005036:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800503a:	f383 8811 	msr	BASEPRI, r3
 800503e:	f3bf 8f6f 	isb	sy
 8005042:	f3bf 8f4f 	dsb	sy
 8005046:	603b      	str	r3, [r7, #0]
}
 8005048:	bf00      	nop
 800504a:	bf00      	nop
 800504c:	e7fd      	b.n	800504a <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800504e:	4b72      	ldr	r3, [pc, #456]	@ (8005218 <xTaskResumeAll+0x200>)
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	3b01      	subs	r3, #1
 8005054:	4a70      	ldr	r2, [pc, #448]	@ (8005218 <xTaskResumeAll+0x200>)
 8005056:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005058:	4b6f      	ldr	r3, [pc, #444]	@ (8005218 <xTaskResumeAll+0x200>)
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	2b00      	cmp	r3, #0
 800505e:	f040 80cf 	bne.w	8005200 <xTaskResumeAll+0x1e8>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005062:	4b6e      	ldr	r3, [pc, #440]	@ (800521c <xTaskResumeAll+0x204>)
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	2b00      	cmp	r3, #0
 8005068:	f000 80ca 	beq.w	8005200 <xTaskResumeAll+0x1e8>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800506c:	e093      	b.n	8005196 <xTaskResumeAll+0x17e>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800506e:	4b6c      	ldr	r3, [pc, #432]	@ (8005220 <xTaskResumeAll+0x208>)
 8005070:	68db      	ldr	r3, [r3, #12]
 8005072:	68db      	ldr	r3, [r3, #12]
 8005074:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 8005076:	69fb      	ldr	r3, [r7, #28]
 8005078:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800507a:	60fb      	str	r3, [r7, #12]
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	69db      	ldr	r3, [r3, #28]
 8005080:	69fa      	ldr	r2, [r7, #28]
 8005082:	6a12      	ldr	r2, [r2, #32]
 8005084:	609a      	str	r2, [r3, #8]
 8005086:	69fb      	ldr	r3, [r7, #28]
 8005088:	6a1b      	ldr	r3, [r3, #32]
 800508a:	69fa      	ldr	r2, [r7, #28]
 800508c:	69d2      	ldr	r2, [r2, #28]
 800508e:	605a      	str	r2, [r3, #4]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	685a      	ldr	r2, [r3, #4]
 8005094:	69fb      	ldr	r3, [r7, #28]
 8005096:	3318      	adds	r3, #24
 8005098:	429a      	cmp	r2, r3
 800509a:	d103      	bne.n	80050a4 <xTaskResumeAll+0x8c>
 800509c:	69fb      	ldr	r3, [r7, #28]
 800509e:	6a1a      	ldr	r2, [r3, #32]
 80050a0:	68fb      	ldr	r3, [r7, #12]
 80050a2:	605a      	str	r2, [r3, #4]
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	2200      	movs	r2, #0
 80050a8:	629a      	str	r2, [r3, #40]	@ 0x28
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	1e5a      	subs	r2, r3, #1
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	695b      	ldr	r3, [r3, #20]
 80050b8:	60bb      	str	r3, [r7, #8]
 80050ba:	69fb      	ldr	r3, [r7, #28]
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	69fa      	ldr	r2, [r7, #28]
 80050c0:	68d2      	ldr	r2, [r2, #12]
 80050c2:	609a      	str	r2, [r3, #8]
 80050c4:	69fb      	ldr	r3, [r7, #28]
 80050c6:	68db      	ldr	r3, [r3, #12]
 80050c8:	69fa      	ldr	r2, [r7, #28]
 80050ca:	6892      	ldr	r2, [r2, #8]
 80050cc:	605a      	str	r2, [r3, #4]
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	685a      	ldr	r2, [r3, #4]
 80050d2:	69fb      	ldr	r3, [r7, #28]
 80050d4:	3304      	adds	r3, #4
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d103      	bne.n	80050e2 <xTaskResumeAll+0xca>
 80050da:	69fb      	ldr	r3, [r7, #28]
 80050dc:	68da      	ldr	r2, [r3, #12]
 80050de:	68bb      	ldr	r3, [r7, #8]
 80050e0:	605a      	str	r2, [r3, #4]
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	2200      	movs	r2, #0
 80050e6:	615a      	str	r2, [r3, #20]
 80050e8:	68bb      	ldr	r3, [r7, #8]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	1e5a      	subs	r2, r3, #1
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 80050f2:	69fb      	ldr	r3, [r7, #28]
 80050f4:	4618      	mov	r0, r3
 80050f6:	f003 fdc1 	bl	8008c7c <SEGGER_SYSVIEW_OnTaskStartReady>
 80050fa:	69fb      	ldr	r3, [r7, #28]
 80050fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80050fe:	4b49      	ldr	r3, [pc, #292]	@ (8005224 <xTaskResumeAll+0x20c>)
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	429a      	cmp	r2, r3
 8005104:	d903      	bls.n	800510e <xTaskResumeAll+0xf6>
 8005106:	69fb      	ldr	r3, [r7, #28]
 8005108:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800510a:	4a46      	ldr	r2, [pc, #280]	@ (8005224 <xTaskResumeAll+0x20c>)
 800510c:	6013      	str	r3, [r2, #0]
 800510e:	69fb      	ldr	r3, [r7, #28]
 8005110:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005112:	4945      	ldr	r1, [pc, #276]	@ (8005228 <xTaskResumeAll+0x210>)
 8005114:	4613      	mov	r3, r2
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	4413      	add	r3, r2
 800511a:	009b      	lsls	r3, r3, #2
 800511c:	440b      	add	r3, r1
 800511e:	3304      	adds	r3, #4
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	607b      	str	r3, [r7, #4]
 8005124:	69fb      	ldr	r3, [r7, #28]
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	609a      	str	r2, [r3, #8]
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	689a      	ldr	r2, [r3, #8]
 800512e:	69fb      	ldr	r3, [r7, #28]
 8005130:	60da      	str	r2, [r3, #12]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	69fa      	ldr	r2, [r7, #28]
 8005138:	3204      	adds	r2, #4
 800513a:	605a      	str	r2, [r3, #4]
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	1d1a      	adds	r2, r3, #4
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	609a      	str	r2, [r3, #8]
 8005144:	69fb      	ldr	r3, [r7, #28]
 8005146:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005148:	4613      	mov	r3, r2
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	4413      	add	r3, r2
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	4a35      	ldr	r2, [pc, #212]	@ (8005228 <xTaskResumeAll+0x210>)
 8005152:	441a      	add	r2, r3
 8005154:	69fb      	ldr	r3, [r7, #28]
 8005156:	615a      	str	r2, [r3, #20]
 8005158:	69fb      	ldr	r3, [r7, #28]
 800515a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800515c:	4932      	ldr	r1, [pc, #200]	@ (8005228 <xTaskResumeAll+0x210>)
 800515e:	4613      	mov	r3, r2
 8005160:	009b      	lsls	r3, r3, #2
 8005162:	4413      	add	r3, r2
 8005164:	009b      	lsls	r3, r3, #2
 8005166:	440b      	add	r3, r1
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	69fa      	ldr	r2, [r7, #28]
 800516c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800516e:	1c59      	adds	r1, r3, #1
 8005170:	482d      	ldr	r0, [pc, #180]	@ (8005228 <xTaskResumeAll+0x210>)
 8005172:	4613      	mov	r3, r2
 8005174:	009b      	lsls	r3, r3, #2
 8005176:	4413      	add	r3, r2
 8005178:	009b      	lsls	r3, r3, #2
 800517a:	4403      	add	r3, r0
 800517c:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005182:	4b2a      	ldr	r3, [pc, #168]	@ (800522c <xTaskResumeAll+0x214>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005188:	429a      	cmp	r2, r3
 800518a:	d904      	bls.n	8005196 <xTaskResumeAll+0x17e>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800518c:	4a28      	ldr	r2, [pc, #160]	@ (8005230 <xTaskResumeAll+0x218>)
 800518e:	693b      	ldr	r3, [r7, #16]
 8005190:	2101      	movs	r1, #1
 8005192:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005196:	4b22      	ldr	r3, [pc, #136]	@ (8005220 <xTaskResumeAll+0x208>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2b00      	cmp	r3, #0
 800519c:	f47f af67 	bne.w	800506e <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 80051a0:	69fb      	ldr	r3, [r7, #28]
 80051a2:	2b00      	cmp	r3, #0
 80051a4:	d001      	beq.n	80051aa <xTaskResumeAll+0x192>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 80051a6:	f000 fc9b 	bl	8005ae0 <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80051aa:	4b22      	ldr	r3, [pc, #136]	@ (8005234 <xTaskResumeAll+0x21c>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d012      	beq.n	80051dc <xTaskResumeAll+0x1c4>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 80051b6:	f000 f869 	bl	800528c <xTaskIncrementTick>
 80051ba:	4603      	mov	r3, r0
 80051bc:	2b00      	cmp	r3, #0
 80051be:	d004      	beq.n	80051ca <xTaskResumeAll+0x1b2>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 80051c0:	4a1b      	ldr	r2, [pc, #108]	@ (8005230 <xTaskResumeAll+0x218>)
 80051c2:	693b      	ldr	r3, [r7, #16]
 80051c4:	2101      	movs	r1, #1
 80051c6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	3b01      	subs	r3, #1
 80051ce:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 80051d0:	697b      	ldr	r3, [r7, #20]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d1ef      	bne.n	80051b6 <xTaskResumeAll+0x19e>

                            xPendedTicks = 0;
 80051d6:	4b17      	ldr	r3, [pc, #92]	@ (8005234 <xTaskResumeAll+0x21c>)
 80051d8:	2200      	movs	r2, #0
 80051da:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 80051dc:	4a14      	ldr	r2, [pc, #80]	@ (8005230 <xTaskResumeAll+0x218>)
 80051de:	693b      	ldr	r3, [r7, #16]
 80051e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d00b      	beq.n	8005200 <xTaskResumeAll+0x1e8>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 80051e8:	2301      	movs	r3, #1
 80051ea:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 80051ec:	4b0f      	ldr	r3, [pc, #60]	@ (800522c <xTaskResumeAll+0x214>)
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	4b11      	ldr	r3, [pc, #68]	@ (8005238 <xTaskResumeAll+0x220>)
 80051f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80051f6:	601a      	str	r2, [r3, #0]
 80051f8:	f3bf 8f4f 	dsb	sy
 80051fc:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8005200:	f001 f9c2 	bl	8006588 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 8005204:	69bb      	ldr	r3, [r7, #24]
 8005206:	4619      	mov	r1, r3
 8005208:	20d0      	movs	r0, #208	@ 0xd0
 800520a:	f003 fc3f 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 800520e:	69bb      	ldr	r3, [r7, #24]
}
 8005210:	4618      	mov	r0, r3
 8005212:	3720      	adds	r7, #32
 8005214:	46bd      	mov	sp, r7
 8005216:	bd80      	pop	{r7, pc}
 8005218:	20000710 	.word	0x20000710
 800521c:	200006e8 	.word	0x200006e8
 8005220:	200006a8 	.word	0x200006a8
 8005224:	200006f0 	.word	0x200006f0
 8005228:	20000218 	.word	0x20000218
 800522c:	20000214 	.word	0x20000214
 8005230:	200006fc 	.word	0x200006fc
 8005234:	200006f8 	.word	0x200006f8
 8005238:	e000ed04 	.word	0xe000ed04

0800523c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800523c:	b580      	push	{r7, lr}
 800523e:	b082      	sub	sp, #8
 8005240:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 8005242:	4b06      	ldr	r3, [pc, #24]	@ (800525c <xTaskGetTickCount+0x20>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 8005248:	6879      	ldr	r1, [r7, #4]
 800524a:	20d1      	movs	r0, #209	@ 0xd1
 800524c:	f003 fc1e 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 8005250:	687b      	ldr	r3, [r7, #4]
}
 8005252:	4618      	mov	r0, r3
 8005254:	3708      	adds	r7, #8
 8005256:	46bd      	mov	sp, r7
 8005258:	bd80      	pop	{r7, pc}
 800525a:	bf00      	nop
 800525c:	200006ec 	.word	0x200006ec

08005260 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8005260:	b580      	push	{r7, lr}
 8005262:	b082      	sub	sp, #8
 8005264:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005266:	f001 fa49 	bl	80066fc <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800526a:	2300      	movs	r3, #0
 800526c:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800526e:	4b06      	ldr	r3, [pc, #24]	@ (8005288 <xTaskGetTickCountFromISR+0x28>)
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 8005274:	6839      	ldr	r1, [r7, #0]
 8005276:	20d2      	movs	r0, #210	@ 0xd2
 8005278:	f003 fc08 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800527c:	683b      	ldr	r3, [r7, #0]
}
 800527e:	4618      	mov	r0, r3
 8005280:	3708      	adds	r7, #8
 8005282:	46bd      	mov	sp, r7
 8005284:	bd80      	pop	{r7, pc}
 8005286:	bf00      	nop
 8005288:	200006ec 	.word	0x200006ec

0800528c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b08a      	sub	sp, #40	@ 0x28
 8005290:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 8005292:	2300      	movs	r3, #0
 8005294:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005296:	4b7d      	ldr	r3, [pc, #500]	@ (800548c <xTaskIncrementTick+0x200>)
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	2b00      	cmp	r3, #0
 800529c:	f040 80e6 	bne.w	800546c <xTaskIncrementTick+0x1e0>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80052a0:	4b7b      	ldr	r3, [pc, #492]	@ (8005490 <xTaskIncrementTick+0x204>)
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	3301      	adds	r3, #1
 80052a6:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80052a8:	4a79      	ldr	r2, [pc, #484]	@ (8005490 <xTaskIncrementTick+0x204>)
 80052aa:	6a3b      	ldr	r3, [r7, #32]
 80052ac:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 80052ae:	6a3b      	ldr	r3, [r7, #32]
 80052b0:	2b00      	cmp	r3, #0
 80052b2:	d121      	bne.n	80052f8 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 80052b4:	4b77      	ldr	r3, [pc, #476]	@ (8005494 <xTaskIncrementTick+0x208>)
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	2b00      	cmp	r3, #0
 80052bc:	d00b      	beq.n	80052d6 <xTaskIncrementTick+0x4a>
    __asm volatile
 80052be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80052c2:	f383 8811 	msr	BASEPRI, r3
 80052c6:	f3bf 8f6f 	isb	sy
 80052ca:	f3bf 8f4f 	dsb	sy
 80052ce:	607b      	str	r3, [r7, #4]
}
 80052d0:	bf00      	nop
 80052d2:	bf00      	nop
 80052d4:	e7fd      	b.n	80052d2 <xTaskIncrementTick+0x46>
 80052d6:	4b6f      	ldr	r3, [pc, #444]	@ (8005494 <xTaskIncrementTick+0x208>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	61fb      	str	r3, [r7, #28]
 80052dc:	4b6e      	ldr	r3, [pc, #440]	@ (8005498 <xTaskIncrementTick+0x20c>)
 80052de:	681b      	ldr	r3, [r3, #0]
 80052e0:	4a6c      	ldr	r2, [pc, #432]	@ (8005494 <xTaskIncrementTick+0x208>)
 80052e2:	6013      	str	r3, [r2, #0]
 80052e4:	4a6c      	ldr	r2, [pc, #432]	@ (8005498 <xTaskIncrementTick+0x20c>)
 80052e6:	69fb      	ldr	r3, [r7, #28]
 80052e8:	6013      	str	r3, [r2, #0]
 80052ea:	4b6c      	ldr	r3, [pc, #432]	@ (800549c <xTaskIncrementTick+0x210>)
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	3301      	adds	r3, #1
 80052f0:	4a6a      	ldr	r2, [pc, #424]	@ (800549c <xTaskIncrementTick+0x210>)
 80052f2:	6013      	str	r3, [r2, #0]
 80052f4:	f000 fbf4 	bl	8005ae0 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 80052f8:	4b69      	ldr	r3, [pc, #420]	@ (80054a0 <xTaskIncrementTick+0x214>)
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	6a3a      	ldr	r2, [r7, #32]
 80052fe:	429a      	cmp	r2, r3
 8005300:	f0c0 80ad 	bcc.w	800545e <xTaskIncrementTick+0x1d2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005304:	4b63      	ldr	r3, [pc, #396]	@ (8005494 <xTaskIncrementTick+0x208>)
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d104      	bne.n	8005318 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800530e:	4b64      	ldr	r3, [pc, #400]	@ (80054a0 <xTaskIncrementTick+0x214>)
 8005310:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005314:	601a      	str	r2, [r3, #0]
                    break;
 8005316:	e0a2      	b.n	800545e <xTaskIncrementTick+0x1d2>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005318:	4b5e      	ldr	r3, [pc, #376]	@ (8005494 <xTaskIncrementTick+0x208>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	68db      	ldr	r3, [r3, #12]
 800531e:	68db      	ldr	r3, [r3, #12]
 8005320:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005322:	69bb      	ldr	r3, [r7, #24]
 8005324:	685b      	ldr	r3, [r3, #4]
 8005326:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8005328:	6a3a      	ldr	r2, [r7, #32]
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	429a      	cmp	r2, r3
 800532e:	d203      	bcs.n	8005338 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8005330:	4a5b      	ldr	r2, [pc, #364]	@ (80054a0 <xTaskIncrementTick+0x214>)
 8005332:	697b      	ldr	r3, [r7, #20]
 8005334:	6013      	str	r3, [r2, #0]
                        break;
 8005336:	e092      	b.n	800545e <xTaskIncrementTick+0x1d2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8005338:	69bb      	ldr	r3, [r7, #24]
 800533a:	695b      	ldr	r3, [r3, #20]
 800533c:	613b      	str	r3, [r7, #16]
 800533e:	69bb      	ldr	r3, [r7, #24]
 8005340:	689b      	ldr	r3, [r3, #8]
 8005342:	69ba      	ldr	r2, [r7, #24]
 8005344:	68d2      	ldr	r2, [r2, #12]
 8005346:	609a      	str	r2, [r3, #8]
 8005348:	69bb      	ldr	r3, [r7, #24]
 800534a:	68db      	ldr	r3, [r3, #12]
 800534c:	69ba      	ldr	r2, [r7, #24]
 800534e:	6892      	ldr	r2, [r2, #8]
 8005350:	605a      	str	r2, [r3, #4]
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	685a      	ldr	r2, [r3, #4]
 8005356:	69bb      	ldr	r3, [r7, #24]
 8005358:	3304      	adds	r3, #4
 800535a:	429a      	cmp	r2, r3
 800535c:	d103      	bne.n	8005366 <xTaskIncrementTick+0xda>
 800535e:	69bb      	ldr	r3, [r7, #24]
 8005360:	68da      	ldr	r2, [r3, #12]
 8005362:	693b      	ldr	r3, [r7, #16]
 8005364:	605a      	str	r2, [r3, #4]
 8005366:	69bb      	ldr	r3, [r7, #24]
 8005368:	2200      	movs	r2, #0
 800536a:	615a      	str	r2, [r3, #20]
 800536c:	693b      	ldr	r3, [r7, #16]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	1e5a      	subs	r2, r3, #1
 8005372:	693b      	ldr	r3, [r7, #16]
 8005374:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005376:	69bb      	ldr	r3, [r7, #24]
 8005378:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800537a:	2b00      	cmp	r3, #0
 800537c:	d01e      	beq.n	80053bc <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800537e:	69bb      	ldr	r3, [r7, #24]
 8005380:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005382:	60fb      	str	r3, [r7, #12]
 8005384:	69bb      	ldr	r3, [r7, #24]
 8005386:	69db      	ldr	r3, [r3, #28]
 8005388:	69ba      	ldr	r2, [r7, #24]
 800538a:	6a12      	ldr	r2, [r2, #32]
 800538c:	609a      	str	r2, [r3, #8]
 800538e:	69bb      	ldr	r3, [r7, #24]
 8005390:	6a1b      	ldr	r3, [r3, #32]
 8005392:	69ba      	ldr	r2, [r7, #24]
 8005394:	69d2      	ldr	r2, [r2, #28]
 8005396:	605a      	str	r2, [r3, #4]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	685a      	ldr	r2, [r3, #4]
 800539c:	69bb      	ldr	r3, [r7, #24]
 800539e:	3318      	adds	r3, #24
 80053a0:	429a      	cmp	r2, r3
 80053a2:	d103      	bne.n	80053ac <xTaskIncrementTick+0x120>
 80053a4:	69bb      	ldr	r3, [r7, #24]
 80053a6:	6a1a      	ldr	r2, [r3, #32]
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	605a      	str	r2, [r3, #4]
 80053ac:	69bb      	ldr	r3, [r7, #24]
 80053ae:	2200      	movs	r2, #0
 80053b0:	629a      	str	r2, [r3, #40]	@ 0x28
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	1e5a      	subs	r2, r3, #1
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80053bc:	69bb      	ldr	r3, [r7, #24]
 80053be:	4618      	mov	r0, r3
 80053c0:	f003 fc5c 	bl	8008c7c <SEGGER_SYSVIEW_OnTaskStartReady>
 80053c4:	69bb      	ldr	r3, [r7, #24]
 80053c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053c8:	4b36      	ldr	r3, [pc, #216]	@ (80054a4 <xTaskIncrementTick+0x218>)
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d903      	bls.n	80053d8 <xTaskIncrementTick+0x14c>
 80053d0:	69bb      	ldr	r3, [r7, #24]
 80053d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d4:	4a33      	ldr	r2, [pc, #204]	@ (80054a4 <xTaskIncrementTick+0x218>)
 80053d6:	6013      	str	r3, [r2, #0]
 80053d8:	69bb      	ldr	r3, [r7, #24]
 80053da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80053dc:	4932      	ldr	r1, [pc, #200]	@ (80054a8 <xTaskIncrementTick+0x21c>)
 80053de:	4613      	mov	r3, r2
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	4413      	add	r3, r2
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	440b      	add	r3, r1
 80053e8:	3304      	adds	r3, #4
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	60bb      	str	r3, [r7, #8]
 80053ee:	69bb      	ldr	r3, [r7, #24]
 80053f0:	68ba      	ldr	r2, [r7, #8]
 80053f2:	609a      	str	r2, [r3, #8]
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	689a      	ldr	r2, [r3, #8]
 80053f8:	69bb      	ldr	r3, [r7, #24]
 80053fa:	60da      	str	r2, [r3, #12]
 80053fc:	68bb      	ldr	r3, [r7, #8]
 80053fe:	689b      	ldr	r3, [r3, #8]
 8005400:	69ba      	ldr	r2, [r7, #24]
 8005402:	3204      	adds	r2, #4
 8005404:	605a      	str	r2, [r3, #4]
 8005406:	69bb      	ldr	r3, [r7, #24]
 8005408:	1d1a      	adds	r2, r3, #4
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	609a      	str	r2, [r3, #8]
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005412:	4613      	mov	r3, r2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	4413      	add	r3, r2
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	4a23      	ldr	r2, [pc, #140]	@ (80054a8 <xTaskIncrementTick+0x21c>)
 800541c:	441a      	add	r2, r3
 800541e:	69bb      	ldr	r3, [r7, #24]
 8005420:	615a      	str	r2, [r3, #20]
 8005422:	69bb      	ldr	r3, [r7, #24]
 8005424:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005426:	4920      	ldr	r1, [pc, #128]	@ (80054a8 <xTaskIncrementTick+0x21c>)
 8005428:	4613      	mov	r3, r2
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	4413      	add	r3, r2
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	440b      	add	r3, r1
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	69ba      	ldr	r2, [r7, #24]
 8005436:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005438:	1c59      	adds	r1, r3, #1
 800543a:	481b      	ldr	r0, [pc, #108]	@ (80054a8 <xTaskIncrementTick+0x21c>)
 800543c:	4613      	mov	r3, r2
 800543e:	009b      	lsls	r3, r3, #2
 8005440:	4413      	add	r3, r2
 8005442:	009b      	lsls	r3, r3, #2
 8005444:	4403      	add	r3, r0
 8005446:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005448:	69bb      	ldr	r3, [r7, #24]
 800544a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800544c:	4b17      	ldr	r3, [pc, #92]	@ (80054ac <xTaskIncrementTick+0x220>)
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005452:	429a      	cmp	r2, r3
 8005454:	f67f af56 	bls.w	8005304 <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 8005458:	2301      	movs	r3, #1
 800545a:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800545c:	e752      	b.n	8005304 <xTaskIncrementTick+0x78>
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 800545e:	4b14      	ldr	r3, [pc, #80]	@ (80054b0 <xTaskIncrementTick+0x224>)
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	2b00      	cmp	r3, #0
 8005464:	d007      	beq.n	8005476 <xTaskIncrementTick+0x1ea>
                {
                    xSwitchRequired = pdTRUE;
 8005466:	2301      	movs	r3, #1
 8005468:	627b      	str	r3, [r7, #36]	@ 0x24
 800546a:	e004      	b.n	8005476 <xTaskIncrementTick+0x1ea>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 800546c:	4b11      	ldr	r3, [pc, #68]	@ (80054b4 <xTaskIncrementTick+0x228>)
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	3301      	adds	r3, #1
 8005472:	4a10      	ldr	r2, [pc, #64]	@ (80054b4 <xTaskIncrementTick+0x228>)
 8005474:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 8005476:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005478:	4619      	mov	r1, r3
 800547a:	20db      	movs	r0, #219	@ 0xdb
 800547c:	f003 fb06 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 8005480:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005482:	4618      	mov	r0, r3
 8005484:	3728      	adds	r7, #40	@ 0x28
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}
 800548a:	bf00      	nop
 800548c:	20000710 	.word	0x20000710
 8005490:	200006ec 	.word	0x200006ec
 8005494:	200006a0 	.word	0x200006a0
 8005498:	200006a4 	.word	0x200006a4
 800549c:	20000700 	.word	0x20000700
 80054a0:	20000708 	.word	0x20000708
 80054a4:	200006f0 	.word	0x200006f0
 80054a8:	20000218 	.word	0x20000218
 80054ac:	20000214 	.word	0x20000214
 80054b0:	200006fc 	.word	0x200006fc
 80054b4:	200006f8 	.word	0x200006f8

080054b8 <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b084      	sub	sp, #16
 80054bc:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 80054be:	4b31      	ldr	r3, [pc, #196]	@ (8005584 <vTaskSwitchContext+0xcc>)
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d003      	beq.n	80054ce <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 80054c6:	4b30      	ldr	r3, [pc, #192]	@ (8005588 <vTaskSwitchContext+0xd0>)
 80054c8:	2201      	movs	r2, #1
 80054ca:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 80054cc:	e056      	b.n	800557c <vTaskSwitchContext+0xc4>
            xYieldPendings[ 0 ] = pdFALSE;
 80054ce:	4b2e      	ldr	r3, [pc, #184]	@ (8005588 <vTaskSwitchContext+0xd0>)
 80054d0:	2200      	movs	r2, #0
 80054d2:	601a      	str	r2, [r3, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 80054d4:	4b2d      	ldr	r3, [pc, #180]	@ (800558c <vTaskSwitchContext+0xd4>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	60fb      	str	r3, [r7, #12]
 80054da:	e011      	b.n	8005500 <vTaskSwitchContext+0x48>
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d10b      	bne.n	80054fa <vTaskSwitchContext+0x42>
    __asm volatile
 80054e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80054e6:	f383 8811 	msr	BASEPRI, r3
 80054ea:	f3bf 8f6f 	isb	sy
 80054ee:	f3bf 8f4f 	dsb	sy
 80054f2:	607b      	str	r3, [r7, #4]
}
 80054f4:	bf00      	nop
 80054f6:	bf00      	nop
 80054f8:	e7fd      	b.n	80054f6 <vTaskSwitchContext+0x3e>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	3b01      	subs	r3, #1
 80054fe:	60fb      	str	r3, [r7, #12]
 8005500:	4923      	ldr	r1, [pc, #140]	@ (8005590 <vTaskSwitchContext+0xd8>)
 8005502:	68fa      	ldr	r2, [r7, #12]
 8005504:	4613      	mov	r3, r2
 8005506:	009b      	lsls	r3, r3, #2
 8005508:	4413      	add	r3, r2
 800550a:	009b      	lsls	r3, r3, #2
 800550c:	440b      	add	r3, r1
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	2b00      	cmp	r3, #0
 8005512:	d0e3      	beq.n	80054dc <vTaskSwitchContext+0x24>
 8005514:	68fa      	ldr	r2, [r7, #12]
 8005516:	4613      	mov	r3, r2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	4413      	add	r3, r2
 800551c:	009b      	lsls	r3, r3, #2
 800551e:	4a1c      	ldr	r2, [pc, #112]	@ (8005590 <vTaskSwitchContext+0xd8>)
 8005520:	4413      	add	r3, r2
 8005522:	60bb      	str	r3, [r7, #8]
 8005524:	68bb      	ldr	r3, [r7, #8]
 8005526:	685b      	ldr	r3, [r3, #4]
 8005528:	685a      	ldr	r2, [r3, #4]
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	605a      	str	r2, [r3, #4]
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	685a      	ldr	r2, [r3, #4]
 8005532:	68bb      	ldr	r3, [r7, #8]
 8005534:	3308      	adds	r3, #8
 8005536:	429a      	cmp	r2, r3
 8005538:	d103      	bne.n	8005542 <vTaskSwitchContext+0x8a>
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	68da      	ldr	r2, [r3, #12]
 800553e:	68bb      	ldr	r3, [r7, #8]
 8005540:	605a      	str	r2, [r3, #4]
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	685b      	ldr	r3, [r3, #4]
 8005546:	68db      	ldr	r3, [r3, #12]
 8005548:	4a12      	ldr	r2, [pc, #72]	@ (8005594 <vTaskSwitchContext+0xdc>)
 800554a:	6013      	str	r3, [r2, #0]
 800554c:	4a0f      	ldr	r2, [pc, #60]	@ (800558c <vTaskSwitchContext+0xd4>)
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 8005552:	4b11      	ldr	r3, [pc, #68]	@ (8005598 <vTaskSwitchContext+0xe0>)
 8005554:	681a      	ldr	r2, [r3, #0]
 8005556:	4b0f      	ldr	r3, [pc, #60]	@ (8005594 <vTaskSwitchContext+0xdc>)
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	429a      	cmp	r2, r3
 800555c:	d102      	bne.n	8005564 <vTaskSwitchContext+0xac>
 800555e:	f003 faed 	bl	8008b3c <SEGGER_SYSVIEW_OnIdle>
 8005562:	e004      	b.n	800556e <vTaskSwitchContext+0xb6>
 8005564:	4b0b      	ldr	r3, [pc, #44]	@ (8005594 <vTaskSwitchContext+0xdc>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4618      	mov	r0, r3
 800556a:	f003 fb45 	bl	8008bf8 <SEGGER_SYSVIEW_OnTaskStartExec>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 800556e:	4b09      	ldr	r3, [pc, #36]	@ (8005594 <vTaskSwitchContext+0xdc>)
 8005570:	681b      	ldr	r3, [r3, #0]
                configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 8005572:	4b08      	ldr	r3, [pc, #32]	@ (8005594 <vTaskSwitchContext+0xdc>)
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	3354      	adds	r3, #84	@ 0x54
 8005578:	4a08      	ldr	r2, [pc, #32]	@ (800559c <vTaskSwitchContext+0xe4>)
 800557a:	6013      	str	r3, [r2, #0]
    }
 800557c:	bf00      	nop
 800557e:	3710      	adds	r7, #16
 8005580:	46bd      	mov	sp, r7
 8005582:	bd80      	pop	{r7, pc}
 8005584:	20000710 	.word	0x20000710
 8005588:	200006fc 	.word	0x200006fc
 800558c:	200006f0 	.word	0x200006f0
 8005590:	20000218 	.word	0x20000218
 8005594:	20000214 	.word	0x20000214
 8005598:	2000070c 	.word	0x2000070c
 800559c:	20000014 	.word	0x20000014

080055a0 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 80055a0:	b580      	push	{r7, lr}
 80055a2:	b084      	sub	sp, #16
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d10b      	bne.n	80055c8 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 80055b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055b4:	f383 8811 	msr	BASEPRI, r3
 80055b8:	f3bf 8f6f 	isb	sy
 80055bc:	f3bf 8f4f 	dsb	sy
 80055c0:	60fb      	str	r3, [r7, #12]
}
 80055c2:	bf00      	nop
 80055c4:	bf00      	nop
 80055c6:	e7fd      	b.n	80055c4 <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80055c8:	4b08      	ldr	r3, [pc, #32]	@ (80055ec <vTaskPlaceOnEventList+0x4c>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	3318      	adds	r3, #24
 80055ce:	4619      	mov	r1, r3
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f7fe fdde 	bl	8004192 <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80055d6:	2101      	movs	r1, #1
 80055d8:	6838      	ldr	r0, [r7, #0]
 80055da:	f000 fabf 	bl	8005b5c <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 80055de:	20e1      	movs	r0, #225	@ 0xe1
 80055e0:	f003 fa18 	bl	8008a14 <SEGGER_SYSVIEW_RecordEndCall>
}
 80055e4:	bf00      	nop
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}
 80055ec:	20000214 	.word	0x20000214

080055f0 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 80055f0:	b580      	push	{r7, lr}
 80055f2:	b086      	sub	sp, #24
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	60f8      	str	r0, [r7, #12]
 80055f8:	60b9      	str	r1, [r7, #8]
 80055fa:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d10b      	bne.n	800561a <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 8005602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005606:	f383 8811 	msr	BASEPRI, r3
 800560a:	f3bf 8f6f 	isb	sy
 800560e:	f3bf 8f4f 	dsb	sy
 8005612:	613b      	str	r3, [r7, #16]
}
 8005614:	bf00      	nop
 8005616:	bf00      	nop
 8005618:	e7fd      	b.n	8005616 <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	617b      	str	r3, [r7, #20]
 8005620:	4b17      	ldr	r3, [pc, #92]	@ (8005680 <vTaskPlaceOnEventListRestricted+0x90>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	697a      	ldr	r2, [r7, #20]
 8005626:	61da      	str	r2, [r3, #28]
 8005628:	4b15      	ldr	r3, [pc, #84]	@ (8005680 <vTaskPlaceOnEventListRestricted+0x90>)
 800562a:	681b      	ldr	r3, [r3, #0]
 800562c:	697a      	ldr	r2, [r7, #20]
 800562e:	6892      	ldr	r2, [r2, #8]
 8005630:	621a      	str	r2, [r3, #32]
 8005632:	4b13      	ldr	r3, [pc, #76]	@ (8005680 <vTaskPlaceOnEventListRestricted+0x90>)
 8005634:	681a      	ldr	r2, [r3, #0]
 8005636:	697b      	ldr	r3, [r7, #20]
 8005638:	689b      	ldr	r3, [r3, #8]
 800563a:	3218      	adds	r2, #24
 800563c:	605a      	str	r2, [r3, #4]
 800563e:	4b10      	ldr	r3, [pc, #64]	@ (8005680 <vTaskPlaceOnEventListRestricted+0x90>)
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	f103 0218 	add.w	r2, r3, #24
 8005646:	697b      	ldr	r3, [r7, #20]
 8005648:	609a      	str	r2, [r3, #8]
 800564a:	4b0d      	ldr	r3, [pc, #52]	@ (8005680 <vTaskPlaceOnEventListRestricted+0x90>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	68fa      	ldr	r2, [r7, #12]
 8005650:	629a      	str	r2, [r3, #40]	@ 0x28
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	1c5a      	adds	r2, r3, #1
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	2b00      	cmp	r3, #0
 8005660:	d002      	beq.n	8005668 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 8005662:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005666:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005668:	6879      	ldr	r1, [r7, #4]
 800566a:	68b8      	ldr	r0, [r7, #8]
 800566c:	f000 fa76 	bl	8005b5c <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 8005670:	20e3      	movs	r0, #227	@ 0xe3
 8005672:	f003 f9cf 	bl	8008a14 <SEGGER_SYSVIEW_RecordEndCall>
    }
 8005676:	bf00      	nop
 8005678:	3718      	adds	r7, #24
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	20000214 	.word	0x20000214

08005684 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b08a      	sub	sp, #40	@ 0x28
 8005688:	af00      	add	r7, sp, #0
 800568a:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	68db      	ldr	r3, [r3, #12]
 8005690:	68db      	ldr	r3, [r3, #12]
 8005692:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 8005694:	6a3b      	ldr	r3, [r7, #32]
 8005696:	2b00      	cmp	r3, #0
 8005698:	d10b      	bne.n	80056b2 <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 800569a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800569e:	f383 8811 	msr	BASEPRI, r3
 80056a2:	f3bf 8f6f 	isb	sy
 80056a6:	f3bf 8f4f 	dsb	sy
 80056aa:	60fb      	str	r3, [r7, #12]
}
 80056ac:	bf00      	nop
 80056ae:	bf00      	nop
 80056b0:	e7fd      	b.n	80056ae <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 80056b2:	6a3b      	ldr	r3, [r7, #32]
 80056b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80056b6:	61fb      	str	r3, [r7, #28]
 80056b8:	6a3b      	ldr	r3, [r7, #32]
 80056ba:	69db      	ldr	r3, [r3, #28]
 80056bc:	6a3a      	ldr	r2, [r7, #32]
 80056be:	6a12      	ldr	r2, [r2, #32]
 80056c0:	609a      	str	r2, [r3, #8]
 80056c2:	6a3b      	ldr	r3, [r7, #32]
 80056c4:	6a1b      	ldr	r3, [r3, #32]
 80056c6:	6a3a      	ldr	r2, [r7, #32]
 80056c8:	69d2      	ldr	r2, [r2, #28]
 80056ca:	605a      	str	r2, [r3, #4]
 80056cc:	69fb      	ldr	r3, [r7, #28]
 80056ce:	685a      	ldr	r2, [r3, #4]
 80056d0:	6a3b      	ldr	r3, [r7, #32]
 80056d2:	3318      	adds	r3, #24
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d103      	bne.n	80056e0 <xTaskRemoveFromEventList+0x5c>
 80056d8:	6a3b      	ldr	r3, [r7, #32]
 80056da:	6a1a      	ldr	r2, [r3, #32]
 80056dc:	69fb      	ldr	r3, [r7, #28]
 80056de:	605a      	str	r2, [r3, #4]
 80056e0:	6a3b      	ldr	r3, [r7, #32]
 80056e2:	2200      	movs	r2, #0
 80056e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80056e6:	69fb      	ldr	r3, [r7, #28]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	1e5a      	subs	r2, r3, #1
 80056ec:	69fb      	ldr	r3, [r7, #28]
 80056ee:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 80056f0:	4b4f      	ldr	r3, [pc, #316]	@ (8005830 <xTaskRemoveFromEventList+0x1ac>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d165      	bne.n	80057c4 <xTaskRemoveFromEventList+0x140>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 80056f8:	6a3b      	ldr	r3, [r7, #32]
 80056fa:	695b      	ldr	r3, [r3, #20]
 80056fc:	617b      	str	r3, [r7, #20]
 80056fe:	6a3b      	ldr	r3, [r7, #32]
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	6a3a      	ldr	r2, [r7, #32]
 8005704:	68d2      	ldr	r2, [r2, #12]
 8005706:	609a      	str	r2, [r3, #8]
 8005708:	6a3b      	ldr	r3, [r7, #32]
 800570a:	68db      	ldr	r3, [r3, #12]
 800570c:	6a3a      	ldr	r2, [r7, #32]
 800570e:	6892      	ldr	r2, [r2, #8]
 8005710:	605a      	str	r2, [r3, #4]
 8005712:	697b      	ldr	r3, [r7, #20]
 8005714:	685a      	ldr	r2, [r3, #4]
 8005716:	6a3b      	ldr	r3, [r7, #32]
 8005718:	3304      	adds	r3, #4
 800571a:	429a      	cmp	r2, r3
 800571c:	d103      	bne.n	8005726 <xTaskRemoveFromEventList+0xa2>
 800571e:	6a3b      	ldr	r3, [r7, #32]
 8005720:	68da      	ldr	r2, [r3, #12]
 8005722:	697b      	ldr	r3, [r7, #20]
 8005724:	605a      	str	r2, [r3, #4]
 8005726:	6a3b      	ldr	r3, [r7, #32]
 8005728:	2200      	movs	r2, #0
 800572a:	615a      	str	r2, [r3, #20]
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	1e5a      	subs	r2, r3, #1
 8005732:	697b      	ldr	r3, [r7, #20]
 8005734:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 8005736:	6a3b      	ldr	r3, [r7, #32]
 8005738:	4618      	mov	r0, r3
 800573a:	f003 fa9f 	bl	8008c7c <SEGGER_SYSVIEW_OnTaskStartReady>
 800573e:	6a3b      	ldr	r3, [r7, #32]
 8005740:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005742:	4b3c      	ldr	r3, [pc, #240]	@ (8005834 <xTaskRemoveFromEventList+0x1b0>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	429a      	cmp	r2, r3
 8005748:	d903      	bls.n	8005752 <xTaskRemoveFromEventList+0xce>
 800574a:	6a3b      	ldr	r3, [r7, #32]
 800574c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800574e:	4a39      	ldr	r2, [pc, #228]	@ (8005834 <xTaskRemoveFromEventList+0x1b0>)
 8005750:	6013      	str	r3, [r2, #0]
 8005752:	6a3b      	ldr	r3, [r7, #32]
 8005754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005756:	4938      	ldr	r1, [pc, #224]	@ (8005838 <xTaskRemoveFromEventList+0x1b4>)
 8005758:	4613      	mov	r3, r2
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	4413      	add	r3, r2
 800575e:	009b      	lsls	r3, r3, #2
 8005760:	440b      	add	r3, r1
 8005762:	3304      	adds	r3, #4
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	613b      	str	r3, [r7, #16]
 8005768:	6a3b      	ldr	r3, [r7, #32]
 800576a:	693a      	ldr	r2, [r7, #16]
 800576c:	609a      	str	r2, [r3, #8]
 800576e:	693b      	ldr	r3, [r7, #16]
 8005770:	689a      	ldr	r2, [r3, #8]
 8005772:	6a3b      	ldr	r3, [r7, #32]
 8005774:	60da      	str	r2, [r3, #12]
 8005776:	693b      	ldr	r3, [r7, #16]
 8005778:	689b      	ldr	r3, [r3, #8]
 800577a:	6a3a      	ldr	r2, [r7, #32]
 800577c:	3204      	adds	r2, #4
 800577e:	605a      	str	r2, [r3, #4]
 8005780:	6a3b      	ldr	r3, [r7, #32]
 8005782:	1d1a      	adds	r2, r3, #4
 8005784:	693b      	ldr	r3, [r7, #16]
 8005786:	609a      	str	r2, [r3, #8]
 8005788:	6a3b      	ldr	r3, [r7, #32]
 800578a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800578c:	4613      	mov	r3, r2
 800578e:	009b      	lsls	r3, r3, #2
 8005790:	4413      	add	r3, r2
 8005792:	009b      	lsls	r3, r3, #2
 8005794:	4a28      	ldr	r2, [pc, #160]	@ (8005838 <xTaskRemoveFromEventList+0x1b4>)
 8005796:	441a      	add	r2, r3
 8005798:	6a3b      	ldr	r3, [r7, #32]
 800579a:	615a      	str	r2, [r3, #20]
 800579c:	6a3b      	ldr	r3, [r7, #32]
 800579e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057a0:	4925      	ldr	r1, [pc, #148]	@ (8005838 <xTaskRemoveFromEventList+0x1b4>)
 80057a2:	4613      	mov	r3, r2
 80057a4:	009b      	lsls	r3, r3, #2
 80057a6:	4413      	add	r3, r2
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	440b      	add	r3, r1
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	6a3a      	ldr	r2, [r7, #32]
 80057b0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80057b2:	1c59      	adds	r1, r3, #1
 80057b4:	4820      	ldr	r0, [pc, #128]	@ (8005838 <xTaskRemoveFromEventList+0x1b4>)
 80057b6:	4613      	mov	r3, r2
 80057b8:	009b      	lsls	r3, r3, #2
 80057ba:	4413      	add	r3, r2
 80057bc:	009b      	lsls	r3, r3, #2
 80057be:	4403      	add	r3, r0
 80057c0:	6019      	str	r1, [r3, #0]
 80057c2:	e01b      	b.n	80057fc <xTaskRemoveFromEventList+0x178>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80057c4:	4b1d      	ldr	r3, [pc, #116]	@ (800583c <xTaskRemoveFromEventList+0x1b8>)
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	61bb      	str	r3, [r7, #24]
 80057ca:	6a3b      	ldr	r3, [r7, #32]
 80057cc:	69ba      	ldr	r2, [r7, #24]
 80057ce:	61da      	str	r2, [r3, #28]
 80057d0:	69bb      	ldr	r3, [r7, #24]
 80057d2:	689a      	ldr	r2, [r3, #8]
 80057d4:	6a3b      	ldr	r3, [r7, #32]
 80057d6:	621a      	str	r2, [r3, #32]
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	689b      	ldr	r3, [r3, #8]
 80057dc:	6a3a      	ldr	r2, [r7, #32]
 80057de:	3218      	adds	r2, #24
 80057e0:	605a      	str	r2, [r3, #4]
 80057e2:	6a3b      	ldr	r3, [r7, #32]
 80057e4:	f103 0218 	add.w	r2, r3, #24
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	609a      	str	r2, [r3, #8]
 80057ec:	6a3b      	ldr	r3, [r7, #32]
 80057ee:	4a13      	ldr	r2, [pc, #76]	@ (800583c <xTaskRemoveFromEventList+0x1b8>)
 80057f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80057f2:	4b12      	ldr	r3, [pc, #72]	@ (800583c <xTaskRemoveFromEventList+0x1b8>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	3301      	adds	r3, #1
 80057f8:	4a10      	ldr	r2, [pc, #64]	@ (800583c <xTaskRemoveFromEventList+0x1b8>)
 80057fa:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80057fc:	6a3b      	ldr	r3, [r7, #32]
 80057fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005800:	4b0f      	ldr	r3, [pc, #60]	@ (8005840 <xTaskRemoveFromEventList+0x1bc>)
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005806:	429a      	cmp	r2, r3
 8005808:	d905      	bls.n	8005816 <xTaskRemoveFromEventList+0x192>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 800580a:	2301      	movs	r3, #1
 800580c:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 800580e:	4b0d      	ldr	r3, [pc, #52]	@ (8005844 <xTaskRemoveFromEventList+0x1c0>)
 8005810:	2201      	movs	r2, #1
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	e001      	b.n	800581a <xTaskRemoveFromEventList+0x196>
        }
        else
        {
            xReturn = pdFALSE;
 8005816:	2300      	movs	r3, #0
 8005818:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 800581a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800581c:	4619      	mov	r1, r3
 800581e:	20e4      	movs	r0, #228	@ 0xe4
 8005820:	f003 f934 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 8005824:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005826:	4618      	mov	r0, r3
 8005828:	3728      	adds	r7, #40	@ 0x28
 800582a:	46bd      	mov	sp, r7
 800582c:	bd80      	pop	{r7, pc}
 800582e:	bf00      	nop
 8005830:	20000710 	.word	0x20000710
 8005834:	200006f0 	.word	0x200006f0
 8005838:	20000218 	.word	0x20000218
 800583c:	200006a8 	.word	0x200006a8
 8005840:	20000214 	.word	0x20000214
 8005844:	200006fc 	.word	0x200006fc

08005848 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005848:	b580      	push	{r7, lr}
 800584a:	b082      	sub	sp, #8
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005850:	4b07      	ldr	r3, [pc, #28]	@ (8005870 <vTaskInternalSetTimeOutState+0x28>)
 8005852:	681a      	ldr	r2, [r3, #0]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 8005858:	4b06      	ldr	r3, [pc, #24]	@ (8005874 <vTaskInternalSetTimeOutState+0x2c>)
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 8005860:	20e7      	movs	r0, #231	@ 0xe7
 8005862:	f003 f8d7 	bl	8008a14 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005866:	bf00      	nop
 8005868:	3708      	adds	r7, #8
 800586a:	46bd      	mov	sp, r7
 800586c:	bd80      	pop	{r7, pc}
 800586e:	bf00      	nop
 8005870:	20000700 	.word	0x20000700
 8005874:	200006ec 	.word	0x200006ec

08005878 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b088      	sub	sp, #32
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	2b00      	cmp	r3, #0
 8005886:	d10b      	bne.n	80058a0 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 8005888:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800588c:	f383 8811 	msr	BASEPRI, r3
 8005890:	f3bf 8f6f 	isb	sy
 8005894:	f3bf 8f4f 	dsb	sy
 8005898:	613b      	str	r3, [r7, #16]
}
 800589a:	bf00      	nop
 800589c:	bf00      	nop
 800589e:	e7fd      	b.n	800589c <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 80058a0:	683b      	ldr	r3, [r7, #0]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d10b      	bne.n	80058be <xTaskCheckForTimeOut+0x46>
    __asm volatile
 80058a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058aa:	f383 8811 	msr	BASEPRI, r3
 80058ae:	f3bf 8f6f 	isb	sy
 80058b2:	f3bf 8f4f 	dsb	sy
 80058b6:	60fb      	str	r3, [r7, #12]
}
 80058b8:	bf00      	nop
 80058ba:	bf00      	nop
 80058bc:	e7fd      	b.n	80058ba <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 80058be:	f000 fe31 	bl	8006524 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 80058c2:	4b21      	ldr	r3, [pc, #132]	@ (8005948 <xTaskCheckForTimeOut+0xd0>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	69ba      	ldr	r2, [r7, #24]
 80058ce:	1ad3      	subs	r3, r2, r3
 80058d0:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 80058d2:	683b      	ldr	r3, [r7, #0]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80058da:	d102      	bne.n	80058e2 <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 80058dc:	2300      	movs	r3, #0
 80058de:	61fb      	str	r3, [r7, #28]
 80058e0:	e026      	b.n	8005930 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681a      	ldr	r2, [r3, #0]
 80058e6:	4b19      	ldr	r3, [pc, #100]	@ (800594c <xTaskCheckForTimeOut+0xd4>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d00a      	beq.n	8005904 <xTaskCheckForTimeOut+0x8c>
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	69ba      	ldr	r2, [r7, #24]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d305      	bcc.n	8005904 <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 80058f8:	2301      	movs	r3, #1
 80058fa:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	2200      	movs	r2, #0
 8005900:	601a      	str	r2, [r3, #0]
 8005902:	e015      	b.n	8005930 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 8005904:	683b      	ldr	r3, [r7, #0]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	697a      	ldr	r2, [r7, #20]
 800590a:	429a      	cmp	r2, r3
 800590c:	d20b      	bcs.n	8005926 <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800590e:	683b      	ldr	r3, [r7, #0]
 8005910:	681a      	ldr	r2, [r3, #0]
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	1ad2      	subs	r2, r2, r3
 8005916:	683b      	ldr	r3, [r7, #0]
 8005918:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800591a:	6878      	ldr	r0, [r7, #4]
 800591c:	f7ff ff94 	bl	8005848 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 8005920:	2300      	movs	r3, #0
 8005922:	61fb      	str	r3, [r7, #28]
 8005924:	e004      	b.n	8005930 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	2200      	movs	r2, #0
 800592a:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800592c:	2301      	movs	r3, #1
 800592e:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 8005930:	f000 fe2a 	bl	8006588 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 8005934:	69fb      	ldr	r3, [r7, #28]
 8005936:	4619      	mov	r1, r3
 8005938:	20e8      	movs	r0, #232	@ 0xe8
 800593a:	f003 f8a7 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800593e:	69fb      	ldr	r3, [r7, #28]
}
 8005940:	4618      	mov	r0, r3
 8005942:	3720      	adds	r7, #32
 8005944:	46bd      	mov	sp, r7
 8005946:	bd80      	pop	{r7, pc}
 8005948:	200006ec 	.word	0x200006ec
 800594c:	20000700 	.word	0x20000700

08005950 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005950:	b580      	push	{r7, lr}
 8005952:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 8005954:	4b03      	ldr	r3, [pc, #12]	@ (8005964 <vTaskMissedYield+0x14>)
 8005956:	2201      	movs	r2, #1
 8005958:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 800595a:	20e9      	movs	r0, #233	@ 0xe9
 800595c:	f003 f85a 	bl	8008a14 <SEGGER_SYSVIEW_RecordEndCall>
}
 8005960:	bf00      	nop
 8005962:	bd80      	pop	{r7, pc}
 8005964:	200006fc 	.word	0x200006fc

08005968 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b082      	sub	sp, #8
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8005970:	f000 f852 	bl	8005a18 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 8005974:	4b06      	ldr	r3, [pc, #24]	@ (8005990 <prvIdleTask+0x28>)
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d9f9      	bls.n	8005970 <prvIdleTask+0x8>
            {
                taskYIELD();
 800597c:	4b05      	ldr	r3, [pc, #20]	@ (8005994 <prvIdleTask+0x2c>)
 800597e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005982:	601a      	str	r2, [r3, #0]
 8005984:	f3bf 8f4f 	dsb	sy
 8005988:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800598c:	e7f0      	b.n	8005970 <prvIdleTask+0x8>
 800598e:	bf00      	nop
 8005990:	20000218 	.word	0x20000218
 8005994:	e000ed04 	.word	0xe000ed04

08005998 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800599e:	2300      	movs	r3, #0
 80059a0:	607b      	str	r3, [r7, #4]
 80059a2:	e00c      	b.n	80059be <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80059a4:	687a      	ldr	r2, [r7, #4]
 80059a6:	4613      	mov	r3, r2
 80059a8:	009b      	lsls	r3, r3, #2
 80059aa:	4413      	add	r3, r2
 80059ac:	009b      	lsls	r3, r3, #2
 80059ae:	4a12      	ldr	r2, [pc, #72]	@ (80059f8 <prvInitialiseTaskLists+0x60>)
 80059b0:	4413      	add	r3, r2
 80059b2:	4618      	mov	r0, r3
 80059b4:	f7fe fbbc 	bl	8004130 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	3301      	adds	r3, #1
 80059bc:	607b      	str	r3, [r7, #4]
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	2b37      	cmp	r3, #55	@ 0x37
 80059c2:	d9ef      	bls.n	80059a4 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80059c4:	480d      	ldr	r0, [pc, #52]	@ (80059fc <prvInitialiseTaskLists+0x64>)
 80059c6:	f7fe fbb3 	bl	8004130 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80059ca:	480d      	ldr	r0, [pc, #52]	@ (8005a00 <prvInitialiseTaskLists+0x68>)
 80059cc:	f7fe fbb0 	bl	8004130 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80059d0:	480c      	ldr	r0, [pc, #48]	@ (8005a04 <prvInitialiseTaskLists+0x6c>)
 80059d2:	f7fe fbad 	bl	8004130 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 80059d6:	480c      	ldr	r0, [pc, #48]	@ (8005a08 <prvInitialiseTaskLists+0x70>)
 80059d8:	f7fe fbaa 	bl	8004130 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 80059dc:	480b      	ldr	r0, [pc, #44]	@ (8005a0c <prvInitialiseTaskLists+0x74>)
 80059de:	f7fe fba7 	bl	8004130 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80059e2:	4b0b      	ldr	r3, [pc, #44]	@ (8005a10 <prvInitialiseTaskLists+0x78>)
 80059e4:	4a05      	ldr	r2, [pc, #20]	@ (80059fc <prvInitialiseTaskLists+0x64>)
 80059e6:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80059e8:	4b0a      	ldr	r3, [pc, #40]	@ (8005a14 <prvInitialiseTaskLists+0x7c>)
 80059ea:	4a05      	ldr	r2, [pc, #20]	@ (8005a00 <prvInitialiseTaskLists+0x68>)
 80059ec:	601a      	str	r2, [r3, #0]
}
 80059ee:	bf00      	nop
 80059f0:	3708      	adds	r7, #8
 80059f2:	46bd      	mov	sp, r7
 80059f4:	bd80      	pop	{r7, pc}
 80059f6:	bf00      	nop
 80059f8:	20000218 	.word	0x20000218
 80059fc:	20000678 	.word	0x20000678
 8005a00:	2000068c 	.word	0x2000068c
 8005a04:	200006a8 	.word	0x200006a8
 8005a08:	200006bc 	.word	0x200006bc
 8005a0c:	200006d4 	.word	0x200006d4
 8005a10:	200006a0 	.word	0x200006a0
 8005a14:	200006a4 	.word	0x200006a4

08005a18 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a1e:	e019      	b.n	8005a54 <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 8005a20:	f000 fd80 	bl	8006524 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8005a24:	4b10      	ldr	r3, [pc, #64]	@ (8005a68 <prvCheckTasksWaitingTermination+0x50>)
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	68db      	ldr	r3, [r3, #12]
 8005a2a:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	3304      	adds	r3, #4
 8005a30:	4618      	mov	r0, r3
 8005a32:	f7fe fbe9 	bl	8004208 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 8005a36:	4b0d      	ldr	r3, [pc, #52]	@ (8005a6c <prvCheckTasksWaitingTermination+0x54>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	3b01      	subs	r3, #1
 8005a3c:	4a0b      	ldr	r2, [pc, #44]	@ (8005a6c <prvCheckTasksWaitingTermination+0x54>)
 8005a3e:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 8005a40:	4b0b      	ldr	r3, [pc, #44]	@ (8005a70 <prvCheckTasksWaitingTermination+0x58>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	3b01      	subs	r3, #1
 8005a46:	4a0a      	ldr	r2, [pc, #40]	@ (8005a70 <prvCheckTasksWaitingTermination+0x58>)
 8005a48:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 8005a4a:	f000 fd9d 	bl	8006588 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8005a4e:	6878      	ldr	r0, [r7, #4]
 8005a50:	f000 f810 	bl	8005a74 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a54:	4b06      	ldr	r3, [pc, #24]	@ (8005a70 <prvCheckTasksWaitingTermination+0x58>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	2b00      	cmp	r3, #0
 8005a5a:	d1e1      	bne.n	8005a20 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 8005a5c:	bf00      	nop
 8005a5e:	bf00      	nop
 8005a60:	3708      	adds	r7, #8
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bd80      	pop	{r7, pc}
 8005a66:	bf00      	nop
 8005a68:	200006bc 	.word	0x200006bc
 8005a6c:	200006e8 	.word	0x200006e8
 8005a70:	200006d0 	.word	0x200006d0

08005a74 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af00      	add	r7, sp, #0
 8005a7a:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxTCB->xTLSBlock );
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	3354      	adds	r3, #84	@ 0x54
 8005a80:	4618      	mov	r0, r3
 8005a82:	f003 fb07 	bl	8009094 <_reclaim_reent>
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d108      	bne.n	8005aa2 <prvDeleteTCB+0x2e>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a94:	4618      	mov	r0, r3
 8005a96:	f000 ffa5 	bl	80069e4 <vPortFree>
                vPortFree( pxTCB );
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 ffa2 	bl	80069e4 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8005aa0:	e019      	b.n	8005ad6 <prvDeleteTCB+0x62>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d103      	bne.n	8005ab4 <prvDeleteTCB+0x40>
                vPortFree( pxTCB );
 8005aac:	6878      	ldr	r0, [r7, #4]
 8005aae:	f000 ff99 	bl	80069e4 <vPortFree>
    }
 8005ab2:	e010      	b.n	8005ad6 <prvDeleteTCB+0x62>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d00b      	beq.n	8005ad6 <prvDeleteTCB+0x62>
    __asm volatile
 8005abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac2:	f383 8811 	msr	BASEPRI, r3
 8005ac6:	f3bf 8f6f 	isb	sy
 8005aca:	f3bf 8f4f 	dsb	sy
 8005ace:	60fb      	str	r3, [r7, #12]
}
 8005ad0:	bf00      	nop
 8005ad2:	bf00      	nop
 8005ad4:	e7fd      	b.n	8005ad2 <prvDeleteTCB+0x5e>
    }
 8005ad6:	bf00      	nop
 8005ad8:	3710      	adds	r7, #16
 8005ada:	46bd      	mov	sp, r7
 8005adc:	bd80      	pop	{r7, pc}
	...

08005ae0 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005ae0:	b480      	push	{r7}
 8005ae2:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005ae4:	4b0a      	ldr	r3, [pc, #40]	@ (8005b10 <prvResetNextTaskUnblockTime+0x30>)
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d104      	bne.n	8005af8 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8005aee:	4b09      	ldr	r3, [pc, #36]	@ (8005b14 <prvResetNextTaskUnblockTime+0x34>)
 8005af0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005af4:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8005af6:	e005      	b.n	8005b04 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8005af8:	4b05      	ldr	r3, [pc, #20]	@ (8005b10 <prvResetNextTaskUnblockTime+0x30>)
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	68db      	ldr	r3, [r3, #12]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a04      	ldr	r2, [pc, #16]	@ (8005b14 <prvResetNextTaskUnblockTime+0x34>)
 8005b02:	6013      	str	r3, [r2, #0]
}
 8005b04:	bf00      	nop
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr
 8005b0e:	bf00      	nop
 8005b10:	200006a0 	.word	0x200006a0
 8005b14:	20000708 	.word	0x20000708

08005b18 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 8005b18:	b580      	push	{r7, lr}
 8005b1a:	b082      	sub	sp, #8
 8005b1c:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 8005b1e:	4b0d      	ldr	r3, [pc, #52]	@ (8005b54 <xTaskGetSchedulerState+0x3c>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d102      	bne.n	8005b2c <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 8005b26:	2301      	movs	r3, #1
 8005b28:	607b      	str	r3, [r7, #4]
 8005b2a:	e008      	b.n	8005b3e <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 8005b2c:	4b0a      	ldr	r3, [pc, #40]	@ (8005b58 <xTaskGetSchedulerState+0x40>)
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d102      	bne.n	8005b3a <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 8005b34:	2302      	movs	r3, #2
 8005b36:	607b      	str	r3, [r7, #4]
 8005b38:	e001      	b.n	8005b3e <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 8005b3a:	2300      	movs	r3, #0
 8005b3c:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	4619      	mov	r1, r3
 8005b42:	20f5      	movs	r0, #245	@ 0xf5
 8005b44:	f002 ffa2 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8005b48:	687b      	ldr	r3, [r7, #4]
    }
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3708      	adds	r7, #8
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	200006f4 	.word	0x200006f4
 8005b58:	20000710 	.word	0x20000710

08005b5c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b088      	sub	sp, #32
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8005b66:	4b35      	ldr	r3, [pc, #212]	@ (8005c3c <prvAddCurrentTaskToDelayedList+0xe0>)
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 8005b6c:	4b34      	ldr	r3, [pc, #208]	@ (8005c40 <prvAddCurrentTaskToDelayedList+0xe4>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 8005b72:	4b34      	ldr	r3, [pc, #208]	@ (8005c44 <prvAddCurrentTaskToDelayedList+0xe8>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005b78:	4b33      	ldr	r3, [pc, #204]	@ (8005c48 <prvAddCurrentTaskToDelayedList+0xec>)
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	3304      	adds	r3, #4
 8005b7e:	4618      	mov	r0, r3
 8005b80:	f7fe fb42 	bl	8004208 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005b8a:	d124      	bne.n	8005bd6 <prvAddCurrentTaskToDelayedList+0x7a>
 8005b8c:	683b      	ldr	r3, [r7, #0]
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d021      	beq.n	8005bd6 <prvAddCurrentTaskToDelayedList+0x7a>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005b92:	4b2e      	ldr	r3, [pc, #184]	@ (8005c4c <prvAddCurrentTaskToDelayedList+0xf0>)
 8005b94:	685b      	ldr	r3, [r3, #4]
 8005b96:	613b      	str	r3, [r7, #16]
 8005b98:	4b2b      	ldr	r3, [pc, #172]	@ (8005c48 <prvAddCurrentTaskToDelayedList+0xec>)
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	693a      	ldr	r2, [r7, #16]
 8005b9e:	609a      	str	r2, [r3, #8]
 8005ba0:	4b29      	ldr	r3, [pc, #164]	@ (8005c48 <prvAddCurrentTaskToDelayedList+0xec>)
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	693a      	ldr	r2, [r7, #16]
 8005ba6:	6892      	ldr	r2, [r2, #8]
 8005ba8:	60da      	str	r2, [r3, #12]
 8005baa:	4b27      	ldr	r3, [pc, #156]	@ (8005c48 <prvAddCurrentTaskToDelayedList+0xec>)
 8005bac:	681a      	ldr	r2, [r3, #0]
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	689b      	ldr	r3, [r3, #8]
 8005bb2:	3204      	adds	r2, #4
 8005bb4:	605a      	str	r2, [r3, #4]
 8005bb6:	4b24      	ldr	r3, [pc, #144]	@ (8005c48 <prvAddCurrentTaskToDelayedList+0xec>)
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	1d1a      	adds	r2, r3, #4
 8005bbc:	693b      	ldr	r3, [r7, #16]
 8005bbe:	609a      	str	r2, [r3, #8]
 8005bc0:	4b21      	ldr	r3, [pc, #132]	@ (8005c48 <prvAddCurrentTaskToDelayedList+0xec>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a21      	ldr	r2, [pc, #132]	@ (8005c4c <prvAddCurrentTaskToDelayedList+0xf0>)
 8005bc6:	615a      	str	r2, [r3, #20]
 8005bc8:	4b20      	ldr	r3, [pc, #128]	@ (8005c4c <prvAddCurrentTaskToDelayedList+0xf0>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	3301      	adds	r3, #1
 8005bce:	4a1f      	ldr	r2, [pc, #124]	@ (8005c4c <prvAddCurrentTaskToDelayedList+0xf0>)
 8005bd0:	6013      	str	r3, [r2, #0]
 8005bd2:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 8005bd4:	e02e      	b.n	8005c34 <prvAddCurrentTaskToDelayedList+0xd8>
            xTimeToWake = xConstTickCount + xTicksToWait;
 8005bd6:	69fa      	ldr	r2, [r7, #28]
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	4413      	add	r3, r2
 8005bdc:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005bde:	4b1a      	ldr	r3, [pc, #104]	@ (8005c48 <prvAddCurrentTaskToDelayedList+0xec>)
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 8005be6:	68fa      	ldr	r2, [r7, #12]
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	429a      	cmp	r2, r3
 8005bec:	d20d      	bcs.n	8005c0a <prvAddCurrentTaskToDelayedList+0xae>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8005bee:	4b16      	ldr	r3, [pc, #88]	@ (8005c48 <prvAddCurrentTaskToDelayedList+0xec>)
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2104      	movs	r1, #4
 8005bf4:	4618      	mov	r0, r3
 8005bf6:	f003 f883 	bl	8008d00 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8005bfa:	4b13      	ldr	r3, [pc, #76]	@ (8005c48 <prvAddCurrentTaskToDelayedList+0xec>)
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	3304      	adds	r3, #4
 8005c00:	4619      	mov	r1, r3
 8005c02:	6978      	ldr	r0, [r7, #20]
 8005c04:	f7fe fac5 	bl	8004192 <vListInsert>
}
 8005c08:	e014      	b.n	8005c34 <prvAddCurrentTaskToDelayedList+0xd8>
                traceMOVED_TASK_TO_DELAYED_LIST();
 8005c0a:	4b0f      	ldr	r3, [pc, #60]	@ (8005c48 <prvAddCurrentTaskToDelayedList+0xec>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	2104      	movs	r1, #4
 8005c10:	4618      	mov	r0, r3
 8005c12:	f003 f875 	bl	8008d00 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 8005c16:	4b0c      	ldr	r3, [pc, #48]	@ (8005c48 <prvAddCurrentTaskToDelayedList+0xec>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	3304      	adds	r3, #4
 8005c1c:	4619      	mov	r1, r3
 8005c1e:	69b8      	ldr	r0, [r7, #24]
 8005c20:	f7fe fab7 	bl	8004192 <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 8005c24:	4b0a      	ldr	r3, [pc, #40]	@ (8005c50 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68fa      	ldr	r2, [r7, #12]
 8005c2a:	429a      	cmp	r2, r3
 8005c2c:	d202      	bcs.n	8005c34 <prvAddCurrentTaskToDelayedList+0xd8>
                    xNextTaskUnblockTime = xTimeToWake;
 8005c2e:	4a08      	ldr	r2, [pc, #32]	@ (8005c50 <prvAddCurrentTaskToDelayedList+0xf4>)
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	6013      	str	r3, [r2, #0]
}
 8005c34:	bf00      	nop
 8005c36:	3720      	adds	r7, #32
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bd80      	pop	{r7, pc}
 8005c3c:	200006ec 	.word	0x200006ec
 8005c40:	200006a0 	.word	0x200006a0
 8005c44:	200006a4 	.word	0x200006a4
 8005c48:	20000214 	.word	0x20000214
 8005c4c:	200006d4 	.word	0x200006d4
 8005c50:	20000708 	.word	0x20000708

08005c54 <vApplicationGetIdleTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
                                        StackType_t ** ppxIdleTaskStackBuffer,
                                        configSTACK_DEPTH_TYPE * puxIdleTaskStackSize )
    {
 8005c54:	b480      	push	{r7}
 8005c56:	b085      	sub	sp, #20
 8005c58:	af00      	add	r7, sp, #0
 8005c5a:	60f8      	str	r0, [r7, #12]
 8005c5c:	60b9      	str	r1, [r7, #8]
 8005c5e:	607a      	str	r2, [r7, #4]
        static StaticTask_t xIdleTaskTCB;
        static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

        *ppxIdleTaskTCBBuffer = &( xIdleTaskTCB );
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	4a07      	ldr	r2, [pc, #28]	@ (8005c80 <vApplicationGetIdleTaskMemory+0x2c>)
 8005c64:	601a      	str	r2, [r3, #0]
        *ppxIdleTaskStackBuffer = &( uxIdleTaskStack[ 0 ] );
 8005c66:	68bb      	ldr	r3, [r7, #8]
 8005c68:	4a06      	ldr	r2, [pc, #24]	@ (8005c84 <vApplicationGetIdleTaskMemory+0x30>)
 8005c6a:	601a      	str	r2, [r3, #0]
        *puxIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	2280      	movs	r2, #128	@ 0x80
 8005c70:	601a      	str	r2, [r3, #0]
    }
 8005c72:	bf00      	nop
 8005c74:	3714      	adds	r7, #20
 8005c76:	46bd      	mov	sp, r7
 8005c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c7c:	4770      	bx	lr
 8005c7e:	bf00      	nop
 8005c80:	20000714 	.word	0x20000714
 8005c84:	200007bc 	.word	0x200007bc

08005c88 <vApplicationGetTimerTaskMemory>:
 * configKERNEL_PROVIDED_STATIC_MEMORY to 0 or leaving it undefined.
 */
    void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
                                         StackType_t ** ppxTimerTaskStackBuffer,
                                         configSTACK_DEPTH_TYPE * puxTimerTaskStackSize )
    {
 8005c88:	b480      	push	{r7}
 8005c8a:	b085      	sub	sp, #20
 8005c8c:	af00      	add	r7, sp, #0
 8005c8e:	60f8      	str	r0, [r7, #12]
 8005c90:	60b9      	str	r1, [r7, #8]
 8005c92:	607a      	str	r2, [r7, #4]
        static StaticTask_t xTimerTaskTCB;
        static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

        *ppxTimerTaskTCBBuffer = &( xTimerTaskTCB );
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	4a07      	ldr	r2, [pc, #28]	@ (8005cb4 <vApplicationGetTimerTaskMemory+0x2c>)
 8005c98:	601a      	str	r2, [r3, #0]
        *ppxTimerTaskStackBuffer = &( uxTimerTaskStack[ 0 ] );
 8005c9a:	68bb      	ldr	r3, [r7, #8]
 8005c9c:	4a06      	ldr	r2, [pc, #24]	@ (8005cb8 <vApplicationGetTimerTaskMemory+0x30>)
 8005c9e:	601a      	str	r2, [r3, #0]
        *puxTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005ca6:	601a      	str	r2, [r3, #0]
    }
 8005ca8:	bf00      	nop
 8005caa:	3714      	adds	r7, #20
 8005cac:	46bd      	mov	sp, r7
 8005cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb2:	4770      	bx	lr
 8005cb4:	200009bc 	.word	0x200009bc
 8005cb8:	20000a64 	.word	0x20000a64

08005cbc <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b08a      	sub	sp, #40	@ 0x28
 8005cc0:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 8005cc2:	2300      	movs	r3, #0
 8005cc4:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 8005cc6:	f000 fa71 	bl	80061ac <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 8005cca:	4b20      	ldr	r3, [pc, #128]	@ (8005d4c <xTimerCreateTimerTask+0x90>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d021      	beq.n	8005d16 <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 8005cd2:	2300      	movs	r3, #0
 8005cd4:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 8005cd6:	2300      	movs	r3, #0
 8005cd8:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 8005cda:	1d3a      	adds	r2, r7, #4
 8005cdc:	f107 0108 	add.w	r1, r7, #8
 8005ce0:	f107 030c 	add.w	r3, r7, #12
 8005ce4:	4618      	mov	r0, r3
 8005ce6:	f7ff ffcf 	bl	8005c88 <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 8005cea:	6879      	ldr	r1, [r7, #4]
 8005cec:	68bb      	ldr	r3, [r7, #8]
 8005cee:	68fa      	ldr	r2, [r7, #12]
 8005cf0:	9202      	str	r2, [sp, #8]
 8005cf2:	9301      	str	r3, [sp, #4]
 8005cf4:	2302      	movs	r3, #2
 8005cf6:	9300      	str	r3, [sp, #0]
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	460a      	mov	r2, r1
 8005cfc:	4914      	ldr	r1, [pc, #80]	@ (8005d50 <xTimerCreateTimerTask+0x94>)
 8005cfe:	4815      	ldr	r0, [pc, #84]	@ (8005d54 <xTimerCreateTimerTask+0x98>)
 8005d00:	f7fe fe3a 	bl	8004978 <xTaskCreateStatic>
 8005d04:	4603      	mov	r3, r0
 8005d06:	4a14      	ldr	r2, [pc, #80]	@ (8005d58 <xTimerCreateTimerTask+0x9c>)
 8005d08:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 8005d0a:	4b13      	ldr	r3, [pc, #76]	@ (8005d58 <xTimerCreateTimerTask+0x9c>)
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d001      	beq.n	8005d16 <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 8005d12:	2301      	movs	r3, #1
 8005d14:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 8005d16:	697b      	ldr	r3, [r7, #20]
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d10b      	bne.n	8005d34 <xTimerCreateTimerTask+0x78>
    __asm volatile
 8005d1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d20:	f383 8811 	msr	BASEPRI, r3
 8005d24:	f3bf 8f6f 	isb	sy
 8005d28:	f3bf 8f4f 	dsb	sy
 8005d2c:	613b      	str	r3, [r7, #16]
}
 8005d2e:	bf00      	nop
 8005d30:	bf00      	nop
 8005d32:	e7fd      	b.n	8005d30 <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 8005d34:	697b      	ldr	r3, [r7, #20]
 8005d36:	4619      	mov	r1, r3
 8005d38:	f44f 7084 	mov.w	r0, #264	@ 0x108
 8005d3c:	f002 fea6 	bl	8008a8c <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 8005d40:	697b      	ldr	r3, [r7, #20]
    }
 8005d42:	4618      	mov	r0, r3
 8005d44:	3718      	adds	r7, #24
 8005d46:	46bd      	mov	sp, r7
 8005d48:	bd80      	pop	{r7, pc}
 8005d4a:	bf00      	nop
 8005d4c:	20000e94 	.word	0x20000e94
 8005d50:	080092ac 	.word	0x080092ac
 8005d54:	08005e01 	.word	0x08005e01
 8005d58:	20000e98 	.word	0x20000e98

08005d5c <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	60f8      	str	r0, [r7, #12]
 8005d64:	60b9      	str	r1, [r7, #8]
 8005d66:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005d68:	e008      	b.n	8005d7c <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	699b      	ldr	r3, [r3, #24]
 8005d6e:	68ba      	ldr	r2, [r7, #8]
 8005d70:	4413      	add	r3, r2
 8005d72:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6a1b      	ldr	r3, [r3, #32]
 8005d78:	68f8      	ldr	r0, [r7, #12]
 8005d7a:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	699a      	ldr	r2, [r3, #24]
 8005d80:	68bb      	ldr	r3, [r7, #8]
 8005d82:	18d1      	adds	r1, r2, r3
 8005d84:	68bb      	ldr	r3, [r7, #8]
 8005d86:	687a      	ldr	r2, [r7, #4]
 8005d88:	68f8      	ldr	r0, [r7, #12]
 8005d8a:	f000 f8df 	bl	8005f4c <prvInsertTimerInActiveList>
 8005d8e:	4603      	mov	r3, r0
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d1ea      	bne.n	8005d6a <prvReloadTimer+0xe>
        }
    }
 8005d94:	bf00      	nop
 8005d96:	bf00      	nop
 8005d98:	3710      	adds	r7, #16
 8005d9a:	46bd      	mov	sp, r7
 8005d9c:	bd80      	pop	{r7, pc}
	...

08005da0 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b084      	sub	sp, #16
 8005da4:	af00      	add	r7, sp, #0
 8005da6:	6078      	str	r0, [r7, #4]
 8005da8:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005daa:	4b14      	ldr	r3, [pc, #80]	@ (8005dfc <prvProcessExpiredTimer+0x5c>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	68db      	ldr	r3, [r3, #12]
 8005db0:	68db      	ldr	r3, [r3, #12]
 8005db2:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005db4:	68fb      	ldr	r3, [r7, #12]
 8005db6:	3304      	adds	r3, #4
 8005db8:	4618      	mov	r0, r3
 8005dba:	f7fe fa25 	bl	8004208 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005dc4:	f003 0304 	and.w	r3, r3, #4
 8005dc8:	2b00      	cmp	r3, #0
 8005dca:	d005      	beq.n	8005dd8 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 8005dcc:	683a      	ldr	r2, [r7, #0]
 8005dce:	6879      	ldr	r1, [r7, #4]
 8005dd0:	68f8      	ldr	r0, [r7, #12]
 8005dd2:	f7ff ffc3 	bl	8005d5c <prvReloadTimer>
 8005dd6:	e008      	b.n	8005dea <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005dde:	f023 0301 	bic.w	r3, r3, #1
 8005de2:	b2da      	uxtb	r2, r3
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005dea:	68fb      	ldr	r3, [r7, #12]
 8005dec:	6a1b      	ldr	r3, [r3, #32]
 8005dee:	68f8      	ldr	r0, [r7, #12]
 8005df0:	4798      	blx	r3
    }
 8005df2:	bf00      	nop
 8005df4:	3710      	adds	r7, #16
 8005df6:	46bd      	mov	sp, r7
 8005df8:	bd80      	pop	{r7, pc}
 8005dfa:	bf00      	nop
 8005dfc:	20000e8c 	.word	0x20000e8c

08005e00 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b084      	sub	sp, #16
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005e08:	f107 0308 	add.w	r3, r7, #8
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f000 f859 	bl	8005ec4 <prvGetNextExpireTime>
 8005e12:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005e14:	68bb      	ldr	r3, [r7, #8]
 8005e16:	4619      	mov	r1, r3
 8005e18:	68f8      	ldr	r0, [r7, #12]
 8005e1a:	f000 f805 	bl	8005e28 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 8005e1e:	f000 f8d7 	bl	8005fd0 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005e22:	bf00      	nop
 8005e24:	e7f0      	b.n	8005e08 <prvTimerTask+0x8>
	...

08005e28 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 8005e28:	b580      	push	{r7, lr}
 8005e2a:	b084      	sub	sp, #16
 8005e2c:	af00      	add	r7, sp, #0
 8005e2e:	6078      	str	r0, [r7, #4]
 8005e30:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 8005e32:	f7ff f8e3 	bl	8004ffc <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005e36:	f107 0308 	add.w	r3, r7, #8
 8005e3a:	4618      	mov	r0, r3
 8005e3c:	f000 f866 	bl	8005f0c <prvSampleTimeNow>
 8005e40:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 8005e42:	68bb      	ldr	r3, [r7, #8]
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d130      	bne.n	8005eaa <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005e48:	683b      	ldr	r3, [r7, #0]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d10a      	bne.n	8005e64 <prvProcessTimerOrBlockTask+0x3c>
 8005e4e:	687a      	ldr	r2, [r7, #4]
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	d806      	bhi.n	8005e64 <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 8005e56:	f7ff f8df 	bl	8005018 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005e5a:	68f9      	ldr	r1, [r7, #12]
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	f7ff ff9f 	bl	8005da0 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 8005e62:	e024      	b.n	8005eae <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d008      	beq.n	8005e7c <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005e6a:	4b13      	ldr	r3, [pc, #76]	@ (8005eb8 <prvProcessTimerOrBlockTask+0x90>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d101      	bne.n	8005e78 <prvProcessTimerOrBlockTask+0x50>
 8005e74:	2301      	movs	r3, #1
 8005e76:	e000      	b.n	8005e7a <prvProcessTimerOrBlockTask+0x52>
 8005e78:	2300      	movs	r3, #0
 8005e7a:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005e7c:	4b0f      	ldr	r3, [pc, #60]	@ (8005ebc <prvProcessTimerOrBlockTask+0x94>)
 8005e7e:	6818      	ldr	r0, [r3, #0]
 8005e80:	687a      	ldr	r2, [r7, #4]
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	1ad3      	subs	r3, r2, r3
 8005e86:	683a      	ldr	r2, [r7, #0]
 8005e88:	4619      	mov	r1, r3
 8005e8a:	f7fe fcdd 	bl	8004848 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 8005e8e:	f7ff f8c3 	bl	8005018 <xTaskResumeAll>
 8005e92:	4603      	mov	r3, r0
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d10a      	bne.n	8005eae <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 8005e98:	4b09      	ldr	r3, [pc, #36]	@ (8005ec0 <prvProcessTimerOrBlockTask+0x98>)
 8005e9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e9e:	601a      	str	r2, [r3, #0]
 8005ea0:	f3bf 8f4f 	dsb	sy
 8005ea4:	f3bf 8f6f 	isb	sy
    }
 8005ea8:	e001      	b.n	8005eae <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 8005eaa:	f7ff f8b5 	bl	8005018 <xTaskResumeAll>
    }
 8005eae:	bf00      	nop
 8005eb0:	3710      	adds	r7, #16
 8005eb2:	46bd      	mov	sp, r7
 8005eb4:	bd80      	pop	{r7, pc}
 8005eb6:	bf00      	nop
 8005eb8:	20000e90 	.word	0x20000e90
 8005ebc:	20000e94 	.word	0x20000e94
 8005ec0:	e000ed04 	.word	0xe000ed04

08005ec4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 8005ec4:	b480      	push	{r7}
 8005ec6:	b085      	sub	sp, #20
 8005ec8:	af00      	add	r7, sp, #0
 8005eca:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005ecc:	4b0e      	ldr	r3, [pc, #56]	@ (8005f08 <prvGetNextExpireTime+0x44>)
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	681b      	ldr	r3, [r3, #0]
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d101      	bne.n	8005eda <prvGetNextExpireTime+0x16>
 8005ed6:	2201      	movs	r2, #1
 8005ed8:	e000      	b.n	8005edc <prvGetNextExpireTime+0x18>
 8005eda:	2200      	movs	r2, #0
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	2b00      	cmp	r3, #0
 8005ee6:	d105      	bne.n	8005ef4 <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005ee8:	4b07      	ldr	r3, [pc, #28]	@ (8005f08 <prvGetNextExpireTime+0x44>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	68db      	ldr	r3, [r3, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	60fb      	str	r3, [r7, #12]
 8005ef2:	e001      	b.n	8005ef8 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
    }
 8005efa:	4618      	mov	r0, r3
 8005efc:	3714      	adds	r7, #20
 8005efe:	46bd      	mov	sp, r7
 8005f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f04:	4770      	bx	lr
 8005f06:	bf00      	nop
 8005f08:	20000e8c 	.word	0x20000e8c

08005f0c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 8005f14:	f7ff f992 	bl	800523c <xTaskGetTickCount>
 8005f18:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 8005f1a:	4b0b      	ldr	r3, [pc, #44]	@ (8005f48 <prvSampleTimeNow+0x3c>)
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	68fa      	ldr	r2, [r7, #12]
 8005f20:	429a      	cmp	r2, r3
 8005f22:	d205      	bcs.n	8005f30 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 8005f24:	f000 f91c 	bl	8006160 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	2201      	movs	r2, #1
 8005f2c:	601a      	str	r2, [r3, #0]
 8005f2e:	e002      	b.n	8005f36 <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	2200      	movs	r2, #0
 8005f34:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 8005f36:	4a04      	ldr	r2, [pc, #16]	@ (8005f48 <prvSampleTimeNow+0x3c>)
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 8005f3c:	68fb      	ldr	r3, [r7, #12]
    }
 8005f3e:	4618      	mov	r0, r3
 8005f40:	3710      	adds	r7, #16
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bd80      	pop	{r7, pc}
 8005f46:	bf00      	nop
 8005f48:	20000e9c 	.word	0x20000e9c

08005f4c <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b086      	sub	sp, #24
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	60f8      	str	r0, [r7, #12]
 8005f54:	60b9      	str	r1, [r7, #8]
 8005f56:	607a      	str	r2, [r7, #4]
 8005f58:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	68ba      	ldr	r2, [r7, #8]
 8005f62:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	68fa      	ldr	r2, [r7, #12]
 8005f68:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 8005f6a:	68ba      	ldr	r2, [r7, #8]
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	429a      	cmp	r2, r3
 8005f70:	d812      	bhi.n	8005f98 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 8005f72:	687a      	ldr	r2, [r7, #4]
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	1ad2      	subs	r2, r2, r3
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	699b      	ldr	r3, [r3, #24]
 8005f7c:	429a      	cmp	r2, r3
 8005f7e:	d302      	bcc.n	8005f86 <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 8005f80:	2301      	movs	r3, #1
 8005f82:	617b      	str	r3, [r7, #20]
 8005f84:	e01b      	b.n	8005fbe <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005f86:	4b10      	ldr	r3, [pc, #64]	@ (8005fc8 <prvInsertTimerInActiveList+0x7c>)
 8005f88:	681a      	ldr	r2, [r3, #0]
 8005f8a:	68fb      	ldr	r3, [r7, #12]
 8005f8c:	3304      	adds	r3, #4
 8005f8e:	4619      	mov	r1, r3
 8005f90:	4610      	mov	r0, r2
 8005f92:	f7fe f8fe 	bl	8004192 <vListInsert>
 8005f96:	e012      	b.n	8005fbe <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005f98:	687a      	ldr	r2, [r7, #4]
 8005f9a:	683b      	ldr	r3, [r7, #0]
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d206      	bcs.n	8005fae <prvInsertTimerInActiveList+0x62>
 8005fa0:	68ba      	ldr	r2, [r7, #8]
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	429a      	cmp	r2, r3
 8005fa6:	d302      	bcc.n	8005fae <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 8005fa8:	2301      	movs	r3, #1
 8005faa:	617b      	str	r3, [r7, #20]
 8005fac:	e007      	b.n	8005fbe <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005fae:	4b07      	ldr	r3, [pc, #28]	@ (8005fcc <prvInsertTimerInActiveList+0x80>)
 8005fb0:	681a      	ldr	r2, [r3, #0]
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	3304      	adds	r3, #4
 8005fb6:	4619      	mov	r1, r3
 8005fb8:	4610      	mov	r0, r2
 8005fba:	f7fe f8ea 	bl	8004192 <vListInsert>
            }
        }

        return xProcessTimerNow;
 8005fbe:	697b      	ldr	r3, [r7, #20]
    }
 8005fc0:	4618      	mov	r0, r3
 8005fc2:	3718      	adds	r7, #24
 8005fc4:	46bd      	mov	sp, r7
 8005fc6:	bd80      	pop	{r7, pc}
 8005fc8:	20000e90 	.word	0x20000e90
 8005fcc:	20000e8c 	.word	0x20000e8c

08005fd0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 8005fd0:	b580      	push	{r7, lr}
 8005fd2:	b088      	sub	sp, #32
 8005fd4:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 8005fd6:	f107 0308 	add.w	r3, r7, #8
 8005fda:	2200      	movs	r2, #0
 8005fdc:	601a      	str	r2, [r3, #0]
 8005fde:	605a      	str	r2, [r3, #4]
 8005fe0:	609a      	str	r2, [r3, #8]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8005fe2:	e0a9      	b.n	8006138 <prvProcessReceivedCommands+0x168>
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	f2c0 80a6 	blt.w	8006138 <prvProcessReceivedCommands+0x168>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005fec:	693b      	ldr	r3, [r7, #16]
 8005fee:	61fb      	str	r3, [r7, #28]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8005ff0:	69fb      	ldr	r3, [r7, #28]
 8005ff2:	695b      	ldr	r3, [r3, #20]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d004      	beq.n	8006002 <prvProcessReceivedCommands+0x32>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005ff8:	69fb      	ldr	r3, [r7, #28]
 8005ffa:	3304      	adds	r3, #4
 8005ffc:	4618      	mov	r0, r3
 8005ffe:	f7fe f903 	bl	8004208 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006002:	1d3b      	adds	r3, r7, #4
 8006004:	4618      	mov	r0, r3
 8006006:	f7ff ff81 	bl	8005f0c <prvSampleTimeNow>
 800600a:	61b8      	str	r0, [r7, #24]

                switch( xMessage.xMessageID )
 800600c:	68bb      	ldr	r3, [r7, #8]
 800600e:	3b01      	subs	r3, #1
 8006010:	2b08      	cmp	r3, #8
 8006012:	f200 808e 	bhi.w	8006132 <prvProcessReceivedCommands+0x162>
 8006016:	a201      	add	r2, pc, #4	@ (adr r2, 800601c <prvProcessReceivedCommands+0x4c>)
 8006018:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800601c:	08006041 	.word	0x08006041
 8006020:	08006041 	.word	0x08006041
 8006024:	080060a9 	.word	0x080060a9
 8006028:	080060bd 	.word	0x080060bd
 800602c:	08006109 	.word	0x08006109
 8006030:	08006041 	.word	0x08006041
 8006034:	08006041 	.word	0x08006041
 8006038:	080060a9 	.word	0x080060a9
 800603c:	080060bd 	.word	0x080060bd
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 8006040:	69fb      	ldr	r3, [r7, #28]
 8006042:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006046:	f043 0301 	orr.w	r3, r3, #1
 800604a:	b2da      	uxtb	r2, r3
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006052:	68fa      	ldr	r2, [r7, #12]
 8006054:	69fb      	ldr	r3, [r7, #28]
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	18d1      	adds	r1, r2, r3
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	69ba      	ldr	r2, [r7, #24]
 800605e:	69f8      	ldr	r0, [r7, #28]
 8006060:	f7ff ff74 	bl	8005f4c <prvInsertTimerInActiveList>
 8006064:	4603      	mov	r3, r0
 8006066:	2b00      	cmp	r3, #0
 8006068:	d065      	beq.n	8006136 <prvProcessReceivedCommands+0x166>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800606a:	69fb      	ldr	r3, [r7, #28]
 800606c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006070:	f003 0304 	and.w	r3, r3, #4
 8006074:	2b00      	cmp	r3, #0
 8006076:	d009      	beq.n	800608c <prvProcessReceivedCommands+0xbc>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 8006078:	68fa      	ldr	r2, [r7, #12]
 800607a:	69fb      	ldr	r3, [r7, #28]
 800607c:	699b      	ldr	r3, [r3, #24]
 800607e:	4413      	add	r3, r2
 8006080:	69ba      	ldr	r2, [r7, #24]
 8006082:	4619      	mov	r1, r3
 8006084:	69f8      	ldr	r0, [r7, #28]
 8006086:	f7ff fe69 	bl	8005d5c <prvReloadTimer>
 800608a:	e008      	b.n	800609e <prvProcessReceivedCommands+0xce>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800608c:	69fb      	ldr	r3, [r7, #28]
 800608e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006092:	f023 0301 	bic.w	r3, r3, #1
 8006096:	b2da      	uxtb	r2, r3
 8006098:	69fb      	ldr	r3, [r7, #28]
 800609a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800609e:	69fb      	ldr	r3, [r7, #28]
 80060a0:	6a1b      	ldr	r3, [r3, #32]
 80060a2:	69f8      	ldr	r0, [r7, #28]
 80060a4:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 80060a6:	e046      	b.n	8006136 <prvProcessReceivedCommands+0x166>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 80060a8:	69fb      	ldr	r3, [r7, #28]
 80060aa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80060ae:	f023 0301 	bic.w	r3, r3, #1
 80060b2:	b2da      	uxtb	r2, r3
 80060b4:	69fb      	ldr	r3, [r7, #28]
 80060b6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 80060ba:	e03d      	b.n	8006138 <prvProcessReceivedCommands+0x168>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 80060bc:	69fb      	ldr	r3, [r7, #28]
 80060be:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80060c2:	f043 0301 	orr.w	r3, r3, #1
 80060c6:	b2da      	uxtb	r2, r3
 80060c8:	69fb      	ldr	r3, [r7, #28]
 80060ca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	69fb      	ldr	r3, [r7, #28]
 80060d2:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 80060d4:	69fb      	ldr	r3, [r7, #28]
 80060d6:	699b      	ldr	r3, [r3, #24]
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d10b      	bne.n	80060f4 <prvProcessReceivedCommands+0x124>
    __asm volatile
 80060dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e0:	f383 8811 	msr	BASEPRI, r3
 80060e4:	f3bf 8f6f 	isb	sy
 80060e8:	f3bf 8f4f 	dsb	sy
 80060ec:	617b      	str	r3, [r7, #20]
}
 80060ee:	bf00      	nop
 80060f0:	bf00      	nop
 80060f2:	e7fd      	b.n	80060f0 <prvProcessReceivedCommands+0x120>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 80060f4:	69fb      	ldr	r3, [r7, #28]
 80060f6:	699a      	ldr	r2, [r3, #24]
 80060f8:	69bb      	ldr	r3, [r7, #24]
 80060fa:	18d1      	adds	r1, r2, r3
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	69ba      	ldr	r2, [r7, #24]
 8006100:	69f8      	ldr	r0, [r7, #28]
 8006102:	f7ff ff23 	bl	8005f4c <prvInsertTimerInActiveList>
                        break;
 8006106:	e017      	b.n	8006138 <prvProcessReceivedCommands+0x168>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8006108:	69fb      	ldr	r3, [r7, #28]
 800610a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800610e:	f003 0302 	and.w	r3, r3, #2
 8006112:	2b00      	cmp	r3, #0
 8006114:	d103      	bne.n	800611e <prvProcessReceivedCommands+0x14e>
                            {
                                vPortFree( pxTimer );
 8006116:	69f8      	ldr	r0, [r7, #28]
 8006118:	f000 fc64 	bl	80069e4 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800611c:	e00c      	b.n	8006138 <prvProcessReceivedCommands+0x168>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800611e:	69fb      	ldr	r3, [r7, #28]
 8006120:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006124:	f023 0301 	bic.w	r3, r3, #1
 8006128:	b2da      	uxtb	r2, r3
 800612a:	69fb      	ldr	r3, [r7, #28]
 800612c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 8006130:	e002      	b.n	8006138 <prvProcessReceivedCommands+0x168>

                    default:
                        /* Don't expect to get here. */
                        break;
 8006132:	bf00      	nop
 8006134:	e000      	b.n	8006138 <prvProcessReceivedCommands+0x168>
                        break;
 8006136:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 8006138:	4b08      	ldr	r3, [pc, #32]	@ (800615c <prvProcessReceivedCommands+0x18c>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	f107 0108 	add.w	r1, r7, #8
 8006140:	2200      	movs	r2, #0
 8006142:	4618      	mov	r0, r3
 8006144:	f7fe f9b4 	bl	80044b0 <xQueueReceive>
 8006148:	4603      	mov	r3, r0
 800614a:	2b00      	cmp	r3, #0
 800614c:	f47f af4a 	bne.w	8005fe4 <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 8006150:	bf00      	nop
 8006152:	bf00      	nop
 8006154:	3720      	adds	r7, #32
 8006156:	46bd      	mov	sp, r7
 8006158:	bd80      	pop	{r7, pc}
 800615a:	bf00      	nop
 800615c:	20000e94 	.word	0x20000e94

08006160 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 8006160:	b580      	push	{r7, lr}
 8006162:	b082      	sub	sp, #8
 8006164:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8006166:	e009      	b.n	800617c <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8006168:	4b0e      	ldr	r3, [pc, #56]	@ (80061a4 <prvSwitchTimerLists+0x44>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	68db      	ldr	r3, [r3, #12]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 8006172:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8006176:	6838      	ldr	r0, [r7, #0]
 8006178:	f7ff fe12 	bl	8005da0 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800617c:	4b09      	ldr	r3, [pc, #36]	@ (80061a4 <prvSwitchTimerLists+0x44>)
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d1f0      	bne.n	8006168 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 8006186:	4b07      	ldr	r3, [pc, #28]	@ (80061a4 <prvSwitchTimerLists+0x44>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800618c:	4b06      	ldr	r3, [pc, #24]	@ (80061a8 <prvSwitchTimerLists+0x48>)
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4a04      	ldr	r2, [pc, #16]	@ (80061a4 <prvSwitchTimerLists+0x44>)
 8006192:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 8006194:	4a04      	ldr	r2, [pc, #16]	@ (80061a8 <prvSwitchTimerLists+0x48>)
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6013      	str	r3, [r2, #0]
    }
 800619a:	bf00      	nop
 800619c:	3708      	adds	r7, #8
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	20000e8c 	.word	0x20000e8c
 80061a8:	20000e90 	.word	0x20000e90

080061ac <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 80061ac:	b580      	push	{r7, lr}
 80061ae:	b082      	sub	sp, #8
 80061b0:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 80061b2:	f000 f9b7 	bl	8006524 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 80061b6:	4b15      	ldr	r3, [pc, #84]	@ (800620c <prvCheckForValidListAndQueue+0x60>)
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d120      	bne.n	8006200 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 80061be:	4814      	ldr	r0, [pc, #80]	@ (8006210 <prvCheckForValidListAndQueue+0x64>)
 80061c0:	f7fd ffb6 	bl	8004130 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 80061c4:	4813      	ldr	r0, [pc, #76]	@ (8006214 <prvCheckForValidListAndQueue+0x68>)
 80061c6:	f7fd ffb3 	bl	8004130 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 80061ca:	4b13      	ldr	r3, [pc, #76]	@ (8006218 <prvCheckForValidListAndQueue+0x6c>)
 80061cc:	4a10      	ldr	r2, [pc, #64]	@ (8006210 <prvCheckForValidListAndQueue+0x64>)
 80061ce:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 80061d0:	4b12      	ldr	r3, [pc, #72]	@ (800621c <prvCheckForValidListAndQueue+0x70>)
 80061d2:	4a10      	ldr	r2, [pc, #64]	@ (8006214 <prvCheckForValidListAndQueue+0x68>)
 80061d4:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80061d6:	2300      	movs	r3, #0
 80061d8:	9300      	str	r3, [sp, #0]
 80061da:	4b11      	ldr	r3, [pc, #68]	@ (8006220 <prvCheckForValidListAndQueue+0x74>)
 80061dc:	4a11      	ldr	r2, [pc, #68]	@ (8006224 <prvCheckForValidListAndQueue+0x78>)
 80061de:	210c      	movs	r1, #12
 80061e0:	200a      	movs	r0, #10
 80061e2:	f7fe f8d7 	bl	8004394 <xQueueGenericCreateStatic>
 80061e6:	4603      	mov	r3, r0
 80061e8:	4a08      	ldr	r2, [pc, #32]	@ (800620c <prvCheckForValidListAndQueue+0x60>)
 80061ea:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 80061ec:	4b07      	ldr	r3, [pc, #28]	@ (800620c <prvCheckForValidListAndQueue+0x60>)
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	d005      	beq.n	8006200 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80061f4:	4b05      	ldr	r3, [pc, #20]	@ (800620c <prvCheckForValidListAndQueue+0x60>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	490b      	ldr	r1, [pc, #44]	@ (8006228 <prvCheckForValidListAndQueue+0x7c>)
 80061fa:	4618      	mov	r0, r3
 80061fc:	f7fe fad4 	bl	80047a8 <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 8006200:	f000 f9c2 	bl	8006588 <vPortExitCritical>
    }
 8006204:	bf00      	nop
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
 800620a:	bf00      	nop
 800620c:	20000e94 	.word	0x20000e94
 8006210:	20000e64 	.word	0x20000e64
 8006214:	20000e78 	.word	0x20000e78
 8006218:	20000e8c 	.word	0x20000e8c
 800621c:	20000e90 	.word	0x20000e90
 8006220:	20000f18 	.word	0x20000f18
 8006224:	20000ea0 	.word	0x20000ea0
 8006228:	080092b4 	.word	0x080092b4

0800622c <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800622c:	b480      	push	{r7}
 800622e:	b085      	sub	sp, #20
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8006238:	68fb      	ldr	r3, [r7, #12]
 800623a:	3b04      	subs	r3, #4
 800623c:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006244:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	3b04      	subs	r3, #4
 800624a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800624c:	68bb      	ldr	r3, [r7, #8]
 800624e:	f023 0201 	bic.w	r2, r3, #1
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	3b04      	subs	r3, #4
 800625a:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800625c:	4a0c      	ldr	r2, [pc, #48]	@ (8006290 <pxPortInitialiseStack+0x64>)
 800625e:	68fb      	ldr	r3, [r7, #12]
 8006260:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	3b14      	subs	r3, #20
 8006266:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8006268:	687a      	ldr	r2, [r7, #4]
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	3b04      	subs	r3, #4
 8006272:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8006274:	68fb      	ldr	r3, [r7, #12]
 8006276:	f06f 0202 	mvn.w	r2, #2
 800627a:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	3b20      	subs	r3, #32
 8006280:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8006282:	68fb      	ldr	r3, [r7, #12]
}
 8006284:	4618      	mov	r0, r3
 8006286:	3714      	adds	r7, #20
 8006288:	46bd      	mov	sp, r7
 800628a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628e:	4770      	bx	lr
 8006290:	08006295 	.word	0x08006295

08006294 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006294:	b480      	push	{r7}
 8006296:	b085      	sub	sp, #20
 8006298:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800629a:	2300      	movs	r3, #0
 800629c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800629e:	4b13      	ldr	r3, [pc, #76]	@ (80062ec <prvTaskExitError+0x58>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80062a6:	d00b      	beq.n	80062c0 <prvTaskExitError+0x2c>
    __asm volatile
 80062a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ac:	f383 8811 	msr	BASEPRI, r3
 80062b0:	f3bf 8f6f 	isb	sy
 80062b4:	f3bf 8f4f 	dsb	sy
 80062b8:	60fb      	str	r3, [r7, #12]
}
 80062ba:	bf00      	nop
 80062bc:	bf00      	nop
 80062be:	e7fd      	b.n	80062bc <prvTaskExitError+0x28>
    __asm volatile
 80062c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062c4:	f383 8811 	msr	BASEPRI, r3
 80062c8:	f3bf 8f6f 	isb	sy
 80062cc:	f3bf 8f4f 	dsb	sy
 80062d0:	60bb      	str	r3, [r7, #8]
}
 80062d2:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 80062d4:	bf00      	nop
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d0fc      	beq.n	80062d6 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 80062dc:	bf00      	nop
 80062de:	bf00      	nop
 80062e0:	3714      	adds	r7, #20
 80062e2:	46bd      	mov	sp, r7
 80062e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e8:	4770      	bx	lr
 80062ea:	bf00      	nop
 80062ec:	20000010 	.word	0x20000010

080062f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 80062f0:	4b07      	ldr	r3, [pc, #28]	@ (8006310 <pxCurrentTCBConst2>)
 80062f2:	6819      	ldr	r1, [r3, #0]
 80062f4:	6808      	ldr	r0, [r1, #0]
 80062f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062fa:	f380 8809 	msr	PSP, r0
 80062fe:	f3bf 8f6f 	isb	sy
 8006302:	f04f 0000 	mov.w	r0, #0
 8006306:	f380 8811 	msr	BASEPRI, r0
 800630a:	4770      	bx	lr
 800630c:	f3af 8000 	nop.w

08006310 <pxCurrentTCBConst2>:
 8006310:	20000214 	.word	0x20000214
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 8006314:	bf00      	nop
 8006316:	bf00      	nop

08006318 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8006318:	4808      	ldr	r0, [pc, #32]	@ (800633c <prvPortStartFirstTask+0x24>)
 800631a:	6800      	ldr	r0, [r0, #0]
 800631c:	6800      	ldr	r0, [r0, #0]
 800631e:	f380 8808 	msr	MSP, r0
 8006322:	f04f 0000 	mov.w	r0, #0
 8006326:	f380 8814 	msr	CONTROL, r0
 800632a:	b662      	cpsie	i
 800632c:	b661      	cpsie	f
 800632e:	f3bf 8f4f 	dsb	sy
 8006332:	f3bf 8f6f 	isb	sy
 8006336:	df00      	svc	0
 8006338:	bf00      	nop
 800633a:	0000      	.short	0x0000
 800633c:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 8006340:	bf00      	nop
 8006342:	bf00      	nop

08006344 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b08c      	sub	sp, #48	@ 0x30
 8006348:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800634a:	4b69      	ldr	r3, [pc, #420]	@ (80064f0 <xPortStartScheduler+0x1ac>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a69      	ldr	r2, [pc, #420]	@ (80064f4 <xPortStartScheduler+0x1b0>)
 8006350:	4293      	cmp	r3, r2
 8006352:	d10b      	bne.n	800636c <xPortStartScheduler+0x28>
    __asm volatile
 8006354:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006358:	f383 8811 	msr	BASEPRI, r3
 800635c:	f3bf 8f6f 	isb	sy
 8006360:	f3bf 8f4f 	dsb	sy
 8006364:	623b      	str	r3, [r7, #32]
}
 8006366:	bf00      	nop
 8006368:	bf00      	nop
 800636a:	e7fd      	b.n	8006368 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800636c:	4b60      	ldr	r3, [pc, #384]	@ (80064f0 <xPortStartScheduler+0x1ac>)
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	4a61      	ldr	r2, [pc, #388]	@ (80064f8 <xPortStartScheduler+0x1b4>)
 8006372:	4293      	cmp	r3, r2
 8006374:	d10b      	bne.n	800638e <xPortStartScheduler+0x4a>
    __asm volatile
 8006376:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800637a:	f383 8811 	msr	BASEPRI, r3
 800637e:	f3bf 8f6f 	isb	sy
 8006382:	f3bf 8f4f 	dsb	sy
 8006386:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8006388:	bf00      	nop
 800638a:	bf00      	nop
 800638c:	e7fd      	b.n	800638a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800638e:	4b5b      	ldr	r3, [pc, #364]	@ (80064fc <xPortStartScheduler+0x1b8>)
 8006390:	681b      	ldr	r3, [r3, #0]
 8006392:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 8006394:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006396:	332c      	adds	r3, #44	@ 0x2c
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	4a59      	ldr	r2, [pc, #356]	@ (8006500 <xPortStartScheduler+0x1bc>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d00b      	beq.n	80063b8 <xPortStartScheduler+0x74>
    __asm volatile
 80063a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063a4:	f383 8811 	msr	BASEPRI, r3
 80063a8:	f3bf 8f6f 	isb	sy
 80063ac:	f3bf 8f4f 	dsb	sy
 80063b0:	61fb      	str	r3, [r7, #28]
}
 80063b2:	bf00      	nop
 80063b4:	bf00      	nop
 80063b6:	e7fd      	b.n	80063b4 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 80063b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80063ba:	3338      	adds	r3, #56	@ 0x38
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	4a51      	ldr	r2, [pc, #324]	@ (8006504 <xPortStartScheduler+0x1c0>)
 80063c0:	4293      	cmp	r3, r2
 80063c2:	d00b      	beq.n	80063dc <xPortStartScheduler+0x98>
    __asm volatile
 80063c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063c8:	f383 8811 	msr	BASEPRI, r3
 80063cc:	f3bf 8f6f 	isb	sy
 80063d0:	f3bf 8f4f 	dsb	sy
 80063d4:	61bb      	str	r3, [r7, #24]
}
 80063d6:	bf00      	nop
 80063d8:	bf00      	nop
 80063da:	e7fd      	b.n	80063d8 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 80063dc:	2300      	movs	r3, #0
 80063de:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80063e0:	4b49      	ldr	r3, [pc, #292]	@ (8006508 <xPortStartScheduler+0x1c4>)
 80063e2:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 80063e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063e6:	781b      	ldrb	r3, [r3, #0]
 80063e8:	b2db      	uxtb	r3, r3
 80063ea:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80063ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063ee:	22ff      	movs	r2, #255	@ 0xff
 80063f0:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80063f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063f4:	781b      	ldrb	r3, [r3, #0]
 80063f6:	b2db      	uxtb	r3, r3
 80063f8:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80063fa:	79fb      	ldrb	r3, [r7, #7]
 80063fc:	b2db      	uxtb	r3, r3
 80063fe:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006402:	b2da      	uxtb	r2, r3
 8006404:	4b41      	ldr	r3, [pc, #260]	@ (800650c <xPortStartScheduler+0x1c8>)
 8006406:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 8006408:	4b40      	ldr	r3, [pc, #256]	@ (800650c <xPortStartScheduler+0x1c8>)
 800640a:	781b      	ldrb	r3, [r3, #0]
 800640c:	2b00      	cmp	r3, #0
 800640e:	d10b      	bne.n	8006428 <xPortStartScheduler+0xe4>
    __asm volatile
 8006410:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006414:	f383 8811 	msr	BASEPRI, r3
 8006418:	f3bf 8f6f 	isb	sy
 800641c:	f3bf 8f4f 	dsb	sy
 8006420:	617b      	str	r3, [r7, #20]
}
 8006422:	bf00      	nop
 8006424:	bf00      	nop
 8006426:	e7fd      	b.n	8006424 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 8006428:	79fb      	ldrb	r3, [r7, #7]
 800642a:	b2db      	uxtb	r3, r3
 800642c:	43db      	mvns	r3, r3
 800642e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006432:	2b00      	cmp	r3, #0
 8006434:	d013      	beq.n	800645e <xPortStartScheduler+0x11a>
    __asm volatile
 8006436:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800643a:	f383 8811 	msr	BASEPRI, r3
 800643e:	f3bf 8f6f 	isb	sy
 8006442:	f3bf 8f4f 	dsb	sy
 8006446:	613b      	str	r3, [r7, #16]
}
 8006448:	bf00      	nop
 800644a:	bf00      	nop
 800644c:	e7fd      	b.n	800644a <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800644e:	68bb      	ldr	r3, [r7, #8]
 8006450:	3301      	adds	r3, #1
 8006452:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006454:	79fb      	ldrb	r3, [r7, #7]
 8006456:	b2db      	uxtb	r3, r3
 8006458:	005b      	lsls	r3, r3, #1
 800645a:	b2db      	uxtb	r3, r3
 800645c:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800645e:	79fb      	ldrb	r3, [r7, #7]
 8006460:	b2db      	uxtb	r3, r3
 8006462:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006466:	2b80      	cmp	r3, #128	@ 0x80
 8006468:	d0f1      	beq.n	800644e <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	2b08      	cmp	r3, #8
 800646e:	d103      	bne.n	8006478 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 8006470:	4b27      	ldr	r3, [pc, #156]	@ (8006510 <xPortStartScheduler+0x1cc>)
 8006472:	2200      	movs	r2, #0
 8006474:	601a      	str	r2, [r3, #0]
 8006476:	e004      	b.n	8006482 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 8006478:	68bb      	ldr	r3, [r7, #8]
 800647a:	f1c3 0307 	rsb	r3, r3, #7
 800647e:	4a24      	ldr	r2, [pc, #144]	@ (8006510 <xPortStartScheduler+0x1cc>)
 8006480:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006482:	4b23      	ldr	r3, [pc, #140]	@ (8006510 <xPortStartScheduler+0x1cc>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	021b      	lsls	r3, r3, #8
 8006488:	4a21      	ldr	r2, [pc, #132]	@ (8006510 <xPortStartScheduler+0x1cc>)
 800648a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800648c:	4b20      	ldr	r3, [pc, #128]	@ (8006510 <xPortStartScheduler+0x1cc>)
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006494:	4a1e      	ldr	r2, [pc, #120]	@ (8006510 <xPortStartScheduler+0x1cc>)
 8006496:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 8006498:	7bfb      	ldrb	r3, [r7, #15]
 800649a:	b2da      	uxtb	r2, r3
 800649c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800649e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 80064a0:	4b1c      	ldr	r3, [pc, #112]	@ (8006514 <xPortStartScheduler+0x1d0>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	4a1b      	ldr	r2, [pc, #108]	@ (8006514 <xPortStartScheduler+0x1d0>)
 80064a6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80064aa:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 80064ac:	4b19      	ldr	r3, [pc, #100]	@ (8006514 <xPortStartScheduler+0x1d0>)
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a18      	ldr	r2, [pc, #96]	@ (8006514 <xPortStartScheduler+0x1d0>)
 80064b2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80064b6:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 80064b8:	4b17      	ldr	r3, [pc, #92]	@ (8006518 <xPortStartScheduler+0x1d4>)
 80064ba:	2200      	movs	r2, #0
 80064bc:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 80064be:	f000 f8ed 	bl	800669c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 80064c2:	4b16      	ldr	r3, [pc, #88]	@ (800651c <xPortStartScheduler+0x1d8>)
 80064c4:	2200      	movs	r2, #0
 80064c6:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 80064c8:	f000 f90c 	bl	80066e4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80064cc:	4b14      	ldr	r3, [pc, #80]	@ (8006520 <xPortStartScheduler+0x1dc>)
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	4a13      	ldr	r2, [pc, #76]	@ (8006520 <xPortStartScheduler+0x1dc>)
 80064d2:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 80064d6:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 80064d8:	f7ff ff1e 	bl	8006318 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 80064dc:	f7fe ffec 	bl	80054b8 <vTaskSwitchContext>
    prvTaskExitError();
 80064e0:	f7ff fed8 	bl	8006294 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 80064e4:	2300      	movs	r3, #0
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3730      	adds	r7, #48	@ 0x30
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bd80      	pop	{r7, pc}
 80064ee:	bf00      	nop
 80064f0:	e000ed00 	.word	0xe000ed00
 80064f4:	410fc271 	.word	0x410fc271
 80064f8:	410fc270 	.word	0x410fc270
 80064fc:	e000ed08 	.word	0xe000ed08
 8006500:	080062f1 	.word	0x080062f1
 8006504:	080065e1 	.word	0x080065e1
 8006508:	e000e400 	.word	0xe000e400
 800650c:	20000f68 	.word	0x20000f68
 8006510:	20000f6c 	.word	0x20000f6c
 8006514:	e000ed20 	.word	0xe000ed20
 8006518:	e000ed1c 	.word	0xe000ed1c
 800651c:	20000010 	.word	0x20000010
 8006520:	e000ef34 	.word	0xe000ef34

08006524 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
    __asm volatile
 800652a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800652e:	f383 8811 	msr	BASEPRI, r3
 8006532:	f3bf 8f6f 	isb	sy
 8006536:	f3bf 8f4f 	dsb	sy
 800653a:	607b      	str	r3, [r7, #4]
}
 800653c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800653e:	4b10      	ldr	r3, [pc, #64]	@ (8006580 <vPortEnterCritical+0x5c>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	3301      	adds	r3, #1
 8006544:	4a0e      	ldr	r2, [pc, #56]	@ (8006580 <vPortEnterCritical+0x5c>)
 8006546:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8006548:	4b0d      	ldr	r3, [pc, #52]	@ (8006580 <vPortEnterCritical+0x5c>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	2b01      	cmp	r3, #1
 800654e:	d110      	bne.n	8006572 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006550:	4b0c      	ldr	r3, [pc, #48]	@ (8006584 <vPortEnterCritical+0x60>)
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	b2db      	uxtb	r3, r3
 8006556:	2b00      	cmp	r3, #0
 8006558:	d00b      	beq.n	8006572 <vPortEnterCritical+0x4e>
    __asm volatile
 800655a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800655e:	f383 8811 	msr	BASEPRI, r3
 8006562:	f3bf 8f6f 	isb	sy
 8006566:	f3bf 8f4f 	dsb	sy
 800656a:	603b      	str	r3, [r7, #0]
}
 800656c:	bf00      	nop
 800656e:	bf00      	nop
 8006570:	e7fd      	b.n	800656e <vPortEnterCritical+0x4a>
    }
}
 8006572:	bf00      	nop
 8006574:	370c      	adds	r7, #12
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	20000010 	.word	0x20000010
 8006584:	e000ed04 	.word	0xe000ed04

08006588 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006588:	b480      	push	{r7}
 800658a:	b083      	sub	sp, #12
 800658c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800658e:	4b12      	ldr	r3, [pc, #72]	@ (80065d8 <vPortExitCritical+0x50>)
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2b00      	cmp	r3, #0
 8006594:	d10b      	bne.n	80065ae <vPortExitCritical+0x26>
    __asm volatile
 8006596:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800659a:	f383 8811 	msr	BASEPRI, r3
 800659e:	f3bf 8f6f 	isb	sy
 80065a2:	f3bf 8f4f 	dsb	sy
 80065a6:	607b      	str	r3, [r7, #4]
}
 80065a8:	bf00      	nop
 80065aa:	bf00      	nop
 80065ac:	e7fd      	b.n	80065aa <vPortExitCritical+0x22>
    uxCriticalNesting--;
 80065ae:	4b0a      	ldr	r3, [pc, #40]	@ (80065d8 <vPortExitCritical+0x50>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	3b01      	subs	r3, #1
 80065b4:	4a08      	ldr	r2, [pc, #32]	@ (80065d8 <vPortExitCritical+0x50>)
 80065b6:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 80065b8:	4b07      	ldr	r3, [pc, #28]	@ (80065d8 <vPortExitCritical+0x50>)
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	2b00      	cmp	r3, #0
 80065be:	d105      	bne.n	80065cc <vPortExitCritical+0x44>
 80065c0:	2300      	movs	r3, #0
 80065c2:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 80065c4:	683b      	ldr	r3, [r7, #0]
 80065c6:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 80065ca:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 80065cc:	bf00      	nop
 80065ce:	370c      	adds	r7, #12
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr
 80065d8:	20000010 	.word	0x20000010
 80065dc:	00000000 	.word	0x00000000

080065e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 80065e0:	f3ef 8009 	mrs	r0, PSP
 80065e4:	f3bf 8f6f 	isb	sy
 80065e8:	4b15      	ldr	r3, [pc, #84]	@ (8006640 <pxCurrentTCBConst>)
 80065ea:	681a      	ldr	r2, [r3, #0]
 80065ec:	f01e 0f10 	tst.w	lr, #16
 80065f0:	bf08      	it	eq
 80065f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80065f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065fa:	6010      	str	r0, [r2, #0]
 80065fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006600:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006604:	f380 8811 	msr	BASEPRI, r0
 8006608:	f3bf 8f4f 	dsb	sy
 800660c:	f3bf 8f6f 	isb	sy
 8006610:	f7fe ff52 	bl	80054b8 <vTaskSwitchContext>
 8006614:	f04f 0000 	mov.w	r0, #0
 8006618:	f380 8811 	msr	BASEPRI, r0
 800661c:	bc09      	pop	{r0, r3}
 800661e:	6819      	ldr	r1, [r3, #0]
 8006620:	6808      	ldr	r0, [r1, #0]
 8006622:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006626:	f01e 0f10 	tst.w	lr, #16
 800662a:	bf08      	it	eq
 800662c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006630:	f380 8809 	msr	PSP, r0
 8006634:	f3bf 8f6f 	isb	sy
 8006638:	4770      	bx	lr
 800663a:	bf00      	nop
 800663c:	f3af 8000 	nop.w

08006640 <pxCurrentTCBConst>:
 8006640:	20000214 	.word	0x20000214
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8006644:	bf00      	nop
 8006646:	bf00      	nop

08006648 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b082      	sub	sp, #8
 800664c:	af00      	add	r7, sp, #0
    __asm volatile
 800664e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006652:	f383 8811 	msr	BASEPRI, r3
 8006656:	f3bf 8f6f 	isb	sy
 800665a:	f3bf 8f4f 	dsb	sy
 800665e:	607b      	str	r3, [r7, #4]
}
 8006660:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 8006662:	f002 f95d 	bl	8008920 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8006666:	f7fe fe11 	bl	800528c <xTaskIncrementTick>
 800666a:	4603      	mov	r3, r0
 800666c:	2b00      	cmp	r3, #0
 800666e:	d006      	beq.n	800667e <SysTick_Handler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 8006670:	f002 f9b4 	bl	80089dc <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006674:	4b08      	ldr	r3, [pc, #32]	@ (8006698 <SysTick_Handler+0x50>)
 8006676:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800667a:	601a      	str	r2, [r3, #0]
 800667c:	e001      	b.n	8006682 <SysTick_Handler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 800667e:	f002 f991 	bl	80089a4 <SEGGER_SYSVIEW_RecordExitISR>
 8006682:	2300      	movs	r3, #0
 8006684:	603b      	str	r3, [r7, #0]
    __asm volatile
 8006686:	683b      	ldr	r3, [r7, #0]
 8006688:	f383 8811 	msr	BASEPRI, r3
}
 800668c:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800668e:	bf00      	nop
 8006690:	3708      	adds	r7, #8
 8006692:	46bd      	mov	sp, r7
 8006694:	bd80      	pop	{r7, pc}
 8006696:	bf00      	nop
 8006698:	e000ed04 	.word	0xe000ed04

0800669c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800669c:	b480      	push	{r7}
 800669e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 80066a0:	4b0b      	ldr	r3, [pc, #44]	@ (80066d0 <vPortSetupTimerInterrupt+0x34>)
 80066a2:	2200      	movs	r2, #0
 80066a4:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80066a6:	4b0b      	ldr	r3, [pc, #44]	@ (80066d4 <vPortSetupTimerInterrupt+0x38>)
 80066a8:	2200      	movs	r2, #0
 80066aa:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80066ac:	4b0a      	ldr	r3, [pc, #40]	@ (80066d8 <vPortSetupTimerInterrupt+0x3c>)
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	4a0a      	ldr	r2, [pc, #40]	@ (80066dc <vPortSetupTimerInterrupt+0x40>)
 80066b2:	fba2 2303 	umull	r2, r3, r2, r3
 80066b6:	099b      	lsrs	r3, r3, #6
 80066b8:	4a09      	ldr	r2, [pc, #36]	@ (80066e0 <vPortSetupTimerInterrupt+0x44>)
 80066ba:	3b01      	subs	r3, #1
 80066bc:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80066be:	4b04      	ldr	r3, [pc, #16]	@ (80066d0 <vPortSetupTimerInterrupt+0x34>)
 80066c0:	2207      	movs	r2, #7
 80066c2:	601a      	str	r2, [r3, #0]
}
 80066c4:	bf00      	nop
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr
 80066ce:	bf00      	nop
 80066d0:	e000e010 	.word	0xe000e010
 80066d4:	e000e018 	.word	0xe000e018
 80066d8:	20000004 	.word	0x20000004
 80066dc:	10624dd3 	.word	0x10624dd3
 80066e0:	e000e014 	.word	0xe000e014

080066e4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80066e4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 80066f4 <vPortEnableVFP+0x10>
 80066e8:	6801      	ldr	r1, [r0, #0]
 80066ea:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80066ee:	6001      	str	r1, [r0, #0]
 80066f0:	4770      	bx	lr
 80066f2:	0000      	.short	0x0000
 80066f4:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 80066f8:	bf00      	nop
 80066fa:	bf00      	nop

080066fc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80066fc:	b480      	push	{r7}
 80066fe:	b085      	sub	sp, #20
 8006700:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 8006702:	f3ef 8305 	mrs	r3, IPSR
 8006706:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	2b0f      	cmp	r3, #15
 800670c:	d915      	bls.n	800673a <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800670e:	4a18      	ldr	r2, [pc, #96]	@ (8006770 <vPortValidateInterruptPriority+0x74>)
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	4413      	add	r3, r2
 8006714:	781b      	ldrb	r3, [r3, #0]
 8006716:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006718:	4b16      	ldr	r3, [pc, #88]	@ (8006774 <vPortValidateInterruptPriority+0x78>)
 800671a:	781b      	ldrb	r3, [r3, #0]
 800671c:	7afa      	ldrb	r2, [r7, #11]
 800671e:	429a      	cmp	r2, r3
 8006720:	d20b      	bcs.n	800673a <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 8006722:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006726:	f383 8811 	msr	BASEPRI, r3
 800672a:	f3bf 8f6f 	isb	sy
 800672e:	f3bf 8f4f 	dsb	sy
 8006732:	607b      	str	r3, [r7, #4]
}
 8006734:	bf00      	nop
 8006736:	bf00      	nop
 8006738:	e7fd      	b.n	8006736 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800673a:	4b0f      	ldr	r3, [pc, #60]	@ (8006778 <vPortValidateInterruptPriority+0x7c>)
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006742:	4b0e      	ldr	r3, [pc, #56]	@ (800677c <vPortValidateInterruptPriority+0x80>)
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	429a      	cmp	r2, r3
 8006748:	d90b      	bls.n	8006762 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 800674a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800674e:	f383 8811 	msr	BASEPRI, r3
 8006752:	f3bf 8f6f 	isb	sy
 8006756:	f3bf 8f4f 	dsb	sy
 800675a:	603b      	str	r3, [r7, #0]
}
 800675c:	bf00      	nop
 800675e:	bf00      	nop
 8006760:	e7fd      	b.n	800675e <vPortValidateInterruptPriority+0x62>
    }
 8006762:	bf00      	nop
 8006764:	3714      	adds	r7, #20
 8006766:	46bd      	mov	sp, r7
 8006768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676c:	4770      	bx	lr
 800676e:	bf00      	nop
 8006770:	e000e3f0 	.word	0xe000e3f0
 8006774:	20000f68 	.word	0x20000f68
 8006778:	e000ed0c 	.word	0xe000ed0c
 800677c:	20000f6c 	.word	0x20000f6c

08006780 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 8006780:	b580      	push	{r7, lr}
 8006782:	b08e      	sub	sp, #56	@ 0x38
 8006784:	af00      	add	r7, sp, #0
 8006786:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 8006788:	2300      	movs	r3, #0
 800678a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	2b00      	cmp	r3, #0
 8006790:	d022      	beq.n	80067d8 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 8006792:	2308      	movs	r3, #8
 8006794:	43db      	mvns	r3, r3
 8006796:	687a      	ldr	r2, [r7, #4]
 8006798:	429a      	cmp	r2, r3
 800679a:	d81b      	bhi.n	80067d4 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800679c:	2208      	movs	r2, #8
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4413      	add	r3, r2
 80067a2:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	f003 0307 	and.w	r3, r3, #7
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d014      	beq.n	80067d8 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	f003 0307 	and.w	r3, r3, #7
 80067b4:	f1c3 0308 	rsb	r3, r3, #8
 80067b8:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 80067ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067bc:	43db      	mvns	r3, r3
 80067be:	687a      	ldr	r2, [r7, #4]
 80067c0:	429a      	cmp	r2, r3
 80067c2:	d804      	bhi.n	80067ce <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 80067c4:	687a      	ldr	r2, [r7, #4]
 80067c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80067c8:	4413      	add	r3, r2
 80067ca:	607b      	str	r3, [r7, #4]
 80067cc:	e004      	b.n	80067d8 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 80067ce:	2300      	movs	r3, #0
 80067d0:	607b      	str	r3, [r7, #4]
 80067d2:	e001      	b.n	80067d8 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 80067d4:	2300      	movs	r3, #0
 80067d6:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 80067d8:	f7fe fc10 	bl	8004ffc <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 80067dc:	4b7a      	ldr	r3, [pc, #488]	@ (80069c8 <pvPortMalloc+0x248>)
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	2b00      	cmp	r3, #0
 80067e2:	d101      	bne.n	80067e8 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 80067e4:	f000 f984 	bl	8006af0 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	f2c0 80d3 	blt.w	8006996 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	f000 80cf 	beq.w	8006996 <pvPortMalloc+0x216>
 80067f8:	4b74      	ldr	r3, [pc, #464]	@ (80069cc <pvPortMalloc+0x24c>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	687a      	ldr	r2, [r7, #4]
 80067fe:	429a      	cmp	r2, r3
 8006800:	f200 80c9 	bhi.w	8006996 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 8006804:	4b72      	ldr	r3, [pc, #456]	@ (80069d0 <pvPortMalloc+0x250>)
 8006806:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 8006808:	4b71      	ldr	r3, [pc, #452]	@ (80069d0 <pvPortMalloc+0x250>)
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800680e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006810:	4a70      	ldr	r2, [pc, #448]	@ (80069d4 <pvPortMalloc+0x254>)
 8006812:	4293      	cmp	r3, r2
 8006814:	d305      	bcc.n	8006822 <pvPortMalloc+0xa2>
 8006816:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006818:	4a6f      	ldr	r2, [pc, #444]	@ (80069d8 <pvPortMalloc+0x258>)
 800681a:	4293      	cmp	r3, r2
 800681c:	d801      	bhi.n	8006822 <pvPortMalloc+0xa2>
 800681e:	2301      	movs	r3, #1
 8006820:	e000      	b.n	8006824 <pvPortMalloc+0xa4>
 8006822:	2300      	movs	r3, #0
 8006824:	2b00      	cmp	r3, #0
 8006826:	d129      	bne.n	800687c <pvPortMalloc+0xfc>
    __asm volatile
 8006828:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800682c:	f383 8811 	msr	BASEPRI, r3
 8006830:	f3bf 8f6f 	isb	sy
 8006834:	f3bf 8f4f 	dsb	sy
 8006838:	623b      	str	r3, [r7, #32]
}
 800683a:	bf00      	nop
 800683c:	bf00      	nop
 800683e:	e7fd      	b.n	800683c <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 8006840:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006842:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 8006844:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800684a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800684c:	4a61      	ldr	r2, [pc, #388]	@ (80069d4 <pvPortMalloc+0x254>)
 800684e:	4293      	cmp	r3, r2
 8006850:	d305      	bcc.n	800685e <pvPortMalloc+0xde>
 8006852:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006854:	4a60      	ldr	r2, [pc, #384]	@ (80069d8 <pvPortMalloc+0x258>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d801      	bhi.n	800685e <pvPortMalloc+0xde>
 800685a:	2301      	movs	r3, #1
 800685c:	e000      	b.n	8006860 <pvPortMalloc+0xe0>
 800685e:	2300      	movs	r3, #0
 8006860:	2b00      	cmp	r3, #0
 8006862:	d10b      	bne.n	800687c <pvPortMalloc+0xfc>
    __asm volatile
 8006864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006868:	f383 8811 	msr	BASEPRI, r3
 800686c:	f3bf 8f6f 	isb	sy
 8006870:	f3bf 8f4f 	dsb	sy
 8006874:	61fb      	str	r3, [r7, #28]
}
 8006876:	bf00      	nop
 8006878:	bf00      	nop
 800687a:	e7fd      	b.n	8006878 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800687c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	429a      	cmp	r2, r3
 8006884:	d903      	bls.n	800688e <pvPortMalloc+0x10e>
 8006886:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d1d8      	bne.n	8006840 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800688e:	4b4e      	ldr	r3, [pc, #312]	@ (80069c8 <pvPortMalloc+0x248>)
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006894:	429a      	cmp	r2, r3
 8006896:	d07e      	beq.n	8006996 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 8006898:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	2208      	movs	r2, #8
 800689e:	4413      	add	r3, r2
 80068a0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 80068a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068a4:	4a4b      	ldr	r2, [pc, #300]	@ (80069d4 <pvPortMalloc+0x254>)
 80068a6:	4293      	cmp	r3, r2
 80068a8:	d305      	bcc.n	80068b6 <pvPortMalloc+0x136>
 80068aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068ac:	4a4a      	ldr	r2, [pc, #296]	@ (80069d8 <pvPortMalloc+0x258>)
 80068ae:	4293      	cmp	r3, r2
 80068b0:	d801      	bhi.n	80068b6 <pvPortMalloc+0x136>
 80068b2:	2301      	movs	r3, #1
 80068b4:	e000      	b.n	80068b8 <pvPortMalloc+0x138>
 80068b6:	2300      	movs	r3, #0
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d10b      	bne.n	80068d4 <pvPortMalloc+0x154>
    __asm volatile
 80068bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068c0:	f383 8811 	msr	BASEPRI, r3
 80068c4:	f3bf 8f6f 	isb	sy
 80068c8:	f3bf 8f4f 	dsb	sy
 80068cc:	61bb      	str	r3, [r7, #24]
}
 80068ce:	bf00      	nop
 80068d0:	bf00      	nop
 80068d2:	e7fd      	b.n	80068d0 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80068d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068d6:	681a      	ldr	r2, [r3, #0]
 80068d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80068da:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 80068dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	687a      	ldr	r2, [r7, #4]
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d90b      	bls.n	80068fe <pvPortMalloc+0x17e>
    __asm volatile
 80068e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80068ea:	f383 8811 	msr	BASEPRI, r3
 80068ee:	f3bf 8f6f 	isb	sy
 80068f2:	f3bf 8f4f 	dsb	sy
 80068f6:	617b      	str	r3, [r7, #20]
}
 80068f8:	bf00      	nop
 80068fa:	bf00      	nop
 80068fc:	e7fd      	b.n	80068fa <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80068fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006900:	685a      	ldr	r2, [r3, #4]
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	1ad2      	subs	r2, r2, r3
 8006906:	2308      	movs	r3, #8
 8006908:	005b      	lsls	r3, r3, #1
 800690a:	429a      	cmp	r2, r3
 800690c:	d924      	bls.n	8006958 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800690e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	4413      	add	r3, r2
 8006914:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006916:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006918:	f003 0307 	and.w	r3, r3, #7
 800691c:	2b00      	cmp	r3, #0
 800691e:	d00b      	beq.n	8006938 <pvPortMalloc+0x1b8>
    __asm volatile
 8006920:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006924:	f383 8811 	msr	BASEPRI, r3
 8006928:	f3bf 8f6f 	isb	sy
 800692c:	f3bf 8f4f 	dsb	sy
 8006930:	613b      	str	r3, [r7, #16]
}
 8006932:	bf00      	nop
 8006934:	bf00      	nop
 8006936:	e7fd      	b.n	8006934 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006938:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800693a:	685a      	ldr	r2, [r3, #4]
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	1ad2      	subs	r2, r2, r3
 8006940:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006942:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8006944:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006946:	687a      	ldr	r2, [r7, #4]
 8006948:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800694a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006950:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 8006952:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006954:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006956:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006958:	4b1c      	ldr	r3, [pc, #112]	@ (80069cc <pvPortMalloc+0x24c>)
 800695a:	681a      	ldr	r2, [r3, #0]
 800695c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800695e:	685b      	ldr	r3, [r3, #4]
 8006960:	1ad3      	subs	r3, r2, r3
 8006962:	4a1a      	ldr	r2, [pc, #104]	@ (80069cc <pvPortMalloc+0x24c>)
 8006964:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006966:	4b19      	ldr	r3, [pc, #100]	@ (80069cc <pvPortMalloc+0x24c>)
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	4b1c      	ldr	r3, [pc, #112]	@ (80069dc <pvPortMalloc+0x25c>)
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	429a      	cmp	r2, r3
 8006970:	d203      	bcs.n	800697a <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006972:	4b16      	ldr	r3, [pc, #88]	@ (80069cc <pvPortMalloc+0x24c>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	4a19      	ldr	r2, [pc, #100]	@ (80069dc <pvPortMalloc+0x25c>)
 8006978:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800697a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8006982:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006984:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 8006986:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006988:	2200      	movs	r2, #0
 800698a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800698c:	4b14      	ldr	r3, [pc, #80]	@ (80069e0 <pvPortMalloc+0x260>)
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	3301      	adds	r3, #1
 8006992:	4a13      	ldr	r2, [pc, #76]	@ (80069e0 <pvPortMalloc+0x260>)
 8006994:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 8006996:	f7fe fb3f 	bl	8005018 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800699a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800699c:	f003 0307 	and.w	r3, r3, #7
 80069a0:	2b00      	cmp	r3, #0
 80069a2:	d00b      	beq.n	80069bc <pvPortMalloc+0x23c>
    __asm volatile
 80069a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069a8:	f383 8811 	msr	BASEPRI, r3
 80069ac:	f3bf 8f6f 	isb	sy
 80069b0:	f3bf 8f4f 	dsb	sy
 80069b4:	60fb      	str	r3, [r7, #12]
}
 80069b6:	bf00      	nop
 80069b8:	bf00      	nop
 80069ba:	e7fd      	b.n	80069b8 <pvPortMalloc+0x238>
    return pvReturn;
 80069bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 80069be:	4618      	mov	r0, r3
 80069c0:	3738      	adds	r7, #56	@ 0x38
 80069c2:	46bd      	mov	sp, r7
 80069c4:	bd80      	pop	{r7, pc}
 80069c6:	bf00      	nop
 80069c8:	20004b78 	.word	0x20004b78
 80069cc:	20004b7c 	.word	0x20004b7c
 80069d0:	20004b70 	.word	0x20004b70
 80069d4:	20000f70 	.word	0x20000f70
 80069d8:	20004b6f 	.word	0x20004b6f
 80069dc:	20004b80 	.word	0x20004b80
 80069e0:	20004b84 	.word	0x20004b84

080069e4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 80069e4:	b580      	push	{r7, lr}
 80069e6:	b088      	sub	sp, #32
 80069e8:	af00      	add	r7, sp, #0
 80069ea:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d070      	beq.n	8006ad8 <vPortFree+0xf4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 80069f6:	2308      	movs	r3, #8
 80069f8:	425b      	negs	r3, r3
 80069fa:	69fa      	ldr	r2, [r7, #28]
 80069fc:	4413      	add	r3, r2
 80069fe:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8006a00:	69fb      	ldr	r3, [r7, #28]
 8006a02:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 8006a04:	69bb      	ldr	r3, [r7, #24]
 8006a06:	4a36      	ldr	r2, [pc, #216]	@ (8006ae0 <vPortFree+0xfc>)
 8006a08:	4293      	cmp	r3, r2
 8006a0a:	d305      	bcc.n	8006a18 <vPortFree+0x34>
 8006a0c:	69bb      	ldr	r3, [r7, #24]
 8006a0e:	4a35      	ldr	r2, [pc, #212]	@ (8006ae4 <vPortFree+0x100>)
 8006a10:	4293      	cmp	r3, r2
 8006a12:	d801      	bhi.n	8006a18 <vPortFree+0x34>
 8006a14:	2301      	movs	r3, #1
 8006a16:	e000      	b.n	8006a1a <vPortFree+0x36>
 8006a18:	2300      	movs	r3, #0
 8006a1a:	2b00      	cmp	r3, #0
 8006a1c:	d10b      	bne.n	8006a36 <vPortFree+0x52>
    __asm volatile
 8006a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a22:	f383 8811 	msr	BASEPRI, r3
 8006a26:	f3bf 8f6f 	isb	sy
 8006a2a:	f3bf 8f4f 	dsb	sy
 8006a2e:	617b      	str	r3, [r7, #20]
}
 8006a30:	bf00      	nop
 8006a32:	bf00      	nop
 8006a34:	e7fd      	b.n	8006a32 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 8006a36:	69bb      	ldr	r3, [r7, #24]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	db0b      	blt.n	8006a56 <vPortFree+0x72>
    __asm volatile
 8006a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a42:	f383 8811 	msr	BASEPRI, r3
 8006a46:	f3bf 8f6f 	isb	sy
 8006a4a:	f3bf 8f4f 	dsb	sy
 8006a4e:	613b      	str	r3, [r7, #16]
}
 8006a50:	bf00      	nop
 8006a52:	bf00      	nop
 8006a54:	e7fd      	b.n	8006a52 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006a56:	69bb      	ldr	r3, [r7, #24]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	d00b      	beq.n	8006a76 <vPortFree+0x92>
    __asm volatile
 8006a5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a62:	f383 8811 	msr	BASEPRI, r3
 8006a66:	f3bf 8f6f 	isb	sy
 8006a6a:	f3bf 8f4f 	dsb	sy
 8006a6e:	60fb      	str	r3, [r7, #12]
}
 8006a70:	bf00      	nop
 8006a72:	bf00      	nop
 8006a74:	e7fd      	b.n	8006a72 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	685b      	ldr	r3, [r3, #4]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	da2c      	bge.n	8006ad8 <vPortFree+0xf4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 8006a7e:	69bb      	ldr	r3, [r7, #24]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d128      	bne.n	8006ad8 <vPortFree+0xf4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 8006a86:	69bb      	ldr	r3, [r7, #24]
 8006a88:	685b      	ldr	r3, [r3, #4]
 8006a8a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006a8e:	69bb      	ldr	r3, [r7, #24]
 8006a90:	605a      	str	r2, [r3, #4]
                #if ( configHEAP_CLEAR_MEMORY_ON_FREE == 1 )
                {
                    /* Check for underflow as this can occur if xBlockSize is
                     * overwritten in a heap block. */
                    if( heapSUBTRACT_WILL_UNDERFLOW( pxLink->xBlockSize, xHeapStructSize ) == 0 )
 8006a92:	69bb      	ldr	r3, [r7, #24]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	2208      	movs	r2, #8
 8006a98:	4293      	cmp	r3, r2
 8006a9a:	d30a      	bcc.n	8006ab2 <vPortFree+0xce>
                    {
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
 8006a9c:	2208      	movs	r2, #8
 8006a9e:	69fb      	ldr	r3, [r7, #28]
 8006aa0:	1898      	adds	r0, r3, r2
 8006aa2:	69bb      	ldr	r3, [r7, #24]
 8006aa4:	685b      	ldr	r3, [r3, #4]
 8006aa6:	2208      	movs	r2, #8
 8006aa8:	1a9b      	subs	r3, r3, r2
 8006aaa:	461a      	mov	r2, r3
 8006aac:	2100      	movs	r1, #0
 8006aae:	f002 fae9 	bl	8009084 <memset>
                    }
                }
                #endif

                vTaskSuspendAll();
 8006ab2:	f7fe faa3 	bl	8004ffc <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8006ab6:	69bb      	ldr	r3, [r7, #24]
 8006ab8:	685a      	ldr	r2, [r3, #4]
 8006aba:	4b0b      	ldr	r3, [pc, #44]	@ (8006ae8 <vPortFree+0x104>)
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	4413      	add	r3, r2
 8006ac0:	4a09      	ldr	r2, [pc, #36]	@ (8006ae8 <vPortFree+0x104>)
 8006ac2:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006ac4:	69b8      	ldr	r0, [r7, #24]
 8006ac6:	f000 f86d 	bl	8006ba4 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 8006aca:	4b08      	ldr	r3, [pc, #32]	@ (8006aec <vPortFree+0x108>)
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	3301      	adds	r3, #1
 8006ad0:	4a06      	ldr	r2, [pc, #24]	@ (8006aec <vPortFree+0x108>)
 8006ad2:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 8006ad4:	f7fe faa0 	bl	8005018 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 8006ad8:	bf00      	nop
 8006ada:	3720      	adds	r7, #32
 8006adc:	46bd      	mov	sp, r7
 8006ade:	bd80      	pop	{r7, pc}
 8006ae0:	20000f70 	.word	0x20000f70
 8006ae4:	20004b6f 	.word	0x20004b6f
 8006ae8:	20004b7c 	.word	0x20004b7c
 8006aec:	20004b88 	.word	0x20004b88

08006af0 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006af6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8006afa:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 8006afc:	4b24      	ldr	r3, [pc, #144]	@ (8006b90 <prvHeapInit+0xa0>)
 8006afe:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006b00:	68fb      	ldr	r3, [r7, #12]
 8006b02:	f003 0307 	and.w	r3, r3, #7
 8006b06:	2b00      	cmp	r3, #0
 8006b08:	d00c      	beq.n	8006b24 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	3307      	adds	r3, #7
 8006b0e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	f023 0307 	bic.w	r3, r3, #7
 8006b16:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 8006b18:	68ba      	ldr	r2, [r7, #8]
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	1ad3      	subs	r3, r2, r3
 8006b1e:	4a1c      	ldr	r2, [pc, #112]	@ (8006b90 <prvHeapInit+0xa0>)
 8006b20:	4413      	add	r3, r2
 8006b22:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	4a1b      	ldr	r2, [pc, #108]	@ (8006b94 <prvHeapInit+0xa4>)
 8006b28:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 8006b2a:	4b1a      	ldr	r3, [pc, #104]	@ (8006b94 <prvHeapInit+0xa4>)
 8006b2c:	2200      	movs	r2, #0
 8006b2e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 8006b30:	68fa      	ldr	r2, [r7, #12]
 8006b32:	68bb      	ldr	r3, [r7, #8]
 8006b34:	4413      	add	r3, r2
 8006b36:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 8006b38:	2208      	movs	r2, #8
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	1a9b      	subs	r3, r3, r2
 8006b3e:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	f023 0307 	bic.w	r3, r3, #7
 8006b46:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	4a13      	ldr	r2, [pc, #76]	@ (8006b98 <prvHeapInit+0xa8>)
 8006b4c:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8006b4e:	4b12      	ldr	r3, [pc, #72]	@ (8006b98 <prvHeapInit+0xa8>)
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	2200      	movs	r2, #0
 8006b54:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 8006b56:	4b10      	ldr	r3, [pc, #64]	@ (8006b98 <prvHeapInit+0xa8>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	2200      	movs	r2, #0
 8006b5c:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 8006b62:	683b      	ldr	r3, [r7, #0]
 8006b64:	687a      	ldr	r2, [r7, #4]
 8006b66:	1ad2      	subs	r2, r2, r3
 8006b68:	683b      	ldr	r3, [r7, #0]
 8006b6a:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8006b6c:	4b0a      	ldr	r3, [pc, #40]	@ (8006b98 <prvHeapInit+0xa8>)
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	685b      	ldr	r3, [r3, #4]
 8006b78:	4a08      	ldr	r2, [pc, #32]	@ (8006b9c <prvHeapInit+0xac>)
 8006b7a:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	4a07      	ldr	r2, [pc, #28]	@ (8006ba0 <prvHeapInit+0xb0>)
 8006b82:	6013      	str	r3, [r2, #0]
}
 8006b84:	bf00      	nop
 8006b86:	3714      	adds	r7, #20
 8006b88:	46bd      	mov	sp, r7
 8006b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b8e:	4770      	bx	lr
 8006b90:	20000f70 	.word	0x20000f70
 8006b94:	20004b70 	.word	0x20004b70
 8006b98:	20004b78 	.word	0x20004b78
 8006b9c:	20004b80 	.word	0x20004b80
 8006ba0:	20004b7c 	.word	0x20004b7c

08006ba4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8006ba4:	b480      	push	{r7}
 8006ba6:	b087      	sub	sp, #28
 8006ba8:	af00      	add	r7, sp, #0
 8006baa:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8006bac:	4b36      	ldr	r3, [pc, #216]	@ (8006c88 <prvInsertBlockIntoFreeList+0xe4>)
 8006bae:	617b      	str	r3, [r7, #20]
 8006bb0:	e002      	b.n	8006bb8 <prvInsertBlockIntoFreeList+0x14>
 8006bb2:	697b      	ldr	r3, [r7, #20]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	617b      	str	r3, [r7, #20]
 8006bb8:	697b      	ldr	r3, [r7, #20]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	687a      	ldr	r2, [r7, #4]
 8006bbe:	429a      	cmp	r2, r3
 8006bc0:	d8f7      	bhi.n	8006bb2 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 8006bc2:	697b      	ldr	r3, [r7, #20]
 8006bc4:	4a30      	ldr	r2, [pc, #192]	@ (8006c88 <prvInsertBlockIntoFreeList+0xe4>)
 8006bc6:	4293      	cmp	r3, r2
 8006bc8:	d018      	beq.n	8006bfc <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 8006bca:	697b      	ldr	r3, [r7, #20]
 8006bcc:	4a2f      	ldr	r2, [pc, #188]	@ (8006c8c <prvInsertBlockIntoFreeList+0xe8>)
 8006bce:	4293      	cmp	r3, r2
 8006bd0:	d305      	bcc.n	8006bde <prvInsertBlockIntoFreeList+0x3a>
 8006bd2:	697b      	ldr	r3, [r7, #20]
 8006bd4:	4a2e      	ldr	r2, [pc, #184]	@ (8006c90 <prvInsertBlockIntoFreeList+0xec>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d801      	bhi.n	8006bde <prvInsertBlockIntoFreeList+0x3a>
 8006bda:	2301      	movs	r3, #1
 8006bdc:	e000      	b.n	8006be0 <prvInsertBlockIntoFreeList+0x3c>
 8006bde:	2300      	movs	r3, #0
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d10b      	bne.n	8006bfc <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 8006be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006be8:	f383 8811 	msr	BASEPRI, r3
 8006bec:	f3bf 8f6f 	isb	sy
 8006bf0:	f3bf 8f4f 	dsb	sy
 8006bf4:	60fb      	str	r3, [r7, #12]
}
 8006bf6:	bf00      	nop
 8006bf8:	bf00      	nop
 8006bfa:	e7fd      	b.n	8006bf8 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 8006bfc:	697b      	ldr	r3, [r7, #20]
 8006bfe:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006c00:	697b      	ldr	r3, [r7, #20]
 8006c02:	685b      	ldr	r3, [r3, #4]
 8006c04:	693a      	ldr	r2, [r7, #16]
 8006c06:	4413      	add	r3, r2
 8006c08:	687a      	ldr	r2, [r7, #4]
 8006c0a:	429a      	cmp	r2, r3
 8006c0c:	d108      	bne.n	8006c20 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006c0e:	697b      	ldr	r3, [r7, #20]
 8006c10:	685a      	ldr	r2, [r3, #4]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	685b      	ldr	r3, [r3, #4]
 8006c16:	441a      	add	r2, r3
 8006c18:	697b      	ldr	r3, [r7, #20]
 8006c1a:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	685b      	ldr	r3, [r3, #4]
 8006c28:	693a      	ldr	r2, [r7, #16]
 8006c2a:	441a      	add	r2, r3
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	429a      	cmp	r2, r3
 8006c32:	d118      	bne.n	8006c66 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	681a      	ldr	r2, [r3, #0]
 8006c38:	4b16      	ldr	r3, [pc, #88]	@ (8006c94 <prvInsertBlockIntoFreeList+0xf0>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	d00d      	beq.n	8006c5c <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	685a      	ldr	r2, [r3, #4]
 8006c44:	697b      	ldr	r3, [r7, #20]
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	685b      	ldr	r3, [r3, #4]
 8006c4a:	441a      	add	r2, r3
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 8006c50:	697b      	ldr	r3, [r7, #20]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	681a      	ldr	r2, [r3, #0]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	601a      	str	r2, [r3, #0]
 8006c5a:	e008      	b.n	8006c6e <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 8006c5c:	4b0d      	ldr	r3, [pc, #52]	@ (8006c94 <prvInsertBlockIntoFreeList+0xf0>)
 8006c5e:	681a      	ldr	r2, [r3, #0]
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	601a      	str	r2, [r3, #0]
 8006c64:	e003      	b.n	8006c6e <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006c66:	697b      	ldr	r3, [r7, #20]
 8006c68:	681a      	ldr	r2, [r3, #0]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8006c6e:	697a      	ldr	r2, [r7, #20]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d002      	beq.n	8006c7c <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 8006c76:	697b      	ldr	r3, [r7, #20]
 8006c78:	687a      	ldr	r2, [r7, #4]
 8006c7a:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8006c7c:	bf00      	nop
 8006c7e:	371c      	adds	r7, #28
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr
 8006c88:	20004b70 	.word	0x20004b70
 8006c8c:	20000f70 	.word	0x20000f70
 8006c90:	20004b6f 	.word	0x20004b6f
 8006c94:	20004b78 	.word	0x20004b78

08006c98 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 8006c98:	b580      	push	{r7, lr}
 8006c9a:	b082      	sub	sp, #8
 8006c9c:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8006c9e:	4b26      	ldr	r3, [pc, #152]	@ (8006d38 <_DoInit+0xa0>)
 8006ca0:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 8006ca2:	22a8      	movs	r2, #168	@ 0xa8
 8006ca4:	2100      	movs	r1, #0
 8006ca6:	6838      	ldr	r0, [r7, #0]
 8006ca8:	f002 f9ec 	bl	8009084 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	2203      	movs	r2, #3
 8006cb0:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	2203      	movs	r2, #3
 8006cb6:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8006cb8:	683b      	ldr	r3, [r7, #0]
 8006cba:	4a20      	ldr	r2, [pc, #128]	@ (8006d3c <_DoInit+0xa4>)
 8006cbc:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	4a1f      	ldr	r2, [pc, #124]	@ (8006d40 <_DoInit+0xa8>)
 8006cc2:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8006cc4:	683b      	ldr	r3, [r7, #0]
 8006cc6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006cca:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8006ccc:	683b      	ldr	r3, [r7, #0]
 8006cce:	2200      	movs	r2, #0
 8006cd0:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	2200      	movs	r2, #0
 8006cd6:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006cd8:	683b      	ldr	r3, [r7, #0]
 8006cda:	2200      	movs	r2, #0
 8006cdc:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8006cde:	683b      	ldr	r3, [r7, #0]
 8006ce0:	4a16      	ldr	r2, [pc, #88]	@ (8006d3c <_DoInit+0xa4>)
 8006ce2:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	4a17      	ldr	r2, [pc, #92]	@ (8006d44 <_DoInit+0xac>)
 8006ce8:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8006cea:	683b      	ldr	r3, [r7, #0]
 8006cec:	2210      	movs	r2, #16
 8006cee:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 8006cf0:	683b      	ldr	r3, [r7, #0]
 8006cf2:	2200      	movs	r2, #0
 8006cf4:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 8006cf6:	683b      	ldr	r3, [r7, #0]
 8006cf8:	2200      	movs	r2, #0
 8006cfa:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8006cfc:	683b      	ldr	r3, [r7, #0]
 8006cfe:	2200      	movs	r2, #0
 8006d00:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8006d02:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8006d06:	2300      	movs	r3, #0
 8006d08:	607b      	str	r3, [r7, #4]
 8006d0a:	e00c      	b.n	8006d26 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	f1c3 030f 	rsb	r3, r3, #15
 8006d12:	4a0d      	ldr	r2, [pc, #52]	@ (8006d48 <_DoInit+0xb0>)
 8006d14:	5cd1      	ldrb	r1, [r2, r3]
 8006d16:	683a      	ldr	r2, [r7, #0]
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	4413      	add	r3, r2
 8006d1c:	460a      	mov	r2, r1
 8006d1e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	3301      	adds	r3, #1
 8006d24:	607b      	str	r3, [r7, #4]
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	2b0f      	cmp	r3, #15
 8006d2a:	d9ef      	bls.n	8006d0c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 8006d2c:	f3bf 8f5f 	dmb	sy
}
 8006d30:	bf00      	nop
 8006d32:	3708      	adds	r7, #8
 8006d34:	46bd      	mov	sp, r7
 8006d36:	bd80      	pop	{r7, pc}
 8006d38:	20004b8c 	.word	0x20004b8c
 8006d3c:	080092bc 	.word	0x080092bc
 8006d40:	20004c34 	.word	0x20004c34
 8006d44:	20005034 	.word	0x20005034
 8006d48:	08009390 	.word	0x08009390

08006d4c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8006d4c:	b580      	push	{r7, lr}
 8006d4e:	b08a      	sub	sp, #40	@ 0x28
 8006d50:	af00      	add	r7, sp, #0
 8006d52:	60f8      	str	r0, [r7, #12]
 8006d54:	60b9      	str	r1, [r7, #8]
 8006d56:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8006d58:	2300      	movs	r3, #0
 8006d5a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	68db      	ldr	r3, [r3, #12]
 8006d60:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8006d62:	68fb      	ldr	r3, [r7, #12]
 8006d64:	691b      	ldr	r3, [r3, #16]
 8006d66:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8006d68:	69ba      	ldr	r2, [r7, #24]
 8006d6a:	69fb      	ldr	r3, [r7, #28]
 8006d6c:	429a      	cmp	r2, r3
 8006d6e:	d905      	bls.n	8006d7c <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8006d70:	69ba      	ldr	r2, [r7, #24]
 8006d72:	69fb      	ldr	r3, [r7, #28]
 8006d74:	1ad3      	subs	r3, r2, r3
 8006d76:	3b01      	subs	r3, #1
 8006d78:	627b      	str	r3, [r7, #36]	@ 0x24
 8006d7a:	e007      	b.n	8006d8c <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	689a      	ldr	r2, [r3, #8]
 8006d80:	69b9      	ldr	r1, [r7, #24]
 8006d82:	69fb      	ldr	r3, [r7, #28]
 8006d84:	1acb      	subs	r3, r1, r3
 8006d86:	4413      	add	r3, r2
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	689a      	ldr	r2, [r3, #8]
 8006d90:	69fb      	ldr	r3, [r7, #28]
 8006d92:	1ad3      	subs	r3, r2, r3
 8006d94:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d96:	4293      	cmp	r3, r2
 8006d98:	bf28      	it	cs
 8006d9a:	4613      	movcs	r3, r2
 8006d9c:	627b      	str	r3, [r7, #36]	@ 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8006d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	4293      	cmp	r3, r2
 8006da4:	bf28      	it	cs
 8006da6:	4613      	movcs	r3, r2
 8006da8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	685a      	ldr	r2, [r3, #4]
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	4413      	add	r3, r2
 8006db2:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8006db4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006db6:	68b9      	ldr	r1, [r7, #8]
 8006db8:	6978      	ldr	r0, [r7, #20]
 8006dba:	f002 f9ef 	bl	800919c <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8006dbe:	6a3a      	ldr	r2, [r7, #32]
 8006dc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dc2:	4413      	add	r3, r2
 8006dc4:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8006dc6:	68ba      	ldr	r2, [r7, #8]
 8006dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dca:	4413      	add	r3, r2
 8006dcc:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8006dce:	687a      	ldr	r2, [r7, #4]
 8006dd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dd2:	1ad3      	subs	r3, r2, r3
 8006dd4:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8006dd6:	69fa      	ldr	r2, [r7, #28]
 8006dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006dda:	4413      	add	r3, r2
 8006ddc:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	689b      	ldr	r3, [r3, #8]
 8006de2:	69fa      	ldr	r2, [r7, #28]
 8006de4:	429a      	cmp	r2, r3
 8006de6:	d101      	bne.n	8006dec <_WriteBlocking+0xa0>
      WrOff = 0u;
 8006de8:	2300      	movs	r3, #0
 8006dea:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8006dec:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	69fa      	ldr	r2, [r7, #28]
 8006df4:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d1b2      	bne.n	8006d62 <_WriteBlocking+0x16>
  return NumBytesWritten;
 8006dfc:	6a3b      	ldr	r3, [r7, #32]
}
 8006dfe:	4618      	mov	r0, r3
 8006e00:	3728      	adds	r7, #40	@ 0x28
 8006e02:	46bd      	mov	sp, r7
 8006e04:	bd80      	pop	{r7, pc}

08006e06 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8006e06:	b580      	push	{r7, lr}
 8006e08:	b088      	sub	sp, #32
 8006e0a:	af00      	add	r7, sp, #0
 8006e0c:	60f8      	str	r0, [r7, #12]
 8006e0e:	60b9      	str	r1, [r7, #8]
 8006e10:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8006e12:	68fb      	ldr	r3, [r7, #12]
 8006e14:	68db      	ldr	r3, [r3, #12]
 8006e16:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	689a      	ldr	r2, [r3, #8]
 8006e1c:	69fb      	ldr	r3, [r7, #28]
 8006e1e:	1ad3      	subs	r3, r2, r3
 8006e20:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8006e22:	69ba      	ldr	r2, [r7, #24]
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d911      	bls.n	8006e4e <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	685a      	ldr	r2, [r3, #4]
 8006e2e:	69fb      	ldr	r3, [r7, #28]
 8006e30:	4413      	add	r3, r2
 8006e32:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	68b9      	ldr	r1, [r7, #8]
 8006e38:	6938      	ldr	r0, [r7, #16]
 8006e3a:	f002 f9af 	bl	800919c <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8006e3e:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8006e42:	69fa      	ldr	r2, [r7, #28]
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	441a      	add	r2, r3
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8006e4c:	e01f      	b.n	8006e8e <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8006e4e:	69bb      	ldr	r3, [r7, #24]
 8006e50:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	685a      	ldr	r2, [r3, #4]
 8006e56:	69fb      	ldr	r3, [r7, #28]
 8006e58:	4413      	add	r3, r2
 8006e5a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8006e5c:	697a      	ldr	r2, [r7, #20]
 8006e5e:	68b9      	ldr	r1, [r7, #8]
 8006e60:	6938      	ldr	r0, [r7, #16]
 8006e62:	f002 f99b 	bl	800919c <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	69bb      	ldr	r3, [r7, #24]
 8006e6a:	1ad3      	subs	r3, r2, r3
 8006e6c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	685b      	ldr	r3, [r3, #4]
 8006e72:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8006e74:	68ba      	ldr	r2, [r7, #8]
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	4413      	add	r3, r2
 8006e7a:	697a      	ldr	r2, [r7, #20]
 8006e7c:	4619      	mov	r1, r3
 8006e7e:	6938      	ldr	r0, [r7, #16]
 8006e80:	f002 f98c 	bl	800919c <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8006e84:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	697a      	ldr	r2, [r7, #20]
 8006e8c:	60da      	str	r2, [r3, #12]
}
 8006e8e:	bf00      	nop
 8006e90:	3720      	adds	r7, #32
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}

08006e96 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8006e96:	b480      	push	{r7}
 8006e98:	b087      	sub	sp, #28
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	691b      	ldr	r3, [r3, #16]
 8006ea2:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	68db      	ldr	r3, [r3, #12]
 8006ea8:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8006eaa:	693a      	ldr	r2, [r7, #16]
 8006eac:	68fb      	ldr	r3, [r7, #12]
 8006eae:	429a      	cmp	r2, r3
 8006eb0:	d808      	bhi.n	8006ec4 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	689a      	ldr	r2, [r3, #8]
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	1ad2      	subs	r2, r2, r3
 8006eba:	693b      	ldr	r3, [r7, #16]
 8006ebc:	4413      	add	r3, r2
 8006ebe:	3b01      	subs	r3, #1
 8006ec0:	617b      	str	r3, [r7, #20]
 8006ec2:	e004      	b.n	8006ece <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8006ec4:	693a      	ldr	r2, [r7, #16]
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	1ad3      	subs	r3, r2, r3
 8006eca:	3b01      	subs	r3, #1
 8006ecc:	617b      	str	r3, [r7, #20]
  }
  return r;
 8006ece:	697b      	ldr	r3, [r7, #20]
}
 8006ed0:	4618      	mov	r0, r3
 8006ed2:	371c      	adds	r7, #28
 8006ed4:	46bd      	mov	sp, r7
 8006ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eda:	4770      	bx	lr

08006edc <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8006edc:	b580      	push	{r7, lr}
 8006ede:	b08c      	sub	sp, #48	@ 0x30
 8006ee0:	af00      	add	r7, sp, #0
 8006ee2:	60f8      	str	r0, [r7, #12]
 8006ee4:	60b9      	str	r1, [r7, #8]
 8006ee6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8006ee8:	4b3e      	ldr	r3, [pc, #248]	@ (8006fe4 <SEGGER_RTT_ReadNoLock+0x108>)
 8006eea:	623b      	str	r3, [r7, #32]
 8006eec:	6a3b      	ldr	r3, [r7, #32]
 8006eee:	781b      	ldrb	r3, [r3, #0]
 8006ef0:	b2db      	uxtb	r3, r3
 8006ef2:	2b53      	cmp	r3, #83	@ 0x53
 8006ef4:	d001      	beq.n	8006efa <SEGGER_RTT_ReadNoLock+0x1e>
 8006ef6:	f7ff fecf 	bl	8006c98 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8006efa:	68fa      	ldr	r2, [r7, #12]
 8006efc:	4613      	mov	r3, r2
 8006efe:	005b      	lsls	r3, r3, #1
 8006f00:	4413      	add	r3, r2
 8006f02:	00db      	lsls	r3, r3, #3
 8006f04:	3360      	adds	r3, #96	@ 0x60
 8006f06:	4a37      	ldr	r2, [pc, #220]	@ (8006fe4 <SEGGER_RTT_ReadNoLock+0x108>)
 8006f08:	4413      	add	r3, r2
 8006f0a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8006f0c:	68bb      	ldr	r3, [r7, #8]
 8006f0e:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 8006f10:	69fb      	ldr	r3, [r7, #28]
 8006f12:	691b      	ldr	r3, [r3, #16]
 8006f14:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 8006f16:	69fb      	ldr	r3, [r7, #28]
 8006f18:	68db      	ldr	r3, [r3, #12]
 8006f1a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8006f20:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f22:	69bb      	ldr	r3, [r7, #24]
 8006f24:	429a      	cmp	r2, r3
 8006f26:	d92b      	bls.n	8006f80 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8006f28:	69fb      	ldr	r3, [r7, #28]
 8006f2a:	689a      	ldr	r2, [r3, #8]
 8006f2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f2e:	1ad3      	subs	r3, r2, r3
 8006f30:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8006f32:	697a      	ldr	r2, [r7, #20]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	4293      	cmp	r3, r2
 8006f38:	bf28      	it	cs
 8006f3a:	4613      	movcs	r3, r2
 8006f3c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	685a      	ldr	r2, [r3, #4]
 8006f42:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f44:	4413      	add	r3, r2
 8006f46:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8006f48:	697a      	ldr	r2, [r7, #20]
 8006f4a:	6939      	ldr	r1, [r7, #16]
 8006f4c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006f4e:	f002 f925 	bl	800919c <memcpy>
    NumBytesRead += NumBytesRem;
 8006f52:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	4413      	add	r3, r2
 8006f58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8006f5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f5c:	697b      	ldr	r3, [r7, #20]
 8006f5e:	4413      	add	r3, r2
 8006f60:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8006f62:	687a      	ldr	r2, [r7, #4]
 8006f64:	697b      	ldr	r3, [r7, #20]
 8006f66:	1ad3      	subs	r3, r2, r3
 8006f68:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8006f6a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f6c:	697b      	ldr	r3, [r7, #20]
 8006f6e:	4413      	add	r3, r2
 8006f70:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8006f72:	69fb      	ldr	r3, [r7, #28]
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006f78:	429a      	cmp	r2, r3
 8006f7a:	d101      	bne.n	8006f80 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8006f7c:	2300      	movs	r3, #0
 8006f7e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8006f80:	69ba      	ldr	r2, [r7, #24]
 8006f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006f84:	1ad3      	subs	r3, r2, r3
 8006f86:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8006f88:	697a      	ldr	r2, [r7, #20]
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	bf28      	it	cs
 8006f90:	4613      	movcs	r3, r2
 8006f92:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8006f94:	697b      	ldr	r3, [r7, #20]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d019      	beq.n	8006fce <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8006f9a:	69fb      	ldr	r3, [r7, #28]
 8006f9c:	685a      	ldr	r2, [r3, #4]
 8006f9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006fa0:	4413      	add	r3, r2
 8006fa2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8006fa4:	697a      	ldr	r2, [r7, #20]
 8006fa6:	6939      	ldr	r1, [r7, #16]
 8006fa8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8006faa:	f002 f8f7 	bl	800919c <memcpy>
    NumBytesRead += NumBytesRem;
 8006fae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006fb0:	697b      	ldr	r3, [r7, #20]
 8006fb2:	4413      	add	r3, r2
 8006fb4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 8006fb6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006fb8:	697b      	ldr	r3, [r7, #20]
 8006fba:	4413      	add	r3, r2
 8006fbc:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 8006fbe:	687a      	ldr	r2, [r7, #4]
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	1ad3      	subs	r3, r2, r3
 8006fc4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8006fc6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	4413      	add	r3, r2
 8006fcc:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 8006fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d002      	beq.n	8006fda <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8006fd4:	69fb      	ldr	r3, [r7, #28]
 8006fd6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006fd8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8006fda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8006fdc:	4618      	mov	r0, r3
 8006fde:	3730      	adds	r7, #48	@ 0x30
 8006fe0:	46bd      	mov	sp, r7
 8006fe2:	bd80      	pop	{r7, pc}
 8006fe4:	20004b8c 	.word	0x20004b8c

08006fe8 <SEGGER_RTT_WriteNoLock>:
*    (1) Data is stored according to buffer flags.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8006fe8:	b580      	push	{r7, lr}
 8006fea:	b088      	sub	sp, #32
 8006fec:	af00      	add	r7, sp, #0
 8006fee:	60f8      	str	r0, [r7, #12]
 8006ff0:	60b9      	str	r1, [r7, #8]
 8006ff2:	607a      	str	r2, [r7, #4]
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;
  //
  // Get "to-host" ring buffer.
  //
  pData = (const char *)pBuffer;
 8006ff4:	68bb      	ldr	r3, [r7, #8]
 8006ff6:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((uintptr_t)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	1c5a      	adds	r2, r3, #1
 8006ffc:	4613      	mov	r3, r2
 8006ffe:	005b      	lsls	r3, r3, #1
 8007000:	4413      	add	r3, r2
 8007002:	00db      	lsls	r3, r3, #3
 8007004:	4a1f      	ldr	r2, [pc, #124]	@ (8007084 <SEGGER_RTT_WriteNoLock+0x9c>)
 8007006:	4413      	add	r3, r2
 8007008:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	695b      	ldr	r3, [r3, #20]
 800700e:	2b02      	cmp	r3, #2
 8007010:	d029      	beq.n	8007066 <SEGGER_RTT_WriteNoLock+0x7e>
 8007012:	2b02      	cmp	r3, #2
 8007014:	d82e      	bhi.n	8007074 <SEGGER_RTT_WriteNoLock+0x8c>
 8007016:	2b00      	cmp	r3, #0
 8007018:	d002      	beq.n	8007020 <SEGGER_RTT_WriteNoLock+0x38>
 800701a:	2b01      	cmp	r3, #1
 800701c:	d013      	beq.n	8007046 <SEGGER_RTT_WriteNoLock+0x5e>
 800701e:	e029      	b.n	8007074 <SEGGER_RTT_WriteNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8007020:	6978      	ldr	r0, [r7, #20]
 8007022:	f7ff ff38 	bl	8006e96 <_GetAvailWriteSpace>
 8007026:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8007028:	693a      	ldr	r2, [r7, #16]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	429a      	cmp	r2, r3
 800702e:	d202      	bcs.n	8007036 <SEGGER_RTT_WriteNoLock+0x4e>
      Status = 0u;
 8007030:	2300      	movs	r3, #0
 8007032:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8007034:	e021      	b.n	800707a <SEGGER_RTT_WriteNoLock+0x92>
      Status = NumBytes;
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	69b9      	ldr	r1, [r7, #24]
 800703e:	6978      	ldr	r0, [r7, #20]
 8007040:	f7ff fee1 	bl	8006e06 <_WriteNoCheck>
    break;
 8007044:	e019      	b.n	800707a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8007046:	6978      	ldr	r0, [r7, #20]
 8007048:	f7ff ff25 	bl	8006e96 <_GetAvailWriteSpace>
 800704c:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	693b      	ldr	r3, [r7, #16]
 8007052:	4293      	cmp	r3, r2
 8007054:	bf28      	it	cs
 8007056:	4613      	movcs	r3, r2
 8007058:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 800705a:	69fa      	ldr	r2, [r7, #28]
 800705c:	69b9      	ldr	r1, [r7, #24]
 800705e:	6978      	ldr	r0, [r7, #20]
 8007060:	f7ff fed1 	bl	8006e06 <_WriteNoCheck>
    break;
 8007064:	e009      	b.n	800707a <SEGGER_RTT_WriteNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8007066:	687a      	ldr	r2, [r7, #4]
 8007068:	69b9      	ldr	r1, [r7, #24]
 800706a:	6978      	ldr	r0, [r7, #20]
 800706c:	f7ff fe6e 	bl	8006d4c <_WriteBlocking>
 8007070:	61f8      	str	r0, [r7, #28]
    break;
 8007072:	e002      	b.n	800707a <SEGGER_RTT_WriteNoLock+0x92>
  default:
    Status = 0u;
 8007074:	2300      	movs	r3, #0
 8007076:	61fb      	str	r3, [r7, #28]
    break;
 8007078:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 800707a:	69fb      	ldr	r3, [r7, #28]
}
 800707c:	4618      	mov	r0, r3
 800707e:	3720      	adds	r7, #32
 8007080:	46bd      	mov	sp, r7
 8007082:	bd80      	pop	{r7, pc}
 8007084:	20004b8c 	.word	0x20004b8c

08007088 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) Data is stored according to buffer flags.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8007088:	b580      	push	{r7, lr}
 800708a:	b088      	sub	sp, #32
 800708c:	af00      	add	r7, sp, #0
 800708e:	60f8      	str	r0, [r7, #12]
 8007090:	60b9      	str	r1, [r7, #8]
 8007092:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8007094:	4b0e      	ldr	r3, [pc, #56]	@ (80070d0 <SEGGER_RTT_Write+0x48>)
 8007096:	61fb      	str	r3, [r7, #28]
 8007098:	69fb      	ldr	r3, [r7, #28]
 800709a:	781b      	ldrb	r3, [r3, #0]
 800709c:	b2db      	uxtb	r3, r3
 800709e:	2b53      	cmp	r3, #83	@ 0x53
 80070a0:	d001      	beq.n	80070a6 <SEGGER_RTT_Write+0x1e>
 80070a2:	f7ff fdf9 	bl	8006c98 <_DoInit>
  SEGGER_RTT_LOCK();
 80070a6:	f3ef 8311 	mrs	r3, BASEPRI
 80070aa:	f04f 0120 	mov.w	r1, #32
 80070ae:	f381 8811 	msr	BASEPRI, r1
 80070b2:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 80070b4:	687a      	ldr	r2, [r7, #4]
 80070b6:	68b9      	ldr	r1, [r7, #8]
 80070b8:	68f8      	ldr	r0, [r7, #12]
 80070ba:	f7ff ff95 	bl	8006fe8 <SEGGER_RTT_WriteNoLock>
 80070be:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 80070c0:	69bb      	ldr	r3, [r7, #24]
 80070c2:	f383 8811 	msr	BASEPRI, r3
  return Status;
 80070c6:	697b      	ldr	r3, [r7, #20]
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	3720      	adds	r7, #32
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bd80      	pop	{r7, pc}
 80070d0:	20004b8c 	.word	0x20004b8c

080070d4 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80070d4:	b580      	push	{r7, lr}
 80070d6:	b088      	sub	sp, #32
 80070d8:	af00      	add	r7, sp, #0
 80070da:	60f8      	str	r0, [r7, #12]
 80070dc:	60b9      	str	r1, [r7, #8]
 80070de:	607a      	str	r2, [r7, #4]
 80070e0:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 80070e2:	4b3d      	ldr	r3, [pc, #244]	@ (80071d8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 80070e4:	61bb      	str	r3, [r7, #24]
 80070e6:	69bb      	ldr	r3, [r7, #24]
 80070e8:	781b      	ldrb	r3, [r3, #0]
 80070ea:	b2db      	uxtb	r3, r3
 80070ec:	2b53      	cmp	r3, #83	@ 0x53
 80070ee:	d001      	beq.n	80070f4 <SEGGER_RTT_AllocUpBuffer+0x20>
 80070f0:	f7ff fdd2 	bl	8006c98 <_DoInit>
  SEGGER_RTT_LOCK();
 80070f4:	f3ef 8311 	mrs	r3, BASEPRI
 80070f8:	f04f 0120 	mov.w	r1, #32
 80070fc:	f381 8811 	msr	BASEPRI, r1
 8007100:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8007102:	4b35      	ldr	r3, [pc, #212]	@ (80071d8 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8007104:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8007106:	2300      	movs	r3, #0
 8007108:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800710a:	6939      	ldr	r1, [r7, #16]
 800710c:	69fb      	ldr	r3, [r7, #28]
 800710e:	1c5a      	adds	r2, r3, #1
 8007110:	4613      	mov	r3, r2
 8007112:	005b      	lsls	r3, r3, #1
 8007114:	4413      	add	r3, r2
 8007116:	00db      	lsls	r3, r3, #3
 8007118:	440b      	add	r3, r1
 800711a:	3304      	adds	r3, #4
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d008      	beq.n	8007134 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 8007122:	69fb      	ldr	r3, [r7, #28]
 8007124:	3301      	adds	r3, #1
 8007126:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8007128:	693b      	ldr	r3, [r7, #16]
 800712a:	691b      	ldr	r3, [r3, #16]
 800712c:	69fa      	ldr	r2, [r7, #28]
 800712e:	429a      	cmp	r2, r3
 8007130:	dbeb      	blt.n	800710a <SEGGER_RTT_AllocUpBuffer+0x36>
 8007132:	e000      	b.n	8007136 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8007134:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8007136:	693b      	ldr	r3, [r7, #16]
 8007138:	691b      	ldr	r3, [r3, #16]
 800713a:	69fa      	ldr	r2, [r7, #28]
 800713c:	429a      	cmp	r2, r3
 800713e:	da3f      	bge.n	80071c0 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 8007140:	6939      	ldr	r1, [r7, #16]
 8007142:	69fb      	ldr	r3, [r7, #28]
 8007144:	1c5a      	adds	r2, r3, #1
 8007146:	4613      	mov	r3, r2
 8007148:	005b      	lsls	r3, r3, #1
 800714a:	4413      	add	r3, r2
 800714c:	00db      	lsls	r3, r3, #3
 800714e:	440b      	add	r3, r1
 8007150:	68fa      	ldr	r2, [r7, #12]
 8007152:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8007154:	6939      	ldr	r1, [r7, #16]
 8007156:	69fb      	ldr	r3, [r7, #28]
 8007158:	1c5a      	adds	r2, r3, #1
 800715a:	4613      	mov	r3, r2
 800715c:	005b      	lsls	r3, r3, #1
 800715e:	4413      	add	r3, r2
 8007160:	00db      	lsls	r3, r3, #3
 8007162:	440b      	add	r3, r1
 8007164:	3304      	adds	r3, #4
 8007166:	68ba      	ldr	r2, [r7, #8]
 8007168:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800716a:	6939      	ldr	r1, [r7, #16]
 800716c:	69fa      	ldr	r2, [r7, #28]
 800716e:	4613      	mov	r3, r2
 8007170:	005b      	lsls	r3, r3, #1
 8007172:	4413      	add	r3, r2
 8007174:	00db      	lsls	r3, r3, #3
 8007176:	440b      	add	r3, r1
 8007178:	3320      	adds	r3, #32
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800717e:	6939      	ldr	r1, [r7, #16]
 8007180:	69fa      	ldr	r2, [r7, #28]
 8007182:	4613      	mov	r3, r2
 8007184:	005b      	lsls	r3, r3, #1
 8007186:	4413      	add	r3, r2
 8007188:	00db      	lsls	r3, r3, #3
 800718a:	440b      	add	r3, r1
 800718c:	3328      	adds	r3, #40	@ 0x28
 800718e:	2200      	movs	r2, #0
 8007190:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 8007192:	6939      	ldr	r1, [r7, #16]
 8007194:	69fa      	ldr	r2, [r7, #28]
 8007196:	4613      	mov	r3, r2
 8007198:	005b      	lsls	r3, r3, #1
 800719a:	4413      	add	r3, r2
 800719c:	00db      	lsls	r3, r3, #3
 800719e:	440b      	add	r3, r1
 80071a0:	3324      	adds	r3, #36	@ 0x24
 80071a2:	2200      	movs	r2, #0
 80071a4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 80071a6:	6939      	ldr	r1, [r7, #16]
 80071a8:	69fa      	ldr	r2, [r7, #28]
 80071aa:	4613      	mov	r3, r2
 80071ac:	005b      	lsls	r3, r3, #1
 80071ae:	4413      	add	r3, r2
 80071b0:	00db      	lsls	r3, r3, #3
 80071b2:	440b      	add	r3, r1
 80071b4:	332c      	adds	r3, #44	@ 0x2c
 80071b6:	683a      	ldr	r2, [r7, #0]
 80071b8:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80071ba:	f3bf 8f5f 	dmb	sy
 80071be:	e002      	b.n	80071c6 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80071c0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80071c4:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 80071c6:	697b      	ldr	r3, [r7, #20]
 80071c8:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 80071cc:	69fb      	ldr	r3, [r7, #28]
}
 80071ce:	4618      	mov	r0, r3
 80071d0:	3720      	adds	r7, #32
 80071d2:	46bd      	mov	sp, r7
 80071d4:	bd80      	pop	{r7, pc}
 80071d6:	bf00      	nop
 80071d8:	20004b8c 	.word	0x20004b8c

080071dc <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 80071dc:	b580      	push	{r7, lr}
 80071de:	b08a      	sub	sp, #40	@ 0x28
 80071e0:	af00      	add	r7, sp, #0
 80071e2:	60f8      	str	r0, [r7, #12]
 80071e4:	60b9      	str	r1, [r7, #8]
 80071e6:	607a      	str	r2, [r7, #4]
 80071e8:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 80071ea:	4b21      	ldr	r3, [pc, #132]	@ (8007270 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80071ec:	623b      	str	r3, [r7, #32]
 80071ee:	6a3b      	ldr	r3, [r7, #32]
 80071f0:	781b      	ldrb	r3, [r3, #0]
 80071f2:	b2db      	uxtb	r3, r3
 80071f4:	2b53      	cmp	r3, #83	@ 0x53
 80071f6:	d001      	beq.n	80071fc <SEGGER_RTT_ConfigDownBuffer+0x20>
 80071f8:	f7ff fd4e 	bl	8006c98 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 80071fc:	4b1c      	ldr	r3, [pc, #112]	@ (8007270 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 80071fe:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 8007200:	68fb      	ldr	r3, [r7, #12]
 8007202:	2b02      	cmp	r3, #2
 8007204:	d82c      	bhi.n	8007260 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 8007206:	f3ef 8311 	mrs	r3, BASEPRI
 800720a:	f04f 0120 	mov.w	r1, #32
 800720e:	f381 8811 	msr	BASEPRI, r1
 8007212:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 8007214:	68fa      	ldr	r2, [r7, #12]
 8007216:	4613      	mov	r3, r2
 8007218:	005b      	lsls	r3, r3, #1
 800721a:	4413      	add	r3, r2
 800721c:	00db      	lsls	r3, r3, #3
 800721e:	3360      	adds	r3, #96	@ 0x60
 8007220:	69fa      	ldr	r2, [r7, #28]
 8007222:	4413      	add	r3, r2
 8007224:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 8007226:	68fb      	ldr	r3, [r7, #12]
 8007228:	2b00      	cmp	r3, #0
 800722a:	d00e      	beq.n	800724a <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	68ba      	ldr	r2, [r7, #8]
 8007230:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 8007232:	697b      	ldr	r3, [r7, #20]
 8007234:	687a      	ldr	r2, [r7, #4]
 8007236:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 8007238:	697b      	ldr	r3, [r7, #20]
 800723a:	683a      	ldr	r2, [r7, #0]
 800723c:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	2200      	movs	r2, #0
 8007242:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 8007244:	697b      	ldr	r3, [r7, #20]
 8007246:	2200      	movs	r2, #0
 8007248:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800724a:	697b      	ldr	r3, [r7, #20]
 800724c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800724e:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8007250:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 8007254:	69bb      	ldr	r3, [r7, #24]
 8007256:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800725a:	2300      	movs	r3, #0
 800725c:	627b      	str	r3, [r7, #36]	@ 0x24
 800725e:	e002      	b.n	8007266 <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 8007260:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8007264:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 8007266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007268:	4618      	mov	r0, r3
 800726a:	3728      	adds	r7, #40	@ 0x28
 800726c:	46bd      	mov	sp, r7
 800726e:	bd80      	pop	{r7, pc}
 8007270:	20004b8c 	.word	0x20004b8c

08007274 <_StoreChar>:
*/
/*********************************************************************
*
*       _StoreChar
*/
static void _StoreChar(SEGGER_RTT_PRINTF_DESC * p, char c) {
 8007274:	b580      	push	{r7, lr}
 8007276:	b084      	sub	sp, #16
 8007278:	af00      	add	r7, sp, #0
 800727a:	6078      	str	r0, [r7, #4]
 800727c:	460b      	mov	r3, r1
 800727e:	70fb      	strb	r3, [r7, #3]
  unsigned Cnt;

  Cnt = p->Cnt;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	689b      	ldr	r3, [r3, #8]
 8007284:	60fb      	str	r3, [r7, #12]
  if ((Cnt + 1u) <= p->BufferSize) {
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	1c5a      	adds	r2, r3, #1
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	685b      	ldr	r3, [r3, #4]
 800728e:	429a      	cmp	r2, r3
 8007290:	d80e      	bhi.n	80072b0 <_StoreChar+0x3c>
    *(p->pBuffer + Cnt) = c;
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681a      	ldr	r2, [r3, #0]
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	4413      	add	r3, r2
 800729a:	78fa      	ldrb	r2, [r7, #3]
 800729c:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	1c5a      	adds	r2, r3, #1
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	609a      	str	r2, [r3, #8]
    p->ReturnValue++;
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	68db      	ldr	r3, [r3, #12]
 80072aa:	1c5a      	adds	r2, r3, #1
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	60da      	str	r2, [r3, #12]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == p->BufferSize) {
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	689a      	ldr	r2, [r3, #8]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d115      	bne.n	80072e8 <_StoreChar+0x74>
    if (SEGGER_RTT_Write(p->RTTBufferIndex, p->pBuffer, p->Cnt) != p->Cnt) {
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6918      	ldr	r0, [r3, #16]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	6819      	ldr	r1, [r3, #0]
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	689b      	ldr	r3, [r3, #8]
 80072c8:	461a      	mov	r2, r3
 80072ca:	f7ff fedd 	bl	8007088 <SEGGER_RTT_Write>
 80072ce:	4602      	mov	r2, r0
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	689b      	ldr	r3, [r3, #8]
 80072d4:	429a      	cmp	r2, r3
 80072d6:	d004      	beq.n	80072e2 <_StoreChar+0x6e>
      p->ReturnValue = -1;
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80072de:	60da      	str	r2, [r3, #12]
    } else {
      p->Cnt = 0u;
    }
  }
}
 80072e0:	e002      	b.n	80072e8 <_StoreChar+0x74>
      p->Cnt = 0u;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2200      	movs	r2, #0
 80072e6:	609a      	str	r2, [r3, #8]
}
 80072e8:	bf00      	nop
 80072ea:	3710      	adds	r7, #16
 80072ec:	46bd      	mov	sp, r7
 80072ee:	bd80      	pop	{r7, pc}

080072f0 <_PrintUnsigned>:

/*********************************************************************
*
*       _PrintUnsigned
*/
static void _PrintUnsigned(SEGGER_RTT_PRINTF_DESC * pBufferDesc, unsigned v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b08a      	sub	sp, #40	@ 0x28
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	60f8      	str	r0, [r7, #12]
 80072f8:	60b9      	str	r1, [r7, #8]
 80072fa:	607a      	str	r2, [r7, #4]
 80072fc:	603b      	str	r3, [r7, #0]
  unsigned Digit;
  unsigned Number;
  unsigned Width;
  char c;

  Number = v;
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8007302:	2301      	movs	r3, #1
 8007304:	627b      	str	r3, [r7, #36]	@ 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8007306:	2301      	movs	r3, #1
 8007308:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800730a:	e007      	b.n	800731c <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 800730c:	6a3a      	ldr	r2, [r7, #32]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	fbb2 f3f3 	udiv	r3, r2, r3
 8007314:	623b      	str	r3, [r7, #32]
    Width++;
 8007316:	69fb      	ldr	r3, [r7, #28]
 8007318:	3301      	adds	r3, #1
 800731a:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800731c:	6a3a      	ldr	r2, [r7, #32]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	429a      	cmp	r2, r3
 8007322:	d2f3      	bcs.n	800730c <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8007324:	683a      	ldr	r2, [r7, #0]
 8007326:	69fb      	ldr	r3, [r7, #28]
 8007328:	429a      	cmp	r2, r3
 800732a:	d901      	bls.n	8007330 <_PrintUnsigned+0x40>
    Width = NumDigits;
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8007330:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007332:	f003 0301 	and.w	r3, r3, #1
 8007336:	2b00      	cmp	r3, #0
 8007338:	d125      	bne.n	8007386 <_PrintUnsigned+0x96>
    if (FieldWidth != 0u) {
 800733a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800733c:	2b00      	cmp	r3, #0
 800733e:	d022      	beq.n	8007386 <_PrintUnsigned+0x96>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8007340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007342:	f003 0302 	and.w	r3, r3, #2
 8007346:	2b00      	cmp	r3, #0
 8007348:	d005      	beq.n	8007356 <_PrintUnsigned+0x66>
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	2b00      	cmp	r3, #0
 800734e:	d102      	bne.n	8007356 <_PrintUnsigned+0x66>
        c = '0';
 8007350:	2330      	movs	r3, #48	@ 0x30
 8007352:	76fb      	strb	r3, [r7, #27]
 8007354:	e001      	b.n	800735a <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 8007356:	2320      	movs	r3, #32
 8007358:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 800735a:	e00b      	b.n	8007374 <_PrintUnsigned+0x84>
        FieldWidth--;
 800735c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800735e:	3b01      	subs	r3, #1
 8007360:	633b      	str	r3, [r7, #48]	@ 0x30
        _StoreChar(pBufferDesc, c);
 8007362:	7efb      	ldrb	r3, [r7, #27]
 8007364:	4619      	mov	r1, r3
 8007366:	68f8      	ldr	r0, [r7, #12]
 8007368:	f7ff ff84 	bl	8007274 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 800736c:	68fb      	ldr	r3, [r7, #12]
 800736e:	68db      	ldr	r3, [r3, #12]
 8007370:	2b00      	cmp	r3, #0
 8007372:	db07      	blt.n	8007384 <_PrintUnsigned+0x94>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8007374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007376:	2b00      	cmp	r3, #0
 8007378:	d005      	beq.n	8007386 <_PrintUnsigned+0x96>
 800737a:	69fa      	ldr	r2, [r7, #28]
 800737c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800737e:	429a      	cmp	r2, r3
 8007380:	d3ec      	bcc.n	800735c <_PrintUnsigned+0x6c>
 8007382:	e000      	b.n	8007386 <_PrintUnsigned+0x96>
          break;
 8007384:	bf00      	nop
        }
      }
    }
  }
  if (pBufferDesc->ReturnValue >= 0) {
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	68db      	ldr	r3, [r3, #12]
 800738a:	2b00      	cmp	r3, #0
 800738c:	db55      	blt.n	800743a <_PrintUnsigned+0x14a>
    // Compute Digit.
    // Loop until Digit has the value of the highest digit required.
    // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
    //
    while (1) {
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 800738e:	683b      	ldr	r3, [r7, #0]
 8007390:	2b01      	cmp	r3, #1
 8007392:	d903      	bls.n	800739c <_PrintUnsigned+0xac>
        NumDigits--;
 8007394:	683b      	ldr	r3, [r7, #0]
 8007396:	3b01      	subs	r3, #1
 8007398:	603b      	str	r3, [r7, #0]
 800739a:	e009      	b.n	80073b0 <_PrintUnsigned+0xc0>
      } else {
        Div = v / Digit;
 800739c:	68ba      	ldr	r2, [r7, #8]
 800739e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80073a4:	617b      	str	r3, [r7, #20]
        if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80073a6:	697a      	ldr	r2, [r7, #20]
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	429a      	cmp	r2, r3
 80073ac:	d200      	bcs.n	80073b0 <_PrintUnsigned+0xc0>
          break;
 80073ae:	e005      	b.n	80073bc <_PrintUnsigned+0xcc>
        }
      }
      Digit *= Base;
 80073b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073b2:	687a      	ldr	r2, [r7, #4]
 80073b4:	fb02 f303 	mul.w	r3, r2, r3
 80073b8:	627b      	str	r3, [r7, #36]	@ 0x24
      if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80073ba:	e7e8      	b.n	800738e <_PrintUnsigned+0x9e>
    }
    //
    // Output digits
    //
    do {
      Div = v / Digit;
 80073bc:	68ba      	ldr	r2, [r7, #8]
 80073be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80073c4:	617b      	str	r3, [r7, #20]
      v -= Div * Digit;
 80073c6:	697b      	ldr	r3, [r7, #20]
 80073c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073ca:	fb02 f303 	mul.w	r3, r2, r3
 80073ce:	68ba      	ldr	r2, [r7, #8]
 80073d0:	1ad3      	subs	r3, r2, r3
 80073d2:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, _aV2C[Div]);
 80073d4:	4a1b      	ldr	r2, [pc, #108]	@ (8007444 <_PrintUnsigned+0x154>)
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	4413      	add	r3, r2
 80073da:	781b      	ldrb	r3, [r3, #0]
 80073dc:	4619      	mov	r1, r3
 80073de:	68f8      	ldr	r0, [r7, #12]
 80073e0:	f7ff ff48 	bl	8007274 <_StoreChar>
      if (pBufferDesc->ReturnValue < 0) {
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	68db      	ldr	r3, [r3, #12]
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	db08      	blt.n	80073fe <_PrintUnsigned+0x10e>
        break;
      }
      Digit /= Base;
 80073ec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80073f4:	627b      	str	r3, [r7, #36]	@ 0x24
    } while (Digit);
 80073f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073f8:	2b00      	cmp	r3, #0
 80073fa:	d1df      	bne.n	80073bc <_PrintUnsigned+0xcc>
 80073fc:	e000      	b.n	8007400 <_PrintUnsigned+0x110>
        break;
 80073fe:	bf00      	nop
    //
    // Print trailing spaces if necessary
    //
    if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8007400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007402:	f003 0301 	and.w	r3, r3, #1
 8007406:	2b00      	cmp	r3, #0
 8007408:	d017      	beq.n	800743a <_PrintUnsigned+0x14a>
      if (FieldWidth != 0u) {
 800740a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800740c:	2b00      	cmp	r3, #0
 800740e:	d014      	beq.n	800743a <_PrintUnsigned+0x14a>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8007410:	e00a      	b.n	8007428 <_PrintUnsigned+0x138>
          FieldWidth--;
 8007412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007414:	3b01      	subs	r3, #1
 8007416:	633b      	str	r3, [r7, #48]	@ 0x30
          _StoreChar(pBufferDesc, ' ');
 8007418:	2120      	movs	r1, #32
 800741a:	68f8      	ldr	r0, [r7, #12]
 800741c:	f7ff ff2a 	bl	8007274 <_StoreChar>
          if (pBufferDesc->ReturnValue < 0) {
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	68db      	ldr	r3, [r3, #12]
 8007424:	2b00      	cmp	r3, #0
 8007426:	db07      	blt.n	8007438 <_PrintUnsigned+0x148>
        while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8007428:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800742a:	2b00      	cmp	r3, #0
 800742c:	d005      	beq.n	800743a <_PrintUnsigned+0x14a>
 800742e:	69fa      	ldr	r2, [r7, #28]
 8007430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007432:	429a      	cmp	r2, r3
 8007434:	d3ed      	bcc.n	8007412 <_PrintUnsigned+0x122>
          }
        }
      }
    }
  }
}
 8007436:	e000      	b.n	800743a <_PrintUnsigned+0x14a>
            break;
 8007438:	bf00      	nop
}
 800743a:	bf00      	nop
 800743c:	3728      	adds	r7, #40	@ 0x28
 800743e:	46bd      	mov	sp, r7
 8007440:	bd80      	pop	{r7, pc}
 8007442:	bf00      	nop
 8007444:	080093a4 	.word	0x080093a4

08007448 <_PrintInt>:

/*********************************************************************
*
*       _PrintInt
*/
static void _PrintInt(SEGGER_RTT_PRINTF_DESC * pBufferDesc, int v, unsigned Base, unsigned NumDigits, unsigned FieldWidth, unsigned FormatFlags) {
 8007448:	b580      	push	{r7, lr}
 800744a:	b088      	sub	sp, #32
 800744c:	af02      	add	r7, sp, #8
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	607a      	str	r2, [r7, #4]
 8007454:	603b      	str	r3, [r7, #0]
  unsigned Width;
  int Number;

  Number = (v < 0) ? -v : v;
 8007456:	68bb      	ldr	r3, [r7, #8]
 8007458:	2b00      	cmp	r3, #0
 800745a:	bfb8      	it	lt
 800745c:	425b      	neglt	r3, r3
 800745e:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8007460:	2301      	movs	r3, #1
 8007462:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8007464:	e007      	b.n	8007476 <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	693a      	ldr	r2, [r7, #16]
 800746a:	fb92 f3f3 	sdiv	r3, r2, r3
 800746e:	613b      	str	r3, [r7, #16]
    Width++;
 8007470:	697b      	ldr	r3, [r7, #20]
 8007472:	3301      	adds	r3, #1
 8007474:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	693a      	ldr	r2, [r7, #16]
 800747a:	429a      	cmp	r2, r3
 800747c:	daf3      	bge.n	8007466 <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 800747e:	683a      	ldr	r2, [r7, #0]
 8007480:	697b      	ldr	r3, [r7, #20]
 8007482:	429a      	cmp	r2, r3
 8007484:	d901      	bls.n	800748a <_PrintInt+0x42>
    Width = NumDigits;
 8007486:	683b      	ldr	r3, [r7, #0]
 8007488:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 800748a:	6a3b      	ldr	r3, [r7, #32]
 800748c:	2b00      	cmp	r3, #0
 800748e:	d00a      	beq.n	80074a6 <_PrintInt+0x5e>
 8007490:	68bb      	ldr	r3, [r7, #8]
 8007492:	2b00      	cmp	r3, #0
 8007494:	db04      	blt.n	80074a0 <_PrintInt+0x58>
 8007496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007498:	f003 0304 	and.w	r3, r3, #4
 800749c:	2b00      	cmp	r3, #0
 800749e:	d002      	beq.n	80074a6 <_PrintInt+0x5e>
    FieldWidth--;
 80074a0:	6a3b      	ldr	r3, [r7, #32]
 80074a2:	3b01      	subs	r3, #1
 80074a4:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80074a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074a8:	f003 0302 	and.w	r3, r3, #2
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d002      	beq.n	80074b6 <_PrintInt+0x6e>
 80074b0:	683b      	ldr	r3, [r7, #0]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d01c      	beq.n	80074f0 <_PrintInt+0xa8>
 80074b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074b8:	f003 0301 	and.w	r3, r3, #1
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d117      	bne.n	80074f0 <_PrintInt+0xa8>
    if (FieldWidth != 0u) {
 80074c0:	6a3b      	ldr	r3, [r7, #32]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d014      	beq.n	80074f0 <_PrintInt+0xa8>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80074c6:	e00a      	b.n	80074de <_PrintInt+0x96>
        FieldWidth--;
 80074c8:	6a3b      	ldr	r3, [r7, #32]
 80074ca:	3b01      	subs	r3, #1
 80074cc:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 80074ce:	2120      	movs	r1, #32
 80074d0:	68f8      	ldr	r0, [r7, #12]
 80074d2:	f7ff fecf 	bl	8007274 <_StoreChar>
        if (pBufferDesc->ReturnValue < 0) {
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	68db      	ldr	r3, [r3, #12]
 80074da:	2b00      	cmp	r3, #0
 80074dc:	db07      	blt.n	80074ee <_PrintInt+0xa6>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80074de:	6a3b      	ldr	r3, [r7, #32]
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d005      	beq.n	80074f0 <_PrintInt+0xa8>
 80074e4:	697a      	ldr	r2, [r7, #20]
 80074e6:	6a3b      	ldr	r3, [r7, #32]
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d3ed      	bcc.n	80074c8 <_PrintInt+0x80>
 80074ec:	e000      	b.n	80074f0 <_PrintInt+0xa8>
          break;
 80074ee:	bf00      	nop
    }
  }
  //
  // Print sign if necessary
  //
  if (pBufferDesc->ReturnValue >= 0) {
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	68db      	ldr	r3, [r3, #12]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	db4a      	blt.n	800758e <_PrintInt+0x146>
    if (v < 0) {
 80074f8:	68bb      	ldr	r3, [r7, #8]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	da07      	bge.n	800750e <_PrintInt+0xc6>
      v = -v;
 80074fe:	68bb      	ldr	r3, [r7, #8]
 8007500:	425b      	negs	r3, r3
 8007502:	60bb      	str	r3, [r7, #8]
      _StoreChar(pBufferDesc, '-');
 8007504:	212d      	movs	r1, #45	@ 0x2d
 8007506:	68f8      	ldr	r0, [r7, #12]
 8007508:	f7ff feb4 	bl	8007274 <_StoreChar>
 800750c:	e008      	b.n	8007520 <_PrintInt+0xd8>
    } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800750e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007510:	f003 0304 	and.w	r3, r3, #4
 8007514:	2b00      	cmp	r3, #0
 8007516:	d003      	beq.n	8007520 <_PrintInt+0xd8>
      _StoreChar(pBufferDesc, '+');
 8007518:	212b      	movs	r1, #43	@ 0x2b
 800751a:	68f8      	ldr	r0, [r7, #12]
 800751c:	f7ff feaa 	bl	8007274 <_StoreChar>
    } else {

    }
    if (pBufferDesc->ReturnValue >= 0) {
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	68db      	ldr	r3, [r3, #12]
 8007524:	2b00      	cmp	r3, #0
 8007526:	db32      	blt.n	800758e <_PrintInt+0x146>
      //
      // Print leading zeros if necessary
      //
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8007528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800752a:	f003 0302 	and.w	r3, r3, #2
 800752e:	2b00      	cmp	r3, #0
 8007530:	d01f      	beq.n	8007572 <_PrintInt+0x12a>
 8007532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007534:	f003 0301 	and.w	r3, r3, #1
 8007538:	2b00      	cmp	r3, #0
 800753a:	d11a      	bne.n	8007572 <_PrintInt+0x12a>
 800753c:	683b      	ldr	r3, [r7, #0]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d117      	bne.n	8007572 <_PrintInt+0x12a>
        if (FieldWidth != 0u) {
 8007542:	6a3b      	ldr	r3, [r7, #32]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d014      	beq.n	8007572 <_PrintInt+0x12a>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8007548:	e00a      	b.n	8007560 <_PrintInt+0x118>
            FieldWidth--;
 800754a:	6a3b      	ldr	r3, [r7, #32]
 800754c:	3b01      	subs	r3, #1
 800754e:	623b      	str	r3, [r7, #32]
            _StoreChar(pBufferDesc, '0');
 8007550:	2130      	movs	r1, #48	@ 0x30
 8007552:	68f8      	ldr	r0, [r7, #12]
 8007554:	f7ff fe8e 	bl	8007274 <_StoreChar>
            if (pBufferDesc->ReturnValue < 0) {
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	68db      	ldr	r3, [r3, #12]
 800755c:	2b00      	cmp	r3, #0
 800755e:	db07      	blt.n	8007570 <_PrintInt+0x128>
          while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8007560:	6a3b      	ldr	r3, [r7, #32]
 8007562:	2b00      	cmp	r3, #0
 8007564:	d005      	beq.n	8007572 <_PrintInt+0x12a>
 8007566:	697a      	ldr	r2, [r7, #20]
 8007568:	6a3b      	ldr	r3, [r7, #32]
 800756a:	429a      	cmp	r2, r3
 800756c:	d3ed      	bcc.n	800754a <_PrintInt+0x102>
 800756e:	e000      	b.n	8007572 <_PrintInt+0x12a>
              break;
 8007570:	bf00      	nop
            }
          }
        }
      }
      if (pBufferDesc->ReturnValue >= 0) {
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	68db      	ldr	r3, [r3, #12]
 8007576:	2b00      	cmp	r3, #0
 8007578:	db09      	blt.n	800758e <_PrintInt+0x146>
        //
        // Print number without sign
        //
        _PrintUnsigned(pBufferDesc, (unsigned)v, Base, NumDigits, FieldWidth, FormatFlags);
 800757a:	68b9      	ldr	r1, [r7, #8]
 800757c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800757e:	9301      	str	r3, [sp, #4]
 8007580:	6a3b      	ldr	r3, [r7, #32]
 8007582:	9300      	str	r3, [sp, #0]
 8007584:	683b      	ldr	r3, [r7, #0]
 8007586:	687a      	ldr	r2, [r7, #4]
 8007588:	68f8      	ldr	r0, [r7, #12]
 800758a:	f7ff feb1 	bl	80072f0 <_PrintUnsigned>
      }
    }
  }
}
 800758e:	bf00      	nop
 8007590:	3718      	adds	r7, #24
 8007592:	46bd      	mov	sp, r7
 8007594:	bd80      	pop	{r7, pc}
	...

08007598 <SEGGER_RTT_vprintf>:
*
*  Return values
*    >= 0:  Number of bytes which have been stored in the "Up"-buffer.
*     < 0:  Error
*/
int SEGGER_RTT_vprintf(unsigned BufferIndex, const char * sFormat, va_list * pParamList) {
 8007598:	b580      	push	{r7, lr}
 800759a:	b0a4      	sub	sp, #144	@ 0x90
 800759c:	af02      	add	r7, sp, #8
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	607a      	str	r2, [r7, #4]
  unsigned Precision;
  unsigned FormatFlags;
  unsigned FieldWidth;
  char acBuffer[SEGGER_RTT_PRINTF_BUFFER_SIZE];

  BufferDesc.pBuffer        = acBuffer;
 80075a4:	f107 0314 	add.w	r3, r7, #20
 80075a8:	657b      	str	r3, [r7, #84]	@ 0x54
  BufferDesc.BufferSize     = SEGGER_RTT_PRINTF_BUFFER_SIZE;
 80075aa:	2340      	movs	r3, #64	@ 0x40
 80075ac:	65bb      	str	r3, [r7, #88]	@ 0x58
  BufferDesc.Cnt            = 0u;
 80075ae:	2300      	movs	r3, #0
 80075b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  BufferDesc.RTTBufferIndex = BufferIndex;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	667b      	str	r3, [r7, #100]	@ 0x64
  BufferDesc.ReturnValue    = 0;
 80075b6:	2300      	movs	r3, #0
 80075b8:	663b      	str	r3, [r7, #96]	@ 0x60

  do {
    c = *sFormat;
 80075ba:	68bb      	ldr	r3, [r7, #8]
 80075bc:	781b      	ldrb	r3, [r3, #0]
 80075be:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    sFormat++;
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	3301      	adds	r3, #1
 80075c6:	60bb      	str	r3, [r7, #8]
    if (c == 0u) {
 80075c8:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	f000 81d9 	beq.w	8007984 <SEGGER_RTT_vprintf+0x3ec>
      break;
    }
    if (c == '%') {
 80075d2:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80075d6:	2b25      	cmp	r3, #37	@ 0x25
 80075d8:	f040 81c7 	bne.w	800796a <SEGGER_RTT_vprintf+0x3d2>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 80075dc:	2300      	movs	r3, #0
 80075de:	677b      	str	r3, [r7, #116]	@ 0x74
      v = 1;
 80075e0:	2301      	movs	r3, #1
 80075e2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
      do {
        c = *sFormat;
 80075e6:	68bb      	ldr	r3, [r7, #8]
 80075e8:	781b      	ldrb	r3, [r3, #0]
 80075ea:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        switch (c) {
 80075ee:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80075f2:	3b23      	subs	r3, #35	@ 0x23
 80075f4:	2b0d      	cmp	r3, #13
 80075f6:	d83f      	bhi.n	8007678 <SEGGER_RTT_vprintf+0xe0>
 80075f8:	a201      	add	r2, pc, #4	@ (adr r2, 8007600 <SEGGER_RTT_vprintf+0x68>)
 80075fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075fe:	bf00      	nop
 8007600:	08007669 	.word	0x08007669
 8007604:	08007679 	.word	0x08007679
 8007608:	08007679 	.word	0x08007679
 800760c:	08007679 	.word	0x08007679
 8007610:	08007679 	.word	0x08007679
 8007614:	08007679 	.word	0x08007679
 8007618:	08007679 	.word	0x08007679
 800761c:	08007679 	.word	0x08007679
 8007620:	08007659 	.word	0x08007659
 8007624:	08007679 	.word	0x08007679
 8007628:	08007639 	.word	0x08007639
 800762c:	08007679 	.word	0x08007679
 8007630:	08007679 	.word	0x08007679
 8007634:	08007649 	.word	0x08007649
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8007638:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800763a:	f043 0301 	orr.w	r3, r3, #1
 800763e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007640:	68bb      	ldr	r3, [r7, #8]
 8007642:	3301      	adds	r3, #1
 8007644:	60bb      	str	r3, [r7, #8]
 8007646:	e01b      	b.n	8007680 <SEGGER_RTT_vprintf+0xe8>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8007648:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800764a:	f043 0302 	orr.w	r3, r3, #2
 800764e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	3301      	adds	r3, #1
 8007654:	60bb      	str	r3, [r7, #8]
 8007656:	e013      	b.n	8007680 <SEGGER_RTT_vprintf+0xe8>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8007658:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800765a:	f043 0304 	orr.w	r3, r3, #4
 800765e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007660:	68bb      	ldr	r3, [r7, #8]
 8007662:	3301      	adds	r3, #1
 8007664:	60bb      	str	r3, [r7, #8]
 8007666:	e00b      	b.n	8007680 <SEGGER_RTT_vprintf+0xe8>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8007668:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800766a:	f043 0308 	orr.w	r3, r3, #8
 800766e:	677b      	str	r3, [r7, #116]	@ 0x74
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	3301      	adds	r3, #1
 8007674:	60bb      	str	r3, [r7, #8]
 8007676:	e003      	b.n	8007680 <SEGGER_RTT_vprintf+0xe8>
        default:  v = 0; break;
 8007678:	2300      	movs	r3, #0
 800767a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800767e:	bf00      	nop
        }
      } while (v);
 8007680:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007684:	2b00      	cmp	r3, #0
 8007686:	d1ae      	bne.n	80075e6 <SEGGER_RTT_vprintf+0x4e>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8007688:	2300      	movs	r3, #0
 800768a:	673b      	str	r3, [r7, #112]	@ 0x70
      do {
        c = *sFormat;
 800768c:	68bb      	ldr	r3, [r7, #8]
 800768e:	781b      	ldrb	r3, [r3, #0]
 8007690:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c < '0') || (c > '9')) {
 8007694:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8007698:	2b2f      	cmp	r3, #47	@ 0x2f
 800769a:	d912      	bls.n	80076c2 <SEGGER_RTT_vprintf+0x12a>
 800769c:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80076a0:	2b39      	cmp	r3, #57	@ 0x39
 80076a2:	d80e      	bhi.n	80076c2 <SEGGER_RTT_vprintf+0x12a>
          break;
        }
        sFormat++;
 80076a4:	68bb      	ldr	r3, [r7, #8]
 80076a6:	3301      	adds	r3, #1
 80076a8:	60bb      	str	r3, [r7, #8]
        FieldWidth = (FieldWidth * 10u) + ((unsigned)c - '0');
 80076aa:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 80076ac:	4613      	mov	r3, r2
 80076ae:	009b      	lsls	r3, r3, #2
 80076b0:	4413      	add	r3, r2
 80076b2:	005b      	lsls	r3, r3, #1
 80076b4:	461a      	mov	r2, r3
 80076b6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80076ba:	4413      	add	r3, r2
 80076bc:	3b30      	subs	r3, #48	@ 0x30
 80076be:	673b      	str	r3, [r7, #112]	@ 0x70
        c = *sFormat;
 80076c0:	e7e4      	b.n	800768c <SEGGER_RTT_vprintf+0xf4>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      PrecisionSet = 0;
 80076c2:	2300      	movs	r3, #0
 80076c4:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
      Precision = 0u;
 80076c8:	2300      	movs	r3, #0
 80076ca:	67bb      	str	r3, [r7, #120]	@ 0x78
      c = *sFormat;
 80076cc:	68bb      	ldr	r3, [r7, #8]
 80076ce:	781b      	ldrb	r3, [r3, #0]
 80076d0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      if (c == '.') {
 80076d4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80076d8:	2b2e      	cmp	r3, #46	@ 0x2e
 80076da:	d132      	bne.n	8007742 <SEGGER_RTT_vprintf+0x1aa>
        sFormat++;
 80076dc:	68bb      	ldr	r3, [r7, #8]
 80076de:	3301      	adds	r3, #1
 80076e0:	60bb      	str	r3, [r7, #8]
        if (*sFormat == '*') {
 80076e2:	68bb      	ldr	r3, [r7, #8]
 80076e4:	781b      	ldrb	r3, [r3, #0]
 80076e6:	2b2a      	cmp	r3, #42	@ 0x2a
 80076e8:	d10d      	bne.n	8007706 <SEGGER_RTT_vprintf+0x16e>
          sFormat++;
 80076ea:	68bb      	ldr	r3, [r7, #8]
 80076ec:	3301      	adds	r3, #1
 80076ee:	60bb      	str	r3, [r7, #8]
          PrecisionSet = 1;
 80076f0:	2301      	movs	r3, #1
 80076f2:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          Precision = va_arg(*pParamList, int);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	1d19      	adds	r1, r3, #4
 80076fc:	687a      	ldr	r2, [r7, #4]
 80076fe:	6011      	str	r1, [r2, #0]
 8007700:	681b      	ldr	r3, [r3, #0]
 8007702:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007704:	e01d      	b.n	8007742 <SEGGER_RTT_vprintf+0x1aa>
        } else {
          do {
            c = *sFormat;
 8007706:	68bb      	ldr	r3, [r7, #8]
 8007708:	781b      	ldrb	r3, [r3, #0]
 800770a:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            if ((c < '0') || (c > '9')) {
 800770e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8007712:	2b2f      	cmp	r3, #47	@ 0x2f
 8007714:	d915      	bls.n	8007742 <SEGGER_RTT_vprintf+0x1aa>
 8007716:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800771a:	2b39      	cmp	r3, #57	@ 0x39
 800771c:	d811      	bhi.n	8007742 <SEGGER_RTT_vprintf+0x1aa>
              break;
            }
            PrecisionSet = 1;
 800771e:	2301      	movs	r3, #1
 8007720:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
            sFormat++;
 8007724:	68bb      	ldr	r3, [r7, #8]
 8007726:	3301      	adds	r3, #1
 8007728:	60bb      	str	r3, [r7, #8]
            Precision = Precision * 10u + ((unsigned)c - '0');
 800772a:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800772c:	4613      	mov	r3, r2
 800772e:	009b      	lsls	r3, r3, #2
 8007730:	4413      	add	r3, r2
 8007732:	005b      	lsls	r3, r3, #1
 8007734:	461a      	mov	r2, r3
 8007736:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800773a:	4413      	add	r3, r2
 800773c:	3b30      	subs	r3, #48	@ 0x30
 800773e:	67bb      	str	r3, [r7, #120]	@ 0x78
            c = *sFormat;
 8007740:	e7e1      	b.n	8007706 <SEGGER_RTT_vprintf+0x16e>
        }
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	781b      	ldrb	r3, [r3, #0]
 8007746:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
      do {
        if ((c == 'l') || (c == 'h')) {
 800774a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800774e:	2b6c      	cmp	r3, #108	@ 0x6c
 8007750:	d003      	beq.n	800775a <SEGGER_RTT_vprintf+0x1c2>
 8007752:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 8007756:	2b68      	cmp	r3, #104	@ 0x68
 8007758:	d107      	bne.n	800776a <SEGGER_RTT_vprintf+0x1d2>
          sFormat++;
 800775a:	68bb      	ldr	r3, [r7, #8]
 800775c:	3301      	adds	r3, #1
 800775e:	60bb      	str	r3, [r7, #8]
          c = *sFormat;
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	781b      	ldrb	r3, [r3, #0]
 8007764:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
        if ((c == 'l') || (c == 'h')) {
 8007768:	e7ef      	b.n	800774a <SEGGER_RTT_vprintf+0x1b2>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 800776a:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800776e:	2b25      	cmp	r3, #37	@ 0x25
 8007770:	f000 80ef 	beq.w	8007952 <SEGGER_RTT_vprintf+0x3ba>
 8007774:	2b25      	cmp	r3, #37	@ 0x25
 8007776:	f2c0 80f3 	blt.w	8007960 <SEGGER_RTT_vprintf+0x3c8>
 800777a:	2b78      	cmp	r3, #120	@ 0x78
 800777c:	f300 80f0 	bgt.w	8007960 <SEGGER_RTT_vprintf+0x3c8>
 8007780:	2b58      	cmp	r3, #88	@ 0x58
 8007782:	f2c0 80ed 	blt.w	8007960 <SEGGER_RTT_vprintf+0x3c8>
 8007786:	3b58      	subs	r3, #88	@ 0x58
 8007788:	2b20      	cmp	r3, #32
 800778a:	f200 80e9 	bhi.w	8007960 <SEGGER_RTT_vprintf+0x3c8>
 800778e:	a201      	add	r2, pc, #4	@ (adr r2, 8007794 <SEGGER_RTT_vprintf+0x1fc>)
 8007790:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007794:	08007897 	.word	0x08007897
 8007798:	08007961 	.word	0x08007961
 800779c:	08007961 	.word	0x08007961
 80077a0:	08007961 	.word	0x08007961
 80077a4:	08007961 	.word	0x08007961
 80077a8:	08007961 	.word	0x08007961
 80077ac:	08007961 	.word	0x08007961
 80077b0:	08007961 	.word	0x08007961
 80077b4:	08007961 	.word	0x08007961
 80077b8:	08007961 	.word	0x08007961
 80077bc:	08007961 	.word	0x08007961
 80077c0:	08007819 	.word	0x08007819
 80077c4:	08007843 	.word	0x08007843
 80077c8:	08007961 	.word	0x08007961
 80077cc:	08007961 	.word	0x08007961
 80077d0:	08007961 	.word	0x08007961
 80077d4:	08007961 	.word	0x08007961
 80077d8:	08007961 	.word	0x08007961
 80077dc:	08007961 	.word	0x08007961
 80077e0:	08007961 	.word	0x08007961
 80077e4:	08007961 	.word	0x08007961
 80077e8:	08007961 	.word	0x08007961
 80077ec:	08007961 	.word	0x08007961
 80077f0:	08007961 	.word	0x08007961
 80077f4:	08007929 	.word	0x08007929
 80077f8:	08007961 	.word	0x08007961
 80077fc:	08007961 	.word	0x08007961
 8007800:	080078c1 	.word	0x080078c1
 8007804:	08007961 	.word	0x08007961
 8007808:	0800786d 	.word	0x0800786d
 800780c:	08007961 	.word	0x08007961
 8007810:	08007961 	.word	0x08007961
 8007814:	08007897 	.word	0x08007897
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	681b      	ldr	r3, [r3, #0]
 800781c:	1d19      	adds	r1, r3, #4
 800781e:	687a      	ldr	r2, [r7, #4]
 8007820:	6011      	str	r1, [r2, #0]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        c0 = (char)v;
 8007828:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800782c:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
        _StoreChar(&BufferDesc, c0);
 8007830:	f897 206b 	ldrb.w	r2, [r7, #107]	@ 0x6b
 8007834:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007838:	4611      	mov	r1, r2
 800783a:	4618      	mov	r0, r3
 800783c:	f7ff fd1a 	bl	8007274 <_StoreChar>
        break;
 8007840:	e08f      	b.n	8007962 <SEGGER_RTT_vprintf+0x3ca>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	1d19      	adds	r1, r3, #4
 8007848:	687a      	ldr	r2, [r7, #4]
 800784a:	6011      	str	r1, [r2, #0]
 800784c:	681b      	ldr	r3, [r3, #0]
 800784e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintInt(&BufferDesc, v, 10u, Precision, FieldWidth, FormatFlags);
 8007852:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8007856:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007858:	9301      	str	r3, [sp, #4]
 800785a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800785c:	9300      	str	r3, [sp, #0]
 800785e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007860:	220a      	movs	r2, #10
 8007862:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8007866:	f7ff fdef 	bl	8007448 <_PrintInt>
        break;
 800786a:	e07a      	b.n	8007962 <SEGGER_RTT_vprintf+0x3ca>
      case 'u':
        v = va_arg(*pParamList, int);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	1d19      	adds	r1, r3, #4
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	6011      	str	r1, [r2, #0]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 10u, Precision, FieldWidth, FormatFlags);
 800787c:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 8007880:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8007884:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007886:	9301      	str	r3, [sp, #4]
 8007888:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800788a:	9300      	str	r3, [sp, #0]
 800788c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800788e:	220a      	movs	r2, #10
 8007890:	f7ff fd2e 	bl	80072f0 <_PrintUnsigned>
        break;
 8007894:	e065      	b.n	8007962 <SEGGER_RTT_vprintf+0x3ca>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	1d19      	adds	r1, r3, #4
 800789c:	687a      	ldr	r2, [r7, #4]
 800789e:	6011      	str	r1, [r2, #0]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, Precision, FieldWidth, FormatFlags);
 80078a6:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 80078aa:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 80078ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80078b0:	9301      	str	r3, [sp, #4]
 80078b2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80078b4:	9300      	str	r3, [sp, #0]
 80078b6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80078b8:	2210      	movs	r2, #16
 80078ba:	f7ff fd19 	bl	80072f0 <_PrintUnsigned>
        break;
 80078be:	e050      	b.n	8007962 <SEGGER_RTT_vprintf+0x3ca>
      case 's':
        {
          const char * s = va_arg(*pParamList, const char *);
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	1d19      	adds	r1, r3, #4
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	6011      	str	r1, [r2, #0]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
          if (s == NULL) {
 80078ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d104      	bne.n	80078de <SEGGER_RTT_vprintf+0x346>
            s = "(NULL)";     // Print (NULL) instead of crashing or breaking, as it is more informative to the user.
 80078d4:	4b37      	ldr	r3, [pc, #220]	@ (80079b4 <SEGGER_RTT_vprintf+0x41c>)
 80078d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
            PrecisionSet = 0; // Make sure (NULL) is printed, even when precision was set.
 80078d8:	2300      	movs	r3, #0
 80078da:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
          }
          do {
            c = *s;
 80078de:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078e0:	781b      	ldrb	r3, [r3, #0]
 80078e2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
            s++;
 80078e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80078e8:	3301      	adds	r3, #1
 80078ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if (c == '\0') {
 80078ec:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80078f0:	2b00      	cmp	r3, #0
 80078f2:	d015      	beq.n	8007920 <SEGGER_RTT_vprintf+0x388>
              break;
            }
            if ((PrecisionSet != 0) && (Precision == 0)) {
 80078f4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d002      	beq.n	8007902 <SEGGER_RTT_vprintf+0x36a>
 80078fc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d010      	beq.n	8007924 <SEGGER_RTT_vprintf+0x38c>
              break;
            }
            _StoreChar(&BufferDesc, c);
 8007902:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 8007906:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800790a:	4611      	mov	r1, r2
 800790c:	4618      	mov	r0, r3
 800790e:	f7ff fcb1 	bl	8007274 <_StoreChar>
            Precision--;
 8007912:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007914:	3b01      	subs	r3, #1
 8007916:	67bb      	str	r3, [r7, #120]	@ 0x78
          } while (BufferDesc.ReturnValue >= 0);
 8007918:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800791a:	2b00      	cmp	r3, #0
 800791c:	dadf      	bge.n	80078de <SEGGER_RTT_vprintf+0x346>
        }
        break;
 800791e:	e020      	b.n	8007962 <SEGGER_RTT_vprintf+0x3ca>
              break;
 8007920:	bf00      	nop
 8007922:	e01e      	b.n	8007962 <SEGGER_RTT_vprintf+0x3ca>
              break;
 8007924:	bf00      	nop
        break;
 8007926:	e01c      	b.n	8007962 <SEGGER_RTT_vprintf+0x3ca>
      case 'p':
        v = va_arg(*pParamList, int);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	1d19      	adds	r1, r3, #4
 800792e:	687a      	ldr	r2, [r7, #4]
 8007930:	6011      	str	r1, [r2, #0]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
        _PrintUnsigned(&BufferDesc, (unsigned)v, 16u, 8u, 8u, 0u);
 8007938:	f8d7 1080 	ldr.w	r1, [r7, #128]	@ 0x80
 800793c:	f107 0054 	add.w	r0, r7, #84	@ 0x54
 8007940:	2300      	movs	r3, #0
 8007942:	9301      	str	r3, [sp, #4]
 8007944:	2308      	movs	r3, #8
 8007946:	9300      	str	r3, [sp, #0]
 8007948:	2308      	movs	r3, #8
 800794a:	2210      	movs	r2, #16
 800794c:	f7ff fcd0 	bl	80072f0 <_PrintUnsigned>
        break;
 8007950:	e007      	b.n	8007962 <SEGGER_RTT_vprintf+0x3ca>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8007952:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007956:	2125      	movs	r1, #37	@ 0x25
 8007958:	4618      	mov	r0, r3
 800795a:	f7ff fc8b 	bl	8007274 <_StoreChar>
        break;
 800795e:	e000      	b.n	8007962 <SEGGER_RTT_vprintf+0x3ca>
      default:
        break;
 8007960:	bf00      	nop
      }
      sFormat++;
 8007962:	68bb      	ldr	r3, [r7, #8]
 8007964:	3301      	adds	r3, #1
 8007966:	60bb      	str	r3, [r7, #8]
 8007968:	e007      	b.n	800797a <SEGGER_RTT_vprintf+0x3e2>
    } else {
      _StoreChar(&BufferDesc, c);
 800796a:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 800796e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8007972:	4611      	mov	r1, r2
 8007974:	4618      	mov	r0, r3
 8007976:	f7ff fc7d 	bl	8007274 <_StoreChar>
    }
  } while (BufferDesc.ReturnValue >= 0);
 800797a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800797c:	2b00      	cmp	r3, #0
 800797e:	f6bf ae1c 	bge.w	80075ba <SEGGER_RTT_vprintf+0x22>
 8007982:	e000      	b.n	8007986 <SEGGER_RTT_vprintf+0x3ee>
      break;
 8007984:	bf00      	nop

  if (BufferDesc.ReturnValue > 0) {
 8007986:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007988:	2b00      	cmp	r3, #0
 800798a:	dd0d      	ble.n	80079a8 <SEGGER_RTT_vprintf+0x410>
    //
    // Write remaining data, if any
    //
    if (BufferDesc.Cnt != 0u) {
 800798c:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800798e:	2b00      	cmp	r3, #0
 8007990:	d006      	beq.n	80079a0 <SEGGER_RTT_vprintf+0x408>
      SEGGER_RTT_Write(BufferIndex, acBuffer, BufferDesc.Cnt);
 8007992:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007994:	f107 0314 	add.w	r3, r7, #20
 8007998:	4619      	mov	r1, r3
 800799a:	68f8      	ldr	r0, [r7, #12]
 800799c:	f7ff fb74 	bl	8007088 <SEGGER_RTT_Write>
    }
    BufferDesc.ReturnValue += (int)BufferDesc.Cnt;
 80079a0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80079a2:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80079a4:	4413      	add	r3, r2
 80079a6:	663b      	str	r3, [r7, #96]	@ 0x60
  }
  return BufferDesc.ReturnValue;
 80079a8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3788      	adds	r7, #136	@ 0x88
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}
 80079b2:	bf00      	nop
 80079b4:	080092c8 	.word	0x080092c8

080079b8 <SEGGER_RTT_printf>:
*          u: Print the argument as an unsigned integer
*          x: Print the argument as an hexadecimal integer
*          s: Print the string pointed to by the argument
*          p: Print the argument as an 8-digit hexadecimal integer. (Argument shall be a pointer to void.)
*/
int SEGGER_RTT_printf(unsigned BufferIndex, const char * sFormat, ...) {
 80079b8:	b40e      	push	{r1, r2, r3}
 80079ba:	b580      	push	{r7, lr}
 80079bc:	b085      	sub	sp, #20
 80079be:	af00      	add	r7, sp, #0
 80079c0:	6078      	str	r0, [r7, #4]
  int r;
  va_list ParamList;

  va_start(ParamList, sFormat);
 80079c2:	f107 0320 	add.w	r3, r7, #32
 80079c6:	60bb      	str	r3, [r7, #8]
  r = SEGGER_RTT_vprintf(BufferIndex, sFormat, &ParamList);
 80079c8:	f107 0308 	add.w	r3, r7, #8
 80079cc:	461a      	mov	r2, r3
 80079ce:	69f9      	ldr	r1, [r7, #28]
 80079d0:	6878      	ldr	r0, [r7, #4]
 80079d2:	f7ff fde1 	bl	8007598 <SEGGER_RTT_vprintf>
 80079d6:	60f8      	str	r0, [r7, #12]
  va_end(ParamList);
  return r;
 80079d8:	68fb      	ldr	r3, [r7, #12]
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3714      	adds	r7, #20
 80079de:	46bd      	mov	sp, r7
 80079e0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80079e4:	b003      	add	sp, #12
 80079e6:	4770      	bx	lr

080079e8 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 80079e8:	b580      	push	{r7, lr}
 80079ea:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 80079ec:	4803      	ldr	r0, [pc, #12]	@ (80079fc <_cbSendSystemDesc+0x14>)
 80079ee:	f000 ff41 	bl	8008874 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 80079f2:	4803      	ldr	r0, [pc, #12]	@ (8007a00 <_cbSendSystemDesc+0x18>)
 80079f4:	f000 ff3e 	bl	8008874 <SEGGER_SYSVIEW_SendSysDesc>
}
 80079f8:	bf00      	nop
 80079fa:	bd80      	pop	{r7, pc}
 80079fc:	080092d0 	.word	0x080092d0
 8007a00:	080092fc 	.word	0x080092fc

08007a04 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8007a04:	b580      	push	{r7, lr}
 8007a06:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8007a08:	4b06      	ldr	r3, [pc, #24]	@ (8007a24 <SEGGER_SYSVIEW_Conf+0x20>)
 8007a0a:	6818      	ldr	r0, [r3, #0]
 8007a0c:	4b05      	ldr	r3, [pc, #20]	@ (8007a24 <SEGGER_SYSVIEW_Conf+0x20>)
 8007a0e:	6819      	ldr	r1, [r3, #0]
 8007a10:	4b05      	ldr	r3, [pc, #20]	@ (8007a28 <SEGGER_SYSVIEW_Conf+0x24>)
 8007a12:	4a06      	ldr	r2, [pc, #24]	@ (8007a2c <SEGGER_SYSVIEW_Conf+0x28>)
 8007a14:	f000 fbb4 	bl	8008180 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8007a18:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8007a1c:	f000 fbf4 	bl	8008208 <SEGGER_SYSVIEW_SetRAMBase>
}
 8007a20:	bf00      	nop
 8007a22:	bd80      	pop	{r7, pc}
 8007a24:	20000004 	.word	0x20000004
 8007a28:	080079e9 	.word	0x080079e9
 8007a2c:	080093b4 	.word	0x080093b4

08007a30 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8007a30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007a32:	b085      	sub	sp, #20
 8007a34:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8007a36:	2300      	movs	r3, #0
 8007a38:	607b      	str	r3, [r7, #4]
 8007a3a:	e033      	b.n	8007aa4 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 8007a3c:	491e      	ldr	r1, [pc, #120]	@ (8007ab8 <_cbSendTaskList+0x88>)
 8007a3e:	687a      	ldr	r2, [r7, #4]
 8007a40:	4613      	mov	r3, r2
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	4413      	add	r3, r2
 8007a46:	009b      	lsls	r3, r3, #2
 8007a48:	440b      	add	r3, r1
 8007a4a:	6818      	ldr	r0, [r3, #0]
 8007a4c:	491a      	ldr	r1, [pc, #104]	@ (8007ab8 <_cbSendTaskList+0x88>)
 8007a4e:	687a      	ldr	r2, [r7, #4]
 8007a50:	4613      	mov	r3, r2
 8007a52:	009b      	lsls	r3, r3, #2
 8007a54:	4413      	add	r3, r2
 8007a56:	009b      	lsls	r3, r3, #2
 8007a58:	440b      	add	r3, r1
 8007a5a:	3304      	adds	r3, #4
 8007a5c:	6819      	ldr	r1, [r3, #0]
 8007a5e:	4c16      	ldr	r4, [pc, #88]	@ (8007ab8 <_cbSendTaskList+0x88>)
 8007a60:	687a      	ldr	r2, [r7, #4]
 8007a62:	4613      	mov	r3, r2
 8007a64:	009b      	lsls	r3, r3, #2
 8007a66:	4413      	add	r3, r2
 8007a68:	009b      	lsls	r3, r3, #2
 8007a6a:	4423      	add	r3, r4
 8007a6c:	3308      	adds	r3, #8
 8007a6e:	681c      	ldr	r4, [r3, #0]
 8007a70:	4d11      	ldr	r5, [pc, #68]	@ (8007ab8 <_cbSendTaskList+0x88>)
 8007a72:	687a      	ldr	r2, [r7, #4]
 8007a74:	4613      	mov	r3, r2
 8007a76:	009b      	lsls	r3, r3, #2
 8007a78:	4413      	add	r3, r2
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	442b      	add	r3, r5
 8007a7e:	330c      	adds	r3, #12
 8007a80:	681d      	ldr	r5, [r3, #0]
 8007a82:	4e0d      	ldr	r6, [pc, #52]	@ (8007ab8 <_cbSendTaskList+0x88>)
 8007a84:	687a      	ldr	r2, [r7, #4]
 8007a86:	4613      	mov	r3, r2
 8007a88:	009b      	lsls	r3, r3, #2
 8007a8a:	4413      	add	r3, r2
 8007a8c:	009b      	lsls	r3, r3, #2
 8007a8e:	4433      	add	r3, r6
 8007a90:	3310      	adds	r3, #16
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	9300      	str	r3, [sp, #0]
 8007a96:	462b      	mov	r3, r5
 8007a98:	4622      	mov	r2, r4
 8007a9a:	f000 f8bd 	bl	8007c18 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	3301      	adds	r3, #1
 8007aa2:	607b      	str	r3, [r7, #4]
 8007aa4:	4b05      	ldr	r3, [pc, #20]	@ (8007abc <_cbSendTaskList+0x8c>)
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	687a      	ldr	r2, [r7, #4]
 8007aaa:	429a      	cmp	r2, r3
 8007aac:	d3c6      	bcc.n	8007a3c <_cbSendTaskList+0xc>
  }
}
 8007aae:	bf00      	nop
 8007ab0:	bf00      	nop
 8007ab2:	370c      	adds	r7, #12
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007ab8:	20005044 	.word	0x20005044
 8007abc:	200050e4 	.word	0x200050e4

08007ac0 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8007ac0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007ac4:	b082      	sub	sp, #8
 8007ac6:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8007ac8:	f7fd fbca 	bl	8005260 <xTaskGetTickCountFromISR>
 8007acc:	4603      	mov	r3, r0
 8007ace:	2200      	movs	r2, #0
 8007ad0:	469a      	mov	sl, r3
 8007ad2:	4693      	mov	fp, r2
 8007ad4:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8007ad8:	e9d7 0100 	ldrd	r0, r1, [r7]
 8007adc:	4602      	mov	r2, r0
 8007ade:	460b      	mov	r3, r1
 8007ae0:	f04f 0a00 	mov.w	sl, #0
 8007ae4:	f04f 0b00 	mov.w	fp, #0
 8007ae8:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 8007aec:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 8007af0:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 8007af4:	4652      	mov	r2, sl
 8007af6:	465b      	mov	r3, fp
 8007af8:	1a14      	subs	r4, r2, r0
 8007afa:	eb63 0501 	sbc.w	r5, r3, r1
 8007afe:	f04f 0200 	mov.w	r2, #0
 8007b02:	f04f 0300 	mov.w	r3, #0
 8007b06:	00ab      	lsls	r3, r5, #2
 8007b08:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 8007b0c:	00a2      	lsls	r2, r4, #2
 8007b0e:	4614      	mov	r4, r2
 8007b10:	461d      	mov	r5, r3
 8007b12:	eb14 0800 	adds.w	r8, r4, r0
 8007b16:	eb45 0901 	adc.w	r9, r5, r1
 8007b1a:	f04f 0200 	mov.w	r2, #0
 8007b1e:	f04f 0300 	mov.w	r3, #0
 8007b22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007b26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007b2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007b2e:	4690      	mov	r8, r2
 8007b30:	4699      	mov	r9, r3
 8007b32:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 8007b36:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 8007b3a:	4610      	mov	r0, r2
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	3708      	adds	r7, #8
 8007b40:	46bd      	mov	sp, r7
 8007b42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

08007b48 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b086      	sub	sp, #24
 8007b4c:	af02      	add	r7, sp, #8
 8007b4e:	60f8      	str	r0, [r7, #12]
 8007b50:	60b9      	str	r1, [r7, #8]
 8007b52:	607a      	str	r2, [r7, #4]
 8007b54:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 8007b56:	2205      	movs	r2, #5
 8007b58:	492b      	ldr	r1, [pc, #172]	@ (8007c08 <SYSVIEW_AddTask+0xc0>)
 8007b5a:	68b8      	ldr	r0, [r7, #8]
 8007b5c:	f001 fa82 	bl	8009064 <memcmp>
 8007b60:	4603      	mov	r3, r0
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d04b      	beq.n	8007bfe <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 8007b66:	4b29      	ldr	r3, [pc, #164]	@ (8007c0c <SYSVIEW_AddTask+0xc4>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	2b07      	cmp	r3, #7
 8007b6c:	d903      	bls.n	8007b76 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 8007b6e:	4828      	ldr	r0, [pc, #160]	@ (8007c10 <SYSVIEW_AddTask+0xc8>)
 8007b70:	f001 fa1c 	bl	8008fac <SEGGER_SYSVIEW_Warn>
    return;
 8007b74:	e044      	b.n	8007c00 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 8007b76:	4b25      	ldr	r3, [pc, #148]	@ (8007c0c <SYSVIEW_AddTask+0xc4>)
 8007b78:	681a      	ldr	r2, [r3, #0]
 8007b7a:	4926      	ldr	r1, [pc, #152]	@ (8007c14 <SYSVIEW_AddTask+0xcc>)
 8007b7c:	4613      	mov	r3, r2
 8007b7e:	009b      	lsls	r3, r3, #2
 8007b80:	4413      	add	r3, r2
 8007b82:	009b      	lsls	r3, r3, #2
 8007b84:	440b      	add	r3, r1
 8007b86:	68fa      	ldr	r2, [r7, #12]
 8007b88:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 8007b8a:	4b20      	ldr	r3, [pc, #128]	@ (8007c0c <SYSVIEW_AddTask+0xc4>)
 8007b8c:	681a      	ldr	r2, [r3, #0]
 8007b8e:	4921      	ldr	r1, [pc, #132]	@ (8007c14 <SYSVIEW_AddTask+0xcc>)
 8007b90:	4613      	mov	r3, r2
 8007b92:	009b      	lsls	r3, r3, #2
 8007b94:	4413      	add	r3, r2
 8007b96:	009b      	lsls	r3, r3, #2
 8007b98:	440b      	add	r3, r1
 8007b9a:	3304      	adds	r3, #4
 8007b9c:	68ba      	ldr	r2, [r7, #8]
 8007b9e:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 8007ba0:	4b1a      	ldr	r3, [pc, #104]	@ (8007c0c <SYSVIEW_AddTask+0xc4>)
 8007ba2:	681a      	ldr	r2, [r3, #0]
 8007ba4:	491b      	ldr	r1, [pc, #108]	@ (8007c14 <SYSVIEW_AddTask+0xcc>)
 8007ba6:	4613      	mov	r3, r2
 8007ba8:	009b      	lsls	r3, r3, #2
 8007baa:	4413      	add	r3, r2
 8007bac:	009b      	lsls	r3, r3, #2
 8007bae:	440b      	add	r3, r1
 8007bb0:	3308      	adds	r3, #8
 8007bb2:	687a      	ldr	r2, [r7, #4]
 8007bb4:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8007bb6:	4b15      	ldr	r3, [pc, #84]	@ (8007c0c <SYSVIEW_AddTask+0xc4>)
 8007bb8:	681a      	ldr	r2, [r3, #0]
 8007bba:	4916      	ldr	r1, [pc, #88]	@ (8007c14 <SYSVIEW_AddTask+0xcc>)
 8007bbc:	4613      	mov	r3, r2
 8007bbe:	009b      	lsls	r3, r3, #2
 8007bc0:	4413      	add	r3, r2
 8007bc2:	009b      	lsls	r3, r3, #2
 8007bc4:	440b      	add	r3, r1
 8007bc6:	330c      	adds	r3, #12
 8007bc8:	683a      	ldr	r2, [r7, #0]
 8007bca:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 8007bcc:	4b0f      	ldr	r3, [pc, #60]	@ (8007c0c <SYSVIEW_AddTask+0xc4>)
 8007bce:	681a      	ldr	r2, [r3, #0]
 8007bd0:	4910      	ldr	r1, [pc, #64]	@ (8007c14 <SYSVIEW_AddTask+0xcc>)
 8007bd2:	4613      	mov	r3, r2
 8007bd4:	009b      	lsls	r3, r3, #2
 8007bd6:	4413      	add	r3, r2
 8007bd8:	009b      	lsls	r3, r3, #2
 8007bda:	440b      	add	r3, r1
 8007bdc:	3310      	adds	r3, #16
 8007bde:	69ba      	ldr	r2, [r7, #24]
 8007be0:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8007be2:	4b0a      	ldr	r3, [pc, #40]	@ (8007c0c <SYSVIEW_AddTask+0xc4>)
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	3301      	adds	r3, #1
 8007be8:	4a08      	ldr	r2, [pc, #32]	@ (8007c0c <SYSVIEW_AddTask+0xc4>)
 8007bea:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 8007bec:	69bb      	ldr	r3, [r7, #24]
 8007bee:	9300      	str	r3, [sp, #0]
 8007bf0:	683b      	ldr	r3, [r7, #0]
 8007bf2:	687a      	ldr	r2, [r7, #4]
 8007bf4:	68b9      	ldr	r1, [r7, #8]
 8007bf6:	68f8      	ldr	r0, [r7, #12]
 8007bf8:	f000 f80e 	bl	8007c18 <SYSVIEW_SendTaskInfo>
 8007bfc:	e000      	b.n	8007c00 <SYSVIEW_AddTask+0xb8>
    return;
 8007bfe:	bf00      	nop

}
 8007c00:	3710      	adds	r7, #16
 8007c02:	46bd      	mov	sp, r7
 8007c04:	bd80      	pop	{r7, pc}
 8007c06:	bf00      	nop
 8007c08:	0800930c 	.word	0x0800930c
 8007c0c:	200050e4 	.word	0x200050e4
 8007c10:	08009314 	.word	0x08009314
 8007c14:	20005044 	.word	0x20005044

08007c18 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b08a      	sub	sp, #40	@ 0x28
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	60f8      	str	r0, [r7, #12]
 8007c20:	60b9      	str	r1, [r7, #8]
 8007c22:	607a      	str	r2, [r7, #4]
 8007c24:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8007c26:	f107 0310 	add.w	r3, r7, #16
 8007c2a:	2218      	movs	r2, #24
 8007c2c:	2100      	movs	r1, #0
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f001 fa28 	bl	8009084 <memset>
  TaskInfo.TaskID     = TaskID;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 8007c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c46:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8007c48:	f107 0310 	add.w	r3, r7, #16
 8007c4c:	4618      	mov	r0, r3
 8007c4e:	f000 fd19 	bl	8008684 <SEGGER_SYSVIEW_SendTaskInfo>
}
 8007c52:	bf00      	nop
 8007c54:	3728      	adds	r7, #40	@ 0x28
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}

08007c5a <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 8007c5a:	b480      	push	{r7}
 8007c5c:	b087      	sub	sp, #28
 8007c5e:	af00      	add	r7, sp, #0
 8007c60:	60f8      	str	r0, [r7, #12]
 8007c62:	60b9      	str	r1, [r7, #8]
 8007c64:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 8007c66:	68bb      	ldr	r3, [r7, #8]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	d105      	bne.n	8007c78 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	1c5a      	adds	r2, r3, #1
 8007c70:	60fa      	str	r2, [r7, #12]
 8007c72:	2200      	movs	r2, #0
 8007c74:	701a      	strb	r2, [r3, #0]
 8007c76:	e022      	b.n	8007cbe <_EncodeStr+0x64>
  } else {
    sStart = pText; // Remember start of string.
 8007c78:	68bb      	ldr	r3, [r7, #8]
 8007c7a:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	1c5a      	adds	r2, r3, #1
 8007c80:	60fa      	str	r2, [r7, #12]
 8007c82:	613b      	str	r3, [r7, #16]
    pPayload += 2;
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	2b80      	cmp	r3, #128	@ 0x80
 8007c88:	d90a      	bls.n	8007ca0 <_EncodeStr+0x46>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 8007c8a:	2380      	movs	r3, #128	@ 0x80
 8007c8c:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 8007c8e:	e007      	b.n	8007ca0 <_EncodeStr+0x46>
      *pPayload++ = *pText++;
 8007c90:	68ba      	ldr	r2, [r7, #8]
 8007c92:	1c53      	adds	r3, r2, #1
 8007c94:	60bb      	str	r3, [r7, #8]
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	1c59      	adds	r1, r3, #1
 8007c9a:	60f9      	str	r1, [r7, #12]
 8007c9c:	7812      	ldrb	r2, [r2, #0]
 8007c9e:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	1e5a      	subs	r2, r3, #1
 8007ca4:	607a      	str	r2, [r7, #4]
 8007ca6:	2b00      	cmp	r3, #0
 8007ca8:	d003      	beq.n	8007cb2 <_EncodeStr+0x58>
 8007caa:	68bb      	ldr	r3, [r7, #8]
 8007cac:	781b      	ldrb	r3, [r3, #0]
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d1ee      	bne.n	8007c90 <_EncodeStr+0x36>
    Limit = (unsigned int)(pText - sStart);
    *pLen++ = (U8)255;
    *pLen++ = (U8)((Limit >> 8) & 255);
    *pLen++ = (U8)(Limit & 255);
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
 8007cb2:	68ba      	ldr	r2, [r7, #8]
 8007cb4:	697b      	ldr	r3, [r7, #20]
 8007cb6:	1ad3      	subs	r3, r2, r3
 8007cb8:	b2da      	uxtb	r2, r3
 8007cba:	693b      	ldr	r3, [r7, #16]
 8007cbc:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  return pPayload;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
}
 8007cc0:	4618      	mov	r0, r3
 8007cc2:	371c      	adds	r7, #28
 8007cc4:	46bd      	mov	sp, r7
 8007cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cca:	4770      	bx	lr

08007ccc <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8007ccc:	b480      	push	{r7}
 8007cce:	b083      	sub	sp, #12
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	3307      	adds	r3, #7
}
 8007cd8:	4618      	mov	r0, r3
 8007cda:	370c      	adds	r7, #12
 8007cdc:	46bd      	mov	sp, r7
 8007cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce2:	4770      	bx	lr

08007ce4 <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 8007ce4:	b580      	push	{r7, lr}
 8007ce6:	b082      	sub	sp, #8
 8007ce8:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007cea:	4b34      	ldr	r3, [pc, #208]	@ (8007dbc <_HandleIncomingPacket+0xd8>)
 8007cec:	7e1b      	ldrb	r3, [r3, #24]
 8007cee:	4618      	mov	r0, r3
 8007cf0:	1cfb      	adds	r3, r7, #3
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	4619      	mov	r1, r3
 8007cf6:	f7ff f8f1 	bl	8006edc <SEGGER_RTT_ReadNoLock>
 8007cfa:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2b00      	cmp	r3, #0
 8007d00:	d057      	beq.n	8007db2 <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 8007d02:	78fb      	ldrb	r3, [r7, #3]
 8007d04:	2b80      	cmp	r3, #128	@ 0x80
 8007d06:	d031      	beq.n	8007d6c <_HandleIncomingPacket+0x88>
 8007d08:	2b80      	cmp	r3, #128	@ 0x80
 8007d0a:	dc40      	bgt.n	8007d8e <_HandleIncomingPacket+0xaa>
 8007d0c:	2b07      	cmp	r3, #7
 8007d0e:	dc15      	bgt.n	8007d3c <_HandleIncomingPacket+0x58>
 8007d10:	2b00      	cmp	r3, #0
 8007d12:	dd3c      	ble.n	8007d8e <_HandleIncomingPacket+0xaa>
 8007d14:	3b01      	subs	r3, #1
 8007d16:	2b06      	cmp	r3, #6
 8007d18:	d839      	bhi.n	8007d8e <_HandleIncomingPacket+0xaa>
 8007d1a:	a201      	add	r2, pc, #4	@ (adr r2, 8007d20 <_HandleIncomingPacket+0x3c>)
 8007d1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d20:	08007d43 	.word	0x08007d43
 8007d24:	08007d49 	.word	0x08007d49
 8007d28:	08007d4f 	.word	0x08007d4f
 8007d2c:	08007d55 	.word	0x08007d55
 8007d30:	08007d5b 	.word	0x08007d5b
 8007d34:	08007d61 	.word	0x08007d61
 8007d38:	08007d67 	.word	0x08007d67
 8007d3c:	2b7f      	cmp	r3, #127	@ 0x7f
 8007d3e:	d033      	beq.n	8007da8 <_HandleIncomingPacket+0xc4>
 8007d40:	e025      	b.n	8007d8e <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 8007d42:	f000 fb25 	bl	8008390 <SEGGER_SYSVIEW_Start>
      break;
 8007d46:	e034      	b.n	8007db2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8007d48:	f000 fbdc 	bl	8008504 <SEGGER_SYSVIEW_Stop>
      break;
 8007d4c:	e031      	b.n	8007db2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 8007d4e:	f000 fdb5 	bl	80088bc <SEGGER_SYSVIEW_RecordSystime>
      break;
 8007d52:	e02e      	b.n	8007db2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8007d54:	f000 fd7a 	bl	800884c <SEGGER_SYSVIEW_SendTaskList>
      break;
 8007d58:	e02b      	b.n	8007db2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8007d5a:	f000 fbf9 	bl	8008550 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 8007d5e:	e028      	b.n	8007db2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 8007d60:	f001 f8e6 	bl	8008f30 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8007d64:	e025      	b.n	8007db2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8007d66:	f001 f8c5 	bl	8008ef4 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8007d6a:	e022      	b.n	8007db2 <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007d6c:	4b13      	ldr	r3, [pc, #76]	@ (8007dbc <_HandleIncomingPacket+0xd8>)
 8007d6e:	7e1b      	ldrb	r3, [r3, #24]
 8007d70:	4618      	mov	r0, r3
 8007d72:	1cfb      	adds	r3, r7, #3
 8007d74:	2201      	movs	r2, #1
 8007d76:	4619      	mov	r1, r3
 8007d78:	f7ff f8b0 	bl	8006edc <SEGGER_RTT_ReadNoLock>
 8007d7c:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d013      	beq.n	8007dac <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8007d84:	78fb      	ldrb	r3, [r7, #3]
 8007d86:	4618      	mov	r0, r3
 8007d88:	f001 f82a 	bl	8008de0 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 8007d8c:	e00e      	b.n	8007dac <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 8007d8e:	78fb      	ldrb	r3, [r7, #3]
 8007d90:	b25b      	sxtb	r3, r3
 8007d92:	2b00      	cmp	r3, #0
 8007d94:	da0c      	bge.n	8007db0 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8007d96:	4b09      	ldr	r3, [pc, #36]	@ (8007dbc <_HandleIncomingPacket+0xd8>)
 8007d98:	7e1b      	ldrb	r3, [r3, #24]
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	1cfb      	adds	r3, r7, #3
 8007d9e:	2201      	movs	r2, #1
 8007da0:	4619      	mov	r1, r3
 8007da2:	f7ff f89b 	bl	8006edc <SEGGER_RTT_ReadNoLock>
      }
      break;
 8007da6:	e003      	b.n	8007db0 <_HandleIncomingPacket+0xcc>
      break;
 8007da8:	bf00      	nop
 8007daa:	e002      	b.n	8007db2 <_HandleIncomingPacket+0xce>
      break;
 8007dac:	bf00      	nop
 8007dae:	e000      	b.n	8007db2 <_HandleIncomingPacket+0xce>
      break;
 8007db0:	bf00      	nop
    }
  }
}
 8007db2:	bf00      	nop
 8007db4:	3708      	adds	r7, #8
 8007db6:	46bd      	mov	sp, r7
 8007db8:	bd80      	pop	{r7, pc}
 8007dba:	bf00      	nop
 8007dbc:	200054f0 	.word	0x200054f0

08007dc0 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8007dc0:	b580      	push	{r7, lr}
 8007dc2:	b08c      	sub	sp, #48	@ 0x30
 8007dc4:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 8007dca:	1d3b      	adds	r3, r7, #4
 8007dcc:	3301      	adds	r3, #1
 8007dce:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 8007dd0:	69fb      	ldr	r3, [r7, #28]
 8007dd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007dd4:	4b31      	ldr	r3, [pc, #196]	@ (8007e9c <_TrySendOverflowPacket+0xdc>)
 8007dd6:	695b      	ldr	r3, [r3, #20]
 8007dd8:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007dda:	e00b      	b.n	8007df4 <_TrySendOverflowPacket+0x34>
 8007ddc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007dde:	b2da      	uxtb	r2, r3
 8007de0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007de2:	1c59      	adds	r1, r3, #1
 8007de4:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8007de6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007dea:	b2d2      	uxtb	r2, r2
 8007dec:	701a      	strb	r2, [r3, #0]
 8007dee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df0:	09db      	lsrs	r3, r3, #7
 8007df2:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007df4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007df6:	2b7f      	cmp	r3, #127	@ 0x7f
 8007df8:	d8f0      	bhi.n	8007ddc <_TrySendOverflowPacket+0x1c>
 8007dfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007dfc:	1c5a      	adds	r2, r3, #1
 8007dfe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e00:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007e02:	b2d2      	uxtb	r2, r2
 8007e04:	701a      	strb	r2, [r3, #0]
 8007e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e08:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8007e0a:	4b25      	ldr	r3, [pc, #148]	@ (8007ea0 <_TrySendOverflowPacket+0xe0>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 8007e10:	4b22      	ldr	r3, [pc, #136]	@ (8007e9c <_TrySendOverflowPacket+0xdc>)
 8007e12:	68db      	ldr	r3, [r3, #12]
 8007e14:	69ba      	ldr	r2, [r7, #24]
 8007e16:	1ad3      	subs	r3, r2, r3
 8007e18:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 8007e1a:	69fb      	ldr	r3, [r7, #28]
 8007e1c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007e1e:	697b      	ldr	r3, [r7, #20]
 8007e20:	623b      	str	r3, [r7, #32]
 8007e22:	e00b      	b.n	8007e3c <_TrySendOverflowPacket+0x7c>
 8007e24:	6a3b      	ldr	r3, [r7, #32]
 8007e26:	b2da      	uxtb	r2, r3
 8007e28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e2a:	1c59      	adds	r1, r3, #1
 8007e2c:	6279      	str	r1, [r7, #36]	@ 0x24
 8007e2e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8007e32:	b2d2      	uxtb	r2, r2
 8007e34:	701a      	strb	r2, [r3, #0]
 8007e36:	6a3b      	ldr	r3, [r7, #32]
 8007e38:	09db      	lsrs	r3, r3, #7
 8007e3a:	623b      	str	r3, [r7, #32]
 8007e3c:	6a3b      	ldr	r3, [r7, #32]
 8007e3e:	2b7f      	cmp	r3, #127	@ 0x7f
 8007e40:	d8f0      	bhi.n	8007e24 <_TrySendOverflowPacket+0x64>
 8007e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e44:	1c5a      	adds	r2, r3, #1
 8007e46:	627a      	str	r2, [r7, #36]	@ 0x24
 8007e48:	6a3a      	ldr	r2, [r7, #32]
 8007e4a:	b2d2      	uxtb	r2, r2
 8007e4c:	701a      	strb	r2, [r3, #0]
 8007e4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e50:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 8007e52:	4b12      	ldr	r3, [pc, #72]	@ (8007e9c <_TrySendOverflowPacket+0xdc>)
 8007e54:	785b      	ldrb	r3, [r3, #1]
 8007e56:	4618      	mov	r0, r3
 8007e58:	1d3b      	adds	r3, r7, #4
 8007e5a:	69fa      	ldr	r2, [r7, #28]
 8007e5c:	1ad3      	subs	r3, r2, r3
 8007e5e:	461a      	mov	r2, r3
 8007e60:	1d3b      	adds	r3, r7, #4
 8007e62:	4619      	mov	r1, r3
 8007e64:	f7f8 f9d4 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8007e68:	4603      	mov	r3, r0
 8007e6a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d009      	beq.n	8007e86 <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8007e72:	4a0a      	ldr	r2, [pc, #40]	@ (8007e9c <_TrySendOverflowPacket+0xdc>)
 8007e74:	69bb      	ldr	r3, [r7, #24]
 8007e76:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 8007e78:	4b08      	ldr	r3, [pc, #32]	@ (8007e9c <_TrySendOverflowPacket+0xdc>)
 8007e7a:	781b      	ldrb	r3, [r3, #0]
 8007e7c:	3b01      	subs	r3, #1
 8007e7e:	b2da      	uxtb	r2, r3
 8007e80:	4b06      	ldr	r3, [pc, #24]	@ (8007e9c <_TrySendOverflowPacket+0xdc>)
 8007e82:	701a      	strb	r2, [r3, #0]
 8007e84:	e004      	b.n	8007e90 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 8007e86:	4b05      	ldr	r3, [pc, #20]	@ (8007e9c <_TrySendOverflowPacket+0xdc>)
 8007e88:	695b      	ldr	r3, [r3, #20]
 8007e8a:	3301      	adds	r3, #1
 8007e8c:	4a03      	ldr	r2, [pc, #12]	@ (8007e9c <_TrySendOverflowPacket+0xdc>)
 8007e8e:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8007e90:	693b      	ldr	r3, [r7, #16]
}
 8007e92:	4618      	mov	r0, r3
 8007e94:	3730      	adds	r7, #48	@ 0x30
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
 8007e9a:	bf00      	nop
 8007e9c:	200054f0 	.word	0x200054f0
 8007ea0:	e0001004 	.word	0xe0001004

08007ea4 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b08a      	sub	sp, #40	@ 0x28
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	60f8      	str	r0, [r7, #12]
 8007eac:	60b9      	str	r1, [r7, #8]
 8007eae:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8007eb0:	4b98      	ldr	r3, [pc, #608]	@ (8008114 <_SendPacket+0x270>)
 8007eb2:	781b      	ldrb	r3, [r3, #0]
 8007eb4:	2b01      	cmp	r3, #1
 8007eb6:	d010      	beq.n	8007eda <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 8007eb8:	4b96      	ldr	r3, [pc, #600]	@ (8008114 <_SendPacket+0x270>)
 8007eba:	781b      	ldrb	r3, [r3, #0]
 8007ebc:	2b00      	cmp	r3, #0
 8007ebe:	f000 812d 	beq.w	800811c <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8007ec2:	4b94      	ldr	r3, [pc, #592]	@ (8008114 <_SendPacket+0x270>)
 8007ec4:	781b      	ldrb	r3, [r3, #0]
 8007ec6:	2b02      	cmp	r3, #2
 8007ec8:	d109      	bne.n	8007ede <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 8007eca:	f7ff ff79 	bl	8007dc0 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 8007ece:	4b91      	ldr	r3, [pc, #580]	@ (8008114 <_SendPacket+0x270>)
 8007ed0:	781b      	ldrb	r3, [r3, #0]
 8007ed2:	2b01      	cmp	r3, #1
 8007ed4:	f040 8124 	bne.w	8008120 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 8007ed8:	e001      	b.n	8007ede <_SendPacket+0x3a>
    goto Send;
 8007eda:	bf00      	nop
 8007edc:	e000      	b.n	8007ee0 <_SendPacket+0x3c>
Send:
 8007ede:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2b1f      	cmp	r3, #31
 8007ee4:	d809      	bhi.n	8007efa <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 8007ee6:	4b8b      	ldr	r3, [pc, #556]	@ (8008114 <_SendPacket+0x270>)
 8007ee8:	69da      	ldr	r2, [r3, #28]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	fa22 f303 	lsr.w	r3, r2, r3
 8007ef0:	f003 0301 	and.w	r3, r3, #1
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	f040 8115 	bne.w	8008124 <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2b17      	cmp	r3, #23
 8007efe:	d807      	bhi.n	8007f10 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	3b01      	subs	r3, #1
 8007f04:	60fb      	str	r3, [r7, #12]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	b2da      	uxtb	r2, r3
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	701a      	strb	r2, [r3, #0]
 8007f0e:	e0c4      	b.n	800809a <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 8007f10:	68ba      	ldr	r2, [r7, #8]
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	1ad3      	subs	r3, r2, r3
 8007f16:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 8007f18:	69fb      	ldr	r3, [r7, #28]
 8007f1a:	2b7f      	cmp	r3, #127	@ 0x7f
 8007f1c:	d912      	bls.n	8007f44 <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 8007f1e:	69fb      	ldr	r3, [r7, #28]
 8007f20:	09da      	lsrs	r2, r3, #7
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	3b01      	subs	r3, #1
 8007f26:	60fb      	str	r3, [r7, #12]
 8007f28:	b2d2      	uxtb	r2, r2
 8007f2a:	68fb      	ldr	r3, [r7, #12]
 8007f2c:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 8007f2e:	69fb      	ldr	r3, [r7, #28]
 8007f30:	b2db      	uxtb	r3, r3
 8007f32:	68fa      	ldr	r2, [r7, #12]
 8007f34:	3a01      	subs	r2, #1
 8007f36:	60fa      	str	r2, [r7, #12]
 8007f38:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007f3c:	b2da      	uxtb	r2, r3
 8007f3e:	68fb      	ldr	r3, [r7, #12]
 8007f40:	701a      	strb	r2, [r3, #0]
 8007f42:	e006      	b.n	8007f52 <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	3b01      	subs	r3, #1
 8007f48:	60fb      	str	r3, [r7, #12]
 8007f4a:	69fb      	ldr	r3, [r7, #28]
 8007f4c:	b2da      	uxtb	r2, r3
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2b7e      	cmp	r3, #126	@ 0x7e
 8007f56:	d807      	bhi.n	8007f68 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	3b01      	subs	r3, #1
 8007f5c:	60fb      	str	r3, [r7, #12]
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	b2da      	uxtb	r2, r3
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	701a      	strb	r2, [r3, #0]
 8007f66:	e098      	b.n	800809a <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007f6e:	d212      	bcs.n	8007f96 <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	09da      	lsrs	r2, r3, #7
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	3b01      	subs	r3, #1
 8007f78:	60fb      	str	r3, [r7, #12]
 8007f7a:	b2d2      	uxtb	r2, r2
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8007f80:	687b      	ldr	r3, [r7, #4]
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	68fa      	ldr	r2, [r7, #12]
 8007f86:	3a01      	subs	r2, #1
 8007f88:	60fa      	str	r2, [r7, #12]
 8007f8a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007f8e:	b2da      	uxtb	r2, r3
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	701a      	strb	r2, [r3, #0]
 8007f94:	e081      	b.n	800809a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8007f9c:	d21d      	bcs.n	8007fda <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	0b9a      	lsrs	r2, r3, #14
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	3b01      	subs	r3, #1
 8007fa6:	60fb      	str	r3, [r7, #12]
 8007fa8:	b2d2      	uxtb	r2, r2
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	09db      	lsrs	r3, r3, #7
 8007fb2:	b2db      	uxtb	r3, r3
 8007fb4:	68fa      	ldr	r2, [r7, #12]
 8007fb6:	3a01      	subs	r2, #1
 8007fb8:	60fa      	str	r2, [r7, #12]
 8007fba:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007fbe:	b2da      	uxtb	r2, r3
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	b2db      	uxtb	r3, r3
 8007fc8:	68fa      	ldr	r2, [r7, #12]
 8007fca:	3a01      	subs	r2, #1
 8007fcc:	60fa      	str	r2, [r7, #12]
 8007fce:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007fd2:	b2da      	uxtb	r2, r3
 8007fd4:	68fb      	ldr	r3, [r7, #12]
 8007fd6:	701a      	strb	r2, [r3, #0]
 8007fd8:	e05f      	b.n	800809a <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007fe0:	d228      	bcs.n	8008034 <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	0d5a      	lsrs	r2, r3, #21
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	3b01      	subs	r3, #1
 8007fea:	60fb      	str	r3, [r7, #12]
 8007fec:	b2d2      	uxtb	r2, r2
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	0b9b      	lsrs	r3, r3, #14
 8007ff6:	b2db      	uxtb	r3, r3
 8007ff8:	68fa      	ldr	r2, [r7, #12]
 8007ffa:	3a01      	subs	r2, #1
 8007ffc:	60fa      	str	r2, [r7, #12]
 8007ffe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008002:	b2da      	uxtb	r2, r3
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	09db      	lsrs	r3, r3, #7
 800800c:	b2db      	uxtb	r3, r3
 800800e:	68fa      	ldr	r2, [r7, #12]
 8008010:	3a01      	subs	r2, #1
 8008012:	60fa      	str	r2, [r7, #12]
 8008014:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008018:	b2da      	uxtb	r2, r3
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	b2db      	uxtb	r3, r3
 8008022:	68fa      	ldr	r2, [r7, #12]
 8008024:	3a01      	subs	r2, #1
 8008026:	60fa      	str	r2, [r7, #12]
 8008028:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800802c:	b2da      	uxtb	r2, r3
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	701a      	strb	r2, [r3, #0]
 8008032:	e032      	b.n	800809a <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	0f1a      	lsrs	r2, r3, #28
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	3b01      	subs	r3, #1
 800803c:	60fb      	str	r3, [r7, #12]
 800803e:	b2d2      	uxtb	r2, r2
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	0d5b      	lsrs	r3, r3, #21
 8008048:	b2db      	uxtb	r3, r3
 800804a:	68fa      	ldr	r2, [r7, #12]
 800804c:	3a01      	subs	r2, #1
 800804e:	60fa      	str	r2, [r7, #12]
 8008050:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008054:	b2da      	uxtb	r2, r3
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	0b9b      	lsrs	r3, r3, #14
 800805e:	b2db      	uxtb	r3, r3
 8008060:	68fa      	ldr	r2, [r7, #12]
 8008062:	3a01      	subs	r2, #1
 8008064:	60fa      	str	r2, [r7, #12]
 8008066:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800806a:	b2da      	uxtb	r2, r3
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	09db      	lsrs	r3, r3, #7
 8008074:	b2db      	uxtb	r3, r3
 8008076:	68fa      	ldr	r2, [r7, #12]
 8008078:	3a01      	subs	r2, #1
 800807a:	60fa      	str	r2, [r7, #12]
 800807c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008080:	b2da      	uxtb	r2, r3
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	b2db      	uxtb	r3, r3
 800808a:	68fa      	ldr	r2, [r7, #12]
 800808c:	3a01      	subs	r2, #1
 800808e:	60fa      	str	r2, [r7, #12]
 8008090:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008094:	b2da      	uxtb	r2, r3
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800809a:	4b1f      	ldr	r3, [pc, #124]	@ (8008118 <_SendPacket+0x274>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80080a0:	4b1c      	ldr	r3, [pc, #112]	@ (8008114 <_SendPacket+0x270>)
 80080a2:	68db      	ldr	r3, [r3, #12]
 80080a4:	69ba      	ldr	r2, [r7, #24]
 80080a6:	1ad3      	subs	r3, r2, r3
 80080a8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 80080aa:	68bb      	ldr	r3, [r7, #8]
 80080ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	623b      	str	r3, [r7, #32]
 80080b2:	e00b      	b.n	80080cc <_SendPacket+0x228>
 80080b4:	6a3b      	ldr	r3, [r7, #32]
 80080b6:	b2da      	uxtb	r2, r3
 80080b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080ba:	1c59      	adds	r1, r3, #1
 80080bc:	6279      	str	r1, [r7, #36]	@ 0x24
 80080be:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80080c2:	b2d2      	uxtb	r2, r2
 80080c4:	701a      	strb	r2, [r3, #0]
 80080c6:	6a3b      	ldr	r3, [r7, #32]
 80080c8:	09db      	lsrs	r3, r3, #7
 80080ca:	623b      	str	r3, [r7, #32]
 80080cc:	6a3b      	ldr	r3, [r7, #32]
 80080ce:	2b7f      	cmp	r3, #127	@ 0x7f
 80080d0:	d8f0      	bhi.n	80080b4 <_SendPacket+0x210>
 80080d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080d4:	1c5a      	adds	r2, r3, #1
 80080d6:	627a      	str	r2, [r7, #36]	@ 0x24
 80080d8:	6a3a      	ldr	r2, [r7, #32]
 80080da:	b2d2      	uxtb	r2, r2
 80080dc:	701a      	strb	r2, [r3, #0]
 80080de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080e0:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 80080e2:	4b0c      	ldr	r3, [pc, #48]	@ (8008114 <_SendPacket+0x270>)
 80080e4:	785b      	ldrb	r3, [r3, #1]
 80080e6:	4618      	mov	r0, r3
 80080e8:	68ba      	ldr	r2, [r7, #8]
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	1ad3      	subs	r3, r2, r3
 80080ee:	461a      	mov	r2, r3
 80080f0:	68f9      	ldr	r1, [r7, #12]
 80080f2:	f7f8 f88d 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80080f6:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 80080f8:	693b      	ldr	r3, [r7, #16]
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d003      	beq.n	8008106 <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80080fe:	4a05      	ldr	r2, [pc, #20]	@ (8008114 <_SendPacket+0x270>)
 8008100:	69bb      	ldr	r3, [r7, #24]
 8008102:	60d3      	str	r3, [r2, #12]
 8008104:	e00f      	b.n	8008126 <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 8008106:	4b03      	ldr	r3, [pc, #12]	@ (8008114 <_SendPacket+0x270>)
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	3301      	adds	r3, #1
 800810c:	b2da      	uxtb	r2, r3
 800810e:	4b01      	ldr	r3, [pc, #4]	@ (8008114 <_SendPacket+0x270>)
 8008110:	701a      	strb	r2, [r3, #0]
 8008112:	e008      	b.n	8008126 <_SendPacket+0x282>
 8008114:	200054f0 	.word	0x200054f0
 8008118:	e0001004 	.word	0xe0001004
    goto SendDone;
 800811c:	bf00      	nop
 800811e:	e002      	b.n	8008126 <_SendPacket+0x282>
      goto SendDone;
 8008120:	bf00      	nop
 8008122:	e000      	b.n	8008126 <_SendPacket+0x282>
      goto SendDone;
 8008124:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8008126:	4b14      	ldr	r3, [pc, #80]	@ (8008178 <_SendPacket+0x2d4>)
 8008128:	7e1b      	ldrb	r3, [r3, #24]
 800812a:	4619      	mov	r1, r3
 800812c:	4a13      	ldr	r2, [pc, #76]	@ (800817c <_SendPacket+0x2d8>)
 800812e:	460b      	mov	r3, r1
 8008130:	005b      	lsls	r3, r3, #1
 8008132:	440b      	add	r3, r1
 8008134:	00db      	lsls	r3, r3, #3
 8008136:	4413      	add	r3, r2
 8008138:	336c      	adds	r3, #108	@ 0x6c
 800813a:	681a      	ldr	r2, [r3, #0]
 800813c:	4b0e      	ldr	r3, [pc, #56]	@ (8008178 <_SendPacket+0x2d4>)
 800813e:	7e1b      	ldrb	r3, [r3, #24]
 8008140:	4618      	mov	r0, r3
 8008142:	490e      	ldr	r1, [pc, #56]	@ (800817c <_SendPacket+0x2d8>)
 8008144:	4603      	mov	r3, r0
 8008146:	005b      	lsls	r3, r3, #1
 8008148:	4403      	add	r3, r0
 800814a:	00db      	lsls	r3, r3, #3
 800814c:	440b      	add	r3, r1
 800814e:	3370      	adds	r3, #112	@ 0x70
 8008150:	681b      	ldr	r3, [r3, #0]
 8008152:	429a      	cmp	r2, r3
 8008154:	d00b      	beq.n	800816e <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8008156:	4b08      	ldr	r3, [pc, #32]	@ (8008178 <_SendPacket+0x2d4>)
 8008158:	789b      	ldrb	r3, [r3, #2]
 800815a:	2b00      	cmp	r3, #0
 800815c:	d107      	bne.n	800816e <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800815e:	4b06      	ldr	r3, [pc, #24]	@ (8008178 <_SendPacket+0x2d4>)
 8008160:	2201      	movs	r2, #1
 8008162:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8008164:	f7ff fdbe 	bl	8007ce4 <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8008168:	4b03      	ldr	r3, [pc, #12]	@ (8008178 <_SendPacket+0x2d4>)
 800816a:	2200      	movs	r2, #0
 800816c:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800816e:	bf00      	nop
 8008170:	3728      	adds	r7, #40	@ 0x28
 8008172:	46bd      	mov	sp, r7
 8008174:	bd80      	pop	{r7, pc}
 8008176:	bf00      	nop
 8008178:	200054f0 	.word	0x200054f0
 800817c:	20004b8c 	.word	0x20004b8c

08008180 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8008180:	b580      	push	{r7, lr}
 8008182:	b086      	sub	sp, #24
 8008184:	af02      	add	r7, sp, #8
 8008186:	60f8      	str	r0, [r7, #12]
 8008188:	60b9      	str	r1, [r7, #8]
 800818a:	607a      	str	r2, [r7, #4]
 800818c:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800818e:	2300      	movs	r3, #0
 8008190:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8008194:	4917      	ldr	r1, [pc, #92]	@ (80081f4 <SEGGER_SYSVIEW_Init+0x74>)
 8008196:	4818      	ldr	r0, [pc, #96]	@ (80081f8 <SEGGER_SYSVIEW_Init+0x78>)
 8008198:	f7fe ff9c 	bl	80070d4 <SEGGER_RTT_AllocUpBuffer>
 800819c:	4603      	mov	r3, r0
 800819e:	b2da      	uxtb	r2, r3
 80081a0:	4b16      	ldr	r3, [pc, #88]	@ (80081fc <SEGGER_SYSVIEW_Init+0x7c>)
 80081a2:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 80081a4:	4b15      	ldr	r3, [pc, #84]	@ (80081fc <SEGGER_SYSVIEW_Init+0x7c>)
 80081a6:	785a      	ldrb	r2, [r3, #1]
 80081a8:	4b14      	ldr	r3, [pc, #80]	@ (80081fc <SEGGER_SYSVIEW_Init+0x7c>)
 80081aa:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 80081ac:	4b13      	ldr	r3, [pc, #76]	@ (80081fc <SEGGER_SYSVIEW_Init+0x7c>)
 80081ae:	7e1b      	ldrb	r3, [r3, #24]
 80081b0:	4618      	mov	r0, r3
 80081b2:	2300      	movs	r3, #0
 80081b4:	9300      	str	r3, [sp, #0]
 80081b6:	2308      	movs	r3, #8
 80081b8:	4a11      	ldr	r2, [pc, #68]	@ (8008200 <SEGGER_SYSVIEW_Init+0x80>)
 80081ba:	490f      	ldr	r1, [pc, #60]	@ (80081f8 <SEGGER_SYSVIEW_Init+0x78>)
 80081bc:	f7ff f80e 	bl	80071dc <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 80081c0:	4b0e      	ldr	r3, [pc, #56]	@ (80081fc <SEGGER_SYSVIEW_Init+0x7c>)
 80081c2:	2200      	movs	r2, #0
 80081c4:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80081c6:	4b0f      	ldr	r3, [pc, #60]	@ (8008204 <SEGGER_SYSVIEW_Init+0x84>)
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	4a0c      	ldr	r2, [pc, #48]	@ (80081fc <SEGGER_SYSVIEW_Init+0x7c>)
 80081cc:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 80081ce:	4a0b      	ldr	r2, [pc, #44]	@ (80081fc <SEGGER_SYSVIEW_Init+0x7c>)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 80081d4:	4a09      	ldr	r2, [pc, #36]	@ (80081fc <SEGGER_SYSVIEW_Init+0x7c>)
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 80081da:	4a08      	ldr	r2, [pc, #32]	@ (80081fc <SEGGER_SYSVIEW_Init+0x7c>)
 80081dc:	68bb      	ldr	r3, [r7, #8]
 80081de:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 80081e0:	4a06      	ldr	r2, [pc, #24]	@ (80081fc <SEGGER_SYSVIEW_Init+0x7c>)
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 80081e6:	4b05      	ldr	r3, [pc, #20]	@ (80081fc <SEGGER_SYSVIEW_Init+0x7c>)
 80081e8:	2200      	movs	r2, #0
 80081ea:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 80081ec:	bf00      	nop
 80081ee:	3710      	adds	r7, #16
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}
 80081f4:	200050e8 	.word	0x200050e8
 80081f8:	0800936c 	.word	0x0800936c
 80081fc:	200054f0 	.word	0x200054f0
 8008200:	200054e8 	.word	0x200054e8
 8008204:	e0001004 	.word	0xe0001004

08008208 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8008208:	b480      	push	{r7}
 800820a:	b083      	sub	sp, #12
 800820c:	af00      	add	r7, sp, #0
 800820e:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8008210:	4a04      	ldr	r2, [pc, #16]	@ (8008224 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	6113      	str	r3, [r2, #16]
}
 8008216:	bf00      	nop
 8008218:	370c      	adds	r7, #12
 800821a:	46bd      	mov	sp, r7
 800821c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008220:	4770      	bx	lr
 8008222:	bf00      	nop
 8008224:	200054f0 	.word	0x200054f0

08008228 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8008228:	b580      	push	{r7, lr}
 800822a:	b084      	sub	sp, #16
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8008230:	f3ef 8311 	mrs	r3, BASEPRI
 8008234:	f04f 0120 	mov.w	r1, #32
 8008238:	f381 8811 	msr	BASEPRI, r1
 800823c:	60fb      	str	r3, [r7, #12]
 800823e:	4808      	ldr	r0, [pc, #32]	@ (8008260 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8008240:	f7ff fd44 	bl	8007ccc <_PreparePacket>
 8008244:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8008246:	687a      	ldr	r2, [r7, #4]
 8008248:	68b9      	ldr	r1, [r7, #8]
 800824a:	68b8      	ldr	r0, [r7, #8]
 800824c:	f7ff fe2a 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	f383 8811 	msr	BASEPRI, r3
}
 8008256:	bf00      	nop
 8008258:	3710      	adds	r7, #16
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop
 8008260:	20005520 	.word	0x20005520

08008264 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8008264:	b580      	push	{r7, lr}
 8008266:	b088      	sub	sp, #32
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
 800826c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800826e:	f3ef 8311 	mrs	r3, BASEPRI
 8008272:	f04f 0120 	mov.w	r1, #32
 8008276:	f381 8811 	msr	BASEPRI, r1
 800827a:	617b      	str	r3, [r7, #20]
 800827c:	4816      	ldr	r0, [pc, #88]	@ (80082d8 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800827e:	f7ff fd25 	bl	8007ccc <_PreparePacket>
 8008282:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008284:	693b      	ldr	r3, [r7, #16]
 8008286:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	61fb      	str	r3, [r7, #28]
 800828c:	683b      	ldr	r3, [r7, #0]
 800828e:	61bb      	str	r3, [r7, #24]
 8008290:	e00b      	b.n	80082aa <SEGGER_SYSVIEW_RecordU32+0x46>
 8008292:	69bb      	ldr	r3, [r7, #24]
 8008294:	b2da      	uxtb	r2, r3
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	1c59      	adds	r1, r3, #1
 800829a:	61f9      	str	r1, [r7, #28]
 800829c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80082a0:	b2d2      	uxtb	r2, r2
 80082a2:	701a      	strb	r2, [r3, #0]
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	09db      	lsrs	r3, r3, #7
 80082a8:	61bb      	str	r3, [r7, #24]
 80082aa:	69bb      	ldr	r3, [r7, #24]
 80082ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80082ae:	d8f0      	bhi.n	8008292 <SEGGER_SYSVIEW_RecordU32+0x2e>
 80082b0:	69fb      	ldr	r3, [r7, #28]
 80082b2:	1c5a      	adds	r2, r3, #1
 80082b4:	61fa      	str	r2, [r7, #28]
 80082b6:	69ba      	ldr	r2, [r7, #24]
 80082b8:	b2d2      	uxtb	r2, r2
 80082ba:	701a      	strb	r2, [r3, #0]
 80082bc:	69fb      	ldr	r3, [r7, #28]
 80082be:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 80082c0:	687a      	ldr	r2, [r7, #4]
 80082c2:	68f9      	ldr	r1, [r7, #12]
 80082c4:	6938      	ldr	r0, [r7, #16]
 80082c6:	f7ff fded 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 80082ca:	697b      	ldr	r3, [r7, #20]
 80082cc:	f383 8811 	msr	BASEPRI, r3
}
 80082d0:	bf00      	nop
 80082d2:	3720      	adds	r7, #32
 80082d4:	46bd      	mov	sp, r7
 80082d6:	bd80      	pop	{r7, pc}
 80082d8:	20005520 	.word	0x20005520

080082dc <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 80082dc:	b580      	push	{r7, lr}
 80082de:	b08c      	sub	sp, #48	@ 0x30
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	60f8      	str	r0, [r7, #12]
 80082e4:	60b9      	str	r1, [r7, #8]
 80082e6:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80082e8:	f3ef 8311 	mrs	r3, BASEPRI
 80082ec:	f04f 0120 	mov.w	r1, #32
 80082f0:	f381 8811 	msr	BASEPRI, r1
 80082f4:	61fb      	str	r3, [r7, #28]
 80082f6:	4825      	ldr	r0, [pc, #148]	@ (800838c <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 80082f8:	f7ff fce8 	bl	8007ccc <_PreparePacket>
 80082fc:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 80082fe:	69bb      	ldr	r3, [r7, #24]
 8008300:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8008302:	697b      	ldr	r3, [r7, #20]
 8008304:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008306:	68bb      	ldr	r3, [r7, #8]
 8008308:	62bb      	str	r3, [r7, #40]	@ 0x28
 800830a:	e00b      	b.n	8008324 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800830c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800830e:	b2da      	uxtb	r2, r3
 8008310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008312:	1c59      	adds	r1, r3, #1
 8008314:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8008316:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800831a:	b2d2      	uxtb	r2, r2
 800831c:	701a      	strb	r2, [r3, #0]
 800831e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008320:	09db      	lsrs	r3, r3, #7
 8008322:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008324:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008326:	2b7f      	cmp	r3, #127	@ 0x7f
 8008328:	d8f0      	bhi.n	800830c <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800832a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800832c:	1c5a      	adds	r2, r3, #1
 800832e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008330:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008332:	b2d2      	uxtb	r2, r2
 8008334:	701a      	strb	r2, [r3, #0]
 8008336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008338:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800833a:	697b      	ldr	r3, [r7, #20]
 800833c:	627b      	str	r3, [r7, #36]	@ 0x24
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	623b      	str	r3, [r7, #32]
 8008342:	e00b      	b.n	800835c <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8008344:	6a3b      	ldr	r3, [r7, #32]
 8008346:	b2da      	uxtb	r2, r3
 8008348:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800834a:	1c59      	adds	r1, r3, #1
 800834c:	6279      	str	r1, [r7, #36]	@ 0x24
 800834e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008352:	b2d2      	uxtb	r2, r2
 8008354:	701a      	strb	r2, [r3, #0]
 8008356:	6a3b      	ldr	r3, [r7, #32]
 8008358:	09db      	lsrs	r3, r3, #7
 800835a:	623b      	str	r3, [r7, #32]
 800835c:	6a3b      	ldr	r3, [r7, #32]
 800835e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008360:	d8f0      	bhi.n	8008344 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8008362:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008364:	1c5a      	adds	r2, r3, #1
 8008366:	627a      	str	r2, [r7, #36]	@ 0x24
 8008368:	6a3a      	ldr	r2, [r7, #32]
 800836a:	b2d2      	uxtb	r2, r2
 800836c:	701a      	strb	r2, [r3, #0]
 800836e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008370:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8008372:	68fa      	ldr	r2, [r7, #12]
 8008374:	6979      	ldr	r1, [r7, #20]
 8008376:	69b8      	ldr	r0, [r7, #24]
 8008378:	f7ff fd94 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 800837c:	69fb      	ldr	r3, [r7, #28]
 800837e:	f383 8811 	msr	BASEPRI, r3
}
 8008382:	bf00      	nop
 8008384:	3730      	adds	r7, #48	@ 0x30
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
 800838a:	bf00      	nop
 800838c:	20005520 	.word	0x20005520

08008390 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8008390:	b580      	push	{r7, lr}
 8008392:	b08c      	sub	sp, #48	@ 0x30
 8008394:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8008396:	4b58      	ldr	r3, [pc, #352]	@ (80084f8 <SEGGER_SYSVIEW_Start+0x168>)
 8008398:	2201      	movs	r2, #1
 800839a:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800839c:	f3ef 8311 	mrs	r3, BASEPRI
 80083a0:	f04f 0120 	mov.w	r1, #32
 80083a4:	f381 8811 	msr	BASEPRI, r1
 80083a8:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 80083aa:	4b53      	ldr	r3, [pc, #332]	@ (80084f8 <SEGGER_SYSVIEW_Start+0x168>)
 80083ac:	785b      	ldrb	r3, [r3, #1]
 80083ae:	220a      	movs	r2, #10
 80083b0:	4952      	ldr	r1, [pc, #328]	@ (80084fc <SEGGER_SYSVIEW_Start+0x16c>)
 80083b2:	4618      	mov	r0, r3
 80083b4:	f7f7 ff2c 	bl	8000210 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 80083be:	200a      	movs	r0, #10
 80083c0:	f7ff ff32 	bl	8008228 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 80083c4:	f3ef 8311 	mrs	r3, BASEPRI
 80083c8:	f04f 0120 	mov.w	r1, #32
 80083cc:	f381 8811 	msr	BASEPRI, r1
 80083d0:	60bb      	str	r3, [r7, #8]
 80083d2:	484b      	ldr	r0, [pc, #300]	@ (8008500 <SEGGER_SYSVIEW_Start+0x170>)
 80083d4:	f7ff fc7a 	bl	8007ccc <_PreparePacket>
 80083d8:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 80083de:	683b      	ldr	r3, [r7, #0]
 80083e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80083e2:	4b45      	ldr	r3, [pc, #276]	@ (80084f8 <SEGGER_SYSVIEW_Start+0x168>)
 80083e4:	685b      	ldr	r3, [r3, #4]
 80083e6:	62bb      	str	r3, [r7, #40]	@ 0x28
 80083e8:	e00b      	b.n	8008402 <SEGGER_SYSVIEW_Start+0x72>
 80083ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083ec:	b2da      	uxtb	r2, r3
 80083ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083f0:	1c59      	adds	r1, r3, #1
 80083f2:	62f9      	str	r1, [r7, #44]	@ 0x2c
 80083f4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80083f8:	b2d2      	uxtb	r2, r2
 80083fa:	701a      	strb	r2, [r3, #0]
 80083fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083fe:	09db      	lsrs	r3, r3, #7
 8008400:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008402:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008404:	2b7f      	cmp	r3, #127	@ 0x7f
 8008406:	d8f0      	bhi.n	80083ea <SEGGER_SYSVIEW_Start+0x5a>
 8008408:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800840a:	1c5a      	adds	r2, r3, #1
 800840c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800840e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008410:	b2d2      	uxtb	r2, r2
 8008412:	701a      	strb	r2, [r3, #0]
 8008414:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008416:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8008418:	683b      	ldr	r3, [r7, #0]
 800841a:	627b      	str	r3, [r7, #36]	@ 0x24
 800841c:	4b36      	ldr	r3, [pc, #216]	@ (80084f8 <SEGGER_SYSVIEW_Start+0x168>)
 800841e:	689b      	ldr	r3, [r3, #8]
 8008420:	623b      	str	r3, [r7, #32]
 8008422:	e00b      	b.n	800843c <SEGGER_SYSVIEW_Start+0xac>
 8008424:	6a3b      	ldr	r3, [r7, #32]
 8008426:	b2da      	uxtb	r2, r3
 8008428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800842a:	1c59      	adds	r1, r3, #1
 800842c:	6279      	str	r1, [r7, #36]	@ 0x24
 800842e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008432:	b2d2      	uxtb	r2, r2
 8008434:	701a      	strb	r2, [r3, #0]
 8008436:	6a3b      	ldr	r3, [r7, #32]
 8008438:	09db      	lsrs	r3, r3, #7
 800843a:	623b      	str	r3, [r7, #32]
 800843c:	6a3b      	ldr	r3, [r7, #32]
 800843e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008440:	d8f0      	bhi.n	8008424 <SEGGER_SYSVIEW_Start+0x94>
 8008442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008444:	1c5a      	adds	r2, r3, #1
 8008446:	627a      	str	r2, [r7, #36]	@ 0x24
 8008448:	6a3a      	ldr	r2, [r7, #32]
 800844a:	b2d2      	uxtb	r2, r2
 800844c:	701a      	strb	r2, [r3, #0]
 800844e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008450:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8008452:	683b      	ldr	r3, [r7, #0]
 8008454:	61fb      	str	r3, [r7, #28]
 8008456:	4b28      	ldr	r3, [pc, #160]	@ (80084f8 <SEGGER_SYSVIEW_Start+0x168>)
 8008458:	691b      	ldr	r3, [r3, #16]
 800845a:	61bb      	str	r3, [r7, #24]
 800845c:	e00b      	b.n	8008476 <SEGGER_SYSVIEW_Start+0xe6>
 800845e:	69bb      	ldr	r3, [r7, #24]
 8008460:	b2da      	uxtb	r2, r3
 8008462:	69fb      	ldr	r3, [r7, #28]
 8008464:	1c59      	adds	r1, r3, #1
 8008466:	61f9      	str	r1, [r7, #28]
 8008468:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800846c:	b2d2      	uxtb	r2, r2
 800846e:	701a      	strb	r2, [r3, #0]
 8008470:	69bb      	ldr	r3, [r7, #24]
 8008472:	09db      	lsrs	r3, r3, #7
 8008474:	61bb      	str	r3, [r7, #24]
 8008476:	69bb      	ldr	r3, [r7, #24]
 8008478:	2b7f      	cmp	r3, #127	@ 0x7f
 800847a:	d8f0      	bhi.n	800845e <SEGGER_SYSVIEW_Start+0xce>
 800847c:	69fb      	ldr	r3, [r7, #28]
 800847e:	1c5a      	adds	r2, r3, #1
 8008480:	61fa      	str	r2, [r7, #28]
 8008482:	69ba      	ldr	r2, [r7, #24]
 8008484:	b2d2      	uxtb	r2, r2
 8008486:	701a      	strb	r2, [r3, #0]
 8008488:	69fb      	ldr	r3, [r7, #28]
 800848a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800848c:	683b      	ldr	r3, [r7, #0]
 800848e:	617b      	str	r3, [r7, #20]
 8008490:	2300      	movs	r3, #0
 8008492:	613b      	str	r3, [r7, #16]
 8008494:	e00b      	b.n	80084ae <SEGGER_SYSVIEW_Start+0x11e>
 8008496:	693b      	ldr	r3, [r7, #16]
 8008498:	b2da      	uxtb	r2, r3
 800849a:	697b      	ldr	r3, [r7, #20]
 800849c:	1c59      	adds	r1, r3, #1
 800849e:	6179      	str	r1, [r7, #20]
 80084a0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80084a4:	b2d2      	uxtb	r2, r2
 80084a6:	701a      	strb	r2, [r3, #0]
 80084a8:	693b      	ldr	r3, [r7, #16]
 80084aa:	09db      	lsrs	r3, r3, #7
 80084ac:	613b      	str	r3, [r7, #16]
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	2b7f      	cmp	r3, #127	@ 0x7f
 80084b2:	d8f0      	bhi.n	8008496 <SEGGER_SYSVIEW_Start+0x106>
 80084b4:	697b      	ldr	r3, [r7, #20]
 80084b6:	1c5a      	adds	r2, r3, #1
 80084b8:	617a      	str	r2, [r7, #20]
 80084ba:	693a      	ldr	r2, [r7, #16]
 80084bc:	b2d2      	uxtb	r2, r2
 80084be:	701a      	strb	r2, [r3, #0]
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80084c4:	2218      	movs	r2, #24
 80084c6:	6839      	ldr	r1, [r7, #0]
 80084c8:	6878      	ldr	r0, [r7, #4]
 80084ca:	f7ff fceb 	bl	8007ea4 <_SendPacket>
      RECORD_END();
 80084ce:	68bb      	ldr	r3, [r7, #8]
 80084d0:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80084d4:	4b08      	ldr	r3, [pc, #32]	@ (80084f8 <SEGGER_SYSVIEW_Start+0x168>)
 80084d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084d8:	2b00      	cmp	r3, #0
 80084da:	d002      	beq.n	80084e2 <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 80084dc:	4b06      	ldr	r3, [pc, #24]	@ (80084f8 <SEGGER_SYSVIEW_Start+0x168>)
 80084de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80084e0:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80084e2:	f000 f9eb 	bl	80088bc <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80084e6:	f000 f9b1 	bl	800884c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80084ea:	f000 fd21 	bl	8008f30 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80084ee:	bf00      	nop
 80084f0:	3730      	adds	r7, #48	@ 0x30
 80084f2:	46bd      	mov	sp, r7
 80084f4:	bd80      	pop	{r7, pc}
 80084f6:	bf00      	nop
 80084f8:	200054f0 	.word	0x200054f0
 80084fc:	080093bc 	.word	0x080093bc
 8008500:	20005520 	.word	0x20005520

08008504 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8008504:	b580      	push	{r7, lr}
 8008506:	b082      	sub	sp, #8
 8008508:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800850a:	f3ef 8311 	mrs	r3, BASEPRI
 800850e:	f04f 0120 	mov.w	r1, #32
 8008512:	f381 8811 	msr	BASEPRI, r1
 8008516:	607b      	str	r3, [r7, #4]
 8008518:	480b      	ldr	r0, [pc, #44]	@ (8008548 <SEGGER_SYSVIEW_Stop+0x44>)
 800851a:	f7ff fbd7 	bl	8007ccc <_PreparePacket>
 800851e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8008520:	4b0a      	ldr	r3, [pc, #40]	@ (800854c <SEGGER_SYSVIEW_Stop+0x48>)
 8008522:	781b      	ldrb	r3, [r3, #0]
 8008524:	2b00      	cmp	r3, #0
 8008526:	d007      	beq.n	8008538 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8008528:	220b      	movs	r2, #11
 800852a:	6839      	ldr	r1, [r7, #0]
 800852c:	6838      	ldr	r0, [r7, #0]
 800852e:	f7ff fcb9 	bl	8007ea4 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8008532:	4b06      	ldr	r3, [pc, #24]	@ (800854c <SEGGER_SYSVIEW_Stop+0x48>)
 8008534:	2200      	movs	r2, #0
 8008536:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	f383 8811 	msr	BASEPRI, r3
}
 800853e:	bf00      	nop
 8008540:	3708      	adds	r7, #8
 8008542:	46bd      	mov	sp, r7
 8008544:	bd80      	pop	{r7, pc}
 8008546:	bf00      	nop
 8008548:	20005520 	.word	0x20005520
 800854c:	200054f0 	.word	0x200054f0

08008550 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8008550:	b580      	push	{r7, lr}
 8008552:	b08c      	sub	sp, #48	@ 0x30
 8008554:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8008556:	f3ef 8311 	mrs	r3, BASEPRI
 800855a:	f04f 0120 	mov.w	r1, #32
 800855e:	f381 8811 	msr	BASEPRI, r1
 8008562:	60fb      	str	r3, [r7, #12]
 8008564:	4845      	ldr	r0, [pc, #276]	@ (800867c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8008566:	f7ff fbb1 	bl	8007ccc <_PreparePacket>
 800856a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008574:	4b42      	ldr	r3, [pc, #264]	@ (8008680 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	62bb      	str	r3, [r7, #40]	@ 0x28
 800857a:	e00b      	b.n	8008594 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800857c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800857e:	b2da      	uxtb	r2, r3
 8008580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008582:	1c59      	adds	r1, r3, #1
 8008584:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8008586:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800858a:	b2d2      	uxtb	r2, r2
 800858c:	701a      	strb	r2, [r3, #0]
 800858e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008590:	09db      	lsrs	r3, r3, #7
 8008592:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008594:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008596:	2b7f      	cmp	r3, #127	@ 0x7f
 8008598:	d8f0      	bhi.n	800857c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800859a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800859c:	1c5a      	adds	r2, r3, #1
 800859e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80085a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80085a2:	b2d2      	uxtb	r2, r2
 80085a4:	701a      	strb	r2, [r3, #0]
 80085a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80085a8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	627b      	str	r3, [r7, #36]	@ 0x24
 80085ae:	4b34      	ldr	r3, [pc, #208]	@ (8008680 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80085b0:	689b      	ldr	r3, [r3, #8]
 80085b2:	623b      	str	r3, [r7, #32]
 80085b4:	e00b      	b.n	80085ce <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80085b6:	6a3b      	ldr	r3, [r7, #32]
 80085b8:	b2da      	uxtb	r2, r3
 80085ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085bc:	1c59      	adds	r1, r3, #1
 80085be:	6279      	str	r1, [r7, #36]	@ 0x24
 80085c0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80085c4:	b2d2      	uxtb	r2, r2
 80085c6:	701a      	strb	r2, [r3, #0]
 80085c8:	6a3b      	ldr	r3, [r7, #32]
 80085ca:	09db      	lsrs	r3, r3, #7
 80085cc:	623b      	str	r3, [r7, #32]
 80085ce:	6a3b      	ldr	r3, [r7, #32]
 80085d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80085d2:	d8f0      	bhi.n	80085b6 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80085d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085d6:	1c5a      	adds	r2, r3, #1
 80085d8:	627a      	str	r2, [r7, #36]	@ 0x24
 80085da:	6a3a      	ldr	r2, [r7, #32]
 80085dc:	b2d2      	uxtb	r2, r2
 80085de:	701a      	strb	r2, [r3, #0]
 80085e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085e2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	61fb      	str	r3, [r7, #28]
 80085e8:	4b25      	ldr	r3, [pc, #148]	@ (8008680 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80085ea:	691b      	ldr	r3, [r3, #16]
 80085ec:	61bb      	str	r3, [r7, #24]
 80085ee:	e00b      	b.n	8008608 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80085f0:	69bb      	ldr	r3, [r7, #24]
 80085f2:	b2da      	uxtb	r2, r3
 80085f4:	69fb      	ldr	r3, [r7, #28]
 80085f6:	1c59      	adds	r1, r3, #1
 80085f8:	61f9      	str	r1, [r7, #28]
 80085fa:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80085fe:	b2d2      	uxtb	r2, r2
 8008600:	701a      	strb	r2, [r3, #0]
 8008602:	69bb      	ldr	r3, [r7, #24]
 8008604:	09db      	lsrs	r3, r3, #7
 8008606:	61bb      	str	r3, [r7, #24]
 8008608:	69bb      	ldr	r3, [r7, #24]
 800860a:	2b7f      	cmp	r3, #127	@ 0x7f
 800860c:	d8f0      	bhi.n	80085f0 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800860e:	69fb      	ldr	r3, [r7, #28]
 8008610:	1c5a      	adds	r2, r3, #1
 8008612:	61fa      	str	r2, [r7, #28]
 8008614:	69ba      	ldr	r2, [r7, #24]
 8008616:	b2d2      	uxtb	r2, r2
 8008618:	701a      	strb	r2, [r3, #0]
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	617b      	str	r3, [r7, #20]
 8008622:	2300      	movs	r3, #0
 8008624:	613b      	str	r3, [r7, #16]
 8008626:	e00b      	b.n	8008640 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8008628:	693b      	ldr	r3, [r7, #16]
 800862a:	b2da      	uxtb	r2, r3
 800862c:	697b      	ldr	r3, [r7, #20]
 800862e:	1c59      	adds	r1, r3, #1
 8008630:	6179      	str	r1, [r7, #20]
 8008632:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008636:	b2d2      	uxtb	r2, r2
 8008638:	701a      	strb	r2, [r3, #0]
 800863a:	693b      	ldr	r3, [r7, #16]
 800863c:	09db      	lsrs	r3, r3, #7
 800863e:	613b      	str	r3, [r7, #16]
 8008640:	693b      	ldr	r3, [r7, #16]
 8008642:	2b7f      	cmp	r3, #127	@ 0x7f
 8008644:	d8f0      	bhi.n	8008628 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8008646:	697b      	ldr	r3, [r7, #20]
 8008648:	1c5a      	adds	r2, r3, #1
 800864a:	617a      	str	r2, [r7, #20]
 800864c:	693a      	ldr	r2, [r7, #16]
 800864e:	b2d2      	uxtb	r2, r2
 8008650:	701a      	strb	r2, [r3, #0]
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8008656:	2218      	movs	r2, #24
 8008658:	6879      	ldr	r1, [r7, #4]
 800865a:	68b8      	ldr	r0, [r7, #8]
 800865c:	f7ff fc22 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8008666:	4b06      	ldr	r3, [pc, #24]	@ (8008680 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8008668:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800866a:	2b00      	cmp	r3, #0
 800866c:	d002      	beq.n	8008674 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800866e:	4b04      	ldr	r3, [pc, #16]	@ (8008680 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8008670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008672:	4798      	blx	r3
  }
}
 8008674:	bf00      	nop
 8008676:	3730      	adds	r7, #48	@ 0x30
 8008678:	46bd      	mov	sp, r7
 800867a:	bd80      	pop	{r7, pc}
 800867c:	20005520 	.word	0x20005520
 8008680:	200054f0 	.word	0x200054f0

08008684 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8008684:	b580      	push	{r7, lr}
 8008686:	b092      	sub	sp, #72	@ 0x48
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800868c:	f3ef 8311 	mrs	r3, BASEPRI
 8008690:	f04f 0120 	mov.w	r1, #32
 8008694:	f381 8811 	msr	BASEPRI, r1
 8008698:	617b      	str	r3, [r7, #20]
 800869a:	486a      	ldr	r0, [pc, #424]	@ (8008844 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800869c:	f7ff fb16 	bl	8007ccc <_PreparePacket>
 80086a0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80086a2:	693b      	ldr	r3, [r7, #16]
 80086a4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80086a6:	68fb      	ldr	r3, [r7, #12]
 80086a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681a      	ldr	r2, [r3, #0]
 80086ae:	4b66      	ldr	r3, [pc, #408]	@ (8008848 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80086b0:	691b      	ldr	r3, [r3, #16]
 80086b2:	1ad3      	subs	r3, r2, r3
 80086b4:	643b      	str	r3, [r7, #64]	@ 0x40
 80086b6:	e00b      	b.n	80086d0 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80086b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086ba:	b2da      	uxtb	r2, r3
 80086bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086be:	1c59      	adds	r1, r3, #1
 80086c0:	6479      	str	r1, [r7, #68]	@ 0x44
 80086c2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80086c6:	b2d2      	uxtb	r2, r2
 80086c8:	701a      	strb	r2, [r3, #0]
 80086ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086cc:	09db      	lsrs	r3, r3, #7
 80086ce:	643b      	str	r3, [r7, #64]	@ 0x40
 80086d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80086d2:	2b7f      	cmp	r3, #127	@ 0x7f
 80086d4:	d8f0      	bhi.n	80086b8 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80086d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086d8:	1c5a      	adds	r2, r3, #1
 80086da:	647a      	str	r2, [r7, #68]	@ 0x44
 80086dc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80086de:	b2d2      	uxtb	r2, r2
 80086e0:	701a      	strb	r2, [r3, #0]
 80086e2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80086e4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	689b      	ldr	r3, [r3, #8]
 80086ee:	63bb      	str	r3, [r7, #56]	@ 0x38
 80086f0:	e00b      	b.n	800870a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80086f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086f4:	b2da      	uxtb	r2, r3
 80086f6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086f8:	1c59      	adds	r1, r3, #1
 80086fa:	63f9      	str	r1, [r7, #60]	@ 0x3c
 80086fc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008700:	b2d2      	uxtb	r2, r2
 8008702:	701a      	strb	r2, [r3, #0]
 8008704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008706:	09db      	lsrs	r3, r3, #7
 8008708:	63bb      	str	r3, [r7, #56]	@ 0x38
 800870a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800870c:	2b7f      	cmp	r3, #127	@ 0x7f
 800870e:	d8f0      	bhi.n	80086f2 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8008710:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008712:	1c5a      	adds	r2, r3, #1
 8008714:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8008716:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008718:	b2d2      	uxtb	r2, r2
 800871a:	701a      	strb	r2, [r3, #0]
 800871c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800871e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	2220      	movs	r2, #32
 8008726:	4619      	mov	r1, r3
 8008728:	68f8      	ldr	r0, [r7, #12]
 800872a:	f7ff fa96 	bl	8007c5a <_EncodeStr>
 800872e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8008730:	2209      	movs	r2, #9
 8008732:	68f9      	ldr	r1, [r7, #12]
 8008734:	6938      	ldr	r0, [r7, #16]
 8008736:	f7ff fbb5 	bl	8007ea4 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800873a:	693b      	ldr	r3, [r7, #16]
 800873c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	637b      	str	r3, [r7, #52]	@ 0x34
 8008742:	687b      	ldr	r3, [r7, #4]
 8008744:	681a      	ldr	r2, [r3, #0]
 8008746:	4b40      	ldr	r3, [pc, #256]	@ (8008848 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8008748:	691b      	ldr	r3, [r3, #16]
 800874a:	1ad3      	subs	r3, r2, r3
 800874c:	633b      	str	r3, [r7, #48]	@ 0x30
 800874e:	e00b      	b.n	8008768 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8008750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008752:	b2da      	uxtb	r2, r3
 8008754:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008756:	1c59      	adds	r1, r3, #1
 8008758:	6379      	str	r1, [r7, #52]	@ 0x34
 800875a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800875e:	b2d2      	uxtb	r2, r2
 8008760:	701a      	strb	r2, [r3, #0]
 8008762:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008764:	09db      	lsrs	r3, r3, #7
 8008766:	633b      	str	r3, [r7, #48]	@ 0x30
 8008768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876a:	2b7f      	cmp	r3, #127	@ 0x7f
 800876c:	d8f0      	bhi.n	8008750 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800876e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008770:	1c5a      	adds	r2, r3, #1
 8008772:	637a      	str	r2, [r7, #52]	@ 0x34
 8008774:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008776:	b2d2      	uxtb	r2, r2
 8008778:	701a      	strb	r2, [r3, #0]
 800877a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800877c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	68db      	ldr	r3, [r3, #12]
 8008786:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008788:	e00b      	b.n	80087a2 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800878a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800878c:	b2da      	uxtb	r2, r3
 800878e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008790:	1c59      	adds	r1, r3, #1
 8008792:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8008794:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008798:	b2d2      	uxtb	r2, r2
 800879a:	701a      	strb	r2, [r3, #0]
 800879c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800879e:	09db      	lsrs	r3, r3, #7
 80087a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 80087a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80087a6:	d8f0      	bhi.n	800878a <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80087a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087aa:	1c5a      	adds	r2, r3, #1
 80087ac:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80087ae:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80087b0:	b2d2      	uxtb	r2, r2
 80087b2:	701a      	strb	r2, [r3, #0]
 80087b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087b6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	627b      	str	r3, [r7, #36]	@ 0x24
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	691b      	ldr	r3, [r3, #16]
 80087c0:	623b      	str	r3, [r7, #32]
 80087c2:	e00b      	b.n	80087dc <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80087c4:	6a3b      	ldr	r3, [r7, #32]
 80087c6:	b2da      	uxtb	r2, r3
 80087c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087ca:	1c59      	adds	r1, r3, #1
 80087cc:	6279      	str	r1, [r7, #36]	@ 0x24
 80087ce:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 80087d2:	b2d2      	uxtb	r2, r2
 80087d4:	701a      	strb	r2, [r3, #0]
 80087d6:	6a3b      	ldr	r3, [r7, #32]
 80087d8:	09db      	lsrs	r3, r3, #7
 80087da:	623b      	str	r3, [r7, #32]
 80087dc:	6a3b      	ldr	r3, [r7, #32]
 80087de:	2b7f      	cmp	r3, #127	@ 0x7f
 80087e0:	d8f0      	bhi.n	80087c4 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80087e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087e4:	1c5a      	adds	r2, r3, #1
 80087e6:	627a      	str	r2, [r7, #36]	@ 0x24
 80087e8:	6a3a      	ldr	r2, [r7, #32]
 80087ea:	b2d2      	uxtb	r2, r2
 80087ec:	701a      	strb	r2, [r3, #0]
 80087ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80087f0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 80087f2:	68fb      	ldr	r3, [r7, #12]
 80087f4:	61fb      	str	r3, [r7, #28]
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	695b      	ldr	r3, [r3, #20]
 80087fa:	61bb      	str	r3, [r7, #24]
 80087fc:	e00b      	b.n	8008816 <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 80087fe:	69bb      	ldr	r3, [r7, #24]
 8008800:	b2da      	uxtb	r2, r3
 8008802:	69fb      	ldr	r3, [r7, #28]
 8008804:	1c59      	adds	r1, r3, #1
 8008806:	61f9      	str	r1, [r7, #28]
 8008808:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800880c:	b2d2      	uxtb	r2, r2
 800880e:	701a      	strb	r2, [r3, #0]
 8008810:	69bb      	ldr	r3, [r7, #24]
 8008812:	09db      	lsrs	r3, r3, #7
 8008814:	61bb      	str	r3, [r7, #24]
 8008816:	69bb      	ldr	r3, [r7, #24]
 8008818:	2b7f      	cmp	r3, #127	@ 0x7f
 800881a:	d8f0      	bhi.n	80087fe <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 800881c:	69fb      	ldr	r3, [r7, #28]
 800881e:	1c5a      	adds	r2, r3, #1
 8008820:	61fa      	str	r2, [r7, #28]
 8008822:	69ba      	ldr	r2, [r7, #24]
 8008824:	b2d2      	uxtb	r2, r2
 8008826:	701a      	strb	r2, [r3, #0]
 8008828:	69fb      	ldr	r3, [r7, #28]
 800882a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800882c:	2215      	movs	r2, #21
 800882e:	68f9      	ldr	r1, [r7, #12]
 8008830:	6938      	ldr	r0, [r7, #16]
 8008832:	f7ff fb37 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 8008836:	697b      	ldr	r3, [r7, #20]
 8008838:	f383 8811 	msr	BASEPRI, r3
}
 800883c:	bf00      	nop
 800883e:	3748      	adds	r7, #72	@ 0x48
 8008840:	46bd      	mov	sp, r7
 8008842:	bd80      	pop	{r7, pc}
 8008844:	20005520 	.word	0x20005520
 8008848:	200054f0 	.word	0x200054f0

0800884c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800884c:	b580      	push	{r7, lr}
 800884e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8008850:	4b07      	ldr	r3, [pc, #28]	@ (8008870 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8008852:	6a1b      	ldr	r3, [r3, #32]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d008      	beq.n	800886a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8008858:	4b05      	ldr	r3, [pc, #20]	@ (8008870 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800885a:	6a1b      	ldr	r3, [r3, #32]
 800885c:	685b      	ldr	r3, [r3, #4]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d003      	beq.n	800886a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8008862:	4b03      	ldr	r3, [pc, #12]	@ (8008870 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8008864:	6a1b      	ldr	r3, [r3, #32]
 8008866:	685b      	ldr	r3, [r3, #4]
 8008868:	4798      	blx	r3
  }
}
 800886a:	bf00      	nop
 800886c:	bd80      	pop	{r7, pc}
 800886e:	bf00      	nop
 8008870:	200054f0 	.word	0x200054f0

08008874 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8008874:	b580      	push	{r7, lr}
 8008876:	b086      	sub	sp, #24
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800887c:	f3ef 8311 	mrs	r3, BASEPRI
 8008880:	f04f 0120 	mov.w	r1, #32
 8008884:	f381 8811 	msr	BASEPRI, r1
 8008888:	617b      	str	r3, [r7, #20]
 800888a:	480b      	ldr	r0, [pc, #44]	@ (80088b8 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800888c:	f7ff fa1e 	bl	8007ccc <_PreparePacket>
 8008890:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008892:	2280      	movs	r2, #128	@ 0x80
 8008894:	6879      	ldr	r1, [r7, #4]
 8008896:	6938      	ldr	r0, [r7, #16]
 8008898:	f7ff f9df 	bl	8007c5a <_EncodeStr>
 800889c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800889e:	220e      	movs	r2, #14
 80088a0:	68f9      	ldr	r1, [r7, #12]
 80088a2:	6938      	ldr	r0, [r7, #16]
 80088a4:	f7ff fafe 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 80088a8:	697b      	ldr	r3, [r7, #20]
 80088aa:	f383 8811 	msr	BASEPRI, r3
}
 80088ae:	bf00      	nop
 80088b0:	3718      	adds	r7, #24
 80088b2:	46bd      	mov	sp, r7
 80088b4:	bd80      	pop	{r7, pc}
 80088b6:	bf00      	nop
 80088b8:	20005520 	.word	0x20005520

080088bc <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80088bc:	b590      	push	{r4, r7, lr}
 80088be:	b083      	sub	sp, #12
 80088c0:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80088c2:	4b15      	ldr	r3, [pc, #84]	@ (8008918 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80088c4:	6a1b      	ldr	r3, [r3, #32]
 80088c6:	2b00      	cmp	r3, #0
 80088c8:	d01a      	beq.n	8008900 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80088ca:	4b13      	ldr	r3, [pc, #76]	@ (8008918 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80088cc:	6a1b      	ldr	r3, [r3, #32]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d015      	beq.n	8008900 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80088d4:	4b10      	ldr	r3, [pc, #64]	@ (8008918 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80088d6:	6a1b      	ldr	r3, [r3, #32]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	4798      	blx	r3
 80088dc:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80088e0:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80088e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80088e6:	f04f 0200 	mov.w	r2, #0
 80088ea:	f04f 0300 	mov.w	r3, #0
 80088ee:	000a      	movs	r2, r1
 80088f0:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80088f2:	4613      	mov	r3, r2
 80088f4:	461a      	mov	r2, r3
 80088f6:	4621      	mov	r1, r4
 80088f8:	200d      	movs	r0, #13
 80088fa:	f7ff fcef 	bl	80082dc <SEGGER_SYSVIEW_RecordU32x2>
 80088fe:	e006      	b.n	800890e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8008900:	4b06      	ldr	r3, [pc, #24]	@ (800891c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4619      	mov	r1, r3
 8008906:	200c      	movs	r0, #12
 8008908:	f7ff fcac 	bl	8008264 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800890c:	bf00      	nop
 800890e:	bf00      	nop
 8008910:	370c      	adds	r7, #12
 8008912:	46bd      	mov	sp, r7
 8008914:	bd90      	pop	{r4, r7, pc}
 8008916:	bf00      	nop
 8008918:	200054f0 	.word	0x200054f0
 800891c:	e0001004 	.word	0xe0001004

08008920 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8008920:	b580      	push	{r7, lr}
 8008922:	b086      	sub	sp, #24
 8008924:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008926:	f3ef 8311 	mrs	r3, BASEPRI
 800892a:	f04f 0120 	mov.w	r1, #32
 800892e:	f381 8811 	msr	BASEPRI, r1
 8008932:	60fb      	str	r3, [r7, #12]
 8008934:	4819      	ldr	r0, [pc, #100]	@ (800899c <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8008936:	f7ff f9c9 	bl	8007ccc <_PreparePacket>
 800893a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800893c:	68bb      	ldr	r3, [r7, #8]
 800893e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8008940:	4b17      	ldr	r3, [pc, #92]	@ (80089a0 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008948:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	617b      	str	r3, [r7, #20]
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	613b      	str	r3, [r7, #16]
 8008952:	e00b      	b.n	800896c <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8008954:	693b      	ldr	r3, [r7, #16]
 8008956:	b2da      	uxtb	r2, r3
 8008958:	697b      	ldr	r3, [r7, #20]
 800895a:	1c59      	adds	r1, r3, #1
 800895c:	6179      	str	r1, [r7, #20]
 800895e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008962:	b2d2      	uxtb	r2, r2
 8008964:	701a      	strb	r2, [r3, #0]
 8008966:	693b      	ldr	r3, [r7, #16]
 8008968:	09db      	lsrs	r3, r3, #7
 800896a:	613b      	str	r3, [r7, #16]
 800896c:	693b      	ldr	r3, [r7, #16]
 800896e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008970:	d8f0      	bhi.n	8008954 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8008972:	697b      	ldr	r3, [r7, #20]
 8008974:	1c5a      	adds	r2, r3, #1
 8008976:	617a      	str	r2, [r7, #20]
 8008978:	693a      	ldr	r2, [r7, #16]
 800897a:	b2d2      	uxtb	r2, r2
 800897c:	701a      	strb	r2, [r3, #0]
 800897e:	697b      	ldr	r3, [r7, #20]
 8008980:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8008982:	2202      	movs	r2, #2
 8008984:	6879      	ldr	r1, [r7, #4]
 8008986:	68b8      	ldr	r0, [r7, #8]
 8008988:	f7ff fa8c 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	f383 8811 	msr	BASEPRI, r3
}
 8008992:	bf00      	nop
 8008994:	3718      	adds	r7, #24
 8008996:	46bd      	mov	sp, r7
 8008998:	bd80      	pop	{r7, pc}
 800899a:	bf00      	nop
 800899c:	20005520 	.word	0x20005520
 80089a0:	e000ed04 	.word	0xe000ed04

080089a4 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80089a4:	b580      	push	{r7, lr}
 80089a6:	b082      	sub	sp, #8
 80089a8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80089aa:	f3ef 8311 	mrs	r3, BASEPRI
 80089ae:	f04f 0120 	mov.w	r1, #32
 80089b2:	f381 8811 	msr	BASEPRI, r1
 80089b6:	607b      	str	r3, [r7, #4]
 80089b8:	4807      	ldr	r0, [pc, #28]	@ (80089d8 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80089ba:	f7ff f987 	bl	8007ccc <_PreparePacket>
 80089be:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80089c0:	2203      	movs	r2, #3
 80089c2:	6839      	ldr	r1, [r7, #0]
 80089c4:	6838      	ldr	r0, [r7, #0]
 80089c6:	f7ff fa6d 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	f383 8811 	msr	BASEPRI, r3
}
 80089d0:	bf00      	nop
 80089d2:	3708      	adds	r7, #8
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}
 80089d8:	20005520 	.word	0x20005520

080089dc <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80089dc:	b580      	push	{r7, lr}
 80089de:	b082      	sub	sp, #8
 80089e0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80089e2:	f3ef 8311 	mrs	r3, BASEPRI
 80089e6:	f04f 0120 	mov.w	r1, #32
 80089ea:	f381 8811 	msr	BASEPRI, r1
 80089ee:	607b      	str	r3, [r7, #4]
 80089f0:	4807      	ldr	r0, [pc, #28]	@ (8008a10 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80089f2:	f7ff f96b 	bl	8007ccc <_PreparePacket>
 80089f6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80089f8:	2212      	movs	r2, #18
 80089fa:	6839      	ldr	r1, [r7, #0]
 80089fc:	6838      	ldr	r0, [r7, #0]
 80089fe:	f7ff fa51 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 8008a02:	687b      	ldr	r3, [r7, #4]
 8008a04:	f383 8811 	msr	BASEPRI, r3
}
 8008a08:	bf00      	nop
 8008a0a:	3708      	adds	r7, #8
 8008a0c:	46bd      	mov	sp, r7
 8008a0e:	bd80      	pop	{r7, pc}
 8008a10:	20005520 	.word	0x20005520

08008a14 <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 8008a14:	b580      	push	{r7, lr}
 8008a16:	b088      	sub	sp, #32
 8008a18:	af00      	add	r7, sp, #0
 8008a1a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008a1c:	f3ef 8311 	mrs	r3, BASEPRI
 8008a20:	f04f 0120 	mov.w	r1, #32
 8008a24:	f381 8811 	msr	BASEPRI, r1
 8008a28:	617b      	str	r3, [r7, #20]
 8008a2a:	4817      	ldr	r0, [pc, #92]	@ (8008a88 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 8008a2c:	f7ff f94e 	bl	8007ccc <_PreparePacket>
 8008a30:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008a32:	693b      	ldr	r3, [r7, #16]
 8008a34:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	61fb      	str	r3, [r7, #28]
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	61bb      	str	r3, [r7, #24]
 8008a3e:	e00b      	b.n	8008a58 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 8008a40:	69bb      	ldr	r3, [r7, #24]
 8008a42:	b2da      	uxtb	r2, r3
 8008a44:	69fb      	ldr	r3, [r7, #28]
 8008a46:	1c59      	adds	r1, r3, #1
 8008a48:	61f9      	str	r1, [r7, #28]
 8008a4a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008a4e:	b2d2      	uxtb	r2, r2
 8008a50:	701a      	strb	r2, [r3, #0]
 8008a52:	69bb      	ldr	r3, [r7, #24]
 8008a54:	09db      	lsrs	r3, r3, #7
 8008a56:	61bb      	str	r3, [r7, #24]
 8008a58:	69bb      	ldr	r3, [r7, #24]
 8008a5a:	2b7f      	cmp	r3, #127	@ 0x7f
 8008a5c:	d8f0      	bhi.n	8008a40 <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 8008a5e:	69fb      	ldr	r3, [r7, #28]
 8008a60:	1c5a      	adds	r2, r3, #1
 8008a62:	61fa      	str	r2, [r7, #28]
 8008a64:	69ba      	ldr	r2, [r7, #24]
 8008a66:	b2d2      	uxtb	r2, r2
 8008a68:	701a      	strb	r2, [r3, #0]
 8008a6a:	69fb      	ldr	r3, [r7, #28]
 8008a6c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8008a6e:	221c      	movs	r2, #28
 8008a70:	68f9      	ldr	r1, [r7, #12]
 8008a72:	6938      	ldr	r0, [r7, #16]
 8008a74:	f7ff fa16 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 8008a78:	697b      	ldr	r3, [r7, #20]
 8008a7a:	f383 8811 	msr	BASEPRI, r3
}
 8008a7e:	bf00      	nop
 8008a80:	3720      	adds	r7, #32
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}
 8008a86:	bf00      	nop
 8008a88:	20005520 	.word	0x20005520

08008a8c <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 8008a8c:	b580      	push	{r7, lr}
 8008a8e:	b08a      	sub	sp, #40	@ 0x28
 8008a90:	af00      	add	r7, sp, #0
 8008a92:	6078      	str	r0, [r7, #4]
 8008a94:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8008a96:	f3ef 8311 	mrs	r3, BASEPRI
 8008a9a:	f04f 0120 	mov.w	r1, #32
 8008a9e:	f381 8811 	msr	BASEPRI, r1
 8008aa2:	617b      	str	r3, [r7, #20]
 8008aa4:	4824      	ldr	r0, [pc, #144]	@ (8008b38 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 8008aa6:	f7ff f911 	bl	8007ccc <_PreparePacket>
 8008aaa:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008aac:	693b      	ldr	r3, [r7, #16]
 8008aae:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	623b      	str	r3, [r7, #32]
 8008ab8:	e00b      	b.n	8008ad2 <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 8008aba:	6a3b      	ldr	r3, [r7, #32]
 8008abc:	b2da      	uxtb	r2, r3
 8008abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac0:	1c59      	adds	r1, r3, #1
 8008ac2:	6279      	str	r1, [r7, #36]	@ 0x24
 8008ac4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008ac8:	b2d2      	uxtb	r2, r2
 8008aca:	701a      	strb	r2, [r3, #0]
 8008acc:	6a3b      	ldr	r3, [r7, #32]
 8008ace:	09db      	lsrs	r3, r3, #7
 8008ad0:	623b      	str	r3, [r7, #32]
 8008ad2:	6a3b      	ldr	r3, [r7, #32]
 8008ad4:	2b7f      	cmp	r3, #127	@ 0x7f
 8008ad6:	d8f0      	bhi.n	8008aba <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 8008ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ada:	1c5a      	adds	r2, r3, #1
 8008adc:	627a      	str	r2, [r7, #36]	@ 0x24
 8008ade:	6a3a      	ldr	r2, [r7, #32]
 8008ae0:	b2d2      	uxtb	r2, r2
 8008ae2:	701a      	strb	r2, [r3, #0]
 8008ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ae6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 8008ae8:	68fb      	ldr	r3, [r7, #12]
 8008aea:	61fb      	str	r3, [r7, #28]
 8008aec:	683b      	ldr	r3, [r7, #0]
 8008aee:	61bb      	str	r3, [r7, #24]
 8008af0:	e00b      	b.n	8008b0a <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 8008af2:	69bb      	ldr	r3, [r7, #24]
 8008af4:	b2da      	uxtb	r2, r3
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	1c59      	adds	r1, r3, #1
 8008afa:	61f9      	str	r1, [r7, #28]
 8008afc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008b00:	b2d2      	uxtb	r2, r2
 8008b02:	701a      	strb	r2, [r3, #0]
 8008b04:	69bb      	ldr	r3, [r7, #24]
 8008b06:	09db      	lsrs	r3, r3, #7
 8008b08:	61bb      	str	r3, [r7, #24]
 8008b0a:	69bb      	ldr	r3, [r7, #24]
 8008b0c:	2b7f      	cmp	r3, #127	@ 0x7f
 8008b0e:	d8f0      	bhi.n	8008af2 <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 8008b10:	69fb      	ldr	r3, [r7, #28]
 8008b12:	1c5a      	adds	r2, r3, #1
 8008b14:	61fa      	str	r2, [r7, #28]
 8008b16:	69ba      	ldr	r2, [r7, #24]
 8008b18:	b2d2      	uxtb	r2, r2
 8008b1a:	701a      	strb	r2, [r3, #0]
 8008b1c:	69fb      	ldr	r3, [r7, #28]
 8008b1e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 8008b20:	221c      	movs	r2, #28
 8008b22:	68f9      	ldr	r1, [r7, #12]
 8008b24:	6938      	ldr	r0, [r7, #16]
 8008b26:	f7ff f9bd 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 8008b2a:	697b      	ldr	r3, [r7, #20]
 8008b2c:	f383 8811 	msr	BASEPRI, r3
}
 8008b30:	bf00      	nop
 8008b32:	3728      	adds	r7, #40	@ 0x28
 8008b34:	46bd      	mov	sp, r7
 8008b36:	bd80      	pop	{r7, pc}
 8008b38:	20005520 	.word	0x20005520

08008b3c <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8008b3c:	b580      	push	{r7, lr}
 8008b3e:	b082      	sub	sp, #8
 8008b40:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8008b42:	f3ef 8311 	mrs	r3, BASEPRI
 8008b46:	f04f 0120 	mov.w	r1, #32
 8008b4a:	f381 8811 	msr	BASEPRI, r1
 8008b4e:	607b      	str	r3, [r7, #4]
 8008b50:	4807      	ldr	r0, [pc, #28]	@ (8008b70 <SEGGER_SYSVIEW_OnIdle+0x34>)
 8008b52:	f7ff f8bb 	bl	8007ccc <_PreparePacket>
 8008b56:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8008b58:	2211      	movs	r2, #17
 8008b5a:	6839      	ldr	r1, [r7, #0]
 8008b5c:	6838      	ldr	r0, [r7, #0]
 8008b5e:	f7ff f9a1 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f383 8811 	msr	BASEPRI, r3
}
 8008b68:	bf00      	nop
 8008b6a:	3708      	adds	r7, #8
 8008b6c:	46bd      	mov	sp, r7
 8008b6e:	bd80      	pop	{r7, pc}
 8008b70:	20005520 	.word	0x20005520

08008b74 <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 8008b74:	b580      	push	{r7, lr}
 8008b76:	b088      	sub	sp, #32
 8008b78:	af00      	add	r7, sp, #0
 8008b7a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008b7c:	f3ef 8311 	mrs	r3, BASEPRI
 8008b80:	f04f 0120 	mov.w	r1, #32
 8008b84:	f381 8811 	msr	BASEPRI, r1
 8008b88:	617b      	str	r3, [r7, #20]
 8008b8a:	4819      	ldr	r0, [pc, #100]	@ (8008bf0 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8008b8c:	f7ff f89e 	bl	8007ccc <_PreparePacket>
 8008b90:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008b92:	693b      	ldr	r3, [r7, #16]
 8008b94:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008b96:	4b17      	ldr	r3, [pc, #92]	@ (8008bf4 <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8008b98:	691b      	ldr	r3, [r3, #16]
 8008b9a:	687a      	ldr	r2, [r7, #4]
 8008b9c:	1ad3      	subs	r3, r2, r3
 8008b9e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	61fb      	str	r3, [r7, #28]
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	61bb      	str	r3, [r7, #24]
 8008ba8:	e00b      	b.n	8008bc2 <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8008baa:	69bb      	ldr	r3, [r7, #24]
 8008bac:	b2da      	uxtb	r2, r3
 8008bae:	69fb      	ldr	r3, [r7, #28]
 8008bb0:	1c59      	adds	r1, r3, #1
 8008bb2:	61f9      	str	r1, [r7, #28]
 8008bb4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008bb8:	b2d2      	uxtb	r2, r2
 8008bba:	701a      	strb	r2, [r3, #0]
 8008bbc:	69bb      	ldr	r3, [r7, #24]
 8008bbe:	09db      	lsrs	r3, r3, #7
 8008bc0:	61bb      	str	r3, [r7, #24]
 8008bc2:	69bb      	ldr	r3, [r7, #24]
 8008bc4:	2b7f      	cmp	r3, #127	@ 0x7f
 8008bc6:	d8f0      	bhi.n	8008baa <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 8008bc8:	69fb      	ldr	r3, [r7, #28]
 8008bca:	1c5a      	adds	r2, r3, #1
 8008bcc:	61fa      	str	r2, [r7, #28]
 8008bce:	69ba      	ldr	r2, [r7, #24]
 8008bd0:	b2d2      	uxtb	r2, r2
 8008bd2:	701a      	strb	r2, [r3, #0]
 8008bd4:	69fb      	ldr	r3, [r7, #28]
 8008bd6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 8008bd8:	2208      	movs	r2, #8
 8008bda:	68f9      	ldr	r1, [r7, #12]
 8008bdc:	6938      	ldr	r0, [r7, #16]
 8008bde:	f7ff f961 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 8008be2:	697b      	ldr	r3, [r7, #20]
 8008be4:	f383 8811 	msr	BASEPRI, r3
}
 8008be8:	bf00      	nop
 8008bea:	3720      	adds	r7, #32
 8008bec:	46bd      	mov	sp, r7
 8008bee:	bd80      	pop	{r7, pc}
 8008bf0:	20005520 	.word	0x20005520
 8008bf4:	200054f0 	.word	0x200054f0

08008bf8 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 8008bf8:	b580      	push	{r7, lr}
 8008bfa:	b088      	sub	sp, #32
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008c00:	f3ef 8311 	mrs	r3, BASEPRI
 8008c04:	f04f 0120 	mov.w	r1, #32
 8008c08:	f381 8811 	msr	BASEPRI, r1
 8008c0c:	617b      	str	r3, [r7, #20]
 8008c0e:	4819      	ldr	r0, [pc, #100]	@ (8008c74 <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 8008c10:	f7ff f85c 	bl	8007ccc <_PreparePacket>
 8008c14:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008c16:	693b      	ldr	r3, [r7, #16]
 8008c18:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008c1a:	4b17      	ldr	r3, [pc, #92]	@ (8008c78 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 8008c1c:	691b      	ldr	r3, [r3, #16]
 8008c1e:	687a      	ldr	r2, [r7, #4]
 8008c20:	1ad3      	subs	r3, r2, r3
 8008c22:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	61fb      	str	r3, [r7, #28]
 8008c28:	687b      	ldr	r3, [r7, #4]
 8008c2a:	61bb      	str	r3, [r7, #24]
 8008c2c:	e00b      	b.n	8008c46 <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8008c2e:	69bb      	ldr	r3, [r7, #24]
 8008c30:	b2da      	uxtb	r2, r3
 8008c32:	69fb      	ldr	r3, [r7, #28]
 8008c34:	1c59      	adds	r1, r3, #1
 8008c36:	61f9      	str	r1, [r7, #28]
 8008c38:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008c3c:	b2d2      	uxtb	r2, r2
 8008c3e:	701a      	strb	r2, [r3, #0]
 8008c40:	69bb      	ldr	r3, [r7, #24]
 8008c42:	09db      	lsrs	r3, r3, #7
 8008c44:	61bb      	str	r3, [r7, #24]
 8008c46:	69bb      	ldr	r3, [r7, #24]
 8008c48:	2b7f      	cmp	r3, #127	@ 0x7f
 8008c4a:	d8f0      	bhi.n	8008c2e <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8008c4c:	69fb      	ldr	r3, [r7, #28]
 8008c4e:	1c5a      	adds	r2, r3, #1
 8008c50:	61fa      	str	r2, [r7, #28]
 8008c52:	69ba      	ldr	r2, [r7, #24]
 8008c54:	b2d2      	uxtb	r2, r2
 8008c56:	701a      	strb	r2, [r3, #0]
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8008c5c:	2204      	movs	r2, #4
 8008c5e:	68f9      	ldr	r1, [r7, #12]
 8008c60:	6938      	ldr	r0, [r7, #16]
 8008c62:	f7ff f91f 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 8008c66:	697b      	ldr	r3, [r7, #20]
 8008c68:	f383 8811 	msr	BASEPRI, r3
}
 8008c6c:	bf00      	nop
 8008c6e:	3720      	adds	r7, #32
 8008c70:	46bd      	mov	sp, r7
 8008c72:	bd80      	pop	{r7, pc}
 8008c74:	20005520 	.word	0x20005520
 8008c78:	200054f0 	.word	0x200054f0

08008c7c <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b088      	sub	sp, #32
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8008c84:	f3ef 8311 	mrs	r3, BASEPRI
 8008c88:	f04f 0120 	mov.w	r1, #32
 8008c8c:	f381 8811 	msr	BASEPRI, r1
 8008c90:	617b      	str	r3, [r7, #20]
 8008c92:	4819      	ldr	r0, [pc, #100]	@ (8008cf8 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 8008c94:	f7ff f81a 	bl	8007ccc <_PreparePacket>
 8008c98:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008c9a:	693b      	ldr	r3, [r7, #16]
 8008c9c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008c9e:	4b17      	ldr	r3, [pc, #92]	@ (8008cfc <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8008ca0:	691b      	ldr	r3, [r3, #16]
 8008ca2:	687a      	ldr	r2, [r7, #4]
 8008ca4:	1ad3      	subs	r3, r2, r3
 8008ca6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	61fb      	str	r3, [r7, #28]
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	61bb      	str	r3, [r7, #24]
 8008cb0:	e00b      	b.n	8008cca <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 8008cb2:	69bb      	ldr	r3, [r7, #24]
 8008cb4:	b2da      	uxtb	r2, r3
 8008cb6:	69fb      	ldr	r3, [r7, #28]
 8008cb8:	1c59      	adds	r1, r3, #1
 8008cba:	61f9      	str	r1, [r7, #28]
 8008cbc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008cc0:	b2d2      	uxtb	r2, r2
 8008cc2:	701a      	strb	r2, [r3, #0]
 8008cc4:	69bb      	ldr	r3, [r7, #24]
 8008cc6:	09db      	lsrs	r3, r3, #7
 8008cc8:	61bb      	str	r3, [r7, #24]
 8008cca:	69bb      	ldr	r3, [r7, #24]
 8008ccc:	2b7f      	cmp	r3, #127	@ 0x7f
 8008cce:	d8f0      	bhi.n	8008cb2 <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 8008cd0:	69fb      	ldr	r3, [r7, #28]
 8008cd2:	1c5a      	adds	r2, r3, #1
 8008cd4:	61fa      	str	r2, [r7, #28]
 8008cd6:	69ba      	ldr	r2, [r7, #24]
 8008cd8:	b2d2      	uxtb	r2, r2
 8008cda:	701a      	strb	r2, [r3, #0]
 8008cdc:	69fb      	ldr	r3, [r7, #28]
 8008cde:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 8008ce0:	2206      	movs	r2, #6
 8008ce2:	68f9      	ldr	r1, [r7, #12]
 8008ce4:	6938      	ldr	r0, [r7, #16]
 8008ce6:	f7ff f8dd 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 8008cea:	697b      	ldr	r3, [r7, #20]
 8008cec:	f383 8811 	msr	BASEPRI, r3
}
 8008cf0:	bf00      	nop
 8008cf2:	3720      	adds	r7, #32
 8008cf4:	46bd      	mov	sp, r7
 8008cf6:	bd80      	pop	{r7, pc}
 8008cf8:	20005520 	.word	0x20005520
 8008cfc:	200054f0 	.word	0x200054f0

08008d00 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 8008d00:	b580      	push	{r7, lr}
 8008d02:	b08a      	sub	sp, #40	@ 0x28
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
 8008d08:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8008d0a:	f3ef 8311 	mrs	r3, BASEPRI
 8008d0e:	f04f 0120 	mov.w	r1, #32
 8008d12:	f381 8811 	msr	BASEPRI, r1
 8008d16:	617b      	str	r3, [r7, #20]
 8008d18:	4827      	ldr	r0, [pc, #156]	@ (8008db8 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 8008d1a:	f7fe ffd7 	bl	8007ccc <_PreparePacket>
 8008d1e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8008d20:	693b      	ldr	r3, [r7, #16]
 8008d22:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8008d24:	4b25      	ldr	r3, [pc, #148]	@ (8008dbc <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 8008d26:	691b      	ldr	r3, [r3, #16]
 8008d28:	687a      	ldr	r2, [r7, #4]
 8008d2a:	1ad3      	subs	r3, r2, r3
 8008d2c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	627b      	str	r3, [r7, #36]	@ 0x24
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	623b      	str	r3, [r7, #32]
 8008d36:	e00b      	b.n	8008d50 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8008d38:	6a3b      	ldr	r3, [r7, #32]
 8008d3a:	b2da      	uxtb	r2, r3
 8008d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d3e:	1c59      	adds	r1, r3, #1
 8008d40:	6279      	str	r1, [r7, #36]	@ 0x24
 8008d42:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008d46:	b2d2      	uxtb	r2, r2
 8008d48:	701a      	strb	r2, [r3, #0]
 8008d4a:	6a3b      	ldr	r3, [r7, #32]
 8008d4c:	09db      	lsrs	r3, r3, #7
 8008d4e:	623b      	str	r3, [r7, #32]
 8008d50:	6a3b      	ldr	r3, [r7, #32]
 8008d52:	2b7f      	cmp	r3, #127	@ 0x7f
 8008d54:	d8f0      	bhi.n	8008d38 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 8008d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d58:	1c5a      	adds	r2, r3, #1
 8008d5a:	627a      	str	r2, [r7, #36]	@ 0x24
 8008d5c:	6a3a      	ldr	r2, [r7, #32]
 8008d5e:	b2d2      	uxtb	r2, r2
 8008d60:	701a      	strb	r2, [r3, #0]
 8008d62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d64:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	61fb      	str	r3, [r7, #28]
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	61bb      	str	r3, [r7, #24]
 8008d6e:	e00b      	b.n	8008d88 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8008d70:	69bb      	ldr	r3, [r7, #24]
 8008d72:	b2da      	uxtb	r2, r3
 8008d74:	69fb      	ldr	r3, [r7, #28]
 8008d76:	1c59      	adds	r1, r3, #1
 8008d78:	61f9      	str	r1, [r7, #28]
 8008d7a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008d7e:	b2d2      	uxtb	r2, r2
 8008d80:	701a      	strb	r2, [r3, #0]
 8008d82:	69bb      	ldr	r3, [r7, #24]
 8008d84:	09db      	lsrs	r3, r3, #7
 8008d86:	61bb      	str	r3, [r7, #24]
 8008d88:	69bb      	ldr	r3, [r7, #24]
 8008d8a:	2b7f      	cmp	r3, #127	@ 0x7f
 8008d8c:	d8f0      	bhi.n	8008d70 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8008d8e:	69fb      	ldr	r3, [r7, #28]
 8008d90:	1c5a      	adds	r2, r3, #1
 8008d92:	61fa      	str	r2, [r7, #28]
 8008d94:	69ba      	ldr	r2, [r7, #24]
 8008d96:	b2d2      	uxtb	r2, r2
 8008d98:	701a      	strb	r2, [r3, #0]
 8008d9a:	69fb      	ldr	r3, [r7, #28]
 8008d9c:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8008d9e:	2207      	movs	r2, #7
 8008da0:	68f9      	ldr	r1, [r7, #12]
 8008da2:	6938      	ldr	r0, [r7, #16]
 8008da4:	f7ff f87e 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 8008da8:	697b      	ldr	r3, [r7, #20]
 8008daa:	f383 8811 	msr	BASEPRI, r3
}
 8008dae:	bf00      	nop
 8008db0:	3728      	adds	r7, #40	@ 0x28
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bd80      	pop	{r7, pc}
 8008db6:	bf00      	nop
 8008db8:	20005520 	.word	0x20005520
 8008dbc:	200054f0 	.word	0x200054f0

08008dc0 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 8008dc0:	b480      	push	{r7}
 8008dc2:	b083      	sub	sp, #12
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 8008dc8:	4b04      	ldr	r3, [pc, #16]	@ (8008ddc <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 8008dca:	691b      	ldr	r3, [r3, #16]
 8008dcc:	687a      	ldr	r2, [r7, #4]
 8008dce:	1ad3      	subs	r3, r2, r3
}
 8008dd0:	4618      	mov	r0, r3
 8008dd2:	370c      	adds	r7, #12
 8008dd4:	46bd      	mov	sp, r7
 8008dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008dda:	4770      	bx	lr
 8008ddc:	200054f0 	.word	0x200054f0

08008de0 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8008de0:	b580      	push	{r7, lr}
 8008de2:	b08c      	sub	sp, #48	@ 0x30
 8008de4:	af00      	add	r7, sp, #0
 8008de6:	4603      	mov	r3, r0
 8008de8:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 8008dea:	4b40      	ldr	r3, [pc, #256]	@ (8008eec <SEGGER_SYSVIEW_SendModule+0x10c>)
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d077      	beq.n	8008ee2 <SEGGER_SYSVIEW_SendModule+0x102>
    pModule = _pFirstModule;
 8008df2:	4b3e      	ldr	r3, [pc, #248]	@ (8008eec <SEGGER_SYSVIEW_SendModule+0x10c>)
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 8008df8:	2300      	movs	r3, #0
 8008dfa:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008dfc:	e008      	b.n	8008e10 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 8008dfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e00:	691b      	ldr	r3, [r3, #16]
 8008e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 8008e04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d007      	beq.n	8008e1a <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 8008e0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008e0c:	3301      	adds	r3, #1
 8008e0e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008e10:	79fb      	ldrb	r3, [r7, #7]
 8008e12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008e14:	429a      	cmp	r2, r3
 8008e16:	d3f2      	bcc.n	8008dfe <SEGGER_SYSVIEW_SendModule+0x1e>
 8008e18:	e000      	b.n	8008e1c <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 8008e1a:	bf00      	nop
      }
    }
    if (pModule != 0) {
 8008e1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e1e:	2b00      	cmp	r3, #0
 8008e20:	d055      	beq.n	8008ece <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008e22:	f3ef 8311 	mrs	r3, BASEPRI
 8008e26:	f04f 0120 	mov.w	r1, #32
 8008e2a:	f381 8811 	msr	BASEPRI, r1
 8008e2e:	617b      	str	r3, [r7, #20]
 8008e30:	482f      	ldr	r0, [pc, #188]	@ (8008ef0 <SEGGER_SYSVIEW_SendModule+0x110>)
 8008e32:	f7fe ff4b 	bl	8007ccc <_PreparePacket>
 8008e36:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 8008e38:	693b      	ldr	r3, [r7, #16]
 8008e3a:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008e40:	79fb      	ldrb	r3, [r7, #7]
 8008e42:	623b      	str	r3, [r7, #32]
 8008e44:	e00b      	b.n	8008e5e <SEGGER_SYSVIEW_SendModule+0x7e>
 8008e46:	6a3b      	ldr	r3, [r7, #32]
 8008e48:	b2da      	uxtb	r2, r3
 8008e4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e4c:	1c59      	adds	r1, r3, #1
 8008e4e:	6279      	str	r1, [r7, #36]	@ 0x24
 8008e50:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008e54:	b2d2      	uxtb	r2, r2
 8008e56:	701a      	strb	r2, [r3, #0]
 8008e58:	6a3b      	ldr	r3, [r7, #32]
 8008e5a:	09db      	lsrs	r3, r3, #7
 8008e5c:	623b      	str	r3, [r7, #32]
 8008e5e:	6a3b      	ldr	r3, [r7, #32]
 8008e60:	2b7f      	cmp	r3, #127	@ 0x7f
 8008e62:	d8f0      	bhi.n	8008e46 <SEGGER_SYSVIEW_SendModule+0x66>
 8008e64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e66:	1c5a      	adds	r2, r3, #1
 8008e68:	627a      	str	r2, [r7, #36]	@ 0x24
 8008e6a:	6a3a      	ldr	r2, [r7, #32]
 8008e6c:	b2d2      	uxtb	r2, r2
 8008e6e:	701a      	strb	r2, [r3, #0]
 8008e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e72:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	61fb      	str	r3, [r7, #28]
 8008e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008e7a:	689b      	ldr	r3, [r3, #8]
 8008e7c:	61bb      	str	r3, [r7, #24]
 8008e7e:	e00b      	b.n	8008e98 <SEGGER_SYSVIEW_SendModule+0xb8>
 8008e80:	69bb      	ldr	r3, [r7, #24]
 8008e82:	b2da      	uxtb	r2, r3
 8008e84:	69fb      	ldr	r3, [r7, #28]
 8008e86:	1c59      	adds	r1, r3, #1
 8008e88:	61f9      	str	r1, [r7, #28]
 8008e8a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008e8e:	b2d2      	uxtb	r2, r2
 8008e90:	701a      	strb	r2, [r3, #0]
 8008e92:	69bb      	ldr	r3, [r7, #24]
 8008e94:	09db      	lsrs	r3, r3, #7
 8008e96:	61bb      	str	r3, [r7, #24]
 8008e98:	69bb      	ldr	r3, [r7, #24]
 8008e9a:	2b7f      	cmp	r3, #127	@ 0x7f
 8008e9c:	d8f0      	bhi.n	8008e80 <SEGGER_SYSVIEW_SendModule+0xa0>
 8008e9e:	69fb      	ldr	r3, [r7, #28]
 8008ea0:	1c5a      	adds	r2, r3, #1
 8008ea2:	61fa      	str	r2, [r7, #28]
 8008ea4:	69ba      	ldr	r2, [r7, #24]
 8008ea6:	b2d2      	uxtb	r2, r2
 8008ea8:	701a      	strb	r2, [r3, #0]
 8008eaa:	69fb      	ldr	r3, [r7, #28]
 8008eac:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008eae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	2280      	movs	r2, #128	@ 0x80
 8008eb4:	4619      	mov	r1, r3
 8008eb6:	68f8      	ldr	r0, [r7, #12]
 8008eb8:	f7fe fecf 	bl	8007c5a <_EncodeStr>
 8008ebc:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8008ebe:	2216      	movs	r2, #22
 8008ec0:	68f9      	ldr	r1, [r7, #12]
 8008ec2:	6938      	ldr	r0, [r7, #16]
 8008ec4:	f7fe ffee 	bl	8007ea4 <_SendPacket>
      RECORD_END();
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 8008ece:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ed0:	2b00      	cmp	r3, #0
 8008ed2:	d006      	beq.n	8008ee2 <SEGGER_SYSVIEW_SendModule+0x102>
 8008ed4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ed6:	68db      	ldr	r3, [r3, #12]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d002      	beq.n	8008ee2 <SEGGER_SYSVIEW_SendModule+0x102>
      pModule->pfSendModuleDesc();
 8008edc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ede:	68db      	ldr	r3, [r3, #12]
 8008ee0:	4798      	blx	r3
    }
  }
}
 8008ee2:	bf00      	nop
 8008ee4:	3730      	adds	r7, #48	@ 0x30
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}
 8008eea:	bf00      	nop
 8008eec:	20005518 	.word	0x20005518
 8008ef0:	20005520 	.word	0x20005520

08008ef4 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b082      	sub	sp, #8
 8008ef8:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 8008efa:	4b0c      	ldr	r3, [pc, #48]	@ (8008f2c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d00f      	beq.n	8008f22 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 8008f02:	4b0a      	ldr	r3, [pc, #40]	@ (8008f2c <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	68db      	ldr	r3, [r3, #12]
 8008f0c:	2b00      	cmp	r3, #0
 8008f0e:	d002      	beq.n	8008f16 <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	68db      	ldr	r3, [r3, #12]
 8008f14:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	691b      	ldr	r3, [r3, #16]
 8008f1a:	607b      	str	r3, [r7, #4]
    } while (pModule);
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d1f2      	bne.n	8008f08 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 8008f22:	bf00      	nop
 8008f24:	3708      	adds	r7, #8
 8008f26:	46bd      	mov	sp, r7
 8008f28:	bd80      	pop	{r7, pc}
 8008f2a:	bf00      	nop
 8008f2c:	20005518 	.word	0x20005518

08008f30 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 8008f30:	b580      	push	{r7, lr}
 8008f32:	b086      	sub	sp, #24
 8008f34:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 8008f36:	f3ef 8311 	mrs	r3, BASEPRI
 8008f3a:	f04f 0120 	mov.w	r1, #32
 8008f3e:	f381 8811 	msr	BASEPRI, r1
 8008f42:	60fb      	str	r3, [r7, #12]
 8008f44:	4817      	ldr	r0, [pc, #92]	@ (8008fa4 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 8008f46:	f7fe fec1 	bl	8007ccc <_PreparePacket>
 8008f4a:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 8008f4c:	68bb      	ldr	r3, [r7, #8]
 8008f4e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 8008f50:	687b      	ldr	r3, [r7, #4]
 8008f52:	617b      	str	r3, [r7, #20]
 8008f54:	4b14      	ldr	r3, [pc, #80]	@ (8008fa8 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 8008f56:	781b      	ldrb	r3, [r3, #0]
 8008f58:	613b      	str	r3, [r7, #16]
 8008f5a:	e00b      	b.n	8008f74 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8008f5c:	693b      	ldr	r3, [r7, #16]
 8008f5e:	b2da      	uxtb	r2, r3
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	1c59      	adds	r1, r3, #1
 8008f64:	6179      	str	r1, [r7, #20]
 8008f66:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008f6a:	b2d2      	uxtb	r2, r2
 8008f6c:	701a      	strb	r2, [r3, #0]
 8008f6e:	693b      	ldr	r3, [r7, #16]
 8008f70:	09db      	lsrs	r3, r3, #7
 8008f72:	613b      	str	r3, [r7, #16]
 8008f74:	693b      	ldr	r3, [r7, #16]
 8008f76:	2b7f      	cmp	r3, #127	@ 0x7f
 8008f78:	d8f0      	bhi.n	8008f5c <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	1c5a      	adds	r2, r3, #1
 8008f7e:	617a      	str	r2, [r7, #20]
 8008f80:	693a      	ldr	r2, [r7, #16]
 8008f82:	b2d2      	uxtb	r2, r2
 8008f84:	701a      	strb	r2, [r3, #0]
 8008f86:	697b      	ldr	r3, [r7, #20]
 8008f88:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8008f8a:	221b      	movs	r2, #27
 8008f8c:	6879      	ldr	r1, [r7, #4]
 8008f8e:	68b8      	ldr	r0, [r7, #8]
 8008f90:	f7fe ff88 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 8008f94:	68fb      	ldr	r3, [r7, #12]
 8008f96:	f383 8811 	msr	BASEPRI, r3
}
 8008f9a:	bf00      	nop
 8008f9c:	3718      	adds	r7, #24
 8008f9e:	46bd      	mov	sp, r7
 8008fa0:	bd80      	pop	{r7, pc}
 8008fa2:	bf00      	nop
 8008fa4:	20005520 	.word	0x20005520
 8008fa8:	2000551c 	.word	0x2000551c

08008fac <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8008fac:	b580      	push	{r7, lr}
 8008fae:	b08a      	sub	sp, #40	@ 0x28
 8008fb0:	af00      	add	r7, sp, #0
 8008fb2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008fb4:	f3ef 8311 	mrs	r3, BASEPRI
 8008fb8:	f04f 0120 	mov.w	r1, #32
 8008fbc:	f381 8811 	msr	BASEPRI, r1
 8008fc0:	617b      	str	r3, [r7, #20]
 8008fc2:	4827      	ldr	r0, [pc, #156]	@ (8009060 <SEGGER_SYSVIEW_Warn+0xb4>)
 8008fc4:	f7fe fe82 	bl	8007ccc <_PreparePacket>
 8008fc8:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8008fca:	2280      	movs	r2, #128	@ 0x80
 8008fcc:	6879      	ldr	r1, [r7, #4]
 8008fce:	6938      	ldr	r0, [r7, #16]
 8008fd0:	f7fe fe43 	bl	8007c5a <_EncodeStr>
 8008fd4:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008fda:	2301      	movs	r3, #1
 8008fdc:	623b      	str	r3, [r7, #32]
 8008fde:	e00b      	b.n	8008ff8 <SEGGER_SYSVIEW_Warn+0x4c>
 8008fe0:	6a3b      	ldr	r3, [r7, #32]
 8008fe2:	b2da      	uxtb	r2, r3
 8008fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fe6:	1c59      	adds	r1, r3, #1
 8008fe8:	6279      	str	r1, [r7, #36]	@ 0x24
 8008fea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8008fee:	b2d2      	uxtb	r2, r2
 8008ff0:	701a      	strb	r2, [r3, #0]
 8008ff2:	6a3b      	ldr	r3, [r7, #32]
 8008ff4:	09db      	lsrs	r3, r3, #7
 8008ff6:	623b      	str	r3, [r7, #32]
 8008ff8:	6a3b      	ldr	r3, [r7, #32]
 8008ffa:	2b7f      	cmp	r3, #127	@ 0x7f
 8008ffc:	d8f0      	bhi.n	8008fe0 <SEGGER_SYSVIEW_Warn+0x34>
 8008ffe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009000:	1c5a      	adds	r2, r3, #1
 8009002:	627a      	str	r2, [r7, #36]	@ 0x24
 8009004:	6a3a      	ldr	r2, [r7, #32]
 8009006:	b2d2      	uxtb	r2, r2
 8009008:	701a      	strb	r2, [r3, #0]
 800900a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800900c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800900e:	68fb      	ldr	r3, [r7, #12]
 8009010:	61fb      	str	r3, [r7, #28]
 8009012:	2300      	movs	r3, #0
 8009014:	61bb      	str	r3, [r7, #24]
 8009016:	e00b      	b.n	8009030 <SEGGER_SYSVIEW_Warn+0x84>
 8009018:	69bb      	ldr	r3, [r7, #24]
 800901a:	b2da      	uxtb	r2, r3
 800901c:	69fb      	ldr	r3, [r7, #28]
 800901e:	1c59      	adds	r1, r3, #1
 8009020:	61f9      	str	r1, [r7, #28]
 8009022:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 8009026:	b2d2      	uxtb	r2, r2
 8009028:	701a      	strb	r2, [r3, #0]
 800902a:	69bb      	ldr	r3, [r7, #24]
 800902c:	09db      	lsrs	r3, r3, #7
 800902e:	61bb      	str	r3, [r7, #24]
 8009030:	69bb      	ldr	r3, [r7, #24]
 8009032:	2b7f      	cmp	r3, #127	@ 0x7f
 8009034:	d8f0      	bhi.n	8009018 <SEGGER_SYSVIEW_Warn+0x6c>
 8009036:	69fb      	ldr	r3, [r7, #28]
 8009038:	1c5a      	adds	r2, r3, #1
 800903a:	61fa      	str	r2, [r7, #28]
 800903c:	69ba      	ldr	r2, [r7, #24]
 800903e:	b2d2      	uxtb	r2, r2
 8009040:	701a      	strb	r2, [r3, #0]
 8009042:	69fb      	ldr	r3, [r7, #28]
 8009044:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8009046:	221a      	movs	r2, #26
 8009048:	68f9      	ldr	r1, [r7, #12]
 800904a:	6938      	ldr	r0, [r7, #16]
 800904c:	f7fe ff2a 	bl	8007ea4 <_SendPacket>
  RECORD_END();
 8009050:	697b      	ldr	r3, [r7, #20]
 8009052:	f383 8811 	msr	BASEPRI, r3
}
 8009056:	bf00      	nop
 8009058:	3728      	adds	r7, #40	@ 0x28
 800905a:	46bd      	mov	sp, r7
 800905c:	bd80      	pop	{r7, pc}
 800905e:	bf00      	nop
 8009060:	20005520 	.word	0x20005520

08009064 <memcmp>:
 8009064:	b510      	push	{r4, lr}
 8009066:	3901      	subs	r1, #1
 8009068:	4402      	add	r2, r0
 800906a:	4290      	cmp	r0, r2
 800906c:	d101      	bne.n	8009072 <memcmp+0xe>
 800906e:	2000      	movs	r0, #0
 8009070:	e005      	b.n	800907e <memcmp+0x1a>
 8009072:	7803      	ldrb	r3, [r0, #0]
 8009074:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8009078:	42a3      	cmp	r3, r4
 800907a:	d001      	beq.n	8009080 <memcmp+0x1c>
 800907c:	1b18      	subs	r0, r3, r4
 800907e:	bd10      	pop	{r4, pc}
 8009080:	3001      	adds	r0, #1
 8009082:	e7f2      	b.n	800906a <memcmp+0x6>

08009084 <memset>:
 8009084:	4402      	add	r2, r0
 8009086:	4603      	mov	r3, r0
 8009088:	4293      	cmp	r3, r2
 800908a:	d100      	bne.n	800908e <memset+0xa>
 800908c:	4770      	bx	lr
 800908e:	f803 1b01 	strb.w	r1, [r3], #1
 8009092:	e7f9      	b.n	8009088 <memset+0x4>

08009094 <_reclaim_reent>:
 8009094:	4b2d      	ldr	r3, [pc, #180]	@ (800914c <_reclaim_reent+0xb8>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4283      	cmp	r3, r0
 800909a:	b570      	push	{r4, r5, r6, lr}
 800909c:	4604      	mov	r4, r0
 800909e:	d053      	beq.n	8009148 <_reclaim_reent+0xb4>
 80090a0:	69c3      	ldr	r3, [r0, #28]
 80090a2:	b31b      	cbz	r3, 80090ec <_reclaim_reent+0x58>
 80090a4:	68db      	ldr	r3, [r3, #12]
 80090a6:	b163      	cbz	r3, 80090c2 <_reclaim_reent+0x2e>
 80090a8:	2500      	movs	r5, #0
 80090aa:	69e3      	ldr	r3, [r4, #28]
 80090ac:	68db      	ldr	r3, [r3, #12]
 80090ae:	5959      	ldr	r1, [r3, r5]
 80090b0:	b9b1      	cbnz	r1, 80090e0 <_reclaim_reent+0x4c>
 80090b2:	3504      	adds	r5, #4
 80090b4:	2d80      	cmp	r5, #128	@ 0x80
 80090b6:	d1f8      	bne.n	80090aa <_reclaim_reent+0x16>
 80090b8:	69e3      	ldr	r3, [r4, #28]
 80090ba:	4620      	mov	r0, r4
 80090bc:	68d9      	ldr	r1, [r3, #12]
 80090be:	f000 f87b 	bl	80091b8 <_free_r>
 80090c2:	69e3      	ldr	r3, [r4, #28]
 80090c4:	6819      	ldr	r1, [r3, #0]
 80090c6:	b111      	cbz	r1, 80090ce <_reclaim_reent+0x3a>
 80090c8:	4620      	mov	r0, r4
 80090ca:	f000 f875 	bl	80091b8 <_free_r>
 80090ce:	69e3      	ldr	r3, [r4, #28]
 80090d0:	689d      	ldr	r5, [r3, #8]
 80090d2:	b15d      	cbz	r5, 80090ec <_reclaim_reent+0x58>
 80090d4:	4629      	mov	r1, r5
 80090d6:	4620      	mov	r0, r4
 80090d8:	682d      	ldr	r5, [r5, #0]
 80090da:	f000 f86d 	bl	80091b8 <_free_r>
 80090de:	e7f8      	b.n	80090d2 <_reclaim_reent+0x3e>
 80090e0:	680e      	ldr	r6, [r1, #0]
 80090e2:	4620      	mov	r0, r4
 80090e4:	f000 f868 	bl	80091b8 <_free_r>
 80090e8:	4631      	mov	r1, r6
 80090ea:	e7e1      	b.n	80090b0 <_reclaim_reent+0x1c>
 80090ec:	6961      	ldr	r1, [r4, #20]
 80090ee:	b111      	cbz	r1, 80090f6 <_reclaim_reent+0x62>
 80090f0:	4620      	mov	r0, r4
 80090f2:	f000 f861 	bl	80091b8 <_free_r>
 80090f6:	69e1      	ldr	r1, [r4, #28]
 80090f8:	b111      	cbz	r1, 8009100 <_reclaim_reent+0x6c>
 80090fa:	4620      	mov	r0, r4
 80090fc:	f000 f85c 	bl	80091b8 <_free_r>
 8009100:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009102:	b111      	cbz	r1, 800910a <_reclaim_reent+0x76>
 8009104:	4620      	mov	r0, r4
 8009106:	f000 f857 	bl	80091b8 <_free_r>
 800910a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800910c:	b111      	cbz	r1, 8009114 <_reclaim_reent+0x80>
 800910e:	4620      	mov	r0, r4
 8009110:	f000 f852 	bl	80091b8 <_free_r>
 8009114:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009116:	b111      	cbz	r1, 800911e <_reclaim_reent+0x8a>
 8009118:	4620      	mov	r0, r4
 800911a:	f000 f84d 	bl	80091b8 <_free_r>
 800911e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009120:	b111      	cbz	r1, 8009128 <_reclaim_reent+0x94>
 8009122:	4620      	mov	r0, r4
 8009124:	f000 f848 	bl	80091b8 <_free_r>
 8009128:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800912a:	b111      	cbz	r1, 8009132 <_reclaim_reent+0x9e>
 800912c:	4620      	mov	r0, r4
 800912e:	f000 f843 	bl	80091b8 <_free_r>
 8009132:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009134:	b111      	cbz	r1, 800913c <_reclaim_reent+0xa8>
 8009136:	4620      	mov	r0, r4
 8009138:	f000 f83e 	bl	80091b8 <_free_r>
 800913c:	6a23      	ldr	r3, [r4, #32]
 800913e:	b11b      	cbz	r3, 8009148 <_reclaim_reent+0xb4>
 8009140:	4620      	mov	r0, r4
 8009142:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009146:	4718      	bx	r3
 8009148:	bd70      	pop	{r4, r5, r6, pc}
 800914a:	bf00      	nop
 800914c:	20000014 	.word	0x20000014

08009150 <__libc_init_array>:
 8009150:	b570      	push	{r4, r5, r6, lr}
 8009152:	4d0d      	ldr	r5, [pc, #52]	@ (8009188 <__libc_init_array+0x38>)
 8009154:	4c0d      	ldr	r4, [pc, #52]	@ (800918c <__libc_init_array+0x3c>)
 8009156:	1b64      	subs	r4, r4, r5
 8009158:	10a4      	asrs	r4, r4, #2
 800915a:	2600      	movs	r6, #0
 800915c:	42a6      	cmp	r6, r4
 800915e:	d109      	bne.n	8009174 <__libc_init_array+0x24>
 8009160:	4d0b      	ldr	r5, [pc, #44]	@ (8009190 <__libc_init_array+0x40>)
 8009162:	4c0c      	ldr	r4, [pc, #48]	@ (8009194 <__libc_init_array+0x44>)
 8009164:	f000 f87e 	bl	8009264 <_init>
 8009168:	1b64      	subs	r4, r4, r5
 800916a:	10a4      	asrs	r4, r4, #2
 800916c:	2600      	movs	r6, #0
 800916e:	42a6      	cmp	r6, r4
 8009170:	d105      	bne.n	800917e <__libc_init_array+0x2e>
 8009172:	bd70      	pop	{r4, r5, r6, pc}
 8009174:	f855 3b04 	ldr.w	r3, [r5], #4
 8009178:	4798      	blx	r3
 800917a:	3601      	adds	r6, #1
 800917c:	e7ee      	b.n	800915c <__libc_init_array+0xc>
 800917e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009182:	4798      	blx	r3
 8009184:	3601      	adds	r6, #1
 8009186:	e7f2      	b.n	800916e <__libc_init_array+0x1e>
 8009188:	080093d0 	.word	0x080093d0
 800918c:	080093d0 	.word	0x080093d0
 8009190:	080093d0 	.word	0x080093d0
 8009194:	080093d4 	.word	0x080093d4

08009198 <__retarget_lock_acquire_recursive>:
 8009198:	4770      	bx	lr

0800919a <__retarget_lock_release_recursive>:
 800919a:	4770      	bx	lr

0800919c <memcpy>:
 800919c:	440a      	add	r2, r1
 800919e:	4291      	cmp	r1, r2
 80091a0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80091a4:	d100      	bne.n	80091a8 <memcpy+0xc>
 80091a6:	4770      	bx	lr
 80091a8:	b510      	push	{r4, lr}
 80091aa:	f811 4b01 	ldrb.w	r4, [r1], #1
 80091ae:	f803 4f01 	strb.w	r4, [r3, #1]!
 80091b2:	4291      	cmp	r1, r2
 80091b4:	d1f9      	bne.n	80091aa <memcpy+0xe>
 80091b6:	bd10      	pop	{r4, pc}

080091b8 <_free_r>:
 80091b8:	b538      	push	{r3, r4, r5, lr}
 80091ba:	4605      	mov	r5, r0
 80091bc:	2900      	cmp	r1, #0
 80091be:	d041      	beq.n	8009244 <_free_r+0x8c>
 80091c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80091c4:	1f0c      	subs	r4, r1, #4
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	bfb8      	it	lt
 80091ca:	18e4      	addlt	r4, r4, r3
 80091cc:	f000 f83e 	bl	800924c <__malloc_lock>
 80091d0:	4a1d      	ldr	r2, [pc, #116]	@ (8009248 <_free_r+0x90>)
 80091d2:	6813      	ldr	r3, [r2, #0]
 80091d4:	b933      	cbnz	r3, 80091e4 <_free_r+0x2c>
 80091d6:	6063      	str	r3, [r4, #4]
 80091d8:	6014      	str	r4, [r2, #0]
 80091da:	4628      	mov	r0, r5
 80091dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80091e0:	f000 b83a 	b.w	8009258 <__malloc_unlock>
 80091e4:	42a3      	cmp	r3, r4
 80091e6:	d908      	bls.n	80091fa <_free_r+0x42>
 80091e8:	6820      	ldr	r0, [r4, #0]
 80091ea:	1821      	adds	r1, r4, r0
 80091ec:	428b      	cmp	r3, r1
 80091ee:	bf01      	itttt	eq
 80091f0:	6819      	ldreq	r1, [r3, #0]
 80091f2:	685b      	ldreq	r3, [r3, #4]
 80091f4:	1809      	addeq	r1, r1, r0
 80091f6:	6021      	streq	r1, [r4, #0]
 80091f8:	e7ed      	b.n	80091d6 <_free_r+0x1e>
 80091fa:	461a      	mov	r2, r3
 80091fc:	685b      	ldr	r3, [r3, #4]
 80091fe:	b10b      	cbz	r3, 8009204 <_free_r+0x4c>
 8009200:	42a3      	cmp	r3, r4
 8009202:	d9fa      	bls.n	80091fa <_free_r+0x42>
 8009204:	6811      	ldr	r1, [r2, #0]
 8009206:	1850      	adds	r0, r2, r1
 8009208:	42a0      	cmp	r0, r4
 800920a:	d10b      	bne.n	8009224 <_free_r+0x6c>
 800920c:	6820      	ldr	r0, [r4, #0]
 800920e:	4401      	add	r1, r0
 8009210:	1850      	adds	r0, r2, r1
 8009212:	4283      	cmp	r3, r0
 8009214:	6011      	str	r1, [r2, #0]
 8009216:	d1e0      	bne.n	80091da <_free_r+0x22>
 8009218:	6818      	ldr	r0, [r3, #0]
 800921a:	685b      	ldr	r3, [r3, #4]
 800921c:	6053      	str	r3, [r2, #4]
 800921e:	4408      	add	r0, r1
 8009220:	6010      	str	r0, [r2, #0]
 8009222:	e7da      	b.n	80091da <_free_r+0x22>
 8009224:	d902      	bls.n	800922c <_free_r+0x74>
 8009226:	230c      	movs	r3, #12
 8009228:	602b      	str	r3, [r5, #0]
 800922a:	e7d6      	b.n	80091da <_free_r+0x22>
 800922c:	6820      	ldr	r0, [r4, #0]
 800922e:	1821      	adds	r1, r4, r0
 8009230:	428b      	cmp	r3, r1
 8009232:	bf04      	itt	eq
 8009234:	6819      	ldreq	r1, [r3, #0]
 8009236:	685b      	ldreq	r3, [r3, #4]
 8009238:	6063      	str	r3, [r4, #4]
 800923a:	bf04      	itt	eq
 800923c:	1809      	addeq	r1, r1, r0
 800923e:	6021      	streq	r1, [r4, #0]
 8009240:	6054      	str	r4, [r2, #4]
 8009242:	e7ca      	b.n	80091da <_free_r+0x22>
 8009244:	bd38      	pop	{r3, r4, r5, pc}
 8009246:	bf00      	nop
 8009248:	20005740 	.word	0x20005740

0800924c <__malloc_lock>:
 800924c:	4801      	ldr	r0, [pc, #4]	@ (8009254 <__malloc_lock+0x8>)
 800924e:	f7ff bfa3 	b.w	8009198 <__retarget_lock_acquire_recursive>
 8009252:	bf00      	nop
 8009254:	2000573c 	.word	0x2000573c

08009258 <__malloc_unlock>:
 8009258:	4801      	ldr	r0, [pc, #4]	@ (8009260 <__malloc_unlock+0x8>)
 800925a:	f7ff bf9e 	b.w	800919a <__retarget_lock_release_recursive>
 800925e:	bf00      	nop
 8009260:	2000573c 	.word	0x2000573c

08009264 <_init>:
 8009264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009266:	bf00      	nop
 8009268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800926a:	bc08      	pop	{r3}
 800926c:	469e      	mov	lr, r3
 800926e:	4770      	bx	lr

08009270 <_fini>:
 8009270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009272:	bf00      	nop
 8009274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009276:	bc08      	pop	{r3}
 8009278:	469e      	mov	lr, r3
 800927a:	4770      	bx	lr
