// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Symbol table internal header
//
// Internal details; most calling programs do not need this header,
// unless using verilator public meta comments.

#ifndef VERILATED_VTOP__SYMS_H_
#define VERILATED_VTOP__SYMS_H_  // guard

#include "verilated.h"
#include "verilated_fst_c.h"

// INCLUDE MODEL CLASS

#include "Vtop.h"

// INCLUDE MODULE CLASSES
#include "Vtop___024root.h"
#include "Vtop_ifdsp.h"
#include "Vtop_state_disc.h"
#include "Vtop_ifxma__N10.h"
#include "Vtop_panzoomtrigif__Na_Ac.h"
#include "Vtop_panzoomtrigif__N4_D100.h"
#include "Vtop_proc_core__Qz1_Rz2_RBz3.h"
#include "Vtop_elementconn__pi3.h"
#include "Vtop_elementmixacc__Ec_F9_FB80_ECz3.h"
#include "Vtop_ifelement__E8_EB200_F9_FB200.h"
#include "Vtop_ifelement__Ec_F9_FB200.h"
#include "Vtop_ifelement__Ec_F9_FB80.h"
#include "Vtop_ammod__N10.h"
#include "Vtop_fproc_iface.h"
#include "Vtop_sync_iface.h"
#include "Vtop_ifsd.h"
#include "Vtop_cmd_mem_iface__C10_M80_MB1.h"
#include "Vtop_pulse_iface.h"

// DPI TYPES for DPI Export callbacks (Internal use)

// SYMS CLASS (contains all model state)
class alignas(VL_CACHE_LINE_BYTES)Vtop__Syms final : public VerilatedSyms {
  public:
    // INTERNAL STATE
    Vtop* const __Vm_modelp;
    bool __Vm_dumping = false;  // Dumping is active
    VerilatedMutex __Vm_dumperMutex;  // Protect __Vm_dumperp
    VerilatedFstC* __Vm_dumperp VL_GUARDED_BY(__Vm_dumperMutex) = nullptr;  /// Trace class for $dump*
    bool __Vm_activity = false;  ///< Used by trace routines to determine change occurred
    uint32_t __Vm_baseCode = 0;  ///< Used by trace routines when tracing multiple models
    VlDeleter __Vm_deleter;
    bool __Vm_didInit = false;

    // MODULE INSTANCE STATE
    Vtop___024root                 TOP;
    Vtop_ifdsp                     TOP__dsp_sim_toplevel__DOT__dspif;
    Vtop_panzoomtrigif__Na_Ac      TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__0__KET__;
    Vtop_panzoomtrigif__Na_Ac      TOP__dsp_sim_toplevel__DOT__dspmod__DOT__acqpztif__BRA__1__KET__;
    Vtop_panzoomtrigif__N4_D100    TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__0__KET__;
    Vtop_panzoomtrigif__N4_D100    TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__1__KET__;
    Vtop_panzoomtrigif__N4_D100    TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__2__KET__;
    Vtop_panzoomtrigif__N4_D100    TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__3__KET__;
    Vtop_panzoomtrigif__N4_D100    TOP__dsp_sim_toplevel__DOT__dspmod__DOT__dacmonpztif__BRA__4__KET__;
    Vtop_fproc_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__0__KET__;
    Vtop_fproc_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__1__KET__;
    Vtop_fproc_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__2__KET__;
    Vtop_fproc_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__3__KET__;
    Vtop_fproc_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__4__KET__;
    Vtop_fproc_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__5__KET__;
    Vtop_fproc_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__6__KET__;
    Vtop_fproc_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__fproc_if__BRA__7__KET__;
    Vtop_proc_core__Qz1_Rz2_RBz3   TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core;
    Vtop_cmd_mem_iface__C10_M80_MB1 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__memif;
    Vtop_pulse_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__pulseout;
    Vtop_sync_iface                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__proc_core__sync;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_elementconn__pi3          TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdloelemconn;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__0__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_proc_core__Qz1_Rz2_RBz3   TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core;
    Vtop_cmd_mem_iface__C10_M80_MB1 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__memif;
    Vtop_pulse_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__pulseout;
    Vtop_sync_iface                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__proc_core__sync;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_elementconn__pi3          TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdloelemconn;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__1__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_proc_core__Qz1_Rz2_RBz3   TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core;
    Vtop_cmd_mem_iface__C10_M80_MB1 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__memif;
    Vtop_pulse_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__pulseout;
    Vtop_sync_iface                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__proc_core__sync;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_elementconn__pi3          TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdloelemconn;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__2__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_proc_core__Qz1_Rz2_RBz3   TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__proc_core;
    Vtop_cmd_mem_iface__C10_M80_MB1 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__proc_core__memif;
    Vtop_pulse_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__proc_core__pulseout;
    Vtop_sync_iface                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__proc_core__sync;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_elementconn__pi3          TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdloelemconn;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__3__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_proc_core__Qz1_Rz2_RBz3   TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__proc_core;
    Vtop_cmd_mem_iface__C10_M80_MB1 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__proc_core__memif;
    Vtop_pulse_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__proc_core__pulseout;
    Vtop_sync_iface                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__proc_core__sync;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_elementconn__pi3          TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdloelemconn;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__4__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_proc_core__Qz1_Rz2_RBz3   TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__proc_core;
    Vtop_cmd_mem_iface__C10_M80_MB1 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__proc_core__memif;
    Vtop_pulse_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__proc_core__pulseout;
    Vtop_sync_iface                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__proc_core__sync;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_elementconn__pi3          TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdloelemconn;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__5__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_proc_core__Qz1_Rz2_RBz3   TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__proc_core;
    Vtop_cmd_mem_iface__C10_M80_MB1 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__proc_core__memif;
    Vtop_pulse_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__proc_core__pulseout;
    Vtop_sync_iface                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__proc_core__sync;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_elementconn__pi3          TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdloelemconn;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__6__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_proc_core__Qz1_Rz2_RBz3   TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__proc_core;
    Vtop_cmd_mem_iface__C10_M80_MB1 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__proc_core__memif;
    Vtop_pulse_iface               TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__proc_core__pulseout;
    Vtop_sync_iface                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__proc_core__sync;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__qdrvelemconn__DOT__ammod;
    Vtop_elementconn__pi3          TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdloelemconn;
    Vtop_ammod__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__procinst__BRA__7__KET____DOT__rdrvelemconn__DOT__ammod;
    Vtop_ifelement__E8_EB200_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__0__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__1__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__2__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__3__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__4__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__5__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__6__KET__;
    Vtop_ifelement__E8_EB200_F9_FB200 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__qdrvelem__BRA__7__KET__;
    Vtop_ifelement__Ec_F9_FB80     TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__0__KET__;
    Vtop_ifelement__Ec_F9_FB80     TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__1__KET__;
    Vtop_ifelement__Ec_F9_FB80     TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__2__KET__;
    Vtop_ifelement__Ec_F9_FB80     TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__3__KET__;
    Vtop_ifelement__Ec_F9_FB80     TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__4__KET__;
    Vtop_ifelement__Ec_F9_FB80     TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__5__KET__;
    Vtop_ifelement__Ec_F9_FB80     TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__6__KET__;
    Vtop_ifelement__Ec_F9_FB80     TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdloelem__BRA__7__KET__;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__0__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__1__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__2__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__3__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__4__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__5__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__6__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_elementmixacc__Ec_F9_FB80_ECz3 TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdlomixacc__BRA__7__KET____DOT__genblk1__DOT__rdlo0mixacc1;
    Vtop_ifelement__Ec_F9_FB200    TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__0__KET__;
    Vtop_ifelement__Ec_F9_FB200    TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__1__KET__;
    Vtop_ifelement__Ec_F9_FB200    TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__2__KET__;
    Vtop_ifelement__Ec_F9_FB200    TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__3__KET__;
    Vtop_ifelement__Ec_F9_FB200    TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__4__KET__;
    Vtop_ifelement__Ec_F9_FB200    TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__5__KET__;
    Vtop_ifelement__Ec_F9_FB200    TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__6__KET__;
    Vtop_ifelement__Ec_F9_FB200    TOP__dsp_sim_toplevel__DOT__dspmod__DOT__rdrvelem__BRA__7__KET__;
    Vtop_ifsd                      TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__0__KET__;
    Vtop_ifsd                      TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__1__KET__;
    Vtop_ifsd                      TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__2__KET__;
    Vtop_ifsd                      TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__3__KET__;
    Vtop_ifsd                      TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__4__KET__;
    Vtop_ifsd                      TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__5__KET__;
    Vtop_ifsd                      TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__6__KET__;
    Vtop_ifsd                      TOP__dsp_sim_toplevel__DOT__dspmod__DOT__sdif__BRA__7__KET__;
    Vtop_state_disc                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__0__KET____DOT__state_disc;
    Vtop_state_disc                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__1__KET____DOT__state_disc;
    Vtop_state_disc                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__2__KET____DOT__state_disc;
    Vtop_state_disc                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__3__KET____DOT__state_disc;
    Vtop_state_disc                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__4__KET____DOT__state_disc;
    Vtop_state_disc                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__5__KET____DOT__state_disc;
    Vtop_state_disc                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__6__KET____DOT__state_disc;
    Vtop_state_disc                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__statedisc__BRA__7__KET____DOT__state_disc;
    Vtop_ifxma__N10                TOP__dsp_sim_toplevel__DOT__dspmod__DOT__xmaif;

    // SCOPE NAMES
    VerilatedScope __Vscope_TOP;
    VerilatedScope __Vscope_dsp_sim_toplevel;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspif;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__acqpztif__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__acqpztif__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__acqpztifwire__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__acqpztifwire__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztif__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztif__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztif__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztif__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztif__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztifwire__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztifwire__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztifwire__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__dacmonpztifwire__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__fproc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__fproc_if__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__fproc_if__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__fproc_if__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__fproc_if__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__fproc_if__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__fproc_if__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__fproc_if__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__fproc_if__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc__ctu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc__instr;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc__myalu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc__myclk;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc__pulsereg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__dproc__regs;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__memif;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__pulseout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____proc_core__sync;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____qdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdloelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__0__KET____rdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc__ctu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc__instr;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc__myalu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc__myclk;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc__pulsereg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__dproc__regs;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__memif;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__pulseout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____proc_core__sync;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____qdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdloelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__1__KET____rdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc__ctu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc__instr;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc__myalu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc__myclk;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc__pulsereg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__dproc__regs;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__memif;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__pulseout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____proc_core__sync;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____qdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdloelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__2__KET____rdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____proc_core;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____proc_core__dproc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____proc_core__dproc__ctu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____proc_core__dproc__instr;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____proc_core__dproc__myalu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____proc_core__dproc__myclk;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____proc_core__dproc__pulsereg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____proc_core__dproc__regs;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____proc_core__memif;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____proc_core__pulseout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____proc_core__sync;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____qdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdloelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__3__KET____rdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____proc_core;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____proc_core__dproc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____proc_core__dproc__ctu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____proc_core__dproc__instr;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____proc_core__dproc__myalu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____proc_core__dproc__myclk;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____proc_core__dproc__pulsereg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____proc_core__dproc__regs;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____proc_core__memif;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____proc_core__pulseout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____proc_core__sync;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____qdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdloelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__4__KET____rdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____proc_core;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____proc_core__dproc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____proc_core__dproc__ctu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____proc_core__dproc__instr;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____proc_core__dproc__myalu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____proc_core__dproc__myclk;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____proc_core__dproc__pulsereg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____proc_core__dproc__regs;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____proc_core__memif;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____proc_core__pulseout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____proc_core__sync;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____qdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdloelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__5__KET____rdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____proc_core;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____proc_core__dproc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____proc_core__dproc__ctu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____proc_core__dproc__instr;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____proc_core__dproc__myalu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____proc_core__dproc__myclk;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____proc_core__dproc__pulsereg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____proc_core__dproc__regs;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____proc_core__memif;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____proc_core__pulseout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____proc_core__sync;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____qdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdloelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__6__KET____rdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____proc_core;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____proc_core__dproc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____proc_core__dproc__ctu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____proc_core__dproc__instr;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____proc_core__dproc__myalu;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____proc_core__dproc__myclk;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____proc_core__dproc__pulsereg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____proc_core__dproc__regs;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____proc_core__memif;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____proc_core__pulseout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____proc_core__sync;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____qdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdloelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__ampxdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__ampxdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__genblk2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__genblk5;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__reg_delay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__reg_delay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__cordicg__stage__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__freqcossinpdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__freqcossinpdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__0__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__10__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__11__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__12__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__13__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__14__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__15__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__1__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__2__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__3__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__4__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__5__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__6__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__7__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__8__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__genblk2__BRA__9__KET____mult2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__multidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__multidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__phtime;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__pinidelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__ammod__pinidelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__envaddrdelay;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__procinst__BRA__7__KET____rdrvelemconn__envaddrdelay__usual;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvelem__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvelem__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvelem__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvelem__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvelem__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvelem__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvelem__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvelem__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__0__KET____qdrvout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__1__KET____qdrvout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__2__KET____qdrvout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__3__KET____qdrvout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__4__KET____qdrvout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__5__KET____qdrvout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__6__KET____qdrvout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__qdrvouts__BRA__7__KET____qdrvout;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdloelem__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdloelem__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdloelem__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdloelem__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdloelem__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdloelem__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdloelem__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdloelem__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__0__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__1__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__2__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__3__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__4__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__5__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__6__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__0__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__1__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__2__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____genblk1__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdlomixacc__BRA__7__KET____genblk1__rdlo0mixacc1__genblk1__BRA__3__KET____mult1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelem__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelem__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelem__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelem__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelem__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelem__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelem__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelem__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__0__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__10__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__11__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__12__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__13__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__14__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__15__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__1__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__2__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__3__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__4__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__5__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__6__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__7__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__8__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumx__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumx__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumx__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumy__l1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumy__l1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout1__stepslice__BRA__9__KET____sumy__l1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__0__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__0__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__10__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__10__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__10__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__11__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__11__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__11__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__12__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__12__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__12__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__13__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__13__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__13__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__14__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__14__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__14__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__15__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__15__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__15__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__1__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__1__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__2__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__2__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__3__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__3__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__4__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__4__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__5__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__5__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__6__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__6__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__7__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__7__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__8__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__8__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__8__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__9__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__9__KET____sumx;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__rdrvelemout2__stepslice__BRA__9__KET____sumy;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__sdif__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__sdif__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__sdif__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__sdif__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__sdif__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__sdif__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__sdif__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__sdif__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__0__KET____state_disc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__0__KET____state_disc__nn_model;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__0__KET____state_disc__nn_model__call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__0__KET____state_disc__nn_model__call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__0__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__0__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__0__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__0__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__0__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__0__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U__sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__0__KET____state_disc__normalizer;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__1__KET____state_disc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__1__KET____state_disc__nn_model;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__1__KET____state_disc__nn_model__call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__1__KET____state_disc__nn_model__call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__1__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__1__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__1__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__1__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__1__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__1__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U__sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__1__KET____state_disc__normalizer;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__2__KET____state_disc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__2__KET____state_disc__nn_model;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__2__KET____state_disc__nn_model__call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__2__KET____state_disc__nn_model__call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__2__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__2__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__2__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__2__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__2__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__2__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U__sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__2__KET____state_disc__normalizer;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__3__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__3__KET____state_disc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__3__KET____state_disc__nn_model;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__3__KET____state_disc__nn_model__call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__3__KET____state_disc__nn_model__call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__3__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__3__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__3__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__3__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__3__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__3__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U__sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__3__KET____state_disc__normalizer;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__4__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__4__KET____state_disc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__4__KET____state_disc__nn_model;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__4__KET____state_disc__nn_model__call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__4__KET____state_disc__nn_model__call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__4__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__4__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__4__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__4__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__4__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__4__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U__sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__4__KET____state_disc__normalizer;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__5__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__5__KET____state_disc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__5__KET____state_disc__nn_model;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__5__KET____state_disc__nn_model__call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__5__KET____state_disc__nn_model__call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__5__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__5__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__5__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__5__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__5__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__5__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U__sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__5__KET____state_disc__normalizer;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__6__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__6__KET____state_disc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__6__KET____state_disc__nn_model;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__6__KET____state_disc__nn_model__call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__6__KET____state_disc__nn_model__call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__6__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__6__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__6__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__6__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__6__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__6__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U__sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__6__KET____state_disc__normalizer;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__7__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__7__KET____state_disc;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__7__KET____state_disc__nn_model;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__7__KET____state_disc__nn_model__call_ret1_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_fu_73;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__7__KET____state_disc__nn_model__call_ret3_relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config5_s_fu_100;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__7__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config6_0_0_fu_92;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__7__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config2_0_0_0_0_0_0_0_0_0_fu_67;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__7__KET____state_disc__nn_model__grp_dense_latency_ap_fixed_ap_fixed_16_6_5_3_0_config4_0_0_0_0_0_fu_55;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__7__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__7__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__7__KET____state_disc__nn_model__grp_sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_fu_85__sigmoid_table1_U__sigmoid_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_sigmoid_config7_s_sigmoid_tabbkb_rom_U;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__statedisc__BRA__7__KET____state_disc__normalizer;
    VerilatedScope __Vscope_dsp_sim_toplevel__dspmod__xmaif;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____acc_buf;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____cmd_mem;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____env_mem_qdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____env_mem_rdlo;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____env_mem_rdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____freq_mem_qdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____freq_mem_rdlo;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__0__KET____freq_mem_rdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____acc_buf;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____cmd_mem;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____env_mem_qdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____env_mem_rdlo;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____env_mem_rdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____freq_mem_qdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____freq_mem_rdlo;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__1__KET____freq_mem_rdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____acc_buf;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____cmd_mem;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____env_mem_qdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____env_mem_rdlo;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____env_mem_rdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____freq_mem_qdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____freq_mem_rdlo;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk1__BRA__2__KET____freq_mem_rdrv;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk2__BRA__0__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk2__BRA__0__KET____acq_buf;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk2__BRA__1__KET__;
    VerilatedScope __Vscope_dsp_sim_toplevel__genblk2__BRA__1__KET____acq_buf;

    // SCOPE HIERARCHY
    VerilatedHierarchy __Vhier;

    // CONSTRUCTORS
    Vtop__Syms(VerilatedContext* contextp, const char* namep, Vtop* modelp);
    ~Vtop__Syms();
    void Vtop__Syms_2(int __Vfinal);
    void Vtop__Syms_1(int __Vfinal);

    // METHODS
    const char* name() { return TOP.name(); }
    void _traceDump();
    void _traceDumpOpen();
    void _traceDumpClose();
};

#endif  // guard
