
*** Running vivado
    with args -log Counter.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Counter.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source Counter.tcl -notrace
Command: synth_design -top Counter -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 262.586 ; gain = 91.543
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Counter' [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/sources_1/new/Counter.v:22]
INFO: [Synth 8-256] done synthesizing module 'Counter' (1#1) [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/sources_1/new/Counter.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 296.879 ; gain = 125.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 296.879 ; gain = 125.836
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/constrs_1/new/M2-1.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal LD cannot be placed on H17 (IOB_X0Y114) because the pad is already occupied by terminal CP possibly due to user constraint [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/constrs_1/new/M2-1.xdc:13]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal M cannot be placed on H17 (IOB_X0Y114) because the pad is already occupied by terminal CP possibly due to user constraint [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/constrs_1/new/M2-1.xdc:17]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal D3 cannot be placed on H17 (IOB_X0Y114) because the pad is already occupied by terminal CP possibly due to user constraint [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/constrs_1/new/M2-1.xdc:21]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal D2 cannot be placed on H17 (IOB_X0Y114) because the pad is already occupied by terminal CP possibly due to user constraint [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/constrs_1/new/M2-1.xdc:23]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal D1 cannot be placed on H17 (IOB_X0Y114) because the pad is already occupied by terminal CP possibly due to user constraint [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/constrs_1/new/M2-1.xdc:25]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal D0 cannot be placed on H17 (IOB_X0Y114) because the pad is already occupied by terminal CP possibly due to user constraint [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/constrs_1/new/M2-1.xdc:27]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Q3 cannot be placed on H17 (IOB_X0Y114) because the pad is already occupied by terminal CP possibly due to user constraint [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/constrs_1/new/M2-1.xdc:30]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Q2 cannot be placed on H17 (IOB_X0Y114) because the pad is already occupied by terminal CP possibly due to user constraint [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/constrs_1/new/M2-1.xdc:32]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Q1 cannot be placed on H17 (IOB_X0Y114) because the pad is already occupied by terminal CP possibly due to user constraint [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/constrs_1/new/M2-1.xdc:34]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Q0 cannot be placed on H17 (IOB_X0Y114) because the pad is already occupied by terminal CP possibly due to user constraint [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/constrs_1/new/M2-1.xdc:36]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal Qcc cannot be placed on H17 (IOB_X0Y114) because the pad is already occupied by terminal CP possibly due to user constraint [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/constrs_1/new/M2-1.xdc:40]
Resolution: Verify the location constraints for differential ports are correctly specified in your constraints. The Site type should be of form: IO_LxxP for P-side, and IO_LxxN for N-side (Neg Diff Pair) 
Finished Parsing XDC File [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/constrs_1/new/M2-1.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 568.582 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 568.582 ; gain = 397.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 568.582 ; gain = 397.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 568.582 ; gain = 397.539
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "carry" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 568.582 ; gain = 397.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 568.582 ; gain = 397.539
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 568.582 ; gain = 397.539
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 568.582 ; gain = 397.539

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 568.582 ; gain = 397.539
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 568.582 ; gain = 397.539

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 568.582 ; gain = 397.539
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 568.582 ; gain = 397.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 568.582 ; gain = 397.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:36 . Memory (MB): peak = 588.449 ; gain = 417.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 588.449 ; gain = 417.406
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q3_OBUF with 1st driver pin 'number_reg[3]__0/Q' [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/sources_1/new/Counter.v:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q3_OBUF with 2nd driver pin 'number_reg[3]/Q' [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/sources_1/new/Counter.v:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q2_OBUF with 1st driver pin 'number_reg[2]__0/Q' [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/sources_1/new/Counter.v:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q2_OBUF with 2nd driver pin 'number_reg[2]/Q' [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/sources_1/new/Counter.v:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q1_OBUF with 1st driver pin 'number_reg[1]__0/Q' [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/sources_1/new/Counter.v:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q1_OBUF with 2nd driver pin 'number_reg[1]/Q' [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/sources_1/new/Counter.v:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q0_OBUF with 1st driver pin 'number_reg[0]/Q' [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/sources_1/new/Counter.v:73]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q0_OBUF with 2nd driver pin 'number_reg[0]__0/Q' [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/sources_1/new/Counter.v:42]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Qcc_OBUF with 1st driver pin 'carry_reg/Q' [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/sources_1/new/Counter.v:72]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Qcc_OBUF with 2nd driver pin 'carry_reg__0/Q' [C:/Users/Administor/Desktop/Logical/M2-1/M2-1.srcs/sources_1/new/Counter.v:46]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        5|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 588.449 ; gain = 417.406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 588.449 ; gain = 417.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 588.449 ; gain = 417.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 588.449 ; gain = 417.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT3  |     1|
|3     |LUT5  |     1|
|4     |LUT6  |     4|
|5     |MUXF7 |     1|
|6     |FDRE  |    10|
|7     |IBUF  |     8|
|8     |OBUF  |     5|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    32|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:37 . Memory (MB): peak = 588.449 ; gain = 417.406
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 10 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 588.449 ; gain = 107.125
Synthesis Optimization Complete : Time (s): cpu = 00:00:29 ; elapsed = 00:00:37 . Memory (MB): peak = 588.449 ; gain = 417.406
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 0 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 588.449 ; gain = 379.949
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.051 . Memory (MB): peak = 588.449 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun 08 16:50:41 2018...
