Task 0 ( 0/42, 0/42 ) is bound to cpu[s] 0 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={0} and CUDA_VISIBLE_DEVICES=
Task 1 ( 1/42, 1/42 ) is bound to cpu[s] 4 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={4} and CUDA_VISIBLE_DEVICES=
Task 10 ( 10/42, 10/42 ) is bound to cpu[s] 40 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={40} and CUDA_VISIBLE_DEVICES=
Task 11 ( 11/42, 11/42 ) is bound to cpu[s] 44 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={44} and CUDA_VISIBLE_DEVICES=
Task 12 ( 12/42, 12/42 ) is bound to cpu[s] 48 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={48} and CUDA_VISIBLE_DEVICES=
Task 13 ( 13/42, 13/42 ) is bound to cpu[s] 52 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={52} and CUDA_VISIBLE_DEVICES=
Task 14 ( 14/42, 14/42 ) is bound to cpu[s] 56 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={56} and CUDA_VISIBLE_DEVICES=
Task 15 ( 15/42, 15/42 ) is bound to cpu[s] 60 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={60} and CUDA_VISIBLE_DEVICES=
Task 16 ( 16/42, 16/42 ) is bound to cpu[s] 64 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={64} and CUDA_VISIBLE_DEVICES=
Task 17 ( 17/42, 17/42 ) is bound to cpu[s] 68 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={68} and CUDA_VISIBLE_DEVICES=
Task 18 ( 18/42, 18/42 ) is bound to cpu[s] 72 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={72} and CUDA_VISIBLE_DEVICES=
Task 19 ( 19/42, 19/42 ) is bound to cpu[s] 76 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={76} and CUDA_VISIBLE_DEVICES=
Task 2 ( 2/42, 2/42 ) is bound to cpu[s] 8 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={8} and CUDA_VISIBLE_DEVICES=
Task 20 ( 20/42, 20/42 ) is bound to cpu[s] 80 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={80} and CUDA_VISIBLE_DEVICES=
Task 21 ( 21/42, 21/42 ) is bound to cpu[s] 88 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={88} and CUDA_VISIBLE_DEVICES=
Task 22 ( 22/42, 22/42 ) is bound to cpu[s] 92 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={92} and CUDA_VISIBLE_DEVICES=
Task 23 ( 23/42, 23/42 ) is bound to cpu[s] 96 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={96} and CUDA_VISIBLE_DEVICES=
Task 24 ( 24/42, 24/42 ) is bound to cpu[s] 100 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={100} and CUDA_VISIBLE_DEVICES=
Task 25 ( 25/42, 25/42 ) is bound to cpu[s] 104 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={104} and CUDA_VISIBLE_DEVICES=
Task 26 ( 26/42, 26/42 ) is bound to cpu[s] 108 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={108} and CUDA_VISIBLE_DEVICES=
Task 27 ( 27/42, 27/42 ) is bound to cpu[s] 112 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={112} and CUDA_VISIBLE_DEVICES=
Task 28 ( 28/42, 28/42 ) is bound to cpu[s] 116 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={116} and CUDA_VISIBLE_DEVICES=
Task 29 ( 29/42, 29/42 ) is bound to cpu[s] 120 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={120} and CUDA_VISIBLE_DEVICES=
Task 3 ( 3/42, 3/42 ) is bound to cpu[s] 12 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={12} and CUDA_VISIBLE_DEVICES=
Task 30 ( 30/42, 30/42 ) is bound to cpu[s] 124 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={124} and CUDA_VISIBLE_DEVICES=
Task 31 ( 31/42, 31/42 ) is bound to cpu[s] 128 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={128} and CUDA_VISIBLE_DEVICES=
Task 32 ( 32/42, 32/42 ) is bound to cpu[s] 132 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={132} and CUDA_VISIBLE_DEVICES=
Task 33 ( 33/42, 33/42 ) is bound to cpu[s] 136 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={136} and CUDA_VISIBLE_DEVICES=
Task 34 ( 34/42, 34/42 ) is bound to cpu[s] 140 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={140} and CUDA_VISIBLE_DEVICES=
Task 35 ( 35/42, 35/42 ) is bound to cpu[s] 144 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={144} and CUDA_VISIBLE_DEVICES=
Task 36 ( 36/42, 36/42 ) is bound to cpu[s] 148 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={148} and CUDA_VISIBLE_DEVICES=
Task 37 ( 37/42, 37/42 ) is bound to cpu[s] 152 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={152} and CUDA_VISIBLE_DEVICES=
Task 38 ( 38/42, 38/42 ) is bound to cpu[s] 156 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={156} and CUDA_VISIBLE_DEVICES=
Task 39 ( 39/42, 39/42 ) is bound to cpu[s] 160 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={160} and CUDA_VISIBLE_DEVICES=
Task 4 ( 4/42, 4/42 ) is bound to cpu[s] 16 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={16} and CUDA_VISIBLE_DEVICES=
Task 40 ( 40/42, 40/42 ) is bound to cpu[s] 164 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={164} and CUDA_VISIBLE_DEVICES=
Task 41 ( 41/42, 41/42 ) is bound to cpu[s] 168 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={168} and CUDA_VISIBLE_DEVICES=
Task 5 ( 5/42, 5/42 ) is bound to cpu[s] 20 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={20} and CUDA_VISIBLE_DEVICES=
Task 6 ( 6/42, 6/42 ) is bound to cpu[s] 24 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={24} and CUDA_VISIBLE_DEVICES=
Task 7 ( 7/42, 7/42 ) is bound to cpu[s] 28 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={28} and CUDA_VISIBLE_DEVICES=
Task 8 ( 8/42, 8/42 ) is bound to cpu[s] 32 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={32} and CUDA_VISIBLE_DEVICES=
Task 9 ( 9/42, 9/42 ) is bound to cpu[s] 36 on host a30n01 with OMP_NUM_THREADS=1 and with OMP_PLACES={36} and CUDA_VISIBLE_DEVICES=
