

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_k_inner'
================================================================
* Date:           Mon Jun 26 10:21:28 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  26.208 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        7|  0.150 us|  0.350 us|    3|    7|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- k_inner  |        1|        5|         2|          1|          1|  1 ~ 5|       yes|
        +-----------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.74>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_V = alloca i32 1"   --->   Operation 6 'alloca' 'sum_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%n_115_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %n_115"   --->   Operation 7 'read' 'n_115_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add_ln172_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %add_ln172"   --->   Operation 8 'read' 'add_ln172_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_758_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %i_758"   --->   Operation 9 'read' 'i_758_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i177 0, i177 %sum_V"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc197"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j_1 = load i3 %j" [src/runge_kutta_45.cpp:168]   --->   Operation 13 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.13ns)   --->   "%icmp_ln168 = icmp_eq  i3 %j_1, i3 %i_758_read" [src/runge_kutta_45.cpp:168]   --->   Operation 14 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 5, i64 2"   --->   Operation 15 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.65ns)   --->   "%add_ln168 = add i3 %j_1, i3 1" [src/runge_kutta_45.cpp:168]   --->   Operation 16 'add' 'add_ln168' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %for.inc197.split, void %for.end199.exitStub" [src/runge_kutta_45.cpp:168]   --->   Operation 17 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln172 = zext i3 %j_1" [src/runge_kutta_45.cpp:172]   --->   Operation 18 'zext' 'zext_ln172' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.78ns)   --->   "%add_ln172_1 = add i5 %add_ln172_read, i5 %zext_ln172" [src/runge_kutta_45.cpp:172]   --->   Operation 19 'add' 'add_ln172_1' <Predicate = (!icmp_ln168)> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln172_1 = zext i5 %add_ln172_1" [src/runge_kutta_45.cpp:172]   --->   Operation 20 'zext' 'zext_ln172_1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i60 %A, i64 0, i64 %zext_ln172_1" [src/runge_kutta_45.cpp:172]   --->   Operation 21 'getelementptr' 'A_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %j_1, i3 0" [src/runge_kutta_45.cpp:172]   --->   Operation 22 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i3.i1, i3 %j_1, i1 0" [src/runge_kutta_45.cpp:172]   --->   Operation 23 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln172_2 = zext i4 %tmp_6" [src/runge_kutta_45.cpp:172]   --->   Operation 24 'zext' 'zext_ln172_2' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln172_3 = zext i3 %n_115_read" [src/runge_kutta_45.cpp:172]   --->   Operation 25 'zext' 'zext_ln172_3' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%newFirst = add i6 %tmp_s, i6 %zext_ln172_3" [src/runge_kutta_45.cpp:172]   --->   Operation 26 'add' 'newFirst' <Predicate = (!icmp_ln168)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 27 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%newSecond = sub i6 %newFirst, i6 %zext_ln172_2" [src/runge_kutta_45.cpp:172]   --->   Operation 27 'sub' 'newSecond' <Predicate = (!icmp_ln168)> <Delay = 3.49> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln172_4 = zext i6 %newSecond" [src/runge_kutta_45.cpp:172]   --->   Operation 28 'zext' 'zext_ln172_4' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%k_V_addr = getelementptr i85 %k_V, i64 0, i64 %zext_ln172_4" [src/runge_kutta_45.cpp:172]   --->   Operation 29 'getelementptr' 'k_V_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%A_load = load i5 %A_addr" [src/runge_kutta_45.cpp:172]   --->   Operation 30 'load' 'A_load' <Predicate = (!icmp_ln168)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 60> <Depth = 30> <ROM>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr" [src/runge_kutta_45.cpp:172]   --->   Operation 31 'load' 'k_V_load' <Predicate = (!icmp_ln168)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln168 = store i3 %add_ln168, i3 %j" [src/runge_kutta_45.cpp:168]   --->   Operation 32 'store' 'store_ln168' <Predicate = (!icmp_ln168)> <Delay = 1.58>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sum_V_load = load i177 %sum_V"   --->   Operation 42 'load' 'sum_V_load' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i177P0A, i177 %sum_V_1_0_out, i177 %sum_V_load"   --->   Operation 43 'write' 'write_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 26.2>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sum_V_load_1 = load i177 %sum_V" [src/runge_kutta_45.cpp:172]   --->   Operation 33 'load' 'sum_V_load_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln170 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_24" [src/runge_kutta_45.cpp:170]   --->   Operation 34 'specpipeline' 'specpipeline_ln170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln168 = specloopname void @_ssdm_op_SpecLoopName, void @empty_22" [src/runge_kutta_45.cpp:168]   --->   Operation 35 'specloopname' 'specloopname_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/2] (3.25ns)   --->   "%A_load = load i5 %A_addr" [src/runge_kutta_45.cpp:172]   --->   Operation 36 'load' 'A_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 60> <Depth = 30> <ROM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln172 = sext i60 %A_load" [src/runge_kutta_45.cpp:172]   --->   Operation 37 'sext' 'sext_ln172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] (3.25ns)   --->   "%k_V_load = load i6 %k_V_addr" [src/runge_kutta_45.cpp:172]   --->   Operation 38 'load' 'k_V_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 85> <Depth = 42> <RAM>
ST_2 : Operation 39 [1/1] (21.3ns)   --->   "%sum_V_1 = call i177 @macply, i177 %sum_V_load_1, i85 %sext_ln172, i85 %k_V_load" [src/runge_kutta_45.cpp:172]   --->   Operation 39 'call' 'sum_V_1' <Predicate = true> <Delay = 21.3> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln168 = store i177 %sum_V_1, i177 %sum_V" [src/runge_kutta_45.cpp:168]   --->   Operation 40 'store' 'store_ln168' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln168 = br void %for.inc197" [src/runge_kutta_45.cpp:168]   --->   Operation 41 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 50ns, clock uncertainty: 13.5ns.

 <State 1>: 6.75ns
The critical path consists of the following:
	'alloca' operation ('j') [7]  (0 ns)
	'load' operation ('j', src/runge_kutta_45.cpp:168) on local variable 'j' [16]  (0 ns)
	'sub' operation ('newSecond', src/runge_kutta_45.cpp:172) [32]  (3.49 ns)
	'getelementptr' operation ('k_V_addr', src/runge_kutta_45.cpp:172) [34]  (0 ns)
	'load' operation ('k_V_load', src/runge_kutta_45.cpp:172) on array 'k_V' [39]  (3.25 ns)

 <State 2>: 26.2ns
The critical path consists of the following:
	'load' operation ('A_load', src/runge_kutta_45.cpp:172) on array 'A' [37]  (3.25 ns)
	'call' operation ('sum.V', src/runge_kutta_45.cpp:172) to 'macply' [40]  (21.4 ns)
	'store' operation ('store_ln168', src/runge_kutta_45.cpp:168) of variable 'sum.V', src/runge_kutta_45.cpp:172 on local variable 'sum.V' [41]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
