# Pipelined-RISC-V-Processor
This project implements a 32 bit 5 stage pipelined RISC-V Processor in Verilog using Xilinx Vivado
