#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Aug 23 12:09:47 2023
# Process ID: 19132
# Current directory: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28712 E:\RFSoC\GIT\RFSoC\RFSoC_Design_V1_01\TEST_1\TEST_02.xpr
# Log file: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/vivado.log
# Journal file: E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd}
startgroup
set_property -dict [list CONFIG.DAC_Output_Current {0} CONFIG.Analog_Detection {0} CONFIG.DAC0_Sampling_Rate {1.6} CONFIG.DAC0_Refclk_Freq {1600.000} CONFIG.DAC0_Fabric_Freq {100.000} CONFIG.DAC_Interpolation_Mode00 {1} CONFIG.DAC_Mixer_Type00 {0} CONFIG.DAC_Mixer_Mode00 {2} CONFIG.DAC_RESERVED_1_00 {0} CONFIG.DAC_RESERVED_1_01 {0} CONFIG.DAC_RESERVED_1_02 {0} CONFIG.DAC_RESERVED_1_03 {0}] [get_bd_cells usp_rf_data_converter_0]
delete_bd_objs [get_bd_nets DAC_Controller_0_dac00_nco_freq] [get_bd_nets DAC_Controller_0_dac00_nco_phase] [get_bd_nets DAC_Controller_0_dac00_nco_phase_rst] [get_bd_nets DAC_Controller_0_dac00_nco_update_en] [get_bd_nets DAC_Controller_0_dac0_nco_update_req] [get_bd_nets usp_rf_data_converter_0_dac0_nco_update_busy]
endgroup
validate_bd_design
make_wrapper -files [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd] -top
add_files -norecurse e:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.gen/sources_1/bd/TEST_02_Block/hdl/TEST_02_Block_wrapper.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sim_1/new/TestBench_00.sv
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TestBench_00 [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
generate_target Simulation [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd]
export_ip_user_files -of_objects [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.srcs/sources_1/bd/TEST_02_Block/TEST_02_Block.bd] -directory E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/sim_scripts -ip_user_files_dir E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files -ipstatic_source_dir E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.cache/compile_simlib/modelsim} {questa=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.cache/compile_simlib/questa} {riviera=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.cache/compile_simlib/riviera} {activehdl=E:/RFSoC/GIT/RFSoC/RFSoC_Design_V1_01/TEST_1/TEST_02.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
