<module name="CPTS0" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CPTS_VBUSP_CPTS_IDVER_REG" acronym="CPTS_VBUSP_CPTS_IDVER_REG" offset="0x0" width="32" description="Identification and Version Register">
		<bitfield id="TX_IDENT" width="16" begin="31" end="16" resetval="0x20106" description="Identification value" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RTL_VER" width="5" begin="15" end="11" resetval="0x0" description="RTL version value" range="15 - 11" rwaccess="R"/> 
		<bitfield id="MAJOR_VER" width="3" begin="10" end="8" resetval="0x1" description="Major version value" range="10 - 8" rwaccess="R"/> 
		<bitfield id="MINOR_VER" width="8" begin="7" end="0" resetval="0x12" description="Minor version value" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPTS_VBUSP_CONTROL_REG" acronym="CPTS_VBUSP_CONTROL_REG" offset="0x4" width="32" description="Time Sync Control Register">
		<bitfield id="TS_SYNC_SEL" width="4" begin="31" end="28" resetval="0x0" description="TS_SYNC output timestamp counter bit select" range="31 - 28" rwaccess="R/W"/> 
		<bitfield id="TS_GENF_CLR_EN" width="1" begin="17" end="17" resetval="0x0" description="Enable for GENF clear when length is zero" range="17" rwaccess="R/W"/> 
		<bitfield id="TS_RX_NO_EVENT" width="1" begin="16" end="16" resetval="0x0" description="Receive Produces no Events" range="16" rwaccess="R/W"/> 
		<bitfield id="HW8_TS_PUSH_EN" width="1" begin="15" end="15" resetval="0x0" description="Hardware push 8 enable" range="15" rwaccess="R/W"/> 
		<bitfield id="HW7_TS_PUSH_EN" width="1" begin="14" end="14" resetval="0x0" description="Hardware push 7 enable" range="14" rwaccess="R/W"/> 
		<bitfield id="HW6_TS_PUSH_EN" width="1" begin="13" end="13" resetval="0x0" description="Hardware push 6 enable" range="13" rwaccess="R/W"/> 
		<bitfield id="HW5_TS_PUSH_EN" width="1" begin="12" end="12" resetval="0x0" description="Hardware push 5 enable" range="12" rwaccess="R/W"/> 
		<bitfield id="HW4_TS_PUSH_EN" width="1" begin="11" end="11" resetval="0x0" description="Hardware push 4 enable" range="11" rwaccess="R/W"/> 
		<bitfield id="HW3_TS_PUSH_EN" width="1" begin="10" end="10" resetval="0x0" description="Hardware push 3 enable" range="10" rwaccess="R/W"/> 
		<bitfield id="HW2_TS_PUSH_EN" width="1" begin="9" end="9" resetval="0x0" description="Hardware push 2 enable" range="9" rwaccess="R/W"/> 
		<bitfield id="HW1_TS_PUSH_EN" width="1" begin="8" end="8" resetval="0x0" description="Hardware push 1 enable" range="8" rwaccess="R/W"/> 
		<bitfield id="TS_PPM_DIR" width="1" begin="7" end="7" resetval="0x0" description="Timestamp PPM Direction" range="7" rwaccess="R/W"/> 
		<bitfield id="TS_COMP_TOG" width="1" begin="6" end="6" resetval="0x0" description="Timestamp Compare Toggle mode: 0=TS_COMP is in non-toggle mode, 1=TS_COMP is in toggle mode" range="6" rwaccess="R/W"/> 
		<bitfield id="MODE" width="1" begin="5" end="5" resetval="0x0" description="Timestamp mode" range="5" rwaccess="R/W"/> 
		<bitfield id="SEQUENCE_EN" width="1" begin="4" end="4" resetval="0x0" description="Sequence Enable" range="4" rwaccess="R/W"/> 
		<bitfield id="TSTAMP_EN" width="1" begin="3" end="3" resetval="0x0" description="Host Receive Timestamp Enable" range="3" rwaccess="R/W"/> 
		<bitfield id="TS_COMP_POLARITY" width="1" begin="2" end="2" resetval="0x1" description="TS_COMP polarity" range="2" rwaccess="R/W"/> 
		<bitfield id="INT_TEST" width="1" begin="1" end="1" resetval="0x0" description="Interrupt test" range="1" rwaccess="R/W"/> 
		<bitfield id="CPTS_EN" width="1" begin="0" end="0" resetval="0x0" description="Time sync enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_RFTCLK_SEL_REG" acronym="CPTS_VBUSP_RFTCLK_SEL_REG" offset="0x8" width="32" description="RFTCLK Select Register">
		<bitfield id="RFTCLK_SEL" width="5" begin="4" end="0" resetval="0x0" description="Reference clock select" range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_TS_PUSH_REG" acronym="CPTS_VBUSP_TS_PUSH_REG" offset="0xC" width="32" description="Time Stamp Event Push Register">
		<bitfield id="TS_PUSH" width="1" begin="0" end="0" resetval="0x0" description="Time stamp event push" range="0" rwaccess="W"/>
	</register>
	<register id="CPTS_VBUSP_TS_LOAD_LOW_VAL_REG" acronym="CPTS_VBUSP_TS_LOAD_LOW_VAL_REG" offset="0x10" width="32" description="Time Stamp Load Low Value Register">
		<bitfield id="TS_LOAD_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp load low value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_TS_LOAD_EN_REG" acronym="CPTS_VBUSP_TS_LOAD_EN_REG" offset="0x14" width="32" description="Time Stamp Load Enable Register">
		<bitfield id="TS_LOAD_EN" width="1" begin="0" end="0" resetval="0x0" description="Time stamp load enable" range="0" rwaccess="W"/>
	</register>
	<register id="CPTS_VBUSP_TS_COMP_LOW_VAL_REG" acronym="CPTS_VBUSP_TS_COMP_LOW_VAL_REG" offset="0x18" width="32" description="Time Stamp Comparison Low Value Register">
		<bitfield id="TS_COMP_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp comparison low value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_TS_COMP_LEN_REG" acronym="CPTS_VBUSP_TS_COMP_LEN_REG" offset="0x1C" width="32" description="Time Stamp Comparison Length Register">
		<bitfield id="TS_COMP_LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time stamp comparison length" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_INTSTAT_RAW_REG" acronym="CPTS_VBUSP_INTSTAT_RAW_REG" offset="0x20" width="32" description="Interrupt Status Register Raw">
		<bitfield id="TS_PEND_RAW" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND_RAW int read (before enable)" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_INTSTAT_MASKED_REG" acronym="CPTS_VBUSP_INTSTAT_MASKED_REG" offset="0x24" width="32" description="Interrupt Status Register Masked">
		<bitfield id="TS_PEND" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND masked interrupt read (after enable)" range="0" rwaccess="R"/>
	</register>
	<register id="CPTS_VBUSP_INT_ENABLE_REG" acronym="CPTS_VBUSP_INT_ENABLE_REG" offset="0x28" width="32" description="Interrupt Enable Register">
		<bitfield id="TS_PEND_EN" width="1" begin="0" end="0" resetval="0x0" description="TS_PEND masked interrupt enable" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_TS_COMP_NUDGE_REG" acronym="CPTS_VBUSP_TS_COMP_NUDGE_REG" offset="0x2C" width="32" description="Time Stamp Comparison Nudge Register">
		<bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="This 2s complement number is added to the ts_comp_length value to increase or decrease the TS_COMP length by the nudge amount" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_EVENT_POP_REG" acronym="CPTS_VBUSP_EVENT_POP_REG" offset="0x30" width="32" description="Event Pop Register">
		<bitfield id="EVENT_POP" width="1" begin="0" end="0" resetval="0x0" description="Event pop" range="0" rwaccess="W"/>
	</register>
	<register id="CPTS_VBUSP_EVENT_0_REG" acronym="CPTS_VBUSP_EVENT_0_REG" offset="0x34" width="32" description="Event 0 Register">
		<bitfield id="TIME_STAMP" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CPTS_VBUSP_EVENT_1_REG" acronym="CPTS_VBUSP_EVENT_1_REG" offset="0x38" width="32" description="Event 1 Register">
		<bitfield id="PREMPT_QUEUE" width="1" begin="29" end="29" resetval="0x0" description="Prempt QUEUE" range="29" rwaccess="R"/> 
		<bitfield id="PORT_NUMBER" width="5" begin="28" end="24" resetval="0x0" description="Port number" range="28 - 24" rwaccess="R"/> 
		<bitfield id="EVENT_TYPE" width="4" begin="23" end="20" resetval="0x0" description="Event type" range="23 - 20" rwaccess="R"/> 
		<bitfield id="MESSAGE_TYPE" width="4" begin="19" end="16" resetval="0x0" description="Message type" range="19 - 16" rwaccess="R"/> 
		<bitfield id="SEQUENCE_ID" width="16" begin="15" end="0" resetval="0x0" description="Sequence ID" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="CPTS_VBUSP_EVENT_2_REG" acronym="CPTS_VBUSP_EVENT_2_REG" offset="0x3C" width="32" description="Event 2 Register">
		<bitfield id="DOMAIN" width="8" begin="7" end="0" resetval="0x0" description="Domain" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPTS_VBUSP_EVENT_3_REG" acronym="CPTS_VBUSP_EVENT_3_REG" offset="0x40" width="32" description="Event 3 Register">
		<bitfield id="TIME_STAMP" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CPTS_VBUSP_TS_LOAD_HIGH_VAL_REG" acronym="CPTS_VBUSP_TS_LOAD_HIGH_VAL_REG" offset="0x44" width="32" description="Time Stamp Load High Value Register">
		<bitfield id="TS_LOAD_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp load high value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_TS_COMP_HIGH_VAL_REG" acronym="CPTS_VBUSP_TS_COMP_HIGH_VAL_REG" offset="0x48" width="32" description="Time Stamp Comparison High Value Register">
		<bitfield id="TS_COMP_HIGH_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp comparison high value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_TS_ADD_VAL_REG" acronym="CPTS_VBUSP_TS_ADD_VAL_REG" offset="0x4C" width="32" description="TS Add Value Register">
		<bitfield id="ADD_VAL" width="3" begin="2" end="0" resetval="0x0" description="Add Value" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_TS_PPM_LOW_VAL_REG" acronym="CPTS_VBUSP_TS_PPM_LOW_VAL_REG" offset="0x50" width="32" description="Time Stamp PPM Low Value Register">
		<bitfield id="TS_PPM_LOW_VAL" width="32" begin="31" end="0" resetval="0x0" description="Time stamp PPM Low value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_TS_PPM_HIGH_VAL_REG" acronym="CPTS_VBUSP_TS_PPM_HIGH_VAL_REG" offset="0x54" width="32" description="Time Stamp PPM High Value Register">
		<bitfield id="TS_PPM_HIGH_VAL" width="10" begin="9" end="0" resetval="0x0" description="Time stamp PPM High value" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_TS_NUDGE_VAL_REG" acronym="CPTS_VBUSP_TS_NUDGE_VAL_REG" offset="0x58" width="32" description="Time Stamp Nudge Value Register">
		<bitfield id="TS_NUDGE_VAL" width="8" begin="7" end="0" resetval="0x0" description="Time stamp Nudge value" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_TS_CONFIG" acronym="CPTS_VBUSP_TS_CONFIG" offset="0xD0" width="32" description="Time Stamp Configuration Read">
		<bitfield id="EVNT_FIFO_DEPTH" width="8" begin="15" end="8" resetval="0x32" description="The Event FIFO Depth" range="15 - 8" rwaccess="R"/> 
		<bitfield id="NUM_GENF" width="8" begin="7" end="0" resetval="0x6" description="The number of CPTS GENF outputs" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CPTS_VBUSP_COMP_LOW_REG" acronym="CPTS_VBUSP_COMP_LOW_REG" offset="0xE0" width="32" description="Time Stamp Generate Function Comparison Low Value">
		<bitfield id="COMP_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function Comparison Low Value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_COMP_HIGH_REG" acronym="CPTS_VBUSP_COMP_HIGH_REG" offset="0xE4" width="32" description="Time Stamp Generate Function Comparison high Value">
		<bitfield id="COMP_HIGH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function Comparison High Value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_CONTROL_REG" acronym="CPTS_VBUSP_CONTROL_REG" offset="0xE8" width="32" description="Time Stamp Generate Function Control">
		<bitfield id="POLARITY_INV" width="1" begin="1" end="1" resetval="0x0" description="Time Stamp Generate Function Polarity Invert" range="1" rwaccess="R/W"/> 
		<bitfield id="PPM_DIR" width="1" begin="0" end="0" resetval="0x0" description="Time Stamp Generate Function PPM Direction" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_LENGTH_REG" acronym="CPTS_VBUSP_LENGTH_REG" offset="0xEC" width="32" description="Time Stamp Generate Function Length Value">
		<bitfield id="LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function Length Value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_PPM_LOW_REG" acronym="CPTS_VBUSP_PPM_LOW_REG" offset="0xF0" width="32" description="Time Stamp Generate Function PPM Low Value">
		<bitfield id="PPM_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp Generate Function PPM Low Value" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_PPM_HIGH_REG" acronym="CPTS_VBUSP_PPM_HIGH_REG" offset="0xF4" width="32" description="Time Stamp Generate Function PPM High Value">
		<bitfield id="PPM_HIGH" width="10" begin="9" end="0" resetval="0x0" description="Time Stamp Generate Function PPM High Value" range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_NUDGE_REG" acronym="CPTS_VBUSP_NUDGE_REG" offset="0xF8" width="32" description="Time Stamp Generate Function Nudge Value">
		<bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="Time Stamp Generate Function Nudge Value" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_COMP_LOW_REG" acronym="CPTS_VBUSP_COMP_LOW_REG" offset="0x200" width="32" description="Time Stamp ESTF Generate Function Comparison Low Value">
		<bitfield id="COMP_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function Comparison Low Value " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_COMP_HIGH_REG" acronym="CPTS_VBUSP_COMP_HIGH_REG" offset="0x204" width="32" description="Time Stamp ESTF Generate Function Comparison high Value">
		<bitfield id="COMP_HIGH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function Comparison High Value " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_CONTROL_REG" acronym="CPTS_VBUSP_CONTROL_REG" offset="0x208" width="32" description="Time Stamp ESTF Generate Function Control">
		<bitfield id="POLARITY_INV" width="1" begin="1" end="1" resetval="0x0" description="Time Stamp ESTF Generate Function Polarity Invert" range="1" rwaccess="R/W"/> 
		<bitfield id="PPM_DIR" width="1" begin="0" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function PPM Direction" range="0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_LENGTH_REG" acronym="CPTS_VBUSP_LENGTH_REG" offset="0x20C" width="32" description="Time Stamp ESTF Generate Function Length Value">
		<bitfield id="LENGTH" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function Length Value " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_PPM_LOW_REG" acronym="CPTS_VBUSP_PPM_LOW_REG" offset="0x210" width="32" description="Time Stamp ESTF Generate Function PPM Low Value">
		<bitfield id="PPM_LOW" width="32" begin="31" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function PPM Low Value " range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_PPM_HIGH_REG" acronym="CPTS_VBUSP_PPM_HIGH_REG" offset="0x214" width="32" description="Time Stamp ESTF Generate Function PPM High Value">
		<bitfield id="PPM_HIGH" width="10" begin="9" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function PPM High Value " range="9 - 0" rwaccess="R/W"/>
	</register>
	<register id="CPTS_VBUSP_NUDGE_REG" acronym="CPTS_VBUSP_NUDGE_REG" offset="0x218" width="32" description="Time Stamp ESTF Generate Function Nudge Value">
		<bitfield id="NUDGE" width="8" begin="7" end="0" resetval="0x0" description="Time Stamp ESTF Generate Function Nudge Value " range="7 - 0" rwaccess="R/W"/>
	</register>
</module>