Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date         : Fri Jan 13 17:37:49 2017
| Host         : KLight-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |   163 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             348 |          127 |
| No           | No                    | Yes                    |              85 |           39 |
| No           | Yes                   | No                     |              49 |           23 |
| Yes          | No                    | No                     |              48 |           31 |
| Yes          | No                    | Yes                    |              50 |           16 |
| Yes          | Yes                   | No                     |             121 |           62 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+------------------------------------------------+----------------------------------------+------------------+----------------+
|             Clock Signal             |                  Enable Signal                 |            Set/Reset Signal            | Slice Load Count | Bel Load Count |
+--------------------------------------+------------------------------------------------+----------------------------------------+------------------+----------------+
|  clk_wiz_0_inst/clk22                |                                                | rst_IBUF                               |                1 |              1 |
|  clk_IBUF_BUFG                       |                                                | mem_addr_gen_inst/pixel_b3[3]_i_1_n_1  |                2 |              4 |
|  gameclk_BUFG                        | slow[3]_i_1_n_1                                | rst_IBUF                               |                1 |              4 |
|  gameclk_BUFG                        | score2[3]_i_1_n_1                              | rst_IBUF                               |                2 |              4 |
|  clk_IBUF_BUFG                       | kbd/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF                               |                2 |              4 |
|  clk_wiz_0_inst/clk22                |                                                | mem_addr_gen_inst/title1_x[8]_i_1_n_1  |                1 |              4 |
|  gameclk_BUFG                        | score1[3]_i_1_n_1                              | rst_IBUF                               |                2 |              4 |
|  mem_addr_gen_inst/rotateclk_reg_n_1 |                                                |                                        |                3 |              4 |
|  gameclk_BUFG                        | pikachu2_speed                                 |                                        |                2 |              5 |
|  mem_addr_gen_inst/p_2_in            |                                                |                                        |                3 |              5 |
|  gameclk_BUFG                        | pikachu1_speed                                 |                                        |                2 |              5 |
|  clk_wiz_0_inst/clk22                |                                                |                                        |                2 |              6 |
|  gameclk_BUFG                        | speed[5]_i_1_n_1                               | rst_IBUF                               |                5 |              6 |
|  gameclk_BUFG                        | x_speed                                        |                                        |                5 |              6 |
|  clk_wiz_0_inst/clk22                |                                                | mem_addr_gen_inst/mover[6]_i_1_n_1     |                2 |              7 |
|  sevenseg/clk_divider_reg[15]        |                                                | rst_IBUF                               |                4 |              8 |
|  clk_IBUF_BUFG                       | mem_addr_gen_inst/addr_crash                   |                                        |                2 |              8 |
|  btSpeedGen/PWM                      |                                                |                                        |                2 |              8 |
|  clk_IBUF_BUFG                       | kbd/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF                               |                2 |              8 |
|  clk_IBUF_BUFG                       | kbd/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF                               |                3 |              8 |
|  gameclk_BUFG                        |                                                | rst_IBUF                               |                8 |              9 |
|  clk_IBUF_BUFG                       | kbd/been_ready                                 | rst_IBUF                               |                4 |              9 |
|  clk_wiz_0_inst/clk1_BUFG            |                                                | vga_inst/pixel_cnt[9]_i_1_n_1          |                4 |             10 |
|  clk_wiz_0_inst/clk1_BUFG            | vga_inst/line_cnt                              | vga_inst/line_cnt[9]_i_1_n_1           |                3 |             10 |
|  gameclk_BUFG                        | pikachu2_y[9]_i_1_n_1                          | rst_IBUF                               |                4 |             10 |
|  clk_IBUF_BUFG                       | kbd/key[9]_i_1_n_1                             | rst_IBUF                               |                2 |             10 |
|  gameclk_BUFG                        | ball_x[9]_i_1_n_1                              | rst_IBUF                               |                5 |             10 |
|  gameclk_BUFG                        | ball_y[9]_i_1_n_1                              | rst_IBUF                               |                7 |             10 |
|  gameclk_BUFG                        | pikachu2_x[9]_i_1_n_1                          | rst_IBUF                               |                8 |             10 |
|  gameclk_BUFG                        | pikachu1_x[9]_i_1_n_1                          | rst_IBUF                               |                7 |             10 |
|  gameclk_BUFG                        | pikachu1_y[9]_i_1_n_1                          | rst_IBUF                               |                6 |             10 |
|  clk_IBUF_BUFG                       | kbd/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                               |                3 |             11 |
|  clk_IBUF_BUFG                       | mem_addr_gen_inst/pixel[11]_i_1_n_1            |                                        |                8 |             12 |
|  clk_IBUF_BUFG                       | music00/tone[14]_i_1_n_1                       |                                        |               12 |             12 |
|  clk_IBUF_BUFG                       |                                                | mem_addr_gen_inst/addr_b__1            |                3 |             12 |
|  clk_IBUF_BUFG                       | mem_addr_gen_inst/addr_num[12]_i_2_n_1         | mem_addr_gen_inst/addr_num[12]_i_1_n_1 |                4 |             13 |
|  clk_wiz_0_inst/clk1_BUFG            |                                                | rst_IBUF                               |                6 |             18 |
|  gameclk_BUFG                        | crash_x[6]_i_2_n_1                             | crash_x[6]_i_1_n_1                     |                8 |             20 |
|  mem_addr_gen_inst/num_reg_n_1_[1]   |                                                |                                        |                8 |             22 |
|  gameclk_BUFG                        |                                                |                                        |               15 |             25 |
|  mem_addr_gen_inst/n_0_553_BUFG      |                                                |                                        |               18 |             40 |
|  clk_IBUF_BUFG                       |                                                | rst_IBUF                               |               31 |             61 |
|  clk_IBUF_BUFG                       |                                                |                                        |               76 |            238 |
+--------------------------------------+------------------------------------------------+----------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 4      |                     7 |
| 5      |                     3 |
| 6      |                     3 |
| 7      |                     1 |
| 8      |                     5 |
| 9      |                     2 |
| 10     |                     9 |
| 11     |                     1 |
| 12     |                     3 |
| 13     |                     1 |
| 16+    |                     7 |
+--------+-----------------------+


