[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of DAC122S085CIMM/NOPB production of TEXAS INSTRUMENTS from the text:VA\nVOUTA\nVOUTB\nNCNCSCLK\nDIN\nVREFIN\nGNDSON1\n2\n3\n4\n510\n9\n8\n7\n6SYNC\nVA\nVOUTA\nVOUTB\nNCNCSCLK\nDIN\nVREFIN\nGNDVSSOP1\n2\n3\n4\n510\n9\n8\n7\n6SYNC\nDAC122S085\nwww.ti.com SNAS361E –MAY2006–REVISED MARCH2013\nDAC122S085 12-BitMicroPowerDUALDigital-to-Analog ConverterwithRail-to-Rail\nOutput\nCheckforSamples: DAC122S085\n1FEATURES DESCRIPTION\nTheDAC122S085 isafull-featured, generalpurpose\n23•Ensured Monotonicity\nDUAL12-bitvoltage-output digital-to-analog converter•LowPowerOperation(DAC)thatcanoperatefromasingle+2.7Vto5.5V\n•Rail-to-Rail VoltageOutput supplyandconsumes 0.6mWat3Vand1.6mWat\n5V.TheDAC122S085 ispackaged in10-leadSON •Power-on Resetto0V\nandVSSOPpackages. The10-leadSONpackage•Simultaneous OutputUpdatingmakestheDAC122S085 thesmallestDUALDACin\n•Widepowersupplyrange(+2.7Vto+5.5V) itsclass.Theon-chipoutputamplifier allowsrail-to-\nrailoutputswingandthethreewireserialinterface •Industry\'s Smallest Package\noperates atclockratesupto40MHzovertheentire•PowerDownModessupplyvoltagerange.Competitive devicesarelimited\nto25MHzclockratesatsupplyvoltagesinthe2.7VAPPLICATIONSto3.6Vrange.Theserialinterface iscompatible with\nstandard SPI™,QSPI,MICROWIRE andDSP •Battery-Powered Instruments\ninterfaces.•DigitalGainandOffsetAdjustment\nThereference fortheDAC122S085 servesallfour •Programmable Voltage&CurrentSources\nchannels andcanvaryinvoltagebetween1VandVA,•Programmable Attenuatorsproviding thewidestpossibleoutputdynamic range.\nTheDAC122S085 hasa16-bitinputshiftregisterthatKEYSPECIFICATIONScontrolstheoutputstobeupdated, themodeof\noperation, thepowerdown condition, andthebinary •Resolution: 12Bits\ninputdata.Bothoutputs canbeupdated•INL:±8LSB(Max)simultaneously orindividually depending onthe•DNL:+0.7/-0.5settingofthetwomodeofoperation bits.\n•SettlingTime8.5µs(Max)Apower-on resetcircuitensuresthattheDACoutput\n•ZeroCodeError:+15mV(Max) powersuptozerovoltsandremainsthereuntilthere\nisavalidwritetothedevice.Apower-down feature •Full-Scale Error:-0.75%FS(Max)\nreducespowerconsumption tolessthanamicroWatt•SupplyPowerwiththreedifferenttermination options.–Normal:0.6mW(3V)/1.6mW(5V)(Typ)\nThelowpowerconsumption andsmallpackages of–PowerDown:0.3µW(3V)/0.8µW(5V)theDAC122S085 makeitanexcellent choiceforuse(Typ)inbatteryoperated equipment.\nTheDAC122S085 isoneofafamilyofpincompatible\nDACs,including the8-bitDAC082S085 andthe10-bit\nDAC102S085. TheDAC122S085 operates overthe\nextended industrial temperature rangeof−40°Cto\n+105°C.\nPinConfiguration\n1\nPleasebeawarethatanimportant noticeconcerning availability, standard warranty, anduseincriticalapplications of\nTexasInstruments semiconductor productsanddisclaimers theretoappearsattheendofthisdatasheet.\n2SPIisatrademark ofMotorola, Inc..\n3Allothertrademarks arethepropertyoftheirrespective owners.\nPRODUCTION DATAinformation iscurrentasofpublication date. Copyright ©2006–2013,TexasInstruments IncorporatedProducts conform tospecifications perthetermsoftheTexas\nInstruments standard warranty. Production processing doesnot\nnecessarily includetestingofallparameters.\nPOWER-ON\nRESET\nDAC\nREGISTER\nINPUT\nCONTROL\nLOGIC12\nPOWER-DOWN\nCONTROL\nLOGICVREFIN\nDAC122S085\nVOUTA 12 BIT DACREF\n12\nSCLK DIN SYNCBUFFERBUFFER\n12VOUTB2.5k 100k\n2.5k 100k12 BIT DACREF\nDAC122S085\nSNAS361E –MAY2006–REVISED MARCH2013 www.ti.com\nBlockDiagram\nPINDESCRIPTIONS\nSON\nVSSOP Symbol Type Description\nPinNo.\n1 VA Supply Powersupplyinput.Mustbedecoupled toGND.\n2 VOUTA AnalogOutput ChannelAAnalogOutputVoltage.\n3 VOUTB AnalogOutput ChannelBAnalogOutputVoltage.\n4 NC NotConnected\n5 NC NotConnected\n6 GND Ground Groundreference forallon-chipcircuitry.\nUnbuffered reference voltagesharedbybothchannels. Mustbe7 VREFIN AnalogInputdecoupled toGND.\nSerialDataInput.Dataisclockedintothe16-bitshiftregisteronthe8 DIN DigitalInputfallingedgesofSCLKafterthefallofSYNC.\nFramesynchronization inputforthedatainput.Whenthispingoeslow,it\nenablestheinputshiftregisteranddataistransferred onthefallingedges\n9 SYNC DigitalInput ofSCLK.TheDACisupdatedonthe16thclockcycleunlessSYNCis\nbroughthighbeforethe16thclock,inwhichcasetherisingedgeof\nSYNCactsasaninterruptandthewritesequence isignoredbytheDAC.\nSerialClockInput.Dataisclockedintotheinputshiftregisteronthe10 SCLK DigitalInputfallingedgesofthispin.\nExposed dieattachpadcanbeconnected togroundorleftfloating.PAD11 Ground Soldering thepadtothePCBoffersoptimalthermalperformance and(SONonly)enhances packageself-alignment duringreflow.\nThesedeviceshavelimitedbuilt-inESDprotection. Theleadsshouldbeshortedtogetherorthedeviceplacedinconductive foam\nduringstorageorhandlingtopreventelectrostatic damagetotheMOSgates.\n2SubmitDocumentation Feedback Copyright ©2006–2013,TexasInstruments Incorporated\nProductFolderLinks:DAC122S085\nI/O\nGNDTO INTERNAL\nCIRCUITRY\n DAC122S085\nwww.ti.com SNAS361E –MAY2006–REVISED MARCH2013\nAbsolute Maximum Ratings(1)(2)(3)\nSupplyVoltage,VA 6.5V\nVoltageonanyInputPin −0.3Vto6.5V\nInputCurrentatAnyPin(4)10mA\nPackage InputCurrent(4)20mA\nPowerConsumption atTA=25°C See(5)\nHumanBodyModel 2500V\nESDSusceptibility(6)\nMachineModel 250V\nJunctionTemperature +150°C\nStorageTemperature −65°Cto+150°C\n(1)Absolute Maximum Ratingsindicatelimitsbeyondwhichdamagetothedevicemayoccur.Operating Ratingsindicateconditions for\nwhichthedeviceisfunctional, butdonotensurespecificperformance limits.Forensuredspecifications andtestconditions, seethe\nElectrical Characteristics .Theensuredspecifications applyonlyforthetestconditions listed.Someperformance characteristics may\ndegradewhenthedeviceisnotoperated underthelistedtestconditions. Operation ofthedevicebeyondthemaximum Operating\nRatingsisnotrecommended.\n(2)Allvoltagesaremeasured withrespecttoGND=0V,unlessotherwise specified.\n(3)IfMilitary/Aerospace specified devicesarerequired, pleasecontacttheTexasInstruments SalesOffice/Distributors foravailability and\nspecifications.\n(4)Whentheinputvoltageatanypinexceeds5.5VorislessthanGND,thecurrentatthatpinshouldbelimitedto10mA.The20mA\nmaximum packageinputcurrentratinglimitsthenumberofpinsthatcansafelyexceedthepowersupplieswithaninputcurrentof10\nmAtotwo.\n(5)Theabsolutemaximum junctiontemperature (TJmax)forthisdeviceis150°C.Themaximum allowable powerdissipation isdictatedby\nTJmax,thejunction-to-ambient thermalresistance (θJA),andtheambienttemperature (TA),andcanbecalculated usingtheformula\nPDMAX=(TJmax−TA)/θJA.Thevaluesformaximum powerdissipation willbereachedonlywhenthedeviceisoperated inasevere\nfaultcondition (e.g.,wheninputoroutputpinsaredrivenbeyondtheoperating ratings,orthepowersupplypolarityisreversed).\n(6)Humanbodymodelis100pFcapacitor discharged througha1.5kΩresistor.Machinemodelis220pFdischarged throughZERO\nOhms.\nOperating Ratings(1)(2)\nOperating Temperature Range −40°C≤TA≤+105°C\nSupplyVoltage,VA +2.7Vto5.5V\nReference Voltage,VREFIN +1.0VtoVA\nDigitalInputVoltage(3)0.0Vto5.5V\nOutputLoad 0to1500pF\nSCLKFrequency Upto40MHz\n(1)Absolute Maximum Ratingsindicatelimitsbeyondwhichdamagetothedevicemayoccur.Operating Ratingsindicateconditions for\nwhichthedeviceisfunctional, butdonotensurespecificperformance limits.Forensuredspecifications andtestconditions, seethe\nElectrical Characteristics .Theensuredspecifications applyonlyforthetestconditions listed.Someperformance characteristics may\ndegradewhenthedeviceisnotoperated underthelistedtestconditions. Operation ofthedevicebeyondthemaximum Operating\nRatingsisnotrecommended.\n(2)Allvoltagesaremeasured withrespecttoGND=0V,unlessotherwise specified.\n(3)Theinputsareprotected asshownbelow.Inputvoltagemagnitudes upto5.5V,regardless ofVA,willnotcauseerrorsintheconversion\nresult.Forexample, ifVAis3V,thedigitalinputpinscanbedrivenwitha5Vlogicdevice.\nPackage Thermal Resistances(1)(2)\nPackage θJA\n10-LeadVSSOP 240°C/W\n10-LeadSON 250°C/W\n(1)Soldering processmustcomplywithTexasInstruments \'ReflowTemperature Profilespecifications. Refertowww.ti.com/packaging.\n(2)Reflowtemperature profilesaredifferentforlead-free packages.\nCopyright ©2006–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 3\nProductFolderLinks:DAC122S085\nDAC122S085\nSNAS361E –MAY2006–REVISED MARCH2013 www.ti.com\nElectrical Characteristics(1)\nThefollowing specifications applyforVA=+2.7Vto+5.5V,VREFIN=VA,CL=200pFtoGND,fSCLK=30MHz,inputcode\nrange48to4047.Boldface limitsapplyforTMIN≤TA≤TMAXandallotherlimitsareatTA=25°C,unlessotherwise\nspecified.\nUnitsSymbol Parameter Conditions Typical(2)Limits(2)\n(Limits)\nSTATICPERFORMANCE\nResolution 12 Bits(min)\nMonotonicity 12 Bits(min)\nINL IntegralNon-Linearity ±2.4 ±8 LSB(max)\n+0.2 +0.7 LSB(max)\nVA=2.7Vto5.5V\nDNL Differential Non-Linearity −0.1 −0.5 LSB(min)\nVA=4.5Vto5.5V(3)±0.15 ±0.5 LSB(max)\nZE ZeroCodeError IOUT=0 +4 +15 mV(max)\nFSE Full-Scale Error IOUT=0 −0.1 −0.75 %FSR(max)\nGE GainError AllonesLoadedtoDACregister −0.2 −1.0 %FSR\nZCED ZeroCodeErrorDrift −20 µV/°C\nVA=3V −0.7 ppm/°C\nTCGEGainErrorTempco\nVA=5V −1.0 ppm/°C\nOUTPUT CHARACTERISTICS\n0 V(min)OutputVoltageRange See(3)\nVREFIN V(max)\nHigh-Impedance OutputLeakageIOZ ±1 µA(max)Current(3)\nVA=3V,IOUT=200µA 1.3 mV\nVA=3V,IOUT=1mA 6.0 mV\nZCO ZeroCodeOutput\nVA=5V,IOUT=200µA 7.0 mV\nVA=5V,IOUT=1mA 10.0 mV\nVA=3V,IOUT=200µA 2.984 V\nVA=3V,IOUT=1mA 2.934 V\nFSO FullScaleOutput\nVA=5V,IOUT=200µA 4.989 V\nVA=5V,IOUT=1mA 4.958 V\nVA=3V,VOUT=0V,InputCode=FFFh -56 mA OutputShortCircuitCurrentIOS(source) VA=5V,VOUT=0V,InputCode=FFFh -69 mA\nVA=3V,VOUT=3V,InputCode=000h 52 mA\nIOSOutputShortCircuitCurrent(sink)\nVA=5V,VOUT=5V,InputCode=000h 75 mA\nIOContinuous OutputCurrent(3)Available oneachDACoutput 11 mA(max)\nRL=∞ 1500 pF\nCLMaximum LoadCapacitance\nRL=2kΩ 1500 pF\nZOUTDCOutputImpedance 7.5 Ω\nREFERENCE INPUTCHARACTERISTICS\nInputRangeMinimum 0.2 1.0 V(min)\nVREFIN InputRangeMaximum VA V(max)\nInputImpedance 60 kΩ\n(1)Toensureaccuracy, itisrequiredthatVAandVREFINbewellbypassed.\n(2)TypicalfiguresareatTJ=25°C,andrepresent mostlikelyparametric norms.Testlimitsarespecified toAOQL(Average Outgoing\nQualityLevel).\n(3)Thisparameter isspecified bydesignand/orcharacterization andisnottestedinproduction.\n4SubmitDocumentation Feedback Copyright ©2006–2013,TexasInstruments Incorporated\nProductFolderLinks:DAC122S085\nDAC122S085\nwww.ti.com SNAS361E –MAY2006–REVISED MARCH2013\nElectrical Characteristics(1)(continued)\nThefollowing specifications applyforVA=+2.7Vto+5.5V,VREFIN=VA,CL=200pFtoGND,fSCLK=30MHz,inputcode\nrange48to4047.Boldface limitsapplyforTMIN≤TA≤TMAXandallotherlimitsareatTA=25°C,unlessotherwise\nspecified.\nUnitsSymbol Parameter Conditions Typical(2)Limits(2)\n(Limits)\nLOGICINPUTCHARACTERISTICS\nIINInputCurrent(4)±1 µA(max)\nVA=3V 0.9 0.6 V(max)\nVILInputLowVoltage(4)\nVA=5V 1.5 0.8 V(max)\nVA=3V 1.4 2.1 V(min)\nVIHInputHighVoltage(4)\nVA=5V 2.1 2.4 V(min)\nCINInputCapacitance(4)3 pF(max)\nPOWERREQUIREMENTS\nSupplyVoltageMinimum 2.7 V(min)\nVASupplyVoltageMaximum 5.5 V(max)\nVA=2.7Vto3.6V 210 270 µA(max)\nfSCLK=30MHz\nVA=4.5Vto5.5V 320 410 µA(max) NormalSupplyCurrent(outputINunloaded) VA=2.7Vto3.6V 190 µA\nfSCLK=0\nVA=4.5Vto5.5V 290 µA\nPowerDownSupplyCurrent(output VA=2.7Vto3.6V 0.1 1.0 µA(max)\nIPDunloaded, SYNC=DIN=0VafterAllPDModes(4)\nVA=4.5Vto5.5V 0.15 1.0 µA(max)PDmodeloaded)\nVA=2.7Vto3.6V 0.6 1.0 mW(max)\nfSCLK=30MHz\nVA=4.5Vto5.5V 1.6 2.3 mW(max) NormalSupplyPower(outputPNunloaded) VA=2.7Vto3.6V 0.6 mW\nfSCLK=0\nVA=4.5Vto5.5V 1.5 mW\nPowerDownSupplyPower(output VA=2.7Vto3.6V 0.3 3.6 µW(max)\nPPDunloaded, SYNC=DIN=0VafterAllPDModes(4)\nVA=4.5Vto5.5V 0.8 5.5 µW(max)PDmodeloaded)\n(4)Thisparameter isspecified bydesignand/orcharacterization andisnottestedinproduction.\nCopyright ©2006–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 5\nProductFolderLinks:DAC122S085\nDAC122S085\nSNAS361E –MAY2006–REVISED MARCH2013 www.ti.com\nA.C.andTimingCharacteristics\nValuesshowninthistablearedesigntargetsandaresubjecttochangebeforeproductrelease.\nThefollowing specifications applyforVA=+2.7Vto+5.5V,VREFIN=VA,CL=200pFtoGND,fSCLK=30MHz,inputcode\nrange48to4047.Boldface limitsapplyforTMIN≤TA≤TMAXandallotherlimitsareatTA=25°C,unlessotherwise\nspecified.\nUnitsSymbol Parameter Conductions Typical(1)Limits(1)\n(Limits)\nfSCLK SCLKFrequency 40 30 MHz(max)\n400htoC00hcodechangets OutputVoltageSettlingTime(2)6 8.5 µs(max)RL=2kΩ,CL=200pF\nSR OutputSlewRate 1 V/µs\nGlitchImpulse Codechangefrom800hto7FFh 12 nV-sec\nDigitalFeedthrough 0.5 nV-sec\nDigitalCrosstalk 1 nV-sec\nDAC-to-DAC Crosstalk 3 nV-sec\nMultiplying Bandwidth VREFIN=2.5V±0.1Vpp 160 kHz\nVREFIN=2.5V±1VppTotalHarmonic Distortion 70 dBinputfrequency =10kHz\nVA=3V 6 µsec\ntWU Wake-Up Time\nVA=5V 39 µsec\n1/fSCLKSCLKCycleTime 25 33 ns(min)\ntCH SCLKHightime 7 10 ns(min)\ntCL SCLKLowTime 7 10 ns(min)\nSYNCSet-upTimepriortoSCLKtSS 4 10 ns(min)FallingEdge\nDataSet-UpTimepriortoSCLKFallingtDS 1.5 3.5 ns(min)Edge\nDataHoldTimeafterSCLKFallingtDH 1.5 3.5 ns(min)Edge\ntCFSR SCLKfallpriortoriseofSYNC 0 3 ns(min)\ntSYNC SYNCHighTime 6 10 ns(min)\n(1)TypicalfiguresareatTJ=25°C,andrepresent mostlikelyparametric norms.Testlimitsarespecified toAOQL(Average Outgoing\nQualityLevel).\n(2)Thisparameter isspecified bydesignand/orcharacterization andisnottestedinproduction.\n6SubmitDocumentation Feedback Copyright ©2006–2013,TexasInstruments Incorporated\nProductFolderLinks:DAC122S085\nDAC122S085\nwww.ti.com SNAS361E –MAY2006–REVISED MARCH2013\nSpecification Definitions\nDIFFERENTIAL NON-LINEARITY (DNL)isthemeasure ofthemaximum deviation fromtheidealstepsizeof1\nLSB,whichisVREF/4096=VA/4096.\nDAC-to-DAC CROSSTALK istheglitchimpulsetransferred toaDACoutputinresponse toafull-scale change\nintheoutputofanotherDAC.\nDIGITAL CROSSTALK istheglitchimpulsetransferred toaDACoutputatmid-scale inresponse toafull-scale\nchangeintheinputregisterofanotherDAC.\nDIGITAL FEEDTHROUGH isameasure oftheenergyinjectedintotheanalogoutputoftheDACfromthedigital\ninputswhentheDACoutputsarenotupdated. Itismeasured withafull-scale codechangeonthedatabus.\nFULL-SCALE ERRORisthedifference betweentheactualoutputvoltagewithafullscalecode(FFFh)loaded\nintotheDACandthevalueofVAx4095/4096.\nGAINERRORisthedeviation fromtheidealslopeofthetransferfunction.Itcanbecalculated fromZeroand\nFull-Scale ErrorsasGE=FSE-ZE,whereGEisGainerror,FSEisFull-Scale ErrorandZEisZeroError.\nGLITCH IMPULSE istheenergyinjectedintotheanalogoutputwhentheinputcodetotheDACregister\nchanges. Itisspecified astheareaoftheglitchinnanovolt-seconds.\nINTEGRAL NON-LINEARITY (INL)isameasure ofthedeviation ofeachindividual codefromastraightline\nthroughtheinputtooutputtransferfunction.Thedeviation ofanygivencodefromthisstraightlineismeasured\nfromthecenterofthatcodevalue.Theendpointmethodisused.INLforthisproductisspecified overalimited\nrange,pertheElectrical Tables.\nLEASTSIGNIFICANT BIT(LSB)isthebitthathasthesmallestvalueorweightofallbitsinaword.Thisvalueis\nLSB=VREF/2n(1)\nwhereVREFisthesupplyvoltageforthisproduct,and"n"istheDACresolution inbits,whichis12forthe\nDAC122S085.\nMAXIMUM LOADCAPACITANCE isthemaximum capacitance thatcanbedrivenbytheDACwithoutput\nstabilitymaintained.\nMONOTONICITY isthecondition ofbeingmonotonic, wheretheDAChasanoutputthatneverdecreases when\ntheinputcodeincreases.\nMOSTSIGNIFICANT BIT(MSB)isthebitthathasthelargestvalueorweightofallbitsinaword.Itsvalueis\n1/2ofVA.\nMULTIPLYING BANDWIDTH isthefrequency atwhichtheoutputamplitude falls3dBbelowtheinputsinewave\nonVREFINwithafull-scale codeloadedintotheDAC.\nPOWEREFFICIENCY istheratiooftheoutputcurrenttothetotalsupplycurrent.Theoutputcurrentcomesfrom\nthepowersupply.Thedifference betweenthesupplyandoutputcurrentsisthepowerconsumed bythedevice\nwithoutaload.\nSETTLING TIMEisthetimefortheoutputtosettletowithin1/2LSBofthefinalvalueaftertheinputcodeis\nupdated.\nTOTALHARMONIC DISTORTION (THD)isthemeasure oftheharmonics presentattheoutputoftheDACs\nwithanidealsinewaveappliedtoVREFIN.THDismeasured indB.\nWAKE-UP TIMEisthetimefortheoutputtoexitpower-down mode.Thisisthetimefromthefallingedgeofthe\n16thSCLKpulsetowhentheoutputvoltagedeviatesfromthepower-down voltageof0V.\nZEROCODEERRORistheoutputerror,orvoltage,presentattheDACoutputafteracodeof000hhasbeen\nentered.\nCopyright ©2006–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 7\nProductFolderLinks:DAC122S085\nDB15 DB0SCLK\nDINSYNCtSYNC\ntDStDHtCL tCH1 / fSCLK\ntCFSR||||1 2 13 14 15 16\ntSS\nOUTPUT\nVOLTAGE\nDIGITAL INPUT CODE0\n0 4095ZEFSE\nGE = FSE - ZE\nFSE = GE + ZE4095 x V A  \n4096\nDAC122S085\nSNAS361E –MAY2006–REVISED MARCH2013 www.ti.com\nTransfer Characteristic\nFigure1.Input/OutputTransfer Characteristic\nTimingDiagrams\nFigure2.SerialTimingDiagram\n8SubmitDocumentation Feedback Copyright ©2006–2013,TexasInstruments Incorporated\nProductFolderLinks:DAC122S085\nDAC122S085\nwww.ti.com SNAS361E –MAY2006–REVISED MARCH2013\nTypicalPerformance Characteristics\nVREF=VA,fSCLK=30MHz,TA=25C,InputCodeRange48to4047,unlessotherwise stated\nINLatVA=3.0V INLatVA=5.0V\nFigure3. Figure4.\nDNLatVA=3.0V DNLatVA=5.0V\nFigure5. Figure6.\nINL/DNL vsVREFINatVA=3.0V INL/DNL vsVREFINatVA=5.0V\nFigure7. Figure8.\nCopyright ©2006–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 9\nProductFolderLinks:DAC122S085\nDAC122S085\nSNAS361E –MAY2006–REVISED MARCH2013 www.ti.com\nTypicalPerformance Characteristics (continued)\nVREF=VA,fSCLK=30MHz,TA=25C,InputCodeRange48to4047,unlessotherwise stated\nINL/DNL vsfSCLKatVA=2.7V INL/DNL vsVA\nFigure9. Figure10.\nINL/DNL vsClockDutyCycleatVA=3.0V INL/DNL vsClockDutyCycleatVA=5.0V\nFigure11. Figure12.\nINL/DNL vsTemperature atVA=3.0V INL/DNL vsTemperature atVA=5.0V\nFigure13. Figure14.\n10SubmitDocumentation Feedback Copyright ©2006–2013,TexasInstruments Incorporated\nProductFolderLinks:DAC122S085\nDAC122S085\nwww.ti.com SNAS361E –MAY2006–REVISED MARCH2013\nTypicalPerformance Characteristics (continued)\nVREF=VA,fSCLK=30MHz,TA=25C,InputCodeRange48to4047,unlessotherwise stated\nZeroCodeErrorvs.VA ZeroCodeErrorvs.VREFIN\nFigure15. Figure16.\nZeroCodeErrorvs.fSCLK ZeroCodeErrorvs.ClockDutyCycle\nFigure17. Figure18.\nZeroCodeErrorvs.Temperature Full-Scale Errorvs.VA\nFigure19. Figure20.\nCopyright ©2006–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 11\nProductFolderLinks:DAC122S085\nDAC122S085\nSNAS361E –MAY2006–REVISED MARCH2013 www.ti.com\nTypicalPerformance Characteristics (continued)\nVREF=VA,fSCLK=30MHz,TA=25C,InputCodeRange48to4047,unlessotherwise stated\nFull-Scale Errorvs.VREFIN Full-Scale Errorvs.fSCLK\nFigure21. Figure22.\nFull-Scale Errorvs.ClockDutyCycle Full-Scale Errorvs.Temperature\nFigure23. Figure24.\nSupplyCurrentvs.VA SupplyCurrentvs.Temperature\nFigure25. Figure26.\n12SubmitDocumentation Feedback Copyright ©2006–2013,TexasInstruments Incorporated\nProductFolderLinks:DAC122S085\nDAC122S085\nwww.ti.com SNAS361E –MAY2006–REVISED MARCH2013\nTypicalPerformance Characteristics (continued)\nVREF=VA,fSCLK=30MHz,TA=25C,InputCodeRange48to4047,unlessotherwise stated\n5VGlitchResponse Power-On Reset\nFigure27. Figure28.\nCopyright ©2006–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 13\nProductFolderLinks:DAC122S085\nVA\nRR\nR\nRTo Output Amplifier\nR\nDAC122S085\nSNAS361E –MAY2006–REVISED MARCH2013 www.ti.com\nFunctional Description\nDACSECTION\nTheDAC122S085 isfabricated onaCMOSprocesswithanarchitecture thatconsistsofswitches andresistor\nstringsthatarefollowedbyanoutputbuffer.Thereference voltageisexternally appliedatVREFINandisshared\nbyallfourDACs.\nForsimplicity, asingleresistorstringisshowninFigure29.Thisstringconsistsof4096equalvaluedresistors\nwithaswitchateachjunctionoftworesistors, plusaswitchtoground.ThecodeloadedintotheDACregister\ndetermines whichswitchisclosed,connecting thepropernodetotheamplifier. Theinputcodingisstraight\nbinarywithanidealoutputvoltageof:\nVOUTA,B=VREFINx(D/4096)\nwhere\n•Disthedecimalequivalent ofthebinarycodethatisloadedintotheDACregister.(Dcantakeonanyvalue\nbetween0and4095.Thisconfiguration ensuresthattheDACismonotonic.) (2)\nFigure29.DACResistor String\nOUTPUT AMPLIFIERS\nTheoutputamplifiers arerail-to-rail, providing anoutputvoltagerangeof0VtoVAwhenthereference isVA.All\namplifiers, evenrail-to-rail types,exhibitalossoflinearityastheoutputapproaches thesupplyrails(0VandVA,\ninthiscase).Forthisreason,linearityisspecified overlessthanthefulloutputrangeoftheDAC.However, ifthe\nreference islessthanVA,thereisonlyalossinlinearityinthelowestcodes.Theoutputcapabilities ofthe\namplifieraredescribed intheElectrical Tables.\nTheoutputamplifiers arecapableofdrivingaloadof2kΩinparallelwith1500pFtogroundortoVA.Thezero-\ncodeandfull-scale outputsforgivenloadcurrentsareavailable intheElectrical Characteristics .\nREFERENCE VOLTAGE\nTheDAC122S085 usesasingleexternalreference thatissharedbybothchannels. Thereference pin,VREFIN,is\nnotbufferedandhasaninputimpedance of60kΩ.Itisrecommended thatVREFINbedrivenbyavoltagesource\nwithlowoutputimpedance. Thereference voltagerangeis1.0VtoVA,providing thewidestpossibleoutput\ndynamicrange.\n14SubmitDocumentation Feedback Copyright ©2006–2013,TexasInstruments Incorporated\nProductFolderLinks:DAC122S085\nMSB\nA1A0OP1OP0D11D10D9D8D7D6D5D4D3D2D1D0\nDATA BITS\n0   0   Write to specified register but do not update out puts.\n0   1   Write to specified register and update outputs.\n1   0   Write to all registers and update outputs.\n1   1   Power-down outputs. LSB\n0   0   DAC A\n0   1   DAC B \n DAC122S085\nwww.ti.com SNAS361E –MAY2006–REVISED MARCH2013\nSERIALINTERFACE\nThethree-wire interface iscompatible withSPI™,QSPIandMICROWIRE, aswellasmostDSPsandoperates\natclockratesupto40MHz.SeetheTimingDiagrams forinformation onawritesequence.\nAwritesequence beginsbybringingtheSYNClinelow.OnceSYNCislow,thedataontheDINlineisclocked\nintothe16-bitserialinputregisteronthefallingedgesofSCLK.Toavoidmisclocking dataintotheshiftregister,\nitiscriticalthatSYNCnotbebroughtlowsimultaneously withafallingedgeofSCLK(seeFigure2).Onthe16th\nfallingclockedge,thelastdatabitisclockedinandtheprogrammed function(achangeintheDACchannel\naddress,modeofoperation and/orregistercontents) isexecuted. AtthispointtheSYNClinemaybekeptlowor\nbroughthigh.Anydataandclockpuslesafterthe16thfallingclockedgewillbeignored.Ineithercase,SYNC\nmustbebroughthighfortheminimum specified timebeforethenextwritesequence isinitiatedwithafalling\nedgeofSYNC.\nSincetheSYNCandDINbuffersdrawmorecurrentwhentheyarehigh,theyshouldbeidledlowbetweenwrite\nsequences tominimize powerconsumption.\nINPUTSHIFTREGISTER\nTheinputshiftregister,Figure30,hassixteenbits.Thefirstbitmustbesetto"0"andthesecondbitisan\naddressbit.Theaddressbitdetermines whethertheregisterdataisforDACAorDACB.Thisbitisfollowedby\ntwobitsthatdetermine themodeofoperation (writingtoaDACregisterwithoutupdating theoutputsofboth\nDACs,writingtoaDACregisterandupdatingtheoutputsofbothDACs,writingtotheregisterofbothDACsand\nupdatingtheiroutputs,orpowering downbothoutputs). Thefinaltwelvebitsoftheshiftregisterarethedatabits.\nThedataformatisstraightbinary(MSBfirst,LSBlast),withall0\'scorresponding toanoutputof0Vandall1\'s\ncorresponding toafull-scale outputofVREFIN-1LSB.Thecontentsoftheserialinputregisteraretransferred to\ntheDACregisteronthesixteenth fallingedgeofSCLK.SeeFigure2.\nFigure30.InputRegister Contents\nNormally, theSYNClineiskeptlowforatleast16fallingedgesofSCLKandtheDACisupdatedonthe16th\nSCLKfallingedge.However, ifSYNCisbroughthighbeforethe16thfallingedge,thedatatransfertotheshift\nregisterisabortedandthewritesequence isinvalid.Underthiscondition, theDACregisterisnotupdatedand\nthereisnochangeinthemodeofoperation orintheDACoutputvoltages.\nPOWER-ON RESET\nThepower-on resetcircuitcontrolstheoutputvoltagesbothDACsduringpower-up. Uponapplication ofpower,\ntheDACregisters arefilledwithzerosandtheoutputvoltagesare0V.Theoutputsremainat0Vuntilavalid\nwritesequence ismadetotheDAC.\nPOWER-DOWN MODES\nTheDAC122S085 hasfourpower-down modes,twoofwhichareidentical. Inpower-down mode,thesupply\ncurrentdropsto20µAat3Vand30µAat5V.TheDAC122S085 issetinpower-down modebysettingOP1and\nOP0to11.SincethismodepowersdownbothDACs,thefirsttwobitsoftheshiftregisterareusedtoselect\ndifferentoutputterminations fortheDACoutputs.SettingA1andA0to00or11causestheoutputstobetri-\nstated(ahighimpedance state).WhilesettingA1andA0to01or10causestheoutputstobeterminated by2.5\nkΩor100kΩtogroundrespectively (seeTable1).\nCopyright ©2006–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 15\nProductFolderLinks:DAC122S085\nLM4132-4.1\nDAC122S085\nDIN\nSCLKSYNCVOUT = 0V to 4.092VC1\n0.1 PFC2\n2.2 PFInput\nVoltage\nVA  VREFINC3\n0.1 PF\nDAC122S085\nSNAS361E –MAY2006–REVISED MARCH2013 www.ti.com\nTable1.Power-Down Modes\nA1 A0 OP1 OP0 Operating Mode\n0 0 1 1 High-Zoutputs\n0 1 1 1 2.5kΩtoGND\n1 0 1 1 100kΩtoGND\n1 1 1 1 High-Zoutputs\nThebiasgenerator, outputamplifiers, resistorstrings,andotherlinearcircuitryareallshutdowninanyofthe\npower-down modes.However, thecontentsoftheDACregistersareunaffected wheninpower-down. EachDAC\nregistermaintains itsvaluepriortotheDAC122S085 beingpowered downunlessitischanged duringthewrite\nsequence whichinstructed ittorecoverfrompowerdown.Minimum powerconsumption isachieved inthe\npower-down modewithSYNCandDINidledlowandSCLKdisabled. Thetimetoexitpower-down (Wake-Up\nTime)istypicallytWUµsecasstatedintheA.C.andTimingCharacteristics .\nAPPLICATIONS INFORMATION\nUSINGREFERENCES ASPOWERSUPPLIES\nWhilethesimplicity oftheDAC122S085 implieseaseofuse,itisimportant torecognize thatthepathfromthe\nreference input(VREFIN)totheVOUTswillhaveessentially zeroPowerSupplyRejection Ratio(PSRR).\nTherefore, itisnecessary toprovideanoise-free supplyvoltagetoVREFIN.Inordertoutilizethefulldynamic\nrangeoftheDAC122S085, thesupplypin(VA)andVREFINcanbeconnected togetherandsharethesamesupply\nvoltage.SincetheDAC122S085 consumes verylittlepower,areference sourcemaybeusedasthereference\ninputand/orthesupplyvoltage.Theadvantages ofusingareference sourceoveravoltageregulator are\naccuracy andstability.Somelownoiseregulators canalsobeused.Listedbelowareafewreference andpower\nsupplyoptionsfortheDAC122S085.\nLM4130\nTheLM4130, withits0.05%accuracy overtemperature, isagoodchoiceasareference sourceforthe\nDAC122S085. The4.096Vversionisusefulifa0to4.095Voutputrangeisdesirable oracceptable. Bypassing\ntheLM4130VINpinwitha0.1µFcapacitor andtheVOUTpinwitha2.2µFcapacitor willimprovestabilityand\nreduceoutputnoise.TheLM4130comesinaspace-saving 5-pinSOT23.\nFigure31.TheLM4130asapowersupply\nLM4050\nAvailable withaccuracy of0.44%,theLM4050shuntreference isalsoagoodchoiceasareference forthe\nDAC122S085. Itisavailable in4.096Vand5Vversionsandcomesinaspace-saving 3-pinSOT23.\n16SubmitDocumentation Feedback Copyright ©2006–2013,TexasInstruments Incorporated\nProductFolderLinks:DAC122S085\nLP3985\n1 PF0.1 PFInput\nVoltage\n0.01 PF\nVOUT = 0V to 5VDAC122S085\nDIN\nSCLKSYNCVA  VREFIN0.1 PF\nLM4050-4.1 \nor \nLM4050-5.0VOUT = 0V to 5V0.47 PFInput\nVoltage\nR\nVZ\nDAC122S085\nDIN\nSCLKSYNCVA  VREFIN0.1 PFIZIDAC\n DAC122S085\nwww.ti.com SNAS361E –MAY2006–REVISED MARCH2013\nFigure32.TheLM4050asapowersupply\nTheminimum resistorvalueinthecircuitofFigure32mustbechosensuchthatthemaximum currentthrough\ntheLM4050doesnotexceedits15mArating.Theconditions formaximum currentincludetheinputvoltageat\nitsmaximum, theLM4050voltageatitsminimum, andtheDAC122S085 drawingzerocurrent.Themaximum\nresistorvaluemustallowtheLM4050todrawmorethanitsminimum currentforregulation plusthemaximum\nDAC122S085 currentinfulloperation. Theconditions forminimum currentincludetheinputvoltageatits\nminimum, theLM4050voltageatitsmaximum, theresistorvalueatitsmaximum duetotolerance, andthe\nDAC122S085 drawsitsmaximum current.Theseconditions canbesummarized as\nR(min)=(VIN(max)−VZ(min))/IZ(max) (3)\nand\nR(max)=(VIN(min)−VZ(max))/((IDAC(max)+IZ(min))\nwhere\n•VZ(min)andVZ(max)arethenominalLM4050outputvoltages±theLM4050outputtolerance over\ntemperature\n•IZ(max)isthemaximum allowable currentthroughtheLM4050\n•IZ(min)istheminimum currentrequiredbytheLM4050forproperregulation\n•IDAC(max)isthemaximum DAC122S085 supplycurrent (4)\nLP3985\nTheLP3985isalownoise,ultralowdropoutvoltageregulator witha3%accuracy overtemperature. Itisagood\nchoiceforapplications thatdonotrequireaprecision reference fortheDAC122S085. Itcomesin3.0V,3.3Vand\n5Vversions, amongothers,andsportsalow30µVnoisespecification atlowfrequencies. Sincelowfrequency\nnoiseisrelatively difficulttofilter,thisspecification couldbeimportant forsomeapplications. TheLP3985comes\ninaspace-saving 5-pinSOT-23and5-bumpDSBGApackages.\nFigure33.UsingtheLP3985regulator\nAninputcapacitance of1.0µFwithoutanyESRrequirement isrequiredattheLP3985input,whilea1.0µF\nceramiccapacitor withanESRrequirement of5mΩto500mΩisrequiredattheoutput.Carefulinterpretation\nandunderstanding ofthecapacitor specification isrequiredtoensurecorrectdeviceoperation.\nCopyright ©2006–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 17\nProductFolderLinks:DAC122S085\nDAC122S085\nDIN\nSCLKSYNC\nVOUT0.1 PF+10 PF\n+-+5VR1R2\n-5V+5V\n±5V10 pF\nLP2980\n1 PFInput\nVoltage\nON /OFFVINVOUT\nVOUT = 0V to 5VDAC122S085\nDIN\nSCLKSYNCVA  VREFIN0.1 PF\nDAC122S085\nSNAS361E –MAY2006–REVISED MARCH2013 www.ti.com\nLP2980\nTheLP2980isanultralowdropoutregulator witha0.5%or1.0%accuracy overtemperature, depending upon\ngrade.Itisavailable in3.0V,3.3Vand5Vversions, amongothers.\nFigure34.UsingtheLP2980regulator\nLikeanylowdropoutregulator, theLP2980requiresanoutputcapacitor forloopstability.Thisoutputcapacitor\nmustbeatleast1.0µFovertemperature, butvaluesof2.2µFormorewillprovideevenbetterperformance. The\nESRofthiscapacitor shouldbewithintherangespecified intheLP2980datasheet.Surface-mount solid\ntantalum capacitors offeragoodcombination ofsmallsizeandESR.Ceramiccapacitors areattractive dueto\ntheirsmallsizebutgenerally haveESRvaluesthataretoolowforusewiththeLP2980.Aluminum electrolytic\ncapacitors aretypicallynotagoodchoiceduetotheirlargesizeandhaveESRvaluesthatmaybetoohighat\nlowtemperatures.\nBIPOLAR OPERATION\nTheDAC122S085 isdesigned forsinglesupplyoperation andthushasaunipolaroutput.However, abipolar\noutputmaybeobtainedwiththecircuitinFigure35.Thiscircuitwillprovideanoutputvoltagerangeof±5Volts.\nArail-to-rail amplifiershouldbeusediftheamplifiersuppliesarelimitedto±5V.\nFigure35.BipolarOperation\nTheoutputvoltageofthiscircuitforanycodeisfoundtobe\nVO=(VAx(D/4096)x((R1+R2)/R1)-VAxR2/R1) (5)\nVO=(10xD/4096)-5V\nwhere\n•Distheinputcodeindecimalform(WithVA=5VandR1=R2) (6)\nAlistofrail-to-rail amplifiers suitableforthisapplication areindicated inTable2.\nTable2.SomeRail-to-Rail Amplifiers\nAMP PKGS TypVOS TypISUPPLY\nLMC7111 DIP-8,SOT23-5 0.9mV 25µA\nLM7301 SO-8,SOT23-5 0.03mV 620µA\nLM8261 SOT23-5 0.7mV 1mA\n18SubmitDocumentation Feedback Copyright ©2006–2013,TexasInstruments Incorporated\nProductFolderLinks:DAC122S085\n68HC11 DAC122S085\nPC7\nSCK\nMOSISCLK\nDINSYNC\n80C51/80L51 DAC122S085\nP3.3\nTXD\nRXDSCLK\nDINSYNC\nADSP-2101/\nADSP2103DAC122S085\nTFS\nDT\nSCLKDIN\nSCLKSYNC\n DAC122S085\nwww.ti.com SNAS361E –MAY2006–REVISED MARCH2013\nDSP/MICROPROCESSOR INTERFACING\nInterfacing theDAC122S085 tomicroprocessors andDSPsisquitesimple.Thefollowing guidelines areoffered\ntohastenthedesignprocess.\nADSP-2101/ADSP2103 Interfacing\nFigure36showsaserialinterface betweentheDAC122S085 andtheADSP-2101/ADSP2103. TheDSPshould\nbesettooperateintheSPORTTransmit Alternate FramingMode.Itisprogrammed throughtheSPORTcontrol\nregisterandshouldbeconfigured forInternalClockOperation, ActiveLowFramingand16-bitWordLength.\nTransmission isstartedbywritingawordtotheTxregisteraftertheSPORTmodehasbeenenabled.\nFigure36.ADSP-2101/2103 Interface\n80C51/80L51 Interface\nAserialinterface between theDAC122S085 andthe80C51/80L51 microcontroller isshowninFigure37.The\nSYNCsignalcomesfromabit-programmable pinonthemicrocontroller. Theexampleshownhereusesportline\nP3.3.Thislineistakenlowwhendataistransmitted totheDAC122S085. Sincethe80C51/80L51 transmits 8-bit\nbytes,onlyeightfallingclockedgesoccurinthetransmitcycle.ToloaddataintotheDAC,theP3.3linemustbe\nleftlowafterthefirsteightbitsaretransmitted. Asecondwritecycleisinitiatedtotransmitthesecondbyteof\ndata,afterwhichportlineP3.3isbroughthigh.The80C51/80L51 transmitroutinemustrecognize thatthe\n80C51/80L51 transmits datawiththeLSBfirstwhiletheDAC122S085 requiresdatawiththeMSBfirst.\nFigure37.80C51/80L51 Interface\n68HC11Interface\nAserialinterface betweentheDAC122S085 andthe68HC11microcontroller isshowninFigure38.TheSYNC\nlineoftheDAC122S085 isdrivenfromaportline(PC7inthefigure),similartothe80C51/80L51.\nThe68HC11shouldbeconfigured withitsCPOLbitasazeroanditsCPHAbitasaone.Thisconfiguration\ncausesdataontheMOSIoutputtobevalidonthefallingedgeofSCLK.PC7istakenlowtotransmitdatatothe\nDAC.The68HC11transmits datain8-bitbyteswitheightfallingclockedges.Dataistransmitted withtheMSB\nfirst.PC7mustremainlowafterthefirsteightbitsaretransferred. Asecondwritecycleisinitiatedtotransmitthe\nsecondbyteofdatatotheDAC,afterwhichPC7shouldberaisedtoendthewritesequence.\nFigure38.68HC11Interface\nCopyright ©2006–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 19\nProductFolderLinks:DAC122S085\nMICROWIRE\nDEVICEDAC122S085\nCS\nSK\nSOSCLK\nDINSYNC\nDAC122S085\nSNAS361E –MAY2006–REVISED MARCH2013 www.ti.com\nMicrowire Interface\nFigure39showsaninterfacebetweenaMicrowire compatible deviceandtheDAC122S085. Dataisclockedout\nontherisingedgesoftheSKsignal.Asaresult,theSKoftheMicrowire deviceneedstobeinvertedbefore\ndrivingtheSCLKoftheDAC122S085.\nFigure39.Microwire Interface\nLAYOUT, GROUNDING, ANDBYPASSING\nForbestaccuracy andminimum noise,theprintedcircuitboardcontaining theDAC122S085 shouldhave\nseparate analoganddigitalareas.Theareasaredefinedbythelocations oftheanaloganddigitalpowerplanes.\nBothoftheseplanesshouldbelocatedinthesameboardlayer.Thereshouldbeasinglegroundplane.Asingle\ngroundplaneispreferred ifdigitalreturncurrentdoesnotflowthroughtheanaloggroundarea.Frequently a\nsinglegroundplanedesignwillutilizea"fencing" technique topreventthemixingofanaloganddigitalground\ncurrent.Separate groundplanesshouldonlybeutilizedwhenthefencingtechnique isinadequate. Theseparate\ngroundplanesmustbeconnected inoneplace,preferably neartheDAC122S085. Specialcareisrequiredto\nensurethatdigitalsignalswithfastedgeratesdonotpassoversplitgroundplanes.Theymustalwayshavea\ncontinuous returnpathbelowtheirtraces.\nTheDAC122S085 powersupplyshouldbebypassed witha10µFanda0.1µFcapacitor ascloseaspossibleto\nthedevicewiththe0.1µFrightatthedevicesupplypin.The10µFcapacitor shouldbeatantalum typeandthe\n0.1µFcapacitor shouldbealowESL,lowESRtype.ThepowersupplyfortheDAC122S085 shouldonlybe\nusedforanalogcircuits.\nAvoidcrossover ofanaloganddigitalsignalsandkeeptheclockanddatalinesonthecomponent sideofthe\nboard.Theclockanddatalinesshouldhavecontrolled impedances.\n20SubmitDocumentation Feedback Copyright ©2006–2013,TexasInstruments Incorporated\nProductFolderLinks:DAC122S085\nDAC122S085\nwww.ti.com SNAS361E –MAY2006–REVISED MARCH2013\nREVISION HISTORY\nChanges fromRevision D(March2013)toRevision E Page\n•Changed layoutofNationalDataSheettoTIformat.......................................................................................................... 20\nCopyright ©2006–2013,TexasInstruments Incorporated SubmitDocumentation Feedback 21\nProductFolderLinks:DAC122S085\nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nDAC122S085CIMM NRND VSSOP DGS 101000 Non-RoHS\n& GreenCall TI Level-1-260C-UNLIM -40 to 105 X72C\nDAC122S085CIMM/NOPB ACTIVE VSSOP DGS 101000RoHS & Green SN Level-1-260C-UNLIM -40 to 105 X72C\nDAC122S085CIMMX/NOPB ACTIVE VSSOP DGS 103500RoHS & Green SN Level-1-260C-UNLIM -40 to 105 X72C\nDAC122S085CISD/NOPB ACTIVE WSON DSC 101000RoHS & Green SN Level-1-260C-UNLIM -40 to 105 X73C\nDAC122S085CISDX/NOPB ACTIVE WSON DSC 104500RoHS & Green SN Level-1-260C-UNLIM -40 to 105 X73C\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 30-Sep-2021\nAddendum-Page 2Important Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nDAC122S085CIMM VSSOP DGS 101000 178.0 12.4 5.33.41.48.012.0 Q1\nDAC122S085CIMM/NOPB VSSOP DGS 101000 178.0 12.4 5.33.41.48.012.0 Q1\nDAC122S085CIMMX/\nNOPBVSSOP DGS 103500 330.0 12.4 5.33.41.48.012.0 Q1\nDAC122S085CISD/NOPB WSON DSC 101000 178.0 12.4 3.33.31.08.012.0 Q1\nDAC122S085CISDX/\nNOPBWSON DSC 104500 330.0 12.4 3.33.31.08.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nDAC122S085CIMM VSSOP DGS 101000 210.0 185.0 35.0\nDAC122S085CIMM/NOPB VSSOP DGS 101000 210.0 185.0 35.0\nDAC122S085CIMMX/\nNOPBVSSOP DGS 103500 367.0 367.0 35.0\nDAC122S085CISD/NOPB WSON DSC 101000 210.0 185.0 35.0\nDAC122S085CISDX/\nNOPBWSON DSC 104500 367.0 367.0 35.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC\n TYP5.05\n4.75\n1.1 MAX8X 0.5\n10X 0.270.172X\n2\n0.150.05 TYP0.230.13\n0- 80.25\nGAGE PLANE\n0.70.4A\nNOTE 33.12.9\nB\nNOTE 43.12.9\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES:  1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not    exceed 0.15 mm per side. 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.5. Reference JEDEC registration MO-187, variation BA.\n 110\n0.1 CA B65PIN 1 ID\nAREASEATING PLANE\n0.1C\n SEE DETAIL A\nDETAIL A\nTYPICALSCALE  3.200\nwww.ti.comEXAMPLE BOARD LAYOUT\n(4.4)\n0.05 MAX\nALL AROUND0.05 MINALL AROUND10X (1.45)\n10X (0.3)\n8X (0.5)(R )\nTYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nSYMM\nSYMM\nLAND PATTERN EXAMPLE\nSCALE:10X1\n5 610\nNOTES: (continued) 6. Publication IPC-7351 may have alternate designs. 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site. METALSOLDER MASKOPENING\nNON SOLDER MASK\nDEFINED\nSOLDER MASK DETAILS\nNOT TO SCALESOLDER MASKOPENING METAL UNDERSOLDER MASK\nSOLDER MASK\nDEFINED\nwww.ti.comEXAMPLE STENCIL DESIGN\n(4.4)8X (0.5)10X (0.3)10X (1.45)\n(R ) TYP0.05\n4221984/A   05/2015VSSOP - 1.1 mm max height DGS0010A\nSMALL OUTLINE PACKAGE\nNOTES: (continued)\n 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate    design recommendations.   9. Board assembly site may have different recommendations for stencil design. SYMM\nSYMM1\n5 610\nSOLDER PASTE EXAMPLE\nBASED ON 0.125 mm THICK STENCIL\nSCALE:10X\nMECHANICAL  DATA\nDSC0010A\nwww .ti.comSDA10A (Rev A)\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: DAC122S085CIMM/NOPB

#### Key Specifications:
- **Voltage Ratings:**
  - Supply Voltage (VA): +2.7V to +5.5V
  - Reference Voltage (VREFIN): +1.0V to VA
- **Current Ratings:**
  - Normal Supply Current: 0.6 mW (at 3V) / 1.6 mW (at 5V)
  - Power-Down Supply Current: 0.3 µW (at 3V) / 0.8 µW (at 5V)
- **Power Consumption:**
  - Normal Operation: 0.6 mW (3V) / 1.6 mW (5V)
  - Power-Down Mode: < 1 µW
- **Operating Temperature Range:**
  - -40°C to +105°C
- **Package Type:**
  - Available in 10-lead VSSOP and WSON packages
- **Special Features:**
  - Dual 12-bit voltage-output DAC
  - Rail-to-Rail output
  - Power-on reset to 0V
  - Simultaneous output updating
  - Digital gain and offset adjustment
  - Compatible with SPI™, QSPI, and MICROWIRE interfaces
- **Moisture Sensitive Level (MSL):**
  - MSL Level 1 (JEDEC J-STD-020E)

#### Description:
The **DAC122S085** is a dual 12-bit digital-to-analog converter (DAC) designed for low power consumption and high performance. It operates from a single supply voltage ranging from +2.7V to +5.5V and features rail-to-rail output capabilities. The device is optimized for battery-powered applications, consuming only 0.6 mW at 3V and 1.6 mW at 5V during normal operation. It includes a power-on reset feature that initializes the output to 0V upon power-up.

#### Typical Applications:
The DAC122S085 is suitable for a variety of applications, including:
- **Battery-Powered Instruments:** Its low power consumption makes it ideal for portable devices.
- **Programmable Voltage and Current Sources:** The DAC can be used to generate precise analog signals.
- **Signal Processing:** It can be employed in systems requiring high-resolution analog outputs.
- **Programmable Attenuators:** Useful in audio applications where signal levels need to be adjusted dynamically.
- **Data Acquisition Systems:** The DAC can convert digital signals from microcontrollers or DSPs into analog voltages for further processing.

This component is particularly advantageous in applications where space is limited, as it is one of the smallest dual DACs available in its class. Its compatibility with standard serial interfaces allows for easy integration into various digital systems.