\hypertarget{i386_2include_2uart_8h}{}\section{bsps/i386/include/uart.h File Reference}
\label{i386_2include_2uart_8h}\index{bsps/i386/include/uart.h@{bsps/i386/include/uart.h}}


i386 U\+A\+RT definitions  


\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__i386__uart_ga8142ba6d8f45432b262dcf99175cd6fa}{B\+S\+P\+\_\+\+U\+A\+R\+T\+\_\+\+I\+N\+T\+R\+\_\+\+C\+T\+R\+L\+\_\+\+D\+I\+S\+A\+B\+LE}}~(0)
\begin{DoxyCompactList}\small\item\em Command values for B\+S\+P\+\_\+uart\+\_\+intr\+\_\+ctrl(), values are strange in order to catch errors with assert. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gadb9bed084cf016296bd0fb2516aea4b0}{B\+S\+P\+\_\+\+U\+A\+R\+T\+\_\+\+I\+N\+T\+R\+\_\+\+C\+T\+R\+L\+\_\+\+G\+DB}}~(0xaa)
\begin{DoxyCompactList}\small\item\em RX only. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga110396dbcbd2e1a17bbf98bb8132a577}{B\+S\+P\+\_\+\+U\+A\+R\+T\+\_\+\+I\+N\+T\+R\+\_\+\+C\+T\+R\+L\+\_\+\+E\+N\+A\+B\+LE}}~(0xbb)
\begin{DoxyCompactList}\small\item\em Normal operations. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga5bed54027da262e73f07daf1d850ec1e}{B\+S\+P\+\_\+\+U\+A\+R\+T\+\_\+\+I\+N\+T\+R\+\_\+\+C\+T\+R\+L\+\_\+\+T\+E\+R\+M\+I\+OS}}~(0xcc)
\begin{DoxyCompactList}\small\item\em RX \& line status. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga57197a9e8404913bbbde4a23a78cbcff}{B\+S\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+E\+R\+R\+OR}}~(-\/1)
\begin{DoxyCompactList}\small\item\em Return values for uart\+\_\+polled\+\_\+status() \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gaa5b911a12e47443cf6bf57469df1afc2}{B\+S\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+N\+O\+C\+H\+AR}}~(0)
\begin{DoxyCompactList}\small\item\em No character. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga197291c1f4f6794281ff4faad267b2ea}{B\+S\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+C\+H\+AR}}~(1)
\begin{DoxyCompactList}\small\item\em Character present. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga3091ac5c41f3ead06fedf39d5aae71d4}{B\+S\+P\+\_\+\+U\+A\+R\+T\+\_\+\+S\+T\+A\+T\+U\+S\+\_\+\+B\+R\+E\+AK}}~(2)
\begin{DoxyCompactList}\small\item\em Break point is detected. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gaa1561064cc8499388f7512347b434d25}{B\+S\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C\+O\+M1}}~(0)
\begin{DoxyCompactList}\small\item\em PC U\+A\+RT definitions. \end{DoxyCompactList}\item 
\#define {\bfseries B\+S\+P\+\_\+\+U\+A\+R\+T\+\_\+\+C\+O\+M2}~(1)
\item 
\#define \mbox{\hyperlink{group__i386__uart_ga91063596cfb46c8b8d7f6eb289dd448e}{C\+O\+M1\+\_\+\+B\+A\+S\+E\+\_\+\+IO}}~0x3\+F8
\begin{DoxyCompactList}\small\item\em Base \mbox{\hyperlink{structIO}{IO}} for U\+A\+RT. \end{DoxyCompactList}\item 
\#define {\bfseries C\+O\+M2\+\_\+\+B\+A\+S\+E\+\_\+\+IO}~0x2\+F8
\item 
\#define \mbox{\hyperlink{group__i386__uart_gaa6f7e7a9f4551d6151f9d45362118a50}{R\+BR}}~(0)
\begin{DoxyCompactList}\small\item\em Offsets from base. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga5e9787adf3c9afcc4b781e85bb545b35}{T\+HR}}~(0)
\begin{DoxyCompactList}\small\item\em Tx Buffer Register (write) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga3e27fa35f9febccdc4a0c28a5c8cffbb}{I\+ER}}~(1)
\begin{DoxyCompactList}\small\item\em Interrupt Enable Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga67004975983f9c99226d63db17ba74c4}{I\+IR}}~(2)
\begin{DoxyCompactList}\small\item\em D\+L\+AB X. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga264b36b13386e3f62fe69e04711bc006}{F\+CR}}~(2)
\begin{DoxyCompactList}\small\item\em F\+I\+FO Control Register (write) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga851cb396b6eaa97346364a772b439f37}{L\+CR}}~(3)
\begin{DoxyCompactList}\small\item\em Line Control Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga65364db1603cde6f6533cb61bcfcf553}{M\+CR}}~(4)
\begin{DoxyCompactList}\small\item\em Modem Control Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gad51d51aee21f6cc77d4955221aee3dcb}{L\+SR}}~(5)
\begin{DoxyCompactList}\small\item\em Line Status Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gad4806a0bfd996121bc27d2466393207e}{M\+SR}}~(6)
\begin{DoxyCompactList}\small\item\em Modem Status Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga1d51b965f892c1c63477e98cf45d2ee1}{S\+CR}}~(7)
\begin{DoxyCompactList}\small\item\em Scratch register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga4466639cd64ebf372a621168c5e25964}{D\+LL}}~(0)
\begin{DoxyCompactList}\small\item\em D\+L\+AB 1. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga3b48b12dc65f62dd40ab1163fe7997fb}{D\+LM}}~(1)
\begin{DoxyCompactList}\small\item\em Divisor Latch, M\+SB. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gaff65acf29ca3219055658a5f9ea0a7de}{A\+FR}}~(2)
\begin{DoxyCompactList}\small\item\em Alternate Function register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga6513628ede18301c0857892dab0ee4a9}{M\+O\+D\+E\+M\+\_\+\+S\+T\+A\+T\+US}}~0
\begin{DoxyCompactList}\small\item\em Interrupt source definition via I\+IR. \end{DoxyCompactList}\item 
\#define {\bfseries N\+O\+\_\+\+M\+O\+R\+E\+\_\+\+I\+N\+TR}~1
\item 
\#define {\bfseries T\+R\+A\+N\+S\+M\+I\+T\+T\+E\+R\+\_\+\+H\+O\+D\+I\+N\+G\+\_\+\+R\+E\+G\+I\+S\+T\+E\+R\+\_\+\+E\+M\+P\+TY}~2
\item 
\#define {\bfseries R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+D\+A\+T\+A\+\_\+\+A\+V\+A\+IL}~4
\item 
\#define {\bfseries R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+E\+R\+R\+OR}~6
\item 
\#define {\bfseries C\+H\+A\+R\+A\+C\+T\+E\+R\+\_\+\+T\+I\+M\+E\+O\+U\+T\+\_\+\+I\+N\+D\+I\+C\+A\+T\+I\+ON}~12
\item 
\#define \mbox{\hyperlink{group__i386__uart_ga66b1dc1805a0996158b7176e637c46ee}{R\+E\+C\+E\+I\+V\+E\+\_\+\+E\+N\+A\+B\+LE}}~0x1
\begin{DoxyCompactList}\small\item\em Bits definition of I\+ER. \end{DoxyCompactList}\item 
\#define {\bfseries T\+R\+A\+N\+S\+M\+I\+T\+\_\+\+E\+N\+A\+B\+LE}~0x2
\item 
\#define {\bfseries R\+E\+C\+E\+I\+V\+E\+R\+\_\+\+L\+I\+N\+E\+\_\+\+S\+T\+\_\+\+E\+N\+A\+B\+LE}~0x4
\item 
\#define {\bfseries M\+O\+D\+E\+M\+\_\+\+E\+N\+A\+B\+LE}~0x8
\item 
\#define {\bfseries I\+N\+T\+E\+R\+R\+U\+P\+T\+\_\+\+D\+I\+S\+A\+B\+LE}~0x0
\item 
\#define \mbox{\hyperlink{group__i386__uart_ga349dad5e520932e840e6f8fc806bd94d}{DR}}~0x01
\begin{DoxyCompactList}\small\item\em Bits definition of the Line Status Register (L\+SR) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga7122a6e5d75b5f8b7f00c7130df40407}{OE}}~0x02
\begin{DoxyCompactList}\small\item\em Overrun Error. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga211238ffe3627f42ca7b04bc96cc8fa6}{PE}}~0x04
\begin{DoxyCompactList}\small\item\em Parity Error. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga6d5652ed4a74a5609858f0949a4c4565}{FE}}~0x08
\begin{DoxyCompactList}\small\item\em Framing Error. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gaa9ed1764c4b42e49f22c3a4f0f3b8244}{BI}}~0x10
\begin{DoxyCompactList}\small\item\em Break Interrupt. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga4e33b18c49f007ef1310b71325a332a5}{T\+H\+RE}}~0x20
\begin{DoxyCompactList}\small\item\em Transmitter Holding Register Empty. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gaeb9d7fbd5a3758e94acba22d266caa18}{T\+E\+MT}}~0x40
\begin{DoxyCompactList}\small\item\em Transmitter Empty. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gadacaa053442e8b1808e4bd33be7d12db}{E\+R\+F\+I\+FO}}~0x80
\begin{DoxyCompactList}\small\item\em Error receive Fifo. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga67198df5376db153ccd642a81d2623ad}{D\+TR}}~0x01
\begin{DoxyCompactList}\small\item\em Bits definition of the M\+O\+D\+EM Control Register (M\+CR) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga5da46cdb9a2133d1b4f0db71a332ba2e}{R\+TS}}~0x02
\begin{DoxyCompactList}\small\item\em Request To Send. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga69935f16da7c62437bf70a37e61c3be4}{O\+U\+T\+\_\+1}}~0x04
\begin{DoxyCompactList}\small\item\em Output 1, (reserved on C\+O\+M\+P\+AQ I/O Board) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gac5f4137d1a55c77759edf878353cbdd9}{O\+U\+T\+\_\+2}}~0x08
\begin{DoxyCompactList}\small\item\em Output 2, Enable Asynchronous Port Interrupts. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gacc55daa58d88a3612f2ef74a6abbe97f}{LB}}~0x10
\begin{DoxyCompactList}\small\item\em Enable Internal Loop Back. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga72773676c87f5d641c40cae5f9671d83}{C\+H\+R\+\_\+5\+\_\+\+B\+I\+TS}}~0
\begin{DoxyCompactList}\small\item\em Bits definition of the Line Control Register (L\+CR) \end{DoxyCompactList}\item 
\#define {\bfseries C\+H\+R\+\_\+6\+\_\+\+B\+I\+TS}~1
\item 
\#define {\bfseries C\+H\+R\+\_\+7\+\_\+\+B\+I\+TS}~2
\item 
\#define {\bfseries C\+H\+R\+\_\+8\+\_\+\+B\+I\+TS}~3
\item 
\#define \mbox{\hyperlink{group__i386__uart_ga5d0674318ee8a7200066fb4e969a585d}{WL}}~0x03
\begin{DoxyCompactList}\small\item\em Word length mask. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga7c5c7ce359dc4d95c31c074ebd6c28ac}{S\+TB}}~0x04
\begin{DoxyCompactList}\small\item\em 1 Stop Bit, otherwise 2 Stop Bits \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gaa858f2fbc6c6e9ddf6eabb0f22d1d136}{P\+EN}}~0x08
\begin{DoxyCompactList}\small\item\em Parity Enabled. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga6ebf6899d6c1c8b7b9d09be872c05aae}{E\+PS}}~0x10
\begin{DoxyCompactList}\small\item\em Even Parity Select, otherwise Odd. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gaecd69d9a67487cc45c38eb184c50538a}{SP}}~0x20
\begin{DoxyCompactList}\small\item\em Stick Parity. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gad47b730af0447138fa95214f9a5d9f49}{B\+CB}}~0x40
\begin{DoxyCompactList}\small\item\em Break Control Bit. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gaeacff95e17799eeacbff843e63ead9d3}{D\+L\+AB}}~0x80
\begin{DoxyCompactList}\small\item\em Enable Divisor Latch Access. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga230decb2e8e20d6ef3df26c7051f775e}{D\+C\+TS}}~0x01
\begin{DoxyCompactList}\small\item\em Bits definition of the M\+O\+D\+EM Status Register (M\+SR) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga6ef491029f03966f58e211a4b3dd731d}{D\+D\+SR}}~0x02
\begin{DoxyCompactList}\small\item\em Delta Data Set Ready. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gadd3cb0cb2765504541e9cf0a33231f67}{T\+E\+RI}}~0x04
\begin{DoxyCompactList}\small\item\em Trailing Edge Ring Indicator. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga3f44d8de622e68c467e2191a5ed2442d}{D\+D\+CD}}~0x08
\begin{DoxyCompactList}\small\item\em Delta Carrier Detect Indicator. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga9d9ce8cebc572a42e7b4ab9e92c3a350}{C\+TS}}~0x10
\begin{DoxyCompactList}\small\item\em Clear To Send (when loop back is active) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gaa94aa7be4f567346163b45d1c18ec0a5}{D\+SR}}~0x20
\begin{DoxyCompactList}\small\item\em Data Set Ready (when loop back is active) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga7e71def3baefc10ec36f1dd48da4050e}{RI}}~0x40
\begin{DoxyCompactList}\small\item\em Ring Indicator (when loop back is active) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga45d0e388f3c855ad190ee81d73188584}{D\+CD}}~0x80
\begin{DoxyCompactList}\small\item\em Data Carrier Detect (when loop back is active) \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gadcd8d113c8791a336768b8da70010ea7}{F\+I\+F\+O\+\_\+\+C\+T\+RL}}~0x01
\begin{DoxyCompactList}\small\item\em Bits definition of the F\+I\+FO Control Register \+: W\+D16\+C552 or N\+S16550. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga53954ec7f9dc790f00548da08ccd5ed6}{F\+I\+F\+O\+\_\+\+EN}}~0x01
\begin{DoxyCompactList}\small\item\em Enable the F\+I\+FO. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gab93e15558dd278aa2bc7450f8f492e0c}{X\+M\+I\+T\+\_\+\+R\+E\+S\+ET}}~0x02
\begin{DoxyCompactList}\small\item\em Transmit F\+I\+FO Reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga398ff8d3e4cc01866ef5267209ee36c7}{R\+C\+V\+\_\+\+R\+E\+S\+ET}}~0x04
\begin{DoxyCompactList}\small\item\em Receive F\+I\+FO Reset. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga569aba7498da466d50e1f3d14c17b03b}{F\+C\+R3}}~0x08
\begin{DoxyCompactList}\small\item\em do not understand manual! \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga22aedff8d60e21c7a527445b7b92acad}{R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R1}}~0x0
\begin{DoxyCompactList}\small\item\em trigger recieve interrupt after 1 byte \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_gac9303cdc2481259fb0db4152bfffb29a}{R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R4}}~0x40
\begin{DoxyCompactList}\small\item\em trigger recieve interrupt after 4 byte \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga6d938e5d57b9d659a504904c92f869d2}{R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R8}}~0x80
\begin{DoxyCompactList}\small\item\em trigger recieve interrupt after 8 byte \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga7da7fc798cbd875af352818f33cefaf1}{R\+E\+C\+E\+I\+V\+E\+\_\+\+F\+I\+F\+O\+\_\+\+T\+R\+I\+G\+G\+E\+R12}}~0xc0
\begin{DoxyCompactList}\small\item\em trigger recieve interrupt after 12 byte \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__i386__uart_ga90a84f3ea9d75594c6cde52a179b5e88}{T\+R\+I\+G\+\_\+\+L\+E\+V\+EL}}~0xc0
\begin{DoxyCompactList}\small\item\em Mask for the trigger level. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void {\bfseries B\+S\+P\+\_\+uart\+\_\+init} (int uart, unsigned long baud, unsigned long databits, unsigned long parity, unsigned long stopbits, int hw\+Flow)
\item 
void {\bfseries B\+S\+P\+\_\+uart\+\_\+set\+\_\+attributes} (int uart, unsigned long baud, unsigned long databits, unsigned long parity, unsigned long stopbits)
\item 
void {\bfseries B\+S\+P\+\_\+uart\+\_\+set\+\_\+baud} (int uart, unsigned long baud)
\item 
void {\bfseries B\+S\+P\+\_\+uart\+\_\+intr\+\_\+ctrl} (int uart, int cmd)
\item 
void {\bfseries B\+S\+P\+\_\+uart\+\_\+throttle} (int uart)
\item 
void {\bfseries B\+S\+P\+\_\+uart\+\_\+unthrottle} (int uart)
\item 
int {\bfseries B\+S\+P\+\_\+uart\+\_\+polled\+\_\+status} (int uart)
\item 
void {\bfseries B\+S\+P\+\_\+uart\+\_\+polled\+\_\+write} (int uart, int val)
\item 
int {\bfseries B\+S\+P\+\_\+uart\+\_\+polled\+\_\+read} (int uart)
\item 
void {\bfseries B\+S\+P\+\_\+uart\+\_\+termios\+\_\+set} (int uart, void $\ast$ttyp)
\item 
int {\bfseries B\+S\+P\+\_\+uart\+\_\+termios\+\_\+read\+\_\+com1} (int uart)
\item 
int {\bfseries B\+S\+P\+\_\+uart\+\_\+termios\+\_\+read\+\_\+com2} (int uart)
\item 
ssize\+\_\+t {\bfseries B\+S\+P\+\_\+uart\+\_\+termios\+\_\+write\+\_\+com1} (int minor, const char $\ast$buf, size\+\_\+t len)
\item 
ssize\+\_\+t {\bfseries B\+S\+P\+\_\+uart\+\_\+termios\+\_\+write\+\_\+com2} (int minor, const char $\ast$buf, size\+\_\+t len)
\item 
void {\bfseries B\+S\+P\+\_\+uart\+\_\+termios\+\_\+isr\+\_\+com1} (void $\ast$)
\item 
void {\bfseries B\+S\+P\+\_\+uart\+\_\+termios\+\_\+isr\+\_\+com2} (void $\ast$)
\item 
void {\bfseries B\+S\+P\+\_\+uart\+\_\+dbgisr\+\_\+com1} (void)
\item 
void {\bfseries B\+S\+P\+\_\+uart\+\_\+dbgisr\+\_\+com2} (void)
\item 
int {\bfseries B\+S\+P\+\_\+poll\+\_\+char\+\_\+via\+\_\+serial} (void)
\item 
void {\bfseries B\+S\+P\+\_\+output\+\_\+char\+\_\+via\+\_\+serial} (char val)
\end{DoxyCompactItemize}
\subsection*{Variables}
\begin{DoxyCompactItemize}
\item 
int {\bfseries B\+S\+P\+Console\+Port}
\item 
int {\bfseries B\+S\+P\+Base\+Baud}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
i386 U\+A\+RT definitions 

