vendor_name = ModelSim
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.qip
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/Clk_Pll.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Src/VGA_Drive.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Src/VGA_Dispaly.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Pic_Sdram_VGA.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Uart_Byte_Rx.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Lcd_Para.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Auto_Write_Read.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Write.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Top.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Refresh.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Read.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Para.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Src/Sdram_Init.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.qip
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/IP_Core/dfifo_16x512.v
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/Uart_Pic_Sdram_VGA.cbx.xml
source_file = 1, e:/altera/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, e:/altera/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/cbx.lst
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/clk_pll_altpll.v
source_file = 1, e:/altera/quartus/libraries/megafunctions/dcfifo.tdf
source_file = 1, e:/altera/quartus/libraries/megafunctions/lpm_counter.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/lpm_add_sub.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/a_graycounter.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/a_fefifo.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/a_gray2bin.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/dffpipe.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/alt_sync_fifo.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/lpm_compare.inc
source_file = 1, e:/altera/quartus/libraries/megafunctions/altsyncram_fifo.inc
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dcfifo_rof1.tdf
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/a_gray2bin_6ib.tdf
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/a_graycounter_3p6.tdf
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/a_graycounter_v6c.tdf
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/altsyncram_a011.tdf
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dffpipe_909.tdf
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/alt_synch_pipe_d7d.tdf
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dffpipe_c09.tdf
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/alt_synch_pipe_e7d.tdf
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/dffpipe_d09.tdf
source_file = 1, F:/QuartusII/Uart_Pic_Sdram_VGA/Dev/db/cmpr_n76.tdf
design_name = Uart_Pic_Sdram_VGA
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add0~4 , VGA_Drive_inst|Add0~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add1~0 , VGA_Drive_inst|Add1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add1~16 , VGA_Drive_inst|Add1~16, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add1~18 , VGA_Drive_inst|Add1~18, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add1~20 , VGA_Drive_inst|Add1~20, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add1~22 , VGA_Drive_inst|Add1~22, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt[1] , Sdram_Top_inst|Sdram_Read_inst|act_cnt[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt[3] , Sdram_Top_inst|Sdram_Write_inst|act_cnt[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[3]~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0]~5 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[0]~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[6]~25, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~12 , Sdram_Top_inst|Sdram_Read_inst|Add2~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~14 , Sdram_Top_inst|Sdram_Read_inst|Add2~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~0 , Sdram_Top_inst|Sdram_Write_inst|Add2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~10 , Sdram_Top_inst|Sdram_Write_inst|Add2~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~12 , Sdram_Top_inst|Sdram_Write_inst|Add2~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~14 , Sdram_Top_inst|Sdram_Write_inst|Add2~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~0 , Sdram_Top_inst|Sdram_Write_inst|Add3~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~2 , Sdram_Top_inst|Sdram_Write_inst|Add3~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~4 , Sdram_Top_inst|Sdram_Write_inst|Add3~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~6 , Sdram_Top_inst|Sdram_Write_inst|Add3~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~10 , Sdram_Top_inst|Sdram_Write_inst|Add3~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~12 , Sdram_Top_inst|Sdram_Write_inst|Add3~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~14 , Sdram_Top_inst|Sdram_Read_inst|Add3~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~16 , Sdram_Top_inst|Sdram_Write_inst|Add3~16, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~20 , Sdram_Top_inst|Sdram_Write_inst|Add3~20, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~0 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~2 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~4 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~6 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~8 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~10 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~12 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~14 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~16 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~16, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~18 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~18, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~20 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~20, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~22 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~22, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~24 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~24, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Add0~26 , Sdram_Top_inst|Sdram_Refresh_inst|Add0~26, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[3][1] , Uart_Byte_Rx_inst|r_data_byte[3][1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[3] , Uart_Byte_Rx_inst|div_cnt[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[6] , Uart_Byte_Rx_inst|div_cnt[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[11] , Uart_Byte_Rx_inst|div_cnt[11], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[13] , Uart_Byte_Rx_inst|div_cnt[13], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[3]~22 , Uart_Byte_Rx_inst|div_cnt[3]~22, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[6]~28 , Uart_Byte_Rx_inst|div_cnt[6]~28, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[11]~38 , Uart_Byte_Rx_inst|div_cnt[11]~38, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[13]~42 , Uart_Byte_Rx_inst|div_cnt[13]~42, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt[8] , VGA_Drive_inst|vcnt[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|LessThan3~0 , VGA_Dispaly_inst|LessThan3~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt[11] , VGA_Drive_inst|vcnt[11], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt[10] , VGA_Drive_inst|vcnt[10], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Equal1~0 , VGA_Drive_inst|Equal1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt[2] , VGA_Drive_inst|hcnt[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|disp_en~0 , VGA_Dispaly_inst|disp_en~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|LessThan2~2 , VGA_Dispaly_inst|LessThan2~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2] , Sdram_Top_inst|Sdram_Write_inst|wr_cmd[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|pre_state.00010 , Sdram_Top_inst|pre_state.00010, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Selector2~0 , Sdram_Top_inst|Selector2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|pre_state.01000 , Sdram_Top_inst|pre_state.01000, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[4] , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|next_state.01000~0 , Sdram_Top_inst|next_state.01000~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[1] , Sdram_Top_inst|Sdram_Write_inst|wr_cmd[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[5]~3 , Sdram_Top_inst|sdram_addr[5]~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[0] , Sdram_Top_inst|Sdram_Read_inst|rd_cmd[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~6 , Sdram_Top_inst|sdram_cmd~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[1] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[2] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[10] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[10], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[11] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[11], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Equal0~1 , VGA_Drive_inst|Equal0~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector5~0 , Sdram_Top_inst|Sdram_Read_inst|Selector5~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector4~1 , Sdram_Top_inst|Sdram_Write_inst|Selector4~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~2 , Sdram_Top_inst|Sdram_Init_inst|Equal0~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Selector0~0 , Sdram_Top_inst|Selector0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Selector0~1 , Sdram_Top_inst|Selector0~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Selector0~2 , Sdram_Top_inst|Selector0~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[3] , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[7] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd~2 , Sdram_Top_inst|Sdram_Write_inst|wr_cmd~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector4~1 , Sdram_Top_inst|Sdram_Read_inst|Selector4~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[1] , Sdram_Top_inst|Sdram_Write_inst|row_addr[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector13~0 , Sdram_Top_inst|Sdram_Write_inst|Selector13~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector12~0 , Sdram_Top_inst|Sdram_Write_inst|Selector12~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[3] , Sdram_Top_inst|Sdram_Write_inst|row_addr[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[10] , Sdram_Top_inst|Sdram_Write_inst|row_addr[10], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector6~2 , Sdram_Top_inst|Sdram_Write_inst|Selector6~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr~2 , Sdram_Top_inst|Sdram_Write_inst|wr_addr~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_flag , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_flag, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[7] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[5] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[4] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[3] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[2] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always1~1 , Sdram_Top_inst|Sdram_Read_inst|always1~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00100 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00100, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add1~1 , Sdram_Top_inst|Sdram_Read_inst|Add1~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[7] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[3] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add1~0 , Sdram_Top_inst|Sdram_Write_inst|Add1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_end , Sdram_Top_inst|Sdram_Write_inst|act_end, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector2~0 , Sdram_Top_inst|Sdram_Write_inst|Selector2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4 , Sdram_Top_inst|Sdram_Refresh_inst|Equal0~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[2] , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Equal6~0 , Sdram_Top_inst|Sdram_Read_inst|Equal6~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[7]~0 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[7]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal6~1 , Sdram_Top_inst|Sdram_Write_inst|Equal6~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always7~0 , Sdram_Top_inst|Sdram_Write_inst|always7~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always7~2 , Sdram_Top_inst|Sdram_Read_inst|always7~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~3 , Sdram_Top_inst|Sdram_Write_inst|row_addr[1]~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~5 , Sdram_Top_inst|Sdram_Write_inst|row_addr[3]~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~12 , Sdram_Top_inst|Sdram_Write_inst|row_addr[10]~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_flag~0 , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_flag~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[7] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[3] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal5~0 , Sdram_Top_inst|Sdram_Write_inst|Equal5~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~0 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~1 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~2 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[10]~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~3 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[13]~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~4 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[12]~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~5 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[11]~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~6 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[8]~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~7 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[7]~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~8 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[6]~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~9 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[9]~9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~10 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[4]~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~11 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[3]~11, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~12 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[5]~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~13 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[2]~13, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~14 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[1]~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~15 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_15us[0]~15, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00001, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always1~3 , Sdram_Top_inst|Sdram_Read_inst|always1~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[1] , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[0] , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|START_BIT[2] , Uart_Byte_Rx_inst|START_BIT[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|always2~1 , Uart_Byte_Rx_inst|always2~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|always2~2 , Uart_Byte_Rx_inst|always2~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[0][1] , Uart_Byte_Rx_inst|r_data_byte[0][1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[6][2]~1 , Uart_Byte_Rx_inst|r_data_byte[6][2]~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[2][1] , Uart_Byte_Rx_inst|r_data_byte[2][1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector0~2 , Sdram_Top_inst|Sdram_Read_inst|Selector0~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Equal0~4 , Uart_Byte_Rx_inst|Equal0~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add2~0 , Uart_Byte_Rx_inst|Add2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector25~0 , Uart_Byte_Rx_inst|Selector25~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector22~0 , Uart_Byte_Rx_inst|Selector22~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector16~0 , Uart_Byte_Rx_inst|Selector16~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add6~2 , Uart_Byte_Rx_inst|Add6~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|tmp1_rs232_rx , Uart_Byte_Rx_inst|tmp1_rs232_rx, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector0~3 , Sdram_Top_inst|Sdram_Read_inst|Selector0~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector24~2 , Uart_Byte_Rx_inst|Selector24~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00001~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00001_936 , Sdram_Top_inst|Sdram_Read_inst|next_state.00001_936, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|pre_state.01000~feeder , Sdram_Top_inst|pre_state.01000~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[3]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|pre_state.00010~feeder , Sdram_Top_inst|pre_state.00010~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[4]~feeder , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[4]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[7]~feeder , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[7]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[7]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[7]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[0]~feeder , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[0]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[3]~feeder , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[3]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[3]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[7]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[7]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[3]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[3]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[3]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[1]~feeder , Sdram_Top_inst|Sdram_Read_inst|rd_end_flag_r[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|tmp1_rs232_rx~feeder , Uart_Byte_Rx_inst|tmp1_rs232_rx~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_clk~output , sdram_clk~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_cke~output , sdram_cke~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_cs_n~output , sdram_cs_n~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_ras_n~output , sdram_ras_n~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_cas_n~output , sdram_cas_n~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_we_n~output , sdram_we_n~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_bank[0]~output , sdram_bank[0]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_bank[1]~output , sdram_bank[1]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_addr[0]~output , sdram_addr[0]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_addr[1]~output , sdram_addr[1]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_addr[2]~output , sdram_addr[2]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_addr[3]~output , sdram_addr[3]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_addr[4]~output , sdram_addr[4]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_addr[5]~output , sdram_addr[5]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_addr[6]~output , sdram_addr[6]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_addr[7]~output , sdram_addr[7]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_addr[8]~output , sdram_addr[8]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_addr[9]~output , sdram_addr[9]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_addr[10]~output , sdram_addr[10]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_addr[11]~output , sdram_addr[11]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_hs~output , lcd_hs~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_vs~output , lcd_vs~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_blank~output , lcd_blank~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_dclk~output , lcd_dclk~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[0]~output , lcd_data[0]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[1]~output , lcd_data[1]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[2]~output , lcd_data[2]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[3]~output , lcd_data[3]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[4]~output , lcd_data[4]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[5]~output , lcd_data[5]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[6]~output , lcd_data[6]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[7]~output , lcd_data[7]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[8]~output , lcd_data[8]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[9]~output , lcd_data[9]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[10]~output , lcd_data[10]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[11]~output , lcd_data[11]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[12]~output , lcd_data[12]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[13]~output , lcd_data[13]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[14]~output , lcd_data[14]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \lcd_data[15]~output , lcd_data[15]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[0]~output , sdram_data[0]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[1]~output , sdram_data[1]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[2]~output , sdram_data[2]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[3]~output , sdram_data[3]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[4]~output , sdram_data[4]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[5]~output , sdram_data[5]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[6]~output , sdram_data[6]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[7]~output , sdram_data[7]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[8]~output , sdram_data[8]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[9]~output , sdram_data[9]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[10]~output , sdram_data[10]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[11]~output , sdram_data[11]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[12]~output , sdram_data[12]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[13]~output , sdram_data[13]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[14]~output , sdram_data[14]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[15]~output , sdram_data[15]~output, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~8 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[4]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|cntr_cout[5]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[9]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[7]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|valid_rdreq~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|valid_rdreq~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_b[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_b[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[5]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|valid_wrreq~0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|valid_wrreq~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \clk_24M~input , clk_24M~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \Clk_Pll_inst|altpll_component|auto_generated|pll1 , Clk_Pll_inst|altpll_component|auto_generated|pll1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Clk_Pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl , Clk_Pll_inst|altpll_component|auto_generated|wire_pll1_clk[1]~clkctrl, Uart_Pic_Sdram_VGA, 1
instance = comp, \Clk_Pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , Clk_Pll_inst|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[0]~8 , Uart_Byte_Rx_inst|bps_cnt[0]~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \rst_n~input , rst_n~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \rst_n~inputclkctrl , rst_n~inputclkctrl, Uart_Pic_Sdram_VGA, 1
instance = comp, \rs232_rx~input , rs232_rx~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|s0_rs232_rx~feeder , Uart_Byte_Rx_inst|s0_rs232_rx~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|s0_rs232_rx , Uart_Byte_Rx_inst|s0_rs232_rx, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|s1_rs232_rx~feeder , Uart_Byte_Rx_inst|s1_rs232_rx~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|s1_rs232_rx , Uart_Byte_Rx_inst|s1_rs232_rx, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[3]~15 , Uart_Byte_Rx_inst|bps_cnt[3]~15, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[3] , Uart_Byte_Rx_inst|bps_cnt[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector26~0 , Uart_Byte_Rx_inst|Selector26~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[4]~17 , Uart_Byte_Rx_inst|bps_cnt[4]~17, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[5]~19 , Uart_Byte_Rx_inst|bps_cnt[5]~19, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[5] , Uart_Byte_Rx_inst|bps_cnt[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[6]~21 , Uart_Byte_Rx_inst|bps_cnt[6]~21, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[6] , Uart_Byte_Rx_inst|bps_cnt[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Equal2~1 , Uart_Byte_Rx_inst|Equal2~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|START_BIT[2]~0 , Uart_Byte_Rx_inst|START_BIT[2]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|START_BIT[2]~1 , Uart_Byte_Rx_inst|START_BIT[2]~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|START_BIT[0] , Uart_Byte_Rx_inst|START_BIT[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector25~1 , Uart_Byte_Rx_inst|Selector25~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|START_BIT[1] , Uart_Byte_Rx_inst|START_BIT[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|always2~0 , Uart_Byte_Rx_inst|always2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Equal2~0 , Uart_Byte_Rx_inst|Equal2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[7]~23 , Uart_Byte_Rx_inst|bps_cnt[7]~23, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[7] , Uart_Byte_Rx_inst|bps_cnt[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Equal2~2 , Uart_Byte_Rx_inst|Equal2~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|rx_done , Uart_Byte_Rx_inst|rx_done, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[4]~14 , Uart_Byte_Rx_inst|bps_cnt[4]~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[0] , Uart_Byte_Rx_inst|bps_cnt[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[1]~10 , Uart_Byte_Rx_inst|bps_cnt[1]~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[1] , Uart_Byte_Rx_inst|bps_cnt[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[2]~12 , Uart_Byte_Rx_inst|bps_cnt[2]~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[2] , Uart_Byte_Rx_inst|bps_cnt[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_cnt[4] , Uart_Byte_Rx_inst|bps_cnt[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector23~0 , Uart_Byte_Rx_inst|Selector23~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[0]~16 , Uart_Byte_Rx_inst|div_cnt[0]~16, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|tmp0_rs232_rx~feeder , Uart_Byte_Rx_inst|tmp0_rs232_rx~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|tmp0_rs232_rx , Uart_Byte_Rx_inst|tmp0_rs232_rx, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|uart_state~0 , Uart_Byte_Rx_inst|uart_state~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|uart_state , Uart_Byte_Rx_inst|uart_state, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[0] , Uart_Byte_Rx_inst|div_cnt[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[1]~18 , Uart_Byte_Rx_inst|div_cnt[1]~18, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[1] , Uart_Byte_Rx_inst|div_cnt[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[2]~20 , Uart_Byte_Rx_inst|div_cnt[2]~20, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[2] , Uart_Byte_Rx_inst|div_cnt[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[4]~24 , Uart_Byte_Rx_inst|div_cnt[4]~24, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[4] , Uart_Byte_Rx_inst|div_cnt[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_DR[1]~feeder , Uart_Byte_Rx_inst|bps_DR[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_DR[1] , Uart_Byte_Rx_inst|bps_DR[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Equal0~0 , Uart_Byte_Rx_inst|Equal0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[5]~26 , Uart_Byte_Rx_inst|div_cnt[5]~26, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[5] , Uart_Byte_Rx_inst|div_cnt[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Equal0~1 , Uart_Byte_Rx_inst|Equal0~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Equal0~2 , Uart_Byte_Rx_inst|Equal0~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[7]~30 , Uart_Byte_Rx_inst|div_cnt[7]~30, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[7] , Uart_Byte_Rx_inst|div_cnt[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[8]~32 , Uart_Byte_Rx_inst|div_cnt[8]~32, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[8] , Uart_Byte_Rx_inst|div_cnt[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[9]~34 , Uart_Byte_Rx_inst|div_cnt[9]~34, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[9] , Uart_Byte_Rx_inst|div_cnt[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[10]~36 , Uart_Byte_Rx_inst|div_cnt[10]~36, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[10] , Uart_Byte_Rx_inst|div_cnt[10], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[12]~40 , Uart_Byte_Rx_inst|div_cnt[12]~40, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[12] , Uart_Byte_Rx_inst|div_cnt[12], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[14]~44 , Uart_Byte_Rx_inst|div_cnt[14]~44, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[14] , Uart_Byte_Rx_inst|div_cnt[14], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[15]~46 , Uart_Byte_Rx_inst|div_cnt[15]~46, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|div_cnt[15] , Uart_Byte_Rx_inst|div_cnt[15], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Equal0~3 , Uart_Byte_Rx_inst|Equal0~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Equal0~5 , Uart_Byte_Rx_inst|Equal0~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_clk~feeder , Uart_Byte_Rx_inst|bps_clk~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|bps_clk , Uart_Byte_Rx_inst|bps_clk, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[0][2]~0 , Uart_Byte_Rx_inst|r_data_byte[0][2]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[0][1]~2 , Uart_Byte_Rx_inst|r_data_byte[0][1]~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[0][2]~3 , Uart_Byte_Rx_inst|r_data_byte[0][2]~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[0][0] , Uart_Byte_Rx_inst|r_data_byte[0][0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add3~0 , Uart_Byte_Rx_inst|Add3~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector21~0 , Uart_Byte_Rx_inst|Selector21~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[0][2] , Uart_Byte_Rx_inst|r_data_byte[0][2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[0]~feeder , Uart_Byte_Rx_inst|data_byte[0]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[0] , Uart_Byte_Rx_inst|data_byte[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector20~0 , Uart_Byte_Rx_inst|Selector20~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[2][2]~4 , Uart_Byte_Rx_inst|r_data_byte[2][2]~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[2][2]~5 , Uart_Byte_Rx_inst|r_data_byte[2][2]~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[1][2]~6 , Uart_Byte_Rx_inst|r_data_byte[1][2]~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[1][0] , Uart_Byte_Rx_inst|r_data_byte[1][0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector19~0 , Uart_Byte_Rx_inst|Selector19~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[1][1] , Uart_Byte_Rx_inst|r_data_byte[1][1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add4~0 , Uart_Byte_Rx_inst|Add4~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector18~0 , Uart_Byte_Rx_inst|Selector18~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[1][2] , Uart_Byte_Rx_inst|r_data_byte[1][2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[1]~feeder , Uart_Byte_Rx_inst|data_byte[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[1] , Uart_Byte_Rx_inst|data_byte[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector17~0 , Uart_Byte_Rx_inst|Selector17~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[2][2]~7 , Uart_Byte_Rx_inst|r_data_byte[2][2]~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[2][0] , Uart_Byte_Rx_inst|r_data_byte[2][0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add5~0 , Uart_Byte_Rx_inst|Add5~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector15~0 , Uart_Byte_Rx_inst|Selector15~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[2][2] , Uart_Byte_Rx_inst|r_data_byte[2][2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[2]~feeder , Uart_Byte_Rx_inst|data_byte[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[2] , Uart_Byte_Rx_inst|data_byte[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add6~1 , Uart_Byte_Rx_inst|Add6~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[5][2]~8 , Uart_Byte_Rx_inst|r_data_byte[5][2]~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[3][2]~10 , Uart_Byte_Rx_inst|r_data_byte[3][2]~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[3][0] , Uart_Byte_Rx_inst|r_data_byte[3][0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add6~0 , Uart_Byte_Rx_inst|Add6~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[3][2] , Uart_Byte_Rx_inst|r_data_byte[3][2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[3]~feeder , Uart_Byte_Rx_inst|data_byte[3]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[3] , Uart_Byte_Rx_inst|data_byte[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add7~1 , Uart_Byte_Rx_inst|Add7~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[4][0]~11 , Uart_Byte_Rx_inst|r_data_byte[4][0]~11, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[4][2]~12 , Uart_Byte_Rx_inst|r_data_byte[4][2]~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[4][0] , Uart_Byte_Rx_inst|r_data_byte[4][0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add7~2 , Uart_Byte_Rx_inst|Add7~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[4][1] , Uart_Byte_Rx_inst|r_data_byte[4][1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add7~0 , Uart_Byte_Rx_inst|Add7~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[4][2] , Uart_Byte_Rx_inst|r_data_byte[4][2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[4]~feeder , Uart_Byte_Rx_inst|data_byte[4]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[4] , Uart_Byte_Rx_inst|data_byte[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add8~1 , Uart_Byte_Rx_inst|Add8~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[3][0]~9 , Uart_Byte_Rx_inst|r_data_byte[3][0]~9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[5][2]~13 , Uart_Byte_Rx_inst|r_data_byte[5][2]~13, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[5][2]~14 , Uart_Byte_Rx_inst|r_data_byte[5][2]~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[5][0] , Uart_Byte_Rx_inst|r_data_byte[5][0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add8~2 , Uart_Byte_Rx_inst|Add8~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[5][1] , Uart_Byte_Rx_inst|r_data_byte[5][1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add8~0 , Uart_Byte_Rx_inst|Add8~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[5][2] , Uart_Byte_Rx_inst|r_data_byte[5][2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[5]~feeder , Uart_Byte_Rx_inst|data_byte[5]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[5] , Uart_Byte_Rx_inst|data_byte[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add9~1 , Uart_Byte_Rx_inst|Add9~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[6][2]~15 , Uart_Byte_Rx_inst|r_data_byte[6][2]~15, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[6][2]~16 , Uart_Byte_Rx_inst|r_data_byte[6][2]~16, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[6][0] , Uart_Byte_Rx_inst|r_data_byte[6][0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add9~2 , Uart_Byte_Rx_inst|Add9~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[6][1] , Uart_Byte_Rx_inst|r_data_byte[6][1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add9~0 , Uart_Byte_Rx_inst|Add9~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[6][2] , Uart_Byte_Rx_inst|r_data_byte[6][2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[6]~feeder , Uart_Byte_Rx_inst|data_byte[6]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[6] , Uart_Byte_Rx_inst|data_byte[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector2~0 , Uart_Byte_Rx_inst|Selector2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[7][2]~17 , Uart_Byte_Rx_inst|r_data_byte[7][2]~17, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[7][2]~18 , Uart_Byte_Rx_inst|r_data_byte[7][2]~18, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[7][0] , Uart_Byte_Rx_inst|r_data_byte[7][0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector1~0 , Uart_Byte_Rx_inst|Selector1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[7][1] , Uart_Byte_Rx_inst|r_data_byte[7][1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Add10~0 , Uart_Byte_Rx_inst|Add10~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|Selector0~0 , Uart_Byte_Rx_inst|Selector0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|r_data_byte[7][2] , Uart_Byte_Rx_inst|r_data_byte[7][2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[7]~feeder , Uart_Byte_Rx_inst|data_byte[7]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Uart_Byte_Rx_inst|data_byte[7] , Uart_Byte_Rx_inst|data_byte[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \~GND , ~GND, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]~5 , Sdram_Top_inst|Sdram_Write_inst|break_cnt[0]~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector20~0 , Sdram_Top_inst|Sdram_Write_inst|Selector20~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1]~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~14 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5]~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[6]~16 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[6]~16, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[6] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1]~15, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2]~17, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3]~19, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4]~21, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5]~23, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7]~27, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8]~29, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9]~31, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10]~33, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[10], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11]~35, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[11], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12]~37, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~39 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13]~39, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[13], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[14]~41 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[14]~41, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[14] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[14], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[12], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~3 , Sdram_Top_inst|Sdram_Init_inst|Equal0~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~14 , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0]~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~0 , Sdram_Top_inst|Sdram_Init_inst|Equal0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4] , Sdram_Top_inst|Sdram_Init_inst|cnt_200us[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~1 , Sdram_Top_inst|Sdram_Init_inst|Equal0~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|Equal0~4 , Sdram_Top_inst|Sdram_Init_inst|Equal0~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[6]~18 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[6]~18, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2]~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4]~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|LessThan0~0 , Sdram_Top_inst|Sdram_Init_inst|LessThan0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~19 , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0]~19, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0] , Sdram_Top_inst|Sdram_Init_inst|cnt_cmd[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|LessThan0~1 , Sdram_Top_inst|Sdram_Init_inst|LessThan0~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|next_state.00001~0 , Sdram_Top_inst|next_state.00001~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|pre_state.00001~feeder , Sdram_Top_inst|pre_state.00001~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|pre_state.00001 , Sdram_Top_inst|pre_state.00001, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Selector0~3 , Sdram_Top_inst|Selector0~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|always3~0 , Sdram_Top_inst|always3~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|ref_en , Sdram_Top_inst|ref_en, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0 , Sdram_Top_inst|Sdram_Refresh_inst|ref_flag~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|ref_flag , Sdram_Top_inst|Sdram_Refresh_inst|ref_flag, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1]~7 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1]~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[3]~11 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[3]~11, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[4]~13 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[4]~13, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[4] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0 , Sdram_Top_inst|Sdram_Refresh_inst|LessThan0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2]~9 , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2]~9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[3] , Sdram_Top_inst|Sdram_Refresh_inst|cnt_cmd[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal2~0 , Sdram_Top_inst|Sdram_Refresh_inst|Equal2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~0 , Sdram_Top_inst|Sdram_Refresh_inst|ref_rq~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|ref_rq , Sdram_Top_inst|Sdram_Refresh_inst|ref_rq, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00111 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00111, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[8] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[2] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~1 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~3 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~5 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~7 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~9 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~11 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~11, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~13 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~13, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~15 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~15, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~16 , Sdram_Top_inst|Auto_Write_Read_inst|wfifo_16x512_inst|dcfifo_component|auto_generated|op_2~16, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|wr_trig , Sdram_Top_inst|Auto_Write_Read_inst|wr_trig, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector0~0 , Sdram_Top_inst|Sdram_Write_inst|Selector0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector0~1 , Sdram_Top_inst|Sdram_Write_inst|Selector0~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector0~2 , Sdram_Top_inst|Sdram_Write_inst|Selector0~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00001_952 , Sdram_Top_inst|Sdram_Write_inst|next_state.00001_952, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00001~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00001 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00001, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector1~0 , Sdram_Top_inst|Sdram_Write_inst|Selector1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector1~1 , Sdram_Top_inst|Sdram_Write_inst|Selector1~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00010_941 , Sdram_Top_inst|Sdram_Write_inst|next_state.00010_941, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00010 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00010, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|wr_en~0 , Sdram_Top_inst|wr_en~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|wr_en , Sdram_Top_inst|wr_en, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_flag~0 , Sdram_Top_inst|Sdram_Write_inst|wr_flag~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_flag , Sdram_Top_inst|Sdram_Write_inst|wr_flag, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~8 , Sdram_Top_inst|Sdram_Write_inst|Add2~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[4]~4 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[4]~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[4] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[4] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[4]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[4]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[4] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~2 , Sdram_Top_inst|Sdram_Write_inst|Add2~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~7 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1]~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[1]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[1] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[1] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[2]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[2] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[2]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[2] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always1~1 , Sdram_Top_inst|Sdram_Write_inst|always1~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[0] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[0] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[6]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[6]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[6] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[6]~feeder , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[6]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[6] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[5]~2 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[5]~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[5] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[5] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_r[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[5] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt_t[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always1~0 , Sdram_Top_inst|Sdram_Write_inst|always1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always1~2 , Sdram_Top_inst|Sdram_Write_inst|always1~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector20~1 , Sdram_Top_inst|Sdram_Write_inst|Selector20~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00111_908 , Sdram_Top_inst|Sdram_Write_inst|next_state.00111_908, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[0] , Sdram_Top_inst|Sdram_Write_inst|break_cnt[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[1]~7 , Sdram_Top_inst|Sdram_Write_inst|break_cnt[1]~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[1] , Sdram_Top_inst|Sdram_Write_inst|break_cnt[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[2]~9 , Sdram_Top_inst|Sdram_Write_inst|break_cnt[2]~9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[2] , Sdram_Top_inst|Sdram_Write_inst|break_cnt[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[3]~11 , Sdram_Top_inst|Sdram_Write_inst|break_cnt[3]~11, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[4]~13 , Sdram_Top_inst|Sdram_Write_inst|break_cnt[4]~13, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[4] , Sdram_Top_inst|Sdram_Write_inst|break_cnt[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|break_cnt[3] , Sdram_Top_inst|Sdram_Write_inst|break_cnt[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal1~0 , Sdram_Top_inst|Sdram_Write_inst|Equal1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector15~0 , Sdram_Top_inst|Sdram_Write_inst|Selector15~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl , Sdram_Top_inst|Sdram_Write_inst|Selector15~0clkctrl, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always1~3 , Sdram_Top_inst|Sdram_Write_inst|always1~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always1~4 , Sdram_Top_inst|Sdram_Write_inst|always1~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector2~1 , Sdram_Top_inst|Sdram_Write_inst|Selector2~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00100_930 , Sdram_Top_inst|Sdram_Write_inst|next_state.00100_930, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00100 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00100, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|pre_state.00101 , Sdram_Top_inst|Sdram_Write_inst|pre_state.00101, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state~1 , Sdram_Top_inst|Sdram_Write_inst|next_state~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector3~0 , Sdram_Top_inst|Sdram_Write_inst|Selector3~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|next_state.00101_919 , Sdram_Top_inst|Sdram_Write_inst|next_state.00101_919, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~3 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0]~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~4 , Sdram_Top_inst|Sdram_Write_inst|Add2~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[2]~6 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[2]~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[2] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add2~6 , Sdram_Top_inst|Sdram_Write_inst|Add2~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[6]~1 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[6]~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[6] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[7]~0 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[7]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[7] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal6~0 , Sdram_Top_inst|Sdram_Write_inst|Equal6~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Equal6~2 , Sdram_Top_inst|Sdram_Write_inst|Equal6~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_end~feeder , Sdram_Top_inst|Sdram_Write_inst|row_end~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_end , Sdram_Top_inst|Sdram_Write_inst|row_end, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~1 , Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~0 , Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~7 , Sdram_Top_inst|Sdram_Write_inst|row_addr[5]~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[5] , Sdram_Top_inst|Sdram_Write_inst|row_addr[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~4 , Sdram_Top_inst|Sdram_Write_inst|row_addr[2]~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[2] , Sdram_Top_inst|Sdram_Write_inst|row_addr[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~2 , Sdram_Top_inst|Sdram_Write_inst|row_addr[0]~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[0] , Sdram_Top_inst|Sdram_Write_inst|row_addr[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~8 , Sdram_Top_inst|Sdram_Write_inst|Add3~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~6 , Sdram_Top_inst|Sdram_Write_inst|row_addr[4]~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[4] , Sdram_Top_inst|Sdram_Write_inst|row_addr[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~14 , Sdram_Top_inst|Sdram_Write_inst|Add3~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~9 , Sdram_Top_inst|Sdram_Write_inst|row_addr[7]~9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[7] , Sdram_Top_inst|Sdram_Write_inst|row_addr[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always7~2 , Sdram_Top_inst|Sdram_Write_inst|always7~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~10 , Sdram_Top_inst|Sdram_Write_inst|row_addr[8]~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[8] , Sdram_Top_inst|Sdram_Write_inst|row_addr[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~18 , Sdram_Top_inst|Sdram_Write_inst|Add3~18, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~11 , Sdram_Top_inst|Sdram_Write_inst|row_addr[9]~11, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[9] , Sdram_Top_inst|Sdram_Write_inst|row_addr[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add3~22 , Sdram_Top_inst|Sdram_Write_inst|Add3~22, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~13 , Sdram_Top_inst|Sdram_Write_inst|row_addr[11]~13, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[11] , Sdram_Top_inst|Sdram_Write_inst|row_addr[11], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always7~1 , Sdram_Top_inst|Sdram_Write_inst|always7~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|always7~3 , Sdram_Top_inst|Sdram_Write_inst|always7~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end~0 , Sdram_Top_inst|Sdram_Write_inst|wr_end~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end , Sdram_Top_inst|Sdram_Write_inst|wr_end, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag_r , Sdram_Top_inst|Sdram_Write_inst|wr_end_flag_r, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~feeder , Sdram_Top_inst|Sdram_Write_inst|wr_end_flag~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_end_flag , Sdram_Top_inst|Sdram_Write_inst|wr_end_flag, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Selector3~0 , Sdram_Top_inst|Selector3~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Selector3~1 , Sdram_Top_inst|Selector3~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|next_state.10000~0 , Sdram_Top_inst|next_state.10000~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|pre_state.10000~feeder , Sdram_Top_inst|pre_state.10000~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|pre_state.10000 , Sdram_Top_inst|pre_state.10000, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|next_state.00100~0 , Sdram_Top_inst|next_state.00100~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|pre_state.00100~feeder , Sdram_Top_inst|pre_state.00100~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|pre_state.00100 , Sdram_Top_inst|pre_state.00100, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Selector1~0 , Sdram_Top_inst|Selector1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[2]~1 , Sdram_Top_inst|sdram_cmd[2]~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[3]~2 , Sdram_Top_inst|sdram_addr[3]~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|Equal2~1 , Sdram_Top_inst|Sdram_Refresh_inst|Equal2~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd[2] , Sdram_Top_inst|Sdram_Refresh_inst|sdram_cmd[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~2 , Sdram_Top_inst|sdram_cmd~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[2]~0 , Sdram_Top_inst|sdram_cmd[2]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector4~2 , Sdram_Top_inst|Sdram_Read_inst|Selector4~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|break_cnt[0] , Sdram_Top_inst|Sdram_Read_inst|break_cnt[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|break_cnt~0 , Sdram_Top_inst|Sdram_Read_inst|break_cnt~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|break_cnt[1] , Sdram_Top_inst|Sdram_Read_inst|break_cnt[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00111 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00111, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector14~0 , Sdram_Top_inst|Sdram_Read_inst|Selector14~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl , Sdram_Top_inst|Sdram_Read_inst|Selector14~0clkctrl, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~0 , Sdram_Top_inst|Sdram_Read_inst|Add2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~2 , Sdram_Top_inst|Sdram_Read_inst|Add2~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~4 , Sdram_Top_inst|Sdram_Read_inst|Add2~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always1~2 , Sdram_Top_inst|Sdram_Read_inst|always1~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[6]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[8]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[4]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00110 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00110, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0] , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1]~feeder , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1] , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2] , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3] , Sdram_Top_inst|Sdram_Read_inst|rfifo_wr_en_r[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[7]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|delayed_wrptr_g[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe6a[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rs_dgwp|dffpipe5|dffe7a[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdempty_eq_comp|aneb_result_wire[0]~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|valid_rdreq~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|valid_rdreq~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_b[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_b[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|sub_parity7a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|parity6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|_~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[3]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrfull_eq_comp|aneb_result_wire[0]~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|valid_wrreq~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|valid_wrreq~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|cntr_cout[5]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~8 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|sub_parity10a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|parity9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|_~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g1p|counter8a1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[1]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[1]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[2]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[0] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[1] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[8]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8]~feeder , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8]~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe9a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp|dffpipe8|dffe10a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[7] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[6] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[5] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[4] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_dgrp_gray2bin|xor3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[3] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_brp|dffe12a[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|wrptr_g_gray2bin|xor2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[2] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~8 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~10 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~12 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~14 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|LessThan1~0 , Sdram_Top_inst|Auto_Write_Read_inst|LessThan1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|LessThan1~1 , Sdram_Top_inst|Auto_Write_Read_inst|LessThan1~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ram_address_a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8] , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|ws_bwp|dffe12a[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~16 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|op_2~16, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_wr_valid~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_wr_valid~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_wr_valid , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_wr_valid, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r~0 , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r~1 , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r1 , Sdram_Top_inst|Auto_Write_Read_inst|rd_trig_r1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector1~0 , Sdram_Top_inst|Sdram_Read_inst|Selector1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector1~1 , Sdram_Top_inst|Sdram_Read_inst|Selector1~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector1~2 , Sdram_Top_inst|Sdram_Read_inst|Selector1~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00011_925 , Sdram_Top_inst|Sdram_Read_inst|next_state.00011_925, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|pre_state.00011 , Sdram_Top_inst|Sdram_Read_inst|pre_state.00011, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|next_state.00010~0 , Sdram_Top_inst|next_state.00010~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|always5~0 , Sdram_Top_inst|always5~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|rd_en~0 , Sdram_Top_inst|rd_en~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|rd_en , Sdram_Top_inst|rd_en, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector2~0 , Sdram_Top_inst|Sdram_Read_inst|Selector2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector2~1 , Sdram_Top_inst|Sdram_Read_inst|Selector2~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00100_914 , Sdram_Top_inst|Sdram_Read_inst|next_state.00100_914, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt~0 , Sdram_Top_inst|Sdram_Read_inst|act_cnt~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt[0] , Sdram_Top_inst|Sdram_Read_inst|act_cnt[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add1~2 , Sdram_Top_inst|Sdram_Read_inst|Add1~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt[2] , Sdram_Top_inst|Sdram_Read_inst|act_cnt[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add1~0 , Sdram_Top_inst|Sdram_Read_inst|Add1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_cnt[3] , Sdram_Top_inst|Sdram_Read_inst|act_cnt[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Equal5~0 , Sdram_Top_inst|Sdram_Read_inst|Equal5~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|act_end , Sdram_Top_inst|Sdram_Read_inst|act_end, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector3~0 , Sdram_Top_inst|Sdram_Read_inst|Selector3~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00110_903 , Sdram_Top_inst|Sdram_Read_inst|next_state.00110_903, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[2]~6 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[2]~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[2] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~6 , Sdram_Top_inst|Sdram_Read_inst|Add2~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[3]~5 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[3]~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[3] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~3 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0]~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Equal6~1 , Sdram_Top_inst|Sdram_Read_inst|Equal6~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Equal6~2 , Sdram_Top_inst|Sdram_Read_inst|Equal6~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_end~feeder , Sdram_Top_inst|Sdram_Read_inst|row_end~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_end , Sdram_Top_inst|Sdram_Read_inst|row_end, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[0] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~7 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1]~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[1] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~0 , Sdram_Top_inst|Sdram_Read_inst|Add3~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~0 , Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~2 , Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[0] , Sdram_Top_inst|Sdram_Read_inst|row_addr[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~2 , Sdram_Top_inst|Sdram_Read_inst|Add3~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~3 , Sdram_Top_inst|Sdram_Read_inst|row_addr[1]~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[1] , Sdram_Top_inst|Sdram_Read_inst|row_addr[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~4 , Sdram_Top_inst|Sdram_Read_inst|Add3~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~4 , Sdram_Top_inst|Sdram_Read_inst|row_addr[2]~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[2] , Sdram_Top_inst|Sdram_Read_inst|row_addr[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~6 , Sdram_Top_inst|Sdram_Read_inst|Add3~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~5 , Sdram_Top_inst|Sdram_Read_inst|row_addr[3]~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[3] , Sdram_Top_inst|Sdram_Read_inst|row_addr[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always7~0 , Sdram_Top_inst|Sdram_Read_inst|always7~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~1 , Sdram_Top_inst|Sdram_Read_inst|row_addr[0]~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~9 , Sdram_Top_inst|Sdram_Read_inst|row_addr[7]~9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[7] , Sdram_Top_inst|Sdram_Read_inst|row_addr[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~8 , Sdram_Top_inst|Sdram_Read_inst|Add3~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~6 , Sdram_Top_inst|Sdram_Read_inst|row_addr[4]~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[4] , Sdram_Top_inst|Sdram_Read_inst|row_addr[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~10 , Sdram_Top_inst|Sdram_Read_inst|Add3~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~7 , Sdram_Top_inst|Sdram_Read_inst|row_addr[5]~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[5] , Sdram_Top_inst|Sdram_Read_inst|row_addr[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~12 , Sdram_Top_inst|Sdram_Read_inst|Add3~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~16 , Sdram_Top_inst|Sdram_Read_inst|Add3~16, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~18 , Sdram_Top_inst|Sdram_Read_inst|Add3~18, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~11 , Sdram_Top_inst|Sdram_Read_inst|row_addr[9]~11, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[9] , Sdram_Top_inst|Sdram_Read_inst|row_addr[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~20 , Sdram_Top_inst|Sdram_Read_inst|Add3~20, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~12 , Sdram_Top_inst|Sdram_Read_inst|row_addr[10]~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[10] , Sdram_Top_inst|Sdram_Read_inst|row_addr[10], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~10 , Sdram_Top_inst|Sdram_Read_inst|row_addr[8]~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[8] , Sdram_Top_inst|Sdram_Read_inst|row_addr[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add3~22 , Sdram_Top_inst|Sdram_Read_inst|Add3~22, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~13 , Sdram_Top_inst|Sdram_Read_inst|row_addr[11]~13, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[11] , Sdram_Top_inst|Sdram_Read_inst|row_addr[11], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always7~1 , Sdram_Top_inst|Sdram_Read_inst|always7~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always7~3 , Sdram_Top_inst|Sdram_Read_inst|always7~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end~0 , Sdram_Top_inst|Sdram_Read_inst|rd_end~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_end , Sdram_Top_inst|Sdram_Read_inst|rd_end, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_flag~0 , Sdram_Top_inst|Sdram_Read_inst|rd_flag~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_flag , Sdram_Top_inst|Sdram_Read_inst|rd_flag, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~8 , Sdram_Top_inst|Sdram_Read_inst|Add2~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[4]~4 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[4]~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[4] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Add2~10 , Sdram_Top_inst|Sdram_Read_inst|Add2~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[5]~2 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[5]~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[5] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[6]~1 , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[6]~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt[6] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[6] , Sdram_Top_inst|Sdram_Read_inst|burst_cnt_t[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|always1~0 , Sdram_Top_inst|Sdram_Read_inst|always1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state~1 , Sdram_Top_inst|Sdram_Read_inst|next_state~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state~2 , Sdram_Top_inst|Sdram_Read_inst|next_state~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector19~0 , Sdram_Top_inst|Sdram_Read_inst|Selector19~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|next_state.00111_892 , Sdram_Top_inst|Sdram_Read_inst|next_state.00111_892, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector5~1 , Sdram_Top_inst|Sdram_Read_inst|Selector5~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector4~0 , Sdram_Top_inst|Sdram_Read_inst|Selector4~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[2] , Sdram_Top_inst|Sdram_Read_inst|rd_cmd[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~3 , Sdram_Top_inst|sdram_cmd~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[2] , Sdram_Top_inst|sdram_cmd[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~1 , Sdram_Top_inst|Sdram_Read_inst|rd_cmd~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0 , Sdram_Top_inst|Sdram_Read_inst|rd_cmd~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd~2 , Sdram_Top_inst|Sdram_Read_inst|rd_cmd~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1] , Sdram_Top_inst|Sdram_Read_inst|rd_cmd[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr1~0 , Sdram_Top_inst|Sdram_Init_inst|WideOr1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr1~1 , Sdram_Top_inst|Sdram_Init_inst|WideOr1~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[1] , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~4 , Sdram_Top_inst|sdram_cmd~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~5 , Sdram_Top_inst|sdram_cmd~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[1] , Sdram_Top_inst|sdram_cmd[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~2 , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~3 , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[0] , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[3]~5 , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[3]~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|burst_cnt[3] , Sdram_Top_inst|Sdram_Write_inst|burst_cnt[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd~1 , Sdram_Top_inst|Sdram_Write_inst|wr_cmd~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0 , Sdram_Top_inst|Sdram_Write_inst|wr_cmd~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector4~0 , Sdram_Top_inst|Sdram_Write_inst|Selector4~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector5~0 , Sdram_Top_inst|Sdram_Write_inst|Selector5~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_cmd[0] , Sdram_Top_inst|Sdram_Write_inst|wr_cmd[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~7 , Sdram_Top_inst|sdram_cmd~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_cmd~8 , Sdram_Top_inst|sdram_cmd~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_cmd[0] , Sdram_Top_inst|sdram_cmd[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector13~0 , Sdram_Top_inst|Sdram_Read_inst|Selector13~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[0] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt~0 , Sdram_Top_inst|Sdram_Write_inst|act_cnt~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt[0] , Sdram_Top_inst|Sdram_Write_inst|act_cnt[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add1~1 , Sdram_Top_inst|Sdram_Write_inst|Add1~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt[1] , Sdram_Top_inst|Sdram_Write_inst|act_cnt[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Add1~2 , Sdram_Top_inst|Sdram_Write_inst|Add1~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|act_cnt[2] , Sdram_Top_inst|Sdram_Write_inst|act_cnt[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector6~0 , Sdram_Top_inst|Sdram_Write_inst|Selector6~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector6~1 , Sdram_Top_inst|Sdram_Write_inst|Selector6~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector14~0 , Sdram_Top_inst|Sdram_Write_inst|Selector14~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[0] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~4 , Sdram_Top_inst|sdram_addr~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr0~0 , Sdram_Top_inst|Sdram_Init_inst|WideOr0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr0~1 , Sdram_Top_inst|Sdram_Init_inst|WideOr0~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|WideOr0~2 , Sdram_Top_inst|Sdram_Init_inst|WideOr0~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[2] , Sdram_Top_inst|Sdram_Init_inst|sdram_cmd[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~6 , Sdram_Top_inst|sdram_addr~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~5 , Sdram_Top_inst|sdram_addr~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~25 , Sdram_Top_inst|sdram_addr~25, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~7 , Sdram_Top_inst|sdram_addr~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[0] , Sdram_Top_inst|sdram_addr[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector12~0 , Sdram_Top_inst|Sdram_Read_inst|Selector12~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[1] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~8 , Sdram_Top_inst|sdram_addr~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~9 , Sdram_Top_inst|sdram_addr~9, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[1] , Sdram_Top_inst|sdram_addr[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector11~0 , Sdram_Top_inst|Sdram_Read_inst|Selector11~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[2] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~10 , Sdram_Top_inst|sdram_addr~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~11 , Sdram_Top_inst|sdram_addr~11, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[2] , Sdram_Top_inst|sdram_addr[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector11~0 , Sdram_Top_inst|Sdram_Write_inst|Selector11~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[3] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector10~0 , Sdram_Top_inst|Sdram_Read_inst|Selector10~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[3] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~13 , Sdram_Top_inst|sdram_addr~13, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[3] , Sdram_Top_inst|sdram_addr[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector9~0 , Sdram_Top_inst|Sdram_Read_inst|Selector9~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[4] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector10~0 , Sdram_Top_inst|Sdram_Write_inst|Selector10~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[4] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~14 , Sdram_Top_inst|sdram_addr~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~15 , Sdram_Top_inst|sdram_addr~15, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[4] , Sdram_Top_inst|sdram_addr[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector8~0 , Sdram_Top_inst|Sdram_Read_inst|Selector8~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[5] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector9~0 , Sdram_Top_inst|Sdram_Write_inst|Selector9~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[5] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~16 , Sdram_Top_inst|sdram_addr~16, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~17 , Sdram_Top_inst|sdram_addr~17, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[5] , Sdram_Top_inst|sdram_addr[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~8 , Sdram_Top_inst|Sdram_Write_inst|row_addr[6]~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|row_addr[6] , Sdram_Top_inst|Sdram_Write_inst|row_addr[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector8~0 , Sdram_Top_inst|Sdram_Write_inst|Selector8~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[6] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[3]~12 , Sdram_Top_inst|sdram_addr[3]~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~8 , Sdram_Top_inst|Sdram_Read_inst|row_addr[6]~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|row_addr[6] , Sdram_Top_inst|Sdram_Read_inst|row_addr[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector7~0 , Sdram_Top_inst|Sdram_Read_inst|Selector7~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[6] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~18 , Sdram_Top_inst|sdram_addr~18, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[6] , Sdram_Top_inst|sdram_addr[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|Selector7~0 , Sdram_Top_inst|Sdram_Write_inst|Selector7~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[7] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector6~0 , Sdram_Top_inst|Sdram_Read_inst|Selector6~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[7] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~19 , Sdram_Top_inst|sdram_addr~19, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[7] , Sdram_Top_inst|sdram_addr[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr~0 , Sdram_Top_inst|Sdram_Write_inst|wr_addr~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[8] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr~0 , Sdram_Top_inst|Sdram_Read_inst|rd_addr~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[8] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~20 , Sdram_Top_inst|sdram_addr~20, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[8] , Sdram_Top_inst|sdram_addr[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr~1 , Sdram_Top_inst|Sdram_Write_inst|wr_addr~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Write_inst|wr_addr[9] , Sdram_Top_inst|Sdram_Write_inst|wr_addr[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr~1 , Sdram_Top_inst|Sdram_Read_inst|rd_addr~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[9] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~21 , Sdram_Top_inst|sdram_addr~21, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[9] , Sdram_Top_inst|sdram_addr[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|Selector5~2 , Sdram_Top_inst|Sdram_Read_inst|Selector5~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[10] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[10], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~22 , Sdram_Top_inst|sdram_addr~22, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~23 , Sdram_Top_inst|sdram_addr~23, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[10] , Sdram_Top_inst|sdram_addr[10], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr~2 , Sdram_Top_inst|Sdram_Read_inst|rd_addr~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Sdram_Read_inst|rd_addr[11] , Sdram_Top_inst|Sdram_Read_inst|rd_addr[11], Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr~24 , Sdram_Top_inst|sdram_addr~24, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|sdram_addr[11] , Sdram_Top_inst|sdram_addr[11], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add0~12 , VGA_Drive_inst|Add0~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add0~14 , VGA_Drive_inst|Add0~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_rd_ready~0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_rd_ready~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_rd_ready , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_rd_ready, Uart_Pic_Sdram_VGA, 1
instance = comp, \comb~0 , comb~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt[7] , VGA_Drive_inst|hcnt[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add0~0 , VGA_Drive_inst|Add0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt[0] , VGA_Drive_inst|hcnt[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add0~2 , VGA_Drive_inst|Add0~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add0~6 , VGA_Drive_inst|Add0~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt[3] , VGA_Drive_inst|hcnt[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add0~8 , VGA_Drive_inst|Add0~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt[4] , VGA_Drive_inst|hcnt[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Equal0~2 , VGA_Drive_inst|Equal0~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt[1] , VGA_Drive_inst|hcnt[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Equal0~0 , VGA_Drive_inst|Equal0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Equal0~3 , VGA_Drive_inst|Equal0~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add0~10 , VGA_Drive_inst|Add0~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt~2 , VGA_Drive_inst|hcnt~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt[5] , VGA_Drive_inst|hcnt[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt[6] , VGA_Drive_inst|hcnt[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add0~16 , VGA_Drive_inst|Add0~16, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add0~18 , VGA_Drive_inst|Add0~18, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt~0 , VGA_Drive_inst|hcnt~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt[9] , VGA_Drive_inst|hcnt[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add0~20 , VGA_Drive_inst|Add0~20, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt[10] , VGA_Drive_inst|hcnt[10], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add0~22 , VGA_Drive_inst|Add0~22, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt[11] , VGA_Drive_inst|hcnt[11], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt~1 , VGA_Drive_inst|hcnt~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|hcnt[8] , VGA_Drive_inst|hcnt[8], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|LessThan0~0 , VGA_Drive_inst|LessThan0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|LessThan0~1 , VGA_Drive_inst|LessThan0~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add1~2 , VGA_Drive_inst|Add1~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|lcd_vsen~feeder , VGA_Drive_inst|lcd_vsen~feeder, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|lcd_vsen , VGA_Drive_inst|lcd_vsen, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt[1] , VGA_Drive_inst|vcnt[1], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add1~4 , VGA_Drive_inst|Add1~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add1~6 , VGA_Drive_inst|Add1~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt~1 , VGA_Drive_inst|vcnt~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt[3] , VGA_Drive_inst|vcnt[3], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add1~8 , VGA_Drive_inst|Add1~8, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt[4] , VGA_Drive_inst|vcnt[4], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add1~10 , VGA_Drive_inst|Add1~10, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt[5] , VGA_Drive_inst|vcnt[5], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Equal1~1 , VGA_Drive_inst|Equal1~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add1~12 , VGA_Drive_inst|Add1~12, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt[6] , VGA_Drive_inst|vcnt[6], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Add1~14 , VGA_Drive_inst|Add1~14, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt[7] , VGA_Drive_inst|vcnt[7], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt~0 , VGA_Drive_inst|vcnt~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt[9] , VGA_Drive_inst|vcnt[9], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt~3 , VGA_Drive_inst|vcnt~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt[0] , VGA_Drive_inst|vcnt[0], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|Equal1~2 , VGA_Drive_inst|Equal1~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt~2 , VGA_Drive_inst|vcnt~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|vcnt[2] , VGA_Drive_inst|vcnt[2], Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|LessThan1~2 , VGA_Drive_inst|LessThan1~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|LessThan2~0 , VGA_Dispaly_inst|LessThan2~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Drive_inst|lcd_blank , VGA_Drive_inst|lcd_blank, Uart_Pic_Sdram_VGA, 1
instance = comp, \Clk_Pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl , Clk_Pll_inst|altpll_component|auto_generated|wire_pll1_clk[2]~clkctrl, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[0]~input , sdram_data[0]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|rdptr_g1p|counter5a0~_wirecell, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[1]~input , sdram_data[1]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[2]~input , sdram_data[2]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[3]~input , sdram_data[3]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[4]~input , sdram_data[4]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[5]~input , sdram_data[5]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[6]~input , sdram_data[6]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[7]~input , sdram_data[7]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0 , Sdram_Top_inst|Auto_Write_Read_inst|rfifo_16x512_inst|dcfifo_component|auto_generated|fifo_ram|ram_block11a0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|LessThan0~0 , VGA_Dispaly_inst|LessThan0~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|disp_en~1 , VGA_Dispaly_inst|disp_en~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|LessThan1~0 , VGA_Dispaly_inst|LessThan1~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|LessThan2~1 , VGA_Dispaly_inst|LessThan2~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|LessThan3~1 , VGA_Dispaly_inst|LessThan3~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|disp_en~2 , VGA_Dispaly_inst|disp_en~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[0]~0 , VGA_Dispaly_inst|lcd_data[0]~0, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[1]~1 , VGA_Dispaly_inst|lcd_data[1]~1, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[5]~2 , VGA_Dispaly_inst|lcd_data[5]~2, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[6]~3 , VGA_Dispaly_inst|lcd_data[6]~3, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[7]~4 , VGA_Dispaly_inst|lcd_data[7]~4, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[11]~5 , VGA_Dispaly_inst|lcd_data[11]~5, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[12]~6 , VGA_Dispaly_inst|lcd_data[12]~6, Uart_Pic_Sdram_VGA, 1
instance = comp, \VGA_Dispaly_inst|lcd_data[13]~7 , VGA_Dispaly_inst|lcd_data[13]~7, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[8]~input , sdram_data[8]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[9]~input , sdram_data[9]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[10]~input , sdram_data[10]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[11]~input , sdram_data[11]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[12]~input , sdram_data[12]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[13]~input , sdram_data[13]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[14]~input , sdram_data[14]~input, Uart_Pic_Sdram_VGA, 1
instance = comp, \sdram_data[15]~input , sdram_data[15]~input, Uart_Pic_Sdram_VGA, 1
