
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.119289                       # Number of seconds simulated
sim_ticks                                119288567070                       # Number of ticks simulated
final_tick                               684586998897                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 169416                       # Simulator instruction rate (inst/s)
host_op_rate                                   215248                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2152215                       # Simulator tick rate (ticks/s)
host_mem_usage                               67346516                       # Number of bytes of host memory used
host_seconds                                 55425.95                       # Real time elapsed on the host
sim_insts                                  9390067801                       # Number of instructions simulated
sim_ops                                   11930337742                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2043392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1117952                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1111680                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      2047744                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      3304448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1394304                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      2935936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1387392                       # Number of bytes read from this memory
system.physmem.bytes_read::total             15382656                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39808                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      4469376                       # Number of bytes written to this memory
system.physmem.bytes_written::total           4469376                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        15964                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         8734                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8685                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        15998                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        25816                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        10893                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        22937                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        10839                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                120177                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           34917                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                34917                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        38629                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     17129823                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        45067                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      9371829                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        42921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9319250                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        37556                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     17166306                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        40775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     27701297                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45067                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     11688497                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        40775                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     24612049                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        42921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     11630553                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               128953314                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        38629                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        45067                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        42921                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        37556                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        40775                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45067                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        40775                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        42921                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             333712                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          37466927                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               37466927                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          37466927                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        38629                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     17129823                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        45067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      9371829                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        42921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9319250                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        37556                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     17166306                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        40775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     27701297                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45067                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     11688497                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        40775                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     24612049                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        42921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     11630553                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              166420240                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               286063711                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21804735                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19461150                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1740919                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14463192                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14202977                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310329                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52115                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230278805                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123890656                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21804735                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15513306                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27611756                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5720051                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3208198                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13937572                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1708917                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    265068144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.523750                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.766767                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       237456388     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4202523      1.59%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2134217      0.81%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4156509      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1335152      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3838428      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          607033      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          989118      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10348776      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    265068144                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.076223                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.433088                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228020932                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5519174                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27556785                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22272                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3948977                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2065304                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20378                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138610420                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38387                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3948977                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228279379                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        3192647                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1529861                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27312888                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       804388                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138416839                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          158                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        106246                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       617711                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181432964                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627407507                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627407507                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34398632                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18599                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9411                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1853285                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24940576                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4066556                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26637                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       928073                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137706048                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18665                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128899776                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        81869                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24933128                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51153886                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          131                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    265068144                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486289                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.099218                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    208596323     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17749992      6.70%     85.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18889561      7.13%     92.52% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10985182      4.14%     96.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5675778      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1421925      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1676619      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39447      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33317      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    265068144                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215341     57.44%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.44% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         86581     23.10%     80.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        72963     19.46%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101095473     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012975      0.79%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22749926     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4032212      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128899776                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.450598                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             374885                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002908                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    523324449                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162658192                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125618569                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129274661                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102394                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5102510                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          111                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          360                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       100611                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3948977                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        2238877                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       100447                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137724804                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18288                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24940576                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4066556                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9407                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45851                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1993                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          360                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1172085                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       672516                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1844601                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127268173                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22428909                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1631602                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   91                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26460938                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19335599                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4032029                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.444895                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125646881                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125618569                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76006280                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165673430                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.439128                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458772                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25113736                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1730042                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    261119167                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.431282                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.301573                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    219159438     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16499364      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10572845      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3350674      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5534747      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1078789      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       686365      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       627780      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609165      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    261119167                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609165                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           395239340                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279411581                       # The number of ROB writes
system.switch_cpus0.timesIdled                5126167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               20995567                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.860637                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.860637                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.349572                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.349572                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591507151                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163697963                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147153824                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  63                       # Number of system calls
system.switch_cpus1.numCycles               286063711                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25990948                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     21641693                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2362448                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9993706                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9521985                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2793077                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       109476                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    226218411                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             142630638                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25990948                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12315062                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29725705                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6564549                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7204809                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         14045905                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2257958                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    267329518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.655530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.031008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       237603813     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1823609      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2302024      0.86%     90.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3659639      1.37%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1527468      0.57%     92.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1970528      0.74%     93.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         2307227      0.86%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1051698      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        15083512      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    267329518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.090857                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.498597                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       224886124                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8665569                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29582534                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        15497                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4179789                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3954408                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          804                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     174296751                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3480                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4179789                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       225115692                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         730960                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7293642                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         29368606                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       640819                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     173223767                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          177                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         92462                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       446736                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    241921073                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    805528766                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    805528766                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    202596974                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39324096                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42001                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        21929                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2248094                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     16200944                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8490316                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       101159                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1979007                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         169127095                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        42151                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        162339240                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       160156                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20377546                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     41331249                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         1667                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    267329518                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.607263                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.327745                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    198522542     74.26%     74.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     31362842     11.73%     85.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12885756      4.82%     90.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7183370      2.69%     93.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9716202      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2998105      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2949425      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1587315      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       123961      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    267329518                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        1117553     79.19%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     79.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149508     10.59%     89.79% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       144152     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    136746447     84.23%     84.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2223277      1.37%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        20071      0.01%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14886950      9.17%     94.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8462495      5.21%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     162339240                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.567493                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1411214                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008693                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    593579368                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    189547687                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    158121930                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     163750454                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       122137                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3017289                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           44                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          903                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       118601                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4179789                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         554216                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        70304                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    169169250                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       132014                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     16200944                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8490316                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        21929                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         61230                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           68                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          903                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1402162                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1323184                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2725346                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    159515184                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     14646825                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2824056                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23108448                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        22553585                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8461623                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.557621                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             158122500                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            158121930                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         94743388                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        254395801                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.552751                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.372425                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    117892658                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    145268224                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23901733                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        40484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2382477                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    263149729                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.552036                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372676                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    201681782     76.64%     76.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     31145008     11.84%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11305142      4.30%     92.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5644478      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5148128      1.96%     96.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2168966      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      2143208      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1021228      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2891789      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    263149729                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    117892658                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     145268224                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21555368                       # Number of memory references committed
system.switch_cpus1.commit.loads             13183653                       # Number of loads committed
system.switch_cpus1.commit.membars              20196                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          21050366                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        130789143                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2997390                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2891789                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           429427078                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          342519740                       # The number of ROB writes
system.switch_cpus1.timesIdled                3426760                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               18734193                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          117892658                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            145268224                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    117892658                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.426476                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.426476                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.412120                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.412120                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       717822626                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      220908609                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      161270183                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         40450                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  63                       # Number of system calls
system.switch_cpus2.numCycles               286063711                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        25971302                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     21628239                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2367008                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     10172744                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9525163                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2794645                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect       110331                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    226216841                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             142549493                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           25971302                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     12319808                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             29717522                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6571138                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       7180358                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         14047904                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      2261849                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    267297393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.655226                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.030398                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       237579871     88.88%     88.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1822822      0.68%     89.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2305803      0.86%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3662134      1.37%     91.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1529063      0.57%     92.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1973203      0.74%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         2304588      0.86%     93.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1049711      0.39%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        15070198      5.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    267297393                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.090789                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.498314                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       224889583                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      8635946                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         29574603                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        15300                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4181956                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3947930                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          718                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     174193900                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         3744                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4181956                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       225119362                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         728715                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      7268751                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         29360311                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       638288                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     173116706                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          180                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         91927                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       445591                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    241791052                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    805081706                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    805081706                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    202495554                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39295498                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        42491                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        22429                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2245485                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     16194877                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8477185                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        99564                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1976604                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         169030587                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        42641                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        162248235                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       158185                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     20381684                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     41318939                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         2177                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    267297393                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.606995                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.327489                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    198521280     74.27%     74.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     31358443     11.73%     86.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12876933      4.82%     90.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7173508      2.68%     93.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      9714492      3.63%     97.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2992572      1.12%     98.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2949640      1.10%     99.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7      1587466      0.59%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       123059      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    267297393                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu        1117519     79.24%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             1      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     79.24% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        148796     10.55%     89.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       143980     10.21%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    136676095     84.24%     84.24% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2223195      1.37%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        20061      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14879484      9.17%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8449400      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     162248235                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.567175                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1410296                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008692                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    593362344                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    189455794                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    158030901                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     163658531                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       120837                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3017819                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           46                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          888                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       109655                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           60                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4181956                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         553353                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        70333                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    169073233                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       131050                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     16194877                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8477185                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        22430                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         61311                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           76                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          888                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1408630                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1319418                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2728048                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    159421491                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14637401                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2826744                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            23086144                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        22538885                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8448743                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.557294                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             158031378                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            158030901                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         94703336                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        254307740                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.552433                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.372397                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    117833662                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    145195517                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23878412                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        40464                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2387070                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    263115437                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.551832                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.372374                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    201672785     76.65%     76.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     31134130     11.83%     88.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     11301448      4.30%     92.78% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5639996      2.14%     94.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5146899      1.96%     96.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2168431      0.82%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      2141638      0.81%     98.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1021956      0.39%     98.90% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2888154      1.10%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    263115437                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    117833662                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     145195517                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              21544588                       # Number of memory references committed
system.switch_cpus2.commit.loads             13177058                       # Number of loads committed
system.switch_cpus2.commit.membars              20186                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          21039837                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        130723674                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2995888                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2888154                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           429300393                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          342329859                       # The number of ROB writes
system.switch_cpus2.timesIdled                3431836                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               18766318                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          117833662                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            145195517                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    117833662                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.427691                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.427691                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.411914                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.411914                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       717416407                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      220798074                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      161170808                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         40430                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus3.numCycles               286063711                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        21807340                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19464346                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1740140                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     14454607                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        14205194                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1310665                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        52360                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    230303937                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             123907483                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           21807340                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     15515859                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             27613180                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5718104                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       3216027                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         13937686                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1708135                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    265101354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.523747                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.766785                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       237488174     89.58%     89.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         4201708      1.58%     91.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2134586      0.81%     91.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         4156119      1.57%     93.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1334363      0.50%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         3838115      1.45%     95.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          609057      0.23%     95.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7          989522      0.37%     96.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10349710      3.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    265101354                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.076232                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.433146                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       228024390                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5548618                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         27558296                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        22229                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3947817                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      2065051                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        20363                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     138627284                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        38335                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3947817                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       228284758                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3208067                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1536467                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         27313021                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       811220                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     138434990                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          166                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        106548                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       624208                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    181463744                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    627485708                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    627485708                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    147058150                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        34405586                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        18581                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         9390                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          1866098                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     24941552                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      4066911                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        26522                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       926452                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         137724192                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        18647                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        128918413                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        82425                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     24933216                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     51147996                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          109                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    265101354                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.486299                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.099230                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    208618177     78.69%     78.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17758262      6.70%     85.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     18890518      7.13%     92.52% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10988774      4.15%     96.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      5673340      2.14%     98.80% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      1420276      0.54%     99.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1679378      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        39247      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        33382      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    265101354                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         215420     57.41%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     57.41% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         86801     23.13%     80.54% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        73022     19.46%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    101110061     78.43%     78.43% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1013247      0.79%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         9192      0.01%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     22753085     17.65%     96.87% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      4032828      3.13%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     128918413                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.450663                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             375243                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002911                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    523395848                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    162676392                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    125637020                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     129293656                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       102338                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      5100599                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          118                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          344                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       100268                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3947817                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        2243345                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       101092                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    137742933                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        18324                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     24941552                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      4066911                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         9387                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         45821                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents         1966                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          344                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1172585                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       672299                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      1844884                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    127287183                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     22433259                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1631230                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                   94                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            26465846                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19337554                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           4032587                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.444961                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             125664966                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            125637020                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76018091                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        165694201                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.439192                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.458785                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    100015757                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    112633953                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     25113952                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        18538                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1729289                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    261153537                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.431294                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.301568                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    219184583     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     16503702      6.32%     90.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10575584      4.05%     94.30% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      3354250      1.28%     95.58% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      5532827      2.12%     97.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1078575      0.41%     98.11% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       686046      0.26%     98.38% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       627886      0.24%     98.62% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3610084      1.38%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    261153537                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    100015757                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     112633953                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              23807593                       # Number of memory references committed
system.switch_cpus3.commit.loads             19840950                       # Number of loads committed
system.switch_cpus3.commit.membars               9249                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17270636                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         98451954                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      1412363                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3610084                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           395290981                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          279446779                       # The number of ROB writes
system.switch_cpus3.timesIdled                5124927                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               20962357                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          100015757                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            112633953                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    100015757                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.860186                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.860186                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.349628                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.349628                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       591597404                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      163726993                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      147174740                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         18520                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  30                       # Number of system calls
system.switch_cpus4.numCycles               286063711                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        22314951                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     20134147                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1173661                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8846705                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7995859                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1236906                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        52090                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    236804362                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             140451150                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           22314951                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9232765                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27784996                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3663471                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5245761                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         13594729                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1180298                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    272295463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.605188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.933193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       244510467     89.80%     89.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          996241      0.37%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         2029906      0.75%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          850100      0.31%     91.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         4622243      1.70%     92.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         4109177      1.51%     94.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          804685      0.30%     94.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1660622      0.61%     95.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12712022      4.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    272295463                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.078007                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.490979                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       235547881                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6516329                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27684053                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        87305                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2459890                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1959891                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          454                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     164714970                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2431                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2459890                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       235779895                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        4573512                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1206223                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27550711                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       725227                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     164629450                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           94                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        307958                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       264613                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents         4634                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    193260177                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    775501458                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    775501458                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    171665660                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        21594505                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        19128                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         9654                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1837244                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     38877798                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     19672644                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       178701                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       949174                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         164309717                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        19188                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        158127883                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        79686                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     12455961                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     29675945                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           98                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    272295463                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.580722                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.378287                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    216144573     79.38%     79.38% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     16785456      6.16%     85.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13810146      5.07%     90.61% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5964540      2.19%     92.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7558232      2.78%     95.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      7337910      2.69%     98.28% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      4161117      1.53%     99.80% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       328577      0.12%     99.92% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       204912      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    272295463                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         400417     11.07%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.07% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       3124834     86.42%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        90536      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     99181868     62.72%     62.72% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1379342      0.87%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         9470      0.01%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     37927786     23.99%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     19629417     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     158127883                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.552772                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3615787                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022866                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    592246702                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    176788914                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    156785905                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     161743670                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       285284                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1479761                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          664                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         4056                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       118280                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        14005                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2459890                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        4167177                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       201738                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    164329002                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1554                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     38877798                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     19672644                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         9658                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        138293                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          106                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         4056                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       688700                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       687193                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1375893                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    157022061                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     37799225                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1105822                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   97                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            57426806                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20572597                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          19627581                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548906                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             156790583                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            156785905                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         84668626                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        166757135                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.548080                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507736                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    127423393                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    149744338                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     14600033                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        19090                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1199727                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    269835573                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.554947                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.378719                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    215567934     79.89%     79.89% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     19776063      7.33%     87.22% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9287557      3.44%     90.66% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      9190773      3.41%     94.07% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2499583      0.93%     94.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5     10702696      3.97%     98.96% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       797993      0.30%     99.25% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       582720      0.22%     99.47% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1430254      0.53%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    269835573                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    127423393                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     149744338                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              56952394                       # Number of memory references committed
system.switch_cpus4.commit.loads             37398030                       # Number of loads committed
system.switch_cpus4.commit.membars               9530                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19773901                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        133159167                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1450342                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1430254                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           432749300                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          331148920                       # The number of ROB writes
system.switch_cpus4.timesIdled                5200965                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               13768248                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          127423393                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            149744338                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    127423393                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.244986                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.244986                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.445437                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.445437                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       776352776                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      182052063                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      196199525                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         19060                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  60                       # Number of system calls
system.switch_cpus5.numCycles               286063711                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        23698673                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19390808                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2309541                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      9823155                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9334401                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2447633                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       105549                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    228053102                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             132524575                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           23698673                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     11782034                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             27665642                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6305006                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       4868977                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         13950499                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2311981                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    264553134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.615128                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.958070                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       236887492     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1293698      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2048677      0.77%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2770866      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2853458      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         2415769      0.91%     93.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1362161      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         2003259      0.76%     95.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        12917754      4.88%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    264553134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.082844                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.463269                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       225734780                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      7206911                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         27615792                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        30639                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3965011                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3901461                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          379                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     162611674                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1973                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3965011                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       226355969                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1535458                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      4252182                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27032766                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1411745                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     162553787                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          164                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        192997                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       615414                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    226796631                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    756266061                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    756266061                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    196665684                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30130944                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        40157                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        20824                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          4194865                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     15210133                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8246577                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        96826                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1920604                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         162351695                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        40302                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        154165701                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        21130                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     17958069                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     43044280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1316                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    264553134                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.582740                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.273616                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    199345791     75.35%     75.35% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     26792108     10.13%     85.48% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     13568538      5.13%     90.61% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3     10263207      3.88%     94.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8068865      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      3267623      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2037043      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1068609      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       141350      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    264553134                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          28914     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         94157     36.76%     48.05% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       133083     51.95%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    129654678     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2305130      1.50%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        19329      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     13965825      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8220739      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     154165701                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.538921                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             256154                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001662                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    573161820                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    180350693                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    151871778                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     154421855                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       315420                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2434537                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          135                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          629                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       119461                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3965011                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1216331                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       136715                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    162392159                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        65983                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     15210133                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8246577                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        20828                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        115562                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            6                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          629                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1342964                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1298437                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2641401                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    152057347                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13143030                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2108354                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  162                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21363457                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        21607031                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8220427                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.531551                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             151872033                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            151871778                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         87183329                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        234930160                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.530902                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371103                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    114644054                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    141067365                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21324831                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        38986                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2338821                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    260588123                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.541342                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.390728                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    202750877     77.81%     77.81% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     28654080     11.00%     88.80% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     10833244      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5166894      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4341170      1.67%     96.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2494519      0.96%     97.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      2191675      0.84%     98.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       986522      0.38%     98.78% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3169142      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    260588123                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    114644054                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     141067365                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              20902712                       # Number of memory references committed
system.switch_cpus5.commit.loads             12775596                       # Number of loads committed
system.switch_cpus5.commit.membars              19450                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          20342389                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        127099594                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2904821                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3169142                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           419810397                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          328749465                       # The number of ROB writes
system.switch_cpus5.timesIdled                3452265                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               21510577                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          114644054                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            141067365                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    114644054                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.495234                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.495234                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.400764                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.400764                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       684377349                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      211546511                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      150749887                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         38952                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus6.numCycles               286063711                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        23290803                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     19045409                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2274113                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9872942                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9217345                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2398852                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect       101623                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    226243852                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             132080823                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           23290803                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11616197                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27701310                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6575318                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       3828849                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         13907798                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2292958                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    262025252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.616032                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.966915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       234323942     89.43%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1505147      0.57%     90.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2379298      0.91%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3768393      1.44%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1574491      0.60%     92.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1767417      0.67%     93.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1861190      0.71%     94.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1218183      0.46%     94.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13627191      5.20%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    262025252                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.081418                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.461718                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       224230628                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      5858483                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         27614997                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        70407                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4250735                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3821135                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          484                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     161317535                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3177                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4250735                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       224557217                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        1886489                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      3033601                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         27362671                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       934537                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     161230178                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        19749                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        277542                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       352723                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        28294                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    223834554                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    750027737                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    750027737                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    191423833                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        32410716                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        41053                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        22547                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2863674                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15375464                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8262852                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       249536                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1873545                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         161016138                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        41154                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        152513555                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       186907                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     20228918                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     44841280                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3828                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    262025252                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.582057                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.273638                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    197704633     75.45%     75.45% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25820340      9.85%     85.31% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     14122610      5.39%     90.70% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9620735      3.67%     94.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8992683      3.43%     97.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2598130      0.99%     98.79% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2009993      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       684574      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       471554      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    262025252                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          35634     12.53%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.53% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        109966     38.66%     51.19% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       138820     48.81%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    127763489     83.77%     83.77% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2408138      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18505      0.01%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     14099200      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8224223      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     152513555                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.533145                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             284420                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001865                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    567523689                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    181287882                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    150076779                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     152797975                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       460132                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2742770                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          346                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1704                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       232713                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9493                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4250735                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1300849                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       137584                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    161057449                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        60361                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15375464                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8262852                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        22510                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        101655                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           40                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1704                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1333586                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1291796                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2625382                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    150356767                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13264303                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2156788                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  157                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21486656                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        21161984                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8222353                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.525606                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             150077906                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            150076779                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         87749560                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        229215822                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.524627                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382825                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    112437949                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    137818086                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     23239626                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        37326                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2322464                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    257774517                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.534646                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.388195                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    201818622     78.29%     78.29% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     27098750     10.51%     88.81% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10552409      4.09%     92.90% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5683652      2.20%     95.10% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4260235      1.65%     96.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2375804      0.92%     97.68% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1463049      0.57%     98.25% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1310660      0.51%     98.75% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3211336      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    257774517                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    112437949                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     137818086                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20662830                       # Number of memory references committed
system.switch_cpus6.commit.loads             12632691                       # Number of loads committed
system.switch_cpus6.commit.membars              18622                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19782757                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        124184345                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2799414                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3211336                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           415620139                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          326366390                       # The number of ROB writes
system.switch_cpus6.timesIdled                3641570                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               24038459                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          112437949                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            137818086                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    112437949                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.544192                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.544192                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.393052                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.393052                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       678064727                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      208038064                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      150461548                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         37292                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  60                       # Number of system calls
system.switch_cpus7.numCycles               286063711                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23705855                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19397721                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2310846                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9785877                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9330685                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2446323                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       105031                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    228055263                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             132569151                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23705855                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11777008                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             27670084                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6314199                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       4865014                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus7.fetch.CacheLines         13951961                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2313199                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    264563656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.615317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.958441                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       236893572     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         1291434      0.49%     90.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2047714      0.77%     90.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2771229      1.05%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2854613      1.08%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         2416514      0.91%     93.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6         1357929      0.51%     94.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2003819      0.76%     95.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        12926832      4.89%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    264563656                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.082869                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.463425                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       225734047                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      7205846                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         27620376                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        30500                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3972886                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3901629                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          386                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     162668258                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2013                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3972886                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       226356053                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        1532820                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      4252291                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         27036557                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles      1413046                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     162610311                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          175                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        192734                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       616152                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    226879880                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    756518346                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    756518346                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    196651798                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        30228079                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        40193                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        20861                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          4202754                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15218101                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8247453                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        96615                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1888830                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         162408441                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        40335                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        154192052                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        21115                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     18023610                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     43203509                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         1353                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    264563656                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.582816                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.273904                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    199378321     75.36%     75.36% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     26756512     10.11%     85.47% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13559794      5.13%     90.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3     10278239      3.88%     94.48% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8074300      3.05%     97.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3267681      1.24%     98.77% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      2038061      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7      1068720      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       142028      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    264563656                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          29064     11.29%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.29% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         95461     37.08%     48.37% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       132933     51.63%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    129677874     84.10%     84.10% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2305534      1.50%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        19328      0.01%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     13967858      9.06%     94.67% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8221458      5.33%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     154192052                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.539013                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             257458                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.001670                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    573226333                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    180473007                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    151891529                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     154449510                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       314806                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2443408                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          127                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          623                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       120899                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3972886                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        1214403                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       136664                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    162448940                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        65620                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15218101                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8247453                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        20865                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        115389                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            4                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          623                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1341390                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1302866                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2644256                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    152077811                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13143047                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2114241                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  164                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21364207                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        21608997                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8221160                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.531622                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             151891774                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            151891529                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         87197400                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        234980689                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.530971                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.371083                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    114635982                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    141057458                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     21391506                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        38982                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2340119                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    260590770                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.541299                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.391018                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    202779787     77.82%     77.82% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     28631253     10.99%     88.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10833772      4.16%     92.96% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5164768      1.98%     94.94% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4329418      1.66%     96.60% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2492469      0.96%     97.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      2201645      0.84%     98.40% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       986794      0.38%     98.78% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      3170864      1.22%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    260590770                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    114635982                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     141057458                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              20901247                       # Number of memory references committed
system.switch_cpus7.commit.loads             12774693                       # Number of loads committed
system.switch_cpus7.commit.membars              19448                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          20340976                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        127090668                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2904624                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      3170864                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           419868090                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          328870875                       # The number of ROB writes
system.switch_cpus7.timesIdled                3452162                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               21500055                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          114635982                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            141057458                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    114635982                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.495409                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.495409                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.400736                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.400736                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       684453307                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      211579869                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      150794713                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         38948                       # number of misc regfile writes
system.l2.replacements                         120192                       # number of replacements
system.l2.tagsinuse                      32764.200392                       # Cycle average of tags in use
system.l2.total_refs                          1922992                       # Total number of references to valid blocks.
system.l2.sampled_refs                         152953                       # Sample count of references to valid blocks.
system.l2.avg_refs                          12.572437                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           247.468979                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      7.791889                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   3127.114926                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      8.659554                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1712.088295                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      7.679838                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1724.997669                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst      8.256952                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data   3119.633506                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.inst      7.666044                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus4.data   5225.855541                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.inst      9.141138                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus5.data   2207.635694                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.inst      8.477807                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus6.data   3984.934480                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.inst      8.089006                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus7.data   2208.524445                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           1247.866202                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            821.093202                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            832.700428                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data           1244.447394                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu4.data           1502.264973                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu5.data           1013.223760                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu6.data           1453.337530                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu7.data           1025.251142                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.007552                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000238                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.095432                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000264                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.052249                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.052643                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.000252                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.095204                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.inst     0.000234                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus4.data     0.159480                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.inst     0.000279                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus5.data     0.067372                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.inst     0.000259                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus6.data     0.121611                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.inst     0.000247                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus7.data     0.067399                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.038082                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.025058                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.025412                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.037978                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu4.data             0.045845                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu5.data             0.030921                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu6.data             0.044352                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu7.data             0.031288                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999884                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data        46449                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        32621                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        32594                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data        46345                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus4.data        65457                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus5.data        35655                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus6.data        58949                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus7.data        35707                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  353792                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            95315                       # number of Writeback hits
system.l2.Writeback_hits::total                 95315                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          244                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data          242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           83                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus4.data           90                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus5.data          173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus6.data          152                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus7.data          174                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1241                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data        46532                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        32865                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        32836                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data        46428                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus4.data        65547                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus5.data        35828                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus6.data        59101                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus7.data        35881                       # number of demand (read+write) hits
system.l2.demand_hits::total                   355033                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data        46532                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        32865                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        32836                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data        46428                       # number of overall hits
system.l2.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus4.data        65547                       # number of overall hits
system.l2.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus5.data        35828                       # number of overall hits
system.l2.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus6.data        59101                       # number of overall hits
system.l2.overall_hits::switch_cpus7.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus7.data        35881                       # number of overall hits
system.l2.overall_hits::total                  355033                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        15964                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         8716                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         8667                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           35                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data        15998                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus4.data        25816                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus5.data        10893                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus6.data        22937                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus7.data        10839                       # number of ReadReq misses
system.l2.ReadReq_misses::total                120141                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data           18                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  36                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        15964                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         8734                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         8685                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        15998                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus4.data        25816                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus5.data        10893                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus6.data        22937                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus7.data        10839                       # number of demand (read+write) misses
system.l2.demand_misses::total                 120177                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        15964                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         8734                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         8685                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        15998                       # number of overall misses
system.l2.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus4.data        25816                       # number of overall misses
system.l2.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus5.data        10893                       # number of overall misses
system.l2.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l2.overall_misses::switch_cpus6.data        22937                       # number of overall misses
system.l2.overall_misses::switch_cpus7.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus7.data        10839                       # number of overall misses
system.l2.overall_misses::total                120177                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      5558421                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   2676428106                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      6634662                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   1480312172                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      6359548                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   1469441328                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      5711109                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data   2672988782                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.inst      6145205                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus4.data   4322850980                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.inst      6742060                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus5.data   1838768467                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.inst      6268310                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus6.data   3866787629                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.inst      6779779                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus7.data   1825854946                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     20203631504                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      3035697                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data      2960765                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5996462                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      5558421                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   2676428106                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      6634662                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   1483347869                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      6359548                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   1472402093                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      5711109                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data   2672988782                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.inst      6145205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus4.data   4322850980                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.inst      6742060                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus5.data   1838768467                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.inst      6268310                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus6.data   3866787629                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.inst      6779779                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus7.data   1825854946                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      20209627966                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      5558421                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   2676428106                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      6634662                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   1483347869                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      6359548                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   1472402093                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      5711109                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data   2672988782                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.inst      6145205                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus4.data   4322850980                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.inst      6742060                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus5.data   1838768467                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.inst      6268310                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus6.data   3866787629                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.inst      6779779                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus7.data   1825854946                       # number of overall miss cycles
system.l2.overall_miss_latency::total     20209627966                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        62413                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           45                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        41337                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        41261                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           36                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data        62343                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus4.data        91273                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus5.data        46548                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus6.data        81886                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus7.data        46546                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              473933                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        95315                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             95315                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           83                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          262                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data          260                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           83                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus4.data           90                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus5.data          173                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus6.data          152                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus7.data          174                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1277                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        62496                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           45                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        41599                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        41521                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        62426                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus4.data        91363                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus5.data        46721                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus6.data        82038                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus7.data        46720                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               475210                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        62496                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           45                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        41599                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        41521                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        62426                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus4.data        91363                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus5.data        46721                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus6.data        82038                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus7.data        46720                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              475210                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.255780                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.210852                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.210053                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.256613                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus4.data     0.282844                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus5.data     0.234016                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus6.data     0.280109                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.inst     0.930233                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus7.data     0.232866                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.253498                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.068702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.069231                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.028191                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.255440                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.209957                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.209171                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.256271                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus4.data     0.282565                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus5.data     0.233150                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus6.data     0.279590                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.inst     0.930233                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus7.data     0.231999                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.252892                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.255440                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.933333                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.209957                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.209171                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.972222                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.256271                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus4.data     0.282565                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus5.data     0.233150                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus6.data     0.279590                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.inst     0.930233                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus7.data     0.231999                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.252892                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 154400.583333                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167653.978076                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 157968.142857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 169838.477742                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 158988.700000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 169544.401523                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 163174.542857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 167082.684211                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.inst 161715.921053                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus4.data 167448.519523                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.inst 160525.238095                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus5.data 168802.760213                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.inst 164955.526316                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus6.data 168582.972010                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.inst 169494.475000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus7.data 168452.343021                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 168166.000816                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 168649.833333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data 164486.944444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 166568.388889                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 154400.583333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167653.978076                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 157968.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 169836.028051                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 158988.700000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 169533.919747                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 163174.542857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 167082.684211                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.inst 161715.921053                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus4.data 167448.519523                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.inst 160525.238095                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus5.data 168802.760213                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.inst 164955.526316                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus6.data 168582.972010                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.inst 169494.475000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus7.data 168452.343021                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 168165.522238                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 154400.583333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167653.978076                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 157968.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 169836.028051                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 158988.700000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 169533.919747                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 163174.542857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 167082.684211                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.inst 161715.921053                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus4.data 167448.519523                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.inst 160525.238095                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus5.data 168802.760213                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.inst 164955.526316                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus6.data 168582.972010                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.inst 169494.475000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus7.data 168452.343021                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 168165.522238                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                34917                       # number of writebacks
system.l2.writebacks::total                     34917                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        15964                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         8716                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         8667                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           35                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data        15998                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus4.data        25816                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus5.data        10893                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus6.data        22937                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus7.data        10839                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           120141                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data           18                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             36                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        15964                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         8734                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         8685                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data        15998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus4.data        25816                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus5.data        10893                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus6.data        22937                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus7.data        10839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            120177                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        15964                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         8734                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         8685                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data        15998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus4.data        25816                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus5.data        10893                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus6.data        22937                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus7.data        10839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           120177                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      3466209                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   1746162194                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      4190527                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    972737197                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      4031962                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    964666714                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      3675075                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data   1740771195                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.inst      3930555                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus4.data   2819660565                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.inst      4298712                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus5.data   1204307494                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.inst      4057192                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus6.data   2530740768                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.inst      4448995                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus7.data   1194543253                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  13205688607                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      1989759                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data      1911944                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      3901703                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      3466209                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   1746162194                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      4190527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    974726956                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      4031962                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    966578658                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      3675075                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data   1740771195                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.inst      3930555                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus4.data   2819660565                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.inst      4298712                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus5.data   1204307494                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.inst      4057192                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus6.data   2530740768                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.inst      4448995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus7.data   1194543253                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13209590310                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      3466209                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   1746162194                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      4190527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    974726956                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      4031962                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    966578658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      3675075                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data   1740771195                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.inst      3930555                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus4.data   2819660565                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.inst      4298712                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus5.data   1204307494                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.inst      4057192                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus6.data   2530740768                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.inst      4448995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus7.data   1194543253                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13209590310                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.255780                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.210852                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.210053                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.256613                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus4.data     0.282844                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus5.data     0.234016                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus6.data     0.280109                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.930233                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus7.data     0.232866                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.253498                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.068702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.069231                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.028191                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.255440                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.209957                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.209171                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.256271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus4.data     0.282565                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus5.data     0.233150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus6.data     0.279590                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.inst     0.930233                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus7.data     0.231999                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.252892                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.255440                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.209957                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.209171                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.972222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.256271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus4.data     0.282565                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus5.data     0.233150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus6.data     0.279590                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.inst     0.930233                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus7.data     0.231999                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.252892                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 96283.583333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109381.244926                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 99774.452381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 111603.625172                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 100799.050000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 111303.416869                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 105002.142857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 108811.801163                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 103435.657895                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 109221.434963                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 102350.285714                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 110557.926558                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 106768.210526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 110334.427693                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 111224.875000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 110207.883845                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109918.251113                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 110542.166667                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 106219.111111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 108380.638889                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 96283.583333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109381.244926                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 99774.452381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 111601.437600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 100799.050000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 111292.879447                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 105002.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 108811.801163                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.inst 103435.657895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus4.data 109221.434963                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.inst 102350.285714                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus5.data 110557.926558                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.inst 106768.210526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus6.data 110334.427693                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.inst 111224.875000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus7.data 110207.883845                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109917.790509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 96283.583333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109381.244926                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 99774.452381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 111601.437600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 100799.050000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 111292.879447                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 105002.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 108811.801163                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.inst 103435.657895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus4.data 109221.434963                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.inst 102350.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus5.data 110557.926558                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.inst 106768.210526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus6.data 110334.427693                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.inst 111224.875000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus7.data 110207.883845                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109917.790509                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               561.109575                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013969798                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   564                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1797818.790780                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    36.075560                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.034015                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.057813                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841401                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.899214                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13937529                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13937529                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13937529                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13937529                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13937529                       # number of overall hits
system.cpu0.icache.overall_hits::total       13937529                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            43                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.cpu0.icache.overall_misses::total           43                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      6905433                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      6905433                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      6905433                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      6905433                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      6905433                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      6905433                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13937572                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13937572                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13937572                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13937572                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13937572                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13937572                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 160591.465116                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 160591.465116                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 160591.465116                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 160591.465116                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 160591.465116                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 160591.465116                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            6                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            6                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6009263                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6009263                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6009263                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6009263                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6009263                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6009263                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162412.513514                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 162412.513514                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 162412.513514                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 162412.513514                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 162412.513514                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 162412.513514                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62496                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243194374                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62752                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3875.484032                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.297605                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.702395                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.782413                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.217587                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20484962                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20484962                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946820                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946820                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9322                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9322                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24431782                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24431782                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24431782                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24431782                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       209547                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       209547                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          403                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          403                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       209950                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        209950                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       209950                       # number of overall misses
system.cpu0.dcache.overall_misses::total       209950                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  22320214780                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22320214780                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     35187886                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     35187886                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  22355402666                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  22355402666                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  22355402666                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  22355402666                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20694509                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20694509                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9322                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24641732                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24641732                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24641732                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24641732                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010126                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010126                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000102                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008520                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008520                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008520                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008520                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 106516.508373                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 106516.508373                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 87314.853598                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 87314.853598                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 106479.650707                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 106479.650707                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 106479.650707                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 106479.650707                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8737                       # number of writebacks
system.cpu0.dcache.writebacks::total             8737                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       147134                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       147134                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          320                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          320                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       147454                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       147454                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       147454                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       147454                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62413                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62413                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           83                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           83                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62496                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62496                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62496                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62496                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   5898810635                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   5898810635                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5498949                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5498949                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   5904309584                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   5904309584                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   5904309584                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   5904309584                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003016                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002536                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002536                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002536                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002536                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 94512.531604                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 94512.531604                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 66252.397590                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66252.397590                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 94474.999744                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 94474.999744                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 94474.999744                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 94474.999744                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.233890                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1090169862                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   500                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2180339.724000                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    41.233890                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          455                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.066080                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.729167                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.795247                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14045848                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14045848                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14045848                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14045848                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14045848                       # number of overall hits
system.cpu1.icache.overall_hits::total       14045848                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           57                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           57                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           57                       # number of overall misses
system.cpu1.icache.overall_misses::total           57                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      9203743                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      9203743                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      9203743                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      9203743                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      9203743                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      9203743                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14045905                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14045905                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14045905                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14045905                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14045905                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14045905                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 161469.175439                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 161469.175439                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 161469.175439                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 161469.175439                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 161469.175439                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 161469.175439                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           12                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           12                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           45                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           45                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      7288339                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7288339                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      7288339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7288339                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      7288339                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7288339                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 161963.088889                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 161963.088889                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 161963.088889                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 161963.088889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 161963.088889                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 161963.088889                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41599                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177940369                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 41855                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4251.352742                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.462910                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.537090                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911964                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088036                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     11219244                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       11219244                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8327980                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8327980                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        21603                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        21603                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        20225                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        20225                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     19547224                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        19547224                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     19547224                       # number of overall hits
system.cpu1.dcache.overall_hits::total       19547224                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       106658                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       106658                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2602                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2602                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       109260                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        109260                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       109260                       # number of overall misses
system.cpu1.dcache.overall_misses::total       109260                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  10602366456                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  10602366456                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    187936570                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    187936570                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  10790303026                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10790303026                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  10790303026                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10790303026                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11325902                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11325902                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8330582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8330582                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        21603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        21603                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        20225                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        20225                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     19656484                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     19656484                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     19656484                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     19656484                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009417                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009417                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000312                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000312                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005558                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005558                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005558                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005558                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 99405.262203                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 99405.262203                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 72227.736357                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72227.736357                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 98758.036116                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 98758.036116                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 98758.036116                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 98758.036116                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       307055                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 38381.875000                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9172                       # number of writebacks
system.cpu1.dcache.writebacks::total             9172                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        65321                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        65321                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2340                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2340                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        67661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        67661                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        67661                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        67661                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41337                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41337                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          262                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          262                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41599                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41599                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41599                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41599                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   3708141221                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3708141221                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     21470999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     21470999                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   3729612220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   3729612220                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   3729612220                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   3729612220                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003650                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002116                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002116                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002116                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002116                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 89705.136343                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 89705.136343                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 81950.377863                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 81950.377863                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 89656.295103                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 89656.295103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 89656.295103                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 89656.295103                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               493.896546                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1090171865                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2189100.130522                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.896546                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          455                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062334                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.729167                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.791501                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     14047851                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       14047851                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     14047851                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        14047851                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     14047851                       # number of overall hits
system.cpu2.icache.overall_hits::total       14047851                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      8693491                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      8693491                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      8693491                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      8693491                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      8693491                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      8693491                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     14047904                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     14047904                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     14047904                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     14047904                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     14047904                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     14047904                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000004                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 164028.132075                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 164028.132075                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 164028.132075                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 164028.132075                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 164028.132075                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 164028.132075                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      7008407                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7008407                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      7008407                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7008407                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      7008407                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7008407                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 162986.209302                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 162986.209302                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 162986.209302                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 162986.209302                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 162986.209302                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 162986.209302                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 41521                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               177929709                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 41777                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4259.035091                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.462753                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.537247                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911964                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088036                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     11212258                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       11212258                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      8323816                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       8323816                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        22103                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        22103                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        20215                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        20215                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     19536074                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        19536074                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     19536074                       # number of overall hits
system.cpu2.dcache.overall_hits::total       19536074                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       106565                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       106565                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2601                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2601                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       109166                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        109166                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       109166                       # number of overall misses
system.cpu2.dcache.overall_misses::total       109166                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  10571122735                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  10571122735                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    188544354                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    188544354                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  10759667089                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  10759667089                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  10759667089                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  10759667089                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     11318823                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11318823                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      8326417                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      8326417                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        22103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        22103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        20215                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        20215                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     19645240                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     19645240                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     19645240                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     19645240                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009415                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009415                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000312                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000312                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005557                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005557                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005557                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005557                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 99198.824520                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 99198.824520                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 72489.178777                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 72489.178777                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 98562.437838                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 98562.437838                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 98562.437838                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 98562.437838                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       454987                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 50554.111111                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9152                       # number of writebacks
system.cpu2.dcache.writebacks::total             9152                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        65304                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        65304                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2341                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2341                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        67645                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        67645                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        67645                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        67645                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        41261                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        41261                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          260                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          260                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        41521                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        41521                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        41521                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        41521                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   3693162183                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3693162183                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data     21103370                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     21103370                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   3714265553                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   3714265553                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   3714265553                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   3714265553                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003645                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003645                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002114                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002114                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002114                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002114                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89507.335813                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89507.335813                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 81166.807692                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 81166.807692                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89455.108331                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89455.108331                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89455.108331                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89455.108331                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     2                       # number of replacements
system.cpu3.icache.tagsinuse               560.123981                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1013969911                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1801012.275311                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.055506                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst   525.068475                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.056179                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.841456                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.897635                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13937642                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13937642                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13937642                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13937642                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13937642                       # number of overall hits
system.cpu3.icache.overall_hits::total       13937642                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           44                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           44                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           44                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            44                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           44                       # number of overall misses
system.cpu3.icache.overall_misses::total           44                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      7354738                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      7354738                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      7354738                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      7354738                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      7354738                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      7354738                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13937686                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13937686                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13937686                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13937686                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13937686                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13937686                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000003                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 167153.136364                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 167153.136364                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 167153.136364                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 167153.136364                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 167153.136364                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 167153.136364                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6139191                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6139191                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6139191                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6139191                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6139191                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6139191                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 170533.083333                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 170533.083333                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 170533.083333                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 170533.083333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 170533.083333                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 170533.083333                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 62426                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               243199182                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 62682                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3879.888676                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   200.269683                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    55.730317                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.782303                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.217697                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     20489082                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       20489082                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      3947514                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       3947514                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         9314                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         9314                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         9260                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         9260                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     24436596                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        24436596                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     24436596                       # number of overall hits
system.cpu3.dcache.overall_hits::total       24436596                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       209923                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       209923                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          403                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          403                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       210326                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        210326                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       210326                       # number of overall misses
system.cpu3.dcache.overall_misses::total       210326                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  22329182201                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  22329182201                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     35413760                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     35413760                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  22364595961                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  22364595961                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  22364595961                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  22364595961                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     20699005                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     20699005                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      3947917                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3947917                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         9314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         9314                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         9260                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         9260                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     24646922                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     24646922                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     24646922                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     24646922                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.010142                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.010142                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000102                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008534                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008534                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008534                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008534                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 106368.440814                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 106368.440814                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 87875.334988                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 87875.334988                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 106333.006671                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106333.006671                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 106333.006671                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106333.006671                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8466                       # number of writebacks
system.cpu3.dcache.writebacks::total             8466                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       147580                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       147580                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          320                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          320                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       147900                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       147900                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       147900                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       147900                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        62343                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        62343                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           83                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           83                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        62426                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        62426                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        62426                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        62426                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   5889620106                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   5889620106                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      5541840                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      5541840                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   5895161946                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   5895161946                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   5895161946                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   5895161946                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003012                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002533                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002533                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002533                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002533                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 94471.233434                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 94471.233434                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 66769.156627                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 66769.156627                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 94434.401467                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 94434.401467                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 94434.401467                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 94434.401467                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               578.994085                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1121121996                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   582                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1926326.453608                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    37.934982                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.059102                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.060793                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867082                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.927875                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13594678                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13594678                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13594678                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13594678                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13594678                       # number of overall hits
system.cpu4.icache.overall_hits::total       13594678                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst      8444566                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total      8444566                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst      8444566                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total      8444566                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst      8444566                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total      8444566                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13594729                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13594729                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13594729                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13594729                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13594729                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13594729                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 165579.725490                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 165579.725490                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 165579.725490                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 165579.725490                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 165579.725490                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 165579.725490                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           12                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           12                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst      6637611                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total      6637611                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst      6637611                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total      6637611                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst      6637611                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total      6637611                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 170195.153846                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 170195.153846                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 170195.153846                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 170195.153846                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 170195.153846                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 170195.153846                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 91363                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               490437672                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 91619                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5353.012716                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.915962                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.084038                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437172                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562828                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     35678471                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       35678471                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     19534721                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      19534721                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         9544                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         9544                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         9530                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9530                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     55213192                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        55213192                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     55213192                       # number of overall hits
system.cpu4.dcache.overall_hits::total       55213192                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       318326                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       318326                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          300                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          300                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       318626                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        318626                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       318626                       # number of overall misses
system.cpu4.dcache.overall_misses::total       318626                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  35050665874                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  35050665874                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     26157087                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     26157087                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  35076822961                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  35076822961                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  35076822961                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  35076822961                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     35996797                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     35996797                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     19535021                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     19535021                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         9544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         9544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         9530                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9530                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     55531818                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     55531818                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     55531818                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     55531818                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008843                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008843                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000015                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005738                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005738                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005738                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005738                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 110109.340343                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 110109.340343                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 87190.290000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 87190.290000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 110087.761077                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 110087.761077                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 110087.761077                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 110087.761077                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        26155                       # number of writebacks
system.cpu4.dcache.writebacks::total            26155                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       227053                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       227053                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          210                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          210                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       227263                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       227263                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       227263                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       227263                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        91273                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        91273                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           90                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        91363                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        91363                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        91363                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        91363                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   9090499626                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   9090499626                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      6326700                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      6326700                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   9096826326                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   9096826326                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   9096826326                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   9096826326                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002536                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001645                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001645                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001645                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001645                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 99596.809856                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 99596.809856                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 70296.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 70296.666667                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 99567.946827                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 99567.946827                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 99567.946827                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 99567.946827                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               517.836448                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1087085983                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2094578.001927                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    42.836448                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.068648                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.829866                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     13950446                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       13950446                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     13950446                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        13950446                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     13950446                       # number of overall hits
system.cpu5.icache.overall_hits::total       13950446                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst      8822957                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total      8822957                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst      8822957                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total      8822957                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst      8822957                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total      8822957                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     13950499                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     13950499                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     13950499                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     13950499                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     13950499                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     13950499                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 166470.886792                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 166470.886792                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 166470.886792                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 166470.886792                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 166470.886792                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 166470.886792                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst            9                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst            9                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           44                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           44                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst      7412668                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total      7412668                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst      7412668                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total      7412668                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst      7412668                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total      7412668                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 168469.727273                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 168469.727273                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 168469.727273                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 168469.727273                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 168469.727273                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 168469.727273                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 46721                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               179929030                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 46977                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3830.151564                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.497001                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.502999                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.912098                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.087902                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9609291                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9609291                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      8088711                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       8088711                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        20683                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        20683                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        19476                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        19476                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17698002                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17698002                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17698002                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17698002                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       149555                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       149555                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         1019                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1019                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       150574                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        150574                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       150574                       # number of overall misses
system.cpu5.dcache.overall_misses::total       150574                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  17075605608                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  17075605608                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     87026586                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     87026586                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  17162632194                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  17162632194                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  17162632194                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  17162632194                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9758846                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9758846                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      8089730                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      8089730                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        20683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        20683                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        19476                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        19476                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     17848576                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     17848576                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     17848576                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     17848576                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015325                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015325                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000126                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008436                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008436                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008436                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008436                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 114176.093130                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 114176.093130                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 85403.911678                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 85403.911678                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 113981.379216                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 113981.379216                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 113981.379216                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 113981.379216                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         9858                       # number of writebacks
system.cpu5.dcache.writebacks::total             9858                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       103007                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       103007                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          846                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          846                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       103853                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       103853                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       103853                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       103853                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        46548                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        46548                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          173                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        46721                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        46721                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        46721                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        46721                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   4291395563                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   4291395563                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     11372212                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     11372212                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   4302767775                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   4302767775                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   4302767775                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   4302767775                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004770                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004770                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002618                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002618                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 92192.909749                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 92192.909749                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 65735.329480                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 65735.329480                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 92094.941782                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 92094.941782                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 92094.941782                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 92094.941782                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               528.163763                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1093094226                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2066340.691871                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.163763                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.061160                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.846416                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13907749                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13907749                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13907749                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13907749                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13907749                       # number of overall hits
system.cpu6.icache.overall_hits::total       13907749                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           49                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           49                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           49                       # number of overall misses
system.cpu6.icache.overall_misses::total           49                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst      8412809                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total      8412809                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst      8412809                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total      8412809                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst      8412809                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total      8412809                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13907798                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13907798                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13907798                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13907798                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13907798                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13907798                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 171689.979592                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 171689.979592                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 171689.979592                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 171689.979592                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 171689.979592                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 171689.979592                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           10                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           10                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst      6717849                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total      6717849                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst      6717849                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total      6717849                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst      6717849                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total      6717849                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 172252.538462                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 172252.538462                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 172252.538462                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 172252.538462                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 172252.538462                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 172252.538462                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 82038                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               194797473                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 82294                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2367.092048                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.380357                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.619643                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915548                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084452                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9645325                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9645325                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7991544                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7991544                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        22292                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        22292                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18646                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18646                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17636869                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17636869                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17636869                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17636869                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       208755                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       208755                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          922                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          922                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       209677                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        209677                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       209677                       # number of overall misses
system.cpu6.dcache.overall_misses::total       209677                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  23465918176                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  23465918176                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     77903831                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     77903831                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  23543822007                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  23543822007                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  23543822007                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  23543822007                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9854080                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9854080                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7992466                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7992466                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        22292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        22292                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18646                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18646                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17846546                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17846546                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17846546                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17846546                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021185                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021185                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000115                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011749                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011749                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011749                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011749                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 112408.891648                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 112408.891648                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 84494.393709                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 84494.393709                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 112286.144913                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 112286.144913                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 112286.144913                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 112286.144913                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        13917                       # number of writebacks
system.cpu6.dcache.writebacks::total            13917                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       126869                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       126869                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          770                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          770                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       127639                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       127639                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       127639                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       127639                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        81886                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        81886                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          152                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        82038                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        82038                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        82038                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        82038                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   7983707139                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   7983707139                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      9939383                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      9939383                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   7993646522                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   7993646522                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   7993646522                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   7993646522                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008310                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004597                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004597                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004597                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004597                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 97497.827944                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 97497.827944                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 65390.677632                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 65390.677632                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 97438.339818                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 97438.339818                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 97438.339818                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 97438.339818                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               516.933748                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1087087448                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2098624.416988                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    41.933748                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          475                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.067202                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.761218                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.828419                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13951911                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13951911                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13951911                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13951911                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13951911                       # number of overall hits
system.cpu7.icache.overall_hits::total       13951911                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      9004209                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      9004209                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      9004209                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      9004209                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      9004209                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      9004209                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13951961                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13951961                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13951961                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13951961                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13951961                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13951961                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 180084.180000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 180084.180000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 180084.180000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 180084.180000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 180084.180000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 180084.180000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            7                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            7                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           43                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           43                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      7552976                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      7552976                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      7552976                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      7552976                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      7552976                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      7552976                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 175650.604651                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 175650.604651                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 175650.604651                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 175650.604651                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 175650.604651                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 175650.604651                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 46720                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               179929460                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 46976                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3830.242251                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   233.497280                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    22.502720                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.912099                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.087901                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9610254                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9610254                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8088146                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8088146                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        20717                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        20717                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        19474                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        19474                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17698400                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17698400                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17698400                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17698400                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       149416                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       149416                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         1025                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         1025                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       150441                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        150441                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       150441                       # number of overall misses
system.cpu7.dcache.overall_misses::total       150441                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  17022486490                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  17022486490                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     87331261                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     87331261                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  17109817751                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  17109817751                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  17109817751                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  17109817751                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9759670                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9759670                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8089171                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8089171                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        20717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        20717                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        19474                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        19474                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     17848841                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     17848841                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     17848841                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     17848841                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.015310                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.015310                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000127                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.008429                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.008429                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.008429                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.008429                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 113926.798268                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 113926.798268                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 85201.230244                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 85201.230244                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 113731.082291                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 113731.082291                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 113731.082291                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 113731.082291                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         9858                       # number of writebacks
system.cpu7.dcache.writebacks::total             9858                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       102870                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       102870                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          851                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          851                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       103721                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       103721                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       103721                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       103721                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        46546                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        46546                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          174                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          174                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        46720                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        46720                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        46720                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        46720                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   4281576971                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   4281576971                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     11350049                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     11350049                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   4292927020                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   4292927020                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   4292927020                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   4292927020                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.004769                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.004769                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 91985.927276                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 91985.927276                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 65230.166667                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 65230.166667                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 91886.280394                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 91886.280394                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 91886.280394                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 91886.280394                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
