
*** Running vivado
    with args -log RISC_V_IF_ID.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source RISC_V_IF_ID.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source RISC_V_IF_ID.tcl -notrace
Command: synth_design -top RISC_V_IF_ID -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2400
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:19 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'RISC_V_IF_ID' [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/risc_v_IF_ID.v:23]
INFO: [Synth 8-6157] synthesizing module 'IF' [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/IF.v:25]
INFO: [Synth 8-6157] synthesizing module 'mux2_1' [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1' (1#1) [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/mux2_1.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'adder' [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6155] done synthesizing module 'adder' (3#1) [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/adder.v:23]
INFO: [Synth 8-6157] synthesizing module 'instruction_memory' [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/instruction_memory.v:24]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'code.mem'; please make sure the file is added to project and has read permission, ignoring [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/instruction_memory.v:29]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
INFO: [Synth 8-6155] done synthesizing module 'instruction_memory' (4#1) [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/instruction_memory.v:24]
INFO: [Synth 8-6155] done synthesizing module 'IF' (5#1) [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/IF.v:25]
INFO: [Synth 8-6157] synthesizing module 'ID' [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/ID.v:24]
INFO: [Synth 8-6157] synthesizing module 'registers' [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/registers.v:24]
INFO: [Synth 8-6155] done synthesizing module 'registers' (6#1) [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/registers.v:24]
INFO: [Synth 8-6157] synthesizing module 'imm_gen' [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/imm_gen.v:24]
INFO: [Synth 8-6155] done synthesizing module 'imm_gen' (7#1) [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/imm_gen.v:24]
INFO: [Synth 8-6155] done synthesizing module 'ID' (8#1) [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/ID.v:24]
INFO: [Synth 8-6157] synthesizing module 'IF_ID_reg' [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/IF_ID_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'IF_ID_reg' (9#1) [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/IF_ID_reg.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RISC_V_IF_ID' (10#1) [E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.srcs/sources_1/new/risc_v_IF_ID.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:24 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:26 . Memory (MB): peak = 1005.430 ; gain = 0.000
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:29 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---RAMs : 
	             1024 Bit	(32 X 32 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 1     
	   5 Input   31 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:01:15 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping	Report (see note below)
+-------------+----------------------------+-----------+----------------------+--------------+
|Module Name  | RTL Object                 | Inference | Size (Depth x Width) | Primitives   | 
+-------------+----------------------------+-----------+----------------------+--------------+
|RISC_V_IF_ID | id_func/registers_op/x_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+-------------+----------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:01:15 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping	Report
+-------------+----------------------------+-----------+----------------------+--------------+
|Module Name  | RTL Object                 | Inference | Size (Depth x Width) | Primitives   | 
+-------------+----------------------------+-----------+----------------------+--------------+
|RISC_V_IF_ID | id_func/registers_op/x_reg | Implied   | 32 x 32              | RAM32M x 12	 | 
+-------------+----------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:01:15 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:21 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:21 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:21 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:21 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:01:21 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:01:21 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT3   |    33|
|4     |LUT6   |     1|
|5     |RAM32M |    11|
|6     |FDRE   |    64|
|7     |IBUF   |    75|
|8     |OBUF   |   192|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+----------+------+
|      |Instance         |Module    |Cells |
+------+-----------------+----------+------+
|1     |top              |          |   385|
|2     |  id_func        |ID        |    12|
|3     |    registers_op |registers |    12|
|4     |  if_func        |IF        |    73|
|5     |    pc_op        |PC        |    73|
|6     |  if_id_func     |IF_ID_reg |    32|
+------+-----------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:21 . Memory (MB): peak = 1005.430 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:01:21 . Memory (MB): peak = 1005.430 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:21 . Memory (MB): peak = 1005.430 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1005.430 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1005.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 11 instances

INFO: [Common 17-83] Releasing license: Synthesis
32 Infos, 0 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:32 . Memory (MB): peak = 1005.430 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'E:/acs_cn2/riscV/riscV_etapa2/riscV_etapa2.runs/synth_1/RISC_V_IF_ID.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file RISC_V_IF_ID_utilization_synth.rpt -pb RISC_V_IF_ID_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jan  5 14:36:04 2022...
