#-----------------------------------------------------------
# Vivado v2015.1 (64-bit)
# SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015
# IP Build 1209967 on Tue Apr 21 11:39:20 MDT 2015
# Start of session at: Thu Mar 30 17:23:07 2017
# Process ID: 4264
# Log file: C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.runs/synth_1/top.vds
# Journal file: C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7vx485tffg1761-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 263.277 ; gain = 86.301
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.runs/synth_1/.Xil/Vivado-4264-thermostatix/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.runs/synth_1/.Xil/Vivado-4264-thermostatix/realtime/clk_wiz_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'imageGenerator' [C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.srcs/sources_1/new/imageGenerator.v:23]
	Parameter HSW bound to: 12'b000000101100 
	Parameter HBP bound to: 12'b000000101100 
	Parameter HFP bound to: 12'b000010010100 
	Parameter HRES bound to: 12'b011110000000 
	Parameter VSW bound to: 12'b000000000101 
	Parameter VBP bound to: 12'b000000100100 
	Parameter VFP bound to: 12'b000000000100 
	Parameter VRES bound to: 12'b010000111000 
	Parameter HTOTAL bound to: 12'b100001101100 
	Parameter VTOTAL bound to: 12'b010010000101 
INFO: [Synth 8-256] done synthesizing module 'imageGenerator' (2#1) [C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.srcs/sources_1/new/imageGenerator.v:23]
INFO: [Synth 8-256] done synthesizing module 'top' (3#1) [C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 297.477 ; gain = 120.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 297.477 ; gain = 120.500
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.runs/synth_1/.Xil/Vivado-4264-thermostatix/dcp/clk_wiz_0_in_context.xdc] for cell 'clkGenerator'
Finished Parsing XDC File [C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.runs/synth_1/.Xil/Vivado-4264-thermostatix/dcp/clk_wiz_0_in_context.xdc] for cell 'clkGenerator'
Parsing XDC File [C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.srcs/constrs/new/imageGenerator.xdc]
Finished Parsing XDC File [C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.srcs/constrs/new/imageGenerator.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 745.934 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_n. (constraint file  C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.runs/synth_1/.Xil/Vivado-4264-thermostatix/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for clk_p. (constraint file  C:/Users/marisa/PlanA_MarisaOliveira/PlanA_MarisaOliveira.runs/synth_1/.Xil/Vivado-4264-thermostatix/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "r_HSYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_HSYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_HSYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "r_HSYNC" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     30 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module imageGenerator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               30 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   7 Input     30 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "imageGenerator1/r_HSYNC" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "imageGenerator1/r_HSYNC" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 745.934 ; gain = 568.957

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[28] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[27] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[26] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[25] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[24] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[23] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[22] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[21] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[20] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[18] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[17] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[16] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[14] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[13] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[12] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[11] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[10] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[8] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[7] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[6] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[5] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[4] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[3] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[2] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[1] ) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (\imageGenerator1/r_PIXEL_reg[0] ) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 745.934 ; gain = 568.957

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:35 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:42 ; elapsed = 00:00:53 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:53 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |clk_wiz_0 |     1|
|2     |CARRY4    |     6|
|3     |LUT1      |    24|
|4     |LUT2      |    15|
|5     |LUT3      |     6|
|6     |LUT4      |     3|
|7     |LUT5      |     1|
|8     |LUT6      |    24|
|9     |MUXF7     |     1|
|10    |FDRE      |    31|
|11    |OBUF      |    34|
+------+----------+------+

Report Instance Areas: 
+------+------------------+---------------+------+
|      |Instance          |Module         |Cells |
+------+------------------+---------------+------+
|1     |top               |               |   147|
|2     |  imageGenerator1 |imageGenerator |   111|
+------+------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 745.934 ; gain = 568.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 26 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 745.934 ; gain = 77.152
Synthesis Optimization Complete : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 745.934 ; gain = 568.957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 26 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:52 . Memory (MB): peak = 745.934 ; gain = 530.137
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.322 . Memory (MB): peak = 745.934 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 30 17:24:04 2017...
