LISA MP176
"Rfi DpCtrldW Wsi Rfe DpCtrldR Fre"
Cycle=Rfi DpCtrldW Wsi Rfe DpCtrldR Fre
Relax=Rfi Rfe DpCtrldW DpCtrldR
Safe=Fre Wsi
Generator=diy.native (version 7.52+5(dev))
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=Rfi DpCtrldW Wsi Rfe DpCtrldR Fre
{
}
 P0               | P1               ;
 w[] x 1          | r[] r0 y         ;
 r[] r0 x         | mov r1 (eq r0 0) ;
 mov r1 (eq r0 0) | b[] r1 LC01      ;
 b[] r1 LC00      | LC01:            ;
 LC00:            | r[] r2 x         ;
 w[] y 1          |                  ;
 w[] y 2          |                  ;
exists
(0:r0=1 /\ 1:r0=2 /\ 1:r2=0)
