digraph "CFG for '_Z7conv_1dPiS_i' function" {
	label="CFG for '_Z7conv_1dPiS_i' function";

	Node0x562a620 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %5 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %6 = getelementptr i8, i8 addrspace(4)* %5, i64 4\l  %7 = bitcast i8 addrspace(4)* %6 to i16 addrspace(4)*\l  %8 = load i16, i16 addrspace(4)* %7, align 4, !range !4, !invariant.load !5\l  %9 = zext i16 %8 to i32\l  %10 = mul i32 %4, %9\l  %11 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %12 = add i32 %10, %11\l  %13 = add nsw i32 %12, -4\l  %14 = icmp sgt i32 %12, 3\l  %15 = icmp slt i32 %13, %2\l  %16 = select i1 %14, i1 %15, i1 false\l  br i1 %16, label %17, label %23\l|{<s0>T|<s1>F}}"];
	Node0x562a620:s0 -> Node0x562b970;
	Node0x562a620:s1 -> Node0x562c260;
	Node0x562b970 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%17:\l17:                                               \l  %18 = zext i32 %13 to i64\l  %19 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %18\l  %20 = load i32, i32 addrspace(1)* %19, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %21 = load i32, i32 addrspace(4)* getelementptr inbounds ([64 x i32], [64 x\l... i32] addrspace(4)* @mask, i64 0, i64 0), align 16, !tbaa !7\l  %22 = mul nsw i32 %21, %20\l  br label %23\l}"];
	Node0x562b970 -> Node0x562c260;
	Node0x562c260 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%23:\l23:                                               \l  %24 = phi i32 [ %22, %17 ], [ 0, %3 ]\l  %25 = add nsw i32 %12, -3\l  %26 = icmp sgt i32 %12, 2\l  %27 = icmp slt i32 %25, %2\l  %28 = select i1 %26, i1 %27, i1 false\l  br i1 %28, label %29, label %36\l|{<s0>T|<s1>F}}"];
	Node0x562c260:s0 -> Node0x562d860;
	Node0x562c260:s1 -> Node0x562d8b0;
	Node0x562d860 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%29:\l29:                                               \l  %30 = zext i32 %25 to i64\l  %31 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %30\l  %32 = load i32, i32 addrspace(1)* %31, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %33 = load i32, i32 addrspace(4)* getelementptr inbounds ([64 x i32], [64 x\l... i32] addrspace(4)* @mask, i64 0, i64 1), align 4, !tbaa !7\l  %34 = mul nsw i32 %33, %32\l  %35 = add nsw i32 %34, %24\l  br label %36\l}"];
	Node0x562d860 -> Node0x562d8b0;
	Node0x562d8b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  %37 = phi i32 [ %35, %29 ], [ %24, %23 ]\l  %38 = add nsw i32 %12, -2\l  %39 = icmp sgt i32 %12, 1\l  %40 = icmp slt i32 %38, %2\l  %41 = select i1 %39, i1 %40, i1 false\l  br i1 %41, label %42, label %49\l|{<s0>T|<s1>F}}"];
	Node0x562d8b0:s0 -> Node0x562e2b0;
	Node0x562d8b0:s1 -> Node0x562e300;
	Node0x562e2b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%42:\l42:                                               \l  %43 = zext i32 %38 to i64\l  %44 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %43\l  %45 = load i32, i32 addrspace(1)* %44, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %46 = load i32, i32 addrspace(4)* getelementptr inbounds ([64 x i32], [64 x\l... i32] addrspace(4)* @mask, i64 0, i64 2), align 8, !tbaa !7\l  %47 = mul nsw i32 %46, %45\l  %48 = add nsw i32 %47, %37\l  br label %49\l}"];
	Node0x562e2b0 -> Node0x562e300;
	Node0x562e300 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  %50 = phi i32 [ %48, %42 ], [ %37, %36 ]\l  %51 = icmp sgt i32 %12, 0\l  %52 = icmp sle i32 %12, %2\l  %53 = select i1 %51, i1 %52, i1 false\l  br i1 %53, label %54, label %62\l|{<s0>T|<s1>F}}"];
	Node0x562e300:s0 -> Node0x562eb30;
	Node0x562e300:s1 -> Node0x562eb80;
	Node0x562eb30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%54:\l54:                                               \l  %55 = add nsw i32 %12, -1\l  %56 = zext i32 %55 to i64\l  %57 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %56\l  %58 = load i32, i32 addrspace(1)* %57, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %59 = load i32, i32 addrspace(4)* getelementptr inbounds ([64 x i32], [64 x\l... i32] addrspace(4)* @mask, i64 0, i64 3), align 4, !tbaa !7\l  %60 = mul nsw i32 %59, %58\l  %61 = add nsw i32 %60, %50\l  br label %62\l}"];
	Node0x562eb30 -> Node0x562eb80;
	Node0x562eb80 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%62:\l62:                                               \l  %63 = phi i32 [ %61, %54 ], [ %50, %49 ]\l  %64 = icmp sgt i32 %12, -1\l  %65 = icmp slt i32 %12, %2\l  %66 = select i1 %64, i1 %65, i1 false\l  br i1 %66, label %67, label %74\l|{<s0>T|<s1>F}}"];
	Node0x562eb80:s0 -> Node0x562dce0;
	Node0x562eb80:s1 -> Node0x562dd30;
	Node0x562dce0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%67:\l67:                                               \l  %68 = zext i32 %12 to i64\l  %69 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %68\l  %70 = load i32, i32 addrspace(1)* %69, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %71 = load i32, i32 addrspace(4)* getelementptr inbounds ([64 x i32], [64 x\l... i32] addrspace(4)* @mask, i64 0, i64 4), align 16, !tbaa !7\l  %72 = mul nsw i32 %71, %70\l  %73 = add nsw i32 %72, %63\l  br label %74\l}"];
	Node0x562dce0 -> Node0x562dd30;
	Node0x562dd30 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%74:\l74:                                               \l  %75 = phi i32 [ %73, %67 ], [ %63, %62 ]\l  %76 = add nsw i32 %12, 1\l  %77 = icmp sgt i32 %12, -2\l  %78 = icmp slt i32 %76, %2\l  %79 = select i1 %77, i1 %78, i1 false\l  br i1 %79, label %80, label %87\l|{<s0>T|<s1>F}}"];
	Node0x562dd30:s0 -> Node0x562ff20;
	Node0x562dd30:s1 -> Node0x562ff70;
	Node0x562ff20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%80:\l80:                                               \l  %81 = zext i32 %76 to i64\l  %82 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %81\l  %83 = load i32, i32 addrspace(1)* %82, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %84 = load i32, i32 addrspace(4)* getelementptr inbounds ([64 x i32], [64 x\l... i32] addrspace(4)* @mask, i64 0, i64 5), align 4, !tbaa !7\l  %85 = mul nsw i32 %84, %83\l  %86 = add nsw i32 %85, %75\l  br label %87\l}"];
	Node0x562ff20 -> Node0x562ff70;
	Node0x562ff70 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%87:\l87:                                               \l  %88 = phi i32 [ %86, %80 ], [ %75, %74 ]\l  %89 = add nsw i32 %12, 2\l  %90 = icmp sgt i32 %12, -3\l  %91 = icmp slt i32 %89, %2\l  %92 = select i1 %90, i1 %91, i1 false\l  br i1 %92, label %93, label %100\l|{<s0>T|<s1>F}}"];
	Node0x562ff70:s0 -> Node0x56307d0;
	Node0x562ff70:s1 -> Node0x5630820;
	Node0x56307d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%93:\l93:                                               \l  %94 = zext i32 %89 to i64\l  %95 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %94\l  %96 = load i32, i32 addrspace(1)* %95, align 4, !tbaa !7, !amdgpu.noclobber\l... !5\l  %97 = load i32, i32 addrspace(4)* getelementptr inbounds ([64 x i32], [64 x\l... i32] addrspace(4)* @mask, i64 0, i64 6), align 8, !tbaa !7\l  %98 = mul nsw i32 %97, %96\l  %99 = add nsw i32 %98, %88\l  br label %100\l}"];
	Node0x56307d0 -> Node0x5630820;
	Node0x5630820 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%100:\l100:                                              \l  %101 = phi i32 [ %99, %93 ], [ %88, %87 ]\l  %102 = add nsw i32 %12, 3\l  %103 = icmp sgt i32 %12, -4\l  %104 = icmp slt i32 %102, %2\l  %105 = select i1 %103, i1 %104, i1 false\l  br i1 %105, label %106, label %113\l|{<s0>T|<s1>F}}"];
	Node0x5630820:s0 -> Node0x56310b0;
	Node0x5630820:s1 -> Node0x5631100;
	Node0x56310b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%106:\l106:                                              \l  %107 = zext i32 %102 to i64\l  %108 = getelementptr inbounds i32, i32 addrspace(1)* %0, i64 %107\l  %109 = load i32, i32 addrspace(1)* %108, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %110 = load i32, i32 addrspace(4)* getelementptr inbounds ([64 x i32], [64 x\l... i32] addrspace(4)* @mask, i64 0, i64 7), align 4, !tbaa !7\l  %111 = mul nsw i32 %110, %109\l  %112 = add nsw i32 %111, %101\l  br label %113\l}"];
	Node0x56310b0 -> Node0x5631100;
	Node0x5631100 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%113:\l113:                                              \l  %114 = phi i32 [ %112, %106 ], [ %101, %100 ]\l  %115 = sext i32 %12 to i64\l  %116 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %115\l  store i32 %114, i32 addrspace(1)* %116, align 4, !tbaa !7\l  ret void\l}"];
}
