;redcode
;assert 1
	SPL 0
	SPL 271, 60
	SPL 400, 90
	SPL 400, 90
	SPL 400, 90
	MOV -7, <-20
	MOV -8, <-20
	DJN -1, @-20
	DJN -81, @-20
	SUB #0, 9
	SUB #0, 9
	SLT #0, 9
	SPL 400, 90
	SPL 271, 60
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, @909
	SUB @127, @909
	SPL 0, 90
	SLT #0, 9
	SUB 721, 0
	SLT #0, 9
	SUB 12, @-0
	SPL -16, @-80
	DJN -1, @-20
	SPL 271, 60
	ADD 271, 90
	SPL 271, 60
	ADD 210, 30
	SUB @1, @9
	SPL 271, 60
	SUB 172, @200
	SUB @128, 106
	SUB @1, @9
	SPL 911, 60
	SUB 12, @-0
	SUB @1, @9
	SPL 271, 60
	SUB @1, @9
	SUB @1, @9
	MOV -8, <-20
	SUB #0, -40
	SPL 0, 90
	SPL 271, 60
	SUB #0, 9
	MOV -8, <-20
	SPL 400, 90
	SPL 400, 90
	SPL 271, 60
	DJN -81, @-20
	MOV -8, <-20
	MOV -8, <-20
