================================================================================ 
Commit: 9d954a2c8c6b0896cd6bafecbacafb343d81ea8e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 12 16:05:20 2022 +0800 
-------------------------------------------------------------------------------- 
Update BIOS version to 3503_00 

[Feature Description]
Update BIOS version to 3503_00

Package/Module:

[Impacted Platform]
Default ALL

Hsd-es-id: N/A
Original commit date: Wed Dec 7 10:00:36 2022 +0800
Change-Id: I3bd8065c84d64048047168c939e3aaad3dd04156
Original commit hash: ee6a47d801eed56460df6b41e0ccad61d45c659e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 9a4713c5884354bfe9af2ac4c71f77b6c9343fc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 12 16:05:19 2022 +0800 
-------------------------------------------------------------------------------- 
[RPL-P] Add uCode support for RPL-P J0 - 0xD

[Feature Description]
Add uCode m_c0_b06a2_0000410d.pdb for RPL-P J0

Package/Module:
uCode patch

[Impacted Platform]
U, H, P.

Hsd-es-id: 15011284395
Original commit date: Fri Dec 2 09:16:40 2022 +0800
Change-Id: Ibdb049dcf84d760fe1c0a35a966b2d086a13f9ed
Original commit hash: 8b39b800a5e2a77bd4d4876d65ae9a2a3b49d679

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 9831175319a8790baaf72988338375df61a9ff38 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 12 16:05:18 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.116

Hsd-es-id: N/A
Original commit date: Thu Dec 1 11:11:44 2022 -0800
Original commit hash: aea544e37ea09e49be96aad8008c0a5c52c91f3f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4f09646913cf05a112e3dffdb35be121993ce61a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 12 16:05:17 2022 +0800 
-------------------------------------------------------------------------------- 
cke configuration change request - perf potential

[Feature Description]
cke configuration change request - perf potential
set EnablePwrDn and EnablePwrDnLpddr as 0 for LP5 && TDP>=28W

Package/Module: MRC

[Impacted Platform]
LPDDR5 ONLY and for TDP>=28W

Hsd-es-id: 22016249356
Original commit date: Thu Nov 24 06:01:17 2022 +0800
Change-Id: Ibc0871a7ed69020cefd5044fb579be8ca67f2572
Original commit hash: 0b80c1ef48665115b405f4461322b0e66d1b75e8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: f03c94862a2282b31dea2c669a66ba703450b59a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 12 16:05:15 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.115

Hsd-es-id: N/A
Original commit date: Tue Nov 29 21:48:39 2022 -0800
Original commit hash: 096bbd9513f0c0b657f7df127b42022a189c0661

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e3b0794546bdc9d77e2ac189dc05d1a6838d4f1b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 12 16:05:14 2022 +0800 
-------------------------------------------------------------------------------- 
Set DCM only for stand profile

[Feature Description]
Set DCM only for stand profile

Package/Module: MRC

[Impacted Platform]
SBGA DDR5 OC

Hsd-es-id: 22016245217
Original commit date: Sun Nov 20 05:17:57 2022 +0800
Change-Id: I4d63cee22a278b945e862e5a2f5018872a79acb3
Original commit hash: 4701aaadca53c3b4c1bf2819d910273340180754

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ca8c6ca99dc60ad0599d4c3e6ebd5e58ab3ddc16 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 12 16:05:12 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.114

Hsd-es-id: N/A
Original commit date: Tue Nov 22 17:14:23 2022 -0800
Original commit hash: 847734f0092afdf2921958c6755e4cd85aab6dff

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 15af1db71f4acffbeeaacc00b86d423280cc038b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 12 16:05:11 2022 +0800 
-------------------------------------------------------------------------------- 
Train the RxC and RxR for DDR5

[Feature Description]
Train the RxC and RxR for DDR5 to improve the margin

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 22016211259
Original commit date: Tue Sep 6 15:12:33 2022 +0800
Change-Id: I3535233f55139474a5093f100b9518c808623216
Original commit hash: 187518998815a6605743bb948f7e271143a9c540

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 2a668855456775c230bda96b8d336d330d02037b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 12 16:05:09 2022 +0800 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment ADL MRC build revision to 0.0.4.113

Hsd-es-id: N/A
Original commit date: Mon Nov 21 16:10:19 2022 -0800
Original commit hash: af545a9900893f30c9395160f41730c07932c9f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ceaa825a4a432cfdca0aeffe0ba204635c9b6dce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Dec 12 16:05:08 2022 +0800 
-------------------------------------------------------------------------------- 
PMIC error detected and logged

[Feature Description]
User cannot identify which DIMM failure once PMIC have error/fault.
User cannot identify why system hang on post.
To enhance trouble shooting efficiency,
MRC scan PMIC status register and report out.
Scan PMIC when doing SpdProcessing.
Report those PMIC status register through MrcPmicErrPpi.
User can locate this Ppi to get PMIC register raw data.

Package/Module: MRC

[Impacted Platform]
DDR5

Hsd-es-id: 15011781301
Original commit date: Wed Sep 28 01:50:06 2022 +0800
Change-Id: I89c9db897cce2d73057ce475f714547c449df117
Original commit hash: a93249390effbf5338c2aaf7d083b6645e76d9b5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcPmicRegs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/PeiDxeSmmMemAddrEncodeLib.inf
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPmic.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPmic.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
