INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/final_UART/final_UART.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/final_UART/final_UART.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/final_UART/final_UART.srcs/sources_1/new/loopback.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loopback
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [E:/FPGA/final_UART/final_UART.srcs/sources_1/new/loopback.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/final_UART/final_UART.srcs/sources_1/new/uart_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/final_UART/final_UART.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [E:/FPGA/final_UART/final_UART.srcs/sources_1/new/uart_top.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/final_UART/final_UART.srcs/sources_1/new/uart_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/final_UART/final_UART.srcs/sources_1/new/top_module.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/final_UART/final_UART.srcs/sources_1/new/convolution_2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module convolution_2D
WARNING: [VRFC 10-3380] identifier 'state' is used before its declaration [E:/FPGA/final_UART/final_UART.srcs/sources_1/new/convolution_2D.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/final_UART/final_UART.srcs/sources_1/new/fp32_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp32_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/final_UART/final_UART.srcs/sources_1/new/fpa32_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp32_add
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/final_UART/final_UART.srcs/sim_1/new/top_module_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/final_UART/final_UART.srcs/sim_1/new/loopback_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module loopback_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/FPGA/final_UART/final_UART.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
