Analysis & Synthesis report for top
Thu Jul 25 10:46:07 2024
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for audio_data_ram:u4|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated
 16. Parameter Settings for User Entity Instance: audio_data_ram:u4|altsyncram:altsyncram_component
 17. Parameter Settings for User Entity Instance: clock_Audio:u1|altpll:altpll_component
 18. altsyncram Parameter Settings by Entity Instance
 19. altpll Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "I2C_Controller:u2"
 21. Port Connectivity Checks: "audio_data_ram:u4"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Jul 25 10:46:07 2024          ;
; Quartus Prime Version              ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                      ; top                                            ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 191                                            ;
;     Total combinational functions  ; 172                                            ;
;     Dedicated logic registers      ; 81                                             ;
; Total registers                    ; 81                                             ;
; Total pins                         ; 11                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 1,048,576                                      ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; top                ; top                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                  ; Library ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------+---------+
; I2C_Controller.v                 ; yes             ; User Verilog HDL File                  ; D:/2024/FPGA/codeFPGAL_LIB/AUDIO/I2C_Controller.v             ;         ;
; top.v                            ; yes             ; User Verilog HDL File                  ; D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v                        ;         ;
; clock_Audio.v                    ; yes             ; User Wizard-Generated File             ; D:/2024/FPGA/codeFPGAL_LIB/AUDIO/clock_Audio.v                ;         ;
; audio_gen.v                      ; yes             ; User Verilog HDL File                  ; D:/2024/FPGA/codeFPGAL_LIB/AUDIO/audio_gen.v                  ;         ;
; audio_data_ram.v                 ; yes             ; User Wizard-Generated File             ; D:/2024/FPGA/codeFPGAL_LIB/AUDIO/audio_data_ram.v             ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; d:/fpga/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; d:/fpga/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; d:/fpga/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                           ; d:/fpga/quartus/libraries/megafunctions/aglobal221.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; d:/fpga/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; d:/fpga/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; d:/fpga/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; d:/fpga/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_e3i1.tdf           ; yes             ; Auto-Generated Megafunction            ; D:/2024/FPGA/codeFPGAL_LIB/AUDIO/db/altsyncram_e3i1.tdf       ;         ;
; mem.mif                          ; yes             ; Auto-Found Memory Initialization File  ; D:/2024/FPGA/codeFPGAL_LIB/AUDIO/mem.mif                      ;         ;
; db/decode_rsa.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/2024/FPGA/codeFPGAL_LIB/AUDIO/db/decode_rsa.tdf            ;         ;
; db/decode_k8a.tdf                ; yes             ; Auto-Generated Megafunction            ; D:/2024/FPGA/codeFPGAL_LIB/AUDIO/db/decode_k8a.tdf            ;         ;
; db/mux_qob.tdf                   ; yes             ; Auto-Generated Megafunction            ; D:/2024/FPGA/codeFPGAL_LIB/AUDIO/db/mux_qob.tdf               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; d:/fpga/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; d:/fpga/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; d:/fpga/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; d:/fpga/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/clock_audio_altpll.v          ; yes             ; Auto-Generated Megafunction            ; D:/2024/FPGA/codeFPGAL_LIB/AUDIO/db/clock_audio_altpll.v      ;         ;
+----------------------------------+-----------------+----------------------------------------+---------------------------------------------------------------+---------+


+-----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                     ;
+---------------------------------------------+-------------------+
; Resource                                    ; Usage             ;
+---------------------------------------------+-------------------+
; Estimated Total logic elements              ; 191               ;
;                                             ;                   ;
; Total combinational functions               ; 172               ;
; Logic element usage by number of LUT inputs ;                   ;
;     -- 4 input functions                    ; 101               ;
;     -- 3 input functions                    ; 31                ;
;     -- <=2 input functions                  ; 40                ;
;                                             ;                   ;
; Logic elements by mode                      ;                   ;
;     -- normal mode                          ; 138               ;
;     -- arithmetic mode                      ; 34                ;
;                                             ;                   ;
; Total registers                             ; 81                ;
;     -- Dedicated logic registers            ; 81                ;
;     -- I/O registers                        ; 0                 ;
;                                             ;                   ;
; I/O pins                                    ; 11                ;
; Total memory bits                           ; 1048576           ;
;                                             ;                   ;
; Embedded Multiplier 9-bit elements          ; 0                 ;
;                                             ;                   ;
; Total PLLs                                  ; 1                 ;
;     -- PLLs                                 ; 1                 ;
;                                             ;                   ;
; Maximum fan-out node                        ; clock_50Mhz~input ;
; Maximum fan-out                             ; 132               ;
; Total fan-out                               ; 2915              ;
; Average fan-out                             ; 7.20              ;
+---------------------------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                          ; Entity Name        ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |top                                         ; 172 (28)            ; 81 (37)                   ; 1048576     ; 0            ; 0       ; 0         ; 11   ; 0            ; |top                                                                                                         ; top                ; work         ;
;    |I2C_Controller:u2|                       ; 21 (21)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|I2C_Controller:u2                                                                                       ; I2C_Controller     ; work         ;
;    |audio_data_ram:u4|                       ; 87 (0)              ; 3 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|audio_data_ram:u4                                                                                       ; audio_data_ram     ; work         ;
;       |altsyncram:altsyncram_component|      ; 87 (0)              ; 3 (0)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|audio_data_ram:u4|altsyncram:altsyncram_component                                                       ; altsyncram         ; work         ;
;          |altsyncram_e3i1:auto_generated|    ; 87 (0)              ; 3 (3)                     ; 1048576     ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|audio_data_ram:u4|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated                        ; altsyncram_e3i1    ; work         ;
;             |decode_k8a:rden_decode|         ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|audio_data_ram:u4|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|decode_k8a:rden_decode ; decode_k8a         ; work         ;
;             |mux_qob:mux2|                   ; 80 (80)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|audio_data_ram:u4|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|mux_qob:mux2           ; mux_qob            ; work         ;
;    |audio_gen:u3|                            ; 36 (36)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|audio_gen:u3                                                                                            ; audio_gen          ; work         ;
;    |clock_Audio:u1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock_Audio:u1                                                                                          ; clock_Audio        ; work         ;
;       |altpll:altpll_component|              ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock_Audio:u1|altpll:altpll_component                                                                  ; altpll             ; work         ;
;          |clock_Audio_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|clock_Audio:u1|altpll:altpll_component|clock_Audio_altpll:auto_generated                                ; clock_Audio_altpll ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------+
; Name                                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size    ; MIF     ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------+
; audio_data_ram:u4|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 65536        ; 16           ; --           ; --           ; 1048576 ; mem.mif ;
+---------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+---------+---------+


+-----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                     ;
+--------+--------------+---------+--------------+--------------+------------------------+------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance        ; IP Include File  ;
+--------+--------------+---------+--------------+--------------+------------------------+------------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |top|clock_Audio:u1    ; clock_Audio.v    ;
; Altera ; RAM: 1-PORT  ; 22.1    ; N/A          ; N/A          ; |top|audio_data_ram:u4 ; audio_data_ram.v ;
+--------+--------------+---------+--------------+--------------+------------------------+------------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+----------------------------------------+------------------------------------------+
; Register name                          ; Reason for Removal                       ;
+----------------------------------------+------------------------------------------+
; i2c_run                                ; Stuck at VCC due to stuck port data_in   ;
; audio_data[16]                         ; Merged with audio_data[0]                ;
; data_i2c_in[0..22]                     ; Merged with data_i2c_in[23]              ;
; audio_data[15]                         ; Merged with audio_data[31]               ;
; audio_data[14]                         ; Merged with audio_data[30]               ;
; audio_data[13]                         ; Merged with audio_data[29]               ;
; audio_data[12]                         ; Merged with audio_data[28]               ;
; audio_data[11]                         ; Merged with audio_data[27]               ;
; audio_data[10]                         ; Merged with audio_data[26]               ;
; audio_data[9]                          ; Merged with audio_data[25]               ;
; audio_data[8]                          ; Merged with audio_data[24]               ;
; audio_data[7]                          ; Merged with audio_data[23]               ;
; audio_data[6]                          ; Merged with audio_data[22]               ;
; audio_data[5]                          ; Merged with audio_data[21]               ;
; audio_data[4]                          ; Merged with audio_data[20]               ;
; audio_data[3]                          ; Merged with audio_data[19]               ;
; audio_data[2]                          ; Merged with audio_data[18]               ;
; audio_data[1]                          ; Merged with audio_data[17]               ;
; audio_gen:u3|da_data_out[16]           ; Merged with audio_gen:u3|da_data_out[0]  ;
; audio_gen:u3|da_data_out[17]           ; Merged with audio_gen:u3|da_data_out[1]  ;
; audio_gen:u3|da_data_out[18]           ; Merged with audio_gen:u3|da_data_out[2]  ;
; audio_gen:u3|da_data_out[19]           ; Merged with audio_gen:u3|da_data_out[3]  ;
; audio_gen:u3|da_data_out[20]           ; Merged with audio_gen:u3|da_data_out[4]  ;
; audio_gen:u3|da_data_out[21]           ; Merged with audio_gen:u3|da_data_out[5]  ;
; audio_gen:u3|da_data_out[22]           ; Merged with audio_gen:u3|da_data_out[6]  ;
; audio_gen:u3|da_data_out[23]           ; Merged with audio_gen:u3|da_data_out[7]  ;
; audio_gen:u3|da_data_out[24]           ; Merged with audio_gen:u3|da_data_out[8]  ;
; audio_gen:u3|da_data_out[25]           ; Merged with audio_gen:u3|da_data_out[9]  ;
; audio_gen:u3|da_data_out[26]           ; Merged with audio_gen:u3|da_data_out[10] ;
; audio_gen:u3|da_data_out[27]           ; Merged with audio_gen:u3|da_data_out[11] ;
; audio_gen:u3|da_data_out[28]           ; Merged with audio_gen:u3|da_data_out[12] ;
; audio_gen:u3|da_data_out[29]           ; Merged with audio_gen:u3|da_data_out[13] ;
; audio_gen:u3|da_data_out[30]           ; Merged with audio_gen:u3|da_data_out[14] ;
; audio_gen:u3|da_data_out[31]           ; Merged with audio_gen:u3|da_data_out[15] ;
; I2C_Controller:u2|SD[1..23]            ; Merged with I2C_Controller:u2|SD[0]      ;
; stt_led                                ; Stuck at GND due to stuck port data_in   ;
; data_i2c_in[23]                        ; Stuck at GND due to stuck port data_in   ;
; I2C_Controller:u2|SD[0]                ; Stuck at GND due to stuck port data_in   ;
; Total Number of Removed Registers = 82 ;                                          ;
+----------------------------------------+------------------------------------------+


+--------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                          ;
+-----------------+---------------------------+----------------------------------------+
; Register name   ; Reason for Removal        ; Registers Removed due to This Register ;
+-----------------+---------------------------+----------------------------------------+
; data_i2c_in[23] ; Stuck at GND              ; I2C_Controller:u2|SD[0]                ;
;                 ; due to stuck port data_in ;                                        ;
+-----------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 81    ;
; Number of registers using Synchronous Clear  ; 26    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 45    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; I2C_Controller:u2|SD_COUNTER[4]        ; 7       ;
; I2C_Controller:u2|SD_COUNTER[1]        ; 6       ;
; I2C_Controller:u2|SD_COUNTER[2]        ; 8       ;
; I2C_Controller:u2|SD_COUNTER[3]        ; 8       ;
; I2C_Controller:u2|SD_COUNTER[0]        ; 8       ;
; I2C_Controller:u2|SD_COUNTER[5]        ; 6       ;
; I2C_Controller:u2|SCLK                 ; 2       ;
; I2C_Controller:u2|SDO                  ; 4       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|audio_gen:u3|data_index[4] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for audio_data_ram:u4|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_data_ram:u4|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                            ;
; WIDTH_A                            ; 16                   ; Signed Integer                     ;
; WIDTHAD_A                          ; 16                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 65536                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; mem.mif              ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_e3i1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: clock_Audio:u1|altpll:altpll_component ;
+-------------------------------+-------------------------------+---------------------+
; Parameter Name                ; Value                         ; Type                ;
+-------------------------------+-------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                        ; Untyped             ;
; PLL_TYPE                      ; AUTO                          ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=clock_Audio ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                           ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                          ; Untyped             ;
; SCAN_CHAIN                    ; LONG                          ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                        ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                         ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                             ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                            ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                             ; Untyped             ;
; LOCK_HIGH                     ; 1                             ; Untyped             ;
; LOCK_LOW                      ; 1                             ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                             ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                             ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                           ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                           ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                           ; Untyped             ;
; SKIP_VCO                      ; OFF                           ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                             ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                          ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                       ; Untyped             ;
; BANDWIDTH                     ; 0                             ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                          ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                             ; Untyped             ;
; DOWN_SPREAD                   ; 0                             ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                           ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                           ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                             ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                             ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                             ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                             ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                             ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                             ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                             ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                             ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                             ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 6                             ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                             ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                             ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                             ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                             ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                             ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                             ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                             ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                             ; Untyped             ;
; CLK1_DIVIDE_BY                ; 2500                          ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 25                            ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                             ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                             ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                             ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                             ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                             ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                             ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                             ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                             ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                             ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                             ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                             ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                             ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                             ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                             ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                             ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                             ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                            ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                            ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                            ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                            ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                            ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                            ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                            ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                            ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                            ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                            ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                           ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                           ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                         ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                        ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                        ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                        ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                             ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                             ; Untyped             ;
; DPA_DIVIDER                   ; 0                             ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                             ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                             ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                             ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                             ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                             ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                             ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                             ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                             ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                             ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                             ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                             ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                             ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                             ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                             ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                             ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                             ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                            ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                            ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                            ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                            ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                             ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                             ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                             ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                             ; Untyped             ;
; VCO_MIN                       ; 0                             ; Untyped             ;
; VCO_MAX                       ; 0                             ; Untyped             ;
; VCO_CENTER                    ; 0                             ; Untyped             ;
; PFD_MIN                       ; 0                             ; Untyped             ;
; PFD_MAX                       ; 0                             ; Untyped             ;
; M_INITIAL                     ; 0                             ; Untyped             ;
; M                             ; 0                             ; Untyped             ;
; N                             ; 1                             ; Untyped             ;
; M2                            ; 1                             ; Untyped             ;
; N2                            ; 1                             ; Untyped             ;
; SS                            ; 1                             ; Untyped             ;
; C0_HIGH                       ; 0                             ; Untyped             ;
; C1_HIGH                       ; 0                             ; Untyped             ;
; C2_HIGH                       ; 0                             ; Untyped             ;
; C3_HIGH                       ; 0                             ; Untyped             ;
; C4_HIGH                       ; 0                             ; Untyped             ;
; C5_HIGH                       ; 0                             ; Untyped             ;
; C6_HIGH                       ; 0                             ; Untyped             ;
; C7_HIGH                       ; 0                             ; Untyped             ;
; C8_HIGH                       ; 0                             ; Untyped             ;
; C9_HIGH                       ; 0                             ; Untyped             ;
; C0_LOW                        ; 0                             ; Untyped             ;
; C1_LOW                        ; 0                             ; Untyped             ;
; C2_LOW                        ; 0                             ; Untyped             ;
; C3_LOW                        ; 0                             ; Untyped             ;
; C4_LOW                        ; 0                             ; Untyped             ;
; C5_LOW                        ; 0                             ; Untyped             ;
; C6_LOW                        ; 0                             ; Untyped             ;
; C7_LOW                        ; 0                             ; Untyped             ;
; C8_LOW                        ; 0                             ; Untyped             ;
; C9_LOW                        ; 0                             ; Untyped             ;
; C0_INITIAL                    ; 0                             ; Untyped             ;
; C1_INITIAL                    ; 0                             ; Untyped             ;
; C2_INITIAL                    ; 0                             ; Untyped             ;
; C3_INITIAL                    ; 0                             ; Untyped             ;
; C4_INITIAL                    ; 0                             ; Untyped             ;
; C5_INITIAL                    ; 0                             ; Untyped             ;
; C6_INITIAL                    ; 0                             ; Untyped             ;
; C7_INITIAL                    ; 0                             ; Untyped             ;
; C8_INITIAL                    ; 0                             ; Untyped             ;
; C9_INITIAL                    ; 0                             ; Untyped             ;
; C0_MODE                       ; BYPASS                        ; Untyped             ;
; C1_MODE                       ; BYPASS                        ; Untyped             ;
; C2_MODE                       ; BYPASS                        ; Untyped             ;
; C3_MODE                       ; BYPASS                        ; Untyped             ;
; C4_MODE                       ; BYPASS                        ; Untyped             ;
; C5_MODE                       ; BYPASS                        ; Untyped             ;
; C6_MODE                       ; BYPASS                        ; Untyped             ;
; C7_MODE                       ; BYPASS                        ; Untyped             ;
; C8_MODE                       ; BYPASS                        ; Untyped             ;
; C9_MODE                       ; BYPASS                        ; Untyped             ;
; C0_PH                         ; 0                             ; Untyped             ;
; C1_PH                         ; 0                             ; Untyped             ;
; C2_PH                         ; 0                             ; Untyped             ;
; C3_PH                         ; 0                             ; Untyped             ;
; C4_PH                         ; 0                             ; Untyped             ;
; C5_PH                         ; 0                             ; Untyped             ;
; C6_PH                         ; 0                             ; Untyped             ;
; C7_PH                         ; 0                             ; Untyped             ;
; C8_PH                         ; 0                             ; Untyped             ;
; C9_PH                         ; 0                             ; Untyped             ;
; L0_HIGH                       ; 1                             ; Untyped             ;
; L1_HIGH                       ; 1                             ; Untyped             ;
; G0_HIGH                       ; 1                             ; Untyped             ;
; G1_HIGH                       ; 1                             ; Untyped             ;
; G2_HIGH                       ; 1                             ; Untyped             ;
; G3_HIGH                       ; 1                             ; Untyped             ;
; E0_HIGH                       ; 1                             ; Untyped             ;
; E1_HIGH                       ; 1                             ; Untyped             ;
; E2_HIGH                       ; 1                             ; Untyped             ;
; E3_HIGH                       ; 1                             ; Untyped             ;
; L0_LOW                        ; 1                             ; Untyped             ;
; L1_LOW                        ; 1                             ; Untyped             ;
; G0_LOW                        ; 1                             ; Untyped             ;
; G1_LOW                        ; 1                             ; Untyped             ;
; G2_LOW                        ; 1                             ; Untyped             ;
; G3_LOW                        ; 1                             ; Untyped             ;
; E0_LOW                        ; 1                             ; Untyped             ;
; E1_LOW                        ; 1                             ; Untyped             ;
; E2_LOW                        ; 1                             ; Untyped             ;
; E3_LOW                        ; 1                             ; Untyped             ;
; L0_INITIAL                    ; 1                             ; Untyped             ;
; L1_INITIAL                    ; 1                             ; Untyped             ;
; G0_INITIAL                    ; 1                             ; Untyped             ;
; G1_INITIAL                    ; 1                             ; Untyped             ;
; G2_INITIAL                    ; 1                             ; Untyped             ;
; G3_INITIAL                    ; 1                             ; Untyped             ;
; E0_INITIAL                    ; 1                             ; Untyped             ;
; E1_INITIAL                    ; 1                             ; Untyped             ;
; E2_INITIAL                    ; 1                             ; Untyped             ;
; E3_INITIAL                    ; 1                             ; Untyped             ;
; L0_MODE                       ; BYPASS                        ; Untyped             ;
; L1_MODE                       ; BYPASS                        ; Untyped             ;
; G0_MODE                       ; BYPASS                        ; Untyped             ;
; G1_MODE                       ; BYPASS                        ; Untyped             ;
; G2_MODE                       ; BYPASS                        ; Untyped             ;
; G3_MODE                       ; BYPASS                        ; Untyped             ;
; E0_MODE                       ; BYPASS                        ; Untyped             ;
; E1_MODE                       ; BYPASS                        ; Untyped             ;
; E2_MODE                       ; BYPASS                        ; Untyped             ;
; E3_MODE                       ; BYPASS                        ; Untyped             ;
; L0_PH                         ; 0                             ; Untyped             ;
; L1_PH                         ; 0                             ; Untyped             ;
; G0_PH                         ; 0                             ; Untyped             ;
; G1_PH                         ; 0                             ; Untyped             ;
; G2_PH                         ; 0                             ; Untyped             ;
; G3_PH                         ; 0                             ; Untyped             ;
; E0_PH                         ; 0                             ; Untyped             ;
; E1_PH                         ; 0                             ; Untyped             ;
; E2_PH                         ; 0                             ; Untyped             ;
; E3_PH                         ; 0                             ; Untyped             ;
; M_PH                          ; 0                             ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                           ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                           ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                           ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                           ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                           ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                           ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                           ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                           ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                           ; Untyped             ;
; CLK0_COUNTER                  ; G0                            ; Untyped             ;
; CLK1_COUNTER                  ; G0                            ; Untyped             ;
; CLK2_COUNTER                  ; G0                            ; Untyped             ;
; CLK3_COUNTER                  ; G0                            ; Untyped             ;
; CLK4_COUNTER                  ; G0                            ; Untyped             ;
; CLK5_COUNTER                  ; G0                            ; Untyped             ;
; CLK6_COUNTER                  ; E0                            ; Untyped             ;
; CLK7_COUNTER                  ; E1                            ; Untyped             ;
; CLK8_COUNTER                  ; E2                            ; Untyped             ;
; CLK9_COUNTER                  ; E3                            ; Untyped             ;
; L0_TIME_DELAY                 ; 0                             ; Untyped             ;
; L1_TIME_DELAY                 ; 0                             ; Untyped             ;
; G0_TIME_DELAY                 ; 0                             ; Untyped             ;
; G1_TIME_DELAY                 ; 0                             ; Untyped             ;
; G2_TIME_DELAY                 ; 0                             ; Untyped             ;
; G3_TIME_DELAY                 ; 0                             ; Untyped             ;
; E0_TIME_DELAY                 ; 0                             ; Untyped             ;
; E1_TIME_DELAY                 ; 0                             ; Untyped             ;
; E2_TIME_DELAY                 ; 0                             ; Untyped             ;
; E3_TIME_DELAY                 ; 0                             ; Untyped             ;
; M_TIME_DELAY                  ; 0                             ; Untyped             ;
; N_TIME_DELAY                  ; 0                             ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                            ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                            ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                            ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                            ; Untyped             ;
; ENABLE0_COUNTER               ; L0                            ; Untyped             ;
; ENABLE1_COUNTER               ; L0                            ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                             ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                     ; Untyped             ;
; LOOP_FILTER_C                 ; 5                             ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                          ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                          ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                          ; Untyped             ;
; VCO_POST_SCALE                ; 0                             ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                             ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                             ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                             ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E                  ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY             ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY             ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY             ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY             ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                     ; Untyped             ;
; PORT_CLK1                     ; PORT_USED                     ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                   ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                   ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                   ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                   ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY             ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY             ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                   ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                     ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                   ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                   ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                   ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                   ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                   ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                   ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                   ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                   ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                   ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY             ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY             ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                   ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                   ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY             ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                   ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                   ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                   ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                   ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                   ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY             ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY             ; Untyped             ;
; M_TEST_SOURCE                 ; 5                             ; Untyped             ;
; C0_TEST_SOURCE                ; 5                             ; Untyped             ;
; C1_TEST_SOURCE                ; 5                             ; Untyped             ;
; C2_TEST_SOURCE                ; 5                             ; Untyped             ;
; C3_TEST_SOURCE                ; 5                             ; Untyped             ;
; C4_TEST_SOURCE                ; 5                             ; Untyped             ;
; C5_TEST_SOURCE                ; 5                             ; Untyped             ;
; C6_TEST_SOURCE                ; 5                             ; Untyped             ;
; C7_TEST_SOURCE                ; 5                             ; Untyped             ;
; C8_TEST_SOURCE                ; 5                             ; Untyped             ;
; C9_TEST_SOURCE                ; 5                             ; Untyped             ;
; CBXI_PARAMETER                ; clock_Audio_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                          ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                             ; Untyped             ;
; WIDTH_CLOCK                   ; 5                             ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                             ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                           ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E                  ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                        ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                           ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                            ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                           ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                            ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                           ; IGNORE_CASCADE      ;
+-------------------------------+-------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                              ;
+-------------------------------------------+---------------------------------------------------+
; Name                                      ; Value                                             ;
+-------------------------------------------+---------------------------------------------------+
; Number of entity instances                ; 1                                                 ;
; Entity Instance                           ; audio_data_ram:u4|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                       ;
;     -- WIDTH_A                            ; 16                                                ;
;     -- NUMWORDS_A                         ; 65536                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                      ;
;     -- WIDTH_B                            ; 1                                                 ;
;     -- NUMWORDS_B                         ; 1                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                         ;
+-------------------------------------------+---------------------------------------------------+


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; clock_Audio:u1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_Controller:u2"                                                                  ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; END  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; W_R  ; Input  ; Info     ; Stuck at VCC                                                                        ;
; ACK  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_data_ram:u4"                                                                                                                                                                   ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (18 bits) is wider than the input port (16 bits) it drives.  The 2 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; wren    ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 11                          ;
; cycloneiii_ff         ; 81                          ;
;     CLR               ; 18                          ;
;     ENA               ; 16                          ;
;     ENA CLR           ; 9                           ;
;     ENA CLR SCLR      ; 18                          ;
;     SCLR              ; 8                           ;
;     plain             ; 12                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 172                         ;
;     arith             ; 34                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 33                          ;
;     normal            ; 138                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 101                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 128                         ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.47                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Processing started: Thu Jul 25 10:45:59 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (10238): Verilog Module Declaration warning at I2C_Controller.v(55): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "I2C_Controller" File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/I2C_Controller.v Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file clock_audio.v
    Info (12023): Found entity 1: clock_Audio File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/clock_Audio.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file audio_gen.v
    Info (12023): Found entity 1: audio_gen File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/audio_gen.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file audio_data_import.v
    Info (12023): Found entity 1: audio_data_import File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/audio_data_import.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file audio_data_ram.v
    Info (12023): Found entity 1: audio_data_ram File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/audio_data_ram.v Line: 40
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10240): Verilog HDL Always Construct warning at top.v(54): inferring latch(es) for variable "stt_setIC", which holds its previous value in one or more paths through the always construct File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 54
Warning (10230): Verilog HDL assignment warning at top.v(98): truncated value with size 32 to match size of target (3) File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 98
Warning (10230): Verilog HDL assignment warning at top.v(105): truncated value with size 32 to match size of target (18) File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 105
Info (10041): Inferred latch for "stt_setIC[0]" at top.v(54) File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 54
Info (10041): Inferred latch for "stt_setIC[1]" at top.v(54) File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 54
Info (10041): Inferred latch for "stt_setIC[2]" at top.v(54) File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 54
Info (10041): Inferred latch for "stt_setIC[3]" at top.v(54) File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 54
Info (12128): Elaborating entity "audio_data_ram" for hierarchy "audio_data_ram:u4" File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 126
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_data_ram:u4|altsyncram:altsyncram_component" File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/audio_data_ram.v Line: 86
Info (12130): Elaborated megafunction instantiation "audio_data_ram:u4|altsyncram:altsyncram_component" File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/audio_data_ram.v Line: 86
Info (12133): Instantiated megafunction "audio_data_ram:u4|altsyncram:altsyncram_component" with the following parameter: File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/audio_data_ram.v Line: 86
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "mem.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "65536"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "widthad_a" = "16"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e3i1.tdf
    Info (12023): Found entity 1: altsyncram_e3i1 File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/db/altsyncram_e3i1.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_e3i1" for hierarchy "audio_data_ram:u4|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/db/decode_rsa.tdf Line: 23
Info (12128): Elaborating entity "decode_rsa" for hierarchy "audio_data_ram:u4|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|decode_rsa:decode3" File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/db/altsyncram_e3i1.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf
    Info (12023): Found entity 1: decode_k8a File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/db/decode_k8a.tdf Line: 23
Info (12128): Elaborating entity "decode_k8a" for hierarchy "audio_data_ram:u4|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|decode_k8a:rden_decode" File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/db/altsyncram_e3i1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_qob.tdf
    Info (12023): Found entity 1: mux_qob File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/db/mux_qob.tdf Line: 23
Info (12128): Elaborating entity "mux_qob" for hierarchy "audio_data_ram:u4|altsyncram:altsyncram_component|altsyncram_e3i1:auto_generated|mux_qob:mux2" File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/db/altsyncram_e3i1.tdf Line: 46
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_Controller:u2" File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 142
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1) File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/I2C_Controller.v Line: 78
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1) File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/I2C_Controller.v Line: 77
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6) File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/I2C_Controller.v Line: 90
Info (12128): Elaborating entity "clock_Audio" for hierarchy "clock_Audio:u1" File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 149
Info (12128): Elaborating entity "altpll" for hierarchy "clock_Audio:u1|altpll:altpll_component" File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/clock_Audio.v Line: 95
Info (12130): Elaborated megafunction instantiation "clock_Audio:u1|altpll:altpll_component" File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/clock_Audio.v Line: 95
Info (12133): Instantiated megafunction "clock_Audio:u1|altpll:altpll_component" with the following parameter: File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/clock_Audio.v Line: 95
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "25"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "6"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2500"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=clock_Audio"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/clock_audio_altpll.v
    Info (12023): Found entity 1: clock_Audio_altpll File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/db/clock_audio_altpll.v Line: 30
Info (12128): Elaborating entity "clock_Audio_altpll" for hierarchy "clock_Audio:u1|altpll:altpll_component|clock_Audio_altpll:auto_generated" File: d:/fpga/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "audio_gen" for hierarchy "audio_gen:u3" File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 157
Warning (10230): Verilog HDL assignment warning at audio_gen.v(27): truncated value with size 32 to match size of target (8) File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/audio_gen.v Line: 27
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/I2C_Controller.v Line: 72
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "pin_led_ready" is stuck at GND File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 20
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "pin_setup" File: D:/2024/FPGA/codeFPGAL_LIB/AUDIO/top.v Line: 19
Info (21057): Implemented 332 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 6 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 192 logic cells
    Info (21064): Implemented 128 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings
    Info: Peak virtual memory: 4797 megabytes
    Info: Processing ended: Thu Jul 25 10:46:07 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:08


