# VHDL-codes-sequential-circuits

This project contains all of the VHDL codes for sequential circuits that I have practiced.
The outputs of the codes are as follows and the codes are provided in the respective repositories.

## Two 8-bit Registers controlled by a 2:1 MUX
#### Circuit

![](A%20MUX%20(2:1)%20with%202%20Registers%20(8-bit)/ex_24_ckt.png)
#### Output

![](A%20MUX%20(2:1)%20with%202%20Registers%20(8-bit)/ex_24_op.png)

## Counter (8 bit)
#### Counts to the value set in Max_count
![](Counter%20(8bit)/Counter.png)

## D flip-flop
#### [using all conditional methods(wait (no reset), wait (synchronous reset) , asynchronous reset, asynchronous reset with enable)]
![](D%20flip-flop/D_flip_flop.png)

## Data Register (8bit)
![](Data%20Register%20(8bit)/data_reg.png)
![](Data%20Register%20(8bit)/data_reg_op.png)

## FIFO memory (8x9)
#### 8-deep, 9 bits wide.
![](FIFO%20memory%20(8x9)/fifo.png)

## A Finite State Machine (FSM)
#### Designed according to the following diagram.
![](FSM/fig.png)
![](FSM/FSM_op.png)

## Memory (8bit) (using D flip-flop)
![](Memory%20(using%20D%20flip-flop)/Memory_Dff.png)
![](Memory%20(using%20D%20flip-flop)/Memory_Dff2.png)

## RAM (128 by 32 single-port)
![](RAM%20(Single%20port)/RAM%20(128%20by%2032)%20(single-port).png)

## ROM
##### The data is obtained after one cycle from when address is called. 
![](ROM/ROM.png)

## Register file
#### Register Files allow addressing of registers.
##### (only code) 
![](Register%20File/Register_File_fig.png)

## Shift Register (4bit)
![](Shift%20Register%20(4bit)/Shift_Register.png)
![](Shift%20Register%20(4bit)/Shift_Register_op.png)
