#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000129ed30 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000000008ecc60_0 .net "alucontrol", 2 0, v0000000001296790_0;  1 drivers
v00000000008ed160_0 .net "alusrca", 0 0, L_00000000008f00e0;  1 drivers
v00000000008ecd00_0 .net "alusrcb", 1 0, L_00000000008efc80;  1 drivers
v00000000008ed7a0_0 .var "clk", 0 0;
v00000000008ece40_0 .var "funct", 5 0;
v00000000008edca0_0 .net "iord", 0 0, L_00000000008eff00;  1 drivers
v00000000008ed840_0 .net "irwrite", 0 0, L_00000000008f0220;  1 drivers
v00000000008ecee0_0 .net "memtoreg", 0 0, L_00000000008efb40;  1 drivers
v00000000008edd40_0 .net "memwrite", 0 0, L_00000000008efbe0;  1 drivers
v00000000008eda20_0 .var "op", 5 0;
v00000000008ede80_0 .net "pcen", 0 0, L_000000000086ff00;  1 drivers
v00000000008f0180_0 .net "pcsrc", 1 0, L_00000000008f0900;  1 drivers
v00000000008f0860_0 .net "regdst", 0 0, L_00000000008efdc0;  1 drivers
v00000000008ef1e0_0 .net "regwrite", 0 0, L_00000000008f02c0;  1 drivers
v00000000008f0f40_0 .var "reset", 0 0;
v00000000008f0a40_0 .var "zero", 0 0;
S_0000000000893780 .scope module, "dut" "controller" 2 13, 3 24 0, S_000000000129ed30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /INPUT 6 "funct";
    .port_info 4 /INPUT 1 "zero";
    .port_info 5 /OUTPUT 1 "pcen";
    .port_info 6 /OUTPUT 1 "memwrite";
    .port_info 7 /OUTPUT 1 "irwrite";
    .port_info 8 /OUTPUT 1 "regwrite";
    .port_info 9 /OUTPUT 1 "alusrca";
    .port_info 10 /OUTPUT 1 "iord";
    .port_info 11 /OUTPUT 1 "memtoreg";
    .port_info 12 /OUTPUT 1 "regdst";
    .port_info 13 /OUTPUT 2 "alusrcb";
    .port_info 14 /OUTPUT 2 "pcsrc";
    .port_info 15 /OUTPUT 3 "alucontrol";
L_000000000086f950 .functor AND 1, L_00000000008efaa0, v00000000008f0a40_0, C4<1>, C4<1>;
L_000000000086ff00 .functor OR 1, L_000000000086f950, L_00000000008f0e00, C4<0>, C4<0>;
v00000000008ed0c0_0 .net *"_s0", 0 0, L_000000000086f950;  1 drivers
v00000000008ed480_0 .net "alucontrol", 2 0, v0000000001296790_0;  alias, 1 drivers
v00000000008ec3a0_0 .net "aluop", 1 0, L_00000000008ef140;  1 drivers
v00000000008edc00_0 .net "alusrca", 0 0, L_00000000008f00e0;  alias, 1 drivers
v00000000008ed200_0 .net "alusrcb", 1 0, L_00000000008efc80;  alias, 1 drivers
v00000000008ecf80_0 .net "branch", 0 0, L_00000000008efaa0;  1 drivers
v00000000008ec8a0_0 .net "clk", 0 0, v00000000008ed7a0_0;  1 drivers
v00000000008edde0_0 .net "funct", 5 0, v00000000008ece40_0;  1 drivers
v00000000008ec940_0 .net "iord", 0 0, L_00000000008eff00;  alias, 1 drivers
v00000000008ed980_0 .net "irwrite", 0 0, L_00000000008f0220;  alias, 1 drivers
v00000000008ec4e0_0 .net "memtoreg", 0 0, L_00000000008efb40;  alias, 1 drivers
v00000000008ec6c0_0 .net "memwrite", 0 0, L_00000000008efbe0;  alias, 1 drivers
v00000000008ed660_0 .net "op", 5 0, v00000000008eda20_0;  1 drivers
v00000000008ec440_0 .net "pcen", 0 0, L_000000000086ff00;  alias, 1 drivers
v00000000008ed700_0 .net "pcsrc", 1 0, L_00000000008f0900;  alias, 1 drivers
v00000000008ec080_0 .net "pcwrite", 0 0, L_00000000008f0e00;  1 drivers
v00000000008ec580_0 .net "regdst", 0 0, L_00000000008efdc0;  alias, 1 drivers
v00000000008ec620_0 .net "regwrite", 0 0, L_00000000008f02c0;  alias, 1 drivers
v00000000008ec9e0_0 .net "reset", 0 0, v00000000008f0f40_0;  1 drivers
v00000000008ecda0_0 .net "zero", 0 0, v00000000008f0a40_0;  1 drivers
S_0000000000893d30 .scope module, "ad" "aludec" 3 40, 3 139 0, S_0000000000893780;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct";
    .port_info 1 /INPUT 2 "aluop";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0000000001296790_0 .var "alucontrol", 2 0;
v0000000001296830_0 .net "aluop", 1 0, L_00000000008ef140;  alias, 1 drivers
v00000000012968d0_0 .net "funct", 5 0, v00000000008ece40_0;  alias, 1 drivers
E_0000000000873220 .event edge, v0000000001296830_0, v00000000012968d0_0;
S_000000000129e500 .scope module, "md" "maindec" 3 36, 3 51 0, S_0000000000893780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 6 "op";
    .port_info 3 /OUTPUT 1 "pcwrite";
    .port_info 4 /OUTPUT 1 "memwrite";
    .port_info 5 /OUTPUT 1 "irwrite";
    .port_info 6 /OUTPUT 1 "regwrite";
    .port_info 7 /OUTPUT 1 "alusrca";
    .port_info 8 /OUTPUT 1 "branch";
    .port_info 9 /OUTPUT 1 "iord";
    .port_info 10 /OUTPUT 1 "memtoreg";
    .port_info 11 /OUTPUT 1 "regdst";
    .port_info 12 /OUTPUT 2 "alusrcb";
    .port_info 13 /OUTPUT 2 "pcsrc";
    .port_info 14 /OUTPUT 2 "aluop";
P_0000000000884b70 .param/l "ADDI" 0 3 75, C4<001000>;
P_0000000000884ba8 .param/l "ADDIEX" 0 3 67, C4<1001>;
P_0000000000884be0 .param/l "ADDIWB" 0 3 68, C4<1010>;
P_0000000000884c18 .param/l "BEQ" 0 3 74, C4<000100>;
P_0000000000884c50 .param/l "BEQEX" 0 3 66, C4<1000>;
P_0000000000884c88 .param/l "DECODE" 0 3 59, C4<0001>;
P_0000000000884cc0 .param/l "FETCH" 0 3 58, C4<0000>;
P_0000000000884cf8 .param/l "J" 0 3 76, C4<000010>;
P_0000000000884d30 .param/l "JEX" 0 3 69, C4<1011>;
P_0000000000884d68 .param/l "LW" 0 3 71, C4<100011>;
P_0000000000884da0 .param/l "MEMADR" 0 3 60, C4<0010>;
P_0000000000884dd8 .param/l "MEMRD" 0 3 61, C4<0011>;
P_0000000000884e10 .param/l "MEMWB" 0 3 62, C4<0100>;
P_0000000000884e48 .param/l "MEMWR" 0 3 63, C4<0101>;
P_0000000000884e80 .param/l "RTYPE" 0 3 73, C4<000000>;
P_0000000000884eb8 .param/l "RTYPEEX" 0 3 64, C4<0110>;
P_0000000000884ef0 .param/l "RTYPEWB" 0 3 65, C4<0111>;
P_0000000000884f28 .param/l "SW" 0 3 72, C4<101011>;
v00000000008ec760_0 .net *"_s14", 14 0, v00000000008ecbc0_0;  1 drivers
v00000000008ec260_0 .net "aluop", 1 0, L_00000000008ef140;  alias, 1 drivers
v00000000008ed2a0_0 .net "alusrca", 0 0, L_00000000008f00e0;  alias, 1 drivers
v00000000008ed3e0_0 .net "alusrcb", 1 0, L_00000000008efc80;  alias, 1 drivers
v00000000008edb60_0 .net "branch", 0 0, L_00000000008efaa0;  alias, 1 drivers
v00000000008ec300_0 .net "clk", 0 0, v00000000008ed7a0_0;  alias, 1 drivers
v00000000008ecbc0_0 .var "controls", 14 0;
v00000000008ed520_0 .net "iord", 0 0, L_00000000008eff00;  alias, 1 drivers
v00000000008ed340_0 .net "irwrite", 0 0, L_00000000008f0220;  alias, 1 drivers
v00000000008ec800_0 .net "memtoreg", 0 0, L_00000000008efb40;  alias, 1 drivers
v00000000008eca80_0 .net "memwrite", 0 0, L_00000000008efbe0;  alias, 1 drivers
v00000000008ed5c0_0 .var "nextstate", 3 0;
v00000000008ec120_0 .net "op", 5 0, v00000000008eda20_0;  alias, 1 drivers
v00000000008edf20_0 .net "pcsrc", 1 0, L_00000000008f0900;  alias, 1 drivers
v00000000008ec1c0_0 .net "pcwrite", 0 0, L_00000000008f0e00;  alias, 1 drivers
v00000000008ed8e0_0 .net "regdst", 0 0, L_00000000008efdc0;  alias, 1 drivers
v00000000008ed020_0 .net "regwrite", 0 0, L_00000000008f02c0;  alias, 1 drivers
v00000000008edac0_0 .net "reset", 0 0, v00000000008f0f40_0;  alias, 1 drivers
v00000000008ecb20_0 .var "state", 3 0;
E_0000000000872a20 .event edge, v00000000008ecb20_0;
E_0000000000872820 .event edge, v00000000008ecb20_0, v00000000008ec120_0;
E_00000000008732e0 .event posedge, v00000000008edac0_0, v00000000008ec300_0;
L_00000000008f0e00 .part v00000000008ecbc0_0, 14, 1;
L_00000000008efbe0 .part v00000000008ecbc0_0, 13, 1;
L_00000000008f0220 .part v00000000008ecbc0_0, 12, 1;
L_00000000008f02c0 .part v00000000008ecbc0_0, 11, 1;
L_00000000008f00e0 .part v00000000008ecbc0_0, 10, 1;
L_00000000008efaa0 .part v00000000008ecbc0_0, 9, 1;
L_00000000008eff00 .part v00000000008ecbc0_0, 8, 1;
L_00000000008efb40 .part v00000000008ecbc0_0, 7, 1;
L_00000000008efdc0 .part v00000000008ecbc0_0, 6, 1;
L_00000000008efc80 .part v00000000008ecbc0_0, 4, 2;
L_00000000008f0900 .part v00000000008ecbc0_0, 2, 2;
L_00000000008ef140 .part v00000000008ecbc0_0, 0, 2;
    .scope S_000000000129e500;
T_0 ;
    %wait E_00000000008732e0;
    %load/vec4 v00000000008edac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008ecb20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000008ed5c0_0;
    %assign/vec4 v00000000008ecb20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000129e500;
T_1 ;
    %wait E_0000000000872820;
    %load/vec4 v00000000008ecb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.13;
T_1.0 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.13;
T_1.1 ;
    %load/vec4 v00000000008ec120_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.21;
T_1.14 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.21;
T_1.15 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.21;
T_1.16 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.21;
T_1.17 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.21;
T_1.18 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.21;
T_1.19 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.21;
T_1.21 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.2 ;
    %load/vec4 v00000000008ec120_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %pushi/vec4 15, 15, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.25;
T_1.22 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.25;
T_1.23 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.25;
T_1.25 ;
    %pop/vec4 1;
    %jmp T_1.13;
T_1.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.13;
T_1.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.13;
T_1.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.13;
T_1.6 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.13;
T_1.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.13;
T_1.8 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.13;
T_1.9 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.13;
T_1.10 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.13;
T_1.11 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000008ed5c0_0, 0;
    %jmp T_1.13;
T_1.13 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000129e500;
T_2 ;
    %wait E_0000000000872a20;
    %load/vec4 v00000000008ecb20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %pushi/vec4 32767, 32767, 15;
    %assign/vec4 v00000000008ecbc0_0, 0;
    %jmp T_2.13;
T_2.0 ;
    %pushi/vec4 20496, 0, 15;
    %assign/vec4 v00000000008ecbc0_0, 0;
    %jmp T_2.13;
T_2.1 ;
    %pushi/vec4 48, 0, 15;
    %assign/vec4 v00000000008ecbc0_0, 0;
    %jmp T_2.13;
T_2.2 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v00000000008ecbc0_0, 0;
    %jmp T_2.13;
T_2.3 ;
    %pushi/vec4 256, 0, 15;
    %assign/vec4 v00000000008ecbc0_0, 0;
    %jmp T_2.13;
T_2.4 ;
    %pushi/vec4 2176, 0, 15;
    %assign/vec4 v00000000008ecbc0_0, 0;
    %jmp T_2.13;
T_2.5 ;
    %pushi/vec4 8448, 0, 15;
    %assign/vec4 v00000000008ecbc0_0, 0;
    %jmp T_2.13;
T_2.6 ;
    %pushi/vec4 1026, 0, 15;
    %assign/vec4 v00000000008ecbc0_0, 0;
    %jmp T_2.13;
T_2.7 ;
    %pushi/vec4 2112, 0, 15;
    %assign/vec4 v00000000008ecbc0_0, 0;
    %jmp T_2.13;
T_2.8 ;
    %pushi/vec4 1541, 0, 15;
    %assign/vec4 v00000000008ecbc0_0, 0;
    %jmp T_2.13;
T_2.9 ;
    %pushi/vec4 1056, 0, 15;
    %assign/vec4 v00000000008ecbc0_0, 0;
    %jmp T_2.13;
T_2.10 ;
    %pushi/vec4 2048, 0, 15;
    %assign/vec4 v00000000008ecbc0_0, 0;
    %jmp T_2.13;
T_2.11 ;
    %pushi/vec4 16392, 0, 15;
    %assign/vec4 v00000000008ecbc0_0, 0;
    %jmp T_2.13;
T_2.13 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000893d30;
T_3 ;
    %wait E_0000000000873220;
    %load/vec4 v0000000001296830_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %load/vec4 v00000000012968d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0000000001296790_0, 0;
    %jmp T_3.11;
T_3.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000001296790_0, 0;
    %jmp T_3.11;
T_3.6 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000000001296790_0, 0;
    %jmp T_3.11;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001296790_0, 0;
    %jmp T_3.11;
T_3.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000001296790_0, 0;
    %jmp T_3.11;
T_3.9 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000000001296790_0, 0;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000000001296790_0, 0;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000000001296790_0, 0;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000000001296790_0, 0;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000129ed30;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008f0f40_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008f0f40_0, 0;
    %end;
    .thread T_4;
    .scope S_000000000129ed30;
T_5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000008ed7a0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000008ed7a0_0, 0;
    %delay 5, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000129ed30;
T_6 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v00000000008eda20_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v00000000008ece40_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f0a40_0, 0, 1;
    %delay 50, 0;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v00000000008eda20_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v00000000008ece40_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f0a40_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000000008eda20_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v00000000008ece40_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f0a40_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v00000000008eda20_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v00000000008ece40_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008f0a40_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v00000000008eda20_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v00000000008ece40_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f0a40_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v00000000008eda20_0, 0, 6;
    %pushi/vec4 63, 63, 6;
    %store/vec4 v00000000008ece40_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f0a40_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000008eda20_0, 0, 6;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v00000000008ece40_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f0a40_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000008eda20_0, 0, 6;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v00000000008ece40_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f0a40_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000008eda20_0, 0, 6;
    %pushi/vec4 36, 0, 6;
    %store/vec4 v00000000008ece40_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f0a40_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000008eda20_0, 0, 6;
    %pushi/vec4 37, 0, 6;
    %store/vec4 v00000000008ece40_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f0a40_0, 0, 1;
    %delay 40, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v00000000008eda20_0, 0, 6;
    %pushi/vec4 42, 0, 6;
    %store/vec4 v00000000008ece40_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008f0a40_0, 0, 1;
    %delay 40, 0;
    %vpi_call 2 43 "$finish" {0 0 0};
    %end;
    .thread T_6;
    .scope S_000000000129ed30;
T_7 ;
    %vpi_call 2 48 "$dumpfile", "controller_uwu.vcd" {0 0 0};
    %vpi_call 2 49 "$dumpvars" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "controllertest.v";
    "mipsmulti.v";
