#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1676430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x16765c0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x16672d0 .functor NOT 1, L_0x16d5850, C4<0>, C4<0>, C4<0>;
L_0x16d5630 .functor XOR 2, L_0x16d54f0, L_0x16d5590, C4<00>, C4<00>;
L_0x16d5740 .functor XOR 2, L_0x16d5630, L_0x16d56a0, C4<00>, C4<00>;
v0x16cc7a0_0 .net *"_ivl_10", 1 0, L_0x16d56a0;  1 drivers
v0x16cc8a0_0 .net *"_ivl_12", 1 0, L_0x16d5740;  1 drivers
v0x16cc980_0 .net *"_ivl_2", 1 0, L_0x16cfb60;  1 drivers
v0x16cca40_0 .net *"_ivl_4", 1 0, L_0x16d54f0;  1 drivers
v0x16ccb20_0 .net *"_ivl_6", 1 0, L_0x16d5590;  1 drivers
v0x16ccc50_0 .net *"_ivl_8", 1 0, L_0x16d5630;  1 drivers
v0x16ccd30_0 .net "a", 0 0, v0x16c6f20_0;  1 drivers
v0x16ccdd0_0 .net "b", 0 0, v0x16c6fc0_0;  1 drivers
v0x16cce70_0 .net "c", 0 0, v0x16c7060_0;  1 drivers
v0x16ccf10_0 .var "clk", 0 0;
v0x16ccfb0_0 .net "d", 0 0, v0x16c71a0_0;  1 drivers
v0x16cd050_0 .net "out_pos_dut", 0 0, L_0x16d5130;  1 drivers
v0x16cd0f0_0 .net "out_pos_ref", 0 0, L_0x16ce620;  1 drivers
v0x16cd190_0 .net "out_sop_dut", 0 0, L_0x16cf990;  1 drivers
v0x16cd230_0 .net "out_sop_ref", 0 0, L_0x16a16d0;  1 drivers
v0x16cd2d0_0 .var/2u "stats1", 223 0;
v0x16cd370_0 .var/2u "strobe", 0 0;
v0x16cd410_0 .net "tb_match", 0 0, L_0x16d5850;  1 drivers
v0x16cd4e0_0 .net "tb_mismatch", 0 0, L_0x16672d0;  1 drivers
v0x16cd580_0 .net "wavedrom_enable", 0 0, v0x16c7470_0;  1 drivers
v0x16cd650_0 .net "wavedrom_title", 511 0, v0x16c7510_0;  1 drivers
L_0x16cfb60 .concat [ 1 1 0 0], L_0x16ce620, L_0x16a16d0;
L_0x16d54f0 .concat [ 1 1 0 0], L_0x16ce620, L_0x16a16d0;
L_0x16d5590 .concat [ 1 1 0 0], L_0x16d5130, L_0x16cf990;
L_0x16d56a0 .concat [ 1 1 0 0], L_0x16ce620, L_0x16a16d0;
L_0x16d5850 .cmp/eeq 2, L_0x16cfb60, L_0x16d5740;
S_0x1676750 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x16765c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16676b0 .functor AND 1, v0x16c7060_0, v0x16c71a0_0, C4<1>, C4<1>;
L_0x1667a90 .functor NOT 1, v0x16c6f20_0, C4<0>, C4<0>, C4<0>;
L_0x1667e70 .functor NOT 1, v0x16c6fc0_0, C4<0>, C4<0>, C4<0>;
L_0x16680f0 .functor AND 1, L_0x1667a90, L_0x1667e70, C4<1>, C4<1>;
L_0x1680fc0 .functor AND 1, L_0x16680f0, v0x16c7060_0, C4<1>, C4<1>;
L_0x16a16d0 .functor OR 1, L_0x16676b0, L_0x1680fc0, C4<0>, C4<0>;
L_0x16cdaa0 .functor NOT 1, v0x16c6fc0_0, C4<0>, C4<0>, C4<0>;
L_0x16cdb10 .functor OR 1, L_0x16cdaa0, v0x16c71a0_0, C4<0>, C4<0>;
L_0x16cdc20 .functor AND 1, v0x16c7060_0, L_0x16cdb10, C4<1>, C4<1>;
L_0x16cdce0 .functor NOT 1, v0x16c6f20_0, C4<0>, C4<0>, C4<0>;
L_0x16cddb0 .functor OR 1, L_0x16cdce0, v0x16c6fc0_0, C4<0>, C4<0>;
L_0x16cde20 .functor AND 1, L_0x16cdc20, L_0x16cddb0, C4<1>, C4<1>;
L_0x16cdfa0 .functor NOT 1, v0x16c6fc0_0, C4<0>, C4<0>, C4<0>;
L_0x16ce010 .functor OR 1, L_0x16cdfa0, v0x16c71a0_0, C4<0>, C4<0>;
L_0x16cdf30 .functor AND 1, v0x16c7060_0, L_0x16ce010, C4<1>, C4<1>;
L_0x16ce1a0 .functor NOT 1, v0x16c6f20_0, C4<0>, C4<0>, C4<0>;
L_0x16ce2a0 .functor OR 1, L_0x16ce1a0, v0x16c71a0_0, C4<0>, C4<0>;
L_0x16ce360 .functor AND 1, L_0x16cdf30, L_0x16ce2a0, C4<1>, C4<1>;
L_0x16ce510 .functor XNOR 1, L_0x16cde20, L_0x16ce360, C4<0>, C4<0>;
v0x1666c00_0 .net *"_ivl_0", 0 0, L_0x16676b0;  1 drivers
v0x1667000_0 .net *"_ivl_12", 0 0, L_0x16cdaa0;  1 drivers
v0x16673e0_0 .net *"_ivl_14", 0 0, L_0x16cdb10;  1 drivers
v0x16677c0_0 .net *"_ivl_16", 0 0, L_0x16cdc20;  1 drivers
v0x1667ba0_0 .net *"_ivl_18", 0 0, L_0x16cdce0;  1 drivers
v0x1667f80_0 .net *"_ivl_2", 0 0, L_0x1667a90;  1 drivers
v0x1668200_0 .net *"_ivl_20", 0 0, L_0x16cddb0;  1 drivers
v0x16c5490_0 .net *"_ivl_24", 0 0, L_0x16cdfa0;  1 drivers
v0x16c5570_0 .net *"_ivl_26", 0 0, L_0x16ce010;  1 drivers
v0x16c5650_0 .net *"_ivl_28", 0 0, L_0x16cdf30;  1 drivers
v0x16c5730_0 .net *"_ivl_30", 0 0, L_0x16ce1a0;  1 drivers
v0x16c5810_0 .net *"_ivl_32", 0 0, L_0x16ce2a0;  1 drivers
v0x16c58f0_0 .net *"_ivl_36", 0 0, L_0x16ce510;  1 drivers
L_0x7fbdee93b018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x16c59b0_0 .net *"_ivl_38", 0 0, L_0x7fbdee93b018;  1 drivers
v0x16c5a90_0 .net *"_ivl_4", 0 0, L_0x1667e70;  1 drivers
v0x16c5b70_0 .net *"_ivl_6", 0 0, L_0x16680f0;  1 drivers
v0x16c5c50_0 .net *"_ivl_8", 0 0, L_0x1680fc0;  1 drivers
v0x16c5d30_0 .net "a", 0 0, v0x16c6f20_0;  alias, 1 drivers
v0x16c5df0_0 .net "b", 0 0, v0x16c6fc0_0;  alias, 1 drivers
v0x16c5eb0_0 .net "c", 0 0, v0x16c7060_0;  alias, 1 drivers
v0x16c5f70_0 .net "d", 0 0, v0x16c71a0_0;  alias, 1 drivers
v0x16c6030_0 .net "out_pos", 0 0, L_0x16ce620;  alias, 1 drivers
v0x16c60f0_0 .net "out_sop", 0 0, L_0x16a16d0;  alias, 1 drivers
v0x16c61b0_0 .net "pos0", 0 0, L_0x16cde20;  1 drivers
v0x16c6270_0 .net "pos1", 0 0, L_0x16ce360;  1 drivers
L_0x16ce620 .functor MUXZ 1, L_0x7fbdee93b018, L_0x16cde20, L_0x16ce510, C4<>;
S_0x16c63f0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x16765c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x16c6f20_0 .var "a", 0 0;
v0x16c6fc0_0 .var "b", 0 0;
v0x16c7060_0 .var "c", 0 0;
v0x16c7100_0 .net "clk", 0 0, v0x16ccf10_0;  1 drivers
v0x16c71a0_0 .var "d", 0 0;
v0x16c7290_0 .var/2u "fail", 0 0;
v0x16c7330_0 .var/2u "fail1", 0 0;
v0x16c73d0_0 .net "tb_match", 0 0, L_0x16d5850;  alias, 1 drivers
v0x16c7470_0 .var "wavedrom_enable", 0 0;
v0x16c7510_0 .var "wavedrom_title", 511 0;
E_0x1674da0/0 .event negedge, v0x16c7100_0;
E_0x1674da0/1 .event posedge, v0x16c7100_0;
E_0x1674da0 .event/or E_0x1674da0/0, E_0x1674da0/1;
S_0x16c6720 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x16c63f0;
 .timescale -12 -12;
v0x16c6960_0 .var/2s "i", 31 0;
E_0x1674c40 .event posedge, v0x16c7100_0;
S_0x16c6a60 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x16c63f0;
 .timescale -12 -12;
v0x16c6c60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x16c6d40 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x16c63f0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x16c76f0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x16765c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x16ce7d0 .functor NOT 1, v0x16c6f20_0, C4<0>, C4<0>, C4<0>;
L_0x16ce860 .functor NOT 1, v0x16c6fc0_0, C4<0>, C4<0>, C4<0>;
L_0x16cea00 .functor AND 1, L_0x16ce7d0, L_0x16ce860, C4<1>, C4<1>;
L_0x16ceb10 .functor NOT 1, v0x16c7060_0, C4<0>, C4<0>, C4<0>;
L_0x16cecc0 .functor AND 1, L_0x16cea00, L_0x16ceb10, C4<1>, C4<1>;
L_0x16cedd0 .functor NOT 1, v0x16c71a0_0, C4<0>, C4<0>, C4<0>;
L_0x16cef90 .functor AND 1, L_0x16cecc0, L_0x16cedd0, C4<1>, C4<1>;
L_0x16cf0a0 .functor NOT 1, v0x16c6f20_0, C4<0>, C4<0>, C4<0>;
L_0x16cf270 .functor NOT 1, v0x16c6fc0_0, C4<0>, C4<0>, C4<0>;
L_0x16cf2e0 .functor AND 1, L_0x16cf0a0, L_0x16cf270, C4<1>, C4<1>;
L_0x16cf450 .functor AND 1, L_0x16cf2e0, v0x16c7060_0, C4<1>, C4<1>;
L_0x16cf4c0 .functor AND 1, L_0x16cf450, v0x16c71a0_0, C4<1>, C4<1>;
L_0x16cf5f0 .functor OR 1, L_0x16cef90, L_0x16cf4c0, C4<0>, C4<0>;
L_0x16cf700 .functor AND 1, v0x16c6f20_0, v0x16c6fc0_0, C4<1>, C4<1>;
L_0x16cf580 .functor AND 1, L_0x16cf700, v0x16c7060_0, C4<1>, C4<1>;
L_0x16cf840 .functor AND 1, L_0x16cf580, v0x16c71a0_0, C4<1>, C4<1>;
L_0x16cf990 .functor OR 1, L_0x16cf5f0, L_0x16cf840, C4<0>, C4<0>;
L_0x16cfaf0 .functor OR 1, v0x16c6f20_0, v0x16c6fc0_0, C4<0>, C4<0>;
L_0x16cfc00 .functor OR 1, L_0x16cfaf0, v0x16c7060_0, C4<0>, C4<0>;
L_0x16cfcc0 .functor OR 1, L_0x16cfc00, v0x16c71a0_0, C4<0>, C4<0>;
L_0x16cfe30 .functor NOT 1, v0x16c6f20_0, C4<0>, C4<0>, C4<0>;
L_0x16cfea0 .functor NOT 1, v0x16c6fc0_0, C4<0>, C4<0>, C4<0>;
L_0x16cffd0 .functor OR 1, L_0x16cfe30, L_0x16cfea0, C4<0>, C4<0>;
L_0x16d00e0 .functor NOT 1, v0x16c7060_0, C4<0>, C4<0>, C4<0>;
L_0x16d0220 .functor OR 1, L_0x16cffd0, L_0x16d00e0, C4<0>, C4<0>;
L_0x16d0330 .functor AND 1, L_0x16cfcc0, L_0x16d0220, C4<1>, C4<1>;
L_0x16d0520 .functor NOT 1, v0x16c6f20_0, C4<0>, C4<0>, C4<0>;
L_0x16d0590 .functor NOT 1, v0x16c6fc0_0, C4<0>, C4<0>, C4<0>;
L_0x16d06f0 .functor OR 1, L_0x16d0520, L_0x16d0590, C4<0>, C4<0>;
L_0x16d0800 .functor NOT 1, v0x16c71a0_0, C4<0>, C4<0>, C4<0>;
L_0x16d0970 .functor OR 1, L_0x16d06f0, L_0x16d0800, C4<0>, C4<0>;
L_0x16d0a80 .functor AND 1, L_0x16d0330, L_0x16d0970, C4<1>, C4<1>;
L_0x16d0ca0 .functor NOT 1, v0x16c6f20_0, C4<0>, C4<0>, C4<0>;
L_0x16d0d10 .functor NOT 1, v0x16c7060_0, C4<0>, C4<0>, C4<0>;
L_0x16d0ea0 .functor OR 1, L_0x16d0ca0, L_0x16d0d10, C4<0>, C4<0>;
L_0x16d0fb0 .functor NOT 1, v0x16c71a0_0, C4<0>, C4<0>, C4<0>;
L_0x16d1150 .functor OR 1, L_0x16d0ea0, L_0x16d0fb0, C4<0>, C4<0>;
L_0x16d1260 .functor AND 1, L_0x16d0a80, L_0x16d1150, C4<1>, C4<1>;
L_0x16d1020 .functor OR 1, v0x16c6f20_0, v0x16c6fc0_0, C4<0>, C4<0>;
L_0x16d1090 .functor NOT 1, v0x16c7060_0, C4<0>, C4<0>, C4<0>;
L_0x16d14c0 .functor OR 1, L_0x16d1020, L_0x16d1090, C4<0>, C4<0>;
L_0x16d1580 .functor NOT 1, v0x16c71a0_0, C4<0>, C4<0>, C4<0>;
L_0x16d1750 .functor OR 1, L_0x16d14c0, L_0x16d1580, C4<0>, C4<0>;
L_0x16d1860 .functor AND 1, L_0x16d1260, L_0x16d1750, C4<1>, C4<1>;
L_0x16d1ae0 .functor NOT 1, v0x16c6fc0_0, C4<0>, C4<0>, C4<0>;
L_0x16d1b50 .functor OR 1, v0x16c6f20_0, L_0x16d1ae0, C4<0>, C4<0>;
L_0x16d1d90 .functor OR 1, L_0x16d1b50, v0x16c7060_0, C4<0>, C4<0>;
L_0x16d1e50 .functor OR 1, L_0x16d1d90, v0x16c71a0_0, C4<0>, C4<0>;
L_0x16d20a0 .functor AND 1, L_0x16d1860, L_0x16d1e50, C4<1>, C4<1>;
L_0x16d21b0 .functor NOT 1, v0x16c7060_0, C4<0>, C4<0>, C4<0>;
L_0x16d23c0 .functor OR 1, v0x16c6fc0_0, L_0x16d21b0, C4<0>, C4<0>;
L_0x16d2690 .functor NOT 1, v0x16c71a0_0, C4<0>, C4<0>, C4<0>;
L_0x16d2ac0 .functor OR 1, L_0x16d23c0, L_0x16d2690, C4<0>, C4<0>;
L_0x16d2bd0 .functor AND 1, L_0x16d20a0, L_0x16d2ac0, C4<1>, C4<1>;
L_0x16d2ea0 .functor OR 1, v0x16c6f20_0, v0x16c6fc0_0, C4<0>, C4<0>;
L_0x16d3120 .functor OR 1, L_0x16d2ea0, v0x16c7060_0, C4<0>, C4<0>;
L_0x16d33b0 .functor NOT 1, v0x16c71a0_0, C4<0>, C4<0>, C4<0>;
L_0x16d3420 .functor OR 1, L_0x16d3120, L_0x16d33b0, C4<0>, C4<0>;
L_0x16d3710 .functor AND 1, L_0x16d2bd0, L_0x16d3420, C4<1>, C4<1>;
L_0x16d3820 .functor OR 1, v0x16c6f20_0, v0x16c6fc0_0, C4<0>, C4<0>;
L_0x16d3a80 .functor NOT 1, v0x16c7060_0, C4<0>, C4<0>, C4<0>;
L_0x16d3af0 .functor OR 1, L_0x16d3820, L_0x16d3a80, C4<0>, C4<0>;
L_0x16d3e00 .functor OR 1, L_0x16d3af0, v0x16c71a0_0, C4<0>, C4<0>;
L_0x16d3ec0 .functor AND 1, L_0x16d3710, L_0x16d3e00, C4<1>, C4<1>;
L_0x16d41e0 .functor NOT 1, v0x16c6fc0_0, C4<0>, C4<0>, C4<0>;
L_0x16d4250 .functor OR 1, v0x16c6f20_0, L_0x16d41e0, C4<0>, C4<0>;
L_0x16d4530 .functor OR 1, L_0x16d4250, v0x16c7060_0, C4<0>, C4<0>;
L_0x16d45f0 .functor OR 1, L_0x16d4530, v0x16c71a0_0, C4<0>, C4<0>;
L_0x16d48e0 .functor AND 1, L_0x16d3ec0, L_0x16d45f0, C4<1>, C4<1>;
L_0x16d49f0 .functor NOT 1, v0x16c6f20_0, C4<0>, C4<0>, C4<0>;
L_0x16d4ca0 .functor OR 1, L_0x16d49f0, v0x16c6fc0_0, C4<0>, C4<0>;
L_0x16d4d60 .functor OR 1, L_0x16d4ca0, v0x16c7060_0, C4<0>, C4<0>;
L_0x16d5070 .functor OR 1, L_0x16d4d60, v0x16c71a0_0, C4<0>, C4<0>;
L_0x16d5130 .functor AND 1, L_0x16d48e0, L_0x16d5070, C4<1>, C4<1>;
v0x16c78b0_0 .net *"_ivl_0", 0 0, L_0x16ce7d0;  1 drivers
v0x16c7990_0 .net *"_ivl_10", 0 0, L_0x16cedd0;  1 drivers
v0x16c7a70_0 .net *"_ivl_100", 0 0, L_0x16d23c0;  1 drivers
v0x16c7b60_0 .net *"_ivl_102", 0 0, L_0x16d2690;  1 drivers
v0x16c7c40_0 .net *"_ivl_104", 0 0, L_0x16d2ac0;  1 drivers
v0x16c7d70_0 .net *"_ivl_106", 0 0, L_0x16d2bd0;  1 drivers
v0x16c7e50_0 .net *"_ivl_108", 0 0, L_0x16d2ea0;  1 drivers
v0x16c7f30_0 .net *"_ivl_110", 0 0, L_0x16d3120;  1 drivers
v0x16c8010_0 .net *"_ivl_112", 0 0, L_0x16d33b0;  1 drivers
v0x16c8180_0 .net *"_ivl_114", 0 0, L_0x16d3420;  1 drivers
v0x16c8260_0 .net *"_ivl_116", 0 0, L_0x16d3710;  1 drivers
v0x16c8340_0 .net *"_ivl_118", 0 0, L_0x16d3820;  1 drivers
v0x16c8420_0 .net *"_ivl_12", 0 0, L_0x16cef90;  1 drivers
v0x16c8500_0 .net *"_ivl_120", 0 0, L_0x16d3a80;  1 drivers
v0x16c85e0_0 .net *"_ivl_122", 0 0, L_0x16d3af0;  1 drivers
v0x16c86c0_0 .net *"_ivl_124", 0 0, L_0x16d3e00;  1 drivers
v0x16c87a0_0 .net *"_ivl_126", 0 0, L_0x16d3ec0;  1 drivers
v0x16c8990_0 .net *"_ivl_128", 0 0, L_0x16d41e0;  1 drivers
v0x16c8a70_0 .net *"_ivl_130", 0 0, L_0x16d4250;  1 drivers
v0x16c8b50_0 .net *"_ivl_132", 0 0, L_0x16d4530;  1 drivers
v0x16c8c30_0 .net *"_ivl_134", 0 0, L_0x16d45f0;  1 drivers
v0x16c8d10_0 .net *"_ivl_136", 0 0, L_0x16d48e0;  1 drivers
v0x16c8df0_0 .net *"_ivl_138", 0 0, L_0x16d49f0;  1 drivers
v0x16c8ed0_0 .net *"_ivl_14", 0 0, L_0x16cf0a0;  1 drivers
v0x16c8fb0_0 .net *"_ivl_140", 0 0, L_0x16d4ca0;  1 drivers
v0x16c9090_0 .net *"_ivl_142", 0 0, L_0x16d4d60;  1 drivers
v0x16c9170_0 .net *"_ivl_144", 0 0, L_0x16d5070;  1 drivers
v0x16c9250_0 .net *"_ivl_16", 0 0, L_0x16cf270;  1 drivers
v0x16c9330_0 .net *"_ivl_18", 0 0, L_0x16cf2e0;  1 drivers
v0x16c9410_0 .net *"_ivl_2", 0 0, L_0x16ce860;  1 drivers
v0x16c94f0_0 .net *"_ivl_20", 0 0, L_0x16cf450;  1 drivers
v0x16c95d0_0 .net *"_ivl_22", 0 0, L_0x16cf4c0;  1 drivers
v0x16c96b0_0 .net *"_ivl_24", 0 0, L_0x16cf5f0;  1 drivers
v0x16c99a0_0 .net *"_ivl_26", 0 0, L_0x16cf700;  1 drivers
v0x16c9a80_0 .net *"_ivl_28", 0 0, L_0x16cf580;  1 drivers
v0x16c9b60_0 .net *"_ivl_30", 0 0, L_0x16cf840;  1 drivers
v0x16c9c40_0 .net *"_ivl_34", 0 0, L_0x16cfaf0;  1 drivers
v0x16c9d20_0 .net *"_ivl_36", 0 0, L_0x16cfc00;  1 drivers
v0x16c9e00_0 .net *"_ivl_38", 0 0, L_0x16cfcc0;  1 drivers
v0x16c9ee0_0 .net *"_ivl_4", 0 0, L_0x16cea00;  1 drivers
v0x16c9fc0_0 .net *"_ivl_40", 0 0, L_0x16cfe30;  1 drivers
v0x16ca0a0_0 .net *"_ivl_42", 0 0, L_0x16cfea0;  1 drivers
v0x16ca180_0 .net *"_ivl_44", 0 0, L_0x16cffd0;  1 drivers
v0x16ca260_0 .net *"_ivl_46", 0 0, L_0x16d00e0;  1 drivers
v0x16ca340_0 .net *"_ivl_48", 0 0, L_0x16d0220;  1 drivers
v0x16ca420_0 .net *"_ivl_50", 0 0, L_0x16d0330;  1 drivers
v0x16ca500_0 .net *"_ivl_52", 0 0, L_0x16d0520;  1 drivers
v0x16ca5e0_0 .net *"_ivl_54", 0 0, L_0x16d0590;  1 drivers
v0x16ca6c0_0 .net *"_ivl_56", 0 0, L_0x16d06f0;  1 drivers
v0x16ca7a0_0 .net *"_ivl_58", 0 0, L_0x16d0800;  1 drivers
v0x16ca880_0 .net *"_ivl_6", 0 0, L_0x16ceb10;  1 drivers
v0x16ca960_0 .net *"_ivl_60", 0 0, L_0x16d0970;  1 drivers
v0x16caa40_0 .net *"_ivl_62", 0 0, L_0x16d0a80;  1 drivers
v0x16cab20_0 .net *"_ivl_64", 0 0, L_0x16d0ca0;  1 drivers
v0x16cac00_0 .net *"_ivl_66", 0 0, L_0x16d0d10;  1 drivers
v0x16cace0_0 .net *"_ivl_68", 0 0, L_0x16d0ea0;  1 drivers
v0x16cadc0_0 .net *"_ivl_70", 0 0, L_0x16d0fb0;  1 drivers
v0x16caea0_0 .net *"_ivl_72", 0 0, L_0x16d1150;  1 drivers
v0x16caf80_0 .net *"_ivl_74", 0 0, L_0x16d1260;  1 drivers
v0x16cb060_0 .net *"_ivl_76", 0 0, L_0x16d1020;  1 drivers
v0x16cb140_0 .net *"_ivl_78", 0 0, L_0x16d1090;  1 drivers
v0x16cb220_0 .net *"_ivl_8", 0 0, L_0x16cecc0;  1 drivers
v0x16cb300_0 .net *"_ivl_80", 0 0, L_0x16d14c0;  1 drivers
v0x16cb3e0_0 .net *"_ivl_82", 0 0, L_0x16d1580;  1 drivers
v0x16cb4c0_0 .net *"_ivl_84", 0 0, L_0x16d1750;  1 drivers
v0x16cb9b0_0 .net *"_ivl_86", 0 0, L_0x16d1860;  1 drivers
v0x16cba90_0 .net *"_ivl_88", 0 0, L_0x16d1ae0;  1 drivers
v0x16cbb70_0 .net *"_ivl_90", 0 0, L_0x16d1b50;  1 drivers
v0x16cbc50_0 .net *"_ivl_92", 0 0, L_0x16d1d90;  1 drivers
v0x16cbd30_0 .net *"_ivl_94", 0 0, L_0x16d1e50;  1 drivers
v0x16cbe10_0 .net *"_ivl_96", 0 0, L_0x16d20a0;  1 drivers
v0x16cbef0_0 .net *"_ivl_98", 0 0, L_0x16d21b0;  1 drivers
v0x16cbfd0_0 .net "a", 0 0, v0x16c6f20_0;  alias, 1 drivers
v0x16cc070_0 .net "b", 0 0, v0x16c6fc0_0;  alias, 1 drivers
v0x16cc160_0 .net "c", 0 0, v0x16c7060_0;  alias, 1 drivers
v0x16cc250_0 .net "d", 0 0, v0x16c71a0_0;  alias, 1 drivers
v0x16cc340_0 .net "out_pos", 0 0, L_0x16d5130;  alias, 1 drivers
v0x16cc400_0 .net "out_sop", 0 0, L_0x16cf990;  alias, 1 drivers
S_0x16cc580 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x16765c0;
 .timescale -12 -12;
E_0x165c9f0 .event anyedge, v0x16cd370_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x16cd370_0;
    %nor/r;
    %assign/vec4 v0x16cd370_0, 0;
    %wait E_0x165c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x16c63f0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16c7290_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16c7330_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x16c63f0;
T_4 ;
    %wait E_0x1674da0;
    %load/vec4 v0x16c73d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x16c7290_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x16c63f0;
T_5 ;
    %wait E_0x1674c40;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
    %wait E_0x1674c40;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
    %wait E_0x1674c40;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
    %wait E_0x1674c40;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
    %wait E_0x1674c40;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
    %wait E_0x1674c40;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
    %wait E_0x1674c40;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
    %wait E_0x1674c40;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
    %wait E_0x1674c40;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
    %wait E_0x1674c40;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
    %wait E_0x1674c40;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
    %wait E_0x1674c40;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
    %wait E_0x1674c40;
    %load/vec4 v0x16c7290_0;
    %store/vec4 v0x16c7330_0, 0, 1;
    %fork t_1, S_0x16c6720;
    %jmp t_0;
    .scope S_0x16c6720;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x16c6960_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x16c6960_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1674c40;
    %load/vec4 v0x16c6960_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16c6960_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x16c6960_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x16c63f0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1674da0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x16c71a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c7060_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x16c6fc0_0, 0;
    %assign/vec4 v0x16c6f20_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x16c7290_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x16c7330_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x16765c0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16ccf10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x16cd370_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x16765c0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x16ccf10_0;
    %inv;
    %store/vec4 v0x16ccf10_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x16765c0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x16c7100_0, v0x16cd4e0_0, v0x16ccd30_0, v0x16ccdd0_0, v0x16cce70_0, v0x16ccfb0_0, v0x16cd230_0, v0x16cd190_0, v0x16cd0f0_0, v0x16cd050_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x16765c0;
T_9 ;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x16765c0;
T_10 ;
    %wait E_0x1674da0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16cd2d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16cd2d0_0, 4, 32;
    %load/vec4 v0x16cd410_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16cd2d0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x16cd2d0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16cd2d0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x16cd230_0;
    %load/vec4 v0x16cd230_0;
    %load/vec4 v0x16cd190_0;
    %xor;
    %load/vec4 v0x16cd230_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16cd2d0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16cd2d0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x16cd0f0_0;
    %load/vec4 v0x16cd0f0_0;
    %load/vec4 v0x16cd050_0;
    %xor;
    %load/vec4 v0x16cd0f0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16cd2d0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x16cd2d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x16cd2d0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/ece241_2013_q2/iter0/response26/top_module.sv";
