

================================================================
== Vitis HLS Report for 'Self_attention'
================================================================
* Date:           Sun Sep  3 07:19:55 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.352 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    42289|    42289|  0.423 ms|  0.423 ms|  42289|  42289|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                      |                                                           |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                               Instance                               |                           Module                          |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122              |Self_attention_Pipeline_l_mh_separate_i7_l_j7              |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136                   |Self_attention_Pipeline_VITIS_LOOP_100_1                   |       14|       14|  0.140 us|  0.140 us|   14|   14|       no|
        |grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141  |Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2  |      770|      770|  7.700 us|  7.700 us|  770|  770|       no|
        |grp_Attention_layer_fu_146                                            |Attention_layer                                            |      891|      891|  8.910 us|  8.910 us|  891|  891|       no|
        |grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153                       |Self_attention_Pipeline_l_exp_sum_i4                       |      206|      206|  2.060 us|  2.060 us|  206|  206|       no|
        |grp_Self_attention_Pipeline_l_update_i5_fu_159                        |Self_attention_Pipeline_l_update_i5                        |       96|       96|  0.960 us|  0.960 us|   96|   96|       no|
        |grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177                     |Self_attention_Pipeline_l_gemm_i6_l_j6                     |      777|      777|  7.770 us|  7.770 us|  777|  777|       no|
        |grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195                 |Self_attention_Pipeline_l_mh_merge_i8_l_j8                 |      771|      771|  7.710 us|  7.710 us|  771|  771|       no|
        +----------------------------------------------------------------------+-----------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_h_0_h  |    42288|    42288|      3524|          -|          -|    12|        no|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 14 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.32ns)   --->   "%inp_sumRow = alloca i64 1" [kernel.cpp:99]   --->   Operation 15 'alloca' 'inp_sumRow' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 16 [1/1] (3.25ns)   --->   "%Q_h_V = alloca i64 1" [kernel.cpp:160]   --->   Operation 16 'alloca' 'Q_h_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (3.25ns)   --->   "%K_h_V = alloca i64 1" [kernel.cpp:161]   --->   Operation 17 'alloca' 'K_h_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 18 [1/1] (3.25ns)   --->   "%V_h_V = alloca i64 1" [kernel.cpp:162]   --->   Operation 18 'alloca' 'V_h_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 19 [1/1] (3.25ns)   --->   "%v95 = alloca i64 1" [kernel.cpp:173]   --->   Operation 19 'alloca' 'v95' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%v96_V_0 = alloca i64 1" [kernel.cpp:175]   --->   Operation 20 'alloca' 'v96_V_0' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%v96_V_1 = alloca i64 1" [kernel.cpp:175]   --->   Operation 21 'alloca' 'v96_V_1' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%v96_V_2 = alloca i64 1" [kernel.cpp:175]   --->   Operation 22 'alloca' 'v96_V_2' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%v96_V_3 = alloca i64 1" [kernel.cpp:175]   --->   Operation 23 'alloca' 'v96_V_3' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%v96_V_4 = alloca i64 1" [kernel.cpp:175]   --->   Operation 24 'alloca' 'v96_V_4' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%v96_V_5 = alloca i64 1" [kernel.cpp:175]   --->   Operation 25 'alloca' 'v96_V_5' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%v96_V_6 = alloca i64 1" [kernel.cpp:175]   --->   Operation 26 'alloca' 'v96_V_6' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 27 [1/1] (2.32ns)   --->   "%v96_V_7 = alloca i64 1" [kernel.cpp:175]   --->   Operation 27 'alloca' 'v96_V_7' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 28 [1/1] (2.32ns)   --->   "%v96_V_8 = alloca i64 1" [kernel.cpp:175]   --->   Operation 28 'alloca' 'v96_V_8' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%v96_V_9 = alloca i64 1" [kernel.cpp:175]   --->   Operation 29 'alloca' 'v96_V_9' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 30 [1/1] (2.32ns)   --->   "%v96_V_10 = alloca i64 1" [kernel.cpp:175]   --->   Operation 30 'alloca' 'v96_V_10' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 31 [1/1] (2.32ns)   --->   "%v96_V_11 = alloca i64 1" [kernel.cpp:175]   --->   Operation 31 'alloca' 'v96_V_11' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%v97_V = alloca i64 1" [kernel.cpp:177]   --->   Operation 32 'alloca' 'v97_V' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln159 = store i4 0, i4 %h" [kernel.cpp:159]   --->   Operation 33 'store' 'store_ln159' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.body" [kernel.cpp:159]   --->   Operation 34 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.32>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%h_1 = load i4 %h" [kernel.cpp:159]   --->   Operation 35 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln159 = icmp_eq  i4 %h_1, i4 12" [kernel.cpp:159]   --->   Operation 36 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12"   --->   Operation 37 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.73ns)   --->   "%add_ln159 = add i4 %h_1, i4 1" [kernel.cpp:159]   --->   Operation 38 'add' 'add_ln159' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %for.body.split, void %for.end131" [kernel.cpp:159]   --->   Operation 39 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i4.i6, i4 %h_1, i6 0" [kernel.cpp:159]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.73ns)   --->   "%call_ln159 = call void @Self_attention_Pipeline_l_mh_separate_i7_l_j7, i24 %Q_h_V, i24 %K_h_V, i24 %V_h_V, i10 %tmp_s, i24 %v82, i24 %v83, i24 %v84" [kernel.cpp:159]   --->   Operation 41 'call' 'call_ln159' <Predicate = (!icmp_ln159)> <Delay = 1.73> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 42 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_100_1, i32 %inp_sumRow"   --->   Operation 42 'call' 'call_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2, i24 %v97_V"   --->   Operation 43 'call' 'call_ln0' <Predicate = (!icmp_ln159)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 44 [1/1] (1.58ns)   --->   "%store_ln159 = store i4 %add_ln159, i4 %h" [kernel.cpp:159]   --->   Operation 44 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 1.58>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_ln186 = ret" [kernel.cpp:186]   --->   Operation 45 'ret' 'ret_ln186' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln159 = call void @Self_attention_Pipeline_l_mh_separate_i7_l_j7, i24 %Q_h_V, i24 %K_h_V, i24 %V_h_V, i10 %tmp_s, i24 %v82, i24 %v83, i24 %v84" [kernel.cpp:159]   --->   Operation 46 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 47 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_100_1, i32 %inp_sumRow"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2, i24 %v97_V"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln174 = call void @Attention_layer, i24 %Q_h_V, i24 %K_h_V, i32 %v95" [kernel.cpp:174]   --->   Operation 49 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln174 = call void @Attention_layer, i24 %Q_h_V, i24 %K_h_V, i32 %v95" [kernel.cpp:174]   --->   Operation 50 'call' 'call_ln174' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_exp_sum_i4, i32 %v95, i32 %inp_sumRow"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_exp_sum_i4, i32 %v95, i32 %inp_sumRow"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i5, i32 %v95, i32 %inp_sumRow, i24 %v96_V_0, i24 %v96_V_1, i24 %v96_V_2, i24 %v96_V_3, i24 %v96_V_4, i24 %v96_V_5, i24 %v96_V_6, i24 %v96_V_7, i24 %v96_V_8, i24 %v96_V_9, i24 %v96_V_10, i24 %v96_V_11"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_update_i5, i32 %v95, i32 %inp_sumRow, i24 %v96_V_0, i24 %v96_V_1, i24 %v96_V_2, i24 %v96_V_3, i24 %v96_V_4, i24 %v96_V_5, i24 %v96_V_6, i24 %v96_V_7, i24 %v96_V_8, i24 %v96_V_9, i24 %v96_V_10, i24 %v96_V_11"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_gemm_i6_l_j6, i24 %v96_V_0, i24 %v96_V_1, i24 %v96_V_2, i24 %v96_V_3, i24 %v96_V_4, i24 %v96_V_5, i24 %v96_V_6, i24 %v96_V_7, i24 %v96_V_8, i24 %v96_V_9, i24 %v96_V_10, i24 %v96_V_11, i24 %V_h_V, i24 %v97_V"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @Self_attention_Pipeline_l_gemm_i6_l_j6, i24 %v96_V_0, i24 %v96_V_1, i24 %v96_V_2, i24 %v96_V_3, i24 %v96_V_4, i24 %v96_V_5, i24 %v96_V_6, i24 %v96_V_7, i24 %v96_V_8, i24 %v96_V_9, i24 %v96_V_10, i24 %v96_V_11, i24 %V_h_V, i24 %v97_V"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln159 = call void @Self_attention_Pipeline_l_mh_merge_i8_l_j8, i24 %v97_V, i10 %tmp_s, i24 %v85" [kernel.cpp:159]   --->   Operation 57 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 58 [1/1] (0.00ns)   --->   "%specloopname_ln160 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [kernel.cpp:160]   --->   Operation 58 'specloopname' 'specloopname_ln160' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 59 [1/2] (0.00ns)   --->   "%call_ln159 = call void @Self_attention_Pipeline_l_mh_merge_i8_l_j8, i24 %v97_V, i10 %tmp_s, i24 %v85" [kernel.cpp:159]   --->   Operation 59 'call' 'call_ln159' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.body" [kernel.cpp:159]   --->   Operation 60 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v82]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v83]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v84]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v85]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
h                  (alloca           ) [ 01111111111111]
inp_sumRow         (alloca           ) [ 00111111111111]
Q_h_V              (alloca           ) [ 00111111111111]
K_h_V              (alloca           ) [ 00111111111111]
V_h_V              (alloca           ) [ 00111111111111]
v95                (alloca           ) [ 00111111111111]
v96_V_0            (alloca           ) [ 00111111111111]
v96_V_1            (alloca           ) [ 00111111111111]
v96_V_2            (alloca           ) [ 00111111111111]
v96_V_3            (alloca           ) [ 00111111111111]
v96_V_4            (alloca           ) [ 00111111111111]
v96_V_5            (alloca           ) [ 00111111111111]
v96_V_6            (alloca           ) [ 00111111111111]
v96_V_7            (alloca           ) [ 00111111111111]
v96_V_8            (alloca           ) [ 00111111111111]
v96_V_9            (alloca           ) [ 00111111111111]
v96_V_10           (alloca           ) [ 00111111111111]
v96_V_11           (alloca           ) [ 00111111111111]
v97_V              (alloca           ) [ 00111111111111]
store_ln159        (store            ) [ 00000000000000]
br_ln159           (br               ) [ 00000000000000]
h_1                (load             ) [ 00000000000000]
icmp_ln159         (icmp             ) [ 00111111111111]
empty              (speclooptripcount) [ 00000000000000]
add_ln159          (add              ) [ 00000000000000]
br_ln159           (br               ) [ 00000000000000]
tmp_s              (bitconcatenate   ) [ 00011111111111]
store_ln159        (store            ) [ 00000000000000]
ret_ln186          (ret              ) [ 00000000000000]
call_ln159         (call             ) [ 00000000000000]
call_ln0           (call             ) [ 00000000000000]
call_ln0           (call             ) [ 00000000000000]
call_ln174         (call             ) [ 00000000000000]
call_ln0           (call             ) [ 00000000000000]
call_ln0           (call             ) [ 00000000000000]
call_ln0           (call             ) [ 00000000000000]
specloopname_ln160 (specloopname     ) [ 00000000000000]
call_ln159         (call             ) [ 00000000000000]
br_ln159           (br               ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v82">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v82"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v83">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v83"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v84">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v84"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="v85">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v85"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i4.i6"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_separate_i7_l_j7"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_100_1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Attention_layer"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_exp_sum_i4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_update_i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_gemm_i6_l_j6"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Self_attention_Pipeline_l_mh_merge_i8_l_j8"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="h_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="inp_sumRow_alloca_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_sumRow/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="Q_h_V_alloca_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Q_h_V/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="K_h_V_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="K_h_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="V_h_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="V_h_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="v95_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v95/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="v96_V_0_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96_V_0/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="v96_V_1_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96_V_1/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="v96_V_2_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96_V_2/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="v96_V_3_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96_V_3/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="v96_V_4_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96_V_4/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="v96_V_5_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96_V_5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="v96_V_6_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96_V_6/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="v96_V_7_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96_V_7/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v96_V_8_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96_V_8/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="v96_V_9_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96_V_9/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="v96_V_10_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96_V_10/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="v96_V_11_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v96_V_11/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="v97_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="v97_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="126" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="127" dir="0" index="4" bw="10" slack="0"/>
<pin id="128" dir="0" index="5" bw="24" slack="0"/>
<pin id="129" dir="0" index="6" bw="24" slack="0"/>
<pin id="130" dir="0" index="7" bw="24" slack="0"/>
<pin id="131" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln159/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="139" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_Attention_layer_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="0" slack="0"/>
<pin id="148" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="150" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln174/4 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="0" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_Self_attention_Pipeline_l_update_i5_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="0" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="164" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="165" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="167" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="168" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="169" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="170" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="171" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="172" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="173" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="174" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="175" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="181" dir="0" index="3" bw="24" slack="2147483647"/>
<pin id="182" dir="0" index="4" bw="24" slack="2147483647"/>
<pin id="183" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="184" dir="0" index="6" bw="24" slack="2147483647"/>
<pin id="185" dir="0" index="7" bw="24" slack="2147483647"/>
<pin id="186" dir="0" index="8" bw="24" slack="2147483647"/>
<pin id="187" dir="0" index="9" bw="24" slack="2147483647"/>
<pin id="188" dir="0" index="10" bw="24" slack="2147483647"/>
<pin id="189" dir="0" index="11" bw="24" slack="2147483647"/>
<pin id="190" dir="0" index="12" bw="24" slack="2147483647"/>
<pin id="191" dir="0" index="13" bw="24" slack="2147483647"/>
<pin id="192" dir="0" index="14" bw="24" slack="2147483647"/>
<pin id="193" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="10" slack="10"/>
<pin id="199" dir="0" index="3" bw="24" slack="0"/>
<pin id="200" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln159/12 "/>
</bind>
</comp>

<comp id="203" class="1004" name="store_ln159_store_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="4" slack="0"/>
<pin id="206" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="h_1_load_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="1"/>
<pin id="210" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln159_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="4" slack="0"/>
<pin id="213" dir="0" index="1" bw="3" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln159/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln159_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="4" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln159/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="10" slack="0"/>
<pin id="225" dir="0" index="1" bw="4" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln159_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="1"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="h_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="4" slack="0"/>
<pin id="239" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="247" class="1005" name="tmp_s_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="10" slack="1"/>
<pin id="249" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="10" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="10" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="10" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="10" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="132"><net_src comp="26" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="133"><net_src comp="0" pin="0"/><net_sink comp="122" pin=5"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="122" pin=6"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="122" pin=7"/></net>

<net id="140"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="30" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="152"><net_src comp="32" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="158"><net_src comp="34" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="194"><net_src comp="38" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="201"><net_src comp="40" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="202"><net_src comp="6" pin="0"/><net_sink comp="195" pin=3"/></net>

<net id="207"><net_src comp="12" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="215"><net_src comp="208" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="14" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="208" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="20" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="22" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="208" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="231"><net_src comp="223" pin="3"/><net_sink comp="122" pin=4"/></net>

<net id="236"><net_src comp="217" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="240"><net_src comp="46" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="242"><net_src comp="237" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="243"><net_src comp="237" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="250"><net_src comp="223" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="122" pin=4"/></net>

<net id="252"><net_src comp="247" pin="1"/><net_sink comp="195" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v85 | {12 13 }
 - Input state : 
	Port: Self_attention : v82 | {2 3 }
	Port: Self_attention : v83 | {2 3 }
	Port: Self_attention : v84 | {2 3 }
  - Chain level:
	State 1
		store_ln159 : 1
	State 2
		icmp_ln159 : 1
		add_ln159 : 1
		br_ln159 : 2
		tmp_s : 1
		call_ln159 : 2
		store_ln159 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                            Functional Unit                           |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |       grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122       |    0    |    0    |  4.764  |    98   |   153   |    0    |
|          |          grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136         |    0    |    0    |    0    |    4    |    22   |    0    |
|          | grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141 |    0    |    0    |    0    |    32   |    85   |    0    |
|   call   |                      grp_Attention_layer_fu_146                      |    1    |   259   | 357.974 |  26654  |  11390  |    0    |
|          |            grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153           |    0    |    9    | 19.0269 |   1627  |   1833  |    0    |
|          |            grp_Self_attention_Pipeline_l_update_i5_fu_159            |    0    |    0    | 15.4108 |   3837  |   7596  |    0    |
|          |           grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177          |    0    |    48   |  77.812 |   5396  |   1882  |    0    |
|          |         grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195        |    0    |    0    |  1.588  |    67   |   135   |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|    add   |                           add_ln159_fu_217                           |    0    |    0    |    0    |    0    |    13   |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |                           icmp_ln159_fu_211                          |    0    |    0    |    0    |    0    |    9    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|                             tmp_s_fu_223                             |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                      |    1    |   316   | 476.575 |  37715  |  23118  |    0    |
|----------|----------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |  URAM  |
+----------+--------+--------+--------+--------+
|   K_h_V  |   30   |    0   |    0   |    0   |
|   Q_h_V  |   30   |    0   |    0   |    0   |
|   V_h_V  |   22   |    0   |    0   |    0   |
|inp_sumRow|    0   |   64   |    6   |    0   |
|    v95   |    2   |    0   |    0   |    0   |
|  v96_V_0 |    0   |   24   |    5   |    0   |
|  v96_V_1 |    0   |   24   |    5   |    0   |
| v96_V_10 |    0   |   24   |    5   |    0   |
| v96_V_11 |    0   |   24   |    5   |    0   |
|  v96_V_2 |    0   |   24   |    5   |    0   |
|  v96_V_3 |    0   |   24   |    5   |    0   |
|  v96_V_4 |    0   |   24   |    5   |    0   |
|  v96_V_5 |    0   |   24   |    5   |    0   |
|  v96_V_6 |    0   |   24   |    5   |    0   |
|  v96_V_7 |    0   |   24   |    5   |    0   |
|  v96_V_8 |    0   |   24   |    5   |    0   |
|  v96_V_9 |    0   |   24   |    5   |    0   |
|   v97_V  |    2   |    0   |    0   |    0   |
+----------+--------+--------+--------+--------+
|   Total  |   86   |   352  |   66   |    0   |
+----------+--------+--------+--------+--------+

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|  h_reg_237  |    4   |
|tmp_s_reg_247|   10   |
+-------------+--------+
|    Total    |   14   |
+-------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
| grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122 |  p4  |   2  |  10  |   20   ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                          |      |      |      |   20   ||  1.588  ||    9    |
|----------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    1   |   316  |   476  |  37715 |  23118 |    0   |
|   Memory  |   86   |    -   |    -   |   352  |   66   |    0   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   14   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   87   |   316  |   478  |  38081 |  23193 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
