/*
 *
 * Copyright (c) 2023 Texas Instruments Incorporated
 *
 * All rights reserved not granted herein.
 *
 * Limited License.
 *
 * Texas Instruments Incorporated grants a world-wide, royalty-free, non-exclusive
 * license under copyrights and patents it now or hereafter owns or controls to make,
 * have made, use, import, offer to sell and sell ("Utilize") this software subject to the
 * terms herein.  With respect to the foregoing patent license, such license is granted
 * solely to the extent that any such patent is necessary to Utilize the software alone.
 * The patent license shall not apply to any combinations which include this software,
 * other than combinations with devices manufactured by or for TI ("TI Devices").
 * No hardware patent is licensed hereunder.
 *
 * Redistributions must preserve existing copyright notices and reproduce this license
 * (including the above copyright notice and the disclaimer and (if applicable) source
 * code license limitations below) in the documentation and/or other materials provided
 * with the distribution
 *
 * Redistribution and use in binary form, without modification, are permitted provided
 * that the following conditions are met:
 *
 * *       No reverse engineering, decompilation, or disassembly of this software is
 * permitted with respect to any software provided in binary form.
 *
 * *       any redistribution and use are licensed by TI for use only with TI Devices.
 *
 * *       Nothing shall obligate TI to provide you with source code for the software
 * licensed and provided to you in object code.
 *
 * If software source code is provided to you, modification and redistribution of the
 * source code are permitted provided that the following conditions are met:
 *
 * *       any redistribution and use of the source code, including any resulting derivative
 * works, are licensed by TI for use only with TI Devices.
 *
 * *       any redistribution and use of any object code compiled from the source code
 * and any resulting derivative works, are licensed by TI for use only with TI Devices.
 *
 * Neither the name of Texas Instruments Incorporated nor the names of its suppliers
 *
 * may be used to endorse or promote products derived from this software without
 * specific prior written permission.
 *
 * DISCLAIMER.
 *
 * THIS SOFTWARE IS PROVIDED BY TI AND TI'S LICENSORS "AS IS" AND ANY EXPRESS
 * OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
 * OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
 * IN NO EVENT SHALL TI AND TI'S LICENSORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY
 * OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
 * OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED
 * OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */

/* Protection against multiple inclusion */
#ifndef ADCAPP_STARTUP_H_
#define ADCAPP_STARTUP_H_

/* ========================================================================== */
/*                             Include Files                                  */
/* ========================================================================== */
#include "app_utils.h"
#include "sys_common.h"
#include "AdcApp.h"
#include "Cdd_Dma_Irq.h"
/* ========================================================================== */
/*                           Macros & Typedefs                                */
/* ========================================================================== */
extern const struct Adc_ConfigType_s AdcConfigSet;
/* ========================================================================== */
/*                 Internal Function Declarations                             */
/* ========================================================================== */
void                                 AdcTempTest(AdcApp_Obj *appObj, Adc_GroupType Group);
void        AdcApp_printChannelResult(uint32 grpIdx, const Adc_GroupConfigType *grpCfg, const AdcApp_Obj *appObj);
/* ========================================================================== */
/*                          Function Declarations                             */
/* ========================================================================== */
void        AdcApp_Startup(void);
void        AdcApp_TimerDeinit(void);
void        Adc_Print_applyvoltage(AdcApp_Obj *appObj);
extern void AdcApp_interruptConfig(void);

static AdcApp_TestParams gAdcAppTestPrms[] = {{
    (char *)"4 Groups\n"
            "CHANNEL 1  -> One-shot -> Priority - 0\n"
            "CHANNEL 1 -> One-shot -> Priority - 1\n"
            "CHANNEL 1,2,3,4  -> One-shot -> Priority - 2\n"
            "CHANNEL 1,2 -> One-shot -> Priority - 3\n",
    ADC_APP_LOOP_COUNT, /* loopCount             */
    TRUE,               /* Enable Print          */
    &AdcConfigSet,      /* pointer to adcConfig  */
}};

/* ========================================================================== */
/*                           Macros related to ADC Register.                  */
/* ========================================================================== */
#define CSL_TOP_CTRL_LOCK0_KICK0 (0x00001008U)
#define CSL_TOP_CTRL_LOCK0_KICK1 (0x0000100CU)

/* LOCK0_KICK0 */

#define CSL_TOP_CTRL_LOCK0_KICK0_LOCK0_KICK0_MASK     (0xFFFFFFFFU)
#define CSL_TOP_CTRL_LOCK0_KICK0_LOCK0_KICK0_SHIFT    (0x00000000U)
#define CSL_TOP_CTRL_LOCK0_KICK0_LOCK0_KICK0_RESETVAL (0x00000000U)
#define CSL_TOP_CTRL_LOCK0_KICK0_LOCK0_KICK0_MAX      (0xFFFFFFFFU)

#define CSL_TOP_CTRL_LOCK0_KICK0_RESETVAL (0x00000000U)

/* LOCK0_KICK1 */

#define CSL_TOP_CTRL_LOCK0_KICK1_LOCK0_KICK1_MASK     (0xFFFFFFFFU)
#define CSL_TOP_CTRL_LOCK0_KICK1_LOCK0_KICK1_SHIFT    (0x00000000U)
#define CSL_TOP_CTRL_LOCK0_KICK1_LOCK0_KICK1_RESETVAL (0x00000000U)
#define CSL_TOP_CTRL_LOCK0_KICK1_LOCK0_KICK1_MAX      (0xFFFFFFFFU)

#define CSL_TOP_CTRL_LOCK0_KICK1_RESETVAL (0x00000000U)

#define CSL_CONTROLSS_CTRL_U_BASE      (0x502F0000UL)
#define CSL_CONTROLSS_CTRL_LOCK0_KICK0 (0x00001008U)
#define CSL_CONTROLSS_CTRL_LOCK0_KICK1 (0x0000100CU)

/* LOCK0_KICK0 */

#define CSL_CONTROLSS_CTRL_LOCK0_KICK0_LOCK0_KICK0_MASK     (0xFFFFFFFFU)
#define CSL_CONTROLSS_CTRL_LOCK0_KICK0_LOCK0_KICK0_SHIFT    (0x00000000U)
#define CSL_CONTROLSS_CTRL_LOCK0_KICK0_LOCK0_KICK0_RESETVAL (0x00000000U)
#define CSL_CONTROLSS_CTRL_LOCK0_KICK0_LOCK0_KICK0_MAX      (0xFFFFFFFFU)

#define CSL_CONTROLSS_CTRL_LOCK0_KICK0_RESETVAL (0x00000000U)

/* LOCK0_KICK1 */

#define CSL_CONTROLSS_CTRL_LOCK0_KICK1_LOCK0_KICK1_MASK     (0xFFFFFFFFU)
#define CSL_CONTROLSS_CTRL_LOCK0_KICK1_LOCK0_KICK1_SHIFT    (0x00000000U)
#define CSL_CONTROLSS_CTRL_LOCK0_KICK1_LOCK0_KICK1_RESETVAL (0x00000000U)
#define CSL_CONTROLSS_CTRL_LOCK0_KICK1_LOCK0_KICK1_MAX      (0xFFFFFFFFU)

#define CSL_CONTROLSS_CTRL_LOCK0_KICK1_RESETVAL (0x00000000U)

/*Control MMRs partition*/
#define MSS_CTRL_PARTITION0       (1)
#define TOP_CTRL_PARTITION0       (2)
#define CONTROLSS_CTRL_PARTITION0 (3)

/*Clock and reset MMRs partition*/
#define MSS_RCM_PARTITION0 (4)
#define TOP_RCM_PARTITION0 (5)

#define CSL_CONTROLSS_CTRL_EPWM_STATICXBAR_SEL0 (0x00000004U)
#define CSL_CONTROLSS_INTXBAR_U_BASE            (0x502D5000UL)

/* define the unlock and lock values for MSS_CTRL, TOP_CTRL, MSS_RCM, TOP_RCM*/
#define TEST_KICK_LOCK_VAL    (0x00000000U)
#define TEST_KICK0_UNLOCK_VAL (0x01234567U)
#define TEST_KICK1_UNLOCK_VAL (0x0FEDCBA8U)

/** @brief Number of ETPWM instances */
#define CSL_ETPWM_PER_CNT         (32U)
#define CONTROLSS_CTRL_PARTITION0 (3)

#define CSL_CONTROLSS_CTRL_EPWM_CLKSYNC (0x00000010U)

/* EPWM_CLKSYNC */

#define CSL_CONTROLSS_CTRL_EPWM_CLKSYNC_BIT_MASK     (0xFFFFFFFFU)
#define CSL_CONTROLSS_CTRL_EPWM_CLKSYNC_BIT_SHIFT    (0x00000000U)
#define CSL_CONTROLSS_CTRL_EPWM_CLKSYNC_BIT_RESETVAL (0x00000000U)
#define CSL_CONTROLSS_CTRL_EPWM_CLKSYNC_BIT_MAX      (0xFFFFFFFFU)

#define CSL_CONTROLSS_CTRL_EPWM_CLKSYNC_RESETVAL (0x00000000U)

/* INTXBAR0_G0 */

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G0_SEL_MASK     (0xFFFFFFFFU)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G0_SEL_SHIFT    (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G0_SEL_RESETVAL (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G0_SEL_MAX      (0xFFFFFFFFU)

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G0_RESETVAL (0x00000000U)

/* INTXBAR0_G1 */

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G1_SEL_MASK     (0xFFFFFFFFU)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G1_SEL_SHIFT    (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G1_SEL_RESETVAL (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G1_SEL_MAX      (0xFFFFFFFFU)

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G1_RESETVAL (0x00000000U)

/* INTXBAR0_G2 */

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G2_SEL_MASK     (0x01FFFFFFU)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G2_SEL_SHIFT    (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G2_SEL_RESETVAL (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G2_SEL_MAX      (0x01FFFFFFU)

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G2_RESETVAL (0x00000000U)

/* INTXBAR0_G3 */

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G3_SEL_MASK     (0x0000FFFFU)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G3_SEL_SHIFT    (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G3_SEL_RESETVAL (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G3_SEL_MAX      (0x0000FFFFU)

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G3_RESETVAL (0x00000000U)

/* INTXBAR0_G4 */

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G4_SEL_MASK     (0x000003FFU)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G4_SEL_SHIFT    (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G4_SEL_RESETVAL (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G4_SEL_MAX      (0x000003FFU)

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G4_RESETVAL (0x00000000U)

/* INTXBAR0_G5 */

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G5_SEL_MASK     (0x000003FFU)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G5_SEL_SHIFT    (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G5_SEL_RESETVAL (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G5_SEL_MAX      (0x000003FFU)

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G5_RESETVAL (0x00000000U)

/* INTXBAR0_G6 */

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G6_SEL_MASK     (0x00000007U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G6_SEL_SHIFT    (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G6_SEL_RESETVAL (0x00000000U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G6_SEL_MAX      (0x00000007U)

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G6_RESETVAL (0x00000000U)

#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G0 (0x00000100U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G1 (0x00000104U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G2 (0x00000108U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G3 (0x0000010CU)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G4 (0x00000110U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G5 (0x00000114U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR0_G6 (0x00000118U)
#define CSL_CONTROLSS_INTXBAR_INTXBAR1_G0 (0x00000140U)

#define CSL_CONTROLSS_INPUTXBAR_STEP (CSL_CONTROLSS_INPUTXBAR_INPUTXBAR1_GSEL - CSL_CONTROLSS_INPUTXBAR_INPUTXBAR0_GSEL)
#define CSL_CONTROLSS_PWMXBAR_STEP   (CSL_CONTROLSS_PWMXBAR_PWMXBAR1_G0 - CSL_CONTROLSS_PWMXBAR_PWMXBAR0_G0)
#define CSL_CONTROLSS_MDLXBAR_STEP   (CSL_CONTROLSS_MDLXBAR_MDLXBAR1_G0 - CSL_CONTROLSS_MDLXBAR_MDLXBAR0_G0)
#define CSL_CONTROLSS_ICLXBAR_STEP   (CSL_CONTROLSS_ICLXBAR_ICLXBAR1_G0 - CSL_CONTROLSS_ICLXBAR_ICLXBAR0_G0)
#define CSL_CONTROLSS_INTXBAR_STEP   (CSL_CONTROLSS_INTXBAR_INTXBAR1_G0 - CSL_CONTROLSS_INTXBAR_INTXBAR0_G0)
#define CSL_CONTROLSS_DMAXBAR_STEP   (CSL_CONTROLSS_DMAXBAR_DMAXBAR1_GSEL - CSL_CONTROLSS_DMAXBAR_DMAXBAR0_GSEL)
#define CSL_CONTROLSS_OUTPUTXBAR_STEP \
    (CSL_CONTROLSS_OUTPUTXBAR_OUTPUTXBAR1_G0 - CSL_CONTROLSS_OUTPUTXBAR_OUTPUTXBAR0_G0)
#define CSL_CONTROLSS_PWMSYNCOUTXBAR_STEP \
    (CSL_CONTROLSS_PWMSYNCOUTXBAR_PWMSYNCOUTXBAR1_G0 - CSL_CONTROLSS_PWMSYNCOUTXBAR_PWMSYNCOUTXBAR0_G0)

#define CSL_CONTROLSS_INPUTXBAR_PID              (0x00000000U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR0_GSEL  (0x00000100U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR0_G0    (0x00000104U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR0_G1    (0x00000108U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR1_GSEL  (0x00000140U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR1_G0    (0x00000144U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR1_G1    (0x00000148U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR2_GSEL  (0x00000180U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR2_G0    (0x00000184U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR2_G1    (0x00000188U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR3_GSEL  (0x000001C0U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR3_G0    (0x000001C4U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR3_G1    (0x000001C8U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR4_GSEL  (0x00000200U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR4_G0    (0x00000204U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR4_G1    (0x00000208U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR5_GSEL  (0x00000240U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR5_G0    (0x00000244U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR5_G1    (0x00000248U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR6_GSEL  (0x00000280U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR6_G0    (0x00000284U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR6_G1    (0x00000288U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR7_GSEL  (0x000002C0U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR7_G0    (0x000002C4U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR7_G1    (0x000002C8U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR8_GSEL  (0x00000300U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR8_G0    (0x00000304U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR8_G1    (0x00000308U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR9_GSEL  (0x00000340U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR9_G0    (0x00000344U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR9_G1    (0x00000348U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR10_GSEL (0x00000380U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR10_G0   (0x00000384U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR10_G1   (0x00000388U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR11_GSEL (0x000003C0U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR11_G0   (0x000003C4U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR11_G1   (0x000003C8U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR12_GSEL (0x00000400U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR12_G0   (0x00000404U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR12_G1   (0x00000408U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR13_GSEL (0x00000440U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR13_G0   (0x00000444U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR13_G1   (0x00000448U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR14_GSEL (0x00000480U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR14_G0   (0x00000484U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR14_G1   (0x00000488U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR15_GSEL (0x000004C0U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR15_G0   (0x000004C4U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR15_G1   (0x000004C8U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR16_GSEL (0x00000500U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR16_G0   (0x00000504U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR16_G1   (0x00000508U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR17_GSEL (0x00000540U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR17_G0   (0x00000544U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR17_G1   (0x00000548U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR18_GSEL (0x00000580U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR18_G0   (0x00000584U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR18_G1   (0x00000588U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR19_GSEL (0x000005C0U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR19_G0   (0x000005C4U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR19_G1   (0x000005C8U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR20_GSEL (0x00000600U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR20_G0   (0x00000604U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR20_G1   (0x00000608U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR21_GSEL (0x00000640U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR21_G0   (0x00000644U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR21_G1   (0x00000648U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR22_GSEL (0x00000680U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR22_G0   (0x00000684U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR22_G1   (0x00000688U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR23_GSEL (0x000006C0U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR23_G0   (0x000006C4U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR23_G1   (0x000006C8U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR24_GSEL (0x00000700U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR24_G0   (0x00000704U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR24_G1   (0x00000708U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR25_GSEL (0x00000740U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR25_G0   (0x00000744U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR25_G1   (0x00000748U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR26_GSEL (0x00000780U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR26_G0   (0x00000784U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR26_G1   (0x00000788U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR27_GSEL (0x000007C0U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR27_G0   (0x000007C4U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR27_G1   (0x000007C8U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR28_GSEL (0x00000800U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR28_G0   (0x00000804U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR28_G1   (0x00000808U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR29_GSEL (0x00000840U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR29_G0   (0x00000844U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR29_G1   (0x00000848U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR30_GSEL (0x00000880U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR30_G0   (0x00000884U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR30_G1   (0x00000888U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR31_GSEL (0x000008C0U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR31_G0   (0x000008C4U)
#define CSL_CONTROLSS_INPUTXBAR_INPUTXBAR31_G1   (0x000008C8U)

#define INT_XBAR_EPWM0_INT    (0x00000001)
#define INT_XBAR_EPWM1_INT    (0x00000002)
#define INT_XBAR_EPWM2_INT    (0x00000004)
#define INT_XBAR_EPWM3_INT    (0x00000008)
#define INT_XBAR_EPWM4_INT    (0x00000010)
#define INT_XBAR_EPWM5_INT    (0x00000020)
#define INT_XBAR_EPWM6_INT    (0x00000040)
#define INT_XBAR_EPWM7_INT    (0x00000080)
#define INT_XBAR_EPWM8_INT    (0x00000100)
#define INT_XBAR_EPWM9_INT    (0x00000200)
#define INT_XBAR_EPWM10_INT   (0x00000400)
#define INT_XBAR_EPWM11_INT   (0x00000800)
#define INT_XBAR_EPWM12_INT   (0x00001000)
#define INT_XBAR_EPWM13_INT   (0x00002000)
#define INT_XBAR_EPWM14_INT   (0x00004000)
#define INT_XBAR_EPWM15_INT   (0x00008000)
#define INT_XBAR_EPWM16_INT   (0x00010000)
#define INT_XBAR_EPWM17_INT   (0x00020000)
#define INT_XBAR_EPWM18_INT   (0x00040000)
#define INT_XBAR_EPWM19_INT   (0x00080000)
#define INT_XBAR_EPWM20_INT   (0x00100000)
#define INT_XBAR_EPWM21_INT   (0x00200000)
#define INT_XBAR_EPWM22_INT   (0x00400000)
#define INT_XBAR_EPWM23_INT   (0x00800000)
#define INT_XBAR_EPWM24_INT   (0x01000000)
#define INT_XBAR_EPWM25_INT   (0x02000000)
#define INT_XBAR_EPWM26_INT   (0x04000000)
#define INT_XBAR_EPWM27_INT   (0x08000000)
#define INT_XBAR_EPWM28_INT   (0x10000000)
#define INT_XBAR_EPWM29_INT   (0x20000000)
#define INT_XBAR_EPWM30_INT   (0x40000000)
#define INT_XBAR_EPWM31_INT   (0x80000000)
#define INT_XBAR_EPWM0_TZINT  (0x00000001)
#define INT_XBAR_EPWM1_TZINT  (0x00000002)
#define INT_XBAR_EPWM2_TZINT  (0x00000004)
#define INT_XBAR_EPWM3_TZINT  (0x00000008)
#define INT_XBAR_EPWM4_TZINT  (0x00000010)
#define INT_XBAR_EPWM5_TZINT  (0x00000020)
#define INT_XBAR_EPWM6_TZINT  (0x00000040)
#define INT_XBAR_EPWM7_TZINT  (0x00000080)
#define INT_XBAR_EPWM8_TZINT  (0x00000100)
#define INT_XBAR_EPWM9_TZINT  (0x00000200)
#define INT_XBAR_EPWM10_TZINT (0x00000400)
#define INT_XBAR_EPWM11_TZINT (0x00000800)
#define INT_XBAR_EPWM12_TZINT (0x00001000)
#define INT_XBAR_EPWM13_TZINT (0x00002000)
#define INT_XBAR_EPWM14_TZINT (0x00004000)
#define INT_XBAR_EPWM15_TZINT (0x00008000)
#define INT_XBAR_EPWM16_TZINT (0x00010000)
#define INT_XBAR_EPWM17_TZINT (0x00020000)
#define INT_XBAR_EPWM18_TZINT (0x00040000)
#define INT_XBAR_EPWM19_TZINT (0x00080000)
#define INT_XBAR_EPWM20_TZINT (0x00100000)
#define INT_XBAR_EPWM21_TZINT (0x00200000)
#define INT_XBAR_EPWM22_TZINT (0x00400000)
#define INT_XBAR_EPWM23_TZINT (0x00800000)
#define INT_XBAR_EPWM24_TZINT (0x01000000)
#define INT_XBAR_EPWM25_TZINT (0x02000000)
#define INT_XBAR_EPWM26_TZINT (0x04000000)
#define INT_XBAR_EPWM27_TZINT (0x08000000)
#define INT_XBAR_EPWM28_TZINT (0x10000000)
#define INT_XBAR_EPWM29_TZINT (0x20000000)
#define INT_XBAR_EPWM30_TZINT (0x40000000)
#define INT_XBAR_EPWM31_TZINT (0x80000000)

/* G2 Mask to enable ADC module. */
#define INT_XBAR_ADC0_INT1   (0x00000001)
#define INT_XBAR_ADC0_INT2   (0x00000002)
#define INT_XBAR_ADC0_INT3   (0x00000004)
#define INT_XBAR_ADC0_INT4   (0x00000008)
#define INT_XBAR_ADC0_EVTINT (0x00000010)
#define INT_XBAR_ADC1_INT1   (0x00000020)
#define INT_XBAR_ADC1_INT2   (0x00000040)
#define INT_XBAR_ADC1_INT3   (0x00000080)
#define INT_XBAR_ADC1_INT4   (0x00000100)
#define INT_XBAR_ADC1_EVTINT (0x00000200)
#define INT_XBAR_ADC2_INT1   (0x00000400)
#define INT_XBAR_ADC2_INT2   (0x00000800)
#define INT_XBAR_ADC2_INT3   (0x00001000)
#define INT_XBAR_ADC2_INT4   (0x00002000)
#define INT_XBAR_ADC2_EVTINT (0x00004000)
#define INT_XBAR_ADC3_INT1   (0x00008000)
#define INT_XBAR_ADC3_INT2   (0x00010000)
#define INT_XBAR_ADC3_INT3   (0x00020000)
#define INT_XBAR_ADC3_INT4   (0x00040000)
#define INT_XBAR_ADC3_EVTINT (0x00080000)
#define INT_XBAR_ADC4_INT1   (0x00100000)
#define INT_XBAR_ADC4_INT2   (0x00200000)
#define INT_XBAR_ADC4_INT3   (0x00400000)
#define INT_XBAR_ADC4_INT4   (0x00800000)
#define INT_XBAR_ADC4_EVTINT (0x01000000)

#define CSL_TOP_CTRL_ADC_REFBUF0_CTRL      (0x00000C00U)
#define CSL_TOP_CTRL_ADC_REFBUF1_CTRL      (0x00000C04U)
#define CSL_TOP_CTRL_U_BASE                (0x50D80000U)
#define CSL_TOP_CTRL_ADC_REF_COMP_CTRL     (0x00000C08U)
#define CSL_TOP_CTRL_ADC_REF_GOOD_STATUS   (0x00000C0CU)
#define CSL_TOP_CTRL_VMON_CTRL             (0x00000C10U)
#define CSL_TOP_CTRL_VMON_STAT             (0x00000C14U)
#define CSL_TOP_CTRL_PMU_COARSE_STAT       (0x00000C18U)
#define CSL_TOP_CTRL_MASK_VMON_ERROR_ESM_H (0x00000C20U)
#define CSL_TOP_CTRL_MASK_VMON_ERROR_ESM_L (0x00000C24U)
#define CSL_TOP_CTRL_MASK_ANA_ISO          (0x00000C30U)
#define CSL_TOP_CTRL_VMON_FILTER_CTRL      (0x00000C34U)

#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_0  146
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_1  147
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_2  148
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_3  149
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_4  150
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_5  151
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_6  152
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_7  153
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_8  154
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_9  155
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_10 156
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_11 157
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_12 158
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_13 159
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_14 160
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_15 161
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_16 162
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_17 163
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_18 164
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_19 165
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_20 166
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_21 167
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_22 168
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_23 169
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_24 170
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_25 171
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_26 172
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_27 173
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_28 174
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_29 175
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_30 176
#define ADC_CORE0_CONTROLSS_INTRXBAR0_OUT_31 177

/** \brief Default APP Loop Count */
#define ADC_APP_LOOP_CNT (5U)

/* Application Name. */
#define ADC_APP_NAME "ADC_APP"

#endif /* ADCAPP_STARTUP_H_ */
