# hcore-anvil
======================================
hcore-anvil is a CPU core that implements [RISC-V RV32I Instruction Set](http://riscv.org).

Tools (gcc, binutils, etc..) can be obtained via the [RISC-V Website](https://riscv.org/software-status/)

**Warning: This project is in devlopment and not fully tested, please don't use in real world!**


#### Table of Contents

- [Test Process](#test-process)
- [Features and Typical Applications](#features-and-typical-applications)
- [Files in this Repository](#files-in-this-repository)
- [Performance](#performance)
- [Memory Interface](#memory-interface)
- [Evaluation](#evaluation)

Test Process
-------------------
#### Instruction Function Test
Already tested instructions (using simplest test pattern):
add, addi, lui
