Warning (10268): Verilog HDL information at FinalProject.v(20): always construct contains both blocking and non-blocking assignments File: E:/quartus-lite/Labs/FinalProj/FinalProject.v Line: 20
Warning (10268): Verilog HDL information at FinalProject.v(115): always construct contains both blocking and non-blocking assignments File: E:/quartus-lite/Labs/FinalProj/FinalProject.v Line: 115
Warning (10268): Verilog HDL information at FinalProject.v(138): always construct contains both blocking and non-blocking assignments File: E:/quartus-lite/Labs/FinalProj/FinalProject.v Line: 138
