library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity control_unit is

port( clock, reset : in std_logic;
		IR : in std_logic_vector(7 downto 0);
		CCR_Result : in std_logic_vector(3 downto 0);
		IR_Load, MAR_Load, PC_Load, PC_Inc, A_Load, B_Load, CCR_Load : out std_logic;
		ALU_Sel : out std_logic_vector(2 downto 0);
		Bus1_Sel, Bus2_Sel : out std_logic_vector(1 downto 0)
		writen : out std_logic);
		
end entity;

