
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version O-2018.06-SP1 for linux64 - Jul 19, 2018 

                    Copyright (c) 1988 - 2018 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ICer/.synopsys_dv_prefs.tcl
#### Variables
set CONSTRAINTS   	"/mnt/hgfs/Gp_CV32e40p/1-Synthesis/cons/explor_cons.tcl"
/mnt/hgfs/Gp_CV32e40p/1-Synthesis/cons/explor_cons.tcl
set DB_PATH 		"/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm"
/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm
set ELABORATION 	"/mnt/hgfs/Gp_CV32e40p/1-Synthesis/scripts/elaborate_riscy.tcl"
/mnt/hgfs/Gp_CV32e40p/1-Synthesis/scripts/elaborate_riscy.tcl
#set TTLIB 	"$DB_PATH/saed14rvt_tt0p8v125c.db"
set FFLIB 	"$DB_PATH/saed14rvt_ff0p88v25c.db"
/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ff0p88v25c.db
set SSLIB 	"$DB_PATH/saed14rvt_ss0p6vm40c.db"                                        
/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
## Standard Cell libraries 
set link_library 	 [list * $SSLIB $FFLIB]
* /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ff0p88v25c.db
set target_library 	 [list $SSLIB $FFLIB]
/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ff0p88v25c.db
######################## Elaboration #################################
source $ELABORATION
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Information: Adding '/mnt/hgfs/Gp_CV32e40p/defines/apu_core_package.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/defines/riscv_defines.sv'.  (AUTOREAD-100)
Information: Scanning file { apu_core_package.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_defines.sv }. (AUTOREAD-303)
Compiling source file /mnt/hgfs/Gp_CV32e40p/defines/apu_core_package.sv
Warning:  /mnt/hgfs/Gp_CV32e40p/defines/apu_core_package.sv:31: Parameter keyword used in local parameter declaration. (VER-329)
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/defines/riscv_defines.sv
Presto compilation completed successfully.
Autoread command completed successfully.
== ANALYZE autoread all files ==

Starting ANALYZE autoread mode...
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/apu_macros.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/cluster_clock_gating.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu_basic.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu_div.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_apu_disp.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_compressed_decoder.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_config.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_controller.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_core.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_debug_unit.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_ex_stage.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_fetch_fifo.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_hwloop_controller.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_hwloop_regs.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_if_stage.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_int_controller.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_L0_buffer.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_prefetch_buffer.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_prefetch_L0_buffer.sv'.  (AUTOREAD-100)
Information: Adding '/mnt/hgfs/Gp_CV32e40p/rtl/riscv_register_file.sv'.  (AUTOREAD-100)
Information: Removing from autoread database '/mnt/hgfs/Gp_CV32e40p/defines/apu_core_package.sv'.  (AUTOREAD-101)
Information: Removing from autoread database '/mnt/hgfs/Gp_CV32e40p/defines/riscv_defines.sv'.  (AUTOREAD-101)
Information: Scanning file { cluster_clock_gating.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_alu.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_alu_basic.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_alu_div.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_apu_disp.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_compressed_decoder.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_controller.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_core.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_cs_registers.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_debug_unit.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_decoder.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_ex_stage.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_fetch_fifo.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_hwloop_controller.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_hwloop_regs.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_id_stage.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_if_stage.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_int_controller.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_L0_buffer.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_load_store_unit.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_mult.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_prefetch_buffer.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_prefetch_L0_buffer.sv }. (AUTOREAD-303)
Information: Scanning file { riscv_register_file.sv }. (AUTOREAD-303)
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/cluster_clock_gating.sv
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/cluster_clock_gating.sv:23: No module instance name. (VER-737)
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_fetch_fifo.sv
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_prefetch_buffer.sv
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_L0_buffer.sv
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_prefetch_L0_buffer.sv
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_prefetch_L0_buffer.sv:569: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_prefetch_L0_buffer.sv:573: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_prefetch_L0_buffer.sv:575: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_hwloop_controller.sv
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_compressed_decoder.sv
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_if_stage.sv
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_if_stage.sv:400: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_register_file.sv
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv
Opening include file /mnt/hgfs/Gp_CV32e40p/rtl/apu_macros.sv
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_controller.sv
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_controller.sv:863: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_controller.sv:865: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_int_controller.sv
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_hwloop_regs.sv
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_hwloop_regs.sv:131: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv:1527: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv:1531: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu_div.sv
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:324: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:330: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:336: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_apu_disp.sv
Opening include file /mnt/hgfs/Gp_CV32e40p/rtl/apu_macros.sv
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_apu_disp.sv:243: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_ex_stage.sv
Opening include file /mnt/hgfs/Gp_CV32e40p/rtl/apu_macros.sv
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv:474: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv:477: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv:481: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_debug_unit.sv
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_debug_unit.sv:551: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_debug_unit.sv:559: The construct 'assert property' is not supported in synthesis; it is ignored. (VER-708)
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_core.sv
Opening include file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_config.sv
Presto compilation completed successfully.
Compiling source file /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu_basic.sv
Presto compilation completed successfully.
Autoread command completed successfully.
Loading db file '/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db'
Loading db file '/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ff0p88v25c.db'
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/gtech.db'
Loading db file '/home/synopsys/syn/O-2018.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'saed14rvt_ss0p6vm40c'
  Loading link library 'saed14rvt_ff0p88v25c'
  Loading link library 'gtech'
Running PRESTO HDLC

Inferred memory devices in process
	in routine riscv_core line 414 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_core.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   core_busy_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'riscv_core'.
Information: Building the design 'cluster_clock_gating'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'riscv_if_stage' instantiated from design 'riscv_core' with
	the parameters "N_HWLP=2,RDATA_WIDTH=32,FPU=0". (HDL-193)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_if_stage.sv:130: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_if_stage.sv:248: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 126 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           130            |    user/user     |
|           136            |    user/user     |
===============================================

Statistics for case statements in always block at line 145 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           149            |    user/user     |
===============================================

Statistics for case statements in always block at line 240 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_if_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           248            |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0 line 230 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_if_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  offset_fsm_cs_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0 line 342 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_if_stage.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| hwlp_dec_cnt_if_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0 line 356 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_if_stage.sv'.
===================================================================================
|      Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===================================================================================
|  hwlp_dec_cnt_id_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  instr_valid_id_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  instr_rdata_id_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
| illegal_c_insn_id_o_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| is_compressed_id_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       pc_id_o_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    is_hwlp_id_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===================================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_id_stage' instantiated from design 'riscv_core' with
	the parameters "N_HWLP=2,PULP_SECURE=0,FPU=0,APU=0,SHARED_FP=0,SHARED_DSP_MULT=0,SHARED_INT_DIV=0,SHARED_FP_DIVSQRT=0,WAPUTYPE=0,APU_NARGS_CPU=3,APU_WOP_CPU=6,APU_NDSFLAGS_CPU=15,APU_NUSFLAGS_CPU=5". (HDL-193)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv:479: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv:616: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv:749: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv:757: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv:768: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv:776: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv:788: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 477 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           479            |    user/user     |
===============================================

Statistics for case statements in always block at line 533 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           535            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 542 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           544            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 552 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           554            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 577 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           579            |    user/user     |
===============================================

Statistics for case statements in always block at line 602 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           604            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 614 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           616            |    user/user     |
===============================================

Statistics for case statements in always block at line 624 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           626            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 646 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           648            |    user/user     |
===============================================

Statistics for case statements in always block at line 665 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           667            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 695 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           697            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 716 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           718            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 727 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           729            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 747 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           749            |    user/user     |
===============================================

Statistics for case statements in always block at line 755 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           757            |    user/user     |
===============================================

Statistics for case statements in always block at line 766 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           768            |    user/user     |
===============================================

Statistics for case statements in always block at line 774 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           776            |    user/user     |
===============================================

Statistics for case statements in always block at line 786 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           788            |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 line 1313 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_id_stage.sv'.
======================================================================================
|       Register Name        |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
======================================================================================
|     branch_in_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      alu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   alu_operator_ex_o_reg    | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operator_ex_o_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   alu_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bmask_a_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|      bmask_b_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    imm_vec_ext_ex_o_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   alu_vec_mode_ex_o_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_operator_ex_o_reg   | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_operand_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      mult_en_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mult_sel_subword_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mult_signed_mode_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     mult_imm_ex_o_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_a_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_b_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   mult_dot_op_c_ex_o_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|  mult_dot_signed_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      fpu_op_ex_o_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      apu_en_ex_o_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     apu_type_ex_o_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      apu_op_ex_o_reg       | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|      apu_lat_ex_o_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   apu_operands_ex_o_reg    | Flip-flop |  96   |  Y  | N  | Y  | N  | N  | N  | N  |
|     apu_flags_ex_o_reg     | Flip-flop |  15   |  Y  | N  | Y  | N  | N  | N  | N  |
|     apu_waddr_ex_o_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   regfile_waddr_ex_o_reg   | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    regfile_we_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| regfile_alu_waddr_ex_o_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|  regfile_alu_we_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  prepost_useincr_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    csr_access_ex_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      csr_op_ex_o_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      data_we_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     data_type_ex_o_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   data_sign_ext_ex_o_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  data_reg_offset_ex_o_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     data_req_ex_o_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  data_load_event_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  data_misaligned_ex_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        pc_ex_o_reg         | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
======================================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_ex_stage' instantiated from design 'riscv_core' with
	the parameters "FPU=0,SHARED_FP=0,SHARED_DSP_MULT=0,SHARED_INT_DIV=0,APU_NARGS_CPU=3,APU_WOP_CPU=6,APU_NDSFLAGS_CPU=15,APU_NUSFLAGS_CPU=5". (HDL-193)

Inferred memory devices in process
	in routine riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5 line 454 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_ex_stage.sv'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  regfile_we_lsu_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| regfile_waddr_lsu_reg | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_load_store_unit'. (HDL-193)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv:345: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 93 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            95            |    auto/auto     |
|           100            |    auto/auto     |
|           109            |    auto/auto     |
|           122            |    auto/auto     |
|           137            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 151 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           153            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 198 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           200            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 209 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           211            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 247 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           249            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 284 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           286            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 336 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           345            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 441 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           447            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine riscv_load_store_unit line 163 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_we_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   data_type_q_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| rdata_offset_q_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
| data_sign_ext_q_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_load_store_unit line 295 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_load_store_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     rdata_q_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       CS_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_cs_registers' instantiated from design 'riscv_core' with
	the parameters "N_EXT_CNT=0,FPU=0,APU=0,PULP_SECURE=0". (HDL-193)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv:510: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv:631: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv:636: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv:656: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv:661: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv:589: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 272 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           275            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 495 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           512            |     no/auto      |
|           549            |    user/user     |
|           553            |    user/user     |
===============================================

Statistics for case statements in always block at line 584 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           589            |    user/user     |
===============================================

Statistics for case statements in always block at line 723 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           734            |    user/user     |
===============================================

Statistics for case statements in always block at line 770 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           778            |    user/user     |
===============================================

Statistics for case statements in always block at line 811 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           817            |    user/user     |
|           826            |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0 line 627 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    mcause_q_reg     | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|   priv_lvl_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|    mstatus_q_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    mstatus_q_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|     mepc_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0 line 836 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_cs_registers.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     PCCR_q_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   id_valid_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     PCER_q_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|     PCMR_q_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|   PCCR_inc_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_debug_unit'. (HDL-193)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_debug_unit.sv:326: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 121 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_debug_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           166            |    user/user     |
|           170            |    user/user     |
|           204            |    user/user     |
|           246            |    user/user     |
===============================================

Statistics for case statements in always block at line 290 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_debug_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           294            |    auto/auto     |
|           296            |    user/user     |
|           326            |    user/user     |
===============================================

Statistics for case statements in always block at line 340 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_debug_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           344            |     no/auto      |
===============================================

Statistics for case statements in always block at line 367 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_debug_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           376            |     no/auto      |
===============================================

Statistics for case statements in always block at line 436 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_debug_unit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           444            |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_debug_unit line 355 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_debug_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| debug_rvalid_o_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_debug_unit line 420 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_debug_unit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dbg_ssth_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    stall_cs_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   dbg_cause_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   dbg_cause_q_reg   | Flip-flop |   5   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_debug_unit line 488 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_debug_unit.sv'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|     settings_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     settings_q_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
| pc_tracking_fsm_cs_reg | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|       addr_q_reg       | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|      wdata_q_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|      state_q_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    rdata_sel_q_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|   regfile_rreq_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  regfile_fp_sel_q_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     csr_req_q_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     jump_req_q_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_prefetch_buffer'. (HDL-193)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_prefetch_buffer.sv:230: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 119 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_prefetch_buffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           128            |    user/user     |
===============================================

Statistics for case statements in always block at line 221 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_prefetch_buffer.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           230            |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_prefetch_buffer line 362 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_prefetch_buffer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  instr_addr_q_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|       CS_reg        | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     hwlp_CS_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_hwloop_controller' instantiated from design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' with
	the parameters "N_REGS=2". (HDL-193)

Statistics for case statements in always block at line 60 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_hwloop_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            69            |    auto/auto     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'riscv_compressed_decoder' instantiated from design 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0' with
	the parameters "FPU=0". (HDL-193)

Statistics for case statements in always block at line 52 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_compressed_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            57            |    user/user     |
|            60            |    user/user     |
|           117            |    user/user     |
|           151            |    user/user     |
|           167            |    user/user     |
|           211            |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'riscv_register_file' instantiated from design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "ADDR_WIDTH=6,FPU=0". (HDL-193)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_register_file.sv:98: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_register_file.sv:108: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine riscv_register_file_ADDR_WIDTH6_FPU0 line 121 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_register_file.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_register_file_ADDR_WIDTH6_FPU0 line 136 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_register_file.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       mem_reg       | Flip-flop |  992  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
=============================================================================
|            block name/line              | Inputs | Outputs | # sel inputs |
=============================================================================
| riscv_register_file_ADDR_WIDTH6_FPU0/87 |   32   |   32    |      5       |
| riscv_register_file_ADDR_WIDTH6_FPU0/88 |   32   |   32    |      5       |
| riscv_register_file_ADDR_WIDTH6_FPU0/89 |   32   |   32    |      5       |
=============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_decoder' instantiated from design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "FPU=0,PULP_SECURE=0,SHARED_FP=0,SHARED_DSP_MULT=0,SHARED_INT_DIV=0,SHARED_FP_DIVSQRT=0,WAPUTYPE=0,APU_WOP_CPU=6". (HDL-193)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:755: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:763: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:770: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:777: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:784: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:774: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:774: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:794: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:801: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:791: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:791: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:743: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:977: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:967: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:995: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:985: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:1013: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:1003: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:1031: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:1021: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:1039: Statement unreachable (Branch condition impossible to meet).  (VER-61)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv:1071: Statement unreachable (Branch condition impossible to meet).  (VER-61)

Statistics for case statements in always block at line 173 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_decoder.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           251            |    user/user     |
|           300            |    user/user     |
|           362            |    user/user     |
|           397            |    user/user     |
|           414            |    user/user     |
|           469            |    user/user     |
|           506            |    user/user     |
|           573            |    user/user     |
|           1099           |    auto/auto     |
|           1140           |    auto/auto     |
|           1164           |    auto/auto     |
|           1218           |    user/user     |
|           1357           |    user/user     |
|           1411           |    user/user     |
|           1447           |    user/user     |
===============================================
Presto compilation completed successfully.
Information: Building the design 'riscv_controller' instantiated from design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "FPU=0". (HDL-193)

Statistics for case statements in always block at line 203 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           252            |    user/user     |
|           369            |    user/user     |
|           388            |    user/user     |
|           431            |    user/user     |
|           664            |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_controller_FPU0 line 834 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   boot_done_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   ctrl_fsm_cs_reg   | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|   jump_done_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_int_controller' instantiated from design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "PULP_SECURE=0". (HDL-193)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_int_controller.sv:79: Case statement marked unique does not cover all possible conditions. (VER-504)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_int_controller.sv:79: Case statement marked unique does not cover all possible conditions. (VER-504)

Statistics for case statements in always block at line 69 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_int_controller.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            79            |    user/user     |
|            92            |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_int_controller_PULP_SECURE0 line 69 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_int_controller.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   exc_ctrl_cs_reg   | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    irq_id_q_reg     | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|    irq_sec_q_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_hwloop_regs' instantiated from design 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "N_REGS=2". (HDL-193)

Inferred memory devices in process
	in routine riscv_hwloop_regs_N_REGS2 line 69 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_hwloop_regs.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  hwlp_start_q_reg   | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_hwloop_regs_N_REGS2 line 85 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_hwloop_regs.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   hwlp_end_q_reg    | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine riscv_hwloop_regs_N_REGS2 line 106 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_hwloop_regs.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| hwlp_counter_q_reg  | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_alu' instantiated from design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "SHARED_INT_DIV=0,FPU=0". (HDL-193)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv:168: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv:262: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv:269: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv:270: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv:275: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv:276: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv:277: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv:278: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv:629: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 115 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           139            |    auto/auto     |
|           153            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 211 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           213            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 264 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           266            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 319 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           323            |    user/user     |
|           339            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 365 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           373            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 402 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           406            |    user/user     |
===============================================

Statistics for case statements in always block at line 567 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           574            |    user/user     |
|           607            |    user/user     |
|           626            |    user/user     |
|           629            |    user/user     |
===============================================

Statistics for case statements in always block at line 660 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           665            |    user/user     |
|           668            |    user/user     |
|           689            |    user/user     |
|           710            |    user/user     |
===============================================

Statistics for case statements in always block at line 807 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           811            |     no/auto      |
===============================================

Statistics for case statements in always block at line 841 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           844            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 965 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           969            |    user/user     |
===============================================
Statistics for MUX_OPs
========================================================================
|          block name/line           | Inputs | Outputs | # sel inputs |
========================================================================
| riscv_alu_SHARED_INT_DIV0_FPU0/888 |   32   |    1    |      5       |
========================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_mult' instantiated from design 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5' with
	the parameters "SHARED_DSP_MULT=0". (HDL-193)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:111: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:113: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:114: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:117: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:230: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:264: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:265: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:266: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:267: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:269: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:280: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:281: signed to unsigned assignment occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv:283: signed to unsigned assignment occurs. (VER-318)

Statistics for case statements in always block at line 129 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           142            |     no/auto      |
===============================================

Statistics for case statements in always block at line 300 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           304            |    user/user     |
===============================================

Inferred memory devices in process
	in routine riscv_mult_SHARED_DSP_MULT0 line 202 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_mult.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  mulh_carry_q_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     mulh_CS_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'riscv_fetch_fifo'. (HDL-193)

Inferred memory devices in process
	in routine riscv_fetch_fifo line 241 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_fetch_fifo.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    is_hwlp_Q_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     addr_Q_reg      | Flip-flop |  64   |  Y  | N  | Y  | N  | N  | N  | N  |
|     rdata_Q_reg     | Flip-flop |  128  |  Y  | N  | Y  | N  | N  | N  | N  |
|     valid_Q_reg     | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'alu_popcnt'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'alu_ff'. (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'riscv_alu_div'. (HDL-193)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu_div.sv:100: signed to unsigned conversion occurs. (VER-318)
Warning:  /mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu_div.sv:107: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 122 in file
	'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu_div.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           135            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine riscv_alu_div line 190 in file
		'/mnt/hgfs/Gp_CV32e40p/rtl/riscv_alu_div.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ResInv_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    State_SP_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     AReg_DP_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     BReg_DP_reg     | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    ResReg_DP_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|     Cnt_DP_reg      | Flip-flop |   6   |  Y  | N  | Y  | N  | N  | N  | N  |
|    RemSel_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   CompInv_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.

  Linking design 'riscv_core'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (22 designs)              /mnt/hgfs/Gp_CV32e40p/1-Synthesis/runs/run_1/WORK/riscv_core.db, etc
  saed14rvt_ss0p6vm40c (library) /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db
  saed14rvt_ff0p88v25c (library) /mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ff0p88v25c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design > design_checks.log
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source -verbose $CONSTRAINTS
1
1
1
1
1
				 ###################reporting clocks#####################
Information: Updating graph... (UID-83)
Warning: Design 'riscv_core' contains 8 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : clocks
Design : riscv_core
Version: O-2018.06-SP1
Date   : Fri Mar  1 01:22:54 2024
****************************************

Attributes:
    d - dont_touch_network
    f - fix_hold
    p - propagated_clock
    G - generated_clock
    g - lib_generated_clock

Clock          Period   Waveform            Attrs     Sources
--------------------------------------------------------------------------------
CLK_GATED        5.00   {0 2.5}             G d       {core_clock_gate_i/clk_o}
CLK_I            5.00   {0 2.5}             d         {clk_i}
--------------------------------------------------------------------------------

Generated     Master         Generated      Master         Waveform
Clock         Source         Source         Clock          Modification
--------------------------------------------------------------------------------
CLK_GATED     clk_i          {core_clock_gate_i/clk_o}
                                            CLK_I          divide_by(1)
--------------------------------------------------------------------------------
1
Using operating conditions 'ss0p6vm40c' found in library 'saed14rvt_ss0p6vm40c'.
Error: Can't find the specified library 'saed14rvt_ff0p88v125c' in memory. (UID-131)
Warning: Operating conditions 'ff0p88v125c' not found. (UID-63)
Error: No operating conditions were found. (UID-62)
0
check_timing
Information: Updating design information... (UID-85)
Warning: Design 'riscv_core' contains 8 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)

Information: Checking generated_clocks...

Information: Checking loops...

Information: Checking no_input_delay...
Warning: The following input ports have no clock_relative delay specified, the command set_input_delay without -clock option will be ignored. (TIM-216)
--------------------
clock_en_i
test_en_i
boot_addr_i[31]
boot_addr_i[30]
boot_addr_i[29]
boot_addr_i[28]
boot_addr_i[27]
boot_addr_i[26]
boot_addr_i[25]
boot_addr_i[24]
boot_addr_i[23]
boot_addr_i[22]
boot_addr_i[21]
boot_addr_i[20]
boot_addr_i[19]
boot_addr_i[18]
boot_addr_i[17]
boot_addr_i[16]
boot_addr_i[15]
boot_addr_i[14]
boot_addr_i[13]
boot_addr_i[12]
boot_addr_i[11]
boot_addr_i[10]
boot_addr_i[9]
boot_addr_i[8]
core_id_i[3]
core_id_i[2]
core_id_i[1]
core_id_i[0]
cluster_id_i[5]
cluster_id_i[4]
cluster_id_i[3]
cluster_id_i[2]
cluster_id_i[1]
cluster_id_i[0]
instr_gnt_i
instr_rvalid_i
instr_rdata_i[31]
instr_rdata_i[30]
instr_rdata_i[29]
instr_rdata_i[28]
instr_rdata_i[27]
instr_rdata_i[26]
instr_rdata_i[25]
instr_rdata_i[24]
instr_rdata_i[23]
instr_rdata_i[22]
instr_rdata_i[21]
instr_rdata_i[20]
instr_rdata_i[19]
instr_rdata_i[18]
instr_rdata_i[17]
instr_rdata_i[16]
instr_rdata_i[15]
instr_rdata_i[14]
instr_rdata_i[13]
instr_rdata_i[12]
instr_rdata_i[11]
instr_rdata_i[10]
instr_rdata_i[9]
instr_rdata_i[8]
instr_rdata_i[7]
instr_rdata_i[6]
instr_rdata_i[5]
instr_rdata_i[4]
instr_rdata_i[3]
instr_rdata_i[2]
instr_rdata_i[1]
instr_rdata_i[0]
data_gnt_i
data_rvalid_i
data_rdata_i[31]
data_rdata_i[30]
data_rdata_i[29]
data_rdata_i[28]
data_rdata_i[27]
data_rdata_i[26]
data_rdata_i[25]
data_rdata_i[24]
data_rdata_i[23]
data_rdata_i[22]
data_rdata_i[21]
data_rdata_i[20]
data_rdata_i[19]
data_rdata_i[18]
data_rdata_i[17]
data_rdata_i[16]
data_rdata_i[15]
data_rdata_i[14]
data_rdata_i[13]
data_rdata_i[12]
data_rdata_i[11]
data_rdata_i[10]
data_rdata_i[9]
data_rdata_i[8]
data_rdata_i[7]
data_rdata_i[6]
data_rdata_i[5]
data_rdata_i[4]
data_rdata_i[3]
data_rdata_i[2]
data_rdata_i[1]
data_rdata_i[0]
irq_i
irq_id_i[4]
irq_id_i[3]
irq_id_i[2]
irq_id_i[1]
irq_id_i[0]
debug_req_i
debug_addr_i[14]
debug_addr_i[13]
debug_addr_i[12]
debug_addr_i[11]
debug_addr_i[10]
debug_addr_i[9]
debug_addr_i[8]
debug_addr_i[7]
debug_addr_i[6]
debug_addr_i[5]
debug_addr_i[4]
debug_addr_i[3]
debug_addr_i[2]
debug_we_i
debug_wdata_i[31]
debug_wdata_i[30]
debug_wdata_i[29]
debug_wdata_i[28]
debug_wdata_i[27]
debug_wdata_i[26]
debug_wdata_i[25]
debug_wdata_i[24]
debug_wdata_i[23]
debug_wdata_i[22]
debug_wdata_i[21]
debug_wdata_i[20]
debug_wdata_i[19]
debug_wdata_i[18]
debug_wdata_i[17]
debug_wdata_i[16]
debug_wdata_i[15]
debug_wdata_i[14]
debug_wdata_i[13]
debug_wdata_i[12]
debug_wdata_i[11]
debug_wdata_i[10]
debug_wdata_i[9]
debug_wdata_i[8]
debug_wdata_i[7]
debug_wdata_i[6]
debug_wdata_i[5]
debug_wdata_i[4]
debug_wdata_i[3]
debug_wdata_i[2]
debug_wdata_i[1]
debug_wdata_i[0]
debug_halt_i
debug_resume_i
fetch_enable_i

Information: Checking unconstrained_endpoints...

Warning: The following end-points are not constrained for maximum delay.

End point
---------------
core_busy_o
core_clock_gate_i/__tmp100/SE
data_addr_o[0]
data_addr_o[1]
data_addr_o[2]
data_addr_o[3]
data_addr_o[4]
data_addr_o[5]
data_addr_o[6]
data_addr_o[7]
data_addr_o[8]
data_addr_o[9]
data_addr_o[10]
data_addr_o[11]
data_addr_o[12]
data_addr_o[13]
data_addr_o[14]
data_addr_o[15]
data_addr_o[16]
data_addr_o[17]
data_addr_o[18]
data_addr_o[19]
data_addr_o[20]
data_addr_o[21]
data_addr_o[22]
data_addr_o[23]
data_addr_o[24]
data_addr_o[25]
data_addr_o[26]
data_addr_o[27]
data_addr_o[28]
data_addr_o[29]
data_addr_o[30]
data_addr_o[31]
data_be_o[0]
data_be_o[1]
data_be_o[2]
data_be_o[3]
data_req_o
data_wdata_o[0]
data_wdata_o[1]
data_wdata_o[2]
data_wdata_o[3]
data_wdata_o[4]
data_wdata_o[5]
data_wdata_o[6]
data_wdata_o[7]
data_wdata_o[8]
data_wdata_o[9]
data_wdata_o[10]
data_wdata_o[11]
data_wdata_o[12]
data_wdata_o[13]
data_wdata_o[14]
data_wdata_o[15]
data_wdata_o[16]
data_wdata_o[17]
data_wdata_o[18]
data_wdata_o[19]
data_wdata_o[20]
data_wdata_o[21]
data_wdata_o[22]
data_wdata_o[23]
data_wdata_o[24]
data_wdata_o[25]
data_wdata_o[26]
data_wdata_o[27]
data_wdata_o[28]
data_wdata_o[29]
data_wdata_o[30]
data_wdata_o[31]
data_we_o
debug_gnt_o
debug_halted_o
debug_rdata_o[0]
debug_rdata_o[1]
debug_rdata_o[2]
debug_rdata_o[3]
debug_rdata_o[4]
debug_rdata_o[5]
debug_rdata_o[6]
debug_rdata_o[7]
debug_rdata_o[8]
debug_rdata_o[9]
debug_rdata_o[10]
debug_rdata_o[11]
debug_rdata_o[12]
debug_rdata_o[13]
debug_rdata_o[14]
debug_rdata_o[15]
debug_rdata_o[16]
debug_rdata_o[17]
debug_rdata_o[18]
debug_rdata_o[19]
debug_rdata_o[20]
debug_rdata_o[21]
debug_rdata_o[22]
debug_rdata_o[23]
debug_rdata_o[24]
debug_rdata_o[25]
debug_rdata_o[26]
debug_rdata_o[27]
debug_rdata_o[28]
debug_rdata_o[29]
debug_rdata_o[30]
debug_rdata_o[31]
debug_rvalid_o
debug_unit_i/addr_q_reg[2]/next_state
debug_unit_i/addr_q_reg[2]/synch_enable
debug_unit_i/addr_q_reg[3]/next_state
debug_unit_i/addr_q_reg[3]/synch_enable
debug_unit_i/addr_q_reg[4]/next_state
debug_unit_i/addr_q_reg[4]/synch_enable
debug_unit_i/addr_q_reg[5]/next_state
debug_unit_i/addr_q_reg[5]/synch_enable
debug_unit_i/addr_q_reg[6]/next_state
debug_unit_i/addr_q_reg[6]/synch_enable
debug_unit_i/addr_q_reg[7]/next_state
debug_unit_i/addr_q_reg[7]/synch_enable
debug_unit_i/addr_q_reg[8]/next_state
debug_unit_i/addr_q_reg[8]/synch_enable
debug_unit_i/addr_q_reg[9]/next_state
debug_unit_i/addr_q_reg[9]/synch_enable
debug_unit_i/addr_q_reg[10]/next_state
debug_unit_i/addr_q_reg[10]/synch_enable
debug_unit_i/addr_q_reg[11]/next_state
debug_unit_i/addr_q_reg[11]/synch_enable
debug_unit_i/addr_q_reg[12]/next_state
debug_unit_i/addr_q_reg[12]/synch_enable
debug_unit_i/addr_q_reg[13]/next_state
debug_unit_i/addr_q_reg[13]/synch_enable
debug_unit_i/rdata_sel_q_reg[2]/next_state
debug_unit_i/settings_q_reg[0]/synch_enable
debug_unit_i/settings_q_reg[1]/synch_enable
debug_unit_i/settings_q_reg[2]/synch_enable
debug_unit_i/settings_q_reg[3]/synch_enable
debug_unit_i/settings_q_reg[4]/synch_enable
debug_unit_i/state_q_reg[0]/synch_enable
debug_unit_i/wdata_q_reg[0]/next_state
debug_unit_i/wdata_q_reg[0]/synch_enable
debug_unit_i/wdata_q_reg[1]/next_state
debug_unit_i/wdata_q_reg[1]/synch_enable
debug_unit_i/wdata_q_reg[2]/next_state
debug_unit_i/wdata_q_reg[2]/synch_enable
debug_unit_i/wdata_q_reg[3]/next_state
debug_unit_i/wdata_q_reg[3]/synch_enable
debug_unit_i/wdata_q_reg[4]/next_state
debug_unit_i/wdata_q_reg[4]/synch_enable
debug_unit_i/wdata_q_reg[5]/next_state
debug_unit_i/wdata_q_reg[5]/synch_enable
debug_unit_i/wdata_q_reg[6]/next_state
debug_unit_i/wdata_q_reg[6]/synch_enable
debug_unit_i/wdata_q_reg[7]/next_state
debug_unit_i/wdata_q_reg[7]/synch_enable
debug_unit_i/wdata_q_reg[8]/next_state
debug_unit_i/wdata_q_reg[8]/synch_enable
debug_unit_i/wdata_q_reg[9]/next_state
debug_unit_i/wdata_q_reg[9]/synch_enable
debug_unit_i/wdata_q_reg[10]/next_state
debug_unit_i/wdata_q_reg[10]/synch_enable
debug_unit_i/wdata_q_reg[11]/next_state
debug_unit_i/wdata_q_reg[11]/synch_enable
debug_unit_i/wdata_q_reg[12]/next_state
debug_unit_i/wdata_q_reg[12]/synch_enable
debug_unit_i/wdata_q_reg[13]/next_state
debug_unit_i/wdata_q_reg[13]/synch_enable
debug_unit_i/wdata_q_reg[14]/next_state
debug_unit_i/wdata_q_reg[14]/synch_enable
debug_unit_i/wdata_q_reg[15]/next_state
debug_unit_i/wdata_q_reg[15]/synch_enable
debug_unit_i/wdata_q_reg[16]/next_state
debug_unit_i/wdata_q_reg[16]/synch_enable
debug_unit_i/wdata_q_reg[17]/next_state
debug_unit_i/wdata_q_reg[17]/synch_enable
debug_unit_i/wdata_q_reg[18]/next_state
debug_unit_i/wdata_q_reg[18]/synch_enable
debug_unit_i/wdata_q_reg[19]/next_state
debug_unit_i/wdata_q_reg[19]/synch_enable
debug_unit_i/wdata_q_reg[20]/next_state
debug_unit_i/wdata_q_reg[20]/synch_enable
debug_unit_i/wdata_q_reg[21]/next_state
debug_unit_i/wdata_q_reg[21]/synch_enable
debug_unit_i/wdata_q_reg[22]/next_state
debug_unit_i/wdata_q_reg[22]/synch_enable
debug_unit_i/wdata_q_reg[23]/next_state
debug_unit_i/wdata_q_reg[23]/synch_enable
debug_unit_i/wdata_q_reg[24]/next_state
debug_unit_i/wdata_q_reg[24]/synch_enable
debug_unit_i/wdata_q_reg[25]/next_state
debug_unit_i/wdata_q_reg[25]/synch_enable
debug_unit_i/wdata_q_reg[26]/next_state
debug_unit_i/wdata_q_reg[26]/synch_enable
debug_unit_i/wdata_q_reg[27]/next_state
debug_unit_i/wdata_q_reg[27]/synch_enable
debug_unit_i/wdata_q_reg[28]/next_state
debug_unit_i/wdata_q_reg[28]/synch_enable
debug_unit_i/wdata_q_reg[29]/next_state
debug_unit_i/wdata_q_reg[29]/synch_enable
debug_unit_i/wdata_q_reg[30]/next_state
debug_unit_i/wdata_q_reg[30]/synch_enable
debug_unit_i/wdata_q_reg[31]/next_state
debug_unit_i/wdata_q_reg[31]/synch_enable
id_stage_i/int_controller_i/irq_id_q_reg[0]/next_state
id_stage_i/int_controller_i/irq_id_q_reg[1]/next_state
id_stage_i/int_controller_i/irq_id_q_reg[2]/next_state
id_stage_i/int_controller_i/irq_id_q_reg[3]/next_state
id_stage_i/int_controller_i/irq_id_q_reg[4]/next_state
instr_addr_o[0]
instr_addr_o[1]
instr_addr_o[2]
instr_addr_o[3]
instr_addr_o[4]
instr_addr_o[5]
instr_addr_o[6]
instr_addr_o[7]
instr_addr_o[8]
instr_addr_o[9]
instr_addr_o[10]
instr_addr_o[11]
instr_addr_o[12]
instr_addr_o[13]
instr_addr_o[14]
instr_addr_o[15]
instr_addr_o[16]
instr_addr_o[17]
instr_addr_o[18]
instr_addr_o[19]
instr_addr_o[20]
instr_addr_o[21]
instr_addr_o[22]
instr_addr_o[23]
instr_addr_o[24]
instr_addr_o[25]
instr_addr_o[26]
instr_addr_o[27]
instr_addr_o[28]
instr_addr_o[29]
instr_addr_o[30]
instr_addr_o[31]
instr_req_o
irq_ack_o
irq_id_o[0]
irq_id_o[1]
irq_id_o[2]
irq_id_o[3]
irq_id_o[4]
load_store_unit_i/data_sign_ext_q_reg/synch_enable
load_store_unit_i/data_type_q_reg[0]/synch_enable
load_store_unit_i/data_type_q_reg[1]/synch_enable
load_store_unit_i/data_we_q_reg/synch_enable
load_store_unit_i/rdata_offset_q_reg[0]/synch_enable
load_store_unit_i/rdata_offset_q_reg[1]/synch_enable
sec_lvl_o

Information: Checking pulse_clock_cell_type...

Information: Checking no_driving_cell...

Information: Checking partial_input_delay...
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
compile
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | O-2018.06-DWBB_201806.1 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 929 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_1'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN4_V2_0P5'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_4'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_2'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_1'. (OPT-914)
Warning: No single bit degenerate for multibit library cell 'SAEDRVT14_FSDN2_V2_0P5'. (OPT-914)
Warning: Operating condition ss0p6vm40c set on design riscv_core has different process,
voltage and temperatures parameters than the parameters at which target library 
saed14rvt_ff0p88v25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'riscv_debug_unit'
Information: The register 'settings_q_reg[5]' is a constant and will be removed. (OPT-1206)
  Processing 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0'
Information: The register 'priv_lvl_q_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'priv_lvl_q_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[uie]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[upie]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mpp][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mstatus_q_reg[mpp][0]' is a constant and will be removed. (OPT-1206)
  Processing 'riscv_load_store_unit'
  Processing 'riscv_mult_SHARED_DSP_MULT0'
  Processing 'riscv_alu_div'
  Processing 'alu_ff'
  Processing 'alu_popcnt'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0'
  Processing 'riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'
  Processing 'riscv_hwloop_regs_N_REGS2'
  Processing 'riscv_int_controller_PULP_SECURE0'
  Processing 'riscv_controller_FPU0'
  Processing 'riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6'
  Processing 'riscv_register_file_ADDR_WIDTH6_FPU0'
Information: The register 'mem_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'mem_reg[0][0]' is a constant and will be removed. (OPT-1206)
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5'
Information: The register 'apu_waddr_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[1][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[2][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_flags_ex_o_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'apu_operands_ex_o_reg[0][0]' is a constant and will be removed. (OPT-1206)
  Processing 'riscv_compressed_decoder_FPU0'
  Processing 'riscv_hwloop_controller_N_REGS2'
  Processing 'riscv_fetch_fifo'
  Processing 'riscv_prefetch_buffer'
  Processing 'riscv_if_stage_N_HWLP2_RDATA_WIDTH32_FPU0'
  Processing 'cluster_clock_gating'
  Processing 'riscv_core'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0_DW01_inc_0'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW_rash_0'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_ash_0'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_sub_0'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_cmp2_0'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_cmp6_0'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_cmp2_1'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_cmp6_1'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_cmp2_2'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_cmp6_2'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_cmp2_3'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_cmp6_3'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_1'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_2'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_3'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_4'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_5'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_6'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_0'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_dec_0'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_0'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_ash_1'
  Processing 'riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2'
  Processing 'riscv_alu_div_DW01_dec_0'
  Processing 'riscv_alu_div_DW01_sub_0'
  Processing 'riscv_alu_div_DW01_add_0'
  Processing 'riscv_alu_div_DW01_sub_1'
  Processing 'riscv_alu_div_DW01_cmp6_0'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_2'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_3'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_cmp6_0'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_cmp6_1'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_cmp6_2'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_cmp6_3'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_cmp6_4'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_cmp6_5'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_cmp6_6'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_cmp6_7'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_cmp6_8'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_dec_0'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_ash_0'
  Processing 'riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_4'
  Processing 'riscv_hwloop_regs_N_REGS2_DW01_dec_0'
  Processing 'riscv_hwloop_regs_N_REGS2_DW01_dec_1'
  Processing 'riscv_controller_FPU0_DW01_cmp6_0'
  Processing 'riscv_hwloop_controller_N_REGS2_DW01_cmp6_0'
  Processing 'riscv_hwloop_controller_N_REGS2_DW01_cmp6_1'
  Processing 'riscv_prefetch_buffer_DW01_add_0'
  Processing 'riscv_fetch_fifo_DW01_inc_0'
  Building model 'DW01_NAND2'
  Processing 'DW01_NAND2'
  Building model 'DW01_add_width32' (rpl)
  Processing 'DW01_add_width32'
  Building model 'DW01_add_width32' (cla)
  Processing 'DW01_add_width32'
  Allocating blocks in 'DW02_mult_A_width32_B_width1'
  Building model 'DW01_MUX'
  Processing 'DW01_MUX'
  Building model 'DW01_mmux_width2'
  Processing 'DW01_mmux_width2'
  Building model 'DW01_mmux_width3'
  Processing 'DW01_mmux_width3'
  Building model 'DW01_mmux_width4'
  Processing 'DW01_mmux_width4'
  Building model 'DW01_mmux_width5'
  Processing 'DW01_mmux_width5'
  Allocating blocks in 'DW01_absval_width32'
  Building model 'DW01_inc_width32' (cla)
  Processing 'DW01_inc_width32'
  Building model 'DW01_absval_width32' (cla)
  Processing 'DW01_absval_width32'
  Allocating blocks in 'DW01_absval_width1'
  Building model 'DW01_inc_width1' (cla)
  Processing 'DW01_inc_width1'
  Building model 'DW01_absval_width1' (cla)
  Processing 'DW01_absval_width1'
  Building model 'DW01_inc_width33' (cla)
  Processing 'DW01_inc_width33'
  Building model 'DW02_mult_A_width32_B_width1' (csa)
  Processing 'DW02_mult_A_width32_B_width1'
  Building model 'DW01_add_width3' (rpl)
  Processing 'DW01_add_width3'
  Building model 'DW01_add_width3' (cla)
  Processing 'DW01_add_width3'
  Building model 'DW01_add_width2' (rpl)
  Processing 'DW01_add_width2'
  Building model 'DW01_add_width2' (cla)
  Processing 'DW01_add_width2'
  Building model 'DW01_add_width4' (rpl)
  Processing 'DW01_add_width4'
  Building model 'DW01_add_width4' (cla)
  Processing 'DW01_add_width4'
  Building model 'DW01_add_width5' (rpl)
  Processing 'DW01_add_width5'
  Building model 'DW01_add_width5' (cla)
  Processing 'DW01_add_width5'
  Building model 'DW01_add_width6' (rpl)
  Processing 'DW01_add_width6'
  Building model 'DW01_add_width6' (cla)
  Processing 'DW01_add_width6'
  Allocating blocks in 'DW02_mult_A_width17_B_width17'
  Building model 'DW02_mult_A_width17_B_width17' (csa)
  Processing 'DW02_mult_A_width17_B_width17'
  Building model 'DW01_add_width20' (rpl)
  Processing 'DW01_add_width20'
  Building model 'DW01_add_width20' (cla)
  Processing 'DW01_add_width20'
  Building model 'DW01_add_width19' (rpl)
  Processing 'DW01_add_width19'
  Building model 'DW01_add_width19' (cla)
  Processing 'DW01_add_width19'
  Allocating blocks in 'DW02_mult_A_width9_B_width9'
  Building model 'DW01_add_width16' (cla)
  Processing 'DW01_add_width16'
  Building model 'DW02_mult_A_width9_B_width9' (csa)
  Processing 'DW02_mult_A_width9_B_width9'
  Allocating blocks in 'DW02_mult_A_width32_B_width32'
  Building model 'DW01_add_width62' (cla)
  Processing 'DW01_add_width62'
  Building model 'DW02_mult_A_width32_B_width32' (csa)
  Processing 'DW02_mult_A_width32_B_width32'
  Building model 'DW01_add_width34' (rpl)
  Processing 'DW01_add_width34'
  Building model 'DW01_add_width34' (cla)
  Processing 'DW01_add_width34'
  Processing 'riscv_load_store_unit_DW01_add_0'
  Processing 'riscv_load_store_unit_DW02_mult_0'
  Processing 'alu_popcnt_DW01_add_0'
  Processing 'alu_popcnt_DW01_add_1'
  Processing 'alu_popcnt_DW01_add_2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width4'
  Processing 'alu_popcnt_DW01_add_3'
  Processing 'alu_popcnt_DW01_add_4'
  Processing 'alu_popcnt_DW01_add_5'
  Processing 'alu_popcnt_DW01_add_6'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'DW01_add_width4'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width2'
  Processing 'DW01_add_width3'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_0'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_1'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW02_mult_0'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_2'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW02_mult_1'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_3'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_4'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_5'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_6'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_7'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW02_mult_2'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_8'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW02_mult_3'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_9'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW02_mult_4'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_10'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW02_mult_5'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_11'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_12'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW02_mult_6'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_13'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_14'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_15'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_16'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW02_mult_7'
  Processing 'riscv_mult_SHARED_DSP_MULT0_DW01_add_17'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Loading db file '/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ff0p88v25c.db'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:04   14330.5      0.00       0.0     906.7                          
    0:01:04   14330.5      0.00       0.0     906.7                          
    0:01:06   14773.8      0.00       0.0     290.1                          
Information: The register 'id_stage_i/apu_lat_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/apu_lat_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/apu_op_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/apu_op_ex_o_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/apu_op_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/apu_op_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/apu_op_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/apu_op_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/apu_type_ex_o_reg[-1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/apu_type_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/fpu_op_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/fpu_op_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/fpu_op_ex_o_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/fpu_op_ex_o_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/apu_en_ex_o_reg' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/regfile_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/data_reg_offset_ex_o_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/data_reg_offset_ex_o_reg[0]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/alu_operator_ex_o_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'id_stage_i/regfile_alu_waddr_ex_o_reg[5]' is a constant and will be removed. (OPT-1206)
    0:01:15   15186.3      0.00       0.0      13.9                          
    0:01:15   15186.3      0.00       0.0      13.9                          
    0:01:15   15186.3      0.00       0.0      13.9                          
    0:01:15   15186.3      0.00       0.0      13.9                          
    0:01:15   15186.3      0.00       0.0      13.9                          
    0:01:26   10974.1      0.00       0.0      13.9                          
    0:01:26   10973.4      0.00       0.0      13.9                          
    0:01:31   10973.4      0.00       0.0      13.9                          
    0:01:31   10973.4      0.00       0.0      13.9                          
    0:01:31   10973.1      0.00       0.0      13.9                          
    0:01:31   10973.1      0.00       0.0      13.9                          
    0:01:32   10973.1      0.00       0.0      13.9                          
    0:01:32   10973.1      0.00       0.0      13.9                          
    0:01:32   10973.1      0.00       0.0      13.9                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32   10973.1      0.00       0.0      13.9                          
    0:01:32   10973.1      0.00       0.0      13.9                          
    0:01:32   10972.7      0.00       0.0      13.9                          


  Beginning Design Rule Fixing  (min_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32   10972.7      0.00       0.0      13.9                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:01:32   10972.7      0.00       0.0      13.9                          
    0:01:32   10972.7      0.00       0.0      13.9                          
    0:01:35   10931.2      0.00       0.0      13.9                          
    0:01:37   10916.4      0.00       0.0      13.9                          
    0:01:37   10913.8      0.00       0.0      13.9                          
    0:01:37   10913.3      0.00       0.0      13.9                          
    0:01:37   10912.8      0.00       0.0      13.9                          
    0:01:37   10912.8      0.00       0.0      13.9                          
    0:01:37   10912.7      0.00       0.0      13.9                          
    0:01:37   10910.7      0.00       0.0      13.9                          
    0:01:37   10910.7      0.00       0.0      13.9                          
    0:01:37   10910.7      0.00       0.0      13.9                          
    0:01:37   10910.7      0.00       0.0      13.9                          
    0:01:37   10910.7      0.00       0.0      13.9                          
    0:01:37   10910.7      0.00       0.0      13.9                          
    0:01:38   10801.0      0.00       0.0      13.9                          
Loading db file '/mnt/hgfs/SAED14nm_EDK_CORE_RVT_v_062020/stdcell_rvt/db_nldm/saed14rvt_ss0p6vm40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
Warning: Design 'riscv_core' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
     Net 'ex_stage_i/alu_i/int_div.div_i/Clk_CI': 2133 load(s), 1 driver(s)
1
############################# Formality Setup File ##########################
set_svf $top.svf 
1
#############################################################################
# Write out files
#############################################################################
group_path -name input -from [all_inputs]
1
group_path -name outputs -to [all_outputs]
1
group_path -name comb -from [all_inputs] -to [all_outputs]
1
report_timing
Information: Updating design information... (UID-85)
Warning: Design 'riscv_core' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : riscv_core
Version: O-2018.06-SP1
Date   : Fri Mar  1 01:24:39 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

  Startpoint: id_stage_i/alu_operator_ex_o_reg[5]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg[27]
            (rising edge-triggered flip-flop clocked by CLK_GATED)
  Path Group: CLK_GATED
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg[5]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg[5]/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[5] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[5] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[5] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2005/X (SAEDRVT14_INV_0P5)            0.03       0.09 r
  ex_stage_i/alu_i/U2004/X (SAEDRVT14_AN3_0P5)            0.06       0.15 r
  ex_stage_i/alu_i/U65/X (SAEDRVT14_ND2_CDC_1)            0.08       0.23 f
  ex_stage_i/alu_i/U7/X (SAEDRVT14_INV_S_1)               0.09       0.31 r
  ex_stage_i/alu_i/U17/X (SAEDRVT14_BUF_S_1)              0.07       0.38 r
  ex_stage_i/alu_i/U120/X (SAEDRVT14_ND2_CDC_1)           0.14       0.51 f
  ex_stage_i/alu_i/U1943/X (SAEDRVT14_INV_0P5)            0.19       0.70 r
  ex_stage_i/alu_i/U1942/X (SAEDRVT14_EO2_V1_0P75)        0.15       0.85 f
  ex_stage_i/alu_i/add_168/B[1] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.85 f
  ex_stage_i/alu_i/add_168/U1_1/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.09       0.94 f
  ex_stage_i/alu_i/add_168/U1_2/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       0.99 f
  ex_stage_i/alu_i/add_168/U1_3/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.04 f
  ex_stage_i/alu_i/add_168/U1_4/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.10 f
  ex_stage_i/alu_i/add_168/U1_5/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.15 f
  ex_stage_i/alu_i/add_168/U1_6/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.20 f
  ex_stage_i/alu_i/add_168/U1_7/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.26 f
  ex_stage_i/alu_i/add_168/U1_8/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.31 f
  ex_stage_i/alu_i/add_168/U3/X (SAEDRVT14_INV_S_1)       0.01       1.32 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_OAI22_0P5)     0.03       1.36 f
  ex_stage_i/alu_i/add_168/U1_10/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       1.42 f
  ex_stage_i/alu_i/add_168/U1_11/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.47 f
  ex_stage_i/alu_i/add_168/U1_12/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.52 f
  ex_stage_i/alu_i/add_168/U1_13/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.58 f
  ex_stage_i/alu_i/add_168/U1_14/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.63 f
  ex_stage_i/alu_i/add_168/U1_15/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.68 f
  ex_stage_i/alu_i/add_168/U1_16/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.74 f
  ex_stage_i/alu_i/add_168/U1_17/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.78 f
  ex_stage_i/alu_i/add_168/U7/X (SAEDRVT14_OAI21_0P5)     0.02       1.80 r
  ex_stage_i/alu_i/add_168/U6/X (SAEDRVT14_AO21B_0P5)     0.02       1.82 f
  ex_stage_i/alu_i/add_168/U1_19/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.87 f
  ex_stage_i/alu_i/add_168/U1_20/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.93 f
  ex_stage_i/alu_i/add_168/U1_21/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       1.98 f
  ex_stage_i/alu_i/add_168/U1_22/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.03 f
  ex_stage_i/alu_i/add_168/U1_23/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.09 f
  ex_stage_i/alu_i/add_168/U1_24/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.14 f
  ex_stage_i/alu_i/add_168/U1_25/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.19 f
  ex_stage_i/alu_i/add_168/U1_26/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.24 f
  ex_stage_i/alu_i/add_168/U4/X (SAEDRVT14_INV_S_1)       0.01       2.26 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_OAI22_0P5)     0.03       2.29 f
  ex_stage_i/alu_i/add_168/U1_28/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.35 f
  ex_stage_i/alu_i/add_168/U1_29/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.40 f
  ex_stage_i/alu_i/add_168/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.46 f
  ex_stage_i/alu_i/add_168/U1_31/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.51 f
  ex_stage_i/alu_i/add_168/U1_32/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.56 f
  ex_stage_i/alu_i/add_168/U1_33/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.05       2.62 f
  ex_stage_i/alu_i/add_168/U1_34/S (SAEDRVT14_ADDF_V1_1)
                                                          0.10       2.72 r
  ex_stage_i/alu_i/add_168/SUM[34] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/A[30] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.72 r
  ex_stage_i/alu_i/add_182/U1_30/CO (SAEDRVT14_ADDF_V1_1)
                                                          0.06       2.78 r
  ex_stage_i/alu_i/add_182/U1/X (SAEDRVT14_EO2_V1_0P75)
                                                          0.03       2.82 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.82 f
  ex_stage_i/alu_i/U1395/X (SAEDRVT14_INV_0P5)            0.02       2.83 r
  ex_stage_i/alu_i/U1394/X (SAEDRVT14_OAI222_0P5)         0.08       2.92 f
  ex_stage_i/alu_i/U1393/X (SAEDRVT14_INV_0P5)            0.04       2.96 r
  ex_stage_i/alu_i/U43/X (SAEDRVT14_NR2_MM_1)             0.07       3.02 f
  ex_stage_i/alu_i/U5/X (SAEDRVT14_INV_S_1)               0.07       3.09 r
  ex_stage_i/alu_i/U10/X (SAEDRVT14_BUF_S_1)              0.05       3.14 r
  ex_stage_i/alu_i/U171/X (SAEDRVT14_OAI21_0P5)           0.04       3.18 f
  ex_stage_i/alu_i/srl_283/A[37] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.18 f
  ex_stage_i/alu_i/srl_283/U71/X (SAEDRVT14_INV_S_1)      0.02       3.20 r
  ex_stage_i/alu_i/srl_283/U343/X (SAEDRVT14_OAI22_0P5)
                                                          0.03       3.23 f
  ex_stage_i/alu_i/srl_283/U342/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.28 f
  ex_stage_i/alu_i/srl_283/U32/X (SAEDRVT14_INV_S_1)      0.02       3.30 r
  ex_stage_i/alu_i/srl_283/U339/X (SAEDRVT14_OAI22_0P5)
                                                          0.02       3.33 f
  ex_stage_i/alu_i/srl_283/U338/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.38 f
  ex_stage_i/alu_i/srl_283/U193/X (SAEDRVT14_AO221_0P5)
                                                          0.05       3.43 f
  ex_stage_i/alu_i/srl_283/B[27] (riscv_alu_SHARED_INT_DIV0_FPU0_DW_rash_0)
                                                          0.00       3.43 f
  ex_stage_i/alu_i/U1067/X (SAEDRVT14_INV_0P5)            0.01       3.45 r
  ex_stage_i/alu_i/U1066/X (SAEDRVT14_OAI222_0P5)         0.08       3.52 f
  ex_stage_i/alu_i/U285/X (SAEDRVT14_MUXI2_U_0P5)         0.03       3.56 r
  ex_stage_i/alu_i/U284/X (SAEDRVT14_INV_0P5)             0.02       3.58 f
  ex_stage_i/alu_i/U84/X (SAEDRVT14_AO22_0P5)             0.04       3.63 f
  ex_stage_i/alu_i/U85/X (SAEDRVT14_AO221_0P5)            0.04       3.67 f
  ex_stage_i/alu_i/U86/X (SAEDRVT14_AOI22_0P5)            0.05       3.72 r
  ex_stage_i/alu_i/U92/X (SAEDRVT14_OA22_0P75)            0.03       3.75 r
  ex_stage_i/alu_i/U104/X (SAEDRVT14_OAI22_0P5)           0.03       3.77 f
  ex_stage_i/alu_i/U66/X (SAEDRVT14_ND3_0P5)              0.06       3.83 r
  ex_stage_i/alu_i/U904/X (SAEDRVT14_INV_0P5)             0.06       3.89 f
  ex_stage_i/alu_i/U851/X (SAEDRVT14_MUXI2_U_0P5)         0.06       3.95 r
  ex_stage_i/alu_i/U850/X (SAEDRVT14_ND2_CDC_0P5)         0.02       3.97 f
  ex_stage_i/alu_i/U830/X (SAEDRVT14_OR4_1)               0.05       4.02 f
  ex_stage_i/alu_i/result_o[11] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.02 f
  ex_stage_i/U34/X (SAEDRVT14_AO222_1)                    0.05       4.08 f
  ex_stage_i/regfile_alu_wdata_fw_o[11] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/regfile_alu_wdata_fw_i[11] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.08 f
  id_stage_i/U583/X (SAEDRVT14_INV_S_1)                   0.02       4.09 r
  id_stage_i/U684/X (SAEDRVT14_OAI21_0P5)                 0.03       4.12 f
  id_stage_i/U2284/X (SAEDRVT14_AO22_0P5)                 0.04       4.16 f
  id_stage_i/U2285/X (SAEDRVT14_AO221_0P5)                0.04       4.20 f
  id_stage_i/U285/X (SAEDRVT14_INV_S_1)                   0.02       4.22 r
  id_stage_i/U557/X (SAEDRVT14_OAI22_1)                   0.03       4.25 f
  id_stage_i/U556/X (SAEDRVT14_AOI21_0P5)                 0.03       4.28 r
  id_stage_i/U1669/X (SAEDRVT14_OAI21_0P5)                0.04       4.32 f
  id_stage_i/alu_operand_b_ex_o_reg[27]/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       4.33 f
  data arrival time                                                  4.33

  clock CLK_GATED (rise edge)                             5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  id_stage_i/alu_operand_b_ex_o_reg[27]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       5.00 r
  library setup time                                     -0.02       4.98
  data required time                                                 4.98
  --------------------------------------------------------------------------
  data required time                                                 4.98
  data arrival time                                                 -4.33
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: id_stage_i/alu_operand_a_ex_o_reg[8]
              (rising edge-triggered flip-flop clocked by CLK_GATED)
  Endpoint: core_clock_gate_i/__tmp100
            (gating element for clock CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         16000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_GATED (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operand_a_ex_o_reg[8]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operand_a_ex_o_reg[8]/Q (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.07       0.07 f
  id_stage_i/alu_operand_a_ex_o[8] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_operand_a_i[8] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/operand_a_i[8] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.07 f
  ex_stage_i/alu_i/U1752/X (SAEDRVT14_INV_0P5)            0.04       0.12 r
  ex_stage_i/alu_i/U1660/X (SAEDRVT14_NR2_1)              0.03       0.15 f
  ex_stage_i/alu_i/U1640/X (SAEDRVT14_AO21B_0P5)          0.03       0.18 f
  ex_stage_i/alu_i/U1639/X (SAEDRVT14_OA221_U_0P5)        0.03       0.21 f
  ex_stage_i/alu_i/U1636/X (SAEDRVT14_OA32_U_0P5)         0.04       0.26 f
  ex_stage_i/alu_i/U1635/X (SAEDRVT14_OAI21_0P5)          0.02       0.28 r
  ex_stage_i/alu_i/U1634/X (SAEDRVT14_AO32_1)             0.05       0.33 r
  ex_stage_i/alu_i/U1633/X (SAEDRVT14_OAI22_0P5)          0.03       0.35 f
  ex_stage_i/alu_i/U1630/X (SAEDRVT14_AO2BB2_0P5)         0.04       0.40 r
  ex_stage_i/alu_i/U1629/X (SAEDRVT14_OAI22_0P5)          0.03       0.43 f
  ex_stage_i/alu_i/U1615/X (SAEDRVT14_OAI21_0P5)          0.04       0.46 r
  ex_stage_i/alu_i/U1614/X (SAEDRVT14_AO21_1)             0.04       0.50 r
  ex_stage_i/alu_i/U1601/X (SAEDRVT14_AO21_1)             0.03       0.53 r
  ex_stage_i/alu_i/U1600/X (SAEDRVT14_OA31_1)             0.04       0.57 r
  ex_stage_i/alu_i/U1599/X (SAEDRVT14_ND2_CDC_0P5)        0.03       0.60 f
  ex_stage_i/alu_i/U1598/X (SAEDRVT14_INV_0P5)            0.03       0.63 r
  ex_stage_i/alu_i/U1557/X (SAEDRVT14_AOI21_0P5)          0.03       0.65 f
  ex_stage_i/alu_i/U1556/X (SAEDRVT14_MUXI2_U_0P5)        0.02       0.68 r
  ex_stage_i/alu_i/U1555/X (SAEDRVT14_OR3_0P5)            0.04       0.72 r
  ex_stage_i/alu_i/comparison_result_o (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.72 r
  ex_stage_i/branch_decision_o (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.72 r
  id_stage_i/branch_decision_i (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.72 r
  id_stage_i/U1694/X (SAEDRVT14_AN2_MM_1)                 0.04       0.76 r
  id_stage_i/controller_i/branch_taken_ex_i (riscv_controller_FPU0)
                                                          0.00       0.76 r
  id_stage_i/controller_i/U56/X (SAEDRVT14_INV_S_1)       0.02       0.79 f
  id_stage_i/controller_i/U133/X (SAEDRVT14_ND2_CDC_1)
                                                          0.02       0.81 r
  id_stage_i/controller_i/U54/X (SAEDRVT14_NR2_MM_1)      0.02       0.83 f
  id_stage_i/controller_i/U55/X (SAEDRVT14_ND2_CDC_1)     0.02       0.85 r
  id_stage_i/controller_i/U131/X (SAEDRVT14_OA221_U_0P5)
                                                          0.05       0.90 r
  id_stage_i/controller_i/U128/X (SAEDRVT14_OAI22_1)      0.04       0.94 f
  id_stage_i/controller_i/dbg_trap_o (riscv_controller_FPU0)
                                                          0.00       0.94 f
  id_stage_i/dbg_trap_o (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.94 f
  debug_unit_i/trap_i (riscv_debug_unit)                  0.00       0.94 f
  debug_unit_i/U47/X (SAEDRVT14_OA31_1)                   0.07       1.01 f
  debug_unit_i/U9/X (SAEDRVT14_INV_S_1)                   0.04       1.05 r
  debug_unit_i/U46/X (SAEDRVT14_OAI21_0P5)                0.05       1.10 f
  debug_unit_i/dbg_req_o (riscv_debug_unit)               0.00       1.10 f
  U84/X (SAEDRVT14_OR4_1)                                 0.08       1.17 f
  U83/X (SAEDRVT14_OR4_1)                                 0.05       1.23 f
  core_clock_gate_i/en_i (cluster_clock_gating)           0.00       1.23 f
  core_clock_gate_i/__tmp100/EN (SAEDRVT14_CKGTPLT_V5_4)
                                                          0.00       1.23 f
  data arrival time                                                  1.23

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  core_clock_gate_i/__tmp100/CK (SAEDRVT14_CKGTPLT_V5_4)
                                                          0.00       4.90 r
  clock gating setup time                                -0.04       4.86
  data required time                                                 4.86
  --------------------------------------------------------------------------
  data required time                                                 4.86
  data arrival time                                                 -1.23
  --------------------------------------------------------------------------
  slack (MET)                                                        3.63


1
define_name_rules  no_case -case_insensitive
1
change_names -rule no_case -hierarchy
Shift net bus (ext_perf_counters_i) on (riscv_core) from [-1:0] to [1:2].
Shift port bus (apu_master_type_o) on (riscv_core) from [-1:0] to [1:2].
Shift port bus (ext_perf_counters_i) on (riscv_core) from [-1:0] to [1:2].
Shift port bus (apu_type_ex_o) on (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5) from [-1:0] to [1:2].
Shift port bus (ext_counters_i) on (riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0) from [-1:0] to [1:2].
Shift port bus (apu_type_o) on (riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6) from [-1:0] to [1:2].
Shift port bus (apu_flags_src_o) on (riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6) from [-1:0] to [1:2].
Warning: In the design riscv_core, net 'net95212' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core, net 'current_priv_lvl[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'net87523' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net '*Logic1*' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_load_store_unit, net 'data_we_ex_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'net2979' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'priv_lvl_o[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_addr_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_addr_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_addr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_addr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_addr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'regfile_raddr_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'regfile_raddr_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'regfile_raddr_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'regfile_raddr_o[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'regfile_raddr_o[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_compressed_decoder_FPU0, net 'instr_o[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'exc_cause_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'exc_cause_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'exc_cause_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_ack_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'data_misaligned_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'N314' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'N311' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_alu_div_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[0]' is connecting multiple ports. (UCN-1)
1
change_names -rule sverilog -hierarchy
Warning: In the design riscv_core, net 'net95212' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_core, net 'current_priv_lvl[0]' is connecting multiple ports. (UCN-1)
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
Warning: In the design riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'net87523' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'alu_operand_c_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'lsu_rdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net 'regfile_alu_waddr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5, net '*Logic1*' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_load_store_unit, net 'data_we_ex_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'boot_addr_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'net2979' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_cs_registers_N_EXT_CNT0_APU0_FPU0_PULP_SECURE0, net 'priv_lvl_o[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_addr_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_addr_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_addr_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_addr_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_addr_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'debug_wdata_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'regfile_raddr_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'regfile_raddr_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'regfile_raddr_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'regfile_raddr_o[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'regfile_raddr_o[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[31]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[30]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[29]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[28]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[27]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[26]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[25]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[24]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[23]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[22]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[21]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[20]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[19]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[18]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[17]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[16]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[15]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_debug_unit, net 'csr_wdata_o[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_compressed_decoder_FPU0, net 'instr_o[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_decoder_FPU0_PULP_SECURE0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_WOP_CPU6, net '*Logic0*' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_id_ctrl_i[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'exc_cause_o[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'exc_cause_o[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'exc_cause_o[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'irq_ack_o' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'data_misaligned_i' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'N314' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_controller_FPU0, net 'N311' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_alu_div_DW01_sub_1, net 'B[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_0, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DW01_add_1, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_2, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_3, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_8, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_9, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_10, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_11, net 'A[0]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[14]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[13]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[12]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[11]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[10]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[9]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[8]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[7]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design riscv_mult_SHARED_DSP_MULT0_DW01_add_17, net 'A[0]' is connecting multiple ports. (UCN-1)
1
set verilogout_no_tri	 true
true
set verilogout_equation  false
false
write_file -format verilog -hierarchy -output ../netlists/$top.ddc
Writing verilog file '/mnt/hgfs/Gp_CV32e40p/1-Synthesis/runs/run_1/netlists/riscv_core.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_file -format verilog -hierarchy -output ../netlists/$top.v
Writing verilog file '/mnt/hgfs/Gp_CV32e40p/1-Synthesis/runs/run_1/netlists/riscv_core.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdf  ../sdf/$top.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/mnt/hgfs/Gp_CV32e40p/1-Synthesis/runs/run_1/sdf/riscv_core.sdf'. (WT-3)
1
write_sdc  -nosplit ../sdc/$top.sdc
1
####################### reporting ##########################################
report_area -hierarchy > ../reports/area.rpt
report_power -hierarchy > ../reports/power.rpt
report_timing -delay_type max -max_paths 20 > ../reports/setup.rpt
report_clock -attributes > ../reports/clocks.rpt
report_constraint -all_violators -nosplit > ../reports/constraints.rpt
############################################################################
# DFT Preparation Section
############################################################################
#set flops_per_chain 100
#set num_flops [sizeof_collection [all_registers -edge_triggered]]
#set num_chains [expr $num_flops / $flops_per_chain + 1 ]
################# starting graphical user interface #######################
#gui_start
#exit
sh cp $top.svf ../svf/ 
dc_shell> exit

Memory usage for main task 600 Mbytes.
Memory usage for this session 600 Mbytes.
CPU usage for this session 116 seconds ( 0.03 hours ).

Thank you...
